
motor.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000089d0  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000051c  08008a90  08008a90  00018a90  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008fac  08008fac  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  08008fac  08008fac  00018fac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008fb4  08008fb4  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008fb4  08008fb4  00018fb4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008fb8  08008fb8  00018fb8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  08008fbc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000108  200001dc  08009198  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200002e4  08009198  000202e4  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000dc5f  00000000  00000000  00020204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001d68  00000000  00000000  0002de63  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ba0  00000000  00000000  0002fbd0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000ae8  00000000  00000000  00030770  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00014ee7  00000000  00000000  00031258  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000cefb  00000000  00000000  0004613f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000806e2  00000000  00000000  0005303a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000d371c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003c54  00000000  00000000  000d3770  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	200001dc 	.word	0x200001dc
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08008a78 	.word	0x08008a78

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	200001e0 	.word	0x200001e0
 8000104:	08008a78 	.word	0x08008a78

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_uqi>:
 8000118:	b402      	push	{r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0049      	lsls	r1, r1, #1
 8000120:	5c09      	ldrb	r1, [r1, r0]
 8000122:	0049      	lsls	r1, r1, #1
 8000124:	448e      	add	lr, r1
 8000126:	bc02      	pop	{r1}
 8000128:	4770      	bx	lr
 800012a:	46c0      	nop			; (mov r8, r8)

0800012c <__gnu_thumb1_case_shi>:
 800012c:	b403      	push	{r0, r1}
 800012e:	4671      	mov	r1, lr
 8000130:	0849      	lsrs	r1, r1, #1
 8000132:	0040      	lsls	r0, r0, #1
 8000134:	0049      	lsls	r1, r1, #1
 8000136:	5e09      	ldrsh	r1, [r1, r0]
 8000138:	0049      	lsls	r1, r1, #1
 800013a:	448e      	add	lr, r1
 800013c:	bc03      	pop	{r0, r1}
 800013e:	4770      	bx	lr

08000140 <__udivsi3>:
 8000140:	2200      	movs	r2, #0
 8000142:	0843      	lsrs	r3, r0, #1
 8000144:	428b      	cmp	r3, r1
 8000146:	d374      	bcc.n	8000232 <__udivsi3+0xf2>
 8000148:	0903      	lsrs	r3, r0, #4
 800014a:	428b      	cmp	r3, r1
 800014c:	d35f      	bcc.n	800020e <__udivsi3+0xce>
 800014e:	0a03      	lsrs	r3, r0, #8
 8000150:	428b      	cmp	r3, r1
 8000152:	d344      	bcc.n	80001de <__udivsi3+0x9e>
 8000154:	0b03      	lsrs	r3, r0, #12
 8000156:	428b      	cmp	r3, r1
 8000158:	d328      	bcc.n	80001ac <__udivsi3+0x6c>
 800015a:	0c03      	lsrs	r3, r0, #16
 800015c:	428b      	cmp	r3, r1
 800015e:	d30d      	bcc.n	800017c <__udivsi3+0x3c>
 8000160:	22ff      	movs	r2, #255	; 0xff
 8000162:	0209      	lsls	r1, r1, #8
 8000164:	ba12      	rev	r2, r2
 8000166:	0c03      	lsrs	r3, r0, #16
 8000168:	428b      	cmp	r3, r1
 800016a:	d302      	bcc.n	8000172 <__udivsi3+0x32>
 800016c:	1212      	asrs	r2, r2, #8
 800016e:	0209      	lsls	r1, r1, #8
 8000170:	d065      	beq.n	800023e <__udivsi3+0xfe>
 8000172:	0b03      	lsrs	r3, r0, #12
 8000174:	428b      	cmp	r3, r1
 8000176:	d319      	bcc.n	80001ac <__udivsi3+0x6c>
 8000178:	e000      	b.n	800017c <__udivsi3+0x3c>
 800017a:	0a09      	lsrs	r1, r1, #8
 800017c:	0bc3      	lsrs	r3, r0, #15
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x46>
 8000182:	03cb      	lsls	r3, r1, #15
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0b83      	lsrs	r3, r0, #14
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x52>
 800018e:	038b      	lsls	r3, r1, #14
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0b43      	lsrs	r3, r0, #13
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x5e>
 800019a:	034b      	lsls	r3, r1, #13
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0b03      	lsrs	r3, r0, #12
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x6a>
 80001a6:	030b      	lsls	r3, r1, #12
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0ac3      	lsrs	r3, r0, #11
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x76>
 80001b2:	02cb      	lsls	r3, r1, #11
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	0a83      	lsrs	r3, r0, #10
 80001ba:	428b      	cmp	r3, r1
 80001bc:	d301      	bcc.n	80001c2 <__udivsi3+0x82>
 80001be:	028b      	lsls	r3, r1, #10
 80001c0:	1ac0      	subs	r0, r0, r3
 80001c2:	4152      	adcs	r2, r2
 80001c4:	0a43      	lsrs	r3, r0, #9
 80001c6:	428b      	cmp	r3, r1
 80001c8:	d301      	bcc.n	80001ce <__udivsi3+0x8e>
 80001ca:	024b      	lsls	r3, r1, #9
 80001cc:	1ac0      	subs	r0, r0, r3
 80001ce:	4152      	adcs	r2, r2
 80001d0:	0a03      	lsrs	r3, r0, #8
 80001d2:	428b      	cmp	r3, r1
 80001d4:	d301      	bcc.n	80001da <__udivsi3+0x9a>
 80001d6:	020b      	lsls	r3, r1, #8
 80001d8:	1ac0      	subs	r0, r0, r3
 80001da:	4152      	adcs	r2, r2
 80001dc:	d2cd      	bcs.n	800017a <__udivsi3+0x3a>
 80001de:	09c3      	lsrs	r3, r0, #7
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xa8>
 80001e4:	01cb      	lsls	r3, r1, #7
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0983      	lsrs	r3, r0, #6
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xb4>
 80001f0:	018b      	lsls	r3, r1, #6
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0943      	lsrs	r3, r0, #5
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xc0>
 80001fc:	014b      	lsls	r3, r1, #5
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0903      	lsrs	r3, r0, #4
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xcc>
 8000208:	010b      	lsls	r3, r1, #4
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	08c3      	lsrs	r3, r0, #3
 8000210:	428b      	cmp	r3, r1
 8000212:	d301      	bcc.n	8000218 <__udivsi3+0xd8>
 8000214:	00cb      	lsls	r3, r1, #3
 8000216:	1ac0      	subs	r0, r0, r3
 8000218:	4152      	adcs	r2, r2
 800021a:	0883      	lsrs	r3, r0, #2
 800021c:	428b      	cmp	r3, r1
 800021e:	d301      	bcc.n	8000224 <__udivsi3+0xe4>
 8000220:	008b      	lsls	r3, r1, #2
 8000222:	1ac0      	subs	r0, r0, r3
 8000224:	4152      	adcs	r2, r2
 8000226:	0843      	lsrs	r3, r0, #1
 8000228:	428b      	cmp	r3, r1
 800022a:	d301      	bcc.n	8000230 <__udivsi3+0xf0>
 800022c:	004b      	lsls	r3, r1, #1
 800022e:	1ac0      	subs	r0, r0, r3
 8000230:	4152      	adcs	r2, r2
 8000232:	1a41      	subs	r1, r0, r1
 8000234:	d200      	bcs.n	8000238 <__udivsi3+0xf8>
 8000236:	4601      	mov	r1, r0
 8000238:	4152      	adcs	r2, r2
 800023a:	4610      	mov	r0, r2
 800023c:	4770      	bx	lr
 800023e:	e7ff      	b.n	8000240 <__udivsi3+0x100>
 8000240:	b501      	push	{r0, lr}
 8000242:	2000      	movs	r0, #0
 8000244:	f000 f8f0 	bl	8000428 <__aeabi_idiv0>
 8000248:	bd02      	pop	{r1, pc}
 800024a:	46c0      	nop			; (mov r8, r8)

0800024c <__aeabi_uidivmod>:
 800024c:	2900      	cmp	r1, #0
 800024e:	d0f7      	beq.n	8000240 <__udivsi3+0x100>
 8000250:	e776      	b.n	8000140 <__udivsi3>
 8000252:	4770      	bx	lr

08000254 <__divsi3>:
 8000254:	4603      	mov	r3, r0
 8000256:	430b      	orrs	r3, r1
 8000258:	d47f      	bmi.n	800035a <__divsi3+0x106>
 800025a:	2200      	movs	r2, #0
 800025c:	0843      	lsrs	r3, r0, #1
 800025e:	428b      	cmp	r3, r1
 8000260:	d374      	bcc.n	800034c <__divsi3+0xf8>
 8000262:	0903      	lsrs	r3, r0, #4
 8000264:	428b      	cmp	r3, r1
 8000266:	d35f      	bcc.n	8000328 <__divsi3+0xd4>
 8000268:	0a03      	lsrs	r3, r0, #8
 800026a:	428b      	cmp	r3, r1
 800026c:	d344      	bcc.n	80002f8 <__divsi3+0xa4>
 800026e:	0b03      	lsrs	r3, r0, #12
 8000270:	428b      	cmp	r3, r1
 8000272:	d328      	bcc.n	80002c6 <__divsi3+0x72>
 8000274:	0c03      	lsrs	r3, r0, #16
 8000276:	428b      	cmp	r3, r1
 8000278:	d30d      	bcc.n	8000296 <__divsi3+0x42>
 800027a:	22ff      	movs	r2, #255	; 0xff
 800027c:	0209      	lsls	r1, r1, #8
 800027e:	ba12      	rev	r2, r2
 8000280:	0c03      	lsrs	r3, r0, #16
 8000282:	428b      	cmp	r3, r1
 8000284:	d302      	bcc.n	800028c <__divsi3+0x38>
 8000286:	1212      	asrs	r2, r2, #8
 8000288:	0209      	lsls	r1, r1, #8
 800028a:	d065      	beq.n	8000358 <__divsi3+0x104>
 800028c:	0b03      	lsrs	r3, r0, #12
 800028e:	428b      	cmp	r3, r1
 8000290:	d319      	bcc.n	80002c6 <__divsi3+0x72>
 8000292:	e000      	b.n	8000296 <__divsi3+0x42>
 8000294:	0a09      	lsrs	r1, r1, #8
 8000296:	0bc3      	lsrs	r3, r0, #15
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x4c>
 800029c:	03cb      	lsls	r3, r1, #15
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0b83      	lsrs	r3, r0, #14
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x58>
 80002a8:	038b      	lsls	r3, r1, #14
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0b43      	lsrs	r3, r0, #13
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0x64>
 80002b4:	034b      	lsls	r3, r1, #13
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	0b03      	lsrs	r3, r0, #12
 80002bc:	428b      	cmp	r3, r1
 80002be:	d301      	bcc.n	80002c4 <__divsi3+0x70>
 80002c0:	030b      	lsls	r3, r1, #12
 80002c2:	1ac0      	subs	r0, r0, r3
 80002c4:	4152      	adcs	r2, r2
 80002c6:	0ac3      	lsrs	r3, r0, #11
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d301      	bcc.n	80002d0 <__divsi3+0x7c>
 80002cc:	02cb      	lsls	r3, r1, #11
 80002ce:	1ac0      	subs	r0, r0, r3
 80002d0:	4152      	adcs	r2, r2
 80002d2:	0a83      	lsrs	r3, r0, #10
 80002d4:	428b      	cmp	r3, r1
 80002d6:	d301      	bcc.n	80002dc <__divsi3+0x88>
 80002d8:	028b      	lsls	r3, r1, #10
 80002da:	1ac0      	subs	r0, r0, r3
 80002dc:	4152      	adcs	r2, r2
 80002de:	0a43      	lsrs	r3, r0, #9
 80002e0:	428b      	cmp	r3, r1
 80002e2:	d301      	bcc.n	80002e8 <__divsi3+0x94>
 80002e4:	024b      	lsls	r3, r1, #9
 80002e6:	1ac0      	subs	r0, r0, r3
 80002e8:	4152      	adcs	r2, r2
 80002ea:	0a03      	lsrs	r3, r0, #8
 80002ec:	428b      	cmp	r3, r1
 80002ee:	d301      	bcc.n	80002f4 <__divsi3+0xa0>
 80002f0:	020b      	lsls	r3, r1, #8
 80002f2:	1ac0      	subs	r0, r0, r3
 80002f4:	4152      	adcs	r2, r2
 80002f6:	d2cd      	bcs.n	8000294 <__divsi3+0x40>
 80002f8:	09c3      	lsrs	r3, r0, #7
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xae>
 80002fe:	01cb      	lsls	r3, r1, #7
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	0983      	lsrs	r3, r0, #6
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xba>
 800030a:	018b      	lsls	r3, r1, #6
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	0943      	lsrs	r3, r0, #5
 8000312:	428b      	cmp	r3, r1
 8000314:	d301      	bcc.n	800031a <__divsi3+0xc6>
 8000316:	014b      	lsls	r3, r1, #5
 8000318:	1ac0      	subs	r0, r0, r3
 800031a:	4152      	adcs	r2, r2
 800031c:	0903      	lsrs	r3, r0, #4
 800031e:	428b      	cmp	r3, r1
 8000320:	d301      	bcc.n	8000326 <__divsi3+0xd2>
 8000322:	010b      	lsls	r3, r1, #4
 8000324:	1ac0      	subs	r0, r0, r3
 8000326:	4152      	adcs	r2, r2
 8000328:	08c3      	lsrs	r3, r0, #3
 800032a:	428b      	cmp	r3, r1
 800032c:	d301      	bcc.n	8000332 <__divsi3+0xde>
 800032e:	00cb      	lsls	r3, r1, #3
 8000330:	1ac0      	subs	r0, r0, r3
 8000332:	4152      	adcs	r2, r2
 8000334:	0883      	lsrs	r3, r0, #2
 8000336:	428b      	cmp	r3, r1
 8000338:	d301      	bcc.n	800033e <__divsi3+0xea>
 800033a:	008b      	lsls	r3, r1, #2
 800033c:	1ac0      	subs	r0, r0, r3
 800033e:	4152      	adcs	r2, r2
 8000340:	0843      	lsrs	r3, r0, #1
 8000342:	428b      	cmp	r3, r1
 8000344:	d301      	bcc.n	800034a <__divsi3+0xf6>
 8000346:	004b      	lsls	r3, r1, #1
 8000348:	1ac0      	subs	r0, r0, r3
 800034a:	4152      	adcs	r2, r2
 800034c:	1a41      	subs	r1, r0, r1
 800034e:	d200      	bcs.n	8000352 <__divsi3+0xfe>
 8000350:	4601      	mov	r1, r0
 8000352:	4152      	adcs	r2, r2
 8000354:	4610      	mov	r0, r2
 8000356:	4770      	bx	lr
 8000358:	e05d      	b.n	8000416 <__divsi3+0x1c2>
 800035a:	0fca      	lsrs	r2, r1, #31
 800035c:	d000      	beq.n	8000360 <__divsi3+0x10c>
 800035e:	4249      	negs	r1, r1
 8000360:	1003      	asrs	r3, r0, #32
 8000362:	d300      	bcc.n	8000366 <__divsi3+0x112>
 8000364:	4240      	negs	r0, r0
 8000366:	4053      	eors	r3, r2
 8000368:	2200      	movs	r2, #0
 800036a:	469c      	mov	ip, r3
 800036c:	0903      	lsrs	r3, r0, #4
 800036e:	428b      	cmp	r3, r1
 8000370:	d32d      	bcc.n	80003ce <__divsi3+0x17a>
 8000372:	0a03      	lsrs	r3, r0, #8
 8000374:	428b      	cmp	r3, r1
 8000376:	d312      	bcc.n	800039e <__divsi3+0x14a>
 8000378:	22fc      	movs	r2, #252	; 0xfc
 800037a:	0189      	lsls	r1, r1, #6
 800037c:	ba12      	rev	r2, r2
 800037e:	0a03      	lsrs	r3, r0, #8
 8000380:	428b      	cmp	r3, r1
 8000382:	d30c      	bcc.n	800039e <__divsi3+0x14a>
 8000384:	0189      	lsls	r1, r1, #6
 8000386:	1192      	asrs	r2, r2, #6
 8000388:	428b      	cmp	r3, r1
 800038a:	d308      	bcc.n	800039e <__divsi3+0x14a>
 800038c:	0189      	lsls	r1, r1, #6
 800038e:	1192      	asrs	r2, r2, #6
 8000390:	428b      	cmp	r3, r1
 8000392:	d304      	bcc.n	800039e <__divsi3+0x14a>
 8000394:	0189      	lsls	r1, r1, #6
 8000396:	d03a      	beq.n	800040e <__divsi3+0x1ba>
 8000398:	1192      	asrs	r2, r2, #6
 800039a:	e000      	b.n	800039e <__divsi3+0x14a>
 800039c:	0989      	lsrs	r1, r1, #6
 800039e:	09c3      	lsrs	r3, r0, #7
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x154>
 80003a4:	01cb      	lsls	r3, r1, #7
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	0983      	lsrs	r3, r0, #6
 80003ac:	428b      	cmp	r3, r1
 80003ae:	d301      	bcc.n	80003b4 <__divsi3+0x160>
 80003b0:	018b      	lsls	r3, r1, #6
 80003b2:	1ac0      	subs	r0, r0, r3
 80003b4:	4152      	adcs	r2, r2
 80003b6:	0943      	lsrs	r3, r0, #5
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d301      	bcc.n	80003c0 <__divsi3+0x16c>
 80003bc:	014b      	lsls	r3, r1, #5
 80003be:	1ac0      	subs	r0, r0, r3
 80003c0:	4152      	adcs	r2, r2
 80003c2:	0903      	lsrs	r3, r0, #4
 80003c4:	428b      	cmp	r3, r1
 80003c6:	d301      	bcc.n	80003cc <__divsi3+0x178>
 80003c8:	010b      	lsls	r3, r1, #4
 80003ca:	1ac0      	subs	r0, r0, r3
 80003cc:	4152      	adcs	r2, r2
 80003ce:	08c3      	lsrs	r3, r0, #3
 80003d0:	428b      	cmp	r3, r1
 80003d2:	d301      	bcc.n	80003d8 <__divsi3+0x184>
 80003d4:	00cb      	lsls	r3, r1, #3
 80003d6:	1ac0      	subs	r0, r0, r3
 80003d8:	4152      	adcs	r2, r2
 80003da:	0883      	lsrs	r3, r0, #2
 80003dc:	428b      	cmp	r3, r1
 80003de:	d301      	bcc.n	80003e4 <__divsi3+0x190>
 80003e0:	008b      	lsls	r3, r1, #2
 80003e2:	1ac0      	subs	r0, r0, r3
 80003e4:	4152      	adcs	r2, r2
 80003e6:	d2d9      	bcs.n	800039c <__divsi3+0x148>
 80003e8:	0843      	lsrs	r3, r0, #1
 80003ea:	428b      	cmp	r3, r1
 80003ec:	d301      	bcc.n	80003f2 <__divsi3+0x19e>
 80003ee:	004b      	lsls	r3, r1, #1
 80003f0:	1ac0      	subs	r0, r0, r3
 80003f2:	4152      	adcs	r2, r2
 80003f4:	1a41      	subs	r1, r0, r1
 80003f6:	d200      	bcs.n	80003fa <__divsi3+0x1a6>
 80003f8:	4601      	mov	r1, r0
 80003fa:	4663      	mov	r3, ip
 80003fc:	4152      	adcs	r2, r2
 80003fe:	105b      	asrs	r3, r3, #1
 8000400:	4610      	mov	r0, r2
 8000402:	d301      	bcc.n	8000408 <__divsi3+0x1b4>
 8000404:	4240      	negs	r0, r0
 8000406:	2b00      	cmp	r3, #0
 8000408:	d500      	bpl.n	800040c <__divsi3+0x1b8>
 800040a:	4249      	negs	r1, r1
 800040c:	4770      	bx	lr
 800040e:	4663      	mov	r3, ip
 8000410:	105b      	asrs	r3, r3, #1
 8000412:	d300      	bcc.n	8000416 <__divsi3+0x1c2>
 8000414:	4240      	negs	r0, r0
 8000416:	b501      	push	{r0, lr}
 8000418:	2000      	movs	r0, #0
 800041a:	f000 f805 	bl	8000428 <__aeabi_idiv0>
 800041e:	bd02      	pop	{r1, pc}

08000420 <__aeabi_idivmod>:
 8000420:	2900      	cmp	r1, #0
 8000422:	d0f8      	beq.n	8000416 <__divsi3+0x1c2>
 8000424:	e716      	b.n	8000254 <__divsi3>
 8000426:	4770      	bx	lr

08000428 <__aeabi_idiv0>:
 8000428:	4770      	bx	lr
 800042a:	46c0      	nop			; (mov r8, r8)

0800042c <__aeabi_cdrcmple>:
 800042c:	4684      	mov	ip, r0
 800042e:	1c10      	adds	r0, r2, #0
 8000430:	4662      	mov	r2, ip
 8000432:	468c      	mov	ip, r1
 8000434:	1c19      	adds	r1, r3, #0
 8000436:	4663      	mov	r3, ip
 8000438:	e000      	b.n	800043c <__aeabi_cdcmpeq>
 800043a:	46c0      	nop			; (mov r8, r8)

0800043c <__aeabi_cdcmpeq>:
 800043c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800043e:	f001 fabf 	bl	80019c0 <__ledf2>
 8000442:	2800      	cmp	r0, #0
 8000444:	d401      	bmi.n	800044a <__aeabi_cdcmpeq+0xe>
 8000446:	2100      	movs	r1, #0
 8000448:	42c8      	cmn	r0, r1
 800044a:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

0800044c <__aeabi_dcmpeq>:
 800044c:	b510      	push	{r4, lr}
 800044e:	f001 fa09 	bl	8001864 <__eqdf2>
 8000452:	4240      	negs	r0, r0
 8000454:	3001      	adds	r0, #1
 8000456:	bd10      	pop	{r4, pc}

08000458 <__aeabi_dcmplt>:
 8000458:	b510      	push	{r4, lr}
 800045a:	f001 fab1 	bl	80019c0 <__ledf2>
 800045e:	2800      	cmp	r0, #0
 8000460:	db01      	blt.n	8000466 <__aeabi_dcmplt+0xe>
 8000462:	2000      	movs	r0, #0
 8000464:	bd10      	pop	{r4, pc}
 8000466:	2001      	movs	r0, #1
 8000468:	bd10      	pop	{r4, pc}
 800046a:	46c0      	nop			; (mov r8, r8)

0800046c <__aeabi_dcmple>:
 800046c:	b510      	push	{r4, lr}
 800046e:	f001 faa7 	bl	80019c0 <__ledf2>
 8000472:	2800      	cmp	r0, #0
 8000474:	dd01      	ble.n	800047a <__aeabi_dcmple+0xe>
 8000476:	2000      	movs	r0, #0
 8000478:	bd10      	pop	{r4, pc}
 800047a:	2001      	movs	r0, #1
 800047c:	bd10      	pop	{r4, pc}
 800047e:	46c0      	nop			; (mov r8, r8)

08000480 <__aeabi_dcmpgt>:
 8000480:	b510      	push	{r4, lr}
 8000482:	f001 fa2b 	bl	80018dc <__gedf2>
 8000486:	2800      	cmp	r0, #0
 8000488:	dc01      	bgt.n	800048e <__aeabi_dcmpgt+0xe>
 800048a:	2000      	movs	r0, #0
 800048c:	bd10      	pop	{r4, pc}
 800048e:	2001      	movs	r0, #1
 8000490:	bd10      	pop	{r4, pc}
 8000492:	46c0      	nop			; (mov r8, r8)

08000494 <__aeabi_dcmpge>:
 8000494:	b510      	push	{r4, lr}
 8000496:	f001 fa21 	bl	80018dc <__gedf2>
 800049a:	2800      	cmp	r0, #0
 800049c:	da01      	bge.n	80004a2 <__aeabi_dcmpge+0xe>
 800049e:	2000      	movs	r0, #0
 80004a0:	bd10      	pop	{r4, pc}
 80004a2:	2001      	movs	r0, #1
 80004a4:	bd10      	pop	{r4, pc}
 80004a6:	46c0      	nop			; (mov r8, r8)

080004a8 <__aeabi_cfrcmple>:
 80004a8:	4684      	mov	ip, r0
 80004aa:	1c08      	adds	r0, r1, #0
 80004ac:	4661      	mov	r1, ip
 80004ae:	e7ff      	b.n	80004b0 <__aeabi_cfcmpeq>

080004b0 <__aeabi_cfcmpeq>:
 80004b0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80004b2:	f000 f9bb 	bl	800082c <__lesf2>
 80004b6:	2800      	cmp	r0, #0
 80004b8:	d401      	bmi.n	80004be <__aeabi_cfcmpeq+0xe>
 80004ba:	2100      	movs	r1, #0
 80004bc:	42c8      	cmn	r0, r1
 80004be:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

080004c0 <__aeabi_fcmpeq>:
 80004c0:	b510      	push	{r4, lr}
 80004c2:	f000 f93f 	bl	8000744 <__eqsf2>
 80004c6:	4240      	negs	r0, r0
 80004c8:	3001      	adds	r0, #1
 80004ca:	bd10      	pop	{r4, pc}

080004cc <__aeabi_fcmplt>:
 80004cc:	b510      	push	{r4, lr}
 80004ce:	f000 f9ad 	bl	800082c <__lesf2>
 80004d2:	2800      	cmp	r0, #0
 80004d4:	db01      	blt.n	80004da <__aeabi_fcmplt+0xe>
 80004d6:	2000      	movs	r0, #0
 80004d8:	bd10      	pop	{r4, pc}
 80004da:	2001      	movs	r0, #1
 80004dc:	bd10      	pop	{r4, pc}
 80004de:	46c0      	nop			; (mov r8, r8)

080004e0 <__aeabi_fcmple>:
 80004e0:	b510      	push	{r4, lr}
 80004e2:	f000 f9a3 	bl	800082c <__lesf2>
 80004e6:	2800      	cmp	r0, #0
 80004e8:	dd01      	ble.n	80004ee <__aeabi_fcmple+0xe>
 80004ea:	2000      	movs	r0, #0
 80004ec:	bd10      	pop	{r4, pc}
 80004ee:	2001      	movs	r0, #1
 80004f0:	bd10      	pop	{r4, pc}
 80004f2:	46c0      	nop			; (mov r8, r8)

080004f4 <__aeabi_fcmpgt>:
 80004f4:	b510      	push	{r4, lr}
 80004f6:	f000 f94d 	bl	8000794 <__gesf2>
 80004fa:	2800      	cmp	r0, #0
 80004fc:	dc01      	bgt.n	8000502 <__aeabi_fcmpgt+0xe>
 80004fe:	2000      	movs	r0, #0
 8000500:	bd10      	pop	{r4, pc}
 8000502:	2001      	movs	r0, #1
 8000504:	bd10      	pop	{r4, pc}
 8000506:	46c0      	nop			; (mov r8, r8)

08000508 <__aeabi_fcmpge>:
 8000508:	b510      	push	{r4, lr}
 800050a:	f000 f943 	bl	8000794 <__gesf2>
 800050e:	2800      	cmp	r0, #0
 8000510:	da01      	bge.n	8000516 <__aeabi_fcmpge+0xe>
 8000512:	2000      	movs	r0, #0
 8000514:	bd10      	pop	{r4, pc}
 8000516:	2001      	movs	r0, #1
 8000518:	bd10      	pop	{r4, pc}
 800051a:	46c0      	nop			; (mov r8, r8)

0800051c <__aeabi_uldivmod>:
 800051c:	2b00      	cmp	r3, #0
 800051e:	d111      	bne.n	8000544 <__aeabi_uldivmod+0x28>
 8000520:	2a00      	cmp	r2, #0
 8000522:	d10f      	bne.n	8000544 <__aeabi_uldivmod+0x28>
 8000524:	2900      	cmp	r1, #0
 8000526:	d100      	bne.n	800052a <__aeabi_uldivmod+0xe>
 8000528:	2800      	cmp	r0, #0
 800052a:	d002      	beq.n	8000532 <__aeabi_uldivmod+0x16>
 800052c:	2100      	movs	r1, #0
 800052e:	43c9      	mvns	r1, r1
 8000530:	1c08      	adds	r0, r1, #0
 8000532:	b407      	push	{r0, r1, r2}
 8000534:	4802      	ldr	r0, [pc, #8]	; (8000540 <__aeabi_uldivmod+0x24>)
 8000536:	a102      	add	r1, pc, #8	; (adr r1, 8000540 <__aeabi_uldivmod+0x24>)
 8000538:	1840      	adds	r0, r0, r1
 800053a:	9002      	str	r0, [sp, #8]
 800053c:	bd03      	pop	{r0, r1, pc}
 800053e:	46c0      	nop			; (mov r8, r8)
 8000540:	fffffee9 	.word	0xfffffee9
 8000544:	b403      	push	{r0, r1}
 8000546:	4668      	mov	r0, sp
 8000548:	b501      	push	{r0, lr}
 800054a:	9802      	ldr	r0, [sp, #8]
 800054c:	f000 f82e 	bl	80005ac <__udivmoddi4>
 8000550:	9b01      	ldr	r3, [sp, #4]
 8000552:	469e      	mov	lr, r3
 8000554:	b002      	add	sp, #8
 8000556:	bc0c      	pop	{r2, r3}
 8000558:	4770      	bx	lr
 800055a:	46c0      	nop			; (mov r8, r8)

0800055c <__aeabi_lmul>:
 800055c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800055e:	0415      	lsls	r5, r2, #16
 8000560:	0c2d      	lsrs	r5, r5, #16
 8000562:	000f      	movs	r7, r1
 8000564:	0001      	movs	r1, r0
 8000566:	002e      	movs	r6, r5
 8000568:	46c6      	mov	lr, r8
 800056a:	4684      	mov	ip, r0
 800056c:	0400      	lsls	r0, r0, #16
 800056e:	0c14      	lsrs	r4, r2, #16
 8000570:	0c00      	lsrs	r0, r0, #16
 8000572:	0c09      	lsrs	r1, r1, #16
 8000574:	4346      	muls	r6, r0
 8000576:	434d      	muls	r5, r1
 8000578:	4360      	muls	r0, r4
 800057a:	4361      	muls	r1, r4
 800057c:	1940      	adds	r0, r0, r5
 800057e:	0c34      	lsrs	r4, r6, #16
 8000580:	1824      	adds	r4, r4, r0
 8000582:	b500      	push	{lr}
 8000584:	42a5      	cmp	r5, r4
 8000586:	d903      	bls.n	8000590 <__aeabi_lmul+0x34>
 8000588:	2080      	movs	r0, #128	; 0x80
 800058a:	0240      	lsls	r0, r0, #9
 800058c:	4680      	mov	r8, r0
 800058e:	4441      	add	r1, r8
 8000590:	0c25      	lsrs	r5, r4, #16
 8000592:	186d      	adds	r5, r5, r1
 8000594:	4661      	mov	r1, ip
 8000596:	4359      	muls	r1, r3
 8000598:	437a      	muls	r2, r7
 800059a:	0430      	lsls	r0, r6, #16
 800059c:	1949      	adds	r1, r1, r5
 800059e:	0424      	lsls	r4, r4, #16
 80005a0:	0c00      	lsrs	r0, r0, #16
 80005a2:	1820      	adds	r0, r4, r0
 80005a4:	1889      	adds	r1, r1, r2
 80005a6:	bc80      	pop	{r7}
 80005a8:	46b8      	mov	r8, r7
 80005aa:	bdf0      	pop	{r4, r5, r6, r7, pc}

080005ac <__udivmoddi4>:
 80005ac:	b5f0      	push	{r4, r5, r6, r7, lr}
 80005ae:	4657      	mov	r7, sl
 80005b0:	464e      	mov	r6, r9
 80005b2:	4645      	mov	r5, r8
 80005b4:	46de      	mov	lr, fp
 80005b6:	b5e0      	push	{r5, r6, r7, lr}
 80005b8:	0004      	movs	r4, r0
 80005ba:	000d      	movs	r5, r1
 80005bc:	4692      	mov	sl, r2
 80005be:	4699      	mov	r9, r3
 80005c0:	b083      	sub	sp, #12
 80005c2:	428b      	cmp	r3, r1
 80005c4:	d830      	bhi.n	8000628 <__udivmoddi4+0x7c>
 80005c6:	d02d      	beq.n	8000624 <__udivmoddi4+0x78>
 80005c8:	4649      	mov	r1, r9
 80005ca:	4650      	mov	r0, sl
 80005cc:	f002 f976 	bl	80028bc <__clzdi2>
 80005d0:	0029      	movs	r1, r5
 80005d2:	0006      	movs	r6, r0
 80005d4:	0020      	movs	r0, r4
 80005d6:	f002 f971 	bl	80028bc <__clzdi2>
 80005da:	1a33      	subs	r3, r6, r0
 80005dc:	4698      	mov	r8, r3
 80005de:	3b20      	subs	r3, #32
 80005e0:	469b      	mov	fp, r3
 80005e2:	d433      	bmi.n	800064c <__udivmoddi4+0xa0>
 80005e4:	465a      	mov	r2, fp
 80005e6:	4653      	mov	r3, sl
 80005e8:	4093      	lsls	r3, r2
 80005ea:	4642      	mov	r2, r8
 80005ec:	001f      	movs	r7, r3
 80005ee:	4653      	mov	r3, sl
 80005f0:	4093      	lsls	r3, r2
 80005f2:	001e      	movs	r6, r3
 80005f4:	42af      	cmp	r7, r5
 80005f6:	d83a      	bhi.n	800066e <__udivmoddi4+0xc2>
 80005f8:	42af      	cmp	r7, r5
 80005fa:	d100      	bne.n	80005fe <__udivmoddi4+0x52>
 80005fc:	e078      	b.n	80006f0 <__udivmoddi4+0x144>
 80005fe:	465b      	mov	r3, fp
 8000600:	1ba4      	subs	r4, r4, r6
 8000602:	41bd      	sbcs	r5, r7
 8000604:	2b00      	cmp	r3, #0
 8000606:	da00      	bge.n	800060a <__udivmoddi4+0x5e>
 8000608:	e075      	b.n	80006f6 <__udivmoddi4+0x14a>
 800060a:	2200      	movs	r2, #0
 800060c:	2300      	movs	r3, #0
 800060e:	9200      	str	r2, [sp, #0]
 8000610:	9301      	str	r3, [sp, #4]
 8000612:	2301      	movs	r3, #1
 8000614:	465a      	mov	r2, fp
 8000616:	4093      	lsls	r3, r2
 8000618:	9301      	str	r3, [sp, #4]
 800061a:	2301      	movs	r3, #1
 800061c:	4642      	mov	r2, r8
 800061e:	4093      	lsls	r3, r2
 8000620:	9300      	str	r3, [sp, #0]
 8000622:	e028      	b.n	8000676 <__udivmoddi4+0xca>
 8000624:	4282      	cmp	r2, r0
 8000626:	d9cf      	bls.n	80005c8 <__udivmoddi4+0x1c>
 8000628:	2200      	movs	r2, #0
 800062a:	2300      	movs	r3, #0
 800062c:	9200      	str	r2, [sp, #0]
 800062e:	9301      	str	r3, [sp, #4]
 8000630:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8000632:	2b00      	cmp	r3, #0
 8000634:	d001      	beq.n	800063a <__udivmoddi4+0x8e>
 8000636:	601c      	str	r4, [r3, #0]
 8000638:	605d      	str	r5, [r3, #4]
 800063a:	9800      	ldr	r0, [sp, #0]
 800063c:	9901      	ldr	r1, [sp, #4]
 800063e:	b003      	add	sp, #12
 8000640:	bcf0      	pop	{r4, r5, r6, r7}
 8000642:	46bb      	mov	fp, r7
 8000644:	46b2      	mov	sl, r6
 8000646:	46a9      	mov	r9, r5
 8000648:	46a0      	mov	r8, r4
 800064a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800064c:	4642      	mov	r2, r8
 800064e:	2320      	movs	r3, #32
 8000650:	1a9b      	subs	r3, r3, r2
 8000652:	4652      	mov	r2, sl
 8000654:	40da      	lsrs	r2, r3
 8000656:	4641      	mov	r1, r8
 8000658:	0013      	movs	r3, r2
 800065a:	464a      	mov	r2, r9
 800065c:	408a      	lsls	r2, r1
 800065e:	0017      	movs	r7, r2
 8000660:	4642      	mov	r2, r8
 8000662:	431f      	orrs	r7, r3
 8000664:	4653      	mov	r3, sl
 8000666:	4093      	lsls	r3, r2
 8000668:	001e      	movs	r6, r3
 800066a:	42af      	cmp	r7, r5
 800066c:	d9c4      	bls.n	80005f8 <__udivmoddi4+0x4c>
 800066e:	2200      	movs	r2, #0
 8000670:	2300      	movs	r3, #0
 8000672:	9200      	str	r2, [sp, #0]
 8000674:	9301      	str	r3, [sp, #4]
 8000676:	4643      	mov	r3, r8
 8000678:	2b00      	cmp	r3, #0
 800067a:	d0d9      	beq.n	8000630 <__udivmoddi4+0x84>
 800067c:	07fb      	lsls	r3, r7, #31
 800067e:	0872      	lsrs	r2, r6, #1
 8000680:	431a      	orrs	r2, r3
 8000682:	4646      	mov	r6, r8
 8000684:	087b      	lsrs	r3, r7, #1
 8000686:	e00e      	b.n	80006a6 <__udivmoddi4+0xfa>
 8000688:	42ab      	cmp	r3, r5
 800068a:	d101      	bne.n	8000690 <__udivmoddi4+0xe4>
 800068c:	42a2      	cmp	r2, r4
 800068e:	d80c      	bhi.n	80006aa <__udivmoddi4+0xfe>
 8000690:	1aa4      	subs	r4, r4, r2
 8000692:	419d      	sbcs	r5, r3
 8000694:	2001      	movs	r0, #1
 8000696:	1924      	adds	r4, r4, r4
 8000698:	416d      	adcs	r5, r5
 800069a:	2100      	movs	r1, #0
 800069c:	3e01      	subs	r6, #1
 800069e:	1824      	adds	r4, r4, r0
 80006a0:	414d      	adcs	r5, r1
 80006a2:	2e00      	cmp	r6, #0
 80006a4:	d006      	beq.n	80006b4 <__udivmoddi4+0x108>
 80006a6:	42ab      	cmp	r3, r5
 80006a8:	d9ee      	bls.n	8000688 <__udivmoddi4+0xdc>
 80006aa:	3e01      	subs	r6, #1
 80006ac:	1924      	adds	r4, r4, r4
 80006ae:	416d      	adcs	r5, r5
 80006b0:	2e00      	cmp	r6, #0
 80006b2:	d1f8      	bne.n	80006a6 <__udivmoddi4+0xfa>
 80006b4:	9800      	ldr	r0, [sp, #0]
 80006b6:	9901      	ldr	r1, [sp, #4]
 80006b8:	465b      	mov	r3, fp
 80006ba:	1900      	adds	r0, r0, r4
 80006bc:	4169      	adcs	r1, r5
 80006be:	2b00      	cmp	r3, #0
 80006c0:	db24      	blt.n	800070c <__udivmoddi4+0x160>
 80006c2:	002b      	movs	r3, r5
 80006c4:	465a      	mov	r2, fp
 80006c6:	4644      	mov	r4, r8
 80006c8:	40d3      	lsrs	r3, r2
 80006ca:	002a      	movs	r2, r5
 80006cc:	40e2      	lsrs	r2, r4
 80006ce:	001c      	movs	r4, r3
 80006d0:	465b      	mov	r3, fp
 80006d2:	0015      	movs	r5, r2
 80006d4:	2b00      	cmp	r3, #0
 80006d6:	db2a      	blt.n	800072e <__udivmoddi4+0x182>
 80006d8:	0026      	movs	r6, r4
 80006da:	409e      	lsls	r6, r3
 80006dc:	0033      	movs	r3, r6
 80006de:	0026      	movs	r6, r4
 80006e0:	4647      	mov	r7, r8
 80006e2:	40be      	lsls	r6, r7
 80006e4:	0032      	movs	r2, r6
 80006e6:	1a80      	subs	r0, r0, r2
 80006e8:	4199      	sbcs	r1, r3
 80006ea:	9000      	str	r0, [sp, #0]
 80006ec:	9101      	str	r1, [sp, #4]
 80006ee:	e79f      	b.n	8000630 <__udivmoddi4+0x84>
 80006f0:	42a3      	cmp	r3, r4
 80006f2:	d8bc      	bhi.n	800066e <__udivmoddi4+0xc2>
 80006f4:	e783      	b.n	80005fe <__udivmoddi4+0x52>
 80006f6:	4642      	mov	r2, r8
 80006f8:	2320      	movs	r3, #32
 80006fa:	2100      	movs	r1, #0
 80006fc:	1a9b      	subs	r3, r3, r2
 80006fe:	2200      	movs	r2, #0
 8000700:	9100      	str	r1, [sp, #0]
 8000702:	9201      	str	r2, [sp, #4]
 8000704:	2201      	movs	r2, #1
 8000706:	40da      	lsrs	r2, r3
 8000708:	9201      	str	r2, [sp, #4]
 800070a:	e786      	b.n	800061a <__udivmoddi4+0x6e>
 800070c:	4642      	mov	r2, r8
 800070e:	2320      	movs	r3, #32
 8000710:	1a9b      	subs	r3, r3, r2
 8000712:	002a      	movs	r2, r5
 8000714:	4646      	mov	r6, r8
 8000716:	409a      	lsls	r2, r3
 8000718:	0023      	movs	r3, r4
 800071a:	40f3      	lsrs	r3, r6
 800071c:	4644      	mov	r4, r8
 800071e:	4313      	orrs	r3, r2
 8000720:	002a      	movs	r2, r5
 8000722:	40e2      	lsrs	r2, r4
 8000724:	001c      	movs	r4, r3
 8000726:	465b      	mov	r3, fp
 8000728:	0015      	movs	r5, r2
 800072a:	2b00      	cmp	r3, #0
 800072c:	dad4      	bge.n	80006d8 <__udivmoddi4+0x12c>
 800072e:	4642      	mov	r2, r8
 8000730:	002f      	movs	r7, r5
 8000732:	2320      	movs	r3, #32
 8000734:	0026      	movs	r6, r4
 8000736:	4097      	lsls	r7, r2
 8000738:	1a9b      	subs	r3, r3, r2
 800073a:	40de      	lsrs	r6, r3
 800073c:	003b      	movs	r3, r7
 800073e:	4333      	orrs	r3, r6
 8000740:	e7cd      	b.n	80006de <__udivmoddi4+0x132>
 8000742:	46c0      	nop			; (mov r8, r8)

08000744 <__eqsf2>:
 8000744:	b570      	push	{r4, r5, r6, lr}
 8000746:	0042      	lsls	r2, r0, #1
 8000748:	024e      	lsls	r6, r1, #9
 800074a:	004c      	lsls	r4, r1, #1
 800074c:	0245      	lsls	r5, r0, #9
 800074e:	0a6d      	lsrs	r5, r5, #9
 8000750:	0e12      	lsrs	r2, r2, #24
 8000752:	0fc3      	lsrs	r3, r0, #31
 8000754:	0a76      	lsrs	r6, r6, #9
 8000756:	0e24      	lsrs	r4, r4, #24
 8000758:	0fc9      	lsrs	r1, r1, #31
 800075a:	2aff      	cmp	r2, #255	; 0xff
 800075c:	d00f      	beq.n	800077e <__eqsf2+0x3a>
 800075e:	2cff      	cmp	r4, #255	; 0xff
 8000760:	d011      	beq.n	8000786 <__eqsf2+0x42>
 8000762:	2001      	movs	r0, #1
 8000764:	42a2      	cmp	r2, r4
 8000766:	d000      	beq.n	800076a <__eqsf2+0x26>
 8000768:	bd70      	pop	{r4, r5, r6, pc}
 800076a:	42b5      	cmp	r5, r6
 800076c:	d1fc      	bne.n	8000768 <__eqsf2+0x24>
 800076e:	428b      	cmp	r3, r1
 8000770:	d00d      	beq.n	800078e <__eqsf2+0x4a>
 8000772:	2a00      	cmp	r2, #0
 8000774:	d1f8      	bne.n	8000768 <__eqsf2+0x24>
 8000776:	0028      	movs	r0, r5
 8000778:	1e45      	subs	r5, r0, #1
 800077a:	41a8      	sbcs	r0, r5
 800077c:	e7f4      	b.n	8000768 <__eqsf2+0x24>
 800077e:	2001      	movs	r0, #1
 8000780:	2d00      	cmp	r5, #0
 8000782:	d1f1      	bne.n	8000768 <__eqsf2+0x24>
 8000784:	e7eb      	b.n	800075e <__eqsf2+0x1a>
 8000786:	2001      	movs	r0, #1
 8000788:	2e00      	cmp	r6, #0
 800078a:	d1ed      	bne.n	8000768 <__eqsf2+0x24>
 800078c:	e7e9      	b.n	8000762 <__eqsf2+0x1e>
 800078e:	2000      	movs	r0, #0
 8000790:	e7ea      	b.n	8000768 <__eqsf2+0x24>
 8000792:	46c0      	nop			; (mov r8, r8)

08000794 <__gesf2>:
 8000794:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000796:	0042      	lsls	r2, r0, #1
 8000798:	0246      	lsls	r6, r0, #9
 800079a:	024d      	lsls	r5, r1, #9
 800079c:	004c      	lsls	r4, r1, #1
 800079e:	0fc3      	lsrs	r3, r0, #31
 80007a0:	0a76      	lsrs	r6, r6, #9
 80007a2:	0e12      	lsrs	r2, r2, #24
 80007a4:	0a6d      	lsrs	r5, r5, #9
 80007a6:	0e24      	lsrs	r4, r4, #24
 80007a8:	0fc8      	lsrs	r0, r1, #31
 80007aa:	2aff      	cmp	r2, #255	; 0xff
 80007ac:	d01f      	beq.n	80007ee <__gesf2+0x5a>
 80007ae:	2cff      	cmp	r4, #255	; 0xff
 80007b0:	d010      	beq.n	80007d4 <__gesf2+0x40>
 80007b2:	2a00      	cmp	r2, #0
 80007b4:	d11f      	bne.n	80007f6 <__gesf2+0x62>
 80007b6:	4271      	negs	r1, r6
 80007b8:	4171      	adcs	r1, r6
 80007ba:	2c00      	cmp	r4, #0
 80007bc:	d101      	bne.n	80007c2 <__gesf2+0x2e>
 80007be:	2d00      	cmp	r5, #0
 80007c0:	d01e      	beq.n	8000800 <__gesf2+0x6c>
 80007c2:	2900      	cmp	r1, #0
 80007c4:	d10e      	bne.n	80007e4 <__gesf2+0x50>
 80007c6:	4283      	cmp	r3, r0
 80007c8:	d01e      	beq.n	8000808 <__gesf2+0x74>
 80007ca:	2102      	movs	r1, #2
 80007cc:	1e58      	subs	r0, r3, #1
 80007ce:	4008      	ands	r0, r1
 80007d0:	3801      	subs	r0, #1
 80007d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80007d4:	2d00      	cmp	r5, #0
 80007d6:	d126      	bne.n	8000826 <__gesf2+0x92>
 80007d8:	2a00      	cmp	r2, #0
 80007da:	d1f4      	bne.n	80007c6 <__gesf2+0x32>
 80007dc:	4271      	negs	r1, r6
 80007de:	4171      	adcs	r1, r6
 80007e0:	2900      	cmp	r1, #0
 80007e2:	d0f0      	beq.n	80007c6 <__gesf2+0x32>
 80007e4:	2800      	cmp	r0, #0
 80007e6:	d1f4      	bne.n	80007d2 <__gesf2+0x3e>
 80007e8:	2001      	movs	r0, #1
 80007ea:	4240      	negs	r0, r0
 80007ec:	e7f1      	b.n	80007d2 <__gesf2+0x3e>
 80007ee:	2e00      	cmp	r6, #0
 80007f0:	d119      	bne.n	8000826 <__gesf2+0x92>
 80007f2:	2cff      	cmp	r4, #255	; 0xff
 80007f4:	d0ee      	beq.n	80007d4 <__gesf2+0x40>
 80007f6:	2c00      	cmp	r4, #0
 80007f8:	d1e5      	bne.n	80007c6 <__gesf2+0x32>
 80007fa:	2d00      	cmp	r5, #0
 80007fc:	d1e3      	bne.n	80007c6 <__gesf2+0x32>
 80007fe:	e7e4      	b.n	80007ca <__gesf2+0x36>
 8000800:	2000      	movs	r0, #0
 8000802:	2e00      	cmp	r6, #0
 8000804:	d0e5      	beq.n	80007d2 <__gesf2+0x3e>
 8000806:	e7e0      	b.n	80007ca <__gesf2+0x36>
 8000808:	42a2      	cmp	r2, r4
 800080a:	dc05      	bgt.n	8000818 <__gesf2+0x84>
 800080c:	dbea      	blt.n	80007e4 <__gesf2+0x50>
 800080e:	42ae      	cmp	r6, r5
 8000810:	d802      	bhi.n	8000818 <__gesf2+0x84>
 8000812:	d3e7      	bcc.n	80007e4 <__gesf2+0x50>
 8000814:	2000      	movs	r0, #0
 8000816:	e7dc      	b.n	80007d2 <__gesf2+0x3e>
 8000818:	4241      	negs	r1, r0
 800081a:	4141      	adcs	r1, r0
 800081c:	4248      	negs	r0, r1
 800081e:	2102      	movs	r1, #2
 8000820:	4008      	ands	r0, r1
 8000822:	3801      	subs	r0, #1
 8000824:	e7d5      	b.n	80007d2 <__gesf2+0x3e>
 8000826:	2002      	movs	r0, #2
 8000828:	4240      	negs	r0, r0
 800082a:	e7d2      	b.n	80007d2 <__gesf2+0x3e>

0800082c <__lesf2>:
 800082c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800082e:	0042      	lsls	r2, r0, #1
 8000830:	0246      	lsls	r6, r0, #9
 8000832:	024d      	lsls	r5, r1, #9
 8000834:	004c      	lsls	r4, r1, #1
 8000836:	0fc3      	lsrs	r3, r0, #31
 8000838:	0a76      	lsrs	r6, r6, #9
 800083a:	0e12      	lsrs	r2, r2, #24
 800083c:	0a6d      	lsrs	r5, r5, #9
 800083e:	0e24      	lsrs	r4, r4, #24
 8000840:	0fc8      	lsrs	r0, r1, #31
 8000842:	2aff      	cmp	r2, #255	; 0xff
 8000844:	d00d      	beq.n	8000862 <__lesf2+0x36>
 8000846:	2cff      	cmp	r4, #255	; 0xff
 8000848:	d00f      	beq.n	800086a <__lesf2+0x3e>
 800084a:	2a00      	cmp	r2, #0
 800084c:	d123      	bne.n	8000896 <__lesf2+0x6a>
 800084e:	4271      	negs	r1, r6
 8000850:	4171      	adcs	r1, r6
 8000852:	2c00      	cmp	r4, #0
 8000854:	d10f      	bne.n	8000876 <__lesf2+0x4a>
 8000856:	2d00      	cmp	r5, #0
 8000858:	d10d      	bne.n	8000876 <__lesf2+0x4a>
 800085a:	2000      	movs	r0, #0
 800085c:	2e00      	cmp	r6, #0
 800085e:	d014      	beq.n	800088a <__lesf2+0x5e>
 8000860:	e00d      	b.n	800087e <__lesf2+0x52>
 8000862:	2e00      	cmp	r6, #0
 8000864:	d110      	bne.n	8000888 <__lesf2+0x5c>
 8000866:	2cff      	cmp	r4, #255	; 0xff
 8000868:	d115      	bne.n	8000896 <__lesf2+0x6a>
 800086a:	2d00      	cmp	r5, #0
 800086c:	d10c      	bne.n	8000888 <__lesf2+0x5c>
 800086e:	2a00      	cmp	r2, #0
 8000870:	d103      	bne.n	800087a <__lesf2+0x4e>
 8000872:	4271      	negs	r1, r6
 8000874:	4171      	adcs	r1, r6
 8000876:	2900      	cmp	r1, #0
 8000878:	d108      	bne.n	800088c <__lesf2+0x60>
 800087a:	4283      	cmp	r3, r0
 800087c:	d010      	beq.n	80008a0 <__lesf2+0x74>
 800087e:	2102      	movs	r1, #2
 8000880:	1e58      	subs	r0, r3, #1
 8000882:	4008      	ands	r0, r1
 8000884:	3801      	subs	r0, #1
 8000886:	e000      	b.n	800088a <__lesf2+0x5e>
 8000888:	2002      	movs	r0, #2
 800088a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800088c:	2800      	cmp	r0, #0
 800088e:	d1fc      	bne.n	800088a <__lesf2+0x5e>
 8000890:	2001      	movs	r0, #1
 8000892:	4240      	negs	r0, r0
 8000894:	e7f9      	b.n	800088a <__lesf2+0x5e>
 8000896:	2c00      	cmp	r4, #0
 8000898:	d1ef      	bne.n	800087a <__lesf2+0x4e>
 800089a:	2d00      	cmp	r5, #0
 800089c:	d1ed      	bne.n	800087a <__lesf2+0x4e>
 800089e:	e7ee      	b.n	800087e <__lesf2+0x52>
 80008a0:	42a2      	cmp	r2, r4
 80008a2:	dc05      	bgt.n	80008b0 <__lesf2+0x84>
 80008a4:	dbf2      	blt.n	800088c <__lesf2+0x60>
 80008a6:	42ae      	cmp	r6, r5
 80008a8:	d802      	bhi.n	80008b0 <__lesf2+0x84>
 80008aa:	d3ef      	bcc.n	800088c <__lesf2+0x60>
 80008ac:	2000      	movs	r0, #0
 80008ae:	e7ec      	b.n	800088a <__lesf2+0x5e>
 80008b0:	4241      	negs	r1, r0
 80008b2:	4141      	adcs	r1, r0
 80008b4:	4248      	negs	r0, r1
 80008b6:	2102      	movs	r1, #2
 80008b8:	4008      	ands	r0, r1
 80008ba:	3801      	subs	r0, #1
 80008bc:	e7e5      	b.n	800088a <__lesf2+0x5e>
 80008be:	46c0      	nop			; (mov r8, r8)

080008c0 <__aeabi_fmul>:
 80008c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80008c2:	4657      	mov	r7, sl
 80008c4:	464e      	mov	r6, r9
 80008c6:	4645      	mov	r5, r8
 80008c8:	46de      	mov	lr, fp
 80008ca:	0244      	lsls	r4, r0, #9
 80008cc:	b5e0      	push	{r5, r6, r7, lr}
 80008ce:	0045      	lsls	r5, r0, #1
 80008d0:	1c0f      	adds	r7, r1, #0
 80008d2:	0a64      	lsrs	r4, r4, #9
 80008d4:	0e2d      	lsrs	r5, r5, #24
 80008d6:	0fc6      	lsrs	r6, r0, #31
 80008d8:	2d00      	cmp	r5, #0
 80008da:	d047      	beq.n	800096c <__aeabi_fmul+0xac>
 80008dc:	2dff      	cmp	r5, #255	; 0xff
 80008de:	d04d      	beq.n	800097c <__aeabi_fmul+0xbc>
 80008e0:	2300      	movs	r3, #0
 80008e2:	2080      	movs	r0, #128	; 0x80
 80008e4:	469a      	mov	sl, r3
 80008e6:	469b      	mov	fp, r3
 80008e8:	00e4      	lsls	r4, r4, #3
 80008ea:	04c0      	lsls	r0, r0, #19
 80008ec:	4304      	orrs	r4, r0
 80008ee:	3d7f      	subs	r5, #127	; 0x7f
 80008f0:	0278      	lsls	r0, r7, #9
 80008f2:	0a43      	lsrs	r3, r0, #9
 80008f4:	4699      	mov	r9, r3
 80008f6:	007a      	lsls	r2, r7, #1
 80008f8:	0ffb      	lsrs	r3, r7, #31
 80008fa:	4698      	mov	r8, r3
 80008fc:	0e12      	lsrs	r2, r2, #24
 80008fe:	464b      	mov	r3, r9
 8000900:	d044      	beq.n	800098c <__aeabi_fmul+0xcc>
 8000902:	2aff      	cmp	r2, #255	; 0xff
 8000904:	d011      	beq.n	800092a <__aeabi_fmul+0x6a>
 8000906:	00d8      	lsls	r0, r3, #3
 8000908:	2380      	movs	r3, #128	; 0x80
 800090a:	04db      	lsls	r3, r3, #19
 800090c:	4303      	orrs	r3, r0
 800090e:	4699      	mov	r9, r3
 8000910:	2000      	movs	r0, #0
 8000912:	3a7f      	subs	r2, #127	; 0x7f
 8000914:	18ad      	adds	r5, r5, r2
 8000916:	4647      	mov	r7, r8
 8000918:	4653      	mov	r3, sl
 800091a:	4077      	eors	r7, r6
 800091c:	1c69      	adds	r1, r5, #1
 800091e:	2b0f      	cmp	r3, #15
 8000920:	d83f      	bhi.n	80009a2 <__aeabi_fmul+0xe2>
 8000922:	4a72      	ldr	r2, [pc, #456]	; (8000aec <__aeabi_fmul+0x22c>)
 8000924:	009b      	lsls	r3, r3, #2
 8000926:	58d3      	ldr	r3, [r2, r3]
 8000928:	469f      	mov	pc, r3
 800092a:	35ff      	adds	r5, #255	; 0xff
 800092c:	2b00      	cmp	r3, #0
 800092e:	d000      	beq.n	8000932 <__aeabi_fmul+0x72>
 8000930:	e079      	b.n	8000a26 <__aeabi_fmul+0x166>
 8000932:	4652      	mov	r2, sl
 8000934:	2302      	movs	r3, #2
 8000936:	431a      	orrs	r2, r3
 8000938:	4692      	mov	sl, r2
 800093a:	2002      	movs	r0, #2
 800093c:	e7eb      	b.n	8000916 <__aeabi_fmul+0x56>
 800093e:	4647      	mov	r7, r8
 8000940:	464c      	mov	r4, r9
 8000942:	4683      	mov	fp, r0
 8000944:	465b      	mov	r3, fp
 8000946:	2b02      	cmp	r3, #2
 8000948:	d028      	beq.n	800099c <__aeabi_fmul+0xdc>
 800094a:	2b03      	cmp	r3, #3
 800094c:	d100      	bne.n	8000950 <__aeabi_fmul+0x90>
 800094e:	e0c6      	b.n	8000ade <__aeabi_fmul+0x21e>
 8000950:	2b01      	cmp	r3, #1
 8000952:	d14f      	bne.n	80009f4 <__aeabi_fmul+0x134>
 8000954:	2000      	movs	r0, #0
 8000956:	2400      	movs	r4, #0
 8000958:	05c0      	lsls	r0, r0, #23
 800095a:	07ff      	lsls	r7, r7, #31
 800095c:	4320      	orrs	r0, r4
 800095e:	4338      	orrs	r0, r7
 8000960:	bcf0      	pop	{r4, r5, r6, r7}
 8000962:	46bb      	mov	fp, r7
 8000964:	46b2      	mov	sl, r6
 8000966:	46a9      	mov	r9, r5
 8000968:	46a0      	mov	r8, r4
 800096a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800096c:	2c00      	cmp	r4, #0
 800096e:	d171      	bne.n	8000a54 <__aeabi_fmul+0x194>
 8000970:	2304      	movs	r3, #4
 8000972:	469a      	mov	sl, r3
 8000974:	3b03      	subs	r3, #3
 8000976:	2500      	movs	r5, #0
 8000978:	469b      	mov	fp, r3
 800097a:	e7b9      	b.n	80008f0 <__aeabi_fmul+0x30>
 800097c:	2c00      	cmp	r4, #0
 800097e:	d163      	bne.n	8000a48 <__aeabi_fmul+0x188>
 8000980:	2308      	movs	r3, #8
 8000982:	469a      	mov	sl, r3
 8000984:	3b06      	subs	r3, #6
 8000986:	25ff      	movs	r5, #255	; 0xff
 8000988:	469b      	mov	fp, r3
 800098a:	e7b1      	b.n	80008f0 <__aeabi_fmul+0x30>
 800098c:	2b00      	cmp	r3, #0
 800098e:	d150      	bne.n	8000a32 <__aeabi_fmul+0x172>
 8000990:	4652      	mov	r2, sl
 8000992:	3301      	adds	r3, #1
 8000994:	431a      	orrs	r2, r3
 8000996:	4692      	mov	sl, r2
 8000998:	2001      	movs	r0, #1
 800099a:	e7bc      	b.n	8000916 <__aeabi_fmul+0x56>
 800099c:	20ff      	movs	r0, #255	; 0xff
 800099e:	2400      	movs	r4, #0
 80009a0:	e7da      	b.n	8000958 <__aeabi_fmul+0x98>
 80009a2:	4648      	mov	r0, r9
 80009a4:	0c26      	lsrs	r6, r4, #16
 80009a6:	0424      	lsls	r4, r4, #16
 80009a8:	0c22      	lsrs	r2, r4, #16
 80009aa:	0404      	lsls	r4, r0, #16
 80009ac:	0c24      	lsrs	r4, r4, #16
 80009ae:	464b      	mov	r3, r9
 80009b0:	0020      	movs	r0, r4
 80009b2:	0c1b      	lsrs	r3, r3, #16
 80009b4:	4350      	muls	r0, r2
 80009b6:	4374      	muls	r4, r6
 80009b8:	435a      	muls	r2, r3
 80009ba:	435e      	muls	r6, r3
 80009bc:	1912      	adds	r2, r2, r4
 80009be:	0c03      	lsrs	r3, r0, #16
 80009c0:	189b      	adds	r3, r3, r2
 80009c2:	429c      	cmp	r4, r3
 80009c4:	d903      	bls.n	80009ce <__aeabi_fmul+0x10e>
 80009c6:	2280      	movs	r2, #128	; 0x80
 80009c8:	0252      	lsls	r2, r2, #9
 80009ca:	4694      	mov	ip, r2
 80009cc:	4466      	add	r6, ip
 80009ce:	0400      	lsls	r0, r0, #16
 80009d0:	041a      	lsls	r2, r3, #16
 80009d2:	0c00      	lsrs	r0, r0, #16
 80009d4:	1812      	adds	r2, r2, r0
 80009d6:	0194      	lsls	r4, r2, #6
 80009d8:	1e60      	subs	r0, r4, #1
 80009da:	4184      	sbcs	r4, r0
 80009dc:	0c1b      	lsrs	r3, r3, #16
 80009de:	0e92      	lsrs	r2, r2, #26
 80009e0:	199b      	adds	r3, r3, r6
 80009e2:	4314      	orrs	r4, r2
 80009e4:	019b      	lsls	r3, r3, #6
 80009e6:	431c      	orrs	r4, r3
 80009e8:	011b      	lsls	r3, r3, #4
 80009ea:	d572      	bpl.n	8000ad2 <__aeabi_fmul+0x212>
 80009ec:	2001      	movs	r0, #1
 80009ee:	0863      	lsrs	r3, r4, #1
 80009f0:	4004      	ands	r4, r0
 80009f2:	431c      	orrs	r4, r3
 80009f4:	0008      	movs	r0, r1
 80009f6:	307f      	adds	r0, #127	; 0x7f
 80009f8:	2800      	cmp	r0, #0
 80009fa:	dd3c      	ble.n	8000a76 <__aeabi_fmul+0x1b6>
 80009fc:	0763      	lsls	r3, r4, #29
 80009fe:	d004      	beq.n	8000a0a <__aeabi_fmul+0x14a>
 8000a00:	230f      	movs	r3, #15
 8000a02:	4023      	ands	r3, r4
 8000a04:	2b04      	cmp	r3, #4
 8000a06:	d000      	beq.n	8000a0a <__aeabi_fmul+0x14a>
 8000a08:	3404      	adds	r4, #4
 8000a0a:	0123      	lsls	r3, r4, #4
 8000a0c:	d503      	bpl.n	8000a16 <__aeabi_fmul+0x156>
 8000a0e:	3180      	adds	r1, #128	; 0x80
 8000a10:	0008      	movs	r0, r1
 8000a12:	4b37      	ldr	r3, [pc, #220]	; (8000af0 <__aeabi_fmul+0x230>)
 8000a14:	401c      	ands	r4, r3
 8000a16:	28fe      	cmp	r0, #254	; 0xfe
 8000a18:	dcc0      	bgt.n	800099c <__aeabi_fmul+0xdc>
 8000a1a:	01a4      	lsls	r4, r4, #6
 8000a1c:	0a64      	lsrs	r4, r4, #9
 8000a1e:	b2c0      	uxtb	r0, r0
 8000a20:	e79a      	b.n	8000958 <__aeabi_fmul+0x98>
 8000a22:	0037      	movs	r7, r6
 8000a24:	e78e      	b.n	8000944 <__aeabi_fmul+0x84>
 8000a26:	4652      	mov	r2, sl
 8000a28:	2303      	movs	r3, #3
 8000a2a:	431a      	orrs	r2, r3
 8000a2c:	4692      	mov	sl, r2
 8000a2e:	2003      	movs	r0, #3
 8000a30:	e771      	b.n	8000916 <__aeabi_fmul+0x56>
 8000a32:	4648      	mov	r0, r9
 8000a34:	f001 ff24 	bl	8002880 <__clzsi2>
 8000a38:	464a      	mov	r2, r9
 8000a3a:	1f43      	subs	r3, r0, #5
 8000a3c:	409a      	lsls	r2, r3
 8000a3e:	1a2d      	subs	r5, r5, r0
 8000a40:	4691      	mov	r9, r2
 8000a42:	2000      	movs	r0, #0
 8000a44:	3d76      	subs	r5, #118	; 0x76
 8000a46:	e766      	b.n	8000916 <__aeabi_fmul+0x56>
 8000a48:	230c      	movs	r3, #12
 8000a4a:	469a      	mov	sl, r3
 8000a4c:	3b09      	subs	r3, #9
 8000a4e:	25ff      	movs	r5, #255	; 0xff
 8000a50:	469b      	mov	fp, r3
 8000a52:	e74d      	b.n	80008f0 <__aeabi_fmul+0x30>
 8000a54:	0020      	movs	r0, r4
 8000a56:	f001 ff13 	bl	8002880 <__clzsi2>
 8000a5a:	2576      	movs	r5, #118	; 0x76
 8000a5c:	1f43      	subs	r3, r0, #5
 8000a5e:	409c      	lsls	r4, r3
 8000a60:	2300      	movs	r3, #0
 8000a62:	426d      	negs	r5, r5
 8000a64:	469a      	mov	sl, r3
 8000a66:	469b      	mov	fp, r3
 8000a68:	1a2d      	subs	r5, r5, r0
 8000a6a:	e741      	b.n	80008f0 <__aeabi_fmul+0x30>
 8000a6c:	2480      	movs	r4, #128	; 0x80
 8000a6e:	2700      	movs	r7, #0
 8000a70:	20ff      	movs	r0, #255	; 0xff
 8000a72:	03e4      	lsls	r4, r4, #15
 8000a74:	e770      	b.n	8000958 <__aeabi_fmul+0x98>
 8000a76:	2301      	movs	r3, #1
 8000a78:	1a1b      	subs	r3, r3, r0
 8000a7a:	2b1b      	cmp	r3, #27
 8000a7c:	dd00      	ble.n	8000a80 <__aeabi_fmul+0x1c0>
 8000a7e:	e769      	b.n	8000954 <__aeabi_fmul+0x94>
 8000a80:	319e      	adds	r1, #158	; 0x9e
 8000a82:	0020      	movs	r0, r4
 8000a84:	408c      	lsls	r4, r1
 8000a86:	40d8      	lsrs	r0, r3
 8000a88:	1e63      	subs	r3, r4, #1
 8000a8a:	419c      	sbcs	r4, r3
 8000a8c:	4304      	orrs	r4, r0
 8000a8e:	0763      	lsls	r3, r4, #29
 8000a90:	d004      	beq.n	8000a9c <__aeabi_fmul+0x1dc>
 8000a92:	230f      	movs	r3, #15
 8000a94:	4023      	ands	r3, r4
 8000a96:	2b04      	cmp	r3, #4
 8000a98:	d000      	beq.n	8000a9c <__aeabi_fmul+0x1dc>
 8000a9a:	3404      	adds	r4, #4
 8000a9c:	0163      	lsls	r3, r4, #5
 8000a9e:	d51a      	bpl.n	8000ad6 <__aeabi_fmul+0x216>
 8000aa0:	2001      	movs	r0, #1
 8000aa2:	2400      	movs	r4, #0
 8000aa4:	e758      	b.n	8000958 <__aeabi_fmul+0x98>
 8000aa6:	2080      	movs	r0, #128	; 0x80
 8000aa8:	03c0      	lsls	r0, r0, #15
 8000aaa:	4204      	tst	r4, r0
 8000aac:	d009      	beq.n	8000ac2 <__aeabi_fmul+0x202>
 8000aae:	464b      	mov	r3, r9
 8000ab0:	4203      	tst	r3, r0
 8000ab2:	d106      	bne.n	8000ac2 <__aeabi_fmul+0x202>
 8000ab4:	464c      	mov	r4, r9
 8000ab6:	4304      	orrs	r4, r0
 8000ab8:	0264      	lsls	r4, r4, #9
 8000aba:	4647      	mov	r7, r8
 8000abc:	20ff      	movs	r0, #255	; 0xff
 8000abe:	0a64      	lsrs	r4, r4, #9
 8000ac0:	e74a      	b.n	8000958 <__aeabi_fmul+0x98>
 8000ac2:	2080      	movs	r0, #128	; 0x80
 8000ac4:	03c0      	lsls	r0, r0, #15
 8000ac6:	4304      	orrs	r4, r0
 8000ac8:	0264      	lsls	r4, r4, #9
 8000aca:	0037      	movs	r7, r6
 8000acc:	20ff      	movs	r0, #255	; 0xff
 8000ace:	0a64      	lsrs	r4, r4, #9
 8000ad0:	e742      	b.n	8000958 <__aeabi_fmul+0x98>
 8000ad2:	0029      	movs	r1, r5
 8000ad4:	e78e      	b.n	80009f4 <__aeabi_fmul+0x134>
 8000ad6:	01a4      	lsls	r4, r4, #6
 8000ad8:	2000      	movs	r0, #0
 8000ada:	0a64      	lsrs	r4, r4, #9
 8000adc:	e73c      	b.n	8000958 <__aeabi_fmul+0x98>
 8000ade:	2080      	movs	r0, #128	; 0x80
 8000ae0:	03c0      	lsls	r0, r0, #15
 8000ae2:	4304      	orrs	r4, r0
 8000ae4:	0264      	lsls	r4, r4, #9
 8000ae6:	20ff      	movs	r0, #255	; 0xff
 8000ae8:	0a64      	lsrs	r4, r4, #9
 8000aea:	e735      	b.n	8000958 <__aeabi_fmul+0x98>
 8000aec:	08008aa0 	.word	0x08008aa0
 8000af0:	f7ffffff 	.word	0xf7ffffff

08000af4 <__aeabi_f2iz>:
 8000af4:	0241      	lsls	r1, r0, #9
 8000af6:	0042      	lsls	r2, r0, #1
 8000af8:	0fc3      	lsrs	r3, r0, #31
 8000afa:	0a49      	lsrs	r1, r1, #9
 8000afc:	2000      	movs	r0, #0
 8000afe:	0e12      	lsrs	r2, r2, #24
 8000b00:	2a7e      	cmp	r2, #126	; 0x7e
 8000b02:	d903      	bls.n	8000b0c <__aeabi_f2iz+0x18>
 8000b04:	2a9d      	cmp	r2, #157	; 0x9d
 8000b06:	d902      	bls.n	8000b0e <__aeabi_f2iz+0x1a>
 8000b08:	4a09      	ldr	r2, [pc, #36]	; (8000b30 <__aeabi_f2iz+0x3c>)
 8000b0a:	1898      	adds	r0, r3, r2
 8000b0c:	4770      	bx	lr
 8000b0e:	2080      	movs	r0, #128	; 0x80
 8000b10:	0400      	lsls	r0, r0, #16
 8000b12:	4301      	orrs	r1, r0
 8000b14:	2a95      	cmp	r2, #149	; 0x95
 8000b16:	dc07      	bgt.n	8000b28 <__aeabi_f2iz+0x34>
 8000b18:	2096      	movs	r0, #150	; 0x96
 8000b1a:	1a82      	subs	r2, r0, r2
 8000b1c:	40d1      	lsrs	r1, r2
 8000b1e:	4248      	negs	r0, r1
 8000b20:	2b00      	cmp	r3, #0
 8000b22:	d1f3      	bne.n	8000b0c <__aeabi_f2iz+0x18>
 8000b24:	0008      	movs	r0, r1
 8000b26:	e7f1      	b.n	8000b0c <__aeabi_f2iz+0x18>
 8000b28:	3a96      	subs	r2, #150	; 0x96
 8000b2a:	4091      	lsls	r1, r2
 8000b2c:	e7f7      	b.n	8000b1e <__aeabi_f2iz+0x2a>
 8000b2e:	46c0      	nop			; (mov r8, r8)
 8000b30:	7fffffff 	.word	0x7fffffff

08000b34 <__aeabi_i2f>:
 8000b34:	b570      	push	{r4, r5, r6, lr}
 8000b36:	2800      	cmp	r0, #0
 8000b38:	d013      	beq.n	8000b62 <__aeabi_i2f+0x2e>
 8000b3a:	17c3      	asrs	r3, r0, #31
 8000b3c:	18c5      	adds	r5, r0, r3
 8000b3e:	405d      	eors	r5, r3
 8000b40:	0fc4      	lsrs	r4, r0, #31
 8000b42:	0028      	movs	r0, r5
 8000b44:	f001 fe9c 	bl	8002880 <__clzsi2>
 8000b48:	239e      	movs	r3, #158	; 0x9e
 8000b4a:	0001      	movs	r1, r0
 8000b4c:	1a1b      	subs	r3, r3, r0
 8000b4e:	2b96      	cmp	r3, #150	; 0x96
 8000b50:	dc0f      	bgt.n	8000b72 <__aeabi_i2f+0x3e>
 8000b52:	2808      	cmp	r0, #8
 8000b54:	dd01      	ble.n	8000b5a <__aeabi_i2f+0x26>
 8000b56:	3908      	subs	r1, #8
 8000b58:	408d      	lsls	r5, r1
 8000b5a:	026d      	lsls	r5, r5, #9
 8000b5c:	0a6d      	lsrs	r5, r5, #9
 8000b5e:	b2d8      	uxtb	r0, r3
 8000b60:	e002      	b.n	8000b68 <__aeabi_i2f+0x34>
 8000b62:	2400      	movs	r4, #0
 8000b64:	2000      	movs	r0, #0
 8000b66:	2500      	movs	r5, #0
 8000b68:	05c0      	lsls	r0, r0, #23
 8000b6a:	4328      	orrs	r0, r5
 8000b6c:	07e4      	lsls	r4, r4, #31
 8000b6e:	4320      	orrs	r0, r4
 8000b70:	bd70      	pop	{r4, r5, r6, pc}
 8000b72:	2b99      	cmp	r3, #153	; 0x99
 8000b74:	dd0b      	ble.n	8000b8e <__aeabi_i2f+0x5a>
 8000b76:	2205      	movs	r2, #5
 8000b78:	002e      	movs	r6, r5
 8000b7a:	1a12      	subs	r2, r2, r0
 8000b7c:	40d6      	lsrs	r6, r2
 8000b7e:	0002      	movs	r2, r0
 8000b80:	321b      	adds	r2, #27
 8000b82:	4095      	lsls	r5, r2
 8000b84:	0028      	movs	r0, r5
 8000b86:	1e45      	subs	r5, r0, #1
 8000b88:	41a8      	sbcs	r0, r5
 8000b8a:	0035      	movs	r5, r6
 8000b8c:	4305      	orrs	r5, r0
 8000b8e:	2905      	cmp	r1, #5
 8000b90:	dd01      	ble.n	8000b96 <__aeabi_i2f+0x62>
 8000b92:	1f4a      	subs	r2, r1, #5
 8000b94:	4095      	lsls	r5, r2
 8000b96:	002a      	movs	r2, r5
 8000b98:	4e08      	ldr	r6, [pc, #32]	; (8000bbc <__aeabi_i2f+0x88>)
 8000b9a:	4032      	ands	r2, r6
 8000b9c:	0768      	lsls	r0, r5, #29
 8000b9e:	d009      	beq.n	8000bb4 <__aeabi_i2f+0x80>
 8000ba0:	200f      	movs	r0, #15
 8000ba2:	4028      	ands	r0, r5
 8000ba4:	2804      	cmp	r0, #4
 8000ba6:	d005      	beq.n	8000bb4 <__aeabi_i2f+0x80>
 8000ba8:	3204      	adds	r2, #4
 8000baa:	0150      	lsls	r0, r2, #5
 8000bac:	d502      	bpl.n	8000bb4 <__aeabi_i2f+0x80>
 8000bae:	239f      	movs	r3, #159	; 0x9f
 8000bb0:	4032      	ands	r2, r6
 8000bb2:	1a5b      	subs	r3, r3, r1
 8000bb4:	0192      	lsls	r2, r2, #6
 8000bb6:	0a55      	lsrs	r5, r2, #9
 8000bb8:	b2d8      	uxtb	r0, r3
 8000bba:	e7d5      	b.n	8000b68 <__aeabi_i2f+0x34>
 8000bbc:	fbffffff 	.word	0xfbffffff

08000bc0 <__aeabi_dadd>:
 8000bc0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000bc2:	464f      	mov	r7, r9
 8000bc4:	46d6      	mov	lr, sl
 8000bc6:	4646      	mov	r6, r8
 8000bc8:	000d      	movs	r5, r1
 8000bca:	0001      	movs	r1, r0
 8000bcc:	0018      	movs	r0, r3
 8000bce:	b5c0      	push	{r6, r7, lr}
 8000bd0:	0017      	movs	r7, r2
 8000bd2:	032b      	lsls	r3, r5, #12
 8000bd4:	0a5a      	lsrs	r2, r3, #9
 8000bd6:	0f4b      	lsrs	r3, r1, #29
 8000bd8:	4313      	orrs	r3, r2
 8000bda:	00ca      	lsls	r2, r1, #3
 8000bdc:	4691      	mov	r9, r2
 8000bde:	0302      	lsls	r2, r0, #12
 8000be0:	006e      	lsls	r6, r5, #1
 8000be2:	0041      	lsls	r1, r0, #1
 8000be4:	0a52      	lsrs	r2, r2, #9
 8000be6:	0fec      	lsrs	r4, r5, #31
 8000be8:	0f7d      	lsrs	r5, r7, #29
 8000bea:	4315      	orrs	r5, r2
 8000bec:	0d76      	lsrs	r6, r6, #21
 8000bee:	0d49      	lsrs	r1, r1, #21
 8000bf0:	0fc0      	lsrs	r0, r0, #31
 8000bf2:	4682      	mov	sl, r0
 8000bf4:	46ac      	mov	ip, r5
 8000bf6:	00ff      	lsls	r7, r7, #3
 8000bf8:	1a72      	subs	r2, r6, r1
 8000bfa:	4284      	cmp	r4, r0
 8000bfc:	d100      	bne.n	8000c00 <__aeabi_dadd+0x40>
 8000bfe:	e098      	b.n	8000d32 <__aeabi_dadd+0x172>
 8000c00:	2a00      	cmp	r2, #0
 8000c02:	dc00      	bgt.n	8000c06 <__aeabi_dadd+0x46>
 8000c04:	e081      	b.n	8000d0a <__aeabi_dadd+0x14a>
 8000c06:	2900      	cmp	r1, #0
 8000c08:	d100      	bne.n	8000c0c <__aeabi_dadd+0x4c>
 8000c0a:	e0b6      	b.n	8000d7a <__aeabi_dadd+0x1ba>
 8000c0c:	49c9      	ldr	r1, [pc, #804]	; (8000f34 <__aeabi_dadd+0x374>)
 8000c0e:	428e      	cmp	r6, r1
 8000c10:	d100      	bne.n	8000c14 <__aeabi_dadd+0x54>
 8000c12:	e172      	b.n	8000efa <__aeabi_dadd+0x33a>
 8000c14:	2180      	movs	r1, #128	; 0x80
 8000c16:	0028      	movs	r0, r5
 8000c18:	0409      	lsls	r1, r1, #16
 8000c1a:	4308      	orrs	r0, r1
 8000c1c:	4684      	mov	ip, r0
 8000c1e:	2a38      	cmp	r2, #56	; 0x38
 8000c20:	dd00      	ble.n	8000c24 <__aeabi_dadd+0x64>
 8000c22:	e15e      	b.n	8000ee2 <__aeabi_dadd+0x322>
 8000c24:	2a1f      	cmp	r2, #31
 8000c26:	dd00      	ble.n	8000c2a <__aeabi_dadd+0x6a>
 8000c28:	e1ee      	b.n	8001008 <__aeabi_dadd+0x448>
 8000c2a:	2020      	movs	r0, #32
 8000c2c:	0039      	movs	r1, r7
 8000c2e:	4665      	mov	r5, ip
 8000c30:	1a80      	subs	r0, r0, r2
 8000c32:	4087      	lsls	r7, r0
 8000c34:	40d1      	lsrs	r1, r2
 8000c36:	4085      	lsls	r5, r0
 8000c38:	430d      	orrs	r5, r1
 8000c3a:	0039      	movs	r1, r7
 8000c3c:	1e4f      	subs	r7, r1, #1
 8000c3e:	41b9      	sbcs	r1, r7
 8000c40:	4667      	mov	r7, ip
 8000c42:	40d7      	lsrs	r7, r2
 8000c44:	4329      	orrs	r1, r5
 8000c46:	1bdb      	subs	r3, r3, r7
 8000c48:	464a      	mov	r2, r9
 8000c4a:	1a55      	subs	r5, r2, r1
 8000c4c:	45a9      	cmp	r9, r5
 8000c4e:	4189      	sbcs	r1, r1
 8000c50:	4249      	negs	r1, r1
 8000c52:	1a5b      	subs	r3, r3, r1
 8000c54:	4698      	mov	r8, r3
 8000c56:	4643      	mov	r3, r8
 8000c58:	021b      	lsls	r3, r3, #8
 8000c5a:	d400      	bmi.n	8000c5e <__aeabi_dadd+0x9e>
 8000c5c:	e0cc      	b.n	8000df8 <__aeabi_dadd+0x238>
 8000c5e:	4643      	mov	r3, r8
 8000c60:	025b      	lsls	r3, r3, #9
 8000c62:	0a5b      	lsrs	r3, r3, #9
 8000c64:	4698      	mov	r8, r3
 8000c66:	4643      	mov	r3, r8
 8000c68:	2b00      	cmp	r3, #0
 8000c6a:	d100      	bne.n	8000c6e <__aeabi_dadd+0xae>
 8000c6c:	e12c      	b.n	8000ec8 <__aeabi_dadd+0x308>
 8000c6e:	4640      	mov	r0, r8
 8000c70:	f001 fe06 	bl	8002880 <__clzsi2>
 8000c74:	0001      	movs	r1, r0
 8000c76:	3908      	subs	r1, #8
 8000c78:	2220      	movs	r2, #32
 8000c7a:	0028      	movs	r0, r5
 8000c7c:	4643      	mov	r3, r8
 8000c7e:	1a52      	subs	r2, r2, r1
 8000c80:	408b      	lsls	r3, r1
 8000c82:	40d0      	lsrs	r0, r2
 8000c84:	408d      	lsls	r5, r1
 8000c86:	4303      	orrs	r3, r0
 8000c88:	428e      	cmp	r6, r1
 8000c8a:	dd00      	ble.n	8000c8e <__aeabi_dadd+0xce>
 8000c8c:	e117      	b.n	8000ebe <__aeabi_dadd+0x2fe>
 8000c8e:	1b8e      	subs	r6, r1, r6
 8000c90:	1c72      	adds	r2, r6, #1
 8000c92:	2a1f      	cmp	r2, #31
 8000c94:	dd00      	ble.n	8000c98 <__aeabi_dadd+0xd8>
 8000c96:	e1a7      	b.n	8000fe8 <__aeabi_dadd+0x428>
 8000c98:	2120      	movs	r1, #32
 8000c9a:	0018      	movs	r0, r3
 8000c9c:	002e      	movs	r6, r5
 8000c9e:	1a89      	subs	r1, r1, r2
 8000ca0:	408d      	lsls	r5, r1
 8000ca2:	4088      	lsls	r0, r1
 8000ca4:	40d6      	lsrs	r6, r2
 8000ca6:	40d3      	lsrs	r3, r2
 8000ca8:	1e69      	subs	r1, r5, #1
 8000caa:	418d      	sbcs	r5, r1
 8000cac:	4330      	orrs	r0, r6
 8000cae:	4698      	mov	r8, r3
 8000cb0:	2600      	movs	r6, #0
 8000cb2:	4305      	orrs	r5, r0
 8000cb4:	076b      	lsls	r3, r5, #29
 8000cb6:	d009      	beq.n	8000ccc <__aeabi_dadd+0x10c>
 8000cb8:	230f      	movs	r3, #15
 8000cba:	402b      	ands	r3, r5
 8000cbc:	2b04      	cmp	r3, #4
 8000cbe:	d005      	beq.n	8000ccc <__aeabi_dadd+0x10c>
 8000cc0:	1d2b      	adds	r3, r5, #4
 8000cc2:	42ab      	cmp	r3, r5
 8000cc4:	41ad      	sbcs	r5, r5
 8000cc6:	426d      	negs	r5, r5
 8000cc8:	44a8      	add	r8, r5
 8000cca:	001d      	movs	r5, r3
 8000ccc:	4643      	mov	r3, r8
 8000cce:	021b      	lsls	r3, r3, #8
 8000cd0:	d400      	bmi.n	8000cd4 <__aeabi_dadd+0x114>
 8000cd2:	e094      	b.n	8000dfe <__aeabi_dadd+0x23e>
 8000cd4:	4b97      	ldr	r3, [pc, #604]	; (8000f34 <__aeabi_dadd+0x374>)
 8000cd6:	1c72      	adds	r2, r6, #1
 8000cd8:	429a      	cmp	r2, r3
 8000cda:	d100      	bne.n	8000cde <__aeabi_dadd+0x11e>
 8000cdc:	e09d      	b.n	8000e1a <__aeabi_dadd+0x25a>
 8000cde:	4641      	mov	r1, r8
 8000ce0:	4b95      	ldr	r3, [pc, #596]	; (8000f38 <__aeabi_dadd+0x378>)
 8000ce2:	08ed      	lsrs	r5, r5, #3
 8000ce4:	4019      	ands	r1, r3
 8000ce6:	000b      	movs	r3, r1
 8000ce8:	0552      	lsls	r2, r2, #21
 8000cea:	0749      	lsls	r1, r1, #29
 8000cec:	025b      	lsls	r3, r3, #9
 8000cee:	4329      	orrs	r1, r5
 8000cf0:	0b1b      	lsrs	r3, r3, #12
 8000cf2:	0d52      	lsrs	r2, r2, #21
 8000cf4:	0512      	lsls	r2, r2, #20
 8000cf6:	4313      	orrs	r3, r2
 8000cf8:	07e4      	lsls	r4, r4, #31
 8000cfa:	4323      	orrs	r3, r4
 8000cfc:	0008      	movs	r0, r1
 8000cfe:	0019      	movs	r1, r3
 8000d00:	bce0      	pop	{r5, r6, r7}
 8000d02:	46ba      	mov	sl, r7
 8000d04:	46b1      	mov	r9, r6
 8000d06:	46a8      	mov	r8, r5
 8000d08:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000d0a:	2a00      	cmp	r2, #0
 8000d0c:	d043      	beq.n	8000d96 <__aeabi_dadd+0x1d6>
 8000d0e:	1b8a      	subs	r2, r1, r6
 8000d10:	2e00      	cmp	r6, #0
 8000d12:	d000      	beq.n	8000d16 <__aeabi_dadd+0x156>
 8000d14:	e12a      	b.n	8000f6c <__aeabi_dadd+0x3ac>
 8000d16:	464c      	mov	r4, r9
 8000d18:	431c      	orrs	r4, r3
 8000d1a:	d100      	bne.n	8000d1e <__aeabi_dadd+0x15e>
 8000d1c:	e1d1      	b.n	80010c2 <__aeabi_dadd+0x502>
 8000d1e:	1e54      	subs	r4, r2, #1
 8000d20:	2a01      	cmp	r2, #1
 8000d22:	d100      	bne.n	8000d26 <__aeabi_dadd+0x166>
 8000d24:	e21f      	b.n	8001166 <__aeabi_dadd+0x5a6>
 8000d26:	4d83      	ldr	r5, [pc, #524]	; (8000f34 <__aeabi_dadd+0x374>)
 8000d28:	42aa      	cmp	r2, r5
 8000d2a:	d100      	bne.n	8000d2e <__aeabi_dadd+0x16e>
 8000d2c:	e272      	b.n	8001214 <__aeabi_dadd+0x654>
 8000d2e:	0022      	movs	r2, r4
 8000d30:	e123      	b.n	8000f7a <__aeabi_dadd+0x3ba>
 8000d32:	2a00      	cmp	r2, #0
 8000d34:	dc00      	bgt.n	8000d38 <__aeabi_dadd+0x178>
 8000d36:	e098      	b.n	8000e6a <__aeabi_dadd+0x2aa>
 8000d38:	2900      	cmp	r1, #0
 8000d3a:	d042      	beq.n	8000dc2 <__aeabi_dadd+0x202>
 8000d3c:	497d      	ldr	r1, [pc, #500]	; (8000f34 <__aeabi_dadd+0x374>)
 8000d3e:	428e      	cmp	r6, r1
 8000d40:	d100      	bne.n	8000d44 <__aeabi_dadd+0x184>
 8000d42:	e0da      	b.n	8000efa <__aeabi_dadd+0x33a>
 8000d44:	2180      	movs	r1, #128	; 0x80
 8000d46:	0028      	movs	r0, r5
 8000d48:	0409      	lsls	r1, r1, #16
 8000d4a:	4308      	orrs	r0, r1
 8000d4c:	4684      	mov	ip, r0
 8000d4e:	2a38      	cmp	r2, #56	; 0x38
 8000d50:	dd00      	ble.n	8000d54 <__aeabi_dadd+0x194>
 8000d52:	e129      	b.n	8000fa8 <__aeabi_dadd+0x3e8>
 8000d54:	2a1f      	cmp	r2, #31
 8000d56:	dc00      	bgt.n	8000d5a <__aeabi_dadd+0x19a>
 8000d58:	e187      	b.n	800106a <__aeabi_dadd+0x4aa>
 8000d5a:	0011      	movs	r1, r2
 8000d5c:	4665      	mov	r5, ip
 8000d5e:	3920      	subs	r1, #32
 8000d60:	40cd      	lsrs	r5, r1
 8000d62:	2a20      	cmp	r2, #32
 8000d64:	d004      	beq.n	8000d70 <__aeabi_dadd+0x1b0>
 8000d66:	2040      	movs	r0, #64	; 0x40
 8000d68:	4661      	mov	r1, ip
 8000d6a:	1a82      	subs	r2, r0, r2
 8000d6c:	4091      	lsls	r1, r2
 8000d6e:	430f      	orrs	r7, r1
 8000d70:	0039      	movs	r1, r7
 8000d72:	1e4f      	subs	r7, r1, #1
 8000d74:	41b9      	sbcs	r1, r7
 8000d76:	430d      	orrs	r5, r1
 8000d78:	e11b      	b.n	8000fb2 <__aeabi_dadd+0x3f2>
 8000d7a:	0029      	movs	r1, r5
 8000d7c:	4339      	orrs	r1, r7
 8000d7e:	d100      	bne.n	8000d82 <__aeabi_dadd+0x1c2>
 8000d80:	e0b5      	b.n	8000eee <__aeabi_dadd+0x32e>
 8000d82:	1e51      	subs	r1, r2, #1
 8000d84:	2a01      	cmp	r2, #1
 8000d86:	d100      	bne.n	8000d8a <__aeabi_dadd+0x1ca>
 8000d88:	e1ab      	b.n	80010e2 <__aeabi_dadd+0x522>
 8000d8a:	486a      	ldr	r0, [pc, #424]	; (8000f34 <__aeabi_dadd+0x374>)
 8000d8c:	4282      	cmp	r2, r0
 8000d8e:	d100      	bne.n	8000d92 <__aeabi_dadd+0x1d2>
 8000d90:	e1b2      	b.n	80010f8 <__aeabi_dadd+0x538>
 8000d92:	000a      	movs	r2, r1
 8000d94:	e743      	b.n	8000c1e <__aeabi_dadd+0x5e>
 8000d96:	4969      	ldr	r1, [pc, #420]	; (8000f3c <__aeabi_dadd+0x37c>)
 8000d98:	1c75      	adds	r5, r6, #1
 8000d9a:	420d      	tst	r5, r1
 8000d9c:	d000      	beq.n	8000da0 <__aeabi_dadd+0x1e0>
 8000d9e:	e0cf      	b.n	8000f40 <__aeabi_dadd+0x380>
 8000da0:	2e00      	cmp	r6, #0
 8000da2:	d000      	beq.n	8000da6 <__aeabi_dadd+0x1e6>
 8000da4:	e193      	b.n	80010ce <__aeabi_dadd+0x50e>
 8000da6:	4649      	mov	r1, r9
 8000da8:	4319      	orrs	r1, r3
 8000daa:	d100      	bne.n	8000dae <__aeabi_dadd+0x1ee>
 8000dac:	e1d1      	b.n	8001152 <__aeabi_dadd+0x592>
 8000dae:	4661      	mov	r1, ip
 8000db0:	4339      	orrs	r1, r7
 8000db2:	d000      	beq.n	8000db6 <__aeabi_dadd+0x1f6>
 8000db4:	e1e3      	b.n	800117e <__aeabi_dadd+0x5be>
 8000db6:	4649      	mov	r1, r9
 8000db8:	0758      	lsls	r0, r3, #29
 8000dba:	08c9      	lsrs	r1, r1, #3
 8000dbc:	4301      	orrs	r1, r0
 8000dbe:	08db      	lsrs	r3, r3, #3
 8000dc0:	e026      	b.n	8000e10 <__aeabi_dadd+0x250>
 8000dc2:	0029      	movs	r1, r5
 8000dc4:	4339      	orrs	r1, r7
 8000dc6:	d100      	bne.n	8000dca <__aeabi_dadd+0x20a>
 8000dc8:	e091      	b.n	8000eee <__aeabi_dadd+0x32e>
 8000dca:	1e51      	subs	r1, r2, #1
 8000dcc:	2a01      	cmp	r2, #1
 8000dce:	d005      	beq.n	8000ddc <__aeabi_dadd+0x21c>
 8000dd0:	4858      	ldr	r0, [pc, #352]	; (8000f34 <__aeabi_dadd+0x374>)
 8000dd2:	4282      	cmp	r2, r0
 8000dd4:	d100      	bne.n	8000dd8 <__aeabi_dadd+0x218>
 8000dd6:	e18f      	b.n	80010f8 <__aeabi_dadd+0x538>
 8000dd8:	000a      	movs	r2, r1
 8000dda:	e7b8      	b.n	8000d4e <__aeabi_dadd+0x18e>
 8000ddc:	003d      	movs	r5, r7
 8000dde:	444d      	add	r5, r9
 8000de0:	454d      	cmp	r5, r9
 8000de2:	4189      	sbcs	r1, r1
 8000de4:	4463      	add	r3, ip
 8000de6:	4698      	mov	r8, r3
 8000de8:	4249      	negs	r1, r1
 8000dea:	4488      	add	r8, r1
 8000dec:	4643      	mov	r3, r8
 8000dee:	2602      	movs	r6, #2
 8000df0:	021b      	lsls	r3, r3, #8
 8000df2:	d500      	bpl.n	8000df6 <__aeabi_dadd+0x236>
 8000df4:	e0eb      	b.n	8000fce <__aeabi_dadd+0x40e>
 8000df6:	3e01      	subs	r6, #1
 8000df8:	076b      	lsls	r3, r5, #29
 8000dfa:	d000      	beq.n	8000dfe <__aeabi_dadd+0x23e>
 8000dfc:	e75c      	b.n	8000cb8 <__aeabi_dadd+0xf8>
 8000dfe:	4643      	mov	r3, r8
 8000e00:	08e9      	lsrs	r1, r5, #3
 8000e02:	075a      	lsls	r2, r3, #29
 8000e04:	4311      	orrs	r1, r2
 8000e06:	0032      	movs	r2, r6
 8000e08:	08db      	lsrs	r3, r3, #3
 8000e0a:	484a      	ldr	r0, [pc, #296]	; (8000f34 <__aeabi_dadd+0x374>)
 8000e0c:	4282      	cmp	r2, r0
 8000e0e:	d021      	beq.n	8000e54 <__aeabi_dadd+0x294>
 8000e10:	031b      	lsls	r3, r3, #12
 8000e12:	0552      	lsls	r2, r2, #21
 8000e14:	0b1b      	lsrs	r3, r3, #12
 8000e16:	0d52      	lsrs	r2, r2, #21
 8000e18:	e76c      	b.n	8000cf4 <__aeabi_dadd+0x134>
 8000e1a:	2300      	movs	r3, #0
 8000e1c:	2100      	movs	r1, #0
 8000e1e:	e769      	b.n	8000cf4 <__aeabi_dadd+0x134>
 8000e20:	002a      	movs	r2, r5
 8000e22:	433a      	orrs	r2, r7
 8000e24:	d069      	beq.n	8000efa <__aeabi_dadd+0x33a>
 8000e26:	464a      	mov	r2, r9
 8000e28:	0758      	lsls	r0, r3, #29
 8000e2a:	08d1      	lsrs	r1, r2, #3
 8000e2c:	08da      	lsrs	r2, r3, #3
 8000e2e:	2380      	movs	r3, #128	; 0x80
 8000e30:	031b      	lsls	r3, r3, #12
 8000e32:	4308      	orrs	r0, r1
 8000e34:	421a      	tst	r2, r3
 8000e36:	d007      	beq.n	8000e48 <__aeabi_dadd+0x288>
 8000e38:	0029      	movs	r1, r5
 8000e3a:	08ed      	lsrs	r5, r5, #3
 8000e3c:	421d      	tst	r5, r3
 8000e3e:	d103      	bne.n	8000e48 <__aeabi_dadd+0x288>
 8000e40:	002a      	movs	r2, r5
 8000e42:	08ff      	lsrs	r7, r7, #3
 8000e44:	0748      	lsls	r0, r1, #29
 8000e46:	4338      	orrs	r0, r7
 8000e48:	0f43      	lsrs	r3, r0, #29
 8000e4a:	00c1      	lsls	r1, r0, #3
 8000e4c:	075b      	lsls	r3, r3, #29
 8000e4e:	08c9      	lsrs	r1, r1, #3
 8000e50:	4319      	orrs	r1, r3
 8000e52:	0013      	movs	r3, r2
 8000e54:	000a      	movs	r2, r1
 8000e56:	431a      	orrs	r2, r3
 8000e58:	d100      	bne.n	8000e5c <__aeabi_dadd+0x29c>
 8000e5a:	e213      	b.n	8001284 <__aeabi_dadd+0x6c4>
 8000e5c:	2280      	movs	r2, #128	; 0x80
 8000e5e:	0312      	lsls	r2, r2, #12
 8000e60:	4313      	orrs	r3, r2
 8000e62:	031b      	lsls	r3, r3, #12
 8000e64:	4a33      	ldr	r2, [pc, #204]	; (8000f34 <__aeabi_dadd+0x374>)
 8000e66:	0b1b      	lsrs	r3, r3, #12
 8000e68:	e744      	b.n	8000cf4 <__aeabi_dadd+0x134>
 8000e6a:	2a00      	cmp	r2, #0
 8000e6c:	d04b      	beq.n	8000f06 <__aeabi_dadd+0x346>
 8000e6e:	1b8a      	subs	r2, r1, r6
 8000e70:	2e00      	cmp	r6, #0
 8000e72:	d100      	bne.n	8000e76 <__aeabi_dadd+0x2b6>
 8000e74:	e0e7      	b.n	8001046 <__aeabi_dadd+0x486>
 8000e76:	482f      	ldr	r0, [pc, #188]	; (8000f34 <__aeabi_dadd+0x374>)
 8000e78:	4281      	cmp	r1, r0
 8000e7a:	d100      	bne.n	8000e7e <__aeabi_dadd+0x2be>
 8000e7c:	e195      	b.n	80011aa <__aeabi_dadd+0x5ea>
 8000e7e:	2080      	movs	r0, #128	; 0x80
 8000e80:	0400      	lsls	r0, r0, #16
 8000e82:	4303      	orrs	r3, r0
 8000e84:	2a38      	cmp	r2, #56	; 0x38
 8000e86:	dd00      	ble.n	8000e8a <__aeabi_dadd+0x2ca>
 8000e88:	e143      	b.n	8001112 <__aeabi_dadd+0x552>
 8000e8a:	2a1f      	cmp	r2, #31
 8000e8c:	dd00      	ble.n	8000e90 <__aeabi_dadd+0x2d0>
 8000e8e:	e1db      	b.n	8001248 <__aeabi_dadd+0x688>
 8000e90:	2020      	movs	r0, #32
 8000e92:	001d      	movs	r5, r3
 8000e94:	464e      	mov	r6, r9
 8000e96:	1a80      	subs	r0, r0, r2
 8000e98:	4085      	lsls	r5, r0
 8000e9a:	40d6      	lsrs	r6, r2
 8000e9c:	4335      	orrs	r5, r6
 8000e9e:	464e      	mov	r6, r9
 8000ea0:	4086      	lsls	r6, r0
 8000ea2:	0030      	movs	r0, r6
 8000ea4:	40d3      	lsrs	r3, r2
 8000ea6:	1e46      	subs	r6, r0, #1
 8000ea8:	41b0      	sbcs	r0, r6
 8000eaa:	449c      	add	ip, r3
 8000eac:	4305      	orrs	r5, r0
 8000eae:	19ed      	adds	r5, r5, r7
 8000eb0:	42bd      	cmp	r5, r7
 8000eb2:	419b      	sbcs	r3, r3
 8000eb4:	425b      	negs	r3, r3
 8000eb6:	4463      	add	r3, ip
 8000eb8:	4698      	mov	r8, r3
 8000eba:	000e      	movs	r6, r1
 8000ebc:	e07f      	b.n	8000fbe <__aeabi_dadd+0x3fe>
 8000ebe:	4a1e      	ldr	r2, [pc, #120]	; (8000f38 <__aeabi_dadd+0x378>)
 8000ec0:	1a76      	subs	r6, r6, r1
 8000ec2:	4013      	ands	r3, r2
 8000ec4:	4698      	mov	r8, r3
 8000ec6:	e6f5      	b.n	8000cb4 <__aeabi_dadd+0xf4>
 8000ec8:	0028      	movs	r0, r5
 8000eca:	f001 fcd9 	bl	8002880 <__clzsi2>
 8000ece:	0001      	movs	r1, r0
 8000ed0:	3118      	adds	r1, #24
 8000ed2:	291f      	cmp	r1, #31
 8000ed4:	dc00      	bgt.n	8000ed8 <__aeabi_dadd+0x318>
 8000ed6:	e6cf      	b.n	8000c78 <__aeabi_dadd+0xb8>
 8000ed8:	002b      	movs	r3, r5
 8000eda:	3808      	subs	r0, #8
 8000edc:	4083      	lsls	r3, r0
 8000ede:	2500      	movs	r5, #0
 8000ee0:	e6d2      	b.n	8000c88 <__aeabi_dadd+0xc8>
 8000ee2:	4662      	mov	r2, ip
 8000ee4:	433a      	orrs	r2, r7
 8000ee6:	0011      	movs	r1, r2
 8000ee8:	1e4f      	subs	r7, r1, #1
 8000eea:	41b9      	sbcs	r1, r7
 8000eec:	e6ac      	b.n	8000c48 <__aeabi_dadd+0x88>
 8000eee:	4649      	mov	r1, r9
 8000ef0:	0758      	lsls	r0, r3, #29
 8000ef2:	08c9      	lsrs	r1, r1, #3
 8000ef4:	4301      	orrs	r1, r0
 8000ef6:	08db      	lsrs	r3, r3, #3
 8000ef8:	e787      	b.n	8000e0a <__aeabi_dadd+0x24a>
 8000efa:	4649      	mov	r1, r9
 8000efc:	075a      	lsls	r2, r3, #29
 8000efe:	08c9      	lsrs	r1, r1, #3
 8000f00:	4311      	orrs	r1, r2
 8000f02:	08db      	lsrs	r3, r3, #3
 8000f04:	e7a6      	b.n	8000e54 <__aeabi_dadd+0x294>
 8000f06:	490d      	ldr	r1, [pc, #52]	; (8000f3c <__aeabi_dadd+0x37c>)
 8000f08:	1c70      	adds	r0, r6, #1
 8000f0a:	4208      	tst	r0, r1
 8000f0c:	d000      	beq.n	8000f10 <__aeabi_dadd+0x350>
 8000f0e:	e0bb      	b.n	8001088 <__aeabi_dadd+0x4c8>
 8000f10:	2e00      	cmp	r6, #0
 8000f12:	d000      	beq.n	8000f16 <__aeabi_dadd+0x356>
 8000f14:	e114      	b.n	8001140 <__aeabi_dadd+0x580>
 8000f16:	4649      	mov	r1, r9
 8000f18:	4319      	orrs	r1, r3
 8000f1a:	d100      	bne.n	8000f1e <__aeabi_dadd+0x35e>
 8000f1c:	e175      	b.n	800120a <__aeabi_dadd+0x64a>
 8000f1e:	0029      	movs	r1, r5
 8000f20:	4339      	orrs	r1, r7
 8000f22:	d000      	beq.n	8000f26 <__aeabi_dadd+0x366>
 8000f24:	e17e      	b.n	8001224 <__aeabi_dadd+0x664>
 8000f26:	4649      	mov	r1, r9
 8000f28:	0758      	lsls	r0, r3, #29
 8000f2a:	08c9      	lsrs	r1, r1, #3
 8000f2c:	4301      	orrs	r1, r0
 8000f2e:	08db      	lsrs	r3, r3, #3
 8000f30:	e76e      	b.n	8000e10 <__aeabi_dadd+0x250>
 8000f32:	46c0      	nop			; (mov r8, r8)
 8000f34:	000007ff 	.word	0x000007ff
 8000f38:	ff7fffff 	.word	0xff7fffff
 8000f3c:	000007fe 	.word	0x000007fe
 8000f40:	4649      	mov	r1, r9
 8000f42:	1bcd      	subs	r5, r1, r7
 8000f44:	4661      	mov	r1, ip
 8000f46:	1a58      	subs	r0, r3, r1
 8000f48:	45a9      	cmp	r9, r5
 8000f4a:	4189      	sbcs	r1, r1
 8000f4c:	4249      	negs	r1, r1
 8000f4e:	4688      	mov	r8, r1
 8000f50:	0001      	movs	r1, r0
 8000f52:	4640      	mov	r0, r8
 8000f54:	1a09      	subs	r1, r1, r0
 8000f56:	4688      	mov	r8, r1
 8000f58:	0209      	lsls	r1, r1, #8
 8000f5a:	d500      	bpl.n	8000f5e <__aeabi_dadd+0x39e>
 8000f5c:	e0a6      	b.n	80010ac <__aeabi_dadd+0x4ec>
 8000f5e:	4641      	mov	r1, r8
 8000f60:	4329      	orrs	r1, r5
 8000f62:	d000      	beq.n	8000f66 <__aeabi_dadd+0x3a6>
 8000f64:	e67f      	b.n	8000c66 <__aeabi_dadd+0xa6>
 8000f66:	2300      	movs	r3, #0
 8000f68:	2400      	movs	r4, #0
 8000f6a:	e751      	b.n	8000e10 <__aeabi_dadd+0x250>
 8000f6c:	4cc7      	ldr	r4, [pc, #796]	; (800128c <__aeabi_dadd+0x6cc>)
 8000f6e:	42a1      	cmp	r1, r4
 8000f70:	d100      	bne.n	8000f74 <__aeabi_dadd+0x3b4>
 8000f72:	e0c7      	b.n	8001104 <__aeabi_dadd+0x544>
 8000f74:	2480      	movs	r4, #128	; 0x80
 8000f76:	0424      	lsls	r4, r4, #16
 8000f78:	4323      	orrs	r3, r4
 8000f7a:	2a38      	cmp	r2, #56	; 0x38
 8000f7c:	dc54      	bgt.n	8001028 <__aeabi_dadd+0x468>
 8000f7e:	2a1f      	cmp	r2, #31
 8000f80:	dd00      	ble.n	8000f84 <__aeabi_dadd+0x3c4>
 8000f82:	e0cc      	b.n	800111e <__aeabi_dadd+0x55e>
 8000f84:	2420      	movs	r4, #32
 8000f86:	4648      	mov	r0, r9
 8000f88:	1aa4      	subs	r4, r4, r2
 8000f8a:	001d      	movs	r5, r3
 8000f8c:	464e      	mov	r6, r9
 8000f8e:	40a0      	lsls	r0, r4
 8000f90:	40d6      	lsrs	r6, r2
 8000f92:	40a5      	lsls	r5, r4
 8000f94:	0004      	movs	r4, r0
 8000f96:	40d3      	lsrs	r3, r2
 8000f98:	4662      	mov	r2, ip
 8000f9a:	4335      	orrs	r5, r6
 8000f9c:	1e66      	subs	r6, r4, #1
 8000f9e:	41b4      	sbcs	r4, r6
 8000fa0:	1ad3      	subs	r3, r2, r3
 8000fa2:	469c      	mov	ip, r3
 8000fa4:	4325      	orrs	r5, r4
 8000fa6:	e044      	b.n	8001032 <__aeabi_dadd+0x472>
 8000fa8:	4662      	mov	r2, ip
 8000faa:	433a      	orrs	r2, r7
 8000fac:	0015      	movs	r5, r2
 8000fae:	1e6f      	subs	r7, r5, #1
 8000fb0:	41bd      	sbcs	r5, r7
 8000fb2:	444d      	add	r5, r9
 8000fb4:	454d      	cmp	r5, r9
 8000fb6:	4189      	sbcs	r1, r1
 8000fb8:	4249      	negs	r1, r1
 8000fba:	4688      	mov	r8, r1
 8000fbc:	4498      	add	r8, r3
 8000fbe:	4643      	mov	r3, r8
 8000fc0:	021b      	lsls	r3, r3, #8
 8000fc2:	d400      	bmi.n	8000fc6 <__aeabi_dadd+0x406>
 8000fc4:	e718      	b.n	8000df8 <__aeabi_dadd+0x238>
 8000fc6:	4bb1      	ldr	r3, [pc, #708]	; (800128c <__aeabi_dadd+0x6cc>)
 8000fc8:	3601      	adds	r6, #1
 8000fca:	429e      	cmp	r6, r3
 8000fcc:	d049      	beq.n	8001062 <__aeabi_dadd+0x4a2>
 8000fce:	4642      	mov	r2, r8
 8000fd0:	4baf      	ldr	r3, [pc, #700]	; (8001290 <__aeabi_dadd+0x6d0>)
 8000fd2:	2101      	movs	r1, #1
 8000fd4:	401a      	ands	r2, r3
 8000fd6:	0013      	movs	r3, r2
 8000fd8:	086a      	lsrs	r2, r5, #1
 8000fda:	400d      	ands	r5, r1
 8000fdc:	4315      	orrs	r5, r2
 8000fde:	07d9      	lsls	r1, r3, #31
 8000fe0:	085b      	lsrs	r3, r3, #1
 8000fe2:	4698      	mov	r8, r3
 8000fe4:	430d      	orrs	r5, r1
 8000fe6:	e665      	b.n	8000cb4 <__aeabi_dadd+0xf4>
 8000fe8:	0018      	movs	r0, r3
 8000fea:	3e1f      	subs	r6, #31
 8000fec:	40f0      	lsrs	r0, r6
 8000fee:	2a20      	cmp	r2, #32
 8000ff0:	d003      	beq.n	8000ffa <__aeabi_dadd+0x43a>
 8000ff2:	2140      	movs	r1, #64	; 0x40
 8000ff4:	1a8a      	subs	r2, r1, r2
 8000ff6:	4093      	lsls	r3, r2
 8000ff8:	431d      	orrs	r5, r3
 8000ffa:	1e69      	subs	r1, r5, #1
 8000ffc:	418d      	sbcs	r5, r1
 8000ffe:	2300      	movs	r3, #0
 8001000:	2600      	movs	r6, #0
 8001002:	4698      	mov	r8, r3
 8001004:	4305      	orrs	r5, r0
 8001006:	e6f7      	b.n	8000df8 <__aeabi_dadd+0x238>
 8001008:	0011      	movs	r1, r2
 800100a:	4665      	mov	r5, ip
 800100c:	3920      	subs	r1, #32
 800100e:	40cd      	lsrs	r5, r1
 8001010:	2a20      	cmp	r2, #32
 8001012:	d004      	beq.n	800101e <__aeabi_dadd+0x45e>
 8001014:	2040      	movs	r0, #64	; 0x40
 8001016:	4661      	mov	r1, ip
 8001018:	1a82      	subs	r2, r0, r2
 800101a:	4091      	lsls	r1, r2
 800101c:	430f      	orrs	r7, r1
 800101e:	0039      	movs	r1, r7
 8001020:	1e4f      	subs	r7, r1, #1
 8001022:	41b9      	sbcs	r1, r7
 8001024:	4329      	orrs	r1, r5
 8001026:	e60f      	b.n	8000c48 <__aeabi_dadd+0x88>
 8001028:	464a      	mov	r2, r9
 800102a:	4313      	orrs	r3, r2
 800102c:	001d      	movs	r5, r3
 800102e:	1e6b      	subs	r3, r5, #1
 8001030:	419d      	sbcs	r5, r3
 8001032:	1b7d      	subs	r5, r7, r5
 8001034:	42af      	cmp	r7, r5
 8001036:	419b      	sbcs	r3, r3
 8001038:	4662      	mov	r2, ip
 800103a:	425b      	negs	r3, r3
 800103c:	1ad3      	subs	r3, r2, r3
 800103e:	4698      	mov	r8, r3
 8001040:	4654      	mov	r4, sl
 8001042:	000e      	movs	r6, r1
 8001044:	e607      	b.n	8000c56 <__aeabi_dadd+0x96>
 8001046:	4648      	mov	r0, r9
 8001048:	4318      	orrs	r0, r3
 800104a:	d100      	bne.n	800104e <__aeabi_dadd+0x48e>
 800104c:	e0b3      	b.n	80011b6 <__aeabi_dadd+0x5f6>
 800104e:	1e50      	subs	r0, r2, #1
 8001050:	2a01      	cmp	r2, #1
 8001052:	d100      	bne.n	8001056 <__aeabi_dadd+0x496>
 8001054:	e10d      	b.n	8001272 <__aeabi_dadd+0x6b2>
 8001056:	4d8d      	ldr	r5, [pc, #564]	; (800128c <__aeabi_dadd+0x6cc>)
 8001058:	42aa      	cmp	r2, r5
 800105a:	d100      	bne.n	800105e <__aeabi_dadd+0x49e>
 800105c:	e0a5      	b.n	80011aa <__aeabi_dadd+0x5ea>
 800105e:	0002      	movs	r2, r0
 8001060:	e710      	b.n	8000e84 <__aeabi_dadd+0x2c4>
 8001062:	0032      	movs	r2, r6
 8001064:	2300      	movs	r3, #0
 8001066:	2100      	movs	r1, #0
 8001068:	e644      	b.n	8000cf4 <__aeabi_dadd+0x134>
 800106a:	2120      	movs	r1, #32
 800106c:	0038      	movs	r0, r7
 800106e:	1a89      	subs	r1, r1, r2
 8001070:	4665      	mov	r5, ip
 8001072:	408f      	lsls	r7, r1
 8001074:	408d      	lsls	r5, r1
 8001076:	40d0      	lsrs	r0, r2
 8001078:	1e79      	subs	r1, r7, #1
 800107a:	418f      	sbcs	r7, r1
 800107c:	4305      	orrs	r5, r0
 800107e:	433d      	orrs	r5, r7
 8001080:	4667      	mov	r7, ip
 8001082:	40d7      	lsrs	r7, r2
 8001084:	19db      	adds	r3, r3, r7
 8001086:	e794      	b.n	8000fb2 <__aeabi_dadd+0x3f2>
 8001088:	4a80      	ldr	r2, [pc, #512]	; (800128c <__aeabi_dadd+0x6cc>)
 800108a:	4290      	cmp	r0, r2
 800108c:	d100      	bne.n	8001090 <__aeabi_dadd+0x4d0>
 800108e:	e0ec      	b.n	800126a <__aeabi_dadd+0x6aa>
 8001090:	0039      	movs	r1, r7
 8001092:	4449      	add	r1, r9
 8001094:	4549      	cmp	r1, r9
 8001096:	4192      	sbcs	r2, r2
 8001098:	4463      	add	r3, ip
 800109a:	4252      	negs	r2, r2
 800109c:	189b      	adds	r3, r3, r2
 800109e:	07dd      	lsls	r5, r3, #31
 80010a0:	0849      	lsrs	r1, r1, #1
 80010a2:	085b      	lsrs	r3, r3, #1
 80010a4:	4698      	mov	r8, r3
 80010a6:	0006      	movs	r6, r0
 80010a8:	430d      	orrs	r5, r1
 80010aa:	e6a5      	b.n	8000df8 <__aeabi_dadd+0x238>
 80010ac:	464a      	mov	r2, r9
 80010ae:	1abd      	subs	r5, r7, r2
 80010b0:	42af      	cmp	r7, r5
 80010b2:	4189      	sbcs	r1, r1
 80010b4:	4662      	mov	r2, ip
 80010b6:	4249      	negs	r1, r1
 80010b8:	1ad3      	subs	r3, r2, r3
 80010ba:	1a5b      	subs	r3, r3, r1
 80010bc:	4698      	mov	r8, r3
 80010be:	4654      	mov	r4, sl
 80010c0:	e5d1      	b.n	8000c66 <__aeabi_dadd+0xa6>
 80010c2:	076c      	lsls	r4, r5, #29
 80010c4:	08f9      	lsrs	r1, r7, #3
 80010c6:	4321      	orrs	r1, r4
 80010c8:	08eb      	lsrs	r3, r5, #3
 80010ca:	0004      	movs	r4, r0
 80010cc:	e69d      	b.n	8000e0a <__aeabi_dadd+0x24a>
 80010ce:	464a      	mov	r2, r9
 80010d0:	431a      	orrs	r2, r3
 80010d2:	d175      	bne.n	80011c0 <__aeabi_dadd+0x600>
 80010d4:	4661      	mov	r1, ip
 80010d6:	4339      	orrs	r1, r7
 80010d8:	d114      	bne.n	8001104 <__aeabi_dadd+0x544>
 80010da:	2380      	movs	r3, #128	; 0x80
 80010dc:	2400      	movs	r4, #0
 80010de:	031b      	lsls	r3, r3, #12
 80010e0:	e6bc      	b.n	8000e5c <__aeabi_dadd+0x29c>
 80010e2:	464a      	mov	r2, r9
 80010e4:	1bd5      	subs	r5, r2, r7
 80010e6:	45a9      	cmp	r9, r5
 80010e8:	4189      	sbcs	r1, r1
 80010ea:	4662      	mov	r2, ip
 80010ec:	4249      	negs	r1, r1
 80010ee:	1a9b      	subs	r3, r3, r2
 80010f0:	1a5b      	subs	r3, r3, r1
 80010f2:	4698      	mov	r8, r3
 80010f4:	2601      	movs	r6, #1
 80010f6:	e5ae      	b.n	8000c56 <__aeabi_dadd+0x96>
 80010f8:	464a      	mov	r2, r9
 80010fa:	08d1      	lsrs	r1, r2, #3
 80010fc:	075a      	lsls	r2, r3, #29
 80010fe:	4311      	orrs	r1, r2
 8001100:	08db      	lsrs	r3, r3, #3
 8001102:	e6a7      	b.n	8000e54 <__aeabi_dadd+0x294>
 8001104:	4663      	mov	r3, ip
 8001106:	08f9      	lsrs	r1, r7, #3
 8001108:	075a      	lsls	r2, r3, #29
 800110a:	4654      	mov	r4, sl
 800110c:	4311      	orrs	r1, r2
 800110e:	08db      	lsrs	r3, r3, #3
 8001110:	e6a0      	b.n	8000e54 <__aeabi_dadd+0x294>
 8001112:	464a      	mov	r2, r9
 8001114:	4313      	orrs	r3, r2
 8001116:	001d      	movs	r5, r3
 8001118:	1e6b      	subs	r3, r5, #1
 800111a:	419d      	sbcs	r5, r3
 800111c:	e6c7      	b.n	8000eae <__aeabi_dadd+0x2ee>
 800111e:	0014      	movs	r4, r2
 8001120:	001e      	movs	r6, r3
 8001122:	3c20      	subs	r4, #32
 8001124:	40e6      	lsrs	r6, r4
 8001126:	2a20      	cmp	r2, #32
 8001128:	d005      	beq.n	8001136 <__aeabi_dadd+0x576>
 800112a:	2440      	movs	r4, #64	; 0x40
 800112c:	1aa2      	subs	r2, r4, r2
 800112e:	4093      	lsls	r3, r2
 8001130:	464a      	mov	r2, r9
 8001132:	431a      	orrs	r2, r3
 8001134:	4691      	mov	r9, r2
 8001136:	464d      	mov	r5, r9
 8001138:	1e6b      	subs	r3, r5, #1
 800113a:	419d      	sbcs	r5, r3
 800113c:	4335      	orrs	r5, r6
 800113e:	e778      	b.n	8001032 <__aeabi_dadd+0x472>
 8001140:	464a      	mov	r2, r9
 8001142:	431a      	orrs	r2, r3
 8001144:	d000      	beq.n	8001148 <__aeabi_dadd+0x588>
 8001146:	e66b      	b.n	8000e20 <__aeabi_dadd+0x260>
 8001148:	076b      	lsls	r3, r5, #29
 800114a:	08f9      	lsrs	r1, r7, #3
 800114c:	4319      	orrs	r1, r3
 800114e:	08eb      	lsrs	r3, r5, #3
 8001150:	e680      	b.n	8000e54 <__aeabi_dadd+0x294>
 8001152:	4661      	mov	r1, ip
 8001154:	4339      	orrs	r1, r7
 8001156:	d054      	beq.n	8001202 <__aeabi_dadd+0x642>
 8001158:	4663      	mov	r3, ip
 800115a:	08f9      	lsrs	r1, r7, #3
 800115c:	075c      	lsls	r4, r3, #29
 800115e:	4321      	orrs	r1, r4
 8001160:	08db      	lsrs	r3, r3, #3
 8001162:	0004      	movs	r4, r0
 8001164:	e654      	b.n	8000e10 <__aeabi_dadd+0x250>
 8001166:	464a      	mov	r2, r9
 8001168:	1abd      	subs	r5, r7, r2
 800116a:	42af      	cmp	r7, r5
 800116c:	4189      	sbcs	r1, r1
 800116e:	4662      	mov	r2, ip
 8001170:	4249      	negs	r1, r1
 8001172:	1ad3      	subs	r3, r2, r3
 8001174:	1a5b      	subs	r3, r3, r1
 8001176:	4698      	mov	r8, r3
 8001178:	0004      	movs	r4, r0
 800117a:	2601      	movs	r6, #1
 800117c:	e56b      	b.n	8000c56 <__aeabi_dadd+0x96>
 800117e:	464a      	mov	r2, r9
 8001180:	1bd5      	subs	r5, r2, r7
 8001182:	45a9      	cmp	r9, r5
 8001184:	4189      	sbcs	r1, r1
 8001186:	4662      	mov	r2, ip
 8001188:	4249      	negs	r1, r1
 800118a:	1a9a      	subs	r2, r3, r2
 800118c:	1a52      	subs	r2, r2, r1
 800118e:	4690      	mov	r8, r2
 8001190:	0212      	lsls	r2, r2, #8
 8001192:	d532      	bpl.n	80011fa <__aeabi_dadd+0x63a>
 8001194:	464a      	mov	r2, r9
 8001196:	1abd      	subs	r5, r7, r2
 8001198:	42af      	cmp	r7, r5
 800119a:	4189      	sbcs	r1, r1
 800119c:	4662      	mov	r2, ip
 800119e:	4249      	negs	r1, r1
 80011a0:	1ad3      	subs	r3, r2, r3
 80011a2:	1a5b      	subs	r3, r3, r1
 80011a4:	4698      	mov	r8, r3
 80011a6:	0004      	movs	r4, r0
 80011a8:	e584      	b.n	8000cb4 <__aeabi_dadd+0xf4>
 80011aa:	4663      	mov	r3, ip
 80011ac:	08f9      	lsrs	r1, r7, #3
 80011ae:	075a      	lsls	r2, r3, #29
 80011b0:	4311      	orrs	r1, r2
 80011b2:	08db      	lsrs	r3, r3, #3
 80011b4:	e64e      	b.n	8000e54 <__aeabi_dadd+0x294>
 80011b6:	08f9      	lsrs	r1, r7, #3
 80011b8:	0768      	lsls	r0, r5, #29
 80011ba:	4301      	orrs	r1, r0
 80011bc:	08eb      	lsrs	r3, r5, #3
 80011be:	e624      	b.n	8000e0a <__aeabi_dadd+0x24a>
 80011c0:	4662      	mov	r2, ip
 80011c2:	433a      	orrs	r2, r7
 80011c4:	d100      	bne.n	80011c8 <__aeabi_dadd+0x608>
 80011c6:	e698      	b.n	8000efa <__aeabi_dadd+0x33a>
 80011c8:	464a      	mov	r2, r9
 80011ca:	08d1      	lsrs	r1, r2, #3
 80011cc:	075a      	lsls	r2, r3, #29
 80011ce:	4311      	orrs	r1, r2
 80011d0:	08da      	lsrs	r2, r3, #3
 80011d2:	2380      	movs	r3, #128	; 0x80
 80011d4:	031b      	lsls	r3, r3, #12
 80011d6:	421a      	tst	r2, r3
 80011d8:	d008      	beq.n	80011ec <__aeabi_dadd+0x62c>
 80011da:	4660      	mov	r0, ip
 80011dc:	08c5      	lsrs	r5, r0, #3
 80011de:	421d      	tst	r5, r3
 80011e0:	d104      	bne.n	80011ec <__aeabi_dadd+0x62c>
 80011e2:	4654      	mov	r4, sl
 80011e4:	002a      	movs	r2, r5
 80011e6:	08f9      	lsrs	r1, r7, #3
 80011e8:	0743      	lsls	r3, r0, #29
 80011ea:	4319      	orrs	r1, r3
 80011ec:	0f4b      	lsrs	r3, r1, #29
 80011ee:	00c9      	lsls	r1, r1, #3
 80011f0:	075b      	lsls	r3, r3, #29
 80011f2:	08c9      	lsrs	r1, r1, #3
 80011f4:	4319      	orrs	r1, r3
 80011f6:	0013      	movs	r3, r2
 80011f8:	e62c      	b.n	8000e54 <__aeabi_dadd+0x294>
 80011fa:	4641      	mov	r1, r8
 80011fc:	4329      	orrs	r1, r5
 80011fe:	d000      	beq.n	8001202 <__aeabi_dadd+0x642>
 8001200:	e5fa      	b.n	8000df8 <__aeabi_dadd+0x238>
 8001202:	2300      	movs	r3, #0
 8001204:	000a      	movs	r2, r1
 8001206:	2400      	movs	r4, #0
 8001208:	e602      	b.n	8000e10 <__aeabi_dadd+0x250>
 800120a:	076b      	lsls	r3, r5, #29
 800120c:	08f9      	lsrs	r1, r7, #3
 800120e:	4319      	orrs	r1, r3
 8001210:	08eb      	lsrs	r3, r5, #3
 8001212:	e5fd      	b.n	8000e10 <__aeabi_dadd+0x250>
 8001214:	4663      	mov	r3, ip
 8001216:	08f9      	lsrs	r1, r7, #3
 8001218:	075b      	lsls	r3, r3, #29
 800121a:	4319      	orrs	r1, r3
 800121c:	4663      	mov	r3, ip
 800121e:	0004      	movs	r4, r0
 8001220:	08db      	lsrs	r3, r3, #3
 8001222:	e617      	b.n	8000e54 <__aeabi_dadd+0x294>
 8001224:	003d      	movs	r5, r7
 8001226:	444d      	add	r5, r9
 8001228:	4463      	add	r3, ip
 800122a:	454d      	cmp	r5, r9
 800122c:	4189      	sbcs	r1, r1
 800122e:	4698      	mov	r8, r3
 8001230:	4249      	negs	r1, r1
 8001232:	4488      	add	r8, r1
 8001234:	4643      	mov	r3, r8
 8001236:	021b      	lsls	r3, r3, #8
 8001238:	d400      	bmi.n	800123c <__aeabi_dadd+0x67c>
 800123a:	e5dd      	b.n	8000df8 <__aeabi_dadd+0x238>
 800123c:	4642      	mov	r2, r8
 800123e:	4b14      	ldr	r3, [pc, #80]	; (8001290 <__aeabi_dadd+0x6d0>)
 8001240:	2601      	movs	r6, #1
 8001242:	401a      	ands	r2, r3
 8001244:	4690      	mov	r8, r2
 8001246:	e5d7      	b.n	8000df8 <__aeabi_dadd+0x238>
 8001248:	0010      	movs	r0, r2
 800124a:	001e      	movs	r6, r3
 800124c:	3820      	subs	r0, #32
 800124e:	40c6      	lsrs	r6, r0
 8001250:	2a20      	cmp	r2, #32
 8001252:	d005      	beq.n	8001260 <__aeabi_dadd+0x6a0>
 8001254:	2040      	movs	r0, #64	; 0x40
 8001256:	1a82      	subs	r2, r0, r2
 8001258:	4093      	lsls	r3, r2
 800125a:	464a      	mov	r2, r9
 800125c:	431a      	orrs	r2, r3
 800125e:	4691      	mov	r9, r2
 8001260:	464d      	mov	r5, r9
 8001262:	1e6b      	subs	r3, r5, #1
 8001264:	419d      	sbcs	r5, r3
 8001266:	4335      	orrs	r5, r6
 8001268:	e621      	b.n	8000eae <__aeabi_dadd+0x2ee>
 800126a:	0002      	movs	r2, r0
 800126c:	2300      	movs	r3, #0
 800126e:	2100      	movs	r1, #0
 8001270:	e540      	b.n	8000cf4 <__aeabi_dadd+0x134>
 8001272:	464a      	mov	r2, r9
 8001274:	19d5      	adds	r5, r2, r7
 8001276:	42bd      	cmp	r5, r7
 8001278:	4189      	sbcs	r1, r1
 800127a:	4463      	add	r3, ip
 800127c:	4698      	mov	r8, r3
 800127e:	4249      	negs	r1, r1
 8001280:	4488      	add	r8, r1
 8001282:	e5b3      	b.n	8000dec <__aeabi_dadd+0x22c>
 8001284:	2100      	movs	r1, #0
 8001286:	4a01      	ldr	r2, [pc, #4]	; (800128c <__aeabi_dadd+0x6cc>)
 8001288:	000b      	movs	r3, r1
 800128a:	e533      	b.n	8000cf4 <__aeabi_dadd+0x134>
 800128c:	000007ff 	.word	0x000007ff
 8001290:	ff7fffff 	.word	0xff7fffff

08001294 <__aeabi_ddiv>:
 8001294:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001296:	4657      	mov	r7, sl
 8001298:	464e      	mov	r6, r9
 800129a:	4645      	mov	r5, r8
 800129c:	46de      	mov	lr, fp
 800129e:	b5e0      	push	{r5, r6, r7, lr}
 80012a0:	4681      	mov	r9, r0
 80012a2:	0005      	movs	r5, r0
 80012a4:	030c      	lsls	r4, r1, #12
 80012a6:	0048      	lsls	r0, r1, #1
 80012a8:	4692      	mov	sl, r2
 80012aa:	001f      	movs	r7, r3
 80012ac:	b085      	sub	sp, #20
 80012ae:	0b24      	lsrs	r4, r4, #12
 80012b0:	0d40      	lsrs	r0, r0, #21
 80012b2:	0fce      	lsrs	r6, r1, #31
 80012b4:	2800      	cmp	r0, #0
 80012b6:	d059      	beq.n	800136c <__aeabi_ddiv+0xd8>
 80012b8:	4b87      	ldr	r3, [pc, #540]	; (80014d8 <__aeabi_ddiv+0x244>)
 80012ba:	4298      	cmp	r0, r3
 80012bc:	d100      	bne.n	80012c0 <__aeabi_ddiv+0x2c>
 80012be:	e098      	b.n	80013f2 <__aeabi_ddiv+0x15e>
 80012c0:	0f6b      	lsrs	r3, r5, #29
 80012c2:	00e4      	lsls	r4, r4, #3
 80012c4:	431c      	orrs	r4, r3
 80012c6:	2380      	movs	r3, #128	; 0x80
 80012c8:	041b      	lsls	r3, r3, #16
 80012ca:	4323      	orrs	r3, r4
 80012cc:	4698      	mov	r8, r3
 80012ce:	4b83      	ldr	r3, [pc, #524]	; (80014dc <__aeabi_ddiv+0x248>)
 80012d0:	00ed      	lsls	r5, r5, #3
 80012d2:	469b      	mov	fp, r3
 80012d4:	2300      	movs	r3, #0
 80012d6:	4699      	mov	r9, r3
 80012d8:	4483      	add	fp, r0
 80012da:	9300      	str	r3, [sp, #0]
 80012dc:	033c      	lsls	r4, r7, #12
 80012de:	007b      	lsls	r3, r7, #1
 80012e0:	4650      	mov	r0, sl
 80012e2:	0b24      	lsrs	r4, r4, #12
 80012e4:	0d5b      	lsrs	r3, r3, #21
 80012e6:	0fff      	lsrs	r7, r7, #31
 80012e8:	2b00      	cmp	r3, #0
 80012ea:	d067      	beq.n	80013bc <__aeabi_ddiv+0x128>
 80012ec:	4a7a      	ldr	r2, [pc, #488]	; (80014d8 <__aeabi_ddiv+0x244>)
 80012ee:	4293      	cmp	r3, r2
 80012f0:	d018      	beq.n	8001324 <__aeabi_ddiv+0x90>
 80012f2:	497a      	ldr	r1, [pc, #488]	; (80014dc <__aeabi_ddiv+0x248>)
 80012f4:	0f42      	lsrs	r2, r0, #29
 80012f6:	468c      	mov	ip, r1
 80012f8:	00e4      	lsls	r4, r4, #3
 80012fa:	4659      	mov	r1, fp
 80012fc:	4314      	orrs	r4, r2
 80012fe:	2280      	movs	r2, #128	; 0x80
 8001300:	4463      	add	r3, ip
 8001302:	0412      	lsls	r2, r2, #16
 8001304:	1acb      	subs	r3, r1, r3
 8001306:	4314      	orrs	r4, r2
 8001308:	469b      	mov	fp, r3
 800130a:	00c2      	lsls	r2, r0, #3
 800130c:	2000      	movs	r0, #0
 800130e:	0033      	movs	r3, r6
 8001310:	407b      	eors	r3, r7
 8001312:	469a      	mov	sl, r3
 8001314:	464b      	mov	r3, r9
 8001316:	2b0f      	cmp	r3, #15
 8001318:	d900      	bls.n	800131c <__aeabi_ddiv+0x88>
 800131a:	e0ef      	b.n	80014fc <__aeabi_ddiv+0x268>
 800131c:	4970      	ldr	r1, [pc, #448]	; (80014e0 <__aeabi_ddiv+0x24c>)
 800131e:	009b      	lsls	r3, r3, #2
 8001320:	58cb      	ldr	r3, [r1, r3]
 8001322:	469f      	mov	pc, r3
 8001324:	4b6f      	ldr	r3, [pc, #444]	; (80014e4 <__aeabi_ddiv+0x250>)
 8001326:	4652      	mov	r2, sl
 8001328:	469c      	mov	ip, r3
 800132a:	4322      	orrs	r2, r4
 800132c:	44e3      	add	fp, ip
 800132e:	2a00      	cmp	r2, #0
 8001330:	d000      	beq.n	8001334 <__aeabi_ddiv+0xa0>
 8001332:	e095      	b.n	8001460 <__aeabi_ddiv+0x1cc>
 8001334:	4649      	mov	r1, r9
 8001336:	2302      	movs	r3, #2
 8001338:	4319      	orrs	r1, r3
 800133a:	4689      	mov	r9, r1
 800133c:	2400      	movs	r4, #0
 800133e:	2002      	movs	r0, #2
 8001340:	e7e5      	b.n	800130e <__aeabi_ddiv+0x7a>
 8001342:	2300      	movs	r3, #0
 8001344:	2400      	movs	r4, #0
 8001346:	2500      	movs	r5, #0
 8001348:	4652      	mov	r2, sl
 800134a:	051b      	lsls	r3, r3, #20
 800134c:	4323      	orrs	r3, r4
 800134e:	07d2      	lsls	r2, r2, #31
 8001350:	4313      	orrs	r3, r2
 8001352:	0028      	movs	r0, r5
 8001354:	0019      	movs	r1, r3
 8001356:	b005      	add	sp, #20
 8001358:	bcf0      	pop	{r4, r5, r6, r7}
 800135a:	46bb      	mov	fp, r7
 800135c:	46b2      	mov	sl, r6
 800135e:	46a9      	mov	r9, r5
 8001360:	46a0      	mov	r8, r4
 8001362:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001364:	2400      	movs	r4, #0
 8001366:	2500      	movs	r5, #0
 8001368:	4b5b      	ldr	r3, [pc, #364]	; (80014d8 <__aeabi_ddiv+0x244>)
 800136a:	e7ed      	b.n	8001348 <__aeabi_ddiv+0xb4>
 800136c:	464b      	mov	r3, r9
 800136e:	4323      	orrs	r3, r4
 8001370:	4698      	mov	r8, r3
 8001372:	d100      	bne.n	8001376 <__aeabi_ddiv+0xe2>
 8001374:	e089      	b.n	800148a <__aeabi_ddiv+0x1f6>
 8001376:	2c00      	cmp	r4, #0
 8001378:	d100      	bne.n	800137c <__aeabi_ddiv+0xe8>
 800137a:	e1e0      	b.n	800173e <__aeabi_ddiv+0x4aa>
 800137c:	0020      	movs	r0, r4
 800137e:	f001 fa7f 	bl	8002880 <__clzsi2>
 8001382:	0001      	movs	r1, r0
 8001384:	0002      	movs	r2, r0
 8001386:	390b      	subs	r1, #11
 8001388:	231d      	movs	r3, #29
 800138a:	1a5b      	subs	r3, r3, r1
 800138c:	4649      	mov	r1, r9
 800138e:	0010      	movs	r0, r2
 8001390:	40d9      	lsrs	r1, r3
 8001392:	3808      	subs	r0, #8
 8001394:	4084      	lsls	r4, r0
 8001396:	000b      	movs	r3, r1
 8001398:	464d      	mov	r5, r9
 800139a:	4323      	orrs	r3, r4
 800139c:	4698      	mov	r8, r3
 800139e:	4085      	lsls	r5, r0
 80013a0:	4851      	ldr	r0, [pc, #324]	; (80014e8 <__aeabi_ddiv+0x254>)
 80013a2:	033c      	lsls	r4, r7, #12
 80013a4:	1a83      	subs	r3, r0, r2
 80013a6:	469b      	mov	fp, r3
 80013a8:	2300      	movs	r3, #0
 80013aa:	4699      	mov	r9, r3
 80013ac:	9300      	str	r3, [sp, #0]
 80013ae:	007b      	lsls	r3, r7, #1
 80013b0:	4650      	mov	r0, sl
 80013b2:	0b24      	lsrs	r4, r4, #12
 80013b4:	0d5b      	lsrs	r3, r3, #21
 80013b6:	0fff      	lsrs	r7, r7, #31
 80013b8:	2b00      	cmp	r3, #0
 80013ba:	d197      	bne.n	80012ec <__aeabi_ddiv+0x58>
 80013bc:	4652      	mov	r2, sl
 80013be:	4322      	orrs	r2, r4
 80013c0:	d055      	beq.n	800146e <__aeabi_ddiv+0x1da>
 80013c2:	2c00      	cmp	r4, #0
 80013c4:	d100      	bne.n	80013c8 <__aeabi_ddiv+0x134>
 80013c6:	e1ca      	b.n	800175e <__aeabi_ddiv+0x4ca>
 80013c8:	0020      	movs	r0, r4
 80013ca:	f001 fa59 	bl	8002880 <__clzsi2>
 80013ce:	0002      	movs	r2, r0
 80013d0:	3a0b      	subs	r2, #11
 80013d2:	231d      	movs	r3, #29
 80013d4:	0001      	movs	r1, r0
 80013d6:	1a9b      	subs	r3, r3, r2
 80013d8:	4652      	mov	r2, sl
 80013da:	3908      	subs	r1, #8
 80013dc:	40da      	lsrs	r2, r3
 80013de:	408c      	lsls	r4, r1
 80013e0:	4314      	orrs	r4, r2
 80013e2:	4652      	mov	r2, sl
 80013e4:	408a      	lsls	r2, r1
 80013e6:	4b41      	ldr	r3, [pc, #260]	; (80014ec <__aeabi_ddiv+0x258>)
 80013e8:	4458      	add	r0, fp
 80013ea:	469b      	mov	fp, r3
 80013ec:	4483      	add	fp, r0
 80013ee:	2000      	movs	r0, #0
 80013f0:	e78d      	b.n	800130e <__aeabi_ddiv+0x7a>
 80013f2:	464b      	mov	r3, r9
 80013f4:	4323      	orrs	r3, r4
 80013f6:	4698      	mov	r8, r3
 80013f8:	d140      	bne.n	800147c <__aeabi_ddiv+0x1e8>
 80013fa:	2308      	movs	r3, #8
 80013fc:	4699      	mov	r9, r3
 80013fe:	3b06      	subs	r3, #6
 8001400:	2500      	movs	r5, #0
 8001402:	4683      	mov	fp, r0
 8001404:	9300      	str	r3, [sp, #0]
 8001406:	e769      	b.n	80012dc <__aeabi_ddiv+0x48>
 8001408:	46b2      	mov	sl, r6
 800140a:	9b00      	ldr	r3, [sp, #0]
 800140c:	2b02      	cmp	r3, #2
 800140e:	d0a9      	beq.n	8001364 <__aeabi_ddiv+0xd0>
 8001410:	2b03      	cmp	r3, #3
 8001412:	d100      	bne.n	8001416 <__aeabi_ddiv+0x182>
 8001414:	e211      	b.n	800183a <__aeabi_ddiv+0x5a6>
 8001416:	2b01      	cmp	r3, #1
 8001418:	d093      	beq.n	8001342 <__aeabi_ddiv+0xae>
 800141a:	4a35      	ldr	r2, [pc, #212]	; (80014f0 <__aeabi_ddiv+0x25c>)
 800141c:	445a      	add	r2, fp
 800141e:	2a00      	cmp	r2, #0
 8001420:	dc00      	bgt.n	8001424 <__aeabi_ddiv+0x190>
 8001422:	e13c      	b.n	800169e <__aeabi_ddiv+0x40a>
 8001424:	076b      	lsls	r3, r5, #29
 8001426:	d000      	beq.n	800142a <__aeabi_ddiv+0x196>
 8001428:	e1a7      	b.n	800177a <__aeabi_ddiv+0x4e6>
 800142a:	08ed      	lsrs	r5, r5, #3
 800142c:	4643      	mov	r3, r8
 800142e:	01db      	lsls	r3, r3, #7
 8001430:	d506      	bpl.n	8001440 <__aeabi_ddiv+0x1ac>
 8001432:	4642      	mov	r2, r8
 8001434:	4b2f      	ldr	r3, [pc, #188]	; (80014f4 <__aeabi_ddiv+0x260>)
 8001436:	401a      	ands	r2, r3
 8001438:	4690      	mov	r8, r2
 800143a:	2280      	movs	r2, #128	; 0x80
 800143c:	00d2      	lsls	r2, r2, #3
 800143e:	445a      	add	r2, fp
 8001440:	4b2d      	ldr	r3, [pc, #180]	; (80014f8 <__aeabi_ddiv+0x264>)
 8001442:	429a      	cmp	r2, r3
 8001444:	dc8e      	bgt.n	8001364 <__aeabi_ddiv+0xd0>
 8001446:	4643      	mov	r3, r8
 8001448:	0552      	lsls	r2, r2, #21
 800144a:	0758      	lsls	r0, r3, #29
 800144c:	025c      	lsls	r4, r3, #9
 800144e:	4305      	orrs	r5, r0
 8001450:	0b24      	lsrs	r4, r4, #12
 8001452:	0d53      	lsrs	r3, r2, #21
 8001454:	e778      	b.n	8001348 <__aeabi_ddiv+0xb4>
 8001456:	46ba      	mov	sl, r7
 8001458:	46a0      	mov	r8, r4
 800145a:	0015      	movs	r5, r2
 800145c:	9000      	str	r0, [sp, #0]
 800145e:	e7d4      	b.n	800140a <__aeabi_ddiv+0x176>
 8001460:	464a      	mov	r2, r9
 8001462:	2303      	movs	r3, #3
 8001464:	431a      	orrs	r2, r3
 8001466:	4691      	mov	r9, r2
 8001468:	2003      	movs	r0, #3
 800146a:	4652      	mov	r2, sl
 800146c:	e74f      	b.n	800130e <__aeabi_ddiv+0x7a>
 800146e:	4649      	mov	r1, r9
 8001470:	2301      	movs	r3, #1
 8001472:	4319      	orrs	r1, r3
 8001474:	4689      	mov	r9, r1
 8001476:	2400      	movs	r4, #0
 8001478:	2001      	movs	r0, #1
 800147a:	e748      	b.n	800130e <__aeabi_ddiv+0x7a>
 800147c:	230c      	movs	r3, #12
 800147e:	4699      	mov	r9, r3
 8001480:	3b09      	subs	r3, #9
 8001482:	46a0      	mov	r8, r4
 8001484:	4683      	mov	fp, r0
 8001486:	9300      	str	r3, [sp, #0]
 8001488:	e728      	b.n	80012dc <__aeabi_ddiv+0x48>
 800148a:	2304      	movs	r3, #4
 800148c:	4699      	mov	r9, r3
 800148e:	2300      	movs	r3, #0
 8001490:	469b      	mov	fp, r3
 8001492:	3301      	adds	r3, #1
 8001494:	2500      	movs	r5, #0
 8001496:	9300      	str	r3, [sp, #0]
 8001498:	e720      	b.n	80012dc <__aeabi_ddiv+0x48>
 800149a:	2300      	movs	r3, #0
 800149c:	2480      	movs	r4, #128	; 0x80
 800149e:	469a      	mov	sl, r3
 80014a0:	2500      	movs	r5, #0
 80014a2:	4b0d      	ldr	r3, [pc, #52]	; (80014d8 <__aeabi_ddiv+0x244>)
 80014a4:	0324      	lsls	r4, r4, #12
 80014a6:	e74f      	b.n	8001348 <__aeabi_ddiv+0xb4>
 80014a8:	2380      	movs	r3, #128	; 0x80
 80014aa:	4641      	mov	r1, r8
 80014ac:	031b      	lsls	r3, r3, #12
 80014ae:	4219      	tst	r1, r3
 80014b0:	d008      	beq.n	80014c4 <__aeabi_ddiv+0x230>
 80014b2:	421c      	tst	r4, r3
 80014b4:	d106      	bne.n	80014c4 <__aeabi_ddiv+0x230>
 80014b6:	431c      	orrs	r4, r3
 80014b8:	0324      	lsls	r4, r4, #12
 80014ba:	46ba      	mov	sl, r7
 80014bc:	0015      	movs	r5, r2
 80014be:	4b06      	ldr	r3, [pc, #24]	; (80014d8 <__aeabi_ddiv+0x244>)
 80014c0:	0b24      	lsrs	r4, r4, #12
 80014c2:	e741      	b.n	8001348 <__aeabi_ddiv+0xb4>
 80014c4:	2480      	movs	r4, #128	; 0x80
 80014c6:	4643      	mov	r3, r8
 80014c8:	0324      	lsls	r4, r4, #12
 80014ca:	431c      	orrs	r4, r3
 80014cc:	0324      	lsls	r4, r4, #12
 80014ce:	46b2      	mov	sl, r6
 80014d0:	4b01      	ldr	r3, [pc, #4]	; (80014d8 <__aeabi_ddiv+0x244>)
 80014d2:	0b24      	lsrs	r4, r4, #12
 80014d4:	e738      	b.n	8001348 <__aeabi_ddiv+0xb4>
 80014d6:	46c0      	nop			; (mov r8, r8)
 80014d8:	000007ff 	.word	0x000007ff
 80014dc:	fffffc01 	.word	0xfffffc01
 80014e0:	08008ae0 	.word	0x08008ae0
 80014e4:	fffff801 	.word	0xfffff801
 80014e8:	fffffc0d 	.word	0xfffffc0d
 80014ec:	000003f3 	.word	0x000003f3
 80014f0:	000003ff 	.word	0x000003ff
 80014f4:	feffffff 	.word	0xfeffffff
 80014f8:	000007fe 	.word	0x000007fe
 80014fc:	4544      	cmp	r4, r8
 80014fe:	d200      	bcs.n	8001502 <__aeabi_ddiv+0x26e>
 8001500:	e116      	b.n	8001730 <__aeabi_ddiv+0x49c>
 8001502:	d100      	bne.n	8001506 <__aeabi_ddiv+0x272>
 8001504:	e111      	b.n	800172a <__aeabi_ddiv+0x496>
 8001506:	2301      	movs	r3, #1
 8001508:	425b      	negs	r3, r3
 800150a:	469c      	mov	ip, r3
 800150c:	002e      	movs	r6, r5
 800150e:	4640      	mov	r0, r8
 8001510:	2500      	movs	r5, #0
 8001512:	44e3      	add	fp, ip
 8001514:	0223      	lsls	r3, r4, #8
 8001516:	0e14      	lsrs	r4, r2, #24
 8001518:	431c      	orrs	r4, r3
 800151a:	0c1b      	lsrs	r3, r3, #16
 800151c:	4699      	mov	r9, r3
 800151e:	0423      	lsls	r3, r4, #16
 8001520:	0c1f      	lsrs	r7, r3, #16
 8001522:	0212      	lsls	r2, r2, #8
 8001524:	4649      	mov	r1, r9
 8001526:	9200      	str	r2, [sp, #0]
 8001528:	9701      	str	r7, [sp, #4]
 800152a:	f7fe fe8f 	bl	800024c <__aeabi_uidivmod>
 800152e:	0002      	movs	r2, r0
 8001530:	437a      	muls	r2, r7
 8001532:	040b      	lsls	r3, r1, #16
 8001534:	0c31      	lsrs	r1, r6, #16
 8001536:	4680      	mov	r8, r0
 8001538:	4319      	orrs	r1, r3
 800153a:	428a      	cmp	r2, r1
 800153c:	d90b      	bls.n	8001556 <__aeabi_ddiv+0x2c2>
 800153e:	2301      	movs	r3, #1
 8001540:	425b      	negs	r3, r3
 8001542:	469c      	mov	ip, r3
 8001544:	1909      	adds	r1, r1, r4
 8001546:	44e0      	add	r8, ip
 8001548:	428c      	cmp	r4, r1
 800154a:	d804      	bhi.n	8001556 <__aeabi_ddiv+0x2c2>
 800154c:	428a      	cmp	r2, r1
 800154e:	d902      	bls.n	8001556 <__aeabi_ddiv+0x2c2>
 8001550:	1e83      	subs	r3, r0, #2
 8001552:	4698      	mov	r8, r3
 8001554:	1909      	adds	r1, r1, r4
 8001556:	1a88      	subs	r0, r1, r2
 8001558:	4649      	mov	r1, r9
 800155a:	f7fe fe77 	bl	800024c <__aeabi_uidivmod>
 800155e:	0409      	lsls	r1, r1, #16
 8001560:	468c      	mov	ip, r1
 8001562:	0431      	lsls	r1, r6, #16
 8001564:	4666      	mov	r6, ip
 8001566:	9a01      	ldr	r2, [sp, #4]
 8001568:	0c09      	lsrs	r1, r1, #16
 800156a:	4342      	muls	r2, r0
 800156c:	0003      	movs	r3, r0
 800156e:	4331      	orrs	r1, r6
 8001570:	428a      	cmp	r2, r1
 8001572:	d904      	bls.n	800157e <__aeabi_ddiv+0x2ea>
 8001574:	1909      	adds	r1, r1, r4
 8001576:	3b01      	subs	r3, #1
 8001578:	428c      	cmp	r4, r1
 800157a:	d800      	bhi.n	800157e <__aeabi_ddiv+0x2ea>
 800157c:	e111      	b.n	80017a2 <__aeabi_ddiv+0x50e>
 800157e:	1a89      	subs	r1, r1, r2
 8001580:	4642      	mov	r2, r8
 8001582:	9e00      	ldr	r6, [sp, #0]
 8001584:	0412      	lsls	r2, r2, #16
 8001586:	431a      	orrs	r2, r3
 8001588:	0c33      	lsrs	r3, r6, #16
 800158a:	001f      	movs	r7, r3
 800158c:	0c10      	lsrs	r0, r2, #16
 800158e:	4690      	mov	r8, r2
 8001590:	9302      	str	r3, [sp, #8]
 8001592:	0413      	lsls	r3, r2, #16
 8001594:	0432      	lsls	r2, r6, #16
 8001596:	0c16      	lsrs	r6, r2, #16
 8001598:	0032      	movs	r2, r6
 800159a:	0c1b      	lsrs	r3, r3, #16
 800159c:	435a      	muls	r2, r3
 800159e:	9603      	str	r6, [sp, #12]
 80015a0:	437b      	muls	r3, r7
 80015a2:	4346      	muls	r6, r0
 80015a4:	4378      	muls	r0, r7
 80015a6:	0c17      	lsrs	r7, r2, #16
 80015a8:	46bc      	mov	ip, r7
 80015aa:	199b      	adds	r3, r3, r6
 80015ac:	4463      	add	r3, ip
 80015ae:	429e      	cmp	r6, r3
 80015b0:	d903      	bls.n	80015ba <__aeabi_ddiv+0x326>
 80015b2:	2680      	movs	r6, #128	; 0x80
 80015b4:	0276      	lsls	r6, r6, #9
 80015b6:	46b4      	mov	ip, r6
 80015b8:	4460      	add	r0, ip
 80015ba:	0c1e      	lsrs	r6, r3, #16
 80015bc:	1830      	adds	r0, r6, r0
 80015be:	0416      	lsls	r6, r2, #16
 80015c0:	041b      	lsls	r3, r3, #16
 80015c2:	0c36      	lsrs	r6, r6, #16
 80015c4:	199e      	adds	r6, r3, r6
 80015c6:	4281      	cmp	r1, r0
 80015c8:	d200      	bcs.n	80015cc <__aeabi_ddiv+0x338>
 80015ca:	e09c      	b.n	8001706 <__aeabi_ddiv+0x472>
 80015cc:	d100      	bne.n	80015d0 <__aeabi_ddiv+0x33c>
 80015ce:	e097      	b.n	8001700 <__aeabi_ddiv+0x46c>
 80015d0:	1bae      	subs	r6, r5, r6
 80015d2:	1a09      	subs	r1, r1, r0
 80015d4:	42b5      	cmp	r5, r6
 80015d6:	4180      	sbcs	r0, r0
 80015d8:	4240      	negs	r0, r0
 80015da:	1a08      	subs	r0, r1, r0
 80015dc:	4284      	cmp	r4, r0
 80015de:	d100      	bne.n	80015e2 <__aeabi_ddiv+0x34e>
 80015e0:	e111      	b.n	8001806 <__aeabi_ddiv+0x572>
 80015e2:	4649      	mov	r1, r9
 80015e4:	f7fe fe32 	bl	800024c <__aeabi_uidivmod>
 80015e8:	9a01      	ldr	r2, [sp, #4]
 80015ea:	040b      	lsls	r3, r1, #16
 80015ec:	4342      	muls	r2, r0
 80015ee:	0c31      	lsrs	r1, r6, #16
 80015f0:	0005      	movs	r5, r0
 80015f2:	4319      	orrs	r1, r3
 80015f4:	428a      	cmp	r2, r1
 80015f6:	d907      	bls.n	8001608 <__aeabi_ddiv+0x374>
 80015f8:	1909      	adds	r1, r1, r4
 80015fa:	3d01      	subs	r5, #1
 80015fc:	428c      	cmp	r4, r1
 80015fe:	d803      	bhi.n	8001608 <__aeabi_ddiv+0x374>
 8001600:	428a      	cmp	r2, r1
 8001602:	d901      	bls.n	8001608 <__aeabi_ddiv+0x374>
 8001604:	1e85      	subs	r5, r0, #2
 8001606:	1909      	adds	r1, r1, r4
 8001608:	1a88      	subs	r0, r1, r2
 800160a:	4649      	mov	r1, r9
 800160c:	f7fe fe1e 	bl	800024c <__aeabi_uidivmod>
 8001610:	0409      	lsls	r1, r1, #16
 8001612:	468c      	mov	ip, r1
 8001614:	0431      	lsls	r1, r6, #16
 8001616:	4666      	mov	r6, ip
 8001618:	9a01      	ldr	r2, [sp, #4]
 800161a:	0c09      	lsrs	r1, r1, #16
 800161c:	4342      	muls	r2, r0
 800161e:	0003      	movs	r3, r0
 8001620:	4331      	orrs	r1, r6
 8001622:	428a      	cmp	r2, r1
 8001624:	d907      	bls.n	8001636 <__aeabi_ddiv+0x3a2>
 8001626:	1909      	adds	r1, r1, r4
 8001628:	3b01      	subs	r3, #1
 800162a:	428c      	cmp	r4, r1
 800162c:	d803      	bhi.n	8001636 <__aeabi_ddiv+0x3a2>
 800162e:	428a      	cmp	r2, r1
 8001630:	d901      	bls.n	8001636 <__aeabi_ddiv+0x3a2>
 8001632:	1e83      	subs	r3, r0, #2
 8001634:	1909      	adds	r1, r1, r4
 8001636:	9e03      	ldr	r6, [sp, #12]
 8001638:	1a89      	subs	r1, r1, r2
 800163a:	0032      	movs	r2, r6
 800163c:	042d      	lsls	r5, r5, #16
 800163e:	431d      	orrs	r5, r3
 8001640:	9f02      	ldr	r7, [sp, #8]
 8001642:	042b      	lsls	r3, r5, #16
 8001644:	0c1b      	lsrs	r3, r3, #16
 8001646:	435a      	muls	r2, r3
 8001648:	437b      	muls	r3, r7
 800164a:	469c      	mov	ip, r3
 800164c:	0c28      	lsrs	r0, r5, #16
 800164e:	4346      	muls	r6, r0
 8001650:	0c13      	lsrs	r3, r2, #16
 8001652:	44b4      	add	ip, r6
 8001654:	4463      	add	r3, ip
 8001656:	4378      	muls	r0, r7
 8001658:	429e      	cmp	r6, r3
 800165a:	d903      	bls.n	8001664 <__aeabi_ddiv+0x3d0>
 800165c:	2680      	movs	r6, #128	; 0x80
 800165e:	0276      	lsls	r6, r6, #9
 8001660:	46b4      	mov	ip, r6
 8001662:	4460      	add	r0, ip
 8001664:	0c1e      	lsrs	r6, r3, #16
 8001666:	0412      	lsls	r2, r2, #16
 8001668:	041b      	lsls	r3, r3, #16
 800166a:	0c12      	lsrs	r2, r2, #16
 800166c:	1830      	adds	r0, r6, r0
 800166e:	189b      	adds	r3, r3, r2
 8001670:	4281      	cmp	r1, r0
 8001672:	d306      	bcc.n	8001682 <__aeabi_ddiv+0x3ee>
 8001674:	d002      	beq.n	800167c <__aeabi_ddiv+0x3e8>
 8001676:	2301      	movs	r3, #1
 8001678:	431d      	orrs	r5, r3
 800167a:	e6ce      	b.n	800141a <__aeabi_ddiv+0x186>
 800167c:	2b00      	cmp	r3, #0
 800167e:	d100      	bne.n	8001682 <__aeabi_ddiv+0x3ee>
 8001680:	e6cb      	b.n	800141a <__aeabi_ddiv+0x186>
 8001682:	1861      	adds	r1, r4, r1
 8001684:	1e6e      	subs	r6, r5, #1
 8001686:	42a1      	cmp	r1, r4
 8001688:	d200      	bcs.n	800168c <__aeabi_ddiv+0x3f8>
 800168a:	e0a4      	b.n	80017d6 <__aeabi_ddiv+0x542>
 800168c:	4281      	cmp	r1, r0
 800168e:	d200      	bcs.n	8001692 <__aeabi_ddiv+0x3fe>
 8001690:	e0c9      	b.n	8001826 <__aeabi_ddiv+0x592>
 8001692:	d100      	bne.n	8001696 <__aeabi_ddiv+0x402>
 8001694:	e0d9      	b.n	800184a <__aeabi_ddiv+0x5b6>
 8001696:	0035      	movs	r5, r6
 8001698:	e7ed      	b.n	8001676 <__aeabi_ddiv+0x3e2>
 800169a:	2501      	movs	r5, #1
 800169c:	426d      	negs	r5, r5
 800169e:	2101      	movs	r1, #1
 80016a0:	1a89      	subs	r1, r1, r2
 80016a2:	2938      	cmp	r1, #56	; 0x38
 80016a4:	dd00      	ble.n	80016a8 <__aeabi_ddiv+0x414>
 80016a6:	e64c      	b.n	8001342 <__aeabi_ddiv+0xae>
 80016a8:	291f      	cmp	r1, #31
 80016aa:	dc00      	bgt.n	80016ae <__aeabi_ddiv+0x41a>
 80016ac:	e07f      	b.n	80017ae <__aeabi_ddiv+0x51a>
 80016ae:	231f      	movs	r3, #31
 80016b0:	425b      	negs	r3, r3
 80016b2:	1a9a      	subs	r2, r3, r2
 80016b4:	4643      	mov	r3, r8
 80016b6:	40d3      	lsrs	r3, r2
 80016b8:	2920      	cmp	r1, #32
 80016ba:	d004      	beq.n	80016c6 <__aeabi_ddiv+0x432>
 80016bc:	4644      	mov	r4, r8
 80016be:	4a65      	ldr	r2, [pc, #404]	; (8001854 <__aeabi_ddiv+0x5c0>)
 80016c0:	445a      	add	r2, fp
 80016c2:	4094      	lsls	r4, r2
 80016c4:	4325      	orrs	r5, r4
 80016c6:	1e6a      	subs	r2, r5, #1
 80016c8:	4195      	sbcs	r5, r2
 80016ca:	2207      	movs	r2, #7
 80016cc:	432b      	orrs	r3, r5
 80016ce:	0015      	movs	r5, r2
 80016d0:	2400      	movs	r4, #0
 80016d2:	401d      	ands	r5, r3
 80016d4:	421a      	tst	r2, r3
 80016d6:	d100      	bne.n	80016da <__aeabi_ddiv+0x446>
 80016d8:	e0a1      	b.n	800181e <__aeabi_ddiv+0x58a>
 80016da:	220f      	movs	r2, #15
 80016dc:	2400      	movs	r4, #0
 80016de:	401a      	ands	r2, r3
 80016e0:	2a04      	cmp	r2, #4
 80016e2:	d100      	bne.n	80016e6 <__aeabi_ddiv+0x452>
 80016e4:	e098      	b.n	8001818 <__aeabi_ddiv+0x584>
 80016e6:	1d1a      	adds	r2, r3, #4
 80016e8:	429a      	cmp	r2, r3
 80016ea:	419b      	sbcs	r3, r3
 80016ec:	425b      	negs	r3, r3
 80016ee:	18e4      	adds	r4, r4, r3
 80016f0:	0013      	movs	r3, r2
 80016f2:	0222      	lsls	r2, r4, #8
 80016f4:	d400      	bmi.n	80016f8 <__aeabi_ddiv+0x464>
 80016f6:	e08f      	b.n	8001818 <__aeabi_ddiv+0x584>
 80016f8:	2301      	movs	r3, #1
 80016fa:	2400      	movs	r4, #0
 80016fc:	2500      	movs	r5, #0
 80016fe:	e623      	b.n	8001348 <__aeabi_ddiv+0xb4>
 8001700:	42b5      	cmp	r5, r6
 8001702:	d300      	bcc.n	8001706 <__aeabi_ddiv+0x472>
 8001704:	e764      	b.n	80015d0 <__aeabi_ddiv+0x33c>
 8001706:	4643      	mov	r3, r8
 8001708:	1e5a      	subs	r2, r3, #1
 800170a:	9b00      	ldr	r3, [sp, #0]
 800170c:	469c      	mov	ip, r3
 800170e:	4465      	add	r5, ip
 8001710:	001f      	movs	r7, r3
 8001712:	429d      	cmp	r5, r3
 8001714:	419b      	sbcs	r3, r3
 8001716:	425b      	negs	r3, r3
 8001718:	191b      	adds	r3, r3, r4
 800171a:	18c9      	adds	r1, r1, r3
 800171c:	428c      	cmp	r4, r1
 800171e:	d23a      	bcs.n	8001796 <__aeabi_ddiv+0x502>
 8001720:	4288      	cmp	r0, r1
 8001722:	d863      	bhi.n	80017ec <__aeabi_ddiv+0x558>
 8001724:	d060      	beq.n	80017e8 <__aeabi_ddiv+0x554>
 8001726:	4690      	mov	r8, r2
 8001728:	e752      	b.n	80015d0 <__aeabi_ddiv+0x33c>
 800172a:	42aa      	cmp	r2, r5
 800172c:	d900      	bls.n	8001730 <__aeabi_ddiv+0x49c>
 800172e:	e6ea      	b.n	8001506 <__aeabi_ddiv+0x272>
 8001730:	4643      	mov	r3, r8
 8001732:	07de      	lsls	r6, r3, #31
 8001734:	0858      	lsrs	r0, r3, #1
 8001736:	086b      	lsrs	r3, r5, #1
 8001738:	431e      	orrs	r6, r3
 800173a:	07ed      	lsls	r5, r5, #31
 800173c:	e6ea      	b.n	8001514 <__aeabi_ddiv+0x280>
 800173e:	4648      	mov	r0, r9
 8001740:	f001 f89e 	bl	8002880 <__clzsi2>
 8001744:	0001      	movs	r1, r0
 8001746:	0002      	movs	r2, r0
 8001748:	3115      	adds	r1, #21
 800174a:	3220      	adds	r2, #32
 800174c:	291c      	cmp	r1, #28
 800174e:	dc00      	bgt.n	8001752 <__aeabi_ddiv+0x4be>
 8001750:	e61a      	b.n	8001388 <__aeabi_ddiv+0xf4>
 8001752:	464b      	mov	r3, r9
 8001754:	3808      	subs	r0, #8
 8001756:	4083      	lsls	r3, r0
 8001758:	2500      	movs	r5, #0
 800175a:	4698      	mov	r8, r3
 800175c:	e620      	b.n	80013a0 <__aeabi_ddiv+0x10c>
 800175e:	f001 f88f 	bl	8002880 <__clzsi2>
 8001762:	0003      	movs	r3, r0
 8001764:	001a      	movs	r2, r3
 8001766:	3215      	adds	r2, #21
 8001768:	3020      	adds	r0, #32
 800176a:	2a1c      	cmp	r2, #28
 800176c:	dc00      	bgt.n	8001770 <__aeabi_ddiv+0x4dc>
 800176e:	e630      	b.n	80013d2 <__aeabi_ddiv+0x13e>
 8001770:	4654      	mov	r4, sl
 8001772:	3b08      	subs	r3, #8
 8001774:	2200      	movs	r2, #0
 8001776:	409c      	lsls	r4, r3
 8001778:	e635      	b.n	80013e6 <__aeabi_ddiv+0x152>
 800177a:	230f      	movs	r3, #15
 800177c:	402b      	ands	r3, r5
 800177e:	2b04      	cmp	r3, #4
 8001780:	d100      	bne.n	8001784 <__aeabi_ddiv+0x4f0>
 8001782:	e652      	b.n	800142a <__aeabi_ddiv+0x196>
 8001784:	2305      	movs	r3, #5
 8001786:	425b      	negs	r3, r3
 8001788:	42ab      	cmp	r3, r5
 800178a:	419b      	sbcs	r3, r3
 800178c:	3504      	adds	r5, #4
 800178e:	425b      	negs	r3, r3
 8001790:	08ed      	lsrs	r5, r5, #3
 8001792:	4498      	add	r8, r3
 8001794:	e64a      	b.n	800142c <__aeabi_ddiv+0x198>
 8001796:	428c      	cmp	r4, r1
 8001798:	d1c5      	bne.n	8001726 <__aeabi_ddiv+0x492>
 800179a:	42af      	cmp	r7, r5
 800179c:	d9c0      	bls.n	8001720 <__aeabi_ddiv+0x48c>
 800179e:	4690      	mov	r8, r2
 80017a0:	e716      	b.n	80015d0 <__aeabi_ddiv+0x33c>
 80017a2:	428a      	cmp	r2, r1
 80017a4:	d800      	bhi.n	80017a8 <__aeabi_ddiv+0x514>
 80017a6:	e6ea      	b.n	800157e <__aeabi_ddiv+0x2ea>
 80017a8:	1e83      	subs	r3, r0, #2
 80017aa:	1909      	adds	r1, r1, r4
 80017ac:	e6e7      	b.n	800157e <__aeabi_ddiv+0x2ea>
 80017ae:	4a2a      	ldr	r2, [pc, #168]	; (8001858 <__aeabi_ddiv+0x5c4>)
 80017b0:	0028      	movs	r0, r5
 80017b2:	445a      	add	r2, fp
 80017b4:	4643      	mov	r3, r8
 80017b6:	4095      	lsls	r5, r2
 80017b8:	4093      	lsls	r3, r2
 80017ba:	40c8      	lsrs	r0, r1
 80017bc:	1e6a      	subs	r2, r5, #1
 80017be:	4195      	sbcs	r5, r2
 80017c0:	4644      	mov	r4, r8
 80017c2:	4303      	orrs	r3, r0
 80017c4:	432b      	orrs	r3, r5
 80017c6:	40cc      	lsrs	r4, r1
 80017c8:	075a      	lsls	r2, r3, #29
 80017ca:	d092      	beq.n	80016f2 <__aeabi_ddiv+0x45e>
 80017cc:	220f      	movs	r2, #15
 80017ce:	401a      	ands	r2, r3
 80017d0:	2a04      	cmp	r2, #4
 80017d2:	d188      	bne.n	80016e6 <__aeabi_ddiv+0x452>
 80017d4:	e78d      	b.n	80016f2 <__aeabi_ddiv+0x45e>
 80017d6:	0035      	movs	r5, r6
 80017d8:	4281      	cmp	r1, r0
 80017da:	d000      	beq.n	80017de <__aeabi_ddiv+0x54a>
 80017dc:	e74b      	b.n	8001676 <__aeabi_ddiv+0x3e2>
 80017de:	9a00      	ldr	r2, [sp, #0]
 80017e0:	4293      	cmp	r3, r2
 80017e2:	d000      	beq.n	80017e6 <__aeabi_ddiv+0x552>
 80017e4:	e747      	b.n	8001676 <__aeabi_ddiv+0x3e2>
 80017e6:	e618      	b.n	800141a <__aeabi_ddiv+0x186>
 80017e8:	42ae      	cmp	r6, r5
 80017ea:	d99c      	bls.n	8001726 <__aeabi_ddiv+0x492>
 80017ec:	2302      	movs	r3, #2
 80017ee:	425b      	negs	r3, r3
 80017f0:	469c      	mov	ip, r3
 80017f2:	9b00      	ldr	r3, [sp, #0]
 80017f4:	44e0      	add	r8, ip
 80017f6:	469c      	mov	ip, r3
 80017f8:	4465      	add	r5, ip
 80017fa:	429d      	cmp	r5, r3
 80017fc:	419b      	sbcs	r3, r3
 80017fe:	425b      	negs	r3, r3
 8001800:	191b      	adds	r3, r3, r4
 8001802:	18c9      	adds	r1, r1, r3
 8001804:	e6e4      	b.n	80015d0 <__aeabi_ddiv+0x33c>
 8001806:	4a15      	ldr	r2, [pc, #84]	; (800185c <__aeabi_ddiv+0x5c8>)
 8001808:	445a      	add	r2, fp
 800180a:	2a00      	cmp	r2, #0
 800180c:	dc00      	bgt.n	8001810 <__aeabi_ddiv+0x57c>
 800180e:	e744      	b.n	800169a <__aeabi_ddiv+0x406>
 8001810:	2301      	movs	r3, #1
 8001812:	2500      	movs	r5, #0
 8001814:	4498      	add	r8, r3
 8001816:	e609      	b.n	800142c <__aeabi_ddiv+0x198>
 8001818:	0765      	lsls	r5, r4, #29
 800181a:	0264      	lsls	r4, r4, #9
 800181c:	0b24      	lsrs	r4, r4, #12
 800181e:	08db      	lsrs	r3, r3, #3
 8001820:	431d      	orrs	r5, r3
 8001822:	2300      	movs	r3, #0
 8001824:	e590      	b.n	8001348 <__aeabi_ddiv+0xb4>
 8001826:	9e00      	ldr	r6, [sp, #0]
 8001828:	3d02      	subs	r5, #2
 800182a:	0072      	lsls	r2, r6, #1
 800182c:	42b2      	cmp	r2, r6
 800182e:	41bf      	sbcs	r7, r7
 8001830:	427f      	negs	r7, r7
 8001832:	193c      	adds	r4, r7, r4
 8001834:	1909      	adds	r1, r1, r4
 8001836:	9200      	str	r2, [sp, #0]
 8001838:	e7ce      	b.n	80017d8 <__aeabi_ddiv+0x544>
 800183a:	2480      	movs	r4, #128	; 0x80
 800183c:	4643      	mov	r3, r8
 800183e:	0324      	lsls	r4, r4, #12
 8001840:	431c      	orrs	r4, r3
 8001842:	0324      	lsls	r4, r4, #12
 8001844:	4b06      	ldr	r3, [pc, #24]	; (8001860 <__aeabi_ddiv+0x5cc>)
 8001846:	0b24      	lsrs	r4, r4, #12
 8001848:	e57e      	b.n	8001348 <__aeabi_ddiv+0xb4>
 800184a:	9a00      	ldr	r2, [sp, #0]
 800184c:	429a      	cmp	r2, r3
 800184e:	d3ea      	bcc.n	8001826 <__aeabi_ddiv+0x592>
 8001850:	0035      	movs	r5, r6
 8001852:	e7c4      	b.n	80017de <__aeabi_ddiv+0x54a>
 8001854:	0000043e 	.word	0x0000043e
 8001858:	0000041e 	.word	0x0000041e
 800185c:	000003ff 	.word	0x000003ff
 8001860:	000007ff 	.word	0x000007ff

08001864 <__eqdf2>:
 8001864:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001866:	464f      	mov	r7, r9
 8001868:	4646      	mov	r6, r8
 800186a:	46d6      	mov	lr, sl
 800186c:	4694      	mov	ip, r2
 800186e:	4691      	mov	r9, r2
 8001870:	031a      	lsls	r2, r3, #12
 8001872:	0b12      	lsrs	r2, r2, #12
 8001874:	4d18      	ldr	r5, [pc, #96]	; (80018d8 <__eqdf2+0x74>)
 8001876:	b5c0      	push	{r6, r7, lr}
 8001878:	004c      	lsls	r4, r1, #1
 800187a:	030f      	lsls	r7, r1, #12
 800187c:	4692      	mov	sl, r2
 800187e:	005a      	lsls	r2, r3, #1
 8001880:	0006      	movs	r6, r0
 8001882:	4680      	mov	r8, r0
 8001884:	0b3f      	lsrs	r7, r7, #12
 8001886:	2001      	movs	r0, #1
 8001888:	0d64      	lsrs	r4, r4, #21
 800188a:	0fc9      	lsrs	r1, r1, #31
 800188c:	0d52      	lsrs	r2, r2, #21
 800188e:	0fdb      	lsrs	r3, r3, #31
 8001890:	42ac      	cmp	r4, r5
 8001892:	d00a      	beq.n	80018aa <__eqdf2+0x46>
 8001894:	42aa      	cmp	r2, r5
 8001896:	d003      	beq.n	80018a0 <__eqdf2+0x3c>
 8001898:	4294      	cmp	r4, r2
 800189a:	d101      	bne.n	80018a0 <__eqdf2+0x3c>
 800189c:	4557      	cmp	r7, sl
 800189e:	d00d      	beq.n	80018bc <__eqdf2+0x58>
 80018a0:	bce0      	pop	{r5, r6, r7}
 80018a2:	46ba      	mov	sl, r7
 80018a4:	46b1      	mov	r9, r6
 80018a6:	46a8      	mov	r8, r5
 80018a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80018aa:	003d      	movs	r5, r7
 80018ac:	4335      	orrs	r5, r6
 80018ae:	d1f7      	bne.n	80018a0 <__eqdf2+0x3c>
 80018b0:	42a2      	cmp	r2, r4
 80018b2:	d1f5      	bne.n	80018a0 <__eqdf2+0x3c>
 80018b4:	4652      	mov	r2, sl
 80018b6:	4665      	mov	r5, ip
 80018b8:	432a      	orrs	r2, r5
 80018ba:	d1f1      	bne.n	80018a0 <__eqdf2+0x3c>
 80018bc:	2001      	movs	r0, #1
 80018be:	45c8      	cmp	r8, r9
 80018c0:	d1ee      	bne.n	80018a0 <__eqdf2+0x3c>
 80018c2:	4299      	cmp	r1, r3
 80018c4:	d006      	beq.n	80018d4 <__eqdf2+0x70>
 80018c6:	2c00      	cmp	r4, #0
 80018c8:	d1ea      	bne.n	80018a0 <__eqdf2+0x3c>
 80018ca:	433e      	orrs	r6, r7
 80018cc:	0030      	movs	r0, r6
 80018ce:	1e46      	subs	r6, r0, #1
 80018d0:	41b0      	sbcs	r0, r6
 80018d2:	e7e5      	b.n	80018a0 <__eqdf2+0x3c>
 80018d4:	2000      	movs	r0, #0
 80018d6:	e7e3      	b.n	80018a0 <__eqdf2+0x3c>
 80018d8:	000007ff 	.word	0x000007ff

080018dc <__gedf2>:
 80018dc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80018de:	464e      	mov	r6, r9
 80018e0:	4645      	mov	r5, r8
 80018e2:	4657      	mov	r7, sl
 80018e4:	46de      	mov	lr, fp
 80018e6:	0004      	movs	r4, r0
 80018e8:	0018      	movs	r0, r3
 80018ea:	b5e0      	push	{r5, r6, r7, lr}
 80018ec:	0016      	movs	r6, r2
 80018ee:	031b      	lsls	r3, r3, #12
 80018f0:	0b1b      	lsrs	r3, r3, #12
 80018f2:	4d32      	ldr	r5, [pc, #200]	; (80019bc <__gedf2+0xe0>)
 80018f4:	030f      	lsls	r7, r1, #12
 80018f6:	004a      	lsls	r2, r1, #1
 80018f8:	4699      	mov	r9, r3
 80018fa:	0043      	lsls	r3, r0, #1
 80018fc:	46a4      	mov	ip, r4
 80018fe:	46b0      	mov	r8, r6
 8001900:	0b3f      	lsrs	r7, r7, #12
 8001902:	0d52      	lsrs	r2, r2, #21
 8001904:	0fc9      	lsrs	r1, r1, #31
 8001906:	0d5b      	lsrs	r3, r3, #21
 8001908:	0fc0      	lsrs	r0, r0, #31
 800190a:	42aa      	cmp	r2, r5
 800190c:	d029      	beq.n	8001962 <__gedf2+0x86>
 800190e:	42ab      	cmp	r3, r5
 8001910:	d018      	beq.n	8001944 <__gedf2+0x68>
 8001912:	2a00      	cmp	r2, #0
 8001914:	d12a      	bne.n	800196c <__gedf2+0x90>
 8001916:	433c      	orrs	r4, r7
 8001918:	46a3      	mov	fp, r4
 800191a:	4265      	negs	r5, r4
 800191c:	4165      	adcs	r5, r4
 800191e:	2b00      	cmp	r3, #0
 8001920:	d102      	bne.n	8001928 <__gedf2+0x4c>
 8001922:	464c      	mov	r4, r9
 8001924:	4326      	orrs	r6, r4
 8001926:	d027      	beq.n	8001978 <__gedf2+0x9c>
 8001928:	2d00      	cmp	r5, #0
 800192a:	d115      	bne.n	8001958 <__gedf2+0x7c>
 800192c:	4281      	cmp	r1, r0
 800192e:	d028      	beq.n	8001982 <__gedf2+0xa6>
 8001930:	2002      	movs	r0, #2
 8001932:	3901      	subs	r1, #1
 8001934:	4008      	ands	r0, r1
 8001936:	3801      	subs	r0, #1
 8001938:	bcf0      	pop	{r4, r5, r6, r7}
 800193a:	46bb      	mov	fp, r7
 800193c:	46b2      	mov	sl, r6
 800193e:	46a9      	mov	r9, r5
 8001940:	46a0      	mov	r8, r4
 8001942:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001944:	464d      	mov	r5, r9
 8001946:	432e      	orrs	r6, r5
 8001948:	d12f      	bne.n	80019aa <__gedf2+0xce>
 800194a:	2a00      	cmp	r2, #0
 800194c:	d1ee      	bne.n	800192c <__gedf2+0x50>
 800194e:	433c      	orrs	r4, r7
 8001950:	4265      	negs	r5, r4
 8001952:	4165      	adcs	r5, r4
 8001954:	2d00      	cmp	r5, #0
 8001956:	d0e9      	beq.n	800192c <__gedf2+0x50>
 8001958:	2800      	cmp	r0, #0
 800195a:	d1ed      	bne.n	8001938 <__gedf2+0x5c>
 800195c:	2001      	movs	r0, #1
 800195e:	4240      	negs	r0, r0
 8001960:	e7ea      	b.n	8001938 <__gedf2+0x5c>
 8001962:	003d      	movs	r5, r7
 8001964:	4325      	orrs	r5, r4
 8001966:	d120      	bne.n	80019aa <__gedf2+0xce>
 8001968:	4293      	cmp	r3, r2
 800196a:	d0eb      	beq.n	8001944 <__gedf2+0x68>
 800196c:	2b00      	cmp	r3, #0
 800196e:	d1dd      	bne.n	800192c <__gedf2+0x50>
 8001970:	464c      	mov	r4, r9
 8001972:	4326      	orrs	r6, r4
 8001974:	d1da      	bne.n	800192c <__gedf2+0x50>
 8001976:	e7db      	b.n	8001930 <__gedf2+0x54>
 8001978:	465b      	mov	r3, fp
 800197a:	2000      	movs	r0, #0
 800197c:	2b00      	cmp	r3, #0
 800197e:	d0db      	beq.n	8001938 <__gedf2+0x5c>
 8001980:	e7d6      	b.n	8001930 <__gedf2+0x54>
 8001982:	429a      	cmp	r2, r3
 8001984:	dc0a      	bgt.n	800199c <__gedf2+0xc0>
 8001986:	dbe7      	blt.n	8001958 <__gedf2+0x7c>
 8001988:	454f      	cmp	r7, r9
 800198a:	d8d1      	bhi.n	8001930 <__gedf2+0x54>
 800198c:	d010      	beq.n	80019b0 <__gedf2+0xd4>
 800198e:	2000      	movs	r0, #0
 8001990:	454f      	cmp	r7, r9
 8001992:	d2d1      	bcs.n	8001938 <__gedf2+0x5c>
 8001994:	2900      	cmp	r1, #0
 8001996:	d0e1      	beq.n	800195c <__gedf2+0x80>
 8001998:	0008      	movs	r0, r1
 800199a:	e7cd      	b.n	8001938 <__gedf2+0x5c>
 800199c:	4243      	negs	r3, r0
 800199e:	4158      	adcs	r0, r3
 80019a0:	2302      	movs	r3, #2
 80019a2:	4240      	negs	r0, r0
 80019a4:	4018      	ands	r0, r3
 80019a6:	3801      	subs	r0, #1
 80019a8:	e7c6      	b.n	8001938 <__gedf2+0x5c>
 80019aa:	2002      	movs	r0, #2
 80019ac:	4240      	negs	r0, r0
 80019ae:	e7c3      	b.n	8001938 <__gedf2+0x5c>
 80019b0:	45c4      	cmp	ip, r8
 80019b2:	d8bd      	bhi.n	8001930 <__gedf2+0x54>
 80019b4:	2000      	movs	r0, #0
 80019b6:	45c4      	cmp	ip, r8
 80019b8:	d2be      	bcs.n	8001938 <__gedf2+0x5c>
 80019ba:	e7eb      	b.n	8001994 <__gedf2+0xb8>
 80019bc:	000007ff 	.word	0x000007ff

080019c0 <__ledf2>:
 80019c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80019c2:	464e      	mov	r6, r9
 80019c4:	4645      	mov	r5, r8
 80019c6:	4657      	mov	r7, sl
 80019c8:	46de      	mov	lr, fp
 80019ca:	0004      	movs	r4, r0
 80019cc:	0018      	movs	r0, r3
 80019ce:	b5e0      	push	{r5, r6, r7, lr}
 80019d0:	0016      	movs	r6, r2
 80019d2:	031b      	lsls	r3, r3, #12
 80019d4:	0b1b      	lsrs	r3, r3, #12
 80019d6:	4d31      	ldr	r5, [pc, #196]	; (8001a9c <__ledf2+0xdc>)
 80019d8:	030f      	lsls	r7, r1, #12
 80019da:	004a      	lsls	r2, r1, #1
 80019dc:	4699      	mov	r9, r3
 80019de:	0043      	lsls	r3, r0, #1
 80019e0:	46a4      	mov	ip, r4
 80019e2:	46b0      	mov	r8, r6
 80019e4:	0b3f      	lsrs	r7, r7, #12
 80019e6:	0d52      	lsrs	r2, r2, #21
 80019e8:	0fc9      	lsrs	r1, r1, #31
 80019ea:	0d5b      	lsrs	r3, r3, #21
 80019ec:	0fc0      	lsrs	r0, r0, #31
 80019ee:	42aa      	cmp	r2, r5
 80019f0:	d011      	beq.n	8001a16 <__ledf2+0x56>
 80019f2:	42ab      	cmp	r3, r5
 80019f4:	d014      	beq.n	8001a20 <__ledf2+0x60>
 80019f6:	2a00      	cmp	r2, #0
 80019f8:	d12f      	bne.n	8001a5a <__ledf2+0x9a>
 80019fa:	433c      	orrs	r4, r7
 80019fc:	46a3      	mov	fp, r4
 80019fe:	4265      	negs	r5, r4
 8001a00:	4165      	adcs	r5, r4
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d114      	bne.n	8001a30 <__ledf2+0x70>
 8001a06:	464c      	mov	r4, r9
 8001a08:	4326      	orrs	r6, r4
 8001a0a:	d111      	bne.n	8001a30 <__ledf2+0x70>
 8001a0c:	465b      	mov	r3, fp
 8001a0e:	2000      	movs	r0, #0
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	d017      	beq.n	8001a44 <__ledf2+0x84>
 8001a14:	e010      	b.n	8001a38 <__ledf2+0x78>
 8001a16:	003d      	movs	r5, r7
 8001a18:	4325      	orrs	r5, r4
 8001a1a:	d112      	bne.n	8001a42 <__ledf2+0x82>
 8001a1c:	4293      	cmp	r3, r2
 8001a1e:	d11c      	bne.n	8001a5a <__ledf2+0x9a>
 8001a20:	464d      	mov	r5, r9
 8001a22:	432e      	orrs	r6, r5
 8001a24:	d10d      	bne.n	8001a42 <__ledf2+0x82>
 8001a26:	2a00      	cmp	r2, #0
 8001a28:	d104      	bne.n	8001a34 <__ledf2+0x74>
 8001a2a:	433c      	orrs	r4, r7
 8001a2c:	4265      	negs	r5, r4
 8001a2e:	4165      	adcs	r5, r4
 8001a30:	2d00      	cmp	r5, #0
 8001a32:	d10d      	bne.n	8001a50 <__ledf2+0x90>
 8001a34:	4281      	cmp	r1, r0
 8001a36:	d016      	beq.n	8001a66 <__ledf2+0xa6>
 8001a38:	2002      	movs	r0, #2
 8001a3a:	3901      	subs	r1, #1
 8001a3c:	4008      	ands	r0, r1
 8001a3e:	3801      	subs	r0, #1
 8001a40:	e000      	b.n	8001a44 <__ledf2+0x84>
 8001a42:	2002      	movs	r0, #2
 8001a44:	bcf0      	pop	{r4, r5, r6, r7}
 8001a46:	46bb      	mov	fp, r7
 8001a48:	46b2      	mov	sl, r6
 8001a4a:	46a9      	mov	r9, r5
 8001a4c:	46a0      	mov	r8, r4
 8001a4e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001a50:	2800      	cmp	r0, #0
 8001a52:	d1f7      	bne.n	8001a44 <__ledf2+0x84>
 8001a54:	2001      	movs	r0, #1
 8001a56:	4240      	negs	r0, r0
 8001a58:	e7f4      	b.n	8001a44 <__ledf2+0x84>
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	d1ea      	bne.n	8001a34 <__ledf2+0x74>
 8001a5e:	464c      	mov	r4, r9
 8001a60:	4326      	orrs	r6, r4
 8001a62:	d1e7      	bne.n	8001a34 <__ledf2+0x74>
 8001a64:	e7e8      	b.n	8001a38 <__ledf2+0x78>
 8001a66:	429a      	cmp	r2, r3
 8001a68:	dd06      	ble.n	8001a78 <__ledf2+0xb8>
 8001a6a:	4243      	negs	r3, r0
 8001a6c:	4158      	adcs	r0, r3
 8001a6e:	2302      	movs	r3, #2
 8001a70:	4240      	negs	r0, r0
 8001a72:	4018      	ands	r0, r3
 8001a74:	3801      	subs	r0, #1
 8001a76:	e7e5      	b.n	8001a44 <__ledf2+0x84>
 8001a78:	429a      	cmp	r2, r3
 8001a7a:	dbe9      	blt.n	8001a50 <__ledf2+0x90>
 8001a7c:	454f      	cmp	r7, r9
 8001a7e:	d8db      	bhi.n	8001a38 <__ledf2+0x78>
 8001a80:	d006      	beq.n	8001a90 <__ledf2+0xd0>
 8001a82:	2000      	movs	r0, #0
 8001a84:	454f      	cmp	r7, r9
 8001a86:	d2dd      	bcs.n	8001a44 <__ledf2+0x84>
 8001a88:	2900      	cmp	r1, #0
 8001a8a:	d0e3      	beq.n	8001a54 <__ledf2+0x94>
 8001a8c:	0008      	movs	r0, r1
 8001a8e:	e7d9      	b.n	8001a44 <__ledf2+0x84>
 8001a90:	45c4      	cmp	ip, r8
 8001a92:	d8d1      	bhi.n	8001a38 <__ledf2+0x78>
 8001a94:	2000      	movs	r0, #0
 8001a96:	45c4      	cmp	ip, r8
 8001a98:	d2d4      	bcs.n	8001a44 <__ledf2+0x84>
 8001a9a:	e7f5      	b.n	8001a88 <__ledf2+0xc8>
 8001a9c:	000007ff 	.word	0x000007ff

08001aa0 <__aeabi_dmul>:
 8001aa0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001aa2:	4657      	mov	r7, sl
 8001aa4:	464e      	mov	r6, r9
 8001aa6:	4645      	mov	r5, r8
 8001aa8:	46de      	mov	lr, fp
 8001aaa:	b5e0      	push	{r5, r6, r7, lr}
 8001aac:	4698      	mov	r8, r3
 8001aae:	030c      	lsls	r4, r1, #12
 8001ab0:	004b      	lsls	r3, r1, #1
 8001ab2:	0006      	movs	r6, r0
 8001ab4:	4692      	mov	sl, r2
 8001ab6:	b087      	sub	sp, #28
 8001ab8:	0b24      	lsrs	r4, r4, #12
 8001aba:	0d5b      	lsrs	r3, r3, #21
 8001abc:	0fcf      	lsrs	r7, r1, #31
 8001abe:	2b00      	cmp	r3, #0
 8001ac0:	d06c      	beq.n	8001b9c <__aeabi_dmul+0xfc>
 8001ac2:	4add      	ldr	r2, [pc, #884]	; (8001e38 <__aeabi_dmul+0x398>)
 8001ac4:	4293      	cmp	r3, r2
 8001ac6:	d100      	bne.n	8001aca <__aeabi_dmul+0x2a>
 8001ac8:	e086      	b.n	8001bd8 <__aeabi_dmul+0x138>
 8001aca:	0f42      	lsrs	r2, r0, #29
 8001acc:	00e4      	lsls	r4, r4, #3
 8001ace:	4314      	orrs	r4, r2
 8001ad0:	2280      	movs	r2, #128	; 0x80
 8001ad2:	0412      	lsls	r2, r2, #16
 8001ad4:	4314      	orrs	r4, r2
 8001ad6:	4ad9      	ldr	r2, [pc, #868]	; (8001e3c <__aeabi_dmul+0x39c>)
 8001ad8:	00c5      	lsls	r5, r0, #3
 8001ada:	4694      	mov	ip, r2
 8001adc:	4463      	add	r3, ip
 8001ade:	9300      	str	r3, [sp, #0]
 8001ae0:	2300      	movs	r3, #0
 8001ae2:	4699      	mov	r9, r3
 8001ae4:	469b      	mov	fp, r3
 8001ae6:	4643      	mov	r3, r8
 8001ae8:	4642      	mov	r2, r8
 8001aea:	031e      	lsls	r6, r3, #12
 8001aec:	0fd2      	lsrs	r2, r2, #31
 8001aee:	005b      	lsls	r3, r3, #1
 8001af0:	4650      	mov	r0, sl
 8001af2:	4690      	mov	r8, r2
 8001af4:	0b36      	lsrs	r6, r6, #12
 8001af6:	0d5b      	lsrs	r3, r3, #21
 8001af8:	d100      	bne.n	8001afc <__aeabi_dmul+0x5c>
 8001afa:	e078      	b.n	8001bee <__aeabi_dmul+0x14e>
 8001afc:	4ace      	ldr	r2, [pc, #824]	; (8001e38 <__aeabi_dmul+0x398>)
 8001afe:	4293      	cmp	r3, r2
 8001b00:	d01d      	beq.n	8001b3e <__aeabi_dmul+0x9e>
 8001b02:	49ce      	ldr	r1, [pc, #824]	; (8001e3c <__aeabi_dmul+0x39c>)
 8001b04:	0f42      	lsrs	r2, r0, #29
 8001b06:	468c      	mov	ip, r1
 8001b08:	9900      	ldr	r1, [sp, #0]
 8001b0a:	4463      	add	r3, ip
 8001b0c:	00f6      	lsls	r6, r6, #3
 8001b0e:	468c      	mov	ip, r1
 8001b10:	4316      	orrs	r6, r2
 8001b12:	2280      	movs	r2, #128	; 0x80
 8001b14:	449c      	add	ip, r3
 8001b16:	0412      	lsls	r2, r2, #16
 8001b18:	4663      	mov	r3, ip
 8001b1a:	4316      	orrs	r6, r2
 8001b1c:	00c2      	lsls	r2, r0, #3
 8001b1e:	2000      	movs	r0, #0
 8001b20:	9300      	str	r3, [sp, #0]
 8001b22:	9900      	ldr	r1, [sp, #0]
 8001b24:	4643      	mov	r3, r8
 8001b26:	3101      	adds	r1, #1
 8001b28:	468c      	mov	ip, r1
 8001b2a:	4649      	mov	r1, r9
 8001b2c:	407b      	eors	r3, r7
 8001b2e:	9301      	str	r3, [sp, #4]
 8001b30:	290f      	cmp	r1, #15
 8001b32:	d900      	bls.n	8001b36 <__aeabi_dmul+0x96>
 8001b34:	e07e      	b.n	8001c34 <__aeabi_dmul+0x194>
 8001b36:	4bc2      	ldr	r3, [pc, #776]	; (8001e40 <__aeabi_dmul+0x3a0>)
 8001b38:	0089      	lsls	r1, r1, #2
 8001b3a:	5859      	ldr	r1, [r3, r1]
 8001b3c:	468f      	mov	pc, r1
 8001b3e:	4652      	mov	r2, sl
 8001b40:	9b00      	ldr	r3, [sp, #0]
 8001b42:	4332      	orrs	r2, r6
 8001b44:	d000      	beq.n	8001b48 <__aeabi_dmul+0xa8>
 8001b46:	e156      	b.n	8001df6 <__aeabi_dmul+0x356>
 8001b48:	49bb      	ldr	r1, [pc, #748]	; (8001e38 <__aeabi_dmul+0x398>)
 8001b4a:	2600      	movs	r6, #0
 8001b4c:	468c      	mov	ip, r1
 8001b4e:	4463      	add	r3, ip
 8001b50:	4649      	mov	r1, r9
 8001b52:	9300      	str	r3, [sp, #0]
 8001b54:	2302      	movs	r3, #2
 8001b56:	4319      	orrs	r1, r3
 8001b58:	4689      	mov	r9, r1
 8001b5a:	2002      	movs	r0, #2
 8001b5c:	e7e1      	b.n	8001b22 <__aeabi_dmul+0x82>
 8001b5e:	4643      	mov	r3, r8
 8001b60:	9301      	str	r3, [sp, #4]
 8001b62:	0034      	movs	r4, r6
 8001b64:	0015      	movs	r5, r2
 8001b66:	4683      	mov	fp, r0
 8001b68:	465b      	mov	r3, fp
 8001b6a:	2b02      	cmp	r3, #2
 8001b6c:	d05e      	beq.n	8001c2c <__aeabi_dmul+0x18c>
 8001b6e:	2b03      	cmp	r3, #3
 8001b70:	d100      	bne.n	8001b74 <__aeabi_dmul+0xd4>
 8001b72:	e1f3      	b.n	8001f5c <__aeabi_dmul+0x4bc>
 8001b74:	2b01      	cmp	r3, #1
 8001b76:	d000      	beq.n	8001b7a <__aeabi_dmul+0xda>
 8001b78:	e118      	b.n	8001dac <__aeabi_dmul+0x30c>
 8001b7a:	2200      	movs	r2, #0
 8001b7c:	2400      	movs	r4, #0
 8001b7e:	2500      	movs	r5, #0
 8001b80:	9b01      	ldr	r3, [sp, #4]
 8001b82:	0512      	lsls	r2, r2, #20
 8001b84:	4322      	orrs	r2, r4
 8001b86:	07db      	lsls	r3, r3, #31
 8001b88:	431a      	orrs	r2, r3
 8001b8a:	0028      	movs	r0, r5
 8001b8c:	0011      	movs	r1, r2
 8001b8e:	b007      	add	sp, #28
 8001b90:	bcf0      	pop	{r4, r5, r6, r7}
 8001b92:	46bb      	mov	fp, r7
 8001b94:	46b2      	mov	sl, r6
 8001b96:	46a9      	mov	r9, r5
 8001b98:	46a0      	mov	r8, r4
 8001b9a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001b9c:	0025      	movs	r5, r4
 8001b9e:	4305      	orrs	r5, r0
 8001ba0:	d100      	bne.n	8001ba4 <__aeabi_dmul+0x104>
 8001ba2:	e141      	b.n	8001e28 <__aeabi_dmul+0x388>
 8001ba4:	2c00      	cmp	r4, #0
 8001ba6:	d100      	bne.n	8001baa <__aeabi_dmul+0x10a>
 8001ba8:	e1ad      	b.n	8001f06 <__aeabi_dmul+0x466>
 8001baa:	0020      	movs	r0, r4
 8001bac:	f000 fe68 	bl	8002880 <__clzsi2>
 8001bb0:	0001      	movs	r1, r0
 8001bb2:	0002      	movs	r2, r0
 8001bb4:	390b      	subs	r1, #11
 8001bb6:	231d      	movs	r3, #29
 8001bb8:	0010      	movs	r0, r2
 8001bba:	1a5b      	subs	r3, r3, r1
 8001bbc:	0031      	movs	r1, r6
 8001bbe:	0035      	movs	r5, r6
 8001bc0:	3808      	subs	r0, #8
 8001bc2:	4084      	lsls	r4, r0
 8001bc4:	40d9      	lsrs	r1, r3
 8001bc6:	4085      	lsls	r5, r0
 8001bc8:	430c      	orrs	r4, r1
 8001bca:	489e      	ldr	r0, [pc, #632]	; (8001e44 <__aeabi_dmul+0x3a4>)
 8001bcc:	1a83      	subs	r3, r0, r2
 8001bce:	9300      	str	r3, [sp, #0]
 8001bd0:	2300      	movs	r3, #0
 8001bd2:	4699      	mov	r9, r3
 8001bd4:	469b      	mov	fp, r3
 8001bd6:	e786      	b.n	8001ae6 <__aeabi_dmul+0x46>
 8001bd8:	0005      	movs	r5, r0
 8001bda:	4325      	orrs	r5, r4
 8001bdc:	d000      	beq.n	8001be0 <__aeabi_dmul+0x140>
 8001bde:	e11c      	b.n	8001e1a <__aeabi_dmul+0x37a>
 8001be0:	2208      	movs	r2, #8
 8001be2:	9300      	str	r3, [sp, #0]
 8001be4:	2302      	movs	r3, #2
 8001be6:	2400      	movs	r4, #0
 8001be8:	4691      	mov	r9, r2
 8001bea:	469b      	mov	fp, r3
 8001bec:	e77b      	b.n	8001ae6 <__aeabi_dmul+0x46>
 8001bee:	4652      	mov	r2, sl
 8001bf0:	4332      	orrs	r2, r6
 8001bf2:	d100      	bne.n	8001bf6 <__aeabi_dmul+0x156>
 8001bf4:	e10a      	b.n	8001e0c <__aeabi_dmul+0x36c>
 8001bf6:	2e00      	cmp	r6, #0
 8001bf8:	d100      	bne.n	8001bfc <__aeabi_dmul+0x15c>
 8001bfa:	e176      	b.n	8001eea <__aeabi_dmul+0x44a>
 8001bfc:	0030      	movs	r0, r6
 8001bfe:	f000 fe3f 	bl	8002880 <__clzsi2>
 8001c02:	0002      	movs	r2, r0
 8001c04:	3a0b      	subs	r2, #11
 8001c06:	231d      	movs	r3, #29
 8001c08:	0001      	movs	r1, r0
 8001c0a:	1a9b      	subs	r3, r3, r2
 8001c0c:	4652      	mov	r2, sl
 8001c0e:	3908      	subs	r1, #8
 8001c10:	40da      	lsrs	r2, r3
 8001c12:	408e      	lsls	r6, r1
 8001c14:	4316      	orrs	r6, r2
 8001c16:	4652      	mov	r2, sl
 8001c18:	408a      	lsls	r2, r1
 8001c1a:	9b00      	ldr	r3, [sp, #0]
 8001c1c:	4989      	ldr	r1, [pc, #548]	; (8001e44 <__aeabi_dmul+0x3a4>)
 8001c1e:	1a18      	subs	r0, r3, r0
 8001c20:	0003      	movs	r3, r0
 8001c22:	468c      	mov	ip, r1
 8001c24:	4463      	add	r3, ip
 8001c26:	2000      	movs	r0, #0
 8001c28:	9300      	str	r3, [sp, #0]
 8001c2a:	e77a      	b.n	8001b22 <__aeabi_dmul+0x82>
 8001c2c:	2400      	movs	r4, #0
 8001c2e:	2500      	movs	r5, #0
 8001c30:	4a81      	ldr	r2, [pc, #516]	; (8001e38 <__aeabi_dmul+0x398>)
 8001c32:	e7a5      	b.n	8001b80 <__aeabi_dmul+0xe0>
 8001c34:	0c2f      	lsrs	r7, r5, #16
 8001c36:	042d      	lsls	r5, r5, #16
 8001c38:	0c2d      	lsrs	r5, r5, #16
 8001c3a:	002b      	movs	r3, r5
 8001c3c:	0c11      	lsrs	r1, r2, #16
 8001c3e:	0412      	lsls	r2, r2, #16
 8001c40:	0c12      	lsrs	r2, r2, #16
 8001c42:	4353      	muls	r3, r2
 8001c44:	4698      	mov	r8, r3
 8001c46:	0013      	movs	r3, r2
 8001c48:	0028      	movs	r0, r5
 8001c4a:	437b      	muls	r3, r7
 8001c4c:	4699      	mov	r9, r3
 8001c4e:	4348      	muls	r0, r1
 8001c50:	4448      	add	r0, r9
 8001c52:	4683      	mov	fp, r0
 8001c54:	4640      	mov	r0, r8
 8001c56:	000b      	movs	r3, r1
 8001c58:	0c00      	lsrs	r0, r0, #16
 8001c5a:	4682      	mov	sl, r0
 8001c5c:	4658      	mov	r0, fp
 8001c5e:	437b      	muls	r3, r7
 8001c60:	4450      	add	r0, sl
 8001c62:	9302      	str	r3, [sp, #8]
 8001c64:	4581      	cmp	r9, r0
 8001c66:	d906      	bls.n	8001c76 <__aeabi_dmul+0x1d6>
 8001c68:	469a      	mov	sl, r3
 8001c6a:	2380      	movs	r3, #128	; 0x80
 8001c6c:	025b      	lsls	r3, r3, #9
 8001c6e:	4699      	mov	r9, r3
 8001c70:	44ca      	add	sl, r9
 8001c72:	4653      	mov	r3, sl
 8001c74:	9302      	str	r3, [sp, #8]
 8001c76:	0c03      	lsrs	r3, r0, #16
 8001c78:	469b      	mov	fp, r3
 8001c7a:	4643      	mov	r3, r8
 8001c7c:	041b      	lsls	r3, r3, #16
 8001c7e:	0400      	lsls	r0, r0, #16
 8001c80:	0c1b      	lsrs	r3, r3, #16
 8001c82:	4698      	mov	r8, r3
 8001c84:	0003      	movs	r3, r0
 8001c86:	4443      	add	r3, r8
 8001c88:	9304      	str	r3, [sp, #16]
 8001c8a:	0c33      	lsrs	r3, r6, #16
 8001c8c:	4699      	mov	r9, r3
 8001c8e:	002b      	movs	r3, r5
 8001c90:	0436      	lsls	r6, r6, #16
 8001c92:	0c36      	lsrs	r6, r6, #16
 8001c94:	4373      	muls	r3, r6
 8001c96:	4698      	mov	r8, r3
 8001c98:	0033      	movs	r3, r6
 8001c9a:	437b      	muls	r3, r7
 8001c9c:	469a      	mov	sl, r3
 8001c9e:	464b      	mov	r3, r9
 8001ca0:	435d      	muls	r5, r3
 8001ca2:	435f      	muls	r7, r3
 8001ca4:	4643      	mov	r3, r8
 8001ca6:	4455      	add	r5, sl
 8001ca8:	0c18      	lsrs	r0, r3, #16
 8001caa:	1940      	adds	r0, r0, r5
 8001cac:	4582      	cmp	sl, r0
 8001cae:	d903      	bls.n	8001cb8 <__aeabi_dmul+0x218>
 8001cb0:	2380      	movs	r3, #128	; 0x80
 8001cb2:	025b      	lsls	r3, r3, #9
 8001cb4:	469a      	mov	sl, r3
 8001cb6:	4457      	add	r7, sl
 8001cb8:	0c05      	lsrs	r5, r0, #16
 8001cba:	19eb      	adds	r3, r5, r7
 8001cbc:	9305      	str	r3, [sp, #20]
 8001cbe:	4643      	mov	r3, r8
 8001cc0:	041d      	lsls	r5, r3, #16
 8001cc2:	0c2d      	lsrs	r5, r5, #16
 8001cc4:	0400      	lsls	r0, r0, #16
 8001cc6:	1940      	adds	r0, r0, r5
 8001cc8:	0c25      	lsrs	r5, r4, #16
 8001cca:	0424      	lsls	r4, r4, #16
 8001ccc:	0c24      	lsrs	r4, r4, #16
 8001cce:	0027      	movs	r7, r4
 8001cd0:	4357      	muls	r7, r2
 8001cd2:	436a      	muls	r2, r5
 8001cd4:	4690      	mov	r8, r2
 8001cd6:	002a      	movs	r2, r5
 8001cd8:	0c3b      	lsrs	r3, r7, #16
 8001cda:	469a      	mov	sl, r3
 8001cdc:	434a      	muls	r2, r1
 8001cde:	4361      	muls	r1, r4
 8001ce0:	4441      	add	r1, r8
 8001ce2:	4451      	add	r1, sl
 8001ce4:	4483      	add	fp, r0
 8001ce6:	4588      	cmp	r8, r1
 8001ce8:	d903      	bls.n	8001cf2 <__aeabi_dmul+0x252>
 8001cea:	2380      	movs	r3, #128	; 0x80
 8001cec:	025b      	lsls	r3, r3, #9
 8001cee:	4698      	mov	r8, r3
 8001cf0:	4442      	add	r2, r8
 8001cf2:	043f      	lsls	r7, r7, #16
 8001cf4:	0c0b      	lsrs	r3, r1, #16
 8001cf6:	0c3f      	lsrs	r7, r7, #16
 8001cf8:	0409      	lsls	r1, r1, #16
 8001cfa:	19c9      	adds	r1, r1, r7
 8001cfc:	0027      	movs	r7, r4
 8001cfe:	4698      	mov	r8, r3
 8001d00:	464b      	mov	r3, r9
 8001d02:	4377      	muls	r7, r6
 8001d04:	435c      	muls	r4, r3
 8001d06:	436e      	muls	r6, r5
 8001d08:	435d      	muls	r5, r3
 8001d0a:	0c3b      	lsrs	r3, r7, #16
 8001d0c:	4699      	mov	r9, r3
 8001d0e:	19a4      	adds	r4, r4, r6
 8001d10:	444c      	add	r4, r9
 8001d12:	4442      	add	r2, r8
 8001d14:	9503      	str	r5, [sp, #12]
 8001d16:	42a6      	cmp	r6, r4
 8001d18:	d904      	bls.n	8001d24 <__aeabi_dmul+0x284>
 8001d1a:	2380      	movs	r3, #128	; 0x80
 8001d1c:	025b      	lsls	r3, r3, #9
 8001d1e:	4698      	mov	r8, r3
 8001d20:	4445      	add	r5, r8
 8001d22:	9503      	str	r5, [sp, #12]
 8001d24:	9b02      	ldr	r3, [sp, #8]
 8001d26:	043f      	lsls	r7, r7, #16
 8001d28:	445b      	add	r3, fp
 8001d2a:	001e      	movs	r6, r3
 8001d2c:	4283      	cmp	r3, r0
 8001d2e:	4180      	sbcs	r0, r0
 8001d30:	0423      	lsls	r3, r4, #16
 8001d32:	4698      	mov	r8, r3
 8001d34:	9b05      	ldr	r3, [sp, #20]
 8001d36:	0c3f      	lsrs	r7, r7, #16
 8001d38:	4447      	add	r7, r8
 8001d3a:	4698      	mov	r8, r3
 8001d3c:	1876      	adds	r6, r6, r1
 8001d3e:	428e      	cmp	r6, r1
 8001d40:	4189      	sbcs	r1, r1
 8001d42:	4447      	add	r7, r8
 8001d44:	4240      	negs	r0, r0
 8001d46:	183d      	adds	r5, r7, r0
 8001d48:	46a8      	mov	r8, r5
 8001d4a:	4693      	mov	fp, r2
 8001d4c:	4249      	negs	r1, r1
 8001d4e:	468a      	mov	sl, r1
 8001d50:	44c3      	add	fp, r8
 8001d52:	429f      	cmp	r7, r3
 8001d54:	41bf      	sbcs	r7, r7
 8001d56:	4580      	cmp	r8, r0
 8001d58:	4180      	sbcs	r0, r0
 8001d5a:	9b03      	ldr	r3, [sp, #12]
 8001d5c:	44da      	add	sl, fp
 8001d5e:	4698      	mov	r8, r3
 8001d60:	4653      	mov	r3, sl
 8001d62:	4240      	negs	r0, r0
 8001d64:	427f      	negs	r7, r7
 8001d66:	4307      	orrs	r7, r0
 8001d68:	0c24      	lsrs	r4, r4, #16
 8001d6a:	4593      	cmp	fp, r2
 8001d6c:	4192      	sbcs	r2, r2
 8001d6e:	458a      	cmp	sl, r1
 8001d70:	4189      	sbcs	r1, r1
 8001d72:	193f      	adds	r7, r7, r4
 8001d74:	0ddc      	lsrs	r4, r3, #23
 8001d76:	9b04      	ldr	r3, [sp, #16]
 8001d78:	0275      	lsls	r5, r6, #9
 8001d7a:	431d      	orrs	r5, r3
 8001d7c:	1e68      	subs	r0, r5, #1
 8001d7e:	4185      	sbcs	r5, r0
 8001d80:	4653      	mov	r3, sl
 8001d82:	4252      	negs	r2, r2
 8001d84:	4249      	negs	r1, r1
 8001d86:	430a      	orrs	r2, r1
 8001d88:	18bf      	adds	r7, r7, r2
 8001d8a:	4447      	add	r7, r8
 8001d8c:	0df6      	lsrs	r6, r6, #23
 8001d8e:	027f      	lsls	r7, r7, #9
 8001d90:	4335      	orrs	r5, r6
 8001d92:	025a      	lsls	r2, r3, #9
 8001d94:	433c      	orrs	r4, r7
 8001d96:	4315      	orrs	r5, r2
 8001d98:	01fb      	lsls	r3, r7, #7
 8001d9a:	d400      	bmi.n	8001d9e <__aeabi_dmul+0x2fe>
 8001d9c:	e0c1      	b.n	8001f22 <__aeabi_dmul+0x482>
 8001d9e:	2101      	movs	r1, #1
 8001da0:	086a      	lsrs	r2, r5, #1
 8001da2:	400d      	ands	r5, r1
 8001da4:	4315      	orrs	r5, r2
 8001da6:	07e2      	lsls	r2, r4, #31
 8001da8:	4315      	orrs	r5, r2
 8001daa:	0864      	lsrs	r4, r4, #1
 8001dac:	4926      	ldr	r1, [pc, #152]	; (8001e48 <__aeabi_dmul+0x3a8>)
 8001dae:	4461      	add	r1, ip
 8001db0:	2900      	cmp	r1, #0
 8001db2:	dd56      	ble.n	8001e62 <__aeabi_dmul+0x3c2>
 8001db4:	076b      	lsls	r3, r5, #29
 8001db6:	d009      	beq.n	8001dcc <__aeabi_dmul+0x32c>
 8001db8:	220f      	movs	r2, #15
 8001dba:	402a      	ands	r2, r5
 8001dbc:	2a04      	cmp	r2, #4
 8001dbe:	d005      	beq.n	8001dcc <__aeabi_dmul+0x32c>
 8001dc0:	1d2a      	adds	r2, r5, #4
 8001dc2:	42aa      	cmp	r2, r5
 8001dc4:	41ad      	sbcs	r5, r5
 8001dc6:	426d      	negs	r5, r5
 8001dc8:	1964      	adds	r4, r4, r5
 8001dca:	0015      	movs	r5, r2
 8001dcc:	01e3      	lsls	r3, r4, #7
 8001dce:	d504      	bpl.n	8001dda <__aeabi_dmul+0x33a>
 8001dd0:	2180      	movs	r1, #128	; 0x80
 8001dd2:	4a1e      	ldr	r2, [pc, #120]	; (8001e4c <__aeabi_dmul+0x3ac>)
 8001dd4:	00c9      	lsls	r1, r1, #3
 8001dd6:	4014      	ands	r4, r2
 8001dd8:	4461      	add	r1, ip
 8001dda:	4a1d      	ldr	r2, [pc, #116]	; (8001e50 <__aeabi_dmul+0x3b0>)
 8001ddc:	4291      	cmp	r1, r2
 8001dde:	dd00      	ble.n	8001de2 <__aeabi_dmul+0x342>
 8001de0:	e724      	b.n	8001c2c <__aeabi_dmul+0x18c>
 8001de2:	0762      	lsls	r2, r4, #29
 8001de4:	08ed      	lsrs	r5, r5, #3
 8001de6:	0264      	lsls	r4, r4, #9
 8001de8:	0549      	lsls	r1, r1, #21
 8001dea:	4315      	orrs	r5, r2
 8001dec:	0b24      	lsrs	r4, r4, #12
 8001dee:	0d4a      	lsrs	r2, r1, #21
 8001df0:	e6c6      	b.n	8001b80 <__aeabi_dmul+0xe0>
 8001df2:	9701      	str	r7, [sp, #4]
 8001df4:	e6b8      	b.n	8001b68 <__aeabi_dmul+0xc8>
 8001df6:	4a10      	ldr	r2, [pc, #64]	; (8001e38 <__aeabi_dmul+0x398>)
 8001df8:	2003      	movs	r0, #3
 8001dfa:	4694      	mov	ip, r2
 8001dfc:	4463      	add	r3, ip
 8001dfe:	464a      	mov	r2, r9
 8001e00:	9300      	str	r3, [sp, #0]
 8001e02:	2303      	movs	r3, #3
 8001e04:	431a      	orrs	r2, r3
 8001e06:	4691      	mov	r9, r2
 8001e08:	4652      	mov	r2, sl
 8001e0a:	e68a      	b.n	8001b22 <__aeabi_dmul+0x82>
 8001e0c:	4649      	mov	r1, r9
 8001e0e:	2301      	movs	r3, #1
 8001e10:	4319      	orrs	r1, r3
 8001e12:	4689      	mov	r9, r1
 8001e14:	2600      	movs	r6, #0
 8001e16:	2001      	movs	r0, #1
 8001e18:	e683      	b.n	8001b22 <__aeabi_dmul+0x82>
 8001e1a:	220c      	movs	r2, #12
 8001e1c:	9300      	str	r3, [sp, #0]
 8001e1e:	2303      	movs	r3, #3
 8001e20:	0005      	movs	r5, r0
 8001e22:	4691      	mov	r9, r2
 8001e24:	469b      	mov	fp, r3
 8001e26:	e65e      	b.n	8001ae6 <__aeabi_dmul+0x46>
 8001e28:	2304      	movs	r3, #4
 8001e2a:	4699      	mov	r9, r3
 8001e2c:	2300      	movs	r3, #0
 8001e2e:	9300      	str	r3, [sp, #0]
 8001e30:	3301      	adds	r3, #1
 8001e32:	2400      	movs	r4, #0
 8001e34:	469b      	mov	fp, r3
 8001e36:	e656      	b.n	8001ae6 <__aeabi_dmul+0x46>
 8001e38:	000007ff 	.word	0x000007ff
 8001e3c:	fffffc01 	.word	0xfffffc01
 8001e40:	08008b20 	.word	0x08008b20
 8001e44:	fffffc0d 	.word	0xfffffc0d
 8001e48:	000003ff 	.word	0x000003ff
 8001e4c:	feffffff 	.word	0xfeffffff
 8001e50:	000007fe 	.word	0x000007fe
 8001e54:	2300      	movs	r3, #0
 8001e56:	2480      	movs	r4, #128	; 0x80
 8001e58:	2500      	movs	r5, #0
 8001e5a:	4a44      	ldr	r2, [pc, #272]	; (8001f6c <__aeabi_dmul+0x4cc>)
 8001e5c:	9301      	str	r3, [sp, #4]
 8001e5e:	0324      	lsls	r4, r4, #12
 8001e60:	e68e      	b.n	8001b80 <__aeabi_dmul+0xe0>
 8001e62:	2001      	movs	r0, #1
 8001e64:	1a40      	subs	r0, r0, r1
 8001e66:	2838      	cmp	r0, #56	; 0x38
 8001e68:	dd00      	ble.n	8001e6c <__aeabi_dmul+0x3cc>
 8001e6a:	e686      	b.n	8001b7a <__aeabi_dmul+0xda>
 8001e6c:	281f      	cmp	r0, #31
 8001e6e:	dd5b      	ble.n	8001f28 <__aeabi_dmul+0x488>
 8001e70:	221f      	movs	r2, #31
 8001e72:	0023      	movs	r3, r4
 8001e74:	4252      	negs	r2, r2
 8001e76:	1a51      	subs	r1, r2, r1
 8001e78:	40cb      	lsrs	r3, r1
 8001e7a:	0019      	movs	r1, r3
 8001e7c:	2820      	cmp	r0, #32
 8001e7e:	d003      	beq.n	8001e88 <__aeabi_dmul+0x3e8>
 8001e80:	4a3b      	ldr	r2, [pc, #236]	; (8001f70 <__aeabi_dmul+0x4d0>)
 8001e82:	4462      	add	r2, ip
 8001e84:	4094      	lsls	r4, r2
 8001e86:	4325      	orrs	r5, r4
 8001e88:	1e6a      	subs	r2, r5, #1
 8001e8a:	4195      	sbcs	r5, r2
 8001e8c:	002a      	movs	r2, r5
 8001e8e:	430a      	orrs	r2, r1
 8001e90:	2107      	movs	r1, #7
 8001e92:	000d      	movs	r5, r1
 8001e94:	2400      	movs	r4, #0
 8001e96:	4015      	ands	r5, r2
 8001e98:	4211      	tst	r1, r2
 8001e9a:	d05b      	beq.n	8001f54 <__aeabi_dmul+0x4b4>
 8001e9c:	210f      	movs	r1, #15
 8001e9e:	2400      	movs	r4, #0
 8001ea0:	4011      	ands	r1, r2
 8001ea2:	2904      	cmp	r1, #4
 8001ea4:	d053      	beq.n	8001f4e <__aeabi_dmul+0x4ae>
 8001ea6:	1d11      	adds	r1, r2, #4
 8001ea8:	4291      	cmp	r1, r2
 8001eaa:	4192      	sbcs	r2, r2
 8001eac:	4252      	negs	r2, r2
 8001eae:	18a4      	adds	r4, r4, r2
 8001eb0:	000a      	movs	r2, r1
 8001eb2:	0223      	lsls	r3, r4, #8
 8001eb4:	d54b      	bpl.n	8001f4e <__aeabi_dmul+0x4ae>
 8001eb6:	2201      	movs	r2, #1
 8001eb8:	2400      	movs	r4, #0
 8001eba:	2500      	movs	r5, #0
 8001ebc:	e660      	b.n	8001b80 <__aeabi_dmul+0xe0>
 8001ebe:	2380      	movs	r3, #128	; 0x80
 8001ec0:	031b      	lsls	r3, r3, #12
 8001ec2:	421c      	tst	r4, r3
 8001ec4:	d009      	beq.n	8001eda <__aeabi_dmul+0x43a>
 8001ec6:	421e      	tst	r6, r3
 8001ec8:	d107      	bne.n	8001eda <__aeabi_dmul+0x43a>
 8001eca:	4333      	orrs	r3, r6
 8001ecc:	031c      	lsls	r4, r3, #12
 8001ece:	4643      	mov	r3, r8
 8001ed0:	0015      	movs	r5, r2
 8001ed2:	0b24      	lsrs	r4, r4, #12
 8001ed4:	4a25      	ldr	r2, [pc, #148]	; (8001f6c <__aeabi_dmul+0x4cc>)
 8001ed6:	9301      	str	r3, [sp, #4]
 8001ed8:	e652      	b.n	8001b80 <__aeabi_dmul+0xe0>
 8001eda:	2280      	movs	r2, #128	; 0x80
 8001edc:	0312      	lsls	r2, r2, #12
 8001ede:	4314      	orrs	r4, r2
 8001ee0:	0324      	lsls	r4, r4, #12
 8001ee2:	4a22      	ldr	r2, [pc, #136]	; (8001f6c <__aeabi_dmul+0x4cc>)
 8001ee4:	0b24      	lsrs	r4, r4, #12
 8001ee6:	9701      	str	r7, [sp, #4]
 8001ee8:	e64a      	b.n	8001b80 <__aeabi_dmul+0xe0>
 8001eea:	f000 fcc9 	bl	8002880 <__clzsi2>
 8001eee:	0003      	movs	r3, r0
 8001ef0:	001a      	movs	r2, r3
 8001ef2:	3215      	adds	r2, #21
 8001ef4:	3020      	adds	r0, #32
 8001ef6:	2a1c      	cmp	r2, #28
 8001ef8:	dc00      	bgt.n	8001efc <__aeabi_dmul+0x45c>
 8001efa:	e684      	b.n	8001c06 <__aeabi_dmul+0x166>
 8001efc:	4656      	mov	r6, sl
 8001efe:	3b08      	subs	r3, #8
 8001f00:	2200      	movs	r2, #0
 8001f02:	409e      	lsls	r6, r3
 8001f04:	e689      	b.n	8001c1a <__aeabi_dmul+0x17a>
 8001f06:	f000 fcbb 	bl	8002880 <__clzsi2>
 8001f0a:	0001      	movs	r1, r0
 8001f0c:	0002      	movs	r2, r0
 8001f0e:	3115      	adds	r1, #21
 8001f10:	3220      	adds	r2, #32
 8001f12:	291c      	cmp	r1, #28
 8001f14:	dc00      	bgt.n	8001f18 <__aeabi_dmul+0x478>
 8001f16:	e64e      	b.n	8001bb6 <__aeabi_dmul+0x116>
 8001f18:	0034      	movs	r4, r6
 8001f1a:	3808      	subs	r0, #8
 8001f1c:	2500      	movs	r5, #0
 8001f1e:	4084      	lsls	r4, r0
 8001f20:	e653      	b.n	8001bca <__aeabi_dmul+0x12a>
 8001f22:	9b00      	ldr	r3, [sp, #0]
 8001f24:	469c      	mov	ip, r3
 8001f26:	e741      	b.n	8001dac <__aeabi_dmul+0x30c>
 8001f28:	4912      	ldr	r1, [pc, #72]	; (8001f74 <__aeabi_dmul+0x4d4>)
 8001f2a:	0022      	movs	r2, r4
 8001f2c:	4461      	add	r1, ip
 8001f2e:	002e      	movs	r6, r5
 8001f30:	408d      	lsls	r5, r1
 8001f32:	408a      	lsls	r2, r1
 8001f34:	40c6      	lsrs	r6, r0
 8001f36:	1e69      	subs	r1, r5, #1
 8001f38:	418d      	sbcs	r5, r1
 8001f3a:	4332      	orrs	r2, r6
 8001f3c:	432a      	orrs	r2, r5
 8001f3e:	40c4      	lsrs	r4, r0
 8001f40:	0753      	lsls	r3, r2, #29
 8001f42:	d0b6      	beq.n	8001eb2 <__aeabi_dmul+0x412>
 8001f44:	210f      	movs	r1, #15
 8001f46:	4011      	ands	r1, r2
 8001f48:	2904      	cmp	r1, #4
 8001f4a:	d1ac      	bne.n	8001ea6 <__aeabi_dmul+0x406>
 8001f4c:	e7b1      	b.n	8001eb2 <__aeabi_dmul+0x412>
 8001f4e:	0765      	lsls	r5, r4, #29
 8001f50:	0264      	lsls	r4, r4, #9
 8001f52:	0b24      	lsrs	r4, r4, #12
 8001f54:	08d2      	lsrs	r2, r2, #3
 8001f56:	4315      	orrs	r5, r2
 8001f58:	2200      	movs	r2, #0
 8001f5a:	e611      	b.n	8001b80 <__aeabi_dmul+0xe0>
 8001f5c:	2280      	movs	r2, #128	; 0x80
 8001f5e:	0312      	lsls	r2, r2, #12
 8001f60:	4314      	orrs	r4, r2
 8001f62:	0324      	lsls	r4, r4, #12
 8001f64:	4a01      	ldr	r2, [pc, #4]	; (8001f6c <__aeabi_dmul+0x4cc>)
 8001f66:	0b24      	lsrs	r4, r4, #12
 8001f68:	e60a      	b.n	8001b80 <__aeabi_dmul+0xe0>
 8001f6a:	46c0      	nop			; (mov r8, r8)
 8001f6c:	000007ff 	.word	0x000007ff
 8001f70:	0000043e 	.word	0x0000043e
 8001f74:	0000041e 	.word	0x0000041e

08001f78 <__aeabi_dsub>:
 8001f78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001f7a:	4657      	mov	r7, sl
 8001f7c:	464e      	mov	r6, r9
 8001f7e:	4645      	mov	r5, r8
 8001f80:	46de      	mov	lr, fp
 8001f82:	0004      	movs	r4, r0
 8001f84:	b5e0      	push	{r5, r6, r7, lr}
 8001f86:	001f      	movs	r7, r3
 8001f88:	0010      	movs	r0, r2
 8001f8a:	030b      	lsls	r3, r1, #12
 8001f8c:	0f62      	lsrs	r2, r4, #29
 8001f8e:	004e      	lsls	r6, r1, #1
 8001f90:	0fcd      	lsrs	r5, r1, #31
 8001f92:	0a5b      	lsrs	r3, r3, #9
 8001f94:	0339      	lsls	r1, r7, #12
 8001f96:	4313      	orrs	r3, r2
 8001f98:	0a49      	lsrs	r1, r1, #9
 8001f9a:	00e2      	lsls	r2, r4, #3
 8001f9c:	0f44      	lsrs	r4, r0, #29
 8001f9e:	4321      	orrs	r1, r4
 8001fa0:	4cc2      	ldr	r4, [pc, #776]	; (80022ac <__aeabi_dsub+0x334>)
 8001fa2:	4691      	mov	r9, r2
 8001fa4:	4692      	mov	sl, r2
 8001fa6:	00c0      	lsls	r0, r0, #3
 8001fa8:	007a      	lsls	r2, r7, #1
 8001faa:	4680      	mov	r8, r0
 8001fac:	0d76      	lsrs	r6, r6, #21
 8001fae:	0d52      	lsrs	r2, r2, #21
 8001fb0:	0fff      	lsrs	r7, r7, #31
 8001fb2:	42a2      	cmp	r2, r4
 8001fb4:	d100      	bne.n	8001fb8 <__aeabi_dsub+0x40>
 8001fb6:	e0b4      	b.n	8002122 <__aeabi_dsub+0x1aa>
 8001fb8:	2401      	movs	r4, #1
 8001fba:	4067      	eors	r7, r4
 8001fbc:	46bb      	mov	fp, r7
 8001fbe:	42bd      	cmp	r5, r7
 8001fc0:	d100      	bne.n	8001fc4 <__aeabi_dsub+0x4c>
 8001fc2:	e088      	b.n	80020d6 <__aeabi_dsub+0x15e>
 8001fc4:	1ab4      	subs	r4, r6, r2
 8001fc6:	46a4      	mov	ip, r4
 8001fc8:	2c00      	cmp	r4, #0
 8001fca:	dc00      	bgt.n	8001fce <__aeabi_dsub+0x56>
 8001fcc:	e0b2      	b.n	8002134 <__aeabi_dsub+0x1bc>
 8001fce:	2a00      	cmp	r2, #0
 8001fd0:	d100      	bne.n	8001fd4 <__aeabi_dsub+0x5c>
 8001fd2:	e0c5      	b.n	8002160 <__aeabi_dsub+0x1e8>
 8001fd4:	4ab5      	ldr	r2, [pc, #724]	; (80022ac <__aeabi_dsub+0x334>)
 8001fd6:	4296      	cmp	r6, r2
 8001fd8:	d100      	bne.n	8001fdc <__aeabi_dsub+0x64>
 8001fda:	e28b      	b.n	80024f4 <__aeabi_dsub+0x57c>
 8001fdc:	2280      	movs	r2, #128	; 0x80
 8001fde:	0412      	lsls	r2, r2, #16
 8001fe0:	4311      	orrs	r1, r2
 8001fe2:	4662      	mov	r2, ip
 8001fe4:	2a38      	cmp	r2, #56	; 0x38
 8001fe6:	dd00      	ble.n	8001fea <__aeabi_dsub+0x72>
 8001fe8:	e1a1      	b.n	800232e <__aeabi_dsub+0x3b6>
 8001fea:	2a1f      	cmp	r2, #31
 8001fec:	dd00      	ble.n	8001ff0 <__aeabi_dsub+0x78>
 8001fee:	e216      	b.n	800241e <__aeabi_dsub+0x4a6>
 8001ff0:	2720      	movs	r7, #32
 8001ff2:	000c      	movs	r4, r1
 8001ff4:	1abf      	subs	r7, r7, r2
 8001ff6:	40bc      	lsls	r4, r7
 8001ff8:	0002      	movs	r2, r0
 8001ffa:	46a0      	mov	r8, r4
 8001ffc:	4664      	mov	r4, ip
 8001ffe:	40b8      	lsls	r0, r7
 8002000:	40e2      	lsrs	r2, r4
 8002002:	4644      	mov	r4, r8
 8002004:	4314      	orrs	r4, r2
 8002006:	0002      	movs	r2, r0
 8002008:	1e50      	subs	r0, r2, #1
 800200a:	4182      	sbcs	r2, r0
 800200c:	4660      	mov	r0, ip
 800200e:	40c1      	lsrs	r1, r0
 8002010:	4322      	orrs	r2, r4
 8002012:	1a5b      	subs	r3, r3, r1
 8002014:	4649      	mov	r1, r9
 8002016:	1a8c      	subs	r4, r1, r2
 8002018:	45a1      	cmp	r9, r4
 800201a:	4192      	sbcs	r2, r2
 800201c:	4252      	negs	r2, r2
 800201e:	1a9b      	subs	r3, r3, r2
 8002020:	4698      	mov	r8, r3
 8002022:	4643      	mov	r3, r8
 8002024:	021b      	lsls	r3, r3, #8
 8002026:	d400      	bmi.n	800202a <__aeabi_dsub+0xb2>
 8002028:	e117      	b.n	800225a <__aeabi_dsub+0x2e2>
 800202a:	4643      	mov	r3, r8
 800202c:	025b      	lsls	r3, r3, #9
 800202e:	0a5b      	lsrs	r3, r3, #9
 8002030:	4698      	mov	r8, r3
 8002032:	4643      	mov	r3, r8
 8002034:	2b00      	cmp	r3, #0
 8002036:	d100      	bne.n	800203a <__aeabi_dsub+0xc2>
 8002038:	e16c      	b.n	8002314 <__aeabi_dsub+0x39c>
 800203a:	4640      	mov	r0, r8
 800203c:	f000 fc20 	bl	8002880 <__clzsi2>
 8002040:	0002      	movs	r2, r0
 8002042:	3a08      	subs	r2, #8
 8002044:	2120      	movs	r1, #32
 8002046:	0020      	movs	r0, r4
 8002048:	4643      	mov	r3, r8
 800204a:	1a89      	subs	r1, r1, r2
 800204c:	4093      	lsls	r3, r2
 800204e:	40c8      	lsrs	r0, r1
 8002050:	4094      	lsls	r4, r2
 8002052:	4303      	orrs	r3, r0
 8002054:	4296      	cmp	r6, r2
 8002056:	dd00      	ble.n	800205a <__aeabi_dsub+0xe2>
 8002058:	e157      	b.n	800230a <__aeabi_dsub+0x392>
 800205a:	1b96      	subs	r6, r2, r6
 800205c:	1c71      	adds	r1, r6, #1
 800205e:	291f      	cmp	r1, #31
 8002060:	dd00      	ble.n	8002064 <__aeabi_dsub+0xec>
 8002062:	e1cb      	b.n	80023fc <__aeabi_dsub+0x484>
 8002064:	2220      	movs	r2, #32
 8002066:	0018      	movs	r0, r3
 8002068:	0026      	movs	r6, r4
 800206a:	1a52      	subs	r2, r2, r1
 800206c:	4094      	lsls	r4, r2
 800206e:	4090      	lsls	r0, r2
 8002070:	40ce      	lsrs	r6, r1
 8002072:	40cb      	lsrs	r3, r1
 8002074:	1e62      	subs	r2, r4, #1
 8002076:	4194      	sbcs	r4, r2
 8002078:	4330      	orrs	r0, r6
 800207a:	4698      	mov	r8, r3
 800207c:	2600      	movs	r6, #0
 800207e:	4304      	orrs	r4, r0
 8002080:	0763      	lsls	r3, r4, #29
 8002082:	d009      	beq.n	8002098 <__aeabi_dsub+0x120>
 8002084:	230f      	movs	r3, #15
 8002086:	4023      	ands	r3, r4
 8002088:	2b04      	cmp	r3, #4
 800208a:	d005      	beq.n	8002098 <__aeabi_dsub+0x120>
 800208c:	1d23      	adds	r3, r4, #4
 800208e:	42a3      	cmp	r3, r4
 8002090:	41a4      	sbcs	r4, r4
 8002092:	4264      	negs	r4, r4
 8002094:	44a0      	add	r8, r4
 8002096:	001c      	movs	r4, r3
 8002098:	4643      	mov	r3, r8
 800209a:	021b      	lsls	r3, r3, #8
 800209c:	d400      	bmi.n	80020a0 <__aeabi_dsub+0x128>
 800209e:	e0df      	b.n	8002260 <__aeabi_dsub+0x2e8>
 80020a0:	4b82      	ldr	r3, [pc, #520]	; (80022ac <__aeabi_dsub+0x334>)
 80020a2:	3601      	adds	r6, #1
 80020a4:	429e      	cmp	r6, r3
 80020a6:	d100      	bne.n	80020aa <__aeabi_dsub+0x132>
 80020a8:	e0fb      	b.n	80022a2 <__aeabi_dsub+0x32a>
 80020aa:	4642      	mov	r2, r8
 80020ac:	4b80      	ldr	r3, [pc, #512]	; (80022b0 <__aeabi_dsub+0x338>)
 80020ae:	08e4      	lsrs	r4, r4, #3
 80020b0:	401a      	ands	r2, r3
 80020b2:	0013      	movs	r3, r2
 80020b4:	0571      	lsls	r1, r6, #21
 80020b6:	0752      	lsls	r2, r2, #29
 80020b8:	025b      	lsls	r3, r3, #9
 80020ba:	4322      	orrs	r2, r4
 80020bc:	0b1b      	lsrs	r3, r3, #12
 80020be:	0d49      	lsrs	r1, r1, #21
 80020c0:	0509      	lsls	r1, r1, #20
 80020c2:	07ed      	lsls	r5, r5, #31
 80020c4:	4319      	orrs	r1, r3
 80020c6:	4329      	orrs	r1, r5
 80020c8:	0010      	movs	r0, r2
 80020ca:	bcf0      	pop	{r4, r5, r6, r7}
 80020cc:	46bb      	mov	fp, r7
 80020ce:	46b2      	mov	sl, r6
 80020d0:	46a9      	mov	r9, r5
 80020d2:	46a0      	mov	r8, r4
 80020d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80020d6:	1ab4      	subs	r4, r6, r2
 80020d8:	46a4      	mov	ip, r4
 80020da:	2c00      	cmp	r4, #0
 80020dc:	dd58      	ble.n	8002190 <__aeabi_dsub+0x218>
 80020de:	2a00      	cmp	r2, #0
 80020e0:	d100      	bne.n	80020e4 <__aeabi_dsub+0x16c>
 80020e2:	e09e      	b.n	8002222 <__aeabi_dsub+0x2aa>
 80020e4:	4a71      	ldr	r2, [pc, #452]	; (80022ac <__aeabi_dsub+0x334>)
 80020e6:	4296      	cmp	r6, r2
 80020e8:	d100      	bne.n	80020ec <__aeabi_dsub+0x174>
 80020ea:	e13b      	b.n	8002364 <__aeabi_dsub+0x3ec>
 80020ec:	2280      	movs	r2, #128	; 0x80
 80020ee:	0412      	lsls	r2, r2, #16
 80020f0:	4311      	orrs	r1, r2
 80020f2:	4662      	mov	r2, ip
 80020f4:	2a38      	cmp	r2, #56	; 0x38
 80020f6:	dd00      	ble.n	80020fa <__aeabi_dsub+0x182>
 80020f8:	e0c1      	b.n	800227e <__aeabi_dsub+0x306>
 80020fa:	2a1f      	cmp	r2, #31
 80020fc:	dc00      	bgt.n	8002100 <__aeabi_dsub+0x188>
 80020fe:	e1bb      	b.n	8002478 <__aeabi_dsub+0x500>
 8002100:	000c      	movs	r4, r1
 8002102:	3a20      	subs	r2, #32
 8002104:	40d4      	lsrs	r4, r2
 8002106:	0022      	movs	r2, r4
 8002108:	4664      	mov	r4, ip
 800210a:	2c20      	cmp	r4, #32
 800210c:	d004      	beq.n	8002118 <__aeabi_dsub+0x1a0>
 800210e:	2740      	movs	r7, #64	; 0x40
 8002110:	1b3f      	subs	r7, r7, r4
 8002112:	40b9      	lsls	r1, r7
 8002114:	4308      	orrs	r0, r1
 8002116:	4680      	mov	r8, r0
 8002118:	4644      	mov	r4, r8
 800211a:	1e61      	subs	r1, r4, #1
 800211c:	418c      	sbcs	r4, r1
 800211e:	4314      	orrs	r4, r2
 8002120:	e0b1      	b.n	8002286 <__aeabi_dsub+0x30e>
 8002122:	000c      	movs	r4, r1
 8002124:	4304      	orrs	r4, r0
 8002126:	d02a      	beq.n	800217e <__aeabi_dsub+0x206>
 8002128:	46bb      	mov	fp, r7
 800212a:	42bd      	cmp	r5, r7
 800212c:	d02d      	beq.n	800218a <__aeabi_dsub+0x212>
 800212e:	4c61      	ldr	r4, [pc, #388]	; (80022b4 <__aeabi_dsub+0x33c>)
 8002130:	46a4      	mov	ip, r4
 8002132:	44b4      	add	ip, r6
 8002134:	4664      	mov	r4, ip
 8002136:	2c00      	cmp	r4, #0
 8002138:	d05c      	beq.n	80021f4 <__aeabi_dsub+0x27c>
 800213a:	1b94      	subs	r4, r2, r6
 800213c:	46a4      	mov	ip, r4
 800213e:	2e00      	cmp	r6, #0
 8002140:	d000      	beq.n	8002144 <__aeabi_dsub+0x1cc>
 8002142:	e115      	b.n	8002370 <__aeabi_dsub+0x3f8>
 8002144:	464d      	mov	r5, r9
 8002146:	431d      	orrs	r5, r3
 8002148:	d100      	bne.n	800214c <__aeabi_dsub+0x1d4>
 800214a:	e1c3      	b.n	80024d4 <__aeabi_dsub+0x55c>
 800214c:	1e65      	subs	r5, r4, #1
 800214e:	2c01      	cmp	r4, #1
 8002150:	d100      	bne.n	8002154 <__aeabi_dsub+0x1dc>
 8002152:	e20c      	b.n	800256e <__aeabi_dsub+0x5f6>
 8002154:	4e55      	ldr	r6, [pc, #340]	; (80022ac <__aeabi_dsub+0x334>)
 8002156:	42b4      	cmp	r4, r6
 8002158:	d100      	bne.n	800215c <__aeabi_dsub+0x1e4>
 800215a:	e1f8      	b.n	800254e <__aeabi_dsub+0x5d6>
 800215c:	46ac      	mov	ip, r5
 800215e:	e10e      	b.n	800237e <__aeabi_dsub+0x406>
 8002160:	000a      	movs	r2, r1
 8002162:	4302      	orrs	r2, r0
 8002164:	d100      	bne.n	8002168 <__aeabi_dsub+0x1f0>
 8002166:	e136      	b.n	80023d6 <__aeabi_dsub+0x45e>
 8002168:	0022      	movs	r2, r4
 800216a:	3a01      	subs	r2, #1
 800216c:	2c01      	cmp	r4, #1
 800216e:	d100      	bne.n	8002172 <__aeabi_dsub+0x1fa>
 8002170:	e1c6      	b.n	8002500 <__aeabi_dsub+0x588>
 8002172:	4c4e      	ldr	r4, [pc, #312]	; (80022ac <__aeabi_dsub+0x334>)
 8002174:	45a4      	cmp	ip, r4
 8002176:	d100      	bne.n	800217a <__aeabi_dsub+0x202>
 8002178:	e0f4      	b.n	8002364 <__aeabi_dsub+0x3ec>
 800217a:	4694      	mov	ip, r2
 800217c:	e731      	b.n	8001fe2 <__aeabi_dsub+0x6a>
 800217e:	2401      	movs	r4, #1
 8002180:	4067      	eors	r7, r4
 8002182:	46bb      	mov	fp, r7
 8002184:	42bd      	cmp	r5, r7
 8002186:	d000      	beq.n	800218a <__aeabi_dsub+0x212>
 8002188:	e71c      	b.n	8001fc4 <__aeabi_dsub+0x4c>
 800218a:	4c4a      	ldr	r4, [pc, #296]	; (80022b4 <__aeabi_dsub+0x33c>)
 800218c:	46a4      	mov	ip, r4
 800218e:	44b4      	add	ip, r6
 8002190:	4664      	mov	r4, ip
 8002192:	2c00      	cmp	r4, #0
 8002194:	d100      	bne.n	8002198 <__aeabi_dsub+0x220>
 8002196:	e0cf      	b.n	8002338 <__aeabi_dsub+0x3c0>
 8002198:	1b94      	subs	r4, r2, r6
 800219a:	46a4      	mov	ip, r4
 800219c:	2e00      	cmp	r6, #0
 800219e:	d100      	bne.n	80021a2 <__aeabi_dsub+0x22a>
 80021a0:	e15c      	b.n	800245c <__aeabi_dsub+0x4e4>
 80021a2:	4e42      	ldr	r6, [pc, #264]	; (80022ac <__aeabi_dsub+0x334>)
 80021a4:	42b2      	cmp	r2, r6
 80021a6:	d100      	bne.n	80021aa <__aeabi_dsub+0x232>
 80021a8:	e1ec      	b.n	8002584 <__aeabi_dsub+0x60c>
 80021aa:	2680      	movs	r6, #128	; 0x80
 80021ac:	0436      	lsls	r6, r6, #16
 80021ae:	4333      	orrs	r3, r6
 80021b0:	4664      	mov	r4, ip
 80021b2:	2c38      	cmp	r4, #56	; 0x38
 80021b4:	dd00      	ble.n	80021b8 <__aeabi_dsub+0x240>
 80021b6:	e1b3      	b.n	8002520 <__aeabi_dsub+0x5a8>
 80021b8:	2c1f      	cmp	r4, #31
 80021ba:	dd00      	ble.n	80021be <__aeabi_dsub+0x246>
 80021bc:	e238      	b.n	8002630 <__aeabi_dsub+0x6b8>
 80021be:	2620      	movs	r6, #32
 80021c0:	1b36      	subs	r6, r6, r4
 80021c2:	001c      	movs	r4, r3
 80021c4:	40b4      	lsls	r4, r6
 80021c6:	464f      	mov	r7, r9
 80021c8:	46a0      	mov	r8, r4
 80021ca:	4664      	mov	r4, ip
 80021cc:	40e7      	lsrs	r7, r4
 80021ce:	4644      	mov	r4, r8
 80021d0:	433c      	orrs	r4, r7
 80021d2:	464f      	mov	r7, r9
 80021d4:	40b7      	lsls	r7, r6
 80021d6:	003e      	movs	r6, r7
 80021d8:	1e77      	subs	r7, r6, #1
 80021da:	41be      	sbcs	r6, r7
 80021dc:	4334      	orrs	r4, r6
 80021de:	4666      	mov	r6, ip
 80021e0:	40f3      	lsrs	r3, r6
 80021e2:	18c9      	adds	r1, r1, r3
 80021e4:	1824      	adds	r4, r4, r0
 80021e6:	4284      	cmp	r4, r0
 80021e8:	419b      	sbcs	r3, r3
 80021ea:	425b      	negs	r3, r3
 80021ec:	4698      	mov	r8, r3
 80021ee:	0016      	movs	r6, r2
 80021f0:	4488      	add	r8, r1
 80021f2:	e04e      	b.n	8002292 <__aeabi_dsub+0x31a>
 80021f4:	4a30      	ldr	r2, [pc, #192]	; (80022b8 <__aeabi_dsub+0x340>)
 80021f6:	1c74      	adds	r4, r6, #1
 80021f8:	4214      	tst	r4, r2
 80021fa:	d000      	beq.n	80021fe <__aeabi_dsub+0x286>
 80021fc:	e0d6      	b.n	80023ac <__aeabi_dsub+0x434>
 80021fe:	464a      	mov	r2, r9
 8002200:	431a      	orrs	r2, r3
 8002202:	2e00      	cmp	r6, #0
 8002204:	d000      	beq.n	8002208 <__aeabi_dsub+0x290>
 8002206:	e15b      	b.n	80024c0 <__aeabi_dsub+0x548>
 8002208:	2a00      	cmp	r2, #0
 800220a:	d100      	bne.n	800220e <__aeabi_dsub+0x296>
 800220c:	e1a5      	b.n	800255a <__aeabi_dsub+0x5e2>
 800220e:	000a      	movs	r2, r1
 8002210:	4302      	orrs	r2, r0
 8002212:	d000      	beq.n	8002216 <__aeabi_dsub+0x29e>
 8002214:	e1bb      	b.n	800258e <__aeabi_dsub+0x616>
 8002216:	464a      	mov	r2, r9
 8002218:	0759      	lsls	r1, r3, #29
 800221a:	08d2      	lsrs	r2, r2, #3
 800221c:	430a      	orrs	r2, r1
 800221e:	08db      	lsrs	r3, r3, #3
 8002220:	e027      	b.n	8002272 <__aeabi_dsub+0x2fa>
 8002222:	000a      	movs	r2, r1
 8002224:	4302      	orrs	r2, r0
 8002226:	d100      	bne.n	800222a <__aeabi_dsub+0x2b2>
 8002228:	e174      	b.n	8002514 <__aeabi_dsub+0x59c>
 800222a:	0022      	movs	r2, r4
 800222c:	3a01      	subs	r2, #1
 800222e:	2c01      	cmp	r4, #1
 8002230:	d005      	beq.n	800223e <__aeabi_dsub+0x2c6>
 8002232:	4c1e      	ldr	r4, [pc, #120]	; (80022ac <__aeabi_dsub+0x334>)
 8002234:	45a4      	cmp	ip, r4
 8002236:	d100      	bne.n	800223a <__aeabi_dsub+0x2c2>
 8002238:	e094      	b.n	8002364 <__aeabi_dsub+0x3ec>
 800223a:	4694      	mov	ip, r2
 800223c:	e759      	b.n	80020f2 <__aeabi_dsub+0x17a>
 800223e:	4448      	add	r0, r9
 8002240:	4548      	cmp	r0, r9
 8002242:	4192      	sbcs	r2, r2
 8002244:	185b      	adds	r3, r3, r1
 8002246:	4698      	mov	r8, r3
 8002248:	0004      	movs	r4, r0
 800224a:	4252      	negs	r2, r2
 800224c:	4490      	add	r8, r2
 800224e:	4643      	mov	r3, r8
 8002250:	2602      	movs	r6, #2
 8002252:	021b      	lsls	r3, r3, #8
 8002254:	d500      	bpl.n	8002258 <__aeabi_dsub+0x2e0>
 8002256:	e0c4      	b.n	80023e2 <__aeabi_dsub+0x46a>
 8002258:	3e01      	subs	r6, #1
 800225a:	0763      	lsls	r3, r4, #29
 800225c:	d000      	beq.n	8002260 <__aeabi_dsub+0x2e8>
 800225e:	e711      	b.n	8002084 <__aeabi_dsub+0x10c>
 8002260:	4643      	mov	r3, r8
 8002262:	46b4      	mov	ip, r6
 8002264:	0759      	lsls	r1, r3, #29
 8002266:	08e2      	lsrs	r2, r4, #3
 8002268:	430a      	orrs	r2, r1
 800226a:	08db      	lsrs	r3, r3, #3
 800226c:	490f      	ldr	r1, [pc, #60]	; (80022ac <__aeabi_dsub+0x334>)
 800226e:	458c      	cmp	ip, r1
 8002270:	d040      	beq.n	80022f4 <__aeabi_dsub+0x37c>
 8002272:	4661      	mov	r1, ip
 8002274:	031b      	lsls	r3, r3, #12
 8002276:	0549      	lsls	r1, r1, #21
 8002278:	0b1b      	lsrs	r3, r3, #12
 800227a:	0d49      	lsrs	r1, r1, #21
 800227c:	e720      	b.n	80020c0 <__aeabi_dsub+0x148>
 800227e:	4301      	orrs	r1, r0
 8002280:	000c      	movs	r4, r1
 8002282:	1e61      	subs	r1, r4, #1
 8002284:	418c      	sbcs	r4, r1
 8002286:	444c      	add	r4, r9
 8002288:	454c      	cmp	r4, r9
 800228a:	4192      	sbcs	r2, r2
 800228c:	4252      	negs	r2, r2
 800228e:	4690      	mov	r8, r2
 8002290:	4498      	add	r8, r3
 8002292:	4643      	mov	r3, r8
 8002294:	021b      	lsls	r3, r3, #8
 8002296:	d5e0      	bpl.n	800225a <__aeabi_dsub+0x2e2>
 8002298:	4b04      	ldr	r3, [pc, #16]	; (80022ac <__aeabi_dsub+0x334>)
 800229a:	3601      	adds	r6, #1
 800229c:	429e      	cmp	r6, r3
 800229e:	d000      	beq.n	80022a2 <__aeabi_dsub+0x32a>
 80022a0:	e09f      	b.n	80023e2 <__aeabi_dsub+0x46a>
 80022a2:	0031      	movs	r1, r6
 80022a4:	2300      	movs	r3, #0
 80022a6:	2200      	movs	r2, #0
 80022a8:	e70a      	b.n	80020c0 <__aeabi_dsub+0x148>
 80022aa:	46c0      	nop			; (mov r8, r8)
 80022ac:	000007ff 	.word	0x000007ff
 80022b0:	ff7fffff 	.word	0xff7fffff
 80022b4:	fffff801 	.word	0xfffff801
 80022b8:	000007fe 	.word	0x000007fe
 80022bc:	2a00      	cmp	r2, #0
 80022be:	d100      	bne.n	80022c2 <__aeabi_dsub+0x34a>
 80022c0:	e160      	b.n	8002584 <__aeabi_dsub+0x60c>
 80022c2:	000a      	movs	r2, r1
 80022c4:	4302      	orrs	r2, r0
 80022c6:	d04d      	beq.n	8002364 <__aeabi_dsub+0x3ec>
 80022c8:	464a      	mov	r2, r9
 80022ca:	075c      	lsls	r4, r3, #29
 80022cc:	08d2      	lsrs	r2, r2, #3
 80022ce:	4322      	orrs	r2, r4
 80022d0:	2480      	movs	r4, #128	; 0x80
 80022d2:	08db      	lsrs	r3, r3, #3
 80022d4:	0324      	lsls	r4, r4, #12
 80022d6:	4223      	tst	r3, r4
 80022d8:	d007      	beq.n	80022ea <__aeabi_dsub+0x372>
 80022da:	08ce      	lsrs	r6, r1, #3
 80022dc:	4226      	tst	r6, r4
 80022de:	d104      	bne.n	80022ea <__aeabi_dsub+0x372>
 80022e0:	465d      	mov	r5, fp
 80022e2:	0033      	movs	r3, r6
 80022e4:	08c2      	lsrs	r2, r0, #3
 80022e6:	0749      	lsls	r1, r1, #29
 80022e8:	430a      	orrs	r2, r1
 80022ea:	0f51      	lsrs	r1, r2, #29
 80022ec:	00d2      	lsls	r2, r2, #3
 80022ee:	08d2      	lsrs	r2, r2, #3
 80022f0:	0749      	lsls	r1, r1, #29
 80022f2:	430a      	orrs	r2, r1
 80022f4:	0011      	movs	r1, r2
 80022f6:	4319      	orrs	r1, r3
 80022f8:	d100      	bne.n	80022fc <__aeabi_dsub+0x384>
 80022fa:	e1c8      	b.n	800268e <__aeabi_dsub+0x716>
 80022fc:	2180      	movs	r1, #128	; 0x80
 80022fe:	0309      	lsls	r1, r1, #12
 8002300:	430b      	orrs	r3, r1
 8002302:	031b      	lsls	r3, r3, #12
 8002304:	49d5      	ldr	r1, [pc, #852]	; (800265c <__aeabi_dsub+0x6e4>)
 8002306:	0b1b      	lsrs	r3, r3, #12
 8002308:	e6da      	b.n	80020c0 <__aeabi_dsub+0x148>
 800230a:	49d5      	ldr	r1, [pc, #852]	; (8002660 <__aeabi_dsub+0x6e8>)
 800230c:	1ab6      	subs	r6, r6, r2
 800230e:	400b      	ands	r3, r1
 8002310:	4698      	mov	r8, r3
 8002312:	e6b5      	b.n	8002080 <__aeabi_dsub+0x108>
 8002314:	0020      	movs	r0, r4
 8002316:	f000 fab3 	bl	8002880 <__clzsi2>
 800231a:	0002      	movs	r2, r0
 800231c:	3218      	adds	r2, #24
 800231e:	2a1f      	cmp	r2, #31
 8002320:	dc00      	bgt.n	8002324 <__aeabi_dsub+0x3ac>
 8002322:	e68f      	b.n	8002044 <__aeabi_dsub+0xcc>
 8002324:	0023      	movs	r3, r4
 8002326:	3808      	subs	r0, #8
 8002328:	4083      	lsls	r3, r0
 800232a:	2400      	movs	r4, #0
 800232c:	e692      	b.n	8002054 <__aeabi_dsub+0xdc>
 800232e:	4308      	orrs	r0, r1
 8002330:	0002      	movs	r2, r0
 8002332:	1e50      	subs	r0, r2, #1
 8002334:	4182      	sbcs	r2, r0
 8002336:	e66d      	b.n	8002014 <__aeabi_dsub+0x9c>
 8002338:	4cca      	ldr	r4, [pc, #808]	; (8002664 <__aeabi_dsub+0x6ec>)
 800233a:	1c72      	adds	r2, r6, #1
 800233c:	4222      	tst	r2, r4
 800233e:	d000      	beq.n	8002342 <__aeabi_dsub+0x3ca>
 8002340:	e0ad      	b.n	800249e <__aeabi_dsub+0x526>
 8002342:	464a      	mov	r2, r9
 8002344:	431a      	orrs	r2, r3
 8002346:	2e00      	cmp	r6, #0
 8002348:	d1b8      	bne.n	80022bc <__aeabi_dsub+0x344>
 800234a:	2a00      	cmp	r2, #0
 800234c:	d100      	bne.n	8002350 <__aeabi_dsub+0x3d8>
 800234e:	e158      	b.n	8002602 <__aeabi_dsub+0x68a>
 8002350:	000a      	movs	r2, r1
 8002352:	4302      	orrs	r2, r0
 8002354:	d000      	beq.n	8002358 <__aeabi_dsub+0x3e0>
 8002356:	e159      	b.n	800260c <__aeabi_dsub+0x694>
 8002358:	464a      	mov	r2, r9
 800235a:	0759      	lsls	r1, r3, #29
 800235c:	08d2      	lsrs	r2, r2, #3
 800235e:	430a      	orrs	r2, r1
 8002360:	08db      	lsrs	r3, r3, #3
 8002362:	e786      	b.n	8002272 <__aeabi_dsub+0x2fa>
 8002364:	464a      	mov	r2, r9
 8002366:	0759      	lsls	r1, r3, #29
 8002368:	08d2      	lsrs	r2, r2, #3
 800236a:	430a      	orrs	r2, r1
 800236c:	08db      	lsrs	r3, r3, #3
 800236e:	e7c1      	b.n	80022f4 <__aeabi_dsub+0x37c>
 8002370:	4dba      	ldr	r5, [pc, #744]	; (800265c <__aeabi_dsub+0x6e4>)
 8002372:	42aa      	cmp	r2, r5
 8002374:	d100      	bne.n	8002378 <__aeabi_dsub+0x400>
 8002376:	e11e      	b.n	80025b6 <__aeabi_dsub+0x63e>
 8002378:	2580      	movs	r5, #128	; 0x80
 800237a:	042d      	lsls	r5, r5, #16
 800237c:	432b      	orrs	r3, r5
 800237e:	4664      	mov	r4, ip
 8002380:	2c38      	cmp	r4, #56	; 0x38
 8002382:	dc5d      	bgt.n	8002440 <__aeabi_dsub+0x4c8>
 8002384:	2c1f      	cmp	r4, #31
 8002386:	dd00      	ble.n	800238a <__aeabi_dsub+0x412>
 8002388:	e0d0      	b.n	800252c <__aeabi_dsub+0x5b4>
 800238a:	2520      	movs	r5, #32
 800238c:	4667      	mov	r7, ip
 800238e:	1b2d      	subs	r5, r5, r4
 8002390:	464e      	mov	r6, r9
 8002392:	001c      	movs	r4, r3
 8002394:	40fe      	lsrs	r6, r7
 8002396:	40ac      	lsls	r4, r5
 8002398:	4334      	orrs	r4, r6
 800239a:	464e      	mov	r6, r9
 800239c:	40ae      	lsls	r6, r5
 800239e:	0035      	movs	r5, r6
 80023a0:	40fb      	lsrs	r3, r7
 80023a2:	1e6e      	subs	r6, r5, #1
 80023a4:	41b5      	sbcs	r5, r6
 80023a6:	1ac9      	subs	r1, r1, r3
 80023a8:	432c      	orrs	r4, r5
 80023aa:	e04e      	b.n	800244a <__aeabi_dsub+0x4d2>
 80023ac:	464a      	mov	r2, r9
 80023ae:	1a14      	subs	r4, r2, r0
 80023b0:	45a1      	cmp	r9, r4
 80023b2:	4192      	sbcs	r2, r2
 80023b4:	4252      	negs	r2, r2
 80023b6:	4690      	mov	r8, r2
 80023b8:	1a5f      	subs	r7, r3, r1
 80023ba:	003a      	movs	r2, r7
 80023bc:	4647      	mov	r7, r8
 80023be:	1bd2      	subs	r2, r2, r7
 80023c0:	4690      	mov	r8, r2
 80023c2:	0212      	lsls	r2, r2, #8
 80023c4:	d500      	bpl.n	80023c8 <__aeabi_dsub+0x450>
 80023c6:	e08b      	b.n	80024e0 <__aeabi_dsub+0x568>
 80023c8:	4642      	mov	r2, r8
 80023ca:	4322      	orrs	r2, r4
 80023cc:	d000      	beq.n	80023d0 <__aeabi_dsub+0x458>
 80023ce:	e630      	b.n	8002032 <__aeabi_dsub+0xba>
 80023d0:	2300      	movs	r3, #0
 80023d2:	2500      	movs	r5, #0
 80023d4:	e74d      	b.n	8002272 <__aeabi_dsub+0x2fa>
 80023d6:	464a      	mov	r2, r9
 80023d8:	0759      	lsls	r1, r3, #29
 80023da:	08d2      	lsrs	r2, r2, #3
 80023dc:	430a      	orrs	r2, r1
 80023de:	08db      	lsrs	r3, r3, #3
 80023e0:	e744      	b.n	800226c <__aeabi_dsub+0x2f4>
 80023e2:	4642      	mov	r2, r8
 80023e4:	4b9e      	ldr	r3, [pc, #632]	; (8002660 <__aeabi_dsub+0x6e8>)
 80023e6:	0861      	lsrs	r1, r4, #1
 80023e8:	401a      	ands	r2, r3
 80023ea:	0013      	movs	r3, r2
 80023ec:	2201      	movs	r2, #1
 80023ee:	4014      	ands	r4, r2
 80023f0:	430c      	orrs	r4, r1
 80023f2:	07da      	lsls	r2, r3, #31
 80023f4:	085b      	lsrs	r3, r3, #1
 80023f6:	4698      	mov	r8, r3
 80023f8:	4314      	orrs	r4, r2
 80023fa:	e641      	b.n	8002080 <__aeabi_dsub+0x108>
 80023fc:	001a      	movs	r2, r3
 80023fe:	3e1f      	subs	r6, #31
 8002400:	40f2      	lsrs	r2, r6
 8002402:	0016      	movs	r6, r2
 8002404:	2920      	cmp	r1, #32
 8002406:	d003      	beq.n	8002410 <__aeabi_dsub+0x498>
 8002408:	2240      	movs	r2, #64	; 0x40
 800240a:	1a51      	subs	r1, r2, r1
 800240c:	408b      	lsls	r3, r1
 800240e:	431c      	orrs	r4, r3
 8002410:	1e62      	subs	r2, r4, #1
 8002412:	4194      	sbcs	r4, r2
 8002414:	2300      	movs	r3, #0
 8002416:	4334      	orrs	r4, r6
 8002418:	4698      	mov	r8, r3
 800241a:	2600      	movs	r6, #0
 800241c:	e71d      	b.n	800225a <__aeabi_dsub+0x2e2>
 800241e:	000c      	movs	r4, r1
 8002420:	3a20      	subs	r2, #32
 8002422:	40d4      	lsrs	r4, r2
 8002424:	0022      	movs	r2, r4
 8002426:	4664      	mov	r4, ip
 8002428:	2c20      	cmp	r4, #32
 800242a:	d004      	beq.n	8002436 <__aeabi_dsub+0x4be>
 800242c:	2740      	movs	r7, #64	; 0x40
 800242e:	1b3f      	subs	r7, r7, r4
 8002430:	40b9      	lsls	r1, r7
 8002432:	4308      	orrs	r0, r1
 8002434:	4680      	mov	r8, r0
 8002436:	4644      	mov	r4, r8
 8002438:	1e61      	subs	r1, r4, #1
 800243a:	418c      	sbcs	r4, r1
 800243c:	4322      	orrs	r2, r4
 800243e:	e5e9      	b.n	8002014 <__aeabi_dsub+0x9c>
 8002440:	464c      	mov	r4, r9
 8002442:	4323      	orrs	r3, r4
 8002444:	001c      	movs	r4, r3
 8002446:	1e63      	subs	r3, r4, #1
 8002448:	419c      	sbcs	r4, r3
 800244a:	1b04      	subs	r4, r0, r4
 800244c:	42a0      	cmp	r0, r4
 800244e:	419b      	sbcs	r3, r3
 8002450:	425b      	negs	r3, r3
 8002452:	1acb      	subs	r3, r1, r3
 8002454:	4698      	mov	r8, r3
 8002456:	465d      	mov	r5, fp
 8002458:	0016      	movs	r6, r2
 800245a:	e5e2      	b.n	8002022 <__aeabi_dsub+0xaa>
 800245c:	464e      	mov	r6, r9
 800245e:	431e      	orrs	r6, r3
 8002460:	d100      	bne.n	8002464 <__aeabi_dsub+0x4ec>
 8002462:	e0ae      	b.n	80025c2 <__aeabi_dsub+0x64a>
 8002464:	1e66      	subs	r6, r4, #1
 8002466:	2c01      	cmp	r4, #1
 8002468:	d100      	bne.n	800246c <__aeabi_dsub+0x4f4>
 800246a:	e0fd      	b.n	8002668 <__aeabi_dsub+0x6f0>
 800246c:	4f7b      	ldr	r7, [pc, #492]	; (800265c <__aeabi_dsub+0x6e4>)
 800246e:	42bc      	cmp	r4, r7
 8002470:	d100      	bne.n	8002474 <__aeabi_dsub+0x4fc>
 8002472:	e107      	b.n	8002684 <__aeabi_dsub+0x70c>
 8002474:	46b4      	mov	ip, r6
 8002476:	e69b      	b.n	80021b0 <__aeabi_dsub+0x238>
 8002478:	4664      	mov	r4, ip
 800247a:	2220      	movs	r2, #32
 800247c:	1b12      	subs	r2, r2, r4
 800247e:	000c      	movs	r4, r1
 8002480:	4094      	lsls	r4, r2
 8002482:	0007      	movs	r7, r0
 8002484:	4090      	lsls	r0, r2
 8002486:	46a0      	mov	r8, r4
 8002488:	4664      	mov	r4, ip
 800248a:	1e42      	subs	r2, r0, #1
 800248c:	4190      	sbcs	r0, r2
 800248e:	4662      	mov	r2, ip
 8002490:	40e7      	lsrs	r7, r4
 8002492:	4644      	mov	r4, r8
 8002494:	40d1      	lsrs	r1, r2
 8002496:	433c      	orrs	r4, r7
 8002498:	4304      	orrs	r4, r0
 800249a:	185b      	adds	r3, r3, r1
 800249c:	e6f3      	b.n	8002286 <__aeabi_dsub+0x30e>
 800249e:	4c6f      	ldr	r4, [pc, #444]	; (800265c <__aeabi_dsub+0x6e4>)
 80024a0:	42a2      	cmp	r2, r4
 80024a2:	d100      	bne.n	80024a6 <__aeabi_dsub+0x52e>
 80024a4:	e0d5      	b.n	8002652 <__aeabi_dsub+0x6da>
 80024a6:	4448      	add	r0, r9
 80024a8:	185b      	adds	r3, r3, r1
 80024aa:	4548      	cmp	r0, r9
 80024ac:	4189      	sbcs	r1, r1
 80024ae:	4249      	negs	r1, r1
 80024b0:	185b      	adds	r3, r3, r1
 80024b2:	07dc      	lsls	r4, r3, #31
 80024b4:	0840      	lsrs	r0, r0, #1
 80024b6:	085b      	lsrs	r3, r3, #1
 80024b8:	4698      	mov	r8, r3
 80024ba:	0016      	movs	r6, r2
 80024bc:	4304      	orrs	r4, r0
 80024be:	e6cc      	b.n	800225a <__aeabi_dsub+0x2e2>
 80024c0:	2a00      	cmp	r2, #0
 80024c2:	d000      	beq.n	80024c6 <__aeabi_dsub+0x54e>
 80024c4:	e082      	b.n	80025cc <__aeabi_dsub+0x654>
 80024c6:	000a      	movs	r2, r1
 80024c8:	4302      	orrs	r2, r0
 80024ca:	d140      	bne.n	800254e <__aeabi_dsub+0x5d6>
 80024cc:	2380      	movs	r3, #128	; 0x80
 80024ce:	2500      	movs	r5, #0
 80024d0:	031b      	lsls	r3, r3, #12
 80024d2:	e713      	b.n	80022fc <__aeabi_dsub+0x384>
 80024d4:	074b      	lsls	r3, r1, #29
 80024d6:	08c2      	lsrs	r2, r0, #3
 80024d8:	431a      	orrs	r2, r3
 80024da:	465d      	mov	r5, fp
 80024dc:	08cb      	lsrs	r3, r1, #3
 80024de:	e6c5      	b.n	800226c <__aeabi_dsub+0x2f4>
 80024e0:	464a      	mov	r2, r9
 80024e2:	1a84      	subs	r4, r0, r2
 80024e4:	42a0      	cmp	r0, r4
 80024e6:	4192      	sbcs	r2, r2
 80024e8:	1acb      	subs	r3, r1, r3
 80024ea:	4252      	negs	r2, r2
 80024ec:	1a9b      	subs	r3, r3, r2
 80024ee:	4698      	mov	r8, r3
 80024f0:	465d      	mov	r5, fp
 80024f2:	e59e      	b.n	8002032 <__aeabi_dsub+0xba>
 80024f4:	464a      	mov	r2, r9
 80024f6:	0759      	lsls	r1, r3, #29
 80024f8:	08d2      	lsrs	r2, r2, #3
 80024fa:	430a      	orrs	r2, r1
 80024fc:	08db      	lsrs	r3, r3, #3
 80024fe:	e6f9      	b.n	80022f4 <__aeabi_dsub+0x37c>
 8002500:	464a      	mov	r2, r9
 8002502:	1a14      	subs	r4, r2, r0
 8002504:	45a1      	cmp	r9, r4
 8002506:	4192      	sbcs	r2, r2
 8002508:	1a5b      	subs	r3, r3, r1
 800250a:	4252      	negs	r2, r2
 800250c:	1a9b      	subs	r3, r3, r2
 800250e:	4698      	mov	r8, r3
 8002510:	2601      	movs	r6, #1
 8002512:	e586      	b.n	8002022 <__aeabi_dsub+0xaa>
 8002514:	464a      	mov	r2, r9
 8002516:	0759      	lsls	r1, r3, #29
 8002518:	08d2      	lsrs	r2, r2, #3
 800251a:	430a      	orrs	r2, r1
 800251c:	08db      	lsrs	r3, r3, #3
 800251e:	e6a5      	b.n	800226c <__aeabi_dsub+0x2f4>
 8002520:	464c      	mov	r4, r9
 8002522:	4323      	orrs	r3, r4
 8002524:	001c      	movs	r4, r3
 8002526:	1e63      	subs	r3, r4, #1
 8002528:	419c      	sbcs	r4, r3
 800252a:	e65b      	b.n	80021e4 <__aeabi_dsub+0x26c>
 800252c:	4665      	mov	r5, ip
 800252e:	001e      	movs	r6, r3
 8002530:	3d20      	subs	r5, #32
 8002532:	40ee      	lsrs	r6, r5
 8002534:	2c20      	cmp	r4, #32
 8002536:	d005      	beq.n	8002544 <__aeabi_dsub+0x5cc>
 8002538:	2540      	movs	r5, #64	; 0x40
 800253a:	1b2d      	subs	r5, r5, r4
 800253c:	40ab      	lsls	r3, r5
 800253e:	464c      	mov	r4, r9
 8002540:	431c      	orrs	r4, r3
 8002542:	46a2      	mov	sl, r4
 8002544:	4654      	mov	r4, sl
 8002546:	1e63      	subs	r3, r4, #1
 8002548:	419c      	sbcs	r4, r3
 800254a:	4334      	orrs	r4, r6
 800254c:	e77d      	b.n	800244a <__aeabi_dsub+0x4d2>
 800254e:	074b      	lsls	r3, r1, #29
 8002550:	08c2      	lsrs	r2, r0, #3
 8002552:	431a      	orrs	r2, r3
 8002554:	465d      	mov	r5, fp
 8002556:	08cb      	lsrs	r3, r1, #3
 8002558:	e6cc      	b.n	80022f4 <__aeabi_dsub+0x37c>
 800255a:	000a      	movs	r2, r1
 800255c:	4302      	orrs	r2, r0
 800255e:	d100      	bne.n	8002562 <__aeabi_dsub+0x5ea>
 8002560:	e736      	b.n	80023d0 <__aeabi_dsub+0x458>
 8002562:	074b      	lsls	r3, r1, #29
 8002564:	08c2      	lsrs	r2, r0, #3
 8002566:	431a      	orrs	r2, r3
 8002568:	465d      	mov	r5, fp
 800256a:	08cb      	lsrs	r3, r1, #3
 800256c:	e681      	b.n	8002272 <__aeabi_dsub+0x2fa>
 800256e:	464a      	mov	r2, r9
 8002570:	1a84      	subs	r4, r0, r2
 8002572:	42a0      	cmp	r0, r4
 8002574:	4192      	sbcs	r2, r2
 8002576:	1acb      	subs	r3, r1, r3
 8002578:	4252      	negs	r2, r2
 800257a:	1a9b      	subs	r3, r3, r2
 800257c:	4698      	mov	r8, r3
 800257e:	465d      	mov	r5, fp
 8002580:	2601      	movs	r6, #1
 8002582:	e54e      	b.n	8002022 <__aeabi_dsub+0xaa>
 8002584:	074b      	lsls	r3, r1, #29
 8002586:	08c2      	lsrs	r2, r0, #3
 8002588:	431a      	orrs	r2, r3
 800258a:	08cb      	lsrs	r3, r1, #3
 800258c:	e6b2      	b.n	80022f4 <__aeabi_dsub+0x37c>
 800258e:	464a      	mov	r2, r9
 8002590:	1a14      	subs	r4, r2, r0
 8002592:	45a1      	cmp	r9, r4
 8002594:	4192      	sbcs	r2, r2
 8002596:	1a5f      	subs	r7, r3, r1
 8002598:	4252      	negs	r2, r2
 800259a:	1aba      	subs	r2, r7, r2
 800259c:	4690      	mov	r8, r2
 800259e:	0212      	lsls	r2, r2, #8
 80025a0:	d56b      	bpl.n	800267a <__aeabi_dsub+0x702>
 80025a2:	464a      	mov	r2, r9
 80025a4:	1a84      	subs	r4, r0, r2
 80025a6:	42a0      	cmp	r0, r4
 80025a8:	4192      	sbcs	r2, r2
 80025aa:	1acb      	subs	r3, r1, r3
 80025ac:	4252      	negs	r2, r2
 80025ae:	1a9b      	subs	r3, r3, r2
 80025b0:	4698      	mov	r8, r3
 80025b2:	465d      	mov	r5, fp
 80025b4:	e564      	b.n	8002080 <__aeabi_dsub+0x108>
 80025b6:	074b      	lsls	r3, r1, #29
 80025b8:	08c2      	lsrs	r2, r0, #3
 80025ba:	431a      	orrs	r2, r3
 80025bc:	465d      	mov	r5, fp
 80025be:	08cb      	lsrs	r3, r1, #3
 80025c0:	e698      	b.n	80022f4 <__aeabi_dsub+0x37c>
 80025c2:	074b      	lsls	r3, r1, #29
 80025c4:	08c2      	lsrs	r2, r0, #3
 80025c6:	431a      	orrs	r2, r3
 80025c8:	08cb      	lsrs	r3, r1, #3
 80025ca:	e64f      	b.n	800226c <__aeabi_dsub+0x2f4>
 80025cc:	000a      	movs	r2, r1
 80025ce:	4302      	orrs	r2, r0
 80025d0:	d090      	beq.n	80024f4 <__aeabi_dsub+0x57c>
 80025d2:	464a      	mov	r2, r9
 80025d4:	075c      	lsls	r4, r3, #29
 80025d6:	08d2      	lsrs	r2, r2, #3
 80025d8:	4314      	orrs	r4, r2
 80025da:	2280      	movs	r2, #128	; 0x80
 80025dc:	08db      	lsrs	r3, r3, #3
 80025de:	0312      	lsls	r2, r2, #12
 80025e0:	4213      	tst	r3, r2
 80025e2:	d008      	beq.n	80025f6 <__aeabi_dsub+0x67e>
 80025e4:	08ce      	lsrs	r6, r1, #3
 80025e6:	4216      	tst	r6, r2
 80025e8:	d105      	bne.n	80025f6 <__aeabi_dsub+0x67e>
 80025ea:	08c0      	lsrs	r0, r0, #3
 80025ec:	0749      	lsls	r1, r1, #29
 80025ee:	4308      	orrs	r0, r1
 80025f0:	0004      	movs	r4, r0
 80025f2:	465d      	mov	r5, fp
 80025f4:	0033      	movs	r3, r6
 80025f6:	0f61      	lsrs	r1, r4, #29
 80025f8:	00e2      	lsls	r2, r4, #3
 80025fa:	0749      	lsls	r1, r1, #29
 80025fc:	08d2      	lsrs	r2, r2, #3
 80025fe:	430a      	orrs	r2, r1
 8002600:	e678      	b.n	80022f4 <__aeabi_dsub+0x37c>
 8002602:	074b      	lsls	r3, r1, #29
 8002604:	08c2      	lsrs	r2, r0, #3
 8002606:	431a      	orrs	r2, r3
 8002608:	08cb      	lsrs	r3, r1, #3
 800260a:	e632      	b.n	8002272 <__aeabi_dsub+0x2fa>
 800260c:	4448      	add	r0, r9
 800260e:	185b      	adds	r3, r3, r1
 8002610:	4548      	cmp	r0, r9
 8002612:	4192      	sbcs	r2, r2
 8002614:	4698      	mov	r8, r3
 8002616:	4252      	negs	r2, r2
 8002618:	4490      	add	r8, r2
 800261a:	4643      	mov	r3, r8
 800261c:	0004      	movs	r4, r0
 800261e:	021b      	lsls	r3, r3, #8
 8002620:	d400      	bmi.n	8002624 <__aeabi_dsub+0x6ac>
 8002622:	e61a      	b.n	800225a <__aeabi_dsub+0x2e2>
 8002624:	4642      	mov	r2, r8
 8002626:	4b0e      	ldr	r3, [pc, #56]	; (8002660 <__aeabi_dsub+0x6e8>)
 8002628:	2601      	movs	r6, #1
 800262a:	401a      	ands	r2, r3
 800262c:	4690      	mov	r8, r2
 800262e:	e614      	b.n	800225a <__aeabi_dsub+0x2e2>
 8002630:	4666      	mov	r6, ip
 8002632:	001f      	movs	r7, r3
 8002634:	3e20      	subs	r6, #32
 8002636:	40f7      	lsrs	r7, r6
 8002638:	2c20      	cmp	r4, #32
 800263a:	d005      	beq.n	8002648 <__aeabi_dsub+0x6d0>
 800263c:	2640      	movs	r6, #64	; 0x40
 800263e:	1b36      	subs	r6, r6, r4
 8002640:	40b3      	lsls	r3, r6
 8002642:	464c      	mov	r4, r9
 8002644:	431c      	orrs	r4, r3
 8002646:	46a2      	mov	sl, r4
 8002648:	4654      	mov	r4, sl
 800264a:	1e63      	subs	r3, r4, #1
 800264c:	419c      	sbcs	r4, r3
 800264e:	433c      	orrs	r4, r7
 8002650:	e5c8      	b.n	80021e4 <__aeabi_dsub+0x26c>
 8002652:	0011      	movs	r1, r2
 8002654:	2300      	movs	r3, #0
 8002656:	2200      	movs	r2, #0
 8002658:	e532      	b.n	80020c0 <__aeabi_dsub+0x148>
 800265a:	46c0      	nop			; (mov r8, r8)
 800265c:	000007ff 	.word	0x000007ff
 8002660:	ff7fffff 	.word	0xff7fffff
 8002664:	000007fe 	.word	0x000007fe
 8002668:	464a      	mov	r2, r9
 800266a:	1814      	adds	r4, r2, r0
 800266c:	4284      	cmp	r4, r0
 800266e:	4192      	sbcs	r2, r2
 8002670:	185b      	adds	r3, r3, r1
 8002672:	4698      	mov	r8, r3
 8002674:	4252      	negs	r2, r2
 8002676:	4490      	add	r8, r2
 8002678:	e5e9      	b.n	800224e <__aeabi_dsub+0x2d6>
 800267a:	4642      	mov	r2, r8
 800267c:	4322      	orrs	r2, r4
 800267e:	d100      	bne.n	8002682 <__aeabi_dsub+0x70a>
 8002680:	e6a6      	b.n	80023d0 <__aeabi_dsub+0x458>
 8002682:	e5ea      	b.n	800225a <__aeabi_dsub+0x2e2>
 8002684:	074b      	lsls	r3, r1, #29
 8002686:	08c2      	lsrs	r2, r0, #3
 8002688:	431a      	orrs	r2, r3
 800268a:	08cb      	lsrs	r3, r1, #3
 800268c:	e632      	b.n	80022f4 <__aeabi_dsub+0x37c>
 800268e:	2200      	movs	r2, #0
 8002690:	4901      	ldr	r1, [pc, #4]	; (8002698 <__aeabi_dsub+0x720>)
 8002692:	0013      	movs	r3, r2
 8002694:	e514      	b.n	80020c0 <__aeabi_dsub+0x148>
 8002696:	46c0      	nop			; (mov r8, r8)
 8002698:	000007ff 	.word	0x000007ff

0800269c <__aeabi_dcmpun>:
 800269c:	b570      	push	{r4, r5, r6, lr}
 800269e:	0005      	movs	r5, r0
 80026a0:	480c      	ldr	r0, [pc, #48]	; (80026d4 <__aeabi_dcmpun+0x38>)
 80026a2:	030c      	lsls	r4, r1, #12
 80026a4:	0016      	movs	r6, r2
 80026a6:	0049      	lsls	r1, r1, #1
 80026a8:	031a      	lsls	r2, r3, #12
 80026aa:	005b      	lsls	r3, r3, #1
 80026ac:	0b24      	lsrs	r4, r4, #12
 80026ae:	0d49      	lsrs	r1, r1, #21
 80026b0:	0b12      	lsrs	r2, r2, #12
 80026b2:	0d5b      	lsrs	r3, r3, #21
 80026b4:	4281      	cmp	r1, r0
 80026b6:	d008      	beq.n	80026ca <__aeabi_dcmpun+0x2e>
 80026b8:	4906      	ldr	r1, [pc, #24]	; (80026d4 <__aeabi_dcmpun+0x38>)
 80026ba:	2000      	movs	r0, #0
 80026bc:	428b      	cmp	r3, r1
 80026be:	d103      	bne.n	80026c8 <__aeabi_dcmpun+0x2c>
 80026c0:	4332      	orrs	r2, r6
 80026c2:	0010      	movs	r0, r2
 80026c4:	1e42      	subs	r2, r0, #1
 80026c6:	4190      	sbcs	r0, r2
 80026c8:	bd70      	pop	{r4, r5, r6, pc}
 80026ca:	2001      	movs	r0, #1
 80026cc:	432c      	orrs	r4, r5
 80026ce:	d1fb      	bne.n	80026c8 <__aeabi_dcmpun+0x2c>
 80026d0:	e7f2      	b.n	80026b8 <__aeabi_dcmpun+0x1c>
 80026d2:	46c0      	nop			; (mov r8, r8)
 80026d4:	000007ff 	.word	0x000007ff

080026d8 <__aeabi_d2iz>:
 80026d8:	000a      	movs	r2, r1
 80026da:	b530      	push	{r4, r5, lr}
 80026dc:	4c13      	ldr	r4, [pc, #76]	; (800272c <__aeabi_d2iz+0x54>)
 80026de:	0053      	lsls	r3, r2, #1
 80026e0:	0309      	lsls	r1, r1, #12
 80026e2:	0005      	movs	r5, r0
 80026e4:	0b09      	lsrs	r1, r1, #12
 80026e6:	2000      	movs	r0, #0
 80026e8:	0d5b      	lsrs	r3, r3, #21
 80026ea:	0fd2      	lsrs	r2, r2, #31
 80026ec:	42a3      	cmp	r3, r4
 80026ee:	dd04      	ble.n	80026fa <__aeabi_d2iz+0x22>
 80026f0:	480f      	ldr	r0, [pc, #60]	; (8002730 <__aeabi_d2iz+0x58>)
 80026f2:	4283      	cmp	r3, r0
 80026f4:	dd02      	ble.n	80026fc <__aeabi_d2iz+0x24>
 80026f6:	4b0f      	ldr	r3, [pc, #60]	; (8002734 <__aeabi_d2iz+0x5c>)
 80026f8:	18d0      	adds	r0, r2, r3
 80026fa:	bd30      	pop	{r4, r5, pc}
 80026fc:	2080      	movs	r0, #128	; 0x80
 80026fe:	0340      	lsls	r0, r0, #13
 8002700:	4301      	orrs	r1, r0
 8002702:	480d      	ldr	r0, [pc, #52]	; (8002738 <__aeabi_d2iz+0x60>)
 8002704:	1ac0      	subs	r0, r0, r3
 8002706:	281f      	cmp	r0, #31
 8002708:	dd08      	ble.n	800271c <__aeabi_d2iz+0x44>
 800270a:	480c      	ldr	r0, [pc, #48]	; (800273c <__aeabi_d2iz+0x64>)
 800270c:	1ac3      	subs	r3, r0, r3
 800270e:	40d9      	lsrs	r1, r3
 8002710:	000b      	movs	r3, r1
 8002712:	4258      	negs	r0, r3
 8002714:	2a00      	cmp	r2, #0
 8002716:	d1f0      	bne.n	80026fa <__aeabi_d2iz+0x22>
 8002718:	0018      	movs	r0, r3
 800271a:	e7ee      	b.n	80026fa <__aeabi_d2iz+0x22>
 800271c:	4c08      	ldr	r4, [pc, #32]	; (8002740 <__aeabi_d2iz+0x68>)
 800271e:	40c5      	lsrs	r5, r0
 8002720:	46a4      	mov	ip, r4
 8002722:	4463      	add	r3, ip
 8002724:	4099      	lsls	r1, r3
 8002726:	000b      	movs	r3, r1
 8002728:	432b      	orrs	r3, r5
 800272a:	e7f2      	b.n	8002712 <__aeabi_d2iz+0x3a>
 800272c:	000003fe 	.word	0x000003fe
 8002730:	0000041d 	.word	0x0000041d
 8002734:	7fffffff 	.word	0x7fffffff
 8002738:	00000433 	.word	0x00000433
 800273c:	00000413 	.word	0x00000413
 8002740:	fffffbed 	.word	0xfffffbed

08002744 <__aeabi_i2d>:
 8002744:	b570      	push	{r4, r5, r6, lr}
 8002746:	2800      	cmp	r0, #0
 8002748:	d016      	beq.n	8002778 <__aeabi_i2d+0x34>
 800274a:	17c3      	asrs	r3, r0, #31
 800274c:	18c5      	adds	r5, r0, r3
 800274e:	405d      	eors	r5, r3
 8002750:	0fc4      	lsrs	r4, r0, #31
 8002752:	0028      	movs	r0, r5
 8002754:	f000 f894 	bl	8002880 <__clzsi2>
 8002758:	4a11      	ldr	r2, [pc, #68]	; (80027a0 <__aeabi_i2d+0x5c>)
 800275a:	1a12      	subs	r2, r2, r0
 800275c:	280a      	cmp	r0, #10
 800275e:	dc16      	bgt.n	800278e <__aeabi_i2d+0x4a>
 8002760:	0003      	movs	r3, r0
 8002762:	002e      	movs	r6, r5
 8002764:	3315      	adds	r3, #21
 8002766:	409e      	lsls	r6, r3
 8002768:	230b      	movs	r3, #11
 800276a:	1a18      	subs	r0, r3, r0
 800276c:	40c5      	lsrs	r5, r0
 800276e:	0553      	lsls	r3, r2, #21
 8002770:	032d      	lsls	r5, r5, #12
 8002772:	0b2d      	lsrs	r5, r5, #12
 8002774:	0d5b      	lsrs	r3, r3, #21
 8002776:	e003      	b.n	8002780 <__aeabi_i2d+0x3c>
 8002778:	2400      	movs	r4, #0
 800277a:	2300      	movs	r3, #0
 800277c:	2500      	movs	r5, #0
 800277e:	2600      	movs	r6, #0
 8002780:	051b      	lsls	r3, r3, #20
 8002782:	432b      	orrs	r3, r5
 8002784:	07e4      	lsls	r4, r4, #31
 8002786:	4323      	orrs	r3, r4
 8002788:	0030      	movs	r0, r6
 800278a:	0019      	movs	r1, r3
 800278c:	bd70      	pop	{r4, r5, r6, pc}
 800278e:	380b      	subs	r0, #11
 8002790:	4085      	lsls	r5, r0
 8002792:	0553      	lsls	r3, r2, #21
 8002794:	032d      	lsls	r5, r5, #12
 8002796:	2600      	movs	r6, #0
 8002798:	0b2d      	lsrs	r5, r5, #12
 800279a:	0d5b      	lsrs	r3, r3, #21
 800279c:	e7f0      	b.n	8002780 <__aeabi_i2d+0x3c>
 800279e:	46c0      	nop			; (mov r8, r8)
 80027a0:	0000041e 	.word	0x0000041e

080027a4 <__aeabi_ui2d>:
 80027a4:	b510      	push	{r4, lr}
 80027a6:	1e04      	subs	r4, r0, #0
 80027a8:	d010      	beq.n	80027cc <__aeabi_ui2d+0x28>
 80027aa:	f000 f869 	bl	8002880 <__clzsi2>
 80027ae:	4b0f      	ldr	r3, [pc, #60]	; (80027ec <__aeabi_ui2d+0x48>)
 80027b0:	1a1b      	subs	r3, r3, r0
 80027b2:	280a      	cmp	r0, #10
 80027b4:	dc11      	bgt.n	80027da <__aeabi_ui2d+0x36>
 80027b6:	220b      	movs	r2, #11
 80027b8:	0021      	movs	r1, r4
 80027ba:	1a12      	subs	r2, r2, r0
 80027bc:	40d1      	lsrs	r1, r2
 80027be:	3015      	adds	r0, #21
 80027c0:	030a      	lsls	r2, r1, #12
 80027c2:	055b      	lsls	r3, r3, #21
 80027c4:	4084      	lsls	r4, r0
 80027c6:	0b12      	lsrs	r2, r2, #12
 80027c8:	0d5b      	lsrs	r3, r3, #21
 80027ca:	e001      	b.n	80027d0 <__aeabi_ui2d+0x2c>
 80027cc:	2300      	movs	r3, #0
 80027ce:	2200      	movs	r2, #0
 80027d0:	051b      	lsls	r3, r3, #20
 80027d2:	4313      	orrs	r3, r2
 80027d4:	0020      	movs	r0, r4
 80027d6:	0019      	movs	r1, r3
 80027d8:	bd10      	pop	{r4, pc}
 80027da:	0022      	movs	r2, r4
 80027dc:	380b      	subs	r0, #11
 80027de:	4082      	lsls	r2, r0
 80027e0:	055b      	lsls	r3, r3, #21
 80027e2:	0312      	lsls	r2, r2, #12
 80027e4:	2400      	movs	r4, #0
 80027e6:	0b12      	lsrs	r2, r2, #12
 80027e8:	0d5b      	lsrs	r3, r3, #21
 80027ea:	e7f1      	b.n	80027d0 <__aeabi_ui2d+0x2c>
 80027ec:	0000041e 	.word	0x0000041e

080027f0 <__aeabi_f2d>:
 80027f0:	b570      	push	{r4, r5, r6, lr}
 80027f2:	0043      	lsls	r3, r0, #1
 80027f4:	0246      	lsls	r6, r0, #9
 80027f6:	0fc4      	lsrs	r4, r0, #31
 80027f8:	20fe      	movs	r0, #254	; 0xfe
 80027fa:	0e1b      	lsrs	r3, r3, #24
 80027fc:	1c59      	adds	r1, r3, #1
 80027fe:	0a75      	lsrs	r5, r6, #9
 8002800:	4208      	tst	r0, r1
 8002802:	d00c      	beq.n	800281e <__aeabi_f2d+0x2e>
 8002804:	22e0      	movs	r2, #224	; 0xe0
 8002806:	0092      	lsls	r2, r2, #2
 8002808:	4694      	mov	ip, r2
 800280a:	076d      	lsls	r5, r5, #29
 800280c:	0b36      	lsrs	r6, r6, #12
 800280e:	4463      	add	r3, ip
 8002810:	051b      	lsls	r3, r3, #20
 8002812:	4333      	orrs	r3, r6
 8002814:	07e4      	lsls	r4, r4, #31
 8002816:	4323      	orrs	r3, r4
 8002818:	0028      	movs	r0, r5
 800281a:	0019      	movs	r1, r3
 800281c:	bd70      	pop	{r4, r5, r6, pc}
 800281e:	2b00      	cmp	r3, #0
 8002820:	d114      	bne.n	800284c <__aeabi_f2d+0x5c>
 8002822:	2d00      	cmp	r5, #0
 8002824:	d01b      	beq.n	800285e <__aeabi_f2d+0x6e>
 8002826:	0028      	movs	r0, r5
 8002828:	f000 f82a 	bl	8002880 <__clzsi2>
 800282c:	280a      	cmp	r0, #10
 800282e:	dc1c      	bgt.n	800286a <__aeabi_f2d+0x7a>
 8002830:	230b      	movs	r3, #11
 8002832:	002a      	movs	r2, r5
 8002834:	1a1b      	subs	r3, r3, r0
 8002836:	40da      	lsrs	r2, r3
 8002838:	0003      	movs	r3, r0
 800283a:	3315      	adds	r3, #21
 800283c:	409d      	lsls	r5, r3
 800283e:	4b0e      	ldr	r3, [pc, #56]	; (8002878 <__aeabi_f2d+0x88>)
 8002840:	0312      	lsls	r2, r2, #12
 8002842:	1a1b      	subs	r3, r3, r0
 8002844:	055b      	lsls	r3, r3, #21
 8002846:	0b16      	lsrs	r6, r2, #12
 8002848:	0d5b      	lsrs	r3, r3, #21
 800284a:	e7e1      	b.n	8002810 <__aeabi_f2d+0x20>
 800284c:	2d00      	cmp	r5, #0
 800284e:	d009      	beq.n	8002864 <__aeabi_f2d+0x74>
 8002850:	0b32      	lsrs	r2, r6, #12
 8002852:	2680      	movs	r6, #128	; 0x80
 8002854:	0336      	lsls	r6, r6, #12
 8002856:	4b09      	ldr	r3, [pc, #36]	; (800287c <__aeabi_f2d+0x8c>)
 8002858:	076d      	lsls	r5, r5, #29
 800285a:	4316      	orrs	r6, r2
 800285c:	e7d8      	b.n	8002810 <__aeabi_f2d+0x20>
 800285e:	2300      	movs	r3, #0
 8002860:	2600      	movs	r6, #0
 8002862:	e7d5      	b.n	8002810 <__aeabi_f2d+0x20>
 8002864:	2600      	movs	r6, #0
 8002866:	4b05      	ldr	r3, [pc, #20]	; (800287c <__aeabi_f2d+0x8c>)
 8002868:	e7d2      	b.n	8002810 <__aeabi_f2d+0x20>
 800286a:	0003      	movs	r3, r0
 800286c:	002a      	movs	r2, r5
 800286e:	3b0b      	subs	r3, #11
 8002870:	409a      	lsls	r2, r3
 8002872:	2500      	movs	r5, #0
 8002874:	e7e3      	b.n	800283e <__aeabi_f2d+0x4e>
 8002876:	46c0      	nop			; (mov r8, r8)
 8002878:	00000389 	.word	0x00000389
 800287c:	000007ff 	.word	0x000007ff

08002880 <__clzsi2>:
 8002880:	211c      	movs	r1, #28
 8002882:	2301      	movs	r3, #1
 8002884:	041b      	lsls	r3, r3, #16
 8002886:	4298      	cmp	r0, r3
 8002888:	d301      	bcc.n	800288e <__clzsi2+0xe>
 800288a:	0c00      	lsrs	r0, r0, #16
 800288c:	3910      	subs	r1, #16
 800288e:	0a1b      	lsrs	r3, r3, #8
 8002890:	4298      	cmp	r0, r3
 8002892:	d301      	bcc.n	8002898 <__clzsi2+0x18>
 8002894:	0a00      	lsrs	r0, r0, #8
 8002896:	3908      	subs	r1, #8
 8002898:	091b      	lsrs	r3, r3, #4
 800289a:	4298      	cmp	r0, r3
 800289c:	d301      	bcc.n	80028a2 <__clzsi2+0x22>
 800289e:	0900      	lsrs	r0, r0, #4
 80028a0:	3904      	subs	r1, #4
 80028a2:	a202      	add	r2, pc, #8	; (adr r2, 80028ac <__clzsi2+0x2c>)
 80028a4:	5c10      	ldrb	r0, [r2, r0]
 80028a6:	1840      	adds	r0, r0, r1
 80028a8:	4770      	bx	lr
 80028aa:	46c0      	nop			; (mov r8, r8)
 80028ac:	02020304 	.word	0x02020304
 80028b0:	01010101 	.word	0x01010101
	...

080028bc <__clzdi2>:
 80028bc:	b510      	push	{r4, lr}
 80028be:	2900      	cmp	r1, #0
 80028c0:	d103      	bne.n	80028ca <__clzdi2+0xe>
 80028c2:	f7ff ffdd 	bl	8002880 <__clzsi2>
 80028c6:	3020      	adds	r0, #32
 80028c8:	e002      	b.n	80028d0 <__clzdi2+0x14>
 80028ca:	1c08      	adds	r0, r1, #0
 80028cc:	f7ff ffd8 	bl	8002880 <__clzsi2>
 80028d0:	bd10      	pop	{r4, pc}
 80028d2:	46c0      	nop			; (mov r8, r8)

080028d4 <HAL_GPIO_EXTI_Callback>:
/* USER CODE BEGIN 0 */

int16_t  encoder;
bool dir;

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 80028d4:	b580      	push	{r7, lr}
 80028d6:	b082      	sub	sp, #8
 80028d8:	af00      	add	r7, sp, #0
 80028da:	0002      	movs	r2, r0
 80028dc:	1dbb      	adds	r3, r7, #6
 80028de:	801a      	strh	r2, [r3, #0]
    if (GPIO_Pin == ENCODER_Pin) {
 80028e0:	1dbb      	adds	r3, r7, #6
 80028e2:	881b      	ldrh	r3, [r3, #0]
 80028e4:	2b01      	cmp	r3, #1
 80028e6:	d116      	bne.n	8002916 <HAL_GPIO_EXTI_Callback+0x42>
    	if (dir == 1){
 80028e8:	4b0d      	ldr	r3, [pc, #52]	; (8002920 <HAL_GPIO_EXTI_Callback+0x4c>)
 80028ea:	781b      	ldrb	r3, [r3, #0]
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	d009      	beq.n	8002904 <HAL_GPIO_EXTI_Callback+0x30>
    		encoder++;
 80028f0:	4b0c      	ldr	r3, [pc, #48]	; (8002924 <HAL_GPIO_EXTI_Callback+0x50>)
 80028f2:	2200      	movs	r2, #0
 80028f4:	5e9b      	ldrsh	r3, [r3, r2]
 80028f6:	b29b      	uxth	r3, r3
 80028f8:	3301      	adds	r3, #1
 80028fa:	b29b      	uxth	r3, r3
 80028fc:	b21a      	sxth	r2, r3
 80028fe:	4b09      	ldr	r3, [pc, #36]	; (8002924 <HAL_GPIO_EXTI_Callback+0x50>)
 8002900:	801a      	strh	r2, [r3, #0]
		}else{
			encoder--;
		}
    }
}
 8002902:	e008      	b.n	8002916 <HAL_GPIO_EXTI_Callback+0x42>
			encoder--;
 8002904:	4b07      	ldr	r3, [pc, #28]	; (8002924 <HAL_GPIO_EXTI_Callback+0x50>)
 8002906:	2200      	movs	r2, #0
 8002908:	5e9b      	ldrsh	r3, [r3, r2]
 800290a:	b29b      	uxth	r3, r3
 800290c:	3b01      	subs	r3, #1
 800290e:	b29b      	uxth	r3, r3
 8002910:	b21a      	sxth	r2, r3
 8002912:	4b04      	ldr	r3, [pc, #16]	; (8002924 <HAL_GPIO_EXTI_Callback+0x50>)
 8002914:	801a      	strh	r2, [r3, #0]
}
 8002916:	46c0      	nop			; (mov r8, r8)
 8002918:	46bd      	mov	sp, r7
 800291a:	b002      	add	sp, #8
 800291c:	bd80      	pop	{r7, pc}
 800291e:	46c0      	nop			; (mov r8, r8)
 8002920:	20000248 	.word	0x20000248
 8002924:	20000204 	.word	0x20000204

08002928 <motorSetVel>:


#define MAX_SPEED_PWM 30000
#define ABS(x) ( (x) > 0 ? (x) : -(x) )
void motorSetVel(float vel){ // vel \in [-1.0; 1.0]
 8002928:	b5b0      	push	{r4, r5, r7, lr}
 800292a:	b084      	sub	sp, #16
 800292c:	af00      	add	r7, sp, #0
 800292e:	6078      	str	r0, [r7, #4]
	int16_t Speed = MAX_SPEED_PWM*ABS(vel);
 8002930:	2100      	movs	r1, #0
 8002932:	6878      	ldr	r0, [r7, #4]
 8002934:	f7fd fdde 	bl	80004f4 <__aeabi_fcmpgt>
 8002938:	1e03      	subs	r3, r0, #0
 800293a:	d001      	beq.n	8002940 <motorSetVel+0x18>
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	e003      	b.n	8002948 <motorSetVel+0x20>
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	2280      	movs	r2, #128	; 0x80
 8002944:	0612      	lsls	r2, r2, #24
 8002946:	4053      	eors	r3, r2
 8002948:	4916      	ldr	r1, [pc, #88]	; (80029a4 <motorSetVel+0x7c>)
 800294a:	1c18      	adds	r0, r3, #0
 800294c:	f7fd ffb8 	bl	80008c0 <__aeabi_fmul>
 8002950:	1c03      	adds	r3, r0, #0
 8002952:	250e      	movs	r5, #14
 8002954:	197c      	adds	r4, r7, r5
 8002956:	1c18      	adds	r0, r3, #0
 8002958:	f7fe f8cc 	bl	8000af4 <__aeabi_f2iz>
 800295c:	0003      	movs	r3, r0
 800295e:	8023      	strh	r3, [r4, #0]

	if (vel > 0){
 8002960:	2100      	movs	r1, #0
 8002962:	6878      	ldr	r0, [r7, #4]
 8002964:	f7fd fdc6 	bl	80004f4 <__aeabi_fcmpgt>
 8002968:	1e03      	subs	r3, r0, #0
 800296a:	d00b      	beq.n	8002984 <motorSetVel+0x5c>
		dir = 1;
 800296c:	4b0e      	ldr	r3, [pc, #56]	; (80029a8 <motorSetVel+0x80>)
 800296e:	2201      	movs	r2, #1
 8002970:	701a      	strb	r2, [r3, #0]

		TIM22 -> CCR1 = 0;
 8002972:	4b0e      	ldr	r3, [pc, #56]	; (80029ac <motorSetVel+0x84>)
 8002974:	2200      	movs	r2, #0
 8002976:	635a      	str	r2, [r3, #52]	; 0x34
	    TIM22 -> CCR2 = Speed;
 8002978:	4b0c      	ldr	r3, [pc, #48]	; (80029ac <motorSetVel+0x84>)
 800297a:	197a      	adds	r2, r7, r5
 800297c:	2100      	movs	r1, #0
 800297e:	5e52      	ldrsh	r2, [r2, r1]
 8002980:	639a      	str	r2, [r3, #56]	; 0x38
		dir = 0;

		TIM22 -> CCR1 = Speed;
		TIM22 -> CCR2 = 0;
	}
}
 8002982:	e00b      	b.n	800299c <motorSetVel+0x74>
		dir = 0;
 8002984:	4b08      	ldr	r3, [pc, #32]	; (80029a8 <motorSetVel+0x80>)
 8002986:	2200      	movs	r2, #0
 8002988:	701a      	strb	r2, [r3, #0]
		TIM22 -> CCR1 = Speed;
 800298a:	4b08      	ldr	r3, [pc, #32]	; (80029ac <motorSetVel+0x84>)
 800298c:	220e      	movs	r2, #14
 800298e:	18ba      	adds	r2, r7, r2
 8002990:	2100      	movs	r1, #0
 8002992:	5e52      	ldrsh	r2, [r2, r1]
 8002994:	635a      	str	r2, [r3, #52]	; 0x34
		TIM22 -> CCR2 = 0;
 8002996:	4b05      	ldr	r3, [pc, #20]	; (80029ac <motorSetVel+0x84>)
 8002998:	2200      	movs	r2, #0
 800299a:	639a      	str	r2, [r3, #56]	; 0x38
}
 800299c:	46c0      	nop			; (mov r8, r8)
 800299e:	46bd      	mov	sp, r7
 80029a0:	b004      	add	sp, #16
 80029a2:	bdb0      	pop	{r4, r5, r7, pc}
 80029a4:	46ea6000 	.word	0x46ea6000
 80029a8:	20000248 	.word	0x20000248
 80029ac:	40011400 	.word	0x40011400

080029b0 <motorGoToPosition>:

bool motorGoToPosition(int16_t position){
 80029b0:	b590      	push	{r4, r7, lr}
 80029b2:	b085      	sub	sp, #20
 80029b4:	af00      	add	r7, sp, #0
 80029b6:	0002      	movs	r2, r0
 80029b8:	1dbb      	adds	r3, r7, #6
 80029ba:	801a      	strh	r2, [r3, #0]
	bool ret = 0;
 80029bc:	240f      	movs	r4, #15
 80029be:	193b      	adds	r3, r7, r4
 80029c0:	2200      	movs	r2, #0
 80029c2:	701a      	strb	r2, [r3, #0]

	if (position == encoder){
 80029c4:	4b16      	ldr	r3, [pc, #88]	; (8002a20 <motorGoToPosition+0x70>)
 80029c6:	2200      	movs	r2, #0
 80029c8:	5e9b      	ldrsh	r3, [r3, r2]
 80029ca:	1dba      	adds	r2, r7, #6
 80029cc:	2100      	movs	r1, #0
 80029ce:	5e52      	ldrsh	r2, [r2, r1]
 80029d0:	429a      	cmp	r2, r3
 80029d2:	d107      	bne.n	80029e4 <motorGoToPosition+0x34>
		motorSetVel(0.0);
 80029d4:	2300      	movs	r3, #0
 80029d6:	1c18      	adds	r0, r3, #0
 80029d8:	f7ff ffa6 	bl	8002928 <motorSetVel>

		ret = 1;
 80029dc:	193b      	adds	r3, r7, r4
 80029de:	2201      	movs	r2, #1
 80029e0:	701a      	strb	r2, [r3, #0]
 80029e2:	e016      	b.n	8002a12 <motorGoToPosition+0x62>
	}else{

		if (position > encoder){
 80029e4:	4b0e      	ldr	r3, [pc, #56]	; (8002a20 <motorGoToPosition+0x70>)
 80029e6:	2200      	movs	r2, #0
 80029e8:	5e9b      	ldrsh	r3, [r3, r2]
 80029ea:	1dba      	adds	r2, r7, #6
 80029ec:	2100      	movs	r1, #0
 80029ee:	5e52      	ldrsh	r2, [r2, r1]
 80029f0:	429a      	cmp	r2, r3
 80029f2:	dd05      	ble.n	8002a00 <motorGoToPosition+0x50>
			motorSetVel(0.5);
 80029f4:	23fc      	movs	r3, #252	; 0xfc
 80029f6:	059b      	lsls	r3, r3, #22
 80029f8:	1c18      	adds	r0, r3, #0
 80029fa:	f7ff ff95 	bl	8002928 <motorSetVel>
 80029fe:	e004      	b.n	8002a0a <motorGoToPosition+0x5a>
		}else{
			motorSetVel(-0.5);
 8002a00:	23bf      	movs	r3, #191	; 0xbf
 8002a02:	061b      	lsls	r3, r3, #24
 8002a04:	1c18      	adds	r0, r3, #0
 8002a06:	f7ff ff8f 	bl	8002928 <motorSetVel>
		}

		ret = 0;
 8002a0a:	230f      	movs	r3, #15
 8002a0c:	18fb      	adds	r3, r7, r3
 8002a0e:	2200      	movs	r2, #0
 8002a10:	701a      	strb	r2, [r3, #0]
	}

	return ret;
 8002a12:	230f      	movs	r3, #15
 8002a14:	18fb      	adds	r3, r7, r3
 8002a16:	781b      	ldrb	r3, [r3, #0]
}
 8002a18:	0018      	movs	r0, r3
 8002a1a:	46bd      	mov	sp, r7
 8002a1c:	b005      	add	sp, #20
 8002a1e:	bd90      	pop	{r4, r7, pc}
 8002a20:	20000204 	.word	0x20000204

08002a24 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002a24:	b580      	push	{r7, lr}
 8002a26:	b08a      	sub	sp, #40	; 0x28
 8002a28:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002a2a:	f000 fbc1 	bl	80031b0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002a2e:	f000 f83d 	bl	8002aac <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002a32:	f000 f961 	bl	8002cf8 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8002a36:	f000 f92f 	bl	8002c98 <MX_USART2_UART_Init>
  MX_TIM22_Init();
 8002a3a:	f000 f8a3 	bl	8002b84 <MX_TIM22_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_PWM_Start(&htim22, TIM_CHANNEL_1);
 8002a3e:	4b17      	ldr	r3, [pc, #92]	; (8002a9c <main+0x78>)
 8002a40:	2100      	movs	r1, #0
 8002a42:	0018      	movs	r0, r3
 8002a44:	f001 feaa 	bl	800479c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim22, TIM_CHANNEL_2);
 8002a48:	4b14      	ldr	r3, [pc, #80]	; (8002a9c <main+0x78>)
 8002a4a:	2104      	movs	r1, #4
 8002a4c:	0018      	movs	r0, r3
 8002a4e:	f001 fea5 	bl	800479c <HAL_TIM_PWM_Start>

  int16_t Speed = 0;
 8002a52:	2326      	movs	r3, #38	; 0x26
 8002a54:	18fb      	adds	r3, r7, r3
 8002a56:	2200      	movs	r2, #0
 8002a58:	801a      	strh	r2, [r3, #0]
  float spd = 0.0;
 8002a5a:	2300      	movs	r3, #0
 8002a5c:	623b      	str	r3, [r7, #32]
  while (1)
  {
    /* USER CODE END WHILE */

		uint8_t buf[30]; //Data to send
		spd = encoder; // Speed*0.001;
 8002a5e:	4b10      	ldr	r3, [pc, #64]	; (8002aa0 <main+0x7c>)
 8002a60:	2200      	movs	r2, #0
 8002a62:	5e9b      	ldrsh	r3, [r3, r2]
 8002a64:	0018      	movs	r0, r3
 8002a66:	f7fe f865 	bl	8000b34 <__aeabi_i2f>
 8002a6a:	1c03      	adds	r3, r0, #0
 8002a6c:	623b      	str	r3, [r7, #32]
		sprintf(buf, "Speed = %.2f\r\n", spd);
 8002a6e:	6a38      	ldr	r0, [r7, #32]
 8002a70:	f7ff febe 	bl	80027f0 <__aeabi_f2d>
 8002a74:	0002      	movs	r2, r0
 8002a76:	000b      	movs	r3, r1
 8002a78:	490a      	ldr	r1, [pc, #40]	; (8002aa4 <main+0x80>)
 8002a7a:	0038      	movs	r0, r7
 8002a7c:	f003 fd2a 	bl	80064d4 <siprintf>
		HAL_UART_Transmit(&huart2, buf, sizeof(buf), 10);// Sending in normal mode
 8002a80:	0039      	movs	r1, r7
 8002a82:	4809      	ldr	r0, [pc, #36]	; (8002aa8 <main+0x84>)
 8002a84:	230a      	movs	r3, #10
 8002a86:	221e      	movs	r2, #30
 8002a88:	f002 fb70 	bl	800516c <HAL_UART_Transmit>

		HAL_Delay(100);
 8002a8c:	2064      	movs	r0, #100	; 0x64
 8002a8e:	f000 fbff 	bl	8003290 <HAL_Delay>

//		motorSetVel(0.5);

		motorGoToPosition(60);
 8002a92:	203c      	movs	r0, #60	; 0x3c
 8002a94:	f7ff ff8c 	bl	80029b0 <motorGoToPosition>
  {
 8002a98:	e7e1      	b.n	8002a5e <main+0x3a>
 8002a9a:	46c0      	nop			; (mov r8, r8)
 8002a9c:	20000208 	.word	0x20000208
 8002aa0:	20000204 	.word	0x20000204
 8002aa4:	08008a90 	.word	0x08008a90
 8002aa8:	2000024c 	.word	0x2000024c

08002aac <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002aac:	b590      	push	{r4, r7, lr}
 8002aae:	b09d      	sub	sp, #116	; 0x74
 8002ab0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002ab2:	2438      	movs	r4, #56	; 0x38
 8002ab4:	193b      	adds	r3, r7, r4
 8002ab6:	0018      	movs	r0, r3
 8002ab8:	2338      	movs	r3, #56	; 0x38
 8002aba:	001a      	movs	r2, r3
 8002abc:	2100      	movs	r1, #0
 8002abe:	f003 f887 	bl	8005bd0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002ac2:	2324      	movs	r3, #36	; 0x24
 8002ac4:	18fb      	adds	r3, r7, r3
 8002ac6:	0018      	movs	r0, r3
 8002ac8:	2314      	movs	r3, #20
 8002aca:	001a      	movs	r2, r3
 8002acc:	2100      	movs	r1, #0
 8002ace:	f003 f87f 	bl	8005bd0 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002ad2:	003b      	movs	r3, r7
 8002ad4:	0018      	movs	r0, r3
 8002ad6:	2324      	movs	r3, #36	; 0x24
 8002ad8:	001a      	movs	r2, r3
 8002ada:	2100      	movs	r1, #0
 8002adc:	f003 f878 	bl	8005bd0 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002ae0:	4b26      	ldr	r3, [pc, #152]	; (8002b7c <SystemClock_Config+0xd0>)
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	4a26      	ldr	r2, [pc, #152]	; (8002b80 <SystemClock_Config+0xd4>)
 8002ae6:	401a      	ands	r2, r3
 8002ae8:	4b24      	ldr	r3, [pc, #144]	; (8002b7c <SystemClock_Config+0xd0>)
 8002aea:	2180      	movs	r1, #128	; 0x80
 8002aec:	0109      	lsls	r1, r1, #4
 8002aee:	430a      	orrs	r2, r1
 8002af0:	601a      	str	r2, [r3, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8002af2:	0021      	movs	r1, r4
 8002af4:	187b      	adds	r3, r7, r1
 8002af6:	2210      	movs	r2, #16
 8002af8:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8002afa:	187b      	adds	r3, r7, r1
 8002afc:	2201      	movs	r2, #1
 8002afe:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8002b00:	187b      	adds	r3, r7, r1
 8002b02:	2200      	movs	r2, #0
 8002b04:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_5;
 8002b06:	187b      	adds	r3, r7, r1
 8002b08:	22a0      	movs	r2, #160	; 0xa0
 8002b0a:	0212      	lsls	r2, r2, #8
 8002b0c:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8002b0e:	187b      	adds	r3, r7, r1
 8002b10:	2200      	movs	r2, #0
 8002b12:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002b14:	187b      	adds	r3, r7, r1
 8002b16:	0018      	movs	r0, r3
 8002b18:	f000 fe6c 	bl	80037f4 <HAL_RCC_OscConfig>
 8002b1c:	1e03      	subs	r3, r0, #0
 8002b1e:	d001      	beq.n	8002b24 <SystemClock_Config+0x78>
  {
    Error_Handler();
 8002b20:	f000 f97c 	bl	8002e1c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002b24:	2124      	movs	r1, #36	; 0x24
 8002b26:	187b      	adds	r3, r7, r1
 8002b28:	220f      	movs	r2, #15
 8002b2a:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8002b2c:	187b      	adds	r3, r7, r1
 8002b2e:	2200      	movs	r2, #0
 8002b30:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002b32:	187b      	adds	r3, r7, r1
 8002b34:	2200      	movs	r2, #0
 8002b36:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002b38:	187b      	adds	r3, r7, r1
 8002b3a:	2200      	movs	r2, #0
 8002b3c:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002b3e:	187b      	adds	r3, r7, r1
 8002b40:	2200      	movs	r2, #0
 8002b42:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8002b44:	187b      	adds	r3, r7, r1
 8002b46:	2100      	movs	r1, #0
 8002b48:	0018      	movs	r0, r3
 8002b4a:	f001 fa17 	bl	8003f7c <HAL_RCC_ClockConfig>
 8002b4e:	1e03      	subs	r3, r0, #0
 8002b50:	d001      	beq.n	8002b56 <SystemClock_Config+0xaa>
  {
    Error_Handler();
 8002b52:	f000 f963 	bl	8002e1c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8002b56:	003b      	movs	r3, r7
 8002b58:	2202      	movs	r2, #2
 8002b5a:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8002b5c:	003b      	movs	r3, r7
 8002b5e:	2200      	movs	r2, #0
 8002b60:	611a      	str	r2, [r3, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002b62:	003b      	movs	r3, r7
 8002b64:	0018      	movs	r0, r3
 8002b66:	f001 fc2d 	bl	80043c4 <HAL_RCCEx_PeriphCLKConfig>
 8002b6a:	1e03      	subs	r3, r0, #0
 8002b6c:	d001      	beq.n	8002b72 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8002b6e:	f000 f955 	bl	8002e1c <Error_Handler>
  }
}
 8002b72:	46c0      	nop			; (mov r8, r8)
 8002b74:	46bd      	mov	sp, r7
 8002b76:	b01d      	add	sp, #116	; 0x74
 8002b78:	bd90      	pop	{r4, r7, pc}
 8002b7a:	46c0      	nop			; (mov r8, r8)
 8002b7c:	40007000 	.word	0x40007000
 8002b80:	ffffe7ff 	.word	0xffffe7ff

08002b84 <MX_TIM22_Init>:
  * @brief TIM22 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM22_Init(void)
{
 8002b84:	b580      	push	{r7, lr}
 8002b86:	b08a      	sub	sp, #40	; 0x28
 8002b88:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM22_Init 0 */

  /* USER CODE END TIM22_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002b8a:	2318      	movs	r3, #24
 8002b8c:	18fb      	adds	r3, r7, r3
 8002b8e:	0018      	movs	r0, r3
 8002b90:	2310      	movs	r3, #16
 8002b92:	001a      	movs	r2, r3
 8002b94:	2100      	movs	r1, #0
 8002b96:	f003 f81b 	bl	8005bd0 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002b9a:	2310      	movs	r3, #16
 8002b9c:	18fb      	adds	r3, r7, r3
 8002b9e:	0018      	movs	r0, r3
 8002ba0:	2308      	movs	r3, #8
 8002ba2:	001a      	movs	r2, r3
 8002ba4:	2100      	movs	r1, #0
 8002ba6:	f003 f813 	bl	8005bd0 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002baa:	003b      	movs	r3, r7
 8002bac:	0018      	movs	r0, r3
 8002bae:	2310      	movs	r3, #16
 8002bb0:	001a      	movs	r2, r3
 8002bb2:	2100      	movs	r1, #0
 8002bb4:	f003 f80c 	bl	8005bd0 <memset>

  /* USER CODE BEGIN TIM22_Init 1 */

  /* USER CODE END TIM22_Init 1 */
  htim22.Instance = TIM22;
 8002bb8:	4b34      	ldr	r3, [pc, #208]	; (8002c8c <MX_TIM22_Init+0x108>)
 8002bba:	4a35      	ldr	r2, [pc, #212]	; (8002c90 <MX_TIM22_Init+0x10c>)
 8002bbc:	601a      	str	r2, [r3, #0]
  htim22.Init.Prescaler = 0;
 8002bbe:	4b33      	ldr	r3, [pc, #204]	; (8002c8c <MX_TIM22_Init+0x108>)
 8002bc0:	2200      	movs	r2, #0
 8002bc2:	605a      	str	r2, [r3, #4]
  htim22.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002bc4:	4b31      	ldr	r3, [pc, #196]	; (8002c8c <MX_TIM22_Init+0x108>)
 8002bc6:	2200      	movs	r2, #0
 8002bc8:	609a      	str	r2, [r3, #8]
  htim22.Init.Period = 65535;
 8002bca:	4b30      	ldr	r3, [pc, #192]	; (8002c8c <MX_TIM22_Init+0x108>)
 8002bcc:	4a31      	ldr	r2, [pc, #196]	; (8002c94 <MX_TIM22_Init+0x110>)
 8002bce:	60da      	str	r2, [r3, #12]
  htim22.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002bd0:	4b2e      	ldr	r3, [pc, #184]	; (8002c8c <MX_TIM22_Init+0x108>)
 8002bd2:	2200      	movs	r2, #0
 8002bd4:	611a      	str	r2, [r3, #16]
  htim22.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002bd6:	4b2d      	ldr	r3, [pc, #180]	; (8002c8c <MX_TIM22_Init+0x108>)
 8002bd8:	2200      	movs	r2, #0
 8002bda:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim22) != HAL_OK)
 8002bdc:	4b2b      	ldr	r3, [pc, #172]	; (8002c8c <MX_TIM22_Init+0x108>)
 8002bde:	0018      	movs	r0, r3
 8002be0:	f001 fd54 	bl	800468c <HAL_TIM_Base_Init>
 8002be4:	1e03      	subs	r3, r0, #0
 8002be6:	d001      	beq.n	8002bec <MX_TIM22_Init+0x68>
  {
    Error_Handler();
 8002be8:	f000 f918 	bl	8002e1c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002bec:	2118      	movs	r1, #24
 8002bee:	187b      	adds	r3, r7, r1
 8002bf0:	2280      	movs	r2, #128	; 0x80
 8002bf2:	0152      	lsls	r2, r2, #5
 8002bf4:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim22, &sClockSourceConfig) != HAL_OK)
 8002bf6:	187a      	adds	r2, r7, r1
 8002bf8:	4b24      	ldr	r3, [pc, #144]	; (8002c8c <MX_TIM22_Init+0x108>)
 8002bfa:	0011      	movs	r1, r2
 8002bfc:	0018      	movs	r0, r3
 8002bfe:	f001 ff1f 	bl	8004a40 <HAL_TIM_ConfigClockSource>
 8002c02:	1e03      	subs	r3, r0, #0
 8002c04:	d001      	beq.n	8002c0a <MX_TIM22_Init+0x86>
  {
    Error_Handler();
 8002c06:	f000 f909 	bl	8002e1c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim22) != HAL_OK)
 8002c0a:	4b20      	ldr	r3, [pc, #128]	; (8002c8c <MX_TIM22_Init+0x108>)
 8002c0c:	0018      	movs	r0, r3
 8002c0e:	f001 fd7d 	bl	800470c <HAL_TIM_PWM_Init>
 8002c12:	1e03      	subs	r3, r0, #0
 8002c14:	d001      	beq.n	8002c1a <MX_TIM22_Init+0x96>
  {
    Error_Handler();
 8002c16:	f000 f901 	bl	8002e1c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002c1a:	2110      	movs	r1, #16
 8002c1c:	187b      	adds	r3, r7, r1
 8002c1e:	2200      	movs	r2, #0
 8002c20:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002c22:	187b      	adds	r3, r7, r1
 8002c24:	2200      	movs	r2, #0
 8002c26:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim22, &sMasterConfig) != HAL_OK)
 8002c28:	187a      	adds	r2, r7, r1
 8002c2a:	4b18      	ldr	r3, [pc, #96]	; (8002c8c <MX_TIM22_Init+0x108>)
 8002c2c:	0011      	movs	r1, r2
 8002c2e:	0018      	movs	r0, r3
 8002c30:	f002 f9f0 	bl	8005014 <HAL_TIMEx_MasterConfigSynchronization>
 8002c34:	1e03      	subs	r3, r0, #0
 8002c36:	d001      	beq.n	8002c3c <MX_TIM22_Init+0xb8>
  {
    Error_Handler();
 8002c38:	f000 f8f0 	bl	8002e1c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002c3c:	003b      	movs	r3, r7
 8002c3e:	2260      	movs	r2, #96	; 0x60
 8002c40:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 8002c42:	003b      	movs	r3, r7
 8002c44:	2200      	movs	r2, #0
 8002c46:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002c48:	003b      	movs	r3, r7
 8002c4a:	2200      	movs	r2, #0
 8002c4c:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002c4e:	003b      	movs	r3, r7
 8002c50:	2200      	movs	r2, #0
 8002c52:	60da      	str	r2, [r3, #12]
  if (HAL_TIM_PWM_ConfigChannel(&htim22, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002c54:	0039      	movs	r1, r7
 8002c56:	4b0d      	ldr	r3, [pc, #52]	; (8002c8c <MX_TIM22_Init+0x108>)
 8002c58:	2200      	movs	r2, #0
 8002c5a:	0018      	movs	r0, r3
 8002c5c:	f001 fe2a 	bl	80048b4 <HAL_TIM_PWM_ConfigChannel>
 8002c60:	1e03      	subs	r3, r0, #0
 8002c62:	d001      	beq.n	8002c68 <MX_TIM22_Init+0xe4>
  {
    Error_Handler();
 8002c64:	f000 f8da 	bl	8002e1c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim22, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002c68:	0039      	movs	r1, r7
 8002c6a:	4b08      	ldr	r3, [pc, #32]	; (8002c8c <MX_TIM22_Init+0x108>)
 8002c6c:	2204      	movs	r2, #4
 8002c6e:	0018      	movs	r0, r3
 8002c70:	f001 fe20 	bl	80048b4 <HAL_TIM_PWM_ConfigChannel>
 8002c74:	1e03      	subs	r3, r0, #0
 8002c76:	d001      	beq.n	8002c7c <MX_TIM22_Init+0xf8>
  {
    Error_Handler();
 8002c78:	f000 f8d0 	bl	8002e1c <Error_Handler>
  }
  /* USER CODE BEGIN TIM22_Init 2 */

  /* USER CODE END TIM22_Init 2 */
  HAL_TIM_MspPostInit(&htim22);
 8002c7c:	4b03      	ldr	r3, [pc, #12]	; (8002c8c <MX_TIM22_Init+0x108>)
 8002c7e:	0018      	movs	r0, r3
 8002c80:	f000 f8fe 	bl	8002e80 <HAL_TIM_MspPostInit>

}
 8002c84:	46c0      	nop			; (mov r8, r8)
 8002c86:	46bd      	mov	sp, r7
 8002c88:	b00a      	add	sp, #40	; 0x28
 8002c8a:	bd80      	pop	{r7, pc}
 8002c8c:	20000208 	.word	0x20000208
 8002c90:	40011400 	.word	0x40011400
 8002c94:	0000ffff 	.word	0x0000ffff

08002c98 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002c98:	b580      	push	{r7, lr}
 8002c9a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002c9c:	4b14      	ldr	r3, [pc, #80]	; (8002cf0 <MX_USART2_UART_Init+0x58>)
 8002c9e:	4a15      	ldr	r2, [pc, #84]	; (8002cf4 <MX_USART2_UART_Init+0x5c>)
 8002ca0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002ca2:	4b13      	ldr	r3, [pc, #76]	; (8002cf0 <MX_USART2_UART_Init+0x58>)
 8002ca4:	22e1      	movs	r2, #225	; 0xe1
 8002ca6:	0252      	lsls	r2, r2, #9
 8002ca8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002caa:	4b11      	ldr	r3, [pc, #68]	; (8002cf0 <MX_USART2_UART_Init+0x58>)
 8002cac:	2200      	movs	r2, #0
 8002cae:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002cb0:	4b0f      	ldr	r3, [pc, #60]	; (8002cf0 <MX_USART2_UART_Init+0x58>)
 8002cb2:	2200      	movs	r2, #0
 8002cb4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002cb6:	4b0e      	ldr	r3, [pc, #56]	; (8002cf0 <MX_USART2_UART_Init+0x58>)
 8002cb8:	2200      	movs	r2, #0
 8002cba:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002cbc:	4b0c      	ldr	r3, [pc, #48]	; (8002cf0 <MX_USART2_UART_Init+0x58>)
 8002cbe:	220c      	movs	r2, #12
 8002cc0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002cc2:	4b0b      	ldr	r3, [pc, #44]	; (8002cf0 <MX_USART2_UART_Init+0x58>)
 8002cc4:	2200      	movs	r2, #0
 8002cc6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002cc8:	4b09      	ldr	r3, [pc, #36]	; (8002cf0 <MX_USART2_UART_Init+0x58>)
 8002cca:	2200      	movs	r2, #0
 8002ccc:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002cce:	4b08      	ldr	r3, [pc, #32]	; (8002cf0 <MX_USART2_UART_Init+0x58>)
 8002cd0:	2200      	movs	r2, #0
 8002cd2:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002cd4:	4b06      	ldr	r3, [pc, #24]	; (8002cf0 <MX_USART2_UART_Init+0x58>)
 8002cd6:	2200      	movs	r2, #0
 8002cd8:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002cda:	4b05      	ldr	r3, [pc, #20]	; (8002cf0 <MX_USART2_UART_Init+0x58>)
 8002cdc:	0018      	movs	r0, r3
 8002cde:	f002 f9f1 	bl	80050c4 <HAL_UART_Init>
 8002ce2:	1e03      	subs	r3, r0, #0
 8002ce4:	d001      	beq.n	8002cea <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8002ce6:	f000 f899 	bl	8002e1c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002cea:	46c0      	nop			; (mov r8, r8)
 8002cec:	46bd      	mov	sp, r7
 8002cee:	bd80      	pop	{r7, pc}
 8002cf0:	2000024c 	.word	0x2000024c
 8002cf4:	40004400 	.word	0x40004400

08002cf8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002cf8:	b590      	push	{r4, r7, lr}
 8002cfa:	b08b      	sub	sp, #44	; 0x2c
 8002cfc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002cfe:	2414      	movs	r4, #20
 8002d00:	193b      	adds	r3, r7, r4
 8002d02:	0018      	movs	r0, r3
 8002d04:	2314      	movs	r3, #20
 8002d06:	001a      	movs	r2, r3
 8002d08:	2100      	movs	r1, #0
 8002d0a:	f002 ff61 	bl	8005bd0 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002d0e:	4b41      	ldr	r3, [pc, #260]	; (8002e14 <MX_GPIO_Init+0x11c>)
 8002d10:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002d12:	4b40      	ldr	r3, [pc, #256]	; (8002e14 <MX_GPIO_Init+0x11c>)
 8002d14:	2104      	movs	r1, #4
 8002d16:	430a      	orrs	r2, r1
 8002d18:	62da      	str	r2, [r3, #44]	; 0x2c
 8002d1a:	4b3e      	ldr	r3, [pc, #248]	; (8002e14 <MX_GPIO_Init+0x11c>)
 8002d1c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d1e:	2204      	movs	r2, #4
 8002d20:	4013      	ands	r3, r2
 8002d22:	613b      	str	r3, [r7, #16]
 8002d24:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002d26:	4b3b      	ldr	r3, [pc, #236]	; (8002e14 <MX_GPIO_Init+0x11c>)
 8002d28:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002d2a:	4b3a      	ldr	r3, [pc, #232]	; (8002e14 <MX_GPIO_Init+0x11c>)
 8002d2c:	2180      	movs	r1, #128	; 0x80
 8002d2e:	430a      	orrs	r2, r1
 8002d30:	62da      	str	r2, [r3, #44]	; 0x2c
 8002d32:	4b38      	ldr	r3, [pc, #224]	; (8002e14 <MX_GPIO_Init+0x11c>)
 8002d34:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d36:	2280      	movs	r2, #128	; 0x80
 8002d38:	4013      	ands	r3, r2
 8002d3a:	60fb      	str	r3, [r7, #12]
 8002d3c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d3e:	4b35      	ldr	r3, [pc, #212]	; (8002e14 <MX_GPIO_Init+0x11c>)
 8002d40:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002d42:	4b34      	ldr	r3, [pc, #208]	; (8002e14 <MX_GPIO_Init+0x11c>)
 8002d44:	2101      	movs	r1, #1
 8002d46:	430a      	orrs	r2, r1
 8002d48:	62da      	str	r2, [r3, #44]	; 0x2c
 8002d4a:	4b32      	ldr	r3, [pc, #200]	; (8002e14 <MX_GPIO_Init+0x11c>)
 8002d4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d4e:	2201      	movs	r2, #1
 8002d50:	4013      	ands	r3, r2
 8002d52:	60bb      	str	r3, [r7, #8]
 8002d54:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002d56:	4b2f      	ldr	r3, [pc, #188]	; (8002e14 <MX_GPIO_Init+0x11c>)
 8002d58:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002d5a:	4b2e      	ldr	r3, [pc, #184]	; (8002e14 <MX_GPIO_Init+0x11c>)
 8002d5c:	2102      	movs	r1, #2
 8002d5e:	430a      	orrs	r2, r1
 8002d60:	62da      	str	r2, [r3, #44]	; 0x2c
 8002d62:	4b2c      	ldr	r3, [pc, #176]	; (8002e14 <MX_GPIO_Init+0x11c>)
 8002d64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d66:	2202      	movs	r2, #2
 8002d68:	4013      	ands	r3, r2
 8002d6a:	607b      	str	r3, [r7, #4]
 8002d6c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8002d6e:	23a0      	movs	r3, #160	; 0xa0
 8002d70:	05db      	lsls	r3, r3, #23
 8002d72:	2200      	movs	r2, #0
 8002d74:	2120      	movs	r1, #32
 8002d76:	0018      	movs	r0, r3
 8002d78:	f000 fd02 	bl	8003780 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8002d7c:	193b      	adds	r3, r7, r4
 8002d7e:	2280      	movs	r2, #128	; 0x80
 8002d80:	0192      	lsls	r2, r2, #6
 8002d82:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002d84:	193b      	adds	r3, r7, r4
 8002d86:	2284      	movs	r2, #132	; 0x84
 8002d88:	0392      	lsls	r2, r2, #14
 8002d8a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d8c:	193b      	adds	r3, r7, r4
 8002d8e:	2200      	movs	r2, #0
 8002d90:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8002d92:	193b      	adds	r3, r7, r4
 8002d94:	4a20      	ldr	r2, [pc, #128]	; (8002e18 <MX_GPIO_Init+0x120>)
 8002d96:	0019      	movs	r1, r3
 8002d98:	0010      	movs	r0, r2
 8002d9a:	f000 fb7b 	bl	8003494 <HAL_GPIO_Init>

  /*Configure GPIO pin : ENCODER_Pin */
  GPIO_InitStruct.Pin = ENCODER_Pin;
 8002d9e:	0021      	movs	r1, r4
 8002da0:	187b      	adds	r3, r7, r1
 8002da2:	2201      	movs	r2, #1
 8002da4:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002da6:	187b      	adds	r3, r7, r1
 8002da8:	2288      	movs	r2, #136	; 0x88
 8002daa:	0352      	lsls	r2, r2, #13
 8002dac:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002dae:	187b      	adds	r3, r7, r1
 8002db0:	2200      	movs	r2, #0
 8002db2:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(ENCODER_GPIO_Port, &GPIO_InitStruct);
 8002db4:	000c      	movs	r4, r1
 8002db6:	187b      	adds	r3, r7, r1
 8002db8:	4a17      	ldr	r2, [pc, #92]	; (8002e18 <MX_GPIO_Init+0x120>)
 8002dba:	0019      	movs	r1, r3
 8002dbc:	0010      	movs	r0, r2
 8002dbe:	f000 fb69 	bl	8003494 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8002dc2:	0021      	movs	r1, r4
 8002dc4:	187b      	adds	r3, r7, r1
 8002dc6:	2220      	movs	r2, #32
 8002dc8:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002dca:	187b      	adds	r3, r7, r1
 8002dcc:	2201      	movs	r2, #1
 8002dce:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002dd0:	187b      	adds	r3, r7, r1
 8002dd2:	2200      	movs	r2, #0
 8002dd4:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002dd6:	187b      	adds	r3, r7, r1
 8002dd8:	2200      	movs	r2, #0
 8002dda:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8002ddc:	187a      	adds	r2, r7, r1
 8002dde:	23a0      	movs	r3, #160	; 0xa0
 8002de0:	05db      	lsls	r3, r3, #23
 8002de2:	0011      	movs	r1, r2
 8002de4:	0018      	movs	r0, r3
 8002de6:	f000 fb55 	bl	8003494 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_1_IRQn, 0, 0);
 8002dea:	2200      	movs	r2, #0
 8002dec:	2100      	movs	r1, #0
 8002dee:	2005      	movs	r0, #5
 8002df0:	f000 fb1e 	bl	8003430 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_1_IRQn);
 8002df4:	2005      	movs	r0, #5
 8002df6:	f000 fb30 	bl	800345a <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 8002dfa:	2200      	movs	r2, #0
 8002dfc:	2100      	movs	r1, #0
 8002dfe:	2007      	movs	r0, #7
 8002e00:	f000 fb16 	bl	8003430 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 8002e04:	2007      	movs	r0, #7
 8002e06:	f000 fb28 	bl	800345a <HAL_NVIC_EnableIRQ>

}
 8002e0a:	46c0      	nop			; (mov r8, r8)
 8002e0c:	46bd      	mov	sp, r7
 8002e0e:	b00b      	add	sp, #44	; 0x2c
 8002e10:	bd90      	pop	{r4, r7, pc}
 8002e12:	46c0      	nop			; (mov r8, r8)
 8002e14:	40021000 	.word	0x40021000
 8002e18:	50000800 	.word	0x50000800

08002e1c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002e1c:	b580      	push	{r7, lr}
 8002e1e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002e20:	b672      	cpsid	i
}
 8002e22:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002e24:	e7fe      	b.n	8002e24 <Error_Handler+0x8>
	...

08002e28 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002e28:	b580      	push	{r7, lr}
 8002e2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002e2c:	4b07      	ldr	r3, [pc, #28]	; (8002e4c <HAL_MspInit+0x24>)
 8002e2e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002e30:	4b06      	ldr	r3, [pc, #24]	; (8002e4c <HAL_MspInit+0x24>)
 8002e32:	2101      	movs	r1, #1
 8002e34:	430a      	orrs	r2, r1
 8002e36:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8002e38:	4b04      	ldr	r3, [pc, #16]	; (8002e4c <HAL_MspInit+0x24>)
 8002e3a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002e3c:	4b03      	ldr	r3, [pc, #12]	; (8002e4c <HAL_MspInit+0x24>)
 8002e3e:	2180      	movs	r1, #128	; 0x80
 8002e40:	0549      	lsls	r1, r1, #21
 8002e42:	430a      	orrs	r2, r1
 8002e44:	639a      	str	r2, [r3, #56]	; 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002e46:	46c0      	nop			; (mov r8, r8)
 8002e48:	46bd      	mov	sp, r7
 8002e4a:	bd80      	pop	{r7, pc}
 8002e4c:	40021000 	.word	0x40021000

08002e50 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002e50:	b580      	push	{r7, lr}
 8002e52:	b082      	sub	sp, #8
 8002e54:	af00      	add	r7, sp, #0
 8002e56:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM22)
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	4a06      	ldr	r2, [pc, #24]	; (8002e78 <HAL_TIM_Base_MspInit+0x28>)
 8002e5e:	4293      	cmp	r3, r2
 8002e60:	d105      	bne.n	8002e6e <HAL_TIM_Base_MspInit+0x1e>
  {
  /* USER CODE BEGIN TIM22_MspInit 0 */

  /* USER CODE END TIM22_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM22_CLK_ENABLE();
 8002e62:	4b06      	ldr	r3, [pc, #24]	; (8002e7c <HAL_TIM_Base_MspInit+0x2c>)
 8002e64:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002e66:	4b05      	ldr	r3, [pc, #20]	; (8002e7c <HAL_TIM_Base_MspInit+0x2c>)
 8002e68:	2120      	movs	r1, #32
 8002e6a:	430a      	orrs	r2, r1
 8002e6c:	635a      	str	r2, [r3, #52]	; 0x34
  /* USER CODE BEGIN TIM22_MspInit 1 */

  /* USER CODE END TIM22_MspInit 1 */
  }

}
 8002e6e:	46c0      	nop			; (mov r8, r8)
 8002e70:	46bd      	mov	sp, r7
 8002e72:	b002      	add	sp, #8
 8002e74:	bd80      	pop	{r7, pc}
 8002e76:	46c0      	nop			; (mov r8, r8)
 8002e78:	40011400 	.word	0x40011400
 8002e7c:	40021000 	.word	0x40021000

08002e80 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002e80:	b590      	push	{r4, r7, lr}
 8002e82:	b089      	sub	sp, #36	; 0x24
 8002e84:	af00      	add	r7, sp, #0
 8002e86:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e88:	240c      	movs	r4, #12
 8002e8a:	193b      	adds	r3, r7, r4
 8002e8c:	0018      	movs	r0, r3
 8002e8e:	2314      	movs	r3, #20
 8002e90:	001a      	movs	r2, r3
 8002e92:	2100      	movs	r1, #0
 8002e94:	f002 fe9c 	bl	8005bd0 <memset>
  if(htim->Instance==TIM22)
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	4a14      	ldr	r2, [pc, #80]	; (8002ef0 <HAL_TIM_MspPostInit+0x70>)
 8002e9e:	4293      	cmp	r3, r2
 8002ea0:	d121      	bne.n	8002ee6 <HAL_TIM_MspPostInit+0x66>
  {
  /* USER CODE BEGIN TIM22_MspPostInit 0 */

  /* USER CODE END TIM22_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002ea2:	4b14      	ldr	r3, [pc, #80]	; (8002ef4 <HAL_TIM_MspPostInit+0x74>)
 8002ea4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002ea6:	4b13      	ldr	r3, [pc, #76]	; (8002ef4 <HAL_TIM_MspPostInit+0x74>)
 8002ea8:	2102      	movs	r1, #2
 8002eaa:	430a      	orrs	r2, r1
 8002eac:	62da      	str	r2, [r3, #44]	; 0x2c
 8002eae:	4b11      	ldr	r3, [pc, #68]	; (8002ef4 <HAL_TIM_MspPostInit+0x74>)
 8002eb0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002eb2:	2202      	movs	r2, #2
 8002eb4:	4013      	ands	r3, r2
 8002eb6:	60bb      	str	r3, [r7, #8]
 8002eb8:	68bb      	ldr	r3, [r7, #8]
    /**TIM22 GPIO Configuration
    PB4     ------> TIM22_CH1
    PB5     ------> TIM22_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8002eba:	0021      	movs	r1, r4
 8002ebc:	187b      	adds	r3, r7, r1
 8002ebe:	2230      	movs	r2, #48	; 0x30
 8002ec0:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ec2:	187b      	adds	r3, r7, r1
 8002ec4:	2202      	movs	r2, #2
 8002ec6:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ec8:	187b      	adds	r3, r7, r1
 8002eca:	2200      	movs	r2, #0
 8002ecc:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ece:	187b      	adds	r3, r7, r1
 8002ed0:	2200      	movs	r2, #0
 8002ed2:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM22;
 8002ed4:	187b      	adds	r3, r7, r1
 8002ed6:	2204      	movs	r2, #4
 8002ed8:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002eda:	187b      	adds	r3, r7, r1
 8002edc:	4a06      	ldr	r2, [pc, #24]	; (8002ef8 <HAL_TIM_MspPostInit+0x78>)
 8002ede:	0019      	movs	r1, r3
 8002ee0:	0010      	movs	r0, r2
 8002ee2:	f000 fad7 	bl	8003494 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM22_MspPostInit 1 */

  /* USER CODE END TIM22_MspPostInit 1 */
  }

}
 8002ee6:	46c0      	nop			; (mov r8, r8)
 8002ee8:	46bd      	mov	sp, r7
 8002eea:	b009      	add	sp, #36	; 0x24
 8002eec:	bd90      	pop	{r4, r7, pc}
 8002eee:	46c0      	nop			; (mov r8, r8)
 8002ef0:	40011400 	.word	0x40011400
 8002ef4:	40021000 	.word	0x40021000
 8002ef8:	50000400 	.word	0x50000400

08002efc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002efc:	b590      	push	{r4, r7, lr}
 8002efe:	b089      	sub	sp, #36	; 0x24
 8002f00:	af00      	add	r7, sp, #0
 8002f02:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f04:	240c      	movs	r4, #12
 8002f06:	193b      	adds	r3, r7, r4
 8002f08:	0018      	movs	r0, r3
 8002f0a:	2314      	movs	r3, #20
 8002f0c:	001a      	movs	r2, r3
 8002f0e:	2100      	movs	r1, #0
 8002f10:	f002 fe5e 	bl	8005bd0 <memset>
  if(huart->Instance==USART2)
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	4a18      	ldr	r2, [pc, #96]	; (8002f7c <HAL_UART_MspInit+0x80>)
 8002f1a:	4293      	cmp	r3, r2
 8002f1c:	d129      	bne.n	8002f72 <HAL_UART_MspInit+0x76>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002f1e:	4b18      	ldr	r3, [pc, #96]	; (8002f80 <HAL_UART_MspInit+0x84>)
 8002f20:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002f22:	4b17      	ldr	r3, [pc, #92]	; (8002f80 <HAL_UART_MspInit+0x84>)
 8002f24:	2180      	movs	r1, #128	; 0x80
 8002f26:	0289      	lsls	r1, r1, #10
 8002f28:	430a      	orrs	r2, r1
 8002f2a:	639a      	str	r2, [r3, #56]	; 0x38

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f2c:	4b14      	ldr	r3, [pc, #80]	; (8002f80 <HAL_UART_MspInit+0x84>)
 8002f2e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002f30:	4b13      	ldr	r3, [pc, #76]	; (8002f80 <HAL_UART_MspInit+0x84>)
 8002f32:	2101      	movs	r1, #1
 8002f34:	430a      	orrs	r2, r1
 8002f36:	62da      	str	r2, [r3, #44]	; 0x2c
 8002f38:	4b11      	ldr	r3, [pc, #68]	; (8002f80 <HAL_UART_MspInit+0x84>)
 8002f3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f3c:	2201      	movs	r2, #1
 8002f3e:	4013      	ands	r3, r2
 8002f40:	60bb      	str	r3, [r7, #8]
 8002f42:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8002f44:	0021      	movs	r1, r4
 8002f46:	187b      	adds	r3, r7, r1
 8002f48:	220c      	movs	r2, #12
 8002f4a:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f4c:	187b      	adds	r3, r7, r1
 8002f4e:	2202      	movs	r2, #2
 8002f50:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f52:	187b      	adds	r3, r7, r1
 8002f54:	2200      	movs	r2, #0
 8002f56:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002f58:	187b      	adds	r3, r7, r1
 8002f5a:	2203      	movs	r2, #3
 8002f5c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART2;
 8002f5e:	187b      	adds	r3, r7, r1
 8002f60:	2204      	movs	r2, #4
 8002f62:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002f64:	187a      	adds	r2, r7, r1
 8002f66:	23a0      	movs	r3, #160	; 0xa0
 8002f68:	05db      	lsls	r3, r3, #23
 8002f6a:	0011      	movs	r1, r2
 8002f6c:	0018      	movs	r0, r3
 8002f6e:	f000 fa91 	bl	8003494 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8002f72:	46c0      	nop			; (mov r8, r8)
 8002f74:	46bd      	mov	sp, r7
 8002f76:	b009      	add	sp, #36	; 0x24
 8002f78:	bd90      	pop	{r4, r7, pc}
 8002f7a:	46c0      	nop			; (mov r8, r8)
 8002f7c:	40004400 	.word	0x40004400
 8002f80:	40021000 	.word	0x40021000

08002f84 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002f84:	b580      	push	{r7, lr}
 8002f86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002f88:	e7fe      	b.n	8002f88 <NMI_Handler+0x4>

08002f8a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002f8a:	b580      	push	{r7, lr}
 8002f8c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002f8e:	e7fe      	b.n	8002f8e <HardFault_Handler+0x4>

08002f90 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002f90:	b580      	push	{r7, lr}
 8002f92:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8002f94:	46c0      	nop			; (mov r8, r8)
 8002f96:	46bd      	mov	sp, r7
 8002f98:	bd80      	pop	{r7, pc}

08002f9a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002f9a:	b580      	push	{r7, lr}
 8002f9c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002f9e:	46c0      	nop			; (mov r8, r8)
 8002fa0:	46bd      	mov	sp, r7
 8002fa2:	bd80      	pop	{r7, pc}

08002fa4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002fa4:	b580      	push	{r7, lr}
 8002fa6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002fa8:	f000 f956 	bl	8003258 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002fac:	46c0      	nop			; (mov r8, r8)
 8002fae:	46bd      	mov	sp, r7
 8002fb0:	bd80      	pop	{r7, pc}

08002fb2 <EXTI0_1_IRQHandler>:

/**
  * @brief This function handles EXTI line 0 and line 1 interrupts.
  */
void EXTI0_1_IRQHandler(void)
{
 8002fb2:	b580      	push	{r7, lr}
 8002fb4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_1_IRQn 0 */

  /* USER CODE END EXTI0_1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ENCODER_Pin);
 8002fb6:	2001      	movs	r0, #1
 8002fb8:	f000 fc00 	bl	80037bc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_1_IRQn 1 */

  /* USER CODE END EXTI0_1_IRQn 1 */
}
 8002fbc:	46c0      	nop			; (mov r8, r8)
 8002fbe:	46bd      	mov	sp, r7
 8002fc0:	bd80      	pop	{r7, pc}

08002fc2 <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 8002fc2:	b580      	push	{r7, lr}
 8002fc4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8002fc6:	2380      	movs	r3, #128	; 0x80
 8002fc8:	019b      	lsls	r3, r3, #6
 8002fca:	0018      	movs	r0, r3
 8002fcc:	f000 fbf6 	bl	80037bc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 8002fd0:	46c0      	nop			; (mov r8, r8)
 8002fd2:	46bd      	mov	sp, r7
 8002fd4:	bd80      	pop	{r7, pc}

08002fd6 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002fd6:	b580      	push	{r7, lr}
 8002fd8:	af00      	add	r7, sp, #0
	return 1;
 8002fda:	2301      	movs	r3, #1
}
 8002fdc:	0018      	movs	r0, r3
 8002fde:	46bd      	mov	sp, r7
 8002fe0:	bd80      	pop	{r7, pc}

08002fe2 <_kill>:

int _kill(int pid, int sig)
{
 8002fe2:	b580      	push	{r7, lr}
 8002fe4:	b082      	sub	sp, #8
 8002fe6:	af00      	add	r7, sp, #0
 8002fe8:	6078      	str	r0, [r7, #4]
 8002fea:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002fec:	f002 fdc6 	bl	8005b7c <__errno>
 8002ff0:	0003      	movs	r3, r0
 8002ff2:	2216      	movs	r2, #22
 8002ff4:	601a      	str	r2, [r3, #0]
	return -1;
 8002ff6:	2301      	movs	r3, #1
 8002ff8:	425b      	negs	r3, r3
}
 8002ffa:	0018      	movs	r0, r3
 8002ffc:	46bd      	mov	sp, r7
 8002ffe:	b002      	add	sp, #8
 8003000:	bd80      	pop	{r7, pc}

08003002 <_exit>:

void _exit (int status)
{
 8003002:	b580      	push	{r7, lr}
 8003004:	b082      	sub	sp, #8
 8003006:	af00      	add	r7, sp, #0
 8003008:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 800300a:	2301      	movs	r3, #1
 800300c:	425a      	negs	r2, r3
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	0011      	movs	r1, r2
 8003012:	0018      	movs	r0, r3
 8003014:	f7ff ffe5 	bl	8002fe2 <_kill>
	while (1) {}		/* Make sure we hang here */
 8003018:	e7fe      	b.n	8003018 <_exit+0x16>

0800301a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800301a:	b580      	push	{r7, lr}
 800301c:	b086      	sub	sp, #24
 800301e:	af00      	add	r7, sp, #0
 8003020:	60f8      	str	r0, [r7, #12]
 8003022:	60b9      	str	r1, [r7, #8]
 8003024:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003026:	2300      	movs	r3, #0
 8003028:	617b      	str	r3, [r7, #20]
 800302a:	e00a      	b.n	8003042 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800302c:	e000      	b.n	8003030 <_read+0x16>
 800302e:	bf00      	nop
 8003030:	0001      	movs	r1, r0
 8003032:	68bb      	ldr	r3, [r7, #8]
 8003034:	1c5a      	adds	r2, r3, #1
 8003036:	60ba      	str	r2, [r7, #8]
 8003038:	b2ca      	uxtb	r2, r1
 800303a:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800303c:	697b      	ldr	r3, [r7, #20]
 800303e:	3301      	adds	r3, #1
 8003040:	617b      	str	r3, [r7, #20]
 8003042:	697a      	ldr	r2, [r7, #20]
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	429a      	cmp	r2, r3
 8003048:	dbf0      	blt.n	800302c <_read+0x12>
	}

return len;
 800304a:	687b      	ldr	r3, [r7, #4]
}
 800304c:	0018      	movs	r0, r3
 800304e:	46bd      	mov	sp, r7
 8003050:	b006      	add	sp, #24
 8003052:	bd80      	pop	{r7, pc}

08003054 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003054:	b580      	push	{r7, lr}
 8003056:	b086      	sub	sp, #24
 8003058:	af00      	add	r7, sp, #0
 800305a:	60f8      	str	r0, [r7, #12]
 800305c:	60b9      	str	r1, [r7, #8]
 800305e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003060:	2300      	movs	r3, #0
 8003062:	617b      	str	r3, [r7, #20]
 8003064:	e009      	b.n	800307a <_write+0x26>
	{
		__io_putchar(*ptr++);
 8003066:	68bb      	ldr	r3, [r7, #8]
 8003068:	1c5a      	adds	r2, r3, #1
 800306a:	60ba      	str	r2, [r7, #8]
 800306c:	781b      	ldrb	r3, [r3, #0]
 800306e:	0018      	movs	r0, r3
 8003070:	e000      	b.n	8003074 <_write+0x20>
 8003072:	bf00      	nop
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003074:	697b      	ldr	r3, [r7, #20]
 8003076:	3301      	adds	r3, #1
 8003078:	617b      	str	r3, [r7, #20]
 800307a:	697a      	ldr	r2, [r7, #20]
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	429a      	cmp	r2, r3
 8003080:	dbf1      	blt.n	8003066 <_write+0x12>
	}
	return len;
 8003082:	687b      	ldr	r3, [r7, #4]
}
 8003084:	0018      	movs	r0, r3
 8003086:	46bd      	mov	sp, r7
 8003088:	b006      	add	sp, #24
 800308a:	bd80      	pop	{r7, pc}

0800308c <_close>:

int _close(int file)
{
 800308c:	b580      	push	{r7, lr}
 800308e:	b082      	sub	sp, #8
 8003090:	af00      	add	r7, sp, #0
 8003092:	6078      	str	r0, [r7, #4]
	return -1;
 8003094:	2301      	movs	r3, #1
 8003096:	425b      	negs	r3, r3
}
 8003098:	0018      	movs	r0, r3
 800309a:	46bd      	mov	sp, r7
 800309c:	b002      	add	sp, #8
 800309e:	bd80      	pop	{r7, pc}

080030a0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80030a0:	b580      	push	{r7, lr}
 80030a2:	b082      	sub	sp, #8
 80030a4:	af00      	add	r7, sp, #0
 80030a6:	6078      	str	r0, [r7, #4]
 80030a8:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80030aa:	683b      	ldr	r3, [r7, #0]
 80030ac:	2280      	movs	r2, #128	; 0x80
 80030ae:	0192      	lsls	r2, r2, #6
 80030b0:	605a      	str	r2, [r3, #4]
	return 0;
 80030b2:	2300      	movs	r3, #0
}
 80030b4:	0018      	movs	r0, r3
 80030b6:	46bd      	mov	sp, r7
 80030b8:	b002      	add	sp, #8
 80030ba:	bd80      	pop	{r7, pc}

080030bc <_isatty>:

int _isatty(int file)
{
 80030bc:	b580      	push	{r7, lr}
 80030be:	b082      	sub	sp, #8
 80030c0:	af00      	add	r7, sp, #0
 80030c2:	6078      	str	r0, [r7, #4]
	return 1;
 80030c4:	2301      	movs	r3, #1
}
 80030c6:	0018      	movs	r0, r3
 80030c8:	46bd      	mov	sp, r7
 80030ca:	b002      	add	sp, #8
 80030cc:	bd80      	pop	{r7, pc}

080030ce <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80030ce:	b580      	push	{r7, lr}
 80030d0:	b084      	sub	sp, #16
 80030d2:	af00      	add	r7, sp, #0
 80030d4:	60f8      	str	r0, [r7, #12]
 80030d6:	60b9      	str	r1, [r7, #8]
 80030d8:	607a      	str	r2, [r7, #4]
	return 0;
 80030da:	2300      	movs	r3, #0
}
 80030dc:	0018      	movs	r0, r3
 80030de:	46bd      	mov	sp, r7
 80030e0:	b004      	add	sp, #16
 80030e2:	bd80      	pop	{r7, pc}

080030e4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80030e4:	b580      	push	{r7, lr}
 80030e6:	b086      	sub	sp, #24
 80030e8:	af00      	add	r7, sp, #0
 80030ea:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80030ec:	4a14      	ldr	r2, [pc, #80]	; (8003140 <_sbrk+0x5c>)
 80030ee:	4b15      	ldr	r3, [pc, #84]	; (8003144 <_sbrk+0x60>)
 80030f0:	1ad3      	subs	r3, r2, r3
 80030f2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80030f4:	697b      	ldr	r3, [r7, #20]
 80030f6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80030f8:	4b13      	ldr	r3, [pc, #76]	; (8003148 <_sbrk+0x64>)
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d102      	bne.n	8003106 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003100:	4b11      	ldr	r3, [pc, #68]	; (8003148 <_sbrk+0x64>)
 8003102:	4a12      	ldr	r2, [pc, #72]	; (800314c <_sbrk+0x68>)
 8003104:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003106:	4b10      	ldr	r3, [pc, #64]	; (8003148 <_sbrk+0x64>)
 8003108:	681a      	ldr	r2, [r3, #0]
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	18d3      	adds	r3, r2, r3
 800310e:	693a      	ldr	r2, [r7, #16]
 8003110:	429a      	cmp	r2, r3
 8003112:	d207      	bcs.n	8003124 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003114:	f002 fd32 	bl	8005b7c <__errno>
 8003118:	0003      	movs	r3, r0
 800311a:	220c      	movs	r2, #12
 800311c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800311e:	2301      	movs	r3, #1
 8003120:	425b      	negs	r3, r3
 8003122:	e009      	b.n	8003138 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003124:	4b08      	ldr	r3, [pc, #32]	; (8003148 <_sbrk+0x64>)
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800312a:	4b07      	ldr	r3, [pc, #28]	; (8003148 <_sbrk+0x64>)
 800312c:	681a      	ldr	r2, [r3, #0]
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	18d2      	adds	r2, r2, r3
 8003132:	4b05      	ldr	r3, [pc, #20]	; (8003148 <_sbrk+0x64>)
 8003134:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8003136:	68fb      	ldr	r3, [r7, #12]
}
 8003138:	0018      	movs	r0, r3
 800313a:	46bd      	mov	sp, r7
 800313c:	b006      	add	sp, #24
 800313e:	bd80      	pop	{r7, pc}
 8003140:	20002000 	.word	0x20002000
 8003144:	00000400 	.word	0x00000400
 8003148:	200001f8 	.word	0x200001f8
 800314c:	200002e8 	.word	0x200002e8

08003150 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8003150:	b580      	push	{r7, lr}
 8003152:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003154:	46c0      	nop			; (mov r8, r8)
 8003156:	46bd      	mov	sp, r7
 8003158:	bd80      	pop	{r7, pc}
	...

0800315c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   r0, =_estack
 800315c:	480d      	ldr	r0, [pc, #52]	; (8003194 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800315e:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003160:	480d      	ldr	r0, [pc, #52]	; (8003198 <LoopForever+0x6>)
  ldr r1, =_edata
 8003162:	490e      	ldr	r1, [pc, #56]	; (800319c <LoopForever+0xa>)
  ldr r2, =_sidata
 8003164:	4a0e      	ldr	r2, [pc, #56]	; (80031a0 <LoopForever+0xe>)
  movs r3, #0
 8003166:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003168:	e002      	b.n	8003170 <LoopCopyDataInit>

0800316a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800316a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800316c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800316e:	3304      	adds	r3, #4

08003170 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003170:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003172:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003174:	d3f9      	bcc.n	800316a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003176:	4a0b      	ldr	r2, [pc, #44]	; (80031a4 <LoopForever+0x12>)
  ldr r4, =_ebss
 8003178:	4c0b      	ldr	r4, [pc, #44]	; (80031a8 <LoopForever+0x16>)
  movs r3, #0
 800317a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800317c:	e001      	b.n	8003182 <LoopFillZerobss>

0800317e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800317e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003180:	3204      	adds	r2, #4

08003182 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003182:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003184:	d3fb      	bcc.n	800317e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8003186:	f7ff ffe3 	bl	8003150 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800318a:	f002 fcfd 	bl	8005b88 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800318e:	f7ff fc49 	bl	8002a24 <main>

08003192 <LoopForever>:

LoopForever:
    b LoopForever
 8003192:	e7fe      	b.n	8003192 <LoopForever>
  ldr   r0, =_estack
 8003194:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8003198:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800319c:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 80031a0:	08008fbc 	.word	0x08008fbc
  ldr r2, =_sbss
 80031a4:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 80031a8:	200002e4 	.word	0x200002e4

080031ac <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80031ac:	e7fe      	b.n	80031ac <ADC1_COMP_IRQHandler>
	...

080031b0 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80031b0:	b580      	push	{r7, lr}
 80031b2:	b082      	sub	sp, #8
 80031b4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80031b6:	1dfb      	adds	r3, r7, #7
 80031b8:	2200      	movs	r2, #0
 80031ba:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 80031bc:	4b0b      	ldr	r3, [pc, #44]	; (80031ec <HAL_Init+0x3c>)
 80031be:	681a      	ldr	r2, [r3, #0]
 80031c0:	4b0a      	ldr	r3, [pc, #40]	; (80031ec <HAL_Init+0x3c>)
 80031c2:	2140      	movs	r1, #64	; 0x40
 80031c4:	430a      	orrs	r2, r1
 80031c6:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80031c8:	2000      	movs	r0, #0
 80031ca:	f000 f811 	bl	80031f0 <HAL_InitTick>
 80031ce:	1e03      	subs	r3, r0, #0
 80031d0:	d003      	beq.n	80031da <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 80031d2:	1dfb      	adds	r3, r7, #7
 80031d4:	2201      	movs	r2, #1
 80031d6:	701a      	strb	r2, [r3, #0]
 80031d8:	e001      	b.n	80031de <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80031da:	f7ff fe25 	bl	8002e28 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80031de:	1dfb      	adds	r3, r7, #7
 80031e0:	781b      	ldrb	r3, [r3, #0]
}
 80031e2:	0018      	movs	r0, r3
 80031e4:	46bd      	mov	sp, r7
 80031e6:	b002      	add	sp, #8
 80031e8:	bd80      	pop	{r7, pc}
 80031ea:	46c0      	nop			; (mov r8, r8)
 80031ec:	40022000 	.word	0x40022000

080031f0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80031f0:	b590      	push	{r4, r7, lr}
 80031f2:	b083      	sub	sp, #12
 80031f4:	af00      	add	r7, sp, #0
 80031f6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80031f8:	4b14      	ldr	r3, [pc, #80]	; (800324c <HAL_InitTick+0x5c>)
 80031fa:	681c      	ldr	r4, [r3, #0]
 80031fc:	4b14      	ldr	r3, [pc, #80]	; (8003250 <HAL_InitTick+0x60>)
 80031fe:	781b      	ldrb	r3, [r3, #0]
 8003200:	0019      	movs	r1, r3
 8003202:	23fa      	movs	r3, #250	; 0xfa
 8003204:	0098      	lsls	r0, r3, #2
 8003206:	f7fc ff9b 	bl	8000140 <__udivsi3>
 800320a:	0003      	movs	r3, r0
 800320c:	0019      	movs	r1, r3
 800320e:	0020      	movs	r0, r4
 8003210:	f7fc ff96 	bl	8000140 <__udivsi3>
 8003214:	0003      	movs	r3, r0
 8003216:	0018      	movs	r0, r3
 8003218:	f000 f92f 	bl	800347a <HAL_SYSTICK_Config>
 800321c:	1e03      	subs	r3, r0, #0
 800321e:	d001      	beq.n	8003224 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8003220:	2301      	movs	r3, #1
 8003222:	e00f      	b.n	8003244 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	2b03      	cmp	r3, #3
 8003228:	d80b      	bhi.n	8003242 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800322a:	6879      	ldr	r1, [r7, #4]
 800322c:	2301      	movs	r3, #1
 800322e:	425b      	negs	r3, r3
 8003230:	2200      	movs	r2, #0
 8003232:	0018      	movs	r0, r3
 8003234:	f000 f8fc 	bl	8003430 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003238:	4b06      	ldr	r3, [pc, #24]	; (8003254 <HAL_InitTick+0x64>)
 800323a:	687a      	ldr	r2, [r7, #4]
 800323c:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800323e:	2300      	movs	r3, #0
 8003240:	e000      	b.n	8003244 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8003242:	2301      	movs	r3, #1
}
 8003244:	0018      	movs	r0, r3
 8003246:	46bd      	mov	sp, r7
 8003248:	b003      	add	sp, #12
 800324a:	bd90      	pop	{r4, r7, pc}
 800324c:	20000000 	.word	0x20000000
 8003250:	20000008 	.word	0x20000008
 8003254:	20000004 	.word	0x20000004

08003258 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003258:	b580      	push	{r7, lr}
 800325a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800325c:	4b05      	ldr	r3, [pc, #20]	; (8003274 <HAL_IncTick+0x1c>)
 800325e:	781b      	ldrb	r3, [r3, #0]
 8003260:	001a      	movs	r2, r3
 8003262:	4b05      	ldr	r3, [pc, #20]	; (8003278 <HAL_IncTick+0x20>)
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	18d2      	adds	r2, r2, r3
 8003268:	4b03      	ldr	r3, [pc, #12]	; (8003278 <HAL_IncTick+0x20>)
 800326a:	601a      	str	r2, [r3, #0]
}
 800326c:	46c0      	nop			; (mov r8, r8)
 800326e:	46bd      	mov	sp, r7
 8003270:	bd80      	pop	{r7, pc}
 8003272:	46c0      	nop			; (mov r8, r8)
 8003274:	20000008 	.word	0x20000008
 8003278:	200002d0 	.word	0x200002d0

0800327c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800327c:	b580      	push	{r7, lr}
 800327e:	af00      	add	r7, sp, #0
  return uwTick;
 8003280:	4b02      	ldr	r3, [pc, #8]	; (800328c <HAL_GetTick+0x10>)
 8003282:	681b      	ldr	r3, [r3, #0]
}
 8003284:	0018      	movs	r0, r3
 8003286:	46bd      	mov	sp, r7
 8003288:	bd80      	pop	{r7, pc}
 800328a:	46c0      	nop			; (mov r8, r8)
 800328c:	200002d0 	.word	0x200002d0

08003290 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003290:	b580      	push	{r7, lr}
 8003292:	b084      	sub	sp, #16
 8003294:	af00      	add	r7, sp, #0
 8003296:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003298:	f7ff fff0 	bl	800327c <HAL_GetTick>
 800329c:	0003      	movs	r3, r0
 800329e:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	3301      	adds	r3, #1
 80032a8:	d005      	beq.n	80032b6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80032aa:	4b0a      	ldr	r3, [pc, #40]	; (80032d4 <HAL_Delay+0x44>)
 80032ac:	781b      	ldrb	r3, [r3, #0]
 80032ae:	001a      	movs	r2, r3
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	189b      	adds	r3, r3, r2
 80032b4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80032b6:	46c0      	nop			; (mov r8, r8)
 80032b8:	f7ff ffe0 	bl	800327c <HAL_GetTick>
 80032bc:	0002      	movs	r2, r0
 80032be:	68bb      	ldr	r3, [r7, #8]
 80032c0:	1ad3      	subs	r3, r2, r3
 80032c2:	68fa      	ldr	r2, [r7, #12]
 80032c4:	429a      	cmp	r2, r3
 80032c6:	d8f7      	bhi.n	80032b8 <HAL_Delay+0x28>
  {
  }
}
 80032c8:	46c0      	nop			; (mov r8, r8)
 80032ca:	46c0      	nop			; (mov r8, r8)
 80032cc:	46bd      	mov	sp, r7
 80032ce:	b004      	add	sp, #16
 80032d0:	bd80      	pop	{r7, pc}
 80032d2:	46c0      	nop			; (mov r8, r8)
 80032d4:	20000008 	.word	0x20000008

080032d8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80032d8:	b580      	push	{r7, lr}
 80032da:	b082      	sub	sp, #8
 80032dc:	af00      	add	r7, sp, #0
 80032de:	0002      	movs	r2, r0
 80032e0:	1dfb      	adds	r3, r7, #7
 80032e2:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80032e4:	1dfb      	adds	r3, r7, #7
 80032e6:	781b      	ldrb	r3, [r3, #0]
 80032e8:	2b7f      	cmp	r3, #127	; 0x7f
 80032ea:	d809      	bhi.n	8003300 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80032ec:	1dfb      	adds	r3, r7, #7
 80032ee:	781b      	ldrb	r3, [r3, #0]
 80032f0:	001a      	movs	r2, r3
 80032f2:	231f      	movs	r3, #31
 80032f4:	401a      	ands	r2, r3
 80032f6:	4b04      	ldr	r3, [pc, #16]	; (8003308 <__NVIC_EnableIRQ+0x30>)
 80032f8:	2101      	movs	r1, #1
 80032fa:	4091      	lsls	r1, r2
 80032fc:	000a      	movs	r2, r1
 80032fe:	601a      	str	r2, [r3, #0]
  }
}
 8003300:	46c0      	nop			; (mov r8, r8)
 8003302:	46bd      	mov	sp, r7
 8003304:	b002      	add	sp, #8
 8003306:	bd80      	pop	{r7, pc}
 8003308:	e000e100 	.word	0xe000e100

0800330c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800330c:	b590      	push	{r4, r7, lr}
 800330e:	b083      	sub	sp, #12
 8003310:	af00      	add	r7, sp, #0
 8003312:	0002      	movs	r2, r0
 8003314:	6039      	str	r1, [r7, #0]
 8003316:	1dfb      	adds	r3, r7, #7
 8003318:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800331a:	1dfb      	adds	r3, r7, #7
 800331c:	781b      	ldrb	r3, [r3, #0]
 800331e:	2b7f      	cmp	r3, #127	; 0x7f
 8003320:	d828      	bhi.n	8003374 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003322:	4a2f      	ldr	r2, [pc, #188]	; (80033e0 <__NVIC_SetPriority+0xd4>)
 8003324:	1dfb      	adds	r3, r7, #7
 8003326:	781b      	ldrb	r3, [r3, #0]
 8003328:	b25b      	sxtb	r3, r3
 800332a:	089b      	lsrs	r3, r3, #2
 800332c:	33c0      	adds	r3, #192	; 0xc0
 800332e:	009b      	lsls	r3, r3, #2
 8003330:	589b      	ldr	r3, [r3, r2]
 8003332:	1dfa      	adds	r2, r7, #7
 8003334:	7812      	ldrb	r2, [r2, #0]
 8003336:	0011      	movs	r1, r2
 8003338:	2203      	movs	r2, #3
 800333a:	400a      	ands	r2, r1
 800333c:	00d2      	lsls	r2, r2, #3
 800333e:	21ff      	movs	r1, #255	; 0xff
 8003340:	4091      	lsls	r1, r2
 8003342:	000a      	movs	r2, r1
 8003344:	43d2      	mvns	r2, r2
 8003346:	401a      	ands	r2, r3
 8003348:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800334a:	683b      	ldr	r3, [r7, #0]
 800334c:	019b      	lsls	r3, r3, #6
 800334e:	22ff      	movs	r2, #255	; 0xff
 8003350:	401a      	ands	r2, r3
 8003352:	1dfb      	adds	r3, r7, #7
 8003354:	781b      	ldrb	r3, [r3, #0]
 8003356:	0018      	movs	r0, r3
 8003358:	2303      	movs	r3, #3
 800335a:	4003      	ands	r3, r0
 800335c:	00db      	lsls	r3, r3, #3
 800335e:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003360:	481f      	ldr	r0, [pc, #124]	; (80033e0 <__NVIC_SetPriority+0xd4>)
 8003362:	1dfb      	adds	r3, r7, #7
 8003364:	781b      	ldrb	r3, [r3, #0]
 8003366:	b25b      	sxtb	r3, r3
 8003368:	089b      	lsrs	r3, r3, #2
 800336a:	430a      	orrs	r2, r1
 800336c:	33c0      	adds	r3, #192	; 0xc0
 800336e:	009b      	lsls	r3, r3, #2
 8003370:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8003372:	e031      	b.n	80033d8 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003374:	4a1b      	ldr	r2, [pc, #108]	; (80033e4 <__NVIC_SetPriority+0xd8>)
 8003376:	1dfb      	adds	r3, r7, #7
 8003378:	781b      	ldrb	r3, [r3, #0]
 800337a:	0019      	movs	r1, r3
 800337c:	230f      	movs	r3, #15
 800337e:	400b      	ands	r3, r1
 8003380:	3b08      	subs	r3, #8
 8003382:	089b      	lsrs	r3, r3, #2
 8003384:	3306      	adds	r3, #6
 8003386:	009b      	lsls	r3, r3, #2
 8003388:	18d3      	adds	r3, r2, r3
 800338a:	3304      	adds	r3, #4
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	1dfa      	adds	r2, r7, #7
 8003390:	7812      	ldrb	r2, [r2, #0]
 8003392:	0011      	movs	r1, r2
 8003394:	2203      	movs	r2, #3
 8003396:	400a      	ands	r2, r1
 8003398:	00d2      	lsls	r2, r2, #3
 800339a:	21ff      	movs	r1, #255	; 0xff
 800339c:	4091      	lsls	r1, r2
 800339e:	000a      	movs	r2, r1
 80033a0:	43d2      	mvns	r2, r2
 80033a2:	401a      	ands	r2, r3
 80033a4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80033a6:	683b      	ldr	r3, [r7, #0]
 80033a8:	019b      	lsls	r3, r3, #6
 80033aa:	22ff      	movs	r2, #255	; 0xff
 80033ac:	401a      	ands	r2, r3
 80033ae:	1dfb      	adds	r3, r7, #7
 80033b0:	781b      	ldrb	r3, [r3, #0]
 80033b2:	0018      	movs	r0, r3
 80033b4:	2303      	movs	r3, #3
 80033b6:	4003      	ands	r3, r0
 80033b8:	00db      	lsls	r3, r3, #3
 80033ba:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80033bc:	4809      	ldr	r0, [pc, #36]	; (80033e4 <__NVIC_SetPriority+0xd8>)
 80033be:	1dfb      	adds	r3, r7, #7
 80033c0:	781b      	ldrb	r3, [r3, #0]
 80033c2:	001c      	movs	r4, r3
 80033c4:	230f      	movs	r3, #15
 80033c6:	4023      	ands	r3, r4
 80033c8:	3b08      	subs	r3, #8
 80033ca:	089b      	lsrs	r3, r3, #2
 80033cc:	430a      	orrs	r2, r1
 80033ce:	3306      	adds	r3, #6
 80033d0:	009b      	lsls	r3, r3, #2
 80033d2:	18c3      	adds	r3, r0, r3
 80033d4:	3304      	adds	r3, #4
 80033d6:	601a      	str	r2, [r3, #0]
}
 80033d8:	46c0      	nop			; (mov r8, r8)
 80033da:	46bd      	mov	sp, r7
 80033dc:	b003      	add	sp, #12
 80033de:	bd90      	pop	{r4, r7, pc}
 80033e0:	e000e100 	.word	0xe000e100
 80033e4:	e000ed00 	.word	0xe000ed00

080033e8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80033e8:	b580      	push	{r7, lr}
 80033ea:	b082      	sub	sp, #8
 80033ec:	af00      	add	r7, sp, #0
 80033ee:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	1e5a      	subs	r2, r3, #1
 80033f4:	2380      	movs	r3, #128	; 0x80
 80033f6:	045b      	lsls	r3, r3, #17
 80033f8:	429a      	cmp	r2, r3
 80033fa:	d301      	bcc.n	8003400 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80033fc:	2301      	movs	r3, #1
 80033fe:	e010      	b.n	8003422 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003400:	4b0a      	ldr	r3, [pc, #40]	; (800342c <SysTick_Config+0x44>)
 8003402:	687a      	ldr	r2, [r7, #4]
 8003404:	3a01      	subs	r2, #1
 8003406:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003408:	2301      	movs	r3, #1
 800340a:	425b      	negs	r3, r3
 800340c:	2103      	movs	r1, #3
 800340e:	0018      	movs	r0, r3
 8003410:	f7ff ff7c 	bl	800330c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003414:	4b05      	ldr	r3, [pc, #20]	; (800342c <SysTick_Config+0x44>)
 8003416:	2200      	movs	r2, #0
 8003418:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800341a:	4b04      	ldr	r3, [pc, #16]	; (800342c <SysTick_Config+0x44>)
 800341c:	2207      	movs	r2, #7
 800341e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003420:	2300      	movs	r3, #0
}
 8003422:	0018      	movs	r0, r3
 8003424:	46bd      	mov	sp, r7
 8003426:	b002      	add	sp, #8
 8003428:	bd80      	pop	{r7, pc}
 800342a:	46c0      	nop			; (mov r8, r8)
 800342c:	e000e010 	.word	0xe000e010

08003430 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003430:	b580      	push	{r7, lr}
 8003432:	b084      	sub	sp, #16
 8003434:	af00      	add	r7, sp, #0
 8003436:	60b9      	str	r1, [r7, #8]
 8003438:	607a      	str	r2, [r7, #4]
 800343a:	210f      	movs	r1, #15
 800343c:	187b      	adds	r3, r7, r1
 800343e:	1c02      	adds	r2, r0, #0
 8003440:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8003442:	68ba      	ldr	r2, [r7, #8]
 8003444:	187b      	adds	r3, r7, r1
 8003446:	781b      	ldrb	r3, [r3, #0]
 8003448:	b25b      	sxtb	r3, r3
 800344a:	0011      	movs	r1, r2
 800344c:	0018      	movs	r0, r3
 800344e:	f7ff ff5d 	bl	800330c <__NVIC_SetPriority>
}
 8003452:	46c0      	nop			; (mov r8, r8)
 8003454:	46bd      	mov	sp, r7
 8003456:	b004      	add	sp, #16
 8003458:	bd80      	pop	{r7, pc}

0800345a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of  IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800345a:	b580      	push	{r7, lr}
 800345c:	b082      	sub	sp, #8
 800345e:	af00      	add	r7, sp, #0
 8003460:	0002      	movs	r2, r0
 8003462:	1dfb      	adds	r3, r7, #7
 8003464:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003466:	1dfb      	adds	r3, r7, #7
 8003468:	781b      	ldrb	r3, [r3, #0]
 800346a:	b25b      	sxtb	r3, r3
 800346c:	0018      	movs	r0, r3
 800346e:	f7ff ff33 	bl	80032d8 <__NVIC_EnableIRQ>
}
 8003472:	46c0      	nop			; (mov r8, r8)
 8003474:	46bd      	mov	sp, r7
 8003476:	b002      	add	sp, #8
 8003478:	bd80      	pop	{r7, pc}

0800347a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800347a:	b580      	push	{r7, lr}
 800347c:	b082      	sub	sp, #8
 800347e:	af00      	add	r7, sp, #0
 8003480:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	0018      	movs	r0, r3
 8003486:	f7ff ffaf 	bl	80033e8 <SysTick_Config>
 800348a:	0003      	movs	r3, r0
}
 800348c:	0018      	movs	r0, r3
 800348e:	46bd      	mov	sp, r7
 8003490:	b002      	add	sp, #8
 8003492:	bd80      	pop	{r7, pc}

08003494 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003494:	b580      	push	{r7, lr}
 8003496:	b086      	sub	sp, #24
 8003498:	af00      	add	r7, sp, #0
 800349a:	6078      	str	r0, [r7, #4]
 800349c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800349e:	2300      	movs	r3, #0
 80034a0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80034a2:	2300      	movs	r3, #0
 80034a4:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 80034a6:	2300      	movs	r3, #0
 80034a8:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 80034aa:	e14f      	b.n	800374c <HAL_GPIO_Init+0x2b8>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 80034ac:	683b      	ldr	r3, [r7, #0]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	2101      	movs	r1, #1
 80034b2:	697a      	ldr	r2, [r7, #20]
 80034b4:	4091      	lsls	r1, r2
 80034b6:	000a      	movs	r2, r1
 80034b8:	4013      	ands	r3, r2
 80034ba:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d100      	bne.n	80034c4 <HAL_GPIO_Init+0x30>
 80034c2:	e140      	b.n	8003746 <HAL_GPIO_Init+0x2b2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80034c4:	683b      	ldr	r3, [r7, #0]
 80034c6:	685b      	ldr	r3, [r3, #4]
 80034c8:	2203      	movs	r2, #3
 80034ca:	4013      	ands	r3, r2
 80034cc:	2b01      	cmp	r3, #1
 80034ce:	d005      	beq.n	80034dc <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80034d0:	683b      	ldr	r3, [r7, #0]
 80034d2:	685b      	ldr	r3, [r3, #4]
 80034d4:	2203      	movs	r2, #3
 80034d6:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80034d8:	2b02      	cmp	r3, #2
 80034da:	d130      	bne.n	800353e <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	689b      	ldr	r3, [r3, #8]
 80034e0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 80034e2:	697b      	ldr	r3, [r7, #20]
 80034e4:	005b      	lsls	r3, r3, #1
 80034e6:	2203      	movs	r2, #3
 80034e8:	409a      	lsls	r2, r3
 80034ea:	0013      	movs	r3, r2
 80034ec:	43da      	mvns	r2, r3
 80034ee:	693b      	ldr	r3, [r7, #16]
 80034f0:	4013      	ands	r3, r2
 80034f2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80034f4:	683b      	ldr	r3, [r7, #0]
 80034f6:	68da      	ldr	r2, [r3, #12]
 80034f8:	697b      	ldr	r3, [r7, #20]
 80034fa:	005b      	lsls	r3, r3, #1
 80034fc:	409a      	lsls	r2, r3
 80034fe:	0013      	movs	r3, r2
 8003500:	693a      	ldr	r2, [r7, #16]
 8003502:	4313      	orrs	r3, r2
 8003504:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	693a      	ldr	r2, [r7, #16]
 800350a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	685b      	ldr	r3, [r3, #4]
 8003510:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003512:	2201      	movs	r2, #1
 8003514:	697b      	ldr	r3, [r7, #20]
 8003516:	409a      	lsls	r2, r3
 8003518:	0013      	movs	r3, r2
 800351a:	43da      	mvns	r2, r3
 800351c:	693b      	ldr	r3, [r7, #16]
 800351e:	4013      	ands	r3, r2
 8003520:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003522:	683b      	ldr	r3, [r7, #0]
 8003524:	685b      	ldr	r3, [r3, #4]
 8003526:	091b      	lsrs	r3, r3, #4
 8003528:	2201      	movs	r2, #1
 800352a:	401a      	ands	r2, r3
 800352c:	697b      	ldr	r3, [r7, #20]
 800352e:	409a      	lsls	r2, r3
 8003530:	0013      	movs	r3, r2
 8003532:	693a      	ldr	r2, [r7, #16]
 8003534:	4313      	orrs	r3, r2
 8003536:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	693a      	ldr	r2, [r7, #16]
 800353c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800353e:	683b      	ldr	r3, [r7, #0]
 8003540:	685b      	ldr	r3, [r3, #4]
 8003542:	2203      	movs	r2, #3
 8003544:	4013      	ands	r3, r2
 8003546:	2b03      	cmp	r3, #3
 8003548:	d017      	beq.n	800357a <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	68db      	ldr	r3, [r3, #12]
 800354e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003550:	697b      	ldr	r3, [r7, #20]
 8003552:	005b      	lsls	r3, r3, #1
 8003554:	2203      	movs	r2, #3
 8003556:	409a      	lsls	r2, r3
 8003558:	0013      	movs	r3, r2
 800355a:	43da      	mvns	r2, r3
 800355c:	693b      	ldr	r3, [r7, #16]
 800355e:	4013      	ands	r3, r2
 8003560:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003562:	683b      	ldr	r3, [r7, #0]
 8003564:	689a      	ldr	r2, [r3, #8]
 8003566:	697b      	ldr	r3, [r7, #20]
 8003568:	005b      	lsls	r3, r3, #1
 800356a:	409a      	lsls	r2, r3
 800356c:	0013      	movs	r3, r2
 800356e:	693a      	ldr	r2, [r7, #16]
 8003570:	4313      	orrs	r3, r2
 8003572:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	693a      	ldr	r2, [r7, #16]
 8003578:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800357a:	683b      	ldr	r3, [r7, #0]
 800357c:	685b      	ldr	r3, [r3, #4]
 800357e:	2203      	movs	r2, #3
 8003580:	4013      	ands	r3, r2
 8003582:	2b02      	cmp	r3, #2
 8003584:	d123      	bne.n	80035ce <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003586:	697b      	ldr	r3, [r7, #20]
 8003588:	08da      	lsrs	r2, r3, #3
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	3208      	adds	r2, #8
 800358e:	0092      	lsls	r2, r2, #2
 8003590:	58d3      	ldr	r3, [r2, r3]
 8003592:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8003594:	697b      	ldr	r3, [r7, #20]
 8003596:	2207      	movs	r2, #7
 8003598:	4013      	ands	r3, r2
 800359a:	009b      	lsls	r3, r3, #2
 800359c:	220f      	movs	r2, #15
 800359e:	409a      	lsls	r2, r3
 80035a0:	0013      	movs	r3, r2
 80035a2:	43da      	mvns	r2, r3
 80035a4:	693b      	ldr	r3, [r7, #16]
 80035a6:	4013      	ands	r3, r2
 80035a8:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 80035aa:	683b      	ldr	r3, [r7, #0]
 80035ac:	691a      	ldr	r2, [r3, #16]
 80035ae:	697b      	ldr	r3, [r7, #20]
 80035b0:	2107      	movs	r1, #7
 80035b2:	400b      	ands	r3, r1
 80035b4:	009b      	lsls	r3, r3, #2
 80035b6:	409a      	lsls	r2, r3
 80035b8:	0013      	movs	r3, r2
 80035ba:	693a      	ldr	r2, [r7, #16]
 80035bc:	4313      	orrs	r3, r2
 80035be:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80035c0:	697b      	ldr	r3, [r7, #20]
 80035c2:	08da      	lsrs	r2, r3, #3
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	3208      	adds	r2, #8
 80035c8:	0092      	lsls	r2, r2, #2
 80035ca:	6939      	ldr	r1, [r7, #16]
 80035cc:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80035d4:	697b      	ldr	r3, [r7, #20]
 80035d6:	005b      	lsls	r3, r3, #1
 80035d8:	2203      	movs	r2, #3
 80035da:	409a      	lsls	r2, r3
 80035dc:	0013      	movs	r3, r2
 80035de:	43da      	mvns	r2, r3
 80035e0:	693b      	ldr	r3, [r7, #16]
 80035e2:	4013      	ands	r3, r2
 80035e4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80035e6:	683b      	ldr	r3, [r7, #0]
 80035e8:	685b      	ldr	r3, [r3, #4]
 80035ea:	2203      	movs	r2, #3
 80035ec:	401a      	ands	r2, r3
 80035ee:	697b      	ldr	r3, [r7, #20]
 80035f0:	005b      	lsls	r3, r3, #1
 80035f2:	409a      	lsls	r2, r3
 80035f4:	0013      	movs	r3, r2
 80035f6:	693a      	ldr	r2, [r7, #16]
 80035f8:	4313      	orrs	r3, r2
 80035fa:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	693a      	ldr	r2, [r7, #16]
 8003600:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003602:	683b      	ldr	r3, [r7, #0]
 8003604:	685a      	ldr	r2, [r3, #4]
 8003606:	23c0      	movs	r3, #192	; 0xc0
 8003608:	029b      	lsls	r3, r3, #10
 800360a:	4013      	ands	r3, r2
 800360c:	d100      	bne.n	8003610 <HAL_GPIO_Init+0x17c>
 800360e:	e09a      	b.n	8003746 <HAL_GPIO_Init+0x2b2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003610:	4b54      	ldr	r3, [pc, #336]	; (8003764 <HAL_GPIO_Init+0x2d0>)
 8003612:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003614:	4b53      	ldr	r3, [pc, #332]	; (8003764 <HAL_GPIO_Init+0x2d0>)
 8003616:	2101      	movs	r1, #1
 8003618:	430a      	orrs	r2, r1
 800361a:	635a      	str	r2, [r3, #52]	; 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 800361c:	4a52      	ldr	r2, [pc, #328]	; (8003768 <HAL_GPIO_Init+0x2d4>)
 800361e:	697b      	ldr	r3, [r7, #20]
 8003620:	089b      	lsrs	r3, r3, #2
 8003622:	3302      	adds	r3, #2
 8003624:	009b      	lsls	r3, r3, #2
 8003626:	589b      	ldr	r3, [r3, r2]
 8003628:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 800362a:	697b      	ldr	r3, [r7, #20]
 800362c:	2203      	movs	r2, #3
 800362e:	4013      	ands	r3, r2
 8003630:	009b      	lsls	r3, r3, #2
 8003632:	220f      	movs	r2, #15
 8003634:	409a      	lsls	r2, r3
 8003636:	0013      	movs	r3, r2
 8003638:	43da      	mvns	r2, r3
 800363a:	693b      	ldr	r3, [r7, #16]
 800363c:	4013      	ands	r3, r2
 800363e:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8003640:	687a      	ldr	r2, [r7, #4]
 8003642:	23a0      	movs	r3, #160	; 0xa0
 8003644:	05db      	lsls	r3, r3, #23
 8003646:	429a      	cmp	r2, r3
 8003648:	d019      	beq.n	800367e <HAL_GPIO_Init+0x1ea>
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	4a47      	ldr	r2, [pc, #284]	; (800376c <HAL_GPIO_Init+0x2d8>)
 800364e:	4293      	cmp	r3, r2
 8003650:	d013      	beq.n	800367a <HAL_GPIO_Init+0x1e6>
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	4a46      	ldr	r2, [pc, #280]	; (8003770 <HAL_GPIO_Init+0x2dc>)
 8003656:	4293      	cmp	r3, r2
 8003658:	d00d      	beq.n	8003676 <HAL_GPIO_Init+0x1e2>
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	4a45      	ldr	r2, [pc, #276]	; (8003774 <HAL_GPIO_Init+0x2e0>)
 800365e:	4293      	cmp	r3, r2
 8003660:	d007      	beq.n	8003672 <HAL_GPIO_Init+0x1de>
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	4a44      	ldr	r2, [pc, #272]	; (8003778 <HAL_GPIO_Init+0x2e4>)
 8003666:	4293      	cmp	r3, r2
 8003668:	d101      	bne.n	800366e <HAL_GPIO_Init+0x1da>
 800366a:	2305      	movs	r3, #5
 800366c:	e008      	b.n	8003680 <HAL_GPIO_Init+0x1ec>
 800366e:	2306      	movs	r3, #6
 8003670:	e006      	b.n	8003680 <HAL_GPIO_Init+0x1ec>
 8003672:	2303      	movs	r3, #3
 8003674:	e004      	b.n	8003680 <HAL_GPIO_Init+0x1ec>
 8003676:	2302      	movs	r3, #2
 8003678:	e002      	b.n	8003680 <HAL_GPIO_Init+0x1ec>
 800367a:	2301      	movs	r3, #1
 800367c:	e000      	b.n	8003680 <HAL_GPIO_Init+0x1ec>
 800367e:	2300      	movs	r3, #0
 8003680:	697a      	ldr	r2, [r7, #20]
 8003682:	2103      	movs	r1, #3
 8003684:	400a      	ands	r2, r1
 8003686:	0092      	lsls	r2, r2, #2
 8003688:	4093      	lsls	r3, r2
 800368a:	693a      	ldr	r2, [r7, #16]
 800368c:	4313      	orrs	r3, r2
 800368e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003690:	4935      	ldr	r1, [pc, #212]	; (8003768 <HAL_GPIO_Init+0x2d4>)
 8003692:	697b      	ldr	r3, [r7, #20]
 8003694:	089b      	lsrs	r3, r3, #2
 8003696:	3302      	adds	r3, #2
 8003698:	009b      	lsls	r3, r3, #2
 800369a:	693a      	ldr	r2, [r7, #16]
 800369c:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800369e:	4b37      	ldr	r3, [pc, #220]	; (800377c <HAL_GPIO_Init+0x2e8>)
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	43da      	mvns	r2, r3
 80036a8:	693b      	ldr	r3, [r7, #16]
 80036aa:	4013      	ands	r3, r2
 80036ac:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80036ae:	683b      	ldr	r3, [r7, #0]
 80036b0:	685a      	ldr	r2, [r3, #4]
 80036b2:	2380      	movs	r3, #128	; 0x80
 80036b4:	025b      	lsls	r3, r3, #9
 80036b6:	4013      	ands	r3, r2
 80036b8:	d003      	beq.n	80036c2 <HAL_GPIO_Init+0x22e>
        {
          temp |= iocurrent;
 80036ba:	693a      	ldr	r2, [r7, #16]
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	4313      	orrs	r3, r2
 80036c0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80036c2:	4b2e      	ldr	r3, [pc, #184]	; (800377c <HAL_GPIO_Init+0x2e8>)
 80036c4:	693a      	ldr	r2, [r7, #16]
 80036c6:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 80036c8:	4b2c      	ldr	r3, [pc, #176]	; (800377c <HAL_GPIO_Init+0x2e8>)
 80036ca:	685b      	ldr	r3, [r3, #4]
 80036cc:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	43da      	mvns	r2, r3
 80036d2:	693b      	ldr	r3, [r7, #16]
 80036d4:	4013      	ands	r3, r2
 80036d6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80036d8:	683b      	ldr	r3, [r7, #0]
 80036da:	685a      	ldr	r2, [r3, #4]
 80036dc:	2380      	movs	r3, #128	; 0x80
 80036de:	029b      	lsls	r3, r3, #10
 80036e0:	4013      	ands	r3, r2
 80036e2:	d003      	beq.n	80036ec <HAL_GPIO_Init+0x258>
        {
          temp |= iocurrent;
 80036e4:	693a      	ldr	r2, [r7, #16]
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	4313      	orrs	r3, r2
 80036ea:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80036ec:	4b23      	ldr	r3, [pc, #140]	; (800377c <HAL_GPIO_Init+0x2e8>)
 80036ee:	693a      	ldr	r2, [r7, #16]
 80036f0:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80036f2:	4b22      	ldr	r3, [pc, #136]	; (800377c <HAL_GPIO_Init+0x2e8>)
 80036f4:	689b      	ldr	r3, [r3, #8]
 80036f6:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	43da      	mvns	r2, r3
 80036fc:	693b      	ldr	r3, [r7, #16]
 80036fe:	4013      	ands	r3, r2
 8003700:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003702:	683b      	ldr	r3, [r7, #0]
 8003704:	685a      	ldr	r2, [r3, #4]
 8003706:	2380      	movs	r3, #128	; 0x80
 8003708:	035b      	lsls	r3, r3, #13
 800370a:	4013      	ands	r3, r2
 800370c:	d003      	beq.n	8003716 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800370e:	693a      	ldr	r2, [r7, #16]
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	4313      	orrs	r3, r2
 8003714:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8003716:	4b19      	ldr	r3, [pc, #100]	; (800377c <HAL_GPIO_Init+0x2e8>)
 8003718:	693a      	ldr	r2, [r7, #16]
 800371a:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 800371c:	4b17      	ldr	r3, [pc, #92]	; (800377c <HAL_GPIO_Init+0x2e8>)
 800371e:	68db      	ldr	r3, [r3, #12]
 8003720:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	43da      	mvns	r2, r3
 8003726:	693b      	ldr	r3, [r7, #16]
 8003728:	4013      	ands	r3, r2
 800372a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800372c:	683b      	ldr	r3, [r7, #0]
 800372e:	685a      	ldr	r2, [r3, #4]
 8003730:	2380      	movs	r3, #128	; 0x80
 8003732:	039b      	lsls	r3, r3, #14
 8003734:	4013      	ands	r3, r2
 8003736:	d003      	beq.n	8003740 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8003738:	693a      	ldr	r2, [r7, #16]
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	4313      	orrs	r3, r2
 800373e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8003740:	4b0e      	ldr	r3, [pc, #56]	; (800377c <HAL_GPIO_Init+0x2e8>)
 8003742:	693a      	ldr	r2, [r7, #16]
 8003744:	60da      	str	r2, [r3, #12]
      }
    }
    position++;
 8003746:	697b      	ldr	r3, [r7, #20]
 8003748:	3301      	adds	r3, #1
 800374a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 800374c:	683b      	ldr	r3, [r7, #0]
 800374e:	681a      	ldr	r2, [r3, #0]
 8003750:	697b      	ldr	r3, [r7, #20]
 8003752:	40da      	lsrs	r2, r3
 8003754:	1e13      	subs	r3, r2, #0
 8003756:	d000      	beq.n	800375a <HAL_GPIO_Init+0x2c6>
 8003758:	e6a8      	b.n	80034ac <HAL_GPIO_Init+0x18>
  }
}
 800375a:	46c0      	nop			; (mov r8, r8)
 800375c:	46c0      	nop			; (mov r8, r8)
 800375e:	46bd      	mov	sp, r7
 8003760:	b006      	add	sp, #24
 8003762:	bd80      	pop	{r7, pc}
 8003764:	40021000 	.word	0x40021000
 8003768:	40010000 	.word	0x40010000
 800376c:	50000400 	.word	0x50000400
 8003770:	50000800 	.word	0x50000800
 8003774:	50000c00 	.word	0x50000c00
 8003778:	50001c00 	.word	0x50001c00
 800377c:	40010400 	.word	0x40010400

08003780 <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003780:	b580      	push	{r7, lr}
 8003782:	b082      	sub	sp, #8
 8003784:	af00      	add	r7, sp, #0
 8003786:	6078      	str	r0, [r7, #4]
 8003788:	0008      	movs	r0, r1
 800378a:	0011      	movs	r1, r2
 800378c:	1cbb      	adds	r3, r7, #2
 800378e:	1c02      	adds	r2, r0, #0
 8003790:	801a      	strh	r2, [r3, #0]
 8003792:	1c7b      	adds	r3, r7, #1
 8003794:	1c0a      	adds	r2, r1, #0
 8003796:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003798:	1c7b      	adds	r3, r7, #1
 800379a:	781b      	ldrb	r3, [r3, #0]
 800379c:	2b00      	cmp	r3, #0
 800379e:	d004      	beq.n	80037aa <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 80037a0:	1cbb      	adds	r3, r7, #2
 80037a2:	881a      	ldrh	r2, [r3, #0]
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 80037a8:	e003      	b.n	80037b2 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 80037aa:	1cbb      	adds	r3, r7, #2
 80037ac:	881a      	ldrh	r2, [r3, #0]
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	629a      	str	r2, [r3, #40]	; 0x28
}
 80037b2:	46c0      	nop			; (mov r8, r8)
 80037b4:	46bd      	mov	sp, r7
 80037b6:	b002      	add	sp, #8
 80037b8:	bd80      	pop	{r7, pc}
	...

080037bc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected to the EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80037bc:	b580      	push	{r7, lr}
 80037be:	b082      	sub	sp, #8
 80037c0:	af00      	add	r7, sp, #0
 80037c2:	0002      	movs	r2, r0
 80037c4:	1dbb      	adds	r3, r7, #6
 80037c6:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80037c8:	4b09      	ldr	r3, [pc, #36]	; (80037f0 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 80037ca:	695b      	ldr	r3, [r3, #20]
 80037cc:	1dba      	adds	r2, r7, #6
 80037ce:	8812      	ldrh	r2, [r2, #0]
 80037d0:	4013      	ands	r3, r2
 80037d2:	d008      	beq.n	80037e6 <HAL_GPIO_EXTI_IRQHandler+0x2a>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80037d4:	4b06      	ldr	r3, [pc, #24]	; (80037f0 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 80037d6:	1dba      	adds	r2, r7, #6
 80037d8:	8812      	ldrh	r2, [r2, #0]
 80037da:	615a      	str	r2, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80037dc:	1dbb      	adds	r3, r7, #6
 80037de:	881b      	ldrh	r3, [r3, #0]
 80037e0:	0018      	movs	r0, r3
 80037e2:	f7ff f877 	bl	80028d4 <HAL_GPIO_EXTI_Callback>
  }
}
 80037e6:	46c0      	nop			; (mov r8, r8)
 80037e8:	46bd      	mov	sp, r7
 80037ea:	b002      	add	sp, #8
 80037ec:	bd80      	pop	{r7, pc}
 80037ee:	46c0      	nop			; (mov r8, r8)
 80037f0:	40010400 	.word	0x40010400

080037f4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80037f4:	b5b0      	push	{r4, r5, r7, lr}
 80037f6:	b08a      	sub	sp, #40	; 0x28
 80037f8:	af00      	add	r7, sp, #0
 80037fa:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d102      	bne.n	8003808 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8003802:	2301      	movs	r3, #1
 8003804:	f000 fbaf 	bl	8003f66 <HAL_RCC_OscConfig+0x772>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003808:	4bcf      	ldr	r3, [pc, #828]	; (8003b48 <HAL_RCC_OscConfig+0x354>)
 800380a:	68db      	ldr	r3, [r3, #12]
 800380c:	220c      	movs	r2, #12
 800380e:	4013      	ands	r3, r2
 8003810:	623b      	str	r3, [r7, #32]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003812:	4bcd      	ldr	r3, [pc, #820]	; (8003b48 <HAL_RCC_OscConfig+0x354>)
 8003814:	68da      	ldr	r2, [r3, #12]
 8003816:	2380      	movs	r3, #128	; 0x80
 8003818:	025b      	lsls	r3, r3, #9
 800381a:	4013      	ands	r3, r2
 800381c:	61fb      	str	r3, [r7, #28]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	2201      	movs	r2, #1
 8003824:	4013      	ands	r3, r2
 8003826:	d100      	bne.n	800382a <HAL_RCC_OscConfig+0x36>
 8003828:	e07e      	b.n	8003928 <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 800382a:	6a3b      	ldr	r3, [r7, #32]
 800382c:	2b08      	cmp	r3, #8
 800382e:	d007      	beq.n	8003840 <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003830:	6a3b      	ldr	r3, [r7, #32]
 8003832:	2b0c      	cmp	r3, #12
 8003834:	d112      	bne.n	800385c <HAL_RCC_OscConfig+0x68>
 8003836:	69fa      	ldr	r2, [r7, #28]
 8003838:	2380      	movs	r3, #128	; 0x80
 800383a:	025b      	lsls	r3, r3, #9
 800383c:	429a      	cmp	r2, r3
 800383e:	d10d      	bne.n	800385c <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003840:	4bc1      	ldr	r3, [pc, #772]	; (8003b48 <HAL_RCC_OscConfig+0x354>)
 8003842:	681a      	ldr	r2, [r3, #0]
 8003844:	2380      	movs	r3, #128	; 0x80
 8003846:	029b      	lsls	r3, r3, #10
 8003848:	4013      	ands	r3, r2
 800384a:	d100      	bne.n	800384e <HAL_RCC_OscConfig+0x5a>
 800384c:	e06b      	b.n	8003926 <HAL_RCC_OscConfig+0x132>
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	685b      	ldr	r3, [r3, #4]
 8003852:	2b00      	cmp	r3, #0
 8003854:	d167      	bne.n	8003926 <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 8003856:	2301      	movs	r3, #1
 8003858:	f000 fb85 	bl	8003f66 <HAL_RCC_OscConfig+0x772>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	685a      	ldr	r2, [r3, #4]
 8003860:	2380      	movs	r3, #128	; 0x80
 8003862:	025b      	lsls	r3, r3, #9
 8003864:	429a      	cmp	r2, r3
 8003866:	d107      	bne.n	8003878 <HAL_RCC_OscConfig+0x84>
 8003868:	4bb7      	ldr	r3, [pc, #732]	; (8003b48 <HAL_RCC_OscConfig+0x354>)
 800386a:	681a      	ldr	r2, [r3, #0]
 800386c:	4bb6      	ldr	r3, [pc, #728]	; (8003b48 <HAL_RCC_OscConfig+0x354>)
 800386e:	2180      	movs	r1, #128	; 0x80
 8003870:	0249      	lsls	r1, r1, #9
 8003872:	430a      	orrs	r2, r1
 8003874:	601a      	str	r2, [r3, #0]
 8003876:	e027      	b.n	80038c8 <HAL_RCC_OscConfig+0xd4>
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	685a      	ldr	r2, [r3, #4]
 800387c:	23a0      	movs	r3, #160	; 0xa0
 800387e:	02db      	lsls	r3, r3, #11
 8003880:	429a      	cmp	r2, r3
 8003882:	d10e      	bne.n	80038a2 <HAL_RCC_OscConfig+0xae>
 8003884:	4bb0      	ldr	r3, [pc, #704]	; (8003b48 <HAL_RCC_OscConfig+0x354>)
 8003886:	681a      	ldr	r2, [r3, #0]
 8003888:	4baf      	ldr	r3, [pc, #700]	; (8003b48 <HAL_RCC_OscConfig+0x354>)
 800388a:	2180      	movs	r1, #128	; 0x80
 800388c:	02c9      	lsls	r1, r1, #11
 800388e:	430a      	orrs	r2, r1
 8003890:	601a      	str	r2, [r3, #0]
 8003892:	4bad      	ldr	r3, [pc, #692]	; (8003b48 <HAL_RCC_OscConfig+0x354>)
 8003894:	681a      	ldr	r2, [r3, #0]
 8003896:	4bac      	ldr	r3, [pc, #688]	; (8003b48 <HAL_RCC_OscConfig+0x354>)
 8003898:	2180      	movs	r1, #128	; 0x80
 800389a:	0249      	lsls	r1, r1, #9
 800389c:	430a      	orrs	r2, r1
 800389e:	601a      	str	r2, [r3, #0]
 80038a0:	e012      	b.n	80038c8 <HAL_RCC_OscConfig+0xd4>
 80038a2:	4ba9      	ldr	r3, [pc, #676]	; (8003b48 <HAL_RCC_OscConfig+0x354>)
 80038a4:	681a      	ldr	r2, [r3, #0]
 80038a6:	4ba8      	ldr	r3, [pc, #672]	; (8003b48 <HAL_RCC_OscConfig+0x354>)
 80038a8:	49a8      	ldr	r1, [pc, #672]	; (8003b4c <HAL_RCC_OscConfig+0x358>)
 80038aa:	400a      	ands	r2, r1
 80038ac:	601a      	str	r2, [r3, #0]
 80038ae:	4ba6      	ldr	r3, [pc, #664]	; (8003b48 <HAL_RCC_OscConfig+0x354>)
 80038b0:	681a      	ldr	r2, [r3, #0]
 80038b2:	2380      	movs	r3, #128	; 0x80
 80038b4:	025b      	lsls	r3, r3, #9
 80038b6:	4013      	ands	r3, r2
 80038b8:	60fb      	str	r3, [r7, #12]
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	4ba2      	ldr	r3, [pc, #648]	; (8003b48 <HAL_RCC_OscConfig+0x354>)
 80038be:	681a      	ldr	r2, [r3, #0]
 80038c0:	4ba1      	ldr	r3, [pc, #644]	; (8003b48 <HAL_RCC_OscConfig+0x354>)
 80038c2:	49a3      	ldr	r1, [pc, #652]	; (8003b50 <HAL_RCC_OscConfig+0x35c>)
 80038c4:	400a      	ands	r2, r1
 80038c6:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	685b      	ldr	r3, [r3, #4]
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	d015      	beq.n	80038fc <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80038d0:	f7ff fcd4 	bl	800327c <HAL_GetTick>
 80038d4:	0003      	movs	r3, r0
 80038d6:	61bb      	str	r3, [r7, #24]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80038d8:	e009      	b.n	80038ee <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80038da:	f7ff fccf 	bl	800327c <HAL_GetTick>
 80038de:	0002      	movs	r2, r0
 80038e0:	69bb      	ldr	r3, [r7, #24]
 80038e2:	1ad3      	subs	r3, r2, r3
 80038e4:	2b64      	cmp	r3, #100	; 0x64
 80038e6:	d902      	bls.n	80038ee <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80038e8:	2303      	movs	r3, #3
 80038ea:	f000 fb3c 	bl	8003f66 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80038ee:	4b96      	ldr	r3, [pc, #600]	; (8003b48 <HAL_RCC_OscConfig+0x354>)
 80038f0:	681a      	ldr	r2, [r3, #0]
 80038f2:	2380      	movs	r3, #128	; 0x80
 80038f4:	029b      	lsls	r3, r3, #10
 80038f6:	4013      	ands	r3, r2
 80038f8:	d0ef      	beq.n	80038da <HAL_RCC_OscConfig+0xe6>
 80038fa:	e015      	b.n	8003928 <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80038fc:	f7ff fcbe 	bl	800327c <HAL_GetTick>
 8003900:	0003      	movs	r3, r0
 8003902:	61bb      	str	r3, [r7, #24]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8003904:	e008      	b.n	8003918 <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003906:	f7ff fcb9 	bl	800327c <HAL_GetTick>
 800390a:	0002      	movs	r2, r0
 800390c:	69bb      	ldr	r3, [r7, #24]
 800390e:	1ad3      	subs	r3, r2, r3
 8003910:	2b64      	cmp	r3, #100	; 0x64
 8003912:	d901      	bls.n	8003918 <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 8003914:	2303      	movs	r3, #3
 8003916:	e326      	b.n	8003f66 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8003918:	4b8b      	ldr	r3, [pc, #556]	; (8003b48 <HAL_RCC_OscConfig+0x354>)
 800391a:	681a      	ldr	r2, [r3, #0]
 800391c:	2380      	movs	r3, #128	; 0x80
 800391e:	029b      	lsls	r3, r3, #10
 8003920:	4013      	ands	r3, r2
 8003922:	d1f0      	bne.n	8003906 <HAL_RCC_OscConfig+0x112>
 8003924:	e000      	b.n	8003928 <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003926:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	2202      	movs	r2, #2
 800392e:	4013      	ands	r3, r2
 8003930:	d100      	bne.n	8003934 <HAL_RCC_OscConfig+0x140>
 8003932:	e08b      	b.n	8003a4c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	68db      	ldr	r3, [r3, #12]
 8003938:	617b      	str	r3, [r7, #20]
      hsi_state &= ~RCC_CR_HSIOUTEN;
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 800393a:	6a3b      	ldr	r3, [r7, #32]
 800393c:	2b04      	cmp	r3, #4
 800393e:	d005      	beq.n	800394c <HAL_RCC_OscConfig+0x158>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003940:	6a3b      	ldr	r3, [r7, #32]
 8003942:	2b0c      	cmp	r3, #12
 8003944:	d13e      	bne.n	80039c4 <HAL_RCC_OscConfig+0x1d0>
 8003946:	69fb      	ldr	r3, [r7, #28]
 8003948:	2b00      	cmp	r3, #0
 800394a:	d13b      	bne.n	80039c4 <HAL_RCC_OscConfig+0x1d0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 800394c:	4b7e      	ldr	r3, [pc, #504]	; (8003b48 <HAL_RCC_OscConfig+0x354>)
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	2204      	movs	r2, #4
 8003952:	4013      	ands	r3, r2
 8003954:	d004      	beq.n	8003960 <HAL_RCC_OscConfig+0x16c>
 8003956:	697b      	ldr	r3, [r7, #20]
 8003958:	2b00      	cmp	r3, #0
 800395a:	d101      	bne.n	8003960 <HAL_RCC_OscConfig+0x16c>
      {
        return HAL_ERROR;
 800395c:	2301      	movs	r3, #1
 800395e:	e302      	b.n	8003f66 <HAL_RCC_OscConfig+0x772>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003960:	4b79      	ldr	r3, [pc, #484]	; (8003b48 <HAL_RCC_OscConfig+0x354>)
 8003962:	685b      	ldr	r3, [r3, #4]
 8003964:	4a7b      	ldr	r2, [pc, #492]	; (8003b54 <HAL_RCC_OscConfig+0x360>)
 8003966:	4013      	ands	r3, r2
 8003968:	0019      	movs	r1, r3
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	691b      	ldr	r3, [r3, #16]
 800396e:	021a      	lsls	r2, r3, #8
 8003970:	4b75      	ldr	r3, [pc, #468]	; (8003b48 <HAL_RCC_OscConfig+0x354>)
 8003972:	430a      	orrs	r2, r1
 8003974:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8003976:	4b74      	ldr	r3, [pc, #464]	; (8003b48 <HAL_RCC_OscConfig+0x354>)
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	2209      	movs	r2, #9
 800397c:	4393      	bics	r3, r2
 800397e:	0019      	movs	r1, r3
 8003980:	4b71      	ldr	r3, [pc, #452]	; (8003b48 <HAL_RCC_OscConfig+0x354>)
 8003982:	697a      	ldr	r2, [r7, #20]
 8003984:	430a      	orrs	r2, r1
 8003986:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003988:	f000 fc40 	bl	800420c <HAL_RCC_GetSysClockFreq>
 800398c:	0001      	movs	r1, r0
 800398e:	4b6e      	ldr	r3, [pc, #440]	; (8003b48 <HAL_RCC_OscConfig+0x354>)
 8003990:	68db      	ldr	r3, [r3, #12]
 8003992:	091b      	lsrs	r3, r3, #4
 8003994:	220f      	movs	r2, #15
 8003996:	4013      	ands	r3, r2
 8003998:	4a6f      	ldr	r2, [pc, #444]	; (8003b58 <HAL_RCC_OscConfig+0x364>)
 800399a:	5cd3      	ldrb	r3, [r2, r3]
 800399c:	000a      	movs	r2, r1
 800399e:	40da      	lsrs	r2, r3
 80039a0:	4b6e      	ldr	r3, [pc, #440]	; (8003b5c <HAL_RCC_OscConfig+0x368>)
 80039a2:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 80039a4:	4b6e      	ldr	r3, [pc, #440]	; (8003b60 <HAL_RCC_OscConfig+0x36c>)
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	2513      	movs	r5, #19
 80039aa:	197c      	adds	r4, r7, r5
 80039ac:	0018      	movs	r0, r3
 80039ae:	f7ff fc1f 	bl	80031f0 <HAL_InitTick>
 80039b2:	0003      	movs	r3, r0
 80039b4:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 80039b6:	197b      	adds	r3, r7, r5
 80039b8:	781b      	ldrb	r3, [r3, #0]
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d046      	beq.n	8003a4c <HAL_RCC_OscConfig+0x258>
      {
        return status;
 80039be:	197b      	adds	r3, r7, r5
 80039c0:	781b      	ldrb	r3, [r3, #0]
 80039c2:	e2d0      	b.n	8003f66 <HAL_RCC_OscConfig+0x772>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 80039c4:	697b      	ldr	r3, [r7, #20]
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	d027      	beq.n	8003a1a <HAL_RCC_OscConfig+0x226>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 80039ca:	4b5f      	ldr	r3, [pc, #380]	; (8003b48 <HAL_RCC_OscConfig+0x354>)
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	2209      	movs	r2, #9
 80039d0:	4393      	bics	r3, r2
 80039d2:	0019      	movs	r1, r3
 80039d4:	4b5c      	ldr	r3, [pc, #368]	; (8003b48 <HAL_RCC_OscConfig+0x354>)
 80039d6:	697a      	ldr	r2, [r7, #20]
 80039d8:	430a      	orrs	r2, r1
 80039da:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039dc:	f7ff fc4e 	bl	800327c <HAL_GetTick>
 80039e0:	0003      	movs	r3, r0
 80039e2:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80039e4:	e008      	b.n	80039f8 <HAL_RCC_OscConfig+0x204>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80039e6:	f7ff fc49 	bl	800327c <HAL_GetTick>
 80039ea:	0002      	movs	r2, r0
 80039ec:	69bb      	ldr	r3, [r7, #24]
 80039ee:	1ad3      	subs	r3, r2, r3
 80039f0:	2b02      	cmp	r3, #2
 80039f2:	d901      	bls.n	80039f8 <HAL_RCC_OscConfig+0x204>
          {
            return HAL_TIMEOUT;
 80039f4:	2303      	movs	r3, #3
 80039f6:	e2b6      	b.n	8003f66 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80039f8:	4b53      	ldr	r3, [pc, #332]	; (8003b48 <HAL_RCC_OscConfig+0x354>)
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	2204      	movs	r2, #4
 80039fe:	4013      	ands	r3, r2
 8003a00:	d0f1      	beq.n	80039e6 <HAL_RCC_OscConfig+0x1f2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003a02:	4b51      	ldr	r3, [pc, #324]	; (8003b48 <HAL_RCC_OscConfig+0x354>)
 8003a04:	685b      	ldr	r3, [r3, #4]
 8003a06:	4a53      	ldr	r2, [pc, #332]	; (8003b54 <HAL_RCC_OscConfig+0x360>)
 8003a08:	4013      	ands	r3, r2
 8003a0a:	0019      	movs	r1, r3
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	691b      	ldr	r3, [r3, #16]
 8003a10:	021a      	lsls	r2, r3, #8
 8003a12:	4b4d      	ldr	r3, [pc, #308]	; (8003b48 <HAL_RCC_OscConfig+0x354>)
 8003a14:	430a      	orrs	r2, r1
 8003a16:	605a      	str	r2, [r3, #4]
 8003a18:	e018      	b.n	8003a4c <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003a1a:	4b4b      	ldr	r3, [pc, #300]	; (8003b48 <HAL_RCC_OscConfig+0x354>)
 8003a1c:	681a      	ldr	r2, [r3, #0]
 8003a1e:	4b4a      	ldr	r3, [pc, #296]	; (8003b48 <HAL_RCC_OscConfig+0x354>)
 8003a20:	2101      	movs	r1, #1
 8003a22:	438a      	bics	r2, r1
 8003a24:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a26:	f7ff fc29 	bl	800327c <HAL_GetTick>
 8003a2a:	0003      	movs	r3, r0
 8003a2c:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8003a2e:	e008      	b.n	8003a42 <HAL_RCC_OscConfig+0x24e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003a30:	f7ff fc24 	bl	800327c <HAL_GetTick>
 8003a34:	0002      	movs	r2, r0
 8003a36:	69bb      	ldr	r3, [r7, #24]
 8003a38:	1ad3      	subs	r3, r2, r3
 8003a3a:	2b02      	cmp	r3, #2
 8003a3c:	d901      	bls.n	8003a42 <HAL_RCC_OscConfig+0x24e>
          {
            return HAL_TIMEOUT;
 8003a3e:	2303      	movs	r3, #3
 8003a40:	e291      	b.n	8003f66 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8003a42:	4b41      	ldr	r3, [pc, #260]	; (8003b48 <HAL_RCC_OscConfig+0x354>)
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	2204      	movs	r2, #4
 8003a48:	4013      	ands	r3, r2
 8003a4a:	d1f1      	bne.n	8003a30 <HAL_RCC_OscConfig+0x23c>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	2210      	movs	r2, #16
 8003a52:	4013      	ands	r3, r2
 8003a54:	d100      	bne.n	8003a58 <HAL_RCC_OscConfig+0x264>
 8003a56:	e0a1      	b.n	8003b9c <HAL_RCC_OscConfig+0x3a8>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003a58:	6a3b      	ldr	r3, [r7, #32]
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d140      	bne.n	8003ae0 <HAL_RCC_OscConfig+0x2ec>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003a5e:	4b3a      	ldr	r3, [pc, #232]	; (8003b48 <HAL_RCC_OscConfig+0x354>)
 8003a60:	681a      	ldr	r2, [r3, #0]
 8003a62:	2380      	movs	r3, #128	; 0x80
 8003a64:	009b      	lsls	r3, r3, #2
 8003a66:	4013      	ands	r3, r2
 8003a68:	d005      	beq.n	8003a76 <HAL_RCC_OscConfig+0x282>
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	69db      	ldr	r3, [r3, #28]
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d101      	bne.n	8003a76 <HAL_RCC_OscConfig+0x282>
      {
        return HAL_ERROR;
 8003a72:	2301      	movs	r3, #1
 8003a74:	e277      	b.n	8003f66 <HAL_RCC_OscConfig+0x772>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003a76:	4b34      	ldr	r3, [pc, #208]	; (8003b48 <HAL_RCC_OscConfig+0x354>)
 8003a78:	685b      	ldr	r3, [r3, #4]
 8003a7a:	4a3a      	ldr	r2, [pc, #232]	; (8003b64 <HAL_RCC_OscConfig+0x370>)
 8003a7c:	4013      	ands	r3, r2
 8003a7e:	0019      	movs	r1, r3
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003a84:	4b30      	ldr	r3, [pc, #192]	; (8003b48 <HAL_RCC_OscConfig+0x354>)
 8003a86:	430a      	orrs	r2, r1
 8003a88:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003a8a:	4b2f      	ldr	r3, [pc, #188]	; (8003b48 <HAL_RCC_OscConfig+0x354>)
 8003a8c:	685b      	ldr	r3, [r3, #4]
 8003a8e:	021b      	lsls	r3, r3, #8
 8003a90:	0a19      	lsrs	r1, r3, #8
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	6a1b      	ldr	r3, [r3, #32]
 8003a96:	061a      	lsls	r2, r3, #24
 8003a98:	4b2b      	ldr	r3, [pc, #172]	; (8003b48 <HAL_RCC_OscConfig+0x354>)
 8003a9a:	430a      	orrs	r2, r1
 8003a9c:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003aa2:	0b5b      	lsrs	r3, r3, #13
 8003aa4:	3301      	adds	r3, #1
 8003aa6:	2280      	movs	r2, #128	; 0x80
 8003aa8:	0212      	lsls	r2, r2, #8
 8003aaa:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8003aac:	4b26      	ldr	r3, [pc, #152]	; (8003b48 <HAL_RCC_OscConfig+0x354>)
 8003aae:	68db      	ldr	r3, [r3, #12]
 8003ab0:	091b      	lsrs	r3, r3, #4
 8003ab2:	210f      	movs	r1, #15
 8003ab4:	400b      	ands	r3, r1
 8003ab6:	4928      	ldr	r1, [pc, #160]	; (8003b58 <HAL_RCC_OscConfig+0x364>)
 8003ab8:	5ccb      	ldrb	r3, [r1, r3]
 8003aba:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8003abc:	4b27      	ldr	r3, [pc, #156]	; (8003b5c <HAL_RCC_OscConfig+0x368>)
 8003abe:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 8003ac0:	4b27      	ldr	r3, [pc, #156]	; (8003b60 <HAL_RCC_OscConfig+0x36c>)
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	2513      	movs	r5, #19
 8003ac6:	197c      	adds	r4, r7, r5
 8003ac8:	0018      	movs	r0, r3
 8003aca:	f7ff fb91 	bl	80031f0 <HAL_InitTick>
 8003ace:	0003      	movs	r3, r0
 8003ad0:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 8003ad2:	197b      	adds	r3, r7, r5
 8003ad4:	781b      	ldrb	r3, [r3, #0]
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d060      	beq.n	8003b9c <HAL_RCC_OscConfig+0x3a8>
        {
          return status;
 8003ada:	197b      	adds	r3, r7, r5
 8003adc:	781b      	ldrb	r3, [r3, #0]
 8003ade:	e242      	b.n	8003f66 <HAL_RCC_OscConfig+0x772>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	69db      	ldr	r3, [r3, #28]
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	d03f      	beq.n	8003b68 <HAL_RCC_OscConfig+0x374>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8003ae8:	4b17      	ldr	r3, [pc, #92]	; (8003b48 <HAL_RCC_OscConfig+0x354>)
 8003aea:	681a      	ldr	r2, [r3, #0]
 8003aec:	4b16      	ldr	r3, [pc, #88]	; (8003b48 <HAL_RCC_OscConfig+0x354>)
 8003aee:	2180      	movs	r1, #128	; 0x80
 8003af0:	0049      	lsls	r1, r1, #1
 8003af2:	430a      	orrs	r2, r1
 8003af4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003af6:	f7ff fbc1 	bl	800327c <HAL_GetTick>
 8003afa:	0003      	movs	r3, r0
 8003afc:	61bb      	str	r3, [r7, #24]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8003afe:	e008      	b.n	8003b12 <HAL_RCC_OscConfig+0x31e>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003b00:	f7ff fbbc 	bl	800327c <HAL_GetTick>
 8003b04:	0002      	movs	r2, r0
 8003b06:	69bb      	ldr	r3, [r7, #24]
 8003b08:	1ad3      	subs	r3, r2, r3
 8003b0a:	2b02      	cmp	r3, #2
 8003b0c:	d901      	bls.n	8003b12 <HAL_RCC_OscConfig+0x31e>
          {
            return HAL_TIMEOUT;
 8003b0e:	2303      	movs	r3, #3
 8003b10:	e229      	b.n	8003f66 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8003b12:	4b0d      	ldr	r3, [pc, #52]	; (8003b48 <HAL_RCC_OscConfig+0x354>)
 8003b14:	681a      	ldr	r2, [r3, #0]
 8003b16:	2380      	movs	r3, #128	; 0x80
 8003b18:	009b      	lsls	r3, r3, #2
 8003b1a:	4013      	ands	r3, r2
 8003b1c:	d0f0      	beq.n	8003b00 <HAL_RCC_OscConfig+0x30c>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003b1e:	4b0a      	ldr	r3, [pc, #40]	; (8003b48 <HAL_RCC_OscConfig+0x354>)
 8003b20:	685b      	ldr	r3, [r3, #4]
 8003b22:	4a10      	ldr	r2, [pc, #64]	; (8003b64 <HAL_RCC_OscConfig+0x370>)
 8003b24:	4013      	ands	r3, r2
 8003b26:	0019      	movs	r1, r3
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003b2c:	4b06      	ldr	r3, [pc, #24]	; (8003b48 <HAL_RCC_OscConfig+0x354>)
 8003b2e:	430a      	orrs	r2, r1
 8003b30:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003b32:	4b05      	ldr	r3, [pc, #20]	; (8003b48 <HAL_RCC_OscConfig+0x354>)
 8003b34:	685b      	ldr	r3, [r3, #4]
 8003b36:	021b      	lsls	r3, r3, #8
 8003b38:	0a19      	lsrs	r1, r3, #8
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	6a1b      	ldr	r3, [r3, #32]
 8003b3e:	061a      	lsls	r2, r3, #24
 8003b40:	4b01      	ldr	r3, [pc, #4]	; (8003b48 <HAL_RCC_OscConfig+0x354>)
 8003b42:	430a      	orrs	r2, r1
 8003b44:	605a      	str	r2, [r3, #4]
 8003b46:	e029      	b.n	8003b9c <HAL_RCC_OscConfig+0x3a8>
 8003b48:	40021000 	.word	0x40021000
 8003b4c:	fffeffff 	.word	0xfffeffff
 8003b50:	fffbffff 	.word	0xfffbffff
 8003b54:	ffffe0ff 	.word	0xffffe0ff
 8003b58:	08008b60 	.word	0x08008b60
 8003b5c:	20000000 	.word	0x20000000
 8003b60:	20000004 	.word	0x20000004
 8003b64:	ffff1fff 	.word	0xffff1fff
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8003b68:	4bbd      	ldr	r3, [pc, #756]	; (8003e60 <HAL_RCC_OscConfig+0x66c>)
 8003b6a:	681a      	ldr	r2, [r3, #0]
 8003b6c:	4bbc      	ldr	r3, [pc, #752]	; (8003e60 <HAL_RCC_OscConfig+0x66c>)
 8003b6e:	49bd      	ldr	r1, [pc, #756]	; (8003e64 <HAL_RCC_OscConfig+0x670>)
 8003b70:	400a      	ands	r2, r1
 8003b72:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b74:	f7ff fb82 	bl	800327c <HAL_GetTick>
 8003b78:	0003      	movs	r3, r0
 8003b7a:	61bb      	str	r3, [r7, #24]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8003b7c:	e008      	b.n	8003b90 <HAL_RCC_OscConfig+0x39c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003b7e:	f7ff fb7d 	bl	800327c <HAL_GetTick>
 8003b82:	0002      	movs	r2, r0
 8003b84:	69bb      	ldr	r3, [r7, #24]
 8003b86:	1ad3      	subs	r3, r2, r3
 8003b88:	2b02      	cmp	r3, #2
 8003b8a:	d901      	bls.n	8003b90 <HAL_RCC_OscConfig+0x39c>
          {
            return HAL_TIMEOUT;
 8003b8c:	2303      	movs	r3, #3
 8003b8e:	e1ea      	b.n	8003f66 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8003b90:	4bb3      	ldr	r3, [pc, #716]	; (8003e60 <HAL_RCC_OscConfig+0x66c>)
 8003b92:	681a      	ldr	r2, [r3, #0]
 8003b94:	2380      	movs	r3, #128	; 0x80
 8003b96:	009b      	lsls	r3, r3, #2
 8003b98:	4013      	ands	r3, r2
 8003b9a:	d1f0      	bne.n	8003b7e <HAL_RCC_OscConfig+0x38a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	2208      	movs	r2, #8
 8003ba2:	4013      	ands	r3, r2
 8003ba4:	d036      	beq.n	8003c14 <HAL_RCC_OscConfig+0x420>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	695b      	ldr	r3, [r3, #20]
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	d019      	beq.n	8003be2 <HAL_RCC_OscConfig+0x3ee>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003bae:	4bac      	ldr	r3, [pc, #688]	; (8003e60 <HAL_RCC_OscConfig+0x66c>)
 8003bb0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003bb2:	4bab      	ldr	r3, [pc, #684]	; (8003e60 <HAL_RCC_OscConfig+0x66c>)
 8003bb4:	2101      	movs	r1, #1
 8003bb6:	430a      	orrs	r2, r1
 8003bb8:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003bba:	f7ff fb5f 	bl	800327c <HAL_GetTick>
 8003bbe:	0003      	movs	r3, r0
 8003bc0:	61bb      	str	r3, [r7, #24]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8003bc2:	e008      	b.n	8003bd6 <HAL_RCC_OscConfig+0x3e2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003bc4:	f7ff fb5a 	bl	800327c <HAL_GetTick>
 8003bc8:	0002      	movs	r2, r0
 8003bca:	69bb      	ldr	r3, [r7, #24]
 8003bcc:	1ad3      	subs	r3, r2, r3
 8003bce:	2b02      	cmp	r3, #2
 8003bd0:	d901      	bls.n	8003bd6 <HAL_RCC_OscConfig+0x3e2>
        {
          return HAL_TIMEOUT;
 8003bd2:	2303      	movs	r3, #3
 8003bd4:	e1c7      	b.n	8003f66 <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8003bd6:	4ba2      	ldr	r3, [pc, #648]	; (8003e60 <HAL_RCC_OscConfig+0x66c>)
 8003bd8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003bda:	2202      	movs	r2, #2
 8003bdc:	4013      	ands	r3, r2
 8003bde:	d0f1      	beq.n	8003bc4 <HAL_RCC_OscConfig+0x3d0>
 8003be0:	e018      	b.n	8003c14 <HAL_RCC_OscConfig+0x420>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003be2:	4b9f      	ldr	r3, [pc, #636]	; (8003e60 <HAL_RCC_OscConfig+0x66c>)
 8003be4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003be6:	4b9e      	ldr	r3, [pc, #632]	; (8003e60 <HAL_RCC_OscConfig+0x66c>)
 8003be8:	2101      	movs	r1, #1
 8003bea:	438a      	bics	r2, r1
 8003bec:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003bee:	f7ff fb45 	bl	800327c <HAL_GetTick>
 8003bf2:	0003      	movs	r3, r0
 8003bf4:	61bb      	str	r3, [r7, #24]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8003bf6:	e008      	b.n	8003c0a <HAL_RCC_OscConfig+0x416>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003bf8:	f7ff fb40 	bl	800327c <HAL_GetTick>
 8003bfc:	0002      	movs	r2, r0
 8003bfe:	69bb      	ldr	r3, [r7, #24]
 8003c00:	1ad3      	subs	r3, r2, r3
 8003c02:	2b02      	cmp	r3, #2
 8003c04:	d901      	bls.n	8003c0a <HAL_RCC_OscConfig+0x416>
        {
          return HAL_TIMEOUT;
 8003c06:	2303      	movs	r3, #3
 8003c08:	e1ad      	b.n	8003f66 <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8003c0a:	4b95      	ldr	r3, [pc, #596]	; (8003e60 <HAL_RCC_OscConfig+0x66c>)
 8003c0c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003c0e:	2202      	movs	r2, #2
 8003c10:	4013      	ands	r3, r2
 8003c12:	d1f1      	bne.n	8003bf8 <HAL_RCC_OscConfig+0x404>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	2204      	movs	r2, #4
 8003c1a:	4013      	ands	r3, r2
 8003c1c:	d100      	bne.n	8003c20 <HAL_RCC_OscConfig+0x42c>
 8003c1e:	e0ae      	b.n	8003d7e <HAL_RCC_OscConfig+0x58a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003c20:	2027      	movs	r0, #39	; 0x27
 8003c22:	183b      	adds	r3, r7, r0
 8003c24:	2200      	movs	r2, #0
 8003c26:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003c28:	4b8d      	ldr	r3, [pc, #564]	; (8003e60 <HAL_RCC_OscConfig+0x66c>)
 8003c2a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003c2c:	2380      	movs	r3, #128	; 0x80
 8003c2e:	055b      	lsls	r3, r3, #21
 8003c30:	4013      	ands	r3, r2
 8003c32:	d109      	bne.n	8003c48 <HAL_RCC_OscConfig+0x454>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003c34:	4b8a      	ldr	r3, [pc, #552]	; (8003e60 <HAL_RCC_OscConfig+0x66c>)
 8003c36:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003c38:	4b89      	ldr	r3, [pc, #548]	; (8003e60 <HAL_RCC_OscConfig+0x66c>)
 8003c3a:	2180      	movs	r1, #128	; 0x80
 8003c3c:	0549      	lsls	r1, r1, #21
 8003c3e:	430a      	orrs	r2, r1
 8003c40:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 8003c42:	183b      	adds	r3, r7, r0
 8003c44:	2201      	movs	r2, #1
 8003c46:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c48:	4b87      	ldr	r3, [pc, #540]	; (8003e68 <HAL_RCC_OscConfig+0x674>)
 8003c4a:	681a      	ldr	r2, [r3, #0]
 8003c4c:	2380      	movs	r3, #128	; 0x80
 8003c4e:	005b      	lsls	r3, r3, #1
 8003c50:	4013      	ands	r3, r2
 8003c52:	d11a      	bne.n	8003c8a <HAL_RCC_OscConfig+0x496>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003c54:	4b84      	ldr	r3, [pc, #528]	; (8003e68 <HAL_RCC_OscConfig+0x674>)
 8003c56:	681a      	ldr	r2, [r3, #0]
 8003c58:	4b83      	ldr	r3, [pc, #524]	; (8003e68 <HAL_RCC_OscConfig+0x674>)
 8003c5a:	2180      	movs	r1, #128	; 0x80
 8003c5c:	0049      	lsls	r1, r1, #1
 8003c5e:	430a      	orrs	r2, r1
 8003c60:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003c62:	f7ff fb0b 	bl	800327c <HAL_GetTick>
 8003c66:	0003      	movs	r3, r0
 8003c68:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c6a:	e008      	b.n	8003c7e <HAL_RCC_OscConfig+0x48a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003c6c:	f7ff fb06 	bl	800327c <HAL_GetTick>
 8003c70:	0002      	movs	r2, r0
 8003c72:	69bb      	ldr	r3, [r7, #24]
 8003c74:	1ad3      	subs	r3, r2, r3
 8003c76:	2b64      	cmp	r3, #100	; 0x64
 8003c78:	d901      	bls.n	8003c7e <HAL_RCC_OscConfig+0x48a>
        {
          return HAL_TIMEOUT;
 8003c7a:	2303      	movs	r3, #3
 8003c7c:	e173      	b.n	8003f66 <HAL_RCC_OscConfig+0x772>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c7e:	4b7a      	ldr	r3, [pc, #488]	; (8003e68 <HAL_RCC_OscConfig+0x674>)
 8003c80:	681a      	ldr	r2, [r3, #0]
 8003c82:	2380      	movs	r3, #128	; 0x80
 8003c84:	005b      	lsls	r3, r3, #1
 8003c86:	4013      	ands	r3, r2
 8003c88:	d0f0      	beq.n	8003c6c <HAL_RCC_OscConfig+0x478>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	689a      	ldr	r2, [r3, #8]
 8003c8e:	2380      	movs	r3, #128	; 0x80
 8003c90:	005b      	lsls	r3, r3, #1
 8003c92:	429a      	cmp	r2, r3
 8003c94:	d107      	bne.n	8003ca6 <HAL_RCC_OscConfig+0x4b2>
 8003c96:	4b72      	ldr	r3, [pc, #456]	; (8003e60 <HAL_RCC_OscConfig+0x66c>)
 8003c98:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003c9a:	4b71      	ldr	r3, [pc, #452]	; (8003e60 <HAL_RCC_OscConfig+0x66c>)
 8003c9c:	2180      	movs	r1, #128	; 0x80
 8003c9e:	0049      	lsls	r1, r1, #1
 8003ca0:	430a      	orrs	r2, r1
 8003ca2:	651a      	str	r2, [r3, #80]	; 0x50
 8003ca4:	e031      	b.n	8003d0a <HAL_RCC_OscConfig+0x516>
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	689b      	ldr	r3, [r3, #8]
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d10c      	bne.n	8003cc8 <HAL_RCC_OscConfig+0x4d4>
 8003cae:	4b6c      	ldr	r3, [pc, #432]	; (8003e60 <HAL_RCC_OscConfig+0x66c>)
 8003cb0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003cb2:	4b6b      	ldr	r3, [pc, #428]	; (8003e60 <HAL_RCC_OscConfig+0x66c>)
 8003cb4:	496b      	ldr	r1, [pc, #428]	; (8003e64 <HAL_RCC_OscConfig+0x670>)
 8003cb6:	400a      	ands	r2, r1
 8003cb8:	651a      	str	r2, [r3, #80]	; 0x50
 8003cba:	4b69      	ldr	r3, [pc, #420]	; (8003e60 <HAL_RCC_OscConfig+0x66c>)
 8003cbc:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003cbe:	4b68      	ldr	r3, [pc, #416]	; (8003e60 <HAL_RCC_OscConfig+0x66c>)
 8003cc0:	496a      	ldr	r1, [pc, #424]	; (8003e6c <HAL_RCC_OscConfig+0x678>)
 8003cc2:	400a      	ands	r2, r1
 8003cc4:	651a      	str	r2, [r3, #80]	; 0x50
 8003cc6:	e020      	b.n	8003d0a <HAL_RCC_OscConfig+0x516>
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	689a      	ldr	r2, [r3, #8]
 8003ccc:	23a0      	movs	r3, #160	; 0xa0
 8003cce:	00db      	lsls	r3, r3, #3
 8003cd0:	429a      	cmp	r2, r3
 8003cd2:	d10e      	bne.n	8003cf2 <HAL_RCC_OscConfig+0x4fe>
 8003cd4:	4b62      	ldr	r3, [pc, #392]	; (8003e60 <HAL_RCC_OscConfig+0x66c>)
 8003cd6:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003cd8:	4b61      	ldr	r3, [pc, #388]	; (8003e60 <HAL_RCC_OscConfig+0x66c>)
 8003cda:	2180      	movs	r1, #128	; 0x80
 8003cdc:	00c9      	lsls	r1, r1, #3
 8003cde:	430a      	orrs	r2, r1
 8003ce0:	651a      	str	r2, [r3, #80]	; 0x50
 8003ce2:	4b5f      	ldr	r3, [pc, #380]	; (8003e60 <HAL_RCC_OscConfig+0x66c>)
 8003ce4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003ce6:	4b5e      	ldr	r3, [pc, #376]	; (8003e60 <HAL_RCC_OscConfig+0x66c>)
 8003ce8:	2180      	movs	r1, #128	; 0x80
 8003cea:	0049      	lsls	r1, r1, #1
 8003cec:	430a      	orrs	r2, r1
 8003cee:	651a      	str	r2, [r3, #80]	; 0x50
 8003cf0:	e00b      	b.n	8003d0a <HAL_RCC_OscConfig+0x516>
 8003cf2:	4b5b      	ldr	r3, [pc, #364]	; (8003e60 <HAL_RCC_OscConfig+0x66c>)
 8003cf4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003cf6:	4b5a      	ldr	r3, [pc, #360]	; (8003e60 <HAL_RCC_OscConfig+0x66c>)
 8003cf8:	495a      	ldr	r1, [pc, #360]	; (8003e64 <HAL_RCC_OscConfig+0x670>)
 8003cfa:	400a      	ands	r2, r1
 8003cfc:	651a      	str	r2, [r3, #80]	; 0x50
 8003cfe:	4b58      	ldr	r3, [pc, #352]	; (8003e60 <HAL_RCC_OscConfig+0x66c>)
 8003d00:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003d02:	4b57      	ldr	r3, [pc, #348]	; (8003e60 <HAL_RCC_OscConfig+0x66c>)
 8003d04:	4959      	ldr	r1, [pc, #356]	; (8003e6c <HAL_RCC_OscConfig+0x678>)
 8003d06:	400a      	ands	r2, r1
 8003d08:	651a      	str	r2, [r3, #80]	; 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	689b      	ldr	r3, [r3, #8]
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d015      	beq.n	8003d3e <HAL_RCC_OscConfig+0x54a>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003d12:	f7ff fab3 	bl	800327c <HAL_GetTick>
 8003d16:	0003      	movs	r3, r0
 8003d18:	61bb      	str	r3, [r7, #24]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003d1a:	e009      	b.n	8003d30 <HAL_RCC_OscConfig+0x53c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003d1c:	f7ff faae 	bl	800327c <HAL_GetTick>
 8003d20:	0002      	movs	r2, r0
 8003d22:	69bb      	ldr	r3, [r7, #24]
 8003d24:	1ad3      	subs	r3, r2, r3
 8003d26:	4a52      	ldr	r2, [pc, #328]	; (8003e70 <HAL_RCC_OscConfig+0x67c>)
 8003d28:	4293      	cmp	r3, r2
 8003d2a:	d901      	bls.n	8003d30 <HAL_RCC_OscConfig+0x53c>
        {
          return HAL_TIMEOUT;
 8003d2c:	2303      	movs	r3, #3
 8003d2e:	e11a      	b.n	8003f66 <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003d30:	4b4b      	ldr	r3, [pc, #300]	; (8003e60 <HAL_RCC_OscConfig+0x66c>)
 8003d32:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003d34:	2380      	movs	r3, #128	; 0x80
 8003d36:	009b      	lsls	r3, r3, #2
 8003d38:	4013      	ands	r3, r2
 8003d3a:	d0ef      	beq.n	8003d1c <HAL_RCC_OscConfig+0x528>
 8003d3c:	e014      	b.n	8003d68 <HAL_RCC_OscConfig+0x574>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003d3e:	f7ff fa9d 	bl	800327c <HAL_GetTick>
 8003d42:	0003      	movs	r3, r0
 8003d44:	61bb      	str	r3, [r7, #24]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8003d46:	e009      	b.n	8003d5c <HAL_RCC_OscConfig+0x568>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003d48:	f7ff fa98 	bl	800327c <HAL_GetTick>
 8003d4c:	0002      	movs	r2, r0
 8003d4e:	69bb      	ldr	r3, [r7, #24]
 8003d50:	1ad3      	subs	r3, r2, r3
 8003d52:	4a47      	ldr	r2, [pc, #284]	; (8003e70 <HAL_RCC_OscConfig+0x67c>)
 8003d54:	4293      	cmp	r3, r2
 8003d56:	d901      	bls.n	8003d5c <HAL_RCC_OscConfig+0x568>
        {
          return HAL_TIMEOUT;
 8003d58:	2303      	movs	r3, #3
 8003d5a:	e104      	b.n	8003f66 <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8003d5c:	4b40      	ldr	r3, [pc, #256]	; (8003e60 <HAL_RCC_OscConfig+0x66c>)
 8003d5e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003d60:	2380      	movs	r3, #128	; 0x80
 8003d62:	009b      	lsls	r3, r3, #2
 8003d64:	4013      	ands	r3, r2
 8003d66:	d1ef      	bne.n	8003d48 <HAL_RCC_OscConfig+0x554>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003d68:	2327      	movs	r3, #39	; 0x27
 8003d6a:	18fb      	adds	r3, r7, r3
 8003d6c:	781b      	ldrb	r3, [r3, #0]
 8003d6e:	2b01      	cmp	r3, #1
 8003d70:	d105      	bne.n	8003d7e <HAL_RCC_OscConfig+0x58a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003d72:	4b3b      	ldr	r3, [pc, #236]	; (8003e60 <HAL_RCC_OscConfig+0x66c>)
 8003d74:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003d76:	4b3a      	ldr	r3, [pc, #232]	; (8003e60 <HAL_RCC_OscConfig+0x66c>)
 8003d78:	493e      	ldr	r1, [pc, #248]	; (8003e74 <HAL_RCC_OscConfig+0x680>)
 8003d7a:	400a      	ands	r2, r1
 8003d7c:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	2220      	movs	r2, #32
 8003d84:	4013      	ands	r3, r2
 8003d86:	d049      	beq.n	8003e1c <HAL_RCC_OscConfig+0x628>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	699b      	ldr	r3, [r3, #24]
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	d026      	beq.n	8003dde <HAL_RCC_OscConfig+0x5ea>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 8003d90:	4b33      	ldr	r3, [pc, #204]	; (8003e60 <HAL_RCC_OscConfig+0x66c>)
 8003d92:	689a      	ldr	r2, [r3, #8]
 8003d94:	4b32      	ldr	r3, [pc, #200]	; (8003e60 <HAL_RCC_OscConfig+0x66c>)
 8003d96:	2101      	movs	r1, #1
 8003d98:	430a      	orrs	r2, r1
 8003d9a:	609a      	str	r2, [r3, #8]
 8003d9c:	4b30      	ldr	r3, [pc, #192]	; (8003e60 <HAL_RCC_OscConfig+0x66c>)
 8003d9e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003da0:	4b2f      	ldr	r3, [pc, #188]	; (8003e60 <HAL_RCC_OscConfig+0x66c>)
 8003da2:	2101      	movs	r1, #1
 8003da4:	430a      	orrs	r2, r1
 8003da6:	635a      	str	r2, [r3, #52]	; 0x34
 8003da8:	4b33      	ldr	r3, [pc, #204]	; (8003e78 <HAL_RCC_OscConfig+0x684>)
 8003daa:	6a1a      	ldr	r2, [r3, #32]
 8003dac:	4b32      	ldr	r3, [pc, #200]	; (8003e78 <HAL_RCC_OscConfig+0x684>)
 8003dae:	2180      	movs	r1, #128	; 0x80
 8003db0:	0189      	lsls	r1, r1, #6
 8003db2:	430a      	orrs	r2, r1
 8003db4:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003db6:	f7ff fa61 	bl	800327c <HAL_GetTick>
 8003dba:	0003      	movs	r3, r0
 8003dbc:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8003dbe:	e008      	b.n	8003dd2 <HAL_RCC_OscConfig+0x5de>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003dc0:	f7ff fa5c 	bl	800327c <HAL_GetTick>
 8003dc4:	0002      	movs	r2, r0
 8003dc6:	69bb      	ldr	r3, [r7, #24]
 8003dc8:	1ad3      	subs	r3, r2, r3
 8003dca:	2b02      	cmp	r3, #2
 8003dcc:	d901      	bls.n	8003dd2 <HAL_RCC_OscConfig+0x5de>
          {
            return HAL_TIMEOUT;
 8003dce:	2303      	movs	r3, #3
 8003dd0:	e0c9      	b.n	8003f66 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8003dd2:	4b23      	ldr	r3, [pc, #140]	; (8003e60 <HAL_RCC_OscConfig+0x66c>)
 8003dd4:	689b      	ldr	r3, [r3, #8]
 8003dd6:	2202      	movs	r2, #2
 8003dd8:	4013      	ands	r3, r2
 8003dda:	d0f1      	beq.n	8003dc0 <HAL_RCC_OscConfig+0x5cc>
 8003ddc:	e01e      	b.n	8003e1c <HAL_RCC_OscConfig+0x628>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8003dde:	4b20      	ldr	r3, [pc, #128]	; (8003e60 <HAL_RCC_OscConfig+0x66c>)
 8003de0:	689a      	ldr	r2, [r3, #8]
 8003de2:	4b1f      	ldr	r3, [pc, #124]	; (8003e60 <HAL_RCC_OscConfig+0x66c>)
 8003de4:	2101      	movs	r1, #1
 8003de6:	438a      	bics	r2, r1
 8003de8:	609a      	str	r2, [r3, #8]
 8003dea:	4b23      	ldr	r3, [pc, #140]	; (8003e78 <HAL_RCC_OscConfig+0x684>)
 8003dec:	6a1a      	ldr	r2, [r3, #32]
 8003dee:	4b22      	ldr	r3, [pc, #136]	; (8003e78 <HAL_RCC_OscConfig+0x684>)
 8003df0:	4922      	ldr	r1, [pc, #136]	; (8003e7c <HAL_RCC_OscConfig+0x688>)
 8003df2:	400a      	ands	r2, r1
 8003df4:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003df6:	f7ff fa41 	bl	800327c <HAL_GetTick>
 8003dfa:	0003      	movs	r3, r0
 8003dfc:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8003dfe:	e008      	b.n	8003e12 <HAL_RCC_OscConfig+0x61e>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003e00:	f7ff fa3c 	bl	800327c <HAL_GetTick>
 8003e04:	0002      	movs	r2, r0
 8003e06:	69bb      	ldr	r3, [r7, #24]
 8003e08:	1ad3      	subs	r3, r2, r3
 8003e0a:	2b02      	cmp	r3, #2
 8003e0c:	d901      	bls.n	8003e12 <HAL_RCC_OscConfig+0x61e>
          {
            return HAL_TIMEOUT;
 8003e0e:	2303      	movs	r3, #3
 8003e10:	e0a9      	b.n	8003f66 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8003e12:	4b13      	ldr	r3, [pc, #76]	; (8003e60 <HAL_RCC_OscConfig+0x66c>)
 8003e14:	689b      	ldr	r3, [r3, #8]
 8003e16:	2202      	movs	r2, #2
 8003e18:	4013      	ands	r3, r2
 8003e1a:	d1f1      	bne.n	8003e00 <HAL_RCC_OscConfig+0x60c>
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	d100      	bne.n	8003e26 <HAL_RCC_OscConfig+0x632>
 8003e24:	e09e      	b.n	8003f64 <HAL_RCC_OscConfig+0x770>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003e26:	6a3b      	ldr	r3, [r7, #32]
 8003e28:	2b0c      	cmp	r3, #12
 8003e2a:	d100      	bne.n	8003e2e <HAL_RCC_OscConfig+0x63a>
 8003e2c:	e077      	b.n	8003f1e <HAL_RCC_OscConfig+0x72a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e32:	2b02      	cmp	r3, #2
 8003e34:	d158      	bne.n	8003ee8 <HAL_RCC_OscConfig+0x6f4>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003e36:	4b0a      	ldr	r3, [pc, #40]	; (8003e60 <HAL_RCC_OscConfig+0x66c>)
 8003e38:	681a      	ldr	r2, [r3, #0]
 8003e3a:	4b09      	ldr	r3, [pc, #36]	; (8003e60 <HAL_RCC_OscConfig+0x66c>)
 8003e3c:	4910      	ldr	r1, [pc, #64]	; (8003e80 <HAL_RCC_OscConfig+0x68c>)
 8003e3e:	400a      	ands	r2, r1
 8003e40:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e42:	f7ff fa1b 	bl	800327c <HAL_GetTick>
 8003e46:	0003      	movs	r3, r0
 8003e48:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8003e4a:	e01b      	b.n	8003e84 <HAL_RCC_OscConfig+0x690>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003e4c:	f7ff fa16 	bl	800327c <HAL_GetTick>
 8003e50:	0002      	movs	r2, r0
 8003e52:	69bb      	ldr	r3, [r7, #24]
 8003e54:	1ad3      	subs	r3, r2, r3
 8003e56:	2b02      	cmp	r3, #2
 8003e58:	d914      	bls.n	8003e84 <HAL_RCC_OscConfig+0x690>
          {
            return HAL_TIMEOUT;
 8003e5a:	2303      	movs	r3, #3
 8003e5c:	e083      	b.n	8003f66 <HAL_RCC_OscConfig+0x772>
 8003e5e:	46c0      	nop			; (mov r8, r8)
 8003e60:	40021000 	.word	0x40021000
 8003e64:	fffffeff 	.word	0xfffffeff
 8003e68:	40007000 	.word	0x40007000
 8003e6c:	fffffbff 	.word	0xfffffbff
 8003e70:	00001388 	.word	0x00001388
 8003e74:	efffffff 	.word	0xefffffff
 8003e78:	40010000 	.word	0x40010000
 8003e7c:	ffffdfff 	.word	0xffffdfff
 8003e80:	feffffff 	.word	0xfeffffff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8003e84:	4b3a      	ldr	r3, [pc, #232]	; (8003f70 <HAL_RCC_OscConfig+0x77c>)
 8003e86:	681a      	ldr	r2, [r3, #0]
 8003e88:	2380      	movs	r3, #128	; 0x80
 8003e8a:	049b      	lsls	r3, r3, #18
 8003e8c:	4013      	ands	r3, r2
 8003e8e:	d1dd      	bne.n	8003e4c <HAL_RCC_OscConfig+0x658>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003e90:	4b37      	ldr	r3, [pc, #220]	; (8003f70 <HAL_RCC_OscConfig+0x77c>)
 8003e92:	68db      	ldr	r3, [r3, #12]
 8003e94:	4a37      	ldr	r2, [pc, #220]	; (8003f74 <HAL_RCC_OscConfig+0x780>)
 8003e96:	4013      	ands	r3, r2
 8003e98:	0019      	movs	r1, r3
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ea2:	431a      	orrs	r2, r3
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003ea8:	431a      	orrs	r2, r3
 8003eaa:	4b31      	ldr	r3, [pc, #196]	; (8003f70 <HAL_RCC_OscConfig+0x77c>)
 8003eac:	430a      	orrs	r2, r1
 8003eae:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003eb0:	4b2f      	ldr	r3, [pc, #188]	; (8003f70 <HAL_RCC_OscConfig+0x77c>)
 8003eb2:	681a      	ldr	r2, [r3, #0]
 8003eb4:	4b2e      	ldr	r3, [pc, #184]	; (8003f70 <HAL_RCC_OscConfig+0x77c>)
 8003eb6:	2180      	movs	r1, #128	; 0x80
 8003eb8:	0449      	lsls	r1, r1, #17
 8003eba:	430a      	orrs	r2, r1
 8003ebc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ebe:	f7ff f9dd 	bl	800327c <HAL_GetTick>
 8003ec2:	0003      	movs	r3, r0
 8003ec4:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8003ec6:	e008      	b.n	8003eda <HAL_RCC_OscConfig+0x6e6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003ec8:	f7ff f9d8 	bl	800327c <HAL_GetTick>
 8003ecc:	0002      	movs	r2, r0
 8003ece:	69bb      	ldr	r3, [r7, #24]
 8003ed0:	1ad3      	subs	r3, r2, r3
 8003ed2:	2b02      	cmp	r3, #2
 8003ed4:	d901      	bls.n	8003eda <HAL_RCC_OscConfig+0x6e6>
          {
            return HAL_TIMEOUT;
 8003ed6:	2303      	movs	r3, #3
 8003ed8:	e045      	b.n	8003f66 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8003eda:	4b25      	ldr	r3, [pc, #148]	; (8003f70 <HAL_RCC_OscConfig+0x77c>)
 8003edc:	681a      	ldr	r2, [r3, #0]
 8003ede:	2380      	movs	r3, #128	; 0x80
 8003ee0:	049b      	lsls	r3, r3, #18
 8003ee2:	4013      	ands	r3, r2
 8003ee4:	d0f0      	beq.n	8003ec8 <HAL_RCC_OscConfig+0x6d4>
 8003ee6:	e03d      	b.n	8003f64 <HAL_RCC_OscConfig+0x770>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003ee8:	4b21      	ldr	r3, [pc, #132]	; (8003f70 <HAL_RCC_OscConfig+0x77c>)
 8003eea:	681a      	ldr	r2, [r3, #0]
 8003eec:	4b20      	ldr	r3, [pc, #128]	; (8003f70 <HAL_RCC_OscConfig+0x77c>)
 8003eee:	4922      	ldr	r1, [pc, #136]	; (8003f78 <HAL_RCC_OscConfig+0x784>)
 8003ef0:	400a      	ands	r2, r1
 8003ef2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ef4:	f7ff f9c2 	bl	800327c <HAL_GetTick>
 8003ef8:	0003      	movs	r3, r0
 8003efa:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8003efc:	e008      	b.n	8003f10 <HAL_RCC_OscConfig+0x71c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003efe:	f7ff f9bd 	bl	800327c <HAL_GetTick>
 8003f02:	0002      	movs	r2, r0
 8003f04:	69bb      	ldr	r3, [r7, #24]
 8003f06:	1ad3      	subs	r3, r2, r3
 8003f08:	2b02      	cmp	r3, #2
 8003f0a:	d901      	bls.n	8003f10 <HAL_RCC_OscConfig+0x71c>
          {
            return HAL_TIMEOUT;
 8003f0c:	2303      	movs	r3, #3
 8003f0e:	e02a      	b.n	8003f66 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8003f10:	4b17      	ldr	r3, [pc, #92]	; (8003f70 <HAL_RCC_OscConfig+0x77c>)
 8003f12:	681a      	ldr	r2, [r3, #0]
 8003f14:	2380      	movs	r3, #128	; 0x80
 8003f16:	049b      	lsls	r3, r3, #18
 8003f18:	4013      	ands	r3, r2
 8003f1a:	d1f0      	bne.n	8003efe <HAL_RCC_OscConfig+0x70a>
 8003f1c:	e022      	b.n	8003f64 <HAL_RCC_OscConfig+0x770>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f22:	2b01      	cmp	r3, #1
 8003f24:	d101      	bne.n	8003f2a <HAL_RCC_OscConfig+0x736>
      {
        return HAL_ERROR;
 8003f26:	2301      	movs	r3, #1
 8003f28:	e01d      	b.n	8003f66 <HAL_RCC_OscConfig+0x772>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003f2a:	4b11      	ldr	r3, [pc, #68]	; (8003f70 <HAL_RCC_OscConfig+0x77c>)
 8003f2c:	68db      	ldr	r3, [r3, #12]
 8003f2e:	61fb      	str	r3, [r7, #28]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003f30:	69fa      	ldr	r2, [r7, #28]
 8003f32:	2380      	movs	r3, #128	; 0x80
 8003f34:	025b      	lsls	r3, r3, #9
 8003f36:	401a      	ands	r2, r3
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f3c:	429a      	cmp	r2, r3
 8003f3e:	d10f      	bne.n	8003f60 <HAL_RCC_OscConfig+0x76c>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8003f40:	69fa      	ldr	r2, [r7, #28]
 8003f42:	23f0      	movs	r3, #240	; 0xf0
 8003f44:	039b      	lsls	r3, r3, #14
 8003f46:	401a      	ands	r2, r3
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003f4c:	429a      	cmp	r2, r3
 8003f4e:	d107      	bne.n	8003f60 <HAL_RCC_OscConfig+0x76c>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8003f50:	69fa      	ldr	r2, [r7, #28]
 8003f52:	23c0      	movs	r3, #192	; 0xc0
 8003f54:	041b      	lsls	r3, r3, #16
 8003f56:	401a      	ands	r2, r3
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8003f5c:	429a      	cmp	r2, r3
 8003f5e:	d001      	beq.n	8003f64 <HAL_RCC_OscConfig+0x770>
        {
          return HAL_ERROR;
 8003f60:	2301      	movs	r3, #1
 8003f62:	e000      	b.n	8003f66 <HAL_RCC_OscConfig+0x772>
        }
      }
    }
  }
  return HAL_OK;
 8003f64:	2300      	movs	r3, #0
}
 8003f66:	0018      	movs	r0, r3
 8003f68:	46bd      	mov	sp, r7
 8003f6a:	b00a      	add	sp, #40	; 0x28
 8003f6c:	bdb0      	pop	{r4, r5, r7, pc}
 8003f6e:	46c0      	nop			; (mov r8, r8)
 8003f70:	40021000 	.word	0x40021000
 8003f74:	ff02ffff 	.word	0xff02ffff
 8003f78:	feffffff 	.word	0xfeffffff

08003f7c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003f7c:	b5b0      	push	{r4, r5, r7, lr}
 8003f7e:	b084      	sub	sp, #16
 8003f80:	af00      	add	r7, sp, #0
 8003f82:	6078      	str	r0, [r7, #4]
 8003f84:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	2b00      	cmp	r3, #0
 8003f8a:	d101      	bne.n	8003f90 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003f8c:	2301      	movs	r3, #1
 8003f8e:	e128      	b.n	80041e2 <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003f90:	4b96      	ldr	r3, [pc, #600]	; (80041ec <HAL_RCC_ClockConfig+0x270>)
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	2201      	movs	r2, #1
 8003f96:	4013      	ands	r3, r2
 8003f98:	683a      	ldr	r2, [r7, #0]
 8003f9a:	429a      	cmp	r2, r3
 8003f9c:	d91e      	bls.n	8003fdc <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003f9e:	4b93      	ldr	r3, [pc, #588]	; (80041ec <HAL_RCC_ClockConfig+0x270>)
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	2201      	movs	r2, #1
 8003fa4:	4393      	bics	r3, r2
 8003fa6:	0019      	movs	r1, r3
 8003fa8:	4b90      	ldr	r3, [pc, #576]	; (80041ec <HAL_RCC_ClockConfig+0x270>)
 8003faa:	683a      	ldr	r2, [r7, #0]
 8003fac:	430a      	orrs	r2, r1
 8003fae:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003fb0:	f7ff f964 	bl	800327c <HAL_GetTick>
 8003fb4:	0003      	movs	r3, r0
 8003fb6:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003fb8:	e009      	b.n	8003fce <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003fba:	f7ff f95f 	bl	800327c <HAL_GetTick>
 8003fbe:	0002      	movs	r2, r0
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	1ad3      	subs	r3, r2, r3
 8003fc4:	4a8a      	ldr	r2, [pc, #552]	; (80041f0 <HAL_RCC_ClockConfig+0x274>)
 8003fc6:	4293      	cmp	r3, r2
 8003fc8:	d901      	bls.n	8003fce <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8003fca:	2303      	movs	r3, #3
 8003fcc:	e109      	b.n	80041e2 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003fce:	4b87      	ldr	r3, [pc, #540]	; (80041ec <HAL_RCC_ClockConfig+0x270>)
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	2201      	movs	r2, #1
 8003fd4:	4013      	ands	r3, r2
 8003fd6:	683a      	ldr	r2, [r7, #0]
 8003fd8:	429a      	cmp	r2, r3
 8003fda:	d1ee      	bne.n	8003fba <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	2202      	movs	r2, #2
 8003fe2:	4013      	ands	r3, r2
 8003fe4:	d009      	beq.n	8003ffa <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003fe6:	4b83      	ldr	r3, [pc, #524]	; (80041f4 <HAL_RCC_ClockConfig+0x278>)
 8003fe8:	68db      	ldr	r3, [r3, #12]
 8003fea:	22f0      	movs	r2, #240	; 0xf0
 8003fec:	4393      	bics	r3, r2
 8003fee:	0019      	movs	r1, r3
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	689a      	ldr	r2, [r3, #8]
 8003ff4:	4b7f      	ldr	r3, [pc, #508]	; (80041f4 <HAL_RCC_ClockConfig+0x278>)
 8003ff6:	430a      	orrs	r2, r1
 8003ff8:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	2201      	movs	r2, #1
 8004000:	4013      	ands	r3, r2
 8004002:	d100      	bne.n	8004006 <HAL_RCC_ClockConfig+0x8a>
 8004004:	e089      	b.n	800411a <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	685b      	ldr	r3, [r3, #4]
 800400a:	2b02      	cmp	r3, #2
 800400c:	d107      	bne.n	800401e <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800400e:	4b79      	ldr	r3, [pc, #484]	; (80041f4 <HAL_RCC_ClockConfig+0x278>)
 8004010:	681a      	ldr	r2, [r3, #0]
 8004012:	2380      	movs	r3, #128	; 0x80
 8004014:	029b      	lsls	r3, r3, #10
 8004016:	4013      	ands	r3, r2
 8004018:	d120      	bne.n	800405c <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 800401a:	2301      	movs	r3, #1
 800401c:	e0e1      	b.n	80041e2 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	685b      	ldr	r3, [r3, #4]
 8004022:	2b03      	cmp	r3, #3
 8004024:	d107      	bne.n	8004036 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8004026:	4b73      	ldr	r3, [pc, #460]	; (80041f4 <HAL_RCC_ClockConfig+0x278>)
 8004028:	681a      	ldr	r2, [r3, #0]
 800402a:	2380      	movs	r3, #128	; 0x80
 800402c:	049b      	lsls	r3, r3, #18
 800402e:	4013      	ands	r3, r2
 8004030:	d114      	bne.n	800405c <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8004032:	2301      	movs	r3, #1
 8004034:	e0d5      	b.n	80041e2 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	685b      	ldr	r3, [r3, #4]
 800403a:	2b01      	cmp	r3, #1
 800403c:	d106      	bne.n	800404c <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800403e:	4b6d      	ldr	r3, [pc, #436]	; (80041f4 <HAL_RCC_ClockConfig+0x278>)
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	2204      	movs	r2, #4
 8004044:	4013      	ands	r3, r2
 8004046:	d109      	bne.n	800405c <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8004048:	2301      	movs	r3, #1
 800404a:	e0ca      	b.n	80041e2 <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 800404c:	4b69      	ldr	r3, [pc, #420]	; (80041f4 <HAL_RCC_ClockConfig+0x278>)
 800404e:	681a      	ldr	r2, [r3, #0]
 8004050:	2380      	movs	r3, #128	; 0x80
 8004052:	009b      	lsls	r3, r3, #2
 8004054:	4013      	ands	r3, r2
 8004056:	d101      	bne.n	800405c <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8004058:	2301      	movs	r3, #1
 800405a:	e0c2      	b.n	80041e2 <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800405c:	4b65      	ldr	r3, [pc, #404]	; (80041f4 <HAL_RCC_ClockConfig+0x278>)
 800405e:	68db      	ldr	r3, [r3, #12]
 8004060:	2203      	movs	r2, #3
 8004062:	4393      	bics	r3, r2
 8004064:	0019      	movs	r1, r3
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	685a      	ldr	r2, [r3, #4]
 800406a:	4b62      	ldr	r3, [pc, #392]	; (80041f4 <HAL_RCC_ClockConfig+0x278>)
 800406c:	430a      	orrs	r2, r1
 800406e:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004070:	f7ff f904 	bl	800327c <HAL_GetTick>
 8004074:	0003      	movs	r3, r0
 8004076:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	685b      	ldr	r3, [r3, #4]
 800407c:	2b02      	cmp	r3, #2
 800407e:	d111      	bne.n	80040a4 <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8004080:	e009      	b.n	8004096 <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004082:	f7ff f8fb 	bl	800327c <HAL_GetTick>
 8004086:	0002      	movs	r2, r0
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	1ad3      	subs	r3, r2, r3
 800408c:	4a58      	ldr	r2, [pc, #352]	; (80041f0 <HAL_RCC_ClockConfig+0x274>)
 800408e:	4293      	cmp	r3, r2
 8004090:	d901      	bls.n	8004096 <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 8004092:	2303      	movs	r3, #3
 8004094:	e0a5      	b.n	80041e2 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8004096:	4b57      	ldr	r3, [pc, #348]	; (80041f4 <HAL_RCC_ClockConfig+0x278>)
 8004098:	68db      	ldr	r3, [r3, #12]
 800409a:	220c      	movs	r2, #12
 800409c:	4013      	ands	r3, r2
 800409e:	2b08      	cmp	r3, #8
 80040a0:	d1ef      	bne.n	8004082 <HAL_RCC_ClockConfig+0x106>
 80040a2:	e03a      	b.n	800411a <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	685b      	ldr	r3, [r3, #4]
 80040a8:	2b03      	cmp	r3, #3
 80040aa:	d111      	bne.n	80040d0 <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80040ac:	e009      	b.n	80040c2 <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80040ae:	f7ff f8e5 	bl	800327c <HAL_GetTick>
 80040b2:	0002      	movs	r2, r0
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	1ad3      	subs	r3, r2, r3
 80040b8:	4a4d      	ldr	r2, [pc, #308]	; (80041f0 <HAL_RCC_ClockConfig+0x274>)
 80040ba:	4293      	cmp	r3, r2
 80040bc:	d901      	bls.n	80040c2 <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 80040be:	2303      	movs	r3, #3
 80040c0:	e08f      	b.n	80041e2 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80040c2:	4b4c      	ldr	r3, [pc, #304]	; (80041f4 <HAL_RCC_ClockConfig+0x278>)
 80040c4:	68db      	ldr	r3, [r3, #12]
 80040c6:	220c      	movs	r2, #12
 80040c8:	4013      	ands	r3, r2
 80040ca:	2b0c      	cmp	r3, #12
 80040cc:	d1ef      	bne.n	80040ae <HAL_RCC_ClockConfig+0x132>
 80040ce:	e024      	b.n	800411a <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	685b      	ldr	r3, [r3, #4]
 80040d4:	2b01      	cmp	r3, #1
 80040d6:	d11b      	bne.n	8004110 <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80040d8:	e009      	b.n	80040ee <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80040da:	f7ff f8cf 	bl	800327c <HAL_GetTick>
 80040de:	0002      	movs	r2, r0
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	1ad3      	subs	r3, r2, r3
 80040e4:	4a42      	ldr	r2, [pc, #264]	; (80041f0 <HAL_RCC_ClockConfig+0x274>)
 80040e6:	4293      	cmp	r3, r2
 80040e8:	d901      	bls.n	80040ee <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 80040ea:	2303      	movs	r3, #3
 80040ec:	e079      	b.n	80041e2 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80040ee:	4b41      	ldr	r3, [pc, #260]	; (80041f4 <HAL_RCC_ClockConfig+0x278>)
 80040f0:	68db      	ldr	r3, [r3, #12]
 80040f2:	220c      	movs	r2, #12
 80040f4:	4013      	ands	r3, r2
 80040f6:	2b04      	cmp	r3, #4
 80040f8:	d1ef      	bne.n	80040da <HAL_RCC_ClockConfig+0x15e>
 80040fa:	e00e      	b.n	800411a <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80040fc:	f7ff f8be 	bl	800327c <HAL_GetTick>
 8004100:	0002      	movs	r2, r0
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	1ad3      	subs	r3, r2, r3
 8004106:	4a3a      	ldr	r2, [pc, #232]	; (80041f0 <HAL_RCC_ClockConfig+0x274>)
 8004108:	4293      	cmp	r3, r2
 800410a:	d901      	bls.n	8004110 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 800410c:	2303      	movs	r3, #3
 800410e:	e068      	b.n	80041e2 <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8004110:	4b38      	ldr	r3, [pc, #224]	; (80041f4 <HAL_RCC_ClockConfig+0x278>)
 8004112:	68db      	ldr	r3, [r3, #12]
 8004114:	220c      	movs	r2, #12
 8004116:	4013      	ands	r3, r2
 8004118:	d1f0      	bne.n	80040fc <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800411a:	4b34      	ldr	r3, [pc, #208]	; (80041ec <HAL_RCC_ClockConfig+0x270>)
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	2201      	movs	r2, #1
 8004120:	4013      	ands	r3, r2
 8004122:	683a      	ldr	r2, [r7, #0]
 8004124:	429a      	cmp	r2, r3
 8004126:	d21e      	bcs.n	8004166 <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004128:	4b30      	ldr	r3, [pc, #192]	; (80041ec <HAL_RCC_ClockConfig+0x270>)
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	2201      	movs	r2, #1
 800412e:	4393      	bics	r3, r2
 8004130:	0019      	movs	r1, r3
 8004132:	4b2e      	ldr	r3, [pc, #184]	; (80041ec <HAL_RCC_ClockConfig+0x270>)
 8004134:	683a      	ldr	r2, [r7, #0]
 8004136:	430a      	orrs	r2, r1
 8004138:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800413a:	f7ff f89f 	bl	800327c <HAL_GetTick>
 800413e:	0003      	movs	r3, r0
 8004140:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004142:	e009      	b.n	8004158 <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004144:	f7ff f89a 	bl	800327c <HAL_GetTick>
 8004148:	0002      	movs	r2, r0
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	1ad3      	subs	r3, r2, r3
 800414e:	4a28      	ldr	r2, [pc, #160]	; (80041f0 <HAL_RCC_ClockConfig+0x274>)
 8004150:	4293      	cmp	r3, r2
 8004152:	d901      	bls.n	8004158 <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 8004154:	2303      	movs	r3, #3
 8004156:	e044      	b.n	80041e2 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004158:	4b24      	ldr	r3, [pc, #144]	; (80041ec <HAL_RCC_ClockConfig+0x270>)
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	2201      	movs	r2, #1
 800415e:	4013      	ands	r3, r2
 8004160:	683a      	ldr	r2, [r7, #0]
 8004162:	429a      	cmp	r2, r3
 8004164:	d1ee      	bne.n	8004144 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	2204      	movs	r2, #4
 800416c:	4013      	ands	r3, r2
 800416e:	d009      	beq.n	8004184 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004170:	4b20      	ldr	r3, [pc, #128]	; (80041f4 <HAL_RCC_ClockConfig+0x278>)
 8004172:	68db      	ldr	r3, [r3, #12]
 8004174:	4a20      	ldr	r2, [pc, #128]	; (80041f8 <HAL_RCC_ClockConfig+0x27c>)
 8004176:	4013      	ands	r3, r2
 8004178:	0019      	movs	r1, r3
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	68da      	ldr	r2, [r3, #12]
 800417e:	4b1d      	ldr	r3, [pc, #116]	; (80041f4 <HAL_RCC_ClockConfig+0x278>)
 8004180:	430a      	orrs	r2, r1
 8004182:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	2208      	movs	r2, #8
 800418a:	4013      	ands	r3, r2
 800418c:	d00a      	beq.n	80041a4 <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800418e:	4b19      	ldr	r3, [pc, #100]	; (80041f4 <HAL_RCC_ClockConfig+0x278>)
 8004190:	68db      	ldr	r3, [r3, #12]
 8004192:	4a1a      	ldr	r2, [pc, #104]	; (80041fc <HAL_RCC_ClockConfig+0x280>)
 8004194:	4013      	ands	r3, r2
 8004196:	0019      	movs	r1, r3
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	691b      	ldr	r3, [r3, #16]
 800419c:	00da      	lsls	r2, r3, #3
 800419e:	4b15      	ldr	r3, [pc, #84]	; (80041f4 <HAL_RCC_ClockConfig+0x278>)
 80041a0:	430a      	orrs	r2, r1
 80041a2:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80041a4:	f000 f832 	bl	800420c <HAL_RCC_GetSysClockFreq>
 80041a8:	0001      	movs	r1, r0
 80041aa:	4b12      	ldr	r3, [pc, #72]	; (80041f4 <HAL_RCC_ClockConfig+0x278>)
 80041ac:	68db      	ldr	r3, [r3, #12]
 80041ae:	091b      	lsrs	r3, r3, #4
 80041b0:	220f      	movs	r2, #15
 80041b2:	4013      	ands	r3, r2
 80041b4:	4a12      	ldr	r2, [pc, #72]	; (8004200 <HAL_RCC_ClockConfig+0x284>)
 80041b6:	5cd3      	ldrb	r3, [r2, r3]
 80041b8:	000a      	movs	r2, r1
 80041ba:	40da      	lsrs	r2, r3
 80041bc:	4b11      	ldr	r3, [pc, #68]	; (8004204 <HAL_RCC_ClockConfig+0x288>)
 80041be:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80041c0:	4b11      	ldr	r3, [pc, #68]	; (8004208 <HAL_RCC_ClockConfig+0x28c>)
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	250b      	movs	r5, #11
 80041c6:	197c      	adds	r4, r7, r5
 80041c8:	0018      	movs	r0, r3
 80041ca:	f7ff f811 	bl	80031f0 <HAL_InitTick>
 80041ce:	0003      	movs	r3, r0
 80041d0:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 80041d2:	197b      	adds	r3, r7, r5
 80041d4:	781b      	ldrb	r3, [r3, #0]
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d002      	beq.n	80041e0 <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 80041da:	197b      	adds	r3, r7, r5
 80041dc:	781b      	ldrb	r3, [r3, #0]
 80041de:	e000      	b.n	80041e2 <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 80041e0:	2300      	movs	r3, #0
}
 80041e2:	0018      	movs	r0, r3
 80041e4:	46bd      	mov	sp, r7
 80041e6:	b004      	add	sp, #16
 80041e8:	bdb0      	pop	{r4, r5, r7, pc}
 80041ea:	46c0      	nop			; (mov r8, r8)
 80041ec:	40022000 	.word	0x40022000
 80041f0:	00001388 	.word	0x00001388
 80041f4:	40021000 	.word	0x40021000
 80041f8:	fffff8ff 	.word	0xfffff8ff
 80041fc:	ffffc7ff 	.word	0xffffc7ff
 8004200:	08008b60 	.word	0x08008b60
 8004204:	20000000 	.word	0x20000000
 8004208:	20000004 	.word	0x20000004

0800420c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800420c:	b5b0      	push	{r4, r5, r7, lr}
 800420e:	b08e      	sub	sp, #56	; 0x38
 8004210:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 8004212:	4b4c      	ldr	r3, [pc, #304]	; (8004344 <HAL_RCC_GetSysClockFreq+0x138>)
 8004214:	68db      	ldr	r3, [r3, #12]
 8004216:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004218:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800421a:	230c      	movs	r3, #12
 800421c:	4013      	ands	r3, r2
 800421e:	2b0c      	cmp	r3, #12
 8004220:	d014      	beq.n	800424c <HAL_RCC_GetSysClockFreq+0x40>
 8004222:	d900      	bls.n	8004226 <HAL_RCC_GetSysClockFreq+0x1a>
 8004224:	e07b      	b.n	800431e <HAL_RCC_GetSysClockFreq+0x112>
 8004226:	2b04      	cmp	r3, #4
 8004228:	d002      	beq.n	8004230 <HAL_RCC_GetSysClockFreq+0x24>
 800422a:	2b08      	cmp	r3, #8
 800422c:	d00b      	beq.n	8004246 <HAL_RCC_GetSysClockFreq+0x3a>
 800422e:	e076      	b.n	800431e <HAL_RCC_GetSysClockFreq+0x112>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8004230:	4b44      	ldr	r3, [pc, #272]	; (8004344 <HAL_RCC_GetSysClockFreq+0x138>)
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	2210      	movs	r2, #16
 8004236:	4013      	ands	r3, r2
 8004238:	d002      	beq.n	8004240 <HAL_RCC_GetSysClockFreq+0x34>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 800423a:	4b43      	ldr	r3, [pc, #268]	; (8004348 <HAL_RCC_GetSysClockFreq+0x13c>)
 800423c:	633b      	str	r3, [r7, #48]	; 0x30
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 800423e:	e07c      	b.n	800433a <HAL_RCC_GetSysClockFreq+0x12e>
        sysclockfreq =  HSI_VALUE;
 8004240:	4b42      	ldr	r3, [pc, #264]	; (800434c <HAL_RCC_GetSysClockFreq+0x140>)
 8004242:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8004244:	e079      	b.n	800433a <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004246:	4b42      	ldr	r3, [pc, #264]	; (8004350 <HAL_RCC_GetSysClockFreq+0x144>)
 8004248:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800424a:	e076      	b.n	800433a <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 800424c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800424e:	0c9a      	lsrs	r2, r3, #18
 8004250:	230f      	movs	r3, #15
 8004252:	401a      	ands	r2, r3
 8004254:	4b3f      	ldr	r3, [pc, #252]	; (8004354 <HAL_RCC_GetSysClockFreq+0x148>)
 8004256:	5c9b      	ldrb	r3, [r3, r2]
 8004258:	62bb      	str	r3, [r7, #40]	; 0x28
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 800425a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800425c:	0d9a      	lsrs	r2, r3, #22
 800425e:	2303      	movs	r3, #3
 8004260:	4013      	ands	r3, r2
 8004262:	3301      	adds	r3, #1
 8004264:	627b      	str	r3, [r7, #36]	; 0x24
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004266:	4b37      	ldr	r3, [pc, #220]	; (8004344 <HAL_RCC_GetSysClockFreq+0x138>)
 8004268:	68da      	ldr	r2, [r3, #12]
 800426a:	2380      	movs	r3, #128	; 0x80
 800426c:	025b      	lsls	r3, r3, #9
 800426e:	4013      	ands	r3, r2
 8004270:	d01a      	beq.n	80042a8 <HAL_RCC_GetSysClockFreq+0x9c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8004272:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004274:	61bb      	str	r3, [r7, #24]
 8004276:	2300      	movs	r3, #0
 8004278:	61fb      	str	r3, [r7, #28]
 800427a:	4a35      	ldr	r2, [pc, #212]	; (8004350 <HAL_RCC_GetSysClockFreq+0x144>)
 800427c:	2300      	movs	r3, #0
 800427e:	69b8      	ldr	r0, [r7, #24]
 8004280:	69f9      	ldr	r1, [r7, #28]
 8004282:	f7fc f96b 	bl	800055c <__aeabi_lmul>
 8004286:	0002      	movs	r2, r0
 8004288:	000b      	movs	r3, r1
 800428a:	0010      	movs	r0, r2
 800428c:	0019      	movs	r1, r3
 800428e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004290:	613b      	str	r3, [r7, #16]
 8004292:	2300      	movs	r3, #0
 8004294:	617b      	str	r3, [r7, #20]
 8004296:	693a      	ldr	r2, [r7, #16]
 8004298:	697b      	ldr	r3, [r7, #20]
 800429a:	f7fc f93f 	bl	800051c <__aeabi_uldivmod>
 800429e:	0002      	movs	r2, r0
 80042a0:	000b      	movs	r3, r1
 80042a2:	0013      	movs	r3, r2
 80042a4:	637b      	str	r3, [r7, #52]	; 0x34
 80042a6:	e037      	b.n	8004318 <HAL_RCC_GetSysClockFreq+0x10c>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 80042a8:	4b26      	ldr	r3, [pc, #152]	; (8004344 <HAL_RCC_GetSysClockFreq+0x138>)
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	2210      	movs	r2, #16
 80042ae:	4013      	ands	r3, r2
 80042b0:	d01a      	beq.n	80042e8 <HAL_RCC_GetSysClockFreq+0xdc>
        {
          pllvco = (uint32_t)((((uint64_t)(HSI_VALUE >> 2)) * (uint64_t)pllm) / (uint64_t)plld);
 80042b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80042b4:	60bb      	str	r3, [r7, #8]
 80042b6:	2300      	movs	r3, #0
 80042b8:	60fb      	str	r3, [r7, #12]
 80042ba:	4a23      	ldr	r2, [pc, #140]	; (8004348 <HAL_RCC_GetSysClockFreq+0x13c>)
 80042bc:	2300      	movs	r3, #0
 80042be:	68b8      	ldr	r0, [r7, #8]
 80042c0:	68f9      	ldr	r1, [r7, #12]
 80042c2:	f7fc f94b 	bl	800055c <__aeabi_lmul>
 80042c6:	0002      	movs	r2, r0
 80042c8:	000b      	movs	r3, r1
 80042ca:	0010      	movs	r0, r2
 80042cc:	0019      	movs	r1, r3
 80042ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042d0:	603b      	str	r3, [r7, #0]
 80042d2:	2300      	movs	r3, #0
 80042d4:	607b      	str	r3, [r7, #4]
 80042d6:	683a      	ldr	r2, [r7, #0]
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	f7fc f91f 	bl	800051c <__aeabi_uldivmod>
 80042de:	0002      	movs	r2, r0
 80042e0:	000b      	movs	r3, r1
 80042e2:	0013      	movs	r3, r2
 80042e4:	637b      	str	r3, [r7, #52]	; 0x34
 80042e6:	e017      	b.n	8004318 <HAL_RCC_GetSysClockFreq+0x10c>
        }
        else
        {
         pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 80042e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80042ea:	0018      	movs	r0, r3
 80042ec:	2300      	movs	r3, #0
 80042ee:	0019      	movs	r1, r3
 80042f0:	4a16      	ldr	r2, [pc, #88]	; (800434c <HAL_RCC_GetSysClockFreq+0x140>)
 80042f2:	2300      	movs	r3, #0
 80042f4:	f7fc f932 	bl	800055c <__aeabi_lmul>
 80042f8:	0002      	movs	r2, r0
 80042fa:	000b      	movs	r3, r1
 80042fc:	0010      	movs	r0, r2
 80042fe:	0019      	movs	r1, r3
 8004300:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004302:	001c      	movs	r4, r3
 8004304:	2300      	movs	r3, #0
 8004306:	001d      	movs	r5, r3
 8004308:	0022      	movs	r2, r4
 800430a:	002b      	movs	r3, r5
 800430c:	f7fc f906 	bl	800051c <__aeabi_uldivmod>
 8004310:	0002      	movs	r2, r0
 8004312:	000b      	movs	r3, r1
 8004314:	0013      	movs	r3, r2
 8004316:	637b      	str	r3, [r7, #52]	; 0x34
        }
      }
      sysclockfreq = pllvco;
 8004318:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800431a:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800431c:	e00d      	b.n	800433a <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 800431e:	4b09      	ldr	r3, [pc, #36]	; (8004344 <HAL_RCC_GetSysClockFreq+0x138>)
 8004320:	685b      	ldr	r3, [r3, #4]
 8004322:	0b5b      	lsrs	r3, r3, #13
 8004324:	2207      	movs	r2, #7
 8004326:	4013      	ands	r3, r2
 8004328:	623b      	str	r3, [r7, #32]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 800432a:	6a3b      	ldr	r3, [r7, #32]
 800432c:	3301      	adds	r3, #1
 800432e:	2280      	movs	r2, #128	; 0x80
 8004330:	0212      	lsls	r2, r2, #8
 8004332:	409a      	lsls	r2, r3
 8004334:	0013      	movs	r3, r2
 8004336:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8004338:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 800433a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 800433c:	0018      	movs	r0, r3
 800433e:	46bd      	mov	sp, r7
 8004340:	b00e      	add	sp, #56	; 0x38
 8004342:	bdb0      	pop	{r4, r5, r7, pc}
 8004344:	40021000 	.word	0x40021000
 8004348:	003d0900 	.word	0x003d0900
 800434c:	00f42400 	.word	0x00f42400
 8004350:	007a1200 	.word	0x007a1200
 8004354:	08008b78 	.word	0x08008b78

08004358 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004358:	b580      	push	{r7, lr}
 800435a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800435c:	4b02      	ldr	r3, [pc, #8]	; (8004368 <HAL_RCC_GetHCLKFreq+0x10>)
 800435e:	681b      	ldr	r3, [r3, #0]
}
 8004360:	0018      	movs	r0, r3
 8004362:	46bd      	mov	sp, r7
 8004364:	bd80      	pop	{r7, pc}
 8004366:	46c0      	nop			; (mov r8, r8)
 8004368:	20000000 	.word	0x20000000

0800436c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800436c:	b580      	push	{r7, lr}
 800436e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004370:	f7ff fff2 	bl	8004358 <HAL_RCC_GetHCLKFreq>
 8004374:	0001      	movs	r1, r0
 8004376:	4b06      	ldr	r3, [pc, #24]	; (8004390 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004378:	68db      	ldr	r3, [r3, #12]
 800437a:	0a1b      	lsrs	r3, r3, #8
 800437c:	2207      	movs	r2, #7
 800437e:	4013      	ands	r3, r2
 8004380:	4a04      	ldr	r2, [pc, #16]	; (8004394 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004382:	5cd3      	ldrb	r3, [r2, r3]
 8004384:	40d9      	lsrs	r1, r3
 8004386:	000b      	movs	r3, r1
}
 8004388:	0018      	movs	r0, r3
 800438a:	46bd      	mov	sp, r7
 800438c:	bd80      	pop	{r7, pc}
 800438e:	46c0      	nop			; (mov r8, r8)
 8004390:	40021000 	.word	0x40021000
 8004394:	08008b70 	.word	0x08008b70

08004398 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004398:	b580      	push	{r7, lr}
 800439a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800439c:	f7ff ffdc 	bl	8004358 <HAL_RCC_GetHCLKFreq>
 80043a0:	0001      	movs	r1, r0
 80043a2:	4b06      	ldr	r3, [pc, #24]	; (80043bc <HAL_RCC_GetPCLK2Freq+0x24>)
 80043a4:	68db      	ldr	r3, [r3, #12]
 80043a6:	0adb      	lsrs	r3, r3, #11
 80043a8:	2207      	movs	r2, #7
 80043aa:	4013      	ands	r3, r2
 80043ac:	4a04      	ldr	r2, [pc, #16]	; (80043c0 <HAL_RCC_GetPCLK2Freq+0x28>)
 80043ae:	5cd3      	ldrb	r3, [r2, r3]
 80043b0:	40d9      	lsrs	r1, r3
 80043b2:	000b      	movs	r3, r1
}
 80043b4:	0018      	movs	r0, r3
 80043b6:	46bd      	mov	sp, r7
 80043b8:	bd80      	pop	{r7, pc}
 80043ba:	46c0      	nop			; (mov r8, r8)
 80043bc:	40021000 	.word	0x40021000
 80043c0:	08008b70 	.word	0x08008b70

080043c4 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80043c4:	b580      	push	{r7, lr}
 80043c6:	b086      	sub	sp, #24
 80043c8:	af00      	add	r7, sp, #0
 80043ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 80043cc:	2317      	movs	r3, #23
 80043ce:	18fb      	adds	r3, r7, r3
 80043d0:	2200      	movs	r2, #0
 80043d2:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	2220      	movs	r2, #32
 80043da:	4013      	ands	r3, r2
 80043dc:	d106      	bne.n	80043ec <HAL_RCCEx_PeriphCLKConfig+0x28>
#if defined(LCD)
   || (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	681a      	ldr	r2, [r3, #0]
 80043e2:	2380      	movs	r3, #128	; 0x80
 80043e4:	011b      	lsls	r3, r3, #4
 80043e6:	4013      	ands	r3, r2
 80043e8:	d100      	bne.n	80043ec <HAL_RCCEx_PeriphCLKConfig+0x28>
 80043ea:	e0d9      	b.n	80045a0 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80043ec:	4b9c      	ldr	r3, [pc, #624]	; (8004660 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 80043ee:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80043f0:	2380      	movs	r3, #128	; 0x80
 80043f2:	055b      	lsls	r3, r3, #21
 80043f4:	4013      	ands	r3, r2
 80043f6:	d10a      	bne.n	800440e <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80043f8:	4b99      	ldr	r3, [pc, #612]	; (8004660 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 80043fa:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80043fc:	4b98      	ldr	r3, [pc, #608]	; (8004660 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 80043fe:	2180      	movs	r1, #128	; 0x80
 8004400:	0549      	lsls	r1, r1, #21
 8004402:	430a      	orrs	r2, r1
 8004404:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 8004406:	2317      	movs	r3, #23
 8004408:	18fb      	adds	r3, r7, r3
 800440a:	2201      	movs	r2, #1
 800440c:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800440e:	4b95      	ldr	r3, [pc, #596]	; (8004664 <HAL_RCCEx_PeriphCLKConfig+0x2a0>)
 8004410:	681a      	ldr	r2, [r3, #0]
 8004412:	2380      	movs	r3, #128	; 0x80
 8004414:	005b      	lsls	r3, r3, #1
 8004416:	4013      	ands	r3, r2
 8004418:	d11a      	bne.n	8004450 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800441a:	4b92      	ldr	r3, [pc, #584]	; (8004664 <HAL_RCCEx_PeriphCLKConfig+0x2a0>)
 800441c:	681a      	ldr	r2, [r3, #0]
 800441e:	4b91      	ldr	r3, [pc, #580]	; (8004664 <HAL_RCCEx_PeriphCLKConfig+0x2a0>)
 8004420:	2180      	movs	r1, #128	; 0x80
 8004422:	0049      	lsls	r1, r1, #1
 8004424:	430a      	orrs	r2, r1
 8004426:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004428:	f7fe ff28 	bl	800327c <HAL_GetTick>
 800442c:	0003      	movs	r3, r0
 800442e:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004430:	e008      	b.n	8004444 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004432:	f7fe ff23 	bl	800327c <HAL_GetTick>
 8004436:	0002      	movs	r2, r0
 8004438:	693b      	ldr	r3, [r7, #16]
 800443a:	1ad3      	subs	r3, r2, r3
 800443c:	2b64      	cmp	r3, #100	; 0x64
 800443e:	d901      	bls.n	8004444 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8004440:	2303      	movs	r3, #3
 8004442:	e108      	b.n	8004656 <HAL_RCCEx_PeriphCLKConfig+0x292>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004444:	4b87      	ldr	r3, [pc, #540]	; (8004664 <HAL_RCCEx_PeriphCLKConfig+0x2a0>)
 8004446:	681a      	ldr	r2, [r3, #0]
 8004448:	2380      	movs	r3, #128	; 0x80
 800444a:	005b      	lsls	r3, r3, #1
 800444c:	4013      	ands	r3, r2
 800444e:	d0f0      	beq.n	8004432 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8004450:	4b83      	ldr	r3, [pc, #524]	; (8004660 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8004452:	681a      	ldr	r2, [r3, #0]
 8004454:	23c0      	movs	r3, #192	; 0xc0
 8004456:	039b      	lsls	r3, r3, #14
 8004458:	4013      	ands	r3, r2
 800445a:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	685a      	ldr	r2, [r3, #4]
 8004460:	23c0      	movs	r3, #192	; 0xc0
 8004462:	039b      	lsls	r3, r3, #14
 8004464:	4013      	ands	r3, r2
 8004466:	68fa      	ldr	r2, [r7, #12]
 8004468:	429a      	cmp	r2, r3
 800446a:	d107      	bne.n	800447c <HAL_RCCEx_PeriphCLKConfig+0xb8>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	689a      	ldr	r2, [r3, #8]
 8004470:	23c0      	movs	r3, #192	; 0xc0
 8004472:	039b      	lsls	r3, r3, #14
 8004474:	4013      	ands	r3, r2
 8004476:	68fa      	ldr	r2, [r7, #12]
 8004478:	429a      	cmp	r2, r3
 800447a:	d013      	beq.n	80044a4 <HAL_RCCEx_PeriphCLKConfig+0xe0>
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	685a      	ldr	r2, [r3, #4]
 8004480:	23c0      	movs	r3, #192	; 0xc0
 8004482:	029b      	lsls	r3, r3, #10
 8004484:	401a      	ands	r2, r3
 8004486:	23c0      	movs	r3, #192	; 0xc0
 8004488:	029b      	lsls	r3, r3, #10
 800448a:	429a      	cmp	r2, r3
 800448c:	d10a      	bne.n	80044a4 <HAL_RCCEx_PeriphCLKConfig+0xe0>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800448e:	4b74      	ldr	r3, [pc, #464]	; (8004660 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8004490:	681a      	ldr	r2, [r3, #0]
 8004492:	2380      	movs	r3, #128	; 0x80
 8004494:	029b      	lsls	r3, r3, #10
 8004496:	401a      	ands	r2, r3
 8004498:	2380      	movs	r3, #128	; 0x80
 800449a:	029b      	lsls	r3, r3, #10
 800449c:	429a      	cmp	r2, r3
 800449e:	d101      	bne.n	80044a4 <HAL_RCCEx_PeriphCLKConfig+0xe0>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 80044a0:	2301      	movs	r3, #1
 80044a2:	e0d8      	b.n	8004656 <HAL_RCCEx_PeriphCLKConfig+0x292>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 80044a4:	4b6e      	ldr	r3, [pc, #440]	; (8004660 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 80044a6:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80044a8:	23c0      	movs	r3, #192	; 0xc0
 80044aa:	029b      	lsls	r3, r3, #10
 80044ac:	4013      	ands	r3, r2
 80044ae:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	d049      	beq.n	800454a <HAL_RCCEx_PeriphCLKConfig+0x186>
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	685a      	ldr	r2, [r3, #4]
 80044ba:	23c0      	movs	r3, #192	; 0xc0
 80044bc:	029b      	lsls	r3, r3, #10
 80044be:	4013      	ands	r3, r2
 80044c0:	68fa      	ldr	r2, [r7, #12]
 80044c2:	429a      	cmp	r2, r3
 80044c4:	d004      	beq.n	80044d0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	2220      	movs	r2, #32
 80044cc:	4013      	ands	r3, r2
 80044ce:	d10d      	bne.n	80044ec <HAL_RCCEx_PeriphCLKConfig+0x128>
#if defined(LCD)
      || ((temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CSR_RTCSEL)) \
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	689a      	ldr	r2, [r3, #8]
 80044d4:	23c0      	movs	r3, #192	; 0xc0
 80044d6:	029b      	lsls	r3, r3, #10
 80044d8:	4013      	ands	r3, r2
 80044da:	68fa      	ldr	r2, [r7, #12]
 80044dc:	429a      	cmp	r2, r3
 80044de:	d034      	beq.n	800454a <HAL_RCCEx_PeriphCLKConfig+0x186>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681a      	ldr	r2, [r3, #0]
 80044e4:	2380      	movs	r3, #128	; 0x80
 80044e6:	011b      	lsls	r3, r3, #4
 80044e8:	4013      	ands	r3, r2
 80044ea:	d02e      	beq.n	800454a <HAL_RCCEx_PeriphCLKConfig+0x186>
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 80044ec:	4b5c      	ldr	r3, [pc, #368]	; (8004660 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 80044ee:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80044f0:	4a5d      	ldr	r2, [pc, #372]	; (8004668 <HAL_RCCEx_PeriphCLKConfig+0x2a4>)
 80044f2:	4013      	ands	r3, r2
 80044f4:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80044f6:	4b5a      	ldr	r3, [pc, #360]	; (8004660 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 80044f8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80044fa:	4b59      	ldr	r3, [pc, #356]	; (8004660 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 80044fc:	2180      	movs	r1, #128	; 0x80
 80044fe:	0309      	lsls	r1, r1, #12
 8004500:	430a      	orrs	r2, r1
 8004502:	651a      	str	r2, [r3, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004504:	4b56      	ldr	r3, [pc, #344]	; (8004660 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8004506:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004508:	4b55      	ldr	r3, [pc, #340]	; (8004660 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 800450a:	4958      	ldr	r1, [pc, #352]	; (800466c <HAL_RCCEx_PeriphCLKConfig+0x2a8>)
 800450c:	400a      	ands	r2, r1
 800450e:	651a      	str	r2, [r3, #80]	; 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 8004510:	4b53      	ldr	r3, [pc, #332]	; (8004660 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8004512:	68fa      	ldr	r2, [r7, #12]
 8004514:	651a      	str	r2, [r3, #80]	; 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 8004516:	68fa      	ldr	r2, [r7, #12]
 8004518:	2380      	movs	r3, #128	; 0x80
 800451a:	005b      	lsls	r3, r3, #1
 800451c:	4013      	ands	r3, r2
 800451e:	d014      	beq.n	800454a <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004520:	f7fe feac 	bl	800327c <HAL_GetTick>
 8004524:	0003      	movs	r3, r0
 8004526:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004528:	e009      	b.n	800453e <HAL_RCCEx_PeriphCLKConfig+0x17a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800452a:	f7fe fea7 	bl	800327c <HAL_GetTick>
 800452e:	0002      	movs	r2, r0
 8004530:	693b      	ldr	r3, [r7, #16]
 8004532:	1ad3      	subs	r3, r2, r3
 8004534:	4a4e      	ldr	r2, [pc, #312]	; (8004670 <HAL_RCCEx_PeriphCLKConfig+0x2ac>)
 8004536:	4293      	cmp	r3, r2
 8004538:	d901      	bls.n	800453e <HAL_RCCEx_PeriphCLKConfig+0x17a>
          {
            return HAL_TIMEOUT;
 800453a:	2303      	movs	r3, #3
 800453c:	e08b      	b.n	8004656 <HAL_RCCEx_PeriphCLKConfig+0x292>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800453e:	4b48      	ldr	r3, [pc, #288]	; (8004660 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8004540:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004542:	2380      	movs	r3, #128	; 0x80
 8004544:	009b      	lsls	r3, r3, #2
 8004546:	4013      	ands	r3, r2
 8004548:	d0ef      	beq.n	800452a <HAL_RCCEx_PeriphCLKConfig+0x166>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	685a      	ldr	r2, [r3, #4]
 800454e:	23c0      	movs	r3, #192	; 0xc0
 8004550:	029b      	lsls	r3, r3, #10
 8004552:	401a      	ands	r2, r3
 8004554:	23c0      	movs	r3, #192	; 0xc0
 8004556:	029b      	lsls	r3, r3, #10
 8004558:	429a      	cmp	r2, r3
 800455a:	d10c      	bne.n	8004576 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
 800455c:	4b40      	ldr	r3, [pc, #256]	; (8004660 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	4a44      	ldr	r2, [pc, #272]	; (8004674 <HAL_RCCEx_PeriphCLKConfig+0x2b0>)
 8004562:	4013      	ands	r3, r2
 8004564:	0019      	movs	r1, r3
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	685a      	ldr	r2, [r3, #4]
 800456a:	23c0      	movs	r3, #192	; 0xc0
 800456c:	039b      	lsls	r3, r3, #14
 800456e:	401a      	ands	r2, r3
 8004570:	4b3b      	ldr	r3, [pc, #236]	; (8004660 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8004572:	430a      	orrs	r2, r1
 8004574:	601a      	str	r2, [r3, #0]
 8004576:	4b3a      	ldr	r3, [pc, #232]	; (8004660 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8004578:	6d19      	ldr	r1, [r3, #80]	; 0x50
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	685a      	ldr	r2, [r3, #4]
 800457e:	23c0      	movs	r3, #192	; 0xc0
 8004580:	029b      	lsls	r3, r3, #10
 8004582:	401a      	ands	r2, r3
 8004584:	4b36      	ldr	r3, [pc, #216]	; (8004660 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8004586:	430a      	orrs	r2, r1
 8004588:	651a      	str	r2, [r3, #80]	; 0x50

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800458a:	2317      	movs	r3, #23
 800458c:	18fb      	adds	r3, r7, r3
 800458e:	781b      	ldrb	r3, [r3, #0]
 8004590:	2b01      	cmp	r3, #1
 8004592:	d105      	bne.n	80045a0 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004594:	4b32      	ldr	r3, [pc, #200]	; (8004660 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8004596:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004598:	4b31      	ldr	r3, [pc, #196]	; (8004660 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 800459a:	4937      	ldr	r1, [pc, #220]	; (8004678 <HAL_RCCEx_PeriphCLKConfig+0x2b4>)
 800459c:	400a      	ands	r2, r1
 800459e:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	2201      	movs	r2, #1
 80045a6:	4013      	ands	r3, r2
 80045a8:	d009      	beq.n	80045be <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80045aa:	4b2d      	ldr	r3, [pc, #180]	; (8004660 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 80045ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80045ae:	2203      	movs	r2, #3
 80045b0:	4393      	bics	r3, r2
 80045b2:	0019      	movs	r1, r3
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	68da      	ldr	r2, [r3, #12]
 80045b8:	4b29      	ldr	r3, [pc, #164]	; (8004660 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 80045ba:	430a      	orrs	r2, r1
 80045bc:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	2202      	movs	r2, #2
 80045c4:	4013      	ands	r3, r2
 80045c6:	d009      	beq.n	80045dc <HAL_RCCEx_PeriphCLKConfig+0x218>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80045c8:	4b25      	ldr	r3, [pc, #148]	; (8004660 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 80045ca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80045cc:	220c      	movs	r2, #12
 80045ce:	4393      	bics	r3, r2
 80045d0:	0019      	movs	r1, r3
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	691a      	ldr	r2, [r3, #16]
 80045d6:	4b22      	ldr	r3, [pc, #136]	; (8004660 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 80045d8:	430a      	orrs	r2, r1
 80045da:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	2204      	movs	r2, #4
 80045e2:	4013      	ands	r3, r2
 80045e4:	d009      	beq.n	80045fa <HAL_RCCEx_PeriphCLKConfig+0x236>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80045e6:	4b1e      	ldr	r3, [pc, #120]	; (8004660 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 80045e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80045ea:	4a24      	ldr	r2, [pc, #144]	; (800467c <HAL_RCCEx_PeriphCLKConfig+0x2b8>)
 80045ec:	4013      	ands	r3, r2
 80045ee:	0019      	movs	r1, r3
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	695a      	ldr	r2, [r3, #20]
 80045f4:	4b1a      	ldr	r3, [pc, #104]	; (8004660 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 80045f6:	430a      	orrs	r2, r1
 80045f8:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	2208      	movs	r2, #8
 8004600:	4013      	ands	r3, r2
 8004602:	d009      	beq.n	8004618 <HAL_RCCEx_PeriphCLKConfig+0x254>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004604:	4b16      	ldr	r3, [pc, #88]	; (8004660 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8004606:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004608:	4a1d      	ldr	r2, [pc, #116]	; (8004680 <HAL_RCCEx_PeriphCLKConfig+0x2bc>)
 800460a:	4013      	ands	r3, r2
 800460c:	0019      	movs	r1, r3
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	699a      	ldr	r2, [r3, #24]
 8004612:	4b13      	ldr	r3, [pc, #76]	; (8004660 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8004614:	430a      	orrs	r2, r1
 8004616:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_I2C3SEL */

#if defined(USB)
 /*---------------------------- USB and RNG configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	2240      	movs	r2, #64	; 0x40
 800461e:	4013      	ands	r3, r2
 8004620:	d009      	beq.n	8004636 <HAL_RCCEx_PeriphCLKConfig+0x272>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004622:	4b0f      	ldr	r3, [pc, #60]	; (8004660 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8004624:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004626:	4a17      	ldr	r2, [pc, #92]	; (8004684 <HAL_RCCEx_PeriphCLKConfig+0x2c0>)
 8004628:	4013      	ands	r3, r2
 800462a:	0019      	movs	r1, r3
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	6a1a      	ldr	r2, [r3, #32]
 8004630:	4b0b      	ldr	r3, [pc, #44]	; (8004660 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8004632:	430a      	orrs	r2, r1
 8004634:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	2280      	movs	r2, #128	; 0x80
 800463c:	4013      	ands	r3, r2
 800463e:	d009      	beq.n	8004654 <HAL_RCCEx_PeriphCLKConfig+0x290>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 8004640:	4b07      	ldr	r3, [pc, #28]	; (8004660 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8004642:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004644:	4a10      	ldr	r2, [pc, #64]	; (8004688 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8004646:	4013      	ands	r3, r2
 8004648:	0019      	movs	r1, r3
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	69da      	ldr	r2, [r3, #28]
 800464e:	4b04      	ldr	r3, [pc, #16]	; (8004660 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8004650:	430a      	orrs	r2, r1
 8004652:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 8004654:	2300      	movs	r3, #0
}
 8004656:	0018      	movs	r0, r3
 8004658:	46bd      	mov	sp, r7
 800465a:	b006      	add	sp, #24
 800465c:	bd80      	pop	{r7, pc}
 800465e:	46c0      	nop			; (mov r8, r8)
 8004660:	40021000 	.word	0x40021000
 8004664:	40007000 	.word	0x40007000
 8004668:	fffcffff 	.word	0xfffcffff
 800466c:	fff7ffff 	.word	0xfff7ffff
 8004670:	00001388 	.word	0x00001388
 8004674:	ffcfffff 	.word	0xffcfffff
 8004678:	efffffff 	.word	0xefffffff
 800467c:	fffff3ff 	.word	0xfffff3ff
 8004680:	ffffcfff 	.word	0xffffcfff
 8004684:	fbffffff 	.word	0xfbffffff
 8004688:	fff3ffff 	.word	0xfff3ffff

0800468c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800468c:	b580      	push	{r7, lr}
 800468e:	b082      	sub	sp, #8
 8004690:	af00      	add	r7, sp, #0
 8004692:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	2b00      	cmp	r3, #0
 8004698:	d101      	bne.n	800469e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800469a:	2301      	movs	r3, #1
 800469c:	e032      	b.n	8004704 <HAL_TIM_Base_Init+0x78>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_PRESCALER(htim->Init.Prescaler));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	2239      	movs	r2, #57	; 0x39
 80046a2:	5c9b      	ldrb	r3, [r3, r2]
 80046a4:	b2db      	uxtb	r3, r3
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d107      	bne.n	80046ba <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	2238      	movs	r2, #56	; 0x38
 80046ae:	2100      	movs	r1, #0
 80046b0:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	0018      	movs	r0, r3
 80046b6:	f7fe fbcb 	bl	8002e50 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	2239      	movs	r2, #57	; 0x39
 80046be:	2102      	movs	r1, #2
 80046c0:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	681a      	ldr	r2, [r3, #0]
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	3304      	adds	r3, #4
 80046ca:	0019      	movs	r1, r3
 80046cc:	0010      	movs	r0, r2
 80046ce:	f000 fa8b 	bl	8004be8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	223e      	movs	r2, #62	; 0x3e
 80046d6:	2101      	movs	r1, #1
 80046d8:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	223a      	movs	r2, #58	; 0x3a
 80046de:	2101      	movs	r1, #1
 80046e0:	5499      	strb	r1, [r3, r2]
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	223b      	movs	r2, #59	; 0x3b
 80046e6:	2101      	movs	r1, #1
 80046e8:	5499      	strb	r1, [r3, r2]
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	223c      	movs	r2, #60	; 0x3c
 80046ee:	2101      	movs	r1, #1
 80046f0:	5499      	strb	r1, [r3, r2]
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	223d      	movs	r2, #61	; 0x3d
 80046f6:	2101      	movs	r1, #1
 80046f8:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	2239      	movs	r2, #57	; 0x39
 80046fe:	2101      	movs	r1, #1
 8004700:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004702:	2300      	movs	r3, #0
}
 8004704:	0018      	movs	r0, r3
 8004706:	46bd      	mov	sp, r7
 8004708:	b002      	add	sp, #8
 800470a:	bd80      	pop	{r7, pc}

0800470c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800470c:	b580      	push	{r7, lr}
 800470e:	b082      	sub	sp, #8
 8004710:	af00      	add	r7, sp, #0
 8004712:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	2b00      	cmp	r3, #0
 8004718:	d101      	bne.n	800471e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800471a:	2301      	movs	r3, #1
 800471c:	e032      	b.n	8004784 <HAL_TIM_PWM_Init+0x78>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_PRESCALER(htim->Init.Prescaler));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	2239      	movs	r2, #57	; 0x39
 8004722:	5c9b      	ldrb	r3, [r3, r2]
 8004724:	b2db      	uxtb	r3, r3
 8004726:	2b00      	cmp	r3, #0
 8004728:	d107      	bne.n	800473a <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	2238      	movs	r2, #56	; 0x38
 800472e:	2100      	movs	r1, #0
 8004730:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	0018      	movs	r0, r3
 8004736:	f000 f829 	bl	800478c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	2239      	movs	r2, #57	; 0x39
 800473e:	2102      	movs	r1, #2
 8004740:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	681a      	ldr	r2, [r3, #0]
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	3304      	adds	r3, #4
 800474a:	0019      	movs	r1, r3
 800474c:	0010      	movs	r0, r2
 800474e:	f000 fa4b 	bl	8004be8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	223e      	movs	r2, #62	; 0x3e
 8004756:	2101      	movs	r1, #1
 8004758:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	223a      	movs	r2, #58	; 0x3a
 800475e:	2101      	movs	r1, #1
 8004760:	5499      	strb	r1, [r3, r2]
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	223b      	movs	r2, #59	; 0x3b
 8004766:	2101      	movs	r1, #1
 8004768:	5499      	strb	r1, [r3, r2]
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	223c      	movs	r2, #60	; 0x3c
 800476e:	2101      	movs	r1, #1
 8004770:	5499      	strb	r1, [r3, r2]
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	223d      	movs	r2, #61	; 0x3d
 8004776:	2101      	movs	r1, #1
 8004778:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	2239      	movs	r2, #57	; 0x39
 800477e:	2101      	movs	r1, #1
 8004780:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004782:	2300      	movs	r3, #0
}
 8004784:	0018      	movs	r0, r3
 8004786:	46bd      	mov	sp, r7
 8004788:	b002      	add	sp, #8
 800478a:	bd80      	pop	{r7, pc}

0800478c <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800478c:	b580      	push	{r7, lr}
 800478e:	b082      	sub	sp, #8
 8004790:	af00      	add	r7, sp, #0
 8004792:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004794:	46c0      	nop			; (mov r8, r8)
 8004796:	46bd      	mov	sp, r7
 8004798:	b002      	add	sp, #8
 800479a:	bd80      	pop	{r7, pc}

0800479c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800479c:	b580      	push	{r7, lr}
 800479e:	b084      	sub	sp, #16
 80047a0:	af00      	add	r7, sp, #0
 80047a2:	6078      	str	r0, [r7, #4]
 80047a4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80047a6:	683b      	ldr	r3, [r7, #0]
 80047a8:	2b00      	cmp	r3, #0
 80047aa:	d108      	bne.n	80047be <HAL_TIM_PWM_Start+0x22>
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	223a      	movs	r2, #58	; 0x3a
 80047b0:	5c9b      	ldrb	r3, [r3, r2]
 80047b2:	b2db      	uxtb	r3, r3
 80047b4:	3b01      	subs	r3, #1
 80047b6:	1e5a      	subs	r2, r3, #1
 80047b8:	4193      	sbcs	r3, r2
 80047ba:	b2db      	uxtb	r3, r3
 80047bc:	e01f      	b.n	80047fe <HAL_TIM_PWM_Start+0x62>
 80047be:	683b      	ldr	r3, [r7, #0]
 80047c0:	2b04      	cmp	r3, #4
 80047c2:	d108      	bne.n	80047d6 <HAL_TIM_PWM_Start+0x3a>
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	223b      	movs	r2, #59	; 0x3b
 80047c8:	5c9b      	ldrb	r3, [r3, r2]
 80047ca:	b2db      	uxtb	r3, r3
 80047cc:	3b01      	subs	r3, #1
 80047ce:	1e5a      	subs	r2, r3, #1
 80047d0:	4193      	sbcs	r3, r2
 80047d2:	b2db      	uxtb	r3, r3
 80047d4:	e013      	b.n	80047fe <HAL_TIM_PWM_Start+0x62>
 80047d6:	683b      	ldr	r3, [r7, #0]
 80047d8:	2b08      	cmp	r3, #8
 80047da:	d108      	bne.n	80047ee <HAL_TIM_PWM_Start+0x52>
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	223c      	movs	r2, #60	; 0x3c
 80047e0:	5c9b      	ldrb	r3, [r3, r2]
 80047e2:	b2db      	uxtb	r3, r3
 80047e4:	3b01      	subs	r3, #1
 80047e6:	1e5a      	subs	r2, r3, #1
 80047e8:	4193      	sbcs	r3, r2
 80047ea:	b2db      	uxtb	r3, r3
 80047ec:	e007      	b.n	80047fe <HAL_TIM_PWM_Start+0x62>
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	223d      	movs	r2, #61	; 0x3d
 80047f2:	5c9b      	ldrb	r3, [r3, r2]
 80047f4:	b2db      	uxtb	r3, r3
 80047f6:	3b01      	subs	r3, #1
 80047f8:	1e5a      	subs	r2, r3, #1
 80047fa:	4193      	sbcs	r3, r2
 80047fc:	b2db      	uxtb	r3, r3
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d001      	beq.n	8004806 <HAL_TIM_PWM_Start+0x6a>
  {
    return HAL_ERROR;
 8004802:	2301      	movs	r3, #1
 8004804:	e04d      	b.n	80048a2 <HAL_TIM_PWM_Start+0x106>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004806:	683b      	ldr	r3, [r7, #0]
 8004808:	2b00      	cmp	r3, #0
 800480a:	d104      	bne.n	8004816 <HAL_TIM_PWM_Start+0x7a>
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	223a      	movs	r2, #58	; 0x3a
 8004810:	2102      	movs	r1, #2
 8004812:	5499      	strb	r1, [r3, r2]
 8004814:	e013      	b.n	800483e <HAL_TIM_PWM_Start+0xa2>
 8004816:	683b      	ldr	r3, [r7, #0]
 8004818:	2b04      	cmp	r3, #4
 800481a:	d104      	bne.n	8004826 <HAL_TIM_PWM_Start+0x8a>
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	223b      	movs	r2, #59	; 0x3b
 8004820:	2102      	movs	r1, #2
 8004822:	5499      	strb	r1, [r3, r2]
 8004824:	e00b      	b.n	800483e <HAL_TIM_PWM_Start+0xa2>
 8004826:	683b      	ldr	r3, [r7, #0]
 8004828:	2b08      	cmp	r3, #8
 800482a:	d104      	bne.n	8004836 <HAL_TIM_PWM_Start+0x9a>
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	223c      	movs	r2, #60	; 0x3c
 8004830:	2102      	movs	r1, #2
 8004832:	5499      	strb	r1, [r3, r2]
 8004834:	e003      	b.n	800483e <HAL_TIM_PWM_Start+0xa2>
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	223d      	movs	r2, #61	; 0x3d
 800483a:	2102      	movs	r1, #2
 800483c:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	6839      	ldr	r1, [r7, #0]
 8004844:	2201      	movs	r2, #1
 8004846:	0018      	movs	r0, r3
 8004848:	f000 fbc0 	bl	8004fcc <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	681a      	ldr	r2, [r3, #0]
 8004850:	2380      	movs	r3, #128	; 0x80
 8004852:	05db      	lsls	r3, r3, #23
 8004854:	429a      	cmp	r2, r3
 8004856:	d009      	beq.n	800486c <HAL_TIM_PWM_Start+0xd0>
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	4a13      	ldr	r2, [pc, #76]	; (80048ac <HAL_TIM_PWM_Start+0x110>)
 800485e:	4293      	cmp	r3, r2
 8004860:	d004      	beq.n	800486c <HAL_TIM_PWM_Start+0xd0>
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	4a12      	ldr	r2, [pc, #72]	; (80048b0 <HAL_TIM_PWM_Start+0x114>)
 8004868:	4293      	cmp	r3, r2
 800486a:	d111      	bne.n	8004890 <HAL_TIM_PWM_Start+0xf4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	689b      	ldr	r3, [r3, #8]
 8004872:	2207      	movs	r2, #7
 8004874:	4013      	ands	r3, r2
 8004876:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	2b06      	cmp	r3, #6
 800487c:	d010      	beq.n	80048a0 <HAL_TIM_PWM_Start+0x104>
    {
      __HAL_TIM_ENABLE(htim);
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	681a      	ldr	r2, [r3, #0]
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	2101      	movs	r1, #1
 800488a:	430a      	orrs	r2, r1
 800488c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800488e:	e007      	b.n	80048a0 <HAL_TIM_PWM_Start+0x104>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	681a      	ldr	r2, [r3, #0]
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	2101      	movs	r1, #1
 800489c:	430a      	orrs	r2, r1
 800489e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80048a0:	2300      	movs	r3, #0
}
 80048a2:	0018      	movs	r0, r3
 80048a4:	46bd      	mov	sp, r7
 80048a6:	b004      	add	sp, #16
 80048a8:	bd80      	pop	{r7, pc}
 80048aa:	46c0      	nop			; (mov r8, r8)
 80048ac:	40010800 	.word	0x40010800
 80048b0:	40011400 	.word	0x40011400

080048b4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80048b4:	b580      	push	{r7, lr}
 80048b6:	b086      	sub	sp, #24
 80048b8:	af00      	add	r7, sp, #0
 80048ba:	60f8      	str	r0, [r7, #12]
 80048bc:	60b9      	str	r1, [r7, #8]
 80048be:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80048c0:	2317      	movs	r3, #23
 80048c2:	18fb      	adds	r3, r7, r3
 80048c4:	2200      	movs	r2, #0
 80048c6:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	2238      	movs	r2, #56	; 0x38
 80048cc:	5c9b      	ldrb	r3, [r3, r2]
 80048ce:	2b01      	cmp	r3, #1
 80048d0:	d101      	bne.n	80048d6 <HAL_TIM_PWM_ConfigChannel+0x22>
 80048d2:	2302      	movs	r3, #2
 80048d4:	e0ad      	b.n	8004a32 <HAL_TIM_PWM_ConfigChannel+0x17e>
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	2238      	movs	r2, #56	; 0x38
 80048da:	2101      	movs	r1, #1
 80048dc:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	2b0c      	cmp	r3, #12
 80048e2:	d100      	bne.n	80048e6 <HAL_TIM_PWM_ConfigChannel+0x32>
 80048e4:	e076      	b.n	80049d4 <HAL_TIM_PWM_ConfigChannel+0x120>
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	2b0c      	cmp	r3, #12
 80048ea:	d900      	bls.n	80048ee <HAL_TIM_PWM_ConfigChannel+0x3a>
 80048ec:	e095      	b.n	8004a1a <HAL_TIM_PWM_ConfigChannel+0x166>
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	2b08      	cmp	r3, #8
 80048f2:	d04e      	beq.n	8004992 <HAL_TIM_PWM_ConfigChannel+0xde>
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	2b08      	cmp	r3, #8
 80048f8:	d900      	bls.n	80048fc <HAL_TIM_PWM_ConfigChannel+0x48>
 80048fa:	e08e      	b.n	8004a1a <HAL_TIM_PWM_ConfigChannel+0x166>
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	2b00      	cmp	r3, #0
 8004900:	d003      	beq.n	800490a <HAL_TIM_PWM_ConfigChannel+0x56>
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	2b04      	cmp	r3, #4
 8004906:	d021      	beq.n	800494c <HAL_TIM_PWM_ConfigChannel+0x98>
 8004908:	e087      	b.n	8004a1a <HAL_TIM_PWM_ConfigChannel+0x166>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	68ba      	ldr	r2, [r7, #8]
 8004910:	0011      	movs	r1, r2
 8004912:	0018      	movs	r0, r3
 8004914:	f000 f9bc 	bl	8004c90 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	699a      	ldr	r2, [r3, #24]
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	2108      	movs	r1, #8
 8004924:	430a      	orrs	r2, r1
 8004926:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	699a      	ldr	r2, [r3, #24]
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	2104      	movs	r1, #4
 8004934:	438a      	bics	r2, r1
 8004936:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	6999      	ldr	r1, [r3, #24]
 800493e:	68bb      	ldr	r3, [r7, #8]
 8004940:	68da      	ldr	r2, [r3, #12]
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	430a      	orrs	r2, r1
 8004948:	619a      	str	r2, [r3, #24]
      break;
 800494a:	e06b      	b.n	8004a24 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	68ba      	ldr	r2, [r7, #8]
 8004952:	0011      	movs	r1, r2
 8004954:	0018      	movs	r0, r3
 8004956:	f000 f9d7 	bl	8004d08 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	699a      	ldr	r2, [r3, #24]
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	2180      	movs	r1, #128	; 0x80
 8004966:	0109      	lsls	r1, r1, #4
 8004968:	430a      	orrs	r2, r1
 800496a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	699a      	ldr	r2, [r3, #24]
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	4931      	ldr	r1, [pc, #196]	; (8004a3c <HAL_TIM_PWM_ConfigChannel+0x188>)
 8004978:	400a      	ands	r2, r1
 800497a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	6999      	ldr	r1, [r3, #24]
 8004982:	68bb      	ldr	r3, [r7, #8]
 8004984:	68db      	ldr	r3, [r3, #12]
 8004986:	021a      	lsls	r2, r3, #8
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	430a      	orrs	r2, r1
 800498e:	619a      	str	r2, [r3, #24]
      break;
 8004990:	e048      	b.n	8004a24 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	68ba      	ldr	r2, [r7, #8]
 8004998:	0011      	movs	r1, r2
 800499a:	0018      	movs	r0, r3
 800499c:	f000 f9f6 	bl	8004d8c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80049a0:	68fb      	ldr	r3, [r7, #12]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	69da      	ldr	r2, [r3, #28]
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	2108      	movs	r1, #8
 80049ac:	430a      	orrs	r2, r1
 80049ae:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	69da      	ldr	r2, [r3, #28]
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	2104      	movs	r1, #4
 80049bc:	438a      	bics	r2, r1
 80049be:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	69d9      	ldr	r1, [r3, #28]
 80049c6:	68bb      	ldr	r3, [r7, #8]
 80049c8:	68da      	ldr	r2, [r3, #12]
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	430a      	orrs	r2, r1
 80049d0:	61da      	str	r2, [r3, #28]
      break;
 80049d2:	e027      	b.n	8004a24 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	68ba      	ldr	r2, [r7, #8]
 80049da:	0011      	movs	r1, r2
 80049dc:	0018      	movs	r0, r3
 80049de:	f000 fa15 	bl	8004e0c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	69da      	ldr	r2, [r3, #28]
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	2180      	movs	r1, #128	; 0x80
 80049ee:	0109      	lsls	r1, r1, #4
 80049f0:	430a      	orrs	r2, r1
 80049f2:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	69da      	ldr	r2, [r3, #28]
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	490f      	ldr	r1, [pc, #60]	; (8004a3c <HAL_TIM_PWM_ConfigChannel+0x188>)
 8004a00:	400a      	ands	r2, r1
 8004a02:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	69d9      	ldr	r1, [r3, #28]
 8004a0a:	68bb      	ldr	r3, [r7, #8]
 8004a0c:	68db      	ldr	r3, [r3, #12]
 8004a0e:	021a      	lsls	r2, r3, #8
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	430a      	orrs	r2, r1
 8004a16:	61da      	str	r2, [r3, #28]
      break;
 8004a18:	e004      	b.n	8004a24 <HAL_TIM_PWM_ConfigChannel+0x170>
    }

    default:
      status = HAL_ERROR;
 8004a1a:	2317      	movs	r3, #23
 8004a1c:	18fb      	adds	r3, r7, r3
 8004a1e:	2201      	movs	r2, #1
 8004a20:	701a      	strb	r2, [r3, #0]
      break;
 8004a22:	46c0      	nop			; (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	2238      	movs	r2, #56	; 0x38
 8004a28:	2100      	movs	r1, #0
 8004a2a:	5499      	strb	r1, [r3, r2]

  return status;
 8004a2c:	2317      	movs	r3, #23
 8004a2e:	18fb      	adds	r3, r7, r3
 8004a30:	781b      	ldrb	r3, [r3, #0]
}
 8004a32:	0018      	movs	r0, r3
 8004a34:	46bd      	mov	sp, r7
 8004a36:	b006      	add	sp, #24
 8004a38:	bd80      	pop	{r7, pc}
 8004a3a:	46c0      	nop			; (mov r8, r8)
 8004a3c:	fffffbff 	.word	0xfffffbff

08004a40 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004a40:	b580      	push	{r7, lr}
 8004a42:	b084      	sub	sp, #16
 8004a44:	af00      	add	r7, sp, #0
 8004a46:	6078      	str	r0, [r7, #4]
 8004a48:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004a4a:	230f      	movs	r3, #15
 8004a4c:	18fb      	adds	r3, r7, r3
 8004a4e:	2200      	movs	r2, #0
 8004a50:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	2238      	movs	r2, #56	; 0x38
 8004a56:	5c9b      	ldrb	r3, [r3, r2]
 8004a58:	2b01      	cmp	r3, #1
 8004a5a:	d101      	bne.n	8004a60 <HAL_TIM_ConfigClockSource+0x20>
 8004a5c:	2302      	movs	r3, #2
 8004a5e:	e0bc      	b.n	8004bda <HAL_TIM_ConfigClockSource+0x19a>
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	2238      	movs	r2, #56	; 0x38
 8004a64:	2101      	movs	r1, #1
 8004a66:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	2239      	movs	r2, #57	; 0x39
 8004a6c:	2102      	movs	r1, #2
 8004a6e:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	689b      	ldr	r3, [r3, #8]
 8004a76:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004a78:	68bb      	ldr	r3, [r7, #8]
 8004a7a:	2277      	movs	r2, #119	; 0x77
 8004a7c:	4393      	bics	r3, r2
 8004a7e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004a80:	68bb      	ldr	r3, [r7, #8]
 8004a82:	4a58      	ldr	r2, [pc, #352]	; (8004be4 <HAL_TIM_ConfigClockSource+0x1a4>)
 8004a84:	4013      	ands	r3, r2
 8004a86:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	68ba      	ldr	r2, [r7, #8]
 8004a8e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004a90:	683b      	ldr	r3, [r7, #0]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	2280      	movs	r2, #128	; 0x80
 8004a96:	0192      	lsls	r2, r2, #6
 8004a98:	4293      	cmp	r3, r2
 8004a9a:	d040      	beq.n	8004b1e <HAL_TIM_ConfigClockSource+0xde>
 8004a9c:	2280      	movs	r2, #128	; 0x80
 8004a9e:	0192      	lsls	r2, r2, #6
 8004aa0:	4293      	cmp	r3, r2
 8004aa2:	d900      	bls.n	8004aa6 <HAL_TIM_ConfigClockSource+0x66>
 8004aa4:	e088      	b.n	8004bb8 <HAL_TIM_ConfigClockSource+0x178>
 8004aa6:	2280      	movs	r2, #128	; 0x80
 8004aa8:	0152      	lsls	r2, r2, #5
 8004aaa:	4293      	cmp	r3, r2
 8004aac:	d100      	bne.n	8004ab0 <HAL_TIM_ConfigClockSource+0x70>
 8004aae:	e088      	b.n	8004bc2 <HAL_TIM_ConfigClockSource+0x182>
 8004ab0:	2280      	movs	r2, #128	; 0x80
 8004ab2:	0152      	lsls	r2, r2, #5
 8004ab4:	4293      	cmp	r3, r2
 8004ab6:	d900      	bls.n	8004aba <HAL_TIM_ConfigClockSource+0x7a>
 8004ab8:	e07e      	b.n	8004bb8 <HAL_TIM_ConfigClockSource+0x178>
 8004aba:	2b70      	cmp	r3, #112	; 0x70
 8004abc:	d018      	beq.n	8004af0 <HAL_TIM_ConfigClockSource+0xb0>
 8004abe:	d900      	bls.n	8004ac2 <HAL_TIM_ConfigClockSource+0x82>
 8004ac0:	e07a      	b.n	8004bb8 <HAL_TIM_ConfigClockSource+0x178>
 8004ac2:	2b60      	cmp	r3, #96	; 0x60
 8004ac4:	d04f      	beq.n	8004b66 <HAL_TIM_ConfigClockSource+0x126>
 8004ac6:	d900      	bls.n	8004aca <HAL_TIM_ConfigClockSource+0x8a>
 8004ac8:	e076      	b.n	8004bb8 <HAL_TIM_ConfigClockSource+0x178>
 8004aca:	2b50      	cmp	r3, #80	; 0x50
 8004acc:	d03b      	beq.n	8004b46 <HAL_TIM_ConfigClockSource+0x106>
 8004ace:	d900      	bls.n	8004ad2 <HAL_TIM_ConfigClockSource+0x92>
 8004ad0:	e072      	b.n	8004bb8 <HAL_TIM_ConfigClockSource+0x178>
 8004ad2:	2b40      	cmp	r3, #64	; 0x40
 8004ad4:	d057      	beq.n	8004b86 <HAL_TIM_ConfigClockSource+0x146>
 8004ad6:	d900      	bls.n	8004ada <HAL_TIM_ConfigClockSource+0x9a>
 8004ad8:	e06e      	b.n	8004bb8 <HAL_TIM_ConfigClockSource+0x178>
 8004ada:	2b30      	cmp	r3, #48	; 0x30
 8004adc:	d063      	beq.n	8004ba6 <HAL_TIM_ConfigClockSource+0x166>
 8004ade:	d86b      	bhi.n	8004bb8 <HAL_TIM_ConfigClockSource+0x178>
 8004ae0:	2b20      	cmp	r3, #32
 8004ae2:	d060      	beq.n	8004ba6 <HAL_TIM_ConfigClockSource+0x166>
 8004ae4:	d868      	bhi.n	8004bb8 <HAL_TIM_ConfigClockSource+0x178>
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	d05d      	beq.n	8004ba6 <HAL_TIM_ConfigClockSource+0x166>
 8004aea:	2b10      	cmp	r3, #16
 8004aec:	d05b      	beq.n	8004ba6 <HAL_TIM_ConfigClockSource+0x166>
 8004aee:	e063      	b.n	8004bb8 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	6818      	ldr	r0, [r3, #0]
 8004af4:	683b      	ldr	r3, [r7, #0]
 8004af6:	6899      	ldr	r1, [r3, #8]
 8004af8:	683b      	ldr	r3, [r7, #0]
 8004afa:	685a      	ldr	r2, [r3, #4]
 8004afc:	683b      	ldr	r3, [r7, #0]
 8004afe:	68db      	ldr	r3, [r3, #12]
 8004b00:	f000 fa44 	bl	8004f8c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	689b      	ldr	r3, [r3, #8]
 8004b0a:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004b0c:	68bb      	ldr	r3, [r7, #8]
 8004b0e:	2277      	movs	r2, #119	; 0x77
 8004b10:	4313      	orrs	r3, r2
 8004b12:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	68ba      	ldr	r2, [r7, #8]
 8004b1a:	609a      	str	r2, [r3, #8]
      break;
 8004b1c:	e052      	b.n	8004bc4 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	6818      	ldr	r0, [r3, #0]
 8004b22:	683b      	ldr	r3, [r7, #0]
 8004b24:	6899      	ldr	r1, [r3, #8]
 8004b26:	683b      	ldr	r3, [r7, #0]
 8004b28:	685a      	ldr	r2, [r3, #4]
 8004b2a:	683b      	ldr	r3, [r7, #0]
 8004b2c:	68db      	ldr	r3, [r3, #12]
 8004b2e:	f000 fa2d 	bl	8004f8c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	689a      	ldr	r2, [r3, #8]
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	2180      	movs	r1, #128	; 0x80
 8004b3e:	01c9      	lsls	r1, r1, #7
 8004b40:	430a      	orrs	r2, r1
 8004b42:	609a      	str	r2, [r3, #8]
      break;
 8004b44:	e03e      	b.n	8004bc4 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	6818      	ldr	r0, [r3, #0]
 8004b4a:	683b      	ldr	r3, [r7, #0]
 8004b4c:	6859      	ldr	r1, [r3, #4]
 8004b4e:	683b      	ldr	r3, [r7, #0]
 8004b50:	68db      	ldr	r3, [r3, #12]
 8004b52:	001a      	movs	r2, r3
 8004b54:	f000 f9a0 	bl	8004e98 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	2150      	movs	r1, #80	; 0x50
 8004b5e:	0018      	movs	r0, r3
 8004b60:	f000 f9fa 	bl	8004f58 <TIM_ITRx_SetConfig>
      break;
 8004b64:	e02e      	b.n	8004bc4 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	6818      	ldr	r0, [r3, #0]
 8004b6a:	683b      	ldr	r3, [r7, #0]
 8004b6c:	6859      	ldr	r1, [r3, #4]
 8004b6e:	683b      	ldr	r3, [r7, #0]
 8004b70:	68db      	ldr	r3, [r3, #12]
 8004b72:	001a      	movs	r2, r3
 8004b74:	f000 f9be 	bl	8004ef4 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	2160      	movs	r1, #96	; 0x60
 8004b7e:	0018      	movs	r0, r3
 8004b80:	f000 f9ea 	bl	8004f58 <TIM_ITRx_SetConfig>
      break;
 8004b84:	e01e      	b.n	8004bc4 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	6818      	ldr	r0, [r3, #0]
 8004b8a:	683b      	ldr	r3, [r7, #0]
 8004b8c:	6859      	ldr	r1, [r3, #4]
 8004b8e:	683b      	ldr	r3, [r7, #0]
 8004b90:	68db      	ldr	r3, [r3, #12]
 8004b92:	001a      	movs	r2, r3
 8004b94:	f000 f980 	bl	8004e98 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	2140      	movs	r1, #64	; 0x40
 8004b9e:	0018      	movs	r0, r3
 8004ba0:	f000 f9da 	bl	8004f58 <TIM_ITRx_SetConfig>
      break;
 8004ba4:	e00e      	b.n	8004bc4 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	681a      	ldr	r2, [r3, #0]
 8004baa:	683b      	ldr	r3, [r7, #0]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	0019      	movs	r1, r3
 8004bb0:	0010      	movs	r0, r2
 8004bb2:	f000 f9d1 	bl	8004f58 <TIM_ITRx_SetConfig>
      break;
 8004bb6:	e005      	b.n	8004bc4 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 8004bb8:	230f      	movs	r3, #15
 8004bba:	18fb      	adds	r3, r7, r3
 8004bbc:	2201      	movs	r2, #1
 8004bbe:	701a      	strb	r2, [r3, #0]
      break;
 8004bc0:	e000      	b.n	8004bc4 <HAL_TIM_ConfigClockSource+0x184>
      break;
 8004bc2:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	2239      	movs	r2, #57	; 0x39
 8004bc8:	2101      	movs	r1, #1
 8004bca:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	2238      	movs	r2, #56	; 0x38
 8004bd0:	2100      	movs	r1, #0
 8004bd2:	5499      	strb	r1, [r3, r2]

  return status;
 8004bd4:	230f      	movs	r3, #15
 8004bd6:	18fb      	adds	r3, r7, r3
 8004bd8:	781b      	ldrb	r3, [r3, #0]
}
 8004bda:	0018      	movs	r0, r3
 8004bdc:	46bd      	mov	sp, r7
 8004bde:	b004      	add	sp, #16
 8004be0:	bd80      	pop	{r7, pc}
 8004be2:	46c0      	nop			; (mov r8, r8)
 8004be4:	ffff00ff 	.word	0xffff00ff

08004be8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
static void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004be8:	b580      	push	{r7, lr}
 8004bea:	b084      	sub	sp, #16
 8004bec:	af00      	add	r7, sp, #0
 8004bee:	6078      	str	r0, [r7, #4]
 8004bf0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004bf8:	687a      	ldr	r2, [r7, #4]
 8004bfa:	2380      	movs	r3, #128	; 0x80
 8004bfc:	05db      	lsls	r3, r3, #23
 8004bfe:	429a      	cmp	r2, r3
 8004c00:	d007      	beq.n	8004c12 <TIM_Base_SetConfig+0x2a>
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	4a1f      	ldr	r2, [pc, #124]	; (8004c84 <TIM_Base_SetConfig+0x9c>)
 8004c06:	4293      	cmp	r3, r2
 8004c08:	d003      	beq.n	8004c12 <TIM_Base_SetConfig+0x2a>
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	4a1e      	ldr	r2, [pc, #120]	; (8004c88 <TIM_Base_SetConfig+0xa0>)
 8004c0e:	4293      	cmp	r3, r2
 8004c10:	d108      	bne.n	8004c24 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	2270      	movs	r2, #112	; 0x70
 8004c16:	4393      	bics	r3, r2
 8004c18:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004c1a:	683b      	ldr	r3, [r7, #0]
 8004c1c:	685b      	ldr	r3, [r3, #4]
 8004c1e:	68fa      	ldr	r2, [r7, #12]
 8004c20:	4313      	orrs	r3, r2
 8004c22:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004c24:	687a      	ldr	r2, [r7, #4]
 8004c26:	2380      	movs	r3, #128	; 0x80
 8004c28:	05db      	lsls	r3, r3, #23
 8004c2a:	429a      	cmp	r2, r3
 8004c2c:	d007      	beq.n	8004c3e <TIM_Base_SetConfig+0x56>
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	4a14      	ldr	r2, [pc, #80]	; (8004c84 <TIM_Base_SetConfig+0x9c>)
 8004c32:	4293      	cmp	r3, r2
 8004c34:	d003      	beq.n	8004c3e <TIM_Base_SetConfig+0x56>
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	4a13      	ldr	r2, [pc, #76]	; (8004c88 <TIM_Base_SetConfig+0xa0>)
 8004c3a:	4293      	cmp	r3, r2
 8004c3c:	d108      	bne.n	8004c50 <TIM_Base_SetConfig+0x68>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	4a12      	ldr	r2, [pc, #72]	; (8004c8c <TIM_Base_SetConfig+0xa4>)
 8004c42:	4013      	ands	r3, r2
 8004c44:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004c46:	683b      	ldr	r3, [r7, #0]
 8004c48:	68db      	ldr	r3, [r3, #12]
 8004c4a:	68fa      	ldr	r2, [r7, #12]
 8004c4c:	4313      	orrs	r3, r2
 8004c4e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	2280      	movs	r2, #128	; 0x80
 8004c54:	4393      	bics	r3, r2
 8004c56:	001a      	movs	r2, r3
 8004c58:	683b      	ldr	r3, [r7, #0]
 8004c5a:	691b      	ldr	r3, [r3, #16]
 8004c5c:	4313      	orrs	r3, r2
 8004c5e:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	68fa      	ldr	r2, [r7, #12]
 8004c64:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004c66:	683b      	ldr	r3, [r7, #0]
 8004c68:	689a      	ldr	r2, [r3, #8]
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004c6e:	683b      	ldr	r3, [r7, #0]
 8004c70:	681a      	ldr	r2, [r3, #0]
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	629a      	str	r2, [r3, #40]	; 0x28

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	2201      	movs	r2, #1
 8004c7a:	615a      	str	r2, [r3, #20]
}
 8004c7c:	46c0      	nop			; (mov r8, r8)
 8004c7e:	46bd      	mov	sp, r7
 8004c80:	b004      	add	sp, #16
 8004c82:	bd80      	pop	{r7, pc}
 8004c84:	40010800 	.word	0x40010800
 8004c88:	40011400 	.word	0x40011400
 8004c8c:	fffffcff 	.word	0xfffffcff

08004c90 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004c90:	b580      	push	{r7, lr}
 8004c92:	b086      	sub	sp, #24
 8004c94:	af00      	add	r7, sp, #0
 8004c96:	6078      	str	r0, [r7, #4]
 8004c98:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	6a1b      	ldr	r3, [r3, #32]
 8004c9e:	2201      	movs	r2, #1
 8004ca0:	4393      	bics	r3, r2
 8004ca2:	001a      	movs	r2, r3
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	6a1b      	ldr	r3, [r3, #32]
 8004cac:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	685b      	ldr	r3, [r3, #4]
 8004cb2:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	699b      	ldr	r3, [r3, #24]
 8004cb8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	2270      	movs	r2, #112	; 0x70
 8004cbe:	4393      	bics	r3, r2
 8004cc0:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004cc2:	68fb      	ldr	r3, [r7, #12]
 8004cc4:	2203      	movs	r2, #3
 8004cc6:	4393      	bics	r3, r2
 8004cc8:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004cca:	683b      	ldr	r3, [r7, #0]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	68fa      	ldr	r2, [r7, #12]
 8004cd0:	4313      	orrs	r3, r2
 8004cd2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004cd4:	697b      	ldr	r3, [r7, #20]
 8004cd6:	2202      	movs	r2, #2
 8004cd8:	4393      	bics	r3, r2
 8004cda:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004cdc:	683b      	ldr	r3, [r7, #0]
 8004cde:	689b      	ldr	r3, [r3, #8]
 8004ce0:	697a      	ldr	r2, [r7, #20]
 8004ce2:	4313      	orrs	r3, r2
 8004ce4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	693a      	ldr	r2, [r7, #16]
 8004cea:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	68fa      	ldr	r2, [r7, #12]
 8004cf0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004cf2:	683b      	ldr	r3, [r7, #0]
 8004cf4:	685a      	ldr	r2, [r3, #4]
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	697a      	ldr	r2, [r7, #20]
 8004cfe:	621a      	str	r2, [r3, #32]
}
 8004d00:	46c0      	nop			; (mov r8, r8)
 8004d02:	46bd      	mov	sp, r7
 8004d04:	b006      	add	sp, #24
 8004d06:	bd80      	pop	{r7, pc}

08004d08 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004d08:	b580      	push	{r7, lr}
 8004d0a:	b086      	sub	sp, #24
 8004d0c:	af00      	add	r7, sp, #0
 8004d0e:	6078      	str	r0, [r7, #4]
 8004d10:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	6a1b      	ldr	r3, [r3, #32]
 8004d16:	2210      	movs	r2, #16
 8004d18:	4393      	bics	r3, r2
 8004d1a:	001a      	movs	r2, r3
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	6a1b      	ldr	r3, [r3, #32]
 8004d24:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	685b      	ldr	r3, [r3, #4]
 8004d2a:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	699b      	ldr	r3, [r3, #24]
 8004d30:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	4a13      	ldr	r2, [pc, #76]	; (8004d84 <TIM_OC2_SetConfig+0x7c>)
 8004d36:	4013      	ands	r3, r2
 8004d38:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004d3a:	68fb      	ldr	r3, [r7, #12]
 8004d3c:	4a12      	ldr	r2, [pc, #72]	; (8004d88 <TIM_OC2_SetConfig+0x80>)
 8004d3e:	4013      	ands	r3, r2
 8004d40:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004d42:	683b      	ldr	r3, [r7, #0]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	021b      	lsls	r3, r3, #8
 8004d48:	68fa      	ldr	r2, [r7, #12]
 8004d4a:	4313      	orrs	r3, r2
 8004d4c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004d4e:	697b      	ldr	r3, [r7, #20]
 8004d50:	2220      	movs	r2, #32
 8004d52:	4393      	bics	r3, r2
 8004d54:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004d56:	683b      	ldr	r3, [r7, #0]
 8004d58:	689b      	ldr	r3, [r3, #8]
 8004d5a:	011b      	lsls	r3, r3, #4
 8004d5c:	697a      	ldr	r2, [r7, #20]
 8004d5e:	4313      	orrs	r3, r2
 8004d60:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	693a      	ldr	r2, [r7, #16]
 8004d66:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	68fa      	ldr	r2, [r7, #12]
 8004d6c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004d6e:	683b      	ldr	r3, [r7, #0]
 8004d70:	685a      	ldr	r2, [r3, #4]
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	697a      	ldr	r2, [r7, #20]
 8004d7a:	621a      	str	r2, [r3, #32]
}
 8004d7c:	46c0      	nop			; (mov r8, r8)
 8004d7e:	46bd      	mov	sp, r7
 8004d80:	b006      	add	sp, #24
 8004d82:	bd80      	pop	{r7, pc}
 8004d84:	ffff8fff 	.word	0xffff8fff
 8004d88:	fffffcff 	.word	0xfffffcff

08004d8c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004d8c:	b580      	push	{r7, lr}
 8004d8e:	b086      	sub	sp, #24
 8004d90:	af00      	add	r7, sp, #0
 8004d92:	6078      	str	r0, [r7, #4]
 8004d94:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	6a1b      	ldr	r3, [r3, #32]
 8004d9a:	4a1a      	ldr	r2, [pc, #104]	; (8004e04 <TIM_OC3_SetConfig+0x78>)
 8004d9c:	401a      	ands	r2, r3
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	6a1b      	ldr	r3, [r3, #32]
 8004da6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	685b      	ldr	r3, [r3, #4]
 8004dac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	69db      	ldr	r3, [r3, #28]
 8004db2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	2270      	movs	r2, #112	; 0x70
 8004db8:	4393      	bics	r3, r2
 8004dba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	2203      	movs	r2, #3
 8004dc0:	4393      	bics	r3, r2
 8004dc2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004dc4:	683b      	ldr	r3, [r7, #0]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	68fa      	ldr	r2, [r7, #12]
 8004dca:	4313      	orrs	r3, r2
 8004dcc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004dce:	697b      	ldr	r3, [r7, #20]
 8004dd0:	4a0d      	ldr	r2, [pc, #52]	; (8004e08 <TIM_OC3_SetConfig+0x7c>)
 8004dd2:	4013      	ands	r3, r2
 8004dd4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004dd6:	683b      	ldr	r3, [r7, #0]
 8004dd8:	689b      	ldr	r3, [r3, #8]
 8004dda:	021b      	lsls	r3, r3, #8
 8004ddc:	697a      	ldr	r2, [r7, #20]
 8004dde:	4313      	orrs	r3, r2
 8004de0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	693a      	ldr	r2, [r7, #16]
 8004de6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	68fa      	ldr	r2, [r7, #12]
 8004dec:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004dee:	683b      	ldr	r3, [r7, #0]
 8004df0:	685a      	ldr	r2, [r3, #4]
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	697a      	ldr	r2, [r7, #20]
 8004dfa:	621a      	str	r2, [r3, #32]
}
 8004dfc:	46c0      	nop			; (mov r8, r8)
 8004dfe:	46bd      	mov	sp, r7
 8004e00:	b006      	add	sp, #24
 8004e02:	bd80      	pop	{r7, pc}
 8004e04:	fffffeff 	.word	0xfffffeff
 8004e08:	fffffdff 	.word	0xfffffdff

08004e0c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004e0c:	b580      	push	{r7, lr}
 8004e0e:	b086      	sub	sp, #24
 8004e10:	af00      	add	r7, sp, #0
 8004e12:	6078      	str	r0, [r7, #4]
 8004e14:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	6a1b      	ldr	r3, [r3, #32]
 8004e1a:	4a1b      	ldr	r2, [pc, #108]	; (8004e88 <TIM_OC4_SetConfig+0x7c>)
 8004e1c:	401a      	ands	r2, r3
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	6a1b      	ldr	r3, [r3, #32]
 8004e26:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	685b      	ldr	r3, [r3, #4]
 8004e2c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	69db      	ldr	r3, [r3, #28]
 8004e32:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	4a15      	ldr	r2, [pc, #84]	; (8004e8c <TIM_OC4_SetConfig+0x80>)
 8004e38:	4013      	ands	r3, r2
 8004e3a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	4a14      	ldr	r2, [pc, #80]	; (8004e90 <TIM_OC4_SetConfig+0x84>)
 8004e40:	4013      	ands	r3, r2
 8004e42:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004e44:	683b      	ldr	r3, [r7, #0]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	021b      	lsls	r3, r3, #8
 8004e4a:	68fa      	ldr	r2, [r7, #12]
 8004e4c:	4313      	orrs	r3, r2
 8004e4e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004e50:	697b      	ldr	r3, [r7, #20]
 8004e52:	4a10      	ldr	r2, [pc, #64]	; (8004e94 <TIM_OC4_SetConfig+0x88>)
 8004e54:	4013      	ands	r3, r2
 8004e56:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004e58:	683b      	ldr	r3, [r7, #0]
 8004e5a:	689b      	ldr	r3, [r3, #8]
 8004e5c:	031b      	lsls	r3, r3, #12
 8004e5e:	697a      	ldr	r2, [r7, #20]
 8004e60:	4313      	orrs	r3, r2
 8004e62:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	693a      	ldr	r2, [r7, #16]
 8004e68:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	68fa      	ldr	r2, [r7, #12]
 8004e6e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004e70:	683b      	ldr	r3, [r7, #0]
 8004e72:	685a      	ldr	r2, [r3, #4]
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	697a      	ldr	r2, [r7, #20]
 8004e7c:	621a      	str	r2, [r3, #32]
}
 8004e7e:	46c0      	nop			; (mov r8, r8)
 8004e80:	46bd      	mov	sp, r7
 8004e82:	b006      	add	sp, #24
 8004e84:	bd80      	pop	{r7, pc}
 8004e86:	46c0      	nop			; (mov r8, r8)
 8004e88:	ffffefff 	.word	0xffffefff
 8004e8c:	ffff8fff 	.word	0xffff8fff
 8004e90:	fffffcff 	.word	0xfffffcff
 8004e94:	ffffdfff 	.word	0xffffdfff

08004e98 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004e98:	b580      	push	{r7, lr}
 8004e9a:	b086      	sub	sp, #24
 8004e9c:	af00      	add	r7, sp, #0
 8004e9e:	60f8      	str	r0, [r7, #12]
 8004ea0:	60b9      	str	r1, [r7, #8]
 8004ea2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	6a1b      	ldr	r3, [r3, #32]
 8004ea8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	6a1b      	ldr	r3, [r3, #32]
 8004eae:	2201      	movs	r2, #1
 8004eb0:	4393      	bics	r3, r2
 8004eb2:	001a      	movs	r2, r3
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	699b      	ldr	r3, [r3, #24]
 8004ebc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004ebe:	693b      	ldr	r3, [r7, #16]
 8004ec0:	22f0      	movs	r2, #240	; 0xf0
 8004ec2:	4393      	bics	r3, r2
 8004ec4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	011b      	lsls	r3, r3, #4
 8004eca:	693a      	ldr	r2, [r7, #16]
 8004ecc:	4313      	orrs	r3, r2
 8004ece:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004ed0:	697b      	ldr	r3, [r7, #20]
 8004ed2:	220a      	movs	r2, #10
 8004ed4:	4393      	bics	r3, r2
 8004ed6:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004ed8:	697a      	ldr	r2, [r7, #20]
 8004eda:	68bb      	ldr	r3, [r7, #8]
 8004edc:	4313      	orrs	r3, r2
 8004ede:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	693a      	ldr	r2, [r7, #16]
 8004ee4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	697a      	ldr	r2, [r7, #20]
 8004eea:	621a      	str	r2, [r3, #32]
}
 8004eec:	46c0      	nop			; (mov r8, r8)
 8004eee:	46bd      	mov	sp, r7
 8004ef0:	b006      	add	sp, #24
 8004ef2:	bd80      	pop	{r7, pc}

08004ef4 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004ef4:	b580      	push	{r7, lr}
 8004ef6:	b086      	sub	sp, #24
 8004ef8:	af00      	add	r7, sp, #0
 8004efa:	60f8      	str	r0, [r7, #12]
 8004efc:	60b9      	str	r1, [r7, #8]
 8004efe:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	6a1b      	ldr	r3, [r3, #32]
 8004f04:	2210      	movs	r2, #16
 8004f06:	4393      	bics	r3, r2
 8004f08:	001a      	movs	r2, r3
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004f0e:	68fb      	ldr	r3, [r7, #12]
 8004f10:	699b      	ldr	r3, [r3, #24]
 8004f12:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	6a1b      	ldr	r3, [r3, #32]
 8004f18:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004f1a:	697b      	ldr	r3, [r7, #20]
 8004f1c:	4a0d      	ldr	r2, [pc, #52]	; (8004f54 <TIM_TI2_ConfigInputStage+0x60>)
 8004f1e:	4013      	ands	r3, r2
 8004f20:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	031b      	lsls	r3, r3, #12
 8004f26:	697a      	ldr	r2, [r7, #20]
 8004f28:	4313      	orrs	r3, r2
 8004f2a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004f2c:	693b      	ldr	r3, [r7, #16]
 8004f2e:	22a0      	movs	r2, #160	; 0xa0
 8004f30:	4393      	bics	r3, r2
 8004f32:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004f34:	68bb      	ldr	r3, [r7, #8]
 8004f36:	011b      	lsls	r3, r3, #4
 8004f38:	693a      	ldr	r2, [r7, #16]
 8004f3a:	4313      	orrs	r3, r2
 8004f3c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004f3e:	68fb      	ldr	r3, [r7, #12]
 8004f40:	697a      	ldr	r2, [r7, #20]
 8004f42:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	693a      	ldr	r2, [r7, #16]
 8004f48:	621a      	str	r2, [r3, #32]
}
 8004f4a:	46c0      	nop			; (mov r8, r8)
 8004f4c:	46bd      	mov	sp, r7
 8004f4e:	b006      	add	sp, #24
 8004f50:	bd80      	pop	{r7, pc}
 8004f52:	46c0      	nop			; (mov r8, r8)
 8004f54:	ffff0fff 	.word	0xffff0fff

08004f58 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004f58:	b580      	push	{r7, lr}
 8004f5a:	b084      	sub	sp, #16
 8004f5c:	af00      	add	r7, sp, #0
 8004f5e:	6078      	str	r0, [r7, #4]
 8004f60:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	689b      	ldr	r3, [r3, #8]
 8004f66:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	2270      	movs	r2, #112	; 0x70
 8004f6c:	4393      	bics	r3, r2
 8004f6e:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004f70:	683a      	ldr	r2, [r7, #0]
 8004f72:	68fb      	ldr	r3, [r7, #12]
 8004f74:	4313      	orrs	r3, r2
 8004f76:	2207      	movs	r2, #7
 8004f78:	4313      	orrs	r3, r2
 8004f7a:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	68fa      	ldr	r2, [r7, #12]
 8004f80:	609a      	str	r2, [r3, #8]
}
 8004f82:	46c0      	nop			; (mov r8, r8)
 8004f84:	46bd      	mov	sp, r7
 8004f86:	b004      	add	sp, #16
 8004f88:	bd80      	pop	{r7, pc}
	...

08004f8c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
static void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                              uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004f8c:	b580      	push	{r7, lr}
 8004f8e:	b086      	sub	sp, #24
 8004f90:	af00      	add	r7, sp, #0
 8004f92:	60f8      	str	r0, [r7, #12]
 8004f94:	60b9      	str	r1, [r7, #8]
 8004f96:	607a      	str	r2, [r7, #4]
 8004f98:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	689b      	ldr	r3, [r3, #8]
 8004f9e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004fa0:	697b      	ldr	r3, [r7, #20]
 8004fa2:	4a09      	ldr	r2, [pc, #36]	; (8004fc8 <TIM_ETR_SetConfig+0x3c>)
 8004fa4:	4013      	ands	r3, r2
 8004fa6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004fa8:	683b      	ldr	r3, [r7, #0]
 8004faa:	021a      	lsls	r2, r3, #8
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	431a      	orrs	r2, r3
 8004fb0:	68bb      	ldr	r3, [r7, #8]
 8004fb2:	4313      	orrs	r3, r2
 8004fb4:	697a      	ldr	r2, [r7, #20]
 8004fb6:	4313      	orrs	r3, r2
 8004fb8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	697a      	ldr	r2, [r7, #20]
 8004fbe:	609a      	str	r2, [r3, #8]
}
 8004fc0:	46c0      	nop			; (mov r8, r8)
 8004fc2:	46bd      	mov	sp, r7
 8004fc4:	b006      	add	sp, #24
 8004fc6:	bd80      	pop	{r7, pc}
 8004fc8:	ffff00ff 	.word	0xffff00ff

08004fcc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
static void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004fcc:	b580      	push	{r7, lr}
 8004fce:	b086      	sub	sp, #24
 8004fd0:	af00      	add	r7, sp, #0
 8004fd2:	60f8      	str	r0, [r7, #12]
 8004fd4:	60b9      	str	r1, [r7, #8]
 8004fd6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004fd8:	68bb      	ldr	r3, [r7, #8]
 8004fda:	221f      	movs	r2, #31
 8004fdc:	4013      	ands	r3, r2
 8004fde:	2201      	movs	r2, #1
 8004fe0:	409a      	lsls	r2, r3
 8004fe2:	0013      	movs	r3, r2
 8004fe4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	6a1b      	ldr	r3, [r3, #32]
 8004fea:	697a      	ldr	r2, [r7, #20]
 8004fec:	43d2      	mvns	r2, r2
 8004fee:	401a      	ands	r2, r3
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	6a1a      	ldr	r2, [r3, #32]
 8004ff8:	68bb      	ldr	r3, [r7, #8]
 8004ffa:	211f      	movs	r1, #31
 8004ffc:	400b      	ands	r3, r1
 8004ffe:	6879      	ldr	r1, [r7, #4]
 8005000:	4099      	lsls	r1, r3
 8005002:	000b      	movs	r3, r1
 8005004:	431a      	orrs	r2, r3
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	621a      	str	r2, [r3, #32]
}
 800500a:	46c0      	nop			; (mov r8, r8)
 800500c:	46bd      	mov	sp, r7
 800500e:	b006      	add	sp, #24
 8005010:	bd80      	pop	{r7, pc}
	...

08005014 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005014:	b580      	push	{r7, lr}
 8005016:	b084      	sub	sp, #16
 8005018:	af00      	add	r7, sp, #0
 800501a:	6078      	str	r0, [r7, #4]
 800501c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	2238      	movs	r2, #56	; 0x38
 8005022:	5c9b      	ldrb	r3, [r3, r2]
 8005024:	2b01      	cmp	r3, #1
 8005026:	d101      	bne.n	800502c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005028:	2302      	movs	r3, #2
 800502a:	e042      	b.n	80050b2 <HAL_TIMEx_MasterConfigSynchronization+0x9e>
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	2238      	movs	r2, #56	; 0x38
 8005030:	2101      	movs	r1, #1
 8005032:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	2239      	movs	r2, #57	; 0x39
 8005038:	2102      	movs	r1, #2
 800503a:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	685b      	ldr	r3, [r3, #4]
 8005042:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	689b      	ldr	r3, [r3, #8]
 800504a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	2270      	movs	r2, #112	; 0x70
 8005050:	4393      	bics	r3, r2
 8005052:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005054:	683b      	ldr	r3, [r7, #0]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	68fa      	ldr	r2, [r7, #12]
 800505a:	4313      	orrs	r3, r2
 800505c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	68fa      	ldr	r2, [r7, #12]
 8005064:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	681a      	ldr	r2, [r3, #0]
 800506a:	2380      	movs	r3, #128	; 0x80
 800506c:	05db      	lsls	r3, r3, #23
 800506e:	429a      	cmp	r2, r3
 8005070:	d009      	beq.n	8005086 <HAL_TIMEx_MasterConfigSynchronization+0x72>
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	4a11      	ldr	r2, [pc, #68]	; (80050bc <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8005078:	4293      	cmp	r3, r2
 800507a:	d004      	beq.n	8005086 <HAL_TIMEx_MasterConfigSynchronization+0x72>
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	4a0f      	ldr	r2, [pc, #60]	; (80050c0 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8005082:	4293      	cmp	r3, r2
 8005084:	d10c      	bne.n	80050a0 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005086:	68bb      	ldr	r3, [r7, #8]
 8005088:	2280      	movs	r2, #128	; 0x80
 800508a:	4393      	bics	r3, r2
 800508c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800508e:	683b      	ldr	r3, [r7, #0]
 8005090:	685b      	ldr	r3, [r3, #4]
 8005092:	68ba      	ldr	r2, [r7, #8]
 8005094:	4313      	orrs	r3, r2
 8005096:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	68ba      	ldr	r2, [r7, #8]
 800509e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	2239      	movs	r2, #57	; 0x39
 80050a4:	2101      	movs	r1, #1
 80050a6:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	2238      	movs	r2, #56	; 0x38
 80050ac:	2100      	movs	r1, #0
 80050ae:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80050b0:	2300      	movs	r3, #0
}
 80050b2:	0018      	movs	r0, r3
 80050b4:	46bd      	mov	sp, r7
 80050b6:	b004      	add	sp, #16
 80050b8:	bd80      	pop	{r7, pc}
 80050ba:	46c0      	nop			; (mov r8, r8)
 80050bc:	40010800 	.word	0x40010800
 80050c0:	40011400 	.word	0x40011400

080050c4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80050c4:	b580      	push	{r7, lr}
 80050c6:	b082      	sub	sp, #8
 80050c8:	af00      	add	r7, sp, #0
 80050ca:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	2b00      	cmp	r3, #0
 80050d0:	d101      	bne.n	80050d6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80050d2:	2301      	movs	r3, #1
 80050d4:	e044      	b.n	8005160 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80050da:	2b00      	cmp	r3, #0
 80050dc:	d107      	bne.n	80050ee <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	2274      	movs	r2, #116	; 0x74
 80050e2:	2100      	movs	r1, #0
 80050e4:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	0018      	movs	r0, r3
 80050ea:	f7fd ff07 	bl	8002efc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	2224      	movs	r2, #36	; 0x24
 80050f2:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	681a      	ldr	r2, [r3, #0]
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	2101      	movs	r1, #1
 8005100:	438a      	bics	r2, r1
 8005102:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	0018      	movs	r0, r3
 8005108:	f000 f8d8 	bl	80052bc <UART_SetConfig>
 800510c:	0003      	movs	r3, r0
 800510e:	2b01      	cmp	r3, #1
 8005110:	d101      	bne.n	8005116 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8005112:	2301      	movs	r3, #1
 8005114:	e024      	b.n	8005160 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800511a:	2b00      	cmp	r3, #0
 800511c:	d003      	beq.n	8005126 <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	0018      	movs	r0, r3
 8005122:	f000 fb6b 	bl	80057fc <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	685a      	ldr	r2, [r3, #4]
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	490d      	ldr	r1, [pc, #52]	; (8005168 <HAL_UART_Init+0xa4>)
 8005132:	400a      	ands	r2, r1
 8005134:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	689a      	ldr	r2, [r3, #8]
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	212a      	movs	r1, #42	; 0x2a
 8005142:	438a      	bics	r2, r1
 8005144:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	681a      	ldr	r2, [r3, #0]
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	2101      	movs	r1, #1
 8005152:	430a      	orrs	r2, r1
 8005154:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	0018      	movs	r0, r3
 800515a:	f000 fc03 	bl	8005964 <UART_CheckIdleState>
 800515e:	0003      	movs	r3, r0
}
 8005160:	0018      	movs	r0, r3
 8005162:	46bd      	mov	sp, r7
 8005164:	b002      	add	sp, #8
 8005166:	bd80      	pop	{r7, pc}
 8005168:	ffffb7ff 	.word	0xffffb7ff

0800516c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800516c:	b580      	push	{r7, lr}
 800516e:	b08a      	sub	sp, #40	; 0x28
 8005170:	af02      	add	r7, sp, #8
 8005172:	60f8      	str	r0, [r7, #12]
 8005174:	60b9      	str	r1, [r7, #8]
 8005176:	603b      	str	r3, [r7, #0]
 8005178:	1dbb      	adds	r3, r7, #6
 800517a:	801a      	strh	r2, [r3, #0]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005180:	2b20      	cmp	r3, #32
 8005182:	d000      	beq.n	8005186 <HAL_UART_Transmit+0x1a>
 8005184:	e095      	b.n	80052b2 <HAL_UART_Transmit+0x146>
  {
    if ((pData == NULL) || (Size == 0U))
 8005186:	68bb      	ldr	r3, [r7, #8]
 8005188:	2b00      	cmp	r3, #0
 800518a:	d003      	beq.n	8005194 <HAL_UART_Transmit+0x28>
 800518c:	1dbb      	adds	r3, r7, #6
 800518e:	881b      	ldrh	r3, [r3, #0]
 8005190:	2b00      	cmp	r3, #0
 8005192:	d101      	bne.n	8005198 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8005194:	2301      	movs	r3, #1
 8005196:	e08d      	b.n	80052b4 <HAL_UART_Transmit+0x148>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	689a      	ldr	r2, [r3, #8]
 800519c:	2380      	movs	r3, #128	; 0x80
 800519e:	015b      	lsls	r3, r3, #5
 80051a0:	429a      	cmp	r2, r3
 80051a2:	d109      	bne.n	80051b8 <HAL_UART_Transmit+0x4c>
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	691b      	ldr	r3, [r3, #16]
 80051a8:	2b00      	cmp	r3, #0
 80051aa:	d105      	bne.n	80051b8 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 80051ac:	68bb      	ldr	r3, [r7, #8]
 80051ae:	2201      	movs	r2, #1
 80051b0:	4013      	ands	r3, r2
 80051b2:	d001      	beq.n	80051b8 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 80051b4:	2301      	movs	r3, #1
 80051b6:	e07d      	b.n	80052b4 <HAL_UART_Transmit+0x148>
      }
    }

    __HAL_LOCK(huart);
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	2274      	movs	r2, #116	; 0x74
 80051bc:	5c9b      	ldrb	r3, [r3, r2]
 80051be:	2b01      	cmp	r3, #1
 80051c0:	d101      	bne.n	80051c6 <HAL_UART_Transmit+0x5a>
 80051c2:	2302      	movs	r3, #2
 80051c4:	e076      	b.n	80052b4 <HAL_UART_Transmit+0x148>
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	2274      	movs	r2, #116	; 0x74
 80051ca:	2101      	movs	r1, #1
 80051cc:	5499      	strb	r1, [r3, r2]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	2280      	movs	r2, #128	; 0x80
 80051d2:	2100      	movs	r1, #0
 80051d4:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	2221      	movs	r2, #33	; 0x21
 80051da:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80051dc:	f7fe f84e 	bl	800327c <HAL_GetTick>
 80051e0:	0003      	movs	r3, r0
 80051e2:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	1dba      	adds	r2, r7, #6
 80051e8:	2150      	movs	r1, #80	; 0x50
 80051ea:	8812      	ldrh	r2, [r2, #0]
 80051ec:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 80051ee:	68fb      	ldr	r3, [r7, #12]
 80051f0:	1dba      	adds	r2, r7, #6
 80051f2:	2152      	movs	r1, #82	; 0x52
 80051f4:	8812      	ldrh	r2, [r2, #0]
 80051f6:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	689a      	ldr	r2, [r3, #8]
 80051fc:	2380      	movs	r3, #128	; 0x80
 80051fe:	015b      	lsls	r3, r3, #5
 8005200:	429a      	cmp	r2, r3
 8005202:	d108      	bne.n	8005216 <HAL_UART_Transmit+0xaa>
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	691b      	ldr	r3, [r3, #16]
 8005208:	2b00      	cmp	r3, #0
 800520a:	d104      	bne.n	8005216 <HAL_UART_Transmit+0xaa>
    {
      pdata8bits  = NULL;
 800520c:	2300      	movs	r3, #0
 800520e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8005210:	68bb      	ldr	r3, [r7, #8]
 8005212:	61bb      	str	r3, [r7, #24]
 8005214:	e003      	b.n	800521e <HAL_UART_Transmit+0xb2>
    }
    else
    {
      pdata8bits  = pData;
 8005216:	68bb      	ldr	r3, [r7, #8]
 8005218:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800521a:	2300      	movs	r3, #0
 800521c:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	2274      	movs	r2, #116	; 0x74
 8005222:	2100      	movs	r1, #0
 8005224:	5499      	strb	r1, [r3, r2]

    while (huart->TxXferCount > 0U)
 8005226:	e02c      	b.n	8005282 <HAL_UART_Transmit+0x116>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005228:	697a      	ldr	r2, [r7, #20]
 800522a:	68f8      	ldr	r0, [r7, #12]
 800522c:	683b      	ldr	r3, [r7, #0]
 800522e:	9300      	str	r3, [sp, #0]
 8005230:	0013      	movs	r3, r2
 8005232:	2200      	movs	r2, #0
 8005234:	2180      	movs	r1, #128	; 0x80
 8005236:	f000 fbdd 	bl	80059f4 <UART_WaitOnFlagUntilTimeout>
 800523a:	1e03      	subs	r3, r0, #0
 800523c:	d001      	beq.n	8005242 <HAL_UART_Transmit+0xd6>
      {
        return HAL_TIMEOUT;
 800523e:	2303      	movs	r3, #3
 8005240:	e038      	b.n	80052b4 <HAL_UART_Transmit+0x148>
      }
      if (pdata8bits == NULL)
 8005242:	69fb      	ldr	r3, [r7, #28]
 8005244:	2b00      	cmp	r3, #0
 8005246:	d10b      	bne.n	8005260 <HAL_UART_Transmit+0xf4>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005248:	69bb      	ldr	r3, [r7, #24]
 800524a:	881b      	ldrh	r3, [r3, #0]
 800524c:	001a      	movs	r2, r3
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	05d2      	lsls	r2, r2, #23
 8005254:	0dd2      	lsrs	r2, r2, #23
 8005256:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8005258:	69bb      	ldr	r3, [r7, #24]
 800525a:	3302      	adds	r3, #2
 800525c:	61bb      	str	r3, [r7, #24]
 800525e:	e007      	b.n	8005270 <HAL_UART_Transmit+0x104>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005260:	69fb      	ldr	r3, [r7, #28]
 8005262:	781a      	ldrb	r2, [r3, #0]
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800526a:	69fb      	ldr	r3, [r7, #28]
 800526c:	3301      	adds	r3, #1
 800526e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	2252      	movs	r2, #82	; 0x52
 8005274:	5a9b      	ldrh	r3, [r3, r2]
 8005276:	b29b      	uxth	r3, r3
 8005278:	3b01      	subs	r3, #1
 800527a:	b299      	uxth	r1, r3
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	2252      	movs	r2, #82	; 0x52
 8005280:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	2252      	movs	r2, #82	; 0x52
 8005286:	5a9b      	ldrh	r3, [r3, r2]
 8005288:	b29b      	uxth	r3, r3
 800528a:	2b00      	cmp	r3, #0
 800528c:	d1cc      	bne.n	8005228 <HAL_UART_Transmit+0xbc>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800528e:	697a      	ldr	r2, [r7, #20]
 8005290:	68f8      	ldr	r0, [r7, #12]
 8005292:	683b      	ldr	r3, [r7, #0]
 8005294:	9300      	str	r3, [sp, #0]
 8005296:	0013      	movs	r3, r2
 8005298:	2200      	movs	r2, #0
 800529a:	2140      	movs	r1, #64	; 0x40
 800529c:	f000 fbaa 	bl	80059f4 <UART_WaitOnFlagUntilTimeout>
 80052a0:	1e03      	subs	r3, r0, #0
 80052a2:	d001      	beq.n	80052a8 <HAL_UART_Transmit+0x13c>
    {
      return HAL_TIMEOUT;
 80052a4:	2303      	movs	r3, #3
 80052a6:	e005      	b.n	80052b4 <HAL_UART_Transmit+0x148>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	2220      	movs	r2, #32
 80052ac:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 80052ae:	2300      	movs	r3, #0
 80052b0:	e000      	b.n	80052b4 <HAL_UART_Transmit+0x148>
  }
  else
  {
    return HAL_BUSY;
 80052b2:	2302      	movs	r3, #2
  }
}
 80052b4:	0018      	movs	r0, r3
 80052b6:	46bd      	mov	sp, r7
 80052b8:	b008      	add	sp, #32
 80052ba:	bd80      	pop	{r7, pc}

080052bc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80052bc:	b5b0      	push	{r4, r5, r7, lr}
 80052be:	b08e      	sub	sp, #56	; 0x38
 80052c0:	af00      	add	r7, sp, #0
 80052c2:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80052c4:	231a      	movs	r3, #26
 80052c6:	2218      	movs	r2, #24
 80052c8:	4694      	mov	ip, r2
 80052ca:	44bc      	add	ip, r7
 80052cc:	4463      	add	r3, ip
 80052ce:	2200      	movs	r2, #0
 80052d0:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80052d2:	69fb      	ldr	r3, [r7, #28]
 80052d4:	689a      	ldr	r2, [r3, #8]
 80052d6:	69fb      	ldr	r3, [r7, #28]
 80052d8:	691b      	ldr	r3, [r3, #16]
 80052da:	431a      	orrs	r2, r3
 80052dc:	69fb      	ldr	r3, [r7, #28]
 80052de:	695b      	ldr	r3, [r3, #20]
 80052e0:	431a      	orrs	r2, r3
 80052e2:	69fb      	ldr	r3, [r7, #28]
 80052e4:	69db      	ldr	r3, [r3, #28]
 80052e6:	4313      	orrs	r3, r2
 80052e8:	637b      	str	r3, [r7, #52]	; 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80052ea:	69fb      	ldr	r3, [r7, #28]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	4ac1      	ldr	r2, [pc, #772]	; (80055f8 <UART_SetConfig+0x33c>)
 80052f2:	4013      	ands	r3, r2
 80052f4:	0019      	movs	r1, r3
 80052f6:	69fb      	ldr	r3, [r7, #28]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80052fc:	430a      	orrs	r2, r1
 80052fe:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005300:	69fb      	ldr	r3, [r7, #28]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	685b      	ldr	r3, [r3, #4]
 8005306:	4abd      	ldr	r2, [pc, #756]	; (80055fc <UART_SetConfig+0x340>)
 8005308:	4013      	ands	r3, r2
 800530a:	0019      	movs	r1, r3
 800530c:	69fb      	ldr	r3, [r7, #28]
 800530e:	68da      	ldr	r2, [r3, #12]
 8005310:	69fb      	ldr	r3, [r7, #28]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	430a      	orrs	r2, r1
 8005316:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005318:	69fb      	ldr	r3, [r7, #28]
 800531a:	699b      	ldr	r3, [r3, #24]
 800531c:	637b      	str	r3, [r7, #52]	; 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800531e:	69fb      	ldr	r3, [r7, #28]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	4ab7      	ldr	r2, [pc, #732]	; (8005600 <UART_SetConfig+0x344>)
 8005324:	4293      	cmp	r3, r2
 8005326:	d004      	beq.n	8005332 <UART_SetConfig+0x76>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005328:	69fb      	ldr	r3, [r7, #28]
 800532a:	6a1b      	ldr	r3, [r3, #32]
 800532c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800532e:	4313      	orrs	r3, r2
 8005330:	637b      	str	r3, [r7, #52]	; 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005332:	69fb      	ldr	r3, [r7, #28]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	689b      	ldr	r3, [r3, #8]
 8005338:	4ab2      	ldr	r2, [pc, #712]	; (8005604 <UART_SetConfig+0x348>)
 800533a:	4013      	ands	r3, r2
 800533c:	0019      	movs	r1, r3
 800533e:	69fb      	ldr	r3, [r7, #28]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005344:	430a      	orrs	r2, r1
 8005346:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005348:	69fb      	ldr	r3, [r7, #28]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	4aae      	ldr	r2, [pc, #696]	; (8005608 <UART_SetConfig+0x34c>)
 800534e:	4293      	cmp	r3, r2
 8005350:	d136      	bne.n	80053c0 <UART_SetConfig+0x104>
 8005352:	4bae      	ldr	r3, [pc, #696]	; (800560c <UART_SetConfig+0x350>)
 8005354:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005356:	2203      	movs	r2, #3
 8005358:	4013      	ands	r3, r2
 800535a:	2b03      	cmp	r3, #3
 800535c:	d020      	beq.n	80053a0 <UART_SetConfig+0xe4>
 800535e:	d827      	bhi.n	80053b0 <UART_SetConfig+0xf4>
 8005360:	2b02      	cmp	r3, #2
 8005362:	d00d      	beq.n	8005380 <UART_SetConfig+0xc4>
 8005364:	d824      	bhi.n	80053b0 <UART_SetConfig+0xf4>
 8005366:	2b00      	cmp	r3, #0
 8005368:	d002      	beq.n	8005370 <UART_SetConfig+0xb4>
 800536a:	2b01      	cmp	r3, #1
 800536c:	d010      	beq.n	8005390 <UART_SetConfig+0xd4>
 800536e:	e01f      	b.n	80053b0 <UART_SetConfig+0xf4>
 8005370:	231b      	movs	r3, #27
 8005372:	2218      	movs	r2, #24
 8005374:	4694      	mov	ip, r2
 8005376:	44bc      	add	ip, r7
 8005378:	4463      	add	r3, ip
 800537a:	2201      	movs	r2, #1
 800537c:	701a      	strb	r2, [r3, #0]
 800537e:	e0ab      	b.n	80054d8 <UART_SetConfig+0x21c>
 8005380:	231b      	movs	r3, #27
 8005382:	2218      	movs	r2, #24
 8005384:	4694      	mov	ip, r2
 8005386:	44bc      	add	ip, r7
 8005388:	4463      	add	r3, ip
 800538a:	2202      	movs	r2, #2
 800538c:	701a      	strb	r2, [r3, #0]
 800538e:	e0a3      	b.n	80054d8 <UART_SetConfig+0x21c>
 8005390:	231b      	movs	r3, #27
 8005392:	2218      	movs	r2, #24
 8005394:	4694      	mov	ip, r2
 8005396:	44bc      	add	ip, r7
 8005398:	4463      	add	r3, ip
 800539a:	2204      	movs	r2, #4
 800539c:	701a      	strb	r2, [r3, #0]
 800539e:	e09b      	b.n	80054d8 <UART_SetConfig+0x21c>
 80053a0:	231b      	movs	r3, #27
 80053a2:	2218      	movs	r2, #24
 80053a4:	4694      	mov	ip, r2
 80053a6:	44bc      	add	ip, r7
 80053a8:	4463      	add	r3, ip
 80053aa:	2208      	movs	r2, #8
 80053ac:	701a      	strb	r2, [r3, #0]
 80053ae:	e093      	b.n	80054d8 <UART_SetConfig+0x21c>
 80053b0:	231b      	movs	r3, #27
 80053b2:	2218      	movs	r2, #24
 80053b4:	4694      	mov	ip, r2
 80053b6:	44bc      	add	ip, r7
 80053b8:	4463      	add	r3, ip
 80053ba:	2210      	movs	r2, #16
 80053bc:	701a      	strb	r2, [r3, #0]
 80053be:	e08b      	b.n	80054d8 <UART_SetConfig+0x21c>
 80053c0:	69fb      	ldr	r3, [r7, #28]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	4a92      	ldr	r2, [pc, #584]	; (8005610 <UART_SetConfig+0x354>)
 80053c6:	4293      	cmp	r3, r2
 80053c8:	d136      	bne.n	8005438 <UART_SetConfig+0x17c>
 80053ca:	4b90      	ldr	r3, [pc, #576]	; (800560c <UART_SetConfig+0x350>)
 80053cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80053ce:	220c      	movs	r2, #12
 80053d0:	4013      	ands	r3, r2
 80053d2:	2b0c      	cmp	r3, #12
 80053d4:	d020      	beq.n	8005418 <UART_SetConfig+0x15c>
 80053d6:	d827      	bhi.n	8005428 <UART_SetConfig+0x16c>
 80053d8:	2b08      	cmp	r3, #8
 80053da:	d00d      	beq.n	80053f8 <UART_SetConfig+0x13c>
 80053dc:	d824      	bhi.n	8005428 <UART_SetConfig+0x16c>
 80053de:	2b00      	cmp	r3, #0
 80053e0:	d002      	beq.n	80053e8 <UART_SetConfig+0x12c>
 80053e2:	2b04      	cmp	r3, #4
 80053e4:	d010      	beq.n	8005408 <UART_SetConfig+0x14c>
 80053e6:	e01f      	b.n	8005428 <UART_SetConfig+0x16c>
 80053e8:	231b      	movs	r3, #27
 80053ea:	2218      	movs	r2, #24
 80053ec:	4694      	mov	ip, r2
 80053ee:	44bc      	add	ip, r7
 80053f0:	4463      	add	r3, ip
 80053f2:	2200      	movs	r2, #0
 80053f4:	701a      	strb	r2, [r3, #0]
 80053f6:	e06f      	b.n	80054d8 <UART_SetConfig+0x21c>
 80053f8:	231b      	movs	r3, #27
 80053fa:	2218      	movs	r2, #24
 80053fc:	4694      	mov	ip, r2
 80053fe:	44bc      	add	ip, r7
 8005400:	4463      	add	r3, ip
 8005402:	2202      	movs	r2, #2
 8005404:	701a      	strb	r2, [r3, #0]
 8005406:	e067      	b.n	80054d8 <UART_SetConfig+0x21c>
 8005408:	231b      	movs	r3, #27
 800540a:	2218      	movs	r2, #24
 800540c:	4694      	mov	ip, r2
 800540e:	44bc      	add	ip, r7
 8005410:	4463      	add	r3, ip
 8005412:	2204      	movs	r2, #4
 8005414:	701a      	strb	r2, [r3, #0]
 8005416:	e05f      	b.n	80054d8 <UART_SetConfig+0x21c>
 8005418:	231b      	movs	r3, #27
 800541a:	2218      	movs	r2, #24
 800541c:	4694      	mov	ip, r2
 800541e:	44bc      	add	ip, r7
 8005420:	4463      	add	r3, ip
 8005422:	2208      	movs	r2, #8
 8005424:	701a      	strb	r2, [r3, #0]
 8005426:	e057      	b.n	80054d8 <UART_SetConfig+0x21c>
 8005428:	231b      	movs	r3, #27
 800542a:	2218      	movs	r2, #24
 800542c:	4694      	mov	ip, r2
 800542e:	44bc      	add	ip, r7
 8005430:	4463      	add	r3, ip
 8005432:	2210      	movs	r2, #16
 8005434:	701a      	strb	r2, [r3, #0]
 8005436:	e04f      	b.n	80054d8 <UART_SetConfig+0x21c>
 8005438:	69fb      	ldr	r3, [r7, #28]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	4a70      	ldr	r2, [pc, #448]	; (8005600 <UART_SetConfig+0x344>)
 800543e:	4293      	cmp	r3, r2
 8005440:	d143      	bne.n	80054ca <UART_SetConfig+0x20e>
 8005442:	4b72      	ldr	r3, [pc, #456]	; (800560c <UART_SetConfig+0x350>)
 8005444:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005446:	23c0      	movs	r3, #192	; 0xc0
 8005448:	011b      	lsls	r3, r3, #4
 800544a:	4013      	ands	r3, r2
 800544c:	22c0      	movs	r2, #192	; 0xc0
 800544e:	0112      	lsls	r2, r2, #4
 8005450:	4293      	cmp	r3, r2
 8005452:	d02a      	beq.n	80054aa <UART_SetConfig+0x1ee>
 8005454:	22c0      	movs	r2, #192	; 0xc0
 8005456:	0112      	lsls	r2, r2, #4
 8005458:	4293      	cmp	r3, r2
 800545a:	d82e      	bhi.n	80054ba <UART_SetConfig+0x1fe>
 800545c:	2280      	movs	r2, #128	; 0x80
 800545e:	0112      	lsls	r2, r2, #4
 8005460:	4293      	cmp	r3, r2
 8005462:	d012      	beq.n	800548a <UART_SetConfig+0x1ce>
 8005464:	2280      	movs	r2, #128	; 0x80
 8005466:	0112      	lsls	r2, r2, #4
 8005468:	4293      	cmp	r3, r2
 800546a:	d826      	bhi.n	80054ba <UART_SetConfig+0x1fe>
 800546c:	2b00      	cmp	r3, #0
 800546e:	d004      	beq.n	800547a <UART_SetConfig+0x1be>
 8005470:	2280      	movs	r2, #128	; 0x80
 8005472:	00d2      	lsls	r2, r2, #3
 8005474:	4293      	cmp	r3, r2
 8005476:	d010      	beq.n	800549a <UART_SetConfig+0x1de>
 8005478:	e01f      	b.n	80054ba <UART_SetConfig+0x1fe>
 800547a:	231b      	movs	r3, #27
 800547c:	2218      	movs	r2, #24
 800547e:	4694      	mov	ip, r2
 8005480:	44bc      	add	ip, r7
 8005482:	4463      	add	r3, ip
 8005484:	2200      	movs	r2, #0
 8005486:	701a      	strb	r2, [r3, #0]
 8005488:	e026      	b.n	80054d8 <UART_SetConfig+0x21c>
 800548a:	231b      	movs	r3, #27
 800548c:	2218      	movs	r2, #24
 800548e:	4694      	mov	ip, r2
 8005490:	44bc      	add	ip, r7
 8005492:	4463      	add	r3, ip
 8005494:	2202      	movs	r2, #2
 8005496:	701a      	strb	r2, [r3, #0]
 8005498:	e01e      	b.n	80054d8 <UART_SetConfig+0x21c>
 800549a:	231b      	movs	r3, #27
 800549c:	2218      	movs	r2, #24
 800549e:	4694      	mov	ip, r2
 80054a0:	44bc      	add	ip, r7
 80054a2:	4463      	add	r3, ip
 80054a4:	2204      	movs	r2, #4
 80054a6:	701a      	strb	r2, [r3, #0]
 80054a8:	e016      	b.n	80054d8 <UART_SetConfig+0x21c>
 80054aa:	231b      	movs	r3, #27
 80054ac:	2218      	movs	r2, #24
 80054ae:	4694      	mov	ip, r2
 80054b0:	44bc      	add	ip, r7
 80054b2:	4463      	add	r3, ip
 80054b4:	2208      	movs	r2, #8
 80054b6:	701a      	strb	r2, [r3, #0]
 80054b8:	e00e      	b.n	80054d8 <UART_SetConfig+0x21c>
 80054ba:	231b      	movs	r3, #27
 80054bc:	2218      	movs	r2, #24
 80054be:	4694      	mov	ip, r2
 80054c0:	44bc      	add	ip, r7
 80054c2:	4463      	add	r3, ip
 80054c4:	2210      	movs	r2, #16
 80054c6:	701a      	strb	r2, [r3, #0]
 80054c8:	e006      	b.n	80054d8 <UART_SetConfig+0x21c>
 80054ca:	231b      	movs	r3, #27
 80054cc:	2218      	movs	r2, #24
 80054ce:	4694      	mov	ip, r2
 80054d0:	44bc      	add	ip, r7
 80054d2:	4463      	add	r3, ip
 80054d4:	2210      	movs	r2, #16
 80054d6:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80054d8:	69fb      	ldr	r3, [r7, #28]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	4a48      	ldr	r2, [pc, #288]	; (8005600 <UART_SetConfig+0x344>)
 80054de:	4293      	cmp	r3, r2
 80054e0:	d000      	beq.n	80054e4 <UART_SetConfig+0x228>
 80054e2:	e09b      	b.n	800561c <UART_SetConfig+0x360>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80054e4:	231b      	movs	r3, #27
 80054e6:	2218      	movs	r2, #24
 80054e8:	4694      	mov	ip, r2
 80054ea:	44bc      	add	ip, r7
 80054ec:	4463      	add	r3, ip
 80054ee:	781b      	ldrb	r3, [r3, #0]
 80054f0:	2b08      	cmp	r3, #8
 80054f2:	d01d      	beq.n	8005530 <UART_SetConfig+0x274>
 80054f4:	dc20      	bgt.n	8005538 <UART_SetConfig+0x27c>
 80054f6:	2b04      	cmp	r3, #4
 80054f8:	d015      	beq.n	8005526 <UART_SetConfig+0x26a>
 80054fa:	dc1d      	bgt.n	8005538 <UART_SetConfig+0x27c>
 80054fc:	2b00      	cmp	r3, #0
 80054fe:	d002      	beq.n	8005506 <UART_SetConfig+0x24a>
 8005500:	2b02      	cmp	r3, #2
 8005502:	d005      	beq.n	8005510 <UART_SetConfig+0x254>
 8005504:	e018      	b.n	8005538 <UART_SetConfig+0x27c>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005506:	f7fe ff31 	bl	800436c <HAL_RCC_GetPCLK1Freq>
 800550a:	0003      	movs	r3, r0
 800550c:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800550e:	e01d      	b.n	800554c <UART_SetConfig+0x290>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005510:	4b3e      	ldr	r3, [pc, #248]	; (800560c <UART_SetConfig+0x350>)
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	2210      	movs	r2, #16
 8005516:	4013      	ands	r3, r2
 8005518:	d002      	beq.n	8005520 <UART_SetConfig+0x264>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 800551a:	4b3e      	ldr	r3, [pc, #248]	; (8005614 <UART_SetConfig+0x358>)
 800551c:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800551e:	e015      	b.n	800554c <UART_SetConfig+0x290>
          pclk = (uint32_t) HSI_VALUE;
 8005520:	4b3d      	ldr	r3, [pc, #244]	; (8005618 <UART_SetConfig+0x35c>)
 8005522:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8005524:	e012      	b.n	800554c <UART_SetConfig+0x290>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005526:	f7fe fe71 	bl	800420c <HAL_RCC_GetSysClockFreq>
 800552a:	0003      	movs	r3, r0
 800552c:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800552e:	e00d      	b.n	800554c <UART_SetConfig+0x290>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005530:	2380      	movs	r3, #128	; 0x80
 8005532:	021b      	lsls	r3, r3, #8
 8005534:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8005536:	e009      	b.n	800554c <UART_SetConfig+0x290>
      default:
        pclk = 0U;
 8005538:	2300      	movs	r3, #0
 800553a:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 800553c:	231a      	movs	r3, #26
 800553e:	2218      	movs	r2, #24
 8005540:	4694      	mov	ip, r2
 8005542:	44bc      	add	ip, r7
 8005544:	4463      	add	r3, ip
 8005546:	2201      	movs	r2, #1
 8005548:	701a      	strb	r2, [r3, #0]
        break;
 800554a:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800554c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800554e:	2b00      	cmp	r3, #0
 8005550:	d100      	bne.n	8005554 <UART_SetConfig+0x298>
 8005552:	e139      	b.n	80057c8 <UART_SetConfig+0x50c>
    {
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005554:	69fb      	ldr	r3, [r7, #28]
 8005556:	685a      	ldr	r2, [r3, #4]
 8005558:	0013      	movs	r3, r2
 800555a:	005b      	lsls	r3, r3, #1
 800555c:	189b      	adds	r3, r3, r2
 800555e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005560:	429a      	cmp	r2, r3
 8005562:	d305      	bcc.n	8005570 <UART_SetConfig+0x2b4>
          (pclk > (4096U * huart->Init.BaudRate)))
 8005564:	69fb      	ldr	r3, [r7, #28]
 8005566:	685b      	ldr	r3, [r3, #4]
 8005568:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800556a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800556c:	429a      	cmp	r2, r3
 800556e:	d907      	bls.n	8005580 <UART_SetConfig+0x2c4>
      {
        ret = HAL_ERROR;
 8005570:	231a      	movs	r3, #26
 8005572:	2218      	movs	r2, #24
 8005574:	4694      	mov	ip, r2
 8005576:	44bc      	add	ip, r7
 8005578:	4463      	add	r3, ip
 800557a:	2201      	movs	r2, #1
 800557c:	701a      	strb	r2, [r3, #0]
 800557e:	e123      	b.n	80057c8 <UART_SetConfig+0x50c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8005580:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005582:	613b      	str	r3, [r7, #16]
 8005584:	2300      	movs	r3, #0
 8005586:	617b      	str	r3, [r7, #20]
 8005588:	6939      	ldr	r1, [r7, #16]
 800558a:	697a      	ldr	r2, [r7, #20]
 800558c:	000b      	movs	r3, r1
 800558e:	0e1b      	lsrs	r3, r3, #24
 8005590:	0010      	movs	r0, r2
 8005592:	0205      	lsls	r5, r0, #8
 8005594:	431d      	orrs	r5, r3
 8005596:	000b      	movs	r3, r1
 8005598:	021c      	lsls	r4, r3, #8
 800559a:	69fb      	ldr	r3, [r7, #28]
 800559c:	685b      	ldr	r3, [r3, #4]
 800559e:	085b      	lsrs	r3, r3, #1
 80055a0:	60bb      	str	r3, [r7, #8]
 80055a2:	2300      	movs	r3, #0
 80055a4:	60fb      	str	r3, [r7, #12]
 80055a6:	68b8      	ldr	r0, [r7, #8]
 80055a8:	68f9      	ldr	r1, [r7, #12]
 80055aa:	1900      	adds	r0, r0, r4
 80055ac:	4169      	adcs	r1, r5
 80055ae:	69fb      	ldr	r3, [r7, #28]
 80055b0:	685b      	ldr	r3, [r3, #4]
 80055b2:	603b      	str	r3, [r7, #0]
 80055b4:	2300      	movs	r3, #0
 80055b6:	607b      	str	r3, [r7, #4]
 80055b8:	683a      	ldr	r2, [r7, #0]
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	f7fa ffae 	bl	800051c <__aeabi_uldivmod>
 80055c0:	0002      	movs	r2, r0
 80055c2:	000b      	movs	r3, r1
 80055c4:	0013      	movs	r3, r2
 80055c6:	62bb      	str	r3, [r7, #40]	; 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80055c8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80055ca:	23c0      	movs	r3, #192	; 0xc0
 80055cc:	009b      	lsls	r3, r3, #2
 80055ce:	429a      	cmp	r2, r3
 80055d0:	d309      	bcc.n	80055e6 <UART_SetConfig+0x32a>
 80055d2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80055d4:	2380      	movs	r3, #128	; 0x80
 80055d6:	035b      	lsls	r3, r3, #13
 80055d8:	429a      	cmp	r2, r3
 80055da:	d204      	bcs.n	80055e6 <UART_SetConfig+0x32a>
        {
          huart->Instance->BRR = usartdiv;
 80055dc:	69fb      	ldr	r3, [r7, #28]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80055e2:	60da      	str	r2, [r3, #12]
 80055e4:	e0f0      	b.n	80057c8 <UART_SetConfig+0x50c>
        }
        else
        {
          ret = HAL_ERROR;
 80055e6:	231a      	movs	r3, #26
 80055e8:	2218      	movs	r2, #24
 80055ea:	4694      	mov	ip, r2
 80055ec:	44bc      	add	ip, r7
 80055ee:	4463      	add	r3, ip
 80055f0:	2201      	movs	r2, #1
 80055f2:	701a      	strb	r2, [r3, #0]
 80055f4:	e0e8      	b.n	80057c8 <UART_SetConfig+0x50c>
 80055f6:	46c0      	nop			; (mov r8, r8)
 80055f8:	efff69f3 	.word	0xefff69f3
 80055fc:	ffffcfff 	.word	0xffffcfff
 8005600:	40004800 	.word	0x40004800
 8005604:	fffff4ff 	.word	0xfffff4ff
 8005608:	40013800 	.word	0x40013800
 800560c:	40021000 	.word	0x40021000
 8005610:	40004400 	.word	0x40004400
 8005614:	003d0900 	.word	0x003d0900
 8005618:	00f42400 	.word	0x00f42400
        }
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800561c:	69fb      	ldr	r3, [r7, #28]
 800561e:	69da      	ldr	r2, [r3, #28]
 8005620:	2380      	movs	r3, #128	; 0x80
 8005622:	021b      	lsls	r3, r3, #8
 8005624:	429a      	cmp	r2, r3
 8005626:	d000      	beq.n	800562a <UART_SetConfig+0x36e>
 8005628:	e074      	b.n	8005714 <UART_SetConfig+0x458>
  {
    switch (clocksource)
 800562a:	231b      	movs	r3, #27
 800562c:	2218      	movs	r2, #24
 800562e:	4694      	mov	ip, r2
 8005630:	44bc      	add	ip, r7
 8005632:	4463      	add	r3, ip
 8005634:	781b      	ldrb	r3, [r3, #0]
 8005636:	2b08      	cmp	r3, #8
 8005638:	d822      	bhi.n	8005680 <UART_SetConfig+0x3c4>
 800563a:	009a      	lsls	r2, r3, #2
 800563c:	4b6a      	ldr	r3, [pc, #424]	; (80057e8 <UART_SetConfig+0x52c>)
 800563e:	18d3      	adds	r3, r2, r3
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005644:	f7fe fe92 	bl	800436c <HAL_RCC_GetPCLK1Freq>
 8005648:	0003      	movs	r3, r0
 800564a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800564c:	e022      	b.n	8005694 <UART_SetConfig+0x3d8>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800564e:	f7fe fea3 	bl	8004398 <HAL_RCC_GetPCLK2Freq>
 8005652:	0003      	movs	r3, r0
 8005654:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8005656:	e01d      	b.n	8005694 <UART_SetConfig+0x3d8>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005658:	4b64      	ldr	r3, [pc, #400]	; (80057ec <UART_SetConfig+0x530>)
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	2210      	movs	r2, #16
 800565e:	4013      	ands	r3, r2
 8005660:	d002      	beq.n	8005668 <UART_SetConfig+0x3ac>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8005662:	4b63      	ldr	r3, [pc, #396]	; (80057f0 <UART_SetConfig+0x534>)
 8005664:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8005666:	e015      	b.n	8005694 <UART_SetConfig+0x3d8>
          pclk = (uint32_t) HSI_VALUE;
 8005668:	4b62      	ldr	r3, [pc, #392]	; (80057f4 <UART_SetConfig+0x538>)
 800566a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800566c:	e012      	b.n	8005694 <UART_SetConfig+0x3d8>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800566e:	f7fe fdcd 	bl	800420c <HAL_RCC_GetSysClockFreq>
 8005672:	0003      	movs	r3, r0
 8005674:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8005676:	e00d      	b.n	8005694 <UART_SetConfig+0x3d8>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005678:	2380      	movs	r3, #128	; 0x80
 800567a:	021b      	lsls	r3, r3, #8
 800567c:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800567e:	e009      	b.n	8005694 <UART_SetConfig+0x3d8>
      default:
        pclk = 0U;
 8005680:	2300      	movs	r3, #0
 8005682:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8005684:	231a      	movs	r3, #26
 8005686:	2218      	movs	r2, #24
 8005688:	4694      	mov	ip, r2
 800568a:	44bc      	add	ip, r7
 800568c:	4463      	add	r3, ip
 800568e:	2201      	movs	r2, #1
 8005690:	701a      	strb	r2, [r3, #0]
        break;
 8005692:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005694:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005696:	2b00      	cmp	r3, #0
 8005698:	d100      	bne.n	800569c <UART_SetConfig+0x3e0>
 800569a:	e095      	b.n	80057c8 <UART_SetConfig+0x50c>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800569c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800569e:	005a      	lsls	r2, r3, #1
 80056a0:	69fb      	ldr	r3, [r7, #28]
 80056a2:	685b      	ldr	r3, [r3, #4]
 80056a4:	085b      	lsrs	r3, r3, #1
 80056a6:	18d2      	adds	r2, r2, r3
 80056a8:	69fb      	ldr	r3, [r7, #28]
 80056aa:	685b      	ldr	r3, [r3, #4]
 80056ac:	0019      	movs	r1, r3
 80056ae:	0010      	movs	r0, r2
 80056b0:	f7fa fd46 	bl	8000140 <__udivsi3>
 80056b4:	0003      	movs	r3, r0
 80056b6:	b29b      	uxth	r3, r3
 80056b8:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80056ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80056bc:	2b0f      	cmp	r3, #15
 80056be:	d921      	bls.n	8005704 <UART_SetConfig+0x448>
 80056c0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80056c2:	2380      	movs	r3, #128	; 0x80
 80056c4:	025b      	lsls	r3, r3, #9
 80056c6:	429a      	cmp	r2, r3
 80056c8:	d21c      	bcs.n	8005704 <UART_SetConfig+0x448>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80056ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80056cc:	b29a      	uxth	r2, r3
 80056ce:	200e      	movs	r0, #14
 80056d0:	2418      	movs	r4, #24
 80056d2:	193b      	adds	r3, r7, r4
 80056d4:	181b      	adds	r3, r3, r0
 80056d6:	210f      	movs	r1, #15
 80056d8:	438a      	bics	r2, r1
 80056da:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80056dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80056de:	085b      	lsrs	r3, r3, #1
 80056e0:	b29b      	uxth	r3, r3
 80056e2:	2207      	movs	r2, #7
 80056e4:	4013      	ands	r3, r2
 80056e6:	b299      	uxth	r1, r3
 80056e8:	193b      	adds	r3, r7, r4
 80056ea:	181b      	adds	r3, r3, r0
 80056ec:	193a      	adds	r2, r7, r4
 80056ee:	1812      	adds	r2, r2, r0
 80056f0:	8812      	ldrh	r2, [r2, #0]
 80056f2:	430a      	orrs	r2, r1
 80056f4:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 80056f6:	69fb      	ldr	r3, [r7, #28]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	193a      	adds	r2, r7, r4
 80056fc:	1812      	adds	r2, r2, r0
 80056fe:	8812      	ldrh	r2, [r2, #0]
 8005700:	60da      	str	r2, [r3, #12]
 8005702:	e061      	b.n	80057c8 <UART_SetConfig+0x50c>
      }
      else
      {
        ret = HAL_ERROR;
 8005704:	231a      	movs	r3, #26
 8005706:	2218      	movs	r2, #24
 8005708:	4694      	mov	ip, r2
 800570a:	44bc      	add	ip, r7
 800570c:	4463      	add	r3, ip
 800570e:	2201      	movs	r2, #1
 8005710:	701a      	strb	r2, [r3, #0]
 8005712:	e059      	b.n	80057c8 <UART_SetConfig+0x50c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005714:	231b      	movs	r3, #27
 8005716:	2218      	movs	r2, #24
 8005718:	4694      	mov	ip, r2
 800571a:	44bc      	add	ip, r7
 800571c:	4463      	add	r3, ip
 800571e:	781b      	ldrb	r3, [r3, #0]
 8005720:	2b08      	cmp	r3, #8
 8005722:	d822      	bhi.n	800576a <UART_SetConfig+0x4ae>
 8005724:	009a      	lsls	r2, r3, #2
 8005726:	4b34      	ldr	r3, [pc, #208]	; (80057f8 <UART_SetConfig+0x53c>)
 8005728:	18d3      	adds	r3, r2, r3
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800572e:	f7fe fe1d 	bl	800436c <HAL_RCC_GetPCLK1Freq>
 8005732:	0003      	movs	r3, r0
 8005734:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8005736:	e022      	b.n	800577e <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005738:	f7fe fe2e 	bl	8004398 <HAL_RCC_GetPCLK2Freq>
 800573c:	0003      	movs	r3, r0
 800573e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8005740:	e01d      	b.n	800577e <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005742:	4b2a      	ldr	r3, [pc, #168]	; (80057ec <UART_SetConfig+0x530>)
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	2210      	movs	r2, #16
 8005748:	4013      	ands	r3, r2
 800574a:	d002      	beq.n	8005752 <UART_SetConfig+0x496>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 800574c:	4b28      	ldr	r3, [pc, #160]	; (80057f0 <UART_SetConfig+0x534>)
 800574e:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8005750:	e015      	b.n	800577e <UART_SetConfig+0x4c2>
          pclk = (uint32_t) HSI_VALUE;
 8005752:	4b28      	ldr	r3, [pc, #160]	; (80057f4 <UART_SetConfig+0x538>)
 8005754:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8005756:	e012      	b.n	800577e <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005758:	f7fe fd58 	bl	800420c <HAL_RCC_GetSysClockFreq>
 800575c:	0003      	movs	r3, r0
 800575e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8005760:	e00d      	b.n	800577e <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005762:	2380      	movs	r3, #128	; 0x80
 8005764:	021b      	lsls	r3, r3, #8
 8005766:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8005768:	e009      	b.n	800577e <UART_SetConfig+0x4c2>
      default:
        pclk = 0U;
 800576a:	2300      	movs	r3, #0
 800576c:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 800576e:	231a      	movs	r3, #26
 8005770:	2218      	movs	r2, #24
 8005772:	4694      	mov	ip, r2
 8005774:	44bc      	add	ip, r7
 8005776:	4463      	add	r3, ip
 8005778:	2201      	movs	r2, #1
 800577a:	701a      	strb	r2, [r3, #0]
        break;
 800577c:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 800577e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005780:	2b00      	cmp	r3, #0
 8005782:	d021      	beq.n	80057c8 <UART_SetConfig+0x50c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005784:	69fb      	ldr	r3, [r7, #28]
 8005786:	685b      	ldr	r3, [r3, #4]
 8005788:	085a      	lsrs	r2, r3, #1
 800578a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800578c:	18d2      	adds	r2, r2, r3
 800578e:	69fb      	ldr	r3, [r7, #28]
 8005790:	685b      	ldr	r3, [r3, #4]
 8005792:	0019      	movs	r1, r3
 8005794:	0010      	movs	r0, r2
 8005796:	f7fa fcd3 	bl	8000140 <__udivsi3>
 800579a:	0003      	movs	r3, r0
 800579c:	b29b      	uxth	r3, r3
 800579e:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80057a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80057a2:	2b0f      	cmp	r3, #15
 80057a4:	d909      	bls.n	80057ba <UART_SetConfig+0x4fe>
 80057a6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80057a8:	2380      	movs	r3, #128	; 0x80
 80057aa:	025b      	lsls	r3, r3, #9
 80057ac:	429a      	cmp	r2, r3
 80057ae:	d204      	bcs.n	80057ba <UART_SetConfig+0x4fe>
      {
        huart->Instance->BRR = usartdiv;
 80057b0:	69fb      	ldr	r3, [r7, #28]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80057b6:	60da      	str	r2, [r3, #12]
 80057b8:	e006      	b.n	80057c8 <UART_SetConfig+0x50c>
      }
      else
      {
        ret = HAL_ERROR;
 80057ba:	231a      	movs	r3, #26
 80057bc:	2218      	movs	r2, #24
 80057be:	4694      	mov	ip, r2
 80057c0:	44bc      	add	ip, r7
 80057c2:	4463      	add	r3, ip
 80057c4:	2201      	movs	r2, #1
 80057c6:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80057c8:	69fb      	ldr	r3, [r7, #28]
 80057ca:	2200      	movs	r2, #0
 80057cc:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 80057ce:	69fb      	ldr	r3, [r7, #28]
 80057d0:	2200      	movs	r2, #0
 80057d2:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 80057d4:	231a      	movs	r3, #26
 80057d6:	2218      	movs	r2, #24
 80057d8:	4694      	mov	ip, r2
 80057da:	44bc      	add	ip, r7
 80057dc:	4463      	add	r3, ip
 80057de:	781b      	ldrb	r3, [r3, #0]
}
 80057e0:	0018      	movs	r0, r3
 80057e2:	46bd      	mov	sp, r7
 80057e4:	b00e      	add	sp, #56	; 0x38
 80057e6:	bdb0      	pop	{r4, r5, r7, pc}
 80057e8:	08008b84 	.word	0x08008b84
 80057ec:	40021000 	.word	0x40021000
 80057f0:	003d0900 	.word	0x003d0900
 80057f4:	00f42400 	.word	0x00f42400
 80057f8:	08008ba8 	.word	0x08008ba8

080057fc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80057fc:	b580      	push	{r7, lr}
 80057fe:	b082      	sub	sp, #8
 8005800:	af00      	add	r7, sp, #0
 8005802:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005808:	2201      	movs	r2, #1
 800580a:	4013      	ands	r3, r2
 800580c:	d00b      	beq.n	8005826 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	685b      	ldr	r3, [r3, #4]
 8005814:	4a4a      	ldr	r2, [pc, #296]	; (8005940 <UART_AdvFeatureConfig+0x144>)
 8005816:	4013      	ands	r3, r2
 8005818:	0019      	movs	r1, r3
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	430a      	orrs	r2, r1
 8005824:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800582a:	2202      	movs	r2, #2
 800582c:	4013      	ands	r3, r2
 800582e:	d00b      	beq.n	8005848 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	685b      	ldr	r3, [r3, #4]
 8005836:	4a43      	ldr	r2, [pc, #268]	; (8005944 <UART_AdvFeatureConfig+0x148>)
 8005838:	4013      	ands	r3, r2
 800583a:	0019      	movs	r1, r3
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	430a      	orrs	r2, r1
 8005846:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800584c:	2204      	movs	r2, #4
 800584e:	4013      	ands	r3, r2
 8005850:	d00b      	beq.n	800586a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	685b      	ldr	r3, [r3, #4]
 8005858:	4a3b      	ldr	r2, [pc, #236]	; (8005948 <UART_AdvFeatureConfig+0x14c>)
 800585a:	4013      	ands	r3, r2
 800585c:	0019      	movs	r1, r3
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	430a      	orrs	r2, r1
 8005868:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800586e:	2208      	movs	r2, #8
 8005870:	4013      	ands	r3, r2
 8005872:	d00b      	beq.n	800588c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	685b      	ldr	r3, [r3, #4]
 800587a:	4a34      	ldr	r2, [pc, #208]	; (800594c <UART_AdvFeatureConfig+0x150>)
 800587c:	4013      	ands	r3, r2
 800587e:	0019      	movs	r1, r3
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	430a      	orrs	r2, r1
 800588a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005890:	2210      	movs	r2, #16
 8005892:	4013      	ands	r3, r2
 8005894:	d00b      	beq.n	80058ae <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	689b      	ldr	r3, [r3, #8]
 800589c:	4a2c      	ldr	r2, [pc, #176]	; (8005950 <UART_AdvFeatureConfig+0x154>)
 800589e:	4013      	ands	r3, r2
 80058a0:	0019      	movs	r1, r3
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	430a      	orrs	r2, r1
 80058ac:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058b2:	2220      	movs	r2, #32
 80058b4:	4013      	ands	r3, r2
 80058b6:	d00b      	beq.n	80058d0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	689b      	ldr	r3, [r3, #8]
 80058be:	4a25      	ldr	r2, [pc, #148]	; (8005954 <UART_AdvFeatureConfig+0x158>)
 80058c0:	4013      	ands	r3, r2
 80058c2:	0019      	movs	r1, r3
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	430a      	orrs	r2, r1
 80058ce:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058d4:	2240      	movs	r2, #64	; 0x40
 80058d6:	4013      	ands	r3, r2
 80058d8:	d01d      	beq.n	8005916 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	685b      	ldr	r3, [r3, #4]
 80058e0:	4a1d      	ldr	r2, [pc, #116]	; (8005958 <UART_AdvFeatureConfig+0x15c>)
 80058e2:	4013      	ands	r3, r2
 80058e4:	0019      	movs	r1, r3
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	430a      	orrs	r2, r1
 80058f0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80058f6:	2380      	movs	r3, #128	; 0x80
 80058f8:	035b      	lsls	r3, r3, #13
 80058fa:	429a      	cmp	r2, r3
 80058fc:	d10b      	bne.n	8005916 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	685b      	ldr	r3, [r3, #4]
 8005904:	4a15      	ldr	r2, [pc, #84]	; (800595c <UART_AdvFeatureConfig+0x160>)
 8005906:	4013      	ands	r3, r2
 8005908:	0019      	movs	r1, r3
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	430a      	orrs	r2, r1
 8005914:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800591a:	2280      	movs	r2, #128	; 0x80
 800591c:	4013      	ands	r3, r2
 800591e:	d00b      	beq.n	8005938 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	685b      	ldr	r3, [r3, #4]
 8005926:	4a0e      	ldr	r2, [pc, #56]	; (8005960 <UART_AdvFeatureConfig+0x164>)
 8005928:	4013      	ands	r3, r2
 800592a:	0019      	movs	r1, r3
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	430a      	orrs	r2, r1
 8005936:	605a      	str	r2, [r3, #4]
  }
}
 8005938:	46c0      	nop			; (mov r8, r8)
 800593a:	46bd      	mov	sp, r7
 800593c:	b002      	add	sp, #8
 800593e:	bd80      	pop	{r7, pc}
 8005940:	fffdffff 	.word	0xfffdffff
 8005944:	fffeffff 	.word	0xfffeffff
 8005948:	fffbffff 	.word	0xfffbffff
 800594c:	ffff7fff 	.word	0xffff7fff
 8005950:	ffffefff 	.word	0xffffefff
 8005954:	ffffdfff 	.word	0xffffdfff
 8005958:	ffefffff 	.word	0xffefffff
 800595c:	ff9fffff 	.word	0xff9fffff
 8005960:	fff7ffff 	.word	0xfff7ffff

08005964 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005964:	b580      	push	{r7, lr}
 8005966:	b086      	sub	sp, #24
 8005968:	af02      	add	r7, sp, #8
 800596a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	2280      	movs	r2, #128	; 0x80
 8005970:	2100      	movs	r1, #0
 8005972:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005974:	f7fd fc82 	bl	800327c <HAL_GetTick>
 8005978:	0003      	movs	r3, r0
 800597a:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	2208      	movs	r2, #8
 8005984:	4013      	ands	r3, r2
 8005986:	2b08      	cmp	r3, #8
 8005988:	d10c      	bne.n	80059a4 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800598a:	68fb      	ldr	r3, [r7, #12]
 800598c:	2280      	movs	r2, #128	; 0x80
 800598e:	0391      	lsls	r1, r2, #14
 8005990:	6878      	ldr	r0, [r7, #4]
 8005992:	4a17      	ldr	r2, [pc, #92]	; (80059f0 <UART_CheckIdleState+0x8c>)
 8005994:	9200      	str	r2, [sp, #0]
 8005996:	2200      	movs	r2, #0
 8005998:	f000 f82c 	bl	80059f4 <UART_WaitOnFlagUntilTimeout>
 800599c:	1e03      	subs	r3, r0, #0
 800599e:	d001      	beq.n	80059a4 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80059a0:	2303      	movs	r3, #3
 80059a2:	e021      	b.n	80059e8 <UART_CheckIdleState+0x84>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	2204      	movs	r2, #4
 80059ac:	4013      	ands	r3, r2
 80059ae:	2b04      	cmp	r3, #4
 80059b0:	d10c      	bne.n	80059cc <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	2280      	movs	r2, #128	; 0x80
 80059b6:	03d1      	lsls	r1, r2, #15
 80059b8:	6878      	ldr	r0, [r7, #4]
 80059ba:	4a0d      	ldr	r2, [pc, #52]	; (80059f0 <UART_CheckIdleState+0x8c>)
 80059bc:	9200      	str	r2, [sp, #0]
 80059be:	2200      	movs	r2, #0
 80059c0:	f000 f818 	bl	80059f4 <UART_WaitOnFlagUntilTimeout>
 80059c4:	1e03      	subs	r3, r0, #0
 80059c6:	d001      	beq.n	80059cc <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80059c8:	2303      	movs	r3, #3
 80059ca:	e00d      	b.n	80059e8 <UART_CheckIdleState+0x84>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	2220      	movs	r2, #32
 80059d0:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	2220      	movs	r2, #32
 80059d6:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	2200      	movs	r2, #0
 80059dc:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	2274      	movs	r2, #116	; 0x74
 80059e2:	2100      	movs	r1, #0
 80059e4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80059e6:	2300      	movs	r3, #0
}
 80059e8:	0018      	movs	r0, r3
 80059ea:	46bd      	mov	sp, r7
 80059ec:	b004      	add	sp, #16
 80059ee:	bd80      	pop	{r7, pc}
 80059f0:	01ffffff 	.word	0x01ffffff

080059f4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80059f4:	b580      	push	{r7, lr}
 80059f6:	b094      	sub	sp, #80	; 0x50
 80059f8:	af00      	add	r7, sp, #0
 80059fa:	60f8      	str	r0, [r7, #12]
 80059fc:	60b9      	str	r1, [r7, #8]
 80059fe:	603b      	str	r3, [r7, #0]
 8005a00:	1dfb      	adds	r3, r7, #7
 8005a02:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005a04:	e0a3      	b.n	8005b4e <UART_WaitOnFlagUntilTimeout+0x15a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005a06:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005a08:	3301      	adds	r3, #1
 8005a0a:	d100      	bne.n	8005a0e <UART_WaitOnFlagUntilTimeout+0x1a>
 8005a0c:	e09f      	b.n	8005b4e <UART_WaitOnFlagUntilTimeout+0x15a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005a0e:	f7fd fc35 	bl	800327c <HAL_GetTick>
 8005a12:	0002      	movs	r2, r0
 8005a14:	683b      	ldr	r3, [r7, #0]
 8005a16:	1ad3      	subs	r3, r2, r3
 8005a18:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005a1a:	429a      	cmp	r2, r3
 8005a1c:	d302      	bcc.n	8005a24 <UART_WaitOnFlagUntilTimeout+0x30>
 8005a1e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005a20:	2b00      	cmp	r3, #0
 8005a22:	d13d      	bne.n	8005aa0 <UART_WaitOnFlagUntilTimeout+0xac>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005a24:	f3ef 8310 	mrs	r3, PRIMASK
 8005a28:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 8005a2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005a2c:	647b      	str	r3, [r7, #68]	; 0x44
 8005a2e:	2301      	movs	r3, #1
 8005a30:	62fb      	str	r3, [r7, #44]	; 0x2c
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005a32:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005a34:	f383 8810 	msr	PRIMASK, r3
}
 8005a38:	46c0      	nop			; (mov r8, r8)
 8005a3a:	68fb      	ldr	r3, [r7, #12]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	681a      	ldr	r2, [r3, #0]
 8005a40:	68fb      	ldr	r3, [r7, #12]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	494c      	ldr	r1, [pc, #304]	; (8005b78 <UART_WaitOnFlagUntilTimeout+0x184>)
 8005a46:	400a      	ands	r2, r1
 8005a48:	601a      	str	r2, [r3, #0]
 8005a4a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005a4c:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005a4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a50:	f383 8810 	msr	PRIMASK, r3
}
 8005a54:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005a56:	f3ef 8310 	mrs	r3, PRIMASK
 8005a5a:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 8005a5c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005a5e:	643b      	str	r3, [r7, #64]	; 0x40
 8005a60:	2301      	movs	r3, #1
 8005a62:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005a64:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005a66:	f383 8810 	msr	PRIMASK, r3
}
 8005a6a:	46c0      	nop			; (mov r8, r8)
 8005a6c:	68fb      	ldr	r3, [r7, #12]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	689a      	ldr	r2, [r3, #8]
 8005a72:	68fb      	ldr	r3, [r7, #12]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	2101      	movs	r1, #1
 8005a78:	438a      	bics	r2, r1
 8005a7a:	609a      	str	r2, [r3, #8]
 8005a7c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005a7e:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005a80:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005a82:	f383 8810 	msr	PRIMASK, r3
}
 8005a86:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	2220      	movs	r2, #32
 8005a8c:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	2220      	movs	r2, #32
 8005a92:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	2274      	movs	r2, #116	; 0x74
 8005a98:	2100      	movs	r1, #0
 8005a9a:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8005a9c:	2303      	movs	r3, #3
 8005a9e:	e067      	b.n	8005b70 <UART_WaitOnFlagUntilTimeout+0x17c>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8005aa0:	68fb      	ldr	r3, [r7, #12]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	2204      	movs	r2, #4
 8005aa8:	4013      	ands	r3, r2
 8005aaa:	d050      	beq.n	8005b4e <UART_WaitOnFlagUntilTimeout+0x15a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005aac:	68fb      	ldr	r3, [r7, #12]
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	69da      	ldr	r2, [r3, #28]
 8005ab2:	2380      	movs	r3, #128	; 0x80
 8005ab4:	011b      	lsls	r3, r3, #4
 8005ab6:	401a      	ands	r2, r3
 8005ab8:	2380      	movs	r3, #128	; 0x80
 8005aba:	011b      	lsls	r3, r3, #4
 8005abc:	429a      	cmp	r2, r3
 8005abe:	d146      	bne.n	8005b4e <UART_WaitOnFlagUntilTimeout+0x15a>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005ac0:	68fb      	ldr	r3, [r7, #12]
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	2280      	movs	r2, #128	; 0x80
 8005ac6:	0112      	lsls	r2, r2, #4
 8005ac8:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005aca:	f3ef 8310 	mrs	r3, PRIMASK
 8005ace:	613b      	str	r3, [r7, #16]
  return(result);
 8005ad0:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005ad2:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005ad4:	2301      	movs	r3, #1
 8005ad6:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005ad8:	697b      	ldr	r3, [r7, #20]
 8005ada:	f383 8810 	msr	PRIMASK, r3
}
 8005ade:	46c0      	nop			; (mov r8, r8)
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	681a      	ldr	r2, [r3, #0]
 8005ae6:	68fb      	ldr	r3, [r7, #12]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	4923      	ldr	r1, [pc, #140]	; (8005b78 <UART_WaitOnFlagUntilTimeout+0x184>)
 8005aec:	400a      	ands	r2, r1
 8005aee:	601a      	str	r2, [r3, #0]
 8005af0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005af2:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005af4:	69bb      	ldr	r3, [r7, #24]
 8005af6:	f383 8810 	msr	PRIMASK, r3
}
 8005afa:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005afc:	f3ef 8310 	mrs	r3, PRIMASK
 8005b00:	61fb      	str	r3, [r7, #28]
  return(result);
 8005b02:	69fb      	ldr	r3, [r7, #28]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005b04:	64bb      	str	r3, [r7, #72]	; 0x48
 8005b06:	2301      	movs	r3, #1
 8005b08:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005b0a:	6a3b      	ldr	r3, [r7, #32]
 8005b0c:	f383 8810 	msr	PRIMASK, r3
}
 8005b10:	46c0      	nop			; (mov r8, r8)
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	689a      	ldr	r2, [r3, #8]
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	2101      	movs	r1, #1
 8005b1e:	438a      	bics	r2, r1
 8005b20:	609a      	str	r2, [r3, #8]
 8005b22:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005b24:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005b26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b28:	f383 8810 	msr	PRIMASK, r3
}
 8005b2c:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 8005b2e:	68fb      	ldr	r3, [r7, #12]
 8005b30:	2220      	movs	r2, #32
 8005b32:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8005b34:	68fb      	ldr	r3, [r7, #12]
 8005b36:	2220      	movs	r2, #32
 8005b38:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	2280      	movs	r2, #128	; 0x80
 8005b3e:	2120      	movs	r1, #32
 8005b40:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005b42:	68fb      	ldr	r3, [r7, #12]
 8005b44:	2274      	movs	r2, #116	; 0x74
 8005b46:	2100      	movs	r1, #0
 8005b48:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8005b4a:	2303      	movs	r3, #3
 8005b4c:	e010      	b.n	8005b70 <UART_WaitOnFlagUntilTimeout+0x17c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005b4e:	68fb      	ldr	r3, [r7, #12]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	69db      	ldr	r3, [r3, #28]
 8005b54:	68ba      	ldr	r2, [r7, #8]
 8005b56:	4013      	ands	r3, r2
 8005b58:	68ba      	ldr	r2, [r7, #8]
 8005b5a:	1ad3      	subs	r3, r2, r3
 8005b5c:	425a      	negs	r2, r3
 8005b5e:	4153      	adcs	r3, r2
 8005b60:	b2db      	uxtb	r3, r3
 8005b62:	001a      	movs	r2, r3
 8005b64:	1dfb      	adds	r3, r7, #7
 8005b66:	781b      	ldrb	r3, [r3, #0]
 8005b68:	429a      	cmp	r2, r3
 8005b6a:	d100      	bne.n	8005b6e <UART_WaitOnFlagUntilTimeout+0x17a>
 8005b6c:	e74b      	b.n	8005a06 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005b6e:	2300      	movs	r3, #0
}
 8005b70:	0018      	movs	r0, r3
 8005b72:	46bd      	mov	sp, r7
 8005b74:	b014      	add	sp, #80	; 0x50
 8005b76:	bd80      	pop	{r7, pc}
 8005b78:	fffffe5f 	.word	0xfffffe5f

08005b7c <__errno>:
 8005b7c:	4b01      	ldr	r3, [pc, #4]	; (8005b84 <__errno+0x8>)
 8005b7e:	6818      	ldr	r0, [r3, #0]
 8005b80:	4770      	bx	lr
 8005b82:	46c0      	nop			; (mov r8, r8)
 8005b84:	2000000c 	.word	0x2000000c

08005b88 <__libc_init_array>:
 8005b88:	b570      	push	{r4, r5, r6, lr}
 8005b8a:	2600      	movs	r6, #0
 8005b8c:	4d0c      	ldr	r5, [pc, #48]	; (8005bc0 <__libc_init_array+0x38>)
 8005b8e:	4c0d      	ldr	r4, [pc, #52]	; (8005bc4 <__libc_init_array+0x3c>)
 8005b90:	1b64      	subs	r4, r4, r5
 8005b92:	10a4      	asrs	r4, r4, #2
 8005b94:	42a6      	cmp	r6, r4
 8005b96:	d109      	bne.n	8005bac <__libc_init_array+0x24>
 8005b98:	2600      	movs	r6, #0
 8005b9a:	f002 ff6d 	bl	8008a78 <_init>
 8005b9e:	4d0a      	ldr	r5, [pc, #40]	; (8005bc8 <__libc_init_array+0x40>)
 8005ba0:	4c0a      	ldr	r4, [pc, #40]	; (8005bcc <__libc_init_array+0x44>)
 8005ba2:	1b64      	subs	r4, r4, r5
 8005ba4:	10a4      	asrs	r4, r4, #2
 8005ba6:	42a6      	cmp	r6, r4
 8005ba8:	d105      	bne.n	8005bb6 <__libc_init_array+0x2e>
 8005baa:	bd70      	pop	{r4, r5, r6, pc}
 8005bac:	00b3      	lsls	r3, r6, #2
 8005bae:	58eb      	ldr	r3, [r5, r3]
 8005bb0:	4798      	blx	r3
 8005bb2:	3601      	adds	r6, #1
 8005bb4:	e7ee      	b.n	8005b94 <__libc_init_array+0xc>
 8005bb6:	00b3      	lsls	r3, r6, #2
 8005bb8:	58eb      	ldr	r3, [r5, r3]
 8005bba:	4798      	blx	r3
 8005bbc:	3601      	adds	r6, #1
 8005bbe:	e7f2      	b.n	8005ba6 <__libc_init_array+0x1e>
 8005bc0:	08008fb4 	.word	0x08008fb4
 8005bc4:	08008fb4 	.word	0x08008fb4
 8005bc8:	08008fb4 	.word	0x08008fb4
 8005bcc:	08008fb8 	.word	0x08008fb8

08005bd0 <memset>:
 8005bd0:	0003      	movs	r3, r0
 8005bd2:	1882      	adds	r2, r0, r2
 8005bd4:	4293      	cmp	r3, r2
 8005bd6:	d100      	bne.n	8005bda <memset+0xa>
 8005bd8:	4770      	bx	lr
 8005bda:	7019      	strb	r1, [r3, #0]
 8005bdc:	3301      	adds	r3, #1
 8005bde:	e7f9      	b.n	8005bd4 <memset+0x4>

08005be0 <__cvt>:
 8005be0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005be2:	001e      	movs	r6, r3
 8005be4:	2300      	movs	r3, #0
 8005be6:	0014      	movs	r4, r2
 8005be8:	b08b      	sub	sp, #44	; 0x2c
 8005bea:	429e      	cmp	r6, r3
 8005bec:	da04      	bge.n	8005bf8 <__cvt+0x18>
 8005bee:	2180      	movs	r1, #128	; 0x80
 8005bf0:	0609      	lsls	r1, r1, #24
 8005bf2:	1873      	adds	r3, r6, r1
 8005bf4:	001e      	movs	r6, r3
 8005bf6:	232d      	movs	r3, #45	; 0x2d
 8005bf8:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8005bfa:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8005bfc:	7013      	strb	r3, [r2, #0]
 8005bfe:	2320      	movs	r3, #32
 8005c00:	2203      	movs	r2, #3
 8005c02:	439f      	bics	r7, r3
 8005c04:	2f46      	cmp	r7, #70	; 0x46
 8005c06:	d007      	beq.n	8005c18 <__cvt+0x38>
 8005c08:	003b      	movs	r3, r7
 8005c0a:	3b45      	subs	r3, #69	; 0x45
 8005c0c:	4259      	negs	r1, r3
 8005c0e:	414b      	adcs	r3, r1
 8005c10:	9910      	ldr	r1, [sp, #64]	; 0x40
 8005c12:	3a01      	subs	r2, #1
 8005c14:	18cb      	adds	r3, r1, r3
 8005c16:	9310      	str	r3, [sp, #64]	; 0x40
 8005c18:	ab09      	add	r3, sp, #36	; 0x24
 8005c1a:	9304      	str	r3, [sp, #16]
 8005c1c:	ab08      	add	r3, sp, #32
 8005c1e:	9303      	str	r3, [sp, #12]
 8005c20:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8005c22:	9200      	str	r2, [sp, #0]
 8005c24:	9302      	str	r3, [sp, #8]
 8005c26:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8005c28:	0022      	movs	r2, r4
 8005c2a:	9301      	str	r3, [sp, #4]
 8005c2c:	0033      	movs	r3, r6
 8005c2e:	f000 fcfd 	bl	800662c <_dtoa_r>
 8005c32:	0005      	movs	r5, r0
 8005c34:	2f47      	cmp	r7, #71	; 0x47
 8005c36:	d102      	bne.n	8005c3e <__cvt+0x5e>
 8005c38:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005c3a:	07db      	lsls	r3, r3, #31
 8005c3c:	d528      	bpl.n	8005c90 <__cvt+0xb0>
 8005c3e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8005c40:	18eb      	adds	r3, r5, r3
 8005c42:	9307      	str	r3, [sp, #28]
 8005c44:	2f46      	cmp	r7, #70	; 0x46
 8005c46:	d114      	bne.n	8005c72 <__cvt+0x92>
 8005c48:	782b      	ldrb	r3, [r5, #0]
 8005c4a:	2b30      	cmp	r3, #48	; 0x30
 8005c4c:	d10c      	bne.n	8005c68 <__cvt+0x88>
 8005c4e:	2200      	movs	r2, #0
 8005c50:	2300      	movs	r3, #0
 8005c52:	0020      	movs	r0, r4
 8005c54:	0031      	movs	r1, r6
 8005c56:	f7fa fbf9 	bl	800044c <__aeabi_dcmpeq>
 8005c5a:	2800      	cmp	r0, #0
 8005c5c:	d104      	bne.n	8005c68 <__cvt+0x88>
 8005c5e:	2301      	movs	r3, #1
 8005c60:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8005c62:	1a9b      	subs	r3, r3, r2
 8005c64:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8005c66:	6013      	str	r3, [r2, #0]
 8005c68:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8005c6a:	9a07      	ldr	r2, [sp, #28]
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	18d3      	adds	r3, r2, r3
 8005c70:	9307      	str	r3, [sp, #28]
 8005c72:	2200      	movs	r2, #0
 8005c74:	2300      	movs	r3, #0
 8005c76:	0020      	movs	r0, r4
 8005c78:	0031      	movs	r1, r6
 8005c7a:	f7fa fbe7 	bl	800044c <__aeabi_dcmpeq>
 8005c7e:	2800      	cmp	r0, #0
 8005c80:	d001      	beq.n	8005c86 <__cvt+0xa6>
 8005c82:	9b07      	ldr	r3, [sp, #28]
 8005c84:	9309      	str	r3, [sp, #36]	; 0x24
 8005c86:	2230      	movs	r2, #48	; 0x30
 8005c88:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005c8a:	9907      	ldr	r1, [sp, #28]
 8005c8c:	428b      	cmp	r3, r1
 8005c8e:	d306      	bcc.n	8005c9e <__cvt+0xbe>
 8005c90:	0028      	movs	r0, r5
 8005c92:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005c94:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8005c96:	1b5b      	subs	r3, r3, r5
 8005c98:	6013      	str	r3, [r2, #0]
 8005c9a:	b00b      	add	sp, #44	; 0x2c
 8005c9c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005c9e:	1c59      	adds	r1, r3, #1
 8005ca0:	9109      	str	r1, [sp, #36]	; 0x24
 8005ca2:	701a      	strb	r2, [r3, #0]
 8005ca4:	e7f0      	b.n	8005c88 <__cvt+0xa8>

08005ca6 <__exponent>:
 8005ca6:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005ca8:	1c83      	adds	r3, r0, #2
 8005caa:	b087      	sub	sp, #28
 8005cac:	9303      	str	r3, [sp, #12]
 8005cae:	0005      	movs	r5, r0
 8005cb0:	000c      	movs	r4, r1
 8005cb2:	232b      	movs	r3, #43	; 0x2b
 8005cb4:	7002      	strb	r2, [r0, #0]
 8005cb6:	2900      	cmp	r1, #0
 8005cb8:	da01      	bge.n	8005cbe <__exponent+0x18>
 8005cba:	424c      	negs	r4, r1
 8005cbc:	3302      	adds	r3, #2
 8005cbe:	706b      	strb	r3, [r5, #1]
 8005cc0:	2c09      	cmp	r4, #9
 8005cc2:	dd31      	ble.n	8005d28 <__exponent+0x82>
 8005cc4:	270a      	movs	r7, #10
 8005cc6:	ab04      	add	r3, sp, #16
 8005cc8:	1dde      	adds	r6, r3, #7
 8005cca:	0020      	movs	r0, r4
 8005ccc:	0039      	movs	r1, r7
 8005cce:	9601      	str	r6, [sp, #4]
 8005cd0:	f7fa fba6 	bl	8000420 <__aeabi_idivmod>
 8005cd4:	3e01      	subs	r6, #1
 8005cd6:	3130      	adds	r1, #48	; 0x30
 8005cd8:	0020      	movs	r0, r4
 8005cda:	7031      	strb	r1, [r6, #0]
 8005cdc:	0039      	movs	r1, r7
 8005cde:	9402      	str	r4, [sp, #8]
 8005ce0:	f7fa fab8 	bl	8000254 <__divsi3>
 8005ce4:	9b02      	ldr	r3, [sp, #8]
 8005ce6:	0004      	movs	r4, r0
 8005ce8:	2b63      	cmp	r3, #99	; 0x63
 8005cea:	dcee      	bgt.n	8005cca <__exponent+0x24>
 8005cec:	9b01      	ldr	r3, [sp, #4]
 8005cee:	3430      	adds	r4, #48	; 0x30
 8005cf0:	1e9a      	subs	r2, r3, #2
 8005cf2:	0013      	movs	r3, r2
 8005cf4:	9903      	ldr	r1, [sp, #12]
 8005cf6:	7014      	strb	r4, [r2, #0]
 8005cf8:	a804      	add	r0, sp, #16
 8005cfa:	3007      	adds	r0, #7
 8005cfc:	4298      	cmp	r0, r3
 8005cfe:	d80e      	bhi.n	8005d1e <__exponent+0x78>
 8005d00:	ab04      	add	r3, sp, #16
 8005d02:	3307      	adds	r3, #7
 8005d04:	2000      	movs	r0, #0
 8005d06:	429a      	cmp	r2, r3
 8005d08:	d804      	bhi.n	8005d14 <__exponent+0x6e>
 8005d0a:	ab04      	add	r3, sp, #16
 8005d0c:	3009      	adds	r0, #9
 8005d0e:	18c0      	adds	r0, r0, r3
 8005d10:	9b01      	ldr	r3, [sp, #4]
 8005d12:	1ac0      	subs	r0, r0, r3
 8005d14:	9b03      	ldr	r3, [sp, #12]
 8005d16:	1818      	adds	r0, r3, r0
 8005d18:	1b40      	subs	r0, r0, r5
 8005d1a:	b007      	add	sp, #28
 8005d1c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005d1e:	7818      	ldrb	r0, [r3, #0]
 8005d20:	3301      	adds	r3, #1
 8005d22:	7008      	strb	r0, [r1, #0]
 8005d24:	3101      	adds	r1, #1
 8005d26:	e7e7      	b.n	8005cf8 <__exponent+0x52>
 8005d28:	2330      	movs	r3, #48	; 0x30
 8005d2a:	18e4      	adds	r4, r4, r3
 8005d2c:	70ab      	strb	r3, [r5, #2]
 8005d2e:	1d28      	adds	r0, r5, #4
 8005d30:	70ec      	strb	r4, [r5, #3]
 8005d32:	e7f1      	b.n	8005d18 <__exponent+0x72>

08005d34 <_printf_float>:
 8005d34:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005d36:	b095      	sub	sp, #84	; 0x54
 8005d38:	000c      	movs	r4, r1
 8005d3a:	9208      	str	r2, [sp, #32]
 8005d3c:	9d1a      	ldr	r5, [sp, #104]	; 0x68
 8005d3e:	9309      	str	r3, [sp, #36]	; 0x24
 8005d40:	0007      	movs	r7, r0
 8005d42:	f001 fa91 	bl	8007268 <_localeconv_r>
 8005d46:	6803      	ldr	r3, [r0, #0]
 8005d48:	0018      	movs	r0, r3
 8005d4a:	930b      	str	r3, [sp, #44]	; 0x2c
 8005d4c:	f7fa f9dc 	bl	8000108 <strlen>
 8005d50:	2300      	movs	r3, #0
 8005d52:	9312      	str	r3, [sp, #72]	; 0x48
 8005d54:	7e23      	ldrb	r3, [r4, #24]
 8005d56:	2207      	movs	r2, #7
 8005d58:	001e      	movs	r6, r3
 8005d5a:	6823      	ldr	r3, [r4, #0]
 8005d5c:	900d      	str	r0, [sp, #52]	; 0x34
 8005d5e:	930c      	str	r3, [sp, #48]	; 0x30
 8005d60:	990c      	ldr	r1, [sp, #48]	; 0x30
 8005d62:	682b      	ldr	r3, [r5, #0]
 8005d64:	05c9      	lsls	r1, r1, #23
 8005d66:	d547      	bpl.n	8005df8 <_printf_float+0xc4>
 8005d68:	189b      	adds	r3, r3, r2
 8005d6a:	4393      	bics	r3, r2
 8005d6c:	001a      	movs	r2, r3
 8005d6e:	3208      	adds	r2, #8
 8005d70:	602a      	str	r2, [r5, #0]
 8005d72:	681a      	ldr	r2, [r3, #0]
 8005d74:	685b      	ldr	r3, [r3, #4]
 8005d76:	64a2      	str	r2, [r4, #72]	; 0x48
 8005d78:	64e3      	str	r3, [r4, #76]	; 0x4c
 8005d7a:	2201      	movs	r2, #1
 8005d7c:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8005d7e:	6ce5      	ldr	r5, [r4, #76]	; 0x4c
 8005d80:	930a      	str	r3, [sp, #40]	; 0x28
 8005d82:	006b      	lsls	r3, r5, #1
 8005d84:	085b      	lsrs	r3, r3, #1
 8005d86:	930e      	str	r3, [sp, #56]	; 0x38
 8005d88:	980a      	ldr	r0, [sp, #40]	; 0x28
 8005d8a:	4ba8      	ldr	r3, [pc, #672]	; (800602c <_printf_float+0x2f8>)
 8005d8c:	990e      	ldr	r1, [sp, #56]	; 0x38
 8005d8e:	4252      	negs	r2, r2
 8005d90:	f7fc fc84 	bl	800269c <__aeabi_dcmpun>
 8005d94:	2800      	cmp	r0, #0
 8005d96:	d131      	bne.n	8005dfc <_printf_float+0xc8>
 8005d98:	2201      	movs	r2, #1
 8005d9a:	4ba4      	ldr	r3, [pc, #656]	; (800602c <_printf_float+0x2f8>)
 8005d9c:	980a      	ldr	r0, [sp, #40]	; 0x28
 8005d9e:	990e      	ldr	r1, [sp, #56]	; 0x38
 8005da0:	4252      	negs	r2, r2
 8005da2:	f7fa fb63 	bl	800046c <__aeabi_dcmple>
 8005da6:	2800      	cmp	r0, #0
 8005da8:	d128      	bne.n	8005dfc <_printf_float+0xc8>
 8005daa:	2200      	movs	r2, #0
 8005dac:	2300      	movs	r3, #0
 8005dae:	0029      	movs	r1, r5
 8005db0:	980a      	ldr	r0, [sp, #40]	; 0x28
 8005db2:	f7fa fb51 	bl	8000458 <__aeabi_dcmplt>
 8005db6:	2800      	cmp	r0, #0
 8005db8:	d003      	beq.n	8005dc2 <_printf_float+0x8e>
 8005dba:	0023      	movs	r3, r4
 8005dbc:	222d      	movs	r2, #45	; 0x2d
 8005dbe:	3343      	adds	r3, #67	; 0x43
 8005dc0:	701a      	strb	r2, [r3, #0]
 8005dc2:	4d9b      	ldr	r5, [pc, #620]	; (8006030 <_printf_float+0x2fc>)
 8005dc4:	2e47      	cmp	r6, #71	; 0x47
 8005dc6:	d900      	bls.n	8005dca <_printf_float+0x96>
 8005dc8:	4d9a      	ldr	r5, [pc, #616]	; (8006034 <_printf_float+0x300>)
 8005dca:	2303      	movs	r3, #3
 8005dcc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005dce:	6123      	str	r3, [r4, #16]
 8005dd0:	3301      	adds	r3, #1
 8005dd2:	439a      	bics	r2, r3
 8005dd4:	2300      	movs	r3, #0
 8005dd6:	6022      	str	r2, [r4, #0]
 8005dd8:	930a      	str	r3, [sp, #40]	; 0x28
 8005dda:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005ddc:	0021      	movs	r1, r4
 8005dde:	9300      	str	r3, [sp, #0]
 8005de0:	0038      	movs	r0, r7
 8005de2:	9b08      	ldr	r3, [sp, #32]
 8005de4:	aa13      	add	r2, sp, #76	; 0x4c
 8005de6:	f000 f9f3 	bl	80061d0 <_printf_common>
 8005dea:	1c43      	adds	r3, r0, #1
 8005dec:	d000      	beq.n	8005df0 <_printf_float+0xbc>
 8005dee:	e09e      	b.n	8005f2e <_printf_float+0x1fa>
 8005df0:	2001      	movs	r0, #1
 8005df2:	4240      	negs	r0, r0
 8005df4:	b015      	add	sp, #84	; 0x54
 8005df6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005df8:	3307      	adds	r3, #7
 8005dfa:	e7b6      	b.n	8005d6a <_printf_float+0x36>
 8005dfc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005dfe:	002b      	movs	r3, r5
 8005e00:	0010      	movs	r0, r2
 8005e02:	0029      	movs	r1, r5
 8005e04:	f7fc fc4a 	bl	800269c <__aeabi_dcmpun>
 8005e08:	2800      	cmp	r0, #0
 8005e0a:	d00a      	beq.n	8005e22 <_printf_float+0xee>
 8005e0c:	2d00      	cmp	r5, #0
 8005e0e:	da03      	bge.n	8005e18 <_printf_float+0xe4>
 8005e10:	0023      	movs	r3, r4
 8005e12:	222d      	movs	r2, #45	; 0x2d
 8005e14:	3343      	adds	r3, #67	; 0x43
 8005e16:	701a      	strb	r2, [r3, #0]
 8005e18:	4d87      	ldr	r5, [pc, #540]	; (8006038 <_printf_float+0x304>)
 8005e1a:	2e47      	cmp	r6, #71	; 0x47
 8005e1c:	d9d5      	bls.n	8005dca <_printf_float+0x96>
 8005e1e:	4d87      	ldr	r5, [pc, #540]	; (800603c <_printf_float+0x308>)
 8005e20:	e7d3      	b.n	8005dca <_printf_float+0x96>
 8005e22:	2220      	movs	r2, #32
 8005e24:	0031      	movs	r1, r6
 8005e26:	6863      	ldr	r3, [r4, #4]
 8005e28:	4391      	bics	r1, r2
 8005e2a:	910e      	str	r1, [sp, #56]	; 0x38
 8005e2c:	1c5a      	adds	r2, r3, #1
 8005e2e:	d147      	bne.n	8005ec0 <_printf_float+0x18c>
 8005e30:	3307      	adds	r3, #7
 8005e32:	6063      	str	r3, [r4, #4]
 8005e34:	2380      	movs	r3, #128	; 0x80
 8005e36:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005e38:	00db      	lsls	r3, r3, #3
 8005e3a:	4313      	orrs	r3, r2
 8005e3c:	2200      	movs	r2, #0
 8005e3e:	9206      	str	r2, [sp, #24]
 8005e40:	aa12      	add	r2, sp, #72	; 0x48
 8005e42:	9205      	str	r2, [sp, #20]
 8005e44:	aa11      	add	r2, sp, #68	; 0x44
 8005e46:	9203      	str	r2, [sp, #12]
 8005e48:	2223      	movs	r2, #35	; 0x23
 8005e4a:	a908      	add	r1, sp, #32
 8005e4c:	6023      	str	r3, [r4, #0]
 8005e4e:	9301      	str	r3, [sp, #4]
 8005e50:	6863      	ldr	r3, [r4, #4]
 8005e52:	1852      	adds	r2, r2, r1
 8005e54:	9202      	str	r2, [sp, #8]
 8005e56:	9300      	str	r3, [sp, #0]
 8005e58:	0038      	movs	r0, r7
 8005e5a:	002b      	movs	r3, r5
 8005e5c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005e5e:	9604      	str	r6, [sp, #16]
 8005e60:	f7ff febe 	bl	8005be0 <__cvt>
 8005e64:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005e66:	0005      	movs	r5, r0
 8005e68:	9911      	ldr	r1, [sp, #68]	; 0x44
 8005e6a:	2b47      	cmp	r3, #71	; 0x47
 8005e6c:	d108      	bne.n	8005e80 <_printf_float+0x14c>
 8005e6e:	1ccb      	adds	r3, r1, #3
 8005e70:	db02      	blt.n	8005e78 <_printf_float+0x144>
 8005e72:	6863      	ldr	r3, [r4, #4]
 8005e74:	4299      	cmp	r1, r3
 8005e76:	dd46      	ble.n	8005f06 <_printf_float+0x1d2>
 8005e78:	0033      	movs	r3, r6
 8005e7a:	3b02      	subs	r3, #2
 8005e7c:	b2db      	uxtb	r3, r3
 8005e7e:	001e      	movs	r6, r3
 8005e80:	2e65      	cmp	r6, #101	; 0x65
 8005e82:	d824      	bhi.n	8005ece <_printf_float+0x19a>
 8005e84:	0020      	movs	r0, r4
 8005e86:	0032      	movs	r2, r6
 8005e88:	3901      	subs	r1, #1
 8005e8a:	3050      	adds	r0, #80	; 0x50
 8005e8c:	9111      	str	r1, [sp, #68]	; 0x44
 8005e8e:	f7ff ff0a 	bl	8005ca6 <__exponent>
 8005e92:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8005e94:	900a      	str	r0, [sp, #40]	; 0x28
 8005e96:	1813      	adds	r3, r2, r0
 8005e98:	6123      	str	r3, [r4, #16]
 8005e9a:	2a01      	cmp	r2, #1
 8005e9c:	dc02      	bgt.n	8005ea4 <_printf_float+0x170>
 8005e9e:	6822      	ldr	r2, [r4, #0]
 8005ea0:	07d2      	lsls	r2, r2, #31
 8005ea2:	d501      	bpl.n	8005ea8 <_printf_float+0x174>
 8005ea4:	3301      	adds	r3, #1
 8005ea6:	6123      	str	r3, [r4, #16]
 8005ea8:	2323      	movs	r3, #35	; 0x23
 8005eaa:	aa08      	add	r2, sp, #32
 8005eac:	189b      	adds	r3, r3, r2
 8005eae:	781b      	ldrb	r3, [r3, #0]
 8005eb0:	2b00      	cmp	r3, #0
 8005eb2:	d100      	bne.n	8005eb6 <_printf_float+0x182>
 8005eb4:	e791      	b.n	8005dda <_printf_float+0xa6>
 8005eb6:	0023      	movs	r3, r4
 8005eb8:	222d      	movs	r2, #45	; 0x2d
 8005eba:	3343      	adds	r3, #67	; 0x43
 8005ebc:	701a      	strb	r2, [r3, #0]
 8005ebe:	e78c      	b.n	8005dda <_printf_float+0xa6>
 8005ec0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005ec2:	2a47      	cmp	r2, #71	; 0x47
 8005ec4:	d1b6      	bne.n	8005e34 <_printf_float+0x100>
 8005ec6:	2b00      	cmp	r3, #0
 8005ec8:	d1b4      	bne.n	8005e34 <_printf_float+0x100>
 8005eca:	3301      	adds	r3, #1
 8005ecc:	e7b1      	b.n	8005e32 <_printf_float+0xfe>
 8005ece:	2e66      	cmp	r6, #102	; 0x66
 8005ed0:	d11b      	bne.n	8005f0a <_printf_float+0x1d6>
 8005ed2:	6863      	ldr	r3, [r4, #4]
 8005ed4:	2900      	cmp	r1, #0
 8005ed6:	dd0d      	ble.n	8005ef4 <_printf_float+0x1c0>
 8005ed8:	6121      	str	r1, [r4, #16]
 8005eda:	2b00      	cmp	r3, #0
 8005edc:	d102      	bne.n	8005ee4 <_printf_float+0x1b0>
 8005ede:	6822      	ldr	r2, [r4, #0]
 8005ee0:	07d2      	lsls	r2, r2, #31
 8005ee2:	d502      	bpl.n	8005eea <_printf_float+0x1b6>
 8005ee4:	3301      	adds	r3, #1
 8005ee6:	1859      	adds	r1, r3, r1
 8005ee8:	6121      	str	r1, [r4, #16]
 8005eea:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005eec:	65a3      	str	r3, [r4, #88]	; 0x58
 8005eee:	2300      	movs	r3, #0
 8005ef0:	930a      	str	r3, [sp, #40]	; 0x28
 8005ef2:	e7d9      	b.n	8005ea8 <_printf_float+0x174>
 8005ef4:	2b00      	cmp	r3, #0
 8005ef6:	d103      	bne.n	8005f00 <_printf_float+0x1cc>
 8005ef8:	2201      	movs	r2, #1
 8005efa:	6821      	ldr	r1, [r4, #0]
 8005efc:	4211      	tst	r1, r2
 8005efe:	d000      	beq.n	8005f02 <_printf_float+0x1ce>
 8005f00:	1c9a      	adds	r2, r3, #2
 8005f02:	6122      	str	r2, [r4, #16]
 8005f04:	e7f1      	b.n	8005eea <_printf_float+0x1b6>
 8005f06:	2367      	movs	r3, #103	; 0x67
 8005f08:	001e      	movs	r6, r3
 8005f0a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005f0c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8005f0e:	4293      	cmp	r3, r2
 8005f10:	db06      	blt.n	8005f20 <_printf_float+0x1ec>
 8005f12:	6822      	ldr	r2, [r4, #0]
 8005f14:	6123      	str	r3, [r4, #16]
 8005f16:	07d2      	lsls	r2, r2, #31
 8005f18:	d5e7      	bpl.n	8005eea <_printf_float+0x1b6>
 8005f1a:	3301      	adds	r3, #1
 8005f1c:	6123      	str	r3, [r4, #16]
 8005f1e:	e7e4      	b.n	8005eea <_printf_float+0x1b6>
 8005f20:	2101      	movs	r1, #1
 8005f22:	2b00      	cmp	r3, #0
 8005f24:	dc01      	bgt.n	8005f2a <_printf_float+0x1f6>
 8005f26:	1849      	adds	r1, r1, r1
 8005f28:	1ac9      	subs	r1, r1, r3
 8005f2a:	1852      	adds	r2, r2, r1
 8005f2c:	e7e9      	b.n	8005f02 <_printf_float+0x1ce>
 8005f2e:	6822      	ldr	r2, [r4, #0]
 8005f30:	0553      	lsls	r3, r2, #21
 8005f32:	d408      	bmi.n	8005f46 <_printf_float+0x212>
 8005f34:	6923      	ldr	r3, [r4, #16]
 8005f36:	002a      	movs	r2, r5
 8005f38:	0038      	movs	r0, r7
 8005f3a:	9908      	ldr	r1, [sp, #32]
 8005f3c:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8005f3e:	47a8      	blx	r5
 8005f40:	1c43      	adds	r3, r0, #1
 8005f42:	d129      	bne.n	8005f98 <_printf_float+0x264>
 8005f44:	e754      	b.n	8005df0 <_printf_float+0xbc>
 8005f46:	2e65      	cmp	r6, #101	; 0x65
 8005f48:	d800      	bhi.n	8005f4c <_printf_float+0x218>
 8005f4a:	e0ec      	b.n	8006126 <_printf_float+0x3f2>
 8005f4c:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8005f4e:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 8005f50:	2200      	movs	r2, #0
 8005f52:	2300      	movs	r3, #0
 8005f54:	f7fa fa7a 	bl	800044c <__aeabi_dcmpeq>
 8005f58:	2800      	cmp	r0, #0
 8005f5a:	d034      	beq.n	8005fc6 <_printf_float+0x292>
 8005f5c:	2301      	movs	r3, #1
 8005f5e:	0038      	movs	r0, r7
 8005f60:	4a37      	ldr	r2, [pc, #220]	; (8006040 <_printf_float+0x30c>)
 8005f62:	9908      	ldr	r1, [sp, #32]
 8005f64:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8005f66:	47a8      	blx	r5
 8005f68:	1c43      	adds	r3, r0, #1
 8005f6a:	d100      	bne.n	8005f6e <_printf_float+0x23a>
 8005f6c:	e740      	b.n	8005df0 <_printf_float+0xbc>
 8005f6e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005f70:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8005f72:	4293      	cmp	r3, r2
 8005f74:	db02      	blt.n	8005f7c <_printf_float+0x248>
 8005f76:	6823      	ldr	r3, [r4, #0]
 8005f78:	07db      	lsls	r3, r3, #31
 8005f7a:	d50d      	bpl.n	8005f98 <_printf_float+0x264>
 8005f7c:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8005f7e:	0038      	movs	r0, r7
 8005f80:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005f82:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8005f84:	9908      	ldr	r1, [sp, #32]
 8005f86:	47a8      	blx	r5
 8005f88:	2500      	movs	r5, #0
 8005f8a:	1c43      	adds	r3, r0, #1
 8005f8c:	d100      	bne.n	8005f90 <_printf_float+0x25c>
 8005f8e:	e72f      	b.n	8005df0 <_printf_float+0xbc>
 8005f90:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005f92:	3b01      	subs	r3, #1
 8005f94:	42ab      	cmp	r3, r5
 8005f96:	dc0a      	bgt.n	8005fae <_printf_float+0x27a>
 8005f98:	6823      	ldr	r3, [r4, #0]
 8005f9a:	079b      	lsls	r3, r3, #30
 8005f9c:	d500      	bpl.n	8005fa0 <_printf_float+0x26c>
 8005f9e:	e114      	b.n	80061ca <_printf_float+0x496>
 8005fa0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8005fa2:	68e0      	ldr	r0, [r4, #12]
 8005fa4:	4298      	cmp	r0, r3
 8005fa6:	db00      	blt.n	8005faa <_printf_float+0x276>
 8005fa8:	e724      	b.n	8005df4 <_printf_float+0xc0>
 8005faa:	0018      	movs	r0, r3
 8005fac:	e722      	b.n	8005df4 <_printf_float+0xc0>
 8005fae:	0022      	movs	r2, r4
 8005fb0:	2301      	movs	r3, #1
 8005fb2:	0038      	movs	r0, r7
 8005fb4:	9908      	ldr	r1, [sp, #32]
 8005fb6:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8005fb8:	321a      	adds	r2, #26
 8005fba:	47b0      	blx	r6
 8005fbc:	1c43      	adds	r3, r0, #1
 8005fbe:	d100      	bne.n	8005fc2 <_printf_float+0x28e>
 8005fc0:	e716      	b.n	8005df0 <_printf_float+0xbc>
 8005fc2:	3501      	adds	r5, #1
 8005fc4:	e7e4      	b.n	8005f90 <_printf_float+0x25c>
 8005fc6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005fc8:	2b00      	cmp	r3, #0
 8005fca:	dc3b      	bgt.n	8006044 <_printf_float+0x310>
 8005fcc:	2301      	movs	r3, #1
 8005fce:	0038      	movs	r0, r7
 8005fd0:	4a1b      	ldr	r2, [pc, #108]	; (8006040 <_printf_float+0x30c>)
 8005fd2:	9908      	ldr	r1, [sp, #32]
 8005fd4:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8005fd6:	47b0      	blx	r6
 8005fd8:	1c43      	adds	r3, r0, #1
 8005fda:	d100      	bne.n	8005fde <_printf_float+0x2aa>
 8005fdc:	e708      	b.n	8005df0 <_printf_float+0xbc>
 8005fde:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005fe0:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8005fe2:	4313      	orrs	r3, r2
 8005fe4:	d102      	bne.n	8005fec <_printf_float+0x2b8>
 8005fe6:	6823      	ldr	r3, [r4, #0]
 8005fe8:	07db      	lsls	r3, r3, #31
 8005fea:	d5d5      	bpl.n	8005f98 <_printf_float+0x264>
 8005fec:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005fee:	0038      	movs	r0, r7
 8005ff0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8005ff2:	9908      	ldr	r1, [sp, #32]
 8005ff4:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8005ff6:	47b0      	blx	r6
 8005ff8:	1c43      	adds	r3, r0, #1
 8005ffa:	d100      	bne.n	8005ffe <_printf_float+0x2ca>
 8005ffc:	e6f8      	b.n	8005df0 <_printf_float+0xbc>
 8005ffe:	2300      	movs	r3, #0
 8006000:	930a      	str	r3, [sp, #40]	; 0x28
 8006002:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006004:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006006:	425b      	negs	r3, r3
 8006008:	4293      	cmp	r3, r2
 800600a:	dc01      	bgt.n	8006010 <_printf_float+0x2dc>
 800600c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800600e:	e792      	b.n	8005f36 <_printf_float+0x202>
 8006010:	0022      	movs	r2, r4
 8006012:	2301      	movs	r3, #1
 8006014:	0038      	movs	r0, r7
 8006016:	9908      	ldr	r1, [sp, #32]
 8006018:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800601a:	321a      	adds	r2, #26
 800601c:	47b0      	blx	r6
 800601e:	1c43      	adds	r3, r0, #1
 8006020:	d100      	bne.n	8006024 <_printf_float+0x2f0>
 8006022:	e6e5      	b.n	8005df0 <_printf_float+0xbc>
 8006024:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006026:	3301      	adds	r3, #1
 8006028:	e7ea      	b.n	8006000 <_printf_float+0x2cc>
 800602a:	46c0      	nop			; (mov r8, r8)
 800602c:	7fefffff 	.word	0x7fefffff
 8006030:	08008bd0 	.word	0x08008bd0
 8006034:	08008bd4 	.word	0x08008bd4
 8006038:	08008bd8 	.word	0x08008bd8
 800603c:	08008bdc 	.word	0x08008bdc
 8006040:	08008be0 	.word	0x08008be0
 8006044:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006046:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006048:	920a      	str	r2, [sp, #40]	; 0x28
 800604a:	429a      	cmp	r2, r3
 800604c:	dd00      	ble.n	8006050 <_printf_float+0x31c>
 800604e:	930a      	str	r3, [sp, #40]	; 0x28
 8006050:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006052:	2b00      	cmp	r3, #0
 8006054:	dc3d      	bgt.n	80060d2 <_printf_float+0x39e>
 8006056:	2300      	movs	r3, #0
 8006058:	930e      	str	r3, [sp, #56]	; 0x38
 800605a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800605c:	43db      	mvns	r3, r3
 800605e:	17db      	asrs	r3, r3, #31
 8006060:	930f      	str	r3, [sp, #60]	; 0x3c
 8006062:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006064:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8006066:	930c      	str	r3, [sp, #48]	; 0x30
 8006068:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800606a:	4013      	ands	r3, r2
 800606c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800606e:	1ad3      	subs	r3, r2, r3
 8006070:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006072:	4293      	cmp	r3, r2
 8006074:	dc36      	bgt.n	80060e4 <_printf_float+0x3b0>
 8006076:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006078:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800607a:	4293      	cmp	r3, r2
 800607c:	db40      	blt.n	8006100 <_printf_float+0x3cc>
 800607e:	6823      	ldr	r3, [r4, #0]
 8006080:	07db      	lsls	r3, r3, #31
 8006082:	d43d      	bmi.n	8006100 <_printf_float+0x3cc>
 8006084:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006086:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006088:	9911      	ldr	r1, [sp, #68]	; 0x44
 800608a:	1ad3      	subs	r3, r2, r3
 800608c:	1a52      	subs	r2, r2, r1
 800608e:	920a      	str	r2, [sp, #40]	; 0x28
 8006090:	429a      	cmp	r2, r3
 8006092:	dd00      	ble.n	8006096 <_printf_float+0x362>
 8006094:	930a      	str	r3, [sp, #40]	; 0x28
 8006096:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006098:	2b00      	cmp	r3, #0
 800609a:	dc3a      	bgt.n	8006112 <_printf_float+0x3de>
 800609c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800609e:	2500      	movs	r5, #0
 80060a0:	43db      	mvns	r3, r3
 80060a2:	17db      	asrs	r3, r3, #31
 80060a4:	930b      	str	r3, [sp, #44]	; 0x2c
 80060a6:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80060a8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80060aa:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80060ac:	1a9b      	subs	r3, r3, r2
 80060ae:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80060b0:	400a      	ands	r2, r1
 80060b2:	1a9b      	subs	r3, r3, r2
 80060b4:	42ab      	cmp	r3, r5
 80060b6:	dc00      	bgt.n	80060ba <_printf_float+0x386>
 80060b8:	e76e      	b.n	8005f98 <_printf_float+0x264>
 80060ba:	0022      	movs	r2, r4
 80060bc:	2301      	movs	r3, #1
 80060be:	0038      	movs	r0, r7
 80060c0:	9908      	ldr	r1, [sp, #32]
 80060c2:	9e09      	ldr	r6, [sp, #36]	; 0x24
 80060c4:	321a      	adds	r2, #26
 80060c6:	47b0      	blx	r6
 80060c8:	1c43      	adds	r3, r0, #1
 80060ca:	d100      	bne.n	80060ce <_printf_float+0x39a>
 80060cc:	e690      	b.n	8005df0 <_printf_float+0xbc>
 80060ce:	3501      	adds	r5, #1
 80060d0:	e7e9      	b.n	80060a6 <_printf_float+0x372>
 80060d2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80060d4:	002a      	movs	r2, r5
 80060d6:	0038      	movs	r0, r7
 80060d8:	9908      	ldr	r1, [sp, #32]
 80060da:	9e09      	ldr	r6, [sp, #36]	; 0x24
 80060dc:	47b0      	blx	r6
 80060de:	1c43      	adds	r3, r0, #1
 80060e0:	d1b9      	bne.n	8006056 <_printf_float+0x322>
 80060e2:	e685      	b.n	8005df0 <_printf_float+0xbc>
 80060e4:	0022      	movs	r2, r4
 80060e6:	2301      	movs	r3, #1
 80060e8:	0038      	movs	r0, r7
 80060ea:	9908      	ldr	r1, [sp, #32]
 80060ec:	9e09      	ldr	r6, [sp, #36]	; 0x24
 80060ee:	321a      	adds	r2, #26
 80060f0:	47b0      	blx	r6
 80060f2:	1c43      	adds	r3, r0, #1
 80060f4:	d100      	bne.n	80060f8 <_printf_float+0x3c4>
 80060f6:	e67b      	b.n	8005df0 <_printf_float+0xbc>
 80060f8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80060fa:	3301      	adds	r3, #1
 80060fc:	930e      	str	r3, [sp, #56]	; 0x38
 80060fe:	e7b0      	b.n	8006062 <_printf_float+0x32e>
 8006100:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006102:	0038      	movs	r0, r7
 8006104:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006106:	9908      	ldr	r1, [sp, #32]
 8006108:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800610a:	47b0      	blx	r6
 800610c:	1c43      	adds	r3, r0, #1
 800610e:	d1b9      	bne.n	8006084 <_printf_float+0x350>
 8006110:	e66e      	b.n	8005df0 <_printf_float+0xbc>
 8006112:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006114:	0038      	movs	r0, r7
 8006116:	18ea      	adds	r2, r5, r3
 8006118:	9908      	ldr	r1, [sp, #32]
 800611a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800611c:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800611e:	47a8      	blx	r5
 8006120:	1c43      	adds	r3, r0, #1
 8006122:	d1bb      	bne.n	800609c <_printf_float+0x368>
 8006124:	e664      	b.n	8005df0 <_printf_float+0xbc>
 8006126:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006128:	2b01      	cmp	r3, #1
 800612a:	dc02      	bgt.n	8006132 <_printf_float+0x3fe>
 800612c:	2301      	movs	r3, #1
 800612e:	421a      	tst	r2, r3
 8006130:	d038      	beq.n	80061a4 <_printf_float+0x470>
 8006132:	2301      	movs	r3, #1
 8006134:	002a      	movs	r2, r5
 8006136:	0038      	movs	r0, r7
 8006138:	9908      	ldr	r1, [sp, #32]
 800613a:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800613c:	47b0      	blx	r6
 800613e:	1c43      	adds	r3, r0, #1
 8006140:	d100      	bne.n	8006144 <_printf_float+0x410>
 8006142:	e655      	b.n	8005df0 <_printf_float+0xbc>
 8006144:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006146:	0038      	movs	r0, r7
 8006148:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800614a:	9908      	ldr	r1, [sp, #32]
 800614c:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800614e:	47b0      	blx	r6
 8006150:	1c43      	adds	r3, r0, #1
 8006152:	d100      	bne.n	8006156 <_printf_float+0x422>
 8006154:	e64c      	b.n	8005df0 <_printf_float+0xbc>
 8006156:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8006158:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 800615a:	2200      	movs	r2, #0
 800615c:	2300      	movs	r3, #0
 800615e:	f7fa f975 	bl	800044c <__aeabi_dcmpeq>
 8006162:	2800      	cmp	r0, #0
 8006164:	d11c      	bne.n	80061a0 <_printf_float+0x46c>
 8006166:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006168:	1c6a      	adds	r2, r5, #1
 800616a:	3b01      	subs	r3, #1
 800616c:	0038      	movs	r0, r7
 800616e:	9908      	ldr	r1, [sp, #32]
 8006170:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8006172:	47a8      	blx	r5
 8006174:	1c43      	adds	r3, r0, #1
 8006176:	d10f      	bne.n	8006198 <_printf_float+0x464>
 8006178:	e63a      	b.n	8005df0 <_printf_float+0xbc>
 800617a:	0022      	movs	r2, r4
 800617c:	2301      	movs	r3, #1
 800617e:	0038      	movs	r0, r7
 8006180:	9908      	ldr	r1, [sp, #32]
 8006182:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8006184:	321a      	adds	r2, #26
 8006186:	47b0      	blx	r6
 8006188:	1c43      	adds	r3, r0, #1
 800618a:	d100      	bne.n	800618e <_printf_float+0x45a>
 800618c:	e630      	b.n	8005df0 <_printf_float+0xbc>
 800618e:	3501      	adds	r5, #1
 8006190:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006192:	3b01      	subs	r3, #1
 8006194:	42ab      	cmp	r3, r5
 8006196:	dcf0      	bgt.n	800617a <_printf_float+0x446>
 8006198:	0022      	movs	r2, r4
 800619a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800619c:	3250      	adds	r2, #80	; 0x50
 800619e:	e6cb      	b.n	8005f38 <_printf_float+0x204>
 80061a0:	2500      	movs	r5, #0
 80061a2:	e7f5      	b.n	8006190 <_printf_float+0x45c>
 80061a4:	002a      	movs	r2, r5
 80061a6:	e7e1      	b.n	800616c <_printf_float+0x438>
 80061a8:	0022      	movs	r2, r4
 80061aa:	2301      	movs	r3, #1
 80061ac:	0038      	movs	r0, r7
 80061ae:	9908      	ldr	r1, [sp, #32]
 80061b0:	9e09      	ldr	r6, [sp, #36]	; 0x24
 80061b2:	3219      	adds	r2, #25
 80061b4:	47b0      	blx	r6
 80061b6:	1c43      	adds	r3, r0, #1
 80061b8:	d100      	bne.n	80061bc <_printf_float+0x488>
 80061ba:	e619      	b.n	8005df0 <_printf_float+0xbc>
 80061bc:	3501      	adds	r5, #1
 80061be:	68e3      	ldr	r3, [r4, #12]
 80061c0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80061c2:	1a9b      	subs	r3, r3, r2
 80061c4:	42ab      	cmp	r3, r5
 80061c6:	dcef      	bgt.n	80061a8 <_printf_float+0x474>
 80061c8:	e6ea      	b.n	8005fa0 <_printf_float+0x26c>
 80061ca:	2500      	movs	r5, #0
 80061cc:	e7f7      	b.n	80061be <_printf_float+0x48a>
 80061ce:	46c0      	nop			; (mov r8, r8)

080061d0 <_printf_common>:
 80061d0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80061d2:	0015      	movs	r5, r2
 80061d4:	9301      	str	r3, [sp, #4]
 80061d6:	688a      	ldr	r2, [r1, #8]
 80061d8:	690b      	ldr	r3, [r1, #16]
 80061da:	000c      	movs	r4, r1
 80061dc:	9000      	str	r0, [sp, #0]
 80061de:	4293      	cmp	r3, r2
 80061e0:	da00      	bge.n	80061e4 <_printf_common+0x14>
 80061e2:	0013      	movs	r3, r2
 80061e4:	0022      	movs	r2, r4
 80061e6:	602b      	str	r3, [r5, #0]
 80061e8:	3243      	adds	r2, #67	; 0x43
 80061ea:	7812      	ldrb	r2, [r2, #0]
 80061ec:	2a00      	cmp	r2, #0
 80061ee:	d001      	beq.n	80061f4 <_printf_common+0x24>
 80061f0:	3301      	adds	r3, #1
 80061f2:	602b      	str	r3, [r5, #0]
 80061f4:	6823      	ldr	r3, [r4, #0]
 80061f6:	069b      	lsls	r3, r3, #26
 80061f8:	d502      	bpl.n	8006200 <_printf_common+0x30>
 80061fa:	682b      	ldr	r3, [r5, #0]
 80061fc:	3302      	adds	r3, #2
 80061fe:	602b      	str	r3, [r5, #0]
 8006200:	6822      	ldr	r2, [r4, #0]
 8006202:	2306      	movs	r3, #6
 8006204:	0017      	movs	r7, r2
 8006206:	401f      	ands	r7, r3
 8006208:	421a      	tst	r2, r3
 800620a:	d027      	beq.n	800625c <_printf_common+0x8c>
 800620c:	0023      	movs	r3, r4
 800620e:	3343      	adds	r3, #67	; 0x43
 8006210:	781b      	ldrb	r3, [r3, #0]
 8006212:	1e5a      	subs	r2, r3, #1
 8006214:	4193      	sbcs	r3, r2
 8006216:	6822      	ldr	r2, [r4, #0]
 8006218:	0692      	lsls	r2, r2, #26
 800621a:	d430      	bmi.n	800627e <_printf_common+0xae>
 800621c:	0022      	movs	r2, r4
 800621e:	9901      	ldr	r1, [sp, #4]
 8006220:	9800      	ldr	r0, [sp, #0]
 8006222:	9e08      	ldr	r6, [sp, #32]
 8006224:	3243      	adds	r2, #67	; 0x43
 8006226:	47b0      	blx	r6
 8006228:	1c43      	adds	r3, r0, #1
 800622a:	d025      	beq.n	8006278 <_printf_common+0xa8>
 800622c:	2306      	movs	r3, #6
 800622e:	6820      	ldr	r0, [r4, #0]
 8006230:	682a      	ldr	r2, [r5, #0]
 8006232:	68e1      	ldr	r1, [r4, #12]
 8006234:	2500      	movs	r5, #0
 8006236:	4003      	ands	r3, r0
 8006238:	2b04      	cmp	r3, #4
 800623a:	d103      	bne.n	8006244 <_printf_common+0x74>
 800623c:	1a8d      	subs	r5, r1, r2
 800623e:	43eb      	mvns	r3, r5
 8006240:	17db      	asrs	r3, r3, #31
 8006242:	401d      	ands	r5, r3
 8006244:	68a3      	ldr	r3, [r4, #8]
 8006246:	6922      	ldr	r2, [r4, #16]
 8006248:	4293      	cmp	r3, r2
 800624a:	dd01      	ble.n	8006250 <_printf_common+0x80>
 800624c:	1a9b      	subs	r3, r3, r2
 800624e:	18ed      	adds	r5, r5, r3
 8006250:	2700      	movs	r7, #0
 8006252:	42bd      	cmp	r5, r7
 8006254:	d120      	bne.n	8006298 <_printf_common+0xc8>
 8006256:	2000      	movs	r0, #0
 8006258:	e010      	b.n	800627c <_printf_common+0xac>
 800625a:	3701      	adds	r7, #1
 800625c:	68e3      	ldr	r3, [r4, #12]
 800625e:	682a      	ldr	r2, [r5, #0]
 8006260:	1a9b      	subs	r3, r3, r2
 8006262:	42bb      	cmp	r3, r7
 8006264:	ddd2      	ble.n	800620c <_printf_common+0x3c>
 8006266:	0022      	movs	r2, r4
 8006268:	2301      	movs	r3, #1
 800626a:	9901      	ldr	r1, [sp, #4]
 800626c:	9800      	ldr	r0, [sp, #0]
 800626e:	9e08      	ldr	r6, [sp, #32]
 8006270:	3219      	adds	r2, #25
 8006272:	47b0      	blx	r6
 8006274:	1c43      	adds	r3, r0, #1
 8006276:	d1f0      	bne.n	800625a <_printf_common+0x8a>
 8006278:	2001      	movs	r0, #1
 800627a:	4240      	negs	r0, r0
 800627c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800627e:	2030      	movs	r0, #48	; 0x30
 8006280:	18e1      	adds	r1, r4, r3
 8006282:	3143      	adds	r1, #67	; 0x43
 8006284:	7008      	strb	r0, [r1, #0]
 8006286:	0021      	movs	r1, r4
 8006288:	1c5a      	adds	r2, r3, #1
 800628a:	3145      	adds	r1, #69	; 0x45
 800628c:	7809      	ldrb	r1, [r1, #0]
 800628e:	18a2      	adds	r2, r4, r2
 8006290:	3243      	adds	r2, #67	; 0x43
 8006292:	3302      	adds	r3, #2
 8006294:	7011      	strb	r1, [r2, #0]
 8006296:	e7c1      	b.n	800621c <_printf_common+0x4c>
 8006298:	0022      	movs	r2, r4
 800629a:	2301      	movs	r3, #1
 800629c:	9901      	ldr	r1, [sp, #4]
 800629e:	9800      	ldr	r0, [sp, #0]
 80062a0:	9e08      	ldr	r6, [sp, #32]
 80062a2:	321a      	adds	r2, #26
 80062a4:	47b0      	blx	r6
 80062a6:	1c43      	adds	r3, r0, #1
 80062a8:	d0e6      	beq.n	8006278 <_printf_common+0xa8>
 80062aa:	3701      	adds	r7, #1
 80062ac:	e7d1      	b.n	8006252 <_printf_common+0x82>
	...

080062b0 <_printf_i>:
 80062b0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80062b2:	b08b      	sub	sp, #44	; 0x2c
 80062b4:	9206      	str	r2, [sp, #24]
 80062b6:	000a      	movs	r2, r1
 80062b8:	3243      	adds	r2, #67	; 0x43
 80062ba:	9307      	str	r3, [sp, #28]
 80062bc:	9005      	str	r0, [sp, #20]
 80062be:	9204      	str	r2, [sp, #16]
 80062c0:	7e0a      	ldrb	r2, [r1, #24]
 80062c2:	000c      	movs	r4, r1
 80062c4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80062c6:	2a78      	cmp	r2, #120	; 0x78
 80062c8:	d806      	bhi.n	80062d8 <_printf_i+0x28>
 80062ca:	2a62      	cmp	r2, #98	; 0x62
 80062cc:	d808      	bhi.n	80062e0 <_printf_i+0x30>
 80062ce:	2a00      	cmp	r2, #0
 80062d0:	d100      	bne.n	80062d4 <_printf_i+0x24>
 80062d2:	e0c0      	b.n	8006456 <_printf_i+0x1a6>
 80062d4:	2a58      	cmp	r2, #88	; 0x58
 80062d6:	d052      	beq.n	800637e <_printf_i+0xce>
 80062d8:	0026      	movs	r6, r4
 80062da:	3642      	adds	r6, #66	; 0x42
 80062dc:	7032      	strb	r2, [r6, #0]
 80062de:	e022      	b.n	8006326 <_printf_i+0x76>
 80062e0:	0010      	movs	r0, r2
 80062e2:	3863      	subs	r0, #99	; 0x63
 80062e4:	2815      	cmp	r0, #21
 80062e6:	d8f7      	bhi.n	80062d8 <_printf_i+0x28>
 80062e8:	f7f9 ff20 	bl	800012c <__gnu_thumb1_case_shi>
 80062ec:	001f0016 	.word	0x001f0016
 80062f0:	fff6fff6 	.word	0xfff6fff6
 80062f4:	fff6fff6 	.word	0xfff6fff6
 80062f8:	fff6001f 	.word	0xfff6001f
 80062fc:	fff6fff6 	.word	0xfff6fff6
 8006300:	00a8fff6 	.word	0x00a8fff6
 8006304:	009a0036 	.word	0x009a0036
 8006308:	fff6fff6 	.word	0xfff6fff6
 800630c:	fff600b9 	.word	0xfff600b9
 8006310:	fff60036 	.word	0xfff60036
 8006314:	009efff6 	.word	0x009efff6
 8006318:	0026      	movs	r6, r4
 800631a:	681a      	ldr	r2, [r3, #0]
 800631c:	3642      	adds	r6, #66	; 0x42
 800631e:	1d11      	adds	r1, r2, #4
 8006320:	6019      	str	r1, [r3, #0]
 8006322:	6813      	ldr	r3, [r2, #0]
 8006324:	7033      	strb	r3, [r6, #0]
 8006326:	2301      	movs	r3, #1
 8006328:	e0a7      	b.n	800647a <_printf_i+0x1ca>
 800632a:	6808      	ldr	r0, [r1, #0]
 800632c:	6819      	ldr	r1, [r3, #0]
 800632e:	1d0a      	adds	r2, r1, #4
 8006330:	0605      	lsls	r5, r0, #24
 8006332:	d50b      	bpl.n	800634c <_printf_i+0x9c>
 8006334:	680d      	ldr	r5, [r1, #0]
 8006336:	601a      	str	r2, [r3, #0]
 8006338:	2d00      	cmp	r5, #0
 800633a:	da03      	bge.n	8006344 <_printf_i+0x94>
 800633c:	232d      	movs	r3, #45	; 0x2d
 800633e:	9a04      	ldr	r2, [sp, #16]
 8006340:	426d      	negs	r5, r5
 8006342:	7013      	strb	r3, [r2, #0]
 8006344:	4b61      	ldr	r3, [pc, #388]	; (80064cc <_printf_i+0x21c>)
 8006346:	270a      	movs	r7, #10
 8006348:	9303      	str	r3, [sp, #12]
 800634a:	e032      	b.n	80063b2 <_printf_i+0x102>
 800634c:	680d      	ldr	r5, [r1, #0]
 800634e:	601a      	str	r2, [r3, #0]
 8006350:	0641      	lsls	r1, r0, #25
 8006352:	d5f1      	bpl.n	8006338 <_printf_i+0x88>
 8006354:	b22d      	sxth	r5, r5
 8006356:	e7ef      	b.n	8006338 <_printf_i+0x88>
 8006358:	680d      	ldr	r5, [r1, #0]
 800635a:	6819      	ldr	r1, [r3, #0]
 800635c:	1d08      	adds	r0, r1, #4
 800635e:	6018      	str	r0, [r3, #0]
 8006360:	062e      	lsls	r6, r5, #24
 8006362:	d501      	bpl.n	8006368 <_printf_i+0xb8>
 8006364:	680d      	ldr	r5, [r1, #0]
 8006366:	e003      	b.n	8006370 <_printf_i+0xc0>
 8006368:	066d      	lsls	r5, r5, #25
 800636a:	d5fb      	bpl.n	8006364 <_printf_i+0xb4>
 800636c:	680d      	ldr	r5, [r1, #0]
 800636e:	b2ad      	uxth	r5, r5
 8006370:	4b56      	ldr	r3, [pc, #344]	; (80064cc <_printf_i+0x21c>)
 8006372:	270a      	movs	r7, #10
 8006374:	9303      	str	r3, [sp, #12]
 8006376:	2a6f      	cmp	r2, #111	; 0x6f
 8006378:	d117      	bne.n	80063aa <_printf_i+0xfa>
 800637a:	2708      	movs	r7, #8
 800637c:	e015      	b.n	80063aa <_printf_i+0xfa>
 800637e:	3145      	adds	r1, #69	; 0x45
 8006380:	700a      	strb	r2, [r1, #0]
 8006382:	4a52      	ldr	r2, [pc, #328]	; (80064cc <_printf_i+0x21c>)
 8006384:	9203      	str	r2, [sp, #12]
 8006386:	681a      	ldr	r2, [r3, #0]
 8006388:	6821      	ldr	r1, [r4, #0]
 800638a:	ca20      	ldmia	r2!, {r5}
 800638c:	601a      	str	r2, [r3, #0]
 800638e:	0608      	lsls	r0, r1, #24
 8006390:	d550      	bpl.n	8006434 <_printf_i+0x184>
 8006392:	07cb      	lsls	r3, r1, #31
 8006394:	d502      	bpl.n	800639c <_printf_i+0xec>
 8006396:	2320      	movs	r3, #32
 8006398:	4319      	orrs	r1, r3
 800639a:	6021      	str	r1, [r4, #0]
 800639c:	2710      	movs	r7, #16
 800639e:	2d00      	cmp	r5, #0
 80063a0:	d103      	bne.n	80063aa <_printf_i+0xfa>
 80063a2:	2320      	movs	r3, #32
 80063a4:	6822      	ldr	r2, [r4, #0]
 80063a6:	439a      	bics	r2, r3
 80063a8:	6022      	str	r2, [r4, #0]
 80063aa:	0023      	movs	r3, r4
 80063ac:	2200      	movs	r2, #0
 80063ae:	3343      	adds	r3, #67	; 0x43
 80063b0:	701a      	strb	r2, [r3, #0]
 80063b2:	6863      	ldr	r3, [r4, #4]
 80063b4:	60a3      	str	r3, [r4, #8]
 80063b6:	2b00      	cmp	r3, #0
 80063b8:	db03      	blt.n	80063c2 <_printf_i+0x112>
 80063ba:	2204      	movs	r2, #4
 80063bc:	6821      	ldr	r1, [r4, #0]
 80063be:	4391      	bics	r1, r2
 80063c0:	6021      	str	r1, [r4, #0]
 80063c2:	2d00      	cmp	r5, #0
 80063c4:	d102      	bne.n	80063cc <_printf_i+0x11c>
 80063c6:	9e04      	ldr	r6, [sp, #16]
 80063c8:	2b00      	cmp	r3, #0
 80063ca:	d00c      	beq.n	80063e6 <_printf_i+0x136>
 80063cc:	9e04      	ldr	r6, [sp, #16]
 80063ce:	0028      	movs	r0, r5
 80063d0:	0039      	movs	r1, r7
 80063d2:	f7f9 ff3b 	bl	800024c <__aeabi_uidivmod>
 80063d6:	9b03      	ldr	r3, [sp, #12]
 80063d8:	3e01      	subs	r6, #1
 80063da:	5c5b      	ldrb	r3, [r3, r1]
 80063dc:	7033      	strb	r3, [r6, #0]
 80063de:	002b      	movs	r3, r5
 80063e0:	0005      	movs	r5, r0
 80063e2:	429f      	cmp	r7, r3
 80063e4:	d9f3      	bls.n	80063ce <_printf_i+0x11e>
 80063e6:	2f08      	cmp	r7, #8
 80063e8:	d109      	bne.n	80063fe <_printf_i+0x14e>
 80063ea:	6823      	ldr	r3, [r4, #0]
 80063ec:	07db      	lsls	r3, r3, #31
 80063ee:	d506      	bpl.n	80063fe <_printf_i+0x14e>
 80063f0:	6863      	ldr	r3, [r4, #4]
 80063f2:	6922      	ldr	r2, [r4, #16]
 80063f4:	4293      	cmp	r3, r2
 80063f6:	dc02      	bgt.n	80063fe <_printf_i+0x14e>
 80063f8:	2330      	movs	r3, #48	; 0x30
 80063fa:	3e01      	subs	r6, #1
 80063fc:	7033      	strb	r3, [r6, #0]
 80063fe:	9b04      	ldr	r3, [sp, #16]
 8006400:	1b9b      	subs	r3, r3, r6
 8006402:	6123      	str	r3, [r4, #16]
 8006404:	9b07      	ldr	r3, [sp, #28]
 8006406:	0021      	movs	r1, r4
 8006408:	9300      	str	r3, [sp, #0]
 800640a:	9805      	ldr	r0, [sp, #20]
 800640c:	9b06      	ldr	r3, [sp, #24]
 800640e:	aa09      	add	r2, sp, #36	; 0x24
 8006410:	f7ff fede 	bl	80061d0 <_printf_common>
 8006414:	1c43      	adds	r3, r0, #1
 8006416:	d135      	bne.n	8006484 <_printf_i+0x1d4>
 8006418:	2001      	movs	r0, #1
 800641a:	4240      	negs	r0, r0
 800641c:	b00b      	add	sp, #44	; 0x2c
 800641e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006420:	2220      	movs	r2, #32
 8006422:	6809      	ldr	r1, [r1, #0]
 8006424:	430a      	orrs	r2, r1
 8006426:	6022      	str	r2, [r4, #0]
 8006428:	0022      	movs	r2, r4
 800642a:	2178      	movs	r1, #120	; 0x78
 800642c:	3245      	adds	r2, #69	; 0x45
 800642e:	7011      	strb	r1, [r2, #0]
 8006430:	4a27      	ldr	r2, [pc, #156]	; (80064d0 <_printf_i+0x220>)
 8006432:	e7a7      	b.n	8006384 <_printf_i+0xd4>
 8006434:	0648      	lsls	r0, r1, #25
 8006436:	d5ac      	bpl.n	8006392 <_printf_i+0xe2>
 8006438:	b2ad      	uxth	r5, r5
 800643a:	e7aa      	b.n	8006392 <_printf_i+0xe2>
 800643c:	681a      	ldr	r2, [r3, #0]
 800643e:	680d      	ldr	r5, [r1, #0]
 8006440:	1d10      	adds	r0, r2, #4
 8006442:	6949      	ldr	r1, [r1, #20]
 8006444:	6018      	str	r0, [r3, #0]
 8006446:	6813      	ldr	r3, [r2, #0]
 8006448:	062e      	lsls	r6, r5, #24
 800644a:	d501      	bpl.n	8006450 <_printf_i+0x1a0>
 800644c:	6019      	str	r1, [r3, #0]
 800644e:	e002      	b.n	8006456 <_printf_i+0x1a6>
 8006450:	066d      	lsls	r5, r5, #25
 8006452:	d5fb      	bpl.n	800644c <_printf_i+0x19c>
 8006454:	8019      	strh	r1, [r3, #0]
 8006456:	2300      	movs	r3, #0
 8006458:	9e04      	ldr	r6, [sp, #16]
 800645a:	6123      	str	r3, [r4, #16]
 800645c:	e7d2      	b.n	8006404 <_printf_i+0x154>
 800645e:	681a      	ldr	r2, [r3, #0]
 8006460:	1d11      	adds	r1, r2, #4
 8006462:	6019      	str	r1, [r3, #0]
 8006464:	6816      	ldr	r6, [r2, #0]
 8006466:	2100      	movs	r1, #0
 8006468:	0030      	movs	r0, r6
 800646a:	6862      	ldr	r2, [r4, #4]
 800646c:	f000 ff0a 	bl	8007284 <memchr>
 8006470:	2800      	cmp	r0, #0
 8006472:	d001      	beq.n	8006478 <_printf_i+0x1c8>
 8006474:	1b80      	subs	r0, r0, r6
 8006476:	6060      	str	r0, [r4, #4]
 8006478:	6863      	ldr	r3, [r4, #4]
 800647a:	6123      	str	r3, [r4, #16]
 800647c:	2300      	movs	r3, #0
 800647e:	9a04      	ldr	r2, [sp, #16]
 8006480:	7013      	strb	r3, [r2, #0]
 8006482:	e7bf      	b.n	8006404 <_printf_i+0x154>
 8006484:	6923      	ldr	r3, [r4, #16]
 8006486:	0032      	movs	r2, r6
 8006488:	9906      	ldr	r1, [sp, #24]
 800648a:	9805      	ldr	r0, [sp, #20]
 800648c:	9d07      	ldr	r5, [sp, #28]
 800648e:	47a8      	blx	r5
 8006490:	1c43      	adds	r3, r0, #1
 8006492:	d0c1      	beq.n	8006418 <_printf_i+0x168>
 8006494:	6823      	ldr	r3, [r4, #0]
 8006496:	079b      	lsls	r3, r3, #30
 8006498:	d415      	bmi.n	80064c6 <_printf_i+0x216>
 800649a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800649c:	68e0      	ldr	r0, [r4, #12]
 800649e:	4298      	cmp	r0, r3
 80064a0:	dabc      	bge.n	800641c <_printf_i+0x16c>
 80064a2:	0018      	movs	r0, r3
 80064a4:	e7ba      	b.n	800641c <_printf_i+0x16c>
 80064a6:	0022      	movs	r2, r4
 80064a8:	2301      	movs	r3, #1
 80064aa:	9906      	ldr	r1, [sp, #24]
 80064ac:	9805      	ldr	r0, [sp, #20]
 80064ae:	9e07      	ldr	r6, [sp, #28]
 80064b0:	3219      	adds	r2, #25
 80064b2:	47b0      	blx	r6
 80064b4:	1c43      	adds	r3, r0, #1
 80064b6:	d0af      	beq.n	8006418 <_printf_i+0x168>
 80064b8:	3501      	adds	r5, #1
 80064ba:	68e3      	ldr	r3, [r4, #12]
 80064bc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80064be:	1a9b      	subs	r3, r3, r2
 80064c0:	42ab      	cmp	r3, r5
 80064c2:	dcf0      	bgt.n	80064a6 <_printf_i+0x1f6>
 80064c4:	e7e9      	b.n	800649a <_printf_i+0x1ea>
 80064c6:	2500      	movs	r5, #0
 80064c8:	e7f7      	b.n	80064ba <_printf_i+0x20a>
 80064ca:	46c0      	nop			; (mov r8, r8)
 80064cc:	08008be2 	.word	0x08008be2
 80064d0:	08008bf3 	.word	0x08008bf3

080064d4 <siprintf>:
 80064d4:	b40e      	push	{r1, r2, r3}
 80064d6:	b500      	push	{lr}
 80064d8:	490b      	ldr	r1, [pc, #44]	; (8006508 <siprintf+0x34>)
 80064da:	b09c      	sub	sp, #112	; 0x70
 80064dc:	ab1d      	add	r3, sp, #116	; 0x74
 80064de:	9002      	str	r0, [sp, #8]
 80064e0:	9006      	str	r0, [sp, #24]
 80064e2:	9107      	str	r1, [sp, #28]
 80064e4:	9104      	str	r1, [sp, #16]
 80064e6:	4809      	ldr	r0, [pc, #36]	; (800650c <siprintf+0x38>)
 80064e8:	4909      	ldr	r1, [pc, #36]	; (8006510 <siprintf+0x3c>)
 80064ea:	cb04      	ldmia	r3!, {r2}
 80064ec:	9105      	str	r1, [sp, #20]
 80064ee:	6800      	ldr	r0, [r0, #0]
 80064f0:	a902      	add	r1, sp, #8
 80064f2:	9301      	str	r3, [sp, #4]
 80064f4:	f001 fb90 	bl	8007c18 <_svfiprintf_r>
 80064f8:	2300      	movs	r3, #0
 80064fa:	9a02      	ldr	r2, [sp, #8]
 80064fc:	7013      	strb	r3, [r2, #0]
 80064fe:	b01c      	add	sp, #112	; 0x70
 8006500:	bc08      	pop	{r3}
 8006502:	b003      	add	sp, #12
 8006504:	4718      	bx	r3
 8006506:	46c0      	nop			; (mov r8, r8)
 8006508:	7fffffff 	.word	0x7fffffff
 800650c:	2000000c 	.word	0x2000000c
 8006510:	ffff0208 	.word	0xffff0208

08006514 <quorem>:
 8006514:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006516:	0006      	movs	r6, r0
 8006518:	690d      	ldr	r5, [r1, #16]
 800651a:	6933      	ldr	r3, [r6, #16]
 800651c:	b087      	sub	sp, #28
 800651e:	2000      	movs	r0, #0
 8006520:	9102      	str	r1, [sp, #8]
 8006522:	42ab      	cmp	r3, r5
 8006524:	db6b      	blt.n	80065fe <quorem+0xea>
 8006526:	000b      	movs	r3, r1
 8006528:	3d01      	subs	r5, #1
 800652a:	00ac      	lsls	r4, r5, #2
 800652c:	3314      	adds	r3, #20
 800652e:	9305      	str	r3, [sp, #20]
 8006530:	191b      	adds	r3, r3, r4
 8006532:	9303      	str	r3, [sp, #12]
 8006534:	0033      	movs	r3, r6
 8006536:	3314      	adds	r3, #20
 8006538:	9301      	str	r3, [sp, #4]
 800653a:	191c      	adds	r4, r3, r4
 800653c:	9b03      	ldr	r3, [sp, #12]
 800653e:	6827      	ldr	r7, [r4, #0]
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	0038      	movs	r0, r7
 8006544:	9300      	str	r3, [sp, #0]
 8006546:	3301      	adds	r3, #1
 8006548:	0019      	movs	r1, r3
 800654a:	9304      	str	r3, [sp, #16]
 800654c:	f7f9 fdf8 	bl	8000140 <__udivsi3>
 8006550:	9b04      	ldr	r3, [sp, #16]
 8006552:	9000      	str	r0, [sp, #0]
 8006554:	429f      	cmp	r7, r3
 8006556:	d329      	bcc.n	80065ac <quorem+0x98>
 8006558:	2300      	movs	r3, #0
 800655a:	469c      	mov	ip, r3
 800655c:	9801      	ldr	r0, [sp, #4]
 800655e:	9f05      	ldr	r7, [sp, #20]
 8006560:	9304      	str	r3, [sp, #16]
 8006562:	cf08      	ldmia	r7!, {r3}
 8006564:	9a00      	ldr	r2, [sp, #0]
 8006566:	b299      	uxth	r1, r3
 8006568:	4351      	muls	r1, r2
 800656a:	0c1b      	lsrs	r3, r3, #16
 800656c:	4353      	muls	r3, r2
 800656e:	4461      	add	r1, ip
 8006570:	0c0a      	lsrs	r2, r1, #16
 8006572:	189b      	adds	r3, r3, r2
 8006574:	0c1a      	lsrs	r2, r3, #16
 8006576:	9305      	str	r3, [sp, #20]
 8006578:	6803      	ldr	r3, [r0, #0]
 800657a:	4694      	mov	ip, r2
 800657c:	b29a      	uxth	r2, r3
 800657e:	9b04      	ldr	r3, [sp, #16]
 8006580:	b289      	uxth	r1, r1
 8006582:	18d2      	adds	r2, r2, r3
 8006584:	6803      	ldr	r3, [r0, #0]
 8006586:	1a52      	subs	r2, r2, r1
 8006588:	0c19      	lsrs	r1, r3, #16
 800658a:	466b      	mov	r3, sp
 800658c:	8a9b      	ldrh	r3, [r3, #20]
 800658e:	1acb      	subs	r3, r1, r3
 8006590:	1411      	asrs	r1, r2, #16
 8006592:	185b      	adds	r3, r3, r1
 8006594:	1419      	asrs	r1, r3, #16
 8006596:	b292      	uxth	r2, r2
 8006598:	041b      	lsls	r3, r3, #16
 800659a:	431a      	orrs	r2, r3
 800659c:	9b03      	ldr	r3, [sp, #12]
 800659e:	9104      	str	r1, [sp, #16]
 80065a0:	c004      	stmia	r0!, {r2}
 80065a2:	42bb      	cmp	r3, r7
 80065a4:	d2dd      	bcs.n	8006562 <quorem+0x4e>
 80065a6:	6823      	ldr	r3, [r4, #0]
 80065a8:	2b00      	cmp	r3, #0
 80065aa:	d02e      	beq.n	800660a <quorem+0xf6>
 80065ac:	0030      	movs	r0, r6
 80065ae:	9902      	ldr	r1, [sp, #8]
 80065b0:	f001 f902 	bl	80077b8 <__mcmp>
 80065b4:	2800      	cmp	r0, #0
 80065b6:	db21      	blt.n	80065fc <quorem+0xe8>
 80065b8:	0030      	movs	r0, r6
 80065ba:	2400      	movs	r4, #0
 80065bc:	9b00      	ldr	r3, [sp, #0]
 80065be:	9902      	ldr	r1, [sp, #8]
 80065c0:	3301      	adds	r3, #1
 80065c2:	9300      	str	r3, [sp, #0]
 80065c4:	3014      	adds	r0, #20
 80065c6:	3114      	adds	r1, #20
 80065c8:	6802      	ldr	r2, [r0, #0]
 80065ca:	c908      	ldmia	r1!, {r3}
 80065cc:	b292      	uxth	r2, r2
 80065ce:	1914      	adds	r4, r2, r4
 80065d0:	b29a      	uxth	r2, r3
 80065d2:	1aa2      	subs	r2, r4, r2
 80065d4:	6804      	ldr	r4, [r0, #0]
 80065d6:	0c1b      	lsrs	r3, r3, #16
 80065d8:	0c24      	lsrs	r4, r4, #16
 80065da:	1ae3      	subs	r3, r4, r3
 80065dc:	1414      	asrs	r4, r2, #16
 80065de:	191b      	adds	r3, r3, r4
 80065e0:	141c      	asrs	r4, r3, #16
 80065e2:	b292      	uxth	r2, r2
 80065e4:	041b      	lsls	r3, r3, #16
 80065e6:	4313      	orrs	r3, r2
 80065e8:	c008      	stmia	r0!, {r3}
 80065ea:	9b03      	ldr	r3, [sp, #12]
 80065ec:	428b      	cmp	r3, r1
 80065ee:	d2eb      	bcs.n	80065c8 <quorem+0xb4>
 80065f0:	9a01      	ldr	r2, [sp, #4]
 80065f2:	00ab      	lsls	r3, r5, #2
 80065f4:	18d3      	adds	r3, r2, r3
 80065f6:	681a      	ldr	r2, [r3, #0]
 80065f8:	2a00      	cmp	r2, #0
 80065fa:	d010      	beq.n	800661e <quorem+0x10a>
 80065fc:	9800      	ldr	r0, [sp, #0]
 80065fe:	b007      	add	sp, #28
 8006600:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006602:	6823      	ldr	r3, [r4, #0]
 8006604:	2b00      	cmp	r3, #0
 8006606:	d104      	bne.n	8006612 <quorem+0xfe>
 8006608:	3d01      	subs	r5, #1
 800660a:	9b01      	ldr	r3, [sp, #4]
 800660c:	3c04      	subs	r4, #4
 800660e:	42a3      	cmp	r3, r4
 8006610:	d3f7      	bcc.n	8006602 <quorem+0xee>
 8006612:	6135      	str	r5, [r6, #16]
 8006614:	e7ca      	b.n	80065ac <quorem+0x98>
 8006616:	681a      	ldr	r2, [r3, #0]
 8006618:	2a00      	cmp	r2, #0
 800661a:	d104      	bne.n	8006626 <quorem+0x112>
 800661c:	3d01      	subs	r5, #1
 800661e:	9a01      	ldr	r2, [sp, #4]
 8006620:	3b04      	subs	r3, #4
 8006622:	429a      	cmp	r2, r3
 8006624:	d3f7      	bcc.n	8006616 <quorem+0x102>
 8006626:	6135      	str	r5, [r6, #16]
 8006628:	e7e8      	b.n	80065fc <quorem+0xe8>
	...

0800662c <_dtoa_r>:
 800662c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800662e:	b09d      	sub	sp, #116	; 0x74
 8006630:	9202      	str	r2, [sp, #8]
 8006632:	9303      	str	r3, [sp, #12]
 8006634:	9b02      	ldr	r3, [sp, #8]
 8006636:	9c03      	ldr	r4, [sp, #12]
 8006638:	930a      	str	r3, [sp, #40]	; 0x28
 800663a:	940b      	str	r4, [sp, #44]	; 0x2c
 800663c:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800663e:	0007      	movs	r7, r0
 8006640:	9d25      	ldr	r5, [sp, #148]	; 0x94
 8006642:	2c00      	cmp	r4, #0
 8006644:	d10e      	bne.n	8006664 <_dtoa_r+0x38>
 8006646:	2010      	movs	r0, #16
 8006648:	f000 fe12 	bl	8007270 <malloc>
 800664c:	1e02      	subs	r2, r0, #0
 800664e:	6278      	str	r0, [r7, #36]	; 0x24
 8006650:	d104      	bne.n	800665c <_dtoa_r+0x30>
 8006652:	21ea      	movs	r1, #234	; 0xea
 8006654:	4bc0      	ldr	r3, [pc, #768]	; (8006958 <_dtoa_r+0x32c>)
 8006656:	48c1      	ldr	r0, [pc, #772]	; (800695c <_dtoa_r+0x330>)
 8006658:	f001 fbf0 	bl	8007e3c <__assert_func>
 800665c:	6044      	str	r4, [r0, #4]
 800665e:	6084      	str	r4, [r0, #8]
 8006660:	6004      	str	r4, [r0, #0]
 8006662:	60c4      	str	r4, [r0, #12]
 8006664:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006666:	6819      	ldr	r1, [r3, #0]
 8006668:	2900      	cmp	r1, #0
 800666a:	d00a      	beq.n	8006682 <_dtoa_r+0x56>
 800666c:	685a      	ldr	r2, [r3, #4]
 800666e:	2301      	movs	r3, #1
 8006670:	4093      	lsls	r3, r2
 8006672:	604a      	str	r2, [r1, #4]
 8006674:	608b      	str	r3, [r1, #8]
 8006676:	0038      	movs	r0, r7
 8006678:	f000 fe5c 	bl	8007334 <_Bfree>
 800667c:	2200      	movs	r2, #0
 800667e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006680:	601a      	str	r2, [r3, #0]
 8006682:	9b03      	ldr	r3, [sp, #12]
 8006684:	2b00      	cmp	r3, #0
 8006686:	da21      	bge.n	80066cc <_dtoa_r+0xa0>
 8006688:	2301      	movs	r3, #1
 800668a:	602b      	str	r3, [r5, #0]
 800668c:	9b03      	ldr	r3, [sp, #12]
 800668e:	005b      	lsls	r3, r3, #1
 8006690:	085b      	lsrs	r3, r3, #1
 8006692:	930b      	str	r3, [sp, #44]	; 0x2c
 8006694:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8006696:	4bb2      	ldr	r3, [pc, #712]	; (8006960 <_dtoa_r+0x334>)
 8006698:	002a      	movs	r2, r5
 800669a:	9318      	str	r3, [sp, #96]	; 0x60
 800669c:	401a      	ands	r2, r3
 800669e:	429a      	cmp	r2, r3
 80066a0:	d117      	bne.n	80066d2 <_dtoa_r+0xa6>
 80066a2:	4bb0      	ldr	r3, [pc, #704]	; (8006964 <_dtoa_r+0x338>)
 80066a4:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80066a6:	0328      	lsls	r0, r5, #12
 80066a8:	6013      	str	r3, [r2, #0]
 80066aa:	9b02      	ldr	r3, [sp, #8]
 80066ac:	0b00      	lsrs	r0, r0, #12
 80066ae:	4318      	orrs	r0, r3
 80066b0:	d101      	bne.n	80066b6 <_dtoa_r+0x8a>
 80066b2:	f000 fdc3 	bl	800723c <_dtoa_r+0xc10>
 80066b6:	48ac      	ldr	r0, [pc, #688]	; (8006968 <_dtoa_r+0x33c>)
 80066b8:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80066ba:	9005      	str	r0, [sp, #20]
 80066bc:	2b00      	cmp	r3, #0
 80066be:	d002      	beq.n	80066c6 <_dtoa_r+0x9a>
 80066c0:	4baa      	ldr	r3, [pc, #680]	; (800696c <_dtoa_r+0x340>)
 80066c2:	9a26      	ldr	r2, [sp, #152]	; 0x98
 80066c4:	6013      	str	r3, [r2, #0]
 80066c6:	9805      	ldr	r0, [sp, #20]
 80066c8:	b01d      	add	sp, #116	; 0x74
 80066ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80066cc:	2300      	movs	r3, #0
 80066ce:	602b      	str	r3, [r5, #0]
 80066d0:	e7e0      	b.n	8006694 <_dtoa_r+0x68>
 80066d2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80066d4:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 80066d6:	9312      	str	r3, [sp, #72]	; 0x48
 80066d8:	9413      	str	r4, [sp, #76]	; 0x4c
 80066da:	9812      	ldr	r0, [sp, #72]	; 0x48
 80066dc:	9913      	ldr	r1, [sp, #76]	; 0x4c
 80066de:	2200      	movs	r2, #0
 80066e0:	2300      	movs	r3, #0
 80066e2:	f7f9 feb3 	bl	800044c <__aeabi_dcmpeq>
 80066e6:	1e04      	subs	r4, r0, #0
 80066e8:	d00b      	beq.n	8006702 <_dtoa_r+0xd6>
 80066ea:	2301      	movs	r3, #1
 80066ec:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80066ee:	6013      	str	r3, [r2, #0]
 80066f0:	4b9f      	ldr	r3, [pc, #636]	; (8006970 <_dtoa_r+0x344>)
 80066f2:	9a26      	ldr	r2, [sp, #152]	; 0x98
 80066f4:	9305      	str	r3, [sp, #20]
 80066f6:	2a00      	cmp	r2, #0
 80066f8:	d0e5      	beq.n	80066c6 <_dtoa_r+0x9a>
 80066fa:	4a9e      	ldr	r2, [pc, #632]	; (8006974 <_dtoa_r+0x348>)
 80066fc:	9926      	ldr	r1, [sp, #152]	; 0x98
 80066fe:	600a      	str	r2, [r1, #0]
 8006700:	e7e1      	b.n	80066c6 <_dtoa_r+0x9a>
 8006702:	ab1a      	add	r3, sp, #104	; 0x68
 8006704:	9301      	str	r3, [sp, #4]
 8006706:	ab1b      	add	r3, sp, #108	; 0x6c
 8006708:	9300      	str	r3, [sp, #0]
 800670a:	0038      	movs	r0, r7
 800670c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800670e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006710:	f001 f906 	bl	8007920 <__d2b>
 8006714:	006e      	lsls	r6, r5, #1
 8006716:	9004      	str	r0, [sp, #16]
 8006718:	0d76      	lsrs	r6, r6, #21
 800671a:	d100      	bne.n	800671e <_dtoa_r+0xf2>
 800671c:	e07c      	b.n	8006818 <_dtoa_r+0x1ec>
 800671e:	9812      	ldr	r0, [sp, #72]	; 0x48
 8006720:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8006722:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006724:	4a94      	ldr	r2, [pc, #592]	; (8006978 <_dtoa_r+0x34c>)
 8006726:	031b      	lsls	r3, r3, #12
 8006728:	0b1b      	lsrs	r3, r3, #12
 800672a:	431a      	orrs	r2, r3
 800672c:	0011      	movs	r1, r2
 800672e:	4b93      	ldr	r3, [pc, #588]	; (800697c <_dtoa_r+0x350>)
 8006730:	9416      	str	r4, [sp, #88]	; 0x58
 8006732:	18f6      	adds	r6, r6, r3
 8006734:	2200      	movs	r2, #0
 8006736:	4b92      	ldr	r3, [pc, #584]	; (8006980 <_dtoa_r+0x354>)
 8006738:	f7fb fc1e 	bl	8001f78 <__aeabi_dsub>
 800673c:	4a91      	ldr	r2, [pc, #580]	; (8006984 <_dtoa_r+0x358>)
 800673e:	4b92      	ldr	r3, [pc, #584]	; (8006988 <_dtoa_r+0x35c>)
 8006740:	f7fb f9ae 	bl	8001aa0 <__aeabi_dmul>
 8006744:	4a91      	ldr	r2, [pc, #580]	; (800698c <_dtoa_r+0x360>)
 8006746:	4b92      	ldr	r3, [pc, #584]	; (8006990 <_dtoa_r+0x364>)
 8006748:	f7fa fa3a 	bl	8000bc0 <__aeabi_dadd>
 800674c:	0004      	movs	r4, r0
 800674e:	0030      	movs	r0, r6
 8006750:	000d      	movs	r5, r1
 8006752:	f7fb fff7 	bl	8002744 <__aeabi_i2d>
 8006756:	4a8f      	ldr	r2, [pc, #572]	; (8006994 <_dtoa_r+0x368>)
 8006758:	4b8f      	ldr	r3, [pc, #572]	; (8006998 <_dtoa_r+0x36c>)
 800675a:	f7fb f9a1 	bl	8001aa0 <__aeabi_dmul>
 800675e:	0002      	movs	r2, r0
 8006760:	000b      	movs	r3, r1
 8006762:	0020      	movs	r0, r4
 8006764:	0029      	movs	r1, r5
 8006766:	f7fa fa2b 	bl	8000bc0 <__aeabi_dadd>
 800676a:	0004      	movs	r4, r0
 800676c:	000d      	movs	r5, r1
 800676e:	f7fb ffb3 	bl	80026d8 <__aeabi_d2iz>
 8006772:	2200      	movs	r2, #0
 8006774:	9002      	str	r0, [sp, #8]
 8006776:	2300      	movs	r3, #0
 8006778:	0020      	movs	r0, r4
 800677a:	0029      	movs	r1, r5
 800677c:	f7f9 fe6c 	bl	8000458 <__aeabi_dcmplt>
 8006780:	2800      	cmp	r0, #0
 8006782:	d00b      	beq.n	800679c <_dtoa_r+0x170>
 8006784:	9802      	ldr	r0, [sp, #8]
 8006786:	f7fb ffdd 	bl	8002744 <__aeabi_i2d>
 800678a:	002b      	movs	r3, r5
 800678c:	0022      	movs	r2, r4
 800678e:	f7f9 fe5d 	bl	800044c <__aeabi_dcmpeq>
 8006792:	4243      	negs	r3, r0
 8006794:	4158      	adcs	r0, r3
 8006796:	9b02      	ldr	r3, [sp, #8]
 8006798:	1a1b      	subs	r3, r3, r0
 800679a:	9302      	str	r3, [sp, #8]
 800679c:	2301      	movs	r3, #1
 800679e:	9315      	str	r3, [sp, #84]	; 0x54
 80067a0:	9b02      	ldr	r3, [sp, #8]
 80067a2:	2b16      	cmp	r3, #22
 80067a4:	d80f      	bhi.n	80067c6 <_dtoa_r+0x19a>
 80067a6:	9812      	ldr	r0, [sp, #72]	; 0x48
 80067a8:	9913      	ldr	r1, [sp, #76]	; 0x4c
 80067aa:	00da      	lsls	r2, r3, #3
 80067ac:	4b7b      	ldr	r3, [pc, #492]	; (800699c <_dtoa_r+0x370>)
 80067ae:	189b      	adds	r3, r3, r2
 80067b0:	681a      	ldr	r2, [r3, #0]
 80067b2:	685b      	ldr	r3, [r3, #4]
 80067b4:	f7f9 fe50 	bl	8000458 <__aeabi_dcmplt>
 80067b8:	2800      	cmp	r0, #0
 80067ba:	d049      	beq.n	8006850 <_dtoa_r+0x224>
 80067bc:	9b02      	ldr	r3, [sp, #8]
 80067be:	3b01      	subs	r3, #1
 80067c0:	9302      	str	r3, [sp, #8]
 80067c2:	2300      	movs	r3, #0
 80067c4:	9315      	str	r3, [sp, #84]	; 0x54
 80067c6:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 80067c8:	1b9e      	subs	r6, r3, r6
 80067ca:	2300      	movs	r3, #0
 80067cc:	9308      	str	r3, [sp, #32]
 80067ce:	0033      	movs	r3, r6
 80067d0:	3b01      	subs	r3, #1
 80067d2:	930d      	str	r3, [sp, #52]	; 0x34
 80067d4:	d504      	bpl.n	80067e0 <_dtoa_r+0x1b4>
 80067d6:	2301      	movs	r3, #1
 80067d8:	1b9b      	subs	r3, r3, r6
 80067da:	9308      	str	r3, [sp, #32]
 80067dc:	2300      	movs	r3, #0
 80067de:	930d      	str	r3, [sp, #52]	; 0x34
 80067e0:	9b02      	ldr	r3, [sp, #8]
 80067e2:	2b00      	cmp	r3, #0
 80067e4:	db36      	blt.n	8006854 <_dtoa_r+0x228>
 80067e6:	9a02      	ldr	r2, [sp, #8]
 80067e8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80067ea:	4694      	mov	ip, r2
 80067ec:	4463      	add	r3, ip
 80067ee:	930d      	str	r3, [sp, #52]	; 0x34
 80067f0:	2300      	movs	r3, #0
 80067f2:	9214      	str	r2, [sp, #80]	; 0x50
 80067f4:	930e      	str	r3, [sp, #56]	; 0x38
 80067f6:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80067f8:	2401      	movs	r4, #1
 80067fa:	2b09      	cmp	r3, #9
 80067fc:	d862      	bhi.n	80068c4 <_dtoa_r+0x298>
 80067fe:	2b05      	cmp	r3, #5
 8006800:	dd02      	ble.n	8006808 <_dtoa_r+0x1dc>
 8006802:	2400      	movs	r4, #0
 8006804:	3b04      	subs	r3, #4
 8006806:	9322      	str	r3, [sp, #136]	; 0x88
 8006808:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800680a:	1e98      	subs	r0, r3, #2
 800680c:	2803      	cmp	r0, #3
 800680e:	d862      	bhi.n	80068d6 <_dtoa_r+0x2aa>
 8006810:	f7f9 fc82 	bl	8000118 <__gnu_thumb1_case_uqi>
 8006814:	56343629 	.word	0x56343629
 8006818:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800681a:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800681c:	189e      	adds	r6, r3, r2
 800681e:	4b60      	ldr	r3, [pc, #384]	; (80069a0 <_dtoa_r+0x374>)
 8006820:	18f2      	adds	r2, r6, r3
 8006822:	2a20      	cmp	r2, #32
 8006824:	dd0f      	ble.n	8006846 <_dtoa_r+0x21a>
 8006826:	2340      	movs	r3, #64	; 0x40
 8006828:	1a9b      	subs	r3, r3, r2
 800682a:	409d      	lsls	r5, r3
 800682c:	4b5d      	ldr	r3, [pc, #372]	; (80069a4 <_dtoa_r+0x378>)
 800682e:	9802      	ldr	r0, [sp, #8]
 8006830:	18f3      	adds	r3, r6, r3
 8006832:	40d8      	lsrs	r0, r3
 8006834:	4328      	orrs	r0, r5
 8006836:	f7fb ffb5 	bl	80027a4 <__aeabi_ui2d>
 800683a:	2301      	movs	r3, #1
 800683c:	4c5a      	ldr	r4, [pc, #360]	; (80069a8 <_dtoa_r+0x37c>)
 800683e:	3e01      	subs	r6, #1
 8006840:	1909      	adds	r1, r1, r4
 8006842:	9316      	str	r3, [sp, #88]	; 0x58
 8006844:	e776      	b.n	8006734 <_dtoa_r+0x108>
 8006846:	2320      	movs	r3, #32
 8006848:	9802      	ldr	r0, [sp, #8]
 800684a:	1a9b      	subs	r3, r3, r2
 800684c:	4098      	lsls	r0, r3
 800684e:	e7f2      	b.n	8006836 <_dtoa_r+0x20a>
 8006850:	9015      	str	r0, [sp, #84]	; 0x54
 8006852:	e7b8      	b.n	80067c6 <_dtoa_r+0x19a>
 8006854:	9b08      	ldr	r3, [sp, #32]
 8006856:	9a02      	ldr	r2, [sp, #8]
 8006858:	1a9b      	subs	r3, r3, r2
 800685a:	9308      	str	r3, [sp, #32]
 800685c:	4253      	negs	r3, r2
 800685e:	930e      	str	r3, [sp, #56]	; 0x38
 8006860:	2300      	movs	r3, #0
 8006862:	9314      	str	r3, [sp, #80]	; 0x50
 8006864:	e7c7      	b.n	80067f6 <_dtoa_r+0x1ca>
 8006866:	2300      	movs	r3, #0
 8006868:	930f      	str	r3, [sp, #60]	; 0x3c
 800686a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800686c:	2b00      	cmp	r3, #0
 800686e:	dc36      	bgt.n	80068de <_dtoa_r+0x2b2>
 8006870:	2301      	movs	r3, #1
 8006872:	001a      	movs	r2, r3
 8006874:	930c      	str	r3, [sp, #48]	; 0x30
 8006876:	9306      	str	r3, [sp, #24]
 8006878:	9223      	str	r2, [sp, #140]	; 0x8c
 800687a:	e00d      	b.n	8006898 <_dtoa_r+0x26c>
 800687c:	2301      	movs	r3, #1
 800687e:	e7f3      	b.n	8006868 <_dtoa_r+0x23c>
 8006880:	2300      	movs	r3, #0
 8006882:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 8006884:	930f      	str	r3, [sp, #60]	; 0x3c
 8006886:	4694      	mov	ip, r2
 8006888:	9b02      	ldr	r3, [sp, #8]
 800688a:	4463      	add	r3, ip
 800688c:	930c      	str	r3, [sp, #48]	; 0x30
 800688e:	3301      	adds	r3, #1
 8006890:	9306      	str	r3, [sp, #24]
 8006892:	2b00      	cmp	r3, #0
 8006894:	dc00      	bgt.n	8006898 <_dtoa_r+0x26c>
 8006896:	2301      	movs	r3, #1
 8006898:	2200      	movs	r2, #0
 800689a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800689c:	6042      	str	r2, [r0, #4]
 800689e:	3204      	adds	r2, #4
 80068a0:	0015      	movs	r5, r2
 80068a2:	3514      	adds	r5, #20
 80068a4:	6841      	ldr	r1, [r0, #4]
 80068a6:	429d      	cmp	r5, r3
 80068a8:	d91d      	bls.n	80068e6 <_dtoa_r+0x2ba>
 80068aa:	0038      	movs	r0, r7
 80068ac:	f000 fcfe 	bl	80072ac <_Balloc>
 80068b0:	9005      	str	r0, [sp, #20]
 80068b2:	2800      	cmp	r0, #0
 80068b4:	d11b      	bne.n	80068ee <_dtoa_r+0x2c2>
 80068b6:	21d5      	movs	r1, #213	; 0xd5
 80068b8:	0002      	movs	r2, r0
 80068ba:	4b3c      	ldr	r3, [pc, #240]	; (80069ac <_dtoa_r+0x380>)
 80068bc:	0049      	lsls	r1, r1, #1
 80068be:	e6ca      	b.n	8006656 <_dtoa_r+0x2a>
 80068c0:	2301      	movs	r3, #1
 80068c2:	e7de      	b.n	8006882 <_dtoa_r+0x256>
 80068c4:	2300      	movs	r3, #0
 80068c6:	940f      	str	r4, [sp, #60]	; 0x3c
 80068c8:	9322      	str	r3, [sp, #136]	; 0x88
 80068ca:	3b01      	subs	r3, #1
 80068cc:	930c      	str	r3, [sp, #48]	; 0x30
 80068ce:	9306      	str	r3, [sp, #24]
 80068d0:	2200      	movs	r2, #0
 80068d2:	3313      	adds	r3, #19
 80068d4:	e7d0      	b.n	8006878 <_dtoa_r+0x24c>
 80068d6:	2301      	movs	r3, #1
 80068d8:	930f      	str	r3, [sp, #60]	; 0x3c
 80068da:	3b02      	subs	r3, #2
 80068dc:	e7f6      	b.n	80068cc <_dtoa_r+0x2a0>
 80068de:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80068e0:	930c      	str	r3, [sp, #48]	; 0x30
 80068e2:	9306      	str	r3, [sp, #24]
 80068e4:	e7d8      	b.n	8006898 <_dtoa_r+0x26c>
 80068e6:	3101      	adds	r1, #1
 80068e8:	6041      	str	r1, [r0, #4]
 80068ea:	0052      	lsls	r2, r2, #1
 80068ec:	e7d8      	b.n	80068a0 <_dtoa_r+0x274>
 80068ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068f0:	9a05      	ldr	r2, [sp, #20]
 80068f2:	601a      	str	r2, [r3, #0]
 80068f4:	9b06      	ldr	r3, [sp, #24]
 80068f6:	2b0e      	cmp	r3, #14
 80068f8:	d900      	bls.n	80068fc <_dtoa_r+0x2d0>
 80068fa:	e0eb      	b.n	8006ad4 <_dtoa_r+0x4a8>
 80068fc:	2c00      	cmp	r4, #0
 80068fe:	d100      	bne.n	8006902 <_dtoa_r+0x2d6>
 8006900:	e0e8      	b.n	8006ad4 <_dtoa_r+0x4a8>
 8006902:	9b02      	ldr	r3, [sp, #8]
 8006904:	2b00      	cmp	r3, #0
 8006906:	dd68      	ble.n	80069da <_dtoa_r+0x3ae>
 8006908:	001a      	movs	r2, r3
 800690a:	210f      	movs	r1, #15
 800690c:	4b23      	ldr	r3, [pc, #140]	; (800699c <_dtoa_r+0x370>)
 800690e:	400a      	ands	r2, r1
 8006910:	00d2      	lsls	r2, r2, #3
 8006912:	189b      	adds	r3, r3, r2
 8006914:	681d      	ldr	r5, [r3, #0]
 8006916:	685e      	ldr	r6, [r3, #4]
 8006918:	9b02      	ldr	r3, [sp, #8]
 800691a:	111c      	asrs	r4, r3, #4
 800691c:	2302      	movs	r3, #2
 800691e:	9310      	str	r3, [sp, #64]	; 0x40
 8006920:	9b02      	ldr	r3, [sp, #8]
 8006922:	05db      	lsls	r3, r3, #23
 8006924:	d50b      	bpl.n	800693e <_dtoa_r+0x312>
 8006926:	4b22      	ldr	r3, [pc, #136]	; (80069b0 <_dtoa_r+0x384>)
 8006928:	400c      	ands	r4, r1
 800692a:	6a1a      	ldr	r2, [r3, #32]
 800692c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800692e:	9812      	ldr	r0, [sp, #72]	; 0x48
 8006930:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8006932:	f7fa fcaf 	bl	8001294 <__aeabi_ddiv>
 8006936:	2303      	movs	r3, #3
 8006938:	900a      	str	r0, [sp, #40]	; 0x28
 800693a:	910b      	str	r1, [sp, #44]	; 0x2c
 800693c:	9310      	str	r3, [sp, #64]	; 0x40
 800693e:	4b1c      	ldr	r3, [pc, #112]	; (80069b0 <_dtoa_r+0x384>)
 8006940:	9307      	str	r3, [sp, #28]
 8006942:	2c00      	cmp	r4, #0
 8006944:	d136      	bne.n	80069b4 <_dtoa_r+0x388>
 8006946:	980a      	ldr	r0, [sp, #40]	; 0x28
 8006948:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800694a:	002a      	movs	r2, r5
 800694c:	0033      	movs	r3, r6
 800694e:	f7fa fca1 	bl	8001294 <__aeabi_ddiv>
 8006952:	900a      	str	r0, [sp, #40]	; 0x28
 8006954:	910b      	str	r1, [sp, #44]	; 0x2c
 8006956:	e05c      	b.n	8006a12 <_dtoa_r+0x3e6>
 8006958:	08008c11 	.word	0x08008c11
 800695c:	08008c28 	.word	0x08008c28
 8006960:	7ff00000 	.word	0x7ff00000
 8006964:	0000270f 	.word	0x0000270f
 8006968:	08008c0d 	.word	0x08008c0d
 800696c:	08008c10 	.word	0x08008c10
 8006970:	08008be0 	.word	0x08008be0
 8006974:	08008be1 	.word	0x08008be1
 8006978:	3ff00000 	.word	0x3ff00000
 800697c:	fffffc01 	.word	0xfffffc01
 8006980:	3ff80000 	.word	0x3ff80000
 8006984:	636f4361 	.word	0x636f4361
 8006988:	3fd287a7 	.word	0x3fd287a7
 800698c:	8b60c8b3 	.word	0x8b60c8b3
 8006990:	3fc68a28 	.word	0x3fc68a28
 8006994:	509f79fb 	.word	0x509f79fb
 8006998:	3fd34413 	.word	0x3fd34413
 800699c:	08008d20 	.word	0x08008d20
 80069a0:	00000432 	.word	0x00000432
 80069a4:	00000412 	.word	0x00000412
 80069a8:	fe100000 	.word	0xfe100000
 80069ac:	08008c87 	.word	0x08008c87
 80069b0:	08008cf8 	.word	0x08008cf8
 80069b4:	2301      	movs	r3, #1
 80069b6:	421c      	tst	r4, r3
 80069b8:	d00b      	beq.n	80069d2 <_dtoa_r+0x3a6>
 80069ba:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80069bc:	0028      	movs	r0, r5
 80069be:	3301      	adds	r3, #1
 80069c0:	9310      	str	r3, [sp, #64]	; 0x40
 80069c2:	9b07      	ldr	r3, [sp, #28]
 80069c4:	0031      	movs	r1, r6
 80069c6:	681a      	ldr	r2, [r3, #0]
 80069c8:	685b      	ldr	r3, [r3, #4]
 80069ca:	f7fb f869 	bl	8001aa0 <__aeabi_dmul>
 80069ce:	0005      	movs	r5, r0
 80069d0:	000e      	movs	r6, r1
 80069d2:	9b07      	ldr	r3, [sp, #28]
 80069d4:	1064      	asrs	r4, r4, #1
 80069d6:	3308      	adds	r3, #8
 80069d8:	e7b2      	b.n	8006940 <_dtoa_r+0x314>
 80069da:	2302      	movs	r3, #2
 80069dc:	9310      	str	r3, [sp, #64]	; 0x40
 80069de:	9b02      	ldr	r3, [sp, #8]
 80069e0:	2b00      	cmp	r3, #0
 80069e2:	d016      	beq.n	8006a12 <_dtoa_r+0x3e6>
 80069e4:	9812      	ldr	r0, [sp, #72]	; 0x48
 80069e6:	9913      	ldr	r1, [sp, #76]	; 0x4c
 80069e8:	425c      	negs	r4, r3
 80069ea:	230f      	movs	r3, #15
 80069ec:	4ab5      	ldr	r2, [pc, #724]	; (8006cc4 <_dtoa_r+0x698>)
 80069ee:	4023      	ands	r3, r4
 80069f0:	00db      	lsls	r3, r3, #3
 80069f2:	18d3      	adds	r3, r2, r3
 80069f4:	681a      	ldr	r2, [r3, #0]
 80069f6:	685b      	ldr	r3, [r3, #4]
 80069f8:	f7fb f852 	bl	8001aa0 <__aeabi_dmul>
 80069fc:	2601      	movs	r6, #1
 80069fe:	2300      	movs	r3, #0
 8006a00:	900a      	str	r0, [sp, #40]	; 0x28
 8006a02:	910b      	str	r1, [sp, #44]	; 0x2c
 8006a04:	4db0      	ldr	r5, [pc, #704]	; (8006cc8 <_dtoa_r+0x69c>)
 8006a06:	1124      	asrs	r4, r4, #4
 8006a08:	2c00      	cmp	r4, #0
 8006a0a:	d000      	beq.n	8006a0e <_dtoa_r+0x3e2>
 8006a0c:	e094      	b.n	8006b38 <_dtoa_r+0x50c>
 8006a0e:	2b00      	cmp	r3, #0
 8006a10:	d19f      	bne.n	8006952 <_dtoa_r+0x326>
 8006a12:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006a14:	2b00      	cmp	r3, #0
 8006a16:	d100      	bne.n	8006a1a <_dtoa_r+0x3ee>
 8006a18:	e09b      	b.n	8006b52 <_dtoa_r+0x526>
 8006a1a:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8006a1c:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8006a1e:	2200      	movs	r2, #0
 8006a20:	0020      	movs	r0, r4
 8006a22:	0029      	movs	r1, r5
 8006a24:	4ba9      	ldr	r3, [pc, #676]	; (8006ccc <_dtoa_r+0x6a0>)
 8006a26:	f7f9 fd17 	bl	8000458 <__aeabi_dcmplt>
 8006a2a:	2800      	cmp	r0, #0
 8006a2c:	d100      	bne.n	8006a30 <_dtoa_r+0x404>
 8006a2e:	e090      	b.n	8006b52 <_dtoa_r+0x526>
 8006a30:	9b06      	ldr	r3, [sp, #24]
 8006a32:	2b00      	cmp	r3, #0
 8006a34:	d100      	bne.n	8006a38 <_dtoa_r+0x40c>
 8006a36:	e08c      	b.n	8006b52 <_dtoa_r+0x526>
 8006a38:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006a3a:	2b00      	cmp	r3, #0
 8006a3c:	dd46      	ble.n	8006acc <_dtoa_r+0x4a0>
 8006a3e:	9b02      	ldr	r3, [sp, #8]
 8006a40:	2200      	movs	r2, #0
 8006a42:	0020      	movs	r0, r4
 8006a44:	0029      	movs	r1, r5
 8006a46:	1e5e      	subs	r6, r3, #1
 8006a48:	4ba1      	ldr	r3, [pc, #644]	; (8006cd0 <_dtoa_r+0x6a4>)
 8006a4a:	f7fb f829 	bl	8001aa0 <__aeabi_dmul>
 8006a4e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006a50:	900a      	str	r0, [sp, #40]	; 0x28
 8006a52:	910b      	str	r1, [sp, #44]	; 0x2c
 8006a54:	3301      	adds	r3, #1
 8006a56:	9310      	str	r3, [sp, #64]	; 0x40
 8006a58:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006a5a:	9810      	ldr	r0, [sp, #64]	; 0x40
 8006a5c:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8006a5e:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8006a60:	9307      	str	r3, [sp, #28]
 8006a62:	f7fb fe6f 	bl	8002744 <__aeabi_i2d>
 8006a66:	0022      	movs	r2, r4
 8006a68:	002b      	movs	r3, r5
 8006a6a:	f7fb f819 	bl	8001aa0 <__aeabi_dmul>
 8006a6e:	2200      	movs	r2, #0
 8006a70:	4b98      	ldr	r3, [pc, #608]	; (8006cd4 <_dtoa_r+0x6a8>)
 8006a72:	f7fa f8a5 	bl	8000bc0 <__aeabi_dadd>
 8006a76:	9010      	str	r0, [sp, #64]	; 0x40
 8006a78:	9111      	str	r1, [sp, #68]	; 0x44
 8006a7a:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8006a7c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006a7e:	920a      	str	r2, [sp, #40]	; 0x28
 8006a80:	930b      	str	r3, [sp, #44]	; 0x2c
 8006a82:	4a95      	ldr	r2, [pc, #596]	; (8006cd8 <_dtoa_r+0x6ac>)
 8006a84:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006a86:	4694      	mov	ip, r2
 8006a88:	4463      	add	r3, ip
 8006a8a:	9317      	str	r3, [sp, #92]	; 0x5c
 8006a8c:	930b      	str	r3, [sp, #44]	; 0x2c
 8006a8e:	9b07      	ldr	r3, [sp, #28]
 8006a90:	2b00      	cmp	r3, #0
 8006a92:	d161      	bne.n	8006b58 <_dtoa_r+0x52c>
 8006a94:	2200      	movs	r2, #0
 8006a96:	0020      	movs	r0, r4
 8006a98:	0029      	movs	r1, r5
 8006a9a:	4b90      	ldr	r3, [pc, #576]	; (8006cdc <_dtoa_r+0x6b0>)
 8006a9c:	f7fb fa6c 	bl	8001f78 <__aeabi_dsub>
 8006aa0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006aa2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006aa4:	0004      	movs	r4, r0
 8006aa6:	000d      	movs	r5, r1
 8006aa8:	f7f9 fcea 	bl	8000480 <__aeabi_dcmpgt>
 8006aac:	2800      	cmp	r0, #0
 8006aae:	d000      	beq.n	8006ab2 <_dtoa_r+0x486>
 8006ab0:	e2b5      	b.n	800701e <_dtoa_r+0x9f2>
 8006ab2:	488b      	ldr	r0, [pc, #556]	; (8006ce0 <_dtoa_r+0x6b4>)
 8006ab4:	9911      	ldr	r1, [sp, #68]	; 0x44
 8006ab6:	4684      	mov	ip, r0
 8006ab8:	4461      	add	r1, ip
 8006aba:	000b      	movs	r3, r1
 8006abc:	0020      	movs	r0, r4
 8006abe:	0029      	movs	r1, r5
 8006ac0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006ac2:	f7f9 fcc9 	bl	8000458 <__aeabi_dcmplt>
 8006ac6:	2800      	cmp	r0, #0
 8006ac8:	d000      	beq.n	8006acc <_dtoa_r+0x4a0>
 8006aca:	e2a5      	b.n	8007018 <_dtoa_r+0x9ec>
 8006acc:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006ace:	9c13      	ldr	r4, [sp, #76]	; 0x4c
 8006ad0:	930a      	str	r3, [sp, #40]	; 0x28
 8006ad2:	940b      	str	r4, [sp, #44]	; 0x2c
 8006ad4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006ad6:	2b00      	cmp	r3, #0
 8006ad8:	da00      	bge.n	8006adc <_dtoa_r+0x4b0>
 8006ada:	e171      	b.n	8006dc0 <_dtoa_r+0x794>
 8006adc:	9a02      	ldr	r2, [sp, #8]
 8006ade:	2a0e      	cmp	r2, #14
 8006ae0:	dd00      	ble.n	8006ae4 <_dtoa_r+0x4b8>
 8006ae2:	e16d      	b.n	8006dc0 <_dtoa_r+0x794>
 8006ae4:	4b77      	ldr	r3, [pc, #476]	; (8006cc4 <_dtoa_r+0x698>)
 8006ae6:	00d2      	lsls	r2, r2, #3
 8006ae8:	189b      	adds	r3, r3, r2
 8006aea:	685c      	ldr	r4, [r3, #4]
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	9308      	str	r3, [sp, #32]
 8006af0:	9409      	str	r4, [sp, #36]	; 0x24
 8006af2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8006af4:	2b00      	cmp	r3, #0
 8006af6:	db00      	blt.n	8006afa <_dtoa_r+0x4ce>
 8006af8:	e0f6      	b.n	8006ce8 <_dtoa_r+0x6bc>
 8006afa:	9b06      	ldr	r3, [sp, #24]
 8006afc:	2b00      	cmp	r3, #0
 8006afe:	dd00      	ble.n	8006b02 <_dtoa_r+0x4d6>
 8006b00:	e0f2      	b.n	8006ce8 <_dtoa_r+0x6bc>
 8006b02:	d000      	beq.n	8006b06 <_dtoa_r+0x4da>
 8006b04:	e288      	b.n	8007018 <_dtoa_r+0x9ec>
 8006b06:	9808      	ldr	r0, [sp, #32]
 8006b08:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006b0a:	2200      	movs	r2, #0
 8006b0c:	4b73      	ldr	r3, [pc, #460]	; (8006cdc <_dtoa_r+0x6b0>)
 8006b0e:	f7fa ffc7 	bl	8001aa0 <__aeabi_dmul>
 8006b12:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006b14:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006b16:	f7f9 fcbd 	bl	8000494 <__aeabi_dcmpge>
 8006b1a:	9e06      	ldr	r6, [sp, #24]
 8006b1c:	0035      	movs	r5, r6
 8006b1e:	2800      	cmp	r0, #0
 8006b20:	d000      	beq.n	8006b24 <_dtoa_r+0x4f8>
 8006b22:	e25f      	b.n	8006fe4 <_dtoa_r+0x9b8>
 8006b24:	9b05      	ldr	r3, [sp, #20]
 8006b26:	9a05      	ldr	r2, [sp, #20]
 8006b28:	3301      	adds	r3, #1
 8006b2a:	9307      	str	r3, [sp, #28]
 8006b2c:	2331      	movs	r3, #49	; 0x31
 8006b2e:	7013      	strb	r3, [r2, #0]
 8006b30:	9b02      	ldr	r3, [sp, #8]
 8006b32:	3301      	adds	r3, #1
 8006b34:	9302      	str	r3, [sp, #8]
 8006b36:	e25a      	b.n	8006fee <_dtoa_r+0x9c2>
 8006b38:	4234      	tst	r4, r6
 8006b3a:	d007      	beq.n	8006b4c <_dtoa_r+0x520>
 8006b3c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006b3e:	3301      	adds	r3, #1
 8006b40:	9310      	str	r3, [sp, #64]	; 0x40
 8006b42:	682a      	ldr	r2, [r5, #0]
 8006b44:	686b      	ldr	r3, [r5, #4]
 8006b46:	f7fa ffab 	bl	8001aa0 <__aeabi_dmul>
 8006b4a:	0033      	movs	r3, r6
 8006b4c:	1064      	asrs	r4, r4, #1
 8006b4e:	3508      	adds	r5, #8
 8006b50:	e75a      	b.n	8006a08 <_dtoa_r+0x3dc>
 8006b52:	9e02      	ldr	r6, [sp, #8]
 8006b54:	9b06      	ldr	r3, [sp, #24]
 8006b56:	e780      	b.n	8006a5a <_dtoa_r+0x42e>
 8006b58:	9b07      	ldr	r3, [sp, #28]
 8006b5a:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8006b5c:	1e5a      	subs	r2, r3, #1
 8006b5e:	4b59      	ldr	r3, [pc, #356]	; (8006cc4 <_dtoa_r+0x698>)
 8006b60:	00d2      	lsls	r2, r2, #3
 8006b62:	189b      	adds	r3, r3, r2
 8006b64:	681a      	ldr	r2, [r3, #0]
 8006b66:	685b      	ldr	r3, [r3, #4]
 8006b68:	2900      	cmp	r1, #0
 8006b6a:	d051      	beq.n	8006c10 <_dtoa_r+0x5e4>
 8006b6c:	2000      	movs	r0, #0
 8006b6e:	495d      	ldr	r1, [pc, #372]	; (8006ce4 <_dtoa_r+0x6b8>)
 8006b70:	f7fa fb90 	bl	8001294 <__aeabi_ddiv>
 8006b74:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006b76:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006b78:	f7fb f9fe 	bl	8001f78 <__aeabi_dsub>
 8006b7c:	9a05      	ldr	r2, [sp, #20]
 8006b7e:	9b05      	ldr	r3, [sp, #20]
 8006b80:	4694      	mov	ip, r2
 8006b82:	9310      	str	r3, [sp, #64]	; 0x40
 8006b84:	9b07      	ldr	r3, [sp, #28]
 8006b86:	900a      	str	r0, [sp, #40]	; 0x28
 8006b88:	910b      	str	r1, [sp, #44]	; 0x2c
 8006b8a:	4463      	add	r3, ip
 8006b8c:	9319      	str	r3, [sp, #100]	; 0x64
 8006b8e:	0029      	movs	r1, r5
 8006b90:	0020      	movs	r0, r4
 8006b92:	f7fb fda1 	bl	80026d8 <__aeabi_d2iz>
 8006b96:	9017      	str	r0, [sp, #92]	; 0x5c
 8006b98:	f7fb fdd4 	bl	8002744 <__aeabi_i2d>
 8006b9c:	0002      	movs	r2, r0
 8006b9e:	000b      	movs	r3, r1
 8006ba0:	0020      	movs	r0, r4
 8006ba2:	0029      	movs	r1, r5
 8006ba4:	f7fb f9e8 	bl	8001f78 <__aeabi_dsub>
 8006ba8:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006baa:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8006bac:	3301      	adds	r3, #1
 8006bae:	9307      	str	r3, [sp, #28]
 8006bb0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006bb2:	0004      	movs	r4, r0
 8006bb4:	3330      	adds	r3, #48	; 0x30
 8006bb6:	7013      	strb	r3, [r2, #0]
 8006bb8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006bba:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006bbc:	000d      	movs	r5, r1
 8006bbe:	f7f9 fc4b 	bl	8000458 <__aeabi_dcmplt>
 8006bc2:	2800      	cmp	r0, #0
 8006bc4:	d175      	bne.n	8006cb2 <_dtoa_r+0x686>
 8006bc6:	0022      	movs	r2, r4
 8006bc8:	002b      	movs	r3, r5
 8006bca:	2000      	movs	r0, #0
 8006bcc:	493f      	ldr	r1, [pc, #252]	; (8006ccc <_dtoa_r+0x6a0>)
 8006bce:	f7fb f9d3 	bl	8001f78 <__aeabi_dsub>
 8006bd2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006bd4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006bd6:	f7f9 fc3f 	bl	8000458 <__aeabi_dcmplt>
 8006bda:	2800      	cmp	r0, #0
 8006bdc:	d000      	beq.n	8006be0 <_dtoa_r+0x5b4>
 8006bde:	e0d1      	b.n	8006d84 <_dtoa_r+0x758>
 8006be0:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8006be2:	9a07      	ldr	r2, [sp, #28]
 8006be4:	4293      	cmp	r3, r2
 8006be6:	d100      	bne.n	8006bea <_dtoa_r+0x5be>
 8006be8:	e770      	b.n	8006acc <_dtoa_r+0x4a0>
 8006bea:	980a      	ldr	r0, [sp, #40]	; 0x28
 8006bec:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006bee:	2200      	movs	r2, #0
 8006bf0:	4b37      	ldr	r3, [pc, #220]	; (8006cd0 <_dtoa_r+0x6a4>)
 8006bf2:	f7fa ff55 	bl	8001aa0 <__aeabi_dmul>
 8006bf6:	4b36      	ldr	r3, [pc, #216]	; (8006cd0 <_dtoa_r+0x6a4>)
 8006bf8:	900a      	str	r0, [sp, #40]	; 0x28
 8006bfa:	910b      	str	r1, [sp, #44]	; 0x2c
 8006bfc:	2200      	movs	r2, #0
 8006bfe:	0020      	movs	r0, r4
 8006c00:	0029      	movs	r1, r5
 8006c02:	f7fa ff4d 	bl	8001aa0 <__aeabi_dmul>
 8006c06:	9b07      	ldr	r3, [sp, #28]
 8006c08:	0004      	movs	r4, r0
 8006c0a:	000d      	movs	r5, r1
 8006c0c:	9310      	str	r3, [sp, #64]	; 0x40
 8006c0e:	e7be      	b.n	8006b8e <_dtoa_r+0x562>
 8006c10:	980a      	ldr	r0, [sp, #40]	; 0x28
 8006c12:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006c14:	f7fa ff44 	bl	8001aa0 <__aeabi_dmul>
 8006c18:	9a05      	ldr	r2, [sp, #20]
 8006c1a:	9b05      	ldr	r3, [sp, #20]
 8006c1c:	4694      	mov	ip, r2
 8006c1e:	930a      	str	r3, [sp, #40]	; 0x28
 8006c20:	9b07      	ldr	r3, [sp, #28]
 8006c22:	9010      	str	r0, [sp, #64]	; 0x40
 8006c24:	9111      	str	r1, [sp, #68]	; 0x44
 8006c26:	4463      	add	r3, ip
 8006c28:	9319      	str	r3, [sp, #100]	; 0x64
 8006c2a:	0029      	movs	r1, r5
 8006c2c:	0020      	movs	r0, r4
 8006c2e:	f7fb fd53 	bl	80026d8 <__aeabi_d2iz>
 8006c32:	9017      	str	r0, [sp, #92]	; 0x5c
 8006c34:	f7fb fd86 	bl	8002744 <__aeabi_i2d>
 8006c38:	0002      	movs	r2, r0
 8006c3a:	000b      	movs	r3, r1
 8006c3c:	0020      	movs	r0, r4
 8006c3e:	0029      	movs	r1, r5
 8006c40:	f7fb f99a 	bl	8001f78 <__aeabi_dsub>
 8006c44:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006c46:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006c48:	3330      	adds	r3, #48	; 0x30
 8006c4a:	7013      	strb	r3, [r2, #0]
 8006c4c:	0013      	movs	r3, r2
 8006c4e:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8006c50:	3301      	adds	r3, #1
 8006c52:	0004      	movs	r4, r0
 8006c54:	000d      	movs	r5, r1
 8006c56:	930a      	str	r3, [sp, #40]	; 0x28
 8006c58:	4293      	cmp	r3, r2
 8006c5a:	d12c      	bne.n	8006cb6 <_dtoa_r+0x68a>
 8006c5c:	9810      	ldr	r0, [sp, #64]	; 0x40
 8006c5e:	9911      	ldr	r1, [sp, #68]	; 0x44
 8006c60:	9a05      	ldr	r2, [sp, #20]
 8006c62:	9b07      	ldr	r3, [sp, #28]
 8006c64:	4694      	mov	ip, r2
 8006c66:	4463      	add	r3, ip
 8006c68:	2200      	movs	r2, #0
 8006c6a:	9307      	str	r3, [sp, #28]
 8006c6c:	4b1d      	ldr	r3, [pc, #116]	; (8006ce4 <_dtoa_r+0x6b8>)
 8006c6e:	f7f9 ffa7 	bl	8000bc0 <__aeabi_dadd>
 8006c72:	0002      	movs	r2, r0
 8006c74:	000b      	movs	r3, r1
 8006c76:	0020      	movs	r0, r4
 8006c78:	0029      	movs	r1, r5
 8006c7a:	f7f9 fc01 	bl	8000480 <__aeabi_dcmpgt>
 8006c7e:	2800      	cmp	r0, #0
 8006c80:	d000      	beq.n	8006c84 <_dtoa_r+0x658>
 8006c82:	e07f      	b.n	8006d84 <_dtoa_r+0x758>
 8006c84:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8006c86:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006c88:	2000      	movs	r0, #0
 8006c8a:	4916      	ldr	r1, [pc, #88]	; (8006ce4 <_dtoa_r+0x6b8>)
 8006c8c:	f7fb f974 	bl	8001f78 <__aeabi_dsub>
 8006c90:	0002      	movs	r2, r0
 8006c92:	000b      	movs	r3, r1
 8006c94:	0020      	movs	r0, r4
 8006c96:	0029      	movs	r1, r5
 8006c98:	f7f9 fbde 	bl	8000458 <__aeabi_dcmplt>
 8006c9c:	2800      	cmp	r0, #0
 8006c9e:	d100      	bne.n	8006ca2 <_dtoa_r+0x676>
 8006ca0:	e714      	b.n	8006acc <_dtoa_r+0x4a0>
 8006ca2:	9b07      	ldr	r3, [sp, #28]
 8006ca4:	001a      	movs	r2, r3
 8006ca6:	3a01      	subs	r2, #1
 8006ca8:	9207      	str	r2, [sp, #28]
 8006caa:	7812      	ldrb	r2, [r2, #0]
 8006cac:	2a30      	cmp	r2, #48	; 0x30
 8006cae:	d0f8      	beq.n	8006ca2 <_dtoa_r+0x676>
 8006cb0:	9307      	str	r3, [sp, #28]
 8006cb2:	9602      	str	r6, [sp, #8]
 8006cb4:	e054      	b.n	8006d60 <_dtoa_r+0x734>
 8006cb6:	2200      	movs	r2, #0
 8006cb8:	4b05      	ldr	r3, [pc, #20]	; (8006cd0 <_dtoa_r+0x6a4>)
 8006cba:	f7fa fef1 	bl	8001aa0 <__aeabi_dmul>
 8006cbe:	0004      	movs	r4, r0
 8006cc0:	000d      	movs	r5, r1
 8006cc2:	e7b2      	b.n	8006c2a <_dtoa_r+0x5fe>
 8006cc4:	08008d20 	.word	0x08008d20
 8006cc8:	08008cf8 	.word	0x08008cf8
 8006ccc:	3ff00000 	.word	0x3ff00000
 8006cd0:	40240000 	.word	0x40240000
 8006cd4:	401c0000 	.word	0x401c0000
 8006cd8:	fcc00000 	.word	0xfcc00000
 8006cdc:	40140000 	.word	0x40140000
 8006ce0:	7cc00000 	.word	0x7cc00000
 8006ce4:	3fe00000 	.word	0x3fe00000
 8006ce8:	9b06      	ldr	r3, [sp, #24]
 8006cea:	9e05      	ldr	r6, [sp, #20]
 8006cec:	3b01      	subs	r3, #1
 8006cee:	199b      	adds	r3, r3, r6
 8006cf0:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8006cf2:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8006cf4:	930a      	str	r3, [sp, #40]	; 0x28
 8006cf6:	9a08      	ldr	r2, [sp, #32]
 8006cf8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006cfa:	0020      	movs	r0, r4
 8006cfc:	0029      	movs	r1, r5
 8006cfe:	f7fa fac9 	bl	8001294 <__aeabi_ddiv>
 8006d02:	f7fb fce9 	bl	80026d8 <__aeabi_d2iz>
 8006d06:	9006      	str	r0, [sp, #24]
 8006d08:	f7fb fd1c 	bl	8002744 <__aeabi_i2d>
 8006d0c:	9a08      	ldr	r2, [sp, #32]
 8006d0e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006d10:	f7fa fec6 	bl	8001aa0 <__aeabi_dmul>
 8006d14:	0002      	movs	r2, r0
 8006d16:	000b      	movs	r3, r1
 8006d18:	0020      	movs	r0, r4
 8006d1a:	0029      	movs	r1, r5
 8006d1c:	f7fb f92c 	bl	8001f78 <__aeabi_dsub>
 8006d20:	0033      	movs	r3, r6
 8006d22:	9a06      	ldr	r2, [sp, #24]
 8006d24:	3601      	adds	r6, #1
 8006d26:	3230      	adds	r2, #48	; 0x30
 8006d28:	701a      	strb	r2, [r3, #0]
 8006d2a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006d2c:	9607      	str	r6, [sp, #28]
 8006d2e:	429a      	cmp	r2, r3
 8006d30:	d139      	bne.n	8006da6 <_dtoa_r+0x77a>
 8006d32:	0002      	movs	r2, r0
 8006d34:	000b      	movs	r3, r1
 8006d36:	f7f9 ff43 	bl	8000bc0 <__aeabi_dadd>
 8006d3a:	9a08      	ldr	r2, [sp, #32]
 8006d3c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006d3e:	0004      	movs	r4, r0
 8006d40:	000d      	movs	r5, r1
 8006d42:	f7f9 fb9d 	bl	8000480 <__aeabi_dcmpgt>
 8006d46:	2800      	cmp	r0, #0
 8006d48:	d11b      	bne.n	8006d82 <_dtoa_r+0x756>
 8006d4a:	9a08      	ldr	r2, [sp, #32]
 8006d4c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006d4e:	0020      	movs	r0, r4
 8006d50:	0029      	movs	r1, r5
 8006d52:	f7f9 fb7b 	bl	800044c <__aeabi_dcmpeq>
 8006d56:	2800      	cmp	r0, #0
 8006d58:	d002      	beq.n	8006d60 <_dtoa_r+0x734>
 8006d5a:	9b06      	ldr	r3, [sp, #24]
 8006d5c:	07db      	lsls	r3, r3, #31
 8006d5e:	d410      	bmi.n	8006d82 <_dtoa_r+0x756>
 8006d60:	0038      	movs	r0, r7
 8006d62:	9904      	ldr	r1, [sp, #16]
 8006d64:	f000 fae6 	bl	8007334 <_Bfree>
 8006d68:	2300      	movs	r3, #0
 8006d6a:	9a07      	ldr	r2, [sp, #28]
 8006d6c:	9802      	ldr	r0, [sp, #8]
 8006d6e:	7013      	strb	r3, [r2, #0]
 8006d70:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8006d72:	3001      	adds	r0, #1
 8006d74:	6018      	str	r0, [r3, #0]
 8006d76:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8006d78:	2b00      	cmp	r3, #0
 8006d7a:	d100      	bne.n	8006d7e <_dtoa_r+0x752>
 8006d7c:	e4a3      	b.n	80066c6 <_dtoa_r+0x9a>
 8006d7e:	601a      	str	r2, [r3, #0]
 8006d80:	e4a1      	b.n	80066c6 <_dtoa_r+0x9a>
 8006d82:	9e02      	ldr	r6, [sp, #8]
 8006d84:	9b07      	ldr	r3, [sp, #28]
 8006d86:	9307      	str	r3, [sp, #28]
 8006d88:	3b01      	subs	r3, #1
 8006d8a:	781a      	ldrb	r2, [r3, #0]
 8006d8c:	2a39      	cmp	r2, #57	; 0x39
 8006d8e:	d106      	bne.n	8006d9e <_dtoa_r+0x772>
 8006d90:	9a05      	ldr	r2, [sp, #20]
 8006d92:	429a      	cmp	r2, r3
 8006d94:	d1f7      	bne.n	8006d86 <_dtoa_r+0x75a>
 8006d96:	2230      	movs	r2, #48	; 0x30
 8006d98:	9905      	ldr	r1, [sp, #20]
 8006d9a:	3601      	adds	r6, #1
 8006d9c:	700a      	strb	r2, [r1, #0]
 8006d9e:	781a      	ldrb	r2, [r3, #0]
 8006da0:	3201      	adds	r2, #1
 8006da2:	701a      	strb	r2, [r3, #0]
 8006da4:	e785      	b.n	8006cb2 <_dtoa_r+0x686>
 8006da6:	2200      	movs	r2, #0
 8006da8:	4bad      	ldr	r3, [pc, #692]	; (8007060 <_dtoa_r+0xa34>)
 8006daa:	f7fa fe79 	bl	8001aa0 <__aeabi_dmul>
 8006dae:	2200      	movs	r2, #0
 8006db0:	2300      	movs	r3, #0
 8006db2:	0004      	movs	r4, r0
 8006db4:	000d      	movs	r5, r1
 8006db6:	f7f9 fb49 	bl	800044c <__aeabi_dcmpeq>
 8006dba:	2800      	cmp	r0, #0
 8006dbc:	d09b      	beq.n	8006cf6 <_dtoa_r+0x6ca>
 8006dbe:	e7cf      	b.n	8006d60 <_dtoa_r+0x734>
 8006dc0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8006dc2:	2a00      	cmp	r2, #0
 8006dc4:	d100      	bne.n	8006dc8 <_dtoa_r+0x79c>
 8006dc6:	e082      	b.n	8006ece <_dtoa_r+0x8a2>
 8006dc8:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8006dca:	2a01      	cmp	r2, #1
 8006dcc:	dc66      	bgt.n	8006e9c <_dtoa_r+0x870>
 8006dce:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8006dd0:	2a00      	cmp	r2, #0
 8006dd2:	d05f      	beq.n	8006e94 <_dtoa_r+0x868>
 8006dd4:	4aa3      	ldr	r2, [pc, #652]	; (8007064 <_dtoa_r+0xa38>)
 8006dd6:	189b      	adds	r3, r3, r2
 8006dd8:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 8006dda:	9c08      	ldr	r4, [sp, #32]
 8006ddc:	9a08      	ldr	r2, [sp, #32]
 8006dde:	2101      	movs	r1, #1
 8006de0:	18d2      	adds	r2, r2, r3
 8006de2:	9208      	str	r2, [sp, #32]
 8006de4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006de6:	0038      	movs	r0, r7
 8006de8:	18d3      	adds	r3, r2, r3
 8006dea:	930d      	str	r3, [sp, #52]	; 0x34
 8006dec:	f000 fb52 	bl	8007494 <__i2b>
 8006df0:	0005      	movs	r5, r0
 8006df2:	2c00      	cmp	r4, #0
 8006df4:	dd0e      	ble.n	8006e14 <_dtoa_r+0x7e8>
 8006df6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006df8:	2b00      	cmp	r3, #0
 8006dfa:	dd0b      	ble.n	8006e14 <_dtoa_r+0x7e8>
 8006dfc:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006dfe:	0023      	movs	r3, r4
 8006e00:	4294      	cmp	r4, r2
 8006e02:	dd00      	ble.n	8006e06 <_dtoa_r+0x7da>
 8006e04:	0013      	movs	r3, r2
 8006e06:	9a08      	ldr	r2, [sp, #32]
 8006e08:	1ae4      	subs	r4, r4, r3
 8006e0a:	1ad2      	subs	r2, r2, r3
 8006e0c:	9208      	str	r2, [sp, #32]
 8006e0e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006e10:	1ad3      	subs	r3, r2, r3
 8006e12:	930d      	str	r3, [sp, #52]	; 0x34
 8006e14:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006e16:	2b00      	cmp	r3, #0
 8006e18:	d01f      	beq.n	8006e5a <_dtoa_r+0x82e>
 8006e1a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006e1c:	2b00      	cmp	r3, #0
 8006e1e:	d05a      	beq.n	8006ed6 <_dtoa_r+0x8aa>
 8006e20:	2e00      	cmp	r6, #0
 8006e22:	dd11      	ble.n	8006e48 <_dtoa_r+0x81c>
 8006e24:	0029      	movs	r1, r5
 8006e26:	0032      	movs	r2, r6
 8006e28:	0038      	movs	r0, r7
 8006e2a:	f000 fbf9 	bl	8007620 <__pow5mult>
 8006e2e:	9a04      	ldr	r2, [sp, #16]
 8006e30:	0001      	movs	r1, r0
 8006e32:	0005      	movs	r5, r0
 8006e34:	0038      	movs	r0, r7
 8006e36:	f000 fb43 	bl	80074c0 <__multiply>
 8006e3a:	9904      	ldr	r1, [sp, #16]
 8006e3c:	9007      	str	r0, [sp, #28]
 8006e3e:	0038      	movs	r0, r7
 8006e40:	f000 fa78 	bl	8007334 <_Bfree>
 8006e44:	9b07      	ldr	r3, [sp, #28]
 8006e46:	9304      	str	r3, [sp, #16]
 8006e48:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006e4a:	1b9a      	subs	r2, r3, r6
 8006e4c:	42b3      	cmp	r3, r6
 8006e4e:	d004      	beq.n	8006e5a <_dtoa_r+0x82e>
 8006e50:	0038      	movs	r0, r7
 8006e52:	9904      	ldr	r1, [sp, #16]
 8006e54:	f000 fbe4 	bl	8007620 <__pow5mult>
 8006e58:	9004      	str	r0, [sp, #16]
 8006e5a:	2101      	movs	r1, #1
 8006e5c:	0038      	movs	r0, r7
 8006e5e:	f000 fb19 	bl	8007494 <__i2b>
 8006e62:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006e64:	0006      	movs	r6, r0
 8006e66:	2b00      	cmp	r3, #0
 8006e68:	dd37      	ble.n	8006eda <_dtoa_r+0x8ae>
 8006e6a:	001a      	movs	r2, r3
 8006e6c:	0001      	movs	r1, r0
 8006e6e:	0038      	movs	r0, r7
 8006e70:	f000 fbd6 	bl	8007620 <__pow5mult>
 8006e74:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006e76:	0006      	movs	r6, r0
 8006e78:	2b01      	cmp	r3, #1
 8006e7a:	dd33      	ble.n	8006ee4 <_dtoa_r+0x8b8>
 8006e7c:	2300      	movs	r3, #0
 8006e7e:	9307      	str	r3, [sp, #28]
 8006e80:	6933      	ldr	r3, [r6, #16]
 8006e82:	3303      	adds	r3, #3
 8006e84:	009b      	lsls	r3, r3, #2
 8006e86:	18f3      	adds	r3, r6, r3
 8006e88:	6858      	ldr	r0, [r3, #4]
 8006e8a:	f000 fabb 	bl	8007404 <__hi0bits>
 8006e8e:	2320      	movs	r3, #32
 8006e90:	1a18      	subs	r0, r3, r0
 8006e92:	e03f      	b.n	8006f14 <_dtoa_r+0x8e8>
 8006e94:	2336      	movs	r3, #54	; 0x36
 8006e96:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8006e98:	1a9b      	subs	r3, r3, r2
 8006e9a:	e79d      	b.n	8006dd8 <_dtoa_r+0x7ac>
 8006e9c:	9b06      	ldr	r3, [sp, #24]
 8006e9e:	1e5e      	subs	r6, r3, #1
 8006ea0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006ea2:	42b3      	cmp	r3, r6
 8006ea4:	db08      	blt.n	8006eb8 <_dtoa_r+0x88c>
 8006ea6:	1b9e      	subs	r6, r3, r6
 8006ea8:	9b06      	ldr	r3, [sp, #24]
 8006eaa:	2b00      	cmp	r3, #0
 8006eac:	da0c      	bge.n	8006ec8 <_dtoa_r+0x89c>
 8006eae:	9b08      	ldr	r3, [sp, #32]
 8006eb0:	9a06      	ldr	r2, [sp, #24]
 8006eb2:	1a9c      	subs	r4, r3, r2
 8006eb4:	2300      	movs	r3, #0
 8006eb6:	e791      	b.n	8006ddc <_dtoa_r+0x7b0>
 8006eb8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006eba:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8006ebc:	1af3      	subs	r3, r6, r3
 8006ebe:	18d3      	adds	r3, r2, r3
 8006ec0:	960e      	str	r6, [sp, #56]	; 0x38
 8006ec2:	9314      	str	r3, [sp, #80]	; 0x50
 8006ec4:	2600      	movs	r6, #0
 8006ec6:	e7ef      	b.n	8006ea8 <_dtoa_r+0x87c>
 8006ec8:	9c08      	ldr	r4, [sp, #32]
 8006eca:	9b06      	ldr	r3, [sp, #24]
 8006ecc:	e786      	b.n	8006ddc <_dtoa_r+0x7b0>
 8006ece:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 8006ed0:	9c08      	ldr	r4, [sp, #32]
 8006ed2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8006ed4:	e78d      	b.n	8006df2 <_dtoa_r+0x7c6>
 8006ed6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006ed8:	e7ba      	b.n	8006e50 <_dtoa_r+0x824>
 8006eda:	2300      	movs	r3, #0
 8006edc:	9307      	str	r3, [sp, #28]
 8006ede:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006ee0:	2b01      	cmp	r3, #1
 8006ee2:	dc13      	bgt.n	8006f0c <_dtoa_r+0x8e0>
 8006ee4:	2300      	movs	r3, #0
 8006ee6:	9307      	str	r3, [sp, #28]
 8006ee8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006eea:	2b00      	cmp	r3, #0
 8006eec:	d10e      	bne.n	8006f0c <_dtoa_r+0x8e0>
 8006eee:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006ef0:	031b      	lsls	r3, r3, #12
 8006ef2:	d10b      	bne.n	8006f0c <_dtoa_r+0x8e0>
 8006ef4:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8006ef6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006ef8:	4213      	tst	r3, r2
 8006efa:	d007      	beq.n	8006f0c <_dtoa_r+0x8e0>
 8006efc:	9b08      	ldr	r3, [sp, #32]
 8006efe:	3301      	adds	r3, #1
 8006f00:	9308      	str	r3, [sp, #32]
 8006f02:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006f04:	3301      	adds	r3, #1
 8006f06:	930d      	str	r3, [sp, #52]	; 0x34
 8006f08:	2301      	movs	r3, #1
 8006f0a:	9307      	str	r3, [sp, #28]
 8006f0c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006f0e:	2001      	movs	r0, #1
 8006f10:	2b00      	cmp	r3, #0
 8006f12:	d1b5      	bne.n	8006e80 <_dtoa_r+0x854>
 8006f14:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006f16:	221f      	movs	r2, #31
 8006f18:	1818      	adds	r0, r3, r0
 8006f1a:	0003      	movs	r3, r0
 8006f1c:	4013      	ands	r3, r2
 8006f1e:	4210      	tst	r0, r2
 8006f20:	d046      	beq.n	8006fb0 <_dtoa_r+0x984>
 8006f22:	3201      	adds	r2, #1
 8006f24:	1ad2      	subs	r2, r2, r3
 8006f26:	2a04      	cmp	r2, #4
 8006f28:	dd3f      	ble.n	8006faa <_dtoa_r+0x97e>
 8006f2a:	221c      	movs	r2, #28
 8006f2c:	1ad3      	subs	r3, r2, r3
 8006f2e:	9a08      	ldr	r2, [sp, #32]
 8006f30:	18e4      	adds	r4, r4, r3
 8006f32:	18d2      	adds	r2, r2, r3
 8006f34:	9208      	str	r2, [sp, #32]
 8006f36:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006f38:	18d3      	adds	r3, r2, r3
 8006f3a:	930d      	str	r3, [sp, #52]	; 0x34
 8006f3c:	9b08      	ldr	r3, [sp, #32]
 8006f3e:	2b00      	cmp	r3, #0
 8006f40:	dd05      	ble.n	8006f4e <_dtoa_r+0x922>
 8006f42:	001a      	movs	r2, r3
 8006f44:	0038      	movs	r0, r7
 8006f46:	9904      	ldr	r1, [sp, #16]
 8006f48:	f000 fbc6 	bl	80076d8 <__lshift>
 8006f4c:	9004      	str	r0, [sp, #16]
 8006f4e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006f50:	2b00      	cmp	r3, #0
 8006f52:	dd05      	ble.n	8006f60 <_dtoa_r+0x934>
 8006f54:	0031      	movs	r1, r6
 8006f56:	001a      	movs	r2, r3
 8006f58:	0038      	movs	r0, r7
 8006f5a:	f000 fbbd 	bl	80076d8 <__lshift>
 8006f5e:	0006      	movs	r6, r0
 8006f60:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006f62:	2b00      	cmp	r3, #0
 8006f64:	d026      	beq.n	8006fb4 <_dtoa_r+0x988>
 8006f66:	0031      	movs	r1, r6
 8006f68:	9804      	ldr	r0, [sp, #16]
 8006f6a:	f000 fc25 	bl	80077b8 <__mcmp>
 8006f6e:	2800      	cmp	r0, #0
 8006f70:	da20      	bge.n	8006fb4 <_dtoa_r+0x988>
 8006f72:	9b02      	ldr	r3, [sp, #8]
 8006f74:	220a      	movs	r2, #10
 8006f76:	3b01      	subs	r3, #1
 8006f78:	9302      	str	r3, [sp, #8]
 8006f7a:	0038      	movs	r0, r7
 8006f7c:	2300      	movs	r3, #0
 8006f7e:	9904      	ldr	r1, [sp, #16]
 8006f80:	f000 f9fc 	bl	800737c <__multadd>
 8006f84:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006f86:	9004      	str	r0, [sp, #16]
 8006f88:	2b00      	cmp	r3, #0
 8006f8a:	d100      	bne.n	8006f8e <_dtoa_r+0x962>
 8006f8c:	e160      	b.n	8007250 <_dtoa_r+0xc24>
 8006f8e:	2300      	movs	r3, #0
 8006f90:	0029      	movs	r1, r5
 8006f92:	220a      	movs	r2, #10
 8006f94:	0038      	movs	r0, r7
 8006f96:	f000 f9f1 	bl	800737c <__multadd>
 8006f9a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006f9c:	0005      	movs	r5, r0
 8006f9e:	2b00      	cmp	r3, #0
 8006fa0:	dc47      	bgt.n	8007032 <_dtoa_r+0xa06>
 8006fa2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006fa4:	2b02      	cmp	r3, #2
 8006fa6:	dc0d      	bgt.n	8006fc4 <_dtoa_r+0x998>
 8006fa8:	e043      	b.n	8007032 <_dtoa_r+0xa06>
 8006faa:	2a04      	cmp	r2, #4
 8006fac:	d0c6      	beq.n	8006f3c <_dtoa_r+0x910>
 8006fae:	0013      	movs	r3, r2
 8006fb0:	331c      	adds	r3, #28
 8006fb2:	e7bc      	b.n	8006f2e <_dtoa_r+0x902>
 8006fb4:	9b06      	ldr	r3, [sp, #24]
 8006fb6:	2b00      	cmp	r3, #0
 8006fb8:	dc35      	bgt.n	8007026 <_dtoa_r+0x9fa>
 8006fba:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006fbc:	2b02      	cmp	r3, #2
 8006fbe:	dd32      	ble.n	8007026 <_dtoa_r+0x9fa>
 8006fc0:	9b06      	ldr	r3, [sp, #24]
 8006fc2:	930c      	str	r3, [sp, #48]	; 0x30
 8006fc4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006fc6:	2b00      	cmp	r3, #0
 8006fc8:	d10c      	bne.n	8006fe4 <_dtoa_r+0x9b8>
 8006fca:	0031      	movs	r1, r6
 8006fcc:	2205      	movs	r2, #5
 8006fce:	0038      	movs	r0, r7
 8006fd0:	f000 f9d4 	bl	800737c <__multadd>
 8006fd4:	0006      	movs	r6, r0
 8006fd6:	0001      	movs	r1, r0
 8006fd8:	9804      	ldr	r0, [sp, #16]
 8006fda:	f000 fbed 	bl	80077b8 <__mcmp>
 8006fde:	2800      	cmp	r0, #0
 8006fe0:	dd00      	ble.n	8006fe4 <_dtoa_r+0x9b8>
 8006fe2:	e59f      	b.n	8006b24 <_dtoa_r+0x4f8>
 8006fe4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8006fe6:	43db      	mvns	r3, r3
 8006fe8:	9302      	str	r3, [sp, #8]
 8006fea:	9b05      	ldr	r3, [sp, #20]
 8006fec:	9307      	str	r3, [sp, #28]
 8006fee:	2400      	movs	r4, #0
 8006ff0:	0031      	movs	r1, r6
 8006ff2:	0038      	movs	r0, r7
 8006ff4:	f000 f99e 	bl	8007334 <_Bfree>
 8006ff8:	2d00      	cmp	r5, #0
 8006ffa:	d100      	bne.n	8006ffe <_dtoa_r+0x9d2>
 8006ffc:	e6b0      	b.n	8006d60 <_dtoa_r+0x734>
 8006ffe:	2c00      	cmp	r4, #0
 8007000:	d005      	beq.n	800700e <_dtoa_r+0x9e2>
 8007002:	42ac      	cmp	r4, r5
 8007004:	d003      	beq.n	800700e <_dtoa_r+0x9e2>
 8007006:	0021      	movs	r1, r4
 8007008:	0038      	movs	r0, r7
 800700a:	f000 f993 	bl	8007334 <_Bfree>
 800700e:	0029      	movs	r1, r5
 8007010:	0038      	movs	r0, r7
 8007012:	f000 f98f 	bl	8007334 <_Bfree>
 8007016:	e6a3      	b.n	8006d60 <_dtoa_r+0x734>
 8007018:	2600      	movs	r6, #0
 800701a:	0035      	movs	r5, r6
 800701c:	e7e2      	b.n	8006fe4 <_dtoa_r+0x9b8>
 800701e:	9602      	str	r6, [sp, #8]
 8007020:	9e07      	ldr	r6, [sp, #28]
 8007022:	0035      	movs	r5, r6
 8007024:	e57e      	b.n	8006b24 <_dtoa_r+0x4f8>
 8007026:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007028:	2b00      	cmp	r3, #0
 800702a:	d100      	bne.n	800702e <_dtoa_r+0xa02>
 800702c:	e0c8      	b.n	80071c0 <_dtoa_r+0xb94>
 800702e:	9b06      	ldr	r3, [sp, #24]
 8007030:	930c      	str	r3, [sp, #48]	; 0x30
 8007032:	2c00      	cmp	r4, #0
 8007034:	dd05      	ble.n	8007042 <_dtoa_r+0xa16>
 8007036:	0029      	movs	r1, r5
 8007038:	0022      	movs	r2, r4
 800703a:	0038      	movs	r0, r7
 800703c:	f000 fb4c 	bl	80076d8 <__lshift>
 8007040:	0005      	movs	r5, r0
 8007042:	9b07      	ldr	r3, [sp, #28]
 8007044:	0028      	movs	r0, r5
 8007046:	2b00      	cmp	r3, #0
 8007048:	d01f      	beq.n	800708a <_dtoa_r+0xa5e>
 800704a:	0038      	movs	r0, r7
 800704c:	6869      	ldr	r1, [r5, #4]
 800704e:	f000 f92d 	bl	80072ac <_Balloc>
 8007052:	1e04      	subs	r4, r0, #0
 8007054:	d10c      	bne.n	8007070 <_dtoa_r+0xa44>
 8007056:	0002      	movs	r2, r0
 8007058:	4b03      	ldr	r3, [pc, #12]	; (8007068 <_dtoa_r+0xa3c>)
 800705a:	4904      	ldr	r1, [pc, #16]	; (800706c <_dtoa_r+0xa40>)
 800705c:	f7ff fafb 	bl	8006656 <_dtoa_r+0x2a>
 8007060:	40240000 	.word	0x40240000
 8007064:	00000433 	.word	0x00000433
 8007068:	08008c87 	.word	0x08008c87
 800706c:	000002ea 	.word	0x000002ea
 8007070:	0029      	movs	r1, r5
 8007072:	692b      	ldr	r3, [r5, #16]
 8007074:	310c      	adds	r1, #12
 8007076:	1c9a      	adds	r2, r3, #2
 8007078:	0092      	lsls	r2, r2, #2
 800707a:	300c      	adds	r0, #12
 800707c:	f000 f90d 	bl	800729a <memcpy>
 8007080:	2201      	movs	r2, #1
 8007082:	0021      	movs	r1, r4
 8007084:	0038      	movs	r0, r7
 8007086:	f000 fb27 	bl	80076d8 <__lshift>
 800708a:	002c      	movs	r4, r5
 800708c:	0005      	movs	r5, r0
 800708e:	9b05      	ldr	r3, [sp, #20]
 8007090:	9308      	str	r3, [sp, #32]
 8007092:	0031      	movs	r1, r6
 8007094:	9804      	ldr	r0, [sp, #16]
 8007096:	f7ff fa3d 	bl	8006514 <quorem>
 800709a:	0003      	movs	r3, r0
 800709c:	0021      	movs	r1, r4
 800709e:	3330      	adds	r3, #48	; 0x30
 80070a0:	900e      	str	r0, [sp, #56]	; 0x38
 80070a2:	9804      	ldr	r0, [sp, #16]
 80070a4:	9306      	str	r3, [sp, #24]
 80070a6:	f000 fb87 	bl	80077b8 <__mcmp>
 80070aa:	002a      	movs	r2, r5
 80070ac:	900f      	str	r0, [sp, #60]	; 0x3c
 80070ae:	0031      	movs	r1, r6
 80070b0:	0038      	movs	r0, r7
 80070b2:	f000 fb9d 	bl	80077f0 <__mdiff>
 80070b6:	68c3      	ldr	r3, [r0, #12]
 80070b8:	9007      	str	r0, [sp, #28]
 80070ba:	9310      	str	r3, [sp, #64]	; 0x40
 80070bc:	2301      	movs	r3, #1
 80070be:	930d      	str	r3, [sp, #52]	; 0x34
 80070c0:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80070c2:	2b00      	cmp	r3, #0
 80070c4:	d104      	bne.n	80070d0 <_dtoa_r+0xaa4>
 80070c6:	0001      	movs	r1, r0
 80070c8:	9804      	ldr	r0, [sp, #16]
 80070ca:	f000 fb75 	bl	80077b8 <__mcmp>
 80070ce:	900d      	str	r0, [sp, #52]	; 0x34
 80070d0:	0038      	movs	r0, r7
 80070d2:	9907      	ldr	r1, [sp, #28]
 80070d4:	f000 f92e 	bl	8007334 <_Bfree>
 80070d8:	2301      	movs	r3, #1
 80070da:	980a      	ldr	r0, [sp, #40]	; 0x28
 80070dc:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80070de:	4018      	ands	r0, r3
 80070e0:	9b08      	ldr	r3, [sp, #32]
 80070e2:	3301      	adds	r3, #1
 80070e4:	9307      	str	r3, [sp, #28]
 80070e6:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80070e8:	4313      	orrs	r3, r2
 80070ea:	4303      	orrs	r3, r0
 80070ec:	d10c      	bne.n	8007108 <_dtoa_r+0xadc>
 80070ee:	9b06      	ldr	r3, [sp, #24]
 80070f0:	2b39      	cmp	r3, #57	; 0x39
 80070f2:	d025      	beq.n	8007140 <_dtoa_r+0xb14>
 80070f4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80070f6:	2b00      	cmp	r3, #0
 80070f8:	dd02      	ble.n	8007100 <_dtoa_r+0xad4>
 80070fa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80070fc:	3331      	adds	r3, #49	; 0x31
 80070fe:	9306      	str	r3, [sp, #24]
 8007100:	9b08      	ldr	r3, [sp, #32]
 8007102:	9a06      	ldr	r2, [sp, #24]
 8007104:	701a      	strb	r2, [r3, #0]
 8007106:	e773      	b.n	8006ff0 <_dtoa_r+0x9c4>
 8007108:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800710a:	2b00      	cmp	r3, #0
 800710c:	db03      	blt.n	8007116 <_dtoa_r+0xaea>
 800710e:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8007110:	4313      	orrs	r3, r2
 8007112:	4303      	orrs	r3, r0
 8007114:	d11f      	bne.n	8007156 <_dtoa_r+0xb2a>
 8007116:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007118:	2b00      	cmp	r3, #0
 800711a:	ddf1      	ble.n	8007100 <_dtoa_r+0xad4>
 800711c:	9904      	ldr	r1, [sp, #16]
 800711e:	2201      	movs	r2, #1
 8007120:	0038      	movs	r0, r7
 8007122:	f000 fad9 	bl	80076d8 <__lshift>
 8007126:	0031      	movs	r1, r6
 8007128:	9004      	str	r0, [sp, #16]
 800712a:	f000 fb45 	bl	80077b8 <__mcmp>
 800712e:	2800      	cmp	r0, #0
 8007130:	dc03      	bgt.n	800713a <_dtoa_r+0xb0e>
 8007132:	d1e5      	bne.n	8007100 <_dtoa_r+0xad4>
 8007134:	9b06      	ldr	r3, [sp, #24]
 8007136:	07db      	lsls	r3, r3, #31
 8007138:	d5e2      	bpl.n	8007100 <_dtoa_r+0xad4>
 800713a:	9b06      	ldr	r3, [sp, #24]
 800713c:	2b39      	cmp	r3, #57	; 0x39
 800713e:	d1dc      	bne.n	80070fa <_dtoa_r+0xace>
 8007140:	2339      	movs	r3, #57	; 0x39
 8007142:	9a08      	ldr	r2, [sp, #32]
 8007144:	7013      	strb	r3, [r2, #0]
 8007146:	9b07      	ldr	r3, [sp, #28]
 8007148:	9307      	str	r3, [sp, #28]
 800714a:	3b01      	subs	r3, #1
 800714c:	781a      	ldrb	r2, [r3, #0]
 800714e:	2a39      	cmp	r2, #57	; 0x39
 8007150:	d06c      	beq.n	800722c <_dtoa_r+0xc00>
 8007152:	3201      	adds	r2, #1
 8007154:	e7d6      	b.n	8007104 <_dtoa_r+0xad8>
 8007156:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007158:	2b00      	cmp	r3, #0
 800715a:	dd07      	ble.n	800716c <_dtoa_r+0xb40>
 800715c:	9b06      	ldr	r3, [sp, #24]
 800715e:	2b39      	cmp	r3, #57	; 0x39
 8007160:	d0ee      	beq.n	8007140 <_dtoa_r+0xb14>
 8007162:	9b06      	ldr	r3, [sp, #24]
 8007164:	9a08      	ldr	r2, [sp, #32]
 8007166:	3301      	adds	r3, #1
 8007168:	7013      	strb	r3, [r2, #0]
 800716a:	e741      	b.n	8006ff0 <_dtoa_r+0x9c4>
 800716c:	9b08      	ldr	r3, [sp, #32]
 800716e:	9a06      	ldr	r2, [sp, #24]
 8007170:	701a      	strb	r2, [r3, #0]
 8007172:	2301      	movs	r3, #1
 8007174:	9a05      	ldr	r2, [sp, #20]
 8007176:	1a9b      	subs	r3, r3, r2
 8007178:	9a08      	ldr	r2, [sp, #32]
 800717a:	189b      	adds	r3, r3, r2
 800717c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800717e:	429a      	cmp	r2, r3
 8007180:	d03e      	beq.n	8007200 <_dtoa_r+0xbd4>
 8007182:	2300      	movs	r3, #0
 8007184:	220a      	movs	r2, #10
 8007186:	9904      	ldr	r1, [sp, #16]
 8007188:	0038      	movs	r0, r7
 800718a:	f000 f8f7 	bl	800737c <__multadd>
 800718e:	2300      	movs	r3, #0
 8007190:	9004      	str	r0, [sp, #16]
 8007192:	220a      	movs	r2, #10
 8007194:	0021      	movs	r1, r4
 8007196:	0038      	movs	r0, r7
 8007198:	42ac      	cmp	r4, r5
 800719a:	d106      	bne.n	80071aa <_dtoa_r+0xb7e>
 800719c:	f000 f8ee 	bl	800737c <__multadd>
 80071a0:	0004      	movs	r4, r0
 80071a2:	0005      	movs	r5, r0
 80071a4:	9b07      	ldr	r3, [sp, #28]
 80071a6:	9308      	str	r3, [sp, #32]
 80071a8:	e773      	b.n	8007092 <_dtoa_r+0xa66>
 80071aa:	f000 f8e7 	bl	800737c <__multadd>
 80071ae:	0029      	movs	r1, r5
 80071b0:	0004      	movs	r4, r0
 80071b2:	2300      	movs	r3, #0
 80071b4:	220a      	movs	r2, #10
 80071b6:	0038      	movs	r0, r7
 80071b8:	f000 f8e0 	bl	800737c <__multadd>
 80071bc:	0005      	movs	r5, r0
 80071be:	e7f1      	b.n	80071a4 <_dtoa_r+0xb78>
 80071c0:	9b06      	ldr	r3, [sp, #24]
 80071c2:	930c      	str	r3, [sp, #48]	; 0x30
 80071c4:	2400      	movs	r4, #0
 80071c6:	0031      	movs	r1, r6
 80071c8:	9804      	ldr	r0, [sp, #16]
 80071ca:	f7ff f9a3 	bl	8006514 <quorem>
 80071ce:	9b05      	ldr	r3, [sp, #20]
 80071d0:	3030      	adds	r0, #48	; 0x30
 80071d2:	5518      	strb	r0, [r3, r4]
 80071d4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80071d6:	3401      	adds	r4, #1
 80071d8:	9006      	str	r0, [sp, #24]
 80071da:	42a3      	cmp	r3, r4
 80071dc:	dd07      	ble.n	80071ee <_dtoa_r+0xbc2>
 80071de:	2300      	movs	r3, #0
 80071e0:	220a      	movs	r2, #10
 80071e2:	0038      	movs	r0, r7
 80071e4:	9904      	ldr	r1, [sp, #16]
 80071e6:	f000 f8c9 	bl	800737c <__multadd>
 80071ea:	9004      	str	r0, [sp, #16]
 80071ec:	e7eb      	b.n	80071c6 <_dtoa_r+0xb9a>
 80071ee:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80071f0:	2001      	movs	r0, #1
 80071f2:	2b00      	cmp	r3, #0
 80071f4:	dd00      	ble.n	80071f8 <_dtoa_r+0xbcc>
 80071f6:	0018      	movs	r0, r3
 80071f8:	2400      	movs	r4, #0
 80071fa:	9b05      	ldr	r3, [sp, #20]
 80071fc:	181b      	adds	r3, r3, r0
 80071fe:	9307      	str	r3, [sp, #28]
 8007200:	9904      	ldr	r1, [sp, #16]
 8007202:	2201      	movs	r2, #1
 8007204:	0038      	movs	r0, r7
 8007206:	f000 fa67 	bl	80076d8 <__lshift>
 800720a:	0031      	movs	r1, r6
 800720c:	9004      	str	r0, [sp, #16]
 800720e:	f000 fad3 	bl	80077b8 <__mcmp>
 8007212:	2800      	cmp	r0, #0
 8007214:	dc97      	bgt.n	8007146 <_dtoa_r+0xb1a>
 8007216:	d102      	bne.n	800721e <_dtoa_r+0xbf2>
 8007218:	9b06      	ldr	r3, [sp, #24]
 800721a:	07db      	lsls	r3, r3, #31
 800721c:	d493      	bmi.n	8007146 <_dtoa_r+0xb1a>
 800721e:	9b07      	ldr	r3, [sp, #28]
 8007220:	9307      	str	r3, [sp, #28]
 8007222:	3b01      	subs	r3, #1
 8007224:	781a      	ldrb	r2, [r3, #0]
 8007226:	2a30      	cmp	r2, #48	; 0x30
 8007228:	d0fa      	beq.n	8007220 <_dtoa_r+0xbf4>
 800722a:	e6e1      	b.n	8006ff0 <_dtoa_r+0x9c4>
 800722c:	9a05      	ldr	r2, [sp, #20]
 800722e:	429a      	cmp	r2, r3
 8007230:	d18a      	bne.n	8007148 <_dtoa_r+0xb1c>
 8007232:	9b02      	ldr	r3, [sp, #8]
 8007234:	3301      	adds	r3, #1
 8007236:	9302      	str	r3, [sp, #8]
 8007238:	2331      	movs	r3, #49	; 0x31
 800723a:	e795      	b.n	8007168 <_dtoa_r+0xb3c>
 800723c:	4b08      	ldr	r3, [pc, #32]	; (8007260 <_dtoa_r+0xc34>)
 800723e:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8007240:	9305      	str	r3, [sp, #20]
 8007242:	4b08      	ldr	r3, [pc, #32]	; (8007264 <_dtoa_r+0xc38>)
 8007244:	2a00      	cmp	r2, #0
 8007246:	d001      	beq.n	800724c <_dtoa_r+0xc20>
 8007248:	f7ff fa3b 	bl	80066c2 <_dtoa_r+0x96>
 800724c:	f7ff fa3b 	bl	80066c6 <_dtoa_r+0x9a>
 8007250:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007252:	2b00      	cmp	r3, #0
 8007254:	dcb6      	bgt.n	80071c4 <_dtoa_r+0xb98>
 8007256:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007258:	2b02      	cmp	r3, #2
 800725a:	dd00      	ble.n	800725e <_dtoa_r+0xc32>
 800725c:	e6b2      	b.n	8006fc4 <_dtoa_r+0x998>
 800725e:	e7b1      	b.n	80071c4 <_dtoa_r+0xb98>
 8007260:	08008c04 	.word	0x08008c04
 8007264:	08008c0c 	.word	0x08008c0c

08007268 <_localeconv_r>:
 8007268:	4800      	ldr	r0, [pc, #0]	; (800726c <_localeconv_r+0x4>)
 800726a:	4770      	bx	lr
 800726c:	20000160 	.word	0x20000160

08007270 <malloc>:
 8007270:	b510      	push	{r4, lr}
 8007272:	4b03      	ldr	r3, [pc, #12]	; (8007280 <malloc+0x10>)
 8007274:	0001      	movs	r1, r0
 8007276:	6818      	ldr	r0, [r3, #0]
 8007278:	f000 fc0e 	bl	8007a98 <_malloc_r>
 800727c:	bd10      	pop	{r4, pc}
 800727e:	46c0      	nop			; (mov r8, r8)
 8007280:	2000000c 	.word	0x2000000c

08007284 <memchr>:
 8007284:	b2c9      	uxtb	r1, r1
 8007286:	1882      	adds	r2, r0, r2
 8007288:	4290      	cmp	r0, r2
 800728a:	d101      	bne.n	8007290 <memchr+0xc>
 800728c:	2000      	movs	r0, #0
 800728e:	4770      	bx	lr
 8007290:	7803      	ldrb	r3, [r0, #0]
 8007292:	428b      	cmp	r3, r1
 8007294:	d0fb      	beq.n	800728e <memchr+0xa>
 8007296:	3001      	adds	r0, #1
 8007298:	e7f6      	b.n	8007288 <memchr+0x4>

0800729a <memcpy>:
 800729a:	2300      	movs	r3, #0
 800729c:	b510      	push	{r4, lr}
 800729e:	429a      	cmp	r2, r3
 80072a0:	d100      	bne.n	80072a4 <memcpy+0xa>
 80072a2:	bd10      	pop	{r4, pc}
 80072a4:	5ccc      	ldrb	r4, [r1, r3]
 80072a6:	54c4      	strb	r4, [r0, r3]
 80072a8:	3301      	adds	r3, #1
 80072aa:	e7f8      	b.n	800729e <memcpy+0x4>

080072ac <_Balloc>:
 80072ac:	b570      	push	{r4, r5, r6, lr}
 80072ae:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80072b0:	0006      	movs	r6, r0
 80072b2:	000c      	movs	r4, r1
 80072b4:	2d00      	cmp	r5, #0
 80072b6:	d10e      	bne.n	80072d6 <_Balloc+0x2a>
 80072b8:	2010      	movs	r0, #16
 80072ba:	f7ff ffd9 	bl	8007270 <malloc>
 80072be:	1e02      	subs	r2, r0, #0
 80072c0:	6270      	str	r0, [r6, #36]	; 0x24
 80072c2:	d104      	bne.n	80072ce <_Balloc+0x22>
 80072c4:	2166      	movs	r1, #102	; 0x66
 80072c6:	4b19      	ldr	r3, [pc, #100]	; (800732c <_Balloc+0x80>)
 80072c8:	4819      	ldr	r0, [pc, #100]	; (8007330 <_Balloc+0x84>)
 80072ca:	f000 fdb7 	bl	8007e3c <__assert_func>
 80072ce:	6045      	str	r5, [r0, #4]
 80072d0:	6085      	str	r5, [r0, #8]
 80072d2:	6005      	str	r5, [r0, #0]
 80072d4:	60c5      	str	r5, [r0, #12]
 80072d6:	6a75      	ldr	r5, [r6, #36]	; 0x24
 80072d8:	68eb      	ldr	r3, [r5, #12]
 80072da:	2b00      	cmp	r3, #0
 80072dc:	d013      	beq.n	8007306 <_Balloc+0x5a>
 80072de:	6a73      	ldr	r3, [r6, #36]	; 0x24
 80072e0:	00a2      	lsls	r2, r4, #2
 80072e2:	68db      	ldr	r3, [r3, #12]
 80072e4:	189b      	adds	r3, r3, r2
 80072e6:	6818      	ldr	r0, [r3, #0]
 80072e8:	2800      	cmp	r0, #0
 80072ea:	d118      	bne.n	800731e <_Balloc+0x72>
 80072ec:	2101      	movs	r1, #1
 80072ee:	000d      	movs	r5, r1
 80072f0:	40a5      	lsls	r5, r4
 80072f2:	1d6a      	adds	r2, r5, #5
 80072f4:	0030      	movs	r0, r6
 80072f6:	0092      	lsls	r2, r2, #2
 80072f8:	f000 fb76 	bl	80079e8 <_calloc_r>
 80072fc:	2800      	cmp	r0, #0
 80072fe:	d00c      	beq.n	800731a <_Balloc+0x6e>
 8007300:	6044      	str	r4, [r0, #4]
 8007302:	6085      	str	r5, [r0, #8]
 8007304:	e00d      	b.n	8007322 <_Balloc+0x76>
 8007306:	2221      	movs	r2, #33	; 0x21
 8007308:	2104      	movs	r1, #4
 800730a:	0030      	movs	r0, r6
 800730c:	f000 fb6c 	bl	80079e8 <_calloc_r>
 8007310:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8007312:	60e8      	str	r0, [r5, #12]
 8007314:	68db      	ldr	r3, [r3, #12]
 8007316:	2b00      	cmp	r3, #0
 8007318:	d1e1      	bne.n	80072de <_Balloc+0x32>
 800731a:	2000      	movs	r0, #0
 800731c:	bd70      	pop	{r4, r5, r6, pc}
 800731e:	6802      	ldr	r2, [r0, #0]
 8007320:	601a      	str	r2, [r3, #0]
 8007322:	2300      	movs	r3, #0
 8007324:	6103      	str	r3, [r0, #16]
 8007326:	60c3      	str	r3, [r0, #12]
 8007328:	e7f8      	b.n	800731c <_Balloc+0x70>
 800732a:	46c0      	nop			; (mov r8, r8)
 800732c:	08008c11 	.word	0x08008c11
 8007330:	08008c98 	.word	0x08008c98

08007334 <_Bfree>:
 8007334:	b570      	push	{r4, r5, r6, lr}
 8007336:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8007338:	0005      	movs	r5, r0
 800733a:	000c      	movs	r4, r1
 800733c:	2e00      	cmp	r6, #0
 800733e:	d10e      	bne.n	800735e <_Bfree+0x2a>
 8007340:	2010      	movs	r0, #16
 8007342:	f7ff ff95 	bl	8007270 <malloc>
 8007346:	1e02      	subs	r2, r0, #0
 8007348:	6268      	str	r0, [r5, #36]	; 0x24
 800734a:	d104      	bne.n	8007356 <_Bfree+0x22>
 800734c:	218a      	movs	r1, #138	; 0x8a
 800734e:	4b09      	ldr	r3, [pc, #36]	; (8007374 <_Bfree+0x40>)
 8007350:	4809      	ldr	r0, [pc, #36]	; (8007378 <_Bfree+0x44>)
 8007352:	f000 fd73 	bl	8007e3c <__assert_func>
 8007356:	6046      	str	r6, [r0, #4]
 8007358:	6086      	str	r6, [r0, #8]
 800735a:	6006      	str	r6, [r0, #0]
 800735c:	60c6      	str	r6, [r0, #12]
 800735e:	2c00      	cmp	r4, #0
 8007360:	d007      	beq.n	8007372 <_Bfree+0x3e>
 8007362:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8007364:	6862      	ldr	r2, [r4, #4]
 8007366:	68db      	ldr	r3, [r3, #12]
 8007368:	0092      	lsls	r2, r2, #2
 800736a:	189b      	adds	r3, r3, r2
 800736c:	681a      	ldr	r2, [r3, #0]
 800736e:	6022      	str	r2, [r4, #0]
 8007370:	601c      	str	r4, [r3, #0]
 8007372:	bd70      	pop	{r4, r5, r6, pc}
 8007374:	08008c11 	.word	0x08008c11
 8007378:	08008c98 	.word	0x08008c98

0800737c <__multadd>:
 800737c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800737e:	000e      	movs	r6, r1
 8007380:	9001      	str	r0, [sp, #4]
 8007382:	000c      	movs	r4, r1
 8007384:	001d      	movs	r5, r3
 8007386:	2000      	movs	r0, #0
 8007388:	690f      	ldr	r7, [r1, #16]
 800738a:	3614      	adds	r6, #20
 800738c:	6833      	ldr	r3, [r6, #0]
 800738e:	3001      	adds	r0, #1
 8007390:	b299      	uxth	r1, r3
 8007392:	4351      	muls	r1, r2
 8007394:	0c1b      	lsrs	r3, r3, #16
 8007396:	4353      	muls	r3, r2
 8007398:	1949      	adds	r1, r1, r5
 800739a:	0c0d      	lsrs	r5, r1, #16
 800739c:	195b      	adds	r3, r3, r5
 800739e:	0c1d      	lsrs	r5, r3, #16
 80073a0:	b289      	uxth	r1, r1
 80073a2:	041b      	lsls	r3, r3, #16
 80073a4:	185b      	adds	r3, r3, r1
 80073a6:	c608      	stmia	r6!, {r3}
 80073a8:	4287      	cmp	r7, r0
 80073aa:	dcef      	bgt.n	800738c <__multadd+0x10>
 80073ac:	2d00      	cmp	r5, #0
 80073ae:	d022      	beq.n	80073f6 <__multadd+0x7a>
 80073b0:	68a3      	ldr	r3, [r4, #8]
 80073b2:	42bb      	cmp	r3, r7
 80073b4:	dc19      	bgt.n	80073ea <__multadd+0x6e>
 80073b6:	6863      	ldr	r3, [r4, #4]
 80073b8:	9801      	ldr	r0, [sp, #4]
 80073ba:	1c59      	adds	r1, r3, #1
 80073bc:	f7ff ff76 	bl	80072ac <_Balloc>
 80073c0:	1e06      	subs	r6, r0, #0
 80073c2:	d105      	bne.n	80073d0 <__multadd+0x54>
 80073c4:	0002      	movs	r2, r0
 80073c6:	21b5      	movs	r1, #181	; 0xb5
 80073c8:	4b0c      	ldr	r3, [pc, #48]	; (80073fc <__multadd+0x80>)
 80073ca:	480d      	ldr	r0, [pc, #52]	; (8007400 <__multadd+0x84>)
 80073cc:	f000 fd36 	bl	8007e3c <__assert_func>
 80073d0:	0021      	movs	r1, r4
 80073d2:	6923      	ldr	r3, [r4, #16]
 80073d4:	310c      	adds	r1, #12
 80073d6:	1c9a      	adds	r2, r3, #2
 80073d8:	0092      	lsls	r2, r2, #2
 80073da:	300c      	adds	r0, #12
 80073dc:	f7ff ff5d 	bl	800729a <memcpy>
 80073e0:	0021      	movs	r1, r4
 80073e2:	9801      	ldr	r0, [sp, #4]
 80073e4:	f7ff ffa6 	bl	8007334 <_Bfree>
 80073e8:	0034      	movs	r4, r6
 80073ea:	1d3b      	adds	r3, r7, #4
 80073ec:	009b      	lsls	r3, r3, #2
 80073ee:	18e3      	adds	r3, r4, r3
 80073f0:	605d      	str	r5, [r3, #4]
 80073f2:	1c7b      	adds	r3, r7, #1
 80073f4:	6123      	str	r3, [r4, #16]
 80073f6:	0020      	movs	r0, r4
 80073f8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80073fa:	46c0      	nop			; (mov r8, r8)
 80073fc:	08008c87 	.word	0x08008c87
 8007400:	08008c98 	.word	0x08008c98

08007404 <__hi0bits>:
 8007404:	0003      	movs	r3, r0
 8007406:	0c02      	lsrs	r2, r0, #16
 8007408:	2000      	movs	r0, #0
 800740a:	4282      	cmp	r2, r0
 800740c:	d101      	bne.n	8007412 <__hi0bits+0xe>
 800740e:	041b      	lsls	r3, r3, #16
 8007410:	3010      	adds	r0, #16
 8007412:	0e1a      	lsrs	r2, r3, #24
 8007414:	d101      	bne.n	800741a <__hi0bits+0x16>
 8007416:	3008      	adds	r0, #8
 8007418:	021b      	lsls	r3, r3, #8
 800741a:	0f1a      	lsrs	r2, r3, #28
 800741c:	d101      	bne.n	8007422 <__hi0bits+0x1e>
 800741e:	3004      	adds	r0, #4
 8007420:	011b      	lsls	r3, r3, #4
 8007422:	0f9a      	lsrs	r2, r3, #30
 8007424:	d101      	bne.n	800742a <__hi0bits+0x26>
 8007426:	3002      	adds	r0, #2
 8007428:	009b      	lsls	r3, r3, #2
 800742a:	2b00      	cmp	r3, #0
 800742c:	db03      	blt.n	8007436 <__hi0bits+0x32>
 800742e:	3001      	adds	r0, #1
 8007430:	005b      	lsls	r3, r3, #1
 8007432:	d400      	bmi.n	8007436 <__hi0bits+0x32>
 8007434:	2020      	movs	r0, #32
 8007436:	4770      	bx	lr

08007438 <__lo0bits>:
 8007438:	6803      	ldr	r3, [r0, #0]
 800743a:	0002      	movs	r2, r0
 800743c:	2107      	movs	r1, #7
 800743e:	0018      	movs	r0, r3
 8007440:	4008      	ands	r0, r1
 8007442:	420b      	tst	r3, r1
 8007444:	d00d      	beq.n	8007462 <__lo0bits+0x2a>
 8007446:	3906      	subs	r1, #6
 8007448:	2000      	movs	r0, #0
 800744a:	420b      	tst	r3, r1
 800744c:	d105      	bne.n	800745a <__lo0bits+0x22>
 800744e:	3002      	adds	r0, #2
 8007450:	4203      	tst	r3, r0
 8007452:	d003      	beq.n	800745c <__lo0bits+0x24>
 8007454:	40cb      	lsrs	r3, r1
 8007456:	0008      	movs	r0, r1
 8007458:	6013      	str	r3, [r2, #0]
 800745a:	4770      	bx	lr
 800745c:	089b      	lsrs	r3, r3, #2
 800745e:	6013      	str	r3, [r2, #0]
 8007460:	e7fb      	b.n	800745a <__lo0bits+0x22>
 8007462:	b299      	uxth	r1, r3
 8007464:	2900      	cmp	r1, #0
 8007466:	d101      	bne.n	800746c <__lo0bits+0x34>
 8007468:	2010      	movs	r0, #16
 800746a:	0c1b      	lsrs	r3, r3, #16
 800746c:	b2d9      	uxtb	r1, r3
 800746e:	2900      	cmp	r1, #0
 8007470:	d101      	bne.n	8007476 <__lo0bits+0x3e>
 8007472:	3008      	adds	r0, #8
 8007474:	0a1b      	lsrs	r3, r3, #8
 8007476:	0719      	lsls	r1, r3, #28
 8007478:	d101      	bne.n	800747e <__lo0bits+0x46>
 800747a:	3004      	adds	r0, #4
 800747c:	091b      	lsrs	r3, r3, #4
 800747e:	0799      	lsls	r1, r3, #30
 8007480:	d101      	bne.n	8007486 <__lo0bits+0x4e>
 8007482:	3002      	adds	r0, #2
 8007484:	089b      	lsrs	r3, r3, #2
 8007486:	07d9      	lsls	r1, r3, #31
 8007488:	d4e9      	bmi.n	800745e <__lo0bits+0x26>
 800748a:	3001      	adds	r0, #1
 800748c:	085b      	lsrs	r3, r3, #1
 800748e:	d1e6      	bne.n	800745e <__lo0bits+0x26>
 8007490:	2020      	movs	r0, #32
 8007492:	e7e2      	b.n	800745a <__lo0bits+0x22>

08007494 <__i2b>:
 8007494:	b510      	push	{r4, lr}
 8007496:	000c      	movs	r4, r1
 8007498:	2101      	movs	r1, #1
 800749a:	f7ff ff07 	bl	80072ac <_Balloc>
 800749e:	2800      	cmp	r0, #0
 80074a0:	d106      	bne.n	80074b0 <__i2b+0x1c>
 80074a2:	21a0      	movs	r1, #160	; 0xa0
 80074a4:	0002      	movs	r2, r0
 80074a6:	4b04      	ldr	r3, [pc, #16]	; (80074b8 <__i2b+0x24>)
 80074a8:	4804      	ldr	r0, [pc, #16]	; (80074bc <__i2b+0x28>)
 80074aa:	0049      	lsls	r1, r1, #1
 80074ac:	f000 fcc6 	bl	8007e3c <__assert_func>
 80074b0:	2301      	movs	r3, #1
 80074b2:	6144      	str	r4, [r0, #20]
 80074b4:	6103      	str	r3, [r0, #16]
 80074b6:	bd10      	pop	{r4, pc}
 80074b8:	08008c87 	.word	0x08008c87
 80074bc:	08008c98 	.word	0x08008c98

080074c0 <__multiply>:
 80074c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80074c2:	690b      	ldr	r3, [r1, #16]
 80074c4:	0014      	movs	r4, r2
 80074c6:	6912      	ldr	r2, [r2, #16]
 80074c8:	000d      	movs	r5, r1
 80074ca:	b089      	sub	sp, #36	; 0x24
 80074cc:	4293      	cmp	r3, r2
 80074ce:	da01      	bge.n	80074d4 <__multiply+0x14>
 80074d0:	0025      	movs	r5, r4
 80074d2:	000c      	movs	r4, r1
 80074d4:	692f      	ldr	r7, [r5, #16]
 80074d6:	6926      	ldr	r6, [r4, #16]
 80074d8:	6869      	ldr	r1, [r5, #4]
 80074da:	19bb      	adds	r3, r7, r6
 80074dc:	9302      	str	r3, [sp, #8]
 80074de:	68ab      	ldr	r3, [r5, #8]
 80074e0:	19ba      	adds	r2, r7, r6
 80074e2:	4293      	cmp	r3, r2
 80074e4:	da00      	bge.n	80074e8 <__multiply+0x28>
 80074e6:	3101      	adds	r1, #1
 80074e8:	f7ff fee0 	bl	80072ac <_Balloc>
 80074ec:	9001      	str	r0, [sp, #4]
 80074ee:	2800      	cmp	r0, #0
 80074f0:	d106      	bne.n	8007500 <__multiply+0x40>
 80074f2:	215e      	movs	r1, #94	; 0x5e
 80074f4:	0002      	movs	r2, r0
 80074f6:	4b48      	ldr	r3, [pc, #288]	; (8007618 <__multiply+0x158>)
 80074f8:	4848      	ldr	r0, [pc, #288]	; (800761c <__multiply+0x15c>)
 80074fa:	31ff      	adds	r1, #255	; 0xff
 80074fc:	f000 fc9e 	bl	8007e3c <__assert_func>
 8007500:	9b01      	ldr	r3, [sp, #4]
 8007502:	2200      	movs	r2, #0
 8007504:	3314      	adds	r3, #20
 8007506:	469c      	mov	ip, r3
 8007508:	19bb      	adds	r3, r7, r6
 800750a:	009b      	lsls	r3, r3, #2
 800750c:	4463      	add	r3, ip
 800750e:	9303      	str	r3, [sp, #12]
 8007510:	4663      	mov	r3, ip
 8007512:	9903      	ldr	r1, [sp, #12]
 8007514:	428b      	cmp	r3, r1
 8007516:	d32c      	bcc.n	8007572 <__multiply+0xb2>
 8007518:	002b      	movs	r3, r5
 800751a:	0022      	movs	r2, r4
 800751c:	3314      	adds	r3, #20
 800751e:	00bf      	lsls	r7, r7, #2
 8007520:	3214      	adds	r2, #20
 8007522:	9306      	str	r3, [sp, #24]
 8007524:	00b6      	lsls	r6, r6, #2
 8007526:	19db      	adds	r3, r3, r7
 8007528:	9304      	str	r3, [sp, #16]
 800752a:	1993      	adds	r3, r2, r6
 800752c:	9307      	str	r3, [sp, #28]
 800752e:	2304      	movs	r3, #4
 8007530:	9305      	str	r3, [sp, #20]
 8007532:	002b      	movs	r3, r5
 8007534:	9904      	ldr	r1, [sp, #16]
 8007536:	3315      	adds	r3, #21
 8007538:	9200      	str	r2, [sp, #0]
 800753a:	4299      	cmp	r1, r3
 800753c:	d305      	bcc.n	800754a <__multiply+0x8a>
 800753e:	1b4b      	subs	r3, r1, r5
 8007540:	3b15      	subs	r3, #21
 8007542:	089b      	lsrs	r3, r3, #2
 8007544:	3301      	adds	r3, #1
 8007546:	009b      	lsls	r3, r3, #2
 8007548:	9305      	str	r3, [sp, #20]
 800754a:	9b07      	ldr	r3, [sp, #28]
 800754c:	9a00      	ldr	r2, [sp, #0]
 800754e:	429a      	cmp	r2, r3
 8007550:	d311      	bcc.n	8007576 <__multiply+0xb6>
 8007552:	9b02      	ldr	r3, [sp, #8]
 8007554:	2b00      	cmp	r3, #0
 8007556:	dd06      	ble.n	8007566 <__multiply+0xa6>
 8007558:	9b03      	ldr	r3, [sp, #12]
 800755a:	3b04      	subs	r3, #4
 800755c:	9303      	str	r3, [sp, #12]
 800755e:	681b      	ldr	r3, [r3, #0]
 8007560:	9300      	str	r3, [sp, #0]
 8007562:	2b00      	cmp	r3, #0
 8007564:	d054      	beq.n	8007610 <__multiply+0x150>
 8007566:	9b01      	ldr	r3, [sp, #4]
 8007568:	9a02      	ldr	r2, [sp, #8]
 800756a:	0018      	movs	r0, r3
 800756c:	611a      	str	r2, [r3, #16]
 800756e:	b009      	add	sp, #36	; 0x24
 8007570:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007572:	c304      	stmia	r3!, {r2}
 8007574:	e7cd      	b.n	8007512 <__multiply+0x52>
 8007576:	9b00      	ldr	r3, [sp, #0]
 8007578:	681b      	ldr	r3, [r3, #0]
 800757a:	b298      	uxth	r0, r3
 800757c:	2800      	cmp	r0, #0
 800757e:	d01c      	beq.n	80075ba <__multiply+0xfa>
 8007580:	4667      	mov	r7, ip
 8007582:	2400      	movs	r4, #0
 8007584:	9e06      	ldr	r6, [sp, #24]
 8007586:	ce02      	ldmia	r6!, {r1}
 8007588:	683a      	ldr	r2, [r7, #0]
 800758a:	b28b      	uxth	r3, r1
 800758c:	4343      	muls	r3, r0
 800758e:	0c09      	lsrs	r1, r1, #16
 8007590:	4341      	muls	r1, r0
 8007592:	b292      	uxth	r2, r2
 8007594:	189b      	adds	r3, r3, r2
 8007596:	191b      	adds	r3, r3, r4
 8007598:	000c      	movs	r4, r1
 800759a:	683a      	ldr	r2, [r7, #0]
 800759c:	0c11      	lsrs	r1, r2, #16
 800759e:	1861      	adds	r1, r4, r1
 80075a0:	0c1c      	lsrs	r4, r3, #16
 80075a2:	1909      	adds	r1, r1, r4
 80075a4:	0c0c      	lsrs	r4, r1, #16
 80075a6:	b29b      	uxth	r3, r3
 80075a8:	0409      	lsls	r1, r1, #16
 80075aa:	430b      	orrs	r3, r1
 80075ac:	c708      	stmia	r7!, {r3}
 80075ae:	9b04      	ldr	r3, [sp, #16]
 80075b0:	42b3      	cmp	r3, r6
 80075b2:	d8e8      	bhi.n	8007586 <__multiply+0xc6>
 80075b4:	4663      	mov	r3, ip
 80075b6:	9a05      	ldr	r2, [sp, #20]
 80075b8:	509c      	str	r4, [r3, r2]
 80075ba:	9b00      	ldr	r3, [sp, #0]
 80075bc:	681b      	ldr	r3, [r3, #0]
 80075be:	0c1e      	lsrs	r6, r3, #16
 80075c0:	d020      	beq.n	8007604 <__multiply+0x144>
 80075c2:	4663      	mov	r3, ip
 80075c4:	002c      	movs	r4, r5
 80075c6:	4660      	mov	r0, ip
 80075c8:	2700      	movs	r7, #0
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	3414      	adds	r4, #20
 80075ce:	6822      	ldr	r2, [r4, #0]
 80075d0:	b29b      	uxth	r3, r3
 80075d2:	b291      	uxth	r1, r2
 80075d4:	4371      	muls	r1, r6
 80075d6:	6802      	ldr	r2, [r0, #0]
 80075d8:	0c12      	lsrs	r2, r2, #16
 80075da:	1889      	adds	r1, r1, r2
 80075dc:	19cf      	adds	r7, r1, r7
 80075de:	0439      	lsls	r1, r7, #16
 80075e0:	430b      	orrs	r3, r1
 80075e2:	6003      	str	r3, [r0, #0]
 80075e4:	cc02      	ldmia	r4!, {r1}
 80075e6:	6843      	ldr	r3, [r0, #4]
 80075e8:	0c09      	lsrs	r1, r1, #16
 80075ea:	4371      	muls	r1, r6
 80075ec:	b29b      	uxth	r3, r3
 80075ee:	0c3f      	lsrs	r7, r7, #16
 80075f0:	18cb      	adds	r3, r1, r3
 80075f2:	9a04      	ldr	r2, [sp, #16]
 80075f4:	19db      	adds	r3, r3, r7
 80075f6:	0c1f      	lsrs	r7, r3, #16
 80075f8:	3004      	adds	r0, #4
 80075fa:	42a2      	cmp	r2, r4
 80075fc:	d8e7      	bhi.n	80075ce <__multiply+0x10e>
 80075fe:	4662      	mov	r2, ip
 8007600:	9905      	ldr	r1, [sp, #20]
 8007602:	5053      	str	r3, [r2, r1]
 8007604:	9b00      	ldr	r3, [sp, #0]
 8007606:	3304      	adds	r3, #4
 8007608:	9300      	str	r3, [sp, #0]
 800760a:	2304      	movs	r3, #4
 800760c:	449c      	add	ip, r3
 800760e:	e79c      	b.n	800754a <__multiply+0x8a>
 8007610:	9b02      	ldr	r3, [sp, #8]
 8007612:	3b01      	subs	r3, #1
 8007614:	9302      	str	r3, [sp, #8]
 8007616:	e79c      	b.n	8007552 <__multiply+0x92>
 8007618:	08008c87 	.word	0x08008c87
 800761c:	08008c98 	.word	0x08008c98

08007620 <__pow5mult>:
 8007620:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007622:	2303      	movs	r3, #3
 8007624:	0015      	movs	r5, r2
 8007626:	0007      	movs	r7, r0
 8007628:	000e      	movs	r6, r1
 800762a:	401a      	ands	r2, r3
 800762c:	421d      	tst	r5, r3
 800762e:	d008      	beq.n	8007642 <__pow5mult+0x22>
 8007630:	4925      	ldr	r1, [pc, #148]	; (80076c8 <__pow5mult+0xa8>)
 8007632:	3a01      	subs	r2, #1
 8007634:	0092      	lsls	r2, r2, #2
 8007636:	5852      	ldr	r2, [r2, r1]
 8007638:	2300      	movs	r3, #0
 800763a:	0031      	movs	r1, r6
 800763c:	f7ff fe9e 	bl	800737c <__multadd>
 8007640:	0006      	movs	r6, r0
 8007642:	10ad      	asrs	r5, r5, #2
 8007644:	d03d      	beq.n	80076c2 <__pow5mult+0xa2>
 8007646:	6a7c      	ldr	r4, [r7, #36]	; 0x24
 8007648:	2c00      	cmp	r4, #0
 800764a:	d10f      	bne.n	800766c <__pow5mult+0x4c>
 800764c:	2010      	movs	r0, #16
 800764e:	f7ff fe0f 	bl	8007270 <malloc>
 8007652:	1e02      	subs	r2, r0, #0
 8007654:	6278      	str	r0, [r7, #36]	; 0x24
 8007656:	d105      	bne.n	8007664 <__pow5mult+0x44>
 8007658:	21d7      	movs	r1, #215	; 0xd7
 800765a:	4b1c      	ldr	r3, [pc, #112]	; (80076cc <__pow5mult+0xac>)
 800765c:	481c      	ldr	r0, [pc, #112]	; (80076d0 <__pow5mult+0xb0>)
 800765e:	0049      	lsls	r1, r1, #1
 8007660:	f000 fbec 	bl	8007e3c <__assert_func>
 8007664:	6044      	str	r4, [r0, #4]
 8007666:	6084      	str	r4, [r0, #8]
 8007668:	6004      	str	r4, [r0, #0]
 800766a:	60c4      	str	r4, [r0, #12]
 800766c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800766e:	689c      	ldr	r4, [r3, #8]
 8007670:	9301      	str	r3, [sp, #4]
 8007672:	2c00      	cmp	r4, #0
 8007674:	d108      	bne.n	8007688 <__pow5mult+0x68>
 8007676:	0038      	movs	r0, r7
 8007678:	4916      	ldr	r1, [pc, #88]	; (80076d4 <__pow5mult+0xb4>)
 800767a:	f7ff ff0b 	bl	8007494 <__i2b>
 800767e:	9b01      	ldr	r3, [sp, #4]
 8007680:	0004      	movs	r4, r0
 8007682:	6098      	str	r0, [r3, #8]
 8007684:	2300      	movs	r3, #0
 8007686:	6003      	str	r3, [r0, #0]
 8007688:	2301      	movs	r3, #1
 800768a:	421d      	tst	r5, r3
 800768c:	d00a      	beq.n	80076a4 <__pow5mult+0x84>
 800768e:	0031      	movs	r1, r6
 8007690:	0022      	movs	r2, r4
 8007692:	0038      	movs	r0, r7
 8007694:	f7ff ff14 	bl	80074c0 <__multiply>
 8007698:	0031      	movs	r1, r6
 800769a:	9001      	str	r0, [sp, #4]
 800769c:	0038      	movs	r0, r7
 800769e:	f7ff fe49 	bl	8007334 <_Bfree>
 80076a2:	9e01      	ldr	r6, [sp, #4]
 80076a4:	106d      	asrs	r5, r5, #1
 80076a6:	d00c      	beq.n	80076c2 <__pow5mult+0xa2>
 80076a8:	6820      	ldr	r0, [r4, #0]
 80076aa:	2800      	cmp	r0, #0
 80076ac:	d107      	bne.n	80076be <__pow5mult+0x9e>
 80076ae:	0022      	movs	r2, r4
 80076b0:	0021      	movs	r1, r4
 80076b2:	0038      	movs	r0, r7
 80076b4:	f7ff ff04 	bl	80074c0 <__multiply>
 80076b8:	2300      	movs	r3, #0
 80076ba:	6020      	str	r0, [r4, #0]
 80076bc:	6003      	str	r3, [r0, #0]
 80076be:	0004      	movs	r4, r0
 80076c0:	e7e2      	b.n	8007688 <__pow5mult+0x68>
 80076c2:	0030      	movs	r0, r6
 80076c4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80076c6:	46c0      	nop			; (mov r8, r8)
 80076c8:	08008de8 	.word	0x08008de8
 80076cc:	08008c11 	.word	0x08008c11
 80076d0:	08008c98 	.word	0x08008c98
 80076d4:	00000271 	.word	0x00000271

080076d8 <__lshift>:
 80076d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80076da:	000c      	movs	r4, r1
 80076dc:	0017      	movs	r7, r2
 80076de:	6923      	ldr	r3, [r4, #16]
 80076e0:	1155      	asrs	r5, r2, #5
 80076e2:	b087      	sub	sp, #28
 80076e4:	18eb      	adds	r3, r5, r3
 80076e6:	9302      	str	r3, [sp, #8]
 80076e8:	3301      	adds	r3, #1
 80076ea:	9301      	str	r3, [sp, #4]
 80076ec:	6849      	ldr	r1, [r1, #4]
 80076ee:	68a3      	ldr	r3, [r4, #8]
 80076f0:	9004      	str	r0, [sp, #16]
 80076f2:	9a01      	ldr	r2, [sp, #4]
 80076f4:	4293      	cmp	r3, r2
 80076f6:	db11      	blt.n	800771c <__lshift+0x44>
 80076f8:	9804      	ldr	r0, [sp, #16]
 80076fa:	f7ff fdd7 	bl	80072ac <_Balloc>
 80076fe:	0002      	movs	r2, r0
 8007700:	2300      	movs	r3, #0
 8007702:	3214      	adds	r2, #20
 8007704:	0006      	movs	r6, r0
 8007706:	0011      	movs	r1, r2
 8007708:	9203      	str	r2, [sp, #12]
 800770a:	4298      	cmp	r0, r3
 800770c:	d10d      	bne.n	800772a <__lshift+0x52>
 800770e:	21da      	movs	r1, #218	; 0xda
 8007710:	0002      	movs	r2, r0
 8007712:	4b27      	ldr	r3, [pc, #156]	; (80077b0 <__lshift+0xd8>)
 8007714:	4827      	ldr	r0, [pc, #156]	; (80077b4 <__lshift+0xdc>)
 8007716:	31ff      	adds	r1, #255	; 0xff
 8007718:	f000 fb90 	bl	8007e3c <__assert_func>
 800771c:	3101      	adds	r1, #1
 800771e:	005b      	lsls	r3, r3, #1
 8007720:	e7e7      	b.n	80076f2 <__lshift+0x1a>
 8007722:	2200      	movs	r2, #0
 8007724:	0098      	lsls	r0, r3, #2
 8007726:	500a      	str	r2, [r1, r0]
 8007728:	3301      	adds	r3, #1
 800772a:	42ab      	cmp	r3, r5
 800772c:	dbf9      	blt.n	8007722 <__lshift+0x4a>
 800772e:	43eb      	mvns	r3, r5
 8007730:	17db      	asrs	r3, r3, #31
 8007732:	401d      	ands	r5, r3
 8007734:	9b03      	ldr	r3, [sp, #12]
 8007736:	00ad      	lsls	r5, r5, #2
 8007738:	211f      	movs	r1, #31
 800773a:	0038      	movs	r0, r7
 800773c:	195d      	adds	r5, r3, r5
 800773e:	0023      	movs	r3, r4
 8007740:	6922      	ldr	r2, [r4, #16]
 8007742:	3314      	adds	r3, #20
 8007744:	0092      	lsls	r2, r2, #2
 8007746:	4008      	ands	r0, r1
 8007748:	4684      	mov	ip, r0
 800774a:	189a      	adds	r2, r3, r2
 800774c:	420f      	tst	r7, r1
 800774e:	d02a      	beq.n	80077a6 <__lshift+0xce>
 8007750:	3101      	adds	r1, #1
 8007752:	1a09      	subs	r1, r1, r0
 8007754:	9105      	str	r1, [sp, #20]
 8007756:	2100      	movs	r1, #0
 8007758:	9503      	str	r5, [sp, #12]
 800775a:	4667      	mov	r7, ip
 800775c:	6818      	ldr	r0, [r3, #0]
 800775e:	40b8      	lsls	r0, r7
 8007760:	4301      	orrs	r1, r0
 8007762:	9803      	ldr	r0, [sp, #12]
 8007764:	c002      	stmia	r0!, {r1}
 8007766:	cb02      	ldmia	r3!, {r1}
 8007768:	9003      	str	r0, [sp, #12]
 800776a:	9805      	ldr	r0, [sp, #20]
 800776c:	40c1      	lsrs	r1, r0
 800776e:	429a      	cmp	r2, r3
 8007770:	d8f3      	bhi.n	800775a <__lshift+0x82>
 8007772:	0020      	movs	r0, r4
 8007774:	3015      	adds	r0, #21
 8007776:	2304      	movs	r3, #4
 8007778:	4282      	cmp	r2, r0
 800777a:	d304      	bcc.n	8007786 <__lshift+0xae>
 800777c:	1b13      	subs	r3, r2, r4
 800777e:	3b15      	subs	r3, #21
 8007780:	089b      	lsrs	r3, r3, #2
 8007782:	3301      	adds	r3, #1
 8007784:	009b      	lsls	r3, r3, #2
 8007786:	50e9      	str	r1, [r5, r3]
 8007788:	2900      	cmp	r1, #0
 800778a:	d002      	beq.n	8007792 <__lshift+0xba>
 800778c:	9b02      	ldr	r3, [sp, #8]
 800778e:	3302      	adds	r3, #2
 8007790:	9301      	str	r3, [sp, #4]
 8007792:	9b01      	ldr	r3, [sp, #4]
 8007794:	9804      	ldr	r0, [sp, #16]
 8007796:	3b01      	subs	r3, #1
 8007798:	0021      	movs	r1, r4
 800779a:	6133      	str	r3, [r6, #16]
 800779c:	f7ff fdca 	bl	8007334 <_Bfree>
 80077a0:	0030      	movs	r0, r6
 80077a2:	b007      	add	sp, #28
 80077a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80077a6:	cb02      	ldmia	r3!, {r1}
 80077a8:	c502      	stmia	r5!, {r1}
 80077aa:	429a      	cmp	r2, r3
 80077ac:	d8fb      	bhi.n	80077a6 <__lshift+0xce>
 80077ae:	e7f0      	b.n	8007792 <__lshift+0xba>
 80077b0:	08008c87 	.word	0x08008c87
 80077b4:	08008c98 	.word	0x08008c98

080077b8 <__mcmp>:
 80077b8:	6902      	ldr	r2, [r0, #16]
 80077ba:	690b      	ldr	r3, [r1, #16]
 80077bc:	b530      	push	{r4, r5, lr}
 80077be:	0004      	movs	r4, r0
 80077c0:	1ad0      	subs	r0, r2, r3
 80077c2:	429a      	cmp	r2, r3
 80077c4:	d10d      	bne.n	80077e2 <__mcmp+0x2a>
 80077c6:	009b      	lsls	r3, r3, #2
 80077c8:	3414      	adds	r4, #20
 80077ca:	3114      	adds	r1, #20
 80077cc:	18e2      	adds	r2, r4, r3
 80077ce:	18c9      	adds	r1, r1, r3
 80077d0:	3a04      	subs	r2, #4
 80077d2:	3904      	subs	r1, #4
 80077d4:	6815      	ldr	r5, [r2, #0]
 80077d6:	680b      	ldr	r3, [r1, #0]
 80077d8:	429d      	cmp	r5, r3
 80077da:	d003      	beq.n	80077e4 <__mcmp+0x2c>
 80077dc:	2001      	movs	r0, #1
 80077de:	429d      	cmp	r5, r3
 80077e0:	d303      	bcc.n	80077ea <__mcmp+0x32>
 80077e2:	bd30      	pop	{r4, r5, pc}
 80077e4:	4294      	cmp	r4, r2
 80077e6:	d3f3      	bcc.n	80077d0 <__mcmp+0x18>
 80077e8:	e7fb      	b.n	80077e2 <__mcmp+0x2a>
 80077ea:	4240      	negs	r0, r0
 80077ec:	e7f9      	b.n	80077e2 <__mcmp+0x2a>
	...

080077f0 <__mdiff>:
 80077f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80077f2:	000e      	movs	r6, r1
 80077f4:	0007      	movs	r7, r0
 80077f6:	0011      	movs	r1, r2
 80077f8:	0030      	movs	r0, r6
 80077fa:	b087      	sub	sp, #28
 80077fc:	0014      	movs	r4, r2
 80077fe:	f7ff ffdb 	bl	80077b8 <__mcmp>
 8007802:	1e05      	subs	r5, r0, #0
 8007804:	d110      	bne.n	8007828 <__mdiff+0x38>
 8007806:	0001      	movs	r1, r0
 8007808:	0038      	movs	r0, r7
 800780a:	f7ff fd4f 	bl	80072ac <_Balloc>
 800780e:	1e02      	subs	r2, r0, #0
 8007810:	d104      	bne.n	800781c <__mdiff+0x2c>
 8007812:	4b40      	ldr	r3, [pc, #256]	; (8007914 <__mdiff+0x124>)
 8007814:	4940      	ldr	r1, [pc, #256]	; (8007918 <__mdiff+0x128>)
 8007816:	4841      	ldr	r0, [pc, #260]	; (800791c <__mdiff+0x12c>)
 8007818:	f000 fb10 	bl	8007e3c <__assert_func>
 800781c:	2301      	movs	r3, #1
 800781e:	6145      	str	r5, [r0, #20]
 8007820:	6103      	str	r3, [r0, #16]
 8007822:	0010      	movs	r0, r2
 8007824:	b007      	add	sp, #28
 8007826:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007828:	2301      	movs	r3, #1
 800782a:	9301      	str	r3, [sp, #4]
 800782c:	2800      	cmp	r0, #0
 800782e:	db04      	blt.n	800783a <__mdiff+0x4a>
 8007830:	0023      	movs	r3, r4
 8007832:	0034      	movs	r4, r6
 8007834:	001e      	movs	r6, r3
 8007836:	2300      	movs	r3, #0
 8007838:	9301      	str	r3, [sp, #4]
 800783a:	0038      	movs	r0, r7
 800783c:	6861      	ldr	r1, [r4, #4]
 800783e:	f7ff fd35 	bl	80072ac <_Balloc>
 8007842:	1e02      	subs	r2, r0, #0
 8007844:	d103      	bne.n	800784e <__mdiff+0x5e>
 8007846:	2190      	movs	r1, #144	; 0x90
 8007848:	4b32      	ldr	r3, [pc, #200]	; (8007914 <__mdiff+0x124>)
 800784a:	0089      	lsls	r1, r1, #2
 800784c:	e7e3      	b.n	8007816 <__mdiff+0x26>
 800784e:	9b01      	ldr	r3, [sp, #4]
 8007850:	2700      	movs	r7, #0
 8007852:	60c3      	str	r3, [r0, #12]
 8007854:	6920      	ldr	r0, [r4, #16]
 8007856:	3414      	adds	r4, #20
 8007858:	9401      	str	r4, [sp, #4]
 800785a:	9b01      	ldr	r3, [sp, #4]
 800785c:	0084      	lsls	r4, r0, #2
 800785e:	191b      	adds	r3, r3, r4
 8007860:	0034      	movs	r4, r6
 8007862:	9302      	str	r3, [sp, #8]
 8007864:	6933      	ldr	r3, [r6, #16]
 8007866:	3414      	adds	r4, #20
 8007868:	0099      	lsls	r1, r3, #2
 800786a:	1863      	adds	r3, r4, r1
 800786c:	9303      	str	r3, [sp, #12]
 800786e:	0013      	movs	r3, r2
 8007870:	3314      	adds	r3, #20
 8007872:	469c      	mov	ip, r3
 8007874:	9305      	str	r3, [sp, #20]
 8007876:	9b01      	ldr	r3, [sp, #4]
 8007878:	9304      	str	r3, [sp, #16]
 800787a:	9b04      	ldr	r3, [sp, #16]
 800787c:	cc02      	ldmia	r4!, {r1}
 800787e:	cb20      	ldmia	r3!, {r5}
 8007880:	9304      	str	r3, [sp, #16]
 8007882:	b2ab      	uxth	r3, r5
 8007884:	19df      	adds	r7, r3, r7
 8007886:	b28b      	uxth	r3, r1
 8007888:	1afb      	subs	r3, r7, r3
 800788a:	0c2d      	lsrs	r5, r5, #16
 800788c:	0c09      	lsrs	r1, r1, #16
 800788e:	1a69      	subs	r1, r5, r1
 8007890:	141d      	asrs	r5, r3, #16
 8007892:	1949      	adds	r1, r1, r5
 8007894:	140f      	asrs	r7, r1, #16
 8007896:	b29b      	uxth	r3, r3
 8007898:	0409      	lsls	r1, r1, #16
 800789a:	430b      	orrs	r3, r1
 800789c:	4661      	mov	r1, ip
 800789e:	c108      	stmia	r1!, {r3}
 80078a0:	9b03      	ldr	r3, [sp, #12]
 80078a2:	468c      	mov	ip, r1
 80078a4:	42a3      	cmp	r3, r4
 80078a6:	d8e8      	bhi.n	800787a <__mdiff+0x8a>
 80078a8:	0031      	movs	r1, r6
 80078aa:	9c03      	ldr	r4, [sp, #12]
 80078ac:	3115      	adds	r1, #21
 80078ae:	2304      	movs	r3, #4
 80078b0:	428c      	cmp	r4, r1
 80078b2:	d304      	bcc.n	80078be <__mdiff+0xce>
 80078b4:	1ba3      	subs	r3, r4, r6
 80078b6:	3b15      	subs	r3, #21
 80078b8:	089b      	lsrs	r3, r3, #2
 80078ba:	3301      	adds	r3, #1
 80078bc:	009b      	lsls	r3, r3, #2
 80078be:	9901      	ldr	r1, [sp, #4]
 80078c0:	18cc      	adds	r4, r1, r3
 80078c2:	9905      	ldr	r1, [sp, #20]
 80078c4:	0026      	movs	r6, r4
 80078c6:	18cb      	adds	r3, r1, r3
 80078c8:	469c      	mov	ip, r3
 80078ca:	9902      	ldr	r1, [sp, #8]
 80078cc:	428e      	cmp	r6, r1
 80078ce:	d310      	bcc.n	80078f2 <__mdiff+0x102>
 80078d0:	9e02      	ldr	r6, [sp, #8]
 80078d2:	1ee5      	subs	r5, r4, #3
 80078d4:	2100      	movs	r1, #0
 80078d6:	42ae      	cmp	r6, r5
 80078d8:	d304      	bcc.n	80078e4 <__mdiff+0xf4>
 80078da:	0031      	movs	r1, r6
 80078dc:	3103      	adds	r1, #3
 80078de:	1b09      	subs	r1, r1, r4
 80078e0:	0889      	lsrs	r1, r1, #2
 80078e2:	0089      	lsls	r1, r1, #2
 80078e4:	185b      	adds	r3, r3, r1
 80078e6:	3b04      	subs	r3, #4
 80078e8:	6819      	ldr	r1, [r3, #0]
 80078ea:	2900      	cmp	r1, #0
 80078ec:	d00f      	beq.n	800790e <__mdiff+0x11e>
 80078ee:	6110      	str	r0, [r2, #16]
 80078f0:	e797      	b.n	8007822 <__mdiff+0x32>
 80078f2:	ce02      	ldmia	r6!, {r1}
 80078f4:	b28d      	uxth	r5, r1
 80078f6:	19ed      	adds	r5, r5, r7
 80078f8:	0c0f      	lsrs	r7, r1, #16
 80078fa:	1429      	asrs	r1, r5, #16
 80078fc:	1879      	adds	r1, r7, r1
 80078fe:	140f      	asrs	r7, r1, #16
 8007900:	b2ad      	uxth	r5, r5
 8007902:	0409      	lsls	r1, r1, #16
 8007904:	430d      	orrs	r5, r1
 8007906:	4661      	mov	r1, ip
 8007908:	c120      	stmia	r1!, {r5}
 800790a:	468c      	mov	ip, r1
 800790c:	e7dd      	b.n	80078ca <__mdiff+0xda>
 800790e:	3801      	subs	r0, #1
 8007910:	e7e9      	b.n	80078e6 <__mdiff+0xf6>
 8007912:	46c0      	nop			; (mov r8, r8)
 8007914:	08008c87 	.word	0x08008c87
 8007918:	00000232 	.word	0x00000232
 800791c:	08008c98 	.word	0x08008c98

08007920 <__d2b>:
 8007920:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007922:	2101      	movs	r1, #1
 8007924:	0014      	movs	r4, r2
 8007926:	001e      	movs	r6, r3
 8007928:	9f08      	ldr	r7, [sp, #32]
 800792a:	f7ff fcbf 	bl	80072ac <_Balloc>
 800792e:	1e05      	subs	r5, r0, #0
 8007930:	d105      	bne.n	800793e <__d2b+0x1e>
 8007932:	0002      	movs	r2, r0
 8007934:	4b26      	ldr	r3, [pc, #152]	; (80079d0 <__d2b+0xb0>)
 8007936:	4927      	ldr	r1, [pc, #156]	; (80079d4 <__d2b+0xb4>)
 8007938:	4827      	ldr	r0, [pc, #156]	; (80079d8 <__d2b+0xb8>)
 800793a:	f000 fa7f 	bl	8007e3c <__assert_func>
 800793e:	0333      	lsls	r3, r6, #12
 8007940:	0076      	lsls	r6, r6, #1
 8007942:	0b1b      	lsrs	r3, r3, #12
 8007944:	0d76      	lsrs	r6, r6, #21
 8007946:	d124      	bne.n	8007992 <__d2b+0x72>
 8007948:	9301      	str	r3, [sp, #4]
 800794a:	2c00      	cmp	r4, #0
 800794c:	d027      	beq.n	800799e <__d2b+0x7e>
 800794e:	4668      	mov	r0, sp
 8007950:	9400      	str	r4, [sp, #0]
 8007952:	f7ff fd71 	bl	8007438 <__lo0bits>
 8007956:	9c00      	ldr	r4, [sp, #0]
 8007958:	2800      	cmp	r0, #0
 800795a:	d01e      	beq.n	800799a <__d2b+0x7a>
 800795c:	9b01      	ldr	r3, [sp, #4]
 800795e:	2120      	movs	r1, #32
 8007960:	001a      	movs	r2, r3
 8007962:	1a09      	subs	r1, r1, r0
 8007964:	408a      	lsls	r2, r1
 8007966:	40c3      	lsrs	r3, r0
 8007968:	4322      	orrs	r2, r4
 800796a:	616a      	str	r2, [r5, #20]
 800796c:	9301      	str	r3, [sp, #4]
 800796e:	9c01      	ldr	r4, [sp, #4]
 8007970:	61ac      	str	r4, [r5, #24]
 8007972:	1e63      	subs	r3, r4, #1
 8007974:	419c      	sbcs	r4, r3
 8007976:	3401      	adds	r4, #1
 8007978:	612c      	str	r4, [r5, #16]
 800797a:	2e00      	cmp	r6, #0
 800797c:	d018      	beq.n	80079b0 <__d2b+0x90>
 800797e:	4b17      	ldr	r3, [pc, #92]	; (80079dc <__d2b+0xbc>)
 8007980:	18f6      	adds	r6, r6, r3
 8007982:	2335      	movs	r3, #53	; 0x35
 8007984:	1836      	adds	r6, r6, r0
 8007986:	1a18      	subs	r0, r3, r0
 8007988:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800798a:	603e      	str	r6, [r7, #0]
 800798c:	6018      	str	r0, [r3, #0]
 800798e:	0028      	movs	r0, r5
 8007990:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8007992:	2280      	movs	r2, #128	; 0x80
 8007994:	0352      	lsls	r2, r2, #13
 8007996:	4313      	orrs	r3, r2
 8007998:	e7d6      	b.n	8007948 <__d2b+0x28>
 800799a:	616c      	str	r4, [r5, #20]
 800799c:	e7e7      	b.n	800796e <__d2b+0x4e>
 800799e:	a801      	add	r0, sp, #4
 80079a0:	f7ff fd4a 	bl	8007438 <__lo0bits>
 80079a4:	2401      	movs	r4, #1
 80079a6:	9b01      	ldr	r3, [sp, #4]
 80079a8:	612c      	str	r4, [r5, #16]
 80079aa:	616b      	str	r3, [r5, #20]
 80079ac:	3020      	adds	r0, #32
 80079ae:	e7e4      	b.n	800797a <__d2b+0x5a>
 80079b0:	4b0b      	ldr	r3, [pc, #44]	; (80079e0 <__d2b+0xc0>)
 80079b2:	18c0      	adds	r0, r0, r3
 80079b4:	4b0b      	ldr	r3, [pc, #44]	; (80079e4 <__d2b+0xc4>)
 80079b6:	6038      	str	r0, [r7, #0]
 80079b8:	18e3      	adds	r3, r4, r3
 80079ba:	009b      	lsls	r3, r3, #2
 80079bc:	18eb      	adds	r3, r5, r3
 80079be:	6958      	ldr	r0, [r3, #20]
 80079c0:	f7ff fd20 	bl	8007404 <__hi0bits>
 80079c4:	0164      	lsls	r4, r4, #5
 80079c6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80079c8:	1a24      	subs	r4, r4, r0
 80079ca:	601c      	str	r4, [r3, #0]
 80079cc:	e7df      	b.n	800798e <__d2b+0x6e>
 80079ce:	46c0      	nop			; (mov r8, r8)
 80079d0:	08008c87 	.word	0x08008c87
 80079d4:	0000030a 	.word	0x0000030a
 80079d8:	08008c98 	.word	0x08008c98
 80079dc:	fffffbcd 	.word	0xfffffbcd
 80079e0:	fffffbce 	.word	0xfffffbce
 80079e4:	3fffffff 	.word	0x3fffffff

080079e8 <_calloc_r>:
 80079e8:	434a      	muls	r2, r1
 80079ea:	b570      	push	{r4, r5, r6, lr}
 80079ec:	0011      	movs	r1, r2
 80079ee:	0015      	movs	r5, r2
 80079f0:	f000 f852 	bl	8007a98 <_malloc_r>
 80079f4:	1e04      	subs	r4, r0, #0
 80079f6:	d003      	beq.n	8007a00 <_calloc_r+0x18>
 80079f8:	002a      	movs	r2, r5
 80079fa:	2100      	movs	r1, #0
 80079fc:	f7fe f8e8 	bl	8005bd0 <memset>
 8007a00:	0020      	movs	r0, r4
 8007a02:	bd70      	pop	{r4, r5, r6, pc}

08007a04 <_free_r>:
 8007a04:	b570      	push	{r4, r5, r6, lr}
 8007a06:	0005      	movs	r5, r0
 8007a08:	2900      	cmp	r1, #0
 8007a0a:	d010      	beq.n	8007a2e <_free_r+0x2a>
 8007a0c:	1f0c      	subs	r4, r1, #4
 8007a0e:	6823      	ldr	r3, [r4, #0]
 8007a10:	2b00      	cmp	r3, #0
 8007a12:	da00      	bge.n	8007a16 <_free_r+0x12>
 8007a14:	18e4      	adds	r4, r4, r3
 8007a16:	0028      	movs	r0, r5
 8007a18:	f000 fa64 	bl	8007ee4 <__malloc_lock>
 8007a1c:	4a1d      	ldr	r2, [pc, #116]	; (8007a94 <_free_r+0x90>)
 8007a1e:	6813      	ldr	r3, [r2, #0]
 8007a20:	2b00      	cmp	r3, #0
 8007a22:	d105      	bne.n	8007a30 <_free_r+0x2c>
 8007a24:	6063      	str	r3, [r4, #4]
 8007a26:	6014      	str	r4, [r2, #0]
 8007a28:	0028      	movs	r0, r5
 8007a2a:	f000 fa63 	bl	8007ef4 <__malloc_unlock>
 8007a2e:	bd70      	pop	{r4, r5, r6, pc}
 8007a30:	42a3      	cmp	r3, r4
 8007a32:	d908      	bls.n	8007a46 <_free_r+0x42>
 8007a34:	6821      	ldr	r1, [r4, #0]
 8007a36:	1860      	adds	r0, r4, r1
 8007a38:	4283      	cmp	r3, r0
 8007a3a:	d1f3      	bne.n	8007a24 <_free_r+0x20>
 8007a3c:	6818      	ldr	r0, [r3, #0]
 8007a3e:	685b      	ldr	r3, [r3, #4]
 8007a40:	1841      	adds	r1, r0, r1
 8007a42:	6021      	str	r1, [r4, #0]
 8007a44:	e7ee      	b.n	8007a24 <_free_r+0x20>
 8007a46:	001a      	movs	r2, r3
 8007a48:	685b      	ldr	r3, [r3, #4]
 8007a4a:	2b00      	cmp	r3, #0
 8007a4c:	d001      	beq.n	8007a52 <_free_r+0x4e>
 8007a4e:	42a3      	cmp	r3, r4
 8007a50:	d9f9      	bls.n	8007a46 <_free_r+0x42>
 8007a52:	6811      	ldr	r1, [r2, #0]
 8007a54:	1850      	adds	r0, r2, r1
 8007a56:	42a0      	cmp	r0, r4
 8007a58:	d10b      	bne.n	8007a72 <_free_r+0x6e>
 8007a5a:	6820      	ldr	r0, [r4, #0]
 8007a5c:	1809      	adds	r1, r1, r0
 8007a5e:	1850      	adds	r0, r2, r1
 8007a60:	6011      	str	r1, [r2, #0]
 8007a62:	4283      	cmp	r3, r0
 8007a64:	d1e0      	bne.n	8007a28 <_free_r+0x24>
 8007a66:	6818      	ldr	r0, [r3, #0]
 8007a68:	685b      	ldr	r3, [r3, #4]
 8007a6a:	1841      	adds	r1, r0, r1
 8007a6c:	6011      	str	r1, [r2, #0]
 8007a6e:	6053      	str	r3, [r2, #4]
 8007a70:	e7da      	b.n	8007a28 <_free_r+0x24>
 8007a72:	42a0      	cmp	r0, r4
 8007a74:	d902      	bls.n	8007a7c <_free_r+0x78>
 8007a76:	230c      	movs	r3, #12
 8007a78:	602b      	str	r3, [r5, #0]
 8007a7a:	e7d5      	b.n	8007a28 <_free_r+0x24>
 8007a7c:	6821      	ldr	r1, [r4, #0]
 8007a7e:	1860      	adds	r0, r4, r1
 8007a80:	4283      	cmp	r3, r0
 8007a82:	d103      	bne.n	8007a8c <_free_r+0x88>
 8007a84:	6818      	ldr	r0, [r3, #0]
 8007a86:	685b      	ldr	r3, [r3, #4]
 8007a88:	1841      	adds	r1, r0, r1
 8007a8a:	6021      	str	r1, [r4, #0]
 8007a8c:	6063      	str	r3, [r4, #4]
 8007a8e:	6054      	str	r4, [r2, #4]
 8007a90:	e7ca      	b.n	8007a28 <_free_r+0x24>
 8007a92:	46c0      	nop			; (mov r8, r8)
 8007a94:	200001fc 	.word	0x200001fc

08007a98 <_malloc_r>:
 8007a98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007a9a:	2303      	movs	r3, #3
 8007a9c:	1ccd      	adds	r5, r1, #3
 8007a9e:	439d      	bics	r5, r3
 8007aa0:	3508      	adds	r5, #8
 8007aa2:	0006      	movs	r6, r0
 8007aa4:	2d0c      	cmp	r5, #12
 8007aa6:	d21f      	bcs.n	8007ae8 <_malloc_r+0x50>
 8007aa8:	250c      	movs	r5, #12
 8007aaa:	42a9      	cmp	r1, r5
 8007aac:	d81e      	bhi.n	8007aec <_malloc_r+0x54>
 8007aae:	0030      	movs	r0, r6
 8007ab0:	f000 fa18 	bl	8007ee4 <__malloc_lock>
 8007ab4:	4925      	ldr	r1, [pc, #148]	; (8007b4c <_malloc_r+0xb4>)
 8007ab6:	680a      	ldr	r2, [r1, #0]
 8007ab8:	0014      	movs	r4, r2
 8007aba:	2c00      	cmp	r4, #0
 8007abc:	d11a      	bne.n	8007af4 <_malloc_r+0x5c>
 8007abe:	4f24      	ldr	r7, [pc, #144]	; (8007b50 <_malloc_r+0xb8>)
 8007ac0:	683b      	ldr	r3, [r7, #0]
 8007ac2:	2b00      	cmp	r3, #0
 8007ac4:	d104      	bne.n	8007ad0 <_malloc_r+0x38>
 8007ac6:	0021      	movs	r1, r4
 8007ac8:	0030      	movs	r0, r6
 8007aca:	f000 f9a5 	bl	8007e18 <_sbrk_r>
 8007ace:	6038      	str	r0, [r7, #0]
 8007ad0:	0029      	movs	r1, r5
 8007ad2:	0030      	movs	r0, r6
 8007ad4:	f000 f9a0 	bl	8007e18 <_sbrk_r>
 8007ad8:	1c43      	adds	r3, r0, #1
 8007ada:	d12b      	bne.n	8007b34 <_malloc_r+0x9c>
 8007adc:	230c      	movs	r3, #12
 8007ade:	0030      	movs	r0, r6
 8007ae0:	6033      	str	r3, [r6, #0]
 8007ae2:	f000 fa07 	bl	8007ef4 <__malloc_unlock>
 8007ae6:	e003      	b.n	8007af0 <_malloc_r+0x58>
 8007ae8:	2d00      	cmp	r5, #0
 8007aea:	dade      	bge.n	8007aaa <_malloc_r+0x12>
 8007aec:	230c      	movs	r3, #12
 8007aee:	6033      	str	r3, [r6, #0]
 8007af0:	2000      	movs	r0, #0
 8007af2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007af4:	6823      	ldr	r3, [r4, #0]
 8007af6:	1b5b      	subs	r3, r3, r5
 8007af8:	d419      	bmi.n	8007b2e <_malloc_r+0x96>
 8007afa:	2b0b      	cmp	r3, #11
 8007afc:	d903      	bls.n	8007b06 <_malloc_r+0x6e>
 8007afe:	6023      	str	r3, [r4, #0]
 8007b00:	18e4      	adds	r4, r4, r3
 8007b02:	6025      	str	r5, [r4, #0]
 8007b04:	e003      	b.n	8007b0e <_malloc_r+0x76>
 8007b06:	6863      	ldr	r3, [r4, #4]
 8007b08:	42a2      	cmp	r2, r4
 8007b0a:	d10e      	bne.n	8007b2a <_malloc_r+0x92>
 8007b0c:	600b      	str	r3, [r1, #0]
 8007b0e:	0030      	movs	r0, r6
 8007b10:	f000 f9f0 	bl	8007ef4 <__malloc_unlock>
 8007b14:	0020      	movs	r0, r4
 8007b16:	2207      	movs	r2, #7
 8007b18:	300b      	adds	r0, #11
 8007b1a:	1d23      	adds	r3, r4, #4
 8007b1c:	4390      	bics	r0, r2
 8007b1e:	1ac2      	subs	r2, r0, r3
 8007b20:	4298      	cmp	r0, r3
 8007b22:	d0e6      	beq.n	8007af2 <_malloc_r+0x5a>
 8007b24:	1a1b      	subs	r3, r3, r0
 8007b26:	50a3      	str	r3, [r4, r2]
 8007b28:	e7e3      	b.n	8007af2 <_malloc_r+0x5a>
 8007b2a:	6053      	str	r3, [r2, #4]
 8007b2c:	e7ef      	b.n	8007b0e <_malloc_r+0x76>
 8007b2e:	0022      	movs	r2, r4
 8007b30:	6864      	ldr	r4, [r4, #4]
 8007b32:	e7c2      	b.n	8007aba <_malloc_r+0x22>
 8007b34:	2303      	movs	r3, #3
 8007b36:	1cc4      	adds	r4, r0, #3
 8007b38:	439c      	bics	r4, r3
 8007b3a:	42a0      	cmp	r0, r4
 8007b3c:	d0e1      	beq.n	8007b02 <_malloc_r+0x6a>
 8007b3e:	1a21      	subs	r1, r4, r0
 8007b40:	0030      	movs	r0, r6
 8007b42:	f000 f969 	bl	8007e18 <_sbrk_r>
 8007b46:	1c43      	adds	r3, r0, #1
 8007b48:	d1db      	bne.n	8007b02 <_malloc_r+0x6a>
 8007b4a:	e7c7      	b.n	8007adc <_malloc_r+0x44>
 8007b4c:	200001fc 	.word	0x200001fc
 8007b50:	20000200 	.word	0x20000200

08007b54 <__ssputs_r>:
 8007b54:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007b56:	688e      	ldr	r6, [r1, #8]
 8007b58:	b085      	sub	sp, #20
 8007b5a:	0007      	movs	r7, r0
 8007b5c:	000c      	movs	r4, r1
 8007b5e:	9203      	str	r2, [sp, #12]
 8007b60:	9301      	str	r3, [sp, #4]
 8007b62:	429e      	cmp	r6, r3
 8007b64:	d83c      	bhi.n	8007be0 <__ssputs_r+0x8c>
 8007b66:	2390      	movs	r3, #144	; 0x90
 8007b68:	898a      	ldrh	r2, [r1, #12]
 8007b6a:	00db      	lsls	r3, r3, #3
 8007b6c:	421a      	tst	r2, r3
 8007b6e:	d034      	beq.n	8007bda <__ssputs_r+0x86>
 8007b70:	2503      	movs	r5, #3
 8007b72:	6909      	ldr	r1, [r1, #16]
 8007b74:	6823      	ldr	r3, [r4, #0]
 8007b76:	1a5b      	subs	r3, r3, r1
 8007b78:	9302      	str	r3, [sp, #8]
 8007b7a:	6963      	ldr	r3, [r4, #20]
 8007b7c:	9802      	ldr	r0, [sp, #8]
 8007b7e:	435d      	muls	r5, r3
 8007b80:	0feb      	lsrs	r3, r5, #31
 8007b82:	195d      	adds	r5, r3, r5
 8007b84:	9b01      	ldr	r3, [sp, #4]
 8007b86:	106d      	asrs	r5, r5, #1
 8007b88:	3301      	adds	r3, #1
 8007b8a:	181b      	adds	r3, r3, r0
 8007b8c:	42ab      	cmp	r3, r5
 8007b8e:	d900      	bls.n	8007b92 <__ssputs_r+0x3e>
 8007b90:	001d      	movs	r5, r3
 8007b92:	0553      	lsls	r3, r2, #21
 8007b94:	d532      	bpl.n	8007bfc <__ssputs_r+0xa8>
 8007b96:	0029      	movs	r1, r5
 8007b98:	0038      	movs	r0, r7
 8007b9a:	f7ff ff7d 	bl	8007a98 <_malloc_r>
 8007b9e:	1e06      	subs	r6, r0, #0
 8007ba0:	d109      	bne.n	8007bb6 <__ssputs_r+0x62>
 8007ba2:	230c      	movs	r3, #12
 8007ba4:	603b      	str	r3, [r7, #0]
 8007ba6:	2340      	movs	r3, #64	; 0x40
 8007ba8:	2001      	movs	r0, #1
 8007baa:	89a2      	ldrh	r2, [r4, #12]
 8007bac:	4240      	negs	r0, r0
 8007bae:	4313      	orrs	r3, r2
 8007bb0:	81a3      	strh	r3, [r4, #12]
 8007bb2:	b005      	add	sp, #20
 8007bb4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007bb6:	9a02      	ldr	r2, [sp, #8]
 8007bb8:	6921      	ldr	r1, [r4, #16]
 8007bba:	f7ff fb6e 	bl	800729a <memcpy>
 8007bbe:	89a3      	ldrh	r3, [r4, #12]
 8007bc0:	4a14      	ldr	r2, [pc, #80]	; (8007c14 <__ssputs_r+0xc0>)
 8007bc2:	401a      	ands	r2, r3
 8007bc4:	2380      	movs	r3, #128	; 0x80
 8007bc6:	4313      	orrs	r3, r2
 8007bc8:	81a3      	strh	r3, [r4, #12]
 8007bca:	9b02      	ldr	r3, [sp, #8]
 8007bcc:	6126      	str	r6, [r4, #16]
 8007bce:	18f6      	adds	r6, r6, r3
 8007bd0:	6026      	str	r6, [r4, #0]
 8007bd2:	6165      	str	r5, [r4, #20]
 8007bd4:	9e01      	ldr	r6, [sp, #4]
 8007bd6:	1aed      	subs	r5, r5, r3
 8007bd8:	60a5      	str	r5, [r4, #8]
 8007bda:	9b01      	ldr	r3, [sp, #4]
 8007bdc:	429e      	cmp	r6, r3
 8007bde:	d900      	bls.n	8007be2 <__ssputs_r+0x8e>
 8007be0:	9e01      	ldr	r6, [sp, #4]
 8007be2:	0032      	movs	r2, r6
 8007be4:	9903      	ldr	r1, [sp, #12]
 8007be6:	6820      	ldr	r0, [r4, #0]
 8007be8:	f000 f968 	bl	8007ebc <memmove>
 8007bec:	68a3      	ldr	r3, [r4, #8]
 8007bee:	2000      	movs	r0, #0
 8007bf0:	1b9b      	subs	r3, r3, r6
 8007bf2:	60a3      	str	r3, [r4, #8]
 8007bf4:	6823      	ldr	r3, [r4, #0]
 8007bf6:	199e      	adds	r6, r3, r6
 8007bf8:	6026      	str	r6, [r4, #0]
 8007bfa:	e7da      	b.n	8007bb2 <__ssputs_r+0x5e>
 8007bfc:	002a      	movs	r2, r5
 8007bfe:	0038      	movs	r0, r7
 8007c00:	f000 f980 	bl	8007f04 <_realloc_r>
 8007c04:	1e06      	subs	r6, r0, #0
 8007c06:	d1e0      	bne.n	8007bca <__ssputs_r+0x76>
 8007c08:	0038      	movs	r0, r7
 8007c0a:	6921      	ldr	r1, [r4, #16]
 8007c0c:	f7ff fefa 	bl	8007a04 <_free_r>
 8007c10:	e7c7      	b.n	8007ba2 <__ssputs_r+0x4e>
 8007c12:	46c0      	nop			; (mov r8, r8)
 8007c14:	fffffb7f 	.word	0xfffffb7f

08007c18 <_svfiprintf_r>:
 8007c18:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007c1a:	b0a1      	sub	sp, #132	; 0x84
 8007c1c:	9003      	str	r0, [sp, #12]
 8007c1e:	001d      	movs	r5, r3
 8007c20:	898b      	ldrh	r3, [r1, #12]
 8007c22:	000f      	movs	r7, r1
 8007c24:	0016      	movs	r6, r2
 8007c26:	061b      	lsls	r3, r3, #24
 8007c28:	d511      	bpl.n	8007c4e <_svfiprintf_r+0x36>
 8007c2a:	690b      	ldr	r3, [r1, #16]
 8007c2c:	2b00      	cmp	r3, #0
 8007c2e:	d10e      	bne.n	8007c4e <_svfiprintf_r+0x36>
 8007c30:	2140      	movs	r1, #64	; 0x40
 8007c32:	f7ff ff31 	bl	8007a98 <_malloc_r>
 8007c36:	6038      	str	r0, [r7, #0]
 8007c38:	6138      	str	r0, [r7, #16]
 8007c3a:	2800      	cmp	r0, #0
 8007c3c:	d105      	bne.n	8007c4a <_svfiprintf_r+0x32>
 8007c3e:	230c      	movs	r3, #12
 8007c40:	9a03      	ldr	r2, [sp, #12]
 8007c42:	3801      	subs	r0, #1
 8007c44:	6013      	str	r3, [r2, #0]
 8007c46:	b021      	add	sp, #132	; 0x84
 8007c48:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007c4a:	2340      	movs	r3, #64	; 0x40
 8007c4c:	617b      	str	r3, [r7, #20]
 8007c4e:	2300      	movs	r3, #0
 8007c50:	ac08      	add	r4, sp, #32
 8007c52:	6163      	str	r3, [r4, #20]
 8007c54:	3320      	adds	r3, #32
 8007c56:	7663      	strb	r3, [r4, #25]
 8007c58:	3310      	adds	r3, #16
 8007c5a:	76a3      	strb	r3, [r4, #26]
 8007c5c:	9507      	str	r5, [sp, #28]
 8007c5e:	0035      	movs	r5, r6
 8007c60:	782b      	ldrb	r3, [r5, #0]
 8007c62:	2b00      	cmp	r3, #0
 8007c64:	d001      	beq.n	8007c6a <_svfiprintf_r+0x52>
 8007c66:	2b25      	cmp	r3, #37	; 0x25
 8007c68:	d147      	bne.n	8007cfa <_svfiprintf_r+0xe2>
 8007c6a:	1bab      	subs	r3, r5, r6
 8007c6c:	9305      	str	r3, [sp, #20]
 8007c6e:	42b5      	cmp	r5, r6
 8007c70:	d00c      	beq.n	8007c8c <_svfiprintf_r+0x74>
 8007c72:	0032      	movs	r2, r6
 8007c74:	0039      	movs	r1, r7
 8007c76:	9803      	ldr	r0, [sp, #12]
 8007c78:	f7ff ff6c 	bl	8007b54 <__ssputs_r>
 8007c7c:	1c43      	adds	r3, r0, #1
 8007c7e:	d100      	bne.n	8007c82 <_svfiprintf_r+0x6a>
 8007c80:	e0ae      	b.n	8007de0 <_svfiprintf_r+0x1c8>
 8007c82:	6962      	ldr	r2, [r4, #20]
 8007c84:	9b05      	ldr	r3, [sp, #20]
 8007c86:	4694      	mov	ip, r2
 8007c88:	4463      	add	r3, ip
 8007c8a:	6163      	str	r3, [r4, #20]
 8007c8c:	782b      	ldrb	r3, [r5, #0]
 8007c8e:	2b00      	cmp	r3, #0
 8007c90:	d100      	bne.n	8007c94 <_svfiprintf_r+0x7c>
 8007c92:	e0a5      	b.n	8007de0 <_svfiprintf_r+0x1c8>
 8007c94:	2201      	movs	r2, #1
 8007c96:	2300      	movs	r3, #0
 8007c98:	4252      	negs	r2, r2
 8007c9a:	6062      	str	r2, [r4, #4]
 8007c9c:	a904      	add	r1, sp, #16
 8007c9e:	3254      	adds	r2, #84	; 0x54
 8007ca0:	1852      	adds	r2, r2, r1
 8007ca2:	1c6e      	adds	r6, r5, #1
 8007ca4:	6023      	str	r3, [r4, #0]
 8007ca6:	60e3      	str	r3, [r4, #12]
 8007ca8:	60a3      	str	r3, [r4, #8]
 8007caa:	7013      	strb	r3, [r2, #0]
 8007cac:	65a3      	str	r3, [r4, #88]	; 0x58
 8007cae:	2205      	movs	r2, #5
 8007cb0:	7831      	ldrb	r1, [r6, #0]
 8007cb2:	4854      	ldr	r0, [pc, #336]	; (8007e04 <_svfiprintf_r+0x1ec>)
 8007cb4:	f7ff fae6 	bl	8007284 <memchr>
 8007cb8:	1c75      	adds	r5, r6, #1
 8007cba:	2800      	cmp	r0, #0
 8007cbc:	d11f      	bne.n	8007cfe <_svfiprintf_r+0xe6>
 8007cbe:	6822      	ldr	r2, [r4, #0]
 8007cc0:	06d3      	lsls	r3, r2, #27
 8007cc2:	d504      	bpl.n	8007cce <_svfiprintf_r+0xb6>
 8007cc4:	2353      	movs	r3, #83	; 0x53
 8007cc6:	a904      	add	r1, sp, #16
 8007cc8:	185b      	adds	r3, r3, r1
 8007cca:	2120      	movs	r1, #32
 8007ccc:	7019      	strb	r1, [r3, #0]
 8007cce:	0713      	lsls	r3, r2, #28
 8007cd0:	d504      	bpl.n	8007cdc <_svfiprintf_r+0xc4>
 8007cd2:	2353      	movs	r3, #83	; 0x53
 8007cd4:	a904      	add	r1, sp, #16
 8007cd6:	185b      	adds	r3, r3, r1
 8007cd8:	212b      	movs	r1, #43	; 0x2b
 8007cda:	7019      	strb	r1, [r3, #0]
 8007cdc:	7833      	ldrb	r3, [r6, #0]
 8007cde:	2b2a      	cmp	r3, #42	; 0x2a
 8007ce0:	d016      	beq.n	8007d10 <_svfiprintf_r+0xf8>
 8007ce2:	0035      	movs	r5, r6
 8007ce4:	2100      	movs	r1, #0
 8007ce6:	200a      	movs	r0, #10
 8007ce8:	68e3      	ldr	r3, [r4, #12]
 8007cea:	782a      	ldrb	r2, [r5, #0]
 8007cec:	1c6e      	adds	r6, r5, #1
 8007cee:	3a30      	subs	r2, #48	; 0x30
 8007cf0:	2a09      	cmp	r2, #9
 8007cf2:	d94e      	bls.n	8007d92 <_svfiprintf_r+0x17a>
 8007cf4:	2900      	cmp	r1, #0
 8007cf6:	d111      	bne.n	8007d1c <_svfiprintf_r+0x104>
 8007cf8:	e017      	b.n	8007d2a <_svfiprintf_r+0x112>
 8007cfa:	3501      	adds	r5, #1
 8007cfc:	e7b0      	b.n	8007c60 <_svfiprintf_r+0x48>
 8007cfe:	4b41      	ldr	r3, [pc, #260]	; (8007e04 <_svfiprintf_r+0x1ec>)
 8007d00:	6822      	ldr	r2, [r4, #0]
 8007d02:	1ac0      	subs	r0, r0, r3
 8007d04:	2301      	movs	r3, #1
 8007d06:	4083      	lsls	r3, r0
 8007d08:	4313      	orrs	r3, r2
 8007d0a:	002e      	movs	r6, r5
 8007d0c:	6023      	str	r3, [r4, #0]
 8007d0e:	e7ce      	b.n	8007cae <_svfiprintf_r+0x96>
 8007d10:	9b07      	ldr	r3, [sp, #28]
 8007d12:	1d19      	adds	r1, r3, #4
 8007d14:	681b      	ldr	r3, [r3, #0]
 8007d16:	9107      	str	r1, [sp, #28]
 8007d18:	2b00      	cmp	r3, #0
 8007d1a:	db01      	blt.n	8007d20 <_svfiprintf_r+0x108>
 8007d1c:	930b      	str	r3, [sp, #44]	; 0x2c
 8007d1e:	e004      	b.n	8007d2a <_svfiprintf_r+0x112>
 8007d20:	425b      	negs	r3, r3
 8007d22:	60e3      	str	r3, [r4, #12]
 8007d24:	2302      	movs	r3, #2
 8007d26:	4313      	orrs	r3, r2
 8007d28:	6023      	str	r3, [r4, #0]
 8007d2a:	782b      	ldrb	r3, [r5, #0]
 8007d2c:	2b2e      	cmp	r3, #46	; 0x2e
 8007d2e:	d10a      	bne.n	8007d46 <_svfiprintf_r+0x12e>
 8007d30:	786b      	ldrb	r3, [r5, #1]
 8007d32:	2b2a      	cmp	r3, #42	; 0x2a
 8007d34:	d135      	bne.n	8007da2 <_svfiprintf_r+0x18a>
 8007d36:	9b07      	ldr	r3, [sp, #28]
 8007d38:	3502      	adds	r5, #2
 8007d3a:	1d1a      	adds	r2, r3, #4
 8007d3c:	681b      	ldr	r3, [r3, #0]
 8007d3e:	9207      	str	r2, [sp, #28]
 8007d40:	2b00      	cmp	r3, #0
 8007d42:	db2b      	blt.n	8007d9c <_svfiprintf_r+0x184>
 8007d44:	9309      	str	r3, [sp, #36]	; 0x24
 8007d46:	4e30      	ldr	r6, [pc, #192]	; (8007e08 <_svfiprintf_r+0x1f0>)
 8007d48:	2203      	movs	r2, #3
 8007d4a:	0030      	movs	r0, r6
 8007d4c:	7829      	ldrb	r1, [r5, #0]
 8007d4e:	f7ff fa99 	bl	8007284 <memchr>
 8007d52:	2800      	cmp	r0, #0
 8007d54:	d006      	beq.n	8007d64 <_svfiprintf_r+0x14c>
 8007d56:	2340      	movs	r3, #64	; 0x40
 8007d58:	1b80      	subs	r0, r0, r6
 8007d5a:	4083      	lsls	r3, r0
 8007d5c:	6822      	ldr	r2, [r4, #0]
 8007d5e:	3501      	adds	r5, #1
 8007d60:	4313      	orrs	r3, r2
 8007d62:	6023      	str	r3, [r4, #0]
 8007d64:	7829      	ldrb	r1, [r5, #0]
 8007d66:	2206      	movs	r2, #6
 8007d68:	4828      	ldr	r0, [pc, #160]	; (8007e0c <_svfiprintf_r+0x1f4>)
 8007d6a:	1c6e      	adds	r6, r5, #1
 8007d6c:	7621      	strb	r1, [r4, #24]
 8007d6e:	f7ff fa89 	bl	8007284 <memchr>
 8007d72:	2800      	cmp	r0, #0
 8007d74:	d03c      	beq.n	8007df0 <_svfiprintf_r+0x1d8>
 8007d76:	4b26      	ldr	r3, [pc, #152]	; (8007e10 <_svfiprintf_r+0x1f8>)
 8007d78:	2b00      	cmp	r3, #0
 8007d7a:	d125      	bne.n	8007dc8 <_svfiprintf_r+0x1b0>
 8007d7c:	2207      	movs	r2, #7
 8007d7e:	9b07      	ldr	r3, [sp, #28]
 8007d80:	3307      	adds	r3, #7
 8007d82:	4393      	bics	r3, r2
 8007d84:	3308      	adds	r3, #8
 8007d86:	9307      	str	r3, [sp, #28]
 8007d88:	6963      	ldr	r3, [r4, #20]
 8007d8a:	9a04      	ldr	r2, [sp, #16]
 8007d8c:	189b      	adds	r3, r3, r2
 8007d8e:	6163      	str	r3, [r4, #20]
 8007d90:	e765      	b.n	8007c5e <_svfiprintf_r+0x46>
 8007d92:	4343      	muls	r3, r0
 8007d94:	0035      	movs	r5, r6
 8007d96:	2101      	movs	r1, #1
 8007d98:	189b      	adds	r3, r3, r2
 8007d9a:	e7a6      	b.n	8007cea <_svfiprintf_r+0xd2>
 8007d9c:	2301      	movs	r3, #1
 8007d9e:	425b      	negs	r3, r3
 8007da0:	e7d0      	b.n	8007d44 <_svfiprintf_r+0x12c>
 8007da2:	2300      	movs	r3, #0
 8007da4:	200a      	movs	r0, #10
 8007da6:	001a      	movs	r2, r3
 8007da8:	3501      	adds	r5, #1
 8007daa:	6063      	str	r3, [r4, #4]
 8007dac:	7829      	ldrb	r1, [r5, #0]
 8007dae:	1c6e      	adds	r6, r5, #1
 8007db0:	3930      	subs	r1, #48	; 0x30
 8007db2:	2909      	cmp	r1, #9
 8007db4:	d903      	bls.n	8007dbe <_svfiprintf_r+0x1a6>
 8007db6:	2b00      	cmp	r3, #0
 8007db8:	d0c5      	beq.n	8007d46 <_svfiprintf_r+0x12e>
 8007dba:	9209      	str	r2, [sp, #36]	; 0x24
 8007dbc:	e7c3      	b.n	8007d46 <_svfiprintf_r+0x12e>
 8007dbe:	4342      	muls	r2, r0
 8007dc0:	0035      	movs	r5, r6
 8007dc2:	2301      	movs	r3, #1
 8007dc4:	1852      	adds	r2, r2, r1
 8007dc6:	e7f1      	b.n	8007dac <_svfiprintf_r+0x194>
 8007dc8:	ab07      	add	r3, sp, #28
 8007dca:	9300      	str	r3, [sp, #0]
 8007dcc:	003a      	movs	r2, r7
 8007dce:	0021      	movs	r1, r4
 8007dd0:	4b10      	ldr	r3, [pc, #64]	; (8007e14 <_svfiprintf_r+0x1fc>)
 8007dd2:	9803      	ldr	r0, [sp, #12]
 8007dd4:	f7fd ffae 	bl	8005d34 <_printf_float>
 8007dd8:	9004      	str	r0, [sp, #16]
 8007dda:	9b04      	ldr	r3, [sp, #16]
 8007ddc:	3301      	adds	r3, #1
 8007dde:	d1d3      	bne.n	8007d88 <_svfiprintf_r+0x170>
 8007de0:	89bb      	ldrh	r3, [r7, #12]
 8007de2:	980d      	ldr	r0, [sp, #52]	; 0x34
 8007de4:	065b      	lsls	r3, r3, #25
 8007de6:	d400      	bmi.n	8007dea <_svfiprintf_r+0x1d2>
 8007de8:	e72d      	b.n	8007c46 <_svfiprintf_r+0x2e>
 8007dea:	2001      	movs	r0, #1
 8007dec:	4240      	negs	r0, r0
 8007dee:	e72a      	b.n	8007c46 <_svfiprintf_r+0x2e>
 8007df0:	ab07      	add	r3, sp, #28
 8007df2:	9300      	str	r3, [sp, #0]
 8007df4:	003a      	movs	r2, r7
 8007df6:	0021      	movs	r1, r4
 8007df8:	4b06      	ldr	r3, [pc, #24]	; (8007e14 <_svfiprintf_r+0x1fc>)
 8007dfa:	9803      	ldr	r0, [sp, #12]
 8007dfc:	f7fe fa58 	bl	80062b0 <_printf_i>
 8007e00:	e7ea      	b.n	8007dd8 <_svfiprintf_r+0x1c0>
 8007e02:	46c0      	nop			; (mov r8, r8)
 8007e04:	08008df4 	.word	0x08008df4
 8007e08:	08008dfa 	.word	0x08008dfa
 8007e0c:	08008dfe 	.word	0x08008dfe
 8007e10:	08005d35 	.word	0x08005d35
 8007e14:	08007b55 	.word	0x08007b55

08007e18 <_sbrk_r>:
 8007e18:	2300      	movs	r3, #0
 8007e1a:	b570      	push	{r4, r5, r6, lr}
 8007e1c:	4d06      	ldr	r5, [pc, #24]	; (8007e38 <_sbrk_r+0x20>)
 8007e1e:	0004      	movs	r4, r0
 8007e20:	0008      	movs	r0, r1
 8007e22:	602b      	str	r3, [r5, #0]
 8007e24:	f7fb f95e 	bl	80030e4 <_sbrk>
 8007e28:	1c43      	adds	r3, r0, #1
 8007e2a:	d103      	bne.n	8007e34 <_sbrk_r+0x1c>
 8007e2c:	682b      	ldr	r3, [r5, #0]
 8007e2e:	2b00      	cmp	r3, #0
 8007e30:	d000      	beq.n	8007e34 <_sbrk_r+0x1c>
 8007e32:	6023      	str	r3, [r4, #0]
 8007e34:	bd70      	pop	{r4, r5, r6, pc}
 8007e36:	46c0      	nop			; (mov r8, r8)
 8007e38:	200002d4 	.word	0x200002d4

08007e3c <__assert_func>:
 8007e3c:	b530      	push	{r4, r5, lr}
 8007e3e:	0014      	movs	r4, r2
 8007e40:	001a      	movs	r2, r3
 8007e42:	4b09      	ldr	r3, [pc, #36]	; (8007e68 <__assert_func+0x2c>)
 8007e44:	0005      	movs	r5, r0
 8007e46:	681b      	ldr	r3, [r3, #0]
 8007e48:	b085      	sub	sp, #20
 8007e4a:	68d8      	ldr	r0, [r3, #12]
 8007e4c:	4b07      	ldr	r3, [pc, #28]	; (8007e6c <__assert_func+0x30>)
 8007e4e:	2c00      	cmp	r4, #0
 8007e50:	d101      	bne.n	8007e56 <__assert_func+0x1a>
 8007e52:	4b07      	ldr	r3, [pc, #28]	; (8007e70 <__assert_func+0x34>)
 8007e54:	001c      	movs	r4, r3
 8007e56:	9301      	str	r3, [sp, #4]
 8007e58:	9100      	str	r1, [sp, #0]
 8007e5a:	002b      	movs	r3, r5
 8007e5c:	4905      	ldr	r1, [pc, #20]	; (8007e74 <__assert_func+0x38>)
 8007e5e:	9402      	str	r4, [sp, #8]
 8007e60:	f000 f80a 	bl	8007e78 <fiprintf>
 8007e64:	f000 fab2 	bl	80083cc <abort>
 8007e68:	2000000c 	.word	0x2000000c
 8007e6c:	08008e05 	.word	0x08008e05
 8007e70:	08008e40 	.word	0x08008e40
 8007e74:	08008e12 	.word	0x08008e12

08007e78 <fiprintf>:
 8007e78:	b40e      	push	{r1, r2, r3}
 8007e7a:	b503      	push	{r0, r1, lr}
 8007e7c:	0001      	movs	r1, r0
 8007e7e:	ab03      	add	r3, sp, #12
 8007e80:	4804      	ldr	r0, [pc, #16]	; (8007e94 <fiprintf+0x1c>)
 8007e82:	cb04      	ldmia	r3!, {r2}
 8007e84:	6800      	ldr	r0, [r0, #0]
 8007e86:	9301      	str	r3, [sp, #4]
 8007e88:	f000 f88a 	bl	8007fa0 <_vfiprintf_r>
 8007e8c:	b002      	add	sp, #8
 8007e8e:	bc08      	pop	{r3}
 8007e90:	b003      	add	sp, #12
 8007e92:	4718      	bx	r3
 8007e94:	2000000c 	.word	0x2000000c

08007e98 <__ascii_mbtowc>:
 8007e98:	b082      	sub	sp, #8
 8007e9a:	2900      	cmp	r1, #0
 8007e9c:	d100      	bne.n	8007ea0 <__ascii_mbtowc+0x8>
 8007e9e:	a901      	add	r1, sp, #4
 8007ea0:	1e10      	subs	r0, r2, #0
 8007ea2:	d006      	beq.n	8007eb2 <__ascii_mbtowc+0x1a>
 8007ea4:	2b00      	cmp	r3, #0
 8007ea6:	d006      	beq.n	8007eb6 <__ascii_mbtowc+0x1e>
 8007ea8:	7813      	ldrb	r3, [r2, #0]
 8007eaa:	600b      	str	r3, [r1, #0]
 8007eac:	7810      	ldrb	r0, [r2, #0]
 8007eae:	1e43      	subs	r3, r0, #1
 8007eb0:	4198      	sbcs	r0, r3
 8007eb2:	b002      	add	sp, #8
 8007eb4:	4770      	bx	lr
 8007eb6:	2002      	movs	r0, #2
 8007eb8:	4240      	negs	r0, r0
 8007eba:	e7fa      	b.n	8007eb2 <__ascii_mbtowc+0x1a>

08007ebc <memmove>:
 8007ebc:	b510      	push	{r4, lr}
 8007ebe:	4288      	cmp	r0, r1
 8007ec0:	d902      	bls.n	8007ec8 <memmove+0xc>
 8007ec2:	188b      	adds	r3, r1, r2
 8007ec4:	4298      	cmp	r0, r3
 8007ec6:	d303      	bcc.n	8007ed0 <memmove+0x14>
 8007ec8:	2300      	movs	r3, #0
 8007eca:	e007      	b.n	8007edc <memmove+0x20>
 8007ecc:	5c8b      	ldrb	r3, [r1, r2]
 8007ece:	5483      	strb	r3, [r0, r2]
 8007ed0:	3a01      	subs	r2, #1
 8007ed2:	d2fb      	bcs.n	8007ecc <memmove+0x10>
 8007ed4:	bd10      	pop	{r4, pc}
 8007ed6:	5ccc      	ldrb	r4, [r1, r3]
 8007ed8:	54c4      	strb	r4, [r0, r3]
 8007eda:	3301      	adds	r3, #1
 8007edc:	429a      	cmp	r2, r3
 8007ede:	d1fa      	bne.n	8007ed6 <memmove+0x1a>
 8007ee0:	e7f8      	b.n	8007ed4 <memmove+0x18>
	...

08007ee4 <__malloc_lock>:
 8007ee4:	b510      	push	{r4, lr}
 8007ee6:	4802      	ldr	r0, [pc, #8]	; (8007ef0 <__malloc_lock+0xc>)
 8007ee8:	f000 fc47 	bl	800877a <__retarget_lock_acquire_recursive>
 8007eec:	bd10      	pop	{r4, pc}
 8007eee:	46c0      	nop			; (mov r8, r8)
 8007ef0:	200002dc 	.word	0x200002dc

08007ef4 <__malloc_unlock>:
 8007ef4:	b510      	push	{r4, lr}
 8007ef6:	4802      	ldr	r0, [pc, #8]	; (8007f00 <__malloc_unlock+0xc>)
 8007ef8:	f000 fc40 	bl	800877c <__retarget_lock_release_recursive>
 8007efc:	bd10      	pop	{r4, pc}
 8007efe:	46c0      	nop			; (mov r8, r8)
 8007f00:	200002dc 	.word	0x200002dc

08007f04 <_realloc_r>:
 8007f04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007f06:	0007      	movs	r7, r0
 8007f08:	000d      	movs	r5, r1
 8007f0a:	0016      	movs	r6, r2
 8007f0c:	2900      	cmp	r1, #0
 8007f0e:	d105      	bne.n	8007f1c <_realloc_r+0x18>
 8007f10:	0011      	movs	r1, r2
 8007f12:	f7ff fdc1 	bl	8007a98 <_malloc_r>
 8007f16:	0004      	movs	r4, r0
 8007f18:	0020      	movs	r0, r4
 8007f1a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007f1c:	2a00      	cmp	r2, #0
 8007f1e:	d103      	bne.n	8007f28 <_realloc_r+0x24>
 8007f20:	f7ff fd70 	bl	8007a04 <_free_r>
 8007f24:	0034      	movs	r4, r6
 8007f26:	e7f7      	b.n	8007f18 <_realloc_r+0x14>
 8007f28:	f000 fc96 	bl	8008858 <_malloc_usable_size_r>
 8007f2c:	002c      	movs	r4, r5
 8007f2e:	42b0      	cmp	r0, r6
 8007f30:	d2f2      	bcs.n	8007f18 <_realloc_r+0x14>
 8007f32:	0031      	movs	r1, r6
 8007f34:	0038      	movs	r0, r7
 8007f36:	f7ff fdaf 	bl	8007a98 <_malloc_r>
 8007f3a:	1e04      	subs	r4, r0, #0
 8007f3c:	d0ec      	beq.n	8007f18 <_realloc_r+0x14>
 8007f3e:	0029      	movs	r1, r5
 8007f40:	0032      	movs	r2, r6
 8007f42:	f7ff f9aa 	bl	800729a <memcpy>
 8007f46:	0029      	movs	r1, r5
 8007f48:	0038      	movs	r0, r7
 8007f4a:	f7ff fd5b 	bl	8007a04 <_free_r>
 8007f4e:	e7e3      	b.n	8007f18 <_realloc_r+0x14>

08007f50 <__sfputc_r>:
 8007f50:	6893      	ldr	r3, [r2, #8]
 8007f52:	b510      	push	{r4, lr}
 8007f54:	3b01      	subs	r3, #1
 8007f56:	6093      	str	r3, [r2, #8]
 8007f58:	2b00      	cmp	r3, #0
 8007f5a:	da04      	bge.n	8007f66 <__sfputc_r+0x16>
 8007f5c:	6994      	ldr	r4, [r2, #24]
 8007f5e:	42a3      	cmp	r3, r4
 8007f60:	db07      	blt.n	8007f72 <__sfputc_r+0x22>
 8007f62:	290a      	cmp	r1, #10
 8007f64:	d005      	beq.n	8007f72 <__sfputc_r+0x22>
 8007f66:	6813      	ldr	r3, [r2, #0]
 8007f68:	1c58      	adds	r0, r3, #1
 8007f6a:	6010      	str	r0, [r2, #0]
 8007f6c:	7019      	strb	r1, [r3, #0]
 8007f6e:	0008      	movs	r0, r1
 8007f70:	bd10      	pop	{r4, pc}
 8007f72:	f000 f94f 	bl	8008214 <__swbuf_r>
 8007f76:	0001      	movs	r1, r0
 8007f78:	e7f9      	b.n	8007f6e <__sfputc_r+0x1e>

08007f7a <__sfputs_r>:
 8007f7a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007f7c:	0006      	movs	r6, r0
 8007f7e:	000f      	movs	r7, r1
 8007f80:	0014      	movs	r4, r2
 8007f82:	18d5      	adds	r5, r2, r3
 8007f84:	42ac      	cmp	r4, r5
 8007f86:	d101      	bne.n	8007f8c <__sfputs_r+0x12>
 8007f88:	2000      	movs	r0, #0
 8007f8a:	e007      	b.n	8007f9c <__sfputs_r+0x22>
 8007f8c:	7821      	ldrb	r1, [r4, #0]
 8007f8e:	003a      	movs	r2, r7
 8007f90:	0030      	movs	r0, r6
 8007f92:	f7ff ffdd 	bl	8007f50 <__sfputc_r>
 8007f96:	3401      	adds	r4, #1
 8007f98:	1c43      	adds	r3, r0, #1
 8007f9a:	d1f3      	bne.n	8007f84 <__sfputs_r+0xa>
 8007f9c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007fa0 <_vfiprintf_r>:
 8007fa0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007fa2:	b0a1      	sub	sp, #132	; 0x84
 8007fa4:	0006      	movs	r6, r0
 8007fa6:	000c      	movs	r4, r1
 8007fa8:	001f      	movs	r7, r3
 8007faa:	9203      	str	r2, [sp, #12]
 8007fac:	2800      	cmp	r0, #0
 8007fae:	d004      	beq.n	8007fba <_vfiprintf_r+0x1a>
 8007fb0:	6983      	ldr	r3, [r0, #24]
 8007fb2:	2b00      	cmp	r3, #0
 8007fb4:	d101      	bne.n	8007fba <_vfiprintf_r+0x1a>
 8007fb6:	f000 fb3f 	bl	8008638 <__sinit>
 8007fba:	4b8e      	ldr	r3, [pc, #568]	; (80081f4 <_vfiprintf_r+0x254>)
 8007fbc:	429c      	cmp	r4, r3
 8007fbe:	d11c      	bne.n	8007ffa <_vfiprintf_r+0x5a>
 8007fc0:	6874      	ldr	r4, [r6, #4]
 8007fc2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007fc4:	07db      	lsls	r3, r3, #31
 8007fc6:	d405      	bmi.n	8007fd4 <_vfiprintf_r+0x34>
 8007fc8:	89a3      	ldrh	r3, [r4, #12]
 8007fca:	059b      	lsls	r3, r3, #22
 8007fcc:	d402      	bmi.n	8007fd4 <_vfiprintf_r+0x34>
 8007fce:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007fd0:	f000 fbd3 	bl	800877a <__retarget_lock_acquire_recursive>
 8007fd4:	89a3      	ldrh	r3, [r4, #12]
 8007fd6:	071b      	lsls	r3, r3, #28
 8007fd8:	d502      	bpl.n	8007fe0 <_vfiprintf_r+0x40>
 8007fda:	6923      	ldr	r3, [r4, #16]
 8007fdc:	2b00      	cmp	r3, #0
 8007fde:	d11d      	bne.n	800801c <_vfiprintf_r+0x7c>
 8007fe0:	0021      	movs	r1, r4
 8007fe2:	0030      	movs	r0, r6
 8007fe4:	f000 f97a 	bl	80082dc <__swsetup_r>
 8007fe8:	2800      	cmp	r0, #0
 8007fea:	d017      	beq.n	800801c <_vfiprintf_r+0x7c>
 8007fec:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007fee:	07db      	lsls	r3, r3, #31
 8007ff0:	d50d      	bpl.n	800800e <_vfiprintf_r+0x6e>
 8007ff2:	2001      	movs	r0, #1
 8007ff4:	4240      	negs	r0, r0
 8007ff6:	b021      	add	sp, #132	; 0x84
 8007ff8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007ffa:	4b7f      	ldr	r3, [pc, #508]	; (80081f8 <_vfiprintf_r+0x258>)
 8007ffc:	429c      	cmp	r4, r3
 8007ffe:	d101      	bne.n	8008004 <_vfiprintf_r+0x64>
 8008000:	68b4      	ldr	r4, [r6, #8]
 8008002:	e7de      	b.n	8007fc2 <_vfiprintf_r+0x22>
 8008004:	4b7d      	ldr	r3, [pc, #500]	; (80081fc <_vfiprintf_r+0x25c>)
 8008006:	429c      	cmp	r4, r3
 8008008:	d1db      	bne.n	8007fc2 <_vfiprintf_r+0x22>
 800800a:	68f4      	ldr	r4, [r6, #12]
 800800c:	e7d9      	b.n	8007fc2 <_vfiprintf_r+0x22>
 800800e:	89a3      	ldrh	r3, [r4, #12]
 8008010:	059b      	lsls	r3, r3, #22
 8008012:	d4ee      	bmi.n	8007ff2 <_vfiprintf_r+0x52>
 8008014:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008016:	f000 fbb1 	bl	800877c <__retarget_lock_release_recursive>
 800801a:	e7ea      	b.n	8007ff2 <_vfiprintf_r+0x52>
 800801c:	2300      	movs	r3, #0
 800801e:	ad08      	add	r5, sp, #32
 8008020:	616b      	str	r3, [r5, #20]
 8008022:	3320      	adds	r3, #32
 8008024:	766b      	strb	r3, [r5, #25]
 8008026:	3310      	adds	r3, #16
 8008028:	76ab      	strb	r3, [r5, #26]
 800802a:	9707      	str	r7, [sp, #28]
 800802c:	9f03      	ldr	r7, [sp, #12]
 800802e:	783b      	ldrb	r3, [r7, #0]
 8008030:	2b00      	cmp	r3, #0
 8008032:	d001      	beq.n	8008038 <_vfiprintf_r+0x98>
 8008034:	2b25      	cmp	r3, #37	; 0x25
 8008036:	d14e      	bne.n	80080d6 <_vfiprintf_r+0x136>
 8008038:	9b03      	ldr	r3, [sp, #12]
 800803a:	1afb      	subs	r3, r7, r3
 800803c:	9305      	str	r3, [sp, #20]
 800803e:	9b03      	ldr	r3, [sp, #12]
 8008040:	429f      	cmp	r7, r3
 8008042:	d00d      	beq.n	8008060 <_vfiprintf_r+0xc0>
 8008044:	9b05      	ldr	r3, [sp, #20]
 8008046:	0021      	movs	r1, r4
 8008048:	0030      	movs	r0, r6
 800804a:	9a03      	ldr	r2, [sp, #12]
 800804c:	f7ff ff95 	bl	8007f7a <__sfputs_r>
 8008050:	1c43      	adds	r3, r0, #1
 8008052:	d100      	bne.n	8008056 <_vfiprintf_r+0xb6>
 8008054:	e0b5      	b.n	80081c2 <_vfiprintf_r+0x222>
 8008056:	696a      	ldr	r2, [r5, #20]
 8008058:	9b05      	ldr	r3, [sp, #20]
 800805a:	4694      	mov	ip, r2
 800805c:	4463      	add	r3, ip
 800805e:	616b      	str	r3, [r5, #20]
 8008060:	783b      	ldrb	r3, [r7, #0]
 8008062:	2b00      	cmp	r3, #0
 8008064:	d100      	bne.n	8008068 <_vfiprintf_r+0xc8>
 8008066:	e0ac      	b.n	80081c2 <_vfiprintf_r+0x222>
 8008068:	2201      	movs	r2, #1
 800806a:	1c7b      	adds	r3, r7, #1
 800806c:	9303      	str	r3, [sp, #12]
 800806e:	2300      	movs	r3, #0
 8008070:	4252      	negs	r2, r2
 8008072:	606a      	str	r2, [r5, #4]
 8008074:	a904      	add	r1, sp, #16
 8008076:	3254      	adds	r2, #84	; 0x54
 8008078:	1852      	adds	r2, r2, r1
 800807a:	602b      	str	r3, [r5, #0]
 800807c:	60eb      	str	r3, [r5, #12]
 800807e:	60ab      	str	r3, [r5, #8]
 8008080:	7013      	strb	r3, [r2, #0]
 8008082:	65ab      	str	r3, [r5, #88]	; 0x58
 8008084:	9b03      	ldr	r3, [sp, #12]
 8008086:	2205      	movs	r2, #5
 8008088:	7819      	ldrb	r1, [r3, #0]
 800808a:	485d      	ldr	r0, [pc, #372]	; (8008200 <_vfiprintf_r+0x260>)
 800808c:	f7ff f8fa 	bl	8007284 <memchr>
 8008090:	9b03      	ldr	r3, [sp, #12]
 8008092:	1c5f      	adds	r7, r3, #1
 8008094:	2800      	cmp	r0, #0
 8008096:	d120      	bne.n	80080da <_vfiprintf_r+0x13a>
 8008098:	682a      	ldr	r2, [r5, #0]
 800809a:	06d3      	lsls	r3, r2, #27
 800809c:	d504      	bpl.n	80080a8 <_vfiprintf_r+0x108>
 800809e:	2353      	movs	r3, #83	; 0x53
 80080a0:	a904      	add	r1, sp, #16
 80080a2:	185b      	adds	r3, r3, r1
 80080a4:	2120      	movs	r1, #32
 80080a6:	7019      	strb	r1, [r3, #0]
 80080a8:	0713      	lsls	r3, r2, #28
 80080aa:	d504      	bpl.n	80080b6 <_vfiprintf_r+0x116>
 80080ac:	2353      	movs	r3, #83	; 0x53
 80080ae:	a904      	add	r1, sp, #16
 80080b0:	185b      	adds	r3, r3, r1
 80080b2:	212b      	movs	r1, #43	; 0x2b
 80080b4:	7019      	strb	r1, [r3, #0]
 80080b6:	9b03      	ldr	r3, [sp, #12]
 80080b8:	781b      	ldrb	r3, [r3, #0]
 80080ba:	2b2a      	cmp	r3, #42	; 0x2a
 80080bc:	d016      	beq.n	80080ec <_vfiprintf_r+0x14c>
 80080be:	2100      	movs	r1, #0
 80080c0:	68eb      	ldr	r3, [r5, #12]
 80080c2:	9f03      	ldr	r7, [sp, #12]
 80080c4:	783a      	ldrb	r2, [r7, #0]
 80080c6:	1c78      	adds	r0, r7, #1
 80080c8:	3a30      	subs	r2, #48	; 0x30
 80080ca:	4684      	mov	ip, r0
 80080cc:	2a09      	cmp	r2, #9
 80080ce:	d94f      	bls.n	8008170 <_vfiprintf_r+0x1d0>
 80080d0:	2900      	cmp	r1, #0
 80080d2:	d111      	bne.n	80080f8 <_vfiprintf_r+0x158>
 80080d4:	e017      	b.n	8008106 <_vfiprintf_r+0x166>
 80080d6:	3701      	adds	r7, #1
 80080d8:	e7a9      	b.n	800802e <_vfiprintf_r+0x8e>
 80080da:	4b49      	ldr	r3, [pc, #292]	; (8008200 <_vfiprintf_r+0x260>)
 80080dc:	682a      	ldr	r2, [r5, #0]
 80080de:	1ac0      	subs	r0, r0, r3
 80080e0:	2301      	movs	r3, #1
 80080e2:	4083      	lsls	r3, r0
 80080e4:	4313      	orrs	r3, r2
 80080e6:	602b      	str	r3, [r5, #0]
 80080e8:	9703      	str	r7, [sp, #12]
 80080ea:	e7cb      	b.n	8008084 <_vfiprintf_r+0xe4>
 80080ec:	9b07      	ldr	r3, [sp, #28]
 80080ee:	1d19      	adds	r1, r3, #4
 80080f0:	681b      	ldr	r3, [r3, #0]
 80080f2:	9107      	str	r1, [sp, #28]
 80080f4:	2b00      	cmp	r3, #0
 80080f6:	db01      	blt.n	80080fc <_vfiprintf_r+0x15c>
 80080f8:	930b      	str	r3, [sp, #44]	; 0x2c
 80080fa:	e004      	b.n	8008106 <_vfiprintf_r+0x166>
 80080fc:	425b      	negs	r3, r3
 80080fe:	60eb      	str	r3, [r5, #12]
 8008100:	2302      	movs	r3, #2
 8008102:	4313      	orrs	r3, r2
 8008104:	602b      	str	r3, [r5, #0]
 8008106:	783b      	ldrb	r3, [r7, #0]
 8008108:	2b2e      	cmp	r3, #46	; 0x2e
 800810a:	d10a      	bne.n	8008122 <_vfiprintf_r+0x182>
 800810c:	787b      	ldrb	r3, [r7, #1]
 800810e:	2b2a      	cmp	r3, #42	; 0x2a
 8008110:	d137      	bne.n	8008182 <_vfiprintf_r+0x1e2>
 8008112:	9b07      	ldr	r3, [sp, #28]
 8008114:	3702      	adds	r7, #2
 8008116:	1d1a      	adds	r2, r3, #4
 8008118:	681b      	ldr	r3, [r3, #0]
 800811a:	9207      	str	r2, [sp, #28]
 800811c:	2b00      	cmp	r3, #0
 800811e:	db2d      	blt.n	800817c <_vfiprintf_r+0x1dc>
 8008120:	9309      	str	r3, [sp, #36]	; 0x24
 8008122:	2203      	movs	r2, #3
 8008124:	7839      	ldrb	r1, [r7, #0]
 8008126:	4837      	ldr	r0, [pc, #220]	; (8008204 <_vfiprintf_r+0x264>)
 8008128:	f7ff f8ac 	bl	8007284 <memchr>
 800812c:	2800      	cmp	r0, #0
 800812e:	d007      	beq.n	8008140 <_vfiprintf_r+0x1a0>
 8008130:	4b34      	ldr	r3, [pc, #208]	; (8008204 <_vfiprintf_r+0x264>)
 8008132:	682a      	ldr	r2, [r5, #0]
 8008134:	1ac0      	subs	r0, r0, r3
 8008136:	2340      	movs	r3, #64	; 0x40
 8008138:	4083      	lsls	r3, r0
 800813a:	4313      	orrs	r3, r2
 800813c:	3701      	adds	r7, #1
 800813e:	602b      	str	r3, [r5, #0]
 8008140:	7839      	ldrb	r1, [r7, #0]
 8008142:	1c7b      	adds	r3, r7, #1
 8008144:	2206      	movs	r2, #6
 8008146:	4830      	ldr	r0, [pc, #192]	; (8008208 <_vfiprintf_r+0x268>)
 8008148:	9303      	str	r3, [sp, #12]
 800814a:	7629      	strb	r1, [r5, #24]
 800814c:	f7ff f89a 	bl	8007284 <memchr>
 8008150:	2800      	cmp	r0, #0
 8008152:	d045      	beq.n	80081e0 <_vfiprintf_r+0x240>
 8008154:	4b2d      	ldr	r3, [pc, #180]	; (800820c <_vfiprintf_r+0x26c>)
 8008156:	2b00      	cmp	r3, #0
 8008158:	d127      	bne.n	80081aa <_vfiprintf_r+0x20a>
 800815a:	2207      	movs	r2, #7
 800815c:	9b07      	ldr	r3, [sp, #28]
 800815e:	3307      	adds	r3, #7
 8008160:	4393      	bics	r3, r2
 8008162:	3308      	adds	r3, #8
 8008164:	9307      	str	r3, [sp, #28]
 8008166:	696b      	ldr	r3, [r5, #20]
 8008168:	9a04      	ldr	r2, [sp, #16]
 800816a:	189b      	adds	r3, r3, r2
 800816c:	616b      	str	r3, [r5, #20]
 800816e:	e75d      	b.n	800802c <_vfiprintf_r+0x8c>
 8008170:	210a      	movs	r1, #10
 8008172:	434b      	muls	r3, r1
 8008174:	4667      	mov	r7, ip
 8008176:	189b      	adds	r3, r3, r2
 8008178:	3909      	subs	r1, #9
 800817a:	e7a3      	b.n	80080c4 <_vfiprintf_r+0x124>
 800817c:	2301      	movs	r3, #1
 800817e:	425b      	negs	r3, r3
 8008180:	e7ce      	b.n	8008120 <_vfiprintf_r+0x180>
 8008182:	2300      	movs	r3, #0
 8008184:	001a      	movs	r2, r3
 8008186:	3701      	adds	r7, #1
 8008188:	606b      	str	r3, [r5, #4]
 800818a:	7839      	ldrb	r1, [r7, #0]
 800818c:	1c78      	adds	r0, r7, #1
 800818e:	3930      	subs	r1, #48	; 0x30
 8008190:	4684      	mov	ip, r0
 8008192:	2909      	cmp	r1, #9
 8008194:	d903      	bls.n	800819e <_vfiprintf_r+0x1fe>
 8008196:	2b00      	cmp	r3, #0
 8008198:	d0c3      	beq.n	8008122 <_vfiprintf_r+0x182>
 800819a:	9209      	str	r2, [sp, #36]	; 0x24
 800819c:	e7c1      	b.n	8008122 <_vfiprintf_r+0x182>
 800819e:	230a      	movs	r3, #10
 80081a0:	435a      	muls	r2, r3
 80081a2:	4667      	mov	r7, ip
 80081a4:	1852      	adds	r2, r2, r1
 80081a6:	3b09      	subs	r3, #9
 80081a8:	e7ef      	b.n	800818a <_vfiprintf_r+0x1ea>
 80081aa:	ab07      	add	r3, sp, #28
 80081ac:	9300      	str	r3, [sp, #0]
 80081ae:	0022      	movs	r2, r4
 80081b0:	0029      	movs	r1, r5
 80081b2:	0030      	movs	r0, r6
 80081b4:	4b16      	ldr	r3, [pc, #88]	; (8008210 <_vfiprintf_r+0x270>)
 80081b6:	f7fd fdbd 	bl	8005d34 <_printf_float>
 80081ba:	9004      	str	r0, [sp, #16]
 80081bc:	9b04      	ldr	r3, [sp, #16]
 80081be:	3301      	adds	r3, #1
 80081c0:	d1d1      	bne.n	8008166 <_vfiprintf_r+0x1c6>
 80081c2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80081c4:	07db      	lsls	r3, r3, #31
 80081c6:	d405      	bmi.n	80081d4 <_vfiprintf_r+0x234>
 80081c8:	89a3      	ldrh	r3, [r4, #12]
 80081ca:	059b      	lsls	r3, r3, #22
 80081cc:	d402      	bmi.n	80081d4 <_vfiprintf_r+0x234>
 80081ce:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80081d0:	f000 fad4 	bl	800877c <__retarget_lock_release_recursive>
 80081d4:	89a3      	ldrh	r3, [r4, #12]
 80081d6:	065b      	lsls	r3, r3, #25
 80081d8:	d500      	bpl.n	80081dc <_vfiprintf_r+0x23c>
 80081da:	e70a      	b.n	8007ff2 <_vfiprintf_r+0x52>
 80081dc:	980d      	ldr	r0, [sp, #52]	; 0x34
 80081de:	e70a      	b.n	8007ff6 <_vfiprintf_r+0x56>
 80081e0:	ab07      	add	r3, sp, #28
 80081e2:	9300      	str	r3, [sp, #0]
 80081e4:	0022      	movs	r2, r4
 80081e6:	0029      	movs	r1, r5
 80081e8:	0030      	movs	r0, r6
 80081ea:	4b09      	ldr	r3, [pc, #36]	; (8008210 <_vfiprintf_r+0x270>)
 80081ec:	f7fe f860 	bl	80062b0 <_printf_i>
 80081f0:	e7e3      	b.n	80081ba <_vfiprintf_r+0x21a>
 80081f2:	46c0      	nop			; (mov r8, r8)
 80081f4:	08008f6c 	.word	0x08008f6c
 80081f8:	08008f8c 	.word	0x08008f8c
 80081fc:	08008f4c 	.word	0x08008f4c
 8008200:	08008df4 	.word	0x08008df4
 8008204:	08008dfa 	.word	0x08008dfa
 8008208:	08008dfe 	.word	0x08008dfe
 800820c:	08005d35 	.word	0x08005d35
 8008210:	08007f7b 	.word	0x08007f7b

08008214 <__swbuf_r>:
 8008214:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008216:	0005      	movs	r5, r0
 8008218:	000e      	movs	r6, r1
 800821a:	0014      	movs	r4, r2
 800821c:	2800      	cmp	r0, #0
 800821e:	d004      	beq.n	800822a <__swbuf_r+0x16>
 8008220:	6983      	ldr	r3, [r0, #24]
 8008222:	2b00      	cmp	r3, #0
 8008224:	d101      	bne.n	800822a <__swbuf_r+0x16>
 8008226:	f000 fa07 	bl	8008638 <__sinit>
 800822a:	4b22      	ldr	r3, [pc, #136]	; (80082b4 <__swbuf_r+0xa0>)
 800822c:	429c      	cmp	r4, r3
 800822e:	d12e      	bne.n	800828e <__swbuf_r+0x7a>
 8008230:	686c      	ldr	r4, [r5, #4]
 8008232:	69a3      	ldr	r3, [r4, #24]
 8008234:	60a3      	str	r3, [r4, #8]
 8008236:	89a3      	ldrh	r3, [r4, #12]
 8008238:	071b      	lsls	r3, r3, #28
 800823a:	d532      	bpl.n	80082a2 <__swbuf_r+0x8e>
 800823c:	6923      	ldr	r3, [r4, #16]
 800823e:	2b00      	cmp	r3, #0
 8008240:	d02f      	beq.n	80082a2 <__swbuf_r+0x8e>
 8008242:	6823      	ldr	r3, [r4, #0]
 8008244:	6922      	ldr	r2, [r4, #16]
 8008246:	b2f7      	uxtb	r7, r6
 8008248:	1a98      	subs	r0, r3, r2
 800824a:	6963      	ldr	r3, [r4, #20]
 800824c:	b2f6      	uxtb	r6, r6
 800824e:	4283      	cmp	r3, r0
 8008250:	dc05      	bgt.n	800825e <__swbuf_r+0x4a>
 8008252:	0021      	movs	r1, r4
 8008254:	0028      	movs	r0, r5
 8008256:	f000 f94d 	bl	80084f4 <_fflush_r>
 800825a:	2800      	cmp	r0, #0
 800825c:	d127      	bne.n	80082ae <__swbuf_r+0x9a>
 800825e:	68a3      	ldr	r3, [r4, #8]
 8008260:	3001      	adds	r0, #1
 8008262:	3b01      	subs	r3, #1
 8008264:	60a3      	str	r3, [r4, #8]
 8008266:	6823      	ldr	r3, [r4, #0]
 8008268:	1c5a      	adds	r2, r3, #1
 800826a:	6022      	str	r2, [r4, #0]
 800826c:	701f      	strb	r7, [r3, #0]
 800826e:	6963      	ldr	r3, [r4, #20]
 8008270:	4283      	cmp	r3, r0
 8008272:	d004      	beq.n	800827e <__swbuf_r+0x6a>
 8008274:	89a3      	ldrh	r3, [r4, #12]
 8008276:	07db      	lsls	r3, r3, #31
 8008278:	d507      	bpl.n	800828a <__swbuf_r+0x76>
 800827a:	2e0a      	cmp	r6, #10
 800827c:	d105      	bne.n	800828a <__swbuf_r+0x76>
 800827e:	0021      	movs	r1, r4
 8008280:	0028      	movs	r0, r5
 8008282:	f000 f937 	bl	80084f4 <_fflush_r>
 8008286:	2800      	cmp	r0, #0
 8008288:	d111      	bne.n	80082ae <__swbuf_r+0x9a>
 800828a:	0030      	movs	r0, r6
 800828c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800828e:	4b0a      	ldr	r3, [pc, #40]	; (80082b8 <__swbuf_r+0xa4>)
 8008290:	429c      	cmp	r4, r3
 8008292:	d101      	bne.n	8008298 <__swbuf_r+0x84>
 8008294:	68ac      	ldr	r4, [r5, #8]
 8008296:	e7cc      	b.n	8008232 <__swbuf_r+0x1e>
 8008298:	4b08      	ldr	r3, [pc, #32]	; (80082bc <__swbuf_r+0xa8>)
 800829a:	429c      	cmp	r4, r3
 800829c:	d1c9      	bne.n	8008232 <__swbuf_r+0x1e>
 800829e:	68ec      	ldr	r4, [r5, #12]
 80082a0:	e7c7      	b.n	8008232 <__swbuf_r+0x1e>
 80082a2:	0021      	movs	r1, r4
 80082a4:	0028      	movs	r0, r5
 80082a6:	f000 f819 	bl	80082dc <__swsetup_r>
 80082aa:	2800      	cmp	r0, #0
 80082ac:	d0c9      	beq.n	8008242 <__swbuf_r+0x2e>
 80082ae:	2601      	movs	r6, #1
 80082b0:	4276      	negs	r6, r6
 80082b2:	e7ea      	b.n	800828a <__swbuf_r+0x76>
 80082b4:	08008f6c 	.word	0x08008f6c
 80082b8:	08008f8c 	.word	0x08008f8c
 80082bc:	08008f4c 	.word	0x08008f4c

080082c0 <__ascii_wctomb>:
 80082c0:	0003      	movs	r3, r0
 80082c2:	1e08      	subs	r0, r1, #0
 80082c4:	d005      	beq.n	80082d2 <__ascii_wctomb+0x12>
 80082c6:	2aff      	cmp	r2, #255	; 0xff
 80082c8:	d904      	bls.n	80082d4 <__ascii_wctomb+0x14>
 80082ca:	228a      	movs	r2, #138	; 0x8a
 80082cc:	2001      	movs	r0, #1
 80082ce:	601a      	str	r2, [r3, #0]
 80082d0:	4240      	negs	r0, r0
 80082d2:	4770      	bx	lr
 80082d4:	2001      	movs	r0, #1
 80082d6:	700a      	strb	r2, [r1, #0]
 80082d8:	e7fb      	b.n	80082d2 <__ascii_wctomb+0x12>
	...

080082dc <__swsetup_r>:
 80082dc:	4b37      	ldr	r3, [pc, #220]	; (80083bc <__swsetup_r+0xe0>)
 80082de:	b570      	push	{r4, r5, r6, lr}
 80082e0:	681d      	ldr	r5, [r3, #0]
 80082e2:	0006      	movs	r6, r0
 80082e4:	000c      	movs	r4, r1
 80082e6:	2d00      	cmp	r5, #0
 80082e8:	d005      	beq.n	80082f6 <__swsetup_r+0x1a>
 80082ea:	69ab      	ldr	r3, [r5, #24]
 80082ec:	2b00      	cmp	r3, #0
 80082ee:	d102      	bne.n	80082f6 <__swsetup_r+0x1a>
 80082f0:	0028      	movs	r0, r5
 80082f2:	f000 f9a1 	bl	8008638 <__sinit>
 80082f6:	4b32      	ldr	r3, [pc, #200]	; (80083c0 <__swsetup_r+0xe4>)
 80082f8:	429c      	cmp	r4, r3
 80082fa:	d10f      	bne.n	800831c <__swsetup_r+0x40>
 80082fc:	686c      	ldr	r4, [r5, #4]
 80082fe:	230c      	movs	r3, #12
 8008300:	5ee2      	ldrsh	r2, [r4, r3]
 8008302:	b293      	uxth	r3, r2
 8008304:	0711      	lsls	r1, r2, #28
 8008306:	d42d      	bmi.n	8008364 <__swsetup_r+0x88>
 8008308:	06d9      	lsls	r1, r3, #27
 800830a:	d411      	bmi.n	8008330 <__swsetup_r+0x54>
 800830c:	2309      	movs	r3, #9
 800830e:	2001      	movs	r0, #1
 8008310:	6033      	str	r3, [r6, #0]
 8008312:	3337      	adds	r3, #55	; 0x37
 8008314:	4313      	orrs	r3, r2
 8008316:	81a3      	strh	r3, [r4, #12]
 8008318:	4240      	negs	r0, r0
 800831a:	bd70      	pop	{r4, r5, r6, pc}
 800831c:	4b29      	ldr	r3, [pc, #164]	; (80083c4 <__swsetup_r+0xe8>)
 800831e:	429c      	cmp	r4, r3
 8008320:	d101      	bne.n	8008326 <__swsetup_r+0x4a>
 8008322:	68ac      	ldr	r4, [r5, #8]
 8008324:	e7eb      	b.n	80082fe <__swsetup_r+0x22>
 8008326:	4b28      	ldr	r3, [pc, #160]	; (80083c8 <__swsetup_r+0xec>)
 8008328:	429c      	cmp	r4, r3
 800832a:	d1e8      	bne.n	80082fe <__swsetup_r+0x22>
 800832c:	68ec      	ldr	r4, [r5, #12]
 800832e:	e7e6      	b.n	80082fe <__swsetup_r+0x22>
 8008330:	075b      	lsls	r3, r3, #29
 8008332:	d513      	bpl.n	800835c <__swsetup_r+0x80>
 8008334:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008336:	2900      	cmp	r1, #0
 8008338:	d008      	beq.n	800834c <__swsetup_r+0x70>
 800833a:	0023      	movs	r3, r4
 800833c:	3344      	adds	r3, #68	; 0x44
 800833e:	4299      	cmp	r1, r3
 8008340:	d002      	beq.n	8008348 <__swsetup_r+0x6c>
 8008342:	0030      	movs	r0, r6
 8008344:	f7ff fb5e 	bl	8007a04 <_free_r>
 8008348:	2300      	movs	r3, #0
 800834a:	6363      	str	r3, [r4, #52]	; 0x34
 800834c:	2224      	movs	r2, #36	; 0x24
 800834e:	89a3      	ldrh	r3, [r4, #12]
 8008350:	4393      	bics	r3, r2
 8008352:	81a3      	strh	r3, [r4, #12]
 8008354:	2300      	movs	r3, #0
 8008356:	6063      	str	r3, [r4, #4]
 8008358:	6923      	ldr	r3, [r4, #16]
 800835a:	6023      	str	r3, [r4, #0]
 800835c:	2308      	movs	r3, #8
 800835e:	89a2      	ldrh	r2, [r4, #12]
 8008360:	4313      	orrs	r3, r2
 8008362:	81a3      	strh	r3, [r4, #12]
 8008364:	6923      	ldr	r3, [r4, #16]
 8008366:	2b00      	cmp	r3, #0
 8008368:	d10b      	bne.n	8008382 <__swsetup_r+0xa6>
 800836a:	21a0      	movs	r1, #160	; 0xa0
 800836c:	2280      	movs	r2, #128	; 0x80
 800836e:	89a3      	ldrh	r3, [r4, #12]
 8008370:	0089      	lsls	r1, r1, #2
 8008372:	0092      	lsls	r2, r2, #2
 8008374:	400b      	ands	r3, r1
 8008376:	4293      	cmp	r3, r2
 8008378:	d003      	beq.n	8008382 <__swsetup_r+0xa6>
 800837a:	0021      	movs	r1, r4
 800837c:	0030      	movs	r0, r6
 800837e:	f000 fa27 	bl	80087d0 <__smakebuf_r>
 8008382:	220c      	movs	r2, #12
 8008384:	5ea3      	ldrsh	r3, [r4, r2]
 8008386:	2001      	movs	r0, #1
 8008388:	001a      	movs	r2, r3
 800838a:	b299      	uxth	r1, r3
 800838c:	4002      	ands	r2, r0
 800838e:	4203      	tst	r3, r0
 8008390:	d00f      	beq.n	80083b2 <__swsetup_r+0xd6>
 8008392:	2200      	movs	r2, #0
 8008394:	60a2      	str	r2, [r4, #8]
 8008396:	6962      	ldr	r2, [r4, #20]
 8008398:	4252      	negs	r2, r2
 800839a:	61a2      	str	r2, [r4, #24]
 800839c:	2000      	movs	r0, #0
 800839e:	6922      	ldr	r2, [r4, #16]
 80083a0:	4282      	cmp	r2, r0
 80083a2:	d1ba      	bne.n	800831a <__swsetup_r+0x3e>
 80083a4:	060a      	lsls	r2, r1, #24
 80083a6:	d5b8      	bpl.n	800831a <__swsetup_r+0x3e>
 80083a8:	2240      	movs	r2, #64	; 0x40
 80083aa:	4313      	orrs	r3, r2
 80083ac:	81a3      	strh	r3, [r4, #12]
 80083ae:	3801      	subs	r0, #1
 80083b0:	e7b3      	b.n	800831a <__swsetup_r+0x3e>
 80083b2:	0788      	lsls	r0, r1, #30
 80083b4:	d400      	bmi.n	80083b8 <__swsetup_r+0xdc>
 80083b6:	6962      	ldr	r2, [r4, #20]
 80083b8:	60a2      	str	r2, [r4, #8]
 80083ba:	e7ef      	b.n	800839c <__swsetup_r+0xc0>
 80083bc:	2000000c 	.word	0x2000000c
 80083c0:	08008f6c 	.word	0x08008f6c
 80083c4:	08008f8c 	.word	0x08008f8c
 80083c8:	08008f4c 	.word	0x08008f4c

080083cc <abort>:
 80083cc:	2006      	movs	r0, #6
 80083ce:	b510      	push	{r4, lr}
 80083d0:	f000 fa74 	bl	80088bc <raise>
 80083d4:	2001      	movs	r0, #1
 80083d6:	f7fa fe14 	bl	8003002 <_exit>
	...

080083dc <__sflush_r>:
 80083dc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80083de:	898b      	ldrh	r3, [r1, #12]
 80083e0:	0005      	movs	r5, r0
 80083e2:	000c      	movs	r4, r1
 80083e4:	071a      	lsls	r2, r3, #28
 80083e6:	d45f      	bmi.n	80084a8 <__sflush_r+0xcc>
 80083e8:	684a      	ldr	r2, [r1, #4]
 80083ea:	2a00      	cmp	r2, #0
 80083ec:	dc04      	bgt.n	80083f8 <__sflush_r+0x1c>
 80083ee:	6c0a      	ldr	r2, [r1, #64]	; 0x40
 80083f0:	2a00      	cmp	r2, #0
 80083f2:	dc01      	bgt.n	80083f8 <__sflush_r+0x1c>
 80083f4:	2000      	movs	r0, #0
 80083f6:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80083f8:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 80083fa:	2f00      	cmp	r7, #0
 80083fc:	d0fa      	beq.n	80083f4 <__sflush_r+0x18>
 80083fe:	2200      	movs	r2, #0
 8008400:	2180      	movs	r1, #128	; 0x80
 8008402:	682e      	ldr	r6, [r5, #0]
 8008404:	602a      	str	r2, [r5, #0]
 8008406:	001a      	movs	r2, r3
 8008408:	0149      	lsls	r1, r1, #5
 800840a:	400a      	ands	r2, r1
 800840c:	420b      	tst	r3, r1
 800840e:	d034      	beq.n	800847a <__sflush_r+0x9e>
 8008410:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008412:	89a3      	ldrh	r3, [r4, #12]
 8008414:	075b      	lsls	r3, r3, #29
 8008416:	d506      	bpl.n	8008426 <__sflush_r+0x4a>
 8008418:	6863      	ldr	r3, [r4, #4]
 800841a:	1ac0      	subs	r0, r0, r3
 800841c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800841e:	2b00      	cmp	r3, #0
 8008420:	d001      	beq.n	8008426 <__sflush_r+0x4a>
 8008422:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008424:	1ac0      	subs	r0, r0, r3
 8008426:	0002      	movs	r2, r0
 8008428:	6a21      	ldr	r1, [r4, #32]
 800842a:	2300      	movs	r3, #0
 800842c:	0028      	movs	r0, r5
 800842e:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 8008430:	47b8      	blx	r7
 8008432:	89a1      	ldrh	r1, [r4, #12]
 8008434:	1c43      	adds	r3, r0, #1
 8008436:	d106      	bne.n	8008446 <__sflush_r+0x6a>
 8008438:	682b      	ldr	r3, [r5, #0]
 800843a:	2b1d      	cmp	r3, #29
 800843c:	d831      	bhi.n	80084a2 <__sflush_r+0xc6>
 800843e:	4a2c      	ldr	r2, [pc, #176]	; (80084f0 <__sflush_r+0x114>)
 8008440:	40da      	lsrs	r2, r3
 8008442:	07d3      	lsls	r3, r2, #31
 8008444:	d52d      	bpl.n	80084a2 <__sflush_r+0xc6>
 8008446:	2300      	movs	r3, #0
 8008448:	6063      	str	r3, [r4, #4]
 800844a:	6923      	ldr	r3, [r4, #16]
 800844c:	6023      	str	r3, [r4, #0]
 800844e:	04cb      	lsls	r3, r1, #19
 8008450:	d505      	bpl.n	800845e <__sflush_r+0x82>
 8008452:	1c43      	adds	r3, r0, #1
 8008454:	d102      	bne.n	800845c <__sflush_r+0x80>
 8008456:	682b      	ldr	r3, [r5, #0]
 8008458:	2b00      	cmp	r3, #0
 800845a:	d100      	bne.n	800845e <__sflush_r+0x82>
 800845c:	6560      	str	r0, [r4, #84]	; 0x54
 800845e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008460:	602e      	str	r6, [r5, #0]
 8008462:	2900      	cmp	r1, #0
 8008464:	d0c6      	beq.n	80083f4 <__sflush_r+0x18>
 8008466:	0023      	movs	r3, r4
 8008468:	3344      	adds	r3, #68	; 0x44
 800846a:	4299      	cmp	r1, r3
 800846c:	d002      	beq.n	8008474 <__sflush_r+0x98>
 800846e:	0028      	movs	r0, r5
 8008470:	f7ff fac8 	bl	8007a04 <_free_r>
 8008474:	2000      	movs	r0, #0
 8008476:	6360      	str	r0, [r4, #52]	; 0x34
 8008478:	e7bd      	b.n	80083f6 <__sflush_r+0x1a>
 800847a:	2301      	movs	r3, #1
 800847c:	0028      	movs	r0, r5
 800847e:	6a21      	ldr	r1, [r4, #32]
 8008480:	47b8      	blx	r7
 8008482:	1c43      	adds	r3, r0, #1
 8008484:	d1c5      	bne.n	8008412 <__sflush_r+0x36>
 8008486:	682b      	ldr	r3, [r5, #0]
 8008488:	2b00      	cmp	r3, #0
 800848a:	d0c2      	beq.n	8008412 <__sflush_r+0x36>
 800848c:	2b1d      	cmp	r3, #29
 800848e:	d001      	beq.n	8008494 <__sflush_r+0xb8>
 8008490:	2b16      	cmp	r3, #22
 8008492:	d101      	bne.n	8008498 <__sflush_r+0xbc>
 8008494:	602e      	str	r6, [r5, #0]
 8008496:	e7ad      	b.n	80083f4 <__sflush_r+0x18>
 8008498:	2340      	movs	r3, #64	; 0x40
 800849a:	89a2      	ldrh	r2, [r4, #12]
 800849c:	4313      	orrs	r3, r2
 800849e:	81a3      	strh	r3, [r4, #12]
 80084a0:	e7a9      	b.n	80083f6 <__sflush_r+0x1a>
 80084a2:	2340      	movs	r3, #64	; 0x40
 80084a4:	430b      	orrs	r3, r1
 80084a6:	e7fa      	b.n	800849e <__sflush_r+0xc2>
 80084a8:	690f      	ldr	r7, [r1, #16]
 80084aa:	2f00      	cmp	r7, #0
 80084ac:	d0a2      	beq.n	80083f4 <__sflush_r+0x18>
 80084ae:	680a      	ldr	r2, [r1, #0]
 80084b0:	600f      	str	r7, [r1, #0]
 80084b2:	1bd2      	subs	r2, r2, r7
 80084b4:	9201      	str	r2, [sp, #4]
 80084b6:	2200      	movs	r2, #0
 80084b8:	079b      	lsls	r3, r3, #30
 80084ba:	d100      	bne.n	80084be <__sflush_r+0xe2>
 80084bc:	694a      	ldr	r2, [r1, #20]
 80084be:	60a2      	str	r2, [r4, #8]
 80084c0:	9b01      	ldr	r3, [sp, #4]
 80084c2:	2b00      	cmp	r3, #0
 80084c4:	dc00      	bgt.n	80084c8 <__sflush_r+0xec>
 80084c6:	e795      	b.n	80083f4 <__sflush_r+0x18>
 80084c8:	003a      	movs	r2, r7
 80084ca:	0028      	movs	r0, r5
 80084cc:	9b01      	ldr	r3, [sp, #4]
 80084ce:	6a21      	ldr	r1, [r4, #32]
 80084d0:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80084d2:	47b0      	blx	r6
 80084d4:	2800      	cmp	r0, #0
 80084d6:	dc06      	bgt.n	80084e6 <__sflush_r+0x10a>
 80084d8:	2340      	movs	r3, #64	; 0x40
 80084da:	2001      	movs	r0, #1
 80084dc:	89a2      	ldrh	r2, [r4, #12]
 80084de:	4240      	negs	r0, r0
 80084e0:	4313      	orrs	r3, r2
 80084e2:	81a3      	strh	r3, [r4, #12]
 80084e4:	e787      	b.n	80083f6 <__sflush_r+0x1a>
 80084e6:	9b01      	ldr	r3, [sp, #4]
 80084e8:	183f      	adds	r7, r7, r0
 80084ea:	1a1b      	subs	r3, r3, r0
 80084ec:	9301      	str	r3, [sp, #4]
 80084ee:	e7e7      	b.n	80084c0 <__sflush_r+0xe4>
 80084f0:	20400001 	.word	0x20400001

080084f4 <_fflush_r>:
 80084f4:	690b      	ldr	r3, [r1, #16]
 80084f6:	b570      	push	{r4, r5, r6, lr}
 80084f8:	0005      	movs	r5, r0
 80084fa:	000c      	movs	r4, r1
 80084fc:	2b00      	cmp	r3, #0
 80084fe:	d102      	bne.n	8008506 <_fflush_r+0x12>
 8008500:	2500      	movs	r5, #0
 8008502:	0028      	movs	r0, r5
 8008504:	bd70      	pop	{r4, r5, r6, pc}
 8008506:	2800      	cmp	r0, #0
 8008508:	d004      	beq.n	8008514 <_fflush_r+0x20>
 800850a:	6983      	ldr	r3, [r0, #24]
 800850c:	2b00      	cmp	r3, #0
 800850e:	d101      	bne.n	8008514 <_fflush_r+0x20>
 8008510:	f000 f892 	bl	8008638 <__sinit>
 8008514:	4b14      	ldr	r3, [pc, #80]	; (8008568 <_fflush_r+0x74>)
 8008516:	429c      	cmp	r4, r3
 8008518:	d11b      	bne.n	8008552 <_fflush_r+0x5e>
 800851a:	686c      	ldr	r4, [r5, #4]
 800851c:	220c      	movs	r2, #12
 800851e:	5ea3      	ldrsh	r3, [r4, r2]
 8008520:	2b00      	cmp	r3, #0
 8008522:	d0ed      	beq.n	8008500 <_fflush_r+0xc>
 8008524:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008526:	07d2      	lsls	r2, r2, #31
 8008528:	d404      	bmi.n	8008534 <_fflush_r+0x40>
 800852a:	059b      	lsls	r3, r3, #22
 800852c:	d402      	bmi.n	8008534 <_fflush_r+0x40>
 800852e:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008530:	f000 f923 	bl	800877a <__retarget_lock_acquire_recursive>
 8008534:	0028      	movs	r0, r5
 8008536:	0021      	movs	r1, r4
 8008538:	f7ff ff50 	bl	80083dc <__sflush_r>
 800853c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800853e:	0005      	movs	r5, r0
 8008540:	07db      	lsls	r3, r3, #31
 8008542:	d4de      	bmi.n	8008502 <_fflush_r+0xe>
 8008544:	89a3      	ldrh	r3, [r4, #12]
 8008546:	059b      	lsls	r3, r3, #22
 8008548:	d4db      	bmi.n	8008502 <_fflush_r+0xe>
 800854a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800854c:	f000 f916 	bl	800877c <__retarget_lock_release_recursive>
 8008550:	e7d7      	b.n	8008502 <_fflush_r+0xe>
 8008552:	4b06      	ldr	r3, [pc, #24]	; (800856c <_fflush_r+0x78>)
 8008554:	429c      	cmp	r4, r3
 8008556:	d101      	bne.n	800855c <_fflush_r+0x68>
 8008558:	68ac      	ldr	r4, [r5, #8]
 800855a:	e7df      	b.n	800851c <_fflush_r+0x28>
 800855c:	4b04      	ldr	r3, [pc, #16]	; (8008570 <_fflush_r+0x7c>)
 800855e:	429c      	cmp	r4, r3
 8008560:	d1dc      	bne.n	800851c <_fflush_r+0x28>
 8008562:	68ec      	ldr	r4, [r5, #12]
 8008564:	e7da      	b.n	800851c <_fflush_r+0x28>
 8008566:	46c0      	nop			; (mov r8, r8)
 8008568:	08008f6c 	.word	0x08008f6c
 800856c:	08008f8c 	.word	0x08008f8c
 8008570:	08008f4c 	.word	0x08008f4c

08008574 <std>:
 8008574:	2300      	movs	r3, #0
 8008576:	b510      	push	{r4, lr}
 8008578:	0004      	movs	r4, r0
 800857a:	6003      	str	r3, [r0, #0]
 800857c:	6043      	str	r3, [r0, #4]
 800857e:	6083      	str	r3, [r0, #8]
 8008580:	8181      	strh	r1, [r0, #12]
 8008582:	6643      	str	r3, [r0, #100]	; 0x64
 8008584:	0019      	movs	r1, r3
 8008586:	81c2      	strh	r2, [r0, #14]
 8008588:	6103      	str	r3, [r0, #16]
 800858a:	6143      	str	r3, [r0, #20]
 800858c:	6183      	str	r3, [r0, #24]
 800858e:	2208      	movs	r2, #8
 8008590:	305c      	adds	r0, #92	; 0x5c
 8008592:	f7fd fb1d 	bl	8005bd0 <memset>
 8008596:	4b05      	ldr	r3, [pc, #20]	; (80085ac <std+0x38>)
 8008598:	6263      	str	r3, [r4, #36]	; 0x24
 800859a:	4b05      	ldr	r3, [pc, #20]	; (80085b0 <std+0x3c>)
 800859c:	6224      	str	r4, [r4, #32]
 800859e:	62a3      	str	r3, [r4, #40]	; 0x28
 80085a0:	4b04      	ldr	r3, [pc, #16]	; (80085b4 <std+0x40>)
 80085a2:	62e3      	str	r3, [r4, #44]	; 0x2c
 80085a4:	4b04      	ldr	r3, [pc, #16]	; (80085b8 <std+0x44>)
 80085a6:	6323      	str	r3, [r4, #48]	; 0x30
 80085a8:	bd10      	pop	{r4, pc}
 80085aa:	46c0      	nop			; (mov r8, r8)
 80085ac:	080088fd 	.word	0x080088fd
 80085b0:	08008925 	.word	0x08008925
 80085b4:	0800895d 	.word	0x0800895d
 80085b8:	08008989 	.word	0x08008989

080085bc <_cleanup_r>:
 80085bc:	b510      	push	{r4, lr}
 80085be:	4902      	ldr	r1, [pc, #8]	; (80085c8 <_cleanup_r+0xc>)
 80085c0:	f000 f8ba 	bl	8008738 <_fwalk_reent>
 80085c4:	bd10      	pop	{r4, pc}
 80085c6:	46c0      	nop			; (mov r8, r8)
 80085c8:	080084f5 	.word	0x080084f5

080085cc <__sfmoreglue>:
 80085cc:	b570      	push	{r4, r5, r6, lr}
 80085ce:	2568      	movs	r5, #104	; 0x68
 80085d0:	1e4a      	subs	r2, r1, #1
 80085d2:	4355      	muls	r5, r2
 80085d4:	000e      	movs	r6, r1
 80085d6:	0029      	movs	r1, r5
 80085d8:	3174      	adds	r1, #116	; 0x74
 80085da:	f7ff fa5d 	bl	8007a98 <_malloc_r>
 80085de:	1e04      	subs	r4, r0, #0
 80085e0:	d008      	beq.n	80085f4 <__sfmoreglue+0x28>
 80085e2:	2100      	movs	r1, #0
 80085e4:	002a      	movs	r2, r5
 80085e6:	6001      	str	r1, [r0, #0]
 80085e8:	6046      	str	r6, [r0, #4]
 80085ea:	300c      	adds	r0, #12
 80085ec:	60a0      	str	r0, [r4, #8]
 80085ee:	3268      	adds	r2, #104	; 0x68
 80085f0:	f7fd faee 	bl	8005bd0 <memset>
 80085f4:	0020      	movs	r0, r4
 80085f6:	bd70      	pop	{r4, r5, r6, pc}

080085f8 <__sfp_lock_acquire>:
 80085f8:	b510      	push	{r4, lr}
 80085fa:	4802      	ldr	r0, [pc, #8]	; (8008604 <__sfp_lock_acquire+0xc>)
 80085fc:	f000 f8bd 	bl	800877a <__retarget_lock_acquire_recursive>
 8008600:	bd10      	pop	{r4, pc}
 8008602:	46c0      	nop			; (mov r8, r8)
 8008604:	200002e0 	.word	0x200002e0

08008608 <__sfp_lock_release>:
 8008608:	b510      	push	{r4, lr}
 800860a:	4802      	ldr	r0, [pc, #8]	; (8008614 <__sfp_lock_release+0xc>)
 800860c:	f000 f8b6 	bl	800877c <__retarget_lock_release_recursive>
 8008610:	bd10      	pop	{r4, pc}
 8008612:	46c0      	nop			; (mov r8, r8)
 8008614:	200002e0 	.word	0x200002e0

08008618 <__sinit_lock_acquire>:
 8008618:	b510      	push	{r4, lr}
 800861a:	4802      	ldr	r0, [pc, #8]	; (8008624 <__sinit_lock_acquire+0xc>)
 800861c:	f000 f8ad 	bl	800877a <__retarget_lock_acquire_recursive>
 8008620:	bd10      	pop	{r4, pc}
 8008622:	46c0      	nop			; (mov r8, r8)
 8008624:	200002db 	.word	0x200002db

08008628 <__sinit_lock_release>:
 8008628:	b510      	push	{r4, lr}
 800862a:	4802      	ldr	r0, [pc, #8]	; (8008634 <__sinit_lock_release+0xc>)
 800862c:	f000 f8a6 	bl	800877c <__retarget_lock_release_recursive>
 8008630:	bd10      	pop	{r4, pc}
 8008632:	46c0      	nop			; (mov r8, r8)
 8008634:	200002db 	.word	0x200002db

08008638 <__sinit>:
 8008638:	b513      	push	{r0, r1, r4, lr}
 800863a:	0004      	movs	r4, r0
 800863c:	f7ff ffec 	bl	8008618 <__sinit_lock_acquire>
 8008640:	69a3      	ldr	r3, [r4, #24]
 8008642:	2b00      	cmp	r3, #0
 8008644:	d002      	beq.n	800864c <__sinit+0x14>
 8008646:	f7ff ffef 	bl	8008628 <__sinit_lock_release>
 800864a:	bd13      	pop	{r0, r1, r4, pc}
 800864c:	64a3      	str	r3, [r4, #72]	; 0x48
 800864e:	64e3      	str	r3, [r4, #76]	; 0x4c
 8008650:	6523      	str	r3, [r4, #80]	; 0x50
 8008652:	4b13      	ldr	r3, [pc, #76]	; (80086a0 <__sinit+0x68>)
 8008654:	4a13      	ldr	r2, [pc, #76]	; (80086a4 <__sinit+0x6c>)
 8008656:	681b      	ldr	r3, [r3, #0]
 8008658:	62a2      	str	r2, [r4, #40]	; 0x28
 800865a:	9301      	str	r3, [sp, #4]
 800865c:	42a3      	cmp	r3, r4
 800865e:	d101      	bne.n	8008664 <__sinit+0x2c>
 8008660:	2301      	movs	r3, #1
 8008662:	61a3      	str	r3, [r4, #24]
 8008664:	0020      	movs	r0, r4
 8008666:	f000 f81f 	bl	80086a8 <__sfp>
 800866a:	6060      	str	r0, [r4, #4]
 800866c:	0020      	movs	r0, r4
 800866e:	f000 f81b 	bl	80086a8 <__sfp>
 8008672:	60a0      	str	r0, [r4, #8]
 8008674:	0020      	movs	r0, r4
 8008676:	f000 f817 	bl	80086a8 <__sfp>
 800867a:	2200      	movs	r2, #0
 800867c:	2104      	movs	r1, #4
 800867e:	60e0      	str	r0, [r4, #12]
 8008680:	6860      	ldr	r0, [r4, #4]
 8008682:	f7ff ff77 	bl	8008574 <std>
 8008686:	2201      	movs	r2, #1
 8008688:	2109      	movs	r1, #9
 800868a:	68a0      	ldr	r0, [r4, #8]
 800868c:	f7ff ff72 	bl	8008574 <std>
 8008690:	2202      	movs	r2, #2
 8008692:	2112      	movs	r1, #18
 8008694:	68e0      	ldr	r0, [r4, #12]
 8008696:	f7ff ff6d 	bl	8008574 <std>
 800869a:	2301      	movs	r3, #1
 800869c:	61a3      	str	r3, [r4, #24]
 800869e:	e7d2      	b.n	8008646 <__sinit+0xe>
 80086a0:	08008bcc 	.word	0x08008bcc
 80086a4:	080085bd 	.word	0x080085bd

080086a8 <__sfp>:
 80086a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80086aa:	0007      	movs	r7, r0
 80086ac:	f7ff ffa4 	bl	80085f8 <__sfp_lock_acquire>
 80086b0:	4b1f      	ldr	r3, [pc, #124]	; (8008730 <__sfp+0x88>)
 80086b2:	681e      	ldr	r6, [r3, #0]
 80086b4:	69b3      	ldr	r3, [r6, #24]
 80086b6:	2b00      	cmp	r3, #0
 80086b8:	d102      	bne.n	80086c0 <__sfp+0x18>
 80086ba:	0030      	movs	r0, r6
 80086bc:	f7ff ffbc 	bl	8008638 <__sinit>
 80086c0:	3648      	adds	r6, #72	; 0x48
 80086c2:	68b4      	ldr	r4, [r6, #8]
 80086c4:	6873      	ldr	r3, [r6, #4]
 80086c6:	3b01      	subs	r3, #1
 80086c8:	d504      	bpl.n	80086d4 <__sfp+0x2c>
 80086ca:	6833      	ldr	r3, [r6, #0]
 80086cc:	2b00      	cmp	r3, #0
 80086ce:	d022      	beq.n	8008716 <__sfp+0x6e>
 80086d0:	6836      	ldr	r6, [r6, #0]
 80086d2:	e7f6      	b.n	80086c2 <__sfp+0x1a>
 80086d4:	220c      	movs	r2, #12
 80086d6:	5ea5      	ldrsh	r5, [r4, r2]
 80086d8:	2d00      	cmp	r5, #0
 80086da:	d11a      	bne.n	8008712 <__sfp+0x6a>
 80086dc:	0020      	movs	r0, r4
 80086de:	4b15      	ldr	r3, [pc, #84]	; (8008734 <__sfp+0x8c>)
 80086e0:	3058      	adds	r0, #88	; 0x58
 80086e2:	60e3      	str	r3, [r4, #12]
 80086e4:	6665      	str	r5, [r4, #100]	; 0x64
 80086e6:	f000 f847 	bl	8008778 <__retarget_lock_init_recursive>
 80086ea:	f7ff ff8d 	bl	8008608 <__sfp_lock_release>
 80086ee:	0020      	movs	r0, r4
 80086f0:	2208      	movs	r2, #8
 80086f2:	0029      	movs	r1, r5
 80086f4:	6025      	str	r5, [r4, #0]
 80086f6:	60a5      	str	r5, [r4, #8]
 80086f8:	6065      	str	r5, [r4, #4]
 80086fa:	6125      	str	r5, [r4, #16]
 80086fc:	6165      	str	r5, [r4, #20]
 80086fe:	61a5      	str	r5, [r4, #24]
 8008700:	305c      	adds	r0, #92	; 0x5c
 8008702:	f7fd fa65 	bl	8005bd0 <memset>
 8008706:	6365      	str	r5, [r4, #52]	; 0x34
 8008708:	63a5      	str	r5, [r4, #56]	; 0x38
 800870a:	64a5      	str	r5, [r4, #72]	; 0x48
 800870c:	64e5      	str	r5, [r4, #76]	; 0x4c
 800870e:	0020      	movs	r0, r4
 8008710:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008712:	3468      	adds	r4, #104	; 0x68
 8008714:	e7d7      	b.n	80086c6 <__sfp+0x1e>
 8008716:	2104      	movs	r1, #4
 8008718:	0038      	movs	r0, r7
 800871a:	f7ff ff57 	bl	80085cc <__sfmoreglue>
 800871e:	1e04      	subs	r4, r0, #0
 8008720:	6030      	str	r0, [r6, #0]
 8008722:	d1d5      	bne.n	80086d0 <__sfp+0x28>
 8008724:	f7ff ff70 	bl	8008608 <__sfp_lock_release>
 8008728:	230c      	movs	r3, #12
 800872a:	603b      	str	r3, [r7, #0]
 800872c:	e7ef      	b.n	800870e <__sfp+0x66>
 800872e:	46c0      	nop			; (mov r8, r8)
 8008730:	08008bcc 	.word	0x08008bcc
 8008734:	ffff0001 	.word	0xffff0001

08008738 <_fwalk_reent>:
 8008738:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800873a:	0004      	movs	r4, r0
 800873c:	0006      	movs	r6, r0
 800873e:	2700      	movs	r7, #0
 8008740:	9101      	str	r1, [sp, #4]
 8008742:	3448      	adds	r4, #72	; 0x48
 8008744:	6863      	ldr	r3, [r4, #4]
 8008746:	68a5      	ldr	r5, [r4, #8]
 8008748:	9300      	str	r3, [sp, #0]
 800874a:	9b00      	ldr	r3, [sp, #0]
 800874c:	3b01      	subs	r3, #1
 800874e:	9300      	str	r3, [sp, #0]
 8008750:	d504      	bpl.n	800875c <_fwalk_reent+0x24>
 8008752:	6824      	ldr	r4, [r4, #0]
 8008754:	2c00      	cmp	r4, #0
 8008756:	d1f5      	bne.n	8008744 <_fwalk_reent+0xc>
 8008758:	0038      	movs	r0, r7
 800875a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800875c:	89ab      	ldrh	r3, [r5, #12]
 800875e:	2b01      	cmp	r3, #1
 8008760:	d908      	bls.n	8008774 <_fwalk_reent+0x3c>
 8008762:	220e      	movs	r2, #14
 8008764:	5eab      	ldrsh	r3, [r5, r2]
 8008766:	3301      	adds	r3, #1
 8008768:	d004      	beq.n	8008774 <_fwalk_reent+0x3c>
 800876a:	0029      	movs	r1, r5
 800876c:	0030      	movs	r0, r6
 800876e:	9b01      	ldr	r3, [sp, #4]
 8008770:	4798      	blx	r3
 8008772:	4307      	orrs	r7, r0
 8008774:	3568      	adds	r5, #104	; 0x68
 8008776:	e7e8      	b.n	800874a <_fwalk_reent+0x12>

08008778 <__retarget_lock_init_recursive>:
 8008778:	4770      	bx	lr

0800877a <__retarget_lock_acquire_recursive>:
 800877a:	4770      	bx	lr

0800877c <__retarget_lock_release_recursive>:
 800877c:	4770      	bx	lr
	...

08008780 <__swhatbuf_r>:
 8008780:	b570      	push	{r4, r5, r6, lr}
 8008782:	000e      	movs	r6, r1
 8008784:	001d      	movs	r5, r3
 8008786:	230e      	movs	r3, #14
 8008788:	5ec9      	ldrsh	r1, [r1, r3]
 800878a:	0014      	movs	r4, r2
 800878c:	b096      	sub	sp, #88	; 0x58
 800878e:	2900      	cmp	r1, #0
 8008790:	da07      	bge.n	80087a2 <__swhatbuf_r+0x22>
 8008792:	2300      	movs	r3, #0
 8008794:	602b      	str	r3, [r5, #0]
 8008796:	89b3      	ldrh	r3, [r6, #12]
 8008798:	061b      	lsls	r3, r3, #24
 800879a:	d411      	bmi.n	80087c0 <__swhatbuf_r+0x40>
 800879c:	2380      	movs	r3, #128	; 0x80
 800879e:	00db      	lsls	r3, r3, #3
 80087a0:	e00f      	b.n	80087c2 <__swhatbuf_r+0x42>
 80087a2:	466a      	mov	r2, sp
 80087a4:	f000 f91c 	bl	80089e0 <_fstat_r>
 80087a8:	2800      	cmp	r0, #0
 80087aa:	dbf2      	blt.n	8008792 <__swhatbuf_r+0x12>
 80087ac:	23f0      	movs	r3, #240	; 0xf0
 80087ae:	9901      	ldr	r1, [sp, #4]
 80087b0:	021b      	lsls	r3, r3, #8
 80087b2:	4019      	ands	r1, r3
 80087b4:	4b05      	ldr	r3, [pc, #20]	; (80087cc <__swhatbuf_r+0x4c>)
 80087b6:	18c9      	adds	r1, r1, r3
 80087b8:	424b      	negs	r3, r1
 80087ba:	4159      	adcs	r1, r3
 80087bc:	6029      	str	r1, [r5, #0]
 80087be:	e7ed      	b.n	800879c <__swhatbuf_r+0x1c>
 80087c0:	2340      	movs	r3, #64	; 0x40
 80087c2:	2000      	movs	r0, #0
 80087c4:	6023      	str	r3, [r4, #0]
 80087c6:	b016      	add	sp, #88	; 0x58
 80087c8:	bd70      	pop	{r4, r5, r6, pc}
 80087ca:	46c0      	nop			; (mov r8, r8)
 80087cc:	ffffe000 	.word	0xffffe000

080087d0 <__smakebuf_r>:
 80087d0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80087d2:	2602      	movs	r6, #2
 80087d4:	898b      	ldrh	r3, [r1, #12]
 80087d6:	0005      	movs	r5, r0
 80087d8:	000c      	movs	r4, r1
 80087da:	4233      	tst	r3, r6
 80087dc:	d006      	beq.n	80087ec <__smakebuf_r+0x1c>
 80087de:	0023      	movs	r3, r4
 80087e0:	3347      	adds	r3, #71	; 0x47
 80087e2:	6023      	str	r3, [r4, #0]
 80087e4:	6123      	str	r3, [r4, #16]
 80087e6:	2301      	movs	r3, #1
 80087e8:	6163      	str	r3, [r4, #20]
 80087ea:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 80087ec:	466a      	mov	r2, sp
 80087ee:	ab01      	add	r3, sp, #4
 80087f0:	f7ff ffc6 	bl	8008780 <__swhatbuf_r>
 80087f4:	9900      	ldr	r1, [sp, #0]
 80087f6:	0007      	movs	r7, r0
 80087f8:	0028      	movs	r0, r5
 80087fa:	f7ff f94d 	bl	8007a98 <_malloc_r>
 80087fe:	2800      	cmp	r0, #0
 8008800:	d108      	bne.n	8008814 <__smakebuf_r+0x44>
 8008802:	220c      	movs	r2, #12
 8008804:	5ea3      	ldrsh	r3, [r4, r2]
 8008806:	059a      	lsls	r2, r3, #22
 8008808:	d4ef      	bmi.n	80087ea <__smakebuf_r+0x1a>
 800880a:	2203      	movs	r2, #3
 800880c:	4393      	bics	r3, r2
 800880e:	431e      	orrs	r6, r3
 8008810:	81a6      	strh	r6, [r4, #12]
 8008812:	e7e4      	b.n	80087de <__smakebuf_r+0xe>
 8008814:	4b0f      	ldr	r3, [pc, #60]	; (8008854 <__smakebuf_r+0x84>)
 8008816:	62ab      	str	r3, [r5, #40]	; 0x28
 8008818:	2380      	movs	r3, #128	; 0x80
 800881a:	89a2      	ldrh	r2, [r4, #12]
 800881c:	6020      	str	r0, [r4, #0]
 800881e:	4313      	orrs	r3, r2
 8008820:	81a3      	strh	r3, [r4, #12]
 8008822:	9b00      	ldr	r3, [sp, #0]
 8008824:	6120      	str	r0, [r4, #16]
 8008826:	6163      	str	r3, [r4, #20]
 8008828:	9b01      	ldr	r3, [sp, #4]
 800882a:	2b00      	cmp	r3, #0
 800882c:	d00d      	beq.n	800884a <__smakebuf_r+0x7a>
 800882e:	0028      	movs	r0, r5
 8008830:	230e      	movs	r3, #14
 8008832:	5ee1      	ldrsh	r1, [r4, r3]
 8008834:	f000 f8e6 	bl	8008a04 <_isatty_r>
 8008838:	2800      	cmp	r0, #0
 800883a:	d006      	beq.n	800884a <__smakebuf_r+0x7a>
 800883c:	2203      	movs	r2, #3
 800883e:	89a3      	ldrh	r3, [r4, #12]
 8008840:	4393      	bics	r3, r2
 8008842:	001a      	movs	r2, r3
 8008844:	2301      	movs	r3, #1
 8008846:	4313      	orrs	r3, r2
 8008848:	81a3      	strh	r3, [r4, #12]
 800884a:	89a0      	ldrh	r0, [r4, #12]
 800884c:	4307      	orrs	r7, r0
 800884e:	81a7      	strh	r7, [r4, #12]
 8008850:	e7cb      	b.n	80087ea <__smakebuf_r+0x1a>
 8008852:	46c0      	nop			; (mov r8, r8)
 8008854:	080085bd 	.word	0x080085bd

08008858 <_malloc_usable_size_r>:
 8008858:	1f0b      	subs	r3, r1, #4
 800885a:	681b      	ldr	r3, [r3, #0]
 800885c:	1f18      	subs	r0, r3, #4
 800885e:	2b00      	cmp	r3, #0
 8008860:	da01      	bge.n	8008866 <_malloc_usable_size_r+0xe>
 8008862:	580b      	ldr	r3, [r1, r0]
 8008864:	18c0      	adds	r0, r0, r3
 8008866:	4770      	bx	lr

08008868 <_raise_r>:
 8008868:	b570      	push	{r4, r5, r6, lr}
 800886a:	0004      	movs	r4, r0
 800886c:	000d      	movs	r5, r1
 800886e:	291f      	cmp	r1, #31
 8008870:	d904      	bls.n	800887c <_raise_r+0x14>
 8008872:	2316      	movs	r3, #22
 8008874:	6003      	str	r3, [r0, #0]
 8008876:	2001      	movs	r0, #1
 8008878:	4240      	negs	r0, r0
 800887a:	bd70      	pop	{r4, r5, r6, pc}
 800887c:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800887e:	2b00      	cmp	r3, #0
 8008880:	d004      	beq.n	800888c <_raise_r+0x24>
 8008882:	008a      	lsls	r2, r1, #2
 8008884:	189b      	adds	r3, r3, r2
 8008886:	681a      	ldr	r2, [r3, #0]
 8008888:	2a00      	cmp	r2, #0
 800888a:	d108      	bne.n	800889e <_raise_r+0x36>
 800888c:	0020      	movs	r0, r4
 800888e:	f000 f831 	bl	80088f4 <_getpid_r>
 8008892:	002a      	movs	r2, r5
 8008894:	0001      	movs	r1, r0
 8008896:	0020      	movs	r0, r4
 8008898:	f000 f81a 	bl	80088d0 <_kill_r>
 800889c:	e7ed      	b.n	800887a <_raise_r+0x12>
 800889e:	2000      	movs	r0, #0
 80088a0:	2a01      	cmp	r2, #1
 80088a2:	d0ea      	beq.n	800887a <_raise_r+0x12>
 80088a4:	1c51      	adds	r1, r2, #1
 80088a6:	d103      	bne.n	80088b0 <_raise_r+0x48>
 80088a8:	2316      	movs	r3, #22
 80088aa:	3001      	adds	r0, #1
 80088ac:	6023      	str	r3, [r4, #0]
 80088ae:	e7e4      	b.n	800887a <_raise_r+0x12>
 80088b0:	2400      	movs	r4, #0
 80088b2:	0028      	movs	r0, r5
 80088b4:	601c      	str	r4, [r3, #0]
 80088b6:	4790      	blx	r2
 80088b8:	0020      	movs	r0, r4
 80088ba:	e7de      	b.n	800887a <_raise_r+0x12>

080088bc <raise>:
 80088bc:	b510      	push	{r4, lr}
 80088be:	4b03      	ldr	r3, [pc, #12]	; (80088cc <raise+0x10>)
 80088c0:	0001      	movs	r1, r0
 80088c2:	6818      	ldr	r0, [r3, #0]
 80088c4:	f7ff ffd0 	bl	8008868 <_raise_r>
 80088c8:	bd10      	pop	{r4, pc}
 80088ca:	46c0      	nop			; (mov r8, r8)
 80088cc:	2000000c 	.word	0x2000000c

080088d0 <_kill_r>:
 80088d0:	2300      	movs	r3, #0
 80088d2:	b570      	push	{r4, r5, r6, lr}
 80088d4:	4d06      	ldr	r5, [pc, #24]	; (80088f0 <_kill_r+0x20>)
 80088d6:	0004      	movs	r4, r0
 80088d8:	0008      	movs	r0, r1
 80088da:	0011      	movs	r1, r2
 80088dc:	602b      	str	r3, [r5, #0]
 80088de:	f7fa fb80 	bl	8002fe2 <_kill>
 80088e2:	1c43      	adds	r3, r0, #1
 80088e4:	d103      	bne.n	80088ee <_kill_r+0x1e>
 80088e6:	682b      	ldr	r3, [r5, #0]
 80088e8:	2b00      	cmp	r3, #0
 80088ea:	d000      	beq.n	80088ee <_kill_r+0x1e>
 80088ec:	6023      	str	r3, [r4, #0]
 80088ee:	bd70      	pop	{r4, r5, r6, pc}
 80088f0:	200002d4 	.word	0x200002d4

080088f4 <_getpid_r>:
 80088f4:	b510      	push	{r4, lr}
 80088f6:	f7fa fb6e 	bl	8002fd6 <_getpid>
 80088fa:	bd10      	pop	{r4, pc}

080088fc <__sread>:
 80088fc:	b570      	push	{r4, r5, r6, lr}
 80088fe:	000c      	movs	r4, r1
 8008900:	250e      	movs	r5, #14
 8008902:	5f49      	ldrsh	r1, [r1, r5]
 8008904:	f000 f8a4 	bl	8008a50 <_read_r>
 8008908:	2800      	cmp	r0, #0
 800890a:	db03      	blt.n	8008914 <__sread+0x18>
 800890c:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800890e:	181b      	adds	r3, r3, r0
 8008910:	6563      	str	r3, [r4, #84]	; 0x54
 8008912:	bd70      	pop	{r4, r5, r6, pc}
 8008914:	89a3      	ldrh	r3, [r4, #12]
 8008916:	4a02      	ldr	r2, [pc, #8]	; (8008920 <__sread+0x24>)
 8008918:	4013      	ands	r3, r2
 800891a:	81a3      	strh	r3, [r4, #12]
 800891c:	e7f9      	b.n	8008912 <__sread+0x16>
 800891e:	46c0      	nop			; (mov r8, r8)
 8008920:	ffffefff 	.word	0xffffefff

08008924 <__swrite>:
 8008924:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008926:	001f      	movs	r7, r3
 8008928:	898b      	ldrh	r3, [r1, #12]
 800892a:	0005      	movs	r5, r0
 800892c:	000c      	movs	r4, r1
 800892e:	0016      	movs	r6, r2
 8008930:	05db      	lsls	r3, r3, #23
 8008932:	d505      	bpl.n	8008940 <__swrite+0x1c>
 8008934:	230e      	movs	r3, #14
 8008936:	5ec9      	ldrsh	r1, [r1, r3]
 8008938:	2200      	movs	r2, #0
 800893a:	2302      	movs	r3, #2
 800893c:	f000 f874 	bl	8008a28 <_lseek_r>
 8008940:	89a3      	ldrh	r3, [r4, #12]
 8008942:	4a05      	ldr	r2, [pc, #20]	; (8008958 <__swrite+0x34>)
 8008944:	0028      	movs	r0, r5
 8008946:	4013      	ands	r3, r2
 8008948:	81a3      	strh	r3, [r4, #12]
 800894a:	0032      	movs	r2, r6
 800894c:	230e      	movs	r3, #14
 800894e:	5ee1      	ldrsh	r1, [r4, r3]
 8008950:	003b      	movs	r3, r7
 8008952:	f000 f81f 	bl	8008994 <_write_r>
 8008956:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008958:	ffffefff 	.word	0xffffefff

0800895c <__sseek>:
 800895c:	b570      	push	{r4, r5, r6, lr}
 800895e:	000c      	movs	r4, r1
 8008960:	250e      	movs	r5, #14
 8008962:	5f49      	ldrsh	r1, [r1, r5]
 8008964:	f000 f860 	bl	8008a28 <_lseek_r>
 8008968:	89a3      	ldrh	r3, [r4, #12]
 800896a:	1c42      	adds	r2, r0, #1
 800896c:	d103      	bne.n	8008976 <__sseek+0x1a>
 800896e:	4a05      	ldr	r2, [pc, #20]	; (8008984 <__sseek+0x28>)
 8008970:	4013      	ands	r3, r2
 8008972:	81a3      	strh	r3, [r4, #12]
 8008974:	bd70      	pop	{r4, r5, r6, pc}
 8008976:	2280      	movs	r2, #128	; 0x80
 8008978:	0152      	lsls	r2, r2, #5
 800897a:	4313      	orrs	r3, r2
 800897c:	81a3      	strh	r3, [r4, #12]
 800897e:	6560      	str	r0, [r4, #84]	; 0x54
 8008980:	e7f8      	b.n	8008974 <__sseek+0x18>
 8008982:	46c0      	nop			; (mov r8, r8)
 8008984:	ffffefff 	.word	0xffffefff

08008988 <__sclose>:
 8008988:	b510      	push	{r4, lr}
 800898a:	230e      	movs	r3, #14
 800898c:	5ec9      	ldrsh	r1, [r1, r3]
 800898e:	f000 f815 	bl	80089bc <_close_r>
 8008992:	bd10      	pop	{r4, pc}

08008994 <_write_r>:
 8008994:	b570      	push	{r4, r5, r6, lr}
 8008996:	0004      	movs	r4, r0
 8008998:	0008      	movs	r0, r1
 800899a:	0011      	movs	r1, r2
 800899c:	001a      	movs	r2, r3
 800899e:	2300      	movs	r3, #0
 80089a0:	4d05      	ldr	r5, [pc, #20]	; (80089b8 <_write_r+0x24>)
 80089a2:	602b      	str	r3, [r5, #0]
 80089a4:	f7fa fb56 	bl	8003054 <_write>
 80089a8:	1c43      	adds	r3, r0, #1
 80089aa:	d103      	bne.n	80089b4 <_write_r+0x20>
 80089ac:	682b      	ldr	r3, [r5, #0]
 80089ae:	2b00      	cmp	r3, #0
 80089b0:	d000      	beq.n	80089b4 <_write_r+0x20>
 80089b2:	6023      	str	r3, [r4, #0]
 80089b4:	bd70      	pop	{r4, r5, r6, pc}
 80089b6:	46c0      	nop			; (mov r8, r8)
 80089b8:	200002d4 	.word	0x200002d4

080089bc <_close_r>:
 80089bc:	2300      	movs	r3, #0
 80089be:	b570      	push	{r4, r5, r6, lr}
 80089c0:	4d06      	ldr	r5, [pc, #24]	; (80089dc <_close_r+0x20>)
 80089c2:	0004      	movs	r4, r0
 80089c4:	0008      	movs	r0, r1
 80089c6:	602b      	str	r3, [r5, #0]
 80089c8:	f7fa fb60 	bl	800308c <_close>
 80089cc:	1c43      	adds	r3, r0, #1
 80089ce:	d103      	bne.n	80089d8 <_close_r+0x1c>
 80089d0:	682b      	ldr	r3, [r5, #0]
 80089d2:	2b00      	cmp	r3, #0
 80089d4:	d000      	beq.n	80089d8 <_close_r+0x1c>
 80089d6:	6023      	str	r3, [r4, #0]
 80089d8:	bd70      	pop	{r4, r5, r6, pc}
 80089da:	46c0      	nop			; (mov r8, r8)
 80089dc:	200002d4 	.word	0x200002d4

080089e0 <_fstat_r>:
 80089e0:	2300      	movs	r3, #0
 80089e2:	b570      	push	{r4, r5, r6, lr}
 80089e4:	4d06      	ldr	r5, [pc, #24]	; (8008a00 <_fstat_r+0x20>)
 80089e6:	0004      	movs	r4, r0
 80089e8:	0008      	movs	r0, r1
 80089ea:	0011      	movs	r1, r2
 80089ec:	602b      	str	r3, [r5, #0]
 80089ee:	f7fa fb57 	bl	80030a0 <_fstat>
 80089f2:	1c43      	adds	r3, r0, #1
 80089f4:	d103      	bne.n	80089fe <_fstat_r+0x1e>
 80089f6:	682b      	ldr	r3, [r5, #0]
 80089f8:	2b00      	cmp	r3, #0
 80089fa:	d000      	beq.n	80089fe <_fstat_r+0x1e>
 80089fc:	6023      	str	r3, [r4, #0]
 80089fe:	bd70      	pop	{r4, r5, r6, pc}
 8008a00:	200002d4 	.word	0x200002d4

08008a04 <_isatty_r>:
 8008a04:	2300      	movs	r3, #0
 8008a06:	b570      	push	{r4, r5, r6, lr}
 8008a08:	4d06      	ldr	r5, [pc, #24]	; (8008a24 <_isatty_r+0x20>)
 8008a0a:	0004      	movs	r4, r0
 8008a0c:	0008      	movs	r0, r1
 8008a0e:	602b      	str	r3, [r5, #0]
 8008a10:	f7fa fb54 	bl	80030bc <_isatty>
 8008a14:	1c43      	adds	r3, r0, #1
 8008a16:	d103      	bne.n	8008a20 <_isatty_r+0x1c>
 8008a18:	682b      	ldr	r3, [r5, #0]
 8008a1a:	2b00      	cmp	r3, #0
 8008a1c:	d000      	beq.n	8008a20 <_isatty_r+0x1c>
 8008a1e:	6023      	str	r3, [r4, #0]
 8008a20:	bd70      	pop	{r4, r5, r6, pc}
 8008a22:	46c0      	nop			; (mov r8, r8)
 8008a24:	200002d4 	.word	0x200002d4

08008a28 <_lseek_r>:
 8008a28:	b570      	push	{r4, r5, r6, lr}
 8008a2a:	0004      	movs	r4, r0
 8008a2c:	0008      	movs	r0, r1
 8008a2e:	0011      	movs	r1, r2
 8008a30:	001a      	movs	r2, r3
 8008a32:	2300      	movs	r3, #0
 8008a34:	4d05      	ldr	r5, [pc, #20]	; (8008a4c <_lseek_r+0x24>)
 8008a36:	602b      	str	r3, [r5, #0]
 8008a38:	f7fa fb49 	bl	80030ce <_lseek>
 8008a3c:	1c43      	adds	r3, r0, #1
 8008a3e:	d103      	bne.n	8008a48 <_lseek_r+0x20>
 8008a40:	682b      	ldr	r3, [r5, #0]
 8008a42:	2b00      	cmp	r3, #0
 8008a44:	d000      	beq.n	8008a48 <_lseek_r+0x20>
 8008a46:	6023      	str	r3, [r4, #0]
 8008a48:	bd70      	pop	{r4, r5, r6, pc}
 8008a4a:	46c0      	nop			; (mov r8, r8)
 8008a4c:	200002d4 	.word	0x200002d4

08008a50 <_read_r>:
 8008a50:	b570      	push	{r4, r5, r6, lr}
 8008a52:	0004      	movs	r4, r0
 8008a54:	0008      	movs	r0, r1
 8008a56:	0011      	movs	r1, r2
 8008a58:	001a      	movs	r2, r3
 8008a5a:	2300      	movs	r3, #0
 8008a5c:	4d05      	ldr	r5, [pc, #20]	; (8008a74 <_read_r+0x24>)
 8008a5e:	602b      	str	r3, [r5, #0]
 8008a60:	f7fa fadb 	bl	800301a <_read>
 8008a64:	1c43      	adds	r3, r0, #1
 8008a66:	d103      	bne.n	8008a70 <_read_r+0x20>
 8008a68:	682b      	ldr	r3, [r5, #0]
 8008a6a:	2b00      	cmp	r3, #0
 8008a6c:	d000      	beq.n	8008a70 <_read_r+0x20>
 8008a6e:	6023      	str	r3, [r4, #0]
 8008a70:	bd70      	pop	{r4, r5, r6, pc}
 8008a72:	46c0      	nop			; (mov r8, r8)
 8008a74:	200002d4 	.word	0x200002d4

08008a78 <_init>:
 8008a78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008a7a:	46c0      	nop			; (mov r8, r8)
 8008a7c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008a7e:	bc08      	pop	{r3}
 8008a80:	469e      	mov	lr, r3
 8008a82:	4770      	bx	lr

08008a84 <_fini>:
 8008a84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008a86:	46c0      	nop			; (mov r8, r8)
 8008a88:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008a8a:	bc08      	pop	{r3}
 8008a8c:	469e      	mov	lr, r3
 8008a8e:	4770      	bx	lr
