<?xml version="1.0" encoding="UTF-8"?><feed xmlns="http://www.w3.org/2005/Atom">
  <title>GitHub Verilog Weekly Trending</title>
  <id>http://mshibanami.github.io/GitHubTrendingRSS</id>
  <updated>2022-06-26T02:27:23Z</updated>
  <subtitle>Weekly Trending of Verilog in GitHub</subtitle>
  <link href="http://mshibanami.github.io/GitHubTrendingRSS"></link>
  <entry>
    <title>The-OpenROAD-Project/OpenROAD-flow-scripts</title>
    <updated>2022-06-26T02:27:23Z</updated>
    <id>tag:github.com,2022-06-26:/The-OpenROAD-Project/OpenROAD-flow-scripts</id>
    <link href="https://github.com/The-OpenROAD-Project/OpenROAD-flow-scripts" rel="alternate"></link>
    <summary type="html">&lt;p&gt;&lt;/p&gt;&lt;hr&gt;</summary>
  </entry>
  <entry>
    <title>alexforencich/verilog-axi</title>
    <updated>2022-06-26T02:27:23Z</updated>
    <id>tag:github.com,2022-06-26:/alexforencich/verilog-axi</id>
    <link href="https://github.com/alexforencich/verilog-axi" rel="alternate"></link>
    <summary type="html">&lt;p&gt;Verilog AXI components for FPGA implementation&lt;/p&gt;&lt;hr&gt;</summary>
  </entry>
  <entry>
    <title>chipsalliance/yosys-f4pga-plugins</title>
    <updated>2022-06-26T02:27:23Z</updated>
    <id>tag:github.com,2022-06-26:/chipsalliance/yosys-f4pga-plugins</id>
    <link href="https://github.com/chipsalliance/yosys-f4pga-plugins" rel="alternate"></link>
    <summary type="html">&lt;p&gt;Plugins for Yosys developed as part of the F4PGA project.&lt;/p&gt;&lt;hr&gt;</summary>
  </entry>
</feed>