// Seed: 3445499165
module module_0;
  wor id_2;
  assign id_1 = 1;
  always @(posedge 1 or posedge 1) $display(1, id_2);
  assign module_2.type_1 = 0;
endmodule
module module_1 (
    input tri  id_0,
    input wor  id_1,
    input wire id_2,
    input wor  id_3,
    input wand id_4
);
  module_0 modCall_1 ();
  logic [7:0] id_6;
  assign id_6[1] = 1 - 1;
endmodule
module module_2 (
    input  tri1  id_0,
    output wire  id_1,
    output uwire id_2
);
  assign id_2 = 1;
  wire id_4;
  module_0 modCall_1 ();
  wire id_5;
  always @(1'b0 or 1) release id_4;
endmodule
