    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; TP
TP__0__MASK EQU 0x10
TP__0__PC EQU CYREG_PRT6_PC4
TP__0__PORT EQU 6
TP__0__SHIFT EQU 4
TP__1__MASK EQU 0x20
TP__1__PC EQU CYREG_PRT6_PC5
TP__1__PORT EQU 6
TP__1__SHIFT EQU 5
TP__2__MASK EQU 0x40
TP__2__PC EQU CYREG_PRT6_PC6
TP__2__PORT EQU 6
TP__2__SHIFT EQU 6
TP__3__MASK EQU 0x80
TP__3__PC EQU CYREG_PRT6_PC7
TP__3__PORT EQU 6
TP__3__SHIFT EQU 7
TP__AG EQU CYREG_PRT6_AG
TP__AMUX EQU CYREG_PRT6_AMUX
TP__BIE EQU CYREG_PRT6_BIE
TP__BIT_MASK EQU CYREG_PRT6_BIT_MASK
TP__BYP EQU CYREG_PRT6_BYP
TP__CTL EQU CYREG_PRT6_CTL
TP__DM0 EQU CYREG_PRT6_DM0
TP__DM1 EQU CYREG_PRT6_DM1
TP__DM2 EQU CYREG_PRT6_DM2
TP__DR EQU CYREG_PRT6_DR
TP__INP_DIS EQU CYREG_PRT6_INP_DIS
TP__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
TP__LCD_EN EQU CYREG_PRT6_LCD_EN
TP__MASK EQU 0xF0
TP__PORT EQU 6
TP__PRT EQU CYREG_PRT6_PRT
TP__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
TP__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
TP__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
TP__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
TP__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
TP__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
TP__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
TP__PS EQU CYREG_PRT6_PS
TP__SHIFT EQU 4
TP__SLW EQU CYREG_PRT6_SLW

; CSN
CSN_Sync_ctrl_reg__0__MASK EQU 0x01
CSN_Sync_ctrl_reg__0__POS EQU 0
CSN_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
CSN_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
CSN_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
CSN_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
CSN_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
CSN_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB09_10_MSK
CSN_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
CSN_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB09_10_MSK
CSN_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
CSN_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
CSN_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB09_CTL
CSN_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB09_ST_CTL
CSN_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB09_CTL
CSN_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB09_ST_CTL
CSN_Sync_ctrl_reg__MASK EQU 0x01
CSN_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
CSN_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
CSN_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB09_MSK

; ETH_CSN
ETH_CSN__0__MASK EQU 0x04
ETH_CSN__0__PC EQU CYREG_PRT5_PC2
ETH_CSN__0__PORT EQU 5
ETH_CSN__0__SHIFT EQU 2
ETH_CSN__AG EQU CYREG_PRT5_AG
ETH_CSN__AMUX EQU CYREG_PRT5_AMUX
ETH_CSN__BIE EQU CYREG_PRT5_BIE
ETH_CSN__BIT_MASK EQU CYREG_PRT5_BIT_MASK
ETH_CSN__BYP EQU CYREG_PRT5_BYP
ETH_CSN__CTL EQU CYREG_PRT5_CTL
ETH_CSN__DM0 EQU CYREG_PRT5_DM0
ETH_CSN__DM1 EQU CYREG_PRT5_DM1
ETH_CSN__DM2 EQU CYREG_PRT5_DM2
ETH_CSN__DR EQU CYREG_PRT5_DR
ETH_CSN__INP_DIS EQU CYREG_PRT5_INP_DIS
ETH_CSN__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
ETH_CSN__LCD_EN EQU CYREG_PRT5_LCD_EN
ETH_CSN__MASK EQU 0x04
ETH_CSN__PORT EQU 5
ETH_CSN__PRT EQU CYREG_PRT5_PRT
ETH_CSN__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
ETH_CSN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
ETH_CSN__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
ETH_CSN__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
ETH_CSN__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
ETH_CSN__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
ETH_CSN__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
ETH_CSN__PS EQU CYREG_PRT5_PS
ETH_CSN__SHIFT EQU 2
ETH_CSN__SLW EQU CYREG_PRT5_SLW

; LED
LED__0__MASK EQU 0x10
LED__0__PC EQU CYREG_IO_PC_PRT15_PC4
LED__0__PORT EQU 15
LED__0__SHIFT EQU 4
LED__1__MASK EQU 0x20
LED__1__PC EQU CYREG_IO_PC_PRT15_PC5
LED__1__PORT EQU 15
LED__1__SHIFT EQU 5
LED__AG EQU CYREG_PRT15_AG
LED__AMUX EQU CYREG_PRT15_AMUX
LED__BIE EQU CYREG_PRT15_BIE
LED__BIT_MASK EQU CYREG_PRT15_BIT_MASK
LED__BYP EQU CYREG_PRT15_BYP
LED__CTL EQU CYREG_PRT15_CTL
LED__DM0 EQU CYREG_PRT15_DM0
LED__DM1 EQU CYREG_PRT15_DM1
LED__DM2 EQU CYREG_PRT15_DM2
LED__DR EQU CYREG_PRT15_DR
LED__INP_DIS EQU CYREG_PRT15_INP_DIS
LED__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
LED__LCD_EN EQU CYREG_PRT15_LCD_EN
LED__MASK EQU 0x30
LED__PORT EQU 15
LED__PRT EQU CYREG_PRT15_PRT
LED__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
LED__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
LED__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
LED__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
LED__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
LED__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
LED__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
LED__PS EQU CYREG_PRT15_PS
LED__SHIFT EQU 4
LED__SLW EQU CYREG_PRT15_SLW

; SPI_BSPIM
SPI_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
SPI_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
SPI_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
SPI_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
SPI_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
SPI_BSPIM_BitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB09_10_MSK
SPI_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
SPI_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB09_10_MSK
SPI_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
SPI_BSPIM_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
SPI_BSPIM_BitCounter__CONTROL_REG EQU CYREG_B1_UDB09_CTL
SPI_BSPIM_BitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB09_ST_CTL
SPI_BSPIM_BitCounter__COUNT_REG EQU CYREG_B1_UDB09_CTL
SPI_BSPIM_BitCounter__COUNT_ST_REG EQU CYREG_B1_UDB09_ST_CTL
SPI_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
SPI_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
SPI_BSPIM_BitCounter__PERIOD_REG EQU CYREG_B1_UDB09_MSK
SPI_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
SPI_BSPIM_BitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB09_10_ST
SPI_BSPIM_BitCounter_ST__MASK_REG EQU CYREG_B1_UDB09_MSK
SPI_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
SPI_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
SPI_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
SPI_BSPIM_BitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB09_ST_CTL
SPI_BSPIM_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB09_ST_CTL
SPI_BSPIM_BitCounter_ST__STATUS_REG EQU CYREG_B1_UDB09_ST
SPI_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
SPI_BSPIM_RxStsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB09_10_ST
SPI_BSPIM_RxStsReg__4__MASK EQU 0x10
SPI_BSPIM_RxStsReg__4__POS EQU 4
SPI_BSPIM_RxStsReg__5__MASK EQU 0x20
SPI_BSPIM_RxStsReg__5__POS EQU 5
SPI_BSPIM_RxStsReg__6__MASK EQU 0x40
SPI_BSPIM_RxStsReg__6__POS EQU 6
SPI_BSPIM_RxStsReg__MASK EQU 0x70
SPI_BSPIM_RxStsReg__MASK_REG EQU CYREG_B0_UDB09_MSK
SPI_BSPIM_RxStsReg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
SPI_BSPIM_RxStsReg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
SPI_BSPIM_RxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
SPI_BSPIM_RxStsReg__STATUS_CNT_REG EQU CYREG_B0_UDB09_ST_CTL
SPI_BSPIM_RxStsReg__STATUS_CONTROL_REG EQU CYREG_B0_UDB09_ST_CTL
SPI_BSPIM_RxStsReg__STATUS_REG EQU CYREG_B0_UDB09_ST
SPI_BSPIM_sR8_Dp_u0__16BIT_A0_REG EQU CYREG_B1_UDB09_10_A0
SPI_BSPIM_sR8_Dp_u0__16BIT_A1_REG EQU CYREG_B1_UDB09_10_A1
SPI_BSPIM_sR8_Dp_u0__16BIT_D0_REG EQU CYREG_B1_UDB09_10_D0
SPI_BSPIM_sR8_Dp_u0__16BIT_D1_REG EQU CYREG_B1_UDB09_10_D1
SPI_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
SPI_BSPIM_sR8_Dp_u0__16BIT_F0_REG EQU CYREG_B1_UDB09_10_F0
SPI_BSPIM_sR8_Dp_u0__16BIT_F1_REG EQU CYREG_B1_UDB09_10_F1
SPI_BSPIM_sR8_Dp_u0__A0_A1_REG EQU CYREG_B1_UDB09_A0_A1
SPI_BSPIM_sR8_Dp_u0__A0_REG EQU CYREG_B1_UDB09_A0
SPI_BSPIM_sR8_Dp_u0__A1_REG EQU CYREG_B1_UDB09_A1
SPI_BSPIM_sR8_Dp_u0__D0_D1_REG EQU CYREG_B1_UDB09_D0_D1
SPI_BSPIM_sR8_Dp_u0__D0_REG EQU CYREG_B1_UDB09_D0
SPI_BSPIM_sR8_Dp_u0__D1_REG EQU CYREG_B1_UDB09_D1
SPI_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
SPI_BSPIM_sR8_Dp_u0__F0_F1_REG EQU CYREG_B1_UDB09_F0_F1
SPI_BSPIM_sR8_Dp_u0__F0_REG EQU CYREG_B1_UDB09_F0
SPI_BSPIM_sR8_Dp_u0__F1_REG EQU CYREG_B1_UDB09_F1
SPI_BSPIM_sR8_Dp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
SPI_BSPIM_sR8_Dp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
SPI_BSPIM_TxStsReg__0__MASK EQU 0x01
SPI_BSPIM_TxStsReg__0__POS EQU 0
SPI_BSPIM_TxStsReg__1__MASK EQU 0x02
SPI_BSPIM_TxStsReg__1__POS EQU 1
SPI_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
SPI_BSPIM_TxStsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB08_09_ST
SPI_BSPIM_TxStsReg__2__MASK EQU 0x04
SPI_BSPIM_TxStsReg__2__POS EQU 2
SPI_BSPIM_TxStsReg__3__MASK EQU 0x08
SPI_BSPIM_TxStsReg__3__POS EQU 3
SPI_BSPIM_TxStsReg__4__MASK EQU 0x10
SPI_BSPIM_TxStsReg__4__POS EQU 4
SPI_BSPIM_TxStsReg__MASK EQU 0x1F
SPI_BSPIM_TxStsReg__MASK_REG EQU CYREG_B0_UDB08_MSK
SPI_BSPIM_TxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
SPI_BSPIM_TxStsReg__STATUS_REG EQU CYREG_B0_UDB08_ST

; SPI_IntClock
SPI_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
SPI_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
SPI_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
SPI_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
SPI_IntClock__INDEX EQU 0x00
SPI_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
SPI_IntClock__PM_ACT_MSK EQU 0x01
SPI_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
SPI_IntClock__PM_STBY_MSK EQU 0x01

; MISO
MISO__0__MASK EQU 0x04
MISO__0__PC EQU CYREG_PRT1_PC2
MISO__0__PORT EQU 1
MISO__0__SHIFT EQU 2
MISO__AG EQU CYREG_PRT1_AG
MISO__AMUX EQU CYREG_PRT1_AMUX
MISO__BIE EQU CYREG_PRT1_BIE
MISO__BIT_MASK EQU CYREG_PRT1_BIT_MASK
MISO__BYP EQU CYREG_PRT1_BYP
MISO__CTL EQU CYREG_PRT1_CTL
MISO__DM0 EQU CYREG_PRT1_DM0
MISO__DM1 EQU CYREG_PRT1_DM1
MISO__DM2 EQU CYREG_PRT1_DM2
MISO__DR EQU CYREG_PRT1_DR
MISO__INP_DIS EQU CYREG_PRT1_INP_DIS
MISO__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
MISO__LCD_EN EQU CYREG_PRT1_LCD_EN
MISO__MASK EQU 0x04
MISO__PORT EQU 1
MISO__PRT EQU CYREG_PRT1_PRT
MISO__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
MISO__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
MISO__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
MISO__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
MISO__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
MISO__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
MISO__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
MISO__PS EQU CYREG_PRT1_PS
MISO__SHIFT EQU 2
MISO__SLW EQU CYREG_PRT1_SLW

; MOSI
MOSI__0__MASK EQU 0x08
MOSI__0__PC EQU CYREG_PRT5_PC3
MOSI__0__PORT EQU 5
MOSI__0__SHIFT EQU 3
MOSI__AG EQU CYREG_PRT5_AG
MOSI__AMUX EQU CYREG_PRT5_AMUX
MOSI__BIE EQU CYREG_PRT5_BIE
MOSI__BIT_MASK EQU CYREG_PRT5_BIT_MASK
MOSI__BYP EQU CYREG_PRT5_BYP
MOSI__CTL EQU CYREG_PRT5_CTL
MOSI__DM0 EQU CYREG_PRT5_DM0
MOSI__DM1 EQU CYREG_PRT5_DM1
MOSI__DM2 EQU CYREG_PRT5_DM2
MOSI__DR EQU CYREG_PRT5_DR
MOSI__INP_DIS EQU CYREG_PRT5_INP_DIS
MOSI__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
MOSI__LCD_EN EQU CYREG_PRT5_LCD_EN
MOSI__MASK EQU 0x08
MOSI__PORT EQU 5
MOSI__PRT EQU CYREG_PRT5_PRT
MOSI__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
MOSI__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
MOSI__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
MOSI__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
MOSI__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
MOSI__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
MOSI__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
MOSI__PS EQU CYREG_PRT5_PS
MOSI__SHIFT EQU 3
MOSI__SLW EQU CYREG_PRT5_SLW

; SCLK
SCLK__0__MASK EQU 0x10
SCLK__0__PC EQU CYREG_PRT1_PC4
SCLK__0__PORT EQU 1
SCLK__0__SHIFT EQU 4
SCLK__AG EQU CYREG_PRT1_AG
SCLK__AMUX EQU CYREG_PRT1_AMUX
SCLK__BIE EQU CYREG_PRT1_BIE
SCLK__BIT_MASK EQU CYREG_PRT1_BIT_MASK
SCLK__BYP EQU CYREG_PRT1_BYP
SCLK__CTL EQU CYREG_PRT1_CTL
SCLK__DM0 EQU CYREG_PRT1_DM0
SCLK__DM1 EQU CYREG_PRT1_DM1
SCLK__DM2 EQU CYREG_PRT1_DM2
SCLK__DR EQU CYREG_PRT1_DR
SCLK__INP_DIS EQU CYREG_PRT1_INP_DIS
SCLK__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
SCLK__LCD_EN EQU CYREG_PRT1_LCD_EN
SCLK__MASK EQU 0x10
SCLK__PORT EQU 1
SCLK__PRT EQU CYREG_PRT1_PRT
SCLK__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
SCLK__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
SCLK__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
SCLK__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
SCLK__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
SCLK__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
SCLK__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
SCLK__PS EQU CYREG_PRT1_PS
SCLK__SHIFT EQU 4
SCLK__SLW EQU CYREG_PRT1_SLW

; SWTP
SWTP__0__MASK EQU 0x01
SWTP__0__PC EQU CYREG_PRT4_PC0
SWTP__0__PORT EQU 4
SWTP__0__SHIFT EQU 0
SWTP__AG EQU CYREG_PRT4_AG
SWTP__AMUX EQU CYREG_PRT4_AMUX
SWTP__BIE EQU CYREG_PRT4_BIE
SWTP__BIT_MASK EQU CYREG_PRT4_BIT_MASK
SWTP__BYP EQU CYREG_PRT4_BYP
SWTP__CTL EQU CYREG_PRT4_CTL
SWTP__DM0 EQU CYREG_PRT4_DM0
SWTP__DM1 EQU CYREG_PRT4_DM1
SWTP__DM2 EQU CYREG_PRT4_DM2
SWTP__DR EQU CYREG_PRT4_DR
SWTP__INP_DIS EQU CYREG_PRT4_INP_DIS
SWTP__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
SWTP__LCD_EN EQU CYREG_PRT4_LCD_EN
SWTP__MASK EQU 0x01
SWTP__PORT EQU 4
SWTP__PRT EQU CYREG_PRT4_PRT
SWTP__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
SWTP__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
SWTP__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
SWTP__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
SWTP__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
SWTP__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
SWTP__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
SWTP__PS EQU CYREG_PRT4_PS
SWTP__SHIFT EQU 0
SWTP__SLW EQU CYREG_PRT4_SLW

; SDC_CSN
SDC_CSN__0__MASK EQU 0x10
SDC_CSN__0__PC EQU CYREG_PRT12_PC4
SDC_CSN__0__PORT EQU 12
SDC_CSN__0__SHIFT EQU 4
SDC_CSN__AG EQU CYREG_PRT12_AG
SDC_CSN__BIE EQU CYREG_PRT12_BIE
SDC_CSN__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SDC_CSN__BYP EQU CYREG_PRT12_BYP
SDC_CSN__DM0 EQU CYREG_PRT12_DM0
SDC_CSN__DM1 EQU CYREG_PRT12_DM1
SDC_CSN__DM2 EQU CYREG_PRT12_DM2
SDC_CSN__DR EQU CYREG_PRT12_DR
SDC_CSN__INP_DIS EQU CYREG_PRT12_INP_DIS
SDC_CSN__MASK EQU 0x10
SDC_CSN__PORT EQU 12
SDC_CSN__PRT EQU CYREG_PRT12_PRT
SDC_CSN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SDC_CSN__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SDC_CSN__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SDC_CSN__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SDC_CSN__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SDC_CSN__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SDC_CSN__PS EQU CYREG_PRT12_PS
SDC_CSN__SHIFT EQU 4
SDC_CSN__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SDC_CSN__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SDC_CSN__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SDC_CSN__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SDC_CSN__SLW EQU CYREG_PRT12_SLW

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 66000000
BCLK__BUS_CLK__KHZ EQU 66000
BCLK__BUS_CLK__MHZ EQU 66
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 4
CYDEV_CHIP_DIE_PSOC4A EQU 2
CYDEV_CHIP_DIE_PSOC5LP EQU 5
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E123069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 2
CYDEV_CHIP_MEMBER_4D EQU 3
CYDEV_CHIP_MEMBER_5A EQU 4
CYDEV_CHIP_MEMBER_5B EQU 5
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_ES0 EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x1000
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000000
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x4000
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0 EQU 5
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1 EQU 5
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2 EQU 5
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3 EQU 5
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
