Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,1944
design__instance__area,40778
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_3v30,0
design__max_fanout_violation__count__corner:nom_tt_025C_3v30,9
design__max_cap_violation__count__corner:nom_tt_025C_3v30,2
power__internal__total,0.007750609889626503
power__switching__total,0.0025432349648326635
power__leakage__total,1.7891476034037623E-7
power__total,0.010294023901224136
clock__skew__worst_hold__corner:nom_tt_025C_3v30,-0.2708948420036018
clock__skew__worst_setup__corner:nom_tt_025C_3v30,0.2708948420036018
timing__hold__ws__corner:nom_tt_025C_3v30,0.6685872045238481
timing__setup__ws__corner:nom_tt_025C_3v30,11.52799577315878
timing__hold__tns__corner:nom_tt_025C_3v30,0.0
timing__setup__tns__corner:nom_tt_025C_3v30,0.0
timing__hold__wns__corner:nom_tt_025C_3v30,0
timing__setup__wns__corner:nom_tt_025C_3v30,0.0
timing__hold_vio__count__corner:nom_tt_025C_3v30,0
timing__hold_r2r__ws__corner:nom_tt_025C_3v30,0.668587
timing__hold_r2r_vio__count__corner:nom_tt_025C_3v30,0
timing__setup_vio__count__corner:nom_tt_025C_3v30,0
timing__setup_r2r__ws__corner:nom_tt_025C_3v30,11.882321
timing__setup_r2r_vio__count__corner:nom_tt_025C_3v30,0
design__max_slew_violation__count__corner:nom_ss_125C_3v00,0
design__max_fanout_violation__count__corner:nom_ss_125C_3v00,9
design__max_cap_violation__count__corner:nom_ss_125C_3v00,2
clock__skew__worst_hold__corner:nom_ss_125C_3v00,-0.289116488932908
clock__skew__worst_setup__corner:nom_ss_125C_3v00,0.289116488932908
timing__hold__ws__corner:nom_ss_125C_3v00,1.6270518726187797
timing__setup__ws__corner:nom_ss_125C_3v00,3.931102665767682
timing__hold__tns__corner:nom_ss_125C_3v00,0.0
timing__setup__tns__corner:nom_ss_125C_3v00,0.0
timing__hold__wns__corner:nom_ss_125C_3v00,0
timing__setup__wns__corner:nom_ss_125C_3v00,0.0
timing__hold_vio__count__corner:nom_ss_125C_3v00,0
timing__hold_r2r__ws__corner:nom_ss_125C_3v00,1.627052
timing__hold_r2r_vio__count__corner:nom_ss_125C_3v00,0
timing__setup_vio__count__corner:nom_ss_125C_3v00,0
timing__setup_r2r__ws__corner:nom_ss_125C_3v00,3.931103
timing__setup_r2r_vio__count__corner:nom_ss_125C_3v00,0
design__max_slew_violation__count__corner:nom_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:nom_ff_n40C_3v60,9
design__max_cap_violation__count__corner:nom_ff_n40C_3v60,2
clock__skew__worst_hold__corner:nom_ff_n40C_3v60,-0.2635626513858526
clock__skew__worst_setup__corner:nom_ff_n40C_3v60,0.26314975943131713
timing__hold__ws__corner:nom_ff_n40C_3v60,0.26981617703794486
timing__setup__ws__corner:nom_ff_n40C_3v60,13.370387841991722
timing__hold__tns__corner:nom_ff_n40C_3v60,0.0
timing__setup__tns__corner:nom_ff_n40C_3v60,0.0
timing__hold__wns__corner:nom_ff_n40C_3v60,0
timing__setup__wns__corner:nom_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:nom_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:nom_ff_n40C_3v60,0.269816
timing__hold_r2r_vio__count__corner:nom_ff_n40C_3v60,0
timing__setup_vio__count__corner:nom_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:nom_ff_n40C_3v60,15.234463
timing__setup_r2r_vio__count__corner:nom_ff_n40C_3v60,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,9
design__max_cap_violation__count,2
clock__skew__worst_hold,-0.2635060855211481
clock__skew__worst_setup,0.2629913861123752
timing__hold__ws,0.26977909558787366
timing__setup__ws,3.9293227561642636
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.269779
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,3.929323
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 346.64 160.72
design__core__bbox,3.36 3.92 343.28 156.8
design__io,45
design__die__area,55712
design__core__area,51967
design__instance__count__stdcell,1944
design__instance__area__stdcell,40778
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.784691
design__instance__utilization__stdcell,0.784691
design__instance__count__class:tie_cell,37
design__instance__count__class:buffer,12
design__instance__count__class:inverter,428
design__instance__count__class:sequential_cell,209
design__instance__count__class:multi_input_combinational_cell,719
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:endcap_cell,78
design__instance__count__class:tap_cell,348
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,36159.3
design__violations,0
design__instance__count__class:timing_repair_buffer,61
design__instance__count__class:clock_buffer,34
design__instance__count__class:clock_inverter,18
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,0
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,1514
route__net__special,2
route__drc_errors__iter:1,184
route__wirelength__iter:1,41039
route__drc_errors__iter:2,32
route__wirelength__iter:2,40734
route__drc_errors__iter:3,13
route__wirelength__iter:3,40715
route__drc_errors__iter:4,0
route__wirelength__iter:4,40705
route__drc_errors,0
route__wirelength,40705
route__vias,7635
route__vias__singlecut,7635
route__vias__multicut,0
design__disconnected_pin__count,5
design__critical_disconnected_pin__count,0
route__wirelength__max,597.36
design__instance__count__class:fill_cell,1351
timing__unannotated_net__count__corner:nom_tt_025C_3v30,1496
timing__unannotated_net_filtered__count__corner:nom_tt_025C_3v30,0
timing__unannotated_net__count__corner:nom_ss_125C_3v00,1496
timing__unannotated_net_filtered__count__corner:nom_ss_125C_3v00,0
timing__unannotated_net__count__corner:nom_ff_n40C_3v60,1496
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_3v60,0
design__max_slew_violation__count__corner:min_tt_025C_3v30,0
design__max_fanout_violation__count__corner:min_tt_025C_3v30,9
design__max_cap_violation__count__corner:min_tt_025C_3v30,2
clock__skew__worst_hold__corner:min_tt_025C_3v30,-0.2717598167865504
clock__skew__worst_setup__corner:min_tt_025C_3v30,0.2717598167865504
timing__hold__ws__corner:min_tt_025C_3v30,0.6685476805830536
timing__setup__ws__corner:min_tt_025C_3v30,11.503872846597483
timing__hold__tns__corner:min_tt_025C_3v30,0.0
timing__setup__tns__corner:min_tt_025C_3v30,0.0
timing__hold__wns__corner:min_tt_025C_3v30,0
timing__setup__wns__corner:min_tt_025C_3v30,0.0
timing__hold_vio__count__corner:min_tt_025C_3v30,0
timing__hold_r2r__ws__corner:min_tt_025C_3v30,0.668548
timing__hold_r2r_vio__count__corner:min_tt_025C_3v30,0
timing__setup_vio__count__corner:min_tt_025C_3v30,0
timing__setup_r2r__ws__corner:min_tt_025C_3v30,11.881372
timing__setup_r2r_vio__count__corner:min_tt_025C_3v30,0
timing__unannotated_net__count__corner:min_tt_025C_3v30,1496
timing__unannotated_net_filtered__count__corner:min_tt_025C_3v30,0
design__max_slew_violation__count__corner:min_ss_125C_3v00,0
design__max_fanout_violation__count__corner:min_ss_125C_3v00,9
design__max_cap_violation__count__corner:min_ss_125C_3v00,2
clock__skew__worst_hold__corner:min_ss_125C_3v00,-0.2907918155244488
clock__skew__worst_setup__corner:min_ss_125C_3v00,0.2907918155244488
timing__hold__ws__corner:min_ss_125C_3v00,1.6270210084178223
timing__setup__ws__corner:min_ss_125C_3v00,3.9293227561642636
timing__hold__tns__corner:min_ss_125C_3v00,0.0
timing__setup__tns__corner:min_ss_125C_3v00,0.0
timing__hold__wns__corner:min_ss_125C_3v00,0
timing__setup__wns__corner:min_ss_125C_3v00,0.0
timing__hold_vio__count__corner:min_ss_125C_3v00,0
timing__hold_r2r__ws__corner:min_ss_125C_3v00,1.627021
timing__hold_r2r_vio__count__corner:min_ss_125C_3v00,0
timing__setup_vio__count__corner:min_ss_125C_3v00,0
timing__setup_r2r__ws__corner:min_ss_125C_3v00,3.929323
timing__setup_r2r_vio__count__corner:min_ss_125C_3v00,0
timing__unannotated_net__count__corner:min_ss_125C_3v00,1496
timing__unannotated_net_filtered__count__corner:min_ss_125C_3v00,0
design__max_slew_violation__count__corner:min_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:min_ff_n40C_3v60,9
design__max_cap_violation__count__corner:min_ff_n40C_3v60,2
clock__skew__worst_hold__corner:min_ff_n40C_3v60,-0.26364652873773525
clock__skew__worst_setup__corner:min_ff_n40C_3v60,0.2636308745926453
timing__hold__ws__corner:min_ff_n40C_3v60,0.26977909558787366
timing__setup__ws__corner:min_ff_n40C_3v60,13.355739114901313
timing__hold__tns__corner:min_ff_n40C_3v60,0.0
timing__setup__tns__corner:min_ff_n40C_3v60,0.0
timing__hold__wns__corner:min_ff_n40C_3v60,0
timing__setup__wns__corner:min_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:min_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:min_ff_n40C_3v60,0.269779
timing__hold_r2r_vio__count__corner:min_ff_n40C_3v60,0
timing__setup_vio__count__corner:min_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:min_ff_n40C_3v60,15.233933
timing__setup_r2r_vio__count__corner:min_ff_n40C_3v60,0
timing__unannotated_net__count__corner:min_ff_n40C_3v60,1496
timing__unannotated_net_filtered__count__corner:min_ff_n40C_3v60,0
design__max_slew_violation__count__corner:max_tt_025C_3v30,0
design__max_fanout_violation__count__corner:max_tt_025C_3v30,9
design__max_cap_violation__count__corner:max_tt_025C_3v30,2
clock__skew__worst_hold__corner:max_tt_025C_3v30,-0.2699815725177161
clock__skew__worst_setup__corner:max_tt_025C_3v30,0.2699815725177161
timing__hold__ws__corner:max_tt_025C_3v30,0.6686338338922011
timing__setup__ws__corner:max_tt_025C_3v30,11.556911310608326
timing__hold__tns__corner:max_tt_025C_3v30,0.0
timing__setup__tns__corner:max_tt_025C_3v30,0.0
timing__hold__wns__corner:max_tt_025C_3v30,0
timing__setup__wns__corner:max_tt_025C_3v30,0.0
timing__hold_vio__count__corner:max_tt_025C_3v30,0
timing__hold_r2r__ws__corner:max_tt_025C_3v30,0.668634
timing__hold_r2r_vio__count__corner:max_tt_025C_3v30,0
timing__setup_vio__count__corner:max_tt_025C_3v30,0
timing__setup_r2r__ws__corner:max_tt_025C_3v30,11.883331
timing__setup_r2r_vio__count__corner:max_tt_025C_3v30,0
timing__unannotated_net__count__corner:max_tt_025C_3v30,1496
timing__unannotated_net_filtered__count__corner:max_tt_025C_3v30,0
design__max_slew_violation__count__corner:max_ss_125C_3v00,0
design__max_fanout_violation__count__corner:max_ss_125C_3v00,9
design__max_cap_violation__count__corner:max_ss_125C_3v00,2
clock__skew__worst_hold__corner:max_ss_125C_3v00,-0.2873536767645524
clock__skew__worst_setup__corner:max_ss_125C_3v00,0.2873536767645524
timing__hold__ws__corner:max_ss_125C_3v00,1.627087843845795
timing__setup__ws__corner:max_ss_125C_3v00,3.932987380427589
timing__hold__tns__corner:max_ss_125C_3v00,0.0
timing__setup__tns__corner:max_ss_125C_3v00,0.0
timing__hold__wns__corner:max_ss_125C_3v00,0
timing__setup__wns__corner:max_ss_125C_3v00,0.0
timing__hold_vio__count__corner:max_ss_125C_3v00,0
timing__hold_r2r__ws__corner:max_ss_125C_3v00,1.627088
timing__hold_r2r_vio__count__corner:max_ss_125C_3v00,0
timing__setup_vio__count__corner:max_ss_125C_3v00,0
timing__setup_r2r__ws__corner:max_ss_125C_3v00,3.932987
timing__setup_r2r_vio__count__corner:max_ss_125C_3v00,0
timing__unannotated_net__count__corner:max_ss_125C_3v00,1496
timing__unannotated_net_filtered__count__corner:max_ss_125C_3v00,0
design__max_slew_violation__count__corner:max_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:max_ff_n40C_3v60,9
design__max_cap_violation__count__corner:max_ff_n40C_3v60,2
clock__skew__worst_hold__corner:max_ff_n40C_3v60,-0.2635060855211481
clock__skew__worst_setup__corner:max_ff_n40C_3v60,0.2629913861123752
timing__hold__ws__corner:max_ff_n40C_3v60,0.2698584765363794
timing__setup__ws__corner:max_ff_n40C_3v60,13.387907161815788
timing__hold__tns__corner:max_ff_n40C_3v60,0.0
timing__setup__tns__corner:max_ff_n40C_3v60,0.0
timing__hold__wns__corner:max_ff_n40C_3v60,0
timing__setup__wns__corner:max_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:max_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:max_ff_n40C_3v60,0.269858
timing__hold_r2r_vio__count__corner:max_ff_n40C_3v60,0
timing__setup_vio__count__corner:max_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:max_ff_n40C_3v60,15.235023
timing__setup_r2r_vio__count__corner:max_ff_n40C_3v60,0
timing__unannotated_net__count__corner:max_ff_n40C_3v60,1496
timing__unannotated_net_filtered__count__corner:max_ff_n40C_3v60,0
timing__unannotated_net__count,1496
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_3v30,3.29983
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_3v30,3.29993
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_3v30,0.000168682
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_3v30,0.000161461
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_3v30,0.0000707836
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_3v30,0.000161461
design_powergrid__voltage__worst,0.000161461
design_powergrid__voltage__worst__net:VPWR,3.29983
design_powergrid__drop__worst,0.000168682
design_powergrid__drop__worst__net:VPWR,0.000168682
design_powergrid__voltage__worst__net:VGND,0.000161461
design_powergrid__drop__worst__net:VGND,0.000161461
ir__voltage__worst,3.29999999999999982236431605997495353221893310546875
ir__drop__avg,0.0000710999999999999935003380802100991786574013531208038330078125
ir__drop__worst,0.000168999999999999987905507925489700937760062515735626220703125
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
