{"Source Block": ["hdl/library/axi_dmac/src_axi_mm.v@103:113@HdlStmAssign", "wire req_ready_ag;\nwire req_valid_ag;\nwire bl_ready_ag;\nwire bl_valid_ag;\n\nassign data_id = id;\nassign response_id = id;\n\nassign measured_last_burst_length = req_last_burst_length;\n\nreg [BYTES_PER_BEAT_WIDTH-1:0] last_beat_bytes;\n"], "Clone Blocks": [["hdl/library/axi_dmac/src_axi_mm.v@101:111", "\nwire address_enabled;\nwire req_ready_ag;\nwire req_valid_ag;\nwire bl_ready_ag;\nwire bl_valid_ag;\n\nassign data_id = id;\nassign response_id = id;\n\nassign measured_last_burst_length = req_last_burst_length;\n"], ["hdl/library/axi_dmac/src_axi_mm.v@104:114", "wire req_valid_ag;\nwire bl_ready_ag;\nwire bl_valid_ag;\n\nassign data_id = id;\nassign response_id = id;\n\nassign measured_last_burst_length = req_last_burst_length;\n\nreg [BYTES_PER_BEAT_WIDTH-1:0] last_beat_bytes;\nreg [BYTES_PER_BEAT_WIDTH-1:0] last_beat_bytes_mem[0:2**ID_WIDTH-1];\n"]], "Diff Content": {"Delete": [[108, "assign data_id = id;\n"]], "Add": []}}