

================================================================
== Vitis HLS Report for 'systolic_array_Loop_VITIS_LOOP_60_6_proc1024'
================================================================
* Date:           Mon Sep  4 10:26:29 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.415 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       14|       14|  0.140 us|  0.140 us|   14|   14|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_60_6  |       12|       12|         2|          1|          1|    12|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     28|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     65|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     45|    -|
|Register         |        -|    -|      39|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      39|    138|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------+----------------+---------+----+---+----+-----+
    |       Instance       |     Module     | BRAM_18K| DSP| FF| LUT| URAM|
    +----------------------+----------------+---------+----+---+----+-----+
    |mux_124_32_1_1_U1190  |mux_124_32_1_1  |        0|   0|  0|  65|    0|
    +----------------------+----------------+---------+----+---+----+-----+
    |Total                 |                |        0|   0|  0|  65|    0|
    +----------------------+----------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln60_fu_157_p2         |         +|   0|  0|  13|           4|           1|
    |ap_condition_96            |       and|   0|  0|   2|           1|           1|
    |icmp_ln60_fu_151_p2        |      icmp|   0|  0|   9|           4|           4|
    |ap_block_pp0_stage0_01001  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  28|          11|           9|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_done_int               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1   |   9|          2|    1|          2|
    |ap_sig_allocacmp_n_12     |   9|          2|    4|          8|
    |block_C_drainer_10_blk_n  |   9|          2|    1|          2|
    |n_fu_60                   |   9|          2|    4|          8|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  45|         10|   11|         22|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |n_fu_60                  |   4|   0|    4|          0|
    |tmp_s_reg_212            |  32|   0|   32|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  39|   0|   39|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------------+-----+-----+------------+----------------------------------------------+--------------+
|             RTL Ports             | Dir | Bits|  Protocol  |                 Source Object                |    C Type    |
+-----------------------------------+-----+-----+------------+----------------------------------------------+--------------+
|ap_clk                             |   in|    1|  ap_ctrl_hs|  systolic_array_Loop_VITIS_LOOP_60_6_proc1024|  return value|
|ap_rst                             |   in|    1|  ap_ctrl_hs|  systolic_array_Loop_VITIS_LOOP_60_6_proc1024|  return value|
|ap_start                           |   in|    1|  ap_ctrl_hs|  systolic_array_Loop_VITIS_LOOP_60_6_proc1024|  return value|
|ap_done                            |  out|    1|  ap_ctrl_hs|  systolic_array_Loop_VITIS_LOOP_60_6_proc1024|  return value|
|ap_continue                        |   in|    1|  ap_ctrl_hs|  systolic_array_Loop_VITIS_LOOP_60_6_proc1024|  return value|
|ap_idle                            |  out|    1|  ap_ctrl_hs|  systolic_array_Loop_VITIS_LOOP_60_6_proc1024|  return value|
|ap_ready                           |  out|    1|  ap_ctrl_hs|  systolic_array_Loop_VITIS_LOOP_60_6_proc1024|  return value|
|block_C_drainer_10_din             |  out|   32|     ap_fifo|                            block_C_drainer_10|       pointer|
|block_C_drainer_10_num_data_valid  |   in|    2|     ap_fifo|                            block_C_drainer_10|       pointer|
|block_C_drainer_10_fifo_cap        |   in|    2|     ap_fifo|                            block_C_drainer_10|       pointer|
|block_C_drainer_10_full_n          |   in|    1|     ap_fifo|                            block_C_drainer_10|       pointer|
|block_C_drainer_10_write           |  out|    1|     ap_fifo|                            block_C_drainer_10|       pointer|
|p_read                             |   in|   32|     ap_none|                                        p_read|        scalar|
|p_read1                            |   in|   32|     ap_none|                                       p_read1|        scalar|
|p_read2                            |   in|   32|     ap_none|                                       p_read2|        scalar|
|p_read3                            |   in|   32|     ap_none|                                       p_read3|        scalar|
|p_read4                            |   in|   32|     ap_none|                                       p_read4|        scalar|
|p_read5                            |   in|   32|     ap_none|                                       p_read5|        scalar|
|p_read6                            |   in|   32|     ap_none|                                       p_read6|        scalar|
|p_read7                            |   in|   32|     ap_none|                                       p_read7|        scalar|
|p_read8                            |   in|   32|     ap_none|                                       p_read8|        scalar|
|p_read9                            |   in|   32|     ap_none|                                       p_read9|        scalar|
|p_read10                           |   in|   32|     ap_none|                                      p_read10|        scalar|
|p_read11                           |   in|   32|     ap_none|                                      p_read11|        scalar|
+-----------------------------------+-----+-----+------------+----------------------------------------------+--------------+

