
*** Running vivado
    with args -log design_1_myip_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_myip_0_0.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_myip_0_0.tcl -notrace
Command: synth_design -top design_1_myip_0_0 -part xc7z007sclg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14756 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 388.273 ; gain = 98.457
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_myip_0_0' [d:/Programare/Digilent/Risc-V_onSteroids/Risc-V_onSteroids.srcs/sources_1/bd/design_1/ip/design_1_myip_0_0/synth/design_1_myip_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'myip_v1_0' [d:/Programare/Digilent/Risc-V_onSteroids/Risc-V_onSteroids.srcs/sources_1/bd/design_1/ipshared/b3f9/hdl/myip_v1_0.v:4]
	Parameter C_INSTR_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INSTR_AXI_ADDR_WIDTH bound to: 12 - type: integer 
	Parameter C_DATA_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_DATA_AXI_ADDR_WIDTH bound to: 12 - type: integer 
	Parameter C_REGS_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_REGS_AXI_ADDR_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'myip_v1_0_INSTR_AXI' [d:/Programare/Digilent/Risc-V_onSteroids/Risc-V_onSteroids.srcs/sources_1/bd/design_1/ipshared/b3f9/hdl/myip_v1_0_INSTR_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 12 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'myip_v1_0_INSTR_AXI' (1#1) [d:/Programare/Digilent/Risc-V_onSteroids/Risc-V_onSteroids.srcs/sources_1/bd/design_1/ipshared/b3f9/hdl/myip_v1_0_INSTR_AXI.v:4]
INFO: [Synth 8-6157] synthesizing module 'myip_v1_0_DATA_AXI' [d:/Programare/Digilent/Risc-V_onSteroids/Risc-V_onSteroids.srcs/sources_1/bd/design_1/ipshared/b3f9/hdl/myip_v1_0_DATA_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 12 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'myip_v1_0_DATA_AXI' (2#1) [d:/Programare/Digilent/Risc-V_onSteroids/Risc-V_onSteroids.srcs/sources_1/bd/design_1/ipshared/b3f9/hdl/myip_v1_0_DATA_AXI.v:4]
INFO: [Synth 8-6157] synthesizing module 'myip_v1_0_REGS_AXI' [d:/Programare/Digilent/Risc-V_onSteroids/Risc-V_onSteroids.srcs/sources_1/bd/design_1/ipshared/b3f9/hdl/myip_v1_0_REGS_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'myip_v1_0_REGS_AXI' (3#1) [d:/Programare/Digilent/Risc-V_onSteroids/Risc-V_onSteroids.srcs/sources_1/bd/design_1/ipshared/b3f9/hdl/myip_v1_0_REGS_AXI.v:4]
INFO: [Synth 8-6157] synthesizing module 'RISC_V' [d:/Programare/Digilent/Risc-V_onSteroids/Risc-V_onSteroids.srcs/sources_1/bd/design_1/ipshared/b3f9/src/RISC_V.v:577]
INFO: [Synth 8-6157] synthesizing module 'IF_ID_reg' [d:/Programare/Digilent/Risc-V_onSteroids/Risc-V_onSteroids.srcs/sources_1/bd/design_1/ipshared/b3f9/src/RISC_V.v:272]
INFO: [Synth 8-6155] done synthesizing module 'IF_ID_reg' (4#1) [d:/Programare/Digilent/Risc-V_onSteroids/Risc-V_onSteroids.srcs/sources_1/bd/design_1/ipshared/b3f9/src/RISC_V.v:272]
INFO: [Synth 8-6157] synthesizing module 'ID_EX_reg' [d:/Programare/Digilent/Risc-V_onSteroids/Risc-V_onSteroids.srcs/sources_1/bd/design_1/ipshared/b3f9/src/RISC_V.v:297]
INFO: [Synth 8-6155] done synthesizing module 'ID_EX_reg' (5#1) [d:/Programare/Digilent/Risc-V_onSteroids/Risc-V_onSteroids.srcs/sources_1/bd/design_1/ipshared/b3f9/src/RISC_V.v:297]
INFO: [Synth 8-6157] synthesizing module 'EX_MEM_reg' [d:/Programare/Digilent/Risc-V_onSteroids/Risc-V_onSteroids.srcs/sources_1/bd/design_1/ipshared/b3f9/src/RISC_V.v:374]
INFO: [Synth 8-6155] done synthesizing module 'EX_MEM_reg' (6#1) [d:/Programare/Digilent/Risc-V_onSteroids/Risc-V_onSteroids.srcs/sources_1/bd/design_1/ipshared/b3f9/src/RISC_V.v:374]
INFO: [Synth 8-6157] synthesizing module 'MEM_WB_reg' [d:/Programare/Digilent/Risc-V_onSteroids/Risc-V_onSteroids.srcs/sources_1/bd/design_1/ipshared/b3f9/src/RISC_V.v:442]
INFO: [Synth 8-6155] done synthesizing module 'MEM_WB_reg' (7#1) [d:/Programare/Digilent/Risc-V_onSteroids/Risc-V_onSteroids.srcs/sources_1/bd/design_1/ipshared/b3f9/src/RISC_V.v:442]
INFO: [Synth 8-6157] synthesizing module 'PC' [d:/Programare/Digilent/Risc-V_onSteroids/Risc-V_onSteroids.srcs/sources_1/bd/design_1/ipshared/b3f9/src/RISC_V.v:4]
INFO: [Synth 8-6155] done synthesizing module 'PC' (8#1) [d:/Programare/Digilent/Risc-V_onSteroids/Risc-V_onSteroids.srcs/sources_1/bd/design_1/ipshared/b3f9/src/RISC_V.v:4]
INFO: [Synth 8-6157] synthesizing module 'adder' [d:/Programare/Digilent/Risc-V_onSteroids/Risc-V_onSteroids.srcs/sources_1/bd/design_1/ipshared/b3f9/src/RISC_V.v:40]
INFO: [Synth 8-6155] done synthesizing module 'adder' (9#1) [d:/Programare/Digilent/Risc-V_onSteroids/Risc-V_onSteroids.srcs/sources_1/bd/design_1/ipshared/b3f9/src/RISC_V.v:40]
INFO: [Synth 8-6157] synthesizing module 'mux2_1' [d:/Programare/Digilent/Risc-V_onSteroids/Risc-V_onSteroids.srcs/sources_1/bd/design_1/ipshared/b3f9/src/RISC_V.v:158]
INFO: [Synth 8-6155] done synthesizing module 'mux2_1' (10#1) [d:/Programare/Digilent/Risc-V_onSteroids/Risc-V_onSteroids.srcs/sources_1/bd/design_1/ipshared/b3f9/src/RISC_V.v:158]
INFO: [Synth 8-6157] synthesizing module 'control_path' [d:/Programare/Digilent/Risc-V_onSteroids/Risc-V_onSteroids.srcs/sources_1/bd/design_1/ipshared/b3f9/src/RISC_V.v:247]
INFO: [Synth 8-6155] done synthesizing module 'control_path' (11#1) [d:/Programare/Digilent/Risc-V_onSteroids/Risc-V_onSteroids.srcs/sources_1/bd/design_1/ipshared/b3f9/src/RISC_V.v:247]
INFO: [Synth 8-6157] synthesizing module 'imm_gen' [d:/Programare/Digilent/Risc-V_onSteroids/Risc-V_onSteroids.srcs/sources_1/bd/design_1/ipshared/b3f9/src/RISC_V.v:222]
INFO: [Synth 8-6155] done synthesizing module 'imm_gen' (12#1) [d:/Programare/Digilent/Risc-V_onSteroids/Risc-V_onSteroids.srcs/sources_1/bd/design_1/ipshared/b3f9/src/RISC_V.v:222]
INFO: [Synth 8-6157] synthesizing module 'hazard_detection' [d:/Programare/Digilent/Risc-V_onSteroids/Risc-V_onSteroids.srcs/sources_1/bd/design_1/ipshared/b3f9/src/RISC_V.v:542]
INFO: [Synth 8-6155] done synthesizing module 'hazard_detection' (13#1) [d:/Programare/Digilent/Risc-V_onSteroids/Risc-V_onSteroids.srcs/sources_1/bd/design_1/ipshared/b3f9/src/RISC_V.v:542]
INFO: [Synth 8-6157] synthesizing module 'ALU' [d:/Programare/Digilent/Risc-V_onSteroids/Risc-V_onSteroids.srcs/sources_1/bd/design_1/ipshared/b3f9/src/RISC_V.v:88]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (14#1) [d:/Programare/Digilent/Risc-V_onSteroids/Risc-V_onSteroids.srcs/sources_1/bd/design_1/ipshared/b3f9/src/RISC_V.v:88]
INFO: [Synth 8-6157] synthesizing module 'ALUcontrol' [d:/Programare/Digilent/Risc-V_onSteroids/Risc-V_onSteroids.srcs/sources_1/bd/design_1/ipshared/b3f9/src/RISC_V.v:119]
INFO: [Synth 8-6155] done synthesizing module 'ALUcontrol' (15#1) [d:/Programare/Digilent/Risc-V_onSteroids/Risc-V_onSteroids.srcs/sources_1/bd/design_1/ipshared/b3f9/src/RISC_V.v:119]
INFO: [Synth 8-6157] synthesizing module 'forwarding' [d:/Programare/Digilent/Risc-V_onSteroids/Risc-V_onSteroids.srcs/sources_1/bd/design_1/ipshared/b3f9/src/RISC_V.v:491]
INFO: [Synth 8-6155] done synthesizing module 'forwarding' (16#1) [d:/Programare/Digilent/Risc-V_onSteroids/Risc-V_onSteroids.srcs/sources_1/bd/design_1/ipshared/b3f9/src/RISC_V.v:491]
INFO: [Synth 8-6157] synthesizing module 'mux4_1' [d:/Programare/Digilent/Risc-V_onSteroids/Risc-V_onSteroids.srcs/sources_1/bd/design_1/ipshared/b3f9/src/RISC_V.v:172]
INFO: [Synth 8-6155] done synthesizing module 'mux4_1' (17#1) [d:/Programare/Digilent/Risc-V_onSteroids/Risc-V_onSteroids.srcs/sources_1/bd/design_1/ipshared/b3f9/src/RISC_V.v:172]
INFO: [Synth 8-6157] synthesizing module 'load_store_forwarding' [d:/Programare/Digilent/Risc-V_onSteroids/Risc-V_onSteroids.srcs/sources_1/bd/design_1/ipshared/b3f9/src/RISC_V.v:523]
INFO: [Synth 8-6155] done synthesizing module 'load_store_forwarding' (18#1) [d:/Programare/Digilent/Risc-V_onSteroids/Risc-V_onSteroids.srcs/sources_1/bd/design_1/ipshared/b3f9/src/RISC_V.v:523]
INFO: [Synth 8-6157] synthesizing module 'counter' [d:/Programare/Digilent/Risc-V_onSteroids/Risc-V_onSteroids.srcs/sources_1/bd/design_1/ipshared/b3f9/src/RISC_V.v:563]
INFO: [Synth 8-6155] done synthesizing module 'counter' (19#1) [d:/Programare/Digilent/Risc-V_onSteroids/Risc-V_onSteroids.srcs/sources_1/bd/design_1/ipshared/b3f9/src/RISC_V.v:563]
INFO: [Synth 8-6155] done synthesizing module 'RISC_V' (20#1) [d:/Programare/Digilent/Risc-V_onSteroids/Risc-V_onSteroids.srcs/sources_1/bd/design_1/ipshared/b3f9/src/RISC_V.v:577]
INFO: [Synth 8-6155] done synthesizing module 'myip_v1_0' (21#1) [d:/Programare/Digilent/Risc-V_onSteroids/Risc-V_onSteroids.srcs/sources_1/bd/design_1/ipshared/b3f9/hdl/myip_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'design_1_myip_0_0' (22#1) [d:/Programare/Digilent/Risc-V_onSteroids/Risc-V_onSteroids.srcs/sources_1/bd/design_1/ip/design_1_myip_0_0/synth/design_1_myip_0_0.v:57]
WARNING: [Synth 8-3331] design imm_gen has unconnected port in[19]
WARNING: [Synth 8-3331] design imm_gen has unconnected port in[18]
WARNING: [Synth 8-3331] design imm_gen has unconnected port in[17]
WARNING: [Synth 8-3331] design imm_gen has unconnected port in[16]
WARNING: [Synth 8-3331] design imm_gen has unconnected port in[15]
WARNING: [Synth 8-3331] design myip_v1_0_REGS_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design myip_v1_0_REGS_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design myip_v1_0_REGS_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design myip_v1_0_REGS_AXI has unconnected port S_AXI_WSTRB[3]
WARNING: [Synth 8-3331] design myip_v1_0_REGS_AXI has unconnected port S_AXI_WSTRB[2]
WARNING: [Synth 8-3331] design myip_v1_0_REGS_AXI has unconnected port S_AXI_WSTRB[1]
WARNING: [Synth 8-3331] design myip_v1_0_REGS_AXI has unconnected port S_AXI_WSTRB[0]
WARNING: [Synth 8-3331] design myip_v1_0_REGS_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design myip_v1_0_REGS_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design myip_v1_0_REGS_AXI has unconnected port S_AXI_ARPROT[0]
WARNING: [Synth 8-3331] design myip_v1_0_DATA_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design myip_v1_0_DATA_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design myip_v1_0_DATA_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design myip_v1_0_DATA_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design myip_v1_0_DATA_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design myip_v1_0_DATA_AXI has unconnected port S_AXI_ARPROT[0]
WARNING: [Synth 8-3331] design myip_v1_0_INSTR_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design myip_v1_0_INSTR_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design myip_v1_0_INSTR_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design myip_v1_0_INSTR_AXI has unconnected port S_AXI_WSTRB[3]
WARNING: [Synth 8-3331] design myip_v1_0_INSTR_AXI has unconnected port S_AXI_WSTRB[2]
WARNING: [Synth 8-3331] design myip_v1_0_INSTR_AXI has unconnected port S_AXI_WSTRB[1]
WARNING: [Synth 8-3331] design myip_v1_0_INSTR_AXI has unconnected port S_AXI_WSTRB[0]
WARNING: [Synth 8-3331] design myip_v1_0_INSTR_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design myip_v1_0_INSTR_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design myip_v1_0_INSTR_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 453.500 ; gain = 163.684
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 453.500 ; gain = 163.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 453.500 ; gain = 163.684
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z007sclg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraint will be written out.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.310 . Memory (MB): peak = 795.590 ; gain = 3.598
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 795.590 ; gain = 505.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z007sclg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 795.590 ; gain = 505.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 795.590 ; gain = 505.773
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element axi_araddr_reg was removed.  [d:/Programare/Digilent/Risc-V_onSteroids/Risc-V_onSteroids.srcs/sources_1/bd/design_1/ipshared/b3f9/hdl/myip_v1_0_INSTR_AXI.v:268]
WARNING: [Synth 8-6014] Unused sequential element axi_araddr_reg was removed.  [d:/Programare/Digilent/Risc-V_onSteroids/Risc-V_onSteroids.srcs/sources_1/bd/design_1/ipshared/b3f9/hdl/myip_v1_0_DATA_AXI.v:279]
INFO: [Synth 8-5546] ROM "slv_reg_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_reg[32]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_reg[32]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_reg[33]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_reg[33]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_reg[34]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_reg[34]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_reg[35]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_reg[35]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_reg[36]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_reg[36]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_reg[37]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_reg[37]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_reg[38]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_reg[38]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_reg[39]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_reg[39]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_reg[40]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_reg[40]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_reg[41]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_reg[41]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_reg[42]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_reg[42]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_reg[43]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_reg[43]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_reg[44]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_reg[44]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_reg[45]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_reg[45]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_reg[46]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_reg[46]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_reg[47]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_reg[47]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_reg[48]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_reg[48]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_reg[49]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_reg[49]" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5545] ROM "zero" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 795.590 ; gain = 505.773
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 84    
	               12 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 6     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 35    
+---RAMs : 
	              32K Bit         RAMs := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 129   
	   3 Input     32 Bit        Muxes := 1     
	  12 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 2     
	   3 Input     10 Bit        Muxes := 1     
	  21 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 186   
	   3 Input      1 Bit        Muxes := 57    
	   7 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module myip_v1_0_INSTR_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---RAMs : 
	              32K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module myip_v1_0_DATA_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---RAMs : 
	              32K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   3 Input     32 Bit        Muxes := 1     
	   3 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module myip_v1_0_REGS_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 65    
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 116   
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 175   
	   3 Input      1 Bit        Muxes := 57    
Module IF_ID_reg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module ID_EX_reg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module EX_MEM_reg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module MEM_WB_reg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PC 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module adder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module mux2_1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module control_path 
Detailed RTL Component Info : 
+---Muxes : 
	   7 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 5     
Module imm_gen 
Detailed RTL Component Info : 
+---Muxes : 
	  12 Input     32 Bit        Muxes := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ALUcontrol 
Detailed RTL Component Info : 
+---Muxes : 
	  21 Input      4 Bit        Muxes := 1     
Module forwarding 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module mux4_1 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module RISC_V 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 66 (col length:40)
BRAMs: 100 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "zero" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3331] design imm_gen has unconnected port in[19]
WARNING: [Synth 8-3331] design imm_gen has unconnected port in[18]
WARNING: [Synth 8-3331] design imm_gen has unconnected port in[17]
WARNING: [Synth 8-3331] design imm_gen has unconnected port in[16]
WARNING: [Synth 8-3331] design imm_gen has unconnected port in[15]
WARNING: [Synth 8-3331] design myip_v1_0_REGS_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design myip_v1_0_REGS_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design myip_v1_0_REGS_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design myip_v1_0_REGS_AXI has unconnected port S_AXI_WSTRB[3]
WARNING: [Synth 8-3331] design myip_v1_0_REGS_AXI has unconnected port S_AXI_WSTRB[2]
WARNING: [Synth 8-3331] design myip_v1_0_REGS_AXI has unconnected port S_AXI_WSTRB[1]
WARNING: [Synth 8-3331] design myip_v1_0_REGS_AXI has unconnected port S_AXI_WSTRB[0]
WARNING: [Synth 8-3331] design myip_v1_0_REGS_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design myip_v1_0_REGS_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design myip_v1_0_REGS_AXI has unconnected port S_AXI_ARPROT[0]
WARNING: [Synth 8-3331] design design_1_myip_0_0 has unconnected port data_axi_awprot[2]
WARNING: [Synth 8-3331] design design_1_myip_0_0 has unconnected port data_axi_awprot[1]
WARNING: [Synth 8-3331] design design_1_myip_0_0 has unconnected port data_axi_awprot[0]
WARNING: [Synth 8-3331] design design_1_myip_0_0 has unconnected port data_axi_araddr[1]
WARNING: [Synth 8-3331] design design_1_myip_0_0 has unconnected port data_axi_araddr[0]
WARNING: [Synth 8-3331] design design_1_myip_0_0 has unconnected port data_axi_arprot[2]
WARNING: [Synth 8-3331] design design_1_myip_0_0 has unconnected port data_axi_arprot[1]
WARNING: [Synth 8-3331] design design_1_myip_0_0 has unconnected port data_axi_arprot[0]
WARNING: [Synth 8-3331] design design_1_myip_0_0 has unconnected port instr_axi_awprot[2]
WARNING: [Synth 8-3331] design design_1_myip_0_0 has unconnected port instr_axi_awprot[1]
WARNING: [Synth 8-3331] design design_1_myip_0_0 has unconnected port instr_axi_awprot[0]
WARNING: [Synth 8-3331] design design_1_myip_0_0 has unconnected port instr_axi_wstrb[3]
WARNING: [Synth 8-3331] design design_1_myip_0_0 has unconnected port instr_axi_wstrb[2]
WARNING: [Synth 8-3331] design design_1_myip_0_0 has unconnected port instr_axi_wstrb[1]
WARNING: [Synth 8-3331] design design_1_myip_0_0 has unconnected port instr_axi_wstrb[0]
WARNING: [Synth 8-3331] design design_1_myip_0_0 has unconnected port instr_axi_araddr[1]
WARNING: [Synth 8-3331] design design_1_myip_0_0 has unconnected port instr_axi_araddr[0]
WARNING: [Synth 8-3331] design design_1_myip_0_0 has unconnected port instr_axi_arprot[2]
WARNING: [Synth 8-3331] design design_1_myip_0_0 has unconnected port instr_axi_arprot[1]
WARNING: [Synth 8-3331] design design_1_myip_0_0 has unconnected port instr_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'insti_14' (FDRE) to 'inst/myip_v1_0_DATA_AXI_inst/axi_awaddr_reg[7]'
INFO: [Synth 8-3886] merging instance 'insti_15' (FDRE) to 'inst/myip_v1_0_DATA_AXI_inst/axi_awaddr_reg[6]'
INFO: [Synth 8-3886] merging instance 'insti_16' (FDRE) to 'inst/myip_v1_0_DATA_AXI_inst/axi_awaddr_reg[5]'
INFO: [Synth 8-3886] merging instance 'insti_17' (FDRE) to 'inst/myip_v1_0_DATA_AXI_inst/axi_awaddr_reg[4]'
INFO: [Synth 8-3886] merging instance 'insti_18' (FDRE) to 'inst/myip_v1_0_DATA_AXI_inst/axi_awaddr_reg[3]'
INFO: [Synth 8-3886] merging instance 'insti_19' (FDRE) to 'inst/myip_v1_0_DATA_AXI_inst/axi_awaddr_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/myip_v1_0_DATA_AXI_inst/axi_awaddr_reg[11]' (FDRE) to 'insti_10'
INFO: [Synth 8-3886] merging instance 'inst/myip_v1_0_DATA_AXI_inst/axi_awaddr_reg[10]' (FDRE) to 'insti_11'
INFO: [Synth 8-3886] merging instance 'inst/myip_v1_0_DATA_AXI_inst/axi_awaddr_reg[9]' (FDRE) to 'insti_12'
INFO: [Synth 8-3886] merging instance 'inst/myip_v1_0_DATA_AXI_inst/axi_awaddr_reg[8]' (FDRE) to 'insti_13'
INFO: [Synth 8-3886] merging instance 'inst/myip_v1_0_INSTR_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/myip_v1_0_INSTR_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/myip_v1_0_INSTR_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/myip_v1_0_INSTR_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'inst/myip_v1_0_INSTR_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/myip_v1_0_INSTR_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/myip_v1_0_REGS_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/myip_v1_0_REGS_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/myip_v1_0_REGS_AXI_inst /\axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/myip_v1_0_REGS_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'inst/myip_v1_0_REGS_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/myip_v1_0_REGS_AXI_inst /\axi_bresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/myip_v1_0_DATA_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/myip_v1_0_DATA_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/myip_v1_0_DATA_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/myip_v1_0_DATA_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'inst/myip_v1_0_DATA_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/myip_v1_0_DATA_AXI_inst/axi_bresp_reg[1] )
WARNING: [Synth 8-3332] Sequential element (axi_awaddr_reg[1]) is unused and will be removed from module myip_v1_0_REGS_AXI.
WARNING: [Synth 8-3332] Sequential element (axi_awaddr_reg[0]) is unused and will be removed from module myip_v1_0_REGS_AXI.
WARNING: [Synth 8-3332] Sequential element (axi_bresp_reg[1]) is unused and will be removed from module myip_v1_0_REGS_AXI.
WARNING: [Synth 8-3332] Sequential element (axi_araddr_reg[1]) is unused and will be removed from module myip_v1_0_REGS_AXI.
WARNING: [Synth 8-3332] Sequential element (axi_araddr_reg[0]) is unused and will be removed from module myip_v1_0_REGS_AXI.
WARNING: [Synth 8-3332] Sequential element (axi_rresp_reg[1]) is unused and will be removed from module myip_v1_0_REGS_AXI.
INFO: [Synth 8-3332] Sequential element (inst/myip_v1_0_INSTR_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module design_1_myip_0_0.
INFO: [Synth 8-3332] Sequential element (inst/myip_v1_0_INSTR_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module design_1_myip_0_0.
INFO: [Synth 8-3332] Sequential element (inst/myip_v1_0_INSTR_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module design_1_myip_0_0.
INFO: [Synth 8-3332] Sequential element (inst/myip_v1_0_INSTR_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module design_1_myip_0_0.
INFO: [Synth 8-3332] Sequential element (inst/myip_v1_0_DATA_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module design_1_myip_0_0.
INFO: [Synth 8-3332] Sequential element (inst/myip_v1_0_DATA_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module design_1_myip_0_0.
INFO: [Synth 8-3332] Sequential element (inst/myip_v1_0_DATA_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module design_1_myip_0_0.
INFO: [Synth 8-3332] Sequential element (inst/myip_v1_0_DATA_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module design_1_myip_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:00:51 . Memory (MB): peak = 795.590 ; gain = 505.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------------+-------------------------------------------+-----------+----------------------+-------------------------------+
|Module Name       | RTL Object                                | Inference | Size (Depth x Width) | Primitives                    | 
+------------------+-------------------------------------------+-----------+----------------------+-------------------------------+
|design_1_myip_0_0 | inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg | Implied   | 1 K x 32             | RAM64X1D x 64  RAM64M x 320   | 
|design_1_myip_0_0 | inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg  | Implied   | 1 K x 32             | RAM64X1D x 96  RAM64M x 480   | 
+------------------+-------------------------------------------+-----------+----------------------+-------------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:51 ; elapsed = 00:01:04 . Memory (MB): peak = 802.887 ; gain = 513.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:52 ; elapsed = 00:01:06 . Memory (MB): peak = 811.438 ; gain = 521.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+------------------+-------------------------------------------+-----------+----------------------+-------------------------------+
|Module Name       | RTL Object                                | Inference | Size (Depth x Width) | Primitives                    | 
+------------------+-------------------------------------------+-----------+----------------------+-------------------------------+
|design_1_myip_0_0 | inst/myip_v1_0_INSTR_AXI_inst/slv_reg_reg | Implied   | 1 K x 32             | RAM64X1D x 64  RAM64M x 320   | 
|design_1_myip_0_0 | inst/myip_v1_0_DATA_AXI_inst/slv_reg_reg  | Implied   | 1 K x 32             | RAM64X1D x 96  RAM64M x 480   | 
+------------------+-------------------------------------------+-----------+----------------------+-------------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/risc_v /autostop_reg)
WARNING: [Synth 8-3332] Sequential element (autostop_reg) is unused and will be removed from module RISC_V.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:58 ; elapsed = 00:01:12 . Memory (MB): peak = 1004.559 ; gain = 714.742
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:00 ; elapsed = 00:01:14 . Memory (MB): peak = 1004.559 ; gain = 714.742
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:00 ; elapsed = 00:01:15 . Memory (MB): peak = 1004.559 ; gain = 714.742
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:01 ; elapsed = 00:01:15 . Memory (MB): peak = 1004.559 ; gain = 714.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:01 ; elapsed = 00:01:15 . Memory (MB): peak = 1004.559 ; gain = 714.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:09 ; elapsed = 00:01:24 . Memory (MB): peak = 1004.559 ; gain = 714.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:09 ; elapsed = 00:01:24 . Memory (MB): peak = 1004.559 ; gain = 714.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    56|
|2     |LUT1     |     5|
|3     |LUT2     |   175|
|4     |LUT3     |   202|
|5     |LUT4     |   219|
|6     |LUT5     |  2031|
|7     |LUT6     |  2770|
|8     |MUXF7    |  1088|
|9     |MUXF8    |   512|
|10    |RAM64M   |   800|
|11    |RAM64X1D |   160|
|12    |FDRE     |  2951|
|13    |FDSE     |     5|
+------+---------+------+

Report Instance Areas: 
+------+-----------------------------+----------------------+------+
|      |Instance                     |Module                |Cells |
+------+-----------------------------+----------------------+------+
|1     |top                          |                      | 10974|
|2     |  inst                       |myip_v1_0             | 10914|
|3     |    risc_v                   |RISC_V                |  1580|
|4     |      IF_ID_REGISTER         |IF_ID_reg             |    64|
|5     |      ID_EX_REGISTER         |ID_EX_reg             |   193|
|6     |      EX_MEM_REGISTER        |EX_MEM_reg            |   179|
|7     |      MEM_WB_REGISTER        |MEM_WB_reg            |   135|
|8     |      PC_MODULE              |PC                    |    32|
|9     |      ADDER_PC_4_IF          |adder__1              |    40|
|10    |      MUX_PC                 |mux2_1__1             |    32|
|11    |      CONTROL_PATH_MODULE    |control_path          |     9|
|12    |      IMM_GEN_MODULE         |imm_gen               |    20|
|13    |      HAZARD_DETECTION_UNIT  |hazard_detection      |     6|
|14    |      ALU_MODULE             |ALU                   |   466|
|15    |      ALU_CONTROL_MODULE     |ALUcontrol            |    19|
|16    |      MUX_RS2_IMM            |mux2_1__2             |    32|
|17    |      ADDER_IMM_EX           |adder                 |    40|
|18    |      FORWARDING_UNIT        |forwarding            |    14|
|19    |      MUX_FORWARD_A          |mux4_1__1             |    32|
|20    |      MUX_FORWARD_B          |mux4_1                |    32|
|21    |      LD_SD_FORWARDING       |load_store_forwarding |     3|
|22    |      MUX_FORWARD_C          |mux2_1__3             |    32|
|23    |      MUX_ALU_DATA           |mux2_1                |    32|
|24    |      TIMER                  |counter               |    82|
|25    |    myip_v1_0_DATA_AXI_inst  |myip_v1_0_DATA_AXI    |  1437|
|26    |    myip_v1_0_INSTR_AXI_inst |myip_v1_0_INSTR_AXI   |   918|
|27    |    myip_v1_0_REGS_AXI_inst  |myip_v1_0_REGS_AXI    |  6976|
+------+-----------------------------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:09 ; elapsed = 00:01:24 . Memory (MB): peak = 1004.559 ; gain = 714.742
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 44 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:56 ; elapsed = 00:01:11 . Memory (MB): peak = 1004.559 ; gain = 372.652
Synthesis Optimization Complete : Time (s): cpu = 00:01:10 ; elapsed = 00:01:25 . Memory (MB): peak = 1004.559 ; gain = 714.742
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2616 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 960 instances were transformed.
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 800 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 160 instances

INFO: [Common 17-83] Releasing license: Synthesis
189 Infos, 76 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:15 ; elapsed = 00:01:31 . Memory (MB): peak = 1004.559 ; gain = 722.680
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/Programare/Digilent/Risc-V_onSteroids/Risc-V_onSteroids.runs/design_1_myip_0_0_synth_1/design_1_myip_0_0.dcp' has been generated.
