// Seed: 1635716328
module module_0;
  wire id_1;
  assign module_2.id_9 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  input wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_10;
  and primCall (id_2, id_4, id_5, id_6, id_8, id_9);
  module_0 modCall_1 ();
endmodule
module module_2 (
    input wor id_0,
    input tri id_1,
    input supply0 id_2,
    output uwire id_3,
    output wand id_4,
    input wand id_5,
    input uwire id_6,
    output wire id_7,
    input tri0 id_8,
    input wire id_9,
    output tri id_10,
    input tri id_11,
    output wor id_12
);
  module_0 modCall_1 ();
  wire id_14;
endmodule
