ARM GAS  C:\Users\thoma\AppData\Local\Temp\ccci7rYf.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m4
   3              		.eabi_attribute 27, 1
   4              		.fpu fpv4-sp-d16
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 1
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.thumb
  15              		.syntax unified
  16              		.file	"I2C_MASTER.c"
  17              		.text
  18              	.Ltext0:
  19              		.cfi_sections	.debug_frame
  20              		.section	.text.I2C_MasterWriteBuf,"ax",%progbits
  21              		.align	2
  22              		.global	I2C_MasterWriteBuf
  23              		.thumb
  24              		.thumb_func
  25              		.type	I2C_MasterWriteBuf, %function
  26              	I2C_MasterWriteBuf:
  27              	.LFB135:
  28              		.file 1 "Generated_Source\\PSoC6\\I2C_MASTER.c"
   1:Generated_Source\PSoC6/I2C_MASTER.c **** /*******************************************************************************
   2:Generated_Source\PSoC6/I2C_MASTER.c **** * File Name: I2C_MASTER.c
   3:Generated_Source\PSoC6/I2C_MASTER.c **** * Version 3.50
   4:Generated_Source\PSoC6/I2C_MASTER.c **** *
   5:Generated_Source\PSoC6/I2C_MASTER.c **** * Description:
   6:Generated_Source\PSoC6/I2C_MASTER.c **** *  This file provides the source code of APIs for the I2C component master mode.
   7:Generated_Source\PSoC6/I2C_MASTER.c **** *
   8:Generated_Source\PSoC6/I2C_MASTER.c **** *******************************************************************************
   9:Generated_Source\PSoC6/I2C_MASTER.c **** * Copyright 2012-2015, Cypress Semiconductor Corporation. All rights reserved.
  10:Generated_Source\PSoC6/I2C_MASTER.c **** * You may use this file only in accordance with the license, terms, conditions,
  11:Generated_Source\PSoC6/I2C_MASTER.c **** * disclaimers, and limitations in the end user license agreement accompanying
  12:Generated_Source\PSoC6/I2C_MASTER.c **** * the software package with which this file was provided.
  13:Generated_Source\PSoC6/I2C_MASTER.c **** *******************************************************************************/
  14:Generated_Source\PSoC6/I2C_MASTER.c **** 
  15:Generated_Source\PSoC6/I2C_MASTER.c **** #include "I2C_PVT.h"
  16:Generated_Source\PSoC6/I2C_MASTER.c **** 
  17:Generated_Source\PSoC6/I2C_MASTER.c **** #if(I2C_MODE_MASTER_ENABLED)
  18:Generated_Source\PSoC6/I2C_MASTER.c **** 
  19:Generated_Source\PSoC6/I2C_MASTER.c **** /**********************************
  20:Generated_Source\PSoC6/I2C_MASTER.c **** *      System variables
  21:Generated_Source\PSoC6/I2C_MASTER.c **** **********************************/
  22:Generated_Source\PSoC6/I2C_MASTER.c **** 
  23:Generated_Source\PSoC6/I2C_MASTER.c **** volatile uint8 I2C_mstrStatus;     /* Master Status byte  */
  24:Generated_Source\PSoC6/I2C_MASTER.c **** volatile uint8 I2C_mstrControl;    /* Master Control byte */
  25:Generated_Source\PSoC6/I2C_MASTER.c **** 
  26:Generated_Source\PSoC6/I2C_MASTER.c **** /* Transmit buffer variables */
  27:Generated_Source\PSoC6/I2C_MASTER.c **** volatile uint8 * I2C_mstrRdBufPtr;     /* Pointer to Master Read buffer */
  28:Generated_Source\PSoC6/I2C_MASTER.c **** volatile uint8   I2C_mstrRdBufSize;    /* Master Read buffer size       */
  29:Generated_Source\PSoC6/I2C_MASTER.c **** volatile uint8   I2C_mstrRdBufIndex;   /* Master Read buffer Index      */
ARM GAS  C:\Users\thoma\AppData\Local\Temp\ccci7rYf.s 			page 2


  30:Generated_Source\PSoC6/I2C_MASTER.c **** 
  31:Generated_Source\PSoC6/I2C_MASTER.c **** /* Receive buffer variables */
  32:Generated_Source\PSoC6/I2C_MASTER.c **** volatile uint8 * I2C_mstrWrBufPtr;     /* Pointer to Master Write buffer */
  33:Generated_Source\PSoC6/I2C_MASTER.c **** volatile uint8   I2C_mstrWrBufSize;    /* Master Write buffer size       */
  34:Generated_Source\PSoC6/I2C_MASTER.c **** volatile uint8   I2C_mstrWrBufIndex;   /* Master Write buffer Index      */
  35:Generated_Source\PSoC6/I2C_MASTER.c **** 
  36:Generated_Source\PSoC6/I2C_MASTER.c **** 
  37:Generated_Source\PSoC6/I2C_MASTER.c **** /*******************************************************************************
  38:Generated_Source\PSoC6/I2C_MASTER.c **** * Function Name: I2C_MasterWriteBuf
  39:Generated_Source\PSoC6/I2C_MASTER.c **** ********************************************************************************
  40:Generated_Source\PSoC6/I2C_MASTER.c **** *
  41:Generated_Source\PSoC6/I2C_MASTER.c **** * Summary:
  42:Generated_Source\PSoC6/I2C_MASTER.c **** *  Automatically writes an entire buffer of data to a slave device. Once the
  43:Generated_Source\PSoC6/I2C_MASTER.c **** *  data transfer is initiated by this function, further data transfer is handled
  44:Generated_Source\PSoC6/I2C_MASTER.c **** *  by the included ISR in byte by byte mode.
  45:Generated_Source\PSoC6/I2C_MASTER.c **** *
  46:Generated_Source\PSoC6/I2C_MASTER.c **** * Parameters:
  47:Generated_Source\PSoC6/I2C_MASTER.c **** *  slaveAddr: 7-bit slave address.
  48:Generated_Source\PSoC6/I2C_MASTER.c **** *  xferData:  Pointer to buffer of data to be sent.
  49:Generated_Source\PSoC6/I2C_MASTER.c **** *  cnt:       Size of buffer to send.
  50:Generated_Source\PSoC6/I2C_MASTER.c **** *  mode:      Transfer mode defines: start or restart condition generation at
  51:Generated_Source\PSoC6/I2C_MASTER.c **** *             begin of the transfer and complete the transfer or halt before
  52:Generated_Source\PSoC6/I2C_MASTER.c **** *             generating a stop.
  53:Generated_Source\PSoC6/I2C_MASTER.c **** *
  54:Generated_Source\PSoC6/I2C_MASTER.c **** * Return:
  55:Generated_Source\PSoC6/I2C_MASTER.c **** *  Status error - Zero means no errors.
  56:Generated_Source\PSoC6/I2C_MASTER.c **** *
  57:Generated_Source\PSoC6/I2C_MASTER.c **** * Side Effects:
  58:Generated_Source\PSoC6/I2C_MASTER.c **** *  The included ISR will start a transfer after a start or restart condition is
  59:Generated_Source\PSoC6/I2C_MASTER.c **** *  generated.
  60:Generated_Source\PSoC6/I2C_MASTER.c **** *
  61:Generated_Source\PSoC6/I2C_MASTER.c **** * Global variables:
  62:Generated_Source\PSoC6/I2C_MASTER.c **** *  I2C_mstrStatus  - The global variable used to store a current
  63:Generated_Source\PSoC6/I2C_MASTER.c **** *                                 status of the I2C Master.
  64:Generated_Source\PSoC6/I2C_MASTER.c **** *  I2C_state       - The global variable used to store a current
  65:Generated_Source\PSoC6/I2C_MASTER.c **** *                                 state of the software FSM.
  66:Generated_Source\PSoC6/I2C_MASTER.c **** *  I2C_mstrControl - The global variable used to control the master
  67:Generated_Source\PSoC6/I2C_MASTER.c **** *                                 end of a transaction with or without Stop
  68:Generated_Source\PSoC6/I2C_MASTER.c **** *                                 generation.
  69:Generated_Source\PSoC6/I2C_MASTER.c **** *  I2C_mstrWrBufPtr - The global variable used to store a pointer
  70:Generated_Source\PSoC6/I2C_MASTER.c **** *                                  to the master write buffer.
  71:Generated_Source\PSoC6/I2C_MASTER.c **** *  I2C_mstrWrBufIndex - The global variable used to store current
  72:Generated_Source\PSoC6/I2C_MASTER.c **** *                                    index within the master write buffer.
  73:Generated_Source\PSoC6/I2C_MASTER.c **** *  I2C_mstrWrBufSize - The global variable used to store a master
  74:Generated_Source\PSoC6/I2C_MASTER.c **** *                                   write buffer size.
  75:Generated_Source\PSoC6/I2C_MASTER.c **** *
  76:Generated_Source\PSoC6/I2C_MASTER.c **** * Reentrant:
  77:Generated_Source\PSoC6/I2C_MASTER.c **** *  No
  78:Generated_Source\PSoC6/I2C_MASTER.c **** *
  79:Generated_Source\PSoC6/I2C_MASTER.c **** *******************************************************************************/
  80:Generated_Source\PSoC6/I2C_MASTER.c **** uint8 I2C_MasterWriteBuf(uint8 slaveAddress, uint8 * wrData, uint8 cnt, uint8 mode)
  81:Generated_Source\PSoC6/I2C_MASTER.c ****       
  82:Generated_Source\PSoC6/I2C_MASTER.c **** {
  29              		.loc 1 82 0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  C:\Users\thoma\AppData\Local\Temp\ccci7rYf.s 			page 3


  33              		@ link register save eliminated.
  34              	.LVL0:
  83:Generated_Source\PSoC6/I2C_MASTER.c ****     uint8 errStatus;
  84:Generated_Source\PSoC6/I2C_MASTER.c **** 
  85:Generated_Source\PSoC6/I2C_MASTER.c ****     errStatus = I2C_MSTR_NOT_READY;
  86:Generated_Source\PSoC6/I2C_MASTER.c **** 
  87:Generated_Source\PSoC6/I2C_MASTER.c ****     if(NULL != wrData)
  35              		.loc 1 87 0
  36 0000 0029     		cmp	r1, #0
  37 0002 5BD0     		beq	.L7
  82:Generated_Source\PSoC6/I2C_MASTER.c ****     uint8 errStatus;
  38              		.loc 1 82 0
  39 0004 70B4     		push	{r4, r5, r6}
  40              		.cfi_def_cfa_offset 12
  41              		.cfi_offset 4, -12
  42              		.cfi_offset 5, -8
  43              		.cfi_offset 6, -4
  44 0006 0C46     		mov	r4, r1
  88:Generated_Source\PSoC6/I2C_MASTER.c ****     {
  89:Generated_Source\PSoC6/I2C_MASTER.c ****         /* Check I2C state to allow transfer: valid states are IDLE or HALT */
  90:Generated_Source\PSoC6/I2C_MASTER.c ****         if(I2C_SM_IDLE == I2C_state)
  45              		.loc 1 90 0
  46 0008 2F49     		ldr	r1, .L12
  47              	.LVL1:
  48 000a 0978     		ldrb	r1, [r1]	@ zero_extendqisi2
  49 000c C9B2     		uxtb	r1, r1
  50 000e 1029     		cmp	r1, #16
  51 0010 0BD1     		bne	.L3
  91:Generated_Source\PSoC6/I2C_MASTER.c ****         {
  92:Generated_Source\PSoC6/I2C_MASTER.c ****             /* Master is ready for transaction: check if bus is free */
  93:Generated_Source\PSoC6/I2C_MASTER.c ****             if(I2C_CHECK_BUS_FREE(I2C_MCSR_REG))
  52              		.loc 1 93 0
  53 0012 01F18041 		add	r1, r1, #1073741824
  54 0016 01F55011 		add	r1, r1, #3407872
  55 001a 01F5B051 		add	r1, r1, #5632
  56 001e 0978     		ldrb	r1, [r1]	@ zero_extendqisi2
  57 0020 11F0100F 		tst	r1, #16
  58 0024 12D1     		bne	.L8
  94:Generated_Source\PSoC6/I2C_MASTER.c ****             {
  95:Generated_Source\PSoC6/I2C_MASTER.c ****                 errStatus = I2C_MSTR_NO_ERROR;
  59              		.loc 1 95 0
  60 0026 0021     		movs	r1, #0
  61 0028 13E0     		b	.L4
  62              	.L3:
  96:Generated_Source\PSoC6/I2C_MASTER.c ****             }
  97:Generated_Source\PSoC6/I2C_MASTER.c ****             else
  98:Generated_Source\PSoC6/I2C_MASTER.c ****             {
  99:Generated_Source\PSoC6/I2C_MASTER.c ****                 errStatus = I2C_MSTR_BUS_BUSY;
 100:Generated_Source\PSoC6/I2C_MASTER.c ****             }
 101:Generated_Source\PSoC6/I2C_MASTER.c ****         }
 102:Generated_Source\PSoC6/I2C_MASTER.c ****         else if(I2C_SM_MSTR_HALT == I2C_state)
  63              		.loc 1 102 0
  64 002a 2749     		ldr	r1, .L12
  65 002c 0978     		ldrb	r1, [r1]	@ zero_extendqisi2
  66 002e C9B2     		uxtb	r1, r1
  67 0030 6029     		cmp	r1, #96
  68 0032 0DD1     		bne	.L9
ARM GAS  C:\Users\thoma\AppData\Local\Temp\ccci7rYf.s 			page 4


  69              	.LVL2:
  70              	.LBB52:
  71              	.LBB53:
  72              		.file 2 "Generated_Source\\PSoC6\\pdl\\cmsis/include/core_cm4.h"
   1:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**************************************************************************//**
   2:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * @file     core_cm4.h
   3:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * @version  V5.0.5
   5:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * @date     08. January 2018
   6:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  ******************************************************************************/
   7:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*
   8:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * Copyright (c) 2009-2017 ARM Limited. All rights reserved.
   9:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *
  10:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *
  12:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * not use this file except in compliance with the License.
  14:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * You may obtain a copy of the License at
  15:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *
  16:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *
  18:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * See the License for the specific language governing permissions and
  22:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * limitations under the License.
  23:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
  24:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  25:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #if   defined ( __ICCARM__ )
  26:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined (__clang__)
  28:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  29:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
  30:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  31:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  32:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CORE_CM4_H_GENERIC
  33:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  34:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #include <stdint.h>
  35:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  36:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef __cplusplus
  37:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  extern "C" {
  38:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
  39:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  40:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
  41:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  44:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  46:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  47:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****      Unions are used for effective representation of core registers.
  49:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  50:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****      Function-like macros are used to allow more efficient code.
  52:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
  53:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\thoma\AppData\Local\Temp\ccci7rYf.s 			page 5


  54:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  55:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*******************************************************************************
  56:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *                 CMSIS definitions
  57:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  ******************************************************************************/
  58:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
  59:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup Cortex_M4
  60:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
  61:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
  62:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  63:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #include "cmsis_version.h"
  64:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  
  65:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* CMSIS CM4 definitions */
  66:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)              /*!< \deprecated [31:16] C
  67:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)               /*!< \deprecated [15:0]  C
  68:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  69:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL
  70:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  71:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CORTEX_M                (4U)                                   /*!< Cortex-M Core */
  72:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  73:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
  74:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
  75:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
  76:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #if defined ( __CC_ARM )
  77:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined __TARGET_FPU_VFP
  78:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  79:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
  80:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
  81:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
  82:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
  83:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
  84:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
  85:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
  86:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
  87:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  88:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  89:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined __ARM_PCS_VFP
  90:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  91:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
  92:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
  93:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
  94:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
  95:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
  96:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
  97:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
  98:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
  99:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 100:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined ( __GNUC__ )
 101:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 102:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 103:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
 104:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
 105:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 106:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
 107:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
 108:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
 109:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
 110:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
ARM GAS  C:\Users\thoma\AppData\Local\Temp\ccci7rYf.s 			page 6


 111:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 112:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined ( __ICCARM__ )
 113:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined __ARMVFP__
 114:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 115:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
 116:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
 117:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 118:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
 119:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
 120:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
 121:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
 122:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 123:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 124:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined ( __TI_ARM__ )
 125:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 126:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 127:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
 128:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
 129:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 130:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
 131:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
 132:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
 133:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
 134:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 135:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 136:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined ( __TASKING__ )
 137:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined __FPU_VFP__
 138:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 139:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
 140:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
 141:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 142:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
 143:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
 144:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
 145:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
 146:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 147:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 148:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined ( __CSMC__ )
 149:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 150:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 151:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
 152:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
 153:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 154:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
 155:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
 156:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
 157:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
 158:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 159:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 160:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
 161:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 162:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 163:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 164:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 165:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef __cplusplus
 166:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
 167:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
ARM GAS  C:\Users\thoma\AppData\Local\Temp\ccci7rYf.s 			page 7


 168:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 169:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 170:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 171:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifndef __CMSIS_GENERIC
 172:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 173:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 174:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 175:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 176:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef __cplusplus
 177:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  extern "C" {
 178:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
 179:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 180:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* check device defines and use defaults */
 181:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 182:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef __CM4_REV
 183:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __CM4_REV               0x0000U
 184:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 185:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 186:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 187:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef __FPU_PRESENT
 188:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_PRESENT             0U
 189:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 190:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 191:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 192:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef __MPU_PRESENT
 193:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __MPU_PRESENT             0U
 194:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 195:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 196:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 197:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 198:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __NVIC_PRIO_BITS          3U
 199:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 200:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 201:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 202:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 203:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __Vendor_SysTickConfig    0U
 204:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 205:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 206:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
 207:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 208:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 209:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 210:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 211:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 212:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 213:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     \li to specify the access to peripheral variables.
 214:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 215:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
 216:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef __cplusplus
 217:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 218:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #else
 219:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 220:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
 221:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 222:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 223:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 224:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* following defines should be used for structure members */
ARM GAS  C:\Users\thoma\AppData\Local\Temp\ccci7rYf.s 			page 8


 225:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 226:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 227:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 228:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 229:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group Cortex_M4 */
 230:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 231:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 232:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 233:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*******************************************************************************
 234:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *                 Register Abstraction
 235:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   Core Register contain:
 236:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core Register
 237:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core NVIC Register
 238:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core SCB Register
 239:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core SysTick Register
 240:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core Debug Register
 241:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core MPU Register
 242:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core FPU Register
 243:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  ******************************************************************************/
 244:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 245:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 246:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 247:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
 248:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 249:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 250:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup    CMSIS_core_register
 251:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 252:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief      Core Register type definitions.
 253:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 254:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 255:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 256:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 257:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 258:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 259:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef union
 260:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 261:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   struct
 262:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 263:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 264:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 265:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 266:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 267:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 268:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 269:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 270:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 271:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 272:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 273:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } APSR_Type;
 274:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 275:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* APSR Register Definitions */
 276:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 277:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 278:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 279:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 280:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 281:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\thoma\AppData\Local\Temp\ccci7rYf.s 			page 9


 282:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 283:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 284:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 285:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 286:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 287:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 288:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 289:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 290:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 291:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 292:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 293:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 294:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 295:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 296:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 297:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 298:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef union
 299:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 300:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   struct
 301:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 302:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 303:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 304:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 305:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 306:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } IPSR_Type;
 307:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 308:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* IPSR Register Definitions */
 309:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 310:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 311:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 312:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 313:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 314:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 315:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 316:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef union
 317:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 318:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   struct
 319:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 320:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 321:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 322:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 323:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 324:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 325:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 326:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 327:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 328:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 329:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 330:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 331:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 332:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 333:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 334:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } xPSR_Type;
 335:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 336:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* xPSR Register Definitions */
 337:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 338:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
ARM GAS  C:\Users\thoma\AppData\Local\Temp\ccci7rYf.s 			page 10


 339:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 340:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 341:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 342:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 343:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 344:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 345:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 346:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 347:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 348:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 349:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 350:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 351:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 352:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 353:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 354:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 355:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 356:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 357:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 358:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 359:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 360:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 361:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 362:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 363:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 364:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 365:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 366:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 367:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 368:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 369:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 370:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 371:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef union
 372:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 373:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   struct
 374:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 375:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 376:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 377:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 378:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 379:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 380:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 381:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } CONTROL_Type;
 382:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 383:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* CONTROL Register Definitions */
 384:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 385:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 386:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 387:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 388:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 389:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 390:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 391:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 392:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 393:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_CORE */
 394:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 395:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\thoma\AppData\Local\Temp\ccci7rYf.s 			page 11


 396:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 397:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup    CMSIS_core_register
 398:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 399:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief      Type definitions for the NVIC Registers
 400:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 401:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 402:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 403:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 404:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 405:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 406:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 407:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 408:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 409:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[24U];
 410:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 411:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RSERVED1[24U];
 412:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 413:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED2[24U];
 414:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 415:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED3[24U];
 416:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 417:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED4[56U];
 418:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 419:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED5[644U];
 420:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 421:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }  NVIC_Type;
 422:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 423:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 424:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 425:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 426:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 427:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_NVIC */
 428:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 429:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 430:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 431:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
 432:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 433:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
 434:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 435:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 436:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 437:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 438:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
 439:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 440:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 441:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 442:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 443:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 444:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 445:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 446:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 447:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 448:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 449:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 450:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 451:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 452:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
ARM GAS  C:\Users\thoma\AppData\Local\Temp\ccci7rYf.s 			page 12


 453:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 454:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 455:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 456:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 457:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 458:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 459:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 460:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 461:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[5U];
 462:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 463:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } SCB_Type;
 464:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 465:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB CPUID Register Definitions */
 466:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 467:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 468:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 469:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 470:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 471:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 472:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 473:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 474:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 475:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 476:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 477:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 478:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 479:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 480:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 481:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 482:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 483:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 484:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 485:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 486:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 487:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 488:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 489:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 490:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 491:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 492:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 493:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 494:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 495:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 496:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 497:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 498:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 499:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 500:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 501:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 502:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 503:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 504:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 505:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 506:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 507:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 508:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 509:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
ARM GAS  C:\Users\thoma\AppData\Local\Temp\ccci7rYf.s 			page 13


 510:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 511:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 512:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 513:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 514:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 515:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 516:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 517:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 518:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 519:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 520:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 521:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 522:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 523:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 524:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 525:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 526:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 527:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 528:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 529:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 530:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 531:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 532:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 533:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 534:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 535:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 536:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 537:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 538:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB System Control Register Definitions */
 539:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 540:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 541:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 542:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 543:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 544:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 545:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 546:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 547:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 548:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Configuration Control Register Definitions */
 549:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 550:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 551:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 552:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 553:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 554:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 555:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 556:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 557:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 558:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 559:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 560:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 561:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 562:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 563:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 564:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 565:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 566:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\thoma\AppData\Local\Temp\ccci7rYf.s 			page 14


 567:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 568:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 569:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 570:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 571:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 572:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 573:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 574:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 575:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 576:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 577:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 578:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 579:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 580:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 581:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 582:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 583:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 584:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 585:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 586:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 587:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 588:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 589:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 590:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 591:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 592:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 593:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 594:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 595:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 596:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 597:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 598:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 599:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 600:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 601:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 602:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 603:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 604:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 605:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 606:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 607:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 608:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 609:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 610:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 611:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 612:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 613:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 614:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 615:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 616:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 617:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 618:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 619:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 620:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 621:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
 622:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 623:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\thoma\AppData\Local\Temp\ccci7rYf.s 			page 15


 624:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 5U)               /*!< SCB 
 625:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB 
 626:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 627:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 628:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 629:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 630:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 631:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 632:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 633:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 634:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 635:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 636:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 637:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 638:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 639:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 640:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 641:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 642:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 643:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB 
 644:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB 
 645:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 646:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 647:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 648:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 649:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 650:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 651:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 652:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 653:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 654:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 655:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 656:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 657:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 658:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 659:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 660:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 661:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 662:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 663:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 664:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 665:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 666:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 667:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 668:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 669:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 670:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 671:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 672:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 673:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 674:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 675:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 676:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 677:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 678:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 679:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 680:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
ARM GAS  C:\Users\thoma\AppData\Local\Temp\ccci7rYf.s 			page 16


 681:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 682:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 683:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 684:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 685:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 686:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 687:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 688:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 689:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 690:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 691:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 692:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 693:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 694:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 695:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 696:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 697:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 698:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 699:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 700:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 701:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 702:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 703:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 704:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 705:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 706:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_SCB */
 707:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 708:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 709:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 710:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
 711:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 712:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 713:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 714:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 715:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 716:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 717:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 718:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 719:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 720:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 721:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[1U];
 722:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 723:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 724:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } SCnSCB_Type;
 725:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 726:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 727:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 728:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 729:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 730:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Auxiliary Control Register Definitions */
 731:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 732:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 733:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 734:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 735:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 736:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 737:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
ARM GAS  C:\Users\thoma\AppData\Local\Temp\ccci7rYf.s 			page 17


 738:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 739:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 740:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 741:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 742:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 743:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 744:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 745:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 746:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 747:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 748:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 749:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 750:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
 751:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 752:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
 753:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 754:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 755:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 756:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 757:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
 758:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 759:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 760:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 761:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 762:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 763:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 764:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 765:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } SysTick_Type;
 766:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 767:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SysTick Control / Status Register Definitions */
 768:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 769:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 770:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 771:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 772:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 773:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 774:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 775:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 776:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 777:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 778:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 779:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 780:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SysTick Reload Register Definitions */
 781:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 782:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 783:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 784:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SysTick Current Register Definitions */
 785:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 786:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 787:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 788:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SysTick Calibration Register Definitions */
 789:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 790:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 791:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 792:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 793:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 794:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\thoma\AppData\Local\Temp\ccci7rYf.s 			page 18


 795:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 796:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 797:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 798:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_SysTick */
 799:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 800:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 801:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 802:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
 803:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 804:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 805:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 806:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 807:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 808:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 809:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 810:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 811:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 812:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 813:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __OM  union
 814:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 815:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 816:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 817:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 818:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 819:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[864U];
 820:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 821:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED1[15U];
 822:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 823:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED2[15U];
 824:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 825:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED3[29U];
 826:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 827:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 828:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 829:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED4[43U];
 830:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 831:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 832:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED5[6U];
 833:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 834:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 835:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 836:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 837:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 838:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 839:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 840:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 841:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 842:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 843:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 844:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 845:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } ITM_Type;
 846:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 847:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 848:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 849:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM 
 850:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 851:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Trace Control Register Definitions */
ARM GAS  C:\Users\thoma\AppData\Local\Temp\ccci7rYf.s 			page 19


 852:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 853:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 854:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 855:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 856:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 857:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 858:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 859:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 860:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 861:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 862:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 863:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 864:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 865:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 866:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 867:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 868:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 869:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 870:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 871:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 872:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 873:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 874:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 875:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 876:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 877:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 878:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 879:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Integration Write Register Definitions */
 880:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 881:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 882:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 883:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Integration Read Register Definitions */
 884:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 885:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 886:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 887:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Integration Mode Control Register Definitions */
 888:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 889:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 890:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 891:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Lock Status Register Definitions */
 892:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 893:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 894:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 895:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 896:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 897:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 898:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 899:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 900:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 901:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 902:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 903:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 904:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 905:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
 906:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 907:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 908:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
ARM GAS  C:\Users\thoma\AppData\Local\Temp\ccci7rYf.s 			page 20


 909:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 910:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 911:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 912:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 913:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 914:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 915:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 916:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 917:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 918:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 919:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 920:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 921:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 922:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 923:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 924:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 925:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 926:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 927:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[1U];
 928:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 929:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 930:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 931:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED1[1U];
 932:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 933:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 934:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 935:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED2[1U];
 936:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 937:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 938:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 939:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } DWT_Type;
 940:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 941:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Control Register Definitions */
 942:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 943:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 944:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 945:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 946:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 947:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 948:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 949:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 950:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 951:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 952:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 953:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 954:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 955:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 956:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 957:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 958:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 959:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 960:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 961:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 962:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 963:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 964:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 965:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\thoma\AppData\Local\Temp\ccci7rYf.s 			page 21


 966:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 967:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 968:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 969:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 970:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 971:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 972:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 973:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 974:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 975:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 976:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 977:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 978:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 979:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 980:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 981:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 982:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 983:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 984:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 985:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 986:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 987:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 988:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 989:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 990:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 991:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 992:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 993:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 994:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 995:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 996:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT CPI Count Register Definitions */
 997:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 998:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 999:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1000:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
1001:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
1002:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
1003:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1004:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Sleep Count Register Definitions */
1005:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
1006:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
1007:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1008:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT LSU Count Register Definitions */
1009:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
1010:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
1011:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1012:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
1013:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
1014:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1015:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1016:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Comparator Mask Register Definitions */
1017:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1018:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1019:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1020:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Comparator Function Register Definitions */
1021:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1022:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
ARM GAS  C:\Users\thoma\AppData\Local\Temp\ccci7rYf.s 			page 22


1023:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1024:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1025:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1026:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1027:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1028:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1029:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1030:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1031:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1032:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1033:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1034:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1035:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1036:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1037:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1038:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1039:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1040:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1041:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1042:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1043:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1044:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1045:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1046:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1047:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1048:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1049:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1050:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1051:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1052:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
1053:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1054:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1055:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1056:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1057:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1058:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1059:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1060:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1061:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
1062:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1063:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1064:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1065:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[2U];
1066:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1067:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED1[55U];
1068:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1069:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED2[131U];
1070:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1071:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1072:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1073:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED3[759U];
1074:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER */
1075:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1076:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1077:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED4[1U];
1078:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1079:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
ARM GAS  C:\Users\thoma\AppData\Local\Temp\ccci7rYf.s 			page 23


1080:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1081:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED5[39U];
1082:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1083:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1084:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED7[8U];
1085:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1086:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1087:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } TPI_Type;
1088:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1089:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1090:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< @Deprec
1091:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< @Deprec
1092:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1093:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ACPR_SWOSCALER_Pos              0U                                         /*!< TPI ACP
1094:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ACPR_SWOSCALER_Msk             (0xFFFFUL /*<< TPI_ACPR_SWOSCALER_Pos*/)    /*!< TPI ACP
1095:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1096:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1097:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1098:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1099:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1100:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1101:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1102:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1103:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1104:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1105:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1106:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1107:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1108:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1109:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1110:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1111:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1112:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1113:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1114:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1115:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1116:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1117:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1118:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1119:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1120:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI TRIGGER Register Definitions */
1121:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1122:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1123:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1124:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1125:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1126:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1127:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1128:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1129:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1130:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1131:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1132:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1133:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1134:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1135:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1136:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\thoma\AppData\Local\Temp\ccci7rYf.s 			page 24


1137:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1138:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1139:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1140:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1141:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1142:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1143:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1144:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1145:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1146:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1147:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Pos           0U                                         /*!< TPI ITA
1148:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR2_ATREADY_Pos*/)    /*!< TPI ITA
1149:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1150:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1151:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1152:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1153:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1154:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1155:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1156:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1157:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1158:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1159:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1160:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1161:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1162:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1163:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1164:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1165:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1166:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1167:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1168:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1169:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1170:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1171:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1172:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1173:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Pos           0U                                         /*!< TPI ITA
1174:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR0_ATREADY_Pos*/)    /*!< TPI ITA
1175:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1176:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1177:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1178:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x1UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1179:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1180:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI DEVID Register Definitions */
1181:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1182:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1183:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1184:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1185:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1186:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1187:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1188:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1189:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1190:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1191:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1192:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1193:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
ARM GAS  C:\Users\thoma\AppData\Local\Temp\ccci7rYf.s 			page 25


1194:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1195:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1196:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1197:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1198:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1199:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1200:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           4U                                         /*!< TPI DEV
1201:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1202:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1203:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             0U                                         /*!< TPI DEV
1204:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1205:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1206:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1207:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1208:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1209:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1210:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1211:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
1212:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1213:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1214:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1215:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1216:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1217:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1218:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1219:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1220:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
1221:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1222:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1223:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1224:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1225:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1226:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1227:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1228:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1229:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1230:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1231:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1232:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1233:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } MPU_Type;
1234:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1235:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_RALIASES                  4U
1236:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1237:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MPU Type Register Definitions */
1238:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1239:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1240:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1241:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1242:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1243:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1244:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1245:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1246:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1247:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MPU Control Register Definitions */
1248:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1249:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1250:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\thoma\AppData\Local\Temp\ccci7rYf.s 			page 26


1251:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1252:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1253:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1254:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1255:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1256:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1257:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MPU Region Number Register Definitions */
1258:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1259:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1260:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1261:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MPU Region Base Address Register Definitions */
1262:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1263:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1264:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1265:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1266:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1267:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1268:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1269:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1270:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1271:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1272:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1273:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1274:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1275:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1276:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1277:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1278:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1279:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1280:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1281:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1282:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1283:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1284:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1285:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1286:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1287:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1288:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1289:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1290:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1291:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1292:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1293:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1294:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1295:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1296:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1297:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1298:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1299:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1300:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1301:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1302:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_MPU */
1303:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */
1304:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1305:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1306:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1307:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
ARM GAS  C:\Users\thoma\AppData\Local\Temp\ccci7rYf.s 			page 27


1308:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1309:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1310:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1311:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1312:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1313:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1314:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1315:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1316:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
1317:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1318:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[1U];
1319:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1320:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1321:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1322:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1323:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1324:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } FPU_Type;
1325:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1326:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1327:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1328:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1329:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1330:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1331:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1332:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1333:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1334:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1335:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1336:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1337:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1338:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1339:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1340:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1341:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1342:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1343:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1344:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1345:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1346:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1347:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1348:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1349:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1350:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1351:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1352:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1353:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1354:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1355:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1356:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1357:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1358:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1359:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1360:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1361:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1362:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1363:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1364:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\thoma\AppData\Local\Temp\ccci7rYf.s 			page 28


1365:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1366:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1367:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1368:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1369:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1370:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1371:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1372:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1373:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1374:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1375:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1376:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1377:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1378:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1379:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1380:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1381:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1382:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1383:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1384:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1385:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1386:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1387:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1388:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1389:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1390:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1391:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1392:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1393:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1394:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1395:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1396:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
1397:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1398:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1399:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1400:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1401:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1402:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1403:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1404:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1405:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1406:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1407:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1408:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1409:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_FPU */
1410:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1411:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1412:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1413:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
1414:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1415:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1416:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1417:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1418:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1419:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1420:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1421:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
ARM GAS  C:\Users\thoma\AppData\Local\Temp\ccci7rYf.s 			page 29


1422:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
1423:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1424:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1425:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1426:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1427:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1428:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } CoreDebug_Type;
1429:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1430:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1431:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1432:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1433:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1434:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1435:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1436:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1437:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1438:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1439:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1440:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1441:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1442:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1443:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1444:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1445:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1446:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1447:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1448:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1449:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1450:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1451:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1452:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1453:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1454:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1455:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1456:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1457:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1458:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1459:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1460:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1461:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1462:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1463:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1464:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1465:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1466:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1467:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1468:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1469:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1470:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1471:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1472:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1473:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1474:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
1475:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1476:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1477:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1478:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
ARM GAS  C:\Users\thoma\AppData\Local\Temp\ccci7rYf.s 			page 30


1479:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1480:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1481:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1482:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1483:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1484:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1485:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1486:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1487:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1488:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1489:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1490:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1491:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1492:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1493:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1494:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1495:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1496:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1497:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1498:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1499:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1500:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1501:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1502:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1503:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1504:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1505:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1506:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1507:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1508:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1509:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1510:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1511:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1512:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1513:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1514:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1515:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1516:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1517:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1518:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup    CMSIS_core_register
1519:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1520:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1521:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1522:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1523:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1524:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1525:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1526:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1527:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1528:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return           Masked and shifted value.
1529:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
1530:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1531:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1532:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1533:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1534:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1535:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
ARM GAS  C:\Users\thoma\AppData\Local\Temp\ccci7rYf.s 			page 31


1536:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return           Masked and shifted bit field value.
1537:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
1538:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1539:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1540:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1541:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1542:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1543:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1544:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup    CMSIS_core_register
1545:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1546:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
1547:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1548:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1549:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1550:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Memory mapping of Core Hardware */
1551:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1552:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1553:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1554:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1555:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1556:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1557:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1558:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1559:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1560:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1561:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1562:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1563:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1564:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1565:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1566:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1567:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1568:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1569:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1570:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1571:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1572:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
1573:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1574:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_BASE            (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1575:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU                 ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1576:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1577:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} */
1578:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1579:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1580:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1581:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*******************************************************************************
1582:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *                Hardware Abstraction Layer
1583:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   Core Function Interface contains:
1584:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core NVIC Functions
1585:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core SysTick Functions
1586:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core Debug Functions
1587:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core Register Access Functions
1588:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  ******************************************************************************/
1589:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1590:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1591:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
1592:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\thoma\AppData\Local\Temp\ccci7rYf.s 			page 32


1593:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1594:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1595:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1596:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1597:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1598:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1599:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1600:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1601:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1602:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1603:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef CMSIS_NVIC_VIRTUAL
1604:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1605:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1606:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
1607:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1608:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #else
1609:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1610:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1611:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1612:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1613:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1614:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1615:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1616:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1617:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetActive              __NVIC_GetActive
1618:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1619:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1620:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1621:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1622:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1623:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1624:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1625:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1626:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
1627:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1628:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #else
1629:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_SetVector              __NVIC_SetVector
1630:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetVector              __NVIC_GetVector
1631:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1632:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1633:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define NVIC_USER_IRQ_OFFSET          16
1634:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1635:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1636:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1637:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1638:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Set Priority Grouping
1639:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1640:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1641:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****            Only values from 0..7 are used.
1642:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****            In case of a conflict between priority grouping and available
1643:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1644:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1645:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1646:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1647:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1648:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t reg_value;
1649:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
ARM GAS  C:\Users\thoma\AppData\Local\Temp\ccci7rYf.s 			page 33


1650:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1651:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1652:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1653:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   reg_value  =  (reg_value                                   |
1654:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1655:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key a
1656:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   SCB->AIRCR =  reg_value;
1657:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1658:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1659:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1660:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1661:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Get Priority Grouping
1662:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1663:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1664:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1665:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
1666:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1667:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1668:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1669:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1670:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1671:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1672:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Enable Interrupt
1673:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1674:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1675:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \note    IRQn must not be negative.
1676:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1677:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
1678:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1679:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1680:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1681:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1682:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1683:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1684:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1685:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1686:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1687:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Get Interrupt Enable status
1688:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
1689:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1690:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return             0  Interrupt is not enabled.
1691:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return             1  Interrupt is enabled.
1692:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \note    IRQn must not be negative.
1693:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1694:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
1695:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1696:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1697:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1698:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1699:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1700:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   else
1701:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1702:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     return(0U);
1703:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1704:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1705:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1706:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\thoma\AppData\Local\Temp\ccci7rYf.s 			page 34


1707:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1708:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Disable Interrupt
1709:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
1710:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1711:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \note    IRQn must not be negative.
1712:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1713:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
1714:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1715:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1716:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1717:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1718:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     __DSB();
1719:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     __ISB();
1720:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1721:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1722:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1723:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1724:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1725:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Get Pending Interrupt
1726:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
1727:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1728:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return             0  Interrupt status is not pending.
1729:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return             1  Interrupt status is pending.
1730:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \note    IRQn must not be negative.
1731:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1732:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
1733:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1734:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1735:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1736:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1737:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1738:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   else
1739:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1740:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     return(0U);
1741:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1742:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1743:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1744:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1745:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1746:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Set Pending Interrupt
1747:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
1748:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1749:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \note    IRQn must not be negative.
1750:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1751:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
1752:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1753:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1754:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1755:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1756:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1757:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1758:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1759:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1760:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1761:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Clear Pending Interrupt
1762:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
1763:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
ARM GAS  C:\Users\thoma\AppData\Local\Temp\ccci7rYf.s 			page 35


1764:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \note    IRQn must not be negative.
1765:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1766:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1767:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1768:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1769:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1770:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  73              		.loc 2 1770 0
  74 0034 4FF08065 		mov	r5, #67108864
  75 0038 2449     		ldr	r1, .L12+4
  76 003a C1F88C51 		str	r5, [r1, #396]
  77              	.LVL3:
  78              	.LBE53:
  79              	.LBE52:
 103:Generated_Source\PSoC6/I2C_MASTER.c ****         {
 104:Generated_Source\PSoC6/I2C_MASTER.c ****             /* Master is ready and waiting for ReStart */
 105:Generated_Source\PSoC6/I2C_MASTER.c ****             errStatus = I2C_MSTR_NO_ERROR;
 106:Generated_Source\PSoC6/I2C_MASTER.c **** 
 107:Generated_Source\PSoC6/I2C_MASTER.c ****             I2C_ClearPendingInt();
 108:Generated_Source\PSoC6/I2C_MASTER.c ****             I2C_mstrStatus &= (uint8) ~I2C_MSTAT_XFER_HALT;
  80              		.loc 1 108 0
  81 003e 244D     		ldr	r5, .L12+8
  82 0040 2978     		ldrb	r1, [r5]	@ zero_extendqisi2
  83 0042 01F0F701 		and	r1, r1, #247
  84 0046 2970     		strb	r1, [r5]
 105:Generated_Source\PSoC6/I2C_MASTER.c **** 
  85              		.loc 1 105 0
  86 0048 0021     		movs	r1, #0
  87 004a 02E0     		b	.L4
  88              	.LVL4:
  89              	.L8:
  99:Generated_Source\PSoC6/I2C_MASTER.c ****             }
  90              		.loc 1 99 0
  91 004c 0121     		movs	r1, #1
  92 004e 00E0     		b	.L4
  93              	.L9:
  85:Generated_Source\PSoC6/I2C_MASTER.c **** 
  94              		.loc 1 85 0
  95 0050 0221     		movs	r1, #2
  96              	.LVL5:
  97              	.L4:
 109:Generated_Source\PSoC6/I2C_MASTER.c ****         }
 110:Generated_Source\PSoC6/I2C_MASTER.c ****         else
 111:Generated_Source\PSoC6/I2C_MASTER.c ****         {
 112:Generated_Source\PSoC6/I2C_MASTER.c ****             /* errStatus = I2C_MSTR_NOT_READY was send before */
 113:Generated_Source\PSoC6/I2C_MASTER.c ****         }
 114:Generated_Source\PSoC6/I2C_MASTER.c **** 
 115:Generated_Source\PSoC6/I2C_MASTER.c ****         if(I2C_MSTR_NO_ERROR == errStatus)
  98              		.loc 1 115 0
  99 0052 0029     		cmp	r1, #0
 100 0054 35D1     		bne	.L2
 116:Generated_Source\PSoC6/I2C_MASTER.c ****         {
 117:Generated_Source\PSoC6/I2C_MASTER.c ****             /* Set state to start write transaction */
 118:Generated_Source\PSoC6/I2C_MASTER.c ****             I2C_state = I2C_SM_MSTR_WR_ADDR;
 101              		.loc 1 118 0
 102 0056 4526     		movs	r6, #69
 103 0058 1B4D     		ldr	r5, .L12
ARM GAS  C:\Users\thoma\AppData\Local\Temp\ccci7rYf.s 			page 36


 104 005a 2E70     		strb	r6, [r5]
 119:Generated_Source\PSoC6/I2C_MASTER.c **** 
 120:Generated_Source\PSoC6/I2C_MASTER.c ****             /* Prepare write buffer */
 121:Generated_Source\PSoC6/I2C_MASTER.c ****             I2C_mstrWrBufIndex = 0u;
 105              		.loc 1 121 0
 106 005c 0026     		movs	r6, #0
 107 005e 1D4D     		ldr	r5, .L12+12
 108 0060 2E70     		strb	r6, [r5]
 122:Generated_Source\PSoC6/I2C_MASTER.c ****             I2C_mstrWrBufSize  = cnt;
 109              		.loc 1 122 0
 110 0062 1D4D     		ldr	r5, .L12+16
 111 0064 2A70     		strb	r2, [r5]
 123:Generated_Source\PSoC6/I2C_MASTER.c ****             I2C_mstrWrBufPtr   = (volatile uint8 *) wrData;
 112              		.loc 1 123 0
 113 0066 1D4A     		ldr	r2, .L12+20
 114              	.LVL6:
 115 0068 1460     		str	r4, [r2]
 124:Generated_Source\PSoC6/I2C_MASTER.c **** 
 125:Generated_Source\PSoC6/I2C_MASTER.c ****             /* Set end of transaction flag: Stop or Halt (following ReStart) */
 126:Generated_Source\PSoC6/I2C_MASTER.c ****             I2C_mstrControl = mode;
 116              		.loc 1 126 0
 117 006a 1D4A     		ldr	r2, .L12+24
 118 006c 1370     		strb	r3, [r2]
 119              	.LVL7:
 127:Generated_Source\PSoC6/I2C_MASTER.c **** 
 128:Generated_Source\PSoC6/I2C_MASTER.c ****             /* Clear write status history */
 129:Generated_Source\PSoC6/I2C_MASTER.c ****             I2C_mstrStatus &= (uint8) ~I2C_MSTAT_WR_CMPLT;
 120              		.loc 1 129 0
 121 006e 184C     		ldr	r4, .L12+8
 122              	.LVL8:
 123 0070 2278     		ldrb	r2, [r4]	@ zero_extendqisi2
 124 0072 02F0FD02 		and	r2, r2, #253
 125 0076 2270     		strb	r2, [r4]
 130:Generated_Source\PSoC6/I2C_MASTER.c **** 
 131:Generated_Source\PSoC6/I2C_MASTER.c ****             /* Hardware actions: write address and generate Start or ReStart */
 132:Generated_Source\PSoC6/I2C_MASTER.c ****             I2C_DATA_REG = (uint8) (slaveAddress << I2C_SLAVE_ADDR_SHIFT);
 126              		.loc 1 132 0
 127 0078 4200     		lsls	r2, r0, #1
 128 007a D2B2     		uxtb	r2, r2
 129 007c 1948     		ldr	r0, .L12+28
 130              	.LVL9:
 131 007e 0270     		strb	r2, [r0]
 132              	.LVL10:
 133:Generated_Source\PSoC6/I2C_MASTER.c **** 
 134:Generated_Source\PSoC6/I2C_MASTER.c ****             if(I2C_CHECK_RESTART(mode))
 133              		.loc 1 134 0
 134 0080 13F0010F 		tst	r3, #1
 135 0084 0AD0     		beq	.L5
 135:Generated_Source\PSoC6/I2C_MASTER.c ****             {
 136:Generated_Source\PSoC6/I2C_MASTER.c ****                 I2C_GENERATE_RESTART;
 136              		.loc 1 136 0
 137 0086 3222     		movs	r2, #50
 138 0088 174B     		ldr	r3, .L12+32
 139              	.LVL11:
 140 008a 1A70     		strb	r2, [r3]
 141 008c FF22     		movs	r2, #255
 142 008e A3F2F453 		subw	r3, r3, #1524
ARM GAS  C:\Users\thoma\AppData\Local\Temp\ccci7rYf.s 			page 37


 143 0092 1A70     		strb	r2, [r3]
 144 0094 03F58063 		add	r3, r3, #1024
 145 0098 1E70     		strb	r6, [r3]
 146 009a 0AE0     		b	.L6
 147              	.LVL12:
 148              	.L5:
 137:Generated_Source\PSoC6/I2C_MASTER.c ****             }
 138:Generated_Source\PSoC6/I2C_MASTER.c ****             else
 139:Generated_Source\PSoC6/I2C_MASTER.c ****             {
 140:Generated_Source\PSoC6/I2C_MASTER.c ****                 I2C_GENERATE_START;
 149              		.loc 1 140 0
 150 009c 8222     		movs	r2, #130
 151 009e 124B     		ldr	r3, .L12+32
 152              	.LVL13:
 153 00a0 1A70     		strb	r2, [r3]
 154 00a2 FF22     		movs	r2, #255
 155 00a4 A3F2F453 		subw	r3, r3, #1524
 156 00a8 1A70     		strb	r2, [r3]
 157 00aa 0022     		movs	r2, #0
 158 00ac 03F58063 		add	r3, r3, #1024
 159 00b0 1A70     		strb	r2, [r3]
 160              	.L6:
 161              	.LVL14:
 162              	.LBB54:
 163              	.LBB55:
1681:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
 164              		.loc 2 1681 0
 165 00b2 4FF08062 		mov	r2, #67108864
 166 00b6 054B     		ldr	r3, .L12+4
 167 00b8 DA60     		str	r2, [r3, #12]
 168 00ba 02E0     		b	.L2
 169              	.LVL15:
 170              	.L7:
 171              		.cfi_def_cfa_offset 0
 172              		.cfi_restore 4
 173              		.cfi_restore 5
 174              		.cfi_restore 6
 175              	.LBE55:
 176              	.LBE54:
  85:Generated_Source\PSoC6/I2C_MASTER.c **** 
 177              		.loc 1 85 0
 178 00bc 0221     		movs	r1, #2
 179              	.LVL16:
 141:Generated_Source\PSoC6/I2C_MASTER.c ****             }
 142:Generated_Source\PSoC6/I2C_MASTER.c **** 
 143:Generated_Source\PSoC6/I2C_MASTER.c ****             /* Enable interrupt to complete transfer */
 144:Generated_Source\PSoC6/I2C_MASTER.c ****             I2C_EnableInt();
 145:Generated_Source\PSoC6/I2C_MASTER.c ****         }
 146:Generated_Source\PSoC6/I2C_MASTER.c ****     }
 147:Generated_Source\PSoC6/I2C_MASTER.c **** 
 148:Generated_Source\PSoC6/I2C_MASTER.c ****     return(errStatus);
 149:Generated_Source\PSoC6/I2C_MASTER.c **** }
 180              		.loc 1 149 0
 181 00be 0846     		mov	r0, r1
 182              	.LVL17:
 183 00c0 7047     		bx	lr
 184              	.LVL18:
ARM GAS  C:\Users\thoma\AppData\Local\Temp\ccci7rYf.s 			page 38


 185              	.L2:
 186              		.cfi_def_cfa_offset 12
 187              		.cfi_offset 4, -12
 188              		.cfi_offset 5, -8
 189              		.cfi_offset 6, -4
 190 00c2 0846     		mov	r0, r1
 191 00c4 70BC     		pop	{r4, r5, r6}
 192              		.cfi_restore 6
 193              		.cfi_restore 5
 194              		.cfi_restore 4
 195              		.cfi_def_cfa_offset 0
 196 00c6 7047     		bx	lr
 197              	.L13:
 198              		.align	2
 199              	.L12:
 200 00c8 00000000 		.word	I2C_state
 201 00cc 00E100E0 		.word	-536813312
 202 00d0 00000000 		.word	I2C_mstrStatus
 203 00d4 00000000 		.word	I2C_mstrWrBufIndex
 204 00d8 00000000 		.word	I2C_mstrWrBufSize
 205 00dc 00000000 		.word	I2C_mstrWrBufPtr
 206 00e0 00000000 		.word	I2C_mstrControl
 207 00e4 1C103440 		.word	1077153820
 208 00e8 10173440 		.word	1077155600
 209              		.cfi_endproc
 210              	.LFE135:
 211              		.size	I2C_MasterWriteBuf, .-I2C_MasterWriteBuf
 212              		.section	.text.I2C_MasterReadBuf,"ax",%progbits
 213              		.align	2
 214              		.global	I2C_MasterReadBuf
 215              		.thumb
 216              		.thumb_func
 217              		.type	I2C_MasterReadBuf, %function
 218              	I2C_MasterReadBuf:
 219              	.LFB136:
 150:Generated_Source\PSoC6/I2C_MASTER.c **** 
 151:Generated_Source\PSoC6/I2C_MASTER.c **** 
 152:Generated_Source\PSoC6/I2C_MASTER.c **** /*******************************************************************************
 153:Generated_Source\PSoC6/I2C_MASTER.c **** * Function Name: I2C_MasterReadBuf
 154:Generated_Source\PSoC6/I2C_MASTER.c **** ********************************************************************************
 155:Generated_Source\PSoC6/I2C_MASTER.c **** *
 156:Generated_Source\PSoC6/I2C_MASTER.c **** * Summary:
 157:Generated_Source\PSoC6/I2C_MASTER.c **** *  Automatically writes an entire buffer of data to a slave device. Once the
 158:Generated_Source\PSoC6/I2C_MASTER.c **** *  data transfer is initiated by this function, further data transfer is handled
 159:Generated_Source\PSoC6/I2C_MASTER.c **** *  by the included ISR in byte by byte mode.
 160:Generated_Source\PSoC6/I2C_MASTER.c **** *
 161:Generated_Source\PSoC6/I2C_MASTER.c **** * Parameters:
 162:Generated_Source\PSoC6/I2C_MASTER.c **** *  slaveAddr: 7-bit slave address.
 163:Generated_Source\PSoC6/I2C_MASTER.c **** *  xferData:  Pointer to buffer where to put data from slave.
 164:Generated_Source\PSoC6/I2C_MASTER.c **** *  cnt:       Size of buffer to read.
 165:Generated_Source\PSoC6/I2C_MASTER.c **** *  mode:      Transfer mode defines: start or restart condition generation at
 166:Generated_Source\PSoC6/I2C_MASTER.c **** *             begin of the transfer and complete the transfer or halt before
 167:Generated_Source\PSoC6/I2C_MASTER.c **** *             generating a stop.
 168:Generated_Source\PSoC6/I2C_MASTER.c **** *
 169:Generated_Source\PSoC6/I2C_MASTER.c **** * Return:
 170:Generated_Source\PSoC6/I2C_MASTER.c **** *  Status error - Zero means no errors.
 171:Generated_Source\PSoC6/I2C_MASTER.c **** *
ARM GAS  C:\Users\thoma\AppData\Local\Temp\ccci7rYf.s 			page 39


 172:Generated_Source\PSoC6/I2C_MASTER.c **** * Side Effects:
 173:Generated_Source\PSoC6/I2C_MASTER.c **** *  The included ISR will start a transfer after start or restart condition is
 174:Generated_Source\PSoC6/I2C_MASTER.c **** *  generated.
 175:Generated_Source\PSoC6/I2C_MASTER.c **** *
 176:Generated_Source\PSoC6/I2C_MASTER.c **** * Global variables:
 177:Generated_Source\PSoC6/I2C_MASTER.c **** *  I2C_mstrStatus  - The global variable used to store a current
 178:Generated_Source\PSoC6/I2C_MASTER.c **** *                                 status of the I2C Master.
 179:Generated_Source\PSoC6/I2C_MASTER.c **** *  I2C_state       - The global variable used to store a current
 180:Generated_Source\PSoC6/I2C_MASTER.c **** *                                 state of the software FSM.
 181:Generated_Source\PSoC6/I2C_MASTER.c **** *  I2C_mstrControl - The global variable used to control the master
 182:Generated_Source\PSoC6/I2C_MASTER.c **** *                                 end of a transaction with or without
 183:Generated_Source\PSoC6/I2C_MASTER.c **** *                                 Stop generation.
 184:Generated_Source\PSoC6/I2C_MASTER.c **** *  I2C_mstrRdBufPtr - The global variable used to store a pointer
 185:Generated_Source\PSoC6/I2C_MASTER.c **** *                                  to the master write buffer.
 186:Generated_Source\PSoC6/I2C_MASTER.c **** *  I2C_mstrRdBufIndex - The global variable  used to store a
 187:Generated_Source\PSoC6/I2C_MASTER.c **** *                                    current index within the master
 188:Generated_Source\PSoC6/I2C_MASTER.c **** *                                    write buffer.
 189:Generated_Source\PSoC6/I2C_MASTER.c **** *  I2C_mstrRdBufSize - The global variable used to store a master
 190:Generated_Source\PSoC6/I2C_MASTER.c **** *                                   write buffer size.
 191:Generated_Source\PSoC6/I2C_MASTER.c **** *
 192:Generated_Source\PSoC6/I2C_MASTER.c **** * Reentrant:
 193:Generated_Source\PSoC6/I2C_MASTER.c **** *  No.
 194:Generated_Source\PSoC6/I2C_MASTER.c **** *
 195:Generated_Source\PSoC6/I2C_MASTER.c **** *******************************************************************************/
 196:Generated_Source\PSoC6/I2C_MASTER.c **** uint8 I2C_MasterReadBuf(uint8 slaveAddress, uint8 * rdData, uint8 cnt, uint8 mode)
 197:Generated_Source\PSoC6/I2C_MASTER.c ****       
 198:Generated_Source\PSoC6/I2C_MASTER.c **** {
 220              		.loc 1 198 0
 221              		.cfi_startproc
 222              		@ args = 0, pretend = 0, frame = 0
 223              		@ frame_needed = 0, uses_anonymous_args = 0
 224              		@ link register save eliminated.
 225              	.LVL19:
 199:Generated_Source\PSoC6/I2C_MASTER.c ****     uint8 errStatus;
 200:Generated_Source\PSoC6/I2C_MASTER.c **** 
 201:Generated_Source\PSoC6/I2C_MASTER.c ****     errStatus = I2C_MSTR_NOT_READY;
 202:Generated_Source\PSoC6/I2C_MASTER.c **** 
 203:Generated_Source\PSoC6/I2C_MASTER.c ****     if(NULL != rdData)
 226              		.loc 1 203 0
 227 0000 0029     		cmp	r1, #0
 228 0002 5DD0     		beq	.L20
 198:Generated_Source\PSoC6/I2C_MASTER.c ****     uint8 errStatus;
 229              		.loc 1 198 0
 230 0004 70B4     		push	{r4, r5, r6}
 231              		.cfi_def_cfa_offset 12
 232              		.cfi_offset 4, -12
 233              		.cfi_offset 5, -8
 234              		.cfi_offset 6, -4
 235 0006 0C46     		mov	r4, r1
 204:Generated_Source\PSoC6/I2C_MASTER.c ****     {
 205:Generated_Source\PSoC6/I2C_MASTER.c ****         /* Check I2C state to allow transfer: valid states are IDLE or HALT */
 206:Generated_Source\PSoC6/I2C_MASTER.c ****         if(I2C_SM_IDLE == I2C_state)
 236              		.loc 1 206 0
 237 0008 3049     		ldr	r1, .L25
 238              	.LVL20:
 239 000a 0978     		ldrb	r1, [r1]	@ zero_extendqisi2
 240 000c C9B2     		uxtb	r1, r1
ARM GAS  C:\Users\thoma\AppData\Local\Temp\ccci7rYf.s 			page 40


 241 000e 1029     		cmp	r1, #16
 242 0010 0BD1     		bne	.L16
 207:Generated_Source\PSoC6/I2C_MASTER.c ****         {
 208:Generated_Source\PSoC6/I2C_MASTER.c ****             /* Master is ready to transaction: check if bus is free */
 209:Generated_Source\PSoC6/I2C_MASTER.c ****             if(I2C_CHECK_BUS_FREE(I2C_MCSR_REG))
 243              		.loc 1 209 0
 244 0012 01F18041 		add	r1, r1, #1073741824
 245 0016 01F55011 		add	r1, r1, #3407872
 246 001a 01F5B051 		add	r1, r1, #5632
 247 001e 0978     		ldrb	r1, [r1]	@ zero_extendqisi2
 248 0020 11F0100F 		tst	r1, #16
 249 0024 12D1     		bne	.L21
 210:Generated_Source\PSoC6/I2C_MASTER.c ****             {
 211:Generated_Source\PSoC6/I2C_MASTER.c ****                 errStatus = I2C_MSTR_NO_ERROR;
 250              		.loc 1 211 0
 251 0026 0021     		movs	r1, #0
 252 0028 13E0     		b	.L17
 253              	.L16:
 212:Generated_Source\PSoC6/I2C_MASTER.c ****             }
 213:Generated_Source\PSoC6/I2C_MASTER.c ****             else
 214:Generated_Source\PSoC6/I2C_MASTER.c ****             {
 215:Generated_Source\PSoC6/I2C_MASTER.c ****                 errStatus = I2C_MSTR_BUS_BUSY;
 216:Generated_Source\PSoC6/I2C_MASTER.c ****             }
 217:Generated_Source\PSoC6/I2C_MASTER.c ****         }
 218:Generated_Source\PSoC6/I2C_MASTER.c ****         else if(I2C_SM_MSTR_HALT == I2C_state)
 254              		.loc 1 218 0
 255 002a 2849     		ldr	r1, .L25
 256 002c 0978     		ldrb	r1, [r1]	@ zero_extendqisi2
 257 002e C9B2     		uxtb	r1, r1
 258 0030 6029     		cmp	r1, #96
 259 0032 0DD1     		bne	.L22
 260              	.LVL21:
 261              	.LBB56:
 262              	.LBB57:
 263              		.loc 2 1770 0
 264 0034 4FF08065 		mov	r5, #67108864
 265 0038 2549     		ldr	r1, .L25+4
 266 003a C1F88C51 		str	r5, [r1, #396]
 267              	.LVL22:
 268              	.LBE57:
 269              	.LBE56:
 219:Generated_Source\PSoC6/I2C_MASTER.c ****         {
 220:Generated_Source\PSoC6/I2C_MASTER.c ****             /* Master is ready and waiting for ReStart */
 221:Generated_Source\PSoC6/I2C_MASTER.c ****             errStatus = I2C_MSTR_NO_ERROR;
 222:Generated_Source\PSoC6/I2C_MASTER.c **** 
 223:Generated_Source\PSoC6/I2C_MASTER.c ****             I2C_ClearPendingInt();
 224:Generated_Source\PSoC6/I2C_MASTER.c ****             I2C_mstrStatus &= (uint8) ~I2C_MSTAT_XFER_HALT;
 270              		.loc 1 224 0
 271 003e 254D     		ldr	r5, .L25+8
 272 0040 2978     		ldrb	r1, [r5]	@ zero_extendqisi2
 273 0042 01F0F701 		and	r1, r1, #247
 274 0046 2970     		strb	r1, [r5]
 221:Generated_Source\PSoC6/I2C_MASTER.c **** 
 275              		.loc 1 221 0
 276 0048 0021     		movs	r1, #0
 277 004a 02E0     		b	.L17
 278              	.LVL23:
ARM GAS  C:\Users\thoma\AppData\Local\Temp\ccci7rYf.s 			page 41


 279              	.L21:
 215:Generated_Source\PSoC6/I2C_MASTER.c ****             }
 280              		.loc 1 215 0
 281 004c 0121     		movs	r1, #1
 282 004e 00E0     		b	.L17
 283              	.L22:
 201:Generated_Source\PSoC6/I2C_MASTER.c **** 
 284              		.loc 1 201 0
 285 0050 0221     		movs	r1, #2
 286              	.LVL24:
 287              	.L17:
 225:Generated_Source\PSoC6/I2C_MASTER.c ****         }
 226:Generated_Source\PSoC6/I2C_MASTER.c ****         else
 227:Generated_Source\PSoC6/I2C_MASTER.c ****         {
 228:Generated_Source\PSoC6/I2C_MASTER.c ****             /* errStatus = I2C_MSTR_NOT_READY was set before */
 229:Generated_Source\PSoC6/I2C_MASTER.c ****         }
 230:Generated_Source\PSoC6/I2C_MASTER.c **** 
 231:Generated_Source\PSoC6/I2C_MASTER.c ****         if(I2C_MSTR_NO_ERROR == errStatus)
 288              		.loc 1 231 0
 289 0052 0029     		cmp	r1, #0
 290 0054 37D1     		bne	.L15
 232:Generated_Source\PSoC6/I2C_MASTER.c ****         {
 233:Generated_Source\PSoC6/I2C_MASTER.c ****             /* Set state to start write transaction */
 234:Generated_Source\PSoC6/I2C_MASTER.c ****             I2C_state = I2C_SM_MSTR_RD_ADDR;
 291              		.loc 1 234 0
 292 0056 4926     		movs	r6, #73
 293 0058 1C4D     		ldr	r5, .L25
 294 005a 2E70     		strb	r6, [r5]
 235:Generated_Source\PSoC6/I2C_MASTER.c **** 
 236:Generated_Source\PSoC6/I2C_MASTER.c ****             /* Prepare read buffer */
 237:Generated_Source\PSoC6/I2C_MASTER.c ****             I2C_mstrRdBufIndex  = 0u;
 295              		.loc 1 237 0
 296 005c 0026     		movs	r6, #0
 297 005e 1E4D     		ldr	r5, .L25+12
 298 0060 2E70     		strb	r6, [r5]
 238:Generated_Source\PSoC6/I2C_MASTER.c ****             I2C_mstrRdBufSize   = cnt;
 299              		.loc 1 238 0
 300 0062 1E4D     		ldr	r5, .L25+16
 301 0064 2A70     		strb	r2, [r5]
 239:Generated_Source\PSoC6/I2C_MASTER.c ****             I2C_mstrRdBufPtr    = (volatile uint8 *) rdData;
 302              		.loc 1 239 0
 303 0066 1E4A     		ldr	r2, .L25+20
 304              	.LVL25:
 305 0068 1460     		str	r4, [r2]
 240:Generated_Source\PSoC6/I2C_MASTER.c **** 
 241:Generated_Source\PSoC6/I2C_MASTER.c ****             /* Set end of transaction flag: Stop or Halt (following ReStart) */
 242:Generated_Source\PSoC6/I2C_MASTER.c ****             I2C_mstrControl = mode;
 306              		.loc 1 242 0
 307 006a 1E4A     		ldr	r2, .L25+24
 308 006c 1370     		strb	r3, [r2]
 309              	.LVL26:
 243:Generated_Source\PSoC6/I2C_MASTER.c **** 
 244:Generated_Source\PSoC6/I2C_MASTER.c ****             /* Clear read status history */
 245:Generated_Source\PSoC6/I2C_MASTER.c ****             I2C_mstrStatus &= (uint8) ~I2C_MSTAT_RD_CMPLT;
 310              		.loc 1 245 0
 311 006e 194C     		ldr	r4, .L25+8
 312              	.LVL27:
ARM GAS  C:\Users\thoma\AppData\Local\Temp\ccci7rYf.s 			page 42


 313 0070 2278     		ldrb	r2, [r4]	@ zero_extendqisi2
 314 0072 02F0FE02 		and	r2, r2, #254
 315 0076 2270     		strb	r2, [r4]
 246:Generated_Source\PSoC6/I2C_MASTER.c **** 
 247:Generated_Source\PSoC6/I2C_MASTER.c ****             /* Hardware actions: write address and generate Start or ReStart */
 248:Generated_Source\PSoC6/I2C_MASTER.c ****             I2C_DATA_REG = ((uint8) (slaveAddress << I2C_SLAVE_ADDR_SHIFT) |
 316              		.loc 1 248 0
 317 0078 4200     		lsls	r2, r0, #1
 318 007a D2B2     		uxtb	r2, r2
 319 007c 42F00102 		orr	r2, r2, #1
 320 0080 1948     		ldr	r0, .L25+28
 321              	.LVL28:
 322 0082 0270     		strb	r2, [r0]
 323              	.LVL29:
 249:Generated_Source\PSoC6/I2C_MASTER.c ****                                                   I2C_READ_FLAG);
 250:Generated_Source\PSoC6/I2C_MASTER.c **** 
 251:Generated_Source\PSoC6/I2C_MASTER.c ****             if(I2C_CHECK_RESTART(mode))
 324              		.loc 1 251 0
 325 0084 13F0010F 		tst	r3, #1
 326 0088 0AD0     		beq	.L18
 252:Generated_Source\PSoC6/I2C_MASTER.c ****             {
 253:Generated_Source\PSoC6/I2C_MASTER.c ****                 I2C_GENERATE_RESTART;
 327              		.loc 1 253 0
 328 008a 3222     		movs	r2, #50
 329 008c 174B     		ldr	r3, .L25+32
 330              	.LVL30:
 331 008e 1A70     		strb	r2, [r3]
 332 0090 FF22     		movs	r2, #255
 333 0092 A3F2F453 		subw	r3, r3, #1524
 334 0096 1A70     		strb	r2, [r3]
 335 0098 03F58063 		add	r3, r3, #1024
 336 009c 1E70     		strb	r6, [r3]
 337 009e 0AE0     		b	.L19
 338              	.LVL31:
 339              	.L18:
 254:Generated_Source\PSoC6/I2C_MASTER.c ****             }
 255:Generated_Source\PSoC6/I2C_MASTER.c ****             else
 256:Generated_Source\PSoC6/I2C_MASTER.c ****             {
 257:Generated_Source\PSoC6/I2C_MASTER.c ****                 I2C_GENERATE_START;
 340              		.loc 1 257 0
 341 00a0 8222     		movs	r2, #130
 342 00a2 124B     		ldr	r3, .L25+32
 343              	.LVL32:
 344 00a4 1A70     		strb	r2, [r3]
 345 00a6 FF22     		movs	r2, #255
 346 00a8 A3F2F453 		subw	r3, r3, #1524
 347 00ac 1A70     		strb	r2, [r3]
 348 00ae 0022     		movs	r2, #0
 349 00b0 03F58063 		add	r3, r3, #1024
 350 00b4 1A70     		strb	r2, [r3]
 351              	.L19:
 352              	.LVL33:
 353              	.LBB58:
 354              	.LBB59:
1681:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
 355              		.loc 2 1681 0
 356 00b6 4FF08062 		mov	r2, #67108864
ARM GAS  C:\Users\thoma\AppData\Local\Temp\ccci7rYf.s 			page 43


 357 00ba 054B     		ldr	r3, .L25+4
 358 00bc DA60     		str	r2, [r3, #12]
 359 00be 02E0     		b	.L15
 360              	.LVL34:
 361              	.L20:
 362              		.cfi_def_cfa_offset 0
 363              		.cfi_restore 4
 364              		.cfi_restore 5
 365              		.cfi_restore 6
 366              	.LBE59:
 367              	.LBE58:
 201:Generated_Source\PSoC6/I2C_MASTER.c **** 
 368              		.loc 1 201 0
 369 00c0 0221     		movs	r1, #2
 370              	.LVL35:
 258:Generated_Source\PSoC6/I2C_MASTER.c ****             }
 259:Generated_Source\PSoC6/I2C_MASTER.c **** 
 260:Generated_Source\PSoC6/I2C_MASTER.c ****             /* Enable interrupt to complete transfer */
 261:Generated_Source\PSoC6/I2C_MASTER.c ****             I2C_EnableInt();
 262:Generated_Source\PSoC6/I2C_MASTER.c ****         }
 263:Generated_Source\PSoC6/I2C_MASTER.c ****     }
 264:Generated_Source\PSoC6/I2C_MASTER.c **** 
 265:Generated_Source\PSoC6/I2C_MASTER.c ****     return(errStatus);
 266:Generated_Source\PSoC6/I2C_MASTER.c **** }
 371              		.loc 1 266 0
 372 00c2 0846     		mov	r0, r1
 373              	.LVL36:
 374 00c4 7047     		bx	lr
 375              	.LVL37:
 376              	.L15:
 377              		.cfi_def_cfa_offset 12
 378              		.cfi_offset 4, -12
 379              		.cfi_offset 5, -8
 380              		.cfi_offset 6, -4
 381 00c6 0846     		mov	r0, r1
 382 00c8 70BC     		pop	{r4, r5, r6}
 383              		.cfi_restore 6
 384              		.cfi_restore 5
 385              		.cfi_restore 4
 386              		.cfi_def_cfa_offset 0
 387 00ca 7047     		bx	lr
 388              	.L26:
 389              		.align	2
 390              	.L25:
 391 00cc 00000000 		.word	I2C_state
 392 00d0 00E100E0 		.word	-536813312
 393 00d4 00000000 		.word	I2C_mstrStatus
 394 00d8 00000000 		.word	I2C_mstrRdBufIndex
 395 00dc 00000000 		.word	I2C_mstrRdBufSize
 396 00e0 00000000 		.word	I2C_mstrRdBufPtr
 397 00e4 00000000 		.word	I2C_mstrControl
 398 00e8 1C103440 		.word	1077153820
 399 00ec 10173440 		.word	1077155600
 400              		.cfi_endproc
 401              	.LFE136:
 402              		.size	I2C_MasterReadBuf, .-I2C_MasterReadBuf
 403              		.section	.text.I2C_MasterSendStart,"ax",%progbits
ARM GAS  C:\Users\thoma\AppData\Local\Temp\ccci7rYf.s 			page 44


 404              		.align	2
 405              		.global	I2C_MasterSendStart
 406              		.thumb
 407              		.thumb_func
 408              		.type	I2C_MasterSendStart, %function
 409              	I2C_MasterSendStart:
 410              	.LFB137:
 267:Generated_Source\PSoC6/I2C_MASTER.c **** 
 268:Generated_Source\PSoC6/I2C_MASTER.c **** 
 269:Generated_Source\PSoC6/I2C_MASTER.c **** /*******************************************************************************
 270:Generated_Source\PSoC6/I2C_MASTER.c **** * Function Name: I2C_MasterSendStart
 271:Generated_Source\PSoC6/I2C_MASTER.c **** ********************************************************************************
 272:Generated_Source\PSoC6/I2C_MASTER.c **** *
 273:Generated_Source\PSoC6/I2C_MASTER.c **** * Summary:
 274:Generated_Source\PSoC6/I2C_MASTER.c **** *  Generates Start condition and sends slave address with read/write bit.
 275:Generated_Source\PSoC6/I2C_MASTER.c **** *
 276:Generated_Source\PSoC6/I2C_MASTER.c **** * Parameters:
 277:Generated_Source\PSoC6/I2C_MASTER.c **** *  slaveAddress:  7-bit slave address.
 278:Generated_Source\PSoC6/I2C_MASTER.c **** *  R_nW:          Zero, send write command, non-zero send read command.
 279:Generated_Source\PSoC6/I2C_MASTER.c **** *
 280:Generated_Source\PSoC6/I2C_MASTER.c **** * Return:
 281:Generated_Source\PSoC6/I2C_MASTER.c **** *  Status error - Zero means no errors.
 282:Generated_Source\PSoC6/I2C_MASTER.c **** *
 283:Generated_Source\PSoC6/I2C_MASTER.c **** * Side Effects:
 284:Generated_Source\PSoC6/I2C_MASTER.c **** *  This function is entered without a "byte complete" bit set in the I2C_CSR
 285:Generated_Source\PSoC6/I2C_MASTER.c **** *  register. It does not exit until it is set.
 286:Generated_Source\PSoC6/I2C_MASTER.c **** *
 287:Generated_Source\PSoC6/I2C_MASTER.c **** * Global variables:
 288:Generated_Source\PSoC6/I2C_MASTER.c **** *  I2C_state - The global variable used to store a current state of
 289:Generated_Source\PSoC6/I2C_MASTER.c **** *                           the software FSM.
 290:Generated_Source\PSoC6/I2C_MASTER.c **** *
 291:Generated_Source\PSoC6/I2C_MASTER.c **** * Reentrant:
 292:Generated_Source\PSoC6/I2C_MASTER.c **** *  No.
 293:Generated_Source\PSoC6/I2C_MASTER.c **** *
 294:Generated_Source\PSoC6/I2C_MASTER.c **** *******************************************************************************/
 295:Generated_Source\PSoC6/I2C_MASTER.c **** uint8 I2C_MasterSendStart(uint8 slaveAddress, uint8 R_nW)
 296:Generated_Source\PSoC6/I2C_MASTER.c ****       
 297:Generated_Source\PSoC6/I2C_MASTER.c **** {
 411              		.loc 1 297 0
 412              		.cfi_startproc
 413              		@ args = 0, pretend = 0, frame = 0
 414              		@ frame_needed = 0, uses_anonymous_args = 0
 415              		@ link register save eliminated.
 416              	.LVL38:
 298:Generated_Source\PSoC6/I2C_MASTER.c ****     uint8 errStatus;
 299:Generated_Source\PSoC6/I2C_MASTER.c **** 
 300:Generated_Source\PSoC6/I2C_MASTER.c ****     errStatus = I2C_MSTR_NOT_READY;
 301:Generated_Source\PSoC6/I2C_MASTER.c **** 
 302:Generated_Source\PSoC6/I2C_MASTER.c ****     /* If IDLE, check if bus is free */
 303:Generated_Source\PSoC6/I2C_MASTER.c ****     if(I2C_SM_IDLE == I2C_state)
 417              		.loc 1 303 0
 418 0000 264B     		ldr	r3, .L36
 419 0002 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 420 0004 DBB2     		uxtb	r3, r3
 421 0006 102B     		cmp	r3, #16
 422 0008 41D1     		bne	.L33
 304:Generated_Source\PSoC6/I2C_MASTER.c ****     {
ARM GAS  C:\Users\thoma\AppData\Local\Temp\ccci7rYf.s 			page 45


 305:Generated_Source\PSoC6/I2C_MASTER.c ****         /* If bus is free, generate Start condition */
 306:Generated_Source\PSoC6/I2C_MASTER.c ****         if(I2C_CHECK_BUS_FREE(I2C_MCSR_REG))
 423              		.loc 1 306 0
 424 000a 03F18043 		add	r3, r3, #1073741824
 425 000e 03F55013 		add	r3, r3, #3407872
 426 0012 03F5B053 		add	r3, r3, #5632
 427 0016 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 428 0018 13F0100F 		tst	r3, #16
 429 001c 39D1     		bne	.L34
 430              	.LVL39:
 431              	.LBB60:
 432              	.LBB61:
1717:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     __DSB();
 433              		.loc 2 1717 0
 434 001e 4FF08062 		mov	r2, #67108864
 435 0022 1F4B     		ldr	r3, .L36+4
 436 0024 C3F88C20 		str	r2, [r3, #140]
 437              	.LBB62:
 438              	.LBB63:
 439              		.file 3 "Generated_Source\\PSoC6\\pdl\\cmsis/include/cmsis_gcc.h"
   1:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**************************************************************************//**
   2:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * @version  V5.0.3
   5:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * @date     16. January 2018
   6:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  ******************************************************************************/
   7:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /*
   8:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * Copyright (c) 2009-2017 ARM Limited. All rights reserved.
   9:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  *
  10:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  *
  12:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  *
  16:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  *
  18:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * limitations under the License.
  23:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
  24:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
  25:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
  28:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
  34:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
ARM GAS  C:\Users\thoma\AppData\Local\Temp\ccci7rYf.s 			page 46


  38:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
  39:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __ASM
  41:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  43:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  46:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  49:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif                                           
  52:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  55:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __USED
  56:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  58:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  61:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  64:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  67:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  70:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  78:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  86:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  94:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
ARM GAS  C:\Users\thoma\AppData\Local\Temp\ccci7rYf.s 			page 47


  95:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 102:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 110:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 113:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 116:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 117:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 118:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   @{
 122:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 123:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 124:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 125:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 129:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 131:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 133:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 134:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 135:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 136:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 140:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 141:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 142:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 143:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 144:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 145:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 146:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 147:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Control Register
 148:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the content of the Control Register.
 149:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               Control Register value
 150:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 151:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_CONTROL(void)
ARM GAS  C:\Users\thoma\AppData\Local\Temp\ccci7rYf.s 			page 48


 152:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 153:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 154:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 155:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
 156:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 157:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 158:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 159:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 160:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 161:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 162:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Control Register (non-secure)
 163:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the content of the non-secure Control Register when in secure mode.
 164:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               non-secure Control Register value
 165:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 166:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_CONTROL_NS(void)
 167:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 168:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 169:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 170:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
 171:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 172:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 173:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 174:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 175:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 176:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 177:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Control Register
 178:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
 179:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 180:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 181:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)
 182:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 183:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 184:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 185:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 186:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 187:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 188:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 189:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Control Register (non-secure)
 190:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Writes the given value to the non-secure Control Register when in secure state.
 191:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 192:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 193:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(uint32_t control)
 194:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 195:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
 196:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 197:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 198:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 199:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 200:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 201:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get IPSR Register
 202:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 203:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               IPSR Register value
 204:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 205:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_IPSR(void)
 206:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 207:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 208:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
ARM GAS  C:\Users\thoma\AppData\Local\Temp\ccci7rYf.s 			page 49


 209:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 210:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 211:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 212:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 213:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 214:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 215:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get APSR Register
 216:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 217:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               APSR Register value
 218:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 219:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_APSR(void)
 220:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 221:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 222:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 223:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 224:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 225:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 226:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 227:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 228:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 229:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get xPSR Register
 230:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 231:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               xPSR Register value
 232:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 233:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_xPSR(void)
 234:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 235:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 236:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 237:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 238:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 239:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 240:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 241:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 242:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 243:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 244:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 245:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               PSP Register value
 246:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 247:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSP(void)
 248:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 249:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   register uint32_t result;
 250:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 251:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 252:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 253:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 254:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 255:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 256:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 257:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 258:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer (non-secure)
 259:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure s
 260:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               PSP Register value
 261:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 262:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSP_NS(void)
 263:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 264:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   register uint32_t result;
 265:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
ARM GAS  C:\Users\thoma\AppData\Local\Temp\ccci7rYf.s 			page 50


 266:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
 267:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 268:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 269:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 270:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 271:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 272:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 273:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 274:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 275:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 276:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 277:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
 278:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 279:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 280:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 281:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 282:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 283:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 284:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 285:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 286:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure sta
 287:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 288:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 289:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)
 290:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 291:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
 292:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 293:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 294:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 295:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 296:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 297:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 298:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 299:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               MSP Register value
 300:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 301:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSP(void)
 302:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 303:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   register uint32_t result;
 304:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 305:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp" : "=r" (result) );
 306:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 307:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 308:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 309:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 310:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 311:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 312:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer (non-secure)
 313:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure stat
 314:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               MSP Register value
 315:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 316:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSP_NS(void)
 317:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 318:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   register uint32_t result;
 319:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 320:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
 321:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 322:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
ARM GAS  C:\Users\thoma\AppData\Local\Temp\ccci7rYf.s 			page 51


 323:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 324:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 325:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 326:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 327:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 328:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 329:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 330:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 331:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
 332:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 333:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 334:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 335:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 336:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 337:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 338:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 339:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer (non-secure)
 340:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
 341:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 342:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 343:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
 344:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 345:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
 346:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 347:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 348:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 349:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 350:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 351:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 352:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Stack Pointer (non-secure)
 353:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Stack Pointer (SP) when in secure state.
 354:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               SP Register value
 355:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 356:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_SP_NS(void)
 357:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 358:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   register uint32_t result;
 359:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 360:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, sp_ns" : "=r" (result) );
 361:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 362:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 363:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 364:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 365:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 366:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Stack Pointer (non-secure)
 367:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Stack Pointer (SP) when in secure state.
 368:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    topOfStack  Stack Pointer value to set
 369:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 370:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_SP_NS(uint32_t topOfStack)
 371:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 372:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR sp_ns, %0" : : "r" (topOfStack) : );
 373:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 374:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 375:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 376:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 377:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 378:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Priority Mask
 379:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
ARM GAS  C:\Users\thoma\AppData\Local\Temp\ccci7rYf.s 			page 52


 380:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               Priority Mask value
 381:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 382:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
 383:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 384:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 385:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 386:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 387:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 388:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 389:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 390:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 391:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 392:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 393:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Priority Mask (non-secure)
 394:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current state of the non-secure priority mask bit from the Priority Mask Reg
 395:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               Priority Mask value
 396:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 397:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PRIMASK_NS(void)
 398:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 399:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 400:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 401:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask_ns" : "=r" (result) :: "memory");
 402:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 403:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 404:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 405:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 406:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 407:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 408:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Priority Mask
 409:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 410:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 411:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 412:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
 413:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 414:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 415:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 416:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 417:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 418:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 419:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 420:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Priority Mask (non-secure)
 421:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Priority Mask Register when in secure state.
 422:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 423:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 424:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PRIMASK_NS(uint32_t priMask)
 425:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 426:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory");
 427:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 428:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 429:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 430:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 431:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 432:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 433:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 434:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 435:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Enable FIQ
 436:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
ARM GAS  C:\Users\thoma\AppData\Local\Temp\ccci7rYf.s 			page 53


 437:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 438:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 439:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_fault_irq(void)
 440:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 441:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 442:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 443:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 444:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 445:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 446:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Disable FIQ
 447:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 448:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 449:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 450:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_fault_irq(void)
 451:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 452:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 453:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 454:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 455:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 456:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 457:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Base Priority
 458:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 459:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               Base Priority register value
 460:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 461:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
 462:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 463:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 464:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 465:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 466:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 467:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 468:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 469:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 470:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 471:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 472:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Base Priority (non-secure)
 473:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Base Priority register when in secure state.
 474:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               Base Priority register value
 475:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 476:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_BASEPRI_NS(void)
 477:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 478:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 479:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 480:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri_ns" : "=r" (result) );
 481:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 482:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 483:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 484:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 485:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 486:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 487:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Base Priority
 488:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 489:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 490:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 491:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI(uint32_t basePri)
 492:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 493:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
ARM GAS  C:\Users\thoma\AppData\Local\Temp\ccci7rYf.s 			page 54


 494:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 495:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 496:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 497:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 498:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 499:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Base Priority (non-secure)
 500:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Base Priority register when in secure state.
 501:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 502:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 503:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_BASEPRI_NS(uint32_t basePri)
 504:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 505:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_ns, %0" : : "r" (basePri) : "memory");
 506:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 507:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 508:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 509:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 510:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 511:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Base Priority with condition
 512:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 513:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 514:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 515:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 516:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI_MAX(uint32_t basePri)
 517:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 518:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (basePri) : "memory");
 519:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 520:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 521:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 522:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 523:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Fault Mask
 524:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 525:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               Fault Mask register value
 526:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 527:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FAULTMASK(void)
 528:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 529:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 530:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 531:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 532:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 533:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 534:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 535:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 536:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 537:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 538:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Fault Mask (non-secure)
 539:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Fault Mask register when in secure state.
 540:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               Fault Mask register value
 541:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 542:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_FAULTMASK_NS(void)
 543:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 544:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 545:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 546:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask_ns" : "=r" (result) );
 547:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 548:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 549:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 550:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
ARM GAS  C:\Users\thoma\AppData\Local\Temp\ccci7rYf.s 			page 55


 551:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 552:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 553:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Fault Mask
 554:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 555:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 556:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 557:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
 558:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 559:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 560:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 561:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 562:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 563:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 564:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 565:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Fault Mask (non-secure)
 566:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Fault Mask register when in secure state.
 567:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 568:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 569:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask)
 570:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 571:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask_ns, %0" : : "r" (faultMask) : "memory");
 572:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 573:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 574:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 575:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 576:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 577:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 578:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 579:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 580:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 581:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 582:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 583:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 584:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit
 585:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 586:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 587:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   mode.
 588:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   
 589:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer Limit (PSPLIM).
 590:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               PSPLIM Register value
 591:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 592:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSPLIM(void)
 593:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 594:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 595:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 596:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****     // without main extensions, the non-secure PSPLIM is RAZ/WI
 597:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return 0U;
 598:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 599:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   register uint32_t result;
 600:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim"  : "=r" (result) );
 601:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return result;
 602:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 603:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 604:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 605:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3))
 606:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 607:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit (non-secure)
ARM GAS  C:\Users\thoma\AppData\Local\Temp\ccci7rYf.s 			page 56


 608:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 609:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 610:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 611:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer Limit (PSPLIM) when in
 612:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               PSPLIM Register value
 613:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 614:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSPLIM_NS(void)
 615:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 616:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 617:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 618:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return 0U;
 619:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 620:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   register uint32_t result;
 621:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim_ns"  : "=r" (result) );
 622:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return result;
 623:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 624:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 625:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 626:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 627:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 628:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 629:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer Limit
 630:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 631:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 632:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   mode.
 633:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   
 634:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer Limit (PSPLIM).
 635:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 636:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 637:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit)
 638:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 639:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 640:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 641:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 642:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 643:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 644:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
 645:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 646:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 647:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 648:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 649:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 650:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 651:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 652:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 653:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 654:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 655:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer Limit (PSPLIM) when in s
 656:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 657:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 658:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit)
 659:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 660:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 661:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 662:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 663:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 664:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim_ns, %0\n" : : "r" (ProcStackPtrLimit));
ARM GAS  C:\Users\thoma\AppData\Local\Temp\ccci7rYf.s 			page 57


 665:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 666:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 667:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 668:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 669:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 670:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 671:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit
 672:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 673:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 674:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   mode.
 675:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 676:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer Limit (MSPLIM).
 677:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               MSPLIM Register value
 678:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 679:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSPLIM(void)
 680:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 681:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 682:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 683:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 684:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return 0U;
 685:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 686:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   register uint32_t result;
 687:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim" : "=r" (result) );
 688:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return result;
 689:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 690:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 691:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 692:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 693:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 694:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 695:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit (non-secure)
 696:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 697:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 698:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 699:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer Limit(MSPLIM) when in sec
 700:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               MSPLIM Register value
 701:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 702:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSPLIM_NS(void)
 703:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 704:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 705:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 706:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return 0U;
 707:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 708:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   register uint32_t result;
 709:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim_ns" : "=r" (result) );
 710:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return result;
 711:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 712:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 713:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 714:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 715:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 716:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 717:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit
 718:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 719:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 720:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   mode.
 721:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
ARM GAS  C:\Users\thoma\AppData\Local\Temp\ccci7rYf.s 			page 58


 722:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer Limit (MSPLIM).
 723:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer Limit value to set
 724:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 725:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSPLIM(uint32_t MainStackPtrLimit)
 726:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 727:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 728:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 729:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 730:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 731:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 732:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
 733:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 734:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 735:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 736:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 737:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 738:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 739:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit (non-secure)
 740:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 741:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 742:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 743:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer Limit (MSPLIM) when in secu
 744:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer value to set
 745:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 746:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit)
 747:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 748:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 749:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 750:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 751:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 752:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim_ns, %0" : : "r" (MainStackPtrLimit));
 753:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 754:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 755:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 756:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 757:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 758:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 759:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 760:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 761:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 762:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 763:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 764:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 765:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get FPSCR
 766:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 767:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 768:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 769:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FPSCR(void)
 770:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 771:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 772:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 773:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_get_fpscr) || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >=
 774:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 775:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return __builtin_arm_get_fpscr();
 776:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 777:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 778:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
ARM GAS  C:\Users\thoma\AppData\Local\Temp\ccci7rYf.s 			page 59


 779:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 780:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 781:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 782:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 783:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(0U);
 784:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 785:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 786:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 787:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 788:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 789:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set FPSCR
 790:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 791:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 792:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 793:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FPSCR(uint32_t fpscr)
 794:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 795:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 796:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 797:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_set_fpscr) || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >=
 798:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 799:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __builtin_arm_set_fpscr(fpscr);
 800:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 801:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory");
 802:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 803:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 804:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   (void)fpscr;
 805:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 806:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 807:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 808:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 809:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 810:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 811:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 812:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 813:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 814:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 815:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 816:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 817:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 818:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Access to dedicated instructions
 819:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   @{
 820:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** */
 821:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 822:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 823:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 824:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 825:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 826:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 827:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 828:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 829:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 830:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 831:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 832:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 833:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 834:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 835:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
ARM GAS  C:\Users\thoma\AppData\Local\Temp\ccci7rYf.s 			page 60


 836:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   No Operation
 837:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 838:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 839:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 840:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 841:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 842:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 843:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 844:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 845:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi")
 846:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 847:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 848:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 849:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Wait For Event
 850:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 851:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 852:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 853:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe")
 854:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 855:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 856:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 857:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Send Event
 858:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 859:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 860:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 861:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 862:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 863:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 864:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 865:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 866:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 867:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            after the instruction has been completed.
 868:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 869:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 870:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 871:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 872:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 873:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 874:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 875:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 876:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 877:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 878:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 879:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 880:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 881:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 882:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 440              		.loc 3 882 0
 441              		.syntax unified
 442              	@ 882 "Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h" 1
 443 0028 BFF34F8F 		dsb 0xF
 444              	@ 0 "" 2
 445              		.thumb
 446              		.syntax unified
 447              	.LBE63:
 448              	.LBE62:
 449              	.LBB64:
ARM GAS  C:\Users\thoma\AppData\Local\Temp\ccci7rYf.s 			page 61


 450              	.LBB65:
 871:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 451              		.loc 3 871 0
 452              		.syntax unified
 453              	@ 871 "Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h" 1
 454 002c BFF36F8F 		isb 0xF
 455              	@ 0 "" 2
 456              	.LVL40:
 457              		.thumb
 458              		.syntax unified
 459              	.LBE65:
 460              	.LBE64:
 461              	.LBE61:
 462              	.LBE60:
 307:Generated_Source\PSoC6/I2C_MASTER.c ****         {
 308:Generated_Source\PSoC6/I2C_MASTER.c ****             /* Disable interrupt for manual master operation */
 309:Generated_Source\PSoC6/I2C_MASTER.c ****             I2C_DisableInt();
 310:Generated_Source\PSoC6/I2C_MASTER.c **** 
 311:Generated_Source\PSoC6/I2C_MASTER.c ****             /* Set address and read/write flag */
 312:Generated_Source\PSoC6/I2C_MASTER.c ****             slaveAddress = (uint8) (slaveAddress << I2C_SLAVE_ADDR_SHIFT);
 463              		.loc 1 312 0
 464 0030 4000     		lsls	r0, r0, #1
 465              	.LVL41:
 466 0032 C0B2     		uxtb	r0, r0
 467              	.LVL42:
 313:Generated_Source\PSoC6/I2C_MASTER.c ****             if(0u != R_nW)
 468              		.loc 1 313 0
 469 0034 29B1     		cbz	r1, .L29
 314:Generated_Source\PSoC6/I2C_MASTER.c ****             {
 315:Generated_Source\PSoC6/I2C_MASTER.c ****                 slaveAddress |= I2C_READ_FLAG;
 470              		.loc 1 315 0
 471 0036 40F00100 		orr	r0, r0, #1
 472              	.LVL43:
 316:Generated_Source\PSoC6/I2C_MASTER.c ****                 I2C_state = I2C_SM_MSTR_RD_ADDR;
 473              		.loc 1 316 0
 474 003a 4922     		movs	r2, #73
 475 003c 174B     		ldr	r3, .L36
 476 003e 1A70     		strb	r2, [r3]
 477 0040 02E0     		b	.L30
 478              	.L29:
 317:Generated_Source\PSoC6/I2C_MASTER.c ****             }
 318:Generated_Source\PSoC6/I2C_MASTER.c ****             else
 319:Generated_Source\PSoC6/I2C_MASTER.c ****             {
 320:Generated_Source\PSoC6/I2C_MASTER.c ****                 I2C_state = I2C_SM_MSTR_WR_ADDR;
 479              		.loc 1 320 0
 480 0042 4522     		movs	r2, #69
 481 0044 154B     		ldr	r3, .L36
 482 0046 1A70     		strb	r2, [r3]
 483              	.L30:
 321:Generated_Source\PSoC6/I2C_MASTER.c ****             }
 322:Generated_Source\PSoC6/I2C_MASTER.c **** 
 323:Generated_Source\PSoC6/I2C_MASTER.c ****             /* Hardware actions: write address and generate Start */
 324:Generated_Source\PSoC6/I2C_MASTER.c ****             I2C_DATA_REG = slaveAddress;
 484              		.loc 1 324 0
 485 0048 164B     		ldr	r3, .L36+8
 486 004a 1870     		strb	r0, [r3]
 325:Generated_Source\PSoC6/I2C_MASTER.c ****             I2C_GENERATE_START_MANUAL;
ARM GAS  C:\Users\thoma\AppData\Local\Temp\ccci7rYf.s 			page 62


 487              		.loc 1 325 0
 488 004c 8222     		movs	r2, #130
 489 004e 03F2F463 		addw	r3, r3, #1780
 490 0052 1A70     		strb	r2, [r3]
 491 0054 FF22     		movs	r2, #255
 492 0056 A3F2F453 		subw	r3, r3, #1524
 493 005a 1A70     		strb	r2, [r3]
 494 005c 0022     		movs	r2, #0
 495 005e 03F58063 		add	r3, r3, #1024
 496 0062 1A70     		strb	r2, [r3]
 497              	.L31:
 498              		.loc 1 325 0 is_stmt 0 discriminator 2
 499 0064 104B     		ldr	r3, .L36+12
 500 0066 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 501 0068 13F0FF0F 		tst	r3, #255
 502 006c FAD1     		bne	.L31
 503              	.L32:
 326:Generated_Source\PSoC6/I2C_MASTER.c **** 
 327:Generated_Source\PSoC6/I2C_MASTER.c ****             /* Wait until address is transferred */
 328:Generated_Source\PSoC6/I2C_MASTER.c ****             while(I2C_WAIT_BYTE_COMPLETE(I2C_CSR_REG))
 504              		.loc 1 328 0 is_stmt 1 discriminator 1
 505 006e 0F4B     		ldr	r3, .L36+16
 506 0070 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 507 0072 13F0010F 		tst	r3, #1
 508 0076 FAD0     		beq	.L32
 329:Generated_Source\PSoC6/I2C_MASTER.c ****             {
 330:Generated_Source\PSoC6/I2C_MASTER.c ****             }
 331:Generated_Source\PSoC6/I2C_MASTER.c **** 
 332:Generated_Source\PSoC6/I2C_MASTER.c ****         #if(I2C_MODE_MULTI_MASTER_SLAVE_ENABLED)
 333:Generated_Source\PSoC6/I2C_MASTER.c ****             if(I2C_CHECK_START_GEN(I2C_MCSR_REG))
 334:Generated_Source\PSoC6/I2C_MASTER.c ****             {
 335:Generated_Source\PSoC6/I2C_MASTER.c ****                 I2C_CLEAR_START_GEN;
 336:Generated_Source\PSoC6/I2C_MASTER.c **** 
 337:Generated_Source\PSoC6/I2C_MASTER.c ****                 /* Start condition was not generated: reset FSM to IDLE */
 338:Generated_Source\PSoC6/I2C_MASTER.c ****                 I2C_state = I2C_SM_IDLE;
 339:Generated_Source\PSoC6/I2C_MASTER.c ****                 errStatus = I2C_MSTR_ERR_ABORT_START_GEN;
 340:Generated_Source\PSoC6/I2C_MASTER.c ****             }
 341:Generated_Source\PSoC6/I2C_MASTER.c ****             else
 342:Generated_Source\PSoC6/I2C_MASTER.c ****         #endif /* (I2C_MODE_MULTI_MASTER_SLAVE_ENABLED) */
 343:Generated_Source\PSoC6/I2C_MASTER.c **** 
 344:Generated_Source\PSoC6/I2C_MASTER.c ****         #if(I2C_MODE_MULTI_MASTER_ENABLED)
 345:Generated_Source\PSoC6/I2C_MASTER.c ****             if(I2C_CHECK_LOST_ARB(I2C_CSR_REG))
 346:Generated_Source\PSoC6/I2C_MASTER.c ****             {
 347:Generated_Source\PSoC6/I2C_MASTER.c ****                 I2C_BUS_RELEASE_MANUAL;
 348:Generated_Source\PSoC6/I2C_MASTER.c **** 
 349:Generated_Source\PSoC6/I2C_MASTER.c ****                 /* Master lost arbitrage: reset FSM to IDLE */
 350:Generated_Source\PSoC6/I2C_MASTER.c ****                 I2C_state = I2C_SM_IDLE;
 351:Generated_Source\PSoC6/I2C_MASTER.c ****                 errStatus = I2C_MSTR_ERR_ARB_LOST;
 352:Generated_Source\PSoC6/I2C_MASTER.c ****             }
 353:Generated_Source\PSoC6/I2C_MASTER.c ****             else
 354:Generated_Source\PSoC6/I2C_MASTER.c ****         #endif /* (I2C_MODE_MULTI_MASTER_ENABLED) */
 355:Generated_Source\PSoC6/I2C_MASTER.c **** 
 356:Generated_Source\PSoC6/I2C_MASTER.c ****             if(I2C_CHECK_ADDR_NAK(I2C_CSR_REG))
 509              		.loc 1 356 0
 510 0078 0C4B     		ldr	r3, .L36+16
 511 007a 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 512 007c 03F00A03 		and	r3, r3, #10
ARM GAS  C:\Users\thoma\AppData\Local\Temp\ccci7rYf.s 			page 63


 513 0080 0A2B     		cmp	r3, #10
 514 0082 08D1     		bne	.L35
 357:Generated_Source\PSoC6/I2C_MASTER.c ****             {
 358:Generated_Source\PSoC6/I2C_MASTER.c ****                 /* Address has been NACKed: reset FSM to IDLE */
 359:Generated_Source\PSoC6/I2C_MASTER.c ****                 I2C_state = I2C_SM_IDLE;
 515              		.loc 1 359 0
 516 0084 1022     		movs	r2, #16
 517 0086 054B     		ldr	r3, .L36
 518 0088 1A70     		strb	r2, [r3]
 519              	.LVL44:
 360:Generated_Source\PSoC6/I2C_MASTER.c ****                 errStatus = I2C_MSTR_ERR_LB_NAK;
 520              		.loc 1 360 0
 521 008a 0320     		movs	r0, #3
 522              	.LVL45:
 523 008c 7047     		bx	lr
 524              	.LVL46:
 525              	.L33:
 300:Generated_Source\PSoC6/I2C_MASTER.c **** 
 526              		.loc 1 300 0
 527 008e 0220     		movs	r0, #2
 528              	.LVL47:
 529 0090 7047     		bx	lr
 530              	.LVL48:
 531              	.L34:
 361:Generated_Source\PSoC6/I2C_MASTER.c ****             }
 362:Generated_Source\PSoC6/I2C_MASTER.c ****             else
 363:Generated_Source\PSoC6/I2C_MASTER.c ****             {
 364:Generated_Source\PSoC6/I2C_MASTER.c ****                 /* Start was sent without errors */
 365:Generated_Source\PSoC6/I2C_MASTER.c ****                 errStatus = I2C_MSTR_NO_ERROR;
 366:Generated_Source\PSoC6/I2C_MASTER.c ****             }
 367:Generated_Source\PSoC6/I2C_MASTER.c ****         }
 368:Generated_Source\PSoC6/I2C_MASTER.c ****         else
 369:Generated_Source\PSoC6/I2C_MASTER.c ****         {
 370:Generated_Source\PSoC6/I2C_MASTER.c ****             errStatus = I2C_MSTR_BUS_BUSY;
 532              		.loc 1 370 0
 533 0092 0120     		movs	r0, #1
 534              	.LVL49:
 535 0094 7047     		bx	lr
 536              	.LVL50:
 537              	.L35:
 365:Generated_Source\PSoC6/I2C_MASTER.c ****             }
 538              		.loc 1 365 0
 539 0096 0020     		movs	r0, #0
 540              	.LVL51:
 371:Generated_Source\PSoC6/I2C_MASTER.c ****         }
 372:Generated_Source\PSoC6/I2C_MASTER.c ****     }
 373:Generated_Source\PSoC6/I2C_MASTER.c **** 
 374:Generated_Source\PSoC6/I2C_MASTER.c ****     return(errStatus);
 375:Generated_Source\PSoC6/I2C_MASTER.c **** }
 541              		.loc 1 375 0
 542 0098 7047     		bx	lr
 543              	.L37:
 544 009a 00BF     		.align	2
 545              	.L36:
 546 009c 00000000 		.word	I2C_state
 547 00a0 00E100E0 		.word	-536813312
 548 00a4 1C103440 		.word	1077153820
ARM GAS  C:\Users\thoma\AppData\Local\Temp\ccci7rYf.s 			page 64


 549 00a8 1C113440 		.word	1077154076
 550 00ac 10163440 		.word	1077155344
 551              		.cfi_endproc
 552              	.LFE137:
 553              		.size	I2C_MasterSendStart, .-I2C_MasterSendStart
 554              		.section	.text.I2C_MasterSendRestart,"ax",%progbits
 555              		.align	2
 556              		.global	I2C_MasterSendRestart
 557              		.thumb
 558              		.thumb_func
 559              		.type	I2C_MasterSendRestart, %function
 560              	I2C_MasterSendRestart:
 561              	.LFB138:
 376:Generated_Source\PSoC6/I2C_MASTER.c **** 
 377:Generated_Source\PSoC6/I2C_MASTER.c **** 
 378:Generated_Source\PSoC6/I2C_MASTER.c **** /*******************************************************************************
 379:Generated_Source\PSoC6/I2C_MASTER.c **** * Function Name: I2C_MasterSendRestart
 380:Generated_Source\PSoC6/I2C_MASTER.c **** ********************************************************************************
 381:Generated_Source\PSoC6/I2C_MASTER.c **** *
 382:Generated_Source\PSoC6/I2C_MASTER.c **** * Summary:
 383:Generated_Source\PSoC6/I2C_MASTER.c **** *  Generates ReStart condition and sends slave address with read/write bit.
 384:Generated_Source\PSoC6/I2C_MASTER.c **** *
 385:Generated_Source\PSoC6/I2C_MASTER.c **** * Parameters:
 386:Generated_Source\PSoC6/I2C_MASTER.c **** *  slaveAddress:  7-bit slave address.
 387:Generated_Source\PSoC6/I2C_MASTER.c **** *  R_nW:          Zero, send write command, non-zero send read command.
 388:Generated_Source\PSoC6/I2C_MASTER.c **** *
 389:Generated_Source\PSoC6/I2C_MASTER.c **** * Return:
 390:Generated_Source\PSoC6/I2C_MASTER.c **** *  Status error - Zero means no errors.
 391:Generated_Source\PSoC6/I2C_MASTER.c **** *
 392:Generated_Source\PSoC6/I2C_MASTER.c **** * Side Effects:
 393:Generated_Source\PSoC6/I2C_MASTER.c **** *  This function is entered without a "byte complete" bit set in the I2C_CSR
 394:Generated_Source\PSoC6/I2C_MASTER.c **** *  register. It does not exit until it is set.
 395:Generated_Source\PSoC6/I2C_MASTER.c **** *
 396:Generated_Source\PSoC6/I2C_MASTER.c **** * Global variables:
 397:Generated_Source\PSoC6/I2C_MASTER.c **** *  I2C_state - The global variable used to store a current state of
 398:Generated_Source\PSoC6/I2C_MASTER.c **** *                           the software FSM.
 399:Generated_Source\PSoC6/I2C_MASTER.c **** *
 400:Generated_Source\PSoC6/I2C_MASTER.c **** * Reentrant:
 401:Generated_Source\PSoC6/I2C_MASTER.c **** *  No.
 402:Generated_Source\PSoC6/I2C_MASTER.c **** *
 403:Generated_Source\PSoC6/I2C_MASTER.c **** *******************************************************************************/
 404:Generated_Source\PSoC6/I2C_MASTER.c **** uint8 I2C_MasterSendRestart(uint8 slaveAddress, uint8 R_nW)
 405:Generated_Source\PSoC6/I2C_MASTER.c ****       
 406:Generated_Source\PSoC6/I2C_MASTER.c **** {
 562              		.loc 1 406 0
 563              		.cfi_startproc
 564              		@ args = 0, pretend = 0, frame = 0
 565              		@ frame_needed = 0, uses_anonymous_args = 0
 566              		@ link register save eliminated.
 567              	.LVL52:
 407:Generated_Source\PSoC6/I2C_MASTER.c ****     uint8 errStatus;
 408:Generated_Source\PSoC6/I2C_MASTER.c **** 
 409:Generated_Source\PSoC6/I2C_MASTER.c ****     errStatus = I2C_MSTR_NOT_READY;
 410:Generated_Source\PSoC6/I2C_MASTER.c **** 
 411:Generated_Source\PSoC6/I2C_MASTER.c ****     /* Check if START condition was generated */
 412:Generated_Source\PSoC6/I2C_MASTER.c ****     if(I2C_CHECK_MASTER_MODE(I2C_MCSR_REG))
 568              		.loc 1 412 0
ARM GAS  C:\Users\thoma\AppData\Local\Temp\ccci7rYf.s 			page 65


 569 0000 1B4B     		ldr	r3, .L46
 570 0002 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 571 0004 13F0040F 		tst	r3, #4
 572 0008 2ED0     		beq	.L44
 413:Generated_Source\PSoC6/I2C_MASTER.c ****     {
 414:Generated_Source\PSoC6/I2C_MASTER.c ****         /* Set address and read/write flag */
 415:Generated_Source\PSoC6/I2C_MASTER.c ****         slaveAddress = (uint8) (slaveAddress << I2C_SLAVE_ADDR_SHIFT);
 573              		.loc 1 415 0
 574 000a 4000     		lsls	r0, r0, #1
 575              	.LVL53:
 576 000c C0B2     		uxtb	r0, r0
 577              	.LVL54:
 416:Generated_Source\PSoC6/I2C_MASTER.c ****         if(0u != R_nW)
 578              		.loc 1 416 0
 579 000e 29B1     		cbz	r1, .L40
 417:Generated_Source\PSoC6/I2C_MASTER.c ****         {
 418:Generated_Source\PSoC6/I2C_MASTER.c ****             slaveAddress |= I2C_READ_FLAG;
 580              		.loc 1 418 0
 581 0010 40F00100 		orr	r0, r0, #1
 582              	.LVL55:
 419:Generated_Source\PSoC6/I2C_MASTER.c ****             I2C_state = I2C_SM_MSTR_RD_ADDR;
 583              		.loc 1 419 0
 584 0014 4922     		movs	r2, #73
 585 0016 174B     		ldr	r3, .L46+4
 586 0018 1A70     		strb	r2, [r3]
 587 001a 02E0     		b	.L41
 588              	.L40:
 420:Generated_Source\PSoC6/I2C_MASTER.c ****         }
 421:Generated_Source\PSoC6/I2C_MASTER.c ****         else
 422:Generated_Source\PSoC6/I2C_MASTER.c ****         {
 423:Generated_Source\PSoC6/I2C_MASTER.c ****             I2C_state = I2C_SM_MSTR_WR_ADDR;
 589              		.loc 1 423 0
 590 001c 4522     		movs	r2, #69
 591 001e 154B     		ldr	r3, .L46+4
 592 0020 1A70     		strb	r2, [r3]
 593              	.L41:
 424:Generated_Source\PSoC6/I2C_MASTER.c ****         }
 425:Generated_Source\PSoC6/I2C_MASTER.c **** 
 426:Generated_Source\PSoC6/I2C_MASTER.c ****         /* Hardware actions: write address and generate ReStart */
 427:Generated_Source\PSoC6/I2C_MASTER.c ****         I2C_DATA_REG = slaveAddress;
 594              		.loc 1 427 0
 595 0022 154B     		ldr	r3, .L46+8
 596 0024 1870     		strb	r0, [r3]
 428:Generated_Source\PSoC6/I2C_MASTER.c ****         I2C_GENERATE_RESTART_MANUAL;
 597              		.loc 1 428 0
 598 0026 3222     		movs	r2, #50
 599 0028 03F2F463 		addw	r3, r3, #1780
 600 002c 1A70     		strb	r2, [r3]
 601 002e FF22     		movs	r2, #255
 602 0030 A3F2F453 		subw	r3, r3, #1524
 603 0034 1A70     		strb	r2, [r3]
 604 0036 0022     		movs	r2, #0
 605 0038 03F58063 		add	r3, r3, #1024
 606 003c 1A70     		strb	r2, [r3]
 607              	.L42:
 608              		.loc 1 428 0 is_stmt 0 discriminator 2
 609 003e 0F4B     		ldr	r3, .L46+12
ARM GAS  C:\Users\thoma\AppData\Local\Temp\ccci7rYf.s 			page 66


 610 0040 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 611 0042 13F0FF0F 		tst	r3, #255
 612 0046 FAD1     		bne	.L42
 613              	.L43:
 429:Generated_Source\PSoC6/I2C_MASTER.c **** 
 430:Generated_Source\PSoC6/I2C_MASTER.c ****         /* Wait until address has been transferred */
 431:Generated_Source\PSoC6/I2C_MASTER.c ****         while(I2C_WAIT_BYTE_COMPLETE(I2C_CSR_REG))
 614              		.loc 1 431 0 is_stmt 1 discriminator 1
 615 0048 094B     		ldr	r3, .L46
 616 004a 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 617 004c 13F0010F 		tst	r3, #1
 618 0050 FAD0     		beq	.L43
 432:Generated_Source\PSoC6/I2C_MASTER.c ****         {
 433:Generated_Source\PSoC6/I2C_MASTER.c ****         }
 434:Generated_Source\PSoC6/I2C_MASTER.c **** 
 435:Generated_Source\PSoC6/I2C_MASTER.c ****     #if(I2C_MODE_MULTI_MASTER_ENABLED)
 436:Generated_Source\PSoC6/I2C_MASTER.c ****         if(I2C_CHECK_LOST_ARB(I2C_CSR_REG))
 437:Generated_Source\PSoC6/I2C_MASTER.c ****         {
 438:Generated_Source\PSoC6/I2C_MASTER.c ****             I2C_BUS_RELEASE_MANUAL;
 439:Generated_Source\PSoC6/I2C_MASTER.c **** 
 440:Generated_Source\PSoC6/I2C_MASTER.c ****             /* Master lost arbitrage: reset FSM to IDLE */
 441:Generated_Source\PSoC6/I2C_MASTER.c ****             I2C_state = I2C_SM_IDLE;
 442:Generated_Source\PSoC6/I2C_MASTER.c ****             errStatus = I2C_MSTR_ERR_ARB_LOST;
 443:Generated_Source\PSoC6/I2C_MASTER.c ****         }
 444:Generated_Source\PSoC6/I2C_MASTER.c ****         else
 445:Generated_Source\PSoC6/I2C_MASTER.c ****     #endif /* (I2C_MODE_MULTI_MASTER_ENABLED) */
 446:Generated_Source\PSoC6/I2C_MASTER.c **** 
 447:Generated_Source\PSoC6/I2C_MASTER.c ****         if(I2C_CHECK_ADDR_NAK(I2C_CSR_REG))
 619              		.loc 1 447 0
 620 0052 074B     		ldr	r3, .L46
 621 0054 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 622 0056 03F00A03 		and	r3, r3, #10
 623 005a 0A2B     		cmp	r3, #10
 624 005c 06D1     		bne	.L45
 448:Generated_Source\PSoC6/I2C_MASTER.c ****         {
 449:Generated_Source\PSoC6/I2C_MASTER.c ****             /* Address has been NACKed: reset FSM to IDLE */
 450:Generated_Source\PSoC6/I2C_MASTER.c ****             I2C_state = I2C_SM_IDLE;
 625              		.loc 1 450 0
 626 005e 1022     		movs	r2, #16
 627 0060 044B     		ldr	r3, .L46+4
 628 0062 1A70     		strb	r2, [r3]
 629              	.LVL56:
 451:Generated_Source\PSoC6/I2C_MASTER.c ****             errStatus = I2C_MSTR_ERR_LB_NAK;
 630              		.loc 1 451 0
 631 0064 0320     		movs	r0, #3
 632              	.LVL57:
 633 0066 7047     		bx	lr
 634              	.LVL58:
 635              	.L44:
 409:Generated_Source\PSoC6/I2C_MASTER.c **** 
 636              		.loc 1 409 0
 637 0068 0220     		movs	r0, #2
 638              	.LVL59:
 639 006a 7047     		bx	lr
 640              	.LVL60:
 641              	.L45:
 452:Generated_Source\PSoC6/I2C_MASTER.c ****         }
ARM GAS  C:\Users\thoma\AppData\Local\Temp\ccci7rYf.s 			page 67


 453:Generated_Source\PSoC6/I2C_MASTER.c ****         else
 454:Generated_Source\PSoC6/I2C_MASTER.c ****         {
 455:Generated_Source\PSoC6/I2C_MASTER.c ****             /* ReStart was sent without errors */
 456:Generated_Source\PSoC6/I2C_MASTER.c ****             errStatus = I2C_MSTR_NO_ERROR;
 642              		.loc 1 456 0
 643 006c 0020     		movs	r0, #0
 644              	.LVL61:
 457:Generated_Source\PSoC6/I2C_MASTER.c ****         }
 458:Generated_Source\PSoC6/I2C_MASTER.c ****     }
 459:Generated_Source\PSoC6/I2C_MASTER.c **** 
 460:Generated_Source\PSoC6/I2C_MASTER.c ****     return(errStatus);
 461:Generated_Source\PSoC6/I2C_MASTER.c **** }
 645              		.loc 1 461 0
 646 006e 7047     		bx	lr
 647              	.L47:
 648              		.align	2
 649              	.L46:
 650 0070 10163440 		.word	1077155344
 651 0074 00000000 		.word	I2C_state
 652 0078 1C103440 		.word	1077153820
 653 007c 1C113440 		.word	1077154076
 654              		.cfi_endproc
 655              	.LFE138:
 656              		.size	I2C_MasterSendRestart, .-I2C_MasterSendRestart
 657              		.section	.text.I2C_MasterSendStop,"ax",%progbits
 658              		.align	2
 659              		.global	I2C_MasterSendStop
 660              		.thumb
 661              		.thumb_func
 662              		.type	I2C_MasterSendStop, %function
 663              	I2C_MasterSendStop:
 664              	.LFB139:
 462:Generated_Source\PSoC6/I2C_MASTER.c **** 
 463:Generated_Source\PSoC6/I2C_MASTER.c **** 
 464:Generated_Source\PSoC6/I2C_MASTER.c **** /*******************************************************************************
 465:Generated_Source\PSoC6/I2C_MASTER.c **** * Function Name: I2C_MasterSendStop
 466:Generated_Source\PSoC6/I2C_MASTER.c **** ********************************************************************************
 467:Generated_Source\PSoC6/I2C_MASTER.c **** *
 468:Generated_Source\PSoC6/I2C_MASTER.c **** * Summary:
 469:Generated_Source\PSoC6/I2C_MASTER.c **** *  Generates I2C Stop condition on bus. Function do nothing if Start or Restart
 470:Generated_Source\PSoC6/I2C_MASTER.c **** *  condition was failed before call this function.
 471:Generated_Source\PSoC6/I2C_MASTER.c **** *
 472:Generated_Source\PSoC6/I2C_MASTER.c **** * Parameters:
 473:Generated_Source\PSoC6/I2C_MASTER.c **** *  None.
 474:Generated_Source\PSoC6/I2C_MASTER.c **** *
 475:Generated_Source\PSoC6/I2C_MASTER.c **** * Return:
 476:Generated_Source\PSoC6/I2C_MASTER.c **** *  Status error - Zero means no errors.
 477:Generated_Source\PSoC6/I2C_MASTER.c **** *
 478:Generated_Source\PSoC6/I2C_MASTER.c **** * Side Effects:
 479:Generated_Source\PSoC6/I2C_MASTER.c **** *  Stop generation is required to complete the transaction.
 480:Generated_Source\PSoC6/I2C_MASTER.c **** *  This function does not wait until a Stop condition is generated.
 481:Generated_Source\PSoC6/I2C_MASTER.c **** *
 482:Generated_Source\PSoC6/I2C_MASTER.c **** * Global variables:
 483:Generated_Source\PSoC6/I2C_MASTER.c **** *  I2C_state - The global variable used to store a current state of
 484:Generated_Source\PSoC6/I2C_MASTER.c **** *                           the software FSM.
 485:Generated_Source\PSoC6/I2C_MASTER.c **** *
 486:Generated_Source\PSoC6/I2C_MASTER.c **** * Reentrant:
ARM GAS  C:\Users\thoma\AppData\Local\Temp\ccci7rYf.s 			page 68


 487:Generated_Source\PSoC6/I2C_MASTER.c **** *  No.
 488:Generated_Source\PSoC6/I2C_MASTER.c **** *
 489:Generated_Source\PSoC6/I2C_MASTER.c **** *******************************************************************************/
 490:Generated_Source\PSoC6/I2C_MASTER.c **** uint8 I2C_MasterSendStop(void) 
 491:Generated_Source\PSoC6/I2C_MASTER.c **** {
 665              		.loc 1 491 0
 666              		.cfi_startproc
 667              		@ args = 0, pretend = 0, frame = 0
 668              		@ frame_needed = 0, uses_anonymous_args = 0
 669              		@ link register save eliminated.
 670              	.LVL62:
 492:Generated_Source\PSoC6/I2C_MASTER.c ****     uint8 errStatus;
 493:Generated_Source\PSoC6/I2C_MASTER.c **** 
 494:Generated_Source\PSoC6/I2C_MASTER.c ****     errStatus = I2C_MSTR_NOT_READY;
 495:Generated_Source\PSoC6/I2C_MASTER.c **** 
 496:Generated_Source\PSoC6/I2C_MASTER.c ****     /* Check if master is active on bus */
 497:Generated_Source\PSoC6/I2C_MASTER.c ****     if(I2C_CHECK_MASTER_MODE(I2C_MCSR_REG))
 671              		.loc 1 497 0
 672 0000 104B     		ldr	r3, .L53
 673 0002 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 674 0004 13F0040F 		tst	r3, #4
 675 0008 19D0     		beq	.L52
 498:Generated_Source\PSoC6/I2C_MASTER.c ****     {
 499:Generated_Source\PSoC6/I2C_MASTER.c ****         I2C_GENERATE_STOP_MANUAL;
 676              		.loc 1 499 0
 677 000a 5222     		movs	r2, #82
 678 000c 0E4B     		ldr	r3, .L53+4
 679 000e 1A70     		strb	r2, [r3]
 680 0010 FF22     		movs	r2, #255
 681 0012 A3F2F453 		subw	r3, r3, #1524
 682 0016 1A70     		strb	r2, [r3]
 683 0018 0022     		movs	r2, #0
 684 001a 03F58063 		add	r3, r3, #1024
 685 001e 1A70     		strb	r2, [r3]
 686              	.L50:
 687              		.loc 1 499 0 is_stmt 0 discriminator 2
 688 0020 0A4B     		ldr	r3, .L53+8
 689 0022 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 690 0024 13F0FF0F 		tst	r3, #255
 691 0028 FAD1     		bne	.L50
 500:Generated_Source\PSoC6/I2C_MASTER.c ****         I2C_state = I2C_SM_IDLE;
 692              		.loc 1 500 0 is_stmt 1
 693 002a 1022     		movs	r2, #16
 694 002c 084B     		ldr	r3, .L53+12
 695 002e 1A70     		strb	r2, [r3]
 696              	.L51:
 501:Generated_Source\PSoC6/I2C_MASTER.c **** 
 502:Generated_Source\PSoC6/I2C_MASTER.c ****         /* Wait until stop has been generated */
 503:Generated_Source\PSoC6/I2C_MASTER.c ****         while(I2C_WAIT_STOP_COMPLETE(I2C_CSR_REG))
 697              		.loc 1 503 0 discriminator 1
 698 0030 044B     		ldr	r3, .L53
 699 0032 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 700 0034 13F0210F 		tst	r3, #33
 701 0038 FAD0     		beq	.L51
 504:Generated_Source\PSoC6/I2C_MASTER.c ****         {
 505:Generated_Source\PSoC6/I2C_MASTER.c ****         }
 506:Generated_Source\PSoC6/I2C_MASTER.c **** 
ARM GAS  C:\Users\thoma\AppData\Local\Temp\ccci7rYf.s 			page 69


 507:Generated_Source\PSoC6/I2C_MASTER.c ****         errStatus = I2C_MSTR_NO_ERROR;
 702              		.loc 1 507 0
 703 003a 0020     		movs	r0, #0
 704 003c 7047     		bx	lr
 705              	.L52:
 494:Generated_Source\PSoC6/I2C_MASTER.c **** 
 706              		.loc 1 494 0
 707 003e 0220     		movs	r0, #2
 708              	.LVL63:
 508:Generated_Source\PSoC6/I2C_MASTER.c **** 
 509:Generated_Source\PSoC6/I2C_MASTER.c ****     #if(I2C_MODE_MULTI_MASTER_ENABLED)
 510:Generated_Source\PSoC6/I2C_MASTER.c ****         if(I2C_CHECK_LOST_ARB(I2C_CSR_REG))
 511:Generated_Source\PSoC6/I2C_MASTER.c ****         {
 512:Generated_Source\PSoC6/I2C_MASTER.c ****             I2C_BUS_RELEASE_MANUAL;
 513:Generated_Source\PSoC6/I2C_MASTER.c **** 
 514:Generated_Source\PSoC6/I2C_MASTER.c ****             /* NACK was generated by instead Stop */
 515:Generated_Source\PSoC6/I2C_MASTER.c ****             errStatus = I2C_MSTR_ERR_ARB_LOST;
 516:Generated_Source\PSoC6/I2C_MASTER.c ****         }
 517:Generated_Source\PSoC6/I2C_MASTER.c ****     #endif /* (I2C_MODE_MULTI_MASTER_ENABLED) */
 518:Generated_Source\PSoC6/I2C_MASTER.c ****     }
 519:Generated_Source\PSoC6/I2C_MASTER.c **** 
 520:Generated_Source\PSoC6/I2C_MASTER.c ****     return(errStatus);
 521:Generated_Source\PSoC6/I2C_MASTER.c **** }
 709              		.loc 1 521 0
 710 0040 7047     		bx	lr
 711              	.L54:
 712 0042 00BF     		.align	2
 713              	.L53:
 714 0044 10163440 		.word	1077155344
 715 0048 10173440 		.word	1077155600
 716 004c 1C113440 		.word	1077154076
 717 0050 00000000 		.word	I2C_state
 718              		.cfi_endproc
 719              	.LFE139:
 720              		.size	I2C_MasterSendStop, .-I2C_MasterSendStop
 721              		.section	.text.I2C_MasterWriteByte,"ax",%progbits
 722              		.align	2
 723              		.global	I2C_MasterWriteByte
 724              		.thumb
 725              		.thumb_func
 726              		.type	I2C_MasterWriteByte, %function
 727              	I2C_MasterWriteByte:
 728              	.LFB140:
 522:Generated_Source\PSoC6/I2C_MASTER.c **** 
 523:Generated_Source\PSoC6/I2C_MASTER.c **** 
 524:Generated_Source\PSoC6/I2C_MASTER.c **** /*******************************************************************************
 525:Generated_Source\PSoC6/I2C_MASTER.c **** * Function Name: I2C_MasterWriteByte
 526:Generated_Source\PSoC6/I2C_MASTER.c **** ********************************************************************************
 527:Generated_Source\PSoC6/I2C_MASTER.c **** *
 528:Generated_Source\PSoC6/I2C_MASTER.c **** * Summary:
 529:Generated_Source\PSoC6/I2C_MASTER.c **** *  Sends one byte to a slave. A valid Start or ReStart condition must be
 530:Generated_Source\PSoC6/I2C_MASTER.c **** *  generated before this call this function. Function do nothing if Start or
 531:Generated_Source\PSoC6/I2C_MASTER.c **** *  Restart condition was failed before call this function.
 532:Generated_Source\PSoC6/I2C_MASTER.c **** *
 533:Generated_Source\PSoC6/I2C_MASTER.c **** * Parameters:
 534:Generated_Source\PSoC6/I2C_MASTER.c **** *  data:  The data byte to send to the slave.
 535:Generated_Source\PSoC6/I2C_MASTER.c **** *
ARM GAS  C:\Users\thoma\AppData\Local\Temp\ccci7rYf.s 			page 70


 536:Generated_Source\PSoC6/I2C_MASTER.c **** * Return:
 537:Generated_Source\PSoC6/I2C_MASTER.c **** *  Status error - Zero means no errors.
 538:Generated_Source\PSoC6/I2C_MASTER.c **** *
 539:Generated_Source\PSoC6/I2C_MASTER.c **** * Side Effects:
 540:Generated_Source\PSoC6/I2C_MASTER.c **** *  This function is entered without a "byte complete" bit set in the I2C_CSR
 541:Generated_Source\PSoC6/I2C_MASTER.c **** *  register. It does not exit until it is set.
 542:Generated_Source\PSoC6/I2C_MASTER.c **** *
 543:Generated_Source\PSoC6/I2C_MASTER.c **** * Global variables:
 544:Generated_Source\PSoC6/I2C_MASTER.c **** *  I2C_state - The global variable used to store a current state of
 545:Generated_Source\PSoC6/I2C_MASTER.c **** *                           the software FSM.
 546:Generated_Source\PSoC6/I2C_MASTER.c **** *
 547:Generated_Source\PSoC6/I2C_MASTER.c **** *******************************************************************************/
 548:Generated_Source\PSoC6/I2C_MASTER.c **** uint8 I2C_MasterWriteByte(uint8 theByte) 
 549:Generated_Source\PSoC6/I2C_MASTER.c **** {
 729              		.loc 1 549 0
 730              		.cfi_startproc
 731              		@ args = 0, pretend = 0, frame = 0
 732              		@ frame_needed = 0, uses_anonymous_args = 0
 733              		@ link register save eliminated.
 734              	.LVL64:
 550:Generated_Source\PSoC6/I2C_MASTER.c ****     uint8 errStatus;
 551:Generated_Source\PSoC6/I2C_MASTER.c **** 
 552:Generated_Source\PSoC6/I2C_MASTER.c ****     errStatus = I2C_MSTR_NOT_READY;
 553:Generated_Source\PSoC6/I2C_MASTER.c **** 
 554:Generated_Source\PSoC6/I2C_MASTER.c ****     /* Check if START condition was generated */
 555:Generated_Source\PSoC6/I2C_MASTER.c ****     if(I2C_CHECK_MASTER_MODE(I2C_MCSR_REG))
 735              		.loc 1 555 0
 736 0000 184B     		ldr	r3, .L61
 737 0002 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 738 0004 13F0040F 		tst	r3, #4
 739 0008 29D0     		beq	.L60
 556:Generated_Source\PSoC6/I2C_MASTER.c ****     {
 557:Generated_Source\PSoC6/I2C_MASTER.c ****         I2C_DATA_REG = theByte;   /* Write DATA register */
 740              		.loc 1 557 0
 741 000a 174B     		ldr	r3, .L61+4
 742 000c 1870     		strb	r0, [r3]
 558:Generated_Source\PSoC6/I2C_MASTER.c ****         I2C_TRANSMIT_DATA_MANUAL; /* Set transmit mode   */
 743              		.loc 1 558 0
 744 000e 0622     		movs	r2, #6
 745 0010 03F2F463 		addw	r3, r3, #1780
 746 0014 1A70     		strb	r2, [r3]
 747 0016 FF22     		movs	r2, #255
 748 0018 A3F2F453 		subw	r3, r3, #1524
 749 001c 1A70     		strb	r2, [r3]
 750 001e 0022     		movs	r2, #0
 751 0020 03F58063 		add	r3, r3, #1024
 752 0024 1A70     		strb	r2, [r3]
 753              	.L57:
 754              		.loc 1 558 0 is_stmt 0 discriminator 2
 755 0026 114B     		ldr	r3, .L61+8
 756 0028 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 757 002a 13F0FF0F 		tst	r3, #255
 758 002e FAD1     		bne	.L57
 559:Generated_Source\PSoC6/I2C_MASTER.c ****         I2C_state = I2C_SM_MSTR_WR_DATA;
 759              		.loc 1 559 0 is_stmt 1
 760 0030 4622     		movs	r2, #70
 761 0032 0F4B     		ldr	r3, .L61+12
ARM GAS  C:\Users\thoma\AppData\Local\Temp\ccci7rYf.s 			page 71


 762 0034 1A70     		strb	r2, [r3]
 763              	.L58:
 560:Generated_Source\PSoC6/I2C_MASTER.c **** 
 561:Generated_Source\PSoC6/I2C_MASTER.c ****         /* Wait until data byte has been transmitted */
 562:Generated_Source\PSoC6/I2C_MASTER.c ****         while(I2C_WAIT_BYTE_COMPLETE(I2C_CSR_REG))
 764              		.loc 1 562 0 discriminator 1
 765 0036 0B4B     		ldr	r3, .L61
 766 0038 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 767 003a 13F0010F 		tst	r3, #1
 768 003e FAD0     		beq	.L58
 563:Generated_Source\PSoC6/I2C_MASTER.c ****         {
 564:Generated_Source\PSoC6/I2C_MASTER.c ****         }
 565:Generated_Source\PSoC6/I2C_MASTER.c **** 
 566:Generated_Source\PSoC6/I2C_MASTER.c ****     #if(I2C_MODE_MULTI_MASTER_ENABLED)
 567:Generated_Source\PSoC6/I2C_MASTER.c ****         if(I2C_CHECK_LOST_ARB(I2C_CSR_REG))
 568:Generated_Source\PSoC6/I2C_MASTER.c ****         {
 569:Generated_Source\PSoC6/I2C_MASTER.c ****             I2C_BUS_RELEASE_MANUAL;
 570:Generated_Source\PSoC6/I2C_MASTER.c **** 
 571:Generated_Source\PSoC6/I2C_MASTER.c ****             /* Master lost arbitrage: reset FSM to IDLE */
 572:Generated_Source\PSoC6/I2C_MASTER.c ****             I2C_state = I2C_SM_IDLE;
 573:Generated_Source\PSoC6/I2C_MASTER.c ****             errStatus = I2C_MSTR_ERR_ARB_LOST;
 574:Generated_Source\PSoC6/I2C_MASTER.c ****         }
 575:Generated_Source\PSoC6/I2C_MASTER.c ****         /* Check LRB bit */
 576:Generated_Source\PSoC6/I2C_MASTER.c ****         else
 577:Generated_Source\PSoC6/I2C_MASTER.c ****     #endif /* (I2C_MODE_MULTI_MASTER_ENABLED) */
 578:Generated_Source\PSoC6/I2C_MASTER.c **** 
 579:Generated_Source\PSoC6/I2C_MASTER.c ****         if(I2C_CHECK_DATA_ACK(I2C_CSR_REG))
 769              		.loc 1 579 0
 770 0040 084B     		ldr	r3, .L61
 771 0042 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 772 0044 13F0020F 		tst	r3, #2
 773 0048 04D1     		bne	.L59
 580:Generated_Source\PSoC6/I2C_MASTER.c ****         {
 581:Generated_Source\PSoC6/I2C_MASTER.c ****             I2C_state = I2C_SM_MSTR_HALT;
 774              		.loc 1 581 0
 775 004a 6022     		movs	r2, #96
 776 004c 084B     		ldr	r3, .L61+12
 777 004e 1A70     		strb	r2, [r3]
 778              	.LVL65:
 582:Generated_Source\PSoC6/I2C_MASTER.c ****             errStatus = I2C_MSTR_NO_ERROR;
 779              		.loc 1 582 0
 780 0050 0020     		movs	r0, #0
 781              	.LVL66:
 782 0052 7047     		bx	lr
 783              	.LVL67:
 784              	.L59:
 583:Generated_Source\PSoC6/I2C_MASTER.c ****         }
 584:Generated_Source\PSoC6/I2C_MASTER.c ****         else
 585:Generated_Source\PSoC6/I2C_MASTER.c ****         {
 586:Generated_Source\PSoC6/I2C_MASTER.c ****             I2C_state = I2C_SM_MSTR_HALT;
 785              		.loc 1 586 0
 786 0054 6022     		movs	r2, #96
 787 0056 064B     		ldr	r3, .L61+12
 788 0058 1A70     		strb	r2, [r3]
 789              	.LVL68:
 587:Generated_Source\PSoC6/I2C_MASTER.c ****             errStatus = I2C_MSTR_ERR_LB_NAK;
 790              		.loc 1 587 0
ARM GAS  C:\Users\thoma\AppData\Local\Temp\ccci7rYf.s 			page 72


 791 005a 0320     		movs	r0, #3
 792              	.LVL69:
 793 005c 7047     		bx	lr
 794              	.LVL70:
 795              	.L60:
 552:Generated_Source\PSoC6/I2C_MASTER.c **** 
 796              		.loc 1 552 0
 797 005e 0220     		movs	r0, #2
 798              	.LVL71:
 588:Generated_Source\PSoC6/I2C_MASTER.c ****         }
 589:Generated_Source\PSoC6/I2C_MASTER.c ****     }
 590:Generated_Source\PSoC6/I2C_MASTER.c **** 
 591:Generated_Source\PSoC6/I2C_MASTER.c ****     return(errStatus);
 592:Generated_Source\PSoC6/I2C_MASTER.c **** }
 799              		.loc 1 592 0
 800 0060 7047     		bx	lr
 801              	.L62:
 802 0062 00BF     		.align	2
 803              	.L61:
 804 0064 10163440 		.word	1077155344
 805 0068 1C103440 		.word	1077153820
 806 006c 1C113440 		.word	1077154076
 807 0070 00000000 		.word	I2C_state
 808              		.cfi_endproc
 809              	.LFE140:
 810              		.size	I2C_MasterWriteByte, .-I2C_MasterWriteByte
 811              		.section	.text.I2C_MasterReadByte,"ax",%progbits
 812              		.align	2
 813              		.global	I2C_MasterReadByte
 814              		.thumb
 815              		.thumb_func
 816              		.type	I2C_MasterReadByte, %function
 817              	I2C_MasterReadByte:
 818              	.LFB141:
 593:Generated_Source\PSoC6/I2C_MASTER.c **** 
 594:Generated_Source\PSoC6/I2C_MASTER.c **** 
 595:Generated_Source\PSoC6/I2C_MASTER.c **** /*******************************************************************************
 596:Generated_Source\PSoC6/I2C_MASTER.c **** * Function Name: I2C_MasterReadByte
 597:Generated_Source\PSoC6/I2C_MASTER.c **** ********************************************************************************
 598:Generated_Source\PSoC6/I2C_MASTER.c **** *
 599:Generated_Source\PSoC6/I2C_MASTER.c **** * Summary:
 600:Generated_Source\PSoC6/I2C_MASTER.c **** *  Reads one byte from a slave and ACK or NACK the transfer. A valid Start or
 601:Generated_Source\PSoC6/I2C_MASTER.c **** *  ReStart condition must be generated before this call this function. Function
 602:Generated_Source\PSoC6/I2C_MASTER.c **** *  do nothing if Start or Restart condition was failed before call this
 603:Generated_Source\PSoC6/I2C_MASTER.c **** *  function.
 604:Generated_Source\PSoC6/I2C_MASTER.c **** *
 605:Generated_Source\PSoC6/I2C_MASTER.c **** * Parameters:
 606:Generated_Source\PSoC6/I2C_MASTER.c **** *  acknNack:  Zero, response with NACK, if non-zero response with ACK.
 607:Generated_Source\PSoC6/I2C_MASTER.c **** *
 608:Generated_Source\PSoC6/I2C_MASTER.c **** * Return:
 609:Generated_Source\PSoC6/I2C_MASTER.c **** *  Byte read from slave.
 610:Generated_Source\PSoC6/I2C_MASTER.c **** *
 611:Generated_Source\PSoC6/I2C_MASTER.c **** * Side Effects:
 612:Generated_Source\PSoC6/I2C_MASTER.c **** *  This function is entered without a "byte complete" bit set in the I2C_CSR
 613:Generated_Source\PSoC6/I2C_MASTER.c **** *  register. It does not exit until it is set.
 614:Generated_Source\PSoC6/I2C_MASTER.c **** *
 615:Generated_Source\PSoC6/I2C_MASTER.c **** * Global variables:
ARM GAS  C:\Users\thoma\AppData\Local\Temp\ccci7rYf.s 			page 73


 616:Generated_Source\PSoC6/I2C_MASTER.c **** *  I2C_state - The global variable used to store a current
 617:Generated_Source\PSoC6/I2C_MASTER.c **** *                           state of the software FSM.
 618:Generated_Source\PSoC6/I2C_MASTER.c **** *
 619:Generated_Source\PSoC6/I2C_MASTER.c **** * Reentrant:
 620:Generated_Source\PSoC6/I2C_MASTER.c **** *  No.
 621:Generated_Source\PSoC6/I2C_MASTER.c **** *
 622:Generated_Source\PSoC6/I2C_MASTER.c **** *******************************************************************************/
 623:Generated_Source\PSoC6/I2C_MASTER.c **** uint8 I2C_MasterReadByte(uint8 acknNak) 
 624:Generated_Source\PSoC6/I2C_MASTER.c **** {
 819              		.loc 1 624 0
 820              		.cfi_startproc
 821              		@ args = 0, pretend = 0, frame = 0
 822              		@ frame_needed = 0, uses_anonymous_args = 0
 823              		@ link register save eliminated.
 824              	.LVL72:
 625:Generated_Source\PSoC6/I2C_MASTER.c ****     uint8 theByte;
 626:Generated_Source\PSoC6/I2C_MASTER.c **** 
 627:Generated_Source\PSoC6/I2C_MASTER.c ****     theByte = 0u;
 628:Generated_Source\PSoC6/I2C_MASTER.c **** 
 629:Generated_Source\PSoC6/I2C_MASTER.c ****     /* Check if START condition was generated */
 630:Generated_Source\PSoC6/I2C_MASTER.c ****     if(I2C_CHECK_MASTER_MODE(I2C_MCSR_REG))
 825              		.loc 1 630 0
 826 0000 1F4B     		ldr	r3, .L71
 827 0002 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 828 0004 13F0040F 		tst	r3, #4
 829 0008 36D0     		beq	.L70
 631:Generated_Source\PSoC6/I2C_MASTER.c ****     {
 632:Generated_Source\PSoC6/I2C_MASTER.c ****         /* When address phase needs to release bus and receive byte,
 633:Generated_Source\PSoC6/I2C_MASTER.c ****         * then decide ACK or NACK
 634:Generated_Source\PSoC6/I2C_MASTER.c ****         */
 635:Generated_Source\PSoC6/I2C_MASTER.c ****         if(I2C_SM_MSTR_RD_ADDR == I2C_state)
 830              		.loc 1 635 0
 831 000a 1E4B     		ldr	r3, .L71+4
 832 000c 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 833 000e DBB2     		uxtb	r3, r3
 834 0010 492B     		cmp	r3, #73
 835 0012 12D1     		bne	.L67
 636:Generated_Source\PSoC6/I2C_MASTER.c ****         {
 637:Generated_Source\PSoC6/I2C_MASTER.c ****             I2C_READY_TO_READ_MANUAL;
 836              		.loc 1 637 0
 837 0014 0222     		movs	r2, #2
 838 0016 1C4B     		ldr	r3, .L71+8
 839 0018 1A70     		strb	r2, [r3]
 840 001a FF22     		movs	r2, #255
 841 001c A3F2F453 		subw	r3, r3, #1524
 842 0020 1A70     		strb	r2, [r3]
 843 0022 0022     		movs	r2, #0
 844 0024 03F58063 		add	r3, r3, #1024
 845 0028 1A70     		strb	r2, [r3]
 846              	.L66:
 847              		.loc 1 637 0 is_stmt 0 discriminator 2
 848 002a 184B     		ldr	r3, .L71+12
 849 002c 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 850 002e 13F0FF0F 		tst	r3, #255
 851 0032 FAD1     		bne	.L66
 638:Generated_Source\PSoC6/I2C_MASTER.c ****             I2C_state = I2C_SM_MSTR_RD_DATA;
 852              		.loc 1 638 0 is_stmt 1
ARM GAS  C:\Users\thoma\AppData\Local\Temp\ccci7rYf.s 			page 74


 853 0034 4A22     		movs	r2, #74
 854 0036 134B     		ldr	r3, .L71+4
 855 0038 1A70     		strb	r2, [r3]
 856              	.L67:
 639:Generated_Source\PSoC6/I2C_MASTER.c ****         }
 640:Generated_Source\PSoC6/I2C_MASTER.c **** 
 641:Generated_Source\PSoC6/I2C_MASTER.c ****         /* Wait until data byte has been received */
 642:Generated_Source\PSoC6/I2C_MASTER.c ****         while(I2C_WAIT_BYTE_COMPLETE(I2C_CSR_REG))
 857              		.loc 1 642 0 discriminator 1
 858 003a 114B     		ldr	r3, .L71
 859 003c 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 860 003e 13F0010F 		tst	r3, #1
 861 0042 FAD0     		beq	.L67
 643:Generated_Source\PSoC6/I2C_MASTER.c ****         {
 644:Generated_Source\PSoC6/I2C_MASTER.c ****         }
 645:Generated_Source\PSoC6/I2C_MASTER.c **** 
 646:Generated_Source\PSoC6/I2C_MASTER.c ****         theByte = I2C_DATA_REG;
 862              		.loc 1 646 0
 863 0044 124B     		ldr	r3, .L71+16
 864 0046 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 865 0048 D2B2     		uxtb	r2, r2
 866              	.LVL73:
 647:Generated_Source\PSoC6/I2C_MASTER.c **** 
 648:Generated_Source\PSoC6/I2C_MASTER.c ****         /* Command ACK to receive next byte and continue transfer.
 649:Generated_Source\PSoC6/I2C_MASTER.c ****         *  Do nothing for NACK. The NACK will be generated by
 650:Generated_Source\PSoC6/I2C_MASTER.c ****         *  Stop or ReStart routine.
 651:Generated_Source\PSoC6/I2C_MASTER.c ****         */
 652:Generated_Source\PSoC6/I2C_MASTER.c ****         if(acknNak != 0u) /* Generate ACK */
 867              		.loc 1 652 0
 868 004a 88B1     		cbz	r0, .L68
 653:Generated_Source\PSoC6/I2C_MASTER.c ****         {
 654:Generated_Source\PSoC6/I2C_MASTER.c ****             I2C_ACK_AND_RECEIVE_MANUAL;
 869              		.loc 1 654 0
 870 004c 0221     		movs	r1, #2
 871 004e 03F2F463 		addw	r3, r3, #1780
 872 0052 1970     		strb	r1, [r3]
 873 0054 FF21     		movs	r1, #255
 874 0056 A3F2F453 		subw	r3, r3, #1524
 875 005a 1970     		strb	r1, [r3]
 876 005c 0021     		movs	r1, #0
 877 005e 03F58063 		add	r3, r3, #1024
 878 0062 1970     		strb	r1, [r3]
 879              	.L69:
 880              		.loc 1 654 0 is_stmt 0 discriminator 2
 881 0064 094B     		ldr	r3, .L71+12
 882 0066 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 883 0068 13F0FF0F 		tst	r3, #255
 884 006c FAD1     		bne	.L69
 885 006e 04E0     		b	.L64
 886              	.L68:
 655:Generated_Source\PSoC6/I2C_MASTER.c ****         }
 656:Generated_Source\PSoC6/I2C_MASTER.c ****         else              /* Do nothing for the follwong NACK */
 657:Generated_Source\PSoC6/I2C_MASTER.c ****         {
 658:Generated_Source\PSoC6/I2C_MASTER.c ****             I2C_state = I2C_SM_MSTR_HALT;
 887              		.loc 1 658 0 is_stmt 1
 888 0070 6021     		movs	r1, #96
 889 0072 044B     		ldr	r3, .L71+4
ARM GAS  C:\Users\thoma\AppData\Local\Temp\ccci7rYf.s 			page 75


 890 0074 1970     		strb	r1, [r3]
 891 0076 00E0     		b	.L64
 892              	.LVL74:
 893              	.L70:
 627:Generated_Source\PSoC6/I2C_MASTER.c **** 
 894              		.loc 1 627 0
 895 0078 0022     		movs	r2, #0
 896              	.LVL75:
 897              	.L64:
 659:Generated_Source\PSoC6/I2C_MASTER.c ****         }
 660:Generated_Source\PSoC6/I2C_MASTER.c ****     }
 661:Generated_Source\PSoC6/I2C_MASTER.c **** 
 662:Generated_Source\PSoC6/I2C_MASTER.c ****     return(theByte);
 663:Generated_Source\PSoC6/I2C_MASTER.c **** }
 898              		.loc 1 663 0
 899 007a 1046     		mov	r0, r2
 900              	.LVL76:
 901 007c 7047     		bx	lr
 902              	.L72:
 903 007e 00BF     		.align	2
 904              	.L71:
 905 0080 10163440 		.word	1077155344
 906 0084 00000000 		.word	I2C_state
 907 0088 10173440 		.word	1077155600
 908 008c 1C113440 		.word	1077154076
 909 0090 1C103440 		.word	1077153820
 910              		.cfi_endproc
 911              	.LFE141:
 912              		.size	I2C_MasterReadByte, .-I2C_MasterReadByte
 913              		.section	.text.I2C_MasterStatus,"ax",%progbits
 914              		.align	2
 915              		.global	I2C_MasterStatus
 916              		.thumb
 917              		.thumb_func
 918              		.type	I2C_MasterStatus, %function
 919              	I2C_MasterStatus:
 920              	.LFB142:
 664:Generated_Source\PSoC6/I2C_MASTER.c **** 
 665:Generated_Source\PSoC6/I2C_MASTER.c **** 
 666:Generated_Source\PSoC6/I2C_MASTER.c **** /*******************************************************************************
 667:Generated_Source\PSoC6/I2C_MASTER.c **** * Function Name: I2C_MasterStatus
 668:Generated_Source\PSoC6/I2C_MASTER.c **** ********************************************************************************
 669:Generated_Source\PSoC6/I2C_MASTER.c **** *
 670:Generated_Source\PSoC6/I2C_MASTER.c **** * Summary:
 671:Generated_Source\PSoC6/I2C_MASTER.c **** *  Returns the master's communication status.
 672:Generated_Source\PSoC6/I2C_MASTER.c **** *
 673:Generated_Source\PSoC6/I2C_MASTER.c **** * Parameters:
 674:Generated_Source\PSoC6/I2C_MASTER.c **** *  None.
 675:Generated_Source\PSoC6/I2C_MASTER.c **** *
 676:Generated_Source\PSoC6/I2C_MASTER.c **** * Return:
 677:Generated_Source\PSoC6/I2C_MASTER.c **** *  Current status of I2C master.
 678:Generated_Source\PSoC6/I2C_MASTER.c **** *
 679:Generated_Source\PSoC6/I2C_MASTER.c **** * Global variables:
 680:Generated_Source\PSoC6/I2C_MASTER.c **** *  I2C_mstrStatus - The global variable used to store a current
 681:Generated_Source\PSoC6/I2C_MASTER.c **** *                                status of the I2C Master.
 682:Generated_Source\PSoC6/I2C_MASTER.c **** *
 683:Generated_Source\PSoC6/I2C_MASTER.c **** *******************************************************************************/
ARM GAS  C:\Users\thoma\AppData\Local\Temp\ccci7rYf.s 			page 76


 684:Generated_Source\PSoC6/I2C_MASTER.c **** uint8 I2C_MasterStatus(void) 
 685:Generated_Source\PSoC6/I2C_MASTER.c **** {
 921              		.loc 1 685 0
 922              		.cfi_startproc
 923              		@ args = 0, pretend = 0, frame = 0
 924              		@ frame_needed = 0, uses_anonymous_args = 0
 925              		@ link register save eliminated.
 926              	.LVL77:
 927              	.LBB66:
 928              	.LBB67:
1717:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     __DSB();
 929              		.loc 2 1717 0
 930 0000 4FF08062 		mov	r2, #67108864
 931 0004 0A4B     		ldr	r3, .L75
 932 0006 C3F88C20 		str	r2, [r3, #140]
 933              	.LBB68:
 934              	.LBB69:
 935              		.loc 3 882 0
 936              		.syntax unified
 937              	@ 882 "Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h" 1
 938 000a BFF34F8F 		dsb 0xF
 939              	@ 0 "" 2
 940              		.thumb
 941              		.syntax unified
 942              	.LBE69:
 943              	.LBE68:
 944              	.LBB70:
 945              	.LBB71:
 871:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 946              		.loc 3 871 0
 947              		.syntax unified
 948              	@ 871 "Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h" 1
 949 000e BFF36F8F 		isb 0xF
 950              	@ 0 "" 2
 951              	.LVL78:
 952              		.thumb
 953              		.syntax unified
 954              	.LBE71:
 955              	.LBE70:
 956              	.LBE67:
 957              	.LBE66:
 686:Generated_Source\PSoC6/I2C_MASTER.c ****     uint8 status;
 687:Generated_Source\PSoC6/I2C_MASTER.c **** 
 688:Generated_Source\PSoC6/I2C_MASTER.c ****     I2C_DisableInt(); /* Lock from interrupt */
 689:Generated_Source\PSoC6/I2C_MASTER.c **** 
 690:Generated_Source\PSoC6/I2C_MASTER.c ****     /* Read master status */
 691:Generated_Source\PSoC6/I2C_MASTER.c ****     status = I2C_mstrStatus;
 958              		.loc 1 691 0
 959 0012 084B     		ldr	r3, .L75+4
 960 0014 1878     		ldrb	r0, [r3]	@ zero_extendqisi2
 961 0016 C0B2     		uxtb	r0, r0
 962              	.LVL79:
 692:Generated_Source\PSoC6/I2C_MASTER.c **** 
 693:Generated_Source\PSoC6/I2C_MASTER.c ****     if (I2C_CHECK_SM_MASTER)
 963              		.loc 1 693 0
 964 0018 074B     		ldr	r3, .L75+8
 965 001a 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
ARM GAS  C:\Users\thoma\AppData\Local\Temp\ccci7rYf.s 			page 77


 966 001c 13F0400F 		tst	r3, #64
 967 0020 01D0     		beq	.L74
 694:Generated_Source\PSoC6/I2C_MASTER.c ****     {
 695:Generated_Source\PSoC6/I2C_MASTER.c ****         /* Set transfer in progress flag in status */
 696:Generated_Source\PSoC6/I2C_MASTER.c ****         status |= I2C_MSTAT_XFER_INP;
 968              		.loc 1 696 0
 969 0022 40F00400 		orr	r0, r0, #4
 970              	.LVL80:
 971              	.L74:
 972              	.LBB72:
 973              	.LBB73:
1681:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
 974              		.loc 2 1681 0
 975 0026 4FF08062 		mov	r2, #67108864
 976 002a 014B     		ldr	r3, .L75
 977 002c DA60     		str	r2, [r3, #12]
 978              	.LVL81:
 979              	.LBE73:
 980              	.LBE72:
 697:Generated_Source\PSoC6/I2C_MASTER.c ****     }
 698:Generated_Source\PSoC6/I2C_MASTER.c **** 
 699:Generated_Source\PSoC6/I2C_MASTER.c ****     I2C_EnableInt(); /* Release lock */
 700:Generated_Source\PSoC6/I2C_MASTER.c **** 
 701:Generated_Source\PSoC6/I2C_MASTER.c ****     return (status);
 702:Generated_Source\PSoC6/I2C_MASTER.c **** }
 981              		.loc 1 702 0
 982 002e 7047     		bx	lr
 983              	.L76:
 984              		.align	2
 985              	.L75:
 986 0030 00E100E0 		.word	-536813312
 987 0034 00000000 		.word	I2C_mstrStatus
 988 0038 00000000 		.word	I2C_state
 989              		.cfi_endproc
 990              	.LFE142:
 991              		.size	I2C_MasterStatus, .-I2C_MasterStatus
 992              		.section	.text.I2C_MasterClearStatus,"ax",%progbits
 993              		.align	2
 994              		.global	I2C_MasterClearStatus
 995              		.thumb
 996              		.thumb_func
 997              		.type	I2C_MasterClearStatus, %function
 998              	I2C_MasterClearStatus:
 999              	.LFB143:
 703:Generated_Source\PSoC6/I2C_MASTER.c **** 
 704:Generated_Source\PSoC6/I2C_MASTER.c **** 
 705:Generated_Source\PSoC6/I2C_MASTER.c **** /*******************************************************************************
 706:Generated_Source\PSoC6/I2C_MASTER.c **** * Function Name: I2C_MasterClearStatus
 707:Generated_Source\PSoC6/I2C_MASTER.c **** ********************************************************************************
 708:Generated_Source\PSoC6/I2C_MASTER.c **** *
 709:Generated_Source\PSoC6/I2C_MASTER.c **** * Summary:
 710:Generated_Source\PSoC6/I2C_MASTER.c **** *  Clears all status flags and returns the master status.
 711:Generated_Source\PSoC6/I2C_MASTER.c **** *
 712:Generated_Source\PSoC6/I2C_MASTER.c **** * Parameters:
 713:Generated_Source\PSoC6/I2C_MASTER.c **** *  None.
 714:Generated_Source\PSoC6/I2C_MASTER.c **** *
 715:Generated_Source\PSoC6/I2C_MASTER.c **** * Return:
ARM GAS  C:\Users\thoma\AppData\Local\Temp\ccci7rYf.s 			page 78


 716:Generated_Source\PSoC6/I2C_MASTER.c **** *  Current status of I2C master.
 717:Generated_Source\PSoC6/I2C_MASTER.c **** *
 718:Generated_Source\PSoC6/I2C_MASTER.c **** * Global variables:
 719:Generated_Source\PSoC6/I2C_MASTER.c **** *  I2C_mstrStatus - The global variable used to store a current
 720:Generated_Source\PSoC6/I2C_MASTER.c **** *                                status of the I2C Master.
 721:Generated_Source\PSoC6/I2C_MASTER.c **** *
 722:Generated_Source\PSoC6/I2C_MASTER.c **** * Reentrant:
 723:Generated_Source\PSoC6/I2C_MASTER.c **** *  No.
 724:Generated_Source\PSoC6/I2C_MASTER.c **** *
 725:Generated_Source\PSoC6/I2C_MASTER.c **** *******************************************************************************/
 726:Generated_Source\PSoC6/I2C_MASTER.c **** uint8 I2C_MasterClearStatus(void) 
 727:Generated_Source\PSoC6/I2C_MASTER.c **** {
 1000              		.loc 1 727 0
 1001              		.cfi_startproc
 1002              		@ args = 0, pretend = 0, frame = 0
 1003              		@ frame_needed = 0, uses_anonymous_args = 0
 1004              		@ link register save eliminated.
 1005 0000 10B4     		push	{r4}
 1006              		.cfi_def_cfa_offset 4
 1007              		.cfi_offset 4, -4
 1008              	.LVL82:
 1009              	.LBB74:
 1010              	.LBB75:
1717:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     __DSB();
 1011              		.loc 2 1717 0
 1012 0002 084B     		ldr	r3, .L79
 1013 0004 4FF08062 		mov	r2, #67108864
 1014 0008 C3F88C20 		str	r2, [r3, #140]
 1015              	.LBB76:
 1016              	.LBB77:
 1017              		.loc 3 882 0
 1018              		.syntax unified
 1019              	@ 882 "Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h" 1
 1020 000c BFF34F8F 		dsb 0xF
 1021              	@ 0 "" 2
 1022              		.thumb
 1023              		.syntax unified
 1024              	.LBE77:
 1025              	.LBE76:
 1026              	.LBB78:
 1027              	.LBB79:
 871:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 1028              		.loc 3 871 0
 1029              		.syntax unified
 1030              	@ 871 "Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h" 1
 1031 0010 BFF36F8F 		isb 0xF
 1032              	@ 0 "" 2
 1033              	.LVL83:
 1034              		.thumb
 1035              		.syntax unified
 1036              	.LBE79:
 1037              	.LBE78:
 1038              	.LBE75:
 1039              	.LBE74:
 728:Generated_Source\PSoC6/I2C_MASTER.c ****     uint8 status;
 729:Generated_Source\PSoC6/I2C_MASTER.c **** 
 730:Generated_Source\PSoC6/I2C_MASTER.c ****     I2C_DisableInt(); /* Lock from interrupt */
ARM GAS  C:\Users\thoma\AppData\Local\Temp\ccci7rYf.s 			page 79


 731:Generated_Source\PSoC6/I2C_MASTER.c **** 
 732:Generated_Source\PSoC6/I2C_MASTER.c ****     /* Read and clear master status */
 733:Generated_Source\PSoC6/I2C_MASTER.c ****     status = I2C_mstrStatus;
 1040              		.loc 1 733 0
 1041 0014 0449     		ldr	r1, .L79+4
 1042 0016 0878     		ldrb	r0, [r1]	@ zero_extendqisi2
 1043              	.LVL84:
 734:Generated_Source\PSoC6/I2C_MASTER.c ****     I2C_mstrStatus = I2C_MSTAT_CLEAR;
 1044              		.loc 1 734 0
 1045 0018 0024     		movs	r4, #0
 1046 001a 0C70     		strb	r4, [r1]
 1047              	.LVL85:
 1048              	.LBB80:
 1049              	.LBB81:
1681:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
 1050              		.loc 2 1681 0
 1051 001c DA60     		str	r2, [r3, #12]
 1052              	.LVL86:
 1053              	.LBE81:
 1054              	.LBE80:
 735:Generated_Source\PSoC6/I2C_MASTER.c **** 
 736:Generated_Source\PSoC6/I2C_MASTER.c ****     I2C_EnableInt(); /* Release lock */
 737:Generated_Source\PSoC6/I2C_MASTER.c **** 
 738:Generated_Source\PSoC6/I2C_MASTER.c ****     return (status);
 739:Generated_Source\PSoC6/I2C_MASTER.c **** }
 1055              		.loc 1 739 0
 1056 001e 5DF8044B 		ldr	r4, [sp], #4
 1057              		.cfi_restore 4
 1058              		.cfi_def_cfa_offset 0
 1059 0022 7047     		bx	lr
 1060              	.L80:
 1061              		.align	2
 1062              	.L79:
 1063 0024 00E100E0 		.word	-536813312
 1064 0028 00000000 		.word	I2C_mstrStatus
 1065              		.cfi_endproc
 1066              	.LFE143:
 1067              		.size	I2C_MasterClearStatus, .-I2C_MasterClearStatus
 1068              		.section	.text.I2C_MasterGetReadBufSize,"ax",%progbits
 1069              		.align	2
 1070              		.global	I2C_MasterGetReadBufSize
 1071              		.thumb
 1072              		.thumb_func
 1073              		.type	I2C_MasterGetReadBufSize, %function
 1074              	I2C_MasterGetReadBufSize:
 1075              	.LFB144:
 740:Generated_Source\PSoC6/I2C_MASTER.c **** 
 741:Generated_Source\PSoC6/I2C_MASTER.c **** 
 742:Generated_Source\PSoC6/I2C_MASTER.c **** /*******************************************************************************
 743:Generated_Source\PSoC6/I2C_MASTER.c **** * Function Name: I2C_MasterGetReadBufSize
 744:Generated_Source\PSoC6/I2C_MASTER.c **** ********************************************************************************
 745:Generated_Source\PSoC6/I2C_MASTER.c **** *
 746:Generated_Source\PSoC6/I2C_MASTER.c **** * Summary:
 747:Generated_Source\PSoC6/I2C_MASTER.c **** *  Returns the amount of bytes that has been transferred with an
 748:Generated_Source\PSoC6/I2C_MASTER.c **** *  I2C_MasterReadBuf command.
 749:Generated_Source\PSoC6/I2C_MASTER.c **** *
 750:Generated_Source\PSoC6/I2C_MASTER.c **** * Parameters:
ARM GAS  C:\Users\thoma\AppData\Local\Temp\ccci7rYf.s 			page 80


 751:Generated_Source\PSoC6/I2C_MASTER.c **** *  None.
 752:Generated_Source\PSoC6/I2C_MASTER.c **** *
 753:Generated_Source\PSoC6/I2C_MASTER.c **** * Return:
 754:Generated_Source\PSoC6/I2C_MASTER.c **** *  Byte count of transfer. If the transfer is not yet complete, it will return
 755:Generated_Source\PSoC6/I2C_MASTER.c **** *  the byte count transferred so far.
 756:Generated_Source\PSoC6/I2C_MASTER.c **** *
 757:Generated_Source\PSoC6/I2C_MASTER.c **** * Global variables:
 758:Generated_Source\PSoC6/I2C_MASTER.c **** *  I2C_mstrRdBufIndex - The global variable stores current index
 759:Generated_Source\PSoC6/I2C_MASTER.c **** *                                    within the master read buffer.
 760:Generated_Source\PSoC6/I2C_MASTER.c **** *
 761:Generated_Source\PSoC6/I2C_MASTER.c **** *******************************************************************************/
 762:Generated_Source\PSoC6/I2C_MASTER.c **** uint8 I2C_MasterGetReadBufSize(void) 
 763:Generated_Source\PSoC6/I2C_MASTER.c **** {
 1076              		.loc 1 763 0
 1077              		.cfi_startproc
 1078              		@ args = 0, pretend = 0, frame = 0
 1079              		@ frame_needed = 0, uses_anonymous_args = 0
 1080              		@ link register save eliminated.
 764:Generated_Source\PSoC6/I2C_MASTER.c ****     return (I2C_mstrRdBufIndex);
 1081              		.loc 1 764 0
 1082 0000 014B     		ldr	r3, .L82
 1083 0002 1878     		ldrb	r0, [r3]	@ zero_extendqisi2
 765:Generated_Source\PSoC6/I2C_MASTER.c **** }
 1084              		.loc 1 765 0
 1085 0004 7047     		bx	lr
 1086              	.L83:
 1087 0006 00BF     		.align	2
 1088              	.L82:
 1089 0008 00000000 		.word	I2C_mstrRdBufIndex
 1090              		.cfi_endproc
 1091              	.LFE144:
 1092              		.size	I2C_MasterGetReadBufSize, .-I2C_MasterGetReadBufSize
 1093              		.section	.text.I2C_MasterGetWriteBufSize,"ax",%progbits
 1094              		.align	2
 1095              		.global	I2C_MasterGetWriteBufSize
 1096              		.thumb
 1097              		.thumb_func
 1098              		.type	I2C_MasterGetWriteBufSize, %function
 1099              	I2C_MasterGetWriteBufSize:
 1100              	.LFB145:
 766:Generated_Source\PSoC6/I2C_MASTER.c **** 
 767:Generated_Source\PSoC6/I2C_MASTER.c **** 
 768:Generated_Source\PSoC6/I2C_MASTER.c **** /*******************************************************************************
 769:Generated_Source\PSoC6/I2C_MASTER.c **** * Function Name: I2C_MasterGetWriteBufSize
 770:Generated_Source\PSoC6/I2C_MASTER.c **** ********************************************************************************
 771:Generated_Source\PSoC6/I2C_MASTER.c **** *
 772:Generated_Source\PSoC6/I2C_MASTER.c **** * Summary:
 773:Generated_Source\PSoC6/I2C_MASTER.c **** *  Returns the amount of bytes that has been transferred with an
 774:Generated_Source\PSoC6/I2C_MASTER.c **** *  I2C_MasterWriteBuf command.
 775:Generated_Source\PSoC6/I2C_MASTER.c **** *
 776:Generated_Source\PSoC6/I2C_MASTER.c **** * Parameters:
 777:Generated_Source\PSoC6/I2C_MASTER.c **** *  None.
 778:Generated_Source\PSoC6/I2C_MASTER.c **** *
 779:Generated_Source\PSoC6/I2C_MASTER.c **** * Return:
 780:Generated_Source\PSoC6/I2C_MASTER.c **** *  Byte count of transfer. If the transfer is not yet complete, it will return
 781:Generated_Source\PSoC6/I2C_MASTER.c **** *  the byte count transferred so far.
 782:Generated_Source\PSoC6/I2C_MASTER.c **** *
ARM GAS  C:\Users\thoma\AppData\Local\Temp\ccci7rYf.s 			page 81


 783:Generated_Source\PSoC6/I2C_MASTER.c **** * Global variables:
 784:Generated_Source\PSoC6/I2C_MASTER.c **** *  I2C_mstrWrBufIndex -  The global variable used to stores current
 785:Generated_Source\PSoC6/I2C_MASTER.c **** *                                     index within master write buffer.
 786:Generated_Source\PSoC6/I2C_MASTER.c **** *
 787:Generated_Source\PSoC6/I2C_MASTER.c **** *******************************************************************************/
 788:Generated_Source\PSoC6/I2C_MASTER.c **** uint8 I2C_MasterGetWriteBufSize(void) 
 789:Generated_Source\PSoC6/I2C_MASTER.c **** {
 1101              		.loc 1 789 0
 1102              		.cfi_startproc
 1103              		@ args = 0, pretend = 0, frame = 0
 1104              		@ frame_needed = 0, uses_anonymous_args = 0
 1105              		@ link register save eliminated.
 790:Generated_Source\PSoC6/I2C_MASTER.c ****     return (I2C_mstrWrBufIndex);
 1106              		.loc 1 790 0
 1107 0000 014B     		ldr	r3, .L85
 1108 0002 1878     		ldrb	r0, [r3]	@ zero_extendqisi2
 791:Generated_Source\PSoC6/I2C_MASTER.c **** }
 1109              		.loc 1 791 0
 1110 0004 7047     		bx	lr
 1111              	.L86:
 1112 0006 00BF     		.align	2
 1113              	.L85:
 1114 0008 00000000 		.word	I2C_mstrWrBufIndex
 1115              		.cfi_endproc
 1116              	.LFE145:
 1117              		.size	I2C_MasterGetWriteBufSize, .-I2C_MasterGetWriteBufSize
 1118              		.section	.text.I2C_MasterClearReadBuf,"ax",%progbits
 1119              		.align	2
 1120              		.global	I2C_MasterClearReadBuf
 1121              		.thumb
 1122              		.thumb_func
 1123              		.type	I2C_MasterClearReadBuf, %function
 1124              	I2C_MasterClearReadBuf:
 1125              	.LFB146:
 792:Generated_Source\PSoC6/I2C_MASTER.c **** 
 793:Generated_Source\PSoC6/I2C_MASTER.c **** 
 794:Generated_Source\PSoC6/I2C_MASTER.c **** /*******************************************************************************
 795:Generated_Source\PSoC6/I2C_MASTER.c **** * Function Name: I2C_MasterClearReadBuf
 796:Generated_Source\PSoC6/I2C_MASTER.c **** ********************************************************************************
 797:Generated_Source\PSoC6/I2C_MASTER.c **** *
 798:Generated_Source\PSoC6/I2C_MASTER.c **** * Summary:
 799:Generated_Source\PSoC6/I2C_MASTER.c **** *  Resets the read buffer pointer back to the first byte in the buffer.
 800:Generated_Source\PSoC6/I2C_MASTER.c **** *
 801:Generated_Source\PSoC6/I2C_MASTER.c **** * Parameters:
 802:Generated_Source\PSoC6/I2C_MASTER.c **** *  None.
 803:Generated_Source\PSoC6/I2C_MASTER.c **** *
 804:Generated_Source\PSoC6/I2C_MASTER.c **** * Return:
 805:Generated_Source\PSoC6/I2C_MASTER.c **** *  None.
 806:Generated_Source\PSoC6/I2C_MASTER.c **** *
 807:Generated_Source\PSoC6/I2C_MASTER.c **** * Global variables:
 808:Generated_Source\PSoC6/I2C_MASTER.c **** *  I2C_mstrRdBufIndex - The global variable used to stores current
 809:Generated_Source\PSoC6/I2C_MASTER.c **** *                                    index within master read buffer.
 810:Generated_Source\PSoC6/I2C_MASTER.c **** *  I2C_mstrStatus - The global variable used to store a current
 811:Generated_Source\PSoC6/I2C_MASTER.c **** *                                status of the I2C Master.
 812:Generated_Source\PSoC6/I2C_MASTER.c **** *
 813:Generated_Source\PSoC6/I2C_MASTER.c **** * Reentrant:
 814:Generated_Source\PSoC6/I2C_MASTER.c **** *  No.
ARM GAS  C:\Users\thoma\AppData\Local\Temp\ccci7rYf.s 			page 82


 815:Generated_Source\PSoC6/I2C_MASTER.c **** *
 816:Generated_Source\PSoC6/I2C_MASTER.c **** *******************************************************************************/
 817:Generated_Source\PSoC6/I2C_MASTER.c **** void I2C_MasterClearReadBuf(void) 
 818:Generated_Source\PSoC6/I2C_MASTER.c **** {
 1126              		.loc 1 818 0
 1127              		.cfi_startproc
 1128              		@ args = 0, pretend = 0, frame = 0
 1129              		@ frame_needed = 0, uses_anonymous_args = 0
 1130              		@ link register save eliminated.
 1131              	.LVL87:
 1132              	.LBB82:
 1133              	.LBB83:
1717:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     __DSB();
 1134              		.loc 2 1717 0
 1135 0000 094A     		ldr	r2, .L88
 1136 0002 4FF08061 		mov	r1, #67108864
 1137 0006 C2F88C10 		str	r1, [r2, #140]
 1138              	.LBB84:
 1139              	.LBB85:
 1140              		.loc 3 882 0
 1141              		.syntax unified
 1142              	@ 882 "Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h" 1
 1143 000a BFF34F8F 		dsb 0xF
 1144              	@ 0 "" 2
 1145              		.thumb
 1146              		.syntax unified
 1147              	.LBE85:
 1148              	.LBE84:
 1149              	.LBB86:
 1150              	.LBB87:
 871:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 1151              		.loc 3 871 0
 1152              		.syntax unified
 1153              	@ 871 "Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h" 1
 1154 000e BFF36F8F 		isb 0xF
 1155              	@ 0 "" 2
 1156              	.LVL88:
 1157              		.thumb
 1158              		.syntax unified
 1159              	.LBE87:
 1160              	.LBE86:
 1161              	.LBE83:
 1162              	.LBE82:
 819:Generated_Source\PSoC6/I2C_MASTER.c ****     I2C_DisableInt(); /* Lock from interrupt */
 820:Generated_Source\PSoC6/I2C_MASTER.c **** 
 821:Generated_Source\PSoC6/I2C_MASTER.c ****     I2C_mstrRdBufIndex = 0u;
 1163              		.loc 1 821 0
 1164 0012 0020     		movs	r0, #0
 1165 0014 054B     		ldr	r3, .L88+4
 1166 0016 1870     		strb	r0, [r3]
 822:Generated_Source\PSoC6/I2C_MASTER.c ****     I2C_mstrStatus    &= (uint8) ~I2C_MSTAT_RD_CMPLT;
 1167              		.loc 1 822 0
 1168 0018 0548     		ldr	r0, .L88+8
 1169 001a 0378     		ldrb	r3, [r0]	@ zero_extendqisi2
 1170 001c 03F0FE03 		and	r3, r3, #254
 1171 0020 0370     		strb	r3, [r0]
 1172              	.LVL89:
ARM GAS  C:\Users\thoma\AppData\Local\Temp\ccci7rYf.s 			page 83


 1173              	.LBB88:
 1174              	.LBB89:
1681:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
 1175              		.loc 2 1681 0
 1176 0022 D160     		str	r1, [r2, #12]
 1177              	.LVL90:
 1178 0024 7047     		bx	lr
 1179              	.L89:
 1180 0026 00BF     		.align	2
 1181              	.L88:
 1182 0028 00E100E0 		.word	-536813312
 1183 002c 00000000 		.word	I2C_mstrRdBufIndex
 1184 0030 00000000 		.word	I2C_mstrStatus
 1185              	.LBE89:
 1186              	.LBE88:
 1187              		.cfi_endproc
 1188              	.LFE146:
 1189              		.size	I2C_MasterClearReadBuf, .-I2C_MasterClearReadBuf
 1190              		.section	.text.I2C_MasterClearWriteBuf,"ax",%progbits
 1191              		.align	2
 1192              		.global	I2C_MasterClearWriteBuf
 1193              		.thumb
 1194              		.thumb_func
 1195              		.type	I2C_MasterClearWriteBuf, %function
 1196              	I2C_MasterClearWriteBuf:
 1197              	.LFB147:
 823:Generated_Source\PSoC6/I2C_MASTER.c **** 
 824:Generated_Source\PSoC6/I2C_MASTER.c ****     I2C_EnableInt(); /* Release lock */
 825:Generated_Source\PSoC6/I2C_MASTER.c **** }
 826:Generated_Source\PSoC6/I2C_MASTER.c **** 
 827:Generated_Source\PSoC6/I2C_MASTER.c **** 
 828:Generated_Source\PSoC6/I2C_MASTER.c **** /*******************************************************************************
 829:Generated_Source\PSoC6/I2C_MASTER.c **** * Function Name: I2C_MasterClearWriteBuf
 830:Generated_Source\PSoC6/I2C_MASTER.c **** ********************************************************************************
 831:Generated_Source\PSoC6/I2C_MASTER.c **** *
 832:Generated_Source\PSoC6/I2C_MASTER.c **** * Summary:
 833:Generated_Source\PSoC6/I2C_MASTER.c **** *  Resets the write buffer pointer back to the first byte in the buffer.
 834:Generated_Source\PSoC6/I2C_MASTER.c **** *
 835:Generated_Source\PSoC6/I2C_MASTER.c **** * Parameters:
 836:Generated_Source\PSoC6/I2C_MASTER.c **** *  None.
 837:Generated_Source\PSoC6/I2C_MASTER.c **** *
 838:Generated_Source\PSoC6/I2C_MASTER.c **** * Return:
 839:Generated_Source\PSoC6/I2C_MASTER.c **** *  None.
 840:Generated_Source\PSoC6/I2C_MASTER.c **** *
 841:Generated_Source\PSoC6/I2C_MASTER.c **** * Global variables:
 842:Generated_Source\PSoC6/I2C_MASTER.c **** *  I2C_mstrRdBufIndex - The global variable used to stote current
 843:Generated_Source\PSoC6/I2C_MASTER.c **** *                                    index within master read buffer.
 844:Generated_Source\PSoC6/I2C_MASTER.c **** *  I2C_mstrStatus - The global variable used to store a current
 845:Generated_Source\PSoC6/I2C_MASTER.c **** *                                status of the I2C Master.
 846:Generated_Source\PSoC6/I2C_MASTER.c **** *
 847:Generated_Source\PSoC6/I2C_MASTER.c **** * Reentrant:
 848:Generated_Source\PSoC6/I2C_MASTER.c **** *  No.
 849:Generated_Source\PSoC6/I2C_MASTER.c **** *
 850:Generated_Source\PSoC6/I2C_MASTER.c **** *******************************************************************************/
 851:Generated_Source\PSoC6/I2C_MASTER.c **** void I2C_MasterClearWriteBuf(void) 
 852:Generated_Source\PSoC6/I2C_MASTER.c **** {
 1198              		.loc 1 852 0
ARM GAS  C:\Users\thoma\AppData\Local\Temp\ccci7rYf.s 			page 84


 1199              		.cfi_startproc
 1200              		@ args = 0, pretend = 0, frame = 0
 1201              		@ frame_needed = 0, uses_anonymous_args = 0
 1202              		@ link register save eliminated.
 1203              	.LVL91:
 1204              	.LBB90:
 1205              	.LBB91:
1717:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     __DSB();
 1206              		.loc 2 1717 0
 1207 0000 094A     		ldr	r2, .L91
 1208 0002 4FF08061 		mov	r1, #67108864
 1209 0006 C2F88C10 		str	r1, [r2, #140]
 1210              	.LBB92:
 1211              	.LBB93:
 1212              		.loc 3 882 0
 1213              		.syntax unified
 1214              	@ 882 "Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h" 1
 1215 000a BFF34F8F 		dsb 0xF
 1216              	@ 0 "" 2
 1217              		.thumb
 1218              		.syntax unified
 1219              	.LBE93:
 1220              	.LBE92:
 1221              	.LBB94:
 1222              	.LBB95:
 871:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 1223              		.loc 3 871 0
 1224              		.syntax unified
 1225              	@ 871 "Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h" 1
 1226 000e BFF36F8F 		isb 0xF
 1227              	@ 0 "" 2
 1228              	.LVL92:
 1229              		.thumb
 1230              		.syntax unified
 1231              	.LBE95:
 1232              	.LBE94:
 1233              	.LBE91:
 1234              	.LBE90:
 853:Generated_Source\PSoC6/I2C_MASTER.c ****     I2C_DisableInt(); /* Lock from interrupt */
 854:Generated_Source\PSoC6/I2C_MASTER.c **** 
 855:Generated_Source\PSoC6/I2C_MASTER.c ****     I2C_mstrWrBufIndex = 0u;
 1235              		.loc 1 855 0
 1236 0012 0020     		movs	r0, #0
 1237 0014 054B     		ldr	r3, .L91+4
 1238 0016 1870     		strb	r0, [r3]
 856:Generated_Source\PSoC6/I2C_MASTER.c ****     I2C_mstrStatus    &= (uint8) ~I2C_MSTAT_WR_CMPLT;
 1239              		.loc 1 856 0
 1240 0018 0548     		ldr	r0, .L91+8
 1241 001a 0378     		ldrb	r3, [r0]	@ zero_extendqisi2
 1242 001c 03F0FD03 		and	r3, r3, #253
 1243 0020 0370     		strb	r3, [r0]
 1244              	.LVL93:
 1245              	.LBB96:
 1246              	.LBB97:
1681:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
 1247              		.loc 2 1681 0
 1248 0022 D160     		str	r1, [r2, #12]
ARM GAS  C:\Users\thoma\AppData\Local\Temp\ccci7rYf.s 			page 85


 1249              	.LVL94:
 1250 0024 7047     		bx	lr
 1251              	.L92:
 1252 0026 00BF     		.align	2
 1253              	.L91:
 1254 0028 00E100E0 		.word	-536813312
 1255 002c 00000000 		.word	I2C_mstrWrBufIndex
 1256 0030 00000000 		.word	I2C_mstrStatus
 1257              	.LBE97:
 1258              	.LBE96:
 1259              		.cfi_endproc
 1260              	.LFE147:
 1261              		.size	I2C_MasterClearWriteBuf, .-I2C_MasterClearWriteBuf
 1262              		.comm	I2C_mstrWrBufIndex,1,1
 1263              		.comm	I2C_mstrWrBufSize,1,1
 1264              		.comm	I2C_mstrWrBufPtr,4,4
 1265              		.comm	I2C_mstrRdBufIndex,1,1
 1266              		.comm	I2C_mstrRdBufSize,1,1
 1267              		.comm	I2C_mstrRdBufPtr,4,4
 1268              		.comm	I2C_mstrControl,1,1
 1269              		.comm	I2C_mstrStatus,1,1
 1270              		.text
 1271              	.Letext0:
 1272              		.file 4 "Generated_Source\\PSoC6\\pdl\\devices/psoc6/include/cyble_416045_02.h"
 1273              		.file 5 "c:\\program files (x86)\\cypress\\psoc creator\\4.4\\psoc creator\\import\\gnu\\arm\\5.4.
 1274              		.file 6 "c:\\program files (x86)\\cypress\\psoc creator\\4.4\\psoc creator\\import\\gnu\\arm\\5.4.
 1275              		.file 7 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/device/cy_device.h"
 1276              		.file 8 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/syslib/cy_syslib.h"
 1277              		.file 9 "Generated_Source\\PSoC6\\I2C_PVT.h"
 1278              		.section	.debug_info,"",%progbits
 1279              	.Ldebug_info0:
 1280 0000 15100000 		.4byte	0x1015
 1281 0004 0400     		.2byte	0x4
 1282 0006 00000000 		.4byte	.Ldebug_abbrev0
 1283 000a 04       		.byte	0x4
 1284 000b 01       		.uleb128 0x1
 1285 000c B2030000 		.4byte	.LASF324
 1286 0010 0C       		.byte	0xc
 1287 0011 04160000 		.4byte	.LASF325
 1288 0015 32180000 		.4byte	.LASF326
 1289 0019 00000000 		.4byte	.Ldebug_ranges0+0
 1290 001d 00000000 		.4byte	0
 1291 0021 00000000 		.4byte	.Ldebug_line0
 1292 0025 02       		.uleb128 0x2
 1293 0026 02       		.byte	0x2
 1294 0027 E6030000 		.4byte	0x3e6
 1295 002b 04       		.byte	0x4
 1296 002c 24       		.byte	0x24
 1297 002d E6030000 		.4byte	0x3e6
 1298 0031 03       		.uleb128 0x3
 1299 0032 03170000 		.4byte	.LASF0
 1300 0036 71       		.sleb128 -15
 1301 0037 03       		.uleb128 0x3
 1302 0038 1C120000 		.4byte	.LASF1
 1303 003c 72       		.sleb128 -14
 1304 003d 03       		.uleb128 0x3
 1305 003e 58170000 		.4byte	.LASF2
ARM GAS  C:\Users\thoma\AppData\Local\Temp\ccci7rYf.s 			page 86


 1306 0042 73       		.sleb128 -13
 1307 0043 03       		.uleb128 0x3
 1308 0044 CF040000 		.4byte	.LASF3
 1309 0048 74       		.sleb128 -12
 1310 0049 03       		.uleb128 0x3
 1311 004a F60D0000 		.4byte	.LASF4
 1312 004e 75       		.sleb128 -11
 1313 004f 03       		.uleb128 0x3
 1314 0050 B6150000 		.4byte	.LASF5
 1315 0054 76       		.sleb128 -10
 1316 0055 03       		.uleb128 0x3
 1317 0056 46070000 		.4byte	.LASF6
 1318 005a 7B       		.sleb128 -5
 1319 005b 03       		.uleb128 0x3
 1320 005c A4150000 		.4byte	.LASF7
 1321 0060 7C       		.sleb128 -4
 1322 0061 03       		.uleb128 0x3
 1323 0062 A6030000 		.4byte	.LASF8
 1324 0066 7E       		.sleb128 -2
 1325 0067 03       		.uleb128 0x3
 1326 0068 5B140000 		.4byte	.LASF9
 1327 006c 7F       		.sleb128 -1
 1328 006d 04       		.uleb128 0x4
 1329 006e EC180000 		.4byte	.LASF10
 1330 0072 00       		.byte	0
 1331 0073 04       		.uleb128 0x4
 1332 0074 6C0F0000 		.4byte	.LASF11
 1333 0078 01       		.byte	0x1
 1334 0079 04       		.uleb128 0x4
 1335 007a 74020000 		.4byte	.LASF12
 1336 007e 02       		.byte	0x2
 1337 007f 04       		.uleb128 0x4
 1338 0080 77130000 		.4byte	.LASF13
 1339 0084 03       		.byte	0x3
 1340 0085 04       		.uleb128 0x4
 1341 0086 640A0000 		.4byte	.LASF14
 1342 008a 04       		.byte	0x4
 1343 008b 04       		.uleb128 0x4
 1344 008c F5170000 		.4byte	.LASF15
 1345 0090 05       		.byte	0x5
 1346 0091 04       		.uleb128 0x4
 1347 0092 BC0E0000 		.4byte	.LASF16
 1348 0096 06       		.byte	0x6
 1349 0097 04       		.uleb128 0x4
 1350 0098 51050000 		.4byte	.LASF17
 1351 009c 07       		.byte	0x7
 1352 009d 04       		.uleb128 0x4
 1353 009e FC120000 		.4byte	.LASF18
 1354 00a2 08       		.byte	0x8
 1355 00a3 04       		.uleb128 0x4
 1356 00a4 DD090000 		.4byte	.LASF19
 1357 00a8 09       		.byte	0x9
 1358 00a9 04       		.uleb128 0x4
 1359 00aa 800A0000 		.4byte	.LASF20
 1360 00ae 0A       		.byte	0xa
 1361 00af 04       		.uleb128 0x4
 1362 00b0 C8070000 		.4byte	.LASF21
ARM GAS  C:\Users\thoma\AppData\Local\Temp\ccci7rYf.s 			page 87


 1363 00b4 0B       		.byte	0xb
 1364 00b5 04       		.uleb128 0x4
 1365 00b6 9E110000 		.4byte	.LASF22
 1366 00ba 0C       		.byte	0xc
 1367 00bb 04       		.uleb128 0x4
 1368 00bc 6D050000 		.4byte	.LASF23
 1369 00c0 0D       		.byte	0xd
 1370 00c1 04       		.uleb128 0x4
 1371 00c2 A6120000 		.4byte	.LASF24
 1372 00c6 0E       		.byte	0xe
 1373 00c7 04       		.uleb128 0x4
 1374 00c8 C1020000 		.4byte	.LASF25
 1375 00cc 0F       		.byte	0xf
 1376 00cd 04       		.uleb128 0x4
 1377 00ce C4160000 		.4byte	.LASF26
 1378 00d2 10       		.byte	0x10
 1379 00d3 04       		.uleb128 0x4
 1380 00d4 FE0C0000 		.4byte	.LASF27
 1381 00d8 11       		.byte	0x11
 1382 00d9 04       		.uleb128 0x4
 1383 00da BA040000 		.4byte	.LASF28
 1384 00de 12       		.byte	0x12
 1385 00df 04       		.uleb128 0x4
 1386 00e0 B20C0000 		.4byte	.LASF29
 1387 00e4 13       		.byte	0x13
 1388 00e5 04       		.uleb128 0x4
 1389 00e6 52020000 		.4byte	.LASF30
 1390 00ea 14       		.byte	0x14
 1391 00eb 04       		.uleb128 0x4
 1392 00ec 06070000 		.4byte	.LASF31
 1393 00f0 15       		.byte	0x15
 1394 00f1 04       		.uleb128 0x4
 1395 00f2 BA0A0000 		.4byte	.LASF32
 1396 00f6 16       		.byte	0x16
 1397 00f7 04       		.uleb128 0x4
 1398 00f8 FA010000 		.4byte	.LASF33
 1399 00fc 17       		.byte	0x17
 1400 00fd 04       		.uleb128 0x4
 1401 00fe BB110000 		.4byte	.LASF34
 1402 0102 18       		.byte	0x18
 1403 0103 04       		.uleb128 0x4
 1404 0104 6E0D0000 		.4byte	.LASF35
 1405 0108 19       		.byte	0x19
 1406 0109 04       		.uleb128 0x4
 1407 010a BD000000 		.4byte	.LASF36
 1408 010e 1A       		.byte	0x1a
 1409 010f 04       		.uleb128 0x4
 1410 0110 89080000 		.4byte	.LASF37
 1411 0114 1B       		.byte	0x1b
 1412 0115 04       		.uleb128 0x4
 1413 0116 BF190000 		.4byte	.LASF38
 1414 011a 1C       		.byte	0x1c
 1415 011b 04       		.uleb128 0x4
 1416 011c 62160000 		.4byte	.LASF39
 1417 0120 1D       		.byte	0x1d
 1418 0121 04       		.uleb128 0x4
 1419 0122 140D0000 		.4byte	.LASF40
ARM GAS  C:\Users\thoma\AppData\Local\Temp\ccci7rYf.s 			page 88


 1420 0126 1E       		.byte	0x1e
 1421 0127 04       		.uleb128 0x4
 1422 0128 C3120000 		.4byte	.LASF41
 1423 012c 1F       		.byte	0x1f
 1424 012d 04       		.uleb128 0x4
 1425 012e F7100000 		.4byte	.LASF42
 1426 0132 20       		.byte	0x20
 1427 0133 04       		.uleb128 0x4
 1428 0134 E5070000 		.4byte	.LASF43
 1429 0138 21       		.byte	0x21
 1430 0139 04       		.uleb128 0x4
 1431 013a 11180000 		.4byte	.LASF44
 1432 013e 22       		.byte	0x22
 1433 013f 04       		.uleb128 0x4
 1434 0140 C10B0000 		.4byte	.LASF45
 1435 0144 23       		.byte	0x23
 1436 0145 04       		.uleb128 0x4
 1437 0146 7E010000 		.4byte	.LASF46
 1438 014a 24       		.byte	0x24
 1439 014b 04       		.uleb128 0x4
 1440 014c 89120000 		.4byte	.LASF47
 1441 0150 25       		.byte	0x25
 1442 0151 04       		.uleb128 0x4
 1443 0152 DC060000 		.4byte	.LASF48
 1444 0156 26       		.byte	0x26
 1445 0157 04       		.uleb128 0x4
 1446 0158 E6160000 		.4byte	.LASF49
 1447 015c 27       		.byte	0x27
 1448 015d 04       		.uleb128 0x4
 1449 015e B90D0000 		.4byte	.LASF50
 1450 0162 28       		.byte	0x28
 1451 0163 04       		.uleb128 0x4
 1452 0164 52070000 		.4byte	.LASF51
 1453 0168 29       		.byte	0x29
 1454 0169 04       		.uleb128 0x4
 1455 016a 8C0E0000 		.4byte	.LASF52
 1456 016e 2A       		.byte	0x2a
 1457 016f 04       		.uleb128 0x4
 1458 0170 58130000 		.4byte	.LASF53
 1459 0174 2B       		.byte	0x2b
 1460 0175 04       		.uleb128 0x4
 1461 0176 D9000000 		.4byte	.LASF54
 1462 017a 2C       		.byte	0x2c
 1463 017b 04       		.uleb128 0x4
 1464 017c 00060000 		.4byte	.LASF55
 1465 0180 2D       		.byte	0x2d
 1466 0181 04       		.uleb128 0x4
 1467 0182 A40D0000 		.4byte	.LASF56
 1468 0186 2E       		.byte	0x2e
 1469 0187 04       		.uleb128 0x4
 1470 0188 74120000 		.4byte	.LASF57
 1471 018c 2F       		.byte	0x2f
 1472 018d 04       		.uleb128 0x4
 1473 018e DB190000 		.4byte	.LASF58
 1474 0192 30       		.byte	0x30
 1475 0193 04       		.uleb128 0x4
 1476 0194 9E070000 		.4byte	.LASF59
ARM GAS  C:\Users\thoma\AppData\Local\Temp\ccci7rYf.s 			page 89


 1477 0198 31       		.byte	0x31
 1478 0199 04       		.uleb128 0x4
 1479 019a F7130000 		.4byte	.LASF60
 1480 019e 32       		.byte	0x32
 1481 019f 04       		.uleb128 0x4
 1482 01a0 180B0000 		.4byte	.LASF61
 1483 01a4 33       		.byte	0x33
 1484 01a5 04       		.uleb128 0x4
 1485 01a6 37010000 		.4byte	.LASF62
 1486 01aa 34       		.byte	0x34
 1487 01ab 04       		.uleb128 0x4
 1488 01ac 420F0000 		.4byte	.LASF63
 1489 01b0 35       		.byte	0x35
 1490 01b1 04       		.uleb128 0x4
 1491 01b2 D7140000 		.4byte	.LASF64
 1492 01b6 36       		.byte	0x36
 1493 01b7 04       		.uleb128 0x4
 1494 01b8 8E160000 		.4byte	.LASF65
 1495 01bc 37       		.byte	0x37
 1496 01bd 04       		.uleb128 0x4
 1497 01be 480A0000 		.4byte	.LASF66
 1498 01c2 38       		.byte	0x38
 1499 01c3 04       		.uleb128 0x4
 1500 01c4 9C000000 		.4byte	.LASF67
 1501 01c8 39       		.byte	0x39
 1502 01c9 04       		.uleb128 0x4
 1503 01ca 3C170000 		.4byte	.LASF68
 1504 01ce 3A       		.byte	0x3a
 1505 01cf 04       		.uleb128 0x4
 1506 01d0 260F0000 		.4byte	.LASF69
 1507 01d4 3B       		.byte	0x3b
 1508 01d5 04       		.uleb128 0x4
 1509 01d6 A5090000 		.4byte	.LASF70
 1510 01da 3C       		.byte	0x3c
 1511 01db 04       		.uleb128 0x4
 1512 01dc 18190000 		.4byte	.LASF71
 1513 01e0 3D       		.byte	0x3d
 1514 01e1 04       		.uleb128 0x4
 1515 01e2 8D0F0000 		.4byte	.LASF72
 1516 01e6 3E       		.byte	0x3e
 1517 01e7 04       		.uleb128 0x4
 1518 01e8 67070000 		.4byte	.LASF73
 1519 01ec 3F       		.byte	0x3f
 1520 01ed 04       		.uleb128 0x4
 1521 01ee 93130000 		.4byte	.LASF74
 1522 01f2 40       		.byte	0x40
 1523 01f3 04       		.uleb128 0x4
 1524 01f4 9D0A0000 		.4byte	.LASF75
 1525 01f8 41       		.byte	0x41
 1526 01f9 04       		.uleb128 0x4
 1527 01fa 70030000 		.4byte	.LASF76
 1528 01fe 42       		.byte	0x42
 1529 01ff 04       		.uleb128 0x4
 1530 0200 75140000 		.4byte	.LASF77
 1531 0204 43       		.byte	0x43
 1532 0205 04       		.uleb128 0x4
 1533 0206 5A0B0000 		.4byte	.LASF78
ARM GAS  C:\Users\thoma\AppData\Local\Temp\ccci7rYf.s 			page 90


 1534 020a 44       		.byte	0x44
 1535 020b 04       		.uleb128 0x4
 1536 020c 49190000 		.4byte	.LASF79
 1537 0210 45       		.byte	0x45
 1538 0211 04       		.uleb128 0x4
 1539 0212 AA0F0000 		.4byte	.LASF80
 1540 0216 46       		.byte	0x46
 1541 0217 04       		.uleb128 0x4
 1542 0218 29060000 		.4byte	.LASF81
 1543 021c 47       		.byte	0x47
 1544 021d 04       		.uleb128 0x4
 1545 021e C0130000 		.4byte	.LASF82
 1546 0222 48       		.byte	0x48
 1547 0223 04       		.uleb128 0x4
 1548 0224 DF0A0000 		.4byte	.LASF83
 1549 0228 49       		.byte	0x49
 1550 0229 04       		.uleb128 0x4
 1551 022a EE000000 		.4byte	.LASF84
 1552 022e 4A       		.byte	0x4a
 1553 022f 04       		.uleb128 0x4
 1554 0230 0A0F0000 		.4byte	.LASF85
 1555 0234 4B       		.byte	0x4b
 1556 0235 04       		.uleb128 0x4
 1557 0236 C60F0000 		.4byte	.LASF86
 1558 023a 4C       		.byte	0x4c
 1559 023b 04       		.uleb128 0x4
 1560 023c 58060000 		.4byte	.LASF87
 1561 0240 4D       		.byte	0x4d
 1562 0241 04       		.uleb128 0x4
 1563 0242 DF120000 		.4byte	.LASF88
 1564 0246 4E       		.byte	0x4e
 1565 0247 04       		.uleb128 0x4
 1566 0248 FB0A0000 		.4byte	.LASF89
 1567 024c 4F       		.byte	0x4f
 1568 024d 04       		.uleb128 0x4
 1569 024e 11010000 		.4byte	.LASF90
 1570 0252 50       		.byte	0x50
 1571 0253 04       		.uleb128 0x4
 1572 0254 D9110000 		.4byte	.LASF91
 1573 0258 51       		.byte	0x51
 1574 0259 04       		.uleb128 0x4
 1575 025a 01080000 		.4byte	.LASF92
 1576 025e 52       		.byte	0x52
 1577 025f 04       		.uleb128 0x4
 1578 0260 A4180000 		.4byte	.LASF93
 1579 0264 53       		.byte	0x53
 1580 0265 04       		.uleb128 0x4
 1581 0266 7F190000 		.4byte	.LASF94
 1582 026a 54       		.byte	0x54
 1583 026b 04       		.uleb128 0x4
 1584 026c DE0B0000 		.4byte	.LASF95
 1585 0270 55       		.byte	0x55
 1586 0271 04       		.uleb128 0x4
 1587 0272 1F080000 		.4byte	.LASF96
 1588 0276 56       		.byte	0x56
 1589 0277 04       		.uleb128 0x4
 1590 0278 BA050000 		.4byte	.LASF97
ARM GAS  C:\Users\thoma\AppData\Local\Temp\ccci7rYf.s 			page 91


 1591 027c 57       		.byte	0x57
 1592 027d 04       		.uleb128 0x4
 1593 027e F0190000 		.4byte	.LASF98
 1594 0282 58       		.byte	0x58
 1595 0283 04       		.uleb128 0x4
 1596 0284 7D100000 		.4byte	.LASF99
 1597 0288 59       		.byte	0x59
 1598 0289 04       		.uleb128 0x4
 1599 028a EF080000 		.4byte	.LASF100
 1600 028e 5A       		.byte	0x5a
 1601 028f 04       		.uleb128 0x4
 1602 0290 8A0D0000 		.4byte	.LASF101
 1603 0294 5B       		.byte	0x5b
 1604 0295 04       		.uleb128 0x4
 1605 0296 8C030000 		.4byte	.LASF102
 1606 029a 5C       		.byte	0x5c
 1607 029b 04       		.uleb128 0x4
 1608 029c B1140000 		.4byte	.LASF103
 1609 02a0 5D       		.byte	0x5d
 1610 02a1 04       		.uleb128 0x4
 1611 02a2 A5080000 		.4byte	.LASF104
 1612 02a6 5E       		.byte	0x5e
 1613 02a7 04       		.uleb128 0x4
 1614 02a8 65190000 		.4byte	.LASF105
 1615 02ac 5F       		.byte	0x5f
 1616 02ad 04       		.uleb128 0x4
 1617 02ae E30F0000 		.4byte	.LASF106
 1618 02b2 60       		.byte	0x60
 1619 02b3 04       		.uleb128 0x4
 1620 02b4 19030000 		.4byte	.LASF107
 1621 02b8 61       		.byte	0x61
 1622 02b9 04       		.uleb128 0x4
 1623 02ba C6150000 		.4byte	.LASF108
 1624 02be 62       		.byte	0x62
 1625 02bf 04       		.uleb128 0x4
 1626 02c0 5A090000 		.4byte	.LASF109
 1627 02c4 63       		.byte	0x63
 1628 02c5 04       		.uleb128 0x4
 1629 02c6 1F1A0000 		.4byte	.LASF110
 1630 02ca 64       		.byte	0x64
 1631 02cb 04       		.uleb128 0x4
 1632 02cc 9D100000 		.4byte	.LASF111
 1633 02d0 65       		.byte	0x65
 1634 02d1 04       		.uleb128 0x4
 1635 02d2 84070000 		.4byte	.LASF112
 1636 02d6 66       		.byte	0x66
 1637 02d7 04       		.uleb128 0x4
 1638 02d8 0B150000 		.4byte	.LASF113
 1639 02dc 67       		.byte	0x67
 1640 02dd 04       		.uleb128 0x4
 1641 02de F60B0000 		.4byte	.LASF114
 1642 02e2 68       		.byte	0x68
 1643 02e3 04       		.uleb128 0x4
 1644 02e4 C7010000 		.4byte	.LASF115
 1645 02e8 69       		.byte	0x69
 1646 02e9 04       		.uleb128 0x4
 1647 02ea 24100000 		.4byte	.LASF116
ARM GAS  C:\Users\thoma\AppData\Local\Temp\ccci7rYf.s 			page 92


 1648 02ee 6A       		.byte	0x6a
 1649 02ef 04       		.uleb128 0x4
 1650 02f0 21070000 		.4byte	.LASF117
 1651 02f4 6B       		.byte	0x6b
 1652 02f5 04       		.uleb128 0x4
 1653 02f6 DA170000 		.4byte	.LASF118
 1654 02fa 6C       		.byte	0x6c
 1655 02fb 04       		.uleb128 0x4
 1656 02fc A10E0000 		.4byte	.LASF119
 1657 0300 6D       		.byte	0x6d
 1658 0301 04       		.uleb128 0x4
 1659 0302 36050000 		.4byte	.LASF120
 1660 0306 6E       		.byte	0x6e
 1661 0307 04       		.uleb128 0x4
 1662 0308 47160000 		.4byte	.LASF121
 1663 030c 6F       		.byte	0x6f
 1664 030d 04       		.uleb128 0x4
 1665 030e C2090000 		.4byte	.LASF122
 1666 0312 70       		.byte	0x70
 1667 0313 04       		.uleb128 0x4
 1668 0314 49000000 		.4byte	.LASF123
 1669 0318 71       		.byte	0x71
 1670 0319 04       		.uleb128 0x4
 1671 031a DC100000 		.4byte	.LASF124
 1672 031e 72       		.byte	0x72
 1673 031f 04       		.uleb128 0x4
 1674 0320 CE0C0000 		.4byte	.LASF125
 1675 0324 73       		.byte	0x73
 1676 0325 04       		.uleb128 0x4
 1677 0326 89150000 		.4byte	.LASF126
 1678 032a 74       		.byte	0x74
 1679 032b 04       		.uleb128 0x4
 1680 032c 780C0000 		.4byte	.LASF127
 1681 0330 75       		.byte	0x75
 1682 0331 04       		.uleb128 0x4
 1683 0332 30120000 		.4byte	.LASF128
 1684 0336 76       		.byte	0x76
 1685 0337 04       		.uleb128 0x4
 1686 0338 DA020000 		.4byte	.LASF129
 1687 033c 77       		.byte	0x77
 1688 033d 04       		.uleb128 0x4
 1689 033e DC130000 		.4byte	.LASF130
 1690 0342 78       		.byte	0x78
 1691 0343 04       		.uleb128 0x4
 1692 0344 29140000 		.4byte	.LASF131
 1693 0348 79       		.byte	0x79
 1694 0349 04       		.uleb128 0x4
 1695 034a 89170000 		.4byte	.LASF132
 1696 034e 7A       		.byte	0x7a
 1697 034f 04       		.uleb128 0x4
 1698 0350 3C0E0000 		.4byte	.LASF133
 1699 0354 7B       		.byte	0x7b
 1700 0355 04       		.uleb128 0x4
 1701 0356 17050000 		.4byte	.LASF134
 1702 035a 7C       		.byte	0x7c
 1703 035b 04       		.uleb128 0x4
 1704 035c E0150000 		.4byte	.LASF135
ARM GAS  C:\Users\thoma\AppData\Local\Temp\ccci7rYf.s 			page 93


 1705 0360 7D       		.byte	0x7d
 1706 0361 04       		.uleb128 0x4
 1707 0362 74090000 		.4byte	.LASF136
 1708 0366 7E       		.byte	0x7e
 1709 0367 04       		.uleb128 0x4
 1710 0368 13110000 		.4byte	.LASF137
 1711 036c 7F       		.byte	0x7f
 1712 036d 04       		.uleb128 0x4
 1713 036e B7100000 		.4byte	.LASF138
 1714 0372 80       		.byte	0x80
 1715 0373 04       		.uleb128 0x4
 1716 0374 A4040000 		.4byte	.LASF139
 1717 0378 81       		.byte	0x81
 1718 0379 04       		.uleb128 0x4
 1719 037a 25150000 		.4byte	.LASF140
 1720 037e 82       		.byte	0x82
 1721 037f 04       		.uleb128 0x4
 1722 0380 210C0000 		.4byte	.LASF141
 1723 0384 83       		.byte	0x83
 1724 0385 04       		.uleb128 0x4
 1725 0386 6E000000 		.4byte	.LASF142
 1726 038a 84       		.byte	0x84
 1727 038b 04       		.uleb128 0x4
 1728 038c 72080000 		.4byte	.LASF143
 1729 0390 85       		.byte	0x85
 1730 0391 04       		.uleb128 0x4
 1731 0392 44140000 		.4byte	.LASF144
 1732 0396 86       		.byte	0x86
 1733 0397 04       		.uleb128 0x4
 1734 0398 480C0000 		.4byte	.LASF145
 1735 039c 87       		.byte	0x87
 1736 039d 04       		.uleb128 0x4
 1737 039e F5020000 		.4byte	.LASF146
 1738 03a2 88       		.byte	0x88
 1739 03a3 04       		.uleb128 0x4
 1740 03a4 8A050000 		.4byte	.LASF147
 1741 03a8 89       		.byte	0x89
 1742 03a9 04       		.uleb128 0x4
 1743 03aa 71170000 		.4byte	.LASF148
 1744 03ae 8A       		.byte	0x8a
 1745 03af 04       		.uleb128 0x4
 1746 03b0 1D090000 		.4byte	.LASF149
 1747 03b4 8B       		.byte	0x8b
 1748 03b5 04       		.uleb128 0x4
 1749 03b6 8A090000 		.4byte	.LASF150
 1750 03ba 8C       		.byte	0x8c
 1751 03bb 04       		.uleb128 0x4
 1752 03bc B1070000 		.4byte	.LASF151
 1753 03c0 8D       		.byte	0x8d
 1754 03c1 04       		.uleb128 0x4
 1755 03c2 44130000 		.4byte	.LASF152
 1756 03c6 8E       		.byte	0x8e
 1757 03c7 04       		.uleb128 0x4
 1758 03c8 760E0000 		.4byte	.LASF153
 1759 03cc 8F       		.byte	0x8f
 1760 03cd 04       		.uleb128 0x4
 1761 03ce 75060000 		.4byte	.LASF154
ARM GAS  C:\Users\thoma\AppData\Local\Temp\ccci7rYf.s 			page 94


 1762 03d2 90       		.byte	0x90
 1763 03d3 04       		.uleb128 0x4
 1764 03d4 9A0B0000 		.4byte	.LASF155
 1765 03d8 91       		.byte	0x91
 1766 03d9 04       		.uleb128 0x4
 1767 03da 41090000 		.4byte	.LASF156
 1768 03de 92       		.byte	0x92
 1769 03df 04       		.uleb128 0x4
 1770 03e0 490B0000 		.4byte	.LASF157
 1771 03e4 F0       		.byte	0xf0
 1772 03e5 00       		.byte	0
 1773 03e6 05       		.uleb128 0x5
 1774 03e7 02       		.byte	0x2
 1775 03e8 05       		.byte	0x5
 1776 03e9 B7020000 		.4byte	.LASF158
 1777 03ed 06       		.uleb128 0x6
 1778 03ee 6E0C0000 		.4byte	.LASF160
 1779 03f2 04       		.byte	0x4
 1780 03f3 F4       		.byte	0xf4
 1781 03f4 25000000 		.4byte	0x25
 1782 03f8 05       		.uleb128 0x5
 1783 03f9 01       		.byte	0x1
 1784 03fa 06       		.byte	0x6
 1785 03fb F8040000 		.4byte	.LASF159
 1786 03ff 06       		.uleb128 0x6
 1787 0400 DC160000 		.4byte	.LASF161
 1788 0404 05       		.byte	0x5
 1789 0405 1D       		.byte	0x1d
 1790 0406 0A040000 		.4byte	0x40a
 1791 040a 05       		.uleb128 0x5
 1792 040b 01       		.byte	0x1
 1793 040c 08       		.byte	0x8
 1794 040d F6150000 		.4byte	.LASF162
 1795 0411 06       		.uleb128 0x6
 1796 0412 D60D0000 		.4byte	.LASF163
 1797 0416 05       		.byte	0x5
 1798 0417 29       		.byte	0x29
 1799 0418 E6030000 		.4byte	0x3e6
 1800 041c 06       		.uleb128 0x6
 1801 041d 3B070000 		.4byte	.LASF164
 1802 0421 05       		.byte	0x5
 1803 0422 2B       		.byte	0x2b
 1804 0423 27040000 		.4byte	0x427
 1805 0427 05       		.uleb128 0x5
 1806 0428 02       		.byte	0x2
 1807 0429 07       		.byte	0x7
 1808 042a 3E100000 		.4byte	.LASF165
 1809 042e 06       		.uleb128 0x6
 1810 042f F0010000 		.4byte	.LASF166
 1811 0433 05       		.byte	0x5
 1812 0434 3F       		.byte	0x3f
 1813 0435 39040000 		.4byte	0x439
 1814 0439 05       		.uleb128 0x5
 1815 043a 04       		.byte	0x4
 1816 043b 05       		.byte	0x5
 1817 043c D0110000 		.4byte	.LASF167
 1818 0440 06       		.uleb128 0x6
ARM GAS  C:\Users\thoma\AppData\Local\Temp\ccci7rYf.s 			page 95


 1819 0441 28160000 		.4byte	.LASF168
 1820 0445 05       		.byte	0x5
 1821 0446 41       		.byte	0x41
 1822 0447 4B040000 		.4byte	0x44b
 1823 044b 05       		.uleb128 0x5
 1824 044c 04       		.byte	0x4
 1825 044d 07       		.byte	0x7
 1826 044e 9F140000 		.4byte	.LASF169
 1827 0452 05       		.uleb128 0x5
 1828 0453 08       		.byte	0x8
 1829 0454 05       		.byte	0x5
 1830 0455 3E0D0000 		.4byte	.LASF170
 1831 0459 05       		.uleb128 0x5
 1832 045a 08       		.byte	0x8
 1833 045b 07       		.byte	0x7
 1834 045c 9C060000 		.4byte	.LASF171
 1835 0460 07       		.uleb128 0x7
 1836 0461 04       		.byte	0x4
 1837 0462 05       		.byte	0x5
 1838 0463 696E7400 		.ascii	"int\000"
 1839 0467 05       		.uleb128 0x5
 1840 0468 04       		.byte	0x4
 1841 0469 07       		.byte	0x7
 1842 046a 71010000 		.4byte	.LASF172
 1843 046e 06       		.uleb128 0x6
 1844 046f 5F0C0000 		.4byte	.LASF173
 1845 0473 06       		.byte	0x6
 1846 0474 18       		.byte	0x18
 1847 0475 FF030000 		.4byte	0x3ff
 1848 0479 06       		.uleb128 0x6
 1849 047a 71040000 		.4byte	.LASF174
 1850 047e 06       		.byte	0x6
 1851 047f 20       		.byte	0x20
 1852 0480 11040000 		.4byte	0x411
 1853 0484 06       		.uleb128 0x6
 1854 0485 5D100000 		.4byte	.LASF175
 1855 0489 06       		.byte	0x6
 1856 048a 24       		.byte	0x24
 1857 048b 1C040000 		.4byte	0x41c
 1858 048f 06       		.uleb128 0x6
 1859 0490 F3140000 		.4byte	.LASF176
 1860 0494 06       		.byte	0x6
 1861 0495 2C       		.byte	0x2c
 1862 0496 2E040000 		.4byte	0x42e
 1863 049a 06       		.uleb128 0x6
 1864 049b 2D050000 		.4byte	.LASF177
 1865 049f 06       		.byte	0x6
 1866 04a0 30       		.byte	0x30
 1867 04a1 40040000 		.4byte	0x440
 1868 04a5 08       		.uleb128 0x8
 1869 04a6 040E     		.2byte	0xe04
 1870 04a8 02       		.byte	0x2
 1871 04a9 9601     		.2byte	0x196
 1872 04ab 61050000 		.4byte	0x561
 1873 04af 09       		.uleb128 0x9
 1874 04b0 B5050000 		.4byte	.LASF178
 1875 04b4 02       		.byte	0x2
ARM GAS  C:\Users\thoma\AppData\Local\Temp\ccci7rYf.s 			page 96


 1876 04b5 9801     		.2byte	0x198
 1877 04b7 7D050000 		.4byte	0x57d
 1878 04bb 00       		.byte	0
 1879 04bc 09       		.uleb128 0x9
 1880 04bd 5A110000 		.4byte	.LASF179
 1881 04c1 02       		.byte	0x2
 1882 04c2 9901     		.2byte	0x199
 1883 04c4 82050000 		.4byte	0x582
 1884 04c8 20       		.byte	0x20
 1885 04c9 09       		.uleb128 0x9
 1886 04ca BA160000 		.4byte	.LASF180
 1887 04ce 02       		.byte	0x2
 1888 04cf 9A01     		.2byte	0x19a
 1889 04d1 92050000 		.4byte	0x592
 1890 04d5 80       		.byte	0x80
 1891 04d6 09       		.uleb128 0x9
 1892 04d7 15060000 		.4byte	.LASF181
 1893 04db 02       		.byte	0x2
 1894 04dc 9B01     		.2byte	0x19b
 1895 04de 82050000 		.4byte	0x582
 1896 04e2 A0       		.byte	0xa0
 1897 04e3 0A       		.uleb128 0xa
 1898 04e4 2D180000 		.4byte	.LASF182
 1899 04e8 02       		.byte	0x2
 1900 04e9 9C01     		.2byte	0x19c
 1901 04eb 97050000 		.4byte	0x597
 1902 04ef 0001     		.2byte	0x100
 1903 04f1 0A       		.uleb128 0xa
 1904 04f2 76110000 		.4byte	.LASF183
 1905 04f6 02       		.byte	0x2
 1906 04f7 9D01     		.2byte	0x19d
 1907 04f9 82050000 		.4byte	0x582
 1908 04fd 2001     		.2byte	0x120
 1909 04ff 0A       		.uleb128 0xa
 1910 0500 880F0000 		.4byte	.LASF184
 1911 0504 02       		.byte	0x2
 1912 0505 9E01     		.2byte	0x19e
 1913 0507 9C050000 		.4byte	0x59c
 1914 050b 8001     		.2byte	0x180
 1915 050d 0A       		.uleb128 0xa
 1916 050e 80110000 		.4byte	.LASF185
 1917 0512 02       		.byte	0x2
 1918 0513 9F01     		.2byte	0x19f
 1919 0515 82050000 		.4byte	0x582
 1920 0519 A001     		.2byte	0x1a0
 1921 051b 0A       		.uleb128 0xa
 1922 051c BF160000 		.4byte	.LASF186
 1923 0520 02       		.byte	0x2
 1924 0521 A001     		.2byte	0x1a0
 1925 0523 A1050000 		.4byte	0x5a1
 1926 0527 0002     		.2byte	0x200
 1927 0529 0A       		.uleb128 0xa
 1928 052a 8A110000 		.4byte	.LASF187
 1929 052e 02       		.byte	0x2
 1930 052f A101     		.2byte	0x1a1
 1931 0531 A6050000 		.4byte	0x5a6
 1932 0535 2002     		.2byte	0x220
ARM GAS  C:\Users\thoma\AppData\Local\Temp\ccci7rYf.s 			page 97


 1933 0537 0B       		.uleb128 0xb
 1934 0538 495000   		.ascii	"IP\000"
 1935 053b 02       		.byte	0x2
 1936 053c A201     		.2byte	0x1a2
 1937 053e CB050000 		.4byte	0x5cb
 1938 0542 0003     		.2byte	0x300
 1939 0544 0A       		.uleb128 0xa
 1940 0545 94110000 		.4byte	.LASF188
 1941 0549 02       		.byte	0x2
 1942 054a A301     		.2byte	0x1a3
 1943 054c D0050000 		.4byte	0x5d0
 1944 0550 F003     		.2byte	0x3f0
 1945 0552 0A       		.uleb128 0xa
 1946 0553 CD100000 		.4byte	.LASF189
 1947 0557 02       		.byte	0x2
 1948 0558 A401     		.2byte	0x1a4
 1949 055a 78050000 		.4byte	0x578
 1950 055e 000E     		.2byte	0xe00
 1951 0560 00       		.byte	0
 1952 0561 0C       		.uleb128 0xc
 1953 0562 78050000 		.4byte	0x578
 1954 0566 71050000 		.4byte	0x571
 1955 056a 0D       		.uleb128 0xd
 1956 056b 71050000 		.4byte	0x571
 1957 056f 07       		.byte	0x7
 1958 0570 00       		.byte	0
 1959 0571 05       		.uleb128 0x5
 1960 0572 04       		.byte	0x4
 1961 0573 07       		.byte	0x7
 1962 0574 29110000 		.4byte	.LASF190
 1963 0578 0E       		.uleb128 0xe
 1964 0579 9A040000 		.4byte	0x49a
 1965 057d 0E       		.uleb128 0xe
 1966 057e 61050000 		.4byte	0x561
 1967 0582 0C       		.uleb128 0xc
 1968 0583 9A040000 		.4byte	0x49a
 1969 0587 92050000 		.4byte	0x592
 1970 058b 0D       		.uleb128 0xd
 1971 058c 71050000 		.4byte	0x571
 1972 0590 17       		.byte	0x17
 1973 0591 00       		.byte	0
 1974 0592 0E       		.uleb128 0xe
 1975 0593 61050000 		.4byte	0x561
 1976 0597 0E       		.uleb128 0xe
 1977 0598 61050000 		.4byte	0x561
 1978 059c 0E       		.uleb128 0xe
 1979 059d 61050000 		.4byte	0x561
 1980 05a1 0E       		.uleb128 0xe
 1981 05a2 61050000 		.4byte	0x561
 1982 05a6 0C       		.uleb128 0xc
 1983 05a7 9A040000 		.4byte	0x49a
 1984 05ab B6050000 		.4byte	0x5b6
 1985 05af 0D       		.uleb128 0xd
 1986 05b0 71050000 		.4byte	0x571
 1987 05b4 37       		.byte	0x37
 1988 05b5 00       		.byte	0
 1989 05b6 0C       		.uleb128 0xc
ARM GAS  C:\Users\thoma\AppData\Local\Temp\ccci7rYf.s 			page 98


 1990 05b7 C6050000 		.4byte	0x5c6
 1991 05bb C6050000 		.4byte	0x5c6
 1992 05bf 0D       		.uleb128 0xd
 1993 05c0 71050000 		.4byte	0x571
 1994 05c4 EF       		.byte	0xef
 1995 05c5 00       		.byte	0
 1996 05c6 0E       		.uleb128 0xe
 1997 05c7 6E040000 		.4byte	0x46e
 1998 05cb 0E       		.uleb128 0xe
 1999 05cc B6050000 		.4byte	0x5b6
 2000 05d0 0C       		.uleb128 0xc
 2001 05d1 9A040000 		.4byte	0x49a
 2002 05d5 E1050000 		.4byte	0x5e1
 2003 05d9 0F       		.uleb128 0xf
 2004 05da 71050000 		.4byte	0x571
 2005 05de 8302     		.2byte	0x283
 2006 05e0 00       		.byte	0
 2007 05e1 10       		.uleb128 0x10
 2008 05e2 6D130000 		.4byte	.LASF191
 2009 05e6 02       		.byte	0x2
 2010 05e7 A501     		.2byte	0x1a5
 2011 05e9 A5040000 		.4byte	0x4a5
 2012 05ed 05       		.uleb128 0x5
 2013 05ee 08       		.byte	0x8
 2014 05ef 04       		.byte	0x4
 2015 05f0 51100000 		.4byte	.LASF192
 2016 05f4 11       		.uleb128 0x11
 2017 05f5 B8       		.byte	0xb8
 2018 05f6 07       		.byte	0x7
 2019 05f7 34       		.byte	0x34
 2020 05f8 050A0000 		.4byte	0xa05
 2021 05fc 12       		.uleb128 0x12
 2022 05fd 38020000 		.4byte	.LASF193
 2023 0601 07       		.byte	0x7
 2024 0602 37       		.byte	0x37
 2025 0603 9A040000 		.4byte	0x49a
 2026 0607 00       		.byte	0
 2027 0608 12       		.uleb128 0x12
 2028 0609 1E060000 		.4byte	.LASF194
 2029 060d 07       		.byte	0x7
 2030 060e 38       		.byte	0x38
 2031 060f 9A040000 		.4byte	0x49a
 2032 0613 04       		.byte	0x4
 2033 0614 12       		.uleb128 0x12
 2034 0615 2E010000 		.4byte	.LASF195
 2035 0619 07       		.byte	0x7
 2036 061a 39       		.byte	0x39
 2037 061b 9A040000 		.4byte	0x49a
 2038 061f 08       		.byte	0x8
 2039 0620 12       		.uleb128 0x12
 2040 0621 3B150000 		.4byte	.LASF196
 2041 0625 07       		.byte	0x7
 2042 0626 3A       		.byte	0x3a
 2043 0627 9A040000 		.4byte	0x49a
 2044 062b 0C       		.byte	0xc
 2045 062c 12       		.uleb128 0x12
 2046 062d 6B120000 		.4byte	.LASF197
ARM GAS  C:\Users\thoma\AppData\Local\Temp\ccci7rYf.s 			page 99


 2047 0631 07       		.byte	0x7
 2048 0632 3B       		.byte	0x3b
 2049 0633 9A040000 		.4byte	0x49a
 2050 0637 10       		.byte	0x10
 2051 0638 12       		.uleb128 0x12
 2052 0639 EC0D0000 		.4byte	.LASF198
 2053 063d 07       		.byte	0x7
 2054 063e 3C       		.byte	0x3c
 2055 063f 9A040000 		.4byte	0x49a
 2056 0643 14       		.byte	0x14
 2057 0644 12       		.uleb128 0x12
 2058 0645 38090000 		.4byte	.LASF199
 2059 0649 07       		.byte	0x7
 2060 064a 3D       		.byte	0x3d
 2061 064b 9A040000 		.4byte	0x49a
 2062 064f 18       		.byte	0x18
 2063 0650 12       		.uleb128 0x12
 2064 0651 CF180000 		.4byte	.LASF200
 2065 0655 07       		.byte	0x7
 2066 0656 3E       		.byte	0x3e
 2067 0657 9A040000 		.4byte	0x49a
 2068 065b 1C       		.byte	0x1c
 2069 065c 12       		.uleb128 0x12
 2070 065d 4C0D0000 		.4byte	.LASF201
 2071 0661 07       		.byte	0x7
 2072 0662 3F       		.byte	0x3f
 2073 0663 9A040000 		.4byte	0x49a
 2074 0667 20       		.byte	0x20
 2075 0668 12       		.uleb128 0x12
 2076 0669 630D0000 		.4byte	.LASF202
 2077 066d 07       		.byte	0x7
 2078 066e 40       		.byte	0x40
 2079 066f 9A040000 		.4byte	0x49a
 2080 0673 24       		.byte	0x24
 2081 0674 12       		.uleb128 0x12
 2082 0675 F6110000 		.4byte	.LASF203
 2083 0679 07       		.byte	0x7
 2084 067a 43       		.byte	0x43
 2085 067b 6E040000 		.4byte	0x46e
 2086 067f 28       		.byte	0x28
 2087 0680 12       		.uleb128 0x12
 2088 0681 E0050000 		.4byte	.LASF204
 2089 0685 07       		.byte	0x7
 2090 0686 44       		.byte	0x44
 2091 0687 6E040000 		.4byte	0x46e
 2092 068b 29       		.byte	0x29
 2093 068c 12       		.uleb128 0x12
 2094 068d D2100000 		.4byte	.LASF205
 2095 0691 07       		.byte	0x7
 2096 0692 45       		.byte	0x45
 2097 0693 6E040000 		.4byte	0x46e
 2098 0697 2A       		.byte	0x2a
 2099 0698 12       		.uleb128 0x12
 2100 0699 4B120000 		.4byte	.LASF206
 2101 069d 07       		.byte	0x7
 2102 069e 46       		.byte	0x46
 2103 069f 6E040000 		.4byte	0x46e
ARM GAS  C:\Users\thoma\AppData\Local\Temp\ccci7rYf.s 			page 100


 2104 06a3 2B       		.byte	0x2b
 2105 06a4 12       		.uleb128 0x12
 2106 06a5 10120000 		.4byte	.LASF207
 2107 06a9 07       		.byte	0x7
 2108 06aa 47       		.byte	0x47
 2109 06ab 6E040000 		.4byte	0x46e
 2110 06af 2C       		.byte	0x2c
 2111 06b0 12       		.uleb128 0x12
 2112 06b1 68140000 		.4byte	.LASF208
 2113 06b5 07       		.byte	0x7
 2114 06b6 48       		.byte	0x48
 2115 06b7 6E040000 		.4byte	0x46e
 2116 06bb 2D       		.byte	0x2d
 2117 06bc 12       		.uleb128 0x12
 2118 06bd B4190000 		.4byte	.LASF209
 2119 06c1 07       		.byte	0x7
 2120 06c2 49       		.byte	0x49
 2121 06c3 6E040000 		.4byte	0x46e
 2122 06c7 2E       		.byte	0x2e
 2123 06c8 12       		.uleb128 0x12
 2124 06c9 98180000 		.4byte	.LASF210
 2125 06cd 07       		.byte	0x7
 2126 06ce 4A       		.byte	0x4a
 2127 06cf 6E040000 		.4byte	0x46e
 2128 06d3 2F       		.byte	0x2f
 2129 06d4 12       		.uleb128 0x12
 2130 06d5 65040000 		.4byte	.LASF211
 2131 06d9 07       		.byte	0x7
 2132 06da 4B       		.byte	0x4b
 2133 06db 6E040000 		.4byte	0x46e
 2134 06df 30       		.byte	0x30
 2135 06e0 12       		.uleb128 0x12
 2136 06e1 D80E0000 		.4byte	.LASF212
 2137 06e5 07       		.byte	0x7
 2138 06e6 4E       		.byte	0x4e
 2139 06e7 6E040000 		.4byte	0x46e
 2140 06eb 31       		.byte	0x31
 2141 06ec 12       		.uleb128 0x12
 2142 06ed 9F170000 		.4byte	.LASF213
 2143 06f1 07       		.byte	0x7
 2144 06f2 4F       		.byte	0x4f
 2145 06f3 6E040000 		.4byte	0x46e
 2146 06f7 32       		.byte	0x32
 2147 06f8 12       		.uleb128 0x12
 2148 06f9 520E0000 		.4byte	.LASF214
 2149 06fd 07       		.byte	0x7
 2150 06fe 50       		.byte	0x50
 2151 06ff 6E040000 		.4byte	0x46e
 2152 0703 33       		.byte	0x33
 2153 0704 12       		.uleb128 0x12
 2154 0705 CE0A0000 		.4byte	.LASF215
 2155 0709 07       		.byte	0x7
 2156 070a 51       		.byte	0x51
 2157 070b 6E040000 		.4byte	0x46e
 2158 070f 34       		.byte	0x34
 2159 0710 12       		.uleb128 0x12
 2160 0711 F9060000 		.4byte	.LASF216
ARM GAS  C:\Users\thoma\AppData\Local\Temp\ccci7rYf.s 			page 101


 2161 0715 07       		.byte	0x7
 2162 0716 52       		.byte	0x52
 2163 0717 79040000 		.4byte	0x479
 2164 071b 36       		.byte	0x36
 2165 071c 12       		.uleb128 0x12
 2166 071d 47020000 		.4byte	.LASF217
 2167 0721 07       		.byte	0x7
 2168 0722 53       		.byte	0x53
 2169 0723 79040000 		.4byte	0x479
 2170 0727 38       		.byte	0x38
 2171 0728 12       		.uleb128 0x12
 2172 0729 90020000 		.4byte	.LASF218
 2173 072d 07       		.byte	0x7
 2174 072e 54       		.byte	0x54
 2175 072f 79040000 		.4byte	0x479
 2176 0733 3A       		.byte	0x3a
 2177 0734 12       		.uleb128 0x12
 2178 0735 13020000 		.4byte	.LASF219
 2179 0739 07       		.byte	0x7
 2180 073a 55       		.byte	0x55
 2181 073b 6E040000 		.4byte	0x46e
 2182 073f 3C       		.byte	0x3c
 2183 0740 12       		.uleb128 0x12
 2184 0741 67080000 		.4byte	.LASF220
 2185 0745 07       		.byte	0x7
 2186 0746 56       		.byte	0x56
 2187 0747 6E040000 		.4byte	0x46e
 2188 074b 3D       		.byte	0x3d
 2189 074c 12       		.uleb128 0x12
 2190 074d E1080000 		.4byte	.LASF221
 2191 0751 07       		.byte	0x7
 2192 0752 57       		.byte	0x57
 2193 0753 6E040000 		.4byte	0x46e
 2194 0757 3E       		.byte	0x3e
 2195 0758 12       		.uleb128 0x12
 2196 0759 E00D0000 		.4byte	.LASF222
 2197 075d 07       		.byte	0x7
 2198 075e 58       		.byte	0x58
 2199 075f 6E040000 		.4byte	0x46e
 2200 0763 3F       		.byte	0x3f
 2201 0764 12       		.uleb128 0x12
 2202 0765 9B010000 		.4byte	.LASF223
 2203 0769 07       		.byte	0x7
 2204 076a 59       		.byte	0x59
 2205 076b 6E040000 		.4byte	0x46e
 2206 076f 40       		.byte	0x40
 2207 0770 12       		.uleb128 0x12
 2208 0771 B0130000 		.4byte	.LASF224
 2209 0775 07       		.byte	0x7
 2210 0776 5A       		.byte	0x5a
 2211 0777 6E040000 		.4byte	0x46e
 2212 077b 41       		.byte	0x41
 2213 077c 12       		.uleb128 0x12
 2214 077d 30170000 		.4byte	.LASF225
 2215 0781 07       		.byte	0x7
 2216 0782 5B       		.byte	0x5b
 2217 0783 6E040000 		.4byte	0x46e
ARM GAS  C:\Users\thoma\AppData\Local\Temp\ccci7rYf.s 			page 102


 2218 0787 42       		.byte	0x42
 2219 0788 12       		.uleb128 0x12
 2220 0789 930C0000 		.4byte	.LASF226
 2221 078d 07       		.byte	0x7
 2222 078e 5C       		.byte	0x5c
 2223 078f 6E040000 		.4byte	0x46e
 2224 0793 43       		.byte	0x43
 2225 0794 12       		.uleb128 0x12
 2226 0795 890B0000 		.4byte	.LASF227
 2227 0799 07       		.byte	0x7
 2228 079a 5D       		.byte	0x5d
 2229 079b 6E040000 		.4byte	0x46e
 2230 079f 44       		.byte	0x44
 2231 07a0 12       		.uleb128 0x12
 2232 07a1 59120000 		.4byte	.LASF228
 2233 07a5 07       		.byte	0x7
 2234 07a6 5E       		.byte	0x5e
 2235 07a7 9A040000 		.4byte	0x49a
 2236 07ab 48       		.byte	0x48
 2237 07ac 12       		.uleb128 0x12
 2238 07ad 4F030000 		.4byte	.LASF229
 2239 07b1 07       		.byte	0x7
 2240 07b2 5F       		.byte	0x5f
 2241 07b3 9A040000 		.4byte	0x49a
 2242 07b7 4C       		.byte	0x4c
 2243 07b8 12       		.uleb128 0x12
 2244 07b9 0E170000 		.4byte	.LASF230
 2245 07bd 07       		.byte	0x7
 2246 07be 60       		.byte	0x60
 2247 07bf 6E040000 		.4byte	0x46e
 2248 07c3 50       		.byte	0x50
 2249 07c4 12       		.uleb128 0x12
 2250 07c5 BF080000 		.4byte	.LASF231
 2251 07c9 07       		.byte	0x7
 2252 07ca 61       		.byte	0x61
 2253 07cb 6E040000 		.4byte	0x46e
 2254 07cf 51       		.byte	0x51
 2255 07d0 12       		.uleb128 0x12
 2256 07d1 8C060000 		.4byte	.LASF232
 2257 07d5 07       		.byte	0x7
 2258 07d6 62       		.byte	0x62
 2259 07d7 6E040000 		.4byte	0x46e
 2260 07db 52       		.byte	0x52
 2261 07dc 12       		.uleb128 0x12
 2262 07dd EE050000 		.4byte	.LASF233
 2263 07e1 07       		.byte	0x7
 2264 07e2 63       		.byte	0x63
 2265 07e3 6E040000 		.4byte	0x46e
 2266 07e7 53       		.byte	0x53
 2267 07e8 12       		.uleb128 0x12
 2268 07e9 7E160000 		.4byte	.LASF234
 2269 07ed 07       		.byte	0x7
 2270 07ee 64       		.byte	0x64
 2271 07ef 6E040000 		.4byte	0x46e
 2272 07f3 54       		.byte	0x54
 2273 07f4 12       		.uleb128 0x12
 2274 07f5 09090000 		.4byte	.LASF235
ARM GAS  C:\Users\thoma\AppData\Local\Temp\ccci7rYf.s 			page 103


 2275 07f9 07       		.byte	0x7
 2276 07fa 65       		.byte	0x65
 2277 07fb 6E040000 		.4byte	0x46e
 2278 07ff 55       		.byte	0x55
 2279 0800 12       		.uleb128 0x12
 2280 0801 00000000 		.4byte	.LASF236
 2281 0805 07       		.byte	0x7
 2282 0806 66       		.byte	0x66
 2283 0807 6E040000 		.4byte	0x46e
 2284 080b 56       		.byte	0x56
 2285 080c 12       		.uleb128 0x12
 2286 080d D8180000 		.4byte	.LASF237
 2287 0811 07       		.byte	0x7
 2288 0812 67       		.byte	0x67
 2289 0813 6E040000 		.4byte	0x46e
 2290 0817 57       		.byte	0x57
 2291 0818 12       		.uleb128 0x12
 2292 0819 3F080000 		.4byte	.LASF238
 2293 081d 07       		.byte	0x7
 2294 081e 68       		.byte	0x68
 2295 081f 6E040000 		.4byte	0x46e
 2296 0823 58       		.byte	0x58
 2297 0824 12       		.uleb128 0x12
 2298 0825 35190000 		.4byte	.LASF239
 2299 0829 07       		.byte	0x7
 2300 082a 69       		.byte	0x69
 2301 082b 6E040000 		.4byte	0x46e
 2302 082f 59       		.byte	0x59
 2303 0830 12       		.uleb128 0x12
 2304 0831 AF160000 		.4byte	.LASF240
 2305 0835 07       		.byte	0x7
 2306 0836 6E       		.byte	0x6e
 2307 0837 84040000 		.4byte	0x484
 2308 083b 5A       		.byte	0x5a
 2309 083c 12       		.uleb128 0x12
 2310 083d 68010000 		.4byte	.LASF241
 2311 0841 07       		.byte	0x7
 2312 0842 6F       		.byte	0x6f
 2313 0843 84040000 		.4byte	0x484
 2314 0847 5C       		.byte	0x5c
 2315 0848 12       		.uleb128 0x12
 2316 0849 540D0000 		.4byte	.LASF242
 2317 084d 07       		.byte	0x7
 2318 084e 70       		.byte	0x70
 2319 084f 6E040000 		.4byte	0x46e
 2320 0853 5E       		.byte	0x5e
 2321 0854 12       		.uleb128 0x12
 2322 0855 AD170000 		.4byte	.LASF243
 2323 0859 07       		.byte	0x7
 2324 085a 71       		.byte	0x71
 2325 085b 6E040000 		.4byte	0x46e
 2326 085f 5F       		.byte	0x5f
 2327 0860 12       		.uleb128 0x12
 2328 0861 370A0000 		.4byte	.LASF244
 2329 0865 07       		.byte	0x7
 2330 0866 72       		.byte	0x72
 2331 0867 6E040000 		.4byte	0x46e
ARM GAS  C:\Users\thoma\AppData\Local\Temp\ccci7rYf.s 			page 104


 2332 086b 60       		.byte	0x60
 2333 086c 12       		.uleb128 0x12
 2334 086d 370C0000 		.4byte	.LASF245
 2335 0871 07       		.byte	0x7
 2336 0872 73       		.byte	0x73
 2337 0873 9A040000 		.4byte	0x49a
 2338 0877 64       		.byte	0x64
 2339 0878 12       		.uleb128 0x12
 2340 0879 D1080000 		.4byte	.LASF246
 2341 087d 07       		.byte	0x7
 2342 087e 76       		.byte	0x76
 2343 087f 84040000 		.4byte	0x484
 2344 0883 68       		.byte	0x68
 2345 0884 12       		.uleb128 0x12
 2346 0885 6B100000 		.4byte	.LASF247
 2347 0889 07       		.byte	0x7
 2348 088a 77       		.byte	0x77
 2349 088b 84040000 		.4byte	0x484
 2350 088f 6A       		.byte	0x6a
 2351 0890 12       		.uleb128 0x12
 2352 0891 2D0E0000 		.4byte	.LASF248
 2353 0895 07       		.byte	0x7
 2354 0896 78       		.byte	0x78
 2355 0897 84040000 		.4byte	0x484
 2356 089b 6C       		.byte	0x6c
 2357 089c 12       		.uleb128 0x12
 2358 089d 0C030000 		.4byte	.LASF249
 2359 08a1 07       		.byte	0x7
 2360 08a2 79       		.byte	0x79
 2361 08a3 84040000 		.4byte	0x484
 2362 08a7 6E       		.byte	0x6e
 2363 08a8 12       		.uleb128 0x12
 2364 08a9 9E0C0000 		.4byte	.LASF250
 2365 08ad 07       		.byte	0x7
 2366 08ae 7B       		.byte	0x7b
 2367 08af 6E040000 		.4byte	0x46e
 2368 08b3 70       		.byte	0x70
 2369 08b4 12       		.uleb128 0x12
 2370 08b5 79040000 		.4byte	.LASF251
 2371 08b9 07       		.byte	0x7
 2372 08ba 7C       		.byte	0x7c
 2373 08bb 6E040000 		.4byte	0x46e
 2374 08bf 71       		.byte	0x71
 2375 08c0 12       		.uleb128 0x12
 2376 08c1 39030000 		.4byte	.LASF252
 2377 08c5 07       		.byte	0x7
 2378 08c6 7D       		.byte	0x7d
 2379 08c7 6E040000 		.4byte	0x46e
 2380 08cb 72       		.byte	0x72
 2381 08cc 12       		.uleb128 0x12
 2382 08cd A8010000 		.4byte	.LASF253
 2383 08d1 07       		.byte	0x7
 2384 08d2 7E       		.byte	0x7e
 2385 08d3 6E040000 		.4byte	0x46e
 2386 08d7 73       		.byte	0x73
 2387 08d8 12       		.uleb128 0x12
 2388 08d9 64110000 		.4byte	.LASF254
ARM GAS  C:\Users\thoma\AppData\Local\Temp\ccci7rYf.s 			page 105


 2389 08dd 07       		.byte	0x7
 2390 08de 80       		.byte	0x80
 2391 08df 84040000 		.4byte	0x484
 2392 08e3 74       		.byte	0x74
 2393 08e4 12       		.uleb128 0x12
 2394 08e5 FD0F0000 		.4byte	.LASF255
 2395 08e9 07       		.byte	0x7
 2396 08ea 81       		.byte	0x81
 2397 08eb 84040000 		.4byte	0x484
 2398 08ef 76       		.byte	0x76
 2399 08f0 12       		.uleb128 0x12
 2400 08f1 340B0000 		.4byte	.LASF256
 2401 08f5 07       		.byte	0x7
 2402 08f6 82       		.byte	0x82
 2403 08f7 84040000 		.4byte	0x484
 2404 08fb 78       		.byte	0x78
 2405 08fc 12       		.uleb128 0x12
 2406 08fd B3060000 		.4byte	.LASF257
 2407 0901 07       		.byte	0x7
 2408 0902 83       		.byte	0x83
 2409 0903 84040000 		.4byte	0x484
 2410 0907 7A       		.byte	0x7a
 2411 0908 12       		.uleb128 0x12
 2412 0909 E90C0000 		.4byte	.LASF258
 2413 090d 07       		.byte	0x7
 2414 090e 86       		.byte	0x86
 2415 090f 6E040000 		.4byte	0x46e
 2416 0913 7C       		.byte	0x7c
 2417 0914 12       		.uleb128 0x12
 2418 0915 1F170000 		.4byte	.LASF259
 2419 0919 07       		.byte	0x7
 2420 091a 87       		.byte	0x87
 2421 091b 6E040000 		.4byte	0x46e
 2422 091f 7D       		.byte	0x7d
 2423 0920 12       		.uleb128 0x12
 2424 0921 45060000 		.4byte	.LASF260
 2425 0925 07       		.byte	0x7
 2426 0926 88       		.byte	0x88
 2427 0927 6E040000 		.4byte	0x46e
 2428 092b 7E       		.byte	0x7e
 2429 092c 12       		.uleb128 0x12
 2430 092d A1050000 		.4byte	.LASF261
 2431 0931 07       		.byte	0x7
 2432 0932 89       		.byte	0x89
 2433 0933 6E040000 		.4byte	0x46e
 2434 0937 7F       		.byte	0x7f
 2435 0938 12       		.uleb128 0x12
 2436 0939 C8060000 		.4byte	.LASF262
 2437 093d 07       		.byte	0x7
 2438 093e 8A       		.byte	0x8a
 2439 093f 6E040000 		.4byte	0x46e
 2440 0943 80       		.byte	0x80
 2441 0944 12       		.uleb128 0x12
 2442 0945 85000000 		.4byte	.LASF263
 2443 0949 07       		.byte	0x7
 2444 094a 8D       		.byte	0x8d
 2445 094b 9A040000 		.4byte	0x49a
ARM GAS  C:\Users\thoma\AppData\Local\Temp\ccci7rYf.s 			page 106


 2446 094f 84       		.byte	0x84
 2447 0950 12       		.uleb128 0x12
 2448 0951 160E0000 		.4byte	.LASF264
 2449 0955 07       		.byte	0x7
 2450 0956 8E       		.byte	0x8e
 2451 0957 9A040000 		.4byte	0x49a
 2452 095b 88       		.byte	0x88
 2453 095c 12       		.uleb128 0x12
 2454 095d E30E0000 		.4byte	.LASF265
 2455 0961 07       		.byte	0x7
 2456 0962 8F       		.byte	0x8f
 2457 0963 9A040000 		.4byte	0x49a
 2458 0967 8C       		.byte	0x8c
 2459 0968 12       		.uleb128 0x12
 2460 0969 56150000 		.4byte	.LASF266
 2461 096d 07       		.byte	0x7
 2462 096e 90       		.byte	0x90
 2463 096f 9A040000 		.4byte	0x49a
 2464 0973 90       		.byte	0x90
 2465 0974 12       		.uleb128 0x12
 2466 0975 2F130000 		.4byte	.LASF267
 2467 0979 07       		.byte	0x7
 2468 097a 91       		.byte	0x91
 2469 097b 9A040000 		.4byte	0x49a
 2470 097f 94       		.byte	0x94
 2471 0980 12       		.uleb128 0x12
 2472 0981 8E040000 		.4byte	.LASF268
 2473 0985 07       		.byte	0x7
 2474 0986 92       		.byte	0x92
 2475 0987 9A040000 		.4byte	0x49a
 2476 098b 98       		.byte	0x98
 2477 098c 12       		.uleb128 0x12
 2478 098d 13140000 		.4byte	.LASF269
 2479 0991 07       		.byte	0x7
 2480 0992 93       		.byte	0x93
 2481 0993 9A040000 		.4byte	0x49a
 2482 0997 9C       		.byte	0x9c
 2483 0998 12       		.uleb128 0x12
 2484 0999 F9090000 		.4byte	.LASF270
 2485 099d 07       		.byte	0x7
 2486 099e 94       		.byte	0x94
 2487 099f 9A040000 		.4byte	0x49a
 2488 09a3 A0       		.byte	0xa0
 2489 09a4 12       		.uleb128 0x12
 2490 09a5 53010000 		.4byte	.LASF271
 2491 09a9 07       		.byte	0x7
 2492 09aa 95       		.byte	0x95
 2493 09ab 84040000 		.4byte	0x484
 2494 09af A4       		.byte	0xa4
 2495 09b0 12       		.uleb128 0x12
 2496 09b1 45110000 		.4byte	.LASF272
 2497 09b5 07       		.byte	0x7
 2498 09b6 96       		.byte	0x96
 2499 09b7 84040000 		.4byte	0x484
 2500 09bb A6       		.byte	0xa6
 2501 09bc 12       		.uleb128 0x12
 2502 09bd CB140000 		.4byte	.LASF273
ARM GAS  C:\Users\thoma\AppData\Local\Temp\ccci7rYf.s 			page 107


 2503 09c1 07       		.byte	0x7
 2504 09c2 97       		.byte	0x97
 2505 09c3 84040000 		.4byte	0x484
 2506 09c7 A8       		.byte	0xa8
 2507 09c8 12       		.uleb128 0x12
 2508 09c9 300D0000 		.4byte	.LASF274
 2509 09cd 07       		.byte	0x7
 2510 09ce 98       		.byte	0x98
 2511 09cf 84040000 		.4byte	0x484
 2512 09d3 AA       		.byte	0xaa
 2513 09d4 12       		.uleb128 0x12
 2514 09d5 62030000 		.4byte	.LASF275
 2515 09d9 07       		.byte	0x7
 2516 09da 99       		.byte	0x99
 2517 09db 84040000 		.4byte	0x484
 2518 09df AC       		.byte	0xac
 2519 09e0 12       		.uleb128 0x12
 2520 09e1 5E0F0000 		.4byte	.LASF276
 2521 09e5 07       		.byte	0x7
 2522 09e6 9A       		.byte	0x9a
 2523 09e7 84040000 		.4byte	0x484
 2524 09eb AE       		.byte	0xae
 2525 09ec 12       		.uleb128 0x12
 2526 09ed 91140000 		.4byte	.LASF277
 2527 09f1 07       		.byte	0x7
 2528 09f2 9D       		.byte	0x9d
 2529 09f3 84040000 		.4byte	0x484
 2530 09f7 B0       		.byte	0xb0
 2531 09f8 12       		.uleb128 0x12
 2532 09f9 33160000 		.4byte	.LASF278
 2533 09fd 07       		.byte	0x7
 2534 09fe 9E       		.byte	0x9e
 2535 09ff 9A040000 		.4byte	0x49a
 2536 0a03 B4       		.byte	0xb4
 2537 0a04 00       		.byte	0
 2538 0a05 06       		.uleb128 0x6
 2539 0a06 FB140000 		.4byte	.LASF279
 2540 0a0a 07       		.byte	0x7
 2541 0a0b 9F       		.byte	0x9f
 2542 0a0c F4050000 		.4byte	0x5f4
 2543 0a10 05       		.uleb128 0x5
 2544 0a11 01       		.byte	0x1
 2545 0a12 08       		.byte	0x8
 2546 0a13 B8000000 		.4byte	.LASF280
 2547 0a17 05       		.uleb128 0x5
 2548 0a18 04       		.byte	0x4
 2549 0a19 04       		.byte	0x4
 2550 0a1a DA050000 		.4byte	.LASF281
 2551 0a1e 05       		.uleb128 0x5
 2552 0a1f 08       		.byte	0x8
 2553 0a20 04       		.byte	0x4
 2554 0a21 C8180000 		.4byte	.LASF282
 2555 0a25 10       		.uleb128 0x10
 2556 0a26 C2180000 		.4byte	.LASF283
 2557 0a2a 08       		.byte	0x8
 2558 0a2b EA03     		.2byte	0x3ea
 2559 0a2d 6E040000 		.4byte	0x46e
ARM GAS  C:\Users\thoma\AppData\Local\Temp\ccci7rYf.s 			page 108


 2560 0a31 10       		.uleb128 0x10
 2561 0a32 42020000 		.4byte	.LASF284
 2562 0a36 08       		.byte	0x8
 2563 0a37 F603     		.2byte	0x3f6
 2564 0a39 C6050000 		.4byte	0x5c6
 2565 0a3d 13       		.uleb128 0x13
 2566 0a3e 6E020000 		.4byte	.LASF285
 2567 0a42 03       		.byte	0x3
 2568 0a43 6503     		.2byte	0x365
 2569 0a45 03       		.byte	0x3
 2570 0a46 13       		.uleb128 0x13
 2571 0a47 33030000 		.4byte	.LASF286
 2572 0a4b 03       		.byte	0x3
 2573 0a4c 7003     		.2byte	0x370
 2574 0a4e 03       		.byte	0x3
 2575 0a4f 14       		.uleb128 0x14
 2576 0a50 C3170000 		.4byte	.LASF287
 2577 0a54 02       		.byte	0x2
 2578 0a55 E606     		.2byte	0x6e6
 2579 0a57 03       		.byte	0x3
 2580 0a58 690A0000 		.4byte	0xa69
 2581 0a5c 15       		.uleb128 0x15
 2582 0a5d 66100000 		.4byte	.LASF289
 2583 0a61 02       		.byte	0x2
 2584 0a62 E606     		.2byte	0x6e6
 2585 0a64 ED030000 		.4byte	0x3ed
 2586 0a68 00       		.byte	0
 2587 0a69 14       		.uleb128 0x14
 2588 0a6a 78150000 		.4byte	.LASF288
 2589 0a6e 02       		.byte	0x2
 2590 0a6f 8D06     		.2byte	0x68d
 2591 0a71 03       		.byte	0x3
 2592 0a72 830A0000 		.4byte	0xa83
 2593 0a76 15       		.uleb128 0x15
 2594 0a77 66100000 		.4byte	.LASF289
 2595 0a7b 02       		.byte	0x2
 2596 0a7c 8D06     		.2byte	0x68d
 2597 0a7e ED030000 		.4byte	0x3ed
 2598 0a82 00       		.byte	0
 2599 0a83 14       		.uleb128 0x14
 2600 0a84 F80E0000 		.4byte	.LASF290
 2601 0a88 02       		.byte	0x2
 2602 0a89 B106     		.2byte	0x6b1
 2603 0a8b 03       		.byte	0x3
 2604 0a8c 9D0A0000 		.4byte	0xa9d
 2605 0a90 15       		.uleb128 0x15
 2606 0a91 66100000 		.4byte	.LASF289
 2607 0a95 02       		.byte	0x2
 2608 0a96 B106     		.2byte	0x6b1
 2609 0a98 ED030000 		.4byte	0x3ed
 2610 0a9c 00       		.byte	0
 2611 0a9d 16       		.uleb128 0x16
 2612 0a9e E5040000 		.4byte	.LASF294
 2613 0aa2 01       		.byte	0x1
 2614 0aa3 50       		.byte	0x50
 2615 0aa4 250A0000 		.4byte	0xa25
 2616 0aa8 00000000 		.4byte	.LFB135
ARM GAS  C:\Users\thoma\AppData\Local\Temp\ccci7rYf.s 			page 109


 2617 0aac EC000000 		.4byte	.LFE135-.LFB135
 2618 0ab0 01       		.uleb128 0x1
 2619 0ab1 9C       		.byte	0x9c
 2620 0ab2 380B0000 		.4byte	0xb38
 2621 0ab6 17       		.uleb128 0x17
 2622 0ab7 6B150000 		.4byte	.LASF291
 2623 0abb 01       		.byte	0x1
 2624 0abc 50       		.byte	0x50
 2625 0abd 250A0000 		.4byte	0xa25
 2626 0ac1 00000000 		.4byte	.LLST0
 2627 0ac5 17       		.uleb128 0x17
 2628 0ac6 E9010000 		.4byte	.LASF292
 2629 0aca 01       		.byte	0x1
 2630 0acb 50       		.byte	0x50
 2631 0acc 380B0000 		.4byte	0xb38
 2632 0ad0 3A000000 		.4byte	.LLST1
 2633 0ad4 18       		.uleb128 0x18
 2634 0ad5 636E7400 		.ascii	"cnt\000"
 2635 0ad9 01       		.byte	0x1
 2636 0ada 50       		.byte	0x50
 2637 0adb 250A0000 		.4byte	0xa25
 2638 0adf 8E000000 		.4byte	.LLST2
 2639 0ae3 17       		.uleb128 0x17
 2640 0ae4 5D030000 		.4byte	.LASF293
 2641 0ae8 01       		.byte	0x1
 2642 0ae9 50       		.byte	0x50
 2643 0aea 250A0000 		.4byte	0xa25
 2644 0aee D7000000 		.4byte	.LLST3
 2645 0af2 19       		.uleb128 0x19
 2646 0af3 67170000 		.4byte	.LASF297
 2647 0af7 01       		.byte	0x1
 2648 0af8 53       		.byte	0x53
 2649 0af9 250A0000 		.4byte	0xa25
 2650 0afd 2A010000 		.4byte	.LLST4
 2651 0b01 1A       		.uleb128 0x1a
 2652 0b02 4F0A0000 		.4byte	0xa4f
 2653 0b06 34000000 		.4byte	.LBB52
 2654 0b0a 0A000000 		.4byte	.LBE52-.LBB52
 2655 0b0e 01       		.byte	0x1
 2656 0b0f 6B       		.byte	0x6b
 2657 0b10 1E0B0000 		.4byte	0xb1e
 2658 0b14 1B       		.uleb128 0x1b
 2659 0b15 5C0A0000 		.4byte	0xa5c
 2660 0b19 78010000 		.4byte	.LLST5
 2661 0b1d 00       		.byte	0
 2662 0b1e 1C       		.uleb128 0x1c
 2663 0b1f 690A0000 		.4byte	0xa69
 2664 0b23 B2000000 		.4byte	.LBB54
 2665 0b27 0A000000 		.4byte	.LBE54-.LBB54
 2666 0b2b 01       		.byte	0x1
 2667 0b2c 90       		.byte	0x90
 2668 0b2d 1B       		.uleb128 0x1b
 2669 0b2e 760A0000 		.4byte	0xa76
 2670 0b32 8D010000 		.4byte	.LLST6
 2671 0b36 00       		.byte	0
 2672 0b37 00       		.byte	0
 2673 0b38 1D       		.uleb128 0x1d
ARM GAS  C:\Users\thoma\AppData\Local\Temp\ccci7rYf.s 			page 110


 2674 0b39 04       		.byte	0x4
 2675 0b3a 250A0000 		.4byte	0xa25
 2676 0b3e 16       		.uleb128 0x16
 2677 0b3f 250A0000 		.4byte	.LASF295
 2678 0b43 01       		.byte	0x1
 2679 0b44 C4       		.byte	0xc4
 2680 0b45 250A0000 		.4byte	0xa25
 2681 0b49 00000000 		.4byte	.LFB136
 2682 0b4d F0000000 		.4byte	.LFE136-.LFB136
 2683 0b51 01       		.uleb128 0x1
 2684 0b52 9C       		.byte	0x9c
 2685 0b53 DA0B0000 		.4byte	0xbda
 2686 0b57 17       		.uleb128 0x17
 2687 0b58 6B150000 		.4byte	.LASF291
 2688 0b5c 01       		.byte	0x1
 2689 0b5d C4       		.byte	0xc4
 2690 0b5e 250A0000 		.4byte	0xa25
 2691 0b62 A2010000 		.4byte	.LLST7
 2692 0b66 17       		.uleb128 0x17
 2693 0b67 0A010000 		.4byte	.LASF296
 2694 0b6b 01       		.byte	0x1
 2695 0b6c C4       		.byte	0xc4
 2696 0b6d 380B0000 		.4byte	0xb38
 2697 0b71 DC010000 		.4byte	.LLST8
 2698 0b75 18       		.uleb128 0x18
 2699 0b76 636E7400 		.ascii	"cnt\000"
 2700 0b7a 01       		.byte	0x1
 2701 0b7b C4       		.byte	0xc4
 2702 0b7c 250A0000 		.4byte	0xa25
 2703 0b80 30020000 		.4byte	.LLST9
 2704 0b84 17       		.uleb128 0x17
 2705 0b85 5D030000 		.4byte	.LASF293
 2706 0b89 01       		.byte	0x1
 2707 0b8a C4       		.byte	0xc4
 2708 0b8b 250A0000 		.4byte	0xa25
 2709 0b8f 79020000 		.4byte	.LLST10
 2710 0b93 19       		.uleb128 0x19
 2711 0b94 67170000 		.4byte	.LASF297
 2712 0b98 01       		.byte	0x1
 2713 0b99 C7       		.byte	0xc7
 2714 0b9a 250A0000 		.4byte	0xa25
 2715 0b9e CC020000 		.4byte	.LLST11
 2716 0ba2 1A       		.uleb128 0x1a
 2717 0ba3 4F0A0000 		.4byte	0xa4f
 2718 0ba7 34000000 		.4byte	.LBB56
 2719 0bab 0A000000 		.4byte	.LBE56-.LBB56
 2720 0baf 01       		.byte	0x1
 2721 0bb0 DF       		.byte	0xdf
 2722 0bb1 BF0B0000 		.4byte	0xbbf
 2723 0bb5 1B       		.uleb128 0x1b
 2724 0bb6 5C0A0000 		.4byte	0xa5c
 2725 0bba 1A030000 		.4byte	.LLST12
 2726 0bbe 00       		.byte	0
 2727 0bbf 1E       		.uleb128 0x1e
 2728 0bc0 690A0000 		.4byte	0xa69
 2729 0bc4 B6000000 		.4byte	.LBB58
 2730 0bc8 0A000000 		.4byte	.LBE58-.LBB58
ARM GAS  C:\Users\thoma\AppData\Local\Temp\ccci7rYf.s 			page 111


 2731 0bcc 01       		.byte	0x1
 2732 0bcd 0501     		.2byte	0x105
 2733 0bcf 1B       		.uleb128 0x1b
 2734 0bd0 760A0000 		.4byte	0xa76
 2735 0bd4 2F030000 		.4byte	.LLST13
 2736 0bd8 00       		.byte	0
 2737 0bd9 00       		.byte	0
 2738 0bda 1F       		.uleb128 0x1f
 2739 0bdb 53080000 		.4byte	.LASF298
 2740 0bdf 01       		.byte	0x1
 2741 0be0 2701     		.2byte	0x127
 2742 0be2 250A0000 		.4byte	0xa25
 2743 0be6 00000000 		.4byte	.LFB137
 2744 0bea B0000000 		.4byte	.LFE137-.LFB137
 2745 0bee 01       		.uleb128 0x1
 2746 0bef 9C       		.byte	0x9c
 2747 0bf0 5D0C0000 		.4byte	0xc5d
 2748 0bf4 20       		.uleb128 0x20
 2749 0bf5 6B150000 		.4byte	.LASF291
 2750 0bf9 01       		.byte	0x1
 2751 0bfa 2701     		.2byte	0x127
 2752 0bfc 250A0000 		.4byte	0xa25
 2753 0c00 44030000 		.4byte	.LLST14
 2754 0c04 21       		.uleb128 0x21
 2755 0c05 AA160000 		.4byte	.LASF299
 2756 0c09 01       		.byte	0x1
 2757 0c0a 2701     		.2byte	0x127
 2758 0c0c 250A0000 		.4byte	0xa25
 2759 0c10 01       		.uleb128 0x1
 2760 0c11 51       		.byte	0x51
 2761 0c12 22       		.uleb128 0x22
 2762 0c13 67170000 		.4byte	.LASF297
 2763 0c17 01       		.byte	0x1
 2764 0c18 2A01     		.2byte	0x12a
 2765 0c1a 250A0000 		.4byte	0xa25
 2766 0c1e AD030000 		.4byte	.LLST15
 2767 0c22 1E       		.uleb128 0x1e
 2768 0c23 830A0000 		.4byte	0xa83
 2769 0c27 1E000000 		.4byte	.LBB60
 2770 0c2b 12000000 		.4byte	.LBE60-.LBB60
 2771 0c2f 01       		.byte	0x1
 2772 0c30 3501     		.2byte	0x135
 2773 0c32 1B       		.uleb128 0x1b
 2774 0c33 900A0000 		.4byte	0xa90
 2775 0c37 E4030000 		.4byte	.LLST16
 2776 0c3b 23       		.uleb128 0x23
 2777 0c3c 460A0000 		.4byte	0xa46
 2778 0c40 28000000 		.4byte	.LBB62
 2779 0c44 04000000 		.4byte	.LBE62-.LBB62
 2780 0c48 02       		.byte	0x2
 2781 0c49 B606     		.2byte	0x6b6
 2782 0c4b 23       		.uleb128 0x23
 2783 0c4c 3D0A0000 		.4byte	0xa3d
 2784 0c50 2C000000 		.4byte	.LBB64
 2785 0c54 04000000 		.4byte	.LBE64-.LBB64
 2786 0c58 02       		.byte	0x2
 2787 0c59 B706     		.2byte	0x6b7
ARM GAS  C:\Users\thoma\AppData\Local\Temp\ccci7rYf.s 			page 112


 2788 0c5b 00       		.byte	0
 2789 0c5c 00       		.byte	0
 2790 0c5d 1F       		.uleb128 0x1f
 2791 0c5e 0F0A0000 		.4byte	.LASF300
 2792 0c62 01       		.byte	0x1
 2793 0c63 9401     		.2byte	0x194
 2794 0c65 250A0000 		.4byte	0xa25
 2795 0c69 00000000 		.4byte	.LFB138
 2796 0c6d 80000000 		.4byte	.LFE138-.LFB138
 2797 0c71 01       		.uleb128 0x1
 2798 0c72 9C       		.byte	0x9c
 2799 0c73 A60C0000 		.4byte	0xca6
 2800 0c77 20       		.uleb128 0x20
 2801 0c78 6B150000 		.4byte	.LASF291
 2802 0c7c 01       		.byte	0x1
 2803 0c7d 9401     		.2byte	0x194
 2804 0c7f 250A0000 		.4byte	0xa25
 2805 0c83 F9030000 		.4byte	.LLST17
 2806 0c87 21       		.uleb128 0x21
 2807 0c88 AA160000 		.4byte	.LASF299
 2808 0c8c 01       		.byte	0x1
 2809 0c8d 9401     		.2byte	0x194
 2810 0c8f 250A0000 		.4byte	0xa25
 2811 0c93 01       		.uleb128 0x1
 2812 0c94 51       		.byte	0x51
 2813 0c95 22       		.uleb128 0x22
 2814 0c96 67170000 		.4byte	.LASF297
 2815 0c9a 01       		.byte	0x1
 2816 0c9b 9701     		.2byte	0x197
 2817 0c9d 250A0000 		.4byte	0xa25
 2818 0ca1 49040000 		.4byte	.LLST18
 2819 0ca5 00       		.byte	0
 2820 0ca6 1F       		.uleb128 0x1f
 2821 0ca7 04050000 		.4byte	.LASF301
 2822 0cab 01       		.byte	0x1
 2823 0cac EA01     		.2byte	0x1ea
 2824 0cae 250A0000 		.4byte	0xa25
 2825 0cb2 00000000 		.4byte	.LFB139
 2826 0cb6 54000000 		.4byte	.LFE139-.LFB139
 2827 0cba 01       		.uleb128 0x1
 2828 0cbb 9C       		.byte	0x9c
 2829 0cbc D10C0000 		.4byte	0xcd1
 2830 0cc0 22       		.uleb128 0x22
 2831 0cc1 67170000 		.4byte	.LASF297
 2832 0cc5 01       		.byte	0x1
 2833 0cc6 EC01     		.2byte	0x1ec
 2834 0cc8 250A0000 		.4byte	0xa25
 2835 0ccc 80040000 		.4byte	.LLST19
 2836 0cd0 00       		.byte	0
 2837 0cd1 1F       		.uleb128 0x1f
 2838 0cd2 10100000 		.4byte	.LASF302
 2839 0cd6 01       		.byte	0x1
 2840 0cd7 2402     		.2byte	0x224
 2841 0cd9 250A0000 		.4byte	0xa25
 2842 0cdd 00000000 		.4byte	.LFB140
 2843 0ce1 74000000 		.4byte	.LFE140-.LFB140
 2844 0ce5 01       		.uleb128 0x1
ARM GAS  C:\Users\thoma\AppData\Local\Temp\ccci7rYf.s 			page 113


 2845 0ce6 9C       		.byte	0x9c
 2846 0ce7 0C0D0000 		.4byte	0xd0c
 2847 0ceb 20       		.uleb128 0x20
 2848 0cec BF010000 		.4byte	.LASF303
 2849 0cf0 01       		.byte	0x1
 2850 0cf1 2402     		.2byte	0x224
 2851 0cf3 250A0000 		.4byte	0xa25
 2852 0cf7 9F040000 		.4byte	.LLST20
 2853 0cfb 22       		.uleb128 0x22
 2854 0cfc 67170000 		.4byte	.LASF297
 2855 0d00 01       		.byte	0x1
 2856 0d01 2602     		.2byte	0x226
 2857 0d03 250A0000 		.4byte	0xa25
 2858 0d07 F2040000 		.4byte	.LLST21
 2859 0d0b 00       		.byte	0
 2860 0d0c 1F       		.uleb128 0x1f
 2861 0d0d 760B0000 		.4byte	.LASF304
 2862 0d11 01       		.byte	0x1
 2863 0d12 6F02     		.2byte	0x26f
 2864 0d14 250A0000 		.4byte	0xa25
 2865 0d18 00000000 		.4byte	.LFB141
 2866 0d1c 94000000 		.4byte	.LFE141-.LFB141
 2867 0d20 01       		.uleb128 0x1
 2868 0d21 9C       		.byte	0x9c
 2869 0d22 470D0000 		.4byte	0xd47
 2870 0d26 20       		.uleb128 0x20
 2871 0d27 E1010000 		.4byte	.LASF305
 2872 0d2b 01       		.byte	0x1
 2873 0d2c 6F02     		.2byte	0x26f
 2874 0d2e 250A0000 		.4byte	0xa25
 2875 0d32 41050000 		.4byte	.LLST22
 2876 0d36 22       		.uleb128 0x22
 2877 0d37 BF010000 		.4byte	.LASF303
 2878 0d3b 01       		.byte	0x1
 2879 0d3c 7102     		.2byte	0x271
 2880 0d3e 250A0000 		.4byte	0xa25
 2881 0d42 62050000 		.4byte	.LLST23
 2882 0d46 00       		.byte	0
 2883 0d47 1F       		.uleb128 0x1f
 2884 0d48 B00B0000 		.4byte	.LASF306
 2885 0d4c 01       		.byte	0x1
 2886 0d4d AC02     		.2byte	0x2ac
 2887 0d4f 250A0000 		.4byte	0xa25
 2888 0d53 00000000 		.4byte	.LFB142
 2889 0d57 3C000000 		.4byte	.LFE142-.LFB142
 2890 0d5b 01       		.uleb128 0x1
 2891 0d5c 9C       		.byte	0x9c
 2892 0d5d C80D0000 		.4byte	0xdc8
 2893 0d61 24       		.uleb128 0x24
 2894 0d62 670C0000 		.4byte	.LASF307
 2895 0d66 01       		.byte	0x1
 2896 0d67 AE02     		.2byte	0x2ae
 2897 0d69 250A0000 		.4byte	0xa25
 2898 0d6d 01       		.uleb128 0x1
 2899 0d6e 50       		.byte	0x50
 2900 0d6f 25       		.uleb128 0x25
 2901 0d70 830A0000 		.4byte	0xa83
ARM GAS  C:\Users\thoma\AppData\Local\Temp\ccci7rYf.s 			page 114


 2902 0d74 00000000 		.4byte	.LBB66
 2903 0d78 12000000 		.4byte	.LBE66-.LBB66
 2904 0d7c 01       		.byte	0x1
 2905 0d7d B002     		.2byte	0x2b0
 2906 0d7f AD0D0000 		.4byte	0xdad
 2907 0d83 1B       		.uleb128 0x1b
 2908 0d84 900A0000 		.4byte	0xa90
 2909 0d88 98050000 		.4byte	.LLST24
 2910 0d8c 23       		.uleb128 0x23
 2911 0d8d 460A0000 		.4byte	0xa46
 2912 0d91 0A000000 		.4byte	.LBB68
 2913 0d95 04000000 		.4byte	.LBE68-.LBB68
 2914 0d99 02       		.byte	0x2
 2915 0d9a B606     		.2byte	0x6b6
 2916 0d9c 23       		.uleb128 0x23
 2917 0d9d 3D0A0000 		.4byte	0xa3d
 2918 0da1 0E000000 		.4byte	.LBB70
 2919 0da5 04000000 		.4byte	.LBE70-.LBB70
 2920 0da9 02       		.byte	0x2
 2921 0daa B706     		.2byte	0x6b7
 2922 0dac 00       		.byte	0
 2923 0dad 1E       		.uleb128 0x1e
 2924 0dae 690A0000 		.4byte	0xa69
 2925 0db2 26000000 		.4byte	.LBB72
 2926 0db6 08000000 		.4byte	.LBE72-.LBB72
 2927 0dba 01       		.byte	0x1
 2928 0dbb BB02     		.2byte	0x2bb
 2929 0dbd 1B       		.uleb128 0x1b
 2930 0dbe 760A0000 		.4byte	0xa76
 2931 0dc2 AD050000 		.4byte	.LLST25
 2932 0dc6 00       		.byte	0
 2933 0dc7 00       		.byte	0
 2934 0dc8 1F       		.uleb128 0x1f
 2935 0dc9 22020000 		.4byte	.LASF308
 2936 0dcd 01       		.byte	0x1
 2937 0dce D602     		.2byte	0x2d6
 2938 0dd0 250A0000 		.4byte	0xa25
 2939 0dd4 00000000 		.4byte	.LFB143
 2940 0dd8 2C000000 		.4byte	.LFE143-.LFB143
 2941 0ddc 01       		.uleb128 0x1
 2942 0ddd 9C       		.byte	0x9c
 2943 0dde 490E0000 		.4byte	0xe49
 2944 0de2 24       		.uleb128 0x24
 2945 0de3 670C0000 		.4byte	.LASF307
 2946 0de7 01       		.byte	0x1
 2947 0de8 D802     		.2byte	0x2d8
 2948 0dea 250A0000 		.4byte	0xa25
 2949 0dee 01       		.uleb128 0x1
 2950 0def 50       		.byte	0x50
 2951 0df0 25       		.uleb128 0x25
 2952 0df1 830A0000 		.4byte	0xa83
 2953 0df5 02000000 		.4byte	.LBB74
 2954 0df9 12000000 		.4byte	.LBE74-.LBB74
 2955 0dfd 01       		.byte	0x1
 2956 0dfe DA02     		.2byte	0x2da
 2957 0e00 2E0E0000 		.4byte	0xe2e
 2958 0e04 1B       		.uleb128 0x1b
ARM GAS  C:\Users\thoma\AppData\Local\Temp\ccci7rYf.s 			page 115


 2959 0e05 900A0000 		.4byte	0xa90
 2960 0e09 C2050000 		.4byte	.LLST26
 2961 0e0d 23       		.uleb128 0x23
 2962 0e0e 460A0000 		.4byte	0xa46
 2963 0e12 0C000000 		.4byte	.LBB76
 2964 0e16 04000000 		.4byte	.LBE76-.LBB76
 2965 0e1a 02       		.byte	0x2
 2966 0e1b B606     		.2byte	0x6b6
 2967 0e1d 23       		.uleb128 0x23
 2968 0e1e 3D0A0000 		.4byte	0xa3d
 2969 0e22 10000000 		.4byte	.LBB78
 2970 0e26 04000000 		.4byte	.LBE78-.LBB78
 2971 0e2a 02       		.byte	0x2
 2972 0e2b B706     		.2byte	0x6b7
 2973 0e2d 00       		.byte	0
 2974 0e2e 1E       		.uleb128 0x1e
 2975 0e2f 690A0000 		.4byte	0xa69
 2976 0e33 1C000000 		.4byte	.LBB80
 2977 0e37 02000000 		.4byte	.LBE80-.LBB80
 2978 0e3b 01       		.byte	0x1
 2979 0e3c E002     		.2byte	0x2e0
 2980 0e3e 1B       		.uleb128 0x1b
 2981 0e3f 760A0000 		.4byte	0xa76
 2982 0e43 D7050000 		.4byte	.LLST27
 2983 0e47 00       		.byte	0
 2984 0e48 00       		.byte	0
 2985 0e49 26       		.uleb128 0x26
 2986 0e4a 9B190000 		.4byte	.LASF309
 2987 0e4e 01       		.byte	0x1
 2988 0e4f FA02     		.2byte	0x2fa
 2989 0e51 250A0000 		.4byte	0xa25
 2990 0e55 00000000 		.4byte	.LFB144
 2991 0e59 0C000000 		.4byte	.LFE144-.LFB144
 2992 0e5d 01       		.uleb128 0x1
 2993 0e5e 9C       		.byte	0x9c
 2994 0e5f 26       		.uleb128 0x26
 2995 0e60 1E000000 		.4byte	.LASF310
 2996 0e64 01       		.byte	0x1
 2997 0e65 1403     		.2byte	0x314
 2998 0e67 250A0000 		.4byte	0xa25
 2999 0e6b 00000000 		.4byte	.LFB145
 3000 0e6f 0C000000 		.4byte	.LFE145-.LFB145
 3001 0e73 01       		.uleb128 0x1
 3002 0e74 9C       		.byte	0x9c
 3003 0e75 27       		.uleb128 0x27
 3004 0e76 18130000 		.4byte	.LASF311
 3005 0e7a 01       		.byte	0x1
 3006 0e7b 3103     		.2byte	0x331
 3007 0e7d 00000000 		.4byte	.LFB146
 3008 0e81 34000000 		.4byte	.LFE146-.LFB146
 3009 0e85 01       		.uleb128 0x1
 3010 0e86 9C       		.byte	0x9c
 3011 0e87 E40E0000 		.4byte	0xee4
 3012 0e8b 25       		.uleb128 0x25
 3013 0e8c 830A0000 		.4byte	0xa83
 3014 0e90 00000000 		.4byte	.LBB82
 3015 0e94 12000000 		.4byte	.LBE82-.LBB82
ARM GAS  C:\Users\thoma\AppData\Local\Temp\ccci7rYf.s 			page 116


 3016 0e98 01       		.byte	0x1
 3017 0e99 3303     		.2byte	0x333
 3018 0e9b C90E0000 		.4byte	0xec9
 3019 0e9f 1B       		.uleb128 0x1b
 3020 0ea0 900A0000 		.4byte	0xa90
 3021 0ea4 EC050000 		.4byte	.LLST28
 3022 0ea8 23       		.uleb128 0x23
 3023 0ea9 460A0000 		.4byte	0xa46
 3024 0ead 0A000000 		.4byte	.LBB84
 3025 0eb1 04000000 		.4byte	.LBE84-.LBB84
 3026 0eb5 02       		.byte	0x2
 3027 0eb6 B606     		.2byte	0x6b6
 3028 0eb8 23       		.uleb128 0x23
 3029 0eb9 3D0A0000 		.4byte	0xa3d
 3030 0ebd 0E000000 		.4byte	.LBB86
 3031 0ec1 04000000 		.4byte	.LBE86-.LBB86
 3032 0ec5 02       		.byte	0x2
 3033 0ec6 B706     		.2byte	0x6b7
 3034 0ec8 00       		.byte	0
 3035 0ec9 1E       		.uleb128 0x1e
 3036 0eca 690A0000 		.4byte	0xa69
 3037 0ece 22000000 		.4byte	.LBB88
 3038 0ed2 12000000 		.4byte	.LBE88-.LBB88
 3039 0ed6 01       		.byte	0x1
 3040 0ed7 3803     		.2byte	0x338
 3041 0ed9 1B       		.uleb128 0x1b
 3042 0eda 760A0000 		.4byte	0xa76
 3043 0ede 01060000 		.4byte	.LLST29
 3044 0ee2 00       		.byte	0
 3045 0ee3 00       		.byte	0
 3046 0ee4 27       		.uleb128 0x27
 3047 0ee5 5E0E0000 		.4byte	.LASF312
 3048 0ee9 01       		.byte	0x1
 3049 0eea 5303     		.2byte	0x353
 3050 0eec 00000000 		.4byte	.LFB147
 3051 0ef0 34000000 		.4byte	.LFE147-.LFB147
 3052 0ef4 01       		.uleb128 0x1
 3053 0ef5 9C       		.byte	0x9c
 3054 0ef6 530F0000 		.4byte	0xf53
 3055 0efa 25       		.uleb128 0x25
 3056 0efb 830A0000 		.4byte	0xa83
 3057 0eff 00000000 		.4byte	.LBB90
 3058 0f03 12000000 		.4byte	.LBE90-.LBB90
 3059 0f07 01       		.byte	0x1
 3060 0f08 5503     		.2byte	0x355
 3061 0f0a 380F0000 		.4byte	0xf38
 3062 0f0e 1B       		.uleb128 0x1b
 3063 0f0f 900A0000 		.4byte	0xa90
 3064 0f13 16060000 		.4byte	.LLST30
 3065 0f17 23       		.uleb128 0x23
 3066 0f18 460A0000 		.4byte	0xa46
 3067 0f1c 0A000000 		.4byte	.LBB92
 3068 0f20 04000000 		.4byte	.LBE92-.LBB92
 3069 0f24 02       		.byte	0x2
 3070 0f25 B606     		.2byte	0x6b6
 3071 0f27 23       		.uleb128 0x23
 3072 0f28 3D0A0000 		.4byte	0xa3d
ARM GAS  C:\Users\thoma\AppData\Local\Temp\ccci7rYf.s 			page 117


 3073 0f2c 0E000000 		.4byte	.LBB94
 3074 0f30 04000000 		.4byte	.LBE94-.LBB94
 3075 0f34 02       		.byte	0x2
 3076 0f35 B706     		.2byte	0x6b7
 3077 0f37 00       		.byte	0
 3078 0f38 1E       		.uleb128 0x1e
 3079 0f39 690A0000 		.4byte	0xa69
 3080 0f3d 22000000 		.4byte	.LBB96
 3081 0f41 12000000 		.4byte	.LBE96-.LBB96
 3082 0f45 01       		.byte	0x1
 3083 0f46 5A03     		.2byte	0x35a
 3084 0f48 1B       		.uleb128 0x1b
 3085 0f49 760A0000 		.4byte	0xa76
 3086 0f4d 2B060000 		.4byte	.LLST31
 3087 0f51 00       		.byte	0
 3088 0f52 00       		.byte	0
 3089 0f53 28       		.uleb128 0x28
 3090 0f54 03120000 		.4byte	.LASF313
 3091 0f58 02       		.byte	0x2
 3092 0f59 F907     		.2byte	0x7f9
 3093 0f5b 5F0F0000 		.4byte	0xf5f
 3094 0f5f 0E       		.uleb128 0xe
 3095 0f60 8F040000 		.4byte	0x48f
 3096 0f64 29       		.uleb128 0x29
 3097 0f65 64000000 		.4byte	.LASF314
 3098 0f69 07       		.byte	0x7
 3099 0f6a A7       		.byte	0xa7
 3100 0f6b 6F0F0000 		.4byte	0xf6f
 3101 0f6f 1D       		.uleb128 0x1d
 3102 0f70 04       		.byte	0x4
 3103 0f71 750F0000 		.4byte	0xf75
 3104 0f75 2A       		.uleb128 0x2a
 3105 0f76 050A0000 		.4byte	0xa05
 3106 0f7a 29       		.uleb128 0x29
 3107 0f7b 14000000 		.4byte	.LASF315
 3108 0f7f 09       		.byte	0x9
 3109 0f80 23       		.byte	0x23
 3110 0f81 850F0000 		.4byte	0xf85
 3111 0f85 0E       		.uleb128 0xe
 3112 0f86 250A0000 		.4byte	0xa25
 3113 0f8a 2B       		.uleb128 0x2b
 3114 0f8b 101A0000 		.4byte	.LASF316
 3115 0f8f 01       		.byte	0x1
 3116 0f90 17       		.byte	0x17
 3117 0f91 850F0000 		.4byte	0xf85
 3118 0f95 05       		.uleb128 0x5
 3119 0f96 03       		.byte	0x3
 3120 0f97 00000000 		.4byte	I2C_mstrStatus
 3121 0f9b 2B       		.uleb128 0x2b
 3122 0f9c 08190000 		.4byte	.LASF317
 3123 0fa0 01       		.byte	0x1
 3124 0fa1 18       		.byte	0x18
 3125 0fa2 850F0000 		.4byte	0xf85
 3126 0fa6 05       		.uleb128 0x5
 3127 0fa7 03       		.byte	0x3
 3128 0fa8 00000000 		.4byte	I2C_mstrControl
 3129 0fac 2B       		.uleb128 0x2b
ARM GAS  C:\Users\thoma\AppData\Local\Temp\ccci7rYf.s 			page 118


 3130 0fad 100C0000 		.4byte	.LASF318
 3131 0fb1 01       		.byte	0x1
 3132 0fb2 1B       		.byte	0x1b
 3133 0fb3 BD0F0000 		.4byte	0xfbd
 3134 0fb7 05       		.uleb128 0x5
 3135 0fb8 03       		.byte	0x3
 3136 0fb9 00000000 		.4byte	I2C_mstrRdBufPtr
 3137 0fbd 1D       		.uleb128 0x1d
 3138 0fbe 04       		.byte	0x4
 3139 0fbf 850F0000 		.4byte	0xf85
 3140 0fc3 2B       		.uleb128 0x2b
 3141 0fc4 040E0000 		.4byte	.LASF319
 3142 0fc8 01       		.byte	0x1
 3143 0fc9 1C       		.byte	0x1c
 3144 0fca 850F0000 		.4byte	0xf85
 3145 0fce 05       		.uleb128 0x5
 3146 0fcf 03       		.byte	0x3
 3147 0fd0 00000000 		.4byte	I2C_mstrRdBufSize
 3148 0fd4 2B       		.uleb128 0x2b
 3149 0fd5 32110000 		.4byte	.LASF320
 3150 0fd9 01       		.byte	0x1
 3151 0fda 1D       		.byte	0x1d
 3152 0fdb 850F0000 		.4byte	0xf85
 3153 0fdf 05       		.uleb128 0x5
 3154 0fe0 03       		.byte	0x3
 3155 0fe1 00000000 		.4byte	I2C_mstrRdBufIndex
 3156 0fe5 2B       		.uleb128 0x2b
 3157 0fe6 38000000 		.4byte	.LASF321
 3158 0fea 01       		.byte	0x1
 3159 0feb 20       		.byte	0x20
 3160 0fec BD0F0000 		.4byte	0xfbd
 3161 0ff0 05       		.uleb128 0x5
 3162 0ff1 03       		.byte	0x3
 3163 0ff2 00000000 		.4byte	I2C_mstrWrBufPtr
 3164 0ff6 2B       		.uleb128 0x2b
 3165 0ff7 A5020000 		.4byte	.LASF322
 3166 0ffb 01       		.byte	0x1
 3167 0ffc 21       		.byte	0x21
 3168 0ffd 850F0000 		.4byte	0xf85
 3169 1001 05       		.uleb128 0x5
 3170 1002 03       		.byte	0x3
 3171 1003 00000000 		.4byte	I2C_mstrWrBufSize
 3172 1007 2B       		.uleb128 0x2b
 3173 1008 43150000 		.4byte	.LASF323
 3174 100c 01       		.byte	0x1
 3175 100d 22       		.byte	0x22
 3176 100e 850F0000 		.4byte	0xf85
 3177 1012 05       		.uleb128 0x5
 3178 1013 03       		.byte	0x3
 3179 1014 00000000 		.4byte	I2C_mstrWrBufIndex
 3180 1018 00       		.byte	0
 3181              		.section	.debug_abbrev,"",%progbits
 3182              	.Ldebug_abbrev0:
 3183 0000 01       		.uleb128 0x1
 3184 0001 11       		.uleb128 0x11
 3185 0002 01       		.byte	0x1
 3186 0003 25       		.uleb128 0x25
ARM GAS  C:\Users\thoma\AppData\Local\Temp\ccci7rYf.s 			page 119


 3187 0004 0E       		.uleb128 0xe
 3188 0005 13       		.uleb128 0x13
 3189 0006 0B       		.uleb128 0xb
 3190 0007 03       		.uleb128 0x3
 3191 0008 0E       		.uleb128 0xe
 3192 0009 1B       		.uleb128 0x1b
 3193 000a 0E       		.uleb128 0xe
 3194 000b 55       		.uleb128 0x55
 3195 000c 17       		.uleb128 0x17
 3196 000d 11       		.uleb128 0x11
 3197 000e 01       		.uleb128 0x1
 3198 000f 10       		.uleb128 0x10
 3199 0010 17       		.uleb128 0x17
 3200 0011 00       		.byte	0
 3201 0012 00       		.byte	0
 3202 0013 02       		.uleb128 0x2
 3203 0014 04       		.uleb128 0x4
 3204 0015 01       		.byte	0x1
 3205 0016 0B       		.uleb128 0xb
 3206 0017 0B       		.uleb128 0xb
 3207 0018 49       		.uleb128 0x49
 3208 0019 13       		.uleb128 0x13
 3209 001a 3A       		.uleb128 0x3a
 3210 001b 0B       		.uleb128 0xb
 3211 001c 3B       		.uleb128 0x3b
 3212 001d 0B       		.uleb128 0xb
 3213 001e 01       		.uleb128 0x1
 3214 001f 13       		.uleb128 0x13
 3215 0020 00       		.byte	0
 3216 0021 00       		.byte	0
 3217 0022 03       		.uleb128 0x3
 3218 0023 28       		.uleb128 0x28
 3219 0024 00       		.byte	0
 3220 0025 03       		.uleb128 0x3
 3221 0026 0E       		.uleb128 0xe
 3222 0027 1C       		.uleb128 0x1c
 3223 0028 0D       		.uleb128 0xd
 3224 0029 00       		.byte	0
 3225 002a 00       		.byte	0
 3226 002b 04       		.uleb128 0x4
 3227 002c 28       		.uleb128 0x28
 3228 002d 00       		.byte	0
 3229 002e 03       		.uleb128 0x3
 3230 002f 0E       		.uleb128 0xe
 3231 0030 1C       		.uleb128 0x1c
 3232 0031 0B       		.uleb128 0xb
 3233 0032 00       		.byte	0
 3234 0033 00       		.byte	0
 3235 0034 05       		.uleb128 0x5
 3236 0035 24       		.uleb128 0x24
 3237 0036 00       		.byte	0
 3238 0037 0B       		.uleb128 0xb
 3239 0038 0B       		.uleb128 0xb
 3240 0039 3E       		.uleb128 0x3e
 3241 003a 0B       		.uleb128 0xb
 3242 003b 03       		.uleb128 0x3
 3243 003c 0E       		.uleb128 0xe
ARM GAS  C:\Users\thoma\AppData\Local\Temp\ccci7rYf.s 			page 120


 3244 003d 00       		.byte	0
 3245 003e 00       		.byte	0
 3246 003f 06       		.uleb128 0x6
 3247 0040 16       		.uleb128 0x16
 3248 0041 00       		.byte	0
 3249 0042 03       		.uleb128 0x3
 3250 0043 0E       		.uleb128 0xe
 3251 0044 3A       		.uleb128 0x3a
 3252 0045 0B       		.uleb128 0xb
 3253 0046 3B       		.uleb128 0x3b
 3254 0047 0B       		.uleb128 0xb
 3255 0048 49       		.uleb128 0x49
 3256 0049 13       		.uleb128 0x13
 3257 004a 00       		.byte	0
 3258 004b 00       		.byte	0
 3259 004c 07       		.uleb128 0x7
 3260 004d 24       		.uleb128 0x24
 3261 004e 00       		.byte	0
 3262 004f 0B       		.uleb128 0xb
 3263 0050 0B       		.uleb128 0xb
 3264 0051 3E       		.uleb128 0x3e
 3265 0052 0B       		.uleb128 0xb
 3266 0053 03       		.uleb128 0x3
 3267 0054 08       		.uleb128 0x8
 3268 0055 00       		.byte	0
 3269 0056 00       		.byte	0
 3270 0057 08       		.uleb128 0x8
 3271 0058 13       		.uleb128 0x13
 3272 0059 01       		.byte	0x1
 3273 005a 0B       		.uleb128 0xb
 3274 005b 05       		.uleb128 0x5
 3275 005c 3A       		.uleb128 0x3a
 3276 005d 0B       		.uleb128 0xb
 3277 005e 3B       		.uleb128 0x3b
 3278 005f 05       		.uleb128 0x5
 3279 0060 01       		.uleb128 0x1
 3280 0061 13       		.uleb128 0x13
 3281 0062 00       		.byte	0
 3282 0063 00       		.byte	0
 3283 0064 09       		.uleb128 0x9
 3284 0065 0D       		.uleb128 0xd
 3285 0066 00       		.byte	0
 3286 0067 03       		.uleb128 0x3
 3287 0068 0E       		.uleb128 0xe
 3288 0069 3A       		.uleb128 0x3a
 3289 006a 0B       		.uleb128 0xb
 3290 006b 3B       		.uleb128 0x3b
 3291 006c 05       		.uleb128 0x5
 3292 006d 49       		.uleb128 0x49
 3293 006e 13       		.uleb128 0x13
 3294 006f 38       		.uleb128 0x38
 3295 0070 0B       		.uleb128 0xb
 3296 0071 00       		.byte	0
 3297 0072 00       		.byte	0
 3298 0073 0A       		.uleb128 0xa
 3299 0074 0D       		.uleb128 0xd
 3300 0075 00       		.byte	0
ARM GAS  C:\Users\thoma\AppData\Local\Temp\ccci7rYf.s 			page 121


 3301 0076 03       		.uleb128 0x3
 3302 0077 0E       		.uleb128 0xe
 3303 0078 3A       		.uleb128 0x3a
 3304 0079 0B       		.uleb128 0xb
 3305 007a 3B       		.uleb128 0x3b
 3306 007b 05       		.uleb128 0x5
 3307 007c 49       		.uleb128 0x49
 3308 007d 13       		.uleb128 0x13
 3309 007e 38       		.uleb128 0x38
 3310 007f 05       		.uleb128 0x5
 3311 0080 00       		.byte	0
 3312 0081 00       		.byte	0
 3313 0082 0B       		.uleb128 0xb
 3314 0083 0D       		.uleb128 0xd
 3315 0084 00       		.byte	0
 3316 0085 03       		.uleb128 0x3
 3317 0086 08       		.uleb128 0x8
 3318 0087 3A       		.uleb128 0x3a
 3319 0088 0B       		.uleb128 0xb
 3320 0089 3B       		.uleb128 0x3b
 3321 008a 05       		.uleb128 0x5
 3322 008b 49       		.uleb128 0x49
 3323 008c 13       		.uleb128 0x13
 3324 008d 38       		.uleb128 0x38
 3325 008e 05       		.uleb128 0x5
 3326 008f 00       		.byte	0
 3327 0090 00       		.byte	0
 3328 0091 0C       		.uleb128 0xc
 3329 0092 01       		.uleb128 0x1
 3330 0093 01       		.byte	0x1
 3331 0094 49       		.uleb128 0x49
 3332 0095 13       		.uleb128 0x13
 3333 0096 01       		.uleb128 0x1
 3334 0097 13       		.uleb128 0x13
 3335 0098 00       		.byte	0
 3336 0099 00       		.byte	0
 3337 009a 0D       		.uleb128 0xd
 3338 009b 21       		.uleb128 0x21
 3339 009c 00       		.byte	0
 3340 009d 49       		.uleb128 0x49
 3341 009e 13       		.uleb128 0x13
 3342 009f 2F       		.uleb128 0x2f
 3343 00a0 0B       		.uleb128 0xb
 3344 00a1 00       		.byte	0
 3345 00a2 00       		.byte	0
 3346 00a3 0E       		.uleb128 0xe
 3347 00a4 35       		.uleb128 0x35
 3348 00a5 00       		.byte	0
 3349 00a6 49       		.uleb128 0x49
 3350 00a7 13       		.uleb128 0x13
 3351 00a8 00       		.byte	0
 3352 00a9 00       		.byte	0
 3353 00aa 0F       		.uleb128 0xf
 3354 00ab 21       		.uleb128 0x21
 3355 00ac 00       		.byte	0
 3356 00ad 49       		.uleb128 0x49
 3357 00ae 13       		.uleb128 0x13
ARM GAS  C:\Users\thoma\AppData\Local\Temp\ccci7rYf.s 			page 122


 3358 00af 2F       		.uleb128 0x2f
 3359 00b0 05       		.uleb128 0x5
 3360 00b1 00       		.byte	0
 3361 00b2 00       		.byte	0
 3362 00b3 10       		.uleb128 0x10
 3363 00b4 16       		.uleb128 0x16
 3364 00b5 00       		.byte	0
 3365 00b6 03       		.uleb128 0x3
 3366 00b7 0E       		.uleb128 0xe
 3367 00b8 3A       		.uleb128 0x3a
 3368 00b9 0B       		.uleb128 0xb
 3369 00ba 3B       		.uleb128 0x3b
 3370 00bb 05       		.uleb128 0x5
 3371 00bc 49       		.uleb128 0x49
 3372 00bd 13       		.uleb128 0x13
 3373 00be 00       		.byte	0
 3374 00bf 00       		.byte	0
 3375 00c0 11       		.uleb128 0x11
 3376 00c1 13       		.uleb128 0x13
 3377 00c2 01       		.byte	0x1
 3378 00c3 0B       		.uleb128 0xb
 3379 00c4 0B       		.uleb128 0xb
 3380 00c5 3A       		.uleb128 0x3a
 3381 00c6 0B       		.uleb128 0xb
 3382 00c7 3B       		.uleb128 0x3b
 3383 00c8 0B       		.uleb128 0xb
 3384 00c9 01       		.uleb128 0x1
 3385 00ca 13       		.uleb128 0x13
 3386 00cb 00       		.byte	0
 3387 00cc 00       		.byte	0
 3388 00cd 12       		.uleb128 0x12
 3389 00ce 0D       		.uleb128 0xd
 3390 00cf 00       		.byte	0
 3391 00d0 03       		.uleb128 0x3
 3392 00d1 0E       		.uleb128 0xe
 3393 00d2 3A       		.uleb128 0x3a
 3394 00d3 0B       		.uleb128 0xb
 3395 00d4 3B       		.uleb128 0x3b
 3396 00d5 0B       		.uleb128 0xb
 3397 00d6 49       		.uleb128 0x49
 3398 00d7 13       		.uleb128 0x13
 3399 00d8 38       		.uleb128 0x38
 3400 00d9 0B       		.uleb128 0xb
 3401 00da 00       		.byte	0
 3402 00db 00       		.byte	0
 3403 00dc 13       		.uleb128 0x13
 3404 00dd 2E       		.uleb128 0x2e
 3405 00de 00       		.byte	0
 3406 00df 03       		.uleb128 0x3
 3407 00e0 0E       		.uleb128 0xe
 3408 00e1 3A       		.uleb128 0x3a
 3409 00e2 0B       		.uleb128 0xb
 3410 00e3 3B       		.uleb128 0x3b
 3411 00e4 05       		.uleb128 0x5
 3412 00e5 27       		.uleb128 0x27
 3413 00e6 19       		.uleb128 0x19
 3414 00e7 20       		.uleb128 0x20
ARM GAS  C:\Users\thoma\AppData\Local\Temp\ccci7rYf.s 			page 123


 3415 00e8 0B       		.uleb128 0xb
 3416 00e9 00       		.byte	0
 3417 00ea 00       		.byte	0
 3418 00eb 14       		.uleb128 0x14
 3419 00ec 2E       		.uleb128 0x2e
 3420 00ed 01       		.byte	0x1
 3421 00ee 03       		.uleb128 0x3
 3422 00ef 0E       		.uleb128 0xe
 3423 00f0 3A       		.uleb128 0x3a
 3424 00f1 0B       		.uleb128 0xb
 3425 00f2 3B       		.uleb128 0x3b
 3426 00f3 05       		.uleb128 0x5
 3427 00f4 27       		.uleb128 0x27
 3428 00f5 19       		.uleb128 0x19
 3429 00f6 20       		.uleb128 0x20
 3430 00f7 0B       		.uleb128 0xb
 3431 00f8 01       		.uleb128 0x1
 3432 00f9 13       		.uleb128 0x13
 3433 00fa 00       		.byte	0
 3434 00fb 00       		.byte	0
 3435 00fc 15       		.uleb128 0x15
 3436 00fd 05       		.uleb128 0x5
 3437 00fe 00       		.byte	0
 3438 00ff 03       		.uleb128 0x3
 3439 0100 0E       		.uleb128 0xe
 3440 0101 3A       		.uleb128 0x3a
 3441 0102 0B       		.uleb128 0xb
 3442 0103 3B       		.uleb128 0x3b
 3443 0104 05       		.uleb128 0x5
 3444 0105 49       		.uleb128 0x49
 3445 0106 13       		.uleb128 0x13
 3446 0107 00       		.byte	0
 3447 0108 00       		.byte	0
 3448 0109 16       		.uleb128 0x16
 3449 010a 2E       		.uleb128 0x2e
 3450 010b 01       		.byte	0x1
 3451 010c 3F       		.uleb128 0x3f
 3452 010d 19       		.uleb128 0x19
 3453 010e 03       		.uleb128 0x3
 3454 010f 0E       		.uleb128 0xe
 3455 0110 3A       		.uleb128 0x3a
 3456 0111 0B       		.uleb128 0xb
 3457 0112 3B       		.uleb128 0x3b
 3458 0113 0B       		.uleb128 0xb
 3459 0114 27       		.uleb128 0x27
 3460 0115 19       		.uleb128 0x19
 3461 0116 49       		.uleb128 0x49
 3462 0117 13       		.uleb128 0x13
 3463 0118 11       		.uleb128 0x11
 3464 0119 01       		.uleb128 0x1
 3465 011a 12       		.uleb128 0x12
 3466 011b 06       		.uleb128 0x6
 3467 011c 40       		.uleb128 0x40
 3468 011d 18       		.uleb128 0x18
 3469 011e 9742     		.uleb128 0x2117
 3470 0120 19       		.uleb128 0x19
 3471 0121 01       		.uleb128 0x1
ARM GAS  C:\Users\thoma\AppData\Local\Temp\ccci7rYf.s 			page 124


 3472 0122 13       		.uleb128 0x13
 3473 0123 00       		.byte	0
 3474 0124 00       		.byte	0
 3475 0125 17       		.uleb128 0x17
 3476 0126 05       		.uleb128 0x5
 3477 0127 00       		.byte	0
 3478 0128 03       		.uleb128 0x3
 3479 0129 0E       		.uleb128 0xe
 3480 012a 3A       		.uleb128 0x3a
 3481 012b 0B       		.uleb128 0xb
 3482 012c 3B       		.uleb128 0x3b
 3483 012d 0B       		.uleb128 0xb
 3484 012e 49       		.uleb128 0x49
 3485 012f 13       		.uleb128 0x13
 3486 0130 02       		.uleb128 0x2
 3487 0131 17       		.uleb128 0x17
 3488 0132 00       		.byte	0
 3489 0133 00       		.byte	0
 3490 0134 18       		.uleb128 0x18
 3491 0135 05       		.uleb128 0x5
 3492 0136 00       		.byte	0
 3493 0137 03       		.uleb128 0x3
 3494 0138 08       		.uleb128 0x8
 3495 0139 3A       		.uleb128 0x3a
 3496 013a 0B       		.uleb128 0xb
 3497 013b 3B       		.uleb128 0x3b
 3498 013c 0B       		.uleb128 0xb
 3499 013d 49       		.uleb128 0x49
 3500 013e 13       		.uleb128 0x13
 3501 013f 02       		.uleb128 0x2
 3502 0140 17       		.uleb128 0x17
 3503 0141 00       		.byte	0
 3504 0142 00       		.byte	0
 3505 0143 19       		.uleb128 0x19
 3506 0144 34       		.uleb128 0x34
 3507 0145 00       		.byte	0
 3508 0146 03       		.uleb128 0x3
 3509 0147 0E       		.uleb128 0xe
 3510 0148 3A       		.uleb128 0x3a
 3511 0149 0B       		.uleb128 0xb
 3512 014a 3B       		.uleb128 0x3b
 3513 014b 0B       		.uleb128 0xb
 3514 014c 49       		.uleb128 0x49
 3515 014d 13       		.uleb128 0x13
 3516 014e 02       		.uleb128 0x2
 3517 014f 17       		.uleb128 0x17
 3518 0150 00       		.byte	0
 3519 0151 00       		.byte	0
 3520 0152 1A       		.uleb128 0x1a
 3521 0153 1D       		.uleb128 0x1d
 3522 0154 01       		.byte	0x1
 3523 0155 31       		.uleb128 0x31
 3524 0156 13       		.uleb128 0x13
 3525 0157 11       		.uleb128 0x11
 3526 0158 01       		.uleb128 0x1
 3527 0159 12       		.uleb128 0x12
 3528 015a 06       		.uleb128 0x6
ARM GAS  C:\Users\thoma\AppData\Local\Temp\ccci7rYf.s 			page 125


 3529 015b 58       		.uleb128 0x58
 3530 015c 0B       		.uleb128 0xb
 3531 015d 59       		.uleb128 0x59
 3532 015e 0B       		.uleb128 0xb
 3533 015f 01       		.uleb128 0x1
 3534 0160 13       		.uleb128 0x13
 3535 0161 00       		.byte	0
 3536 0162 00       		.byte	0
 3537 0163 1B       		.uleb128 0x1b
 3538 0164 05       		.uleb128 0x5
 3539 0165 00       		.byte	0
 3540 0166 31       		.uleb128 0x31
 3541 0167 13       		.uleb128 0x13
 3542 0168 02       		.uleb128 0x2
 3543 0169 17       		.uleb128 0x17
 3544 016a 00       		.byte	0
 3545 016b 00       		.byte	0
 3546 016c 1C       		.uleb128 0x1c
 3547 016d 1D       		.uleb128 0x1d
 3548 016e 01       		.byte	0x1
 3549 016f 31       		.uleb128 0x31
 3550 0170 13       		.uleb128 0x13
 3551 0171 11       		.uleb128 0x11
 3552 0172 01       		.uleb128 0x1
 3553 0173 12       		.uleb128 0x12
 3554 0174 06       		.uleb128 0x6
 3555 0175 58       		.uleb128 0x58
 3556 0176 0B       		.uleb128 0xb
 3557 0177 59       		.uleb128 0x59
 3558 0178 0B       		.uleb128 0xb
 3559 0179 00       		.byte	0
 3560 017a 00       		.byte	0
 3561 017b 1D       		.uleb128 0x1d
 3562 017c 0F       		.uleb128 0xf
 3563 017d 00       		.byte	0
 3564 017e 0B       		.uleb128 0xb
 3565 017f 0B       		.uleb128 0xb
 3566 0180 49       		.uleb128 0x49
 3567 0181 13       		.uleb128 0x13
 3568 0182 00       		.byte	0
 3569 0183 00       		.byte	0
 3570 0184 1E       		.uleb128 0x1e
 3571 0185 1D       		.uleb128 0x1d
 3572 0186 01       		.byte	0x1
 3573 0187 31       		.uleb128 0x31
 3574 0188 13       		.uleb128 0x13
 3575 0189 11       		.uleb128 0x11
 3576 018a 01       		.uleb128 0x1
 3577 018b 12       		.uleb128 0x12
 3578 018c 06       		.uleb128 0x6
 3579 018d 58       		.uleb128 0x58
 3580 018e 0B       		.uleb128 0xb
 3581 018f 59       		.uleb128 0x59
 3582 0190 05       		.uleb128 0x5
 3583 0191 00       		.byte	0
 3584 0192 00       		.byte	0
 3585 0193 1F       		.uleb128 0x1f
ARM GAS  C:\Users\thoma\AppData\Local\Temp\ccci7rYf.s 			page 126


 3586 0194 2E       		.uleb128 0x2e
 3587 0195 01       		.byte	0x1
 3588 0196 3F       		.uleb128 0x3f
 3589 0197 19       		.uleb128 0x19
 3590 0198 03       		.uleb128 0x3
 3591 0199 0E       		.uleb128 0xe
 3592 019a 3A       		.uleb128 0x3a
 3593 019b 0B       		.uleb128 0xb
 3594 019c 3B       		.uleb128 0x3b
 3595 019d 05       		.uleb128 0x5
 3596 019e 27       		.uleb128 0x27
 3597 019f 19       		.uleb128 0x19
 3598 01a0 49       		.uleb128 0x49
 3599 01a1 13       		.uleb128 0x13
 3600 01a2 11       		.uleb128 0x11
 3601 01a3 01       		.uleb128 0x1
 3602 01a4 12       		.uleb128 0x12
 3603 01a5 06       		.uleb128 0x6
 3604 01a6 40       		.uleb128 0x40
 3605 01a7 18       		.uleb128 0x18
 3606 01a8 9742     		.uleb128 0x2117
 3607 01aa 19       		.uleb128 0x19
 3608 01ab 01       		.uleb128 0x1
 3609 01ac 13       		.uleb128 0x13
 3610 01ad 00       		.byte	0
 3611 01ae 00       		.byte	0
 3612 01af 20       		.uleb128 0x20
 3613 01b0 05       		.uleb128 0x5
 3614 01b1 00       		.byte	0
 3615 01b2 03       		.uleb128 0x3
 3616 01b3 0E       		.uleb128 0xe
 3617 01b4 3A       		.uleb128 0x3a
 3618 01b5 0B       		.uleb128 0xb
 3619 01b6 3B       		.uleb128 0x3b
 3620 01b7 05       		.uleb128 0x5
 3621 01b8 49       		.uleb128 0x49
 3622 01b9 13       		.uleb128 0x13
 3623 01ba 02       		.uleb128 0x2
 3624 01bb 17       		.uleb128 0x17
 3625 01bc 00       		.byte	0
 3626 01bd 00       		.byte	0
 3627 01be 21       		.uleb128 0x21
 3628 01bf 05       		.uleb128 0x5
 3629 01c0 00       		.byte	0
 3630 01c1 03       		.uleb128 0x3
 3631 01c2 0E       		.uleb128 0xe
 3632 01c3 3A       		.uleb128 0x3a
 3633 01c4 0B       		.uleb128 0xb
 3634 01c5 3B       		.uleb128 0x3b
 3635 01c6 05       		.uleb128 0x5
 3636 01c7 49       		.uleb128 0x49
 3637 01c8 13       		.uleb128 0x13
 3638 01c9 02       		.uleb128 0x2
 3639 01ca 18       		.uleb128 0x18
 3640 01cb 00       		.byte	0
 3641 01cc 00       		.byte	0
 3642 01cd 22       		.uleb128 0x22
ARM GAS  C:\Users\thoma\AppData\Local\Temp\ccci7rYf.s 			page 127


 3643 01ce 34       		.uleb128 0x34
 3644 01cf 00       		.byte	0
 3645 01d0 03       		.uleb128 0x3
 3646 01d1 0E       		.uleb128 0xe
 3647 01d2 3A       		.uleb128 0x3a
 3648 01d3 0B       		.uleb128 0xb
 3649 01d4 3B       		.uleb128 0x3b
 3650 01d5 05       		.uleb128 0x5
 3651 01d6 49       		.uleb128 0x49
 3652 01d7 13       		.uleb128 0x13
 3653 01d8 02       		.uleb128 0x2
 3654 01d9 17       		.uleb128 0x17
 3655 01da 00       		.byte	0
 3656 01db 00       		.byte	0
 3657 01dc 23       		.uleb128 0x23
 3658 01dd 1D       		.uleb128 0x1d
 3659 01de 00       		.byte	0
 3660 01df 31       		.uleb128 0x31
 3661 01e0 13       		.uleb128 0x13
 3662 01e1 11       		.uleb128 0x11
 3663 01e2 01       		.uleb128 0x1
 3664 01e3 12       		.uleb128 0x12
 3665 01e4 06       		.uleb128 0x6
 3666 01e5 58       		.uleb128 0x58
 3667 01e6 0B       		.uleb128 0xb
 3668 01e7 59       		.uleb128 0x59
 3669 01e8 05       		.uleb128 0x5
 3670 01e9 00       		.byte	0
 3671 01ea 00       		.byte	0
 3672 01eb 24       		.uleb128 0x24
 3673 01ec 34       		.uleb128 0x34
 3674 01ed 00       		.byte	0
 3675 01ee 03       		.uleb128 0x3
 3676 01ef 0E       		.uleb128 0xe
 3677 01f0 3A       		.uleb128 0x3a
 3678 01f1 0B       		.uleb128 0xb
 3679 01f2 3B       		.uleb128 0x3b
 3680 01f3 05       		.uleb128 0x5
 3681 01f4 49       		.uleb128 0x49
 3682 01f5 13       		.uleb128 0x13
 3683 01f6 02       		.uleb128 0x2
 3684 01f7 18       		.uleb128 0x18
 3685 01f8 00       		.byte	0
 3686 01f9 00       		.byte	0
 3687 01fa 25       		.uleb128 0x25
 3688 01fb 1D       		.uleb128 0x1d
 3689 01fc 01       		.byte	0x1
 3690 01fd 31       		.uleb128 0x31
 3691 01fe 13       		.uleb128 0x13
 3692 01ff 11       		.uleb128 0x11
 3693 0200 01       		.uleb128 0x1
 3694 0201 12       		.uleb128 0x12
 3695 0202 06       		.uleb128 0x6
 3696 0203 58       		.uleb128 0x58
 3697 0204 0B       		.uleb128 0xb
 3698 0205 59       		.uleb128 0x59
 3699 0206 05       		.uleb128 0x5
ARM GAS  C:\Users\thoma\AppData\Local\Temp\ccci7rYf.s 			page 128


 3700 0207 01       		.uleb128 0x1
 3701 0208 13       		.uleb128 0x13
 3702 0209 00       		.byte	0
 3703 020a 00       		.byte	0
 3704 020b 26       		.uleb128 0x26
 3705 020c 2E       		.uleb128 0x2e
 3706 020d 00       		.byte	0
 3707 020e 3F       		.uleb128 0x3f
 3708 020f 19       		.uleb128 0x19
 3709 0210 03       		.uleb128 0x3
 3710 0211 0E       		.uleb128 0xe
 3711 0212 3A       		.uleb128 0x3a
 3712 0213 0B       		.uleb128 0xb
 3713 0214 3B       		.uleb128 0x3b
 3714 0215 05       		.uleb128 0x5
 3715 0216 27       		.uleb128 0x27
 3716 0217 19       		.uleb128 0x19
 3717 0218 49       		.uleb128 0x49
 3718 0219 13       		.uleb128 0x13
 3719 021a 11       		.uleb128 0x11
 3720 021b 01       		.uleb128 0x1
 3721 021c 12       		.uleb128 0x12
 3722 021d 06       		.uleb128 0x6
 3723 021e 40       		.uleb128 0x40
 3724 021f 18       		.uleb128 0x18
 3725 0220 9742     		.uleb128 0x2117
 3726 0222 19       		.uleb128 0x19
 3727 0223 00       		.byte	0
 3728 0224 00       		.byte	0
 3729 0225 27       		.uleb128 0x27
 3730 0226 2E       		.uleb128 0x2e
 3731 0227 01       		.byte	0x1
 3732 0228 3F       		.uleb128 0x3f
 3733 0229 19       		.uleb128 0x19
 3734 022a 03       		.uleb128 0x3
 3735 022b 0E       		.uleb128 0xe
 3736 022c 3A       		.uleb128 0x3a
 3737 022d 0B       		.uleb128 0xb
 3738 022e 3B       		.uleb128 0x3b
 3739 022f 05       		.uleb128 0x5
 3740 0230 27       		.uleb128 0x27
 3741 0231 19       		.uleb128 0x19
 3742 0232 11       		.uleb128 0x11
 3743 0233 01       		.uleb128 0x1
 3744 0234 12       		.uleb128 0x12
 3745 0235 06       		.uleb128 0x6
 3746 0236 40       		.uleb128 0x40
 3747 0237 18       		.uleb128 0x18
 3748 0238 9742     		.uleb128 0x2117
 3749 023a 19       		.uleb128 0x19
 3750 023b 01       		.uleb128 0x1
 3751 023c 13       		.uleb128 0x13
 3752 023d 00       		.byte	0
 3753 023e 00       		.byte	0
 3754 023f 28       		.uleb128 0x28
 3755 0240 34       		.uleb128 0x34
 3756 0241 00       		.byte	0
ARM GAS  C:\Users\thoma\AppData\Local\Temp\ccci7rYf.s 			page 129


 3757 0242 03       		.uleb128 0x3
 3758 0243 0E       		.uleb128 0xe
 3759 0244 3A       		.uleb128 0x3a
 3760 0245 0B       		.uleb128 0xb
 3761 0246 3B       		.uleb128 0x3b
 3762 0247 05       		.uleb128 0x5
 3763 0248 49       		.uleb128 0x49
 3764 0249 13       		.uleb128 0x13
 3765 024a 3F       		.uleb128 0x3f
 3766 024b 19       		.uleb128 0x19
 3767 024c 3C       		.uleb128 0x3c
 3768 024d 19       		.uleb128 0x19
 3769 024e 00       		.byte	0
 3770 024f 00       		.byte	0
 3771 0250 29       		.uleb128 0x29
 3772 0251 34       		.uleb128 0x34
 3773 0252 00       		.byte	0
 3774 0253 03       		.uleb128 0x3
 3775 0254 0E       		.uleb128 0xe
 3776 0255 3A       		.uleb128 0x3a
 3777 0256 0B       		.uleb128 0xb
 3778 0257 3B       		.uleb128 0x3b
 3779 0258 0B       		.uleb128 0xb
 3780 0259 49       		.uleb128 0x49
 3781 025a 13       		.uleb128 0x13
 3782 025b 3F       		.uleb128 0x3f
 3783 025c 19       		.uleb128 0x19
 3784 025d 3C       		.uleb128 0x3c
 3785 025e 19       		.uleb128 0x19
 3786 025f 00       		.byte	0
 3787 0260 00       		.byte	0
 3788 0261 2A       		.uleb128 0x2a
 3789 0262 26       		.uleb128 0x26
 3790 0263 00       		.byte	0
 3791 0264 49       		.uleb128 0x49
 3792 0265 13       		.uleb128 0x13
 3793 0266 00       		.byte	0
 3794 0267 00       		.byte	0
 3795 0268 2B       		.uleb128 0x2b
 3796 0269 34       		.uleb128 0x34
 3797 026a 00       		.byte	0
 3798 026b 03       		.uleb128 0x3
 3799 026c 0E       		.uleb128 0xe
 3800 026d 3A       		.uleb128 0x3a
 3801 026e 0B       		.uleb128 0xb
 3802 026f 3B       		.uleb128 0x3b
 3803 0270 0B       		.uleb128 0xb
 3804 0271 49       		.uleb128 0x49
 3805 0272 13       		.uleb128 0x13
 3806 0273 3F       		.uleb128 0x3f
 3807 0274 19       		.uleb128 0x19
 3808 0275 02       		.uleb128 0x2
 3809 0276 18       		.uleb128 0x18
 3810 0277 00       		.byte	0
 3811 0278 00       		.byte	0
 3812 0279 00       		.byte	0
 3813              		.section	.debug_loc,"",%progbits
ARM GAS  C:\Users\thoma\AppData\Local\Temp\ccci7rYf.s 			page 130


 3814              	.Ldebug_loc0:
 3815              	.LLST0:
 3816 0000 00000000 		.4byte	.LVL0
 3817 0004 7E000000 		.4byte	.LVL9
 3818 0008 0100     		.2byte	0x1
 3819 000a 50       		.byte	0x50
 3820 000b 7E000000 		.4byte	.LVL9
 3821 000f BC000000 		.4byte	.LVL15
 3822 0013 0400     		.2byte	0x4
 3823 0015 F3       		.byte	0xf3
 3824 0016 01       		.uleb128 0x1
 3825 0017 50       		.byte	0x50
 3826 0018 9F       		.byte	0x9f
 3827 0019 BC000000 		.4byte	.LVL15
 3828 001d C0000000 		.4byte	.LVL17
 3829 0021 0100     		.2byte	0x1
 3830 0023 50       		.byte	0x50
 3831 0024 C0000000 		.4byte	.LVL17
 3832 0028 EC000000 		.4byte	.LFE135
 3833 002c 0400     		.2byte	0x4
 3834 002e F3       		.byte	0xf3
 3835 002f 01       		.uleb128 0x1
 3836 0030 50       		.byte	0x50
 3837 0031 9F       		.byte	0x9f
 3838 0032 00000000 		.4byte	0
 3839 0036 00000000 		.4byte	0
 3840              	.LLST1:
 3841 003a 00000000 		.4byte	.LVL0
 3842 003e 0A000000 		.4byte	.LVL1
 3843 0042 0100     		.2byte	0x1
 3844 0044 51       		.byte	0x51
 3845 0045 0A000000 		.4byte	.LVL1
 3846 0049 70000000 		.4byte	.LVL8
 3847 004d 0100     		.2byte	0x1
 3848 004f 54       		.byte	0x54
 3849 0050 70000000 		.4byte	.LVL8
 3850 0054 80000000 		.4byte	.LVL10
 3851 0058 0500     		.2byte	0x5
 3852 005a 03       		.byte	0x3
 3853 005b 00000000 		.4byte	I2C_mstrWrBufPtr
 3854 005f 80000000 		.4byte	.LVL10
 3855 0063 BC000000 		.4byte	.LVL15
 3856 0067 0400     		.2byte	0x4
 3857 0069 F3       		.byte	0xf3
 3858 006a 01       		.uleb128 0x1
 3859 006b 51       		.byte	0x51
 3860 006c 9F       		.byte	0x9f
 3861 006d BC000000 		.4byte	.LVL15
 3862 0071 BE000000 		.4byte	.LVL16
 3863 0075 0100     		.2byte	0x1
 3864 0077 51       		.byte	0x51
 3865 0078 BE000000 		.4byte	.LVL16
 3866 007c EC000000 		.4byte	.LFE135
 3867 0080 0400     		.2byte	0x4
 3868 0082 F3       		.byte	0xf3
 3869 0083 01       		.uleb128 0x1
 3870 0084 51       		.byte	0x51
ARM GAS  C:\Users\thoma\AppData\Local\Temp\ccci7rYf.s 			page 131


 3871 0085 9F       		.byte	0x9f
 3872 0086 00000000 		.4byte	0
 3873 008a 00000000 		.4byte	0
 3874              	.LLST2:
 3875 008e 00000000 		.4byte	.LVL0
 3876 0092 68000000 		.4byte	.LVL6
 3877 0096 0100     		.2byte	0x1
 3878 0098 52       		.byte	0x52
 3879 0099 68000000 		.4byte	.LVL6
 3880 009d 6E000000 		.4byte	.LVL7
 3881 00a1 0500     		.2byte	0x5
 3882 00a3 03       		.byte	0x3
 3883 00a4 00000000 		.4byte	I2C_mstrWrBufSize
 3884 00a8 6E000000 		.4byte	.LVL7
 3885 00ac BC000000 		.4byte	.LVL15
 3886 00b0 0400     		.2byte	0x4
 3887 00b2 F3       		.byte	0xf3
 3888 00b3 01       		.uleb128 0x1
 3889 00b4 52       		.byte	0x52
 3890 00b5 9F       		.byte	0x9f
 3891 00b6 BC000000 		.4byte	.LVL15
 3892 00ba C2000000 		.4byte	.LVL18
 3893 00be 0100     		.2byte	0x1
 3894 00c0 52       		.byte	0x52
 3895 00c1 C2000000 		.4byte	.LVL18
 3896 00c5 EC000000 		.4byte	.LFE135
 3897 00c9 0400     		.2byte	0x4
 3898 00cb F3       		.byte	0xf3
 3899 00cc 01       		.uleb128 0x1
 3900 00cd 52       		.byte	0x52
 3901 00ce 9F       		.byte	0x9f
 3902 00cf 00000000 		.4byte	0
 3903 00d3 00000000 		.4byte	0
 3904              	.LLST3:
 3905 00d7 00000000 		.4byte	.LVL0
 3906 00db 8A000000 		.4byte	.LVL11
 3907 00df 0100     		.2byte	0x1
 3908 00e1 53       		.byte	0x53
 3909 00e2 8A000000 		.4byte	.LVL11
 3910 00e6 9C000000 		.4byte	.LVL12
 3911 00ea 0400     		.2byte	0x4
 3912 00ec F3       		.byte	0xf3
 3913 00ed 01       		.uleb128 0x1
 3914 00ee 53       		.byte	0x53
 3915 00ef 9F       		.byte	0x9f
 3916 00f0 9C000000 		.4byte	.LVL12
 3917 00f4 A0000000 		.4byte	.LVL13
 3918 00f8 0100     		.2byte	0x1
 3919 00fa 53       		.byte	0x53
 3920 00fb A0000000 		.4byte	.LVL13
 3921 00ff BC000000 		.4byte	.LVL15
 3922 0103 0400     		.2byte	0x4
 3923 0105 F3       		.byte	0xf3
 3924 0106 01       		.uleb128 0x1
 3925 0107 53       		.byte	0x53
 3926 0108 9F       		.byte	0x9f
 3927 0109 BC000000 		.4byte	.LVL15
ARM GAS  C:\Users\thoma\AppData\Local\Temp\ccci7rYf.s 			page 132


 3928 010d C2000000 		.4byte	.LVL18
 3929 0111 0100     		.2byte	0x1
 3930 0113 53       		.byte	0x53
 3931 0114 C2000000 		.4byte	.LVL18
 3932 0118 EC000000 		.4byte	.LFE135
 3933 011c 0400     		.2byte	0x4
 3934 011e F3       		.byte	0xf3
 3935 011f 01       		.uleb128 0x1
 3936 0120 53       		.byte	0x53
 3937 0121 9F       		.byte	0x9f
 3938 0122 00000000 		.4byte	0
 3939 0126 00000000 		.4byte	0
 3940              	.LLST4:
 3941 012a 00000000 		.4byte	.LVL0
 3942 012e 34000000 		.4byte	.LVL2
 3943 0132 0200     		.2byte	0x2
 3944 0134 32       		.byte	0x32
 3945 0135 9F       		.byte	0x9f
 3946 0136 34000000 		.4byte	.LVL2
 3947 013a 4C000000 		.4byte	.LVL4
 3948 013e 0200     		.2byte	0x2
 3949 0140 30       		.byte	0x30
 3950 0141 9F       		.byte	0x9f
 3951 0142 4C000000 		.4byte	.LVL4
 3952 0146 52000000 		.4byte	.LVL5
 3953 014a 0200     		.2byte	0x2
 3954 014c 32       		.byte	0x32
 3955 014d 9F       		.byte	0x9f
 3956 014e 52000000 		.4byte	.LVL5
 3957 0152 BC000000 		.4byte	.LVL15
 3958 0156 0100     		.2byte	0x1
 3959 0158 51       		.byte	0x51
 3960 0159 BC000000 		.4byte	.LVL15
 3961 015d BE000000 		.4byte	.LVL16
 3962 0161 0200     		.2byte	0x2
 3963 0163 32       		.byte	0x32
 3964 0164 9F       		.byte	0x9f
 3965 0165 BE000000 		.4byte	.LVL16
 3966 0169 EC000000 		.4byte	.LFE135
 3967 016d 0100     		.2byte	0x1
 3968 016f 51       		.byte	0x51
 3969 0170 00000000 		.4byte	0
 3970 0174 00000000 		.4byte	0
 3971              	.LLST5:
 3972 0178 34000000 		.4byte	.LVL2
 3973 017c 3E000000 		.4byte	.LVL3
 3974 0180 0300     		.2byte	0x3
 3975 0182 08       		.byte	0x8
 3976 0183 7A       		.byte	0x7a
 3977 0184 9F       		.byte	0x9f
 3978 0185 00000000 		.4byte	0
 3979 0189 00000000 		.4byte	0
 3980              	.LLST6:
 3981 018d B2000000 		.4byte	.LVL14
 3982 0191 BC000000 		.4byte	.LVL15
 3983 0195 0300     		.2byte	0x3
 3984 0197 08       		.byte	0x8
ARM GAS  C:\Users\thoma\AppData\Local\Temp\ccci7rYf.s 			page 133


 3985 0198 7A       		.byte	0x7a
 3986 0199 9F       		.byte	0x9f
 3987 019a 00000000 		.4byte	0
 3988 019e 00000000 		.4byte	0
 3989              	.LLST7:
 3990 01a2 00000000 		.4byte	.LVL19
 3991 01a6 82000000 		.4byte	.LVL28
 3992 01aa 0100     		.2byte	0x1
 3993 01ac 50       		.byte	0x50
 3994 01ad 82000000 		.4byte	.LVL28
 3995 01b1 C0000000 		.4byte	.LVL34
 3996 01b5 0400     		.2byte	0x4
 3997 01b7 F3       		.byte	0xf3
 3998 01b8 01       		.uleb128 0x1
 3999 01b9 50       		.byte	0x50
 4000 01ba 9F       		.byte	0x9f
 4001 01bb C0000000 		.4byte	.LVL34
 4002 01bf C4000000 		.4byte	.LVL36
 4003 01c3 0100     		.2byte	0x1
 4004 01c5 50       		.byte	0x50
 4005 01c6 C4000000 		.4byte	.LVL36
 4006 01ca F0000000 		.4byte	.LFE136
 4007 01ce 0400     		.2byte	0x4
 4008 01d0 F3       		.byte	0xf3
 4009 01d1 01       		.uleb128 0x1
 4010 01d2 50       		.byte	0x50
 4011 01d3 9F       		.byte	0x9f
 4012 01d4 00000000 		.4byte	0
 4013 01d8 00000000 		.4byte	0
 4014              	.LLST8:
 4015 01dc 00000000 		.4byte	.LVL19
 4016 01e0 0A000000 		.4byte	.LVL20
 4017 01e4 0100     		.2byte	0x1
 4018 01e6 51       		.byte	0x51
 4019 01e7 0A000000 		.4byte	.LVL20
 4020 01eb 70000000 		.4byte	.LVL27
 4021 01ef 0100     		.2byte	0x1
 4022 01f1 54       		.byte	0x54
 4023 01f2 70000000 		.4byte	.LVL27
 4024 01f6 84000000 		.4byte	.LVL29
 4025 01fa 0500     		.2byte	0x5
 4026 01fc 03       		.byte	0x3
 4027 01fd 00000000 		.4byte	I2C_mstrRdBufPtr
 4028 0201 84000000 		.4byte	.LVL29
 4029 0205 C0000000 		.4byte	.LVL34
 4030 0209 0400     		.2byte	0x4
 4031 020b F3       		.byte	0xf3
 4032 020c 01       		.uleb128 0x1
 4033 020d 51       		.byte	0x51
 4034 020e 9F       		.byte	0x9f
 4035 020f C0000000 		.4byte	.LVL34
 4036 0213 C2000000 		.4byte	.LVL35
 4037 0217 0100     		.2byte	0x1
 4038 0219 51       		.byte	0x51
 4039 021a C2000000 		.4byte	.LVL35
 4040 021e F0000000 		.4byte	.LFE136
 4041 0222 0400     		.2byte	0x4
ARM GAS  C:\Users\thoma\AppData\Local\Temp\ccci7rYf.s 			page 134


 4042 0224 F3       		.byte	0xf3
 4043 0225 01       		.uleb128 0x1
 4044 0226 51       		.byte	0x51
 4045 0227 9F       		.byte	0x9f
 4046 0228 00000000 		.4byte	0
 4047 022c 00000000 		.4byte	0
 4048              	.LLST9:
 4049 0230 00000000 		.4byte	.LVL19
 4050 0234 68000000 		.4byte	.LVL25
 4051 0238 0100     		.2byte	0x1
 4052 023a 52       		.byte	0x52
 4053 023b 68000000 		.4byte	.LVL25
 4054 023f 6E000000 		.4byte	.LVL26
 4055 0243 0500     		.2byte	0x5
 4056 0245 03       		.byte	0x3
 4057 0246 00000000 		.4byte	I2C_mstrRdBufSize
 4058 024a 6E000000 		.4byte	.LVL26
 4059 024e C0000000 		.4byte	.LVL34
 4060 0252 0400     		.2byte	0x4
 4061 0254 F3       		.byte	0xf3
 4062 0255 01       		.uleb128 0x1
 4063 0256 52       		.byte	0x52
 4064 0257 9F       		.byte	0x9f
 4065 0258 C0000000 		.4byte	.LVL34
 4066 025c C6000000 		.4byte	.LVL37
 4067 0260 0100     		.2byte	0x1
 4068 0262 52       		.byte	0x52
 4069 0263 C6000000 		.4byte	.LVL37
 4070 0267 F0000000 		.4byte	.LFE136
 4071 026b 0400     		.2byte	0x4
 4072 026d F3       		.byte	0xf3
 4073 026e 01       		.uleb128 0x1
 4074 026f 52       		.byte	0x52
 4075 0270 9F       		.byte	0x9f
 4076 0271 00000000 		.4byte	0
 4077 0275 00000000 		.4byte	0
 4078              	.LLST10:
 4079 0279 00000000 		.4byte	.LVL19
 4080 027d 8E000000 		.4byte	.LVL30
 4081 0281 0100     		.2byte	0x1
 4082 0283 53       		.byte	0x53
 4083 0284 8E000000 		.4byte	.LVL30
 4084 0288 A0000000 		.4byte	.LVL31
 4085 028c 0400     		.2byte	0x4
 4086 028e F3       		.byte	0xf3
 4087 028f 01       		.uleb128 0x1
 4088 0290 53       		.byte	0x53
 4089 0291 9F       		.byte	0x9f
 4090 0292 A0000000 		.4byte	.LVL31
 4091 0296 A4000000 		.4byte	.LVL32
 4092 029a 0100     		.2byte	0x1
 4093 029c 53       		.byte	0x53
 4094 029d A4000000 		.4byte	.LVL32
 4095 02a1 C0000000 		.4byte	.LVL34
 4096 02a5 0400     		.2byte	0x4
 4097 02a7 F3       		.byte	0xf3
 4098 02a8 01       		.uleb128 0x1
ARM GAS  C:\Users\thoma\AppData\Local\Temp\ccci7rYf.s 			page 135


 4099 02a9 53       		.byte	0x53
 4100 02aa 9F       		.byte	0x9f
 4101 02ab C0000000 		.4byte	.LVL34
 4102 02af C6000000 		.4byte	.LVL37
 4103 02b3 0100     		.2byte	0x1
 4104 02b5 53       		.byte	0x53
 4105 02b6 C6000000 		.4byte	.LVL37
 4106 02ba F0000000 		.4byte	.LFE136
 4107 02be 0400     		.2byte	0x4
 4108 02c0 F3       		.byte	0xf3
 4109 02c1 01       		.uleb128 0x1
 4110 02c2 53       		.byte	0x53
 4111 02c3 9F       		.byte	0x9f
 4112 02c4 00000000 		.4byte	0
 4113 02c8 00000000 		.4byte	0
 4114              	.LLST11:
 4115 02cc 00000000 		.4byte	.LVL19
 4116 02d0 34000000 		.4byte	.LVL21
 4117 02d4 0200     		.2byte	0x2
 4118 02d6 32       		.byte	0x32
 4119 02d7 9F       		.byte	0x9f
 4120 02d8 34000000 		.4byte	.LVL21
 4121 02dc 4C000000 		.4byte	.LVL23
 4122 02e0 0200     		.2byte	0x2
 4123 02e2 30       		.byte	0x30
 4124 02e3 9F       		.byte	0x9f
 4125 02e4 4C000000 		.4byte	.LVL23
 4126 02e8 52000000 		.4byte	.LVL24
 4127 02ec 0200     		.2byte	0x2
 4128 02ee 32       		.byte	0x32
 4129 02ef 9F       		.byte	0x9f
 4130 02f0 52000000 		.4byte	.LVL24
 4131 02f4 C0000000 		.4byte	.LVL34
 4132 02f8 0100     		.2byte	0x1
 4133 02fa 51       		.byte	0x51
 4134 02fb C0000000 		.4byte	.LVL34
 4135 02ff C2000000 		.4byte	.LVL35
 4136 0303 0200     		.2byte	0x2
 4137 0305 32       		.byte	0x32
 4138 0306 9F       		.byte	0x9f
 4139 0307 C2000000 		.4byte	.LVL35
 4140 030b F0000000 		.4byte	.LFE136
 4141 030f 0100     		.2byte	0x1
 4142 0311 51       		.byte	0x51
 4143 0312 00000000 		.4byte	0
 4144 0316 00000000 		.4byte	0
 4145              	.LLST12:
 4146 031a 34000000 		.4byte	.LVL21
 4147 031e 3E000000 		.4byte	.LVL22
 4148 0322 0300     		.2byte	0x3
 4149 0324 08       		.byte	0x8
 4150 0325 7A       		.byte	0x7a
 4151 0326 9F       		.byte	0x9f
 4152 0327 00000000 		.4byte	0
 4153 032b 00000000 		.4byte	0
 4154              	.LLST13:
 4155 032f B6000000 		.4byte	.LVL33
ARM GAS  C:\Users\thoma\AppData\Local\Temp\ccci7rYf.s 			page 136


 4156 0333 C0000000 		.4byte	.LVL34
 4157 0337 0300     		.2byte	0x3
 4158 0339 08       		.byte	0x8
 4159 033a 7A       		.byte	0x7a
 4160 033b 9F       		.byte	0x9f
 4161 033c 00000000 		.4byte	0
 4162 0340 00000000 		.4byte	0
 4163              	.LLST14:
 4164 0344 00000000 		.4byte	.LVL38
 4165 0348 32000000 		.4byte	.LVL41
 4166 034c 0100     		.2byte	0x1
 4167 034e 50       		.byte	0x50
 4168 034f 32000000 		.4byte	.LVL41
 4169 0353 34000000 		.4byte	.LVL42
 4170 0357 0400     		.2byte	0x4
 4171 0359 F3       		.byte	0xf3
 4172 035a 01       		.uleb128 0x1
 4173 035b 50       		.byte	0x50
 4174 035c 9F       		.byte	0x9f
 4175 035d 34000000 		.4byte	.LVL42
 4176 0361 8C000000 		.4byte	.LVL45
 4177 0365 0100     		.2byte	0x1
 4178 0367 50       		.byte	0x50
 4179 0368 8E000000 		.4byte	.LVL46
 4180 036c 90000000 		.4byte	.LVL47
 4181 0370 0100     		.2byte	0x1
 4182 0372 50       		.byte	0x50
 4183 0373 90000000 		.4byte	.LVL47
 4184 0377 92000000 		.4byte	.LVL48
 4185 037b 0400     		.2byte	0x4
 4186 037d F3       		.byte	0xf3
 4187 037e 01       		.uleb128 0x1
 4188 037f 50       		.byte	0x50
 4189 0380 9F       		.byte	0x9f
 4190 0381 92000000 		.4byte	.LVL48
 4191 0385 94000000 		.4byte	.LVL49
 4192 0389 0100     		.2byte	0x1
 4193 038b 50       		.byte	0x50
 4194 038c 94000000 		.4byte	.LVL49
 4195 0390 96000000 		.4byte	.LVL50
 4196 0394 0400     		.2byte	0x4
 4197 0396 F3       		.byte	0xf3
 4198 0397 01       		.uleb128 0x1
 4199 0398 50       		.byte	0x50
 4200 0399 9F       		.byte	0x9f
 4201 039a 96000000 		.4byte	.LVL50
 4202 039e 98000000 		.4byte	.LVL51
 4203 03a2 0100     		.2byte	0x1
 4204 03a4 50       		.byte	0x50
 4205 03a5 00000000 		.4byte	0
 4206 03a9 00000000 		.4byte	0
 4207              	.LLST15:
 4208 03ad 00000000 		.4byte	.LVL38
 4209 03b1 8A000000 		.4byte	.LVL44
 4210 03b5 0200     		.2byte	0x2
 4211 03b7 32       		.byte	0x32
 4212 03b8 9F       		.byte	0x9f
ARM GAS  C:\Users\thoma\AppData\Local\Temp\ccci7rYf.s 			page 137


 4213 03b9 8A000000 		.4byte	.LVL44
 4214 03bd 8E000000 		.4byte	.LVL46
 4215 03c1 0200     		.2byte	0x2
 4216 03c3 33       		.byte	0x33
 4217 03c4 9F       		.byte	0x9f
 4218 03c5 8E000000 		.4byte	.LVL46
 4219 03c9 98000000 		.4byte	.LVL51
 4220 03cd 0200     		.2byte	0x2
 4221 03cf 32       		.byte	0x32
 4222 03d0 9F       		.byte	0x9f
 4223 03d1 98000000 		.4byte	.LVL51
 4224 03d5 B0000000 		.4byte	.LFE137
 4225 03d9 0100     		.2byte	0x1
 4226 03db 50       		.byte	0x50
 4227 03dc 00000000 		.4byte	0
 4228 03e0 00000000 		.4byte	0
 4229              	.LLST16:
 4230 03e4 1E000000 		.4byte	.LVL39
 4231 03e8 30000000 		.4byte	.LVL40
 4232 03ec 0300     		.2byte	0x3
 4233 03ee 08       		.byte	0x8
 4234 03ef 7A       		.byte	0x7a
 4235 03f0 9F       		.byte	0x9f
 4236 03f1 00000000 		.4byte	0
 4237 03f5 00000000 		.4byte	0
 4238              	.LLST17:
 4239 03f9 00000000 		.4byte	.LVL52
 4240 03fd 0C000000 		.4byte	.LVL53
 4241 0401 0100     		.2byte	0x1
 4242 0403 50       		.byte	0x50
 4243 0404 0C000000 		.4byte	.LVL53
 4244 0408 0E000000 		.4byte	.LVL54
 4245 040c 0400     		.2byte	0x4
 4246 040e F3       		.byte	0xf3
 4247 040f 01       		.uleb128 0x1
 4248 0410 50       		.byte	0x50
 4249 0411 9F       		.byte	0x9f
 4250 0412 0E000000 		.4byte	.LVL54
 4251 0416 66000000 		.4byte	.LVL57
 4252 041a 0100     		.2byte	0x1
 4253 041c 50       		.byte	0x50
 4254 041d 68000000 		.4byte	.LVL58
 4255 0421 6A000000 		.4byte	.LVL59
 4256 0425 0100     		.2byte	0x1
 4257 0427 50       		.byte	0x50
 4258 0428 6A000000 		.4byte	.LVL59
 4259 042c 6C000000 		.4byte	.LVL60
 4260 0430 0400     		.2byte	0x4
 4261 0432 F3       		.byte	0xf3
 4262 0433 01       		.uleb128 0x1
 4263 0434 50       		.byte	0x50
 4264 0435 9F       		.byte	0x9f
 4265 0436 6C000000 		.4byte	.LVL60
 4266 043a 6E000000 		.4byte	.LVL61
 4267 043e 0100     		.2byte	0x1
 4268 0440 50       		.byte	0x50
 4269 0441 00000000 		.4byte	0
ARM GAS  C:\Users\thoma\AppData\Local\Temp\ccci7rYf.s 			page 138


 4270 0445 00000000 		.4byte	0
 4271              	.LLST18:
 4272 0449 00000000 		.4byte	.LVL52
 4273 044d 64000000 		.4byte	.LVL56
 4274 0451 0200     		.2byte	0x2
 4275 0453 32       		.byte	0x32
 4276 0454 9F       		.byte	0x9f
 4277 0455 64000000 		.4byte	.LVL56
 4278 0459 68000000 		.4byte	.LVL58
 4279 045d 0200     		.2byte	0x2
 4280 045f 33       		.byte	0x33
 4281 0460 9F       		.byte	0x9f
 4282 0461 68000000 		.4byte	.LVL58
 4283 0465 6E000000 		.4byte	.LVL61
 4284 0469 0200     		.2byte	0x2
 4285 046b 32       		.byte	0x32
 4286 046c 9F       		.byte	0x9f
 4287 046d 6E000000 		.4byte	.LVL61
 4288 0471 80000000 		.4byte	.LFE138
 4289 0475 0100     		.2byte	0x1
 4290 0477 50       		.byte	0x50
 4291 0478 00000000 		.4byte	0
 4292 047c 00000000 		.4byte	0
 4293              	.LLST19:
 4294 0480 00000000 		.4byte	.LVL62
 4295 0484 40000000 		.4byte	.LVL63
 4296 0488 0200     		.2byte	0x2
 4297 048a 32       		.byte	0x32
 4298 048b 9F       		.byte	0x9f
 4299 048c 40000000 		.4byte	.LVL63
 4300 0490 54000000 		.4byte	.LFE139
 4301 0494 0100     		.2byte	0x1
 4302 0496 50       		.byte	0x50
 4303 0497 00000000 		.4byte	0
 4304 049b 00000000 		.4byte	0
 4305              	.LLST20:
 4306 049f 00000000 		.4byte	.LVL64
 4307 04a3 52000000 		.4byte	.LVL66
 4308 04a7 0100     		.2byte	0x1
 4309 04a9 50       		.byte	0x50
 4310 04aa 52000000 		.4byte	.LVL66
 4311 04ae 54000000 		.4byte	.LVL67
 4312 04b2 0400     		.2byte	0x4
 4313 04b4 F3       		.byte	0xf3
 4314 04b5 01       		.uleb128 0x1
 4315 04b6 50       		.byte	0x50
 4316 04b7 9F       		.byte	0x9f
 4317 04b8 54000000 		.4byte	.LVL67
 4318 04bc 5C000000 		.4byte	.LVL69
 4319 04c0 0100     		.2byte	0x1
 4320 04c2 50       		.byte	0x50
 4321 04c3 5C000000 		.4byte	.LVL69
 4322 04c7 5E000000 		.4byte	.LVL70
 4323 04cb 0400     		.2byte	0x4
 4324 04cd F3       		.byte	0xf3
 4325 04ce 01       		.uleb128 0x1
 4326 04cf 50       		.byte	0x50
ARM GAS  C:\Users\thoma\AppData\Local\Temp\ccci7rYf.s 			page 139


 4327 04d0 9F       		.byte	0x9f
 4328 04d1 5E000000 		.4byte	.LVL70
 4329 04d5 60000000 		.4byte	.LVL71
 4330 04d9 0100     		.2byte	0x1
 4331 04db 50       		.byte	0x50
 4332 04dc 60000000 		.4byte	.LVL71
 4333 04e0 74000000 		.4byte	.LFE140
 4334 04e4 0400     		.2byte	0x4
 4335 04e6 F3       		.byte	0xf3
 4336 04e7 01       		.uleb128 0x1
 4337 04e8 50       		.byte	0x50
 4338 04e9 9F       		.byte	0x9f
 4339 04ea 00000000 		.4byte	0
 4340 04ee 00000000 		.4byte	0
 4341              	.LLST21:
 4342 04f2 00000000 		.4byte	.LVL64
 4343 04f6 50000000 		.4byte	.LVL65
 4344 04fa 0200     		.2byte	0x2
 4345 04fc 32       		.byte	0x32
 4346 04fd 9F       		.byte	0x9f
 4347 04fe 50000000 		.4byte	.LVL65
 4348 0502 54000000 		.4byte	.LVL67
 4349 0506 0200     		.2byte	0x2
 4350 0508 30       		.byte	0x30
 4351 0509 9F       		.byte	0x9f
 4352 050a 54000000 		.4byte	.LVL67
 4353 050e 5A000000 		.4byte	.LVL68
 4354 0512 0200     		.2byte	0x2
 4355 0514 32       		.byte	0x32
 4356 0515 9F       		.byte	0x9f
 4357 0516 5A000000 		.4byte	.LVL68
 4358 051a 5E000000 		.4byte	.LVL70
 4359 051e 0200     		.2byte	0x2
 4360 0520 33       		.byte	0x33
 4361 0521 9F       		.byte	0x9f
 4362 0522 5E000000 		.4byte	.LVL70
 4363 0526 60000000 		.4byte	.LVL71
 4364 052a 0200     		.2byte	0x2
 4365 052c 32       		.byte	0x32
 4366 052d 9F       		.byte	0x9f
 4367 052e 60000000 		.4byte	.LVL71
 4368 0532 74000000 		.4byte	.LFE140
 4369 0536 0100     		.2byte	0x1
 4370 0538 50       		.byte	0x50
 4371 0539 00000000 		.4byte	0
 4372 053d 00000000 		.4byte	0
 4373              	.LLST22:
 4374 0541 00000000 		.4byte	.LVL72
 4375 0545 7C000000 		.4byte	.LVL76
 4376 0549 0100     		.2byte	0x1
 4377 054b 50       		.byte	0x50
 4378 054c 7C000000 		.4byte	.LVL76
 4379 0550 94000000 		.4byte	.LFE141
 4380 0554 0400     		.2byte	0x4
 4381 0556 F3       		.byte	0xf3
 4382 0557 01       		.uleb128 0x1
 4383 0558 50       		.byte	0x50
ARM GAS  C:\Users\thoma\AppData\Local\Temp\ccci7rYf.s 			page 140


 4384 0559 9F       		.byte	0x9f
 4385 055a 00000000 		.4byte	0
 4386 055e 00000000 		.4byte	0
 4387              	.LLST23:
 4388 0562 00000000 		.4byte	.LVL72
 4389 0566 4A000000 		.4byte	.LVL73
 4390 056a 0200     		.2byte	0x2
 4391 056c 30       		.byte	0x30
 4392 056d 9F       		.byte	0x9f
 4393 056e 4A000000 		.4byte	.LVL73
 4394 0572 78000000 		.4byte	.LVL74
 4395 0576 0100     		.2byte	0x1
 4396 0578 52       		.byte	0x52
 4397 0579 78000000 		.4byte	.LVL74
 4398 057d 7A000000 		.4byte	.LVL75
 4399 0581 0200     		.2byte	0x2
 4400 0583 30       		.byte	0x30
 4401 0584 9F       		.byte	0x9f
 4402 0585 7A000000 		.4byte	.LVL75
 4403 0589 94000000 		.4byte	.LFE141
 4404 058d 0100     		.2byte	0x1
 4405 058f 52       		.byte	0x52
 4406 0590 00000000 		.4byte	0
 4407 0594 00000000 		.4byte	0
 4408              	.LLST24:
 4409 0598 00000000 		.4byte	.LVL77
 4410 059c 12000000 		.4byte	.LVL78
 4411 05a0 0300     		.2byte	0x3
 4412 05a2 08       		.byte	0x8
 4413 05a3 7A       		.byte	0x7a
 4414 05a4 9F       		.byte	0x9f
 4415 05a5 00000000 		.4byte	0
 4416 05a9 00000000 		.4byte	0
 4417              	.LLST25:
 4418 05ad 26000000 		.4byte	.LVL80
 4419 05b1 2E000000 		.4byte	.LVL81
 4420 05b5 0300     		.2byte	0x3
 4421 05b7 08       		.byte	0x8
 4422 05b8 7A       		.byte	0x7a
 4423 05b9 9F       		.byte	0x9f
 4424 05ba 00000000 		.4byte	0
 4425 05be 00000000 		.4byte	0
 4426              	.LLST26:
 4427 05c2 02000000 		.4byte	.LVL82
 4428 05c6 14000000 		.4byte	.LVL83
 4429 05ca 0300     		.2byte	0x3
 4430 05cc 08       		.byte	0x8
 4431 05cd 7A       		.byte	0x7a
 4432 05ce 9F       		.byte	0x9f
 4433 05cf 00000000 		.4byte	0
 4434 05d3 00000000 		.4byte	0
 4435              	.LLST27:
 4436 05d7 1C000000 		.4byte	.LVL85
 4437 05db 1E000000 		.4byte	.LVL86
 4438 05df 0300     		.2byte	0x3
 4439 05e1 08       		.byte	0x8
 4440 05e2 7A       		.byte	0x7a
ARM GAS  C:\Users\thoma\AppData\Local\Temp\ccci7rYf.s 			page 141


 4441 05e3 9F       		.byte	0x9f
 4442 05e4 00000000 		.4byte	0
 4443 05e8 00000000 		.4byte	0
 4444              	.LLST28:
 4445 05ec 00000000 		.4byte	.LVL87
 4446 05f0 12000000 		.4byte	.LVL88
 4447 05f4 0300     		.2byte	0x3
 4448 05f6 08       		.byte	0x8
 4449 05f7 7A       		.byte	0x7a
 4450 05f8 9F       		.byte	0x9f
 4451 05f9 00000000 		.4byte	0
 4452 05fd 00000000 		.4byte	0
 4453              	.LLST29:
 4454 0601 22000000 		.4byte	.LVL89
 4455 0605 24000000 		.4byte	.LVL90
 4456 0609 0300     		.2byte	0x3
 4457 060b 08       		.byte	0x8
 4458 060c 7A       		.byte	0x7a
 4459 060d 9F       		.byte	0x9f
 4460 060e 00000000 		.4byte	0
 4461 0612 00000000 		.4byte	0
 4462              	.LLST30:
 4463 0616 00000000 		.4byte	.LVL91
 4464 061a 12000000 		.4byte	.LVL92
 4465 061e 0300     		.2byte	0x3
 4466 0620 08       		.byte	0x8
 4467 0621 7A       		.byte	0x7a
 4468 0622 9F       		.byte	0x9f
 4469 0623 00000000 		.4byte	0
 4470 0627 00000000 		.4byte	0
 4471              	.LLST31:
 4472 062b 22000000 		.4byte	.LVL93
 4473 062f 24000000 		.4byte	.LVL94
 4474 0633 0300     		.2byte	0x3
 4475 0635 08       		.byte	0x8
 4476 0636 7A       		.byte	0x7a
 4477 0637 9F       		.byte	0x9f
 4478 0638 00000000 		.4byte	0
 4479 063c 00000000 		.4byte	0
 4480              		.section	.debug_aranges,"",%progbits
 4481 0000 7C000000 		.4byte	0x7c
 4482 0004 0200     		.2byte	0x2
 4483 0006 00000000 		.4byte	.Ldebug_info0
 4484 000a 04       		.byte	0x4
 4485 000b 00       		.byte	0
 4486 000c 0000     		.2byte	0
 4487 000e 0000     		.2byte	0
 4488 0010 00000000 		.4byte	.LFB135
 4489 0014 EC000000 		.4byte	.LFE135-.LFB135
 4490 0018 00000000 		.4byte	.LFB136
 4491 001c F0000000 		.4byte	.LFE136-.LFB136
 4492 0020 00000000 		.4byte	.LFB137
 4493 0024 B0000000 		.4byte	.LFE137-.LFB137
 4494 0028 00000000 		.4byte	.LFB138
 4495 002c 80000000 		.4byte	.LFE138-.LFB138
 4496 0030 00000000 		.4byte	.LFB139
 4497 0034 54000000 		.4byte	.LFE139-.LFB139
ARM GAS  C:\Users\thoma\AppData\Local\Temp\ccci7rYf.s 			page 142


 4498 0038 00000000 		.4byte	.LFB140
 4499 003c 74000000 		.4byte	.LFE140-.LFB140
 4500 0040 00000000 		.4byte	.LFB141
 4501 0044 94000000 		.4byte	.LFE141-.LFB141
 4502 0048 00000000 		.4byte	.LFB142
 4503 004c 3C000000 		.4byte	.LFE142-.LFB142
 4504 0050 00000000 		.4byte	.LFB143
 4505 0054 2C000000 		.4byte	.LFE143-.LFB143
 4506 0058 00000000 		.4byte	.LFB144
 4507 005c 0C000000 		.4byte	.LFE144-.LFB144
 4508 0060 00000000 		.4byte	.LFB145
 4509 0064 0C000000 		.4byte	.LFE145-.LFB145
 4510 0068 00000000 		.4byte	.LFB146
 4511 006c 34000000 		.4byte	.LFE146-.LFB146
 4512 0070 00000000 		.4byte	.LFB147
 4513 0074 34000000 		.4byte	.LFE147-.LFB147
 4514 0078 00000000 		.4byte	0
 4515 007c 00000000 		.4byte	0
 4516              		.section	.debug_ranges,"",%progbits
 4517              	.Ldebug_ranges0:
 4518 0000 00000000 		.4byte	.LFB135
 4519 0004 EC000000 		.4byte	.LFE135
 4520 0008 00000000 		.4byte	.LFB136
 4521 000c F0000000 		.4byte	.LFE136
 4522 0010 00000000 		.4byte	.LFB137
 4523 0014 B0000000 		.4byte	.LFE137
 4524 0018 00000000 		.4byte	.LFB138
 4525 001c 80000000 		.4byte	.LFE138
 4526 0020 00000000 		.4byte	.LFB139
 4527 0024 54000000 		.4byte	.LFE139
 4528 0028 00000000 		.4byte	.LFB140
 4529 002c 74000000 		.4byte	.LFE140
 4530 0030 00000000 		.4byte	.LFB141
 4531 0034 94000000 		.4byte	.LFE141
 4532 0038 00000000 		.4byte	.LFB142
 4533 003c 3C000000 		.4byte	.LFE142
 4534 0040 00000000 		.4byte	.LFB143
 4535 0044 2C000000 		.4byte	.LFE143
 4536 0048 00000000 		.4byte	.LFB144
 4537 004c 0C000000 		.4byte	.LFE144
 4538 0050 00000000 		.4byte	.LFB145
 4539 0054 0C000000 		.4byte	.LFE145
 4540 0058 00000000 		.4byte	.LFB146
 4541 005c 34000000 		.4byte	.LFE146
 4542 0060 00000000 		.4byte	.LFB147
 4543 0064 34000000 		.4byte	.LFE147
 4544 0068 00000000 		.4byte	0
 4545 006c 00000000 		.4byte	0
 4546              		.section	.debug_line,"",%progbits
 4547              	.Ldebug_line0:
 4548 0000 C6040000 		.section	.debug_str,"MS",%progbits,1
 4548      02005802 
 4548      00000201 
 4548      FB0E0D00 
 4548      01010101 
 4549              	.LASF236:
 4550 0000 666C6173 		.ascii	"flashCtlMainWs1Freq\000"
ARM GAS  C:\Users\thoma\AppData\Local\Temp\ccci7rYf.s 			page 143


 4550      6843746C 
 4550      4D61696E 
 4550      57733146 
 4550      72657100 
 4551              	.LASF315:
 4552 0014 4932435F 		.ascii	"I2C_state\000"
 4552      73746174 
 4552      6500
 4553              	.LASF310:
 4554 001e 4932435F 		.ascii	"I2C_MasterGetWriteBufSize\000"
 4554      4D617374 
 4554      65724765 
 4554      74577269 
 4554      74654275 
 4555              	.LASF321:
 4556 0038 4932435F 		.ascii	"I2C_mstrWrBufPtr\000"
 4556      6D737472 
 4556      57724275 
 4556      66507472 
 4556      00
 4557              	.LASF123:
 4558 0049 74637077 		.ascii	"tcpwm_1_interrupts_15_IRQn\000"
 4558      6D5F315F 
 4558      696E7465 
 4558      72727570 
 4558      74735F31 
 4559              	.LASF314:
 4560 0064 63795F64 		.ascii	"cy_device\000"
 4560      65766963 
 4560      6500
 4561              	.LASF142:
 4562 006e 7564625F 		.ascii	"udb_interrupts_10_IRQn\000"
 4562      696E7465 
 4562      72727570 
 4562      74735F31 
 4562      305F4952 
 4563              	.LASF263:
 4564 0085 63707573 		.ascii	"cpussCm0ClockCtlOffset\000"
 4564      73436D30 
 4564      436C6F63 
 4564      6B43746C 
 4564      4F666673 
 4565              	.LASF67:
 4566 009c 63707573 		.ascii	"cpuss_interrupts_dw0_7_IRQn\000"
 4566      735F696E 
 4566      74657272 
 4566      75707473 
 4566      5F647730 
 4567              	.LASF280:
 4568 00b8 63686172 		.ascii	"char\000"
 4568      00
 4569              	.LASF36:
 4570 00bd 63707573 		.ascii	"cpuss_interrupts_ipc_1_IRQn\000"
 4570      735F696E 
 4570      74657272 
 4570      75707473 
 4570      5F697063 
ARM GAS  C:\Users\thoma\AppData\Local\Temp\ccci7rYf.s 			page 144


 4571              	.LASF54:
 4572 00d9 7363625F 		.ascii	"scb_3_interrupt_IRQn\000"
 4572      335F696E 
 4572      74657272 
 4572      7570745F 
 4572      4952516E 
 4573              	.LASF84:
 4574 00ee 63707573 		.ascii	"cpuss_interrupts_dw1_8_IRQn\000"
 4574      735F696E 
 4574      74657272 
 4574      75707473 
 4574      5F647731 
 4575              	.LASF296:
 4576 010a 72644461 		.ascii	"rdData\000"
 4576      746100
 4577              	.LASF90:
 4578 0111 63707573 		.ascii	"cpuss_interrupts_dw1_14_IRQn\000"
 4578      735F696E 
 4578      74657272 
 4578      75707473 
 4578      5F647731 
 4579              	.LASF195:
 4580 012e 70657269 		.ascii	"periBase\000"
 4580      42617365 
 4580      00
 4581              	.LASF62:
 4582 0137 63707573 		.ascii	"cpuss_interrupts_dw0_2_IRQn\000"
 4582      735F696E 
 4582      74657272 
 4582      75707473 
 4582      5F647730 
 4583              	.LASF271:
 4584 0153 63707573 		.ascii	"cpussCm0NmiCtlOffset\000"
 4584      73436D30 
 4584      4E6D6943 
 4584      746C4F66 
 4584      66736574 
 4585              	.LASF241:
 4586 0168 64774368 		.ascii	"dwChSize\000"
 4586      53697A65 
 4586      00
 4587              	.LASF172:
 4588 0171 756E7369 		.ascii	"unsigned int\000"
 4588      676E6564 
 4588      20696E74 
 4588      00
 4589              	.LASF46:
 4590 017e 63707573 		.ascii	"cpuss_interrupts_ipc_11_IRQn\000"
 4590      735F696E 
 4590      74657272 
 4590      75707473 
 4590      5F697063 
 4591              	.LASF223:
 4592 019b 736D6966 		.ascii	"smifDeviceNr\000"
 4592      44657669 
 4592      63654E72 
 4592      00
ARM GAS  C:\Users\thoma\AppData\Local\Temp\ccci7rYf.s 			page 145


 4593              	.LASF253:
 4594 01a8 70657269 		.ascii	"periDivCmdPaTypeSelPos\000"
 4594      44697643 
 4594      6D645061 
 4594      54797065 
 4594      53656C50 
 4595              	.LASF303:
 4596 01bf 74686542 		.ascii	"theByte\000"
 4596      79746500 
 4597              	.LASF115:
 4598 01c7 74637077 		.ascii	"tcpwm_1_interrupts_7_IRQn\000"
 4598      6D5F315F 
 4598      696E7465 
 4598      72727570 
 4598      74735F37 
 4599              	.LASF305:
 4600 01e1 61636B6E 		.ascii	"acknNak\000"
 4600      4E616B00 
 4601              	.LASF292:
 4602 01e9 77724461 		.ascii	"wrData\000"
 4602      746100
 4603              	.LASF166:
 4604 01f0 5F5F696E 		.ascii	"__int32_t\000"
 4604      7433325F 
 4604      7400
 4605              	.LASF33:
 4606 01fa 70617373 		.ascii	"pass_interrupt_ctbs_IRQn\000"
 4606      5F696E74 
 4606      65727275 
 4606      70745F63 
 4606      7462735F 
 4607              	.LASF219:
 4608 0213 73727373 		.ascii	"srssNumClkpath\000"
 4608      4E756D43 
 4608      6C6B7061 
 4608      746800
 4609              	.LASF308:
 4610 0222 4932435F 		.ascii	"I2C_MasterClearStatus\000"
 4610      4D617374 
 4610      6572436C 
 4610      65617253 
 4610      74617475 
 4611              	.LASF193:
 4612 0238 63707573 		.ascii	"cpussBase\000"
 4612      73426173 
 4612      6500
 4613              	.LASF284:
 4614 0242 72656738 		.ascii	"reg8\000"
 4614      00
 4615              	.LASF217:
 4616 0247 63707573 		.ascii	"cpussFmIrq\000"
 4616      73466D49 
 4616      727100
 4617              	.LASF30:
 4618 0252 73727373 		.ascii	"srss_interrupt_mcwdt_1_IRQn\000"
 4618      5F696E74 
 4618      65727275 
ARM GAS  C:\Users\thoma\AppData\Local\Temp\ccci7rYf.s 			page 146


 4618      70745F6D 
 4618      63776474 
 4619              	.LASF285:
 4620 026e 5F5F4953 		.ascii	"__ISB\000"
 4620      4200
 4621              	.LASF12:
 4622 0274 696F7373 		.ascii	"ioss_interrupts_gpio_2_IRQn\000"
 4622      5F696E74 
 4622      65727275 
 4622      7074735F 
 4622      6770696F 
 4623              	.LASF218:
 4624 0290 63707573 		.ascii	"cpussNotConnectedIrq\000"
 4624      734E6F74 
 4624      436F6E6E 
 4624      65637465 
 4624      64497271 
 4625              	.LASF322:
 4626 02a5 4932435F 		.ascii	"I2C_mstrWrBufSize\000"
 4626      6D737472 
 4626      57724275 
 4626      6653697A 
 4626      6500
 4627              	.LASF158:
 4628 02b7 73686F72 		.ascii	"short int\000"
 4628      7420696E 
 4628      7400
 4629              	.LASF25:
 4630 02c1 696F7373 		.ascii	"ioss_interrupt_gpio_IRQn\000"
 4630      5F696E74 
 4630      65727275 
 4630      70745F67 
 4630      70696F5F 
 4631              	.LASF129:
 4632 02da 74637077 		.ascii	"tcpwm_1_interrupts_21_IRQn\000"
 4632      6D5F315F 
 4632      696E7465 
 4632      72727570 
 4632      74735F32 
 4633              	.LASF146:
 4634 02f5 7564625F 		.ascii	"udb_interrupts_14_IRQn\000"
 4634      696E7465 
 4634      72727570 
 4634      74735F31 
 4634      345F4952 
 4635              	.LASF249:
 4636 030c 70657269 		.ascii	"periTrGrSize\000"
 4636      54724772 
 4636      53697A65 
 4636      00
 4637              	.LASF107:
 4638 0319 74637077 		.ascii	"tcpwm_0_interrupts_7_IRQn\000"
 4638      6D5F305F 
 4638      696E7465 
 4638      72727570 
 4638      74735F37 
 4639              	.LASF286:
ARM GAS  C:\Users\thoma\AppData\Local\Temp\ccci7rYf.s 			page 147


 4640 0333 5F5F4453 		.ascii	"__DSB\000"
 4640      4200
 4641              	.LASF252:
 4642 0339 70657269 		.ascii	"periDivCmdPaDivSelPos\000"
 4642      44697643 
 4642      6D645061 
 4642      44697653 
 4642      656C506F 
 4643              	.LASF229:
 4644 034f 63727970 		.ascii	"cryptoMemSize\000"
 4644      746F4D65 
 4644      6D53697A 
 4644      6500
 4645              	.LASF293:
 4646 035d 6D6F6465 		.ascii	"mode\000"
 4646      00
 4647              	.LASF275:
 4648 0362 63707573 		.ascii	"cpussRam1Ctl0\000"
 4648      7352616D 
 4648      3143746C 
 4648      3000
 4649              	.LASF76:
 4650 0370 63707573 		.ascii	"cpuss_interrupts_dw1_0_IRQn\000"
 4650      735F696E 
 4650      74657272 
 4650      75707473 
 4650      5F647731 
 4651              	.LASF102:
 4652 038c 74637077 		.ascii	"tcpwm_0_interrupts_2_IRQn\000"
 4652      6D5F305F 
 4652      696E7465 
 4652      72727570 
 4652      74735F32 
 4653              	.LASF8:
 4654 03a6 50656E64 		.ascii	"PendSV_IRQn\000"
 4654      53565F49 
 4654      52516E00 
 4655              	.LASF324:
 4656 03b2 474E5520 		.ascii	"GNU C11 5.4.1 20160609 (release) [ARM/embedded-5-br"
 4656      43313120 
 4656      352E342E 
 4656      31203230 
 4656      31363036 
 4657 03e5 616E6368 		.ascii	"anch revision 237715] -mcpu=cortex-m4 -mfloat-abi=s"
 4657      20726576 
 4657      6973696F 
 4657      6E203233 
 4657      37373135 
 4658 0418 6F667466 		.ascii	"oftfp -mfpu=fpv4-sp-d16 -mthumb -g -Og -ffunction-s"
 4658      70202D6D 
 4658      6670753D 
 4658      66707634 
 4658      2D73702D 
 4659 044b 65637469 		.ascii	"ections -ffat-lto-objects\000"
 4659      6F6E7320 
 4659      2D666661 
 4659      742D6C74 
ARM GAS  C:\Users\thoma\AppData\Local\Temp\ccci7rYf.s 			page 148


 4659      6F2D6F62 
 4660              	.LASF211:
 4661 0465 70726F74 		.ascii	"protVersion\000"
 4661      56657273 
 4661      696F6E00 
 4662              	.LASF174:
 4663 0471 696E7431 		.ascii	"int16_t\000"
 4663      365F7400 
 4664              	.LASF251:
 4665 0479 70657269 		.ascii	"periDivCmdTypeSelPos\000"
 4665      44697643 
 4665      6D645479 
 4665      70655365 
 4665      6C506F73 
 4666              	.LASF268:
 4667 048e 63707573 		.ascii	"cpussTrimRamCtlOffset\000"
 4667      73547269 
 4667      6D52616D 
 4667      43746C4F 
 4667      66667365 
 4668              	.LASF139:
 4669 04a4 7564625F 		.ascii	"udb_interrupts_7_IRQn\000"
 4669      696E7465 
 4669      72727570 
 4669      74735F37 
 4669      5F495251 
 4670              	.LASF28:
 4671 04ba 7363625F 		.ascii	"scb_8_interrupt_IRQn\000"
 4671      385F696E 
 4671      74657272 
 4671      7570745F 
 4671      4952516E 
 4672              	.LASF3:
 4673 04cf 4D656D6F 		.ascii	"MemoryManagement_IRQn\000"
 4673      72794D61 
 4673      6E616765 
 4673      6D656E74 
 4673      5F495251 
 4674              	.LASF294:
 4675 04e5 4932435F 		.ascii	"I2C_MasterWriteBuf\000"
 4675      4D617374 
 4675      65725772 
 4675      69746542 
 4675      756600
 4676              	.LASF159:
 4677 04f8 7369676E 		.ascii	"signed char\000"
 4677      65642063 
 4677      68617200 
 4678              	.LASF301:
 4679 0504 4932435F 		.ascii	"I2C_MasterSendStop\000"
 4679      4D617374 
 4679      65725365 
 4679      6E645374 
 4679      6F7000
 4680              	.LASF134:
 4681 0517 7564625F 		.ascii	"udb_interrupts_2_IRQn\000"
 4681      696E7465 
ARM GAS  C:\Users\thoma\AppData\Local\Temp\ccci7rYf.s 			page 149


 4681      72727570 
 4681      74735F32 
 4681      5F495251 
 4682              	.LASF177:
 4683 052d 75696E74 		.ascii	"uint32_t\000"
 4683      33325F74 
 4683      00
 4684              	.LASF120:
 4685 0536 74637077 		.ascii	"tcpwm_1_interrupts_12_IRQn\000"
 4685      6D5F315F 
 4685      696E7465 
 4685      72727570 
 4685      74735F31 
 4686              	.LASF17:
 4687 0551 696F7373 		.ascii	"ioss_interrupts_gpio_7_IRQn\000"
 4687      5F696E74 
 4687      65727275 
 4687      7074735F 
 4687      6770696F 
 4688              	.LASF23:
 4689 056d 696F7373 		.ascii	"ioss_interrupts_gpio_13_IRQn\000"
 4689      5F696E74 
 4689      65727275 
 4689      7074735F 
 4689      6770696F 
 4690              	.LASF147:
 4691 058a 7564625F 		.ascii	"udb_interrupts_15_IRQn\000"
 4691      696E7465 
 4691      72727570 
 4691      74735F31 
 4691      355F4952 
 4692              	.LASF261:
 4693 05a1 6770696F 		.ascii	"gpioPrtCfgOutOffset\000"
 4693      50727443 
 4693      66674F75 
 4693      744F6666 
 4693      73657400 
 4694              	.LASF178:
 4695 05b5 49534552 		.ascii	"ISER\000"
 4695      00
 4696              	.LASF97:
 4697 05ba 63707573 		.ascii	"cpuss_interrupts_cm0_cti_1_IRQn\000"
 4697      735F696E 
 4697      74657272 
 4697      75707473 
 4697      5F636D30 
 4698              	.LASF281:
 4699 05da 666C6F61 		.ascii	"float\000"
 4699      7400
 4700              	.LASF204:
 4701 05e0 63727970 		.ascii	"cryptoVersion\000"
 4701      746F5665 
 4701      7273696F 
 4701      6E00
 4702              	.LASF233:
 4703 05ee 666C6173 		.ascii	"flashProgramDelay\000"
 4703      6850726F 
ARM GAS  C:\Users\thoma\AppData\Local\Temp\ccci7rYf.s 			page 150


 4703      6772616D 
 4703      44656C61 
 4703      7900
 4704              	.LASF55:
 4705 0600 7363625F 		.ascii	"scb_4_interrupt_IRQn\000"
 4705      345F696E 
 4705      74657272 
 4705      7570745F 
 4705      4952516E 
 4706              	.LASF181:
 4707 0615 52534552 		.ascii	"RSERVED1\000"
 4707      56454431 
 4707      00
 4708              	.LASF194:
 4709 061e 666C6173 		.ascii	"flashcBase\000"
 4709      68634261 
 4709      736500
 4710              	.LASF81:
 4711 0629 63707573 		.ascii	"cpuss_interrupts_dw1_5_IRQn\000"
 4711      735F696E 
 4711      74657272 
 4711      75707473 
 4711      5F647731 
 4712              	.LASF260:
 4713 0645 6770696F 		.ascii	"gpioPrtCfgInOffset\000"
 4713      50727443 
 4713      6667496E 
 4713      4F666673 
 4713      657400
 4714              	.LASF87:
 4715 0658 63707573 		.ascii	"cpuss_interrupts_dw1_11_IRQn\000"
 4715      735F696E 
 4715      74657272 
 4715      75707473 
 4715      5F647731 
 4716              	.LASF154:
 4717 0675 7573625F 		.ascii	"usb_interrupt_med_IRQn\000"
 4717      696E7465 
 4717      72727570 
 4717      745F6D65 
 4717      645F4952 
 4718              	.LASF232:
 4719 068c 666C6173 		.ascii	"flashWriteDelay\000"
 4719      68577269 
 4719      74654465 
 4719      6C617900 
 4720              	.LASF171:
 4721 069c 6C6F6E67 		.ascii	"long long unsigned int\000"
 4721      206C6F6E 
 4721      6720756E 
 4721      7369676E 
 4721      65642069 
 4722              	.LASF257:
 4723 06b3 70657269 		.ascii	"periDiv24_5CtlOffset\000"
 4723      44697632 
 4723      345F3543 
 4723      746C4F66 
ARM GAS  C:\Users\thoma\AppData\Local\Temp\ccci7rYf.s 			page 151


 4723      66736574 
 4724              	.LASF262:
 4725 06c8 6770696F 		.ascii	"gpioPrtCfgSioOffset\000"
 4725      50727443 
 4725      66675369 
 4725      6F4F6666 
 4725      73657400 
 4726              	.LASF48:
 4727 06dc 63707573 		.ascii	"cpuss_interrupts_ipc_13_IRQn\000"
 4727      735F696E 
 4727      74657272 
 4727      75707473 
 4727      5F697063 
 4728              	.LASF216:
 4729 06f9 63707573 		.ascii	"cpussIpc0Irq\000"
 4729      73497063 
 4729      30497271 
 4729      00
 4730              	.LASF31:
 4731 0706 73727373 		.ascii	"srss_interrupt_backup_IRQn\000"
 4731      5F696E74 
 4731      65727275 
 4731      70745F62 
 4731      61636B75 
 4732              	.LASF117:
 4733 0721 74637077 		.ascii	"tcpwm_1_interrupts_9_IRQn\000"
 4733      6D5F315F 
 4733      696E7465 
 4733      72727570 
 4733      74735F39 
 4734              	.LASF164:
 4735 073b 5F5F7569 		.ascii	"__uint16_t\000"
 4735      6E743136 
 4735      5F7400
 4736              	.LASF6:
 4737 0746 53564361 		.ascii	"SVCall_IRQn\000"
 4737      6C6C5F49 
 4737      52516E00 
 4738              	.LASF51:
 4739 0752 7363625F 		.ascii	"scb_0_interrupt_IRQn\000"
 4739      305F696E 
 4739      74657272 
 4739      7570745F 
 4739      4952516E 
 4740              	.LASF73:
 4741 0767 63707573 		.ascii	"cpuss_interrupts_dw0_13_IRQn\000"
 4741      735F696E 
 4741      74657272 
 4741      75707473 
 4741      5F647730 
 4742              	.LASF112:
 4743 0784 74637077 		.ascii	"tcpwm_1_interrupts_4_IRQn\000"
 4743      6D5F315F 
 4743      696E7465 
 4743      72727570 
 4743      74735F34 
 4744              	.LASF59:
ARM GAS  C:\Users\thoma\AppData\Local\Temp\ccci7rYf.s 			page 152


 4745 079e 6373645F 		.ascii	"csd_interrupt_IRQn\000"
 4745      696E7465 
 4745      72727570 
 4745      745F4952 
 4745      516E00
 4746              	.LASF151:
 4747 07b1 70726F66 		.ascii	"profile_interrupt_IRQn\000"
 4747      696C655F 
 4747      696E7465 
 4747      72727570 
 4747      745F4952 
 4748              	.LASF21:
 4749 07c8 696F7373 		.ascii	"ioss_interrupts_gpio_11_IRQn\000"
 4749      5F696E74 
 4749      65727275 
 4749      7074735F 
 4749      6770696F 
 4750              	.LASF43:
 4751 07e5 63707573 		.ascii	"cpuss_interrupts_ipc_8_IRQn\000"
 4751      735F696E 
 4751      74657272 
 4751      75707473 
 4751      5F697063 
 4752              	.LASF92:
 4753 0801 63707573 		.ascii	"cpuss_interrupts_fault_0_IRQn\000"
 4753      735F696E 
 4753      74657272 
 4753      75707473 
 4753      5F666175 
 4754              	.LASF96:
 4755 081f 63707573 		.ascii	"cpuss_interrupts_cm0_cti_0_IRQn\000"
 4755      735F696E 
 4755      74657272 
 4755      75707473 
 4755      5F636D30 
 4756              	.LASF238:
 4757 083f 666C6173 		.ascii	"flashCtlMainWs3Freq\000"
 4757      6843746C 
 4757      4D61696E 
 4757      57733346 
 4757      72657100 
 4758              	.LASF298:
 4759 0853 4932435F 		.ascii	"I2C_MasterSendStart\000"
 4759      4D617374 
 4759      65725365 
 4759      6E645374 
 4759      61727400 
 4760              	.LASF220:
 4761 0867 73727373 		.ascii	"srssNumPll\000"
 4761      4E756D50 
 4761      6C6C00
 4762              	.LASF143:
 4763 0872 7564625F 		.ascii	"udb_interrupts_11_IRQn\000"
 4763      696E7465 
 4763      72727570 
 4763      74735F31 
 4763      315F4952 
ARM GAS  C:\Users\thoma\AppData\Local\Temp\ccci7rYf.s 			page 153


 4764              	.LASF37:
 4765 0889 63707573 		.ascii	"cpuss_interrupts_ipc_2_IRQn\000"
 4765      735F696E 
 4765      74657272 
 4765      75707473 
 4765      5F697063 
 4766              	.LASF104:
 4767 08a5 74637077 		.ascii	"tcpwm_0_interrupts_4_IRQn\000"
 4767      6D5F305F 
 4767      696E7465 
 4767      72727570 
 4767      74735F34 
 4768              	.LASF231:
 4769 08bf 666C6173 		.ascii	"flashPipeRequired\000"
 4769      68506970 
 4769      65526571 
 4769      75697265 
 4769      6400
 4770              	.LASF246:
 4771 08d1 70657269 		.ascii	"periTrCmdOffset\000"
 4771      5472436D 
 4771      644F6666 
 4771      73657400 
 4772              	.LASF221:
 4773 08e1 73727373 		.ascii	"srssNumHfroot\000"
 4773      4E756D48 
 4773      66726F6F 
 4773      7400
 4774              	.LASF100:
 4775 08ef 74637077 		.ascii	"tcpwm_0_interrupts_0_IRQn\000"
 4775      6D5F305F 
 4775      696E7465 
 4775      72727570 
 4775      74735F30 
 4776              	.LASF235:
 4777 0909 666C6173 		.ascii	"flashCtlMainWs0Freq\000"
 4777      6843746C 
 4777      4D61696E 
 4777      57733046 
 4777      72657100 
 4778              	.LASF149:
 4779 091d 61756469 		.ascii	"audioss_interrupt_i2s_IRQn\000"
 4779      6F73735F 
 4779      696E7465 
 4779      72727570 
 4779      745F6932 
 4780              	.LASF199:
 4781 0938 6770696F 		.ascii	"gpioBase\000"
 4781      42617365 
 4781      00
 4782              	.LASF156:
 4783 0941 70617373 		.ascii	"pass_interrupt_dacs_IRQn\000"
 4783      5F696E74 
 4783      65727275 
 4783      70745F64 
 4783      6163735F 
 4784              	.LASF109:
ARM GAS  C:\Users\thoma\AppData\Local\Temp\ccci7rYf.s 			page 154


 4785 095a 74637077 		.ascii	"tcpwm_1_interrupts_1_IRQn\000"
 4785      6D5F315F 
 4785      696E7465 
 4785      72727570 
 4785      74735F31 
 4786              	.LASF136:
 4787 0974 7564625F 		.ascii	"udb_interrupts_4_IRQn\000"
 4787      696E7465 
 4787      72727570 
 4787      74735F34 
 4787      5F495251 
 4788              	.LASF150:
 4789 098a 61756469 		.ascii	"audioss_interrupt_pdm_IRQn\000"
 4789      6F73735F 
 4789      696E7465 
 4789      72727570 
 4789      745F7064 
 4790              	.LASF70:
 4791 09a5 63707573 		.ascii	"cpuss_interrupts_dw0_10_IRQn\000"
 4791      735F696E 
 4791      74657272 
 4791      75707473 
 4791      5F647730 
 4792              	.LASF122:
 4793 09c2 74637077 		.ascii	"tcpwm_1_interrupts_14_IRQn\000"
 4793      6D5F315F 
 4793      696E7465 
 4793      72727570 
 4793      74735F31 
 4794              	.LASF19:
 4795 09dd 696F7373 		.ascii	"ioss_interrupts_gpio_9_IRQn\000"
 4795      5F696E74 
 4795      65727275 
 4795      7074735F 
 4795      6770696F 
 4796              	.LASF270:
 4797 09f9 63707573 		.ascii	"cpussSysTickCtlOffset\000"
 4797      73537973 
 4797      5469636B 
 4797      43746C4F 
 4797      66667365 
 4798              	.LASF300:
 4799 0a0f 4932435F 		.ascii	"I2C_MasterSendRestart\000"
 4799      4D617374 
 4799      65725365 
 4799      6E645265 
 4799      73746172 
 4800              	.LASF295:
 4801 0a25 4932435F 		.ascii	"I2C_MasterReadBuf\000"
 4801      4D617374 
 4801      65725265 
 4801      61644275 
 4801      6600
 4802              	.LASF244:
 4803 0a37 64775374 		.ascii	"dwStatusChIdxPos\000"
 4803      61747573 
 4803      43684964 
ARM GAS  C:\Users\thoma\AppData\Local\Temp\ccci7rYf.s 			page 155


 4803      78506F73 
 4803      00
 4804              	.LASF66:
 4805 0a48 63707573 		.ascii	"cpuss_interrupts_dw0_6_IRQn\000"
 4805      735F696E 
 4805      74657272 
 4805      75707473 
 4805      5F647730 
 4806              	.LASF14:
 4807 0a64 696F7373 		.ascii	"ioss_interrupts_gpio_4_IRQn\000"
 4807      5F696E74 
 4807      65727275 
 4807      7074735F 
 4807      6770696F 
 4808              	.LASF20:
 4809 0a80 696F7373 		.ascii	"ioss_interrupts_gpio_10_IRQn\000"
 4809      5F696E74 
 4809      65727275 
 4809      7074735F 
 4809      6770696F 
 4810              	.LASF75:
 4811 0a9d 63707573 		.ascii	"cpuss_interrupts_dw0_15_IRQn\000"
 4811      735F696E 
 4811      74657272 
 4811      75707473 
 4811      5F647730 
 4812              	.LASF32:
 4813 0aba 73727373 		.ascii	"srss_interrupt_IRQn\000"
 4813      5F696E74 
 4813      65727275 
 4813      70745F49 
 4813      52516E00 
 4814              	.LASF215:
 4815 0ace 63707573 		.ascii	"cpussFlashPaSize\000"
 4815      73466C61 
 4815      73685061 
 4815      53697A65 
 4815      00
 4816              	.LASF83:
 4817 0adf 63707573 		.ascii	"cpuss_interrupts_dw1_7_IRQn\000"
 4817      735F696E 
 4817      74657272 
 4817      75707473 
 4817      5F647731 
 4818              	.LASF89:
 4819 0afb 63707573 		.ascii	"cpuss_interrupts_dw1_13_IRQn\000"
 4819      735F696E 
 4819      74657272 
 4819      75707473 
 4819      5F647731 
 4820              	.LASF61:
 4821 0b18 63707573 		.ascii	"cpuss_interrupts_dw0_1_IRQn\000"
 4821      735F696E 
 4821      74657272 
 4821      75707473 
 4821      5F647730 
 4822              	.LASF256:
ARM GAS  C:\Users\thoma\AppData\Local\Temp\ccci7rYf.s 			page 156


 4823 0b34 70657269 		.ascii	"periDiv16_5CtlOffset\000"
 4823      44697631 
 4823      365F3543 
 4823      746C4F66 
 4823      66736574 
 4824              	.LASF157:
 4825 0b49 756E636F 		.ascii	"unconnected_IRQn\000"
 4825      6E6E6563 
 4825      7465645F 
 4825      4952516E 
 4825      00
 4826              	.LASF78:
 4827 0b5a 63707573 		.ascii	"cpuss_interrupts_dw1_2_IRQn\000"
 4827      735F696E 
 4827      74657272 
 4827      75707473 
 4827      5F647731 
 4828              	.LASF304:
 4829 0b76 4932435F 		.ascii	"I2C_MasterReadByte\000"
 4829      4D617374 
 4829      65725265 
 4829      61644279 
 4829      746500
 4830              	.LASF227:
 4831 0b89 73797350 		.ascii	"sysPmSimoPresent\000"
 4831      6D53696D 
 4831      6F507265 
 4831      73656E74 
 4831      00
 4832              	.LASF155:
 4833 0b9a 7573625F 		.ascii	"usb_interrupt_lo_IRQn\000"
 4833      696E7465 
 4833      72727570 
 4833      745F6C6F 
 4833      5F495251 
 4834              	.LASF306:
 4835 0bb0 4932435F 		.ascii	"I2C_MasterStatus\000"
 4835      4D617374 
 4835      65725374 
 4835      61747573 
 4835      00
 4836              	.LASF45:
 4837 0bc1 63707573 		.ascii	"cpuss_interrupts_ipc_10_IRQn\000"
 4837      735F696E 
 4837      74657272 
 4837      75707473 
 4837      5F697063 
 4838              	.LASF95:
 4839 0bde 63707573 		.ascii	"cpuss_interrupt_fm_IRQn\000"
 4839      735F696E 
 4839      74657272 
 4839      7570745F 
 4839      666D5F49 
 4840              	.LASF114:
 4841 0bf6 74637077 		.ascii	"tcpwm_1_interrupts_6_IRQn\000"
 4841      6D5F315F 
 4841      696E7465 
ARM GAS  C:\Users\thoma\AppData\Local\Temp\ccci7rYf.s 			page 157


 4841      72727570 
 4841      74735F36 
 4842              	.LASF318:
 4843 0c10 4932435F 		.ascii	"I2C_mstrRdBufPtr\000"
 4843      6D737472 
 4843      52644275 
 4843      66507472 
 4843      00
 4844              	.LASF141:
 4845 0c21 7564625F 		.ascii	"udb_interrupts_9_IRQn\000"
 4845      696E7465 
 4845      72727570 
 4845      74735F39 
 4845      5F495251 
 4846              	.LASF245:
 4847 0c37 64775374 		.ascii	"dwStatusChIdxMsk\000"
 4847      61747573 
 4847      43684964 
 4847      784D736B 
 4847      00
 4848              	.LASF145:
 4849 0c48 7564625F 		.ascii	"udb_interrupts_13_IRQn\000"
 4849      696E7465 
 4849      72727570 
 4849      74735F31 
 4849      335F4952 
 4850              	.LASF173:
 4851 0c5f 75696E74 		.ascii	"uint8_t\000"
 4851      385F7400 
 4852              	.LASF307:
 4853 0c67 73746174 		.ascii	"status\000"
 4853      757300
 4854              	.LASF160:
 4855 0c6e 4952516E 		.ascii	"IRQn_Type\000"
 4855      5F547970 
 4855      6500
 4856              	.LASF127:
 4857 0c78 74637077 		.ascii	"tcpwm_1_interrupts_19_IRQn\000"
 4857      6D5F315F 
 4857      696E7465 
 4857      72727570 
 4857      74735F31 
 4858              	.LASF226:
 4859 0c93 75646250 		.ascii	"udbPresent\000"
 4859      72657365 
 4859      6E7400
 4860              	.LASF250:
 4861 0c9e 70657269 		.ascii	"periDivCmdDivSelMsk\000"
 4861      44697643 
 4861      6D644469 
 4861      7653656C 
 4861      4D736B00 
 4862              	.LASF29:
 4863 0cb2 73727373 		.ascii	"srss_interrupt_mcwdt_0_IRQn\000"
 4863      5F696E74 
 4863      65727275 
 4863      70745F6D 
ARM GAS  C:\Users\thoma\AppData\Local\Temp\ccci7rYf.s 			page 158


 4863      63776474 
 4864              	.LASF125:
 4865 0cce 74637077 		.ascii	"tcpwm_1_interrupts_17_IRQn\000"
 4865      6D5F315F 
 4865      696E7465 
 4865      72727570 
 4865      74735F31 
 4866              	.LASF258:
 4867 0ce9 6770696F 		.ascii	"gpioPrtIntrCfgOffset\000"
 4867      50727449 
 4867      6E747243 
 4867      66674F66 
 4867      66736574 
 4868              	.LASF27:
 4869 0cfe 6C70636F 		.ascii	"lpcomp_interrupt_IRQn\000"
 4869      6D705F69 
 4869      6E746572 
 4869      72757074 
 4869      5F495251 
 4870              	.LASF40:
 4871 0d14 63707573 		.ascii	"cpuss_interrupts_ipc_5_IRQn\000"
 4871      735F696E 
 4871      74657272 
 4871      75707473 
 4871      5F697063 
 4872              	.LASF274:
 4873 0d30 63707573 		.ascii	"cpussRam0Ctl0\000"
 4873      7352616D 
 4873      3043746C 
 4873      3000
 4874              	.LASF170:
 4875 0d3e 6C6F6E67 		.ascii	"long long int\000"
 4875      206C6F6E 
 4875      6720696E 
 4875      7400
 4876              	.LASF201:
 4877 0d4c 69706342 		.ascii	"ipcBase\000"
 4877      61736500 
 4878              	.LASF242:
 4879 0d54 64774368 		.ascii	"dwChCtlPrioPos\000"
 4879      43746C50 
 4879      72696F50 
 4879      6F7300
 4880              	.LASF202:
 4881 0d63 63727970 		.ascii	"cryptoBase\000"
 4881      746F4261 
 4881      736500
 4882              	.LASF35:
 4883 0d6e 63707573 		.ascii	"cpuss_interrupts_ipc_0_IRQn\000"
 4883      735F696E 
 4883      74657272 
 4883      75707473 
 4883      5F697063 
 4884              	.LASF101:
 4885 0d8a 74637077 		.ascii	"tcpwm_0_interrupts_1_IRQn\000"
 4885      6D5F305F 
 4885      696E7465 
ARM GAS  C:\Users\thoma\AppData\Local\Temp\ccci7rYf.s 			page 159


 4885      72727570 
 4885      74735F31 
 4886              	.LASF56:
 4887 0da4 7363625F 		.ascii	"scb_5_interrupt_IRQn\000"
 4887      355F696E 
 4887      74657272 
 4887      7570745F 
 4887      4952516E 
 4888              	.LASF50:
 4889 0db9 63707573 		.ascii	"cpuss_interrupts_ipc_15_IRQn\000"
 4889      735F696E 
 4889      74657272 
 4889      75707473 
 4889      5F697063 
 4890              	.LASF163:
 4891 0dd6 5F5F696E 		.ascii	"__int16_t\000"
 4891      7431365F 
 4891      7400
 4892              	.LASF222:
 4893 0de0 70657269 		.ascii	"periClockNr\000"
 4893      436C6F63 
 4893      6B4E7200 
 4894              	.LASF198:
 4895 0dec 6873696F 		.ascii	"hsiomBase\000"
 4895      6D426173 
 4895      6500
 4896              	.LASF4:
 4897 0df6 42757346 		.ascii	"BusFault_IRQn\000"
 4897      61756C74 
 4897      5F495251 
 4897      6E00
 4898              	.LASF319:
 4899 0e04 4932435F 		.ascii	"I2C_mstrRdBufSize\000"
 4899      6D737472 
 4899      52644275 
 4899      6653697A 
 4899      6500
 4900              	.LASF264:
 4901 0e16 63707573 		.ascii	"cpussCm4ClockCtlOffset\000"
 4901      73436D34 
 4901      436C6F63 
 4901      6B43746C 
 4901      4F666673 
 4902              	.LASF248:
 4903 0e2d 70657269 		.ascii	"periTrGrOffset\000"
 4903      54724772 
 4903      4F666673 
 4903      657400
 4904              	.LASF133:
 4905 0e3c 7564625F 		.ascii	"udb_interrupts_1_IRQn\000"
 4905      696E7465 
 4905      72727570 
 4905      74735F31 
 4905      5F495251 
 4906              	.LASF214:
 4907 0e52 63707573 		.ascii	"cpussDwChNr\000"
 4907      73447743 
ARM GAS  C:\Users\thoma\AppData\Local\Temp\ccci7rYf.s 			page 160


 4907      684E7200 
 4908              	.LASF312:
 4909 0e5e 4932435F 		.ascii	"I2C_MasterClearWriteBuf\000"
 4909      4D617374 
 4909      6572436C 
 4909      65617257 
 4909      72697465 
 4910              	.LASF153:
 4911 0e76 7573625F 		.ascii	"usb_interrupt_hi_IRQn\000"
 4911      696E7465 
 4911      72727570 
 4911      745F6869 
 4911      5F495251 
 4912              	.LASF52:
 4913 0e8c 7363625F 		.ascii	"scb_1_interrupt_IRQn\000"
 4913      315F696E 
 4913      74657272 
 4913      7570745F 
 4913      4952516E 
 4914              	.LASF119:
 4915 0ea1 74637077 		.ascii	"tcpwm_1_interrupts_11_IRQn\000"
 4915      6D5F315F 
 4915      696E7465 
 4915      72727570 
 4915      74735F31 
 4916              	.LASF16:
 4917 0ebc 696F7373 		.ascii	"ioss_interrupts_gpio_6_IRQn\000"
 4917      5F696E74 
 4917      65727275 
 4917      7074735F 
 4917      6770696F 
 4918              	.LASF212:
 4919 0ed8 63707573 		.ascii	"cpussIpcNr\000"
 4919      73497063 
 4919      4E7200
 4920              	.LASF265:
 4921 0ee3 63707573 		.ascii	"cpussCm4StatusOffset\000"
 4921      73436D34 
 4921      53746174 
 4921      75734F66 
 4921      66736574 
 4922              	.LASF290:
 4923 0ef8 5F5F4E56 		.ascii	"__NVIC_DisableIRQ\000"
 4923      49435F44 
 4923      69736162 
 4923      6C654952 
 4923      5100
 4924              	.LASF85:
 4925 0f0a 63707573 		.ascii	"cpuss_interrupts_dw1_9_IRQn\000"
 4925      735F696E 
 4925      74657272 
 4925      75707473 
 4925      5F647731 
 4926              	.LASF69:
 4927 0f26 63707573 		.ascii	"cpuss_interrupts_dw0_9_IRQn\000"
 4927      735F696E 
 4927      74657272 
ARM GAS  C:\Users\thoma\AppData\Local\Temp\ccci7rYf.s 			page 161


 4927      75707473 
 4927      5F647730 
 4928              	.LASF63:
 4929 0f42 63707573 		.ascii	"cpuss_interrupts_dw0_3_IRQn\000"
 4929      735F696E 
 4929      74657272 
 4929      75707473 
 4929      5F647730 
 4930              	.LASF276:
 4931 0f5e 63707573 		.ascii	"cpussRam2Ctl0\000"
 4931      7352616D 
 4931      3243746C 
 4931      3000
 4932              	.LASF11:
 4933 0f6c 696F7373 		.ascii	"ioss_interrupts_gpio_1_IRQn\000"
 4933      5F696E74 
 4933      65727275 
 4933      7074735F 
 4933      6770696F 
 4934              	.LASF184:
 4935 0f88 49435052 		.ascii	"ICPR\000"
 4935      00
 4936              	.LASF72:
 4937 0f8d 63707573 		.ascii	"cpuss_interrupts_dw0_12_IRQn\000"
 4937      735F696E 
 4937      74657272 
 4937      75707473 
 4937      5F647730 
 4938              	.LASF80:
 4939 0faa 63707573 		.ascii	"cpuss_interrupts_dw1_4_IRQn\000"
 4939      735F696E 
 4939      74657272 
 4939      75707473 
 4939      5F647731 
 4940              	.LASF86:
 4941 0fc6 63707573 		.ascii	"cpuss_interrupts_dw1_10_IRQn\000"
 4941      735F696E 
 4941      74657272 
 4941      75707473 
 4941      5F647731 
 4942              	.LASF106:
 4943 0fe3 74637077 		.ascii	"tcpwm_0_interrupts_6_IRQn\000"
 4943      6D5F305F 
 4943      696E7465 
 4943      72727570 
 4943      74735F36 
 4944              	.LASF255:
 4945 0ffd 70657269 		.ascii	"periDiv16CtlOffset\000"
 4945      44697631 
 4945      3643746C 
 4945      4F666673 
 4945      657400
 4946              	.LASF302:
 4947 1010 4932435F 		.ascii	"I2C_MasterWriteByte\000"
 4947      4D617374 
 4947      65725772 
 4947      69746542 
ARM GAS  C:\Users\thoma\AppData\Local\Temp\ccci7rYf.s 			page 162


 4947      79746500 
 4948              	.LASF116:
 4949 1024 74637077 		.ascii	"tcpwm_1_interrupts_8_IRQn\000"
 4949      6D5F315F 
 4949      696E7465 
 4949      72727570 
 4949      74735F38 
 4950              	.LASF165:
 4951 103e 73686F72 		.ascii	"short unsigned int\000"
 4951      7420756E 
 4951      7369676E 
 4951      65642069 
 4951      6E7400
 4952              	.LASF192:
 4953 1051 6C6F6E67 		.ascii	"long double\000"
 4953      20646F75 
 4953      626C6500 
 4954              	.LASF175:
 4955 105d 75696E74 		.ascii	"uint16_t\000"
 4955      31365F74 
 4955      00
 4956              	.LASF289:
 4957 1066 4952516E 		.ascii	"IRQn\000"
 4957      00
 4958              	.LASF247:
 4959 106b 70657269 		.ascii	"periTrCmdGrSelMsk\000"
 4959      5472436D 
 4959      64477253 
 4959      656C4D73 
 4959      6B00
 4960              	.LASF99:
 4961 107d 63707573 		.ascii	"cpuss_interrupts_cm4_cti_1_IRQn\000"
 4961      735F696E 
 4961      74657272 
 4961      75707473 
 4961      5F636D34 
 4962              	.LASF111:
 4963 109d 74637077 		.ascii	"tcpwm_1_interrupts_3_IRQn\000"
 4963      6D5F315F 
 4963      696E7465 
 4963      72727570 
 4963      74735F33 
 4964              	.LASF138:
 4965 10b7 7564625F 		.ascii	"udb_interrupts_6_IRQn\000"
 4965      696E7465 
 4965      72727570 
 4965      74735F36 
 4965      5F495251 
 4966              	.LASF189:
 4967 10cd 53544952 		.ascii	"STIR\000"
 4967      00
 4968              	.LASF205:
 4969 10d2 64775665 		.ascii	"dwVersion\000"
 4969      7273696F 
 4969      6E00
 4970              	.LASF124:
 4971 10dc 74637077 		.ascii	"tcpwm_1_interrupts_16_IRQn\000"
ARM GAS  C:\Users\thoma\AppData\Local\Temp\ccci7rYf.s 			page 163


 4971      6D5F315F 
 4971      696E7465 
 4971      72727570 
 4971      74735F31 
 4972              	.LASF42:
 4973 10f7 63707573 		.ascii	"cpuss_interrupts_ipc_7_IRQn\000"
 4973      735F696E 
 4973      74657272 
 4973      75707473 
 4973      5F697063 
 4974              	.LASF137:
 4975 1113 7564625F 		.ascii	"udb_interrupts_5_IRQn\000"
 4975      696E7465 
 4975      72727570 
 4975      74735F35 
 4975      5F495251 
 4976              	.LASF190:
 4977 1129 73697A65 		.ascii	"sizetype\000"
 4977      74797065 
 4977      00
 4978              	.LASF320:
 4979 1132 4932435F 		.ascii	"I2C_mstrRdBufIndex\000"
 4979      6D737472 
 4979      52644275 
 4979      66496E64 
 4979      657800
 4980              	.LASF272:
 4981 1145 63707573 		.ascii	"cpussCm4NmiCtlOffset\000"
 4981      73436D34 
 4981      4E6D6943 
 4981      746C4F66 
 4981      66736574 
 4982              	.LASF179:
 4983 115a 52455345 		.ascii	"RESERVED0\000"
 4983      52564544 
 4983      3000
 4984              	.LASF254:
 4985 1164 70657269 		.ascii	"periDiv8CtlOffset\000"
 4985      44697638 
 4985      43746C4F 
 4985      66667365 
 4985      7400
 4986              	.LASF183:
 4987 1176 52455345 		.ascii	"RESERVED2\000"
 4987      52564544 
 4987      3200
 4988              	.LASF185:
 4989 1180 52455345 		.ascii	"RESERVED3\000"
 4989      52564544 
 4989      3300
 4990              	.LASF187:
 4991 118a 52455345 		.ascii	"RESERVED4\000"
 4991      52564544 
 4991      3400
 4992              	.LASF188:
 4993 1194 52455345 		.ascii	"RESERVED5\000"
 4993      52564544 
ARM GAS  C:\Users\thoma\AppData\Local\Temp\ccci7rYf.s 			page 164


 4993      3500
 4994              	.LASF22:
 4995 119e 696F7373 		.ascii	"ioss_interrupts_gpio_12_IRQn\000"
 4995      5F696E74 
 4995      65727275 
 4995      7074735F 
 4995      6770696F 
 4996              	.LASF34:
 4997 11bb 626C6573 		.ascii	"bless_interrupt_IRQn\000"
 4997      735F696E 
 4997      74657272 
 4997      7570745F 
 4997      4952516E 
 4998              	.LASF167:
 4999 11d0 6C6F6E67 		.ascii	"long int\000"
 4999      20696E74 
 4999      00
 5000              	.LASF91:
 5001 11d9 63707573 		.ascii	"cpuss_interrupts_dw1_15_IRQn\000"
 5001      735F696E 
 5001      74657272 
 5001      75707473 
 5001      5F647731 
 5002              	.LASF203:
 5003 11f6 63707573 		.ascii	"cpussVersion\000"
 5003      73566572 
 5003      73696F6E 
 5003      00
 5004              	.LASF313:
 5005 1203 49544D5F 		.ascii	"ITM_RxBuffer\000"
 5005      52784275 
 5005      66666572 
 5005      00
 5006              	.LASF207:
 5007 1210 6770696F 		.ascii	"gpioVersion\000"
 5007      56657273 
 5007      696F6E00 
 5008              	.LASF1:
 5009 121c 4E6F6E4D 		.ascii	"NonMaskableInt_IRQn\000"
 5009      61736B61 
 5009      626C6549 
 5009      6E745F49 
 5009      52516E00 
 5010              	.LASF128:
 5011 1230 74637077 		.ascii	"tcpwm_1_interrupts_20_IRQn\000"
 5011      6D5F315F 
 5011      696E7465 
 5011      72727570 
 5011      74735F32 
 5012              	.LASF206:
 5013 124b 666C6173 		.ascii	"flashcVersion\000"
 5013      68635665 
 5013      7273696F 
 5013      6E00
 5014              	.LASF228:
 5015 1259 70726F74 		.ascii	"protBusMasterMask\000"
 5015      4275734D 
ARM GAS  C:\Users\thoma\AppData\Local\Temp\ccci7rYf.s 			page 165


 5015      61737465 
 5015      724D6173 
 5015      6B00
 5016              	.LASF197:
 5017 126b 70726F74 		.ascii	"protBase\000"
 5017      42617365 
 5017      00
 5018              	.LASF57:
 5019 1274 7363625F 		.ascii	"scb_6_interrupt_IRQn\000"
 5019      365F696E 
 5019      74657272 
 5019      7570745F 
 5019      4952516E 
 5020              	.LASF47:
 5021 1289 63707573 		.ascii	"cpuss_interrupts_ipc_12_IRQn\000"
 5021      735F696E 
 5021      74657272 
 5021      75707473 
 5021      5F697063 
 5022              	.LASF24:
 5023 12a6 696F7373 		.ascii	"ioss_interrupts_gpio_14_IRQn\000"
 5023      5F696E74 
 5023      65727275 
 5023      7074735F 
 5023      6770696F 
 5024              	.LASF41:
 5025 12c3 63707573 		.ascii	"cpuss_interrupts_ipc_6_IRQn\000"
 5025      735F696E 
 5025      74657272 
 5025      75707473 
 5025      5F697063 
 5026              	.LASF88:
 5027 12df 63707573 		.ascii	"cpuss_interrupts_dw1_12_IRQn\000"
 5027      735F696E 
 5027      74657272 
 5027      75707473 
 5027      5F647731 
 5028              	.LASF18:
 5029 12fc 696F7373 		.ascii	"ioss_interrupts_gpio_8_IRQn\000"
 5029      5F696E74 
 5029      65727275 
 5029      7074735F 
 5029      6770696F 
 5030              	.LASF311:
 5031 1318 4932435F 		.ascii	"I2C_MasterClearReadBuf\000"
 5031      4D617374 
 5031      6572436C 
 5031      65617252 
 5031      65616442 
 5032              	.LASF267:
 5033 132f 63707573 		.ascii	"cpussCm4PwrCtlOffset\000"
 5033      73436D34 
 5033      50777243 
 5033      746C4F66 
 5033      66736574 
 5034              	.LASF152:
 5035 1344 736D6966 		.ascii	"smif_interrupt_IRQn\000"
ARM GAS  C:\Users\thoma\AppData\Local\Temp\ccci7rYf.s 			page 166


 5035      5F696E74 
 5035      65727275 
 5035      70745F49 
 5035      52516E00 
 5036              	.LASF53:
 5037 1358 7363625F 		.ascii	"scb_2_interrupt_IRQn\000"
 5037      325F696E 
 5037      74657272 
 5037      7570745F 
 5037      4952516E 
 5038              	.LASF191:
 5039 136d 4E564943 		.ascii	"NVIC_Type\000"
 5039      5F547970 
 5039      6500
 5040              	.LASF13:
 5041 1377 696F7373 		.ascii	"ioss_interrupts_gpio_3_IRQn\000"
 5041      5F696E74 
 5041      65727275 
 5041      7074735F 
 5041      6770696F 
 5042              	.LASF74:
 5043 1393 63707573 		.ascii	"cpuss_interrupts_dw0_14_IRQn\000"
 5043      735F696E 
 5043      74657272 
 5043      75707473 
 5043      5F647730 
 5044              	.LASF224:
 5045 13b0 70617373 		.ascii	"passSarChannels\000"
 5045      53617243 
 5045      68616E6E 
 5045      656C7300 
 5046              	.LASF82:
 5047 13c0 63707573 		.ascii	"cpuss_interrupts_dw1_6_IRQn\000"
 5047      735F696E 
 5047      74657272 
 5047      75707473 
 5047      5F647731 
 5048              	.LASF130:
 5049 13dc 74637077 		.ascii	"tcpwm_1_interrupts_22_IRQn\000"
 5049      6D5F315F 
 5049      696E7465 
 5049      72727570 
 5049      74735F32 
 5050              	.LASF60:
 5051 13f7 63707573 		.ascii	"cpuss_interrupts_dw0_0_IRQn\000"
 5051      735F696E 
 5051      74657272 
 5051      75707473 
 5051      5F647730 
 5052              	.LASF269:
 5053 1413 63707573 		.ascii	"cpussTrimRomCtlOffset\000"
 5053      73547269 
 5053      6D526F6D 
 5053      43746C4F 
 5053      66667365 
 5054              	.LASF131:
 5055 1429 74637077 		.ascii	"tcpwm_1_interrupts_23_IRQn\000"
ARM GAS  C:\Users\thoma\AppData\Local\Temp\ccci7rYf.s 			page 167


 5055      6D5F315F 
 5055      696E7465 
 5055      72727570 
 5055      74735F32 
 5056              	.LASF144:
 5057 1444 7564625F 		.ascii	"udb_interrupts_12_IRQn\000"
 5057      696E7465 
 5057      72727570 
 5057      74735F31 
 5057      325F4952 
 5058              	.LASF9:
 5059 145b 53797354 		.ascii	"SysTick_IRQn\000"
 5059      69636B5F 
 5059      4952516E 
 5059      00
 5060              	.LASF208:
 5061 1468 6873696F 		.ascii	"hsiomVersion\000"
 5061      6D566572 
 5061      73696F6E 
 5061      00
 5062              	.LASF77:
 5063 1475 63707573 		.ascii	"cpuss_interrupts_dw1_1_IRQn\000"
 5063      735F696E 
 5063      74657272 
 5063      75707473 
 5063      5F647731 
 5064              	.LASF277:
 5065 1491 69706353 		.ascii	"ipcStructSize\000"
 5065      74727563 
 5065      7453697A 
 5065      6500
 5066              	.LASF169:
 5067 149f 6C6F6E67 		.ascii	"long unsigned int\000"
 5067      20756E73 
 5067      69676E65 
 5067      6420696E 
 5067      7400
 5068              	.LASF103:
 5069 14b1 74637077 		.ascii	"tcpwm_0_interrupts_3_IRQn\000"
 5069      6D5F305F 
 5069      696E7465 
 5069      72727570 
 5069      74735F33 
 5070              	.LASF273:
 5071 14cb 63707573 		.ascii	"cpussRomCtl\000"
 5071      73526F6D 
 5071      43746C00 
 5072              	.LASF64:
 5073 14d7 63707573 		.ascii	"cpuss_interrupts_dw0_4_IRQn\000"
 5073      735F696E 
 5073      74657272 
 5073      75707473 
 5073      5F647730 
 5074              	.LASF176:
 5075 14f3 696E7433 		.ascii	"int32_t\000"
 5075      325F7400 
 5076              	.LASF279:
ARM GAS  C:\Users\thoma\AppData\Local\Temp\ccci7rYf.s 			page 168


 5077 14fb 63795F73 		.ascii	"cy_stc_device_t\000"
 5077      74635F64 
 5077      65766963 
 5077      655F7400 
 5078              	.LASF113:
 5079 150b 74637077 		.ascii	"tcpwm_1_interrupts_5_IRQn\000"
 5079      6D5F315F 
 5079      696E7465 
 5079      72727570 
 5079      74735F35 
 5080              	.LASF140:
 5081 1525 7564625F 		.ascii	"udb_interrupts_8_IRQn\000"
 5081      696E7465 
 5081      72727570 
 5081      74735F38 
 5081      5F495251 
 5082              	.LASF196:
 5083 153b 75646242 		.ascii	"udbBase\000"
 5083      61736500 
 5084              	.LASF323:
 5085 1543 4932435F 		.ascii	"I2C_mstrWrBufIndex\000"
 5085      6D737472 
 5085      57724275 
 5085      66496E64 
 5085      657800
 5086              	.LASF266:
 5087 1556 63707573 		.ascii	"cpussCm0StatusOffset\000"
 5087      73436D30 
 5087      53746174 
 5087      75734F66 
 5087      66736574 
 5088              	.LASF291:
 5089 156b 736C6176 		.ascii	"slaveAddress\000"
 5089      65416464 
 5089      72657373 
 5089      00
 5090              	.LASF288:
 5091 1578 5F5F4E56 		.ascii	"__NVIC_EnableIRQ\000"
 5091      49435F45 
 5091      6E61626C 
 5091      65495251 
 5091      00
 5092              	.LASF126:
 5093 1589 74637077 		.ascii	"tcpwm_1_interrupts_18_IRQn\000"
 5093      6D5F315F 
 5093      696E7465 
 5093      72727570 
 5093      74735F31 
 5094              	.LASF7:
 5095 15a4 44656275 		.ascii	"DebugMonitor_IRQn\000"
 5095      674D6F6E 
 5095      69746F72 
 5095      5F495251 
 5095      6E00
 5096              	.LASF5:
 5097 15b6 55736167 		.ascii	"UsageFault_IRQn\000"
 5097      65466175 
ARM GAS  C:\Users\thoma\AppData\Local\Temp\ccci7rYf.s 			page 169


 5097      6C745F49 
 5097      52516E00 
 5098              	.LASF108:
 5099 15c6 74637077 		.ascii	"tcpwm_1_interrupts_0_IRQn\000"
 5099      6D5F315F 
 5099      696E7465 
 5099      72727570 
 5099      74735F30 
 5100              	.LASF135:
 5101 15e0 7564625F 		.ascii	"udb_interrupts_3_IRQn\000"
 5101      696E7465 
 5101      72727570 
 5101      74735F33 
 5101      5F495251 
 5102              	.LASF162:
 5103 15f6 756E7369 		.ascii	"unsigned char\000"
 5103      676E6564 
 5103      20636861 
 5103      7200
 5104              	.LASF325:
 5105 1604 47656E65 		.ascii	"Generated_Source\\PSoC6\\I2C_MASTER.c\000"
 5105      72617465 
 5105      645F536F 
 5105      75726365 
 5105      5C50536F 
 5106              	.LASF168:
 5107 1628 5F5F7569 		.ascii	"__uint32_t\000"
 5107      6E743332 
 5107      5F7400
 5108              	.LASF278:
 5109 1633 6970634C 		.ascii	"ipcLockStatusOffset\000"
 5109      6F636B53 
 5109      74617475 
 5109      734F6666 
 5109      73657400 
 5110              	.LASF121:
 5111 1647 74637077 		.ascii	"tcpwm_1_interrupts_13_IRQn\000"
 5111      6D5F315F 
 5111      696E7465 
 5111      72727570 
 5111      74735F31 
 5112              	.LASF39:
 5113 1662 63707573 		.ascii	"cpuss_interrupts_ipc_4_IRQn\000"
 5113      735F696E 
 5113      74657272 
 5113      75707473 
 5113      5F697063 
 5114              	.LASF234:
 5115 167e 666C6173 		.ascii	"flashEraseDelay\000"
 5115      68457261 
 5115      73654465 
 5115      6C617900 
 5116              	.LASF65:
 5117 168e 63707573 		.ascii	"cpuss_interrupts_dw0_5_IRQn\000"
 5117      735F696E 
 5117      74657272 
 5117      75707473 
ARM GAS  C:\Users\thoma\AppData\Local\Temp\ccci7rYf.s 			page 170


 5117      5F647730 
 5118              	.LASF299:
 5119 16aa 525F6E57 		.ascii	"R_nW\000"
 5119      00
 5120              	.LASF240:
 5121 16af 64774368 		.ascii	"dwChOffset\000"
 5121      4F666673 
 5121      657400
 5122              	.LASF180:
 5123 16ba 49434552 		.ascii	"ICER\000"
 5123      00
 5124              	.LASF186:
 5125 16bf 49414252 		.ascii	"IABR\000"
 5125      00
 5126              	.LASF26:
 5127 16c4 696F7373 		.ascii	"ioss_interrupt_vdd_IRQn\000"
 5127      5F696E74 
 5127      65727275 
 5127      70745F76 
 5127      64645F49 
 5128              	.LASF161:
 5129 16dc 5F5F7569 		.ascii	"__uint8_t\000"
 5129      6E74385F 
 5129      7400
 5130              	.LASF49:
 5131 16e6 63707573 		.ascii	"cpuss_interrupts_ipc_14_IRQn\000"
 5131      735F696E 
 5131      74657272 
 5131      75707473 
 5131      5F697063 
 5132              	.LASF0:
 5133 1703 52657365 		.ascii	"Reset_IRQn\000"
 5133      745F4952 
 5133      516E00
 5134              	.LASF230:
 5135 170e 666C6173 		.ascii	"flashRwwRequired\000"
 5135      68527777 
 5135      52657175 
 5135      69726564 
 5135      00
 5136              	.LASF259:
 5137 171f 6770696F 		.ascii	"gpioPrtCfgOffset\000"
 5137      50727443 
 5137      66674F66 
 5137      66736574 
 5137      00
 5138              	.LASF225:
 5139 1730 65704D6F 		.ascii	"epMonitorNr\000"
 5139      6E69746F 
 5139      724E7200 
 5140              	.LASF68:
 5141 173c 63707573 		.ascii	"cpuss_interrupts_dw0_8_IRQn\000"
 5141      735F696E 
 5141      74657272 
 5141      75707473 
 5141      5F647730 
 5142              	.LASF2:
ARM GAS  C:\Users\thoma\AppData\Local\Temp\ccci7rYf.s 			page 171


 5143 1758 48617264 		.ascii	"HardFault_IRQn\000"
 5143      4661756C 
 5143      745F4952 
 5143      516E00
 5144              	.LASF297:
 5145 1767 65727253 		.ascii	"errStatus\000"
 5145      74617475 
 5145      7300
 5146              	.LASF148:
 5147 1771 70617373 		.ascii	"pass_interrupt_sar_IRQn\000"
 5147      5F696E74 
 5147      65727275 
 5147      70745F73 
 5147      61725F49 
 5148              	.LASF132:
 5149 1789 7564625F 		.ascii	"udb_interrupts_0_IRQn\000"
 5149      696E7465 
 5149      72727570 
 5149      74735F30 
 5149      5F495251 
 5150              	.LASF213:
 5151 179f 63707573 		.ascii	"cpussIpcIrqNr\000"
 5151      73497063 
 5151      4972714E 
 5151      7200
 5152              	.LASF243:
 5153 17ad 64774368 		.ascii	"dwChCtlPreemptablePos\000"
 5153      43746C50 
 5153      7265656D 
 5153      70746162 
 5153      6C65506F 
 5154              	.LASF287:
 5155 17c3 5F5F4E56 		.ascii	"__NVIC_ClearPendingIRQ\000"
 5155      49435F43 
 5155      6C656172 
 5155      50656E64 
 5155      696E6749 
 5156              	.LASF118:
 5157 17da 74637077 		.ascii	"tcpwm_1_interrupts_10_IRQn\000"
 5157      6D5F315F 
 5157      696E7465 
 5157      72727570 
 5157      74735F31 
 5158              	.LASF15:
 5159 17f5 696F7373 		.ascii	"ioss_interrupts_gpio_5_IRQn\000"
 5159      5F696E74 
 5159      65727275 
 5159      7074735F 
 5159      6770696F 
 5160              	.LASF44:
 5161 1811 63707573 		.ascii	"cpuss_interrupts_ipc_9_IRQn\000"
 5161      735F696E 
 5161      74657272 
 5161      75707473 
 5161      5F697063 
 5162              	.LASF182:
 5163 182d 49535052 		.ascii	"ISPR\000"
ARM GAS  C:\Users\thoma\AppData\Local\Temp\ccci7rYf.s 			page 172


 5163      00
 5164              	.LASF326:
 5165 1832 433A5C55 		.ascii	"C:\\Users\\thoma\\Documents\\PSoC Creator\\ecmo\\sz"
 5165      73657273 
 5165      5C74686F 
 5165      6D615C44 
 5165      6F63756D 
 5166 185f 68616E67 		.ascii	"hang\\PSoC6_UDB_I2C_Master\\CY8CPROTO-063-BLE_Maste"
 5166      5C50536F 
 5166      43365F55 
 5166      44425F49 
 5166      32435F4D 
 5167 1890 722E6379 		.ascii	"r.cydsn\000"
 5167      64736E00 
 5168              	.LASF210:
 5169 1898 70657269 		.ascii	"periVersion\000"
 5169      56657273 
 5169      696F6E00 
 5170              	.LASF93:
 5171 18a4 63707573 		.ascii	"cpuss_interrupts_fault_1_IRQn\000"
 5171      735F696E 
 5171      74657272 
 5171      75707473 
 5171      5F666175 
 5172              	.LASF283:
 5173 18c2 75696E74 		.ascii	"uint8\000"
 5173      3800
 5174              	.LASF282:
 5175 18c8 646F7562 		.ascii	"double\000"
 5175      6C6500
 5176              	.LASF200:
 5177 18cf 70617373 		.ascii	"passBase\000"
 5177      42617365 
 5177      00
 5178              	.LASF237:
 5179 18d8 666C6173 		.ascii	"flashCtlMainWs2Freq\000"
 5179      6843746C 
 5179      4D61696E 
 5179      57733246 
 5179      72657100 
 5180              	.LASF10:
 5181 18ec 696F7373 		.ascii	"ioss_interrupts_gpio_0_IRQn\000"
 5181      5F696E74 
 5181      65727275 
 5181      7074735F 
 5181      6770696F 
 5182              	.LASF317:
 5183 1908 4932435F 		.ascii	"I2C_mstrControl\000"
 5183      6D737472 
 5183      436F6E74 
 5183      726F6C00 
 5184              	.LASF71:
 5185 1918 63707573 		.ascii	"cpuss_interrupts_dw0_11_IRQn\000"
 5185      735F696E 
 5185      74657272 
 5185      75707473 
 5185      5F647730 
ARM GAS  C:\Users\thoma\AppData\Local\Temp\ccci7rYf.s 			page 173


 5186              	.LASF239:
 5187 1935 666C6173 		.ascii	"flashCtlMainWs4Freq\000"
 5187      6843746C 
 5187      4D61696E 
 5187      57733446 
 5187      72657100 
 5188              	.LASF79:
 5189 1949 63707573 		.ascii	"cpuss_interrupts_dw1_3_IRQn\000"
 5189      735F696E 
 5189      74657272 
 5189      75707473 
 5189      5F647731 
 5190              	.LASF105:
 5191 1965 74637077 		.ascii	"tcpwm_0_interrupts_5_IRQn\000"
 5191      6D5F305F 
 5191      696E7465 
 5191      72727570 
 5191      74735F35 
 5192              	.LASF94:
 5193 197f 63707573 		.ascii	"cpuss_interrupt_crypto_IRQn\000"
 5193      735F696E 
 5193      74657272 
 5193      7570745F 
 5193      63727970 
 5194              	.LASF309:
 5195 199b 4932435F 		.ascii	"I2C_MasterGetReadBufSize\000"
 5195      4D617374 
 5195      65724765 
 5195      74526561 
 5195      64427566 
 5196              	.LASF209:
 5197 19b4 69706356 		.ascii	"ipcVersion\000"
 5197      65727369 
 5197      6F6E00
 5198              	.LASF38:
 5199 19bf 63707573 		.ascii	"cpuss_interrupts_ipc_3_IRQn\000"
 5199      735F696E 
 5199      74657272 
 5199      75707473 
 5199      5F697063 
 5200              	.LASF58:
 5201 19db 7363625F 		.ascii	"scb_7_interrupt_IRQn\000"
 5201      375F696E 
 5201      74657272 
 5201      7570745F 
 5201      4952516E 
 5202              	.LASF98:
 5203 19f0 63707573 		.ascii	"cpuss_interrupts_cm4_cti_0_IRQn\000"
 5203      735F696E 
 5203      74657272 
 5203      75707473 
 5203      5F636D34 
 5204              	.LASF316:
 5205 1a10 4932435F 		.ascii	"I2C_mstrStatus\000"
 5205      6D737472 
 5205      53746174 
 5205      757300
ARM GAS  C:\Users\thoma\AppData\Local\Temp\ccci7rYf.s 			page 174


 5206              	.LASF110:
 5207 1a1f 74637077 		.ascii	"tcpwm_1_interrupts_2_IRQn\000"
 5207      6D5F315F 
 5207      696E7465 
 5207      72727570 
 5207      74735F32 
 5208              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 5.4.1 20160609 (release) [ARM/embedded-5-bran
