<stg><name>mp_mul.140_Pipeline_VITIS_LOOP_144_2</name>


<trans_list>

<trans id="81" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="75" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="76" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="77" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="78" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %v_114 = alloca i32 1

]]></Node>
<StgValue><ssdm name="v_114"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:2 %tmp_156 = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %empty

]]></Node>
<StgValue><ssdm name="tmp_156"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:3 %indvars_iv31_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %indvars_iv31

]]></Node>
<StgValue><ssdm name="indvars_iv31_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:4 %zext_ln143_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %zext_ln143

]]></Node>
<StgValue><ssdm name="zext_ln143_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="64" op_0_bw="4">
<![CDATA[
newFuncRoot:5 %zext_ln143_cast = zext i4 %zext_ln143_read

]]></Node>
<StgValue><ssdm name="zext_ln143_cast"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:6 %store_ln139 = store i4 0, i4 %j

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:7 %store_ln140 = store i64 %zext_ln143_cast, i64 %v_114

]]></Node>
<StgValue><ssdm name="store_ln140"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:8 %store_ln140 = store i4 0, i4 %u_95_out

]]></Node>
<StgValue><ssdm name="store_ln140"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:9 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc:0 %j_46 = load i4 %j

]]></Node>
<StgValue><ssdm name="j_46"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc:1 %icmp_ln144 = icmp_eq  i4 %j_46, i4 %indvars_iv31_read

]]></Node>
<StgValue><ssdm name="icmp_ln144"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc:2 %add_ln144 = add i4 %j_46, i4 1

]]></Node>
<StgValue><ssdm name="add_ln144"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:3 %br_ln144 = br i1 %icmp_ln144, void %for.inc.split, void %for.inc22.exitStub

]]></Node>
<StgValue><ssdm name="br_ln144"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="3" op_0_bw="4">
<![CDATA[
for.inc.split:2 %trunc_ln144 = trunc i4 %j_46

]]></Node>
<StgValue><ssdm name="trunc_ln144"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="3">
<![CDATA[
for.inc.split:6 %zext_ln145 = zext i3 %trunc_ln144

]]></Node>
<StgValue><ssdm name="zext_ln145"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="4" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:7 %a_addr = getelementptr i64 %a, i32 0, i32 %zext_ln145

]]></Node>
<StgValue><ssdm name="a_addr"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="4">
<![CDATA[
for.inc.split:8 %a_load = load i4 %a_addr

]]></Node>
<StgValue><ssdm name="a_load"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc.split:10 %sub_ln145 = sub i3 %tmp_156, i3 %trunc_ln144

]]></Node>
<StgValue><ssdm name="sub_ln145"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="3">
<![CDATA[
for.inc.split:11 %zext_ln145_26 = zext i3 %sub_ln145

]]></Node>
<StgValue><ssdm name="zext_ln145_26"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="3" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:12 %one_addr = getelementptr i64 %one, i32 0, i32 %zext_ln145_26

]]></Node>
<StgValue><ssdm name="one_addr"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="3">
<![CDATA[
for.inc.split:13 %one_load = load i3 %one_addr

]]></Node>
<StgValue><ssdm name="one_load"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:32 %store_ln139 = store i4 %add_ln144, i4 %j

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="32" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="4">
<![CDATA[
for.inc.split:8 %a_load = load i4 %a_addr

]]></Node>
<StgValue><ssdm name="a_load"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="64">
<![CDATA[
for.inc.split:9 %al = trunc i64 %a_load

]]></Node>
<StgValue><ssdm name="al"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="3">
<![CDATA[
for.inc.split:13 %one_load = load i3 %one_addr

]]></Node>
<StgValue><ssdm name="one_load"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="64">
<![CDATA[
for.inc.split:14 %bl = trunc i64 %one_load

]]></Node>
<StgValue><ssdm name="bl"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:16 %tmp = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %one_load, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="37" st_id="3" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:19 %mul_ln106 = mul i32 %tmp, i32 %al

]]></Node>
<StgValue><ssdm name="mul_ln106"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="38" st_id="4" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:19 %mul_ln106 = mul i32 %tmp, i32 %al

]]></Node>
<StgValue><ssdm name="mul_ln106"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="39" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:15 %trunc_ln = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %a_load, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="40" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:17 %select_ln106 = select i1 %bl, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="select_ln106"/></StgValue>
</operation>

<operation id="41" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:20 %and_ln106_1 = and i32 %trunc_ln, i32 %select_ln106

]]></Node>
<StgValue><ssdm name="and_ln106_1"/></StgValue>
</operation>

<operation id="42" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:21 %temp = add i32 %and_ln106_1, i32 %mul_ln106

]]></Node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.inc22.exitStub:0 %v_114_load_8 = load i64 %v_114

]]></Node>
<StgValue><ssdm name="v_114_load_8"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc22.exitStub:1 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %v_114_out, i64 %v_114_load_8

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0">
<![CDATA[
for.inc22.exitStub:2 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="43" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc.split:0 %u_95_out_load = load i4 %u_95_out

]]></Node>
<StgValue><ssdm name="u_95_out_load"/></StgValue>
</operation>

<operation id="44" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.inc.split:1 %v_114_load = load i64 %v_114

]]></Node>
<StgValue><ssdm name="v_114_load"/></StgValue>
</operation>

<operation id="45" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.split:3 %specpipeline_ln139 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_44

]]></Node>
<StgValue><ssdm name="specpipeline_ln139"/></StgValue>
</operation>

<operation id="46" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.split:4 %speclooptripcount_ln139 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 8, i64 4

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln139"/></StgValue>
</operation>

<operation id="47" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:5 %specloopname_ln144 = specloopname void @_ssdm_op_SpecLoopName, void @empty_29

]]></Node>
<StgValue><ssdm name="specloopname_ln144"/></StgValue>
</operation>

<operation id="48" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:18 %and_ln106 = and i32 %al, i32 %select_ln106

]]></Node>
<StgValue><ssdm name="and_ln106"/></StgValue>
</operation>

<operation id="49" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:22 %shl_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %temp, i32 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="50" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:23 %or_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %temp, i32 %and_ln106

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="51" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:24 %v_202 = add i64 %or_ln, i64 %v_114_load

]]></Node>
<StgValue><ssdm name="v_202"/></StgValue>
</operation>

<operation id="52" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:25 %xor_ln105 = xor i64 %v_202, i64 %shl_ln

]]></Node>
<StgValue><ssdm name="xor_ln105"/></StgValue>
</operation>

<operation id="53" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:26 %xor_ln105_61 = xor i64 %shl_ln, i64 %v_114_load

]]></Node>
<StgValue><ssdm name="xor_ln105_61"/></StgValue>
</operation>

<operation id="54" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:27 %or_ln105 = or i64 %xor_ln105, i64 %xor_ln105_61

]]></Node>
<StgValue><ssdm name="or_ln105"/></StgValue>
</operation>

<operation id="55" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:28 %xor_ln105_62 = xor i64 %or_ln105, i64 %v_202

]]></Node>
<StgValue><ssdm name="xor_ln105_62"/></StgValue>
</operation>

<operation id="56" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.inc.split:29 %tempReg = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %xor_ln105_62, i32 63

]]></Node>
<StgValue><ssdm name="tempReg"/></StgValue>
</operation>

<operation id="57" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="4" op_0_bw="1">
<![CDATA[
for.inc.split:30 %zext_ln147 = zext i1 %tempReg

]]></Node>
<StgValue><ssdm name="zext_ln147"/></StgValue>
</operation>

<operation id="58" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.split:31 %v = add i4 %zext_ln147, i4 %u_95_out_load

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>

<operation id="59" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:33 %store_ln140 = store i64 %v_202, i64 %v_114

]]></Node>
<StgValue><ssdm name="store_ln140"/></StgValue>
</operation>

<operation id="60" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:34 %store_ln140 = store i4 %v, i4 %u_95_out

]]></Node>
<StgValue><ssdm name="store_ln140"/></StgValue>
</operation>

<operation id="61" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split:35 %br_ln144 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln144"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="82" name="zext_ln143" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="zext_ln143"/></StgValue>
</port>
<port id="83" name="indvars_iv31" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="indvars_iv31"/></StgValue>
</port>
<port id="84" name="a" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="a"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="85" name="empty" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="empty"/></StgValue>
</port>
<port id="86" name="v_114_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="v_114_out"/></StgValue>
</port>
<port id="87" name="u_95_out" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="u_95_out"/></StgValue>
</port>
<port id="88" name="one" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="one"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="90" from="StgValue_89" to="v_114" fromId="89" toId="9">
</dataflow>
<dataflow id="91" from="StgValue_89" to="j" fromId="89" toId="10">
</dataflow>
<dataflow id="93" from="_ssdm_op_Read.ap_auto.i3" to="tmp_156" fromId="92" toId="11">
</dataflow>
<dataflow id="94" from="empty" to="tmp_156" fromId="85" toId="11">
</dataflow>
<dataflow id="96" from="_ssdm_op_Read.ap_auto.i4" to="indvars_iv31_read" fromId="95" toId="12">
</dataflow>
<dataflow id="97" from="indvars_iv31" to="indvars_iv31_read" fromId="83" toId="12">
</dataflow>
<dataflow id="98" from="_ssdm_op_Read.ap_auto.i4" to="zext_ln143_read" fromId="95" toId="13">
</dataflow>
<dataflow id="99" from="zext_ln143" to="zext_ln143_read" fromId="82" toId="13">
</dataflow>
<dataflow id="100" from="zext_ln143_read" to="zext_ln143_cast" fromId="13" toId="14">
</dataflow>
<dataflow id="102" from="StgValue_101" to="store_ln139" fromId="101" toId="15">
</dataflow>
<dataflow id="103" from="j" to="store_ln139" fromId="10" toId="15">
</dataflow>
<dataflow id="104" from="zext_ln143_cast" to="store_ln140" fromId="14" toId="16">
</dataflow>
<dataflow id="105" from="v_114" to="store_ln140" fromId="9" toId="16">
</dataflow>
<dataflow id="106" from="StgValue_101" to="store_ln140" fromId="101" toId="17">
</dataflow>
<dataflow id="107" from="u_95_out" to="store_ln140" fromId="87" toId="17">
</dataflow>
<dataflow id="108" from="j" to="j_46" fromId="10" toId="19">
</dataflow>
<dataflow id="109" from="j_46" to="icmp_ln144" fromId="19" toId="20">
</dataflow>
<dataflow id="110" from="indvars_iv31_read" to="icmp_ln144" fromId="12" toId="20">
</dataflow>
<dataflow id="111" from="j_46" to="add_ln144" fromId="19" toId="21">
</dataflow>
<dataflow id="113" from="StgValue_112" to="add_ln144" fromId="112" toId="21">
</dataflow>
<dataflow id="114" from="icmp_ln144" to="br_ln144" fromId="20" toId="22">
</dataflow>
<dataflow id="115" from="j_46" to="trunc_ln144" fromId="19" toId="23">
</dataflow>
<dataflow id="116" from="trunc_ln144" to="zext_ln145" fromId="23" toId="24">
</dataflow>
<dataflow id="117" from="a" to="a_addr" fromId="84" toId="25">
</dataflow>
<dataflow id="119" from="StgValue_118" to="a_addr" fromId="118" toId="25">
</dataflow>
<dataflow id="120" from="zext_ln145" to="a_addr" fromId="24" toId="25">
</dataflow>
<dataflow id="121" from="a_addr" to="a_load" fromId="25" toId="26">
</dataflow>
<dataflow id="122" from="tmp_156" to="sub_ln145" fromId="11" toId="27">
</dataflow>
<dataflow id="123" from="trunc_ln144" to="sub_ln145" fromId="23" toId="27">
</dataflow>
<dataflow id="124" from="sub_ln145" to="zext_ln145_26" fromId="27" toId="28">
</dataflow>
<dataflow id="125" from="one" to="one_addr" fromId="88" toId="29">
</dataflow>
<dataflow id="126" from="StgValue_118" to="one_addr" fromId="118" toId="29">
</dataflow>
<dataflow id="127" from="zext_ln145_26" to="one_addr" fromId="28" toId="29">
</dataflow>
<dataflow id="128" from="one_addr" to="one_load" fromId="29" toId="30">
</dataflow>
<dataflow id="129" from="add_ln144" to="store_ln139" fromId="21" toId="31">
</dataflow>
<dataflow id="130" from="j" to="store_ln139" fromId="10" toId="31">
</dataflow>
<dataflow id="131" from="a_addr" to="a_load" fromId="25" toId="32">
</dataflow>
<dataflow id="132" from="a_load" to="al" fromId="32" toId="33">
</dataflow>
<dataflow id="133" from="one_addr" to="one_load" fromId="29" toId="34">
</dataflow>
<dataflow id="134" from="one_load" to="bl" fromId="34" toId="35">
</dataflow>
<dataflow id="136" from="_ssdm_op_PartSelect.i32.i64.i32.i32" to="tmp" fromId="135" toId="36">
</dataflow>
<dataflow id="137" from="one_load" to="tmp" fromId="34" toId="36">
</dataflow>
<dataflow id="139" from="StgValue_138" to="tmp" fromId="138" toId="36">
</dataflow>
<dataflow id="141" from="StgValue_140" to="tmp" fromId="140" toId="36">
</dataflow>
<dataflow id="142" from="tmp" to="mul_ln106" fromId="36" toId="37">
</dataflow>
<dataflow id="143" from="al" to="mul_ln106" fromId="33" toId="37">
</dataflow>
<dataflow id="144" from="tmp" to="mul_ln106" fromId="36" toId="38">
</dataflow>
<dataflow id="145" from="al" to="mul_ln106" fromId="33" toId="38">
</dataflow>
<dataflow id="146" from="_ssdm_op_PartSelect.i32.i64.i32.i32" to="trunc_ln" fromId="135" toId="39">
</dataflow>
<dataflow id="147" from="a_load" to="trunc_ln" fromId="32" toId="39">
</dataflow>
<dataflow id="148" from="StgValue_138" to="trunc_ln" fromId="138" toId="39">
</dataflow>
<dataflow id="149" from="StgValue_140" to="trunc_ln" fromId="140" toId="39">
</dataflow>
<dataflow id="150" from="bl" to="select_ln106" fromId="35" toId="40">
</dataflow>
<dataflow id="152" from="StgValue_151" to="select_ln106" fromId="151" toId="40">
</dataflow>
<dataflow id="153" from="StgValue_118" to="select_ln106" fromId="118" toId="40">
</dataflow>
<dataflow id="154" from="trunc_ln" to="and_ln106_1" fromId="39" toId="41">
</dataflow>
<dataflow id="155" from="select_ln106" to="and_ln106_1" fromId="40" toId="41">
</dataflow>
<dataflow id="156" from="and_ln106_1" to="temp" fromId="41" toId="42">
</dataflow>
<dataflow id="157" from="mul_ln106" to="temp" fromId="38" toId="42">
</dataflow>
<dataflow id="158" from="u_95_out" to="u_95_out_load" fromId="87" toId="43">
</dataflow>
<dataflow id="159" from="v_114" to="v_114_load" fromId="9" toId="44">
</dataflow>
<dataflow id="161" from="_ssdm_op_SpecPipeline" to="specpipeline_ln139" fromId="160" toId="45">
</dataflow>
<dataflow id="162" from="StgValue_151" to="specpipeline_ln139" fromId="151" toId="45">
</dataflow>
<dataflow id="163" from="StgValue_118" to="specpipeline_ln139" fromId="118" toId="45">
</dataflow>
<dataflow id="164" from="StgValue_118" to="specpipeline_ln139" fromId="118" toId="45">
</dataflow>
<dataflow id="165" from="StgValue_118" to="specpipeline_ln139" fromId="118" toId="45">
</dataflow>
<dataflow id="167" from="empty_44" to="specpipeline_ln139" fromId="166" toId="45">
</dataflow>
<dataflow id="169" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln139" fromId="168" toId="46">
</dataflow>
<dataflow id="171" from="StgValue_170" to="speclooptripcount_ln139" fromId="170" toId="46">
</dataflow>
<dataflow id="173" from="StgValue_172" to="speclooptripcount_ln139" fromId="172" toId="46">
</dataflow>
<dataflow id="175" from="StgValue_174" to="speclooptripcount_ln139" fromId="174" toId="46">
</dataflow>
<dataflow id="177" from="_ssdm_op_SpecLoopName" to="specloopname_ln144" fromId="176" toId="47">
</dataflow>
<dataflow id="179" from="empty_29" to="specloopname_ln144" fromId="178" toId="47">
</dataflow>
<dataflow id="180" from="al" to="and_ln106" fromId="33" toId="48">
</dataflow>
<dataflow id="181" from="select_ln106" to="and_ln106" fromId="40" toId="48">
</dataflow>
<dataflow id="183" from="_ssdm_op_BitConcatenate.i64.i32.i32" to="shl_ln" fromId="182" toId="49">
</dataflow>
<dataflow id="184" from="temp" to="shl_ln" fromId="42" toId="49">
</dataflow>
<dataflow id="185" from="StgValue_118" to="shl_ln" fromId="118" toId="49">
</dataflow>
<dataflow id="186" from="_ssdm_op_BitConcatenate.i64.i32.i32" to="or_ln" fromId="182" toId="50">
</dataflow>
<dataflow id="187" from="temp" to="or_ln" fromId="42" toId="50">
</dataflow>
<dataflow id="188" from="and_ln106" to="or_ln" fromId="48" toId="50">
</dataflow>
<dataflow id="189" from="or_ln" to="v_202" fromId="50" toId="51">
</dataflow>
<dataflow id="190" from="v_114_load" to="v_202" fromId="44" toId="51">
</dataflow>
<dataflow id="191" from="v_202" to="xor_ln105" fromId="51" toId="52">
</dataflow>
<dataflow id="192" from="shl_ln" to="xor_ln105" fromId="49" toId="52">
</dataflow>
<dataflow id="193" from="shl_ln" to="xor_ln105_61" fromId="49" toId="53">
</dataflow>
<dataflow id="194" from="v_114_load" to="xor_ln105_61" fromId="44" toId="53">
</dataflow>
<dataflow id="195" from="xor_ln105" to="or_ln105" fromId="52" toId="54">
</dataflow>
<dataflow id="196" from="xor_ln105_61" to="or_ln105" fromId="53" toId="54">
</dataflow>
<dataflow id="197" from="or_ln105" to="xor_ln105_62" fromId="54" toId="55">
</dataflow>
<dataflow id="198" from="v_202" to="xor_ln105_62" fromId="51" toId="55">
</dataflow>
<dataflow id="200" from="_ssdm_op_BitSelect.i1.i64.i32" to="tempReg" fromId="199" toId="56">
</dataflow>
<dataflow id="201" from="xor_ln105_62" to="tempReg" fromId="55" toId="56">
</dataflow>
<dataflow id="202" from="StgValue_140" to="tempReg" fromId="140" toId="56">
</dataflow>
<dataflow id="203" from="tempReg" to="zext_ln147" fromId="56" toId="57">
</dataflow>
<dataflow id="204" from="zext_ln147" to="v" fromId="57" toId="58">
</dataflow>
<dataflow id="205" from="u_95_out_load" to="v" fromId="43" toId="58">
</dataflow>
<dataflow id="206" from="v_202" to="store_ln140" fromId="51" toId="59">
</dataflow>
<dataflow id="207" from="v_114" to="store_ln140" fromId="9" toId="59">
</dataflow>
<dataflow id="208" from="v" to="store_ln140" fromId="58" toId="60">
</dataflow>
<dataflow id="209" from="u_95_out" to="store_ln140" fromId="87" toId="60">
</dataflow>
<dataflow id="210" from="v_114" to="v_114_load_8" fromId="9" toId="62">
</dataflow>
<dataflow id="212" from="_ssdm_op_Write.ap_auto.i64P0A" to="write_ln0" fromId="211" toId="63">
</dataflow>
<dataflow id="213" from="v_114_out" to="write_ln0" fromId="86" toId="63">
</dataflow>
<dataflow id="214" from="v_114_load_8" to="write_ln0" fromId="62" toId="63">
</dataflow>
<dataflow id="215" from="icmp_ln144" to="StgValue_2" fromId="20" toId="2">
</dataflow>
<dataflow id="216" from="icmp_ln144" to="StgValue_6" fromId="20" toId="6">
</dataflow>
</dataflows>


</stg>
