// Seed: 3000132268
module module_0 (
    output tri id_0
);
  integer id_2, id_3, id_4, id_5;
  assign module_1.type_4 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    input wor id_1,
    output wire id_2
    , id_23,
    output wor id_3,
    input supply0 id_4,
    input supply1 id_5,
    input tri id_6,
    input tri0 id_7,
    output tri1 id_8,
    input tri0 id_9,
    output wire id_10,
    output supply0 id_11,
    output tri1 id_12,
    input wand id_13,
    input supply1 id_14,
    input tri1 id_15,
    output wor id_16,
    input supply1 id_17,
    input wor id_18,
    output tri id_19,
    input uwire id_20,
    input tri0 id_21
);
  wand id_24, id_25;
  tri0 id_26;
  xor primCall (
      id_2,
      id_5,
      id_23,
      id_14,
      id_0,
      id_17,
      id_4,
      id_25,
      id_21,
      id_6,
      id_13,
      id_1,
      id_26,
      id_18,
      id_9,
      id_15,
      id_7,
      id_24,
      id_20
  );
  always begin : LABEL_0
    begin : LABEL_0
      id_12 = id_24;
      id_3  = 1;
    end
  end
  module_0 modCall_1 (id_2);
  assign id_26 = id_17;
endmodule
