
****** PlanAhead v13.4 (64-bit)
  **** Build 157570 by hdbuild on Fri Dec 16 12:49:33 MST 2011
    ** Copyright 1986-1999, 2001-2011 Xilinx, Inc. All Rights Reserved.

INFO: [Common-78] Attempting to get a license: PlanAhead
INFO: [Common-82] Got a license: PlanAhead
INFO: [Device-25] Loading parts and site information from /usr/local/insa/Xilinx.ISE/13.4/ISE_DS/PlanAhead/parts/arch.xmlParsing RTL primitives file [/usr/local/insa/Xilinx.ISE/13.4/ISE_DS/PlanAhead/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/usr/local/insa/Xilinx.ISE/13.4/ISE_DS/PlanAhead/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
starting gui ...
source /home/poncetta/Bureau/VHDL/Processeur-Systeme_INFO/pa.fromNcd.tcl
# create_project -name Processeur-Systeme_INFO -dir "/home/poncetta/Bureau/VHDL/Processeur-Systeme_INFO/planAhead_run_2" -part xc6slx16csg324-3
Parsing template File [/usr/local/insa/Xilinx.ISE/13.4/ISE_DS/ISE/data/projnav/templates/verilog.xml].
Finished parsing template File [/usr/local/insa/Xilinx.ISE/13.4/ISE_DS/ISE/data/projnav/templates/verilog.xml].
Parsing template File [/usr/local/insa/Xilinx.ISE/13.4/ISE_DS/ISE/data/projnav/templates/vhdl.xml].
Finished parsing template File [/usr/local/insa/Xilinx.ISE/13.4/ISE_DS/ISE/data/projnav/templates/vhdl.xml].
Parsing template File [/usr/local/insa/Xilinx.ISE/13.4/ISE_DS/ISE/data/projnav/templates/ucf.xml].
Finished parsing template File [/usr/local/insa/Xilinx.ISE/13.4/ISE_DS/ISE/data/projnav/templates/ucf.xml].
# set srcset [get_property srcset [current_run -impl]]
# set_property design_mode GateLvl $srcset
# set_property edif_top_file "/home/poncetta/Bureau/VHDL/Processeur-Systeme_INFO/test_ALU.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {/home/poncetta/Bureau/VHDL/Processeur-Systeme_INFO} }
# set_property target_constrs_file "test_ALU.ucf" [current_fileset -constrset]
Adding file '/home/poncetta/Bureau/VHDL/Processeur-Systeme_INFO/test_ALU.ucf' to fileset 'constrs_1'
# add_files [list {test_ALU.ucf}] -fileset [get_property constrset [current_run]]
# open_netlist_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to part: xc6slx16csg324-3
WARNING: fr_FR is not supported as a language.  Using usenglish.
Release 13.4 - ngc2edif O.87xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

Release 13.4 - ngc2edif O.87xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design test_ALU.ngc ...
WARNING:NetListWriters:298 - No output is written to test_ALU.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file test_ALU.edif ...
ngc2edif: Total memory usage is 104044 kilobytes

Parsing EDIF File [./planAhead_run_2/Processeur-Systeme_INFO.data/cache/test_ALU_ngc_3817ed42.edif]
Finished Parsing EDIF File [./planAhead_run_2/Processeur-Systeme_INFO.data/cache/test_ALU_ngc_3817ed42.edif]
INFO: [Netlist-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from /usr/local/insa/Xilinx.ISE/13.4/ISE_DS/PlanAhead/parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockRegion.xml
Loading clock buffers from /usr/local/insa/Xilinx.ISE/13.4/ISE_DS/PlanAhead/parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockBuffers.xml
Loading package pin functions from /usr/local/insa/Xilinx.ISE/13.4/ISE_DS/PlanAhead/parts/xilinx/spartan6/PinFunctions.xml...
Loading package from /usr/local/insa/Xilinx.ISE/13.4/ISE_DS/PlanAhead/parts/xilinx/spartan6/spartan6lx/xc6slx16/csg324/Package.xml
Loading io standards from /usr/local/insa/Xilinx.ISE/13.4/ISE_DS/PlanAhead/./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from /usr/local/insa/Xilinx.ISE/13.4/ISE_DS/PlanAhead/parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : /usr/local/insa/Xilinx.ISE/13.4/ISE_DS/PlanAhead/./parts/xilinx/spartan6/drc.xml
Parsing UCF File [/home/poncetta/Bureau/VHDL/Processeur-Systeme_INFO/test_ALU.ucf]
Finished Parsing UCF File [/home/poncetta/Bureau/VHDL/Processeur-Systeme_INFO/test_ALU.ucf]
INFO: [PlanAhead-566] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  BUFGP => BUFGP (IBUFG, BUFG): 1 instances
# read_xdl -file "/home/poncetta/Bureau/VHDL/Processeur-Systeme_INFO/test_ALU.ncd"
WARNING: fr_FR is not supported as a language.  Using usenglish.
Release 13.4 - xdl O.87xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

WARNING:XDL:213 - The resulting xdl output will not have LUT equation strings or RAM INIT strings.
Loading device for application Rf_Device from file '6slx16.nph' in environment /usr/local/insa/Xilinx.ISE/13.4/ISE_DS/ISE/.
   "test_ALU" is an NCD, version 3.2, device xc6slx16, package csg324, speed -3
Successfully converted design '/home/poncetta/Bureau/VHDL/Processeur-Systeme_INFO/test_ALU.ncd' to '/home/poncetta/Bureau/VHDL/Processeur-Systeme_INFO/test_ALU.xdl'.
INFO: [Designutils-669] Parsing Placement File : /home/poncetta/Bureau/VHDL/Processeur-Systeme_INFO/test_ALU.ncd
INFO: [Designutils-658] Finished Parsing Placement File : /home/poncetta/Bureau/VHDL/Processeur-Systeme_INFO/test_ALU.ncd
INFO: [Designutils-671] Placed 28 instances
# if {[catch {read_twx -name results_1 -file "/home/poncetta/Bureau/VHDL/Processeur-Systeme_INFO/test_ALU.twx"} eInfo]} {
#    puts "WARNING: there was a problem importing \"/home/poncetta/Bureau/VHDL/Processeur-Systeme_INFO/test_ALU.twx\": $eInfo"
# }
startgroup
startgroup
set_property loc PAD156 [get_ports CK]
set_property loc PAD156 [get_ports CK]
endgroup
endgroup
save_design
exit
stop_gui
INFO: [PlanAhead-261] Exiting PlanAhead...
INFO: [Common-83] Releasing license: PlanAhead
