PPA Report for RangeDetector_DynamicTh.v (Module: RangeDetector_DynamicTh)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 10
FF Count: 21
IO Count: 30
Cell Count: 132

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 896.06 MHz
Reg-to-Reg Critical Path Delay: 0.981 ns

POWER METRICS:
-------------
Total Power Consumption: 0.452 W
