// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module master_fix_dense1_fix_Pipeline_Dense1_Loop219 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        m_0_address0,
        m_0_ce0,
        m_0_q0,
        m_0_address1,
        m_0_ce1,
        m_0_q1,
        num_V_1024_out,
        num_V_1024_out_ap_vld,
        grp_fu_1872_p_din0,
        grp_fu_1872_p_din1,
        grp_fu_1872_p_dout0,
        grp_fu_1872_p_ce,
        grp_fu_1868_p_din0,
        grp_fu_1868_p_din1,
        grp_fu_1868_p_dout0,
        grp_fu_1868_p_ce,
        grp_fu_1896_p_din0,
        grp_fu_1896_p_din1,
        grp_fu_1896_p_dout0,
        grp_fu_1896_p_ce,
        grp_fu_1876_p_din0,
        grp_fu_1876_p_din1,
        grp_fu_1876_p_dout0,
        grp_fu_1876_p_ce,
        grp_fu_1880_p_din0,
        grp_fu_1880_p_din1,
        grp_fu_1880_p_dout0,
        grp_fu_1880_p_ce,
        grp_fu_1892_p_din0,
        grp_fu_1892_p_din1,
        grp_fu_1892_p_dout0,
        grp_fu_1892_p_ce,
        grp_fu_1884_p_din0,
        grp_fu_1884_p_din1,
        grp_fu_1884_p_dout0,
        grp_fu_1884_p_ce,
        grp_fu_1888_p_din0,
        grp_fu_1888_p_din1,
        grp_fu_1888_p_dout0,
        grp_fu_1888_p_ce,
        grp_fu_1900_p_din0,
        grp_fu_1900_p_din1,
        grp_fu_1900_p_dout0,
        grp_fu_1900_p_ce,
        grp_fu_1916_p_din0,
        grp_fu_1916_p_din1,
        grp_fu_1916_p_dout0,
        grp_fu_1916_p_ce,
        grp_fu_1904_p_din0,
        grp_fu_1904_p_din1,
        grp_fu_1904_p_dout0,
        grp_fu_1904_p_ce,
        grp_fu_1912_p_din0,
        grp_fu_1912_p_din1,
        grp_fu_1912_p_dout0,
        grp_fu_1912_p_ce,
        grp_fu_1972_p_din0,
        grp_fu_1972_p_din1,
        grp_fu_1972_p_dout0,
        grp_fu_1972_p_ce,
        grp_fu_2004_p_din0,
        grp_fu_2004_p_din1,
        grp_fu_2004_p_dout0,
        grp_fu_2004_p_ce,
        grp_fu_2008_p_din0,
        grp_fu_2008_p_din1,
        grp_fu_2008_p_dout0,
        grp_fu_2008_p_ce,
        grp_fu_2012_p_din0,
        grp_fu_2012_p_din1,
        grp_fu_2012_p_dout0,
        grp_fu_2012_p_ce
);

parameter    ap_ST_fsm_pp0_stage0 = 15'd1;
parameter    ap_ST_fsm_pp0_stage1 = 15'd2;
parameter    ap_ST_fsm_pp0_stage2 = 15'd4;
parameter    ap_ST_fsm_pp0_stage3 = 15'd8;
parameter    ap_ST_fsm_pp0_stage4 = 15'd16;
parameter    ap_ST_fsm_pp0_stage5 = 15'd32;
parameter    ap_ST_fsm_pp0_stage6 = 15'd64;
parameter    ap_ST_fsm_pp0_stage7 = 15'd128;
parameter    ap_ST_fsm_pp0_stage8 = 15'd256;
parameter    ap_ST_fsm_pp0_stage9 = 15'd512;
parameter    ap_ST_fsm_pp0_stage10 = 15'd1024;
parameter    ap_ST_fsm_pp0_stage11 = 15'd2048;
parameter    ap_ST_fsm_pp0_stage12 = 15'd4096;
parameter    ap_ST_fsm_pp0_stage13 = 15'd8192;
parameter    ap_ST_fsm_pp0_stage14 = 15'd16384;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [7:0] m_0_address0;
output   m_0_ce0;
input  [34:0] m_0_q0;
output  [7:0] m_0_address1;
output   m_0_ce1;
input  [34:0] m_0_q1;
output  [35:0] num_V_1024_out;
output   num_V_1024_out_ap_vld;
output  [17:0] grp_fu_1872_p_din0;
output  [34:0] grp_fu_1872_p_din1;
input  [52:0] grp_fu_1872_p_dout0;
output   grp_fu_1872_p_ce;
output  [19:0] grp_fu_1868_p_din0;
output  [34:0] grp_fu_1868_p_din1;
input  [53:0] grp_fu_1868_p_dout0;
output   grp_fu_1868_p_ce;
output  [19:0] grp_fu_1896_p_din0;
output  [34:0] grp_fu_1896_p_din1;
input  [54:0] grp_fu_1896_p_dout0;
output   grp_fu_1896_p_ce;
output  [18:0] grp_fu_1876_p_din0;
output  [34:0] grp_fu_1876_p_din1;
input  [53:0] grp_fu_1876_p_dout0;
output   grp_fu_1876_p_ce;
output  [18:0] grp_fu_1880_p_din0;
output  [34:0] grp_fu_1880_p_din1;
input  [53:0] grp_fu_1880_p_dout0;
output   grp_fu_1880_p_ce;
output  [17:0] grp_fu_1892_p_din0;
output  [34:0] grp_fu_1892_p_din1;
input  [52:0] grp_fu_1892_p_dout0;
output   grp_fu_1892_p_ce;
output  [18:0] grp_fu_1884_p_din0;
output  [34:0] grp_fu_1884_p_din1;
input  [53:0] grp_fu_1884_p_dout0;
output   grp_fu_1884_p_ce;
output  [18:0] grp_fu_1888_p_din0;
output  [34:0] grp_fu_1888_p_din1;
input  [53:0] grp_fu_1888_p_dout0;
output   grp_fu_1888_p_ce;
output  [17:0] grp_fu_1900_p_din0;
output  [34:0] grp_fu_1900_p_din1;
input  [52:0] grp_fu_1900_p_dout0;
output   grp_fu_1900_p_ce;
output  [18:0] grp_fu_1916_p_din0;
output  [34:0] grp_fu_1916_p_din1;
input  [53:0] grp_fu_1916_p_dout0;
output   grp_fu_1916_p_ce;
output  [19:0] grp_fu_1904_p_din0;
output  [34:0] grp_fu_1904_p_din1;
input  [54:0] grp_fu_1904_p_dout0;
output   grp_fu_1904_p_ce;
output  [19:0] grp_fu_1912_p_din0;
output  [34:0] grp_fu_1912_p_din1;
input  [54:0] grp_fu_1912_p_dout0;
output   grp_fu_1912_p_ce;
output  [18:0] grp_fu_1972_p_din0;
output  [34:0] grp_fu_1972_p_din1;
input  [53:0] grp_fu_1972_p_dout0;
output   grp_fu_1972_p_ce;
output  [18:0] grp_fu_2004_p_din0;
output  [34:0] grp_fu_2004_p_din1;
input  [53:0] grp_fu_2004_p_dout0;
output   grp_fu_2004_p_ce;
output  [18:0] grp_fu_2008_p_din0;
output  [34:0] grp_fu_2008_p_din1;
input  [53:0] grp_fu_2008_p_dout0;
output   grp_fu_2008_p_ce;
output  [18:0] grp_fu_2012_p_din0;
output  [34:0] grp_fu_2012_p_din1;
input  [53:0] grp_fu_2012_p_dout0;
output   grp_fu_2012_p_ce;

reg ap_idle;
reg[7:0] m_0_address0;
reg m_0_ce0;
reg[7:0] m_0_address1;
reg m_0_ce1;
reg num_V_1024_out_ap_vld;

(* fsm_encoding = "none" *) reg   [14:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_state5_pp0_stage4_iter0;
wire    ap_block_state20_pp0_stage4_iter1;
wire    ap_block_pp0_stage4_subdone;
reg   [0:0] icmp_ln285_reg_2128;
reg    ap_condition_exit_pp0_iter0_stage4;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_CS_fsm_pp0_stage14;
wire    ap_block_state15_pp0_stage14_iter0;
wire    ap_block_pp0_stage14_subdone;
wire   [3:0] firstDense_f_V_15_0_address0;
reg    firstDense_f_V_15_0_ce0;
wire   [17:0] firstDense_f_V_15_0_q0;
wire   [3:0] firstDense_f_V_15_1_address0;
reg    firstDense_f_V_15_1_ce0;
wire   [18:0] firstDense_f_V_15_1_q0;
wire   [3:0] firstDense_f_V_15_2_address0;
reg    firstDense_f_V_15_2_ce0;
wire   [19:0] firstDense_f_V_15_2_q0;
wire   [3:0] firstDense_f_V_15_3_address0;
reg    firstDense_f_V_15_3_ce0;
wire   [18:0] firstDense_f_V_15_3_q0;
wire   [3:0] firstDense_f_V_15_4_address0;
reg    firstDense_f_V_15_4_ce0;
wire   [18:0] firstDense_f_V_15_4_q0;
wire   [3:0] firstDense_f_V_15_5_address0;
reg    firstDense_f_V_15_5_ce0;
wire   [17:0] firstDense_f_V_15_5_q0;
wire   [3:0] firstDense_f_V_15_6_address0;
reg    firstDense_f_V_15_6_ce0;
wire   [18:0] firstDense_f_V_15_6_q0;
wire   [3:0] firstDense_f_V_15_7_address0;
reg    firstDense_f_V_15_7_ce0;
wire   [18:0] firstDense_f_V_15_7_q0;
wire   [3:0] firstDense_f_V_15_8_address0;
reg    firstDense_f_V_15_8_ce0;
wire   [17:0] firstDense_f_V_15_8_q0;
wire   [3:0] firstDense_f_V_15_9_address0;
reg    firstDense_f_V_15_9_ce0;
wire   [18:0] firstDense_f_V_15_9_q0;
wire   [3:0] firstDense_f_V_15_10_address0;
reg    firstDense_f_V_15_10_ce0;
wire   [19:0] firstDense_f_V_15_10_q0;
wire   [3:0] firstDense_f_V_15_11_address0;
reg    firstDense_f_V_15_11_ce0;
wire   [19:0] firstDense_f_V_15_11_q0;
wire   [3:0] firstDense_f_V_15_12_address0;
reg    firstDense_f_V_15_12_ce0;
wire   [18:0] firstDense_f_V_15_12_q0;
wire   [3:0] firstDense_f_V_15_13_address0;
reg    firstDense_f_V_15_13_ce0;
wire   [18:0] firstDense_f_V_15_13_q0;
wire   [3:0] firstDense_f_V_15_14_address0;
reg    firstDense_f_V_15_14_ce0;
wire   [18:0] firstDense_f_V_15_14_q0;
wire   [3:0] firstDense_f_V_15_15_address0;
reg    firstDense_f_V_15_15_ce0;
wire   [18:0] firstDense_f_V_15_15_q0;
reg   [34:0] reg_482;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state17_pp0_stage1_iter1;
wire    ap_block_pp0_stage1_11001;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state3_pp0_stage2_iter0;
wire    ap_block_state18_pp0_stage2_iter1;
wire    ap_block_pp0_stage2_11001;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state4_pp0_stage3_iter0;
wire    ap_block_state19_pp0_stage3_iter1;
wire    ap_block_pp0_stage3_11001;
wire    ap_block_pp0_stage4_11001;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_state6_pp0_stage5_iter0;
wire    ap_block_pp0_stage5_11001;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_state7_pp0_stage6_iter0;
wire    ap_block_pp0_stage6_11001;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_state8_pp0_stage7_iter0;
wire    ap_block_pp0_stage7_11001;
wire    ap_CS_fsm_pp0_stage8;
wire    ap_block_state9_pp0_stage8_iter0;
wire    ap_block_pp0_stage8_11001;
reg   [34:0] reg_486;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state16_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln285_fu_503_p2;
wire   [7:0] tmp_s_fu_535_p3;
reg   [7:0] tmp_s_reg_2132;
reg   [17:0] aux2_V_reg_2250;
reg   [18:0] aux2_V_78_reg_2255;
reg   [19:0] aux2_V_79_reg_2260;
reg   [18:0] aux2_V_80_reg_2265;
reg   [18:0] aux2_V_81_reg_2270;
reg   [17:0] aux2_V_82_reg_2275;
reg   [18:0] aux2_V_83_reg_2280;
reg   [18:0] aux2_V_84_reg_2285;
reg   [17:0] aux2_V_85_reg_2290;
reg   [18:0] aux2_V_86_reg_2295;
reg   [19:0] aux2_V_87_reg_2300;
reg   [19:0] aux2_V_88_reg_2305;
reg   [18:0] aux2_V_89_reg_2310;
reg   [18:0] aux2_V_90_reg_2315;
reg   [18:0] aux2_V_91_reg_2320;
reg   [18:0] aux2_V_92_reg_2325;
wire   [52:0] zext_ln1168_fu_624_p1;
wire  signed [52:0] sext_ln1171_fu_628_p1;
wire   [53:0] zext_ln1168_48_fu_637_p1;
wire  signed [53:0] sext_ln1171_61_fu_641_p1;
reg  signed [52:0] r_V_reg_2370;
wire   [17:0] trunc_ln727_fu_678_p1;
reg   [17:0] trunc_ln727_reg_2376;
reg  signed [53:0] r_V_262_reg_2381;
wire   [17:0] trunc_ln727_89_fu_682_p1;
reg   [17:0] trunc_ln727_89_reg_2387;
wire   [54:0] zext_ln1168_49_fu_686_p1;
wire  signed [54:0] sext_ln1171_62_fu_690_p1;
wire   [53:0] zext_ln1168_50_fu_699_p1;
wire  signed [53:0] sext_ln1171_63_fu_703_p1;
wire   [35:0] num_V_157_fu_806_p2;
reg   [35:0] num_V_157_reg_2422;
wire   [0:0] r_78_fu_812_p2;
reg   [0:0] r_78_reg_2427;
reg   [54:0] r_V_263_reg_2432;
wire   [17:0] trunc_ln727_90_fu_817_p1;
reg   [17:0] trunc_ln727_90_reg_2437;
reg  signed [53:0] r_V_264_reg_2442;
wire   [17:0] trunc_ln727_91_fu_821_p1;
reg   [17:0] trunc_ln727_91_reg_2448;
wire   [53:0] zext_ln1168_51_fu_825_p1;
wire  signed [53:0] sext_ln1171_64_fu_829_p1;
wire   [52:0] zext_ln1168_52_fu_838_p1;
wire  signed [52:0] sext_ln1171_65_fu_842_p1;
wire   [35:0] num_V_159_fu_935_p2;
reg   [35:0] num_V_159_reg_2483;
wire   [0:0] r_79_fu_941_p2;
reg   [0:0] r_79_reg_2488;
wire   [0:0] r_80_fu_946_p2;
reg   [0:0] r_80_reg_2493;
reg  signed [53:0] r_V_265_reg_2498;
wire   [17:0] trunc_ln727_92_fu_951_p1;
reg   [17:0] trunc_ln727_92_reg_2504;
reg  signed [52:0] r_V_266_reg_2509;
wire   [17:0] trunc_ln727_93_fu_955_p1;
reg   [17:0] trunc_ln727_93_reg_2515;
wire   [53:0] zext_ln1168_53_fu_959_p1;
wire  signed [53:0] sext_ln1171_66_fu_963_p1;
wire   [53:0] zext_ln1168_54_fu_972_p1;
wire  signed [53:0] sext_ln1171_67_fu_976_p1;
wire   [35:0] num_V_161_fu_1066_p2;
reg   [35:0] num_V_161_reg_2550;
wire   [0:0] r_81_fu_1072_p2;
reg   [0:0] r_81_reg_2555;
wire   [0:0] r_82_fu_1077_p2;
reg   [0:0] r_82_reg_2560;
reg  signed [53:0] r_V_267_reg_2565;
wire   [17:0] trunc_ln727_94_fu_1082_p1;
reg   [17:0] trunc_ln727_94_reg_2571;
reg  signed [53:0] r_V_268_reg_2576;
wire   [17:0] trunc_ln727_95_fu_1086_p1;
reg   [17:0] trunc_ln727_95_reg_2582;
wire   [52:0] zext_ln1168_55_fu_1090_p1;
wire  signed [52:0] sext_ln1171_68_fu_1094_p1;
wire   [53:0] zext_ln1168_56_fu_1103_p1;
wire  signed [53:0] sext_ln1171_69_fu_1107_p1;
wire   [35:0] num_V_163_fu_1200_p2;
reg   [35:0] num_V_163_reg_2617;
wire   [0:0] r_83_fu_1206_p2;
reg   [0:0] r_83_reg_2622;
wire   [0:0] r_84_fu_1211_p2;
reg   [0:0] r_84_reg_2627;
reg  signed [52:0] r_V_269_reg_2632;
wire   [17:0] trunc_ln727_96_fu_1216_p1;
reg   [17:0] trunc_ln727_96_reg_2638;
reg  signed [53:0] r_V_270_reg_2643;
wire   [17:0] trunc_ln727_97_fu_1220_p1;
reg   [17:0] trunc_ln727_97_reg_2649;
wire   [54:0] zext_ln1168_57_fu_1224_p1;
wire  signed [54:0] sext_ln1171_70_fu_1228_p1;
wire   [54:0] zext_ln1168_58_fu_1237_p1;
wire  signed [54:0] sext_ln1171_71_fu_1241_p1;
wire   [35:0] num_V_165_fu_1306_p2;
reg   [35:0] num_V_165_reg_2674;
wire   [0:0] r_85_fu_1312_p2;
reg   [0:0] r_85_reg_2679;
wire   [0:0] r_86_fu_1317_p2;
reg   [0:0] r_86_reg_2684;
reg   [54:0] r_V_271_reg_2689;
wire   [17:0] trunc_ln727_98_fu_1322_p1;
reg   [17:0] trunc_ln727_98_reg_2694;
reg   [54:0] r_V_272_reg_2699;
wire   [17:0] trunc_ln727_99_fu_1326_p1;
reg   [17:0] trunc_ln727_99_reg_2704;
wire   [53:0] zext_ln1168_59_fu_1330_p1;
wire  signed [53:0] sext_ln1171_72_fu_1334_p1;
wire   [53:0] zext_ln1168_60_fu_1343_p1;
wire  signed [53:0] sext_ln1171_73_fu_1347_p1;
wire   [35:0] num_V_167_fu_1412_p2;
reg   [35:0] num_V_167_reg_2729;
wire    ap_CS_fsm_pp0_stage9;
wire    ap_block_state10_pp0_stage9_iter0;
wire    ap_block_pp0_stage9_11001;
wire   [0:0] r_87_fu_1418_p2;
reg   [0:0] r_87_reg_2734;
wire   [0:0] r_88_fu_1423_p2;
reg   [0:0] r_88_reg_2739;
reg  signed [53:0] r_V_273_reg_2744;
wire   [17:0] trunc_ln727_100_fu_1428_p1;
reg   [17:0] trunc_ln727_100_reg_2750;
reg  signed [53:0] r_V_274_reg_2755;
wire   [17:0] trunc_ln727_101_fu_1432_p1;
reg   [17:0] trunc_ln727_101_reg_2761;
wire   [53:0] zext_ln1168_61_fu_1436_p1;
wire  signed [53:0] sext_ln1171_74_fu_1440_p1;
wire   [53:0] zext_ln1168_62_fu_1449_p1;
wire  signed [53:0] sext_ln1171_75_fu_1453_p1;
wire   [35:0] num_V_169_fu_1518_p2;
reg   [35:0] num_V_169_reg_2786;
wire    ap_CS_fsm_pp0_stage10;
wire    ap_block_state11_pp0_stage10_iter0;
wire    ap_block_pp0_stage10_11001;
wire   [0:0] r_89_fu_1524_p2;
reg   [0:0] r_89_reg_2791;
wire   [0:0] r_90_fu_1529_p2;
reg   [0:0] r_90_reg_2796;
reg  signed [53:0] r_V_275_reg_2801;
wire   [17:0] trunc_ln727_102_fu_1534_p1;
reg   [17:0] trunc_ln727_102_reg_2807;
reg  signed [53:0] r_V_276_reg_2812;
wire   [17:0] trunc_ln727_103_fu_1538_p1;
reg   [17:0] trunc_ln727_103_reg_2818;
wire   [35:0] num_V_171_fu_1598_p2;
reg   [35:0] num_V_171_reg_2823;
wire    ap_CS_fsm_pp0_stage11;
wire    ap_block_state12_pp0_stage11_iter0;
wire    ap_block_pp0_stage11_11001;
wire   [0:0] r_91_fu_1604_p2;
reg   [0:0] r_91_reg_2828;
wire   [0:0] r_92_fu_1609_p2;
reg   [0:0] r_92_reg_2833;
wire   [35:0] num_V_173_fu_1670_p2;
reg   [35:0] num_V_173_reg_2838;
wire    ap_CS_fsm_pp0_stage12;
wire    ap_block_state13_pp0_stage12_iter0;
wire    ap_block_pp0_stage12_11001;
wire   [35:0] num_V_175_fu_1732_p2;
reg   [35:0] num_V_175_reg_2843;
wire    ap_CS_fsm_pp0_stage13;
wire    ap_block_state14_pp0_stage13_iter0;
wire    ap_block_pp0_stage13_11001;
wire   [35:0] num_V_177_fu_1791_p2;
reg   [35:0] num_V_177_reg_2848;
wire    ap_block_pp0_stage14_11001;
wire   [35:0] num_V_179_fu_1850_p2;
reg   [35:0] num_V_179_reg_2853;
wire   [35:0] num_V_181_fu_1912_p2;
reg   [35:0] num_V_181_reg_2858;
wire   [35:0] num_V_183_fu_1974_p2;
reg   [35:0] num_V_183_reg_2863;
wire   [35:0] num_V_185_fu_2036_p2;
reg   [35:0] num_V_185_reg_2868;
reg    ap_enable_reg_pp0_iter0_reg;
wire   [63:0] zext_ln289_fu_543_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] tmp_74_fu_554_p3;
wire   [63:0] i_19_cast_fu_515_p1;
wire   [63:0] tmp_75_fu_573_p3;
wire    ap_block_pp0_stage1;
wire   [63:0] tmp_76_fu_587_p3;
wire   [63:0] tmp_77_fu_601_p3;
wire    ap_block_pp0_stage2;
wire   [63:0] tmp_78_fu_615_p3;
wire   [63:0] tmp_79_fu_655_p3;
wire    ap_block_pp0_stage3;
wire   [63:0] tmp_80_fu_669_p3;
wire   [63:0] tmp_81_fu_720_p3;
wire    ap_block_pp0_stage4;
wire   [63:0] tmp_82_fu_734_p3;
wire   [63:0] tmp_83_fu_856_p3;
wire    ap_block_pp0_stage5;
wire   [63:0] tmp_84_fu_870_p3;
wire   [63:0] tmp_85_fu_990_p3;
wire    ap_block_pp0_stage6;
wire   [63:0] tmp_86_fu_1004_p3;
wire   [63:0] tmp_87_fu_1121_p3;
wire    ap_block_pp0_stage7;
wire   [63:0] tmp_88_fu_1135_p3;
reg   [35:0] lhs_fu_122;
wire   [35:0] num_V_fu_2098_p2;
reg   [35:0] ap_sig_allocacmp_lhs_load_6;
wire    ap_loop_init;
reg   [3:0] i_fu_126;
reg   [3:0] ap_sig_allocacmp_i_7;
wire   [3:0] add_ln285_fu_509_p2;
wire    ap_block_pp0_stage4_01001;
wire   [7:0] or_ln289_fu_548_p2;
wire   [7:0] or_ln289_44_fu_568_p2;
wire   [7:0] or_ln289_45_fu_582_p2;
wire   [7:0] or_ln289_46_fu_596_p2;
wire   [7:0] or_ln289_47_fu_610_p2;
wire   [7:0] or_ln289_48_fu_650_p2;
wire   [7:0] or_ln289_49_fu_664_p2;
wire   [7:0] or_ln289_50_fu_715_p2;
wire   [7:0] or_ln289_51_fu_729_p2;
wire   [54:0] lhs_157_fu_743_p3;
wire  signed [54:0] sext_ln1245_fu_751_p1;
wire   [54:0] ret_V_fu_754_p2;
wire   [0:0] p_Result_s_fu_770_p3;
wire   [0:0] r_fu_785_p2;
wire   [0:0] or_ln412_fu_790_p2;
wire   [0:0] p_Result_269_fu_778_p3;
wire   [0:0] and_ln412_fu_796_p2;
wire   [35:0] num_V_156_fu_760_p4;
wire   [35:0] zext_ln415_fu_802_p1;
wire   [7:0] or_ln289_52_fu_851_p2;
wire   [7:0] or_ln289_53_fu_865_p2;
wire   [54:0] lhs_159_fu_879_p3;
wire  signed [54:0] sext_ln1245_40_fu_886_p1;
wire   [54:0] ret_V_76_fu_889_p2;
wire   [0:0] p_Result_240_fu_905_p3;
wire   [0:0] or_ln412_61_fu_920_p2;
wire   [0:0] p_Result_270_fu_913_p3;
wire   [0:0] and_ln412_62_fu_925_p2;
wire   [35:0] num_V_158_fu_895_p4;
wire   [35:0] zext_ln415_61_fu_931_p1;
wire   [7:0] or_ln289_54_fu_985_p2;
wire   [7:0] or_ln289_55_fu_999_p2;
wire   [54:0] lhs_161_fu_1013_p3;
wire   [54:0] ret_V_77_fu_1020_p2;
wire   [0:0] p_Result_242_fu_1035_p3;
wire   [0:0] or_ln412_62_fu_1051_p2;
wire   [0:0] p_Result_271_fu_1043_p3;
wire   [0:0] and_ln412_63_fu_1056_p2;
wire   [35:0] num_V_160_fu_1025_p4;
wire   [35:0] zext_ln415_62_fu_1062_p1;
wire   [7:0] or_ln289_56_fu_1116_p2;
wire   [7:0] or_ln289_57_fu_1130_p2;
wire   [54:0] lhs_163_fu_1144_p3;
wire  signed [54:0] sext_ln1245_41_fu_1151_p1;
wire   [54:0] ret_V_78_fu_1154_p2;
wire   [0:0] p_Result_244_fu_1170_p3;
wire   [0:0] or_ln412_63_fu_1185_p2;
wire   [0:0] p_Result_272_fu_1178_p3;
wire   [0:0] and_ln412_64_fu_1190_p2;
wire   [35:0] num_V_162_fu_1160_p4;
wire   [35:0] zext_ln415_63_fu_1196_p1;
wire    ap_block_pp0_stage8;
wire   [54:0] lhs_165_fu_1250_p3;
wire  signed [54:0] sext_ln1245_42_fu_1257_p1;
wire   [54:0] ret_V_79_fu_1260_p2;
wire   [0:0] p_Result_246_fu_1276_p3;
wire   [0:0] or_ln412_64_fu_1291_p2;
wire   [0:0] p_Result_273_fu_1284_p3;
wire   [0:0] and_ln412_65_fu_1296_p2;
wire   [35:0] num_V_164_fu_1266_p4;
wire   [35:0] zext_ln415_64_fu_1302_p1;
wire    ap_block_pp0_stage9;
wire   [54:0] lhs_167_fu_1356_p3;
wire  signed [54:0] sext_ln1245_43_fu_1363_p1;
wire   [54:0] ret_V_80_fu_1366_p2;
wire   [0:0] p_Result_248_fu_1382_p3;
wire   [0:0] or_ln412_65_fu_1397_p2;
wire   [0:0] p_Result_274_fu_1390_p3;
wire   [0:0] and_ln412_66_fu_1402_p2;
wire   [35:0] num_V_166_fu_1372_p4;
wire   [35:0] zext_ln415_65_fu_1408_p1;
wire    ap_block_pp0_stage10;
wire   [54:0] lhs_169_fu_1462_p3;
wire  signed [54:0] sext_ln1245_44_fu_1469_p1;
wire   [54:0] ret_V_81_fu_1472_p2;
wire   [0:0] p_Result_250_fu_1488_p3;
wire   [0:0] or_ln412_66_fu_1503_p2;
wire   [0:0] p_Result_275_fu_1496_p3;
wire   [0:0] and_ln412_67_fu_1508_p2;
wire   [35:0] num_V_168_fu_1478_p4;
wire   [35:0] zext_ln415_66_fu_1514_p1;
wire    ap_block_pp0_stage11;
wire   [54:0] lhs_171_fu_1542_p3;
wire  signed [54:0] sext_ln1245_45_fu_1549_p1;
wire   [54:0] ret_V_82_fu_1552_p2;
wire   [0:0] p_Result_252_fu_1568_p3;
wire   [0:0] or_ln412_67_fu_1583_p2;
wire   [0:0] p_Result_276_fu_1576_p3;
wire   [0:0] and_ln412_68_fu_1588_p2;
wire   [35:0] num_V_170_fu_1558_p4;
wire   [35:0] zext_ln415_67_fu_1594_p1;
wire    ap_block_pp0_stage12;
wire   [54:0] lhs_173_fu_1614_p3;
wire  signed [54:0] sext_ln1245_46_fu_1621_p1;
wire   [54:0] ret_V_83_fu_1624_p2;
wire   [0:0] p_Result_254_fu_1640_p3;
wire   [0:0] or_ln412_68_fu_1655_p2;
wire   [0:0] p_Result_277_fu_1648_p3;
wire   [0:0] and_ln412_69_fu_1660_p2;
wire   [35:0] num_V_172_fu_1630_p4;
wire   [35:0] zext_ln415_68_fu_1666_p1;
wire    ap_block_pp0_stage13;
wire   [54:0] lhs_175_fu_1676_p3;
wire  signed [54:0] sext_ln1245_47_fu_1683_p1;
wire   [54:0] ret_V_84_fu_1686_p2;
wire   [0:0] p_Result_256_fu_1702_p3;
wire   [0:0] or_ln412_69_fu_1717_p2;
wire   [0:0] p_Result_278_fu_1710_p3;
wire   [0:0] and_ln412_70_fu_1722_p2;
wire   [35:0] num_V_174_fu_1692_p4;
wire   [35:0] zext_ln415_69_fu_1728_p1;
wire    ap_block_pp0_stage14;
wire   [54:0] lhs_177_fu_1738_p3;
wire   [54:0] ret_V_85_fu_1745_p2;
wire   [0:0] p_Result_258_fu_1760_p3;
wire   [0:0] or_ln412_70_fu_1776_p2;
wire   [0:0] p_Result_279_fu_1768_p3;
wire   [0:0] and_ln412_71_fu_1781_p2;
wire   [35:0] num_V_176_fu_1750_p4;
wire   [35:0] zext_ln415_70_fu_1787_p1;
wire   [54:0] lhs_179_fu_1797_p3;
wire   [54:0] ret_V_86_fu_1804_p2;
wire   [0:0] p_Result_260_fu_1819_p3;
wire   [0:0] or_ln412_71_fu_1835_p2;
wire   [0:0] p_Result_280_fu_1827_p3;
wire   [0:0] and_ln412_72_fu_1840_p2;
wire   [35:0] num_V_178_fu_1809_p4;
wire   [35:0] zext_ln415_71_fu_1846_p1;
wire   [54:0] lhs_181_fu_1856_p3;
wire  signed [54:0] sext_ln1245_48_fu_1863_p1;
wire   [54:0] ret_V_87_fu_1866_p2;
wire   [0:0] p_Result_262_fu_1882_p3;
wire   [0:0] or_ln412_72_fu_1897_p2;
wire   [0:0] p_Result_281_fu_1890_p3;
wire   [0:0] and_ln412_73_fu_1902_p2;
wire   [35:0] num_V_180_fu_1872_p4;
wire   [35:0] zext_ln415_72_fu_1908_p1;
wire   [54:0] lhs_183_fu_1918_p3;
wire  signed [54:0] sext_ln1245_49_fu_1925_p1;
wire   [54:0] ret_V_88_fu_1928_p2;
wire   [0:0] p_Result_264_fu_1944_p3;
wire   [0:0] or_ln412_73_fu_1959_p2;
wire   [0:0] p_Result_282_fu_1952_p3;
wire   [0:0] and_ln412_74_fu_1964_p2;
wire   [35:0] num_V_182_fu_1934_p4;
wire   [35:0] zext_ln415_73_fu_1970_p1;
wire   [54:0] lhs_185_fu_1980_p3;
wire  signed [54:0] sext_ln1245_50_fu_1987_p1;
wire   [54:0] ret_V_89_fu_1990_p2;
wire   [0:0] p_Result_266_fu_2006_p3;
wire   [0:0] or_ln412_74_fu_2021_p2;
wire   [0:0] p_Result_283_fu_2014_p3;
wire   [0:0] and_ln412_75_fu_2026_p2;
wire   [35:0] num_V_184_fu_1996_p4;
wire   [35:0] zext_ln415_74_fu_2032_p1;
wire   [54:0] lhs_187_fu_2042_p3;
wire  signed [54:0] sext_ln1245_51_fu_2049_p1;
wire   [54:0] ret_V_90_fu_2052_p2;
wire   [0:0] p_Result_268_fu_2068_p3;
wire   [0:0] or_ln412_75_fu_2083_p2;
wire   [0:0] p_Result_284_fu_2076_p3;
wire   [0:0] and_ln412_76_fu_2088_p2;
wire   [35:0] num_V_186_fu_2058_p4;
wire   [35:0] zext_ln415_75_fu_2094_p1;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [14:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to1;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage2_subdone;
wire    ap_block_pp0_stage3_subdone;
wire    ap_block_pp0_stage5_subdone;
wire    ap_block_pp0_stage6_subdone;
wire    ap_block_pp0_stage7_subdone;
wire    ap_block_pp0_stage8_subdone;
wire    ap_block_pp0_stage9_subdone;
wire    ap_block_pp0_stage10_subdone;
wire    ap_block_pp0_stage11_subdone;
wire    ap_block_pp0_stage12_subdone;
wire    ap_block_pp0_stage13_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 15'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_done_reg = 1'b0;
end

master_fix_dense1_fix_Pipeline_Dense1_Loop219_firstDense_f_V_15_0 #(
    .DataWidth( 18 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_15_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_15_0_address0),
    .ce0(firstDense_f_V_15_0_ce0),
    .q0(firstDense_f_V_15_0_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop219_firstDense_f_V_15_1 #(
    .DataWidth( 19 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_15_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_15_1_address0),
    .ce0(firstDense_f_V_15_1_ce0),
    .q0(firstDense_f_V_15_1_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop219_firstDense_f_V_15_2 #(
    .DataWidth( 20 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_15_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_15_2_address0),
    .ce0(firstDense_f_V_15_2_ce0),
    .q0(firstDense_f_V_15_2_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop219_firstDense_f_V_15_3 #(
    .DataWidth( 19 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_15_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_15_3_address0),
    .ce0(firstDense_f_V_15_3_ce0),
    .q0(firstDense_f_V_15_3_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop219_firstDense_f_V_15_4 #(
    .DataWidth( 19 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_15_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_15_4_address0),
    .ce0(firstDense_f_V_15_4_ce0),
    .q0(firstDense_f_V_15_4_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop219_firstDense_f_V_15_5 #(
    .DataWidth( 18 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_15_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_15_5_address0),
    .ce0(firstDense_f_V_15_5_ce0),
    .q0(firstDense_f_V_15_5_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop219_firstDense_f_V_15_6 #(
    .DataWidth( 19 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_15_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_15_6_address0),
    .ce0(firstDense_f_V_15_6_ce0),
    .q0(firstDense_f_V_15_6_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop219_firstDense_f_V_15_7 #(
    .DataWidth( 19 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_15_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_15_7_address0),
    .ce0(firstDense_f_V_15_7_ce0),
    .q0(firstDense_f_V_15_7_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop219_firstDense_f_V_15_8 #(
    .DataWidth( 18 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_15_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_15_8_address0),
    .ce0(firstDense_f_V_15_8_ce0),
    .q0(firstDense_f_V_15_8_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop219_firstDense_f_V_15_9 #(
    .DataWidth( 19 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_15_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_15_9_address0),
    .ce0(firstDense_f_V_15_9_ce0),
    .q0(firstDense_f_V_15_9_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop219_firstDense_f_V_15_10 #(
    .DataWidth( 20 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_15_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_15_10_address0),
    .ce0(firstDense_f_V_15_10_ce0),
    .q0(firstDense_f_V_15_10_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop219_firstDense_f_V_15_11 #(
    .DataWidth( 20 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_15_11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_15_11_address0),
    .ce0(firstDense_f_V_15_11_ce0),
    .q0(firstDense_f_V_15_11_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop219_firstDense_f_V_15_12 #(
    .DataWidth( 19 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_15_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_15_12_address0),
    .ce0(firstDense_f_V_15_12_ce0),
    .q0(firstDense_f_V_15_12_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop219_firstDense_f_V_15_13 #(
    .DataWidth( 19 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_15_13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_15_13_address0),
    .ce0(firstDense_f_V_15_13_ce0),
    .q0(firstDense_f_V_15_13_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop219_firstDense_f_V_15_14 #(
    .DataWidth( 19 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_15_14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_15_14_address0),
    .ce0(firstDense_f_V_15_14_ce0),
    .q0(firstDense_f_V_15_14_q0)
);

master_fix_dense1_fix_Pipeline_Dense1_Loop219_firstDense_f_V_15_15 #(
    .DataWidth( 19 ),
    .AddressRange( 14 ),
    .AddressWidth( 4 ))
firstDense_f_V_15_15_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(firstDense_f_V_15_15_address0),
    .ce0(firstDense_f_V_15_15_ce0),
    .q0(firstDense_f_V_15_15_q0)
);

master_fix_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage4),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage4_subdone) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage4)) begin
            ap_enable_reg_pp0_iter0_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage4_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage14_subdone) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln285_fu_503_p2 == 1'd0))) begin
            i_fu_126 <= add_ln285_fu_509_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_126 <= 4'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lhs_fu_122 <= 36'd140580;
    end else if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        lhs_fu_122 <= num_V_fu_2098_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln285_reg_2128 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        aux2_V_78_reg_2255 <= firstDense_f_V_15_1_q0;
        aux2_V_79_reg_2260 <= firstDense_f_V_15_2_q0;
        aux2_V_80_reg_2265 <= firstDense_f_V_15_3_q0;
        aux2_V_81_reg_2270 <= firstDense_f_V_15_4_q0;
        aux2_V_82_reg_2275 <= firstDense_f_V_15_5_q0;
        aux2_V_83_reg_2280 <= firstDense_f_V_15_6_q0;
        aux2_V_84_reg_2285 <= firstDense_f_V_15_7_q0;
        aux2_V_85_reg_2290 <= firstDense_f_V_15_8_q0;
        aux2_V_86_reg_2295 <= firstDense_f_V_15_9_q0;
        aux2_V_87_reg_2300 <= firstDense_f_V_15_10_q0;
        aux2_V_88_reg_2305 <= firstDense_f_V_15_11_q0;
        aux2_V_89_reg_2310 <= firstDense_f_V_15_12_q0;
        aux2_V_90_reg_2315 <= firstDense_f_V_15_13_q0;
        aux2_V_91_reg_2320 <= firstDense_f_V_15_14_q0;
        aux2_V_92_reg_2325 <= firstDense_f_V_15_15_q0;
        aux2_V_reg_2250 <= firstDense_f_V_15_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln285_reg_2128 <= icmp_ln285_fu_503_p2;
        num_V_179_reg_2853 <= num_V_179_fu_1850_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln285_reg_2128 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        num_V_157_reg_2422 <= num_V_157_fu_806_p2;
        r_78_reg_2427 <= r_78_fu_812_p2;
        r_V_263_reg_2432 <= grp_fu_1896_p_dout0;
        r_V_264_reg_2442 <= grp_fu_1876_p_dout0;
        trunc_ln727_90_reg_2437 <= trunc_ln727_90_fu_817_p1;
        trunc_ln727_91_reg_2448 <= trunc_ln727_91_fu_821_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln285_reg_2128 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        num_V_159_reg_2483 <= num_V_159_fu_935_p2;
        r_79_reg_2488 <= r_79_fu_941_p2;
        r_80_reg_2493 <= r_80_fu_946_p2;
        r_V_265_reg_2498 <= grp_fu_1880_p_dout0;
        r_V_266_reg_2509 <= grp_fu_1892_p_dout0;
        trunc_ln727_92_reg_2504 <= trunc_ln727_92_fu_951_p1;
        trunc_ln727_93_reg_2515 <= trunc_ln727_93_fu_955_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln285_reg_2128 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        num_V_161_reg_2550 <= num_V_161_fu_1066_p2;
        r_81_reg_2555 <= r_81_fu_1072_p2;
        r_82_reg_2560 <= r_82_fu_1077_p2;
        r_V_267_reg_2565 <= grp_fu_1884_p_dout0;
        r_V_268_reg_2576 <= grp_fu_1888_p_dout0;
        trunc_ln727_94_reg_2571 <= trunc_ln727_94_fu_1082_p1;
        trunc_ln727_95_reg_2582 <= trunc_ln727_95_fu_1086_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln285_reg_2128 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        num_V_163_reg_2617 <= num_V_163_fu_1200_p2;
        r_83_reg_2622 <= r_83_fu_1206_p2;
        r_84_reg_2627 <= r_84_fu_1211_p2;
        r_V_269_reg_2632 <= grp_fu_1900_p_dout0;
        r_V_270_reg_2643 <= grp_fu_1916_p_dout0;
        trunc_ln727_96_reg_2638 <= trunc_ln727_96_fu_1216_p1;
        trunc_ln727_97_reg_2649 <= trunc_ln727_97_fu_1220_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln285_reg_2128 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        num_V_165_reg_2674 <= num_V_165_fu_1306_p2;
        r_85_reg_2679 <= r_85_fu_1312_p2;
        r_86_reg_2684 <= r_86_fu_1317_p2;
        r_V_271_reg_2689 <= grp_fu_1904_p_dout0;
        r_V_272_reg_2699 <= grp_fu_1912_p_dout0;
        trunc_ln727_98_reg_2694 <= trunc_ln727_98_fu_1322_p1;
        trunc_ln727_99_reg_2704 <= trunc_ln727_99_fu_1326_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln285_reg_2128 == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        num_V_167_reg_2729 <= num_V_167_fu_1412_p2;
        r_87_reg_2734 <= r_87_fu_1418_p2;
        r_88_reg_2739 <= r_88_fu_1423_p2;
        r_V_273_reg_2744 <= grp_fu_1972_p_dout0;
        r_V_274_reg_2755 <= grp_fu_2004_p_dout0;
        trunc_ln727_100_reg_2750 <= trunc_ln727_100_fu_1428_p1;
        trunc_ln727_101_reg_2761 <= trunc_ln727_101_fu_1432_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln285_reg_2128 == 1'd0) & (1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        num_V_169_reg_2786 <= num_V_169_fu_1518_p2;
        r_89_reg_2791 <= r_89_fu_1524_p2;
        r_90_reg_2796 <= r_90_fu_1529_p2;
        r_V_275_reg_2801 <= grp_fu_2008_p_dout0;
        r_V_276_reg_2812 <= grp_fu_2012_p_dout0;
        trunc_ln727_102_reg_2807 <= trunc_ln727_102_fu_1534_p1;
        trunc_ln727_103_reg_2818 <= trunc_ln727_103_fu_1538_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln285_reg_2128 == 1'd0) & (1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        num_V_171_reg_2823 <= num_V_171_fu_1598_p2;
        r_91_reg_2828 <= r_91_fu_1604_p2;
        r_92_reg_2833 <= r_92_fu_1609_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln285_reg_2128 == 1'd0) & (1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        num_V_173_reg_2838 <= num_V_173_fu_1670_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln285_reg_2128 == 1'd0) & (1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        num_V_175_reg_2843 <= num_V_175_fu_1732_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln285_reg_2128 == 1'd0) & (1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        num_V_177_reg_2848 <= num_V_177_fu_1791_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        num_V_181_reg_2858 <= num_V_181_fu_1912_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        num_V_183_reg_2863 <= num_V_183_fu_1974_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        num_V_185_reg_2868 <= num_V_185_fu_2036_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln285_reg_2128 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        r_V_262_reg_2381 <= grp_fu_1868_p_dout0;
        r_V_reg_2370 <= grp_fu_1872_p_dout0;
        trunc_ln727_89_reg_2387 <= trunc_ln727_89_fu_682_p1;
        trunc_ln727_reg_2376 <= trunc_ln727_fu_678_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln285_reg_2128 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((icmp_ln285_reg_2128 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((icmp_ln285_reg_2128 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((icmp_ln285_reg_2128 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((icmp_ln285_reg_2128 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((icmp_ln285_reg_2128 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln285_reg_2128 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((icmp_ln285_reg_2128 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_482 <= m_0_q1;
        reg_486 <= m_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln285_fu_503_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_s_reg_2132[7 : 4] <= tmp_s_fu_535_p3[7 : 4];
    end
end

always @ (*) begin
    if (((icmp_ln285_reg_2128 == 1'd1) & (1'b0 == ap_block_pp0_stage4_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        ap_condition_exit_pp0_iter0_stage4 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage4 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage4_subdone) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b0)) begin
        ap_idle_pp0_1to1 = 1'b1;
    end else begin
        ap_idle_pp0_1to1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage14_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_i_7 = 4'd0;
    end else begin
        ap_sig_allocacmp_i_7 = i_fu_126;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        ap_sig_allocacmp_lhs_load_6 = num_V_fu_2098_p2;
    end else begin
        ap_sig_allocacmp_lhs_load_6 = lhs_fu_122;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_15_0_ce0 = 1'b1;
    end else begin
        firstDense_f_V_15_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_15_10_ce0 = 1'b1;
    end else begin
        firstDense_f_V_15_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_15_11_ce0 = 1'b1;
    end else begin
        firstDense_f_V_15_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_15_12_ce0 = 1'b1;
    end else begin
        firstDense_f_V_15_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_15_13_ce0 = 1'b1;
    end else begin
        firstDense_f_V_15_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_15_14_ce0 = 1'b1;
    end else begin
        firstDense_f_V_15_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_15_15_ce0 = 1'b1;
    end else begin
        firstDense_f_V_15_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_15_1_ce0 = 1'b1;
    end else begin
        firstDense_f_V_15_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_15_2_ce0 = 1'b1;
    end else begin
        firstDense_f_V_15_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_15_3_ce0 = 1'b1;
    end else begin
        firstDense_f_V_15_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_15_4_ce0 = 1'b1;
    end else begin
        firstDense_f_V_15_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_15_5_ce0 = 1'b1;
    end else begin
        firstDense_f_V_15_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_15_6_ce0 = 1'b1;
    end else begin
        firstDense_f_V_15_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_15_7_ce0 = 1'b1;
    end else begin
        firstDense_f_V_15_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_15_8_ce0 = 1'b1;
    end else begin
        firstDense_f_V_15_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        firstDense_f_V_15_9_ce0 = 1'b1;
    end else begin
        firstDense_f_V_15_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            m_0_address0 = tmp_88_fu_1135_p3;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            m_0_address0 = tmp_86_fu_1004_p3;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            m_0_address0 = tmp_84_fu_870_p3;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            m_0_address0 = tmp_82_fu_734_p3;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            m_0_address0 = tmp_80_fu_669_p3;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            m_0_address0 = tmp_78_fu_615_p3;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            m_0_address0 = tmp_76_fu_587_p3;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            m_0_address0 = tmp_74_fu_554_p3;
        end else begin
            m_0_address0 = 'bx;
        end
    end else begin
        m_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            m_0_address1 = tmp_87_fu_1121_p3;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            m_0_address1 = tmp_85_fu_990_p3;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            m_0_address1 = tmp_83_fu_856_p3;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            m_0_address1 = tmp_81_fu_720_p3;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            m_0_address1 = tmp_79_fu_655_p3;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            m_0_address1 = tmp_77_fu_601_p3;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            m_0_address1 = tmp_75_fu_573_p3;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            m_0_address1 = zext_ln289_fu_543_p1;
        end else begin
            m_0_address1 = 'bx;
        end
    end else begin
        m_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        m_0_ce0 = 1'b1;
    end else begin
        m_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        m_0_ce1 = 1'b1;
    end else begin
        m_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln285_reg_2128 == 1'd1) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        num_V_1024_out_ap_vld = 1'b1;
    end else begin
        num_V_1024_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to1 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b1 == ap_condition_exit_pp0_iter0_stage4)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_pp0_stage8 : begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end
        end
        ap_ST_fsm_pp0_stage9 : begin
            if ((1'b0 == ap_block_pp0_stage9_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end
        end
        ap_ST_fsm_pp0_stage10 : begin
            if ((1'b0 == ap_block_pp0_stage10_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end
        end
        ap_ST_fsm_pp0_stage11 : begin
            if ((1'b0 == ap_block_pp0_stage11_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end
        end
        ap_ST_fsm_pp0_stage12 : begin
            if ((1'b0 == ap_block_pp0_stage12_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end
        end
        ap_ST_fsm_pp0_stage13 : begin
            if ((1'b0 == ap_block_pp0_stage13_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end
        end
        ap_ST_fsm_pp0_stage14 : begin
            if ((1'b0 == ap_block_pp0_stage14_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln285_fu_509_p2 = (ap_sig_allocacmp_i_7 + 4'd1);

assign and_ln412_62_fu_925_p2 = (p_Result_270_fu_913_p3 & or_ln412_61_fu_920_p2);

assign and_ln412_63_fu_1056_p2 = (p_Result_271_fu_1043_p3 & or_ln412_62_fu_1051_p2);

assign and_ln412_64_fu_1190_p2 = (p_Result_272_fu_1178_p3 & or_ln412_63_fu_1185_p2);

assign and_ln412_65_fu_1296_p2 = (p_Result_273_fu_1284_p3 & or_ln412_64_fu_1291_p2);

assign and_ln412_66_fu_1402_p2 = (p_Result_274_fu_1390_p3 & or_ln412_65_fu_1397_p2);

assign and_ln412_67_fu_1508_p2 = (p_Result_275_fu_1496_p3 & or_ln412_66_fu_1503_p2);

assign and_ln412_68_fu_1588_p2 = (p_Result_276_fu_1576_p3 & or_ln412_67_fu_1583_p2);

assign and_ln412_69_fu_1660_p2 = (p_Result_277_fu_1648_p3 & or_ln412_68_fu_1655_p2);

assign and_ln412_70_fu_1722_p2 = (p_Result_278_fu_1710_p3 & or_ln412_69_fu_1717_p2);

assign and_ln412_71_fu_1781_p2 = (p_Result_279_fu_1768_p3 & or_ln412_70_fu_1776_p2);

assign and_ln412_72_fu_1840_p2 = (p_Result_280_fu_1827_p3 & or_ln412_71_fu_1835_p2);

assign and_ln412_73_fu_1902_p2 = (p_Result_281_fu_1890_p3 & or_ln412_72_fu_1897_p2);

assign and_ln412_74_fu_1964_p2 = (p_Result_282_fu_1952_p3 & or_ln412_73_fu_1959_p2);

assign and_ln412_75_fu_2026_p2 = (p_Result_283_fu_2014_p3 & or_ln412_74_fu_2021_p2);

assign and_ln412_76_fu_2088_p2 = (p_Result_284_fu_2076_p3 & or_ln412_75_fu_2083_p2);

assign and_ln412_fu_796_p2 = (p_Result_269_fu_778_p3 & or_ln412_fu_790_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage10 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_pp0_stage11 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_pp0_stage12 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_pp0_stage13 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_pp0_stage14 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp0_stage9 = ap_CS_fsm[32'd9];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage9_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage10_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage11_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage12_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage13_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage14_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage4_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage6_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage7_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage8_iter0 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage4;

assign firstDense_f_V_15_0_address0 = i_19_cast_fu_515_p1;

assign firstDense_f_V_15_10_address0 = i_19_cast_fu_515_p1;

assign firstDense_f_V_15_11_address0 = i_19_cast_fu_515_p1;

assign firstDense_f_V_15_12_address0 = i_19_cast_fu_515_p1;

assign firstDense_f_V_15_13_address0 = i_19_cast_fu_515_p1;

assign firstDense_f_V_15_14_address0 = i_19_cast_fu_515_p1;

assign firstDense_f_V_15_15_address0 = i_19_cast_fu_515_p1;

assign firstDense_f_V_15_1_address0 = i_19_cast_fu_515_p1;

assign firstDense_f_V_15_2_address0 = i_19_cast_fu_515_p1;

assign firstDense_f_V_15_3_address0 = i_19_cast_fu_515_p1;

assign firstDense_f_V_15_4_address0 = i_19_cast_fu_515_p1;

assign firstDense_f_V_15_5_address0 = i_19_cast_fu_515_p1;

assign firstDense_f_V_15_6_address0 = i_19_cast_fu_515_p1;

assign firstDense_f_V_15_7_address0 = i_19_cast_fu_515_p1;

assign firstDense_f_V_15_8_address0 = i_19_cast_fu_515_p1;

assign firstDense_f_V_15_9_address0 = i_19_cast_fu_515_p1;

assign grp_fu_1868_p_ce = 1'b1;

assign grp_fu_1868_p_din0 = sext_ln1171_61_fu_641_p1;

assign grp_fu_1868_p_din1 = zext_ln1168_48_fu_637_p1;

assign grp_fu_1872_p_ce = 1'b1;

assign grp_fu_1872_p_din0 = sext_ln1171_fu_628_p1;

assign grp_fu_1872_p_din1 = zext_ln1168_fu_624_p1;

assign grp_fu_1876_p_ce = 1'b1;

assign grp_fu_1876_p_din0 = sext_ln1171_63_fu_703_p1;

assign grp_fu_1876_p_din1 = zext_ln1168_50_fu_699_p1;

assign grp_fu_1880_p_ce = 1'b1;

assign grp_fu_1880_p_din0 = sext_ln1171_64_fu_829_p1;

assign grp_fu_1880_p_din1 = zext_ln1168_51_fu_825_p1;

assign grp_fu_1884_p_ce = 1'b1;

assign grp_fu_1884_p_din0 = sext_ln1171_66_fu_963_p1;

assign grp_fu_1884_p_din1 = zext_ln1168_53_fu_959_p1;

assign grp_fu_1888_p_ce = 1'b1;

assign grp_fu_1888_p_din0 = sext_ln1171_67_fu_976_p1;

assign grp_fu_1888_p_din1 = zext_ln1168_54_fu_972_p1;

assign grp_fu_1892_p_ce = 1'b1;

assign grp_fu_1892_p_din0 = sext_ln1171_65_fu_842_p1;

assign grp_fu_1892_p_din1 = zext_ln1168_52_fu_838_p1;

assign grp_fu_1896_p_ce = 1'b1;

assign grp_fu_1896_p_din0 = sext_ln1171_62_fu_690_p1;

assign grp_fu_1896_p_din1 = zext_ln1168_49_fu_686_p1;

assign grp_fu_1900_p_ce = 1'b1;

assign grp_fu_1900_p_din0 = sext_ln1171_68_fu_1094_p1;

assign grp_fu_1900_p_din1 = zext_ln1168_55_fu_1090_p1;

assign grp_fu_1904_p_ce = 1'b1;

assign grp_fu_1904_p_din0 = sext_ln1171_70_fu_1228_p1;

assign grp_fu_1904_p_din1 = zext_ln1168_57_fu_1224_p1;

assign grp_fu_1912_p_ce = 1'b1;

assign grp_fu_1912_p_din0 = sext_ln1171_71_fu_1241_p1;

assign grp_fu_1912_p_din1 = zext_ln1168_58_fu_1237_p1;

assign grp_fu_1916_p_ce = 1'b1;

assign grp_fu_1916_p_din0 = sext_ln1171_69_fu_1107_p1;

assign grp_fu_1916_p_din1 = zext_ln1168_56_fu_1103_p1;

assign grp_fu_1972_p_ce = 1'b1;

assign grp_fu_1972_p_din0 = sext_ln1171_72_fu_1334_p1;

assign grp_fu_1972_p_din1 = zext_ln1168_59_fu_1330_p1;

assign grp_fu_2004_p_ce = 1'b1;

assign grp_fu_2004_p_din0 = sext_ln1171_73_fu_1347_p1;

assign grp_fu_2004_p_din1 = zext_ln1168_60_fu_1343_p1;

assign grp_fu_2008_p_ce = 1'b1;

assign grp_fu_2008_p_din0 = sext_ln1171_74_fu_1440_p1;

assign grp_fu_2008_p_din1 = zext_ln1168_61_fu_1436_p1;

assign grp_fu_2012_p_ce = 1'b1;

assign grp_fu_2012_p_din0 = sext_ln1171_75_fu_1453_p1;

assign grp_fu_2012_p_din1 = zext_ln1168_62_fu_1449_p1;

assign i_19_cast_fu_515_p1 = ap_sig_allocacmp_i_7;

assign icmp_ln285_fu_503_p2 = ((ap_sig_allocacmp_i_7 == 4'd14) ? 1'b1 : 1'b0);

assign lhs_157_fu_743_p3 = {{ap_sig_allocacmp_lhs_load_6}, {19'd0}};

assign lhs_159_fu_879_p3 = {{num_V_157_reg_2422}, {19'd0}};

assign lhs_161_fu_1013_p3 = {{num_V_159_reg_2483}, {19'd0}};

assign lhs_163_fu_1144_p3 = {{num_V_161_reg_2550}, {19'd0}};

assign lhs_165_fu_1250_p3 = {{num_V_163_reg_2617}, {19'd0}};

assign lhs_167_fu_1356_p3 = {{num_V_165_reg_2674}, {19'd0}};

assign lhs_169_fu_1462_p3 = {{num_V_167_reg_2729}, {19'd0}};

assign lhs_171_fu_1542_p3 = {{num_V_169_reg_2786}, {19'd0}};

assign lhs_173_fu_1614_p3 = {{num_V_171_reg_2823}, {19'd0}};

assign lhs_175_fu_1676_p3 = {{num_V_173_reg_2838}, {19'd0}};

assign lhs_177_fu_1738_p3 = {{num_V_175_reg_2843}, {19'd0}};

assign lhs_179_fu_1797_p3 = {{num_V_177_reg_2848}, {19'd0}};

assign lhs_181_fu_1856_p3 = {{num_V_179_reg_2853}, {19'd0}};

assign lhs_183_fu_1918_p3 = {{num_V_181_reg_2858}, {19'd0}};

assign lhs_185_fu_1980_p3 = {{num_V_183_reg_2863}, {19'd0}};

assign lhs_187_fu_2042_p3 = {{num_V_185_reg_2868}, {19'd0}};

assign num_V_1024_out = lhs_fu_122;

assign num_V_156_fu_760_p4 = {{ret_V_fu_754_p2[54:19]}};

assign num_V_157_fu_806_p2 = (num_V_156_fu_760_p4 + zext_ln415_fu_802_p1);

assign num_V_158_fu_895_p4 = {{ret_V_76_fu_889_p2[54:19]}};

assign num_V_159_fu_935_p2 = (num_V_158_fu_895_p4 + zext_ln415_61_fu_931_p1);

assign num_V_160_fu_1025_p4 = {{ret_V_77_fu_1020_p2[54:19]}};

assign num_V_161_fu_1066_p2 = (num_V_160_fu_1025_p4 + zext_ln415_62_fu_1062_p1);

assign num_V_162_fu_1160_p4 = {{ret_V_78_fu_1154_p2[54:19]}};

assign num_V_163_fu_1200_p2 = (num_V_162_fu_1160_p4 + zext_ln415_63_fu_1196_p1);

assign num_V_164_fu_1266_p4 = {{ret_V_79_fu_1260_p2[54:19]}};

assign num_V_165_fu_1306_p2 = (num_V_164_fu_1266_p4 + zext_ln415_64_fu_1302_p1);

assign num_V_166_fu_1372_p4 = {{ret_V_80_fu_1366_p2[54:19]}};

assign num_V_167_fu_1412_p2 = (num_V_166_fu_1372_p4 + zext_ln415_65_fu_1408_p1);

assign num_V_168_fu_1478_p4 = {{ret_V_81_fu_1472_p2[54:19]}};

assign num_V_169_fu_1518_p2 = (num_V_168_fu_1478_p4 + zext_ln415_66_fu_1514_p1);

assign num_V_170_fu_1558_p4 = {{ret_V_82_fu_1552_p2[54:19]}};

assign num_V_171_fu_1598_p2 = (num_V_170_fu_1558_p4 + zext_ln415_67_fu_1594_p1);

assign num_V_172_fu_1630_p4 = {{ret_V_83_fu_1624_p2[54:19]}};

assign num_V_173_fu_1670_p2 = (num_V_172_fu_1630_p4 + zext_ln415_68_fu_1666_p1);

assign num_V_174_fu_1692_p4 = {{ret_V_84_fu_1686_p2[54:19]}};

assign num_V_175_fu_1732_p2 = (num_V_174_fu_1692_p4 + zext_ln415_69_fu_1728_p1);

assign num_V_176_fu_1750_p4 = {{ret_V_85_fu_1745_p2[54:19]}};

assign num_V_177_fu_1791_p2 = (num_V_176_fu_1750_p4 + zext_ln415_70_fu_1787_p1);

assign num_V_178_fu_1809_p4 = {{ret_V_86_fu_1804_p2[54:19]}};

assign num_V_179_fu_1850_p2 = (num_V_178_fu_1809_p4 + zext_ln415_71_fu_1846_p1);

assign num_V_180_fu_1872_p4 = {{ret_V_87_fu_1866_p2[54:19]}};

assign num_V_181_fu_1912_p2 = (num_V_180_fu_1872_p4 + zext_ln415_72_fu_1908_p1);

assign num_V_182_fu_1934_p4 = {{ret_V_88_fu_1928_p2[54:19]}};

assign num_V_183_fu_1974_p2 = (num_V_182_fu_1934_p4 + zext_ln415_73_fu_1970_p1);

assign num_V_184_fu_1996_p4 = {{ret_V_89_fu_1990_p2[54:19]}};

assign num_V_185_fu_2036_p2 = (num_V_184_fu_1996_p4 + zext_ln415_74_fu_2032_p1);

assign num_V_186_fu_2058_p4 = {{ret_V_90_fu_2052_p2[54:19]}};

assign num_V_fu_2098_p2 = (num_V_186_fu_2058_p4 + zext_ln415_75_fu_2094_p1);

assign or_ln289_44_fu_568_p2 = (tmp_s_reg_2132 | 8'd2);

assign or_ln289_45_fu_582_p2 = (tmp_s_reg_2132 | 8'd3);

assign or_ln289_46_fu_596_p2 = (tmp_s_reg_2132 | 8'd4);

assign or_ln289_47_fu_610_p2 = (tmp_s_reg_2132 | 8'd5);

assign or_ln289_48_fu_650_p2 = (tmp_s_reg_2132 | 8'd6);

assign or_ln289_49_fu_664_p2 = (tmp_s_reg_2132 | 8'd7);

assign or_ln289_50_fu_715_p2 = (tmp_s_reg_2132 | 8'd8);

assign or_ln289_51_fu_729_p2 = (tmp_s_reg_2132 | 8'd9);

assign or_ln289_52_fu_851_p2 = (tmp_s_reg_2132 | 8'd10);

assign or_ln289_53_fu_865_p2 = (tmp_s_reg_2132 | 8'd11);

assign or_ln289_54_fu_985_p2 = (tmp_s_reg_2132 | 8'd12);

assign or_ln289_55_fu_999_p2 = (tmp_s_reg_2132 | 8'd13);

assign or_ln289_56_fu_1116_p2 = (tmp_s_reg_2132 | 8'd14);

assign or_ln289_57_fu_1130_p2 = (tmp_s_reg_2132 | 8'd15);

assign or_ln289_fu_548_p2 = (tmp_s_fu_535_p3 | 8'd1);

assign or_ln412_61_fu_920_p2 = (r_78_reg_2427 | p_Result_240_fu_905_p3);

assign or_ln412_62_fu_1051_p2 = (r_79_reg_2488 | p_Result_242_fu_1035_p3);

assign or_ln412_63_fu_1185_p2 = (r_80_reg_2493 | p_Result_244_fu_1170_p3);

assign or_ln412_64_fu_1291_p2 = (r_81_reg_2555 | p_Result_246_fu_1276_p3);

assign or_ln412_65_fu_1397_p2 = (r_82_reg_2560 | p_Result_248_fu_1382_p3);

assign or_ln412_66_fu_1503_p2 = (r_83_reg_2622 | p_Result_250_fu_1488_p3);

assign or_ln412_67_fu_1583_p2 = (r_84_reg_2627 | p_Result_252_fu_1568_p3);

assign or_ln412_68_fu_1655_p2 = (r_85_reg_2679 | p_Result_254_fu_1640_p3);

assign or_ln412_69_fu_1717_p2 = (r_86_reg_2684 | p_Result_256_fu_1702_p3);

assign or_ln412_70_fu_1776_p2 = (r_87_reg_2734 | p_Result_258_fu_1760_p3);

assign or_ln412_71_fu_1835_p2 = (r_88_reg_2739 | p_Result_260_fu_1819_p3);

assign or_ln412_72_fu_1897_p2 = (r_89_reg_2791 | p_Result_262_fu_1882_p3);

assign or_ln412_73_fu_1959_p2 = (r_90_reg_2796 | p_Result_264_fu_1944_p3);

assign or_ln412_74_fu_2021_p2 = (r_91_reg_2828 | p_Result_266_fu_2006_p3);

assign or_ln412_75_fu_2083_p2 = (r_92_reg_2833 | p_Result_268_fu_2068_p3);

assign or_ln412_fu_790_p2 = (r_fu_785_p2 | p_Result_s_fu_770_p3);

assign p_Result_240_fu_905_p3 = ret_V_76_fu_889_p2[32'd19];

assign p_Result_242_fu_1035_p3 = ret_V_77_fu_1020_p2[32'd19];

assign p_Result_244_fu_1170_p3 = ret_V_78_fu_1154_p2[32'd19];

assign p_Result_246_fu_1276_p3 = ret_V_79_fu_1260_p2[32'd19];

assign p_Result_248_fu_1382_p3 = ret_V_80_fu_1366_p2[32'd19];

assign p_Result_250_fu_1488_p3 = ret_V_81_fu_1472_p2[32'd19];

assign p_Result_252_fu_1568_p3 = ret_V_82_fu_1552_p2[32'd19];

assign p_Result_254_fu_1640_p3 = ret_V_83_fu_1624_p2[32'd19];

assign p_Result_256_fu_1702_p3 = ret_V_84_fu_1686_p2[32'd19];

assign p_Result_258_fu_1760_p3 = ret_V_85_fu_1745_p2[32'd19];

assign p_Result_260_fu_1819_p3 = ret_V_86_fu_1804_p2[32'd19];

assign p_Result_262_fu_1882_p3 = ret_V_87_fu_1866_p2[32'd19];

assign p_Result_264_fu_1944_p3 = ret_V_88_fu_1928_p2[32'd19];

assign p_Result_266_fu_2006_p3 = ret_V_89_fu_1990_p2[32'd19];

assign p_Result_268_fu_2068_p3 = ret_V_90_fu_2052_p2[32'd19];

assign p_Result_269_fu_778_p3 = r_V_reg_2370[32'd18];

assign p_Result_270_fu_913_p3 = r_V_262_reg_2381[32'd18];

assign p_Result_271_fu_1043_p3 = ret_V_77_fu_1020_p2[32'd18];

assign p_Result_272_fu_1178_p3 = r_V_264_reg_2442[32'd18];

assign p_Result_273_fu_1284_p3 = r_V_265_reg_2498[32'd18];

assign p_Result_274_fu_1390_p3 = r_V_266_reg_2509[32'd18];

assign p_Result_275_fu_1496_p3 = r_V_267_reg_2565[32'd18];

assign p_Result_276_fu_1576_p3 = r_V_268_reg_2576[32'd18];

assign p_Result_277_fu_1648_p3 = r_V_269_reg_2632[32'd18];

assign p_Result_278_fu_1710_p3 = r_V_270_reg_2643[32'd18];

assign p_Result_279_fu_1768_p3 = ret_V_85_fu_1745_p2[32'd18];

assign p_Result_280_fu_1827_p3 = ret_V_86_fu_1804_p2[32'd18];

assign p_Result_281_fu_1890_p3 = r_V_273_reg_2744[32'd18];

assign p_Result_282_fu_1952_p3 = r_V_274_reg_2755[32'd18];

assign p_Result_283_fu_2014_p3 = r_V_275_reg_2801[32'd18];

assign p_Result_284_fu_2076_p3 = r_V_276_reg_2812[32'd18];

assign p_Result_s_fu_770_p3 = ret_V_fu_754_p2[32'd19];

assign r_78_fu_812_p2 = ((trunc_ln727_89_reg_2387 != 18'd0) ? 1'b1 : 1'b0);

assign r_79_fu_941_p2 = ((trunc_ln727_90_reg_2437 != 18'd0) ? 1'b1 : 1'b0);

assign r_80_fu_946_p2 = ((trunc_ln727_91_reg_2448 != 18'd0) ? 1'b1 : 1'b0);

assign r_81_fu_1072_p2 = ((trunc_ln727_92_reg_2504 != 18'd0) ? 1'b1 : 1'b0);

assign r_82_fu_1077_p2 = ((trunc_ln727_93_reg_2515 != 18'd0) ? 1'b1 : 1'b0);

assign r_83_fu_1206_p2 = ((trunc_ln727_94_reg_2571 != 18'd0) ? 1'b1 : 1'b0);

assign r_84_fu_1211_p2 = ((trunc_ln727_95_reg_2582 != 18'd0) ? 1'b1 : 1'b0);

assign r_85_fu_1312_p2 = ((trunc_ln727_96_reg_2638 != 18'd0) ? 1'b1 : 1'b0);

assign r_86_fu_1317_p2 = ((trunc_ln727_97_reg_2649 != 18'd0) ? 1'b1 : 1'b0);

assign r_87_fu_1418_p2 = ((trunc_ln727_98_reg_2694 != 18'd0) ? 1'b1 : 1'b0);

assign r_88_fu_1423_p2 = ((trunc_ln727_99_reg_2704 != 18'd0) ? 1'b1 : 1'b0);

assign r_89_fu_1524_p2 = ((trunc_ln727_100_reg_2750 != 18'd0) ? 1'b1 : 1'b0);

assign r_90_fu_1529_p2 = ((trunc_ln727_101_reg_2761 != 18'd0) ? 1'b1 : 1'b0);

assign r_91_fu_1604_p2 = ((trunc_ln727_102_reg_2807 != 18'd0) ? 1'b1 : 1'b0);

assign r_92_fu_1609_p2 = ((trunc_ln727_103_reg_2818 != 18'd0) ? 1'b1 : 1'b0);

assign r_fu_785_p2 = ((trunc_ln727_reg_2376 != 18'd0) ? 1'b1 : 1'b0);

assign ret_V_76_fu_889_p2 = ($signed(lhs_159_fu_879_p3) + $signed(sext_ln1245_40_fu_886_p1));

assign ret_V_77_fu_1020_p2 = (lhs_161_fu_1013_p3 + r_V_263_reg_2432);

assign ret_V_78_fu_1154_p2 = ($signed(lhs_163_fu_1144_p3) + $signed(sext_ln1245_41_fu_1151_p1));

assign ret_V_79_fu_1260_p2 = ($signed(lhs_165_fu_1250_p3) + $signed(sext_ln1245_42_fu_1257_p1));

assign ret_V_80_fu_1366_p2 = ($signed(lhs_167_fu_1356_p3) + $signed(sext_ln1245_43_fu_1363_p1));

assign ret_V_81_fu_1472_p2 = ($signed(lhs_169_fu_1462_p3) + $signed(sext_ln1245_44_fu_1469_p1));

assign ret_V_82_fu_1552_p2 = ($signed(lhs_171_fu_1542_p3) + $signed(sext_ln1245_45_fu_1549_p1));

assign ret_V_83_fu_1624_p2 = ($signed(lhs_173_fu_1614_p3) + $signed(sext_ln1245_46_fu_1621_p1));

assign ret_V_84_fu_1686_p2 = ($signed(lhs_175_fu_1676_p3) + $signed(sext_ln1245_47_fu_1683_p1));

assign ret_V_85_fu_1745_p2 = (lhs_177_fu_1738_p3 + r_V_271_reg_2689);

assign ret_V_86_fu_1804_p2 = (lhs_179_fu_1797_p3 + r_V_272_reg_2699);

assign ret_V_87_fu_1866_p2 = ($signed(lhs_181_fu_1856_p3) + $signed(sext_ln1245_48_fu_1863_p1));

assign ret_V_88_fu_1928_p2 = ($signed(lhs_183_fu_1918_p3) + $signed(sext_ln1245_49_fu_1925_p1));

assign ret_V_89_fu_1990_p2 = ($signed(lhs_185_fu_1980_p3) + $signed(sext_ln1245_50_fu_1987_p1));

assign ret_V_90_fu_2052_p2 = ($signed(lhs_187_fu_2042_p3) + $signed(sext_ln1245_51_fu_2049_p1));

assign ret_V_fu_754_p2 = ($signed(lhs_157_fu_743_p3) + $signed(sext_ln1245_fu_751_p1));

assign sext_ln1171_61_fu_641_p1 = $signed(aux2_V_78_reg_2255);

assign sext_ln1171_62_fu_690_p1 = $signed(aux2_V_79_reg_2260);

assign sext_ln1171_63_fu_703_p1 = $signed(aux2_V_80_reg_2265);

assign sext_ln1171_64_fu_829_p1 = $signed(aux2_V_81_reg_2270);

assign sext_ln1171_65_fu_842_p1 = $signed(aux2_V_82_reg_2275);

assign sext_ln1171_66_fu_963_p1 = $signed(aux2_V_83_reg_2280);

assign sext_ln1171_67_fu_976_p1 = $signed(aux2_V_84_reg_2285);

assign sext_ln1171_68_fu_1094_p1 = $signed(aux2_V_85_reg_2290);

assign sext_ln1171_69_fu_1107_p1 = $signed(aux2_V_86_reg_2295);

assign sext_ln1171_70_fu_1228_p1 = $signed(aux2_V_87_reg_2300);

assign sext_ln1171_71_fu_1241_p1 = $signed(aux2_V_88_reg_2305);

assign sext_ln1171_72_fu_1334_p1 = $signed(aux2_V_89_reg_2310);

assign sext_ln1171_73_fu_1347_p1 = $signed(aux2_V_90_reg_2315);

assign sext_ln1171_74_fu_1440_p1 = $signed(aux2_V_91_reg_2320);

assign sext_ln1171_75_fu_1453_p1 = $signed(aux2_V_92_reg_2325);

assign sext_ln1171_fu_628_p1 = $signed(aux2_V_reg_2250);

assign sext_ln1245_40_fu_886_p1 = r_V_262_reg_2381;

assign sext_ln1245_41_fu_1151_p1 = r_V_264_reg_2442;

assign sext_ln1245_42_fu_1257_p1 = r_V_265_reg_2498;

assign sext_ln1245_43_fu_1363_p1 = r_V_266_reg_2509;

assign sext_ln1245_44_fu_1469_p1 = r_V_267_reg_2565;

assign sext_ln1245_45_fu_1549_p1 = r_V_268_reg_2576;

assign sext_ln1245_46_fu_1621_p1 = r_V_269_reg_2632;

assign sext_ln1245_47_fu_1683_p1 = r_V_270_reg_2643;

assign sext_ln1245_48_fu_1863_p1 = r_V_273_reg_2744;

assign sext_ln1245_49_fu_1925_p1 = r_V_274_reg_2755;

assign sext_ln1245_50_fu_1987_p1 = r_V_275_reg_2801;

assign sext_ln1245_51_fu_2049_p1 = r_V_276_reg_2812;

assign sext_ln1245_fu_751_p1 = r_V_reg_2370;

assign tmp_74_fu_554_p3 = {{56'd0}, {or_ln289_fu_548_p2}};

assign tmp_75_fu_573_p3 = {{56'd0}, {or_ln289_44_fu_568_p2}};

assign tmp_76_fu_587_p3 = {{56'd0}, {or_ln289_45_fu_582_p2}};

assign tmp_77_fu_601_p3 = {{56'd0}, {or_ln289_46_fu_596_p2}};

assign tmp_78_fu_615_p3 = {{56'd0}, {or_ln289_47_fu_610_p2}};

assign tmp_79_fu_655_p3 = {{56'd0}, {or_ln289_48_fu_650_p2}};

assign tmp_80_fu_669_p3 = {{56'd0}, {or_ln289_49_fu_664_p2}};

assign tmp_81_fu_720_p3 = {{56'd0}, {or_ln289_50_fu_715_p2}};

assign tmp_82_fu_734_p3 = {{56'd0}, {or_ln289_51_fu_729_p2}};

assign tmp_83_fu_856_p3 = {{56'd0}, {or_ln289_52_fu_851_p2}};

assign tmp_84_fu_870_p3 = {{56'd0}, {or_ln289_53_fu_865_p2}};

assign tmp_85_fu_990_p3 = {{56'd0}, {or_ln289_54_fu_985_p2}};

assign tmp_86_fu_1004_p3 = {{56'd0}, {or_ln289_55_fu_999_p2}};

assign tmp_87_fu_1121_p3 = {{56'd0}, {or_ln289_56_fu_1116_p2}};

assign tmp_88_fu_1135_p3 = {{56'd0}, {or_ln289_57_fu_1130_p2}};

assign tmp_s_fu_535_p3 = {{ap_sig_allocacmp_i_7}, {4'd0}};

assign trunc_ln727_100_fu_1428_p1 = grp_fu_1972_p_dout0[17:0];

assign trunc_ln727_101_fu_1432_p1 = grp_fu_2004_p_dout0[17:0];

assign trunc_ln727_102_fu_1534_p1 = grp_fu_2008_p_dout0[17:0];

assign trunc_ln727_103_fu_1538_p1 = grp_fu_2012_p_dout0[17:0];

assign trunc_ln727_89_fu_682_p1 = grp_fu_1868_p_dout0[17:0];

assign trunc_ln727_90_fu_817_p1 = grp_fu_1896_p_dout0[17:0];

assign trunc_ln727_91_fu_821_p1 = grp_fu_1876_p_dout0[17:0];

assign trunc_ln727_92_fu_951_p1 = grp_fu_1880_p_dout0[17:0];

assign trunc_ln727_93_fu_955_p1 = grp_fu_1892_p_dout0[17:0];

assign trunc_ln727_94_fu_1082_p1 = grp_fu_1884_p_dout0[17:0];

assign trunc_ln727_95_fu_1086_p1 = grp_fu_1888_p_dout0[17:0];

assign trunc_ln727_96_fu_1216_p1 = grp_fu_1900_p_dout0[17:0];

assign trunc_ln727_97_fu_1220_p1 = grp_fu_1916_p_dout0[17:0];

assign trunc_ln727_98_fu_1322_p1 = grp_fu_1904_p_dout0[17:0];

assign trunc_ln727_99_fu_1326_p1 = grp_fu_1912_p_dout0[17:0];

assign trunc_ln727_fu_678_p1 = grp_fu_1872_p_dout0[17:0];

assign zext_ln1168_48_fu_637_p1 = reg_486;

assign zext_ln1168_49_fu_686_p1 = reg_482;

assign zext_ln1168_50_fu_699_p1 = reg_486;

assign zext_ln1168_51_fu_825_p1 = reg_482;

assign zext_ln1168_52_fu_838_p1 = reg_486;

assign zext_ln1168_53_fu_959_p1 = reg_482;

assign zext_ln1168_54_fu_972_p1 = reg_486;

assign zext_ln1168_55_fu_1090_p1 = reg_482;

assign zext_ln1168_56_fu_1103_p1 = reg_486;

assign zext_ln1168_57_fu_1224_p1 = reg_482;

assign zext_ln1168_58_fu_1237_p1 = reg_486;

assign zext_ln1168_59_fu_1330_p1 = reg_482;

assign zext_ln1168_60_fu_1343_p1 = reg_486;

assign zext_ln1168_61_fu_1436_p1 = reg_482;

assign zext_ln1168_62_fu_1449_p1 = reg_486;

assign zext_ln1168_fu_624_p1 = reg_482;

assign zext_ln289_fu_543_p1 = tmp_s_fu_535_p3;

assign zext_ln415_61_fu_931_p1 = and_ln412_62_fu_925_p2;

assign zext_ln415_62_fu_1062_p1 = and_ln412_63_fu_1056_p2;

assign zext_ln415_63_fu_1196_p1 = and_ln412_64_fu_1190_p2;

assign zext_ln415_64_fu_1302_p1 = and_ln412_65_fu_1296_p2;

assign zext_ln415_65_fu_1408_p1 = and_ln412_66_fu_1402_p2;

assign zext_ln415_66_fu_1514_p1 = and_ln412_67_fu_1508_p2;

assign zext_ln415_67_fu_1594_p1 = and_ln412_68_fu_1588_p2;

assign zext_ln415_68_fu_1666_p1 = and_ln412_69_fu_1660_p2;

assign zext_ln415_69_fu_1728_p1 = and_ln412_70_fu_1722_p2;

assign zext_ln415_70_fu_1787_p1 = and_ln412_71_fu_1781_p2;

assign zext_ln415_71_fu_1846_p1 = and_ln412_72_fu_1840_p2;

assign zext_ln415_72_fu_1908_p1 = and_ln412_73_fu_1902_p2;

assign zext_ln415_73_fu_1970_p1 = and_ln412_74_fu_1964_p2;

assign zext_ln415_74_fu_2032_p1 = and_ln412_75_fu_2026_p2;

assign zext_ln415_75_fu_2094_p1 = and_ln412_76_fu_2088_p2;

assign zext_ln415_fu_802_p1 = and_ln412_fu_796_p2;

always @ (posedge ap_clk) begin
    tmp_s_reg_2132[3:0] <= 4'b0000;
end

endmodule //master_fix_dense1_fix_Pipeline_Dense1_Loop219
