// Seed: 655697251
`timescale 1ps / 1ps
module module_0;
  logic id_0;
  assign id_0 = id_0;
  assign id_0 = id_0;
  type_2(
      id_1
  );
endmodule
`define pp_0 0
`default_nettype id_1
