{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1682444018065 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682444018068 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 25 18:33:37 2023 " "Processing started: Tue Apr 25 18:33:37 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682444018068 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682444018068 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off affine_CPU_v8 -c CPU_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off affine_CPU_v8 -c CPU_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682444018068 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Area logic area reduced timing performance " "Aggressive Area optimization mode selected -- logic area will be prioritized at the potential cost of reduced timing performance" { { "Info" "IQCU_OPT_MODE_OVERRIDE" "Physical Synthesis Effort Level Normal " "Mode behavior is affected by advanced setting Physical Synthesis Effort Level (default for this mode is Normal)" {  } {  } 0 16304 "Mode behavior is affected by advanced setting %1!s! (default for this mode is %2!s!)" 0 0 "Design Software" 0 -1 1682444018852 ""}  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1682444018852 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1682444019048 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 24 " "Parallel compilation is enabled and will use 16 of the 24 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1682444019048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/v8/input_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/v8/input_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 input_controller " "Found entity 1: input_controller" {  } { { "../../rtl/v8/input_controller.sv" "" { Text "/home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/v8/input_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682444032453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682444032453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/v8/ALU.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/v8/ALU.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../../rtl/v8/ALU.sv" "" { Text "/home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/v8/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682444032458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682444032458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/v8/ALU_mult_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/v8/ALU_mult_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_mult_stage " "Found entity 1: ALU_mult_stage" {  } { { "../../rtl/v8/ALU_mult_stage.sv" "" { Text "/home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/v8/ALU_mult_stage.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682444032462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682444032462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/v8/ALU_v2.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/v8/ALU_v2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_v2 " "Found entity 1: ALU_v2" {  } { { "../../rtl/v8/ALU_v2.sv" "" { Text "/home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/v8/ALU_v2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682444032468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682444032468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/v8/clk_divider.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/v8/clk_divider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clk_divider " "Found entity 1: clk_divider" {  } { { "../../rtl/v8/clk_divider.sv" "" { Text "/home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/v8/clk_divider.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682444032475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682444032475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/v8/CPU.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/v8/CPU.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "../../rtl/v8/CPU.sv" "" { Text "/home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/v8/CPU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682444032483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682444032483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/v8/CPU_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/v8/CPU_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_top " "Found entity 1: CPU_top" {  } { { "../../rtl/v8/CPU_top.sv" "" { Text "/home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/v8/CPU_top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682444032488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682444032488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/v8/datatypes.sv 1 0 " "Found 1 design units, including 0 entities, in source file /home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/v8/datatypes.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datatypes (SystemVerilog) " "Found design unit 1: datatypes (SystemVerilog)" {  } { { "../../rtl/v8/datatypes.sv" "" { Text "/home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/v8/datatypes.sv" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682444032496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682444032496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/v8/dual_port_SRAM.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/v8/dual_port_SRAM.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dual_port_SRAM " "Found entity 1: dual_port_SRAM" {  } { { "../../rtl/v8/dual_port_SRAM.sv" "" { Text "/home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/v8/dual_port_SRAM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682444032503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682444032503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/v8/instruction_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/v8/instruction_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_decoder " "Found entity 1: instruction_decoder" {  } { { "../../rtl/v8/instruction_decoder.sv" "" { Text "/home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/v8/instruction_decoder.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682444032510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682444032510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/v8/mux_21.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/v8/mux_21.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_21 " "Found entity 1: mux_21" {  } { { "../../rtl/v8/mux_21.sv" "" { Text "/home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/v8/mux_21.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682444032515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682444032515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/v8/opcodes.sv 0 0 " "Found 0 design units, including 0 entities, in source file /home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/v8/opcodes.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682444032519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/v8/program_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/v8/program_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "../../rtl/v8/program_counter.sv" "" { Text "/home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/v8/program_counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682444032522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682444032522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/v8/program_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/v8/program_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 program_memory " "Found entity 1: program_memory" {  } { { "../../rtl/v8/program_memory.sv" "" { Text "/home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/v8/program_memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682444032525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682444032525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/v8/register_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/v8/register_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "../../rtl/v8/register_file.sv" "" { Text "/home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/v8/register_file.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682444032529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682444032529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/v8/sfixed_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/v8/sfixed_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sfixed_adder " "Found entity 1: sfixed_adder" {  } { { "../../rtl/v8/sfixed_adder.sv" "" { Text "/home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/v8/sfixed_adder.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682444032533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682444032533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/v8/sfixed_mult.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/v8/sfixed_mult.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sfixed_mult " "Found entity 1: sfixed_mult" {  } { { "../../rtl/v8/sfixed_mult.sv" "" { Text "/home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/v8/sfixed_mult.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682444032537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682444032537 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "f_move CPU.sv(99) " "Verilog HDL Implicit Net warning at CPU.sv(99): created implicit net for \"f_move\"" {  } { { "../../rtl/v8/CPU.sv" "" { Text "/home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/v8/CPU.sv" 99 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682444032538 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "f_clr CPU.sv(102) " "Verilog HDL Implicit Net warning at CPU.sv(102): created implicit net for \"f_clr\"" {  } { { "../../rtl/v8/CPU.sv" "" { Text "/home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/v8/CPU.sv" 102 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682444032538 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sw CPU.sv(144) " "Verilog HDL Implicit Net warning at CPU.sv(144): created implicit net for \"sw\"" {  } { { "../../rtl/v8/CPU.sv" "" { Text "/home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/v8/CPU.sv" 144 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682444032538 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU_top " "Elaborating entity \"CPU_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1682444032786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_divider clk_divider:cd0 " "Elaborating entity \"clk_divider\" for hierarchy \"clk_divider:cd0\"" {  } { { "../../rtl/v8/CPU_top.sv" "cd0" { Text "/home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/v8/CPU_top.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682444032790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU CPU:cpu0 " "Elaborating entity \"CPU\" for hierarchy \"CPU:cpu0\"" {  } { { "../../rtl/v8/CPU_top.sv" "cpu0" { Text "/home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/v8/CPU_top.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682444032793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "input_controller CPU:cpu0\|input_controller:i0 " "Elaborating entity \"input_controller\" for hierarchy \"CPU:cpu0\|input_controller:i0\"" {  } { { "../../rtl/v8/CPU.sv" "i0" { Text "/home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/v8/CPU.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682444032818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_21 CPU:cpu0\|input_controller:i0\|mux_21:PC_en_mux " "Elaborating entity \"mux_21\" for hierarchy \"CPU:cpu0\|input_controller:i0\|mux_21:PC_en_mux\"" {  } { { "../../rtl/v8/input_controller.sv" "PC_en_mux" { Text "/home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/v8/input_controller.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682444032823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_counter CPU:cpu0\|program_counter:pc " "Elaborating entity \"program_counter\" for hierarchy \"CPU:cpu0\|program_counter:pc\"" {  } { { "../../rtl/v8/CPU.sv" "pc" { Text "/home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/v8/CPU.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682444032826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_memory CPU:cpu0\|program_memory:pm " "Elaborating entity \"program_memory\" for hierarchy \"CPU:cpu0\|program_memory:pm\"" {  } { { "../../rtl/v8/CPU.sv" "pm" { Text "/home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/v8/CPU.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682444032829 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "prog_mem.data_a 0 program_memory.sv(9) " "Net \"prog_mem.data_a\" at program_memory.sv(9) has no driver or initial value, using a default initial value '0'" {  } { { "../../rtl/v8/program_memory.sv" "" { Text "/home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/v8/program_memory.sv" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1682444032830 "|CPU_top|CPU:cpu0|program_memory:pm"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "prog_mem.waddr_a 0 program_memory.sv(9) " "Net \"prog_mem.waddr_a\" at program_memory.sv(9) has no driver or initial value, using a default initial value '0'" {  } { { "../../rtl/v8/program_memory.sv" "" { Text "/home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/v8/program_memory.sv" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1682444032831 "|CPU_top|CPU:cpu0|program_memory:pm"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "prog_mem.we_a 0 program_memory.sv(9) " "Net \"prog_mem.we_a\" at program_memory.sv(9) has no driver or initial value, using a default initial value '0'" {  } { { "../../rtl/v8/program_memory.sv" "" { Text "/home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/v8/program_memory.sv" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1682444032831 "|CPU_top|CPU:cpu0|program_memory:pm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file CPU:cpu0\|register_file:rf " "Elaborating entity \"register_file\" for hierarchy \"CPU:cpu0\|register_file:rf\"" {  } { { "../../rtl/v8/CPU.sv" "rf" { Text "/home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/v8/CPU.sv" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682444032832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dual_port_SRAM CPU:cpu0\|register_file:rf\|dual_port_SRAM:sr0 " "Elaborating entity \"dual_port_SRAM\" for hierarchy \"CPU:cpu0\|register_file:rf\|dual_port_SRAM:sr0\"" {  } { { "../../rtl/v8/register_file.sv" "sr0" { Text "/home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/v8/register_file.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682444032834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_decoder CPU:cpu0\|instruction_decoder:id " "Elaborating entity \"instruction_decoder\" for hierarchy \"CPU:cpu0\|instruction_decoder:id\"" {  } { { "../../rtl/v8/CPU.sv" "id" { Text "/home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/v8/CPU.sv" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682444032837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_v2 CPU:cpu0\|ALU_v2:alu " "Elaborating entity \"ALU_v2\" for hierarchy \"CPU:cpu0\|ALU_v2:alu\"" {  } { { "../../rtl/v8/CPU.sv" "alu" { Text "/home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/v8/CPU.sv" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682444032839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_mult_stage CPU:cpu0\|ALU_v2:alu\|ALU_mult_stage:am1 " "Elaborating entity \"ALU_mult_stage\" for hierarchy \"CPU:cpu0\|ALU_v2:alu\|ALU_mult_stage:am1\"" {  } { { "../../rtl/v8/ALU_v2.sv" "am1" { Text "/home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/v8/ALU_v2.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682444032841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sfixed_mult CPU:cpu0\|ALU_v2:alu\|ALU_mult_stage:am1\|sfixed_mult:m0 " "Elaborating entity \"sfixed_mult\" for hierarchy \"CPU:cpu0\|ALU_v2:alu\|ALU_mult_stage:am1\|sfixed_mult:m0\"" {  } { { "../../rtl/v8/ALU_mult_stage.sv" "m0" { Text "/home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/v8/ALU_mult_stage.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682444032847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sfixed_adder CPU:cpu0\|ALU_v2:alu\|sfixed_adder:a0 " "Elaborating entity \"sfixed_adder\" for hierarchy \"CPU:cpu0\|ALU_v2:alu\|sfixed_adder:a0\"" {  } { { "../../rtl/v8/ALU_v2.sv" "a0" { Text "/home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/v8/ALU_v2.sv" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682444032850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_21 CPU:cpu0\|mux_21:mov_mux " "Elaborating entity \"mux_21\" for hierarchy \"CPU:cpu0\|mux_21:mov_mux\"" {  } { { "../../rtl/v8/CPU.sv" "mov_mux" { Text "/home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/v8/CPU.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682444032853 ""}
{ "Info" "ISGN_QIC_SYNTHESIS_TOP_ONE" "" "1 design partition requires Analysis and Synthesis" { { "Info" "ISGN_QIC_SYNTHESIS_REASON_SOURCE" "Top " "Partition \"Top\" requires synthesis because its netlist type is Source File" {  } {  } 0 12210 "Partition \"%1!s!\" requires synthesis because its netlist type is Source File" 0 0 "Design Software" 0 -1 1682444032974 ""}  } {  } 0 12205 "1 design partition requires Analysis and Synthesis" 0 0 "Analysis & Synthesis" 0 -1 1682444032974 ""}
{ "Info" "ISGN_QIC_NO_SYNTHESIS_TOP_ONE" "" "1 design partition does not require synthesis" { { "Info" "ISGN_QIC_NO_SYNTHESIS_NO_CHANGE" "ALU_mult_stage:am1 " "Partition \"ALU_mult_stage:am1\" does not require synthesis because there were no relevant design changes" {  } {  } 0 12229 "Partition \"%1!s!\" does not require synthesis because there were no relevant design changes" 0 0 "Design Software" 0 -1 1682444032974 ""}  } {  } 0 12207 "1 design partition does not require synthesis" 0 0 "Analysis & Synthesis" 0 -1 1682444032974 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "CPU:cpu0\|ALU_v2:alu\|op_e_reg\[1\] data_in GND " "Reduced register \"CPU:cpu0\|ALU_v2:alu\|op_e_reg\[1\]\" with stuck data_in port to stuck value GND" {  } { { "../../rtl/v8/ALU_v2.sv" "" { Text "/home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/rtl/v8/ALU_v2.sv" 37 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1682444033504 "|CPU_top|CPU:cpu0|ALU_v2:alu|op_e_reg[1]"}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "CPU:cpu0\|register_file:rf\|dual_port_SRAM:sr0\|gpr_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"CPU:cpu0\|register_file:rf\|dual_port_SRAM:sr0\|gpr_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682444033537 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682444033537 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 2 " "Parameter WIDTHAD_A set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682444033537 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 3 " "Parameter NUMWORDS_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682444033537 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682444033537 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 2 " "Parameter WIDTHAD_B set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682444033537 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 3 " "Parameter NUMWORDS_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682444033537 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682444033537 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682444033537 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682444033537 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682444033537 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682444033537 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682444033537 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682444033537 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/CPU_top.ram0_dual_port_SRAM_439b62d0.hdl.mif " "Parameter INIT_FILE set to db/CPU_top.ram0_dual_port_SRAM_439b62d0.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682444033537 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682444033537 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1682444033537 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "CPU:cpu0\|register_file:rf\|dual_port_SRAM:sr0\|gpr_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"CPU:cpu0\|register_file:rf\|dual_port_SRAM:sr0\|gpr_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682444033537 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682444033537 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 2 " "Parameter WIDTHAD_A set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682444033537 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 3 " "Parameter NUMWORDS_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682444033537 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682444033537 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 2 " "Parameter WIDTHAD_B set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682444033537 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 3 " "Parameter NUMWORDS_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682444033537 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682444033537 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682444033537 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682444033537 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682444033537 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682444033537 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682444033537 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682444033537 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/CPU_top.ram0_dual_port_SRAM_439b62d0.hdl.mif " "Parameter INIT_FILE set to db/CPU_top.ram0_dual_port_SRAM_439b62d0.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682444033537 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682444033537 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1682444033537 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1682444033537 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU:cpu0\|register_file:rf\|dual_port_SRAM:sr0\|altsyncram:gpr_rtl_0 " "Elaborated megafunction instantiation \"CPU:cpu0\|register_file:rf\|dual_port_SRAM:sr0\|altsyncram:gpr_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682444033628 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU:cpu0\|register_file:rf\|dual_port_SRAM:sr0\|altsyncram:gpr_rtl_0 " "Instantiated megafunction \"CPU:cpu0\|register_file:rf\|dual_port_SRAM:sr0\|altsyncram:gpr_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682444033628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682444033628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 2 " "Parameter \"WIDTHAD_A\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682444033628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 3 " "Parameter \"NUMWORDS_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682444033628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682444033628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 2 " "Parameter \"WIDTHAD_B\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682444033628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 3 " "Parameter \"NUMWORDS_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682444033628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682444033628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682444033628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682444033628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682444033628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682444033628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682444033628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682444033628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/CPU_top.ram0_dual_port_SRAM_439b62d0.hdl.mif " "Parameter \"INIT_FILE\" = \"db/CPU_top.ram0_dual_port_SRAM_439b62d0.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682444033628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682444033628 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682444033628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_37s1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_37s1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_37s1 " "Found entity 1: altsyncram_37s1" {  } { { "db/altsyncram_37s1.tdf" "" { Text "/home/jf3g19/mydocuments/coursework/ELEC6234/a_fine_CPU/synthesis/v8/db/altsyncram_37s1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682444033678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682444033678 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU:cpu0\|register_file:rf\|dual_port_SRAM:sr0\|altsyncram:gpr_rtl_1 " "Elaborated megafunction instantiation \"CPU:cpu0\|register_file:rf\|dual_port_SRAM:sr0\|altsyncram:gpr_rtl_1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682444033690 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU:cpu0\|register_file:rf\|dual_port_SRAM:sr0\|altsyncram:gpr_rtl_1 " "Instantiated megafunction \"CPU:cpu0\|register_file:rf\|dual_port_SRAM:sr0\|altsyncram:gpr_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682444033690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682444033690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 2 " "Parameter \"WIDTHAD_A\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682444033690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 3 " "Parameter \"NUMWORDS_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682444033690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682444033690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 2 " "Parameter \"WIDTHAD_B\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682444033690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 3 " "Parameter \"NUMWORDS_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682444033690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682444033690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682444033690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682444033690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682444033690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682444033690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682444033690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682444033690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/CPU_top.ram0_dual_port_SRAM_439b62d0.hdl.mif " "Parameter \"INIT_FILE\" = \"db/CPU_top.ram0_dual_port_SRAM_439b62d0.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682444033690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682444033690 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682444033690 ""}
{ "Info" "IBAL_PROCESSED_MAX_DSP_BLOCKS_ASSIGNMENT" "1 partition Top " "Limiting DSP block usage to 1 DSP block(s) for the partition Top" {  } {  } 0 270000 "Limiting DSP block usage to %1!d! DSP block(s) for the %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682444033736 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1682444033821 ""}
{ "Info" "IQSYN_SYNTHESIZE_TOP_PARTITION" "" "Starting Logic Optimization and Technology Mapping for Top Partition" {  } {  } 0 281020 "Starting Logic Optimization and Technology Mapping for Top Partition" 0 0 "Analysis & Synthesis" 0 -1 1682444033830 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682444033951 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "107 " "Implemented 107 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1682444034193 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1682444034193 ""} { "Info" "ICUT_CUT_TM_LCELLS" "71 " "Implemented 71 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1682444034193 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1682444034193 ""} { "Info" "ICUT_CUT_TM_BLACKBOX" "1 " "Implemented 1 partitions" {  } {  } 0 21071 "Implemented %1!d! partitions" 0 0 "Design Software" 0 -1 1682444034193 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1682444034193 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1232 " "Peak virtual memory: 1232 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682444034367 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 25 18:33:54 2023 " "Processing ended: Tue Apr 25 18:33:54 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682444034367 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682444034367 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682444034367 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1682444034367 ""}
