date_time,file,committer_name
Fri Apr 16 20:10:38 2021,core-v-mcu-config.h,Greg Martin
Fri Apr 16 20:10:38 2021,Makefile,Greg Martin
Fri Apr 16 20:10:38 2021,Nexys-A7-100T-Master.xdc,Greg Martin
Fri Apr 16 20:10:38 2021,core-v-mcu-pin-assigment.xdc,Greg Martin
Fri Apr 16 20:10:38 2021,xilinx_core_v_mcu.v,Greg Martin
Fri Apr 16 20:10:38 2021,install-core-v-mcu,Greg Martin
Fri Apr 16 20:10:38 2021,ioscript.py,Greg Martin
Fri Apr 16 20:10:38 2021,perdef.json,Greg Martin
Fri Apr 16 20:10:38 2021,pin-table.csv,Greg Martin
Fri Apr 16 20:10:38 2021,gpiov2.sv,Greg Martin
Fri Apr 16 20:10:38 2021,src_files.yml,Greg Martin
Fri Apr 16 20:10:38 2021,apb_soc_ctrl.sv,Greg Martin
Fri Apr 16 20:10:38 2021,A2_fifo.sv,Greg Martin
Fri Apr 16 20:10:38 2021,A2_fifo_ctl.sv,Greg Martin
Fri Apr 16 20:10:38 2021,A2_fifo_ram.sv,Greg Martin
Fri Apr 16 20:10:38 2021,README.md,Greg Martin
Fri Apr 16 20:10:38 2021,apb_efpga_hwce.sv,Greg Martin
Fri Apr 16 20:10:38 2021,dc_accelerator_fsm.sv,Greg Martin
Fri Apr 16 20:10:38 2021,efpga_sel_clk_dc_fifo.sv,Greg Martin
Fri Apr 16 20:10:38 2021,efpga_subsystem.sv,Greg Martin
Fri Apr 16 20:10:38 2021,tcdm_interface.sv,Greg Martin
Fri Apr 16 20:10:38 2021,periph_bus_wrap.sv,Greg Martin
Fri Apr 16 20:10:38 2021,soc_interconnect_wrap.sv,Greg Martin
Fri Apr 16 20:10:38 2021,soc_peripherals.sv,Greg Martin
Fri Apr 16 20:10:38 2021,src_files.yml,Greg Martin
Fri Apr 16 20:10:38 2021,#soc_domain.sv#,Greg Martin
Fri Apr 16 20:10:38 2021,core_v_mcu.sv,Greg Martin
Fri Apr 16 20:10:38 2021,pad_control.sv,Greg Martin
Fri Apr 16 20:10:38 2021,pad_frame.sv,Greg Martin
Fri Apr 16 20:10:38 2021,safe_domain.sv,Greg Martin
Fri Apr 16 20:10:38 2021,soc_domain.sv,Greg Martin
Fri Apr 16 20:10:38 2021,QL_eFPGA_ArcticPro2_32X32_GF_22_QL_eFPGA_Design.v,Greg Martin
Fri Apr 16 20:10:38 2021,a2_math_unit.sv,Greg Martin
Fri Apr 16 20:10:38 2021,eFPGA_wrapper.sv,Greg Martin
Fri Apr 16 20:10:38 2021,efpga.core,Greg Martin
Fri Apr 16 20:10:38 2021,math_block_connection.vh,Greg Martin
Fri Apr 16 20:10:38 2021,math_block_signal_declaration.vh,Greg Martin
Fri Apr 16 20:10:38 2021,SPI_slave.sv,Greg Martin
Fri Apr 16 20:10:38 2021,baud_generator.v,Greg Martin
Fri Apr 16 20:10:38 2021,fcb.sv,Greg Martin
Fri Apr 16 20:10:38 2021,fcbaps.sv,Greg Martin
Fri Apr 16 20:10:38 2021,fcbclp.sv,Greg Martin
Fri Apr 16 20:10:38 2021,fcbfsr.sv,Greg Martin
Fri Apr 16 20:10:38 2021,fcbmic.sv,Greg Martin
Fri Apr 16 20:10:38 2021,fcbpif.sv,Greg Martin
Fri Apr 16 20:10:38 2021,fcbpmu.sv,Greg Martin
Fri Apr 16 20:10:38 2021,fcbrfu.sv,Greg Martin
Fri Apr 16 20:10:38 2021,fcbrfuwff.sv,Greg Martin
Fri Apr 16 20:10:38 2021,fcbrwf.sv,Greg Martin
Fri Apr 16 20:10:38 2021,fcbsmc.sv,Greg Martin
Fri Apr 16 20:10:38 2021,fcbssc.sv,Greg Martin
Fri Apr 16 20:10:38 2021,qf_aff2.sv,Greg Martin
Fri Apr 16 20:10:38 2021,qf_dff.sv,Greg Martin
Fri Apr 16 20:10:38 2021,qf_rfm.sv,Greg Martin
Fri Apr 16 20:10:38 2021,qf_rfm_f.sv,Greg Martin
Fri Apr 16 20:10:38 2021,qf_rhw.sv,Greg Martin
Fri Apr 16 20:10:38 2021,qf_rw.sv,Greg Martin
Fri Apr 16 20:10:38 2021,qf_rwhwsc.sv,Greg Martin
Fri Apr 16 20:10:38 2021,qf_sff.sv,Greg Martin
Fri Apr 16 20:10:38 2021,ql_generic_gates.sv,Greg Martin
Fri Apr 16 20:10:38 2021,registers.v,Greg Martin
Fri Apr 16 20:10:38 2021,serializer_deserializer.v,Greg Martin
Fri Apr 16 20:10:38 2021,spi_master_top.v,Greg Martin
Fri Apr 16 20:10:38 2021,#DW02_mac.sv#,Greg Martin
Fri Apr 16 20:10:38 2021,DW02_mac.sv,Greg Martin
Fri Apr 16 20:10:38 2021,mac_16bit.v,Greg Martin
Fri Apr 16 20:10:38 2021,mac_32bit.v,Greg Martin
Fri Apr 16 20:10:38 2021,mac_4bit.v,Greg Martin
Fri Apr 16 20:10:38 2021,mac_8bit.v,Greg Martin
Fri Apr 16 20:10:38 2021,mac_array.v,Greg Martin
Fri Apr 16 20:10:38 2021,math_block.v,Greg Martin
Fri Apr 16 20:10:38 2021,sram512x64.v,Greg Martin
Fri Apr 16 20:10:38 2021,tpram_wrap.v,Greg Martin
Fri Apr 16 20:10:38 2021,src_files.yml,Greg Martin
Fri Apr 16 20:10:38 2021,top.sv,Greg Martin
Fri Apr 16 20:10:38 2021,periph_bus_defines.sv,Greg Martin
Fri Apr 16 20:10:38 2021,pulp_peripheral_defines.svh,Greg Martin
Fri Apr 16 20:10:38 2021,soc_mem_map.svh,Greg Martin
Fri Apr 16 20:10:38 2021,format-verible,Greg Martin
Wed May  5 13:21:09 2021,.gitignore,Greg Martin
Wed May  5 13:21:09 2021,core-v-mcu-config.h,Greg Martin
Wed May  5 13:21:09 2021,Makefile,Greg Martin
Wed May  5 13:21:09 2021,apb_gpio_reg_defs.md,Greg Martin
Wed May  5 13:21:09 2021,apb_interrupt_cntrl_reg_defs.md,Greg Martin
Wed May  5 13:21:09 2021,apb_soc_ctrl_reg_defs.md,Greg Martin
Wed May  5 13:21:09 2021,apb_timer_unit_reg_defs.md,Greg Martin
Wed May  5 13:21:09 2021,efpga_template_reg_defs.md,Greg Martin
Wed May  5 13:21:09 2021,pin-table.md,Greg Martin
Wed May  5 13:21:09 2021,udma_camera_reg_defs.md,Greg Martin
Wed May  5 13:21:09 2021,udma_ctrl_reg_defs.md,Greg Martin
Wed May  5 13:21:09 2021,udma_i2cm_reg_defs.md,Greg Martin
Wed May  5 13:21:09 2021,udma_qspi_reg_defs.md,Greg Martin
Wed May  5 13:21:09 2021,udma_sdio_reg_defs.md,Greg Martin
Wed May  5 13:21:09 2021,udma_uart_reg_defs.md,Greg Martin
Wed May  5 13:21:09 2021,index.rst,Greg Martin
Wed May  5 13:21:09 2021,make.mak,Greg Martin
Wed May  5 13:21:09 2021,fc_subsystem.sv,Greg Martin
Wed May  5 13:21:09 2021,udma_subsystem.sv,Greg Martin
Wed May  5 13:21:09 2021,efpga_template_reg_defs.csv,Greg Martin
Wed May  5 13:21:09 2021,pulp_peripheral_defines.svh,Greg Martin
Wed May  5 13:21:09 2021,udma_camera_reg_defs.csv,Greg Martin
Wed May  5 13:21:09 2021,udma_qspi_reg_defs.csv,Greg Martin
Wed May  5 13:21:09 2021,udma_spim_reg_if.sv,Greg Martin
Wed May  5 13:21:09 2021,udma_spim_top.sv,Greg Martin
Wed May  5 13:21:09 2021,udma_spim_txrx.sv,Greg Martin
Wed May  5 13:21:09 2021,udma_sdio_reg_defs.csv,Greg Martin
Wed May  5 13:21:09 2021,ioscript.py,Greg Martin
Fri May  7  5:01:44 2021,.gitignore,Greg Martin
Fri May  7  5:01:44 2021,Makefile,Greg Martin
Fri May  7  5:01:44 2021,efpga_template_reg_defs.md,Greg Martin
Fri May  7  5:01:44 2021,overview.md,Greg Martin
Fri May  7  5:01:44 2021,openocd-nexys-hs2.cfg,Greg Martin
Fri May  7  5:01:44 2021,openocd-nexys-olimex.cfg,Greg Martin
Fri May  7  5:01:44 2021,download_bitstream.tcl,Greg Martin
Fri May  7  5:01:44 2021,run.tcl,Greg Martin
Fri May  7  5:01:44 2021,install-core-v-mcu,Greg Martin
Fri May  7  5:01:44 2021,make.mak,Greg Martin
Fri May  7  5:01:44 2021,perdef.json,Greg Martin
Fri May  7  5:01:44 2021,A2_design.sv,Greg Martin
Fri May  7  5:01:44 2021,a2_math_unit.sv,Greg Martin
Fri May  7  5:01:44 2021,efpga_template_reg_defs.csv,Greg Martin
Fri May  7  5:01:44 2021,eFPGA_wrapper.sv,Greg Martin
Fri May  7  5:01:44 2021,efpga.core,Greg Martin
Fri May  7  5:01:44 2021,mac_16bit.v,Greg Martin
Fri May  7  5:01:44 2021,mac_32bit.v,Greg Martin
Fri May  7  5:01:44 2021,mac_4bit.v,Greg Martin
Fri May  7  5:01:44 2021,mac_8bit.v,Greg Martin
Fri May  7  5:01:44 2021,math_block.v,Greg Martin
Fri May  7  5:01:44 2021,src_files.yml,Greg Martin
Fri May  7  5:01:44 2021,top.sv,Greg Martin
Fri May  7  5:01:44 2021,top1_wrapper.sv,Greg Martin
Fri May  7  5:01:44 2021,Makefile,Greg Martin
Fri May  7  5:01:44 2021,ioscript.py,Greg Martin
