   1              	 .syntax unified
   2              	 .cpu cortex-m4
   3              	 .eabi_attribute 27,3
   4              	 .fpu fpv4-sp-d16
   5              	 .eabi_attribute 20,1
   6              	 .eabi_attribute 21,1
   7              	 .eabi_attribute 23,3
   8              	 .eabi_attribute 24,1
   9              	 .eabi_attribute 25,1
  10              	 .eabi_attribute 26,1
  11              	 .eabi_attribute 30,6
  12              	 .eabi_attribute 34,1
  13              	 .eabi_attribute 18,4
  14              	 .thumb
  15              	 .file "systimer.c"
  16              	 .text
  17              	.Ltext0:
  18              	 .cfi_sections .debug_frame
  19              	 .section .text.NVIC_GetPriorityGrouping,"ax",%progbits
  20              	 .align 2
  21              	 .thumb
  22              	 .thumb_func
  24              	NVIC_GetPriorityGrouping:
  25              	.LFB107:
  26              	 .file 1 "C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include/core_cm4.h"
   1:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**************************************************************************//**
   2:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  * @file     core_cm4.h
   3:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  * @version  V4.30
   5:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  * @date     20. October 2015
   6:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  ******************************************************************************/
   7:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* Copyright (c) 2009 - 2015 ARM LIMITED
   8:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
   9:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****    All rights reserved.
  10:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****    Redistribution and use in source and binary forms, with or without
  11:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****    modification, are permitted provided that the following conditions are met:
  12:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****    - Redistributions of source code must retain the above copyright
  13:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****      notice, this list of conditions and the following disclaimer.
  14:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****    - Redistributions in binary form must reproduce the above copyright
  15:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****      notice, this list of conditions and the following disclaimer in the
  16:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****      documentation and/or other materials provided with the distribution.
  17:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****    - Neither the name of ARM nor the names of its contributors may be used
  18:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****      to endorse or promote products derived from this software without
  19:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****      specific prior written permission.
  20:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****    *
  21:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  22:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****    AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  23:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****    IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  24:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****    ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  25:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****    LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  26:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****    CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  27:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****    SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  28:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****    INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  29:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****    CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  30:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****    ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  31:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****    POSSIBILITY OF SUCH DAMAGE.
  32:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****    ---------------------------------------------------------------------------*/
  33:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
  34:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
  35:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #if   defined ( __ICCARM__ )
  36:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  #pragma system_include         /* treat file as system include file for MISRA check */
  37:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  38:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  39:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #endif
  40:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
  41:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  42:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define __CORE_CM4_H_GENERIC
  43:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
  44:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #include <stdint.h>
  45:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
  46:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #ifdef __cplusplus
  47:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  extern "C" {
  48:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #endif
  49:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
  50:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
  51:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  52:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  53:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
  54:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  55:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  56:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
  57:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  58:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****      Unions are used for effective representation of core registers.
  59:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
  60:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  61:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****      Function-like macros are used to allow more efficient code.
  62:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
  63:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
  64:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
  65:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /*******************************************************************************
  66:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  *                 CMSIS definitions
  67:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  ******************************************************************************/
  68:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
  69:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup Cortex_M4
  70:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   @{
  71:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
  72:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
  73:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /*  CMSIS CM4 definitions */
  74:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (0x04U)                                      /*!< [31:16] CMSIS H
  75:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (0x1EU)                                      /*!< [15:0]  CMSIS H
  76:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  77:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )        /*!< CMSIS HAL versi
  78:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
  79:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define __CORTEX_M                (0x04U)                                      /*!< Cortex-M Core *
  80:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
  81:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
  82:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #if   defined ( __CC_ARM )
  83:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
  84:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
  85:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #define __STATIC_INLINE  static __inline
  86:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
  87:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  88:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
  89:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
  90:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #define __STATIC_INLINE  static __inline
  91:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
  92:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __GNUC__ )
  93:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for GNU Comp
  94:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for GNU C
  95:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #define __STATIC_INLINE  static inline
  96:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
  97:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __ICCARM__ )
  98:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for IAR Comp
  99:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for IAR C
 100:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #define __STATIC_INLINE  static inline
 101:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 102:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __TMS470__ )
 103:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for TI CCS C
 104:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #define __STATIC_INLINE  static inline
 105:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 106:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __TASKING__ )
 107:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for TASKING 
 108:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for TASKI
 109:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #define __STATIC_INLINE  static inline
 110:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 111:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __CSMC__ )
 112:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #define __packed
 113:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #define __ASM            _asm                                      /*!< asm keyword for COSMIC Co
 114:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #define __INLINE         inline                                    /*!< inline keyword for COSMIC
 115:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #define __STATIC_INLINE  static inline
 116:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 117:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #else
 118:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #error Unknown compiler
 119:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #endif
 120:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 121:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
 122:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
 123:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** */
 124:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #if defined ( __CC_ARM )
 125:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #if defined __TARGET_FPU_VFP
 126:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 127:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 128:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #else
 129:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 130:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 131:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #endif
 132:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #else
 133:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 134:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 135:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 136:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
 137:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #if defined __ARM_PCS_VFP
 138:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #if (__FPU_PRESENT == 1)
 139:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 140:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #else
 141:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 142:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 143:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #endif
 144:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #else
 145:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 146:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 147:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 148:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __GNUC__ )
 149:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 150:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 151:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 152:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #else
 153:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 154:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 155:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #endif
 156:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #else
 157:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 158:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 159:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 160:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __ICCARM__ )
 161:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #if defined __ARMVFP__
 162:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 163:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 164:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #else
 165:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 166:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 167:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #endif
 168:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #else
 169:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 170:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 171:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 172:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __TMS470__ )
 173:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 174:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 175:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 176:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #else
 177:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 178:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 179:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #endif
 180:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #else
 181:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 182:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 183:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 184:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __TASKING__ )
 185:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #if defined __FPU_VFP__
 186:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 187:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 188:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #else
 189:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 190:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 191:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #endif
 192:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #else
 193:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 194:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 195:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 196:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __CSMC__ )
 197:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 198:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 199:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 200:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #else
 201:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 202:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 203:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #endif
 204:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #else
 205:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 206:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 207:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 208:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #endif
 209:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 210:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #include "core_cmInstr.h"                /* Core Instruction Access */
 211:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #include "core_cmFunc.h"                 /* Core Function Access */
 212:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #include "core_cmSimd.h"                 /* Compiler specific SIMD Intrinsics */
 213:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 214:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #ifdef __cplusplus
 215:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** }
 216:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #endif
 217:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 218:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 219:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 220:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #ifndef __CMSIS_GENERIC
 221:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 222:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 223:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 224:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 225:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #ifdef __cplusplus
 226:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  extern "C" {
 227:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #endif
 228:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 229:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* check device defines and use defaults */
 230:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 231:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef __CM4_REV
 232:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #define __CM4_REV               0x0000U
 233:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 234:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 235:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 236:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef __FPU_PRESENT
 237:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_PRESENT             0U
 238:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 239:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 240:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 241:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef __MPU_PRESENT
 242:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #define __MPU_PRESENT             0U
 243:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 244:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 245:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 246:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 247:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #define __NVIC_PRIO_BITS          4U
 248:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 249:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 250:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 251:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 252:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #define __Vendor_SysTickConfig    0U
 253:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 254:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 255:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #endif
 256:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 257:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 258:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
 259:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 260:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 261:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 262:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     \li to specify the access to peripheral variables.
 263:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 264:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** */
 265:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #ifdef __cplusplus
 266:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 267:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #else
 268:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 269:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #endif
 270:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 271:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 272:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 273:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* following defines should be used for structure members */
 274:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 275:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 276:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 277:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 278:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group Cortex_M4 */
 279:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 280:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 281:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 282:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /*******************************************************************************
 283:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  *                 Register Abstraction
 284:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   Core Register contain:
 285:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   - Core Register
 286:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   - Core NVIC Register
 287:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   - Core SCB Register
 288:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   - Core SysTick Register
 289:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   - Core Debug Register
 290:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   - Core MPU Register
 291:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   - Core FPU Register
 292:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  ******************************************************************************/
 293:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
 294:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 295:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 296:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** */
 297:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 298:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
 299:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup    CMSIS_core_register
 300:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 301:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief      Core Register type definitions.
 302:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   @{
 303:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
 304:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 305:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
 306:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 307:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
 308:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** typedef union
 309:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** {
 310:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   struct
 311:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   {
 312:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 313:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 314:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 315:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 316:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 317:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 318:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 319:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 320:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 321:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 322:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** } APSR_Type;
 323:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 324:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* APSR Register Definitions */
 325:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 326:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 327:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 328:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 329:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 330:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 331:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 332:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 333:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 334:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 335:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 336:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 337:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 338:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 339:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 340:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 341:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 342:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 343:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 344:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
 345:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 346:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
 347:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** typedef union
 348:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** {
 349:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   struct
 350:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   {
 351:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 352:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 353:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 354:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 355:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** } IPSR_Type;
 356:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 357:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* IPSR Register Definitions */
 358:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 359:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 360:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 361:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 362:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
 363:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 364:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
 365:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** typedef union
 366:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** {
 367:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   struct
 368:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   {
 369:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 370:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:7;               /*!< bit:  9..15  Reserved */
 371:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 372:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 373:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0) */
 374:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t IT:2;                       /*!< bit: 25..26  saved IT state   (read 0) */
 375:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 376:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 377:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 378:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 379:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 380:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 381:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 382:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** } xPSR_Type;
 383:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 384:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* xPSR Register Definitions */
 385:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 386:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 387:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 388:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 389:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 390:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 391:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 392:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 393:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 394:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 395:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 396:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 397:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 398:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 399:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 400:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_IT_Pos                        25U                                            /*!< xPSR
 401:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_IT_Msk                        (3UL << xPSR_IT_Pos)                           /*!< xPSR
 402:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 403:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 404:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 405:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 406:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 407:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 408:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 409:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 410:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 411:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 412:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 413:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
 414:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 415:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
 416:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** typedef union
 417:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** {
 418:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   struct
 419:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   {
 420:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 421:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 422:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 423:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 424:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 425:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 426:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** } CONTROL_Type;
 427:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 428:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* CONTROL Register Definitions */
 429:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 430:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 431:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 432:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 433:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 434:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 435:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 436:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 437:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 438:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_CORE */
 439:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 440:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 441:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
 442:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup    CMSIS_core_register
 443:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 444:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief      Type definitions for the NVIC Registers
 445:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   @{
 446:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
 447:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 448:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
 449:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 450:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
 451:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 452:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** {
 453:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 454:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[24U];
 455:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 456:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RSERVED1[24U];
 457:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 458:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED2[24U];
 459:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 460:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED3[24U];
 461:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 462:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED4[56U];
 463:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 464:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED5[644U];
 465:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 466:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** }  NVIC_Type;
 467:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 468:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 469:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 470:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 471:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 472:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_NVIC */
 473:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 474:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 475:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
 476:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
 477:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 478:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
 479:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   @{
 480:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
 481:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 482:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
 483:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
 484:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
 485:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 486:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** {
 487:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 488:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 489:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 490:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 491:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 492:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 493:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 494:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 495:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 496:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 497:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 498:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 499:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 500:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 501:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 502:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 503:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 504:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 505:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 506:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[5U];
 507:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 508:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** } SCB_Type;
 509:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 510:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* SCB CPUID Register Definitions */
 511:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 512:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 513:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 514:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 515:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 516:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 517:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 518:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 519:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 520:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 521:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 522:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 523:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 524:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 525:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 526:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 527:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 528:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 529:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 530:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 531:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 532:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 533:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 534:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 535:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 536:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 537:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 538:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 539:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 540:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 541:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 542:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 543:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 544:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 545:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 546:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 547:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 548:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 549:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 550:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 551:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 552:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 553:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 554:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 555:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 556:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 557:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 558:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 559:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 560:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 561:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 562:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 563:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 564:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 565:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 566:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 567:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 568:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 569:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 570:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 571:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 572:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 573:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 574:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 575:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 576:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 577:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 578:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 579:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 580:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 581:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 582:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 583:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* SCB System Control Register Definitions */
 584:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 585:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 586:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 587:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 588:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 589:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 590:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 591:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 592:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 593:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Configuration Control Register Definitions */
 594:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 595:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 596:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 597:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 598:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 599:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 600:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 601:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 602:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 603:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 604:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 605:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 606:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 607:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 608:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 609:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 610:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 611:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 612:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 613:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 614:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 615:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 616:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 617:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 618:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 619:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 620:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 621:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 622:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 623:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 624:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 625:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 626:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 627:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 628:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 629:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 630:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 631:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 632:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 633:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 634:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 635:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 636:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 637:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 638:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 639:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 640:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 641:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 642:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 643:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 644:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 645:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 646:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 647:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 648:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 649:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 650:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 651:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 652:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 653:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 654:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 655:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 656:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 657:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 658:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 659:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 660:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 661:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 662:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 663:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 664:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 665:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
 666:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 667:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 668:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 669:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 670:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 671:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 672:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 673:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 674:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 675:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 676:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 677:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 678:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 679:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 680:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 681:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 682:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 683:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 684:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 685:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 686:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 687:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 688:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 689:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 690:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 691:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_SCB */
 692:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 693:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 694:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
 695:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
 696:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 697:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 698:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   @{
 699:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
 700:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 701:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
 702:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 703:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
 704:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 705:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** {
 706:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[1U];
 707:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 708:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 709:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** } SCnSCB_Type;
 710:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 711:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 712:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 713:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 714:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 715:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* Auxiliary Control Register Definitions */
 716:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 717:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 718:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 719:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 720:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 721:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 722:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 723:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 724:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 725:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 726:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 727:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 728:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 729:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 730:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 731:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 732:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 733:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 734:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
 735:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
 736:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 737:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
 738:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   @{
 739:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
 740:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 741:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
 742:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
 743:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
 744:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 745:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** {
 746:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 747:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 748:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 749:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 750:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** } SysTick_Type;
 751:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 752:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* SysTick Control / Status Register Definitions */
 753:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 754:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 755:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 756:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 757:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 758:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 759:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 760:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 761:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 762:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 763:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 764:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 765:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* SysTick Reload Register Definitions */
 766:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 767:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 768:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 769:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* SysTick Current Register Definitions */
 770:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 771:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 772:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 773:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* SysTick Calibration Register Definitions */
 774:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 775:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 776:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 777:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 778:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 779:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 780:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 781:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 782:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 783:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_SysTick */
 784:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 785:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 786:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
 787:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
 788:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 789:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 790:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   @{
 791:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
 792:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 793:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
 794:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 795:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
 796:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 797:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** {
 798:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __OM  union
 799:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   {
 800:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 801:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 802:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 803:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 804:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[864U];
 805:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 806:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED1[15U];
 807:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 808:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED2[15U];
 809:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 810:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED3[29U];
 811:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 812:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 813:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 814:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED4[43U];
 815:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 816:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 817:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED5[6U];
 818:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 819:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 820:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 821:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 822:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 823:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 824:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 825:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 826:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 827:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 828:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 829:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 830:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** } ITM_Type;
 831:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 832:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 833:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 834:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFUL /*<< ITM_TPR_PRIVMASK_Pos*/)            /*!< ITM 
 835:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 836:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* ITM Trace Control Register Definitions */
 837:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 838:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 839:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 840:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 841:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 842:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 843:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 844:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 845:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 846:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 847:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 848:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 849:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 850:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 851:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 852:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 853:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 854:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 855:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 856:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 857:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 858:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 859:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 860:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 861:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 862:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 863:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 864:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* ITM Integration Write Register Definitions */
 865:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 866:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 867:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 868:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* ITM Integration Read Register Definitions */
 869:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 870:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 871:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 872:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* ITM Integration Mode Control Register Definitions */
 873:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 874:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 875:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 876:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* ITM Lock Status Register Definitions */
 877:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 878:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 879:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 880:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 881:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 882:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 883:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 884:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 885:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 886:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 887:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 888:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 889:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
 890:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
 891:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 892:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 893:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   @{
 894:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
 895:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 896:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
 897:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 898:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
 899:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 900:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** {
 901:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 902:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 903:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 904:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 905:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 906:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 907:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 908:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 909:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 910:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 911:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 912:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[1U];
 913:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 914:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 915:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 916:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED1[1U];
 917:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 918:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 919:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 920:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED2[1U];
 921:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 922:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 923:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 924:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** } DWT_Type;
 925:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 926:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Control Register Definitions */
 927:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 928:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 929:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 930:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 931:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 932:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 933:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 934:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 935:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 936:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 937:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 938:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 939:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 940:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 941:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 942:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 943:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 944:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 945:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 946:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 947:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 948:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 949:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 950:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 951:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 952:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 953:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 954:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 955:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 956:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 957:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 958:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 959:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 960:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 961:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 962:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 963:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 964:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 965:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 966:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 967:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 968:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 969:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 970:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 971:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 972:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 973:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 974:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 975:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 976:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 977:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 978:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 979:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 980:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 981:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* DWT CPI Count Register Definitions */
 982:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 983:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 984:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 985:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
 986:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
 987:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
 988:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 989:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Sleep Count Register Definitions */
 990:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
 991:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
 992:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 993:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* DWT LSU Count Register Definitions */
 994:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
 995:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
 996:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
 997:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
 998:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
 999:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1000:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1001:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Comparator Mask Register Definitions */
1002:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1003:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1004:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1005:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Comparator Function Register Definitions */
1006:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1007:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1008:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1009:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1010:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1011:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1012:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1013:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1014:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1015:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1016:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1017:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1018:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1019:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1020:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1021:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1022:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1023:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1024:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1025:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1026:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1027:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1028:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1029:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1030:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1031:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1032:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1033:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1034:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1035:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1036:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
1037:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
1038:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1039:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1040:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   @{
1041:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
1042:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1043:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
1044:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1045:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
1046:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
1047:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** {
1048:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1049:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1050:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[2U];
1051:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1052:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED1[55U];
1053:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1054:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED2[131U];
1055:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1056:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1057:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1058:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED3[759U];
1059:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER */
1060:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1061:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1062:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED4[1U];
1063:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1064:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1065:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1066:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED5[39U];
1067:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1068:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1069:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED7[8U];
1070:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1071:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1072:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** } TPI_Type;
1073:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1074:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1075:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1076:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1077:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1078:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1079:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1080:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1081:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1082:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1083:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1084:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1085:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1086:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1087:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1088:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1089:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1090:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1091:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1092:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1093:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1094:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1095:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1096:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1097:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1098:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1099:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1100:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1101:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1102:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* TPI TRIGGER Register Definitions */
1103:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1104:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1105:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1106:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1107:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1108:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1109:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1110:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1111:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1112:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1113:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1114:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1115:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1116:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1117:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1118:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1119:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1120:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1121:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1122:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1123:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1124:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1125:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1126:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1127:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1128:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1129:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Pos           0U                                         /*!< TPI ITA
1130:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR2_ATREADY_Pos*/)    /*!< TPI ITA
1131:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1132:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1133:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1134:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1135:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1136:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1137:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1138:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1139:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1140:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1141:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1142:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1143:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1144:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1145:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1146:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1147:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1148:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1149:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1150:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1151:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1152:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1153:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1154:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1155:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Pos           0U                                         /*!< TPI ITA
1156:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR0_ATREADY_Pos*/)    /*!< TPI ITA
1157:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1158:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1159:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1160:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x1UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1161:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1162:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* TPI DEVID Register Definitions */
1163:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1164:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1165:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1166:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1167:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1168:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1169:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1170:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1171:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1172:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1173:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1174:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1175:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1176:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1177:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1178:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1179:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1180:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1181:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1182:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           4U                                         /*!< TPI DEV
1183:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1184:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1185:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             0U                                         /*!< TPI DEV
1186:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1187:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1188:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1189:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1190:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1191:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #if (__MPU_PRESENT == 1U)
1192:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
1193:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
1194:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1195:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1196:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   @{
1197:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
1198:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1199:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
1200:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1201:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
1202:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
1203:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** {
1204:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1205:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1206:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1207:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1208:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1209:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1210:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1211:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1212:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1213:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1214:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1215:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** } MPU_Type;
1216:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1217:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* MPU Type Register Definitions */
1218:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1219:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1220:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1221:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1222:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1223:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1224:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1225:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1226:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1227:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* MPU Control Register Definitions */
1228:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1229:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1230:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1231:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1232:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1233:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1234:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1235:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1236:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1237:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* MPU Region Number Register Definitions */
1238:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1239:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1240:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1241:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* MPU Region Base Address Register Definitions */
1242:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1243:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1244:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1245:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1246:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1247:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1248:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1249:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1250:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1251:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1252:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1253:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1254:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1255:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1256:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1257:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1258:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1259:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1260:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1261:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1262:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1263:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1264:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1265:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1266:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1267:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1268:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1269:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1270:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1271:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1272:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1273:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1274:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1275:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1276:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1277:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1278:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1279:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1280:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1281:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1282:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_MPU */
1283:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #endif
1284:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1285:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1286:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #if (__FPU_PRESENT == 1U)
1287:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
1288:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
1289:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1290:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1291:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   @{
1292:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
1293:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1294:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
1295:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1296:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
1297:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
1298:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** {
1299:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[1U];
1300:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1301:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1302:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1303:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1304:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1305:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** } FPU_Type;
1306:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1307:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1308:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1309:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1310:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1311:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1312:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1313:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1314:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1315:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1316:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1317:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1318:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1319:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1320:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1321:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1322:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1323:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1324:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1325:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1326:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1327:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1328:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1329:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1330:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1331:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1332:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1333:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1334:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1335:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1336:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1337:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1338:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1339:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1340:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1341:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1342:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1343:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1344:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1345:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1346:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1347:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1348:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1349:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1350:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1351:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1352:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1353:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1354:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1355:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1356:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1357:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1358:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1359:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1360:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1361:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1362:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1363:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1364:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1365:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1366:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1367:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1368:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1369:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1370:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1371:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1372:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1373:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1374:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1375:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1376:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1377:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
1378:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1379:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1380:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1381:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1382:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1383:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1384:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1385:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1386:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1387:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1388:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1389:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1390:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_FPU */
1391:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #endif
1392:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1393:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1394:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
1395:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
1396:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1397:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1398:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   @{
1399:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
1400:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1401:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
1402:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1403:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
1404:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
1405:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** {
1406:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1407:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1408:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1409:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1410:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** } CoreDebug_Type;
1411:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1412:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1413:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1414:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1415:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1416:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1417:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1418:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1419:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1420:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1421:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1422:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1423:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1424:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1425:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1426:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1427:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1428:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1429:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1430:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1431:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1432:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1433:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1434:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1435:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1436:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1437:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1438:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1439:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1440:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1441:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1442:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1443:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1444:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1445:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1446:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1447:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1448:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1449:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1450:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1451:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1452:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1453:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1454:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1455:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1456:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
1457:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1458:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1459:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1460:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1461:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1462:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1463:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1464:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1465:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1466:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1467:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1468:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1469:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1470:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1471:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1472:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1473:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1474:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1475:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1476:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1477:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1478:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1479:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1480:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1481:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1482:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1483:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1484:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1485:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1486:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1487:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1488:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1489:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1490:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1491:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1492:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1493:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1494:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1495:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1496:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1497:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1498:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1499:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
1500:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup    CMSIS_core_register
1501:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1502:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1503:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   @{
1504:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
1505:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1506:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
1507:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1508:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \param[in] field  Name of the register bit field.
1509:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \param[in] value  Value of the bit field.
1510:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \return           Masked and shifted value.
1511:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** */
1512:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define _VAL2FLD(field, value)    ((value << field ## _Pos) & field ## _Msk)
1513:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1514:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
1515:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1516:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \param[in] field  Name of the register bit field.
1517:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \param[in] value  Value of register.
1518:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \return           Masked and shifted bit field value.
1519:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** */
1520:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define _FLD2VAL(field, value)    ((value & field ## _Msk) >> field ## _Pos)
1521:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1522:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1523:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1524:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1525:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
1526:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup    CMSIS_core_register
1527:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1528:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
1529:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   @{
1530:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
1531:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1532:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* Memory mapping of Cortex-M4 Hardware */
1533:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1534:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1535:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1536:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1537:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1538:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1539:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1540:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1541:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1542:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1543:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1544:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1545:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1546:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1547:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1548:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1549:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1550:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1551:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #if (__MPU_PRESENT == 1U)
1552:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1553:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1554:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #endif
1555:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1556:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #if (__FPU_PRESENT == 1U)
1557:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #define FPU_BASE          (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1558:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   #define FPU               ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1559:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #endif
1560:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1561:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /*@} */
1562:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1563:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1564:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1565:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /*******************************************************************************
1566:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  *                Hardware Abstraction Layer
1567:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   Core Function Interface contains:
1568:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   - Core NVIC Functions
1569:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   - Core SysTick Functions
1570:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   - Core Debug Functions
1571:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   - Core Register Access Functions
1572:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  ******************************************************************************/
1573:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
1574:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1575:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** */
1576:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1577:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1578:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1579:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1580:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
1581:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1582:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1583:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1584:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   @{
1585:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
1586:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1587:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
1588:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Set Priority Grouping
1589:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1590:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1591:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****            Only values from 0..7 are used.
1592:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****            In case of a conflict between priority grouping and available
1593:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1594:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1595:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
1596:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1597:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** {
1598:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t reg_value;
1599:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1600:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1601:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1602:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1603:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   reg_value  =  (reg_value                                   |
1604:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1605:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****                 (PriorityGroupTmp << 8U)                      );              /* Insert write key a
1606:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   SCB->AIRCR =  reg_value;
1607:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** }
1608:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1609:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1610:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
1611:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Get Priority Grouping
1612:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1613:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1614:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
1615:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
1616:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** {
  27              	 .loc 1 1616 0
  28              	 .cfi_startproc
  29              	 
  30              	 
  31              	 
  32 0000 80B4     	 push {r7}
  33              	.LCFI0:
  34              	 .cfi_def_cfa_offset 4
  35              	 .cfi_offset 7,-4
  36 0002 00AF     	 add r7,sp,#0
  37              	.LCFI1:
  38              	 .cfi_def_cfa_register 7
1617:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
  39              	 .loc 1 1617 0
  40 0004 044B     	 ldr r3,.L3
  41 0006 DB68     	 ldr r3,[r3,#12]
  42 0008 03F4E063 	 and r3,r3,#1792
  43 000c 1B0A     	 lsrs r3,r3,#8
1618:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** }
  44              	 .loc 1 1618 0
  45 000e 1846     	 mov r0,r3
  46 0010 BD46     	 mov sp,r7
  47              	.LCFI2:
  48              	 .cfi_def_cfa_register 13
  49              	 
  50 0012 5DF8047B 	 ldr r7,[sp],#4
  51              	.LCFI3:
  52              	 .cfi_restore 7
  53              	 .cfi_def_cfa_offset 0
  54 0016 7047     	 bx lr
  55              	.L4:
  56              	 .align 2
  57              	.L3:
  58 0018 00ED00E0 	 .word -536810240
  59              	 .cfi_endproc
  60              	.LFE107:
  62              	 .section .text.NVIC_SetPriority,"ax",%progbits
  63              	 .align 2
  64              	 .thumb
  65              	 .thumb_func
  67              	NVIC_SetPriority:
  68              	.LFB114:
1619:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1620:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1621:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
1622:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Enable External Interrupt
1623:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \details Enables a device-specific interrupt in the NVIC interrupt controller.
1624:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  External interrupt number. Value cannot be negative.
1625:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
1626:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
1627:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** {
1628:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0
1629:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** }
1630:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1631:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1632:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
1633:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Disable External Interrupt
1634:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \details Disables a device-specific interrupt in the NVIC interrupt controller.
1635:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  External interrupt number. Value cannot be negative.
1636:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
1637:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
1638:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** {
1639:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0
1640:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** }
1641:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1642:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1643:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
1644:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Get Pending Interrupt
1645:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \details Reads the pending register in the NVIC and returns the pending bit for the specified int
1646:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  Interrupt number.
1647:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \return             0  Interrupt status is not pending.
1648:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \return             1  Interrupt status is pending.
1649:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
1650:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)
1651:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** {
1652:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   return((uint32_t)(((NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32_t
1653:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** }
1654:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1655:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1656:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
1657:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Set Pending Interrupt
1658:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \details Sets the pending bit of an external interrupt.
1659:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  Interrupt number. Value cannot be negative.
1660:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
1661:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)
1662:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** {
1663:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0
1664:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** }
1665:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1666:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1667:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
1668:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Clear Pending Interrupt
1669:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \details Clears the pending bit of an external interrupt.
1670:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  External interrupt number. Value cannot be negative.
1671:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
1672:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1673:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** {
1674:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   NVIC->ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0
1675:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** }
1676:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1677:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1678:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
1679:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Get Active Interrupt
1680:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \details Reads the active register in NVIC and returns the active bit.
1681:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  Interrupt number.
1682:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \return             0  Interrupt status is not active.
1683:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \return             1  Interrupt status is active.
1684:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
1685:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t NVIC_GetActive(IRQn_Type IRQn)
1686:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** {
1687:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   return((uint32_t)(((NVIC->IABR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32_t
1688:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** }
1689:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1690:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1691:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
1692:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Set Interrupt Priority
1693:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \details Sets the priority of an interrupt.
1694:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \note    The priority cannot be set for every core interrupt.
1695:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  Interrupt number.
1696:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]  priority  Priority to set.
1697:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
1698:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
1699:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** {
  69              	 .loc 1 1699 0
  70              	 .cfi_startproc
  71              	 
  72              	 
  73              	 
  74 0000 80B4     	 push {r7}
  75              	.LCFI4:
  76              	 .cfi_def_cfa_offset 4
  77              	 .cfi_offset 7,-4
  78 0002 83B0     	 sub sp,sp,#12
  79              	.LCFI5:
  80              	 .cfi_def_cfa_offset 16
  81 0004 00AF     	 add r7,sp,#0
  82              	.LCFI6:
  83              	 .cfi_def_cfa_register 7
  84 0006 0346     	 mov r3,r0
  85 0008 3960     	 str r1,[r7]
  86 000a FB71     	 strb r3,[r7,#7]
1700:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   if ((int32_t)(IRQn) < 0)
  87              	 .loc 1 1700 0
  88 000c 97F90730 	 ldrsb r3,[r7,#7]
  89 0010 002B     	 cmp r3,#0
  90 0012 0BDA     	 bge .L6
1701:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   {
1702:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BI
  91              	 .loc 1 1702 0
  92 0014 0D49     	 ldr r1,.L8
  93 0016 FB79     	 ldrb r3,[r7,#7]
  94 0018 03F00F03 	 and r3,r3,#15
  95 001c 043B     	 subs r3,r3,#4
  96 001e 3A68     	 ldr r2,[r7]
  97 0020 D2B2     	 uxtb r2,r2
  98 0022 9200     	 lsls r2,r2,#2
  99 0024 D2B2     	 uxtb r2,r2
 100 0026 0B44     	 add r3,r3,r1
 101 0028 1A76     	 strb r2,[r3,#24]
 102 002a 09E0     	 b .L5
 103              	.L6:
1703:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   }
1704:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   else
1705:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   {
1706:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BI
 104              	 .loc 1 1706 0
 105 002c 0849     	 ldr r1,.L8+4
 106 002e 97F90730 	 ldrsb r3,[r7,#7]
 107 0032 3A68     	 ldr r2,[r7]
 108 0034 D2B2     	 uxtb r2,r2
 109 0036 9200     	 lsls r2,r2,#2
 110 0038 D2B2     	 uxtb r2,r2
 111 003a 0B44     	 add r3,r3,r1
 112 003c 83F80023 	 strb r2,[r3,#768]
 113              	.L5:
1707:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   }
1708:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** }
 114              	 .loc 1 1708 0
 115 0040 0C37     	 adds r7,r7,#12
 116              	.LCFI7:
 117              	 .cfi_def_cfa_offset 4
 118 0042 BD46     	 mov sp,r7
 119              	.LCFI8:
 120              	 .cfi_def_cfa_register 13
 121              	 
 122 0044 5DF8047B 	 ldr r7,[sp],#4
 123              	.LCFI9:
 124              	 .cfi_restore 7
 125              	 .cfi_def_cfa_offset 0
 126 0048 7047     	 bx lr
 127              	.L9:
 128 004a 00BF     	 .align 2
 129              	.L8:
 130 004c 00ED00E0 	 .word -536810240
 131 0050 00E100E0 	 .word -536813312
 132              	 .cfi_endproc
 133              	.LFE114:
 135              	 .section .text.NVIC_EncodePriority,"ax",%progbits
 136              	 .align 2
 137              	 .thumb
 138              	 .thumb_func
 140              	NVIC_EncodePriority:
 141              	.LFB116:
1709:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1710:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1711:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
1712:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Get Interrupt Priority
1713:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \details Reads the priority of an interrupt.
1714:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****            The interrupt number can be positive to specify an external (device specific) interrupt,
1715:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****            or negative to specify an internal (core) interrupt.
1716:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]   IRQn  Interrupt number.
1717:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \return             Interrupt Priority.
1718:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****                       Value is aligned automatically to the implemented priority bits of the microc
1719:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
1720:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)
1721:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** {
1722:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1723:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   if ((int32_t)(IRQn) < 0)
1724:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   {
1725:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     return(((uint32_t)SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS))
1726:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   }
1727:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   else
1728:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   {
1729:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     return(((uint32_t)NVIC->IP[((uint32_t)(int32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS))
1730:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   }
1731:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** }
1732:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1733:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1734:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
1735:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Encode Priority
1736:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \details Encodes the priority for an interrupt with the given priority group,
1737:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****            preemptive priority value, and subpriority value.
1738:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****            In case of a conflict between priority grouping and available
1739:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1740:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]     PriorityGroup  Used priority group.
1741:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
1742:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]       SubPriority  Subpriority value (starting from 0).
1743:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \return                        Encoded priority. Value can be used in the function \ref NVIC_SetP
1744:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
1745:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uin
1746:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** {
 142              	 .loc 1 1746 0
 143              	 .cfi_startproc
 144              	 
 145              	 
 146              	 
 147 0000 80B4     	 push {r7}
 148              	.LCFI10:
 149              	 .cfi_def_cfa_offset 4
 150              	 .cfi_offset 7,-4
 151 0002 89B0     	 sub sp,sp,#36
 152              	.LCFI11:
 153              	 .cfi_def_cfa_offset 40
 154 0004 00AF     	 add r7,sp,#0
 155              	.LCFI12:
 156              	 .cfi_def_cfa_register 7
 157 0006 F860     	 str r0,[r7,#12]
 158 0008 B960     	 str r1,[r7,#8]
 159 000a 7A60     	 str r2,[r7,#4]
1747:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
 160              	 .loc 1 1747 0
 161 000c FB68     	 ldr r3,[r7,#12]
 162 000e 03F00703 	 and r3,r3,#7
 163 0012 FB61     	 str r3,[r7,#28]
1748:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t PreemptPriorityBits;
1749:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t SubPriorityBits;
1750:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1751:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
 164              	 .loc 1 1751 0
 165 0014 FB69     	 ldr r3,[r7,#28]
 166 0016 C3F10703 	 rsb r3,r3,#7
 167 001a 062B     	 cmp r3,#6
 168 001c 28BF     	 it cs
 169 001e 0623     	 movcs r3,#6
 170 0020 BB61     	 str r3,[r7,#24]
1752:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
 171              	 .loc 1 1752 0
 172 0022 FB69     	 ldr r3,[r7,#28]
 173 0024 0633     	 adds r3,r3,#6
 174 0026 062B     	 cmp r3,#6
 175 0028 02D9     	 bls .L11
 176              	 .loc 1 1752 0 is_stmt 0 discriminator 1
 177 002a FB69     	 ldr r3,[r7,#28]
 178 002c 013B     	 subs r3,r3,#1
 179 002e 00E0     	 b .L12
 180              	.L11:
 181              	 .loc 1 1752 0 discriminator 2
 182 0030 0023     	 movs r3,#0
 183              	.L12:
 184              	 .loc 1 1752 0 discriminator 4
 185 0032 7B61     	 str r3,[r7,#20]
1753:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1754:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   return (
1755:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****            ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits
 186              	 .loc 1 1755 0 is_stmt 1 discriminator 4
 187 0034 BB69     	 ldr r3,[r7,#24]
 188 0036 0122     	 movs r2,#1
 189 0038 02FA03F3 	 lsl r3,r2,r3
 190 003c 5A1E     	 subs r2,r3,#1
 191 003e BB68     	 ldr r3,[r7,#8]
 192 0040 1A40     	 ands r2,r2,r3
 193 0042 7B69     	 ldr r3,[r7,#20]
 194 0044 9A40     	 lsls r2,r2,r3
1756:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****            ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 195              	 .loc 1 1756 0 discriminator 4
 196 0046 7B69     	 ldr r3,[r7,#20]
 197 0048 0121     	 movs r1,#1
 198 004a 01FA03F3 	 lsl r3,r1,r3
 199 004e 591E     	 subs r1,r3,#1
 200 0050 7B68     	 ldr r3,[r7,#4]
 201 0052 0B40     	 ands r3,r3,r1
1754:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****            ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits
 202              	 .loc 1 1754 0 discriminator 4
 203 0054 1343     	 orrs r3,r3,r2
1757:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****          );
1758:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** }
 204              	 .loc 1 1758 0 discriminator 4
 205 0056 1846     	 mov r0,r3
 206 0058 2437     	 adds r7,r7,#36
 207              	.LCFI13:
 208              	 .cfi_def_cfa_offset 4
 209 005a BD46     	 mov sp,r7
 210              	.LCFI14:
 211              	 .cfi_def_cfa_register 13
 212              	 
 213 005c 5DF8047B 	 ldr r7,[sp],#4
 214              	.LCFI15:
 215              	 .cfi_restore 7
 216              	 .cfi_def_cfa_offset 0
 217 0060 7047     	 bx lr
 218              	 .cfi_endproc
 219              	.LFE116:
 221 0062 00BF     	 .section .text.SysTick_Config,"ax",%progbits
 222              	 .align 2
 223              	 .thumb
 224              	 .thumb_func
 226              	SysTick_Config:
 227              	.LFB119:
1759:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1760:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1761:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
1762:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Decode Priority
1763:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \details Decodes an interrupt priority value with a given priority group to
1764:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****            preemptive priority value and subpriority value.
1765:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****            In case of a conflict between priority grouping and available
1766:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****            priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
1767:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]         Priority   Priority value, which can be retrieved with the function \ref NVIC
1768:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]     PriorityGroup  Used priority group.
1769:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
1770:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \param [out]     pSubPriority  Subpriority value (starting from 0).
1771:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
1772:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* cons
1773:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** {
1774:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
1775:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t PreemptPriorityBits;
1776:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t SubPriorityBits;
1777:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1778:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
1779:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
1780:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1781:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1
1782:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1
1783:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** }
1784:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1785:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1786:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
1787:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief   System Reset
1788:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \details Initiates a system reset request to reset the MCU.
1789:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
1790:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE void NVIC_SystemReset(void)
1791:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** {
1792:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __DSB();                                                          /* Ensure all outstanding memor
1793:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****                                                                        buffered write are completed
1794:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
1795:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
1796:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****                             SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchange
1797:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   __DSB();                                                          /* Ensure completion of memory 
1798:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1799:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   for(;;)                                                           /* wait until reset */
1800:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   {
1801:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     __NOP();
1802:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   }
1803:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** }
1804:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1805:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of CMSIS_Core_NVICFunctions */
1806:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1807:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1808:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1809:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /* ##################################    SysTick function  ########################################
1810:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
1811:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1812:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_Core_SysTickFunctions SysTick Functions
1813:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Functions that configure the System.
1814:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   @{
1815:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
1816:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1817:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** #if (__Vendor_SysTickConfig == 0U)
1818:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1819:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** /**
1820:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \brief   System Tick Configuration
1821:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \details Initializes the System Timer and its interrupt, and starts the System Tick Timer.
1822:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****            Counter is in free running mode to generate periodic interrupts.
1823:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]  ticks  Number of ticks between two interrupts.
1824:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \return          0  Function succeeded.
1825:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \return          1  Function failed.
1826:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
1827:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****            function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.
1828:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****            must contain a vendor-specific implementation of this function.
1829:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****  */
1830:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
1831:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** {
 228              	 .loc 1 1831 0
 229              	 .cfi_startproc
 230              	 
 231              	 
 232 0000 80B5     	 push {r7,lr}
 233              	.LCFI16:
 234              	 .cfi_def_cfa_offset 8
 235              	 .cfi_offset 7,-8
 236              	 .cfi_offset 14,-4
 237 0002 82B0     	 sub sp,sp,#8
 238              	.LCFI17:
 239              	 .cfi_def_cfa_offset 16
 240 0004 00AF     	 add r7,sp,#0
 241              	.LCFI18:
 242              	 .cfi_def_cfa_register 7
 243 0006 7860     	 str r0,[r7,#4]
1832:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 244              	 .loc 1 1832 0
 245 0008 7B68     	 ldr r3,[r7,#4]
 246 000a 013B     	 subs r3,r3,#1
 247 000c B3F1807F 	 cmp r3,#16777216
 248 0010 01D3     	 bcc .L15
1833:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   {
1834:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****     return (1UL);                                                   /* Reload value impossible */
 249              	 .loc 1 1834 0
 250 0012 0123     	 movs r3,#1
 251 0014 0FE0     	 b .L16
 252              	.L15:
1835:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   }
1836:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** 
1837:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 253              	 .loc 1 1837 0
 254 0016 0A4A     	 ldr r2,.L17
 255 0018 7B68     	 ldr r3,[r7,#4]
 256 001a 013B     	 subs r3,r3,#1
 257 001c 5360     	 str r3,[r2,#4]
1838:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Int
 258              	 .loc 1 1838 0
 259 001e 4FF0FF30 	 mov r0,#-1
 260 0022 3F21     	 movs r1,#63
 261 0024 FFF7FEFF 	 bl NVIC_SetPriority
1839:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Val
 262              	 .loc 1 1839 0
 263 0028 054B     	 ldr r3,.L17
 264 002a 0022     	 movs r2,#0
 265 002c 9A60     	 str r2,[r3,#8]
1840:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 266              	 .loc 1 1840 0
 267 002e 044B     	 ldr r3,.L17
 268 0030 0722     	 movs r2,#7
 269 0032 1A60     	 str r2,[r3]
1841:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****                    SysTick_CTRL_TICKINT_Msk   |
1842:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****                    SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTi
1843:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h ****   return (0UL);                                                     /* Function successful */
 270              	 .loc 1 1843 0
 271 0034 0023     	 movs r3,#0
 272              	.L16:
1844:C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Include\core_cm4.h **** }
 273              	 .loc 1 1844 0
 274 0036 1846     	 mov r0,r3
 275 0038 0837     	 adds r7,r7,#8
 276              	.LCFI19:
 277              	 .cfi_def_cfa_offset 8
 278 003a BD46     	 mov sp,r7
 279              	.LCFI20:
 280              	 .cfi_def_cfa_register 13
 281              	 
 282 003c 80BD     	 pop {r7,pc}
 283              	.L18:
 284 003e 00BF     	 .align 2
 285              	.L17:
 286 0040 10E000E0 	 .word -536813552
 287              	 .cfi_endproc
 288              	.LFE119:
 290              	 .comm g_timer_tbl,36,4
 291              	 .global g_timer_list
 292              	 .section .bss.g_timer_list,"aw",%nobits
 293              	 .align 2
 296              	g_timer_list:
 297 0000 00000000 	 .space 4
 298              	 .global g_timer_tracker
 299              	 .section .bss.g_timer_tracker,"aw",%nobits
 300              	 .align 2
 303              	g_timer_tracker:
 304 0000 00000000 	 .space 4
 305              	 .global g_systick_count
 306              	 .section .bss.g_systick_count,"aw",%nobits
 307              	 .align 2
 310              	g_systick_count:
 311 0000 00000000 	 .space 4
 312              	 .section .text.SYSTIMER_lInsertTimerList,"ax",%progbits
 313              	 .align 2
 314              	 .thumb
 315              	 .thumb_func
 317              	SYSTIMER_lInsertTimerList:
 318              	.LFB128:
 319              	 .file 2 "../Dave/Generated/SYSTIMER/systimer.c"
   1:../Dave/Generated/SYSTIMER/systimer.c **** /**
   2:../Dave/Generated/SYSTIMER/systimer.c ****  * @file systimer.c
   3:../Dave/Generated/SYSTIMER/systimer.c ****  * @date 2016-08-05
   4:../Dave/Generated/SYSTIMER/systimer.c ****  * This file is generated by DAVE, User modification to this file will be overwritten at the next c
   5:../Dave/Generated/SYSTIMER/systimer.c ****  *
   6:../Dave/Generated/SYSTIMER/systimer.c ****  * @cond
   7:../Dave/Generated/SYSTIMER/systimer.c ****  **************************************************************************************************
   8:../Dave/Generated/SYSTIMER/systimer.c ****  * SYSTIMER v4.1.14 - The SYSTIMER APP uses the SysTick interrupt to call user functions periodical
   9:../Dave/Generated/SYSTIMER/systimer.c ****  *                   rate or after a given period of time expires.
  10:../Dave/Generated/SYSTIMER/systimer.c ****  *
  11:../Dave/Generated/SYSTIMER/systimer.c ****  * Copyright (c) 2015-2016, Infineon Technologies AG
  12:../Dave/Generated/SYSTIMER/systimer.c ****  * All rights reserved.
  13:../Dave/Generated/SYSTIMER/systimer.c ****  *
  14:../Dave/Generated/SYSTIMER/systimer.c ****  * Redistribution and use in source and binary forms, with or without modification,are permitted pr
  15:../Dave/Generated/SYSTIMER/systimer.c ****  * following conditions are met:
  16:../Dave/Generated/SYSTIMER/systimer.c ****  *
  17:../Dave/Generated/SYSTIMER/systimer.c ****  *   Redistributions of source code must retain the above copyright notice, this list of conditions
  18:../Dave/Generated/SYSTIMER/systimer.c ****  *   disclaimer.
  19:../Dave/Generated/SYSTIMER/systimer.c ****  *
  20:../Dave/Generated/SYSTIMER/systimer.c ****  *   Redistributions in binary form must reproduce the above copyright notice, this list of conditi
  21:../Dave/Generated/SYSTIMER/systimer.c ****  *   disclaimer in the documentation and/or other materials provided with the distribution.
  22:../Dave/Generated/SYSTIMER/systimer.c ****  *
  23:../Dave/Generated/SYSTIMER/systimer.c ****  *   Neither the name of the copyright holders nor the names of its contributors may be used to end
  24:../Dave/Generated/SYSTIMER/systimer.c ****  *   products derived from this software without specific prior written permission.
  25:../Dave/Generated/SYSTIMER/systimer.c ****  *
  26:../Dave/Generated/SYSTIMER/systimer.c ****  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR I
  27:../Dave/Generated/SYSTIMER/systimer.c ****  * INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTI
  28:../Dave/Generated/SYSTIMER/systimer.c ****  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE  FOR ANY DIRECT, IN
  29:../Dave/Generated/SYSTIMER/systimer.c ****  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBS
  30:../Dave/Generated/SYSTIMER/systimer.c ****  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THE
  31:../Dave/Generated/SYSTIMER/systimer.c ****  * WHETHER IN CONTRACT, STRICT LIABILITY,OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY
  32:../Dave/Generated/SYSTIMER/systimer.c ****  * USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  33:../Dave/Generated/SYSTIMER/systimer.c ****  *
  34:../Dave/Generated/SYSTIMER/systimer.c ****  * To improve the quality of the software, users are encouraged to share modifications, enhancement
  35:../Dave/Generated/SYSTIMER/systimer.c ****  * with Infineon Technologies AG (dave@infineon.com).
  36:../Dave/Generated/SYSTIMER/systimer.c ****  **************************************************************************************************
  37:../Dave/Generated/SYSTIMER/systimer.c ****  *
  38:../Dave/Generated/SYSTIMER/systimer.c ****  * Change History
  39:../Dave/Generated/SYSTIMER/systimer.c ****  * --------------
  40:../Dave/Generated/SYSTIMER/systimer.c ****  *
  41:../Dave/Generated/SYSTIMER/systimer.c ****  * 2015-02-16:
  42:../Dave/Generated/SYSTIMER/systimer.c ****  *     - Initial version.<br>
  43:../Dave/Generated/SYSTIMER/systimer.c ****  *
  44:../Dave/Generated/SYSTIMER/systimer.c ****  * 2015-05-19:
  45:../Dave/Generated/SYSTIMER/systimer.c ****  *     - Structure name changed from SYSTIMER_TimerObject to SYSTIMER_OBJECT_t and SYSTIMER_INIT_t 
  46:../Dave/Generated/SYSTIMER/systimer.c ****  *       also changed its parameter name.<br>
  47:../Dave/Generated/SYSTIMER/systimer.c ****  *     - Enum name changed from SYSTIMER_TimerStateType, SYSTIMER_TimerType to SYSTIMER_STATE_t and
  48:../Dave/Generated/SYSTIMER/systimer.c ****  *       And also changed its parameter name.<br>
  49:../Dave/Generated/SYSTIMER/systimer.c ****  *     - Supported new APIs SYSTIMER_GetTimerState() and  SYSTIMER_GetTickCount().<br>
  50:../Dave/Generated/SYSTIMER/systimer.c ****  *
  51:../Dave/Generated/SYSTIMER/systimer.c ****  * 2015-05-29:
  52:../Dave/Generated/SYSTIMER/systimer.c ****  *     - SYSTIMER_TICK_PERIOD_US macro is used for calculation purpose in SYSTIMER_CreateTimer and
  53:../Dave/Generated/SYSTIMER/systimer.c ****  *       SYSTIMER_RestartTimer APIs<br>
  54:../Dave/Generated/SYSTIMER/systimer.c ****  *
  55:../Dave/Generated/SYSTIMER/systimer.c ****  * 2015-07-31:
  56:../Dave/Generated/SYSTIMER/systimer.c ****  *     - Fixed return value issues for APIs SYSTIMER_StartTimer(), SYSTIMER_StopTimer(), SYSTIMER_R
  57:../Dave/Generated/SYSTIMER/systimer.c ****  *       and SYSTIMER_DeleteTimer().<br>
  58:../Dave/Generated/SYSTIMER/systimer.c ****  *
  59:../Dave/Generated/SYSTIMER/systimer.c ****  * 2015-08-25:
  60:../Dave/Generated/SYSTIMER/systimer.c ****  *     - Fixed GUI tool tip issues. Updated SYSTIMER.h file for help documentation range mistakes.<
  61:../Dave/Generated/SYSTIMER/systimer.c ****  *       Support for XMC4700 / XMC4800 added.
  62:../Dave/Generated/SYSTIMER/systimer.c ****  *     - Removed CPU_CTRL_XMC1_Init / CPU_CTRL_XMC4_Init function call.
  63:../Dave/Generated/SYSTIMER/systimer.c ****  *
  64:../Dave/Generated/SYSTIMER/systimer.c ****  * 2015-09-29:
  65:../Dave/Generated/SYSTIMER/systimer.c ****  *     - Fixed wrong parameter check in the CreateTimer API.
  66:../Dave/Generated/SYSTIMER/systimer.c ****  *       CreateTimer return 0 (indicates error) if the requested timer has a period less than the S
  67:../Dave/Generated/SYSTIMER/systimer.c ****  *
  68:../Dave/Generated/SYSTIMER/systimer.c ****  * 2016-08-05:
  69:../Dave/Generated/SYSTIMER/systimer.c ****  *     - Fixed reentracy problems when using SYSTIMER_StopTimer
  70:../Dave/Generated/SYSTIMER/systimer.c ****  *
  71:../Dave/Generated/SYSTIMER/systimer.c ****  * @endcond
  72:../Dave/Generated/SYSTIMER/systimer.c ****  *
  73:../Dave/Generated/SYSTIMER/systimer.c ****  */
  74:../Dave/Generated/SYSTIMER/systimer.c **** /**************************************************************************************************
  75:../Dave/Generated/SYSTIMER/systimer.c ****  * HEADER FILES
  76:../Dave/Generated/SYSTIMER/systimer.c ****  **************************************************************************************************
  77:../Dave/Generated/SYSTIMER/systimer.c **** 
  78:../Dave/Generated/SYSTIMER/systimer.c **** /* Included to access APP data structure, functions & enumerations */
  79:../Dave/Generated/SYSTIMER/systimer.c **** #include "systimer.h"
  80:../Dave/Generated/SYSTIMER/systimer.c **** 
  81:../Dave/Generated/SYSTIMER/systimer.c **** /**************************************************************************************************
  82:../Dave/Generated/SYSTIMER/systimer.c ****  * MACROS
  83:../Dave/Generated/SYSTIMER/systimer.c ****  **************************************************************************************************
  84:../Dave/Generated/SYSTIMER/systimer.c **** 
  85:../Dave/Generated/SYSTIMER/systimer.c **** #define HW_TIMER_ADDITIONAL_CNT (1U)
  86:../Dave/Generated/SYSTIMER/systimer.c **** 
  87:../Dave/Generated/SYSTIMER/systimer.c **** /**************************************************************************************************
  88:../Dave/Generated/SYSTIMER/systimer.c ****  * LOCAL DATA
  89:../Dave/Generated/SYSTIMER/systimer.c ****  **************************************************************************************************
  90:../Dave/Generated/SYSTIMER/systimer.c **** /* SYSTIMER_OBJECT structure acts as the timer control block */
  91:../Dave/Generated/SYSTIMER/systimer.c **** 
  92:../Dave/Generated/SYSTIMER/systimer.c **** typedef struct SYSTIMER_OBJECT
  93:../Dave/Generated/SYSTIMER/systimer.c **** {
  94:../Dave/Generated/SYSTIMER/systimer.c ****   struct SYSTIMER_OBJECT *next; /**< pointer to next timer control block */
  95:../Dave/Generated/SYSTIMER/systimer.c ****   struct SYSTIMER_OBJECT *prev; /**< Pointer to previous timer control block */
  96:../Dave/Generated/SYSTIMER/systimer.c ****   SYSTIMER_CALLBACK_t callback; /**< Callback function pointer */
  97:../Dave/Generated/SYSTIMER/systimer.c ****   SYSTIMER_MODE_t mode; /**< timer Type (single shot or periodic) */
  98:../Dave/Generated/SYSTIMER/systimer.c ****   SYSTIMER_STATE_t state; /**< timer state */
  99:../Dave/Generated/SYSTIMER/systimer.c ****   void *args; /**< Parameter to callback function */
 100:../Dave/Generated/SYSTIMER/systimer.c ****   uint32_t id; /**< timer ID */
 101:../Dave/Generated/SYSTIMER/systimer.c ****   uint32_t count; /**< timer count value */
 102:../Dave/Generated/SYSTIMER/systimer.c ****   uint32_t reload; /**< timer Reload count value */
 103:../Dave/Generated/SYSTIMER/systimer.c ****   bool delete_swtmr; /**< To delete the timer */
 104:../Dave/Generated/SYSTIMER/systimer.c **** } SYSTIMER_OBJECT_t;
 105:../Dave/Generated/SYSTIMER/systimer.c **** 
 106:../Dave/Generated/SYSTIMER/systimer.c **** /** Table which save timer control block. */
 107:../Dave/Generated/SYSTIMER/systimer.c **** SYSTIMER_OBJECT_t g_timer_tbl[SYSTIMER_CFG_MAX_TMR];
 108:../Dave/Generated/SYSTIMER/systimer.c **** 
 109:../Dave/Generated/SYSTIMER/systimer.c **** /* The header of the timer Control list. */
 110:../Dave/Generated/SYSTIMER/systimer.c **** SYSTIMER_OBJECT_t *g_timer_list = NULL;
 111:../Dave/Generated/SYSTIMER/systimer.c **** 
 112:../Dave/Generated/SYSTIMER/systimer.c **** /* Timer ID tracker */
 113:../Dave/Generated/SYSTIMER/systimer.c **** uint32_t g_timer_tracker = 0U;
 114:../Dave/Generated/SYSTIMER/systimer.c **** 
 115:../Dave/Generated/SYSTIMER/systimer.c **** /* SysTick counter */
 116:../Dave/Generated/SYSTIMER/systimer.c **** volatile uint32_t g_systick_count = 0U;
 117:../Dave/Generated/SYSTIMER/systimer.c **** 
 118:../Dave/Generated/SYSTIMER/systimer.c **** /**************************************************************************************************
 119:../Dave/Generated/SYSTIMER/systimer.c ****  * LOCAL ROUTINES
 120:../Dave/Generated/SYSTIMER/systimer.c ****  **************************************************************************************************
 121:../Dave/Generated/SYSTIMER/systimer.c **** 
 122:../Dave/Generated/SYSTIMER/systimer.c **** /*
 123:../Dave/Generated/SYSTIMER/systimer.c ****  * This function is called to insert a timer into the timer list.
 124:../Dave/Generated/SYSTIMER/systimer.c ****  */
 125:../Dave/Generated/SYSTIMER/systimer.c **** static void SYSTIMER_lInsertTimerList(uint32_t tbl_index);
 126:../Dave/Generated/SYSTIMER/systimer.c **** 
 127:../Dave/Generated/SYSTIMER/systimer.c **** /*
 128:../Dave/Generated/SYSTIMER/systimer.c ****  * This function is called to remove a timer from the timer list.
 129:../Dave/Generated/SYSTIMER/systimer.c ****  */
 130:../Dave/Generated/SYSTIMER/systimer.c **** static void SYSTIMER_lRemoveTimerList(uint32_t tbl_index);
 131:../Dave/Generated/SYSTIMER/systimer.c **** 
 132:../Dave/Generated/SYSTIMER/systimer.c **** /*
 133:../Dave/Generated/SYSTIMER/systimer.c ****  * Handler function  called from SysTick event handler.
 134:../Dave/Generated/SYSTIMER/systimer.c ****  */
 135:../Dave/Generated/SYSTIMER/systimer.c **** static void SYSTIMER_lTimerHandler(void);
 136:../Dave/Generated/SYSTIMER/systimer.c **** 
 137:../Dave/Generated/SYSTIMER/systimer.c **** /*
 138:../Dave/Generated/SYSTIMER/systimer.c ****  * SysTick handler which is the main interrupt service routine to service the
 139:../Dave/Generated/SYSTIMER/systimer.c ****  * system timer's configured
 140:../Dave/Generated/SYSTIMER/systimer.c ****  */
 141:../Dave/Generated/SYSTIMER/systimer.c **** void SysTick_Handler(void);
 142:../Dave/Generated/SYSTIMER/systimer.c **** 
 143:../Dave/Generated/SYSTIMER/systimer.c **** /**************************************************************************************************
 144:../Dave/Generated/SYSTIMER/systimer.c **** * API IMPLEMENTATION
 145:../Dave/Generated/SYSTIMER/systimer.c **** ***************************************************************************************************
 146:../Dave/Generated/SYSTIMER/systimer.c **** /*
 147:../Dave/Generated/SYSTIMER/systimer.c ****  * This function is called to insert a timer into the timer list.
 148:../Dave/Generated/SYSTIMER/systimer.c ****  */
 149:../Dave/Generated/SYSTIMER/systimer.c **** static void SYSTIMER_lInsertTimerList(uint32_t tbl_index)
 150:../Dave/Generated/SYSTIMER/systimer.c **** {
 320              	 .loc 2 150 0
 321              	 .cfi_startproc
 322              	 
 323              	 
 324              	 
 325 0000 90B4     	 push {r4,r7}
 326              	.LCFI21:
 327              	 .cfi_def_cfa_offset 8
 328              	 .cfi_offset 4,-8
 329              	 .cfi_offset 7,-4
 330 0002 86B0     	 sub sp,sp,#24
 331              	.LCFI22:
 332              	 .cfi_def_cfa_offset 32
 333 0004 00AF     	 add r7,sp,#0
 334              	.LCFI23:
 335              	 .cfi_def_cfa_register 7
 336 0006 7860     	 str r0,[r7,#4]
 151:../Dave/Generated/SYSTIMER/systimer.c ****   SYSTIMER_OBJECT_t *object_ptr;
 152:../Dave/Generated/SYSTIMER/systimer.c ****   int32_t delta_ticks;
 153:../Dave/Generated/SYSTIMER/systimer.c ****   int32_t timer_count;
 154:../Dave/Generated/SYSTIMER/systimer.c ****   bool found_flag = false;
 337              	 .loc 2 154 0
 338 0008 0023     	 movs r3,#0
 339 000a FB73     	 strb r3,[r7,#15]
 155:../Dave/Generated/SYSTIMER/systimer.c ****    /* Get timer time */
 156:../Dave/Generated/SYSTIMER/systimer.c ****   timer_count = (int32_t)g_timer_tbl[tbl_index].count;
 340              	 .loc 2 156 0
 341 000c 6B49     	 ldr r1,.L28
 342 000e 7A68     	 ldr r2,[r7,#4]
 343 0010 1346     	 mov r3,r2
 344 0012 DB00     	 lsls r3,r3,#3
 345 0014 1344     	 add r3,r3,r2
 346 0016 9B00     	 lsls r3,r3,#2
 347 0018 0B44     	 add r3,r3,r1
 348 001a 1833     	 adds r3,r3,#24
 349 001c 1B68     	 ldr r3,[r3]
 350 001e BB60     	 str r3,[r7,#8]
 157:../Dave/Generated/SYSTIMER/systimer.c ****   /* Check if Timer list is NULL */
 158:../Dave/Generated/SYSTIMER/systimer.c ****   if (NULL == g_timer_list)
 351              	 .loc 2 158 0
 352 0020 674B     	 ldr r3,.L28+4
 353 0022 1B68     	 ldr r3,[r3]
 354 0024 002B     	 cmp r3,#0
 355 0026 09D1     	 bne .L20
 159:../Dave/Generated/SYSTIMER/systimer.c ****   {
 160:../Dave/Generated/SYSTIMER/systimer.c ****     /* Set this as first Timer */
 161:../Dave/Generated/SYSTIMER/systimer.c ****     g_timer_list = &g_timer_tbl[tbl_index];
 356              	 .loc 2 161 0
 357 0028 7A68     	 ldr r2,[r7,#4]
 358 002a 1346     	 mov r3,r2
 359 002c DB00     	 lsls r3,r3,#3
 360 002e 1344     	 add r3,r3,r2
 361 0030 9B00     	 lsls r3,r3,#2
 362 0032 624A     	 ldr r2,.L28
 363 0034 1344     	 add r3,r3,r2
 364 0036 624A     	 ldr r2,.L28+4
 365 0038 1360     	 str r3,[r2]
 366 003a BBE0     	 b .L19
 367              	.L20:
 162:../Dave/Generated/SYSTIMER/systimer.c ****   }
 163:../Dave/Generated/SYSTIMER/systimer.c ****   /* If not, find the correct place, and insert the specified timer */
 164:../Dave/Generated/SYSTIMER/systimer.c ****   else
 165:../Dave/Generated/SYSTIMER/systimer.c ****   {
 166:../Dave/Generated/SYSTIMER/systimer.c ****     object_ptr = g_timer_list;
 368              	 .loc 2 166 0
 369 003c 604B     	 ldr r3,.L28+4
 370 003e 1B68     	 ldr r3,[r3]
 371 0040 7B61     	 str r3,[r7,#20]
 167:../Dave/Generated/SYSTIMER/systimer.c ****     /* Get timer tick */
 168:../Dave/Generated/SYSTIMER/systimer.c ****     delta_ticks = timer_count;
 372              	 .loc 2 168 0
 373 0042 BB68     	 ldr r3,[r7,#8]
 374 0044 3B61     	 str r3,[r7,#16]
 169:../Dave/Generated/SYSTIMER/systimer.c ****     /* Find correct place for inserting the timer */
 170:../Dave/Generated/SYSTIMER/systimer.c ****     while ((NULL != object_ptr) && (false == found_flag))
 375              	 .loc 2 170 0
 376 0046 ABE0     	 b .L22
 377              	.L27:
 171:../Dave/Generated/SYSTIMER/systimer.c ****     {
 172:../Dave/Generated/SYSTIMER/systimer.c ****       /* Get timer Count Difference */
 173:../Dave/Generated/SYSTIMER/systimer.c ****       delta_ticks -= (int32_t)object_ptr->count;
 378              	 .loc 2 173 0
 379 0048 7B69     	 ldr r3,[r7,#20]
 380 004a 9B69     	 ldr r3,[r3,#24]
 381 004c 1A46     	 mov r2,r3
 382 004e 3B69     	 ldr r3,[r7,#16]
 383 0050 9B1A     	 subs r3,r3,r2
 384 0052 3B61     	 str r3,[r7,#16]
 174:../Dave/Generated/SYSTIMER/systimer.c ****       /* Check for delta ticks < 0 */
 175:../Dave/Generated/SYSTIMER/systimer.c ****       if (delta_ticks <= 0)
 385              	 .loc 2 175 0
 386 0054 3B69     	 ldr r3,[r7,#16]
 387 0056 002B     	 cmp r3,#0
 388 0058 7ADC     	 bgt .L23
 176:../Dave/Generated/SYSTIMER/systimer.c ****       {
 177:../Dave/Generated/SYSTIMER/systimer.c ****         /* Check If head item */
 178:../Dave/Generated/SYSTIMER/systimer.c ****         if (NULL != object_ptr->prev)
 389              	 .loc 2 178 0
 390 005a 7B69     	 ldr r3,[r7,#20]
 391 005c 5B68     	 ldr r3,[r3,#4]
 392 005e 002B     	 cmp r3,#0
 393 0060 26D0     	 beq .L24
 179:../Dave/Generated/SYSTIMER/systimer.c ****         {
 180:../Dave/Generated/SYSTIMER/systimer.c ****           /* If Insert to list */
 181:../Dave/Generated/SYSTIMER/systimer.c ****           object_ptr->prev->next = &g_timer_tbl[tbl_index];
 394              	 .loc 2 181 0
 395 0062 7B69     	 ldr r3,[r7,#20]
 396 0064 5968     	 ldr r1,[r3,#4]
 397 0066 7A68     	 ldr r2,[r7,#4]
 398 0068 1346     	 mov r3,r2
 399 006a DB00     	 lsls r3,r3,#3
 400 006c 1344     	 add r3,r3,r2
 401 006e 9B00     	 lsls r3,r3,#2
 402 0070 524A     	 ldr r2,.L28
 403 0072 1344     	 add r3,r3,r2
 404 0074 0B60     	 str r3,[r1]
 182:../Dave/Generated/SYSTIMER/systimer.c ****           g_timer_tbl[tbl_index].prev = object_ptr->prev;
 405              	 .loc 2 182 0
 406 0076 7B69     	 ldr r3,[r7,#20]
 407 0078 5968     	 ldr r1,[r3,#4]
 408 007a 5048     	 ldr r0,.L28
 409 007c 7A68     	 ldr r2,[r7,#4]
 410 007e 1346     	 mov r3,r2
 411 0080 DB00     	 lsls r3,r3,#3
 412 0082 1344     	 add r3,r3,r2
 413 0084 9B00     	 lsls r3,r3,#2
 414 0086 0344     	 add r3,r3,r0
 415 0088 5960     	 str r1,[r3,#4]
 183:../Dave/Generated/SYSTIMER/systimer.c ****           g_timer_tbl[tbl_index].next = object_ptr;
 416              	 .loc 2 183 0
 417 008a 4C49     	 ldr r1,.L28
 418 008c 7A68     	 ldr r2,[r7,#4]
 419 008e 1346     	 mov r3,r2
 420 0090 DB00     	 lsls r3,r3,#3
 421 0092 1344     	 add r3,r3,r2
 422 0094 9B00     	 lsls r3,r3,#2
 423 0096 0B44     	 add r3,r3,r1
 424 0098 7A69     	 ldr r2,[r7,#20]
 425 009a 1A60     	 str r2,[r3]
 184:../Dave/Generated/SYSTIMER/systimer.c ****           object_ptr->prev = &g_timer_tbl[tbl_index];
 426              	 .loc 2 184 0
 427 009c 7A68     	 ldr r2,[r7,#4]
 428 009e 1346     	 mov r3,r2
 429 00a0 DB00     	 lsls r3,r3,#3
 430 00a2 1344     	 add r3,r3,r2
 431 00a4 9B00     	 lsls r3,r3,#2
 432 00a6 454A     	 ldr r2,.L28
 433 00a8 1A44     	 add r2,r2,r3
 434 00aa 7B69     	 ldr r3,[r7,#20]
 435 00ac 5A60     	 str r2,[r3,#4]
 436 00ae 1CE0     	 b .L25
 437              	.L24:
 185:../Dave/Generated/SYSTIMER/systimer.c ****         }
 186:../Dave/Generated/SYSTIMER/systimer.c ****         else
 187:../Dave/Generated/SYSTIMER/systimer.c ****         {
 188:../Dave/Generated/SYSTIMER/systimer.c ****           /* Set Timer as first item */
 189:../Dave/Generated/SYSTIMER/systimer.c ****           g_timer_tbl[tbl_index].next = g_timer_list;
 438              	 .loc 2 189 0
 439 00b0 434B     	 ldr r3,.L28+4
 440 00b2 1968     	 ldr r1,[r3]
 441 00b4 4148     	 ldr r0,.L28
 442 00b6 7A68     	 ldr r2,[r7,#4]
 443 00b8 1346     	 mov r3,r2
 444 00ba DB00     	 lsls r3,r3,#3
 445 00bc 1344     	 add r3,r3,r2
 446 00be 9B00     	 lsls r3,r3,#2
 447 00c0 0344     	 add r3,r3,r0
 448 00c2 1960     	 str r1,[r3]
 190:../Dave/Generated/SYSTIMER/systimer.c ****           g_timer_list->prev = &g_timer_tbl[tbl_index];
 449              	 .loc 2 190 0
 450 00c4 3E4B     	 ldr r3,.L28+4
 451 00c6 1968     	 ldr r1,[r3]
 452 00c8 7A68     	 ldr r2,[r7,#4]
 453 00ca 1346     	 mov r3,r2
 454 00cc DB00     	 lsls r3,r3,#3
 455 00ce 1344     	 add r3,r3,r2
 456 00d0 9B00     	 lsls r3,r3,#2
 457 00d2 3A4A     	 ldr r2,.L28
 458 00d4 1344     	 add r3,r3,r2
 459 00d6 4B60     	 str r3,[r1,#4]
 191:../Dave/Generated/SYSTIMER/systimer.c ****           g_timer_list = &g_timer_tbl[tbl_index];
 460              	 .loc 2 191 0
 461 00d8 7A68     	 ldr r2,[r7,#4]
 462 00da 1346     	 mov r3,r2
 463 00dc DB00     	 lsls r3,r3,#3
 464 00de 1344     	 add r3,r3,r2
 465 00e0 9B00     	 lsls r3,r3,#2
 466 00e2 364A     	 ldr r2,.L28
 467 00e4 1344     	 add r3,r3,r2
 468 00e6 364A     	 ldr r2,.L28+4
 469 00e8 1360     	 str r3,[r2]
 470              	.L25:
 192:../Dave/Generated/SYSTIMER/systimer.c ****         }
 193:../Dave/Generated/SYSTIMER/systimer.c ****         g_timer_tbl[tbl_index].count = g_timer_tbl[tbl_index].next->count + (uint32_t)delta_ticks;
 471              	 .loc 2 193 0
 472 00ea 3449     	 ldr r1,.L28
 473 00ec 7A68     	 ldr r2,[r7,#4]
 474 00ee 1346     	 mov r3,r2
 475 00f0 DB00     	 lsls r3,r3,#3
 476 00f2 1344     	 add r3,r3,r2
 477 00f4 9B00     	 lsls r3,r3,#2
 478 00f6 0B44     	 add r3,r3,r1
 479 00f8 1B68     	 ldr r3,[r3]
 480 00fa 9A69     	 ldr r2,[r3,#24]
 481 00fc 3B69     	 ldr r3,[r7,#16]
 482 00fe D118     	 adds r1,r2,r3
 483 0100 2E48     	 ldr r0,.L28
 484 0102 7A68     	 ldr r2,[r7,#4]
 485 0104 1346     	 mov r3,r2
 486 0106 DB00     	 lsls r3,r3,#3
 487 0108 1344     	 add r3,r3,r2
 488 010a 9B00     	 lsls r3,r3,#2
 489 010c 0344     	 add r3,r3,r0
 490 010e 1833     	 adds r3,r3,#24
 491 0110 1960     	 str r1,[r3]
 194:../Dave/Generated/SYSTIMER/systimer.c ****         g_timer_tbl[tbl_index].next->count  -= g_timer_tbl[tbl_index].count;
 492              	 .loc 2 194 0
 493 0112 2A49     	 ldr r1,.L28
 494 0114 7A68     	 ldr r2,[r7,#4]
 495 0116 1346     	 mov r3,r2
 496 0118 DB00     	 lsls r3,r3,#3
 497 011a 1344     	 add r3,r3,r2
 498 011c 9B00     	 lsls r3,r3,#2
 499 011e 0B44     	 add r3,r3,r1
 500 0120 1968     	 ldr r1,[r3]
 501 0122 2648     	 ldr r0,.L28
 502 0124 7A68     	 ldr r2,[r7,#4]
 503 0126 1346     	 mov r3,r2
 504 0128 DB00     	 lsls r3,r3,#3
 505 012a 1344     	 add r3,r3,r2
 506 012c 9B00     	 lsls r3,r3,#2
 507 012e 0344     	 add r3,r3,r0
 508 0130 1B68     	 ldr r3,[r3]
 509 0132 9869     	 ldr r0,[r3,#24]
 510 0134 214C     	 ldr r4,.L28
 511 0136 7A68     	 ldr r2,[r7,#4]
 512 0138 1346     	 mov r3,r2
 513 013a DB00     	 lsls r3,r3,#3
 514 013c 1344     	 add r3,r3,r2
 515 013e 9B00     	 lsls r3,r3,#2
 516 0140 2344     	 add r3,r3,r4
 517 0142 1833     	 adds r3,r3,#24
 518 0144 1B68     	 ldr r3,[r3]
 519 0146 C31A     	 subs r3,r0,r3
 520 0148 8B61     	 str r3,[r1,#24]
 195:../Dave/Generated/SYSTIMER/systimer.c ****         found_flag = true;
 521              	 .loc 2 195 0
 522 014a 0123     	 movs r3,#1
 523 014c FB73     	 strb r3,[r7,#15]
 524 014e 24E0     	 b .L26
 525              	.L23:
 196:../Dave/Generated/SYSTIMER/systimer.c ****       }
 197:../Dave/Generated/SYSTIMER/systimer.c ****       /* Check for last item in list */
 198:../Dave/Generated/SYSTIMER/systimer.c ****       else
 199:../Dave/Generated/SYSTIMER/systimer.c ****       {
 200:../Dave/Generated/SYSTIMER/systimer.c ****         if ((delta_ticks > 0) && (NULL == object_ptr->next))
 526              	 .loc 2 200 0
 527 0150 3B69     	 ldr r3,[r7,#16]
 528 0152 002B     	 cmp r3,#0
 529 0154 21DD     	 ble .L26
 530              	 .loc 2 200 0 is_stmt 0 discriminator 1
 531 0156 7B69     	 ldr r3,[r7,#20]
 532 0158 1B68     	 ldr r3,[r3]
 533 015a 002B     	 cmp r3,#0
 534 015c 1DD1     	 bne .L26
 201:../Dave/Generated/SYSTIMER/systimer.c ****         {
 202:../Dave/Generated/SYSTIMER/systimer.c ****           /* Yes, insert into */
 203:../Dave/Generated/SYSTIMER/systimer.c ****           g_timer_tbl[tbl_index].prev = object_ptr;
 535              	 .loc 2 203 0 is_stmt 1
 536 015e 1749     	 ldr r1,.L28
 537 0160 7A68     	 ldr r2,[r7,#4]
 538 0162 1346     	 mov r3,r2
 539 0164 DB00     	 lsls r3,r3,#3
 540 0166 1344     	 add r3,r3,r2
 541 0168 9B00     	 lsls r3,r3,#2
 542 016a 0B44     	 add r3,r3,r1
 543 016c 7A69     	 ldr r2,[r7,#20]
 544 016e 5A60     	 str r2,[r3,#4]
 204:../Dave/Generated/SYSTIMER/systimer.c ****           object_ptr->next = &g_timer_tbl[tbl_index];
 545              	 .loc 2 204 0
 546 0170 7A68     	 ldr r2,[r7,#4]
 547 0172 1346     	 mov r3,r2
 548 0174 DB00     	 lsls r3,r3,#3
 549 0176 1344     	 add r3,r3,r2
 550 0178 9B00     	 lsls r3,r3,#2
 551 017a 104A     	 ldr r2,.L28
 552 017c 1A44     	 add r2,r2,r3
 553 017e 7B69     	 ldr r3,[r7,#20]
 554 0180 1A60     	 str r2,[r3]
 205:../Dave/Generated/SYSTIMER/systimer.c ****           g_timer_tbl[tbl_index].count = (uint32_t)delta_ticks;
 555              	 .loc 2 205 0
 556 0182 3969     	 ldr r1,[r7,#16]
 557 0184 0D48     	 ldr r0,.L28
 558 0186 7A68     	 ldr r2,[r7,#4]
 559 0188 1346     	 mov r3,r2
 560 018a DB00     	 lsls r3,r3,#3
 561 018c 1344     	 add r3,r3,r2
 562 018e 9B00     	 lsls r3,r3,#2
 563 0190 0344     	 add r3,r3,r0
 564 0192 1833     	 adds r3,r3,#24
 565 0194 1960     	 str r1,[r3]
 206:../Dave/Generated/SYSTIMER/systimer.c ****           found_flag = true;
 566              	 .loc 2 206 0
 567 0196 0123     	 movs r3,#1
 568 0198 FB73     	 strb r3,[r7,#15]
 569              	.L26:
 207:../Dave/Generated/SYSTIMER/systimer.c ****         }
 208:../Dave/Generated/SYSTIMER/systimer.c ****       }
 209:../Dave/Generated/SYSTIMER/systimer.c ****       /* Get the next item in timer list */
 210:../Dave/Generated/SYSTIMER/systimer.c ****       object_ptr = object_ptr->next;
 570              	 .loc 2 210 0
 571 019a 7B69     	 ldr r3,[r7,#20]
 572 019c 1B68     	 ldr r3,[r3]
 573 019e 7B61     	 str r3,[r7,#20]
 574              	.L22:
 170:../Dave/Generated/SYSTIMER/systimer.c ****     {
 575              	 .loc 2 170 0
 576 01a0 7B69     	 ldr r3,[r7,#20]
 577 01a2 002B     	 cmp r3,#0
 578 01a4 06D0     	 beq .L19
 170:../Dave/Generated/SYSTIMER/systimer.c ****     {
 579              	 .loc 2 170 0 is_stmt 0 discriminator 1
 580 01a6 FB7B     	 ldrb r3,[r7,#15]
 581 01a8 83F00103 	 eor r3,r3,#1
 582 01ac DBB2     	 uxtb r3,r3
 583 01ae 002B     	 cmp r3,#0
 584 01b0 7FF44AAF 	 bne .L27
 585              	.L19:
 211:../Dave/Generated/SYSTIMER/systimer.c ****     }
 212:../Dave/Generated/SYSTIMER/systimer.c ****   }
 213:../Dave/Generated/SYSTIMER/systimer.c **** }
 586              	 .loc 2 213 0 is_stmt 1
 587 01b4 1837     	 adds r7,r7,#24
 588              	.LCFI24:
 589              	 .cfi_def_cfa_offset 8
 590 01b6 BD46     	 mov sp,r7
 591              	.LCFI25:
 592              	 .cfi_def_cfa_register 13
 593              	 
 594 01b8 90BC     	 pop {r4,r7}
 595              	.LCFI26:
 596              	 .cfi_restore 7
 597              	 .cfi_restore 4
 598              	 .cfi_def_cfa_offset 0
 599 01ba 7047     	 bx lr
 600              	.L29:
 601              	 .align 2
 602              	.L28:
 603 01bc 00000000 	 .word g_timer_tbl
 604 01c0 00000000 	 .word g_timer_list
 605              	 .cfi_endproc
 606              	.LFE128:
 608              	 .section .text.SYSTIMER_lRemoveTimerList,"ax",%progbits
 609              	 .align 2
 610              	 .thumb
 611              	 .thumb_func
 613              	SYSTIMER_lRemoveTimerList:
 614              	.LFB129:
 214:../Dave/Generated/SYSTIMER/systimer.c **** 
 215:../Dave/Generated/SYSTIMER/systimer.c **** /*
 216:../Dave/Generated/SYSTIMER/systimer.c ****  * This function is called to remove a timer from the timer list. 
 217:../Dave/Generated/SYSTIMER/systimer.c ****  */
 218:../Dave/Generated/SYSTIMER/systimer.c **** static void SYSTIMER_lRemoveTimerList(uint32_t tbl_index)
 219:../Dave/Generated/SYSTIMER/systimer.c **** {
 615              	 .loc 2 219 0
 616              	 .cfi_startproc
 617              	 
 618              	 
 619              	 
 620 0000 80B4     	 push {r7}
 621              	.LCFI27:
 622              	 .cfi_def_cfa_offset 4
 623              	 .cfi_offset 7,-4
 624 0002 85B0     	 sub sp,sp,#20
 625              	.LCFI28:
 626              	 .cfi_def_cfa_offset 24
 627 0004 00AF     	 add r7,sp,#0
 628              	.LCFI29:
 629              	 .cfi_def_cfa_register 7
 630 0006 7860     	 str r0,[r7,#4]
 220:../Dave/Generated/SYSTIMER/systimer.c ****   SYSTIMER_OBJECT_t *object_ptr;
 221:../Dave/Generated/SYSTIMER/systimer.c ****   object_ptr = &g_timer_tbl[tbl_index];
 631              	 .loc 2 221 0
 632 0008 7A68     	 ldr r2,[r7,#4]
 633 000a 1346     	 mov r3,r2
 634 000c DB00     	 lsls r3,r3,#3
 635 000e 1344     	 add r3,r3,r2
 636 0010 9B00     	 lsls r3,r3,#2
 637 0012 294A     	 ldr r2,.L35
 638 0014 1344     	 add r3,r3,r2
 639 0016 FB60     	 str r3,[r7,#12]
 222:../Dave/Generated/SYSTIMER/systimer.c ****   /* Check whether only one timer available */
 223:../Dave/Generated/SYSTIMER/systimer.c ****   if ((NULL == object_ptr->prev) && (NULL == object_ptr->next ))
 640              	 .loc 2 223 0
 641 0018 FB68     	 ldr r3,[r7,#12]
 642 001a 5B68     	 ldr r3,[r3,#4]
 643 001c 002B     	 cmp r3,#0
 644 001e 07D1     	 bne .L31
 645              	 .loc 2 223 0 is_stmt 0 discriminator 1
 646 0020 FB68     	 ldr r3,[r7,#12]
 647 0022 1B68     	 ldr r3,[r3]
 648 0024 002B     	 cmp r3,#0
 649 0026 03D1     	 bne .L31
 224:../Dave/Generated/SYSTIMER/systimer.c ****   {
 225:../Dave/Generated/SYSTIMER/systimer.c ****     /* set timer list as NULL */ 
 226:../Dave/Generated/SYSTIMER/systimer.c ****     g_timer_list = NULL;                  
 650              	 .loc 2 226 0 is_stmt 1
 651 0028 244B     	 ldr r3,.L35+4
 652 002a 0022     	 movs r2,#0
 653 002c 1A60     	 str r2,[r3]
 654 002e 3DE0     	 b .L30
 655              	.L31:
 227:../Dave/Generated/SYSTIMER/systimer.c ****   }
 228:../Dave/Generated/SYSTIMER/systimer.c ****   /* Check if the first item in timer list */
 229:../Dave/Generated/SYSTIMER/systimer.c ****   else if (NULL == object_ptr->prev)
 656              	 .loc 2 229 0
 657 0030 FB68     	 ldr r3,[r7,#12]
 658 0032 5B68     	 ldr r3,[r3,#4]
 659 0034 002B     	 cmp r3,#0
 660 0036 14D1     	 bne .L33
 230:../Dave/Generated/SYSTIMER/systimer.c ****   {
 231:../Dave/Generated/SYSTIMER/systimer.c ****     /* Remove timer from list, and reset timer list */
 232:../Dave/Generated/SYSTIMER/systimer.c ****     g_timer_list  = object_ptr->next;
 661              	 .loc 2 232 0
 662 0038 FB68     	 ldr r3,[r7,#12]
 663 003a 1B68     	 ldr r3,[r3]
 664 003c 1F4A     	 ldr r2,.L35+4
 665 003e 1360     	 str r3,[r2]
 233:../Dave/Generated/SYSTIMER/systimer.c ****     g_timer_list->prev = NULL;
 666              	 .loc 2 233 0
 667 0040 1E4B     	 ldr r3,.L35+4
 668 0042 1B68     	 ldr r3,[r3]
 669 0044 0022     	 movs r2,#0
 670 0046 5A60     	 str r2,[r3,#4]
 234:../Dave/Generated/SYSTIMER/systimer.c ****     g_timer_list->count += object_ptr->count;
 671              	 .loc 2 234 0
 672 0048 1C4B     	 ldr r3,.L35+4
 673 004a 1B68     	 ldr r3,[r3]
 674 004c 1B4A     	 ldr r2,.L35+4
 675 004e 1268     	 ldr r2,[r2]
 676 0050 9169     	 ldr r1,[r2,#24]
 677 0052 FA68     	 ldr r2,[r7,#12]
 678 0054 9269     	 ldr r2,[r2,#24]
 679 0056 0A44     	 add r2,r2,r1
 680 0058 9A61     	 str r2,[r3,#24]
 235:../Dave/Generated/SYSTIMER/systimer.c ****     object_ptr->next    = NULL;
 681              	 .loc 2 235 0
 682 005a FB68     	 ldr r3,[r7,#12]
 683 005c 0022     	 movs r2,#0
 684 005e 1A60     	 str r2,[r3]
 685 0060 24E0     	 b .L30
 686              	.L33:
 236:../Dave/Generated/SYSTIMER/systimer.c ****   }
 237:../Dave/Generated/SYSTIMER/systimer.c ****   /* Check if the last item in timer list */
 238:../Dave/Generated/SYSTIMER/systimer.c ****   else if (NULL == object_ptr->next)
 687              	 .loc 2 238 0
 688 0062 FB68     	 ldr r3,[r7,#12]
 689 0064 1B68     	 ldr r3,[r3]
 690 0066 002B     	 cmp r3,#0
 691 0068 07D1     	 bne .L34
 239:../Dave/Generated/SYSTIMER/systimer.c ****   {
 240:../Dave/Generated/SYSTIMER/systimer.c ****     /* Remove timer from list */
 241:../Dave/Generated/SYSTIMER/systimer.c ****     object_ptr->prev->next = NULL;
 692              	 .loc 2 241 0
 693 006a FB68     	 ldr r3,[r7,#12]
 694 006c 5B68     	 ldr r3,[r3,#4]
 695 006e 0022     	 movs r2,#0
 696 0070 1A60     	 str r2,[r3]
 242:../Dave/Generated/SYSTIMER/systimer.c ****     object_ptr->prev = NULL;
 697              	 .loc 2 242 0
 698 0072 FB68     	 ldr r3,[r7,#12]
 699 0074 0022     	 movs r2,#0
 700 0076 5A60     	 str r2,[r3,#4]
 701 0078 18E0     	 b .L30
 702              	.L34:
 243:../Dave/Generated/SYSTIMER/systimer.c ****   }
 244:../Dave/Generated/SYSTIMER/systimer.c ****   else                       
 245:../Dave/Generated/SYSTIMER/systimer.c ****   {
 246:../Dave/Generated/SYSTIMER/systimer.c ****     /* Remove timer from list */
 247:../Dave/Generated/SYSTIMER/systimer.c ****     object_ptr->prev->next  =  object_ptr->next;
 703              	 .loc 2 247 0
 704 007a FB68     	 ldr r3,[r7,#12]
 705 007c 5B68     	 ldr r3,[r3,#4]
 706 007e FA68     	 ldr r2,[r7,#12]
 707 0080 1268     	 ldr r2,[r2]
 708 0082 1A60     	 str r2,[r3]
 248:../Dave/Generated/SYSTIMER/systimer.c ****     object_ptr->next->prev  =  object_ptr->prev;
 709              	 .loc 2 248 0
 710 0084 FB68     	 ldr r3,[r7,#12]
 711 0086 1B68     	 ldr r3,[r3]
 712 0088 FA68     	 ldr r2,[r7,#12]
 713 008a 5268     	 ldr r2,[r2,#4]
 714 008c 5A60     	 str r2,[r3,#4]
 249:../Dave/Generated/SYSTIMER/systimer.c ****     object_ptr->next->count += object_ptr->count;
 715              	 .loc 2 249 0
 716 008e FB68     	 ldr r3,[r7,#12]
 717 0090 1B68     	 ldr r3,[r3]
 718 0092 FA68     	 ldr r2,[r7,#12]
 719 0094 1268     	 ldr r2,[r2]
 720 0096 9169     	 ldr r1,[r2,#24]
 721 0098 FA68     	 ldr r2,[r7,#12]
 722 009a 9269     	 ldr r2,[r2,#24]
 723 009c 0A44     	 add r2,r2,r1
 724 009e 9A61     	 str r2,[r3,#24]
 250:../Dave/Generated/SYSTIMER/systimer.c ****     object_ptr->next = NULL;
 725              	 .loc 2 250 0
 726 00a0 FB68     	 ldr r3,[r7,#12]
 727 00a2 0022     	 movs r2,#0
 728 00a4 1A60     	 str r2,[r3]
 251:../Dave/Generated/SYSTIMER/systimer.c ****     object_ptr->prev = NULL;
 729              	 .loc 2 251 0
 730 00a6 FB68     	 ldr r3,[r7,#12]
 731 00a8 0022     	 movs r2,#0
 732 00aa 5A60     	 str r2,[r3,#4]
 733              	.L30:
 252:../Dave/Generated/SYSTIMER/systimer.c ****   }
 253:../Dave/Generated/SYSTIMER/systimer.c **** }
 734              	 .loc 2 253 0
 735 00ac 1437     	 adds r7,r7,#20
 736              	.LCFI30:
 737              	 .cfi_def_cfa_offset 4
 738 00ae BD46     	 mov sp,r7
 739              	.LCFI31:
 740              	 .cfi_def_cfa_register 13
 741              	 
 742 00b0 5DF8047B 	 ldr r7,[sp],#4
 743              	.LCFI32:
 744              	 .cfi_restore 7
 745              	 .cfi_def_cfa_offset 0
 746 00b4 7047     	 bx lr
 747              	.L36:
 748 00b6 00BF     	 .align 2
 749              	.L35:
 750 00b8 00000000 	 .word g_timer_tbl
 751 00bc 00000000 	 .word g_timer_list
 752              	 .cfi_endproc
 753              	.LFE129:
 755              	 .section .text.SYSTIMER_lTimerHandler,"ax",%progbits
 756              	 .align 2
 757              	 .thumb
 758              	 .thumb_func
 760              	SYSTIMER_lTimerHandler:
 761              	.LFB130:
 254:../Dave/Generated/SYSTIMER/systimer.c **** 
 255:../Dave/Generated/SYSTIMER/systimer.c **** /*
 256:../Dave/Generated/SYSTIMER/systimer.c ****  * Handler function called from SysTick event handler.
 257:../Dave/Generated/SYSTIMER/systimer.c ****  */
 258:../Dave/Generated/SYSTIMER/systimer.c **** static void SYSTIMER_lTimerHandler(void)
 259:../Dave/Generated/SYSTIMER/systimer.c **** {
 762              	 .loc 2 259 0
 763              	 .cfi_startproc
 764              	 
 765              	 
 766 0000 80B5     	 push {r7,lr}
 767              	.LCFI33:
 768              	 .cfi_def_cfa_offset 8
 769              	 .cfi_offset 7,-8
 770              	 .cfi_offset 14,-4
 771 0002 82B0     	 sub sp,sp,#8
 772              	.LCFI34:
 773              	 .cfi_def_cfa_offset 16
 774 0004 00AF     	 add r7,sp,#0
 775              	.LCFI35:
 776              	 .cfi_def_cfa_register 7
 260:../Dave/Generated/SYSTIMER/systimer.c ****   SYSTIMER_OBJECT_t *object_ptr;
 261:../Dave/Generated/SYSTIMER/systimer.c ****   /* Get first item of timer list */
 262:../Dave/Generated/SYSTIMER/systimer.c ****   object_ptr = g_timer_list;
 777              	 .loc 2 262 0
 778 0006 2F4B     	 ldr r3,.L47
 779 0008 1B68     	 ldr r3,[r3]
 780 000a 7B60     	 str r3,[r7,#4]
 263:../Dave/Generated/SYSTIMER/systimer.c ****   while ((NULL != object_ptr) && (0U == object_ptr->count))
 781              	 .loc 2 263 0
 782 000c 50E0     	 b .L38
 783              	.L46:
 264:../Dave/Generated/SYSTIMER/systimer.c ****   {
 265:../Dave/Generated/SYSTIMER/systimer.c ****     if (true == object_ptr->delete_swtmr)
 784              	 .loc 2 265 0
 785 000e 7B68     	 ldr r3,[r7,#4]
 786 0010 93F82030 	 ldrb r3,[r3,#32]
 787 0014 002B     	 cmp r3,#0
 788 0016 13D0     	 beq .L39
 266:../Dave/Generated/SYSTIMER/systimer.c ****     {
 267:../Dave/Generated/SYSTIMER/systimer.c ****       /* Yes, remove this timer from timer list */
 268:../Dave/Generated/SYSTIMER/systimer.c ****       SYSTIMER_lRemoveTimerList((uint32_t)object_ptr->id);
 789              	 .loc 2 268 0
 790 0018 7B68     	 ldr r3,[r7,#4]
 791 001a 5B69     	 ldr r3,[r3,#20]
 792 001c 1846     	 mov r0,r3
 793 001e FFF7FEFF 	 bl SYSTIMER_lRemoveTimerList
 269:../Dave/Generated/SYSTIMER/systimer.c ****       /* Set timer status as SYSTIMER_STATE_NOT_INITIALIZED */
 270:../Dave/Generated/SYSTIMER/systimer.c ****       object_ptr->state = SYSTIMER_STATE_NOT_INITIALIZED;
 794              	 .loc 2 270 0
 795 0022 7B68     	 ldr r3,[r7,#4]
 796 0024 0022     	 movs r2,#0
 797 0026 5A73     	 strb r2,[r3,#13]
 271:../Dave/Generated/SYSTIMER/systimer.c ****       /* Release resource which are hold by this timer */
 272:../Dave/Generated/SYSTIMER/systimer.c ****       g_timer_tracker &= ~(1U << object_ptr->id);
 798              	 .loc 2 272 0
 799 0028 7B68     	 ldr r3,[r7,#4]
 800 002a 5B69     	 ldr r3,[r3,#20]
 801 002c 1A46     	 mov r2,r3
 802 002e 0123     	 movs r3,#1
 803 0030 9340     	 lsls r3,r3,r2
 804 0032 DA43     	 mvns r2,r3
 805 0034 244B     	 ldr r3,.L47+4
 806 0036 1B68     	 ldr r3,[r3]
 807 0038 1340     	 ands r3,r3,r2
 808 003a 234A     	 ldr r2,.L47+4
 809 003c 1360     	 str r3,[r2]
 810 003e 34E0     	 b .L40
 811              	.L39:
 273:../Dave/Generated/SYSTIMER/systimer.c ****     }
 274:../Dave/Generated/SYSTIMER/systimer.c ****     /* Check whether timer is a one shot timer */
 275:../Dave/Generated/SYSTIMER/systimer.c ****     else if (SYSTIMER_MODE_ONE_SHOT == object_ptr->mode)
 812              	 .loc 2 275 0
 813 0040 7B68     	 ldr r3,[r7,#4]
 814 0042 1B7B     	 ldrb r3,[r3,#12]
 815 0044 002B     	 cmp r3,#0
 816 0046 12D1     	 bne .L41
 276:../Dave/Generated/SYSTIMER/systimer.c ****     {
 277:../Dave/Generated/SYSTIMER/systimer.c ****       if (SYSTIMER_STATE_RUNNING == object_ptr->state)
 817              	 .loc 2 277 0
 818 0048 7B68     	 ldr r3,[r7,#4]
 819 004a 5B7B     	 ldrb r3,[r3,#13]
 820 004c 012B     	 cmp r3,#1
 821 004e 2CD1     	 bne .L40
 278:../Dave/Generated/SYSTIMER/systimer.c ****       {
 279:../Dave/Generated/SYSTIMER/systimer.c ****         /* Yes, remove this timer from timer list */
 280:../Dave/Generated/SYSTIMER/systimer.c ****         SYSTIMER_lRemoveTimerList((uint32_t)object_ptr->id);
 822              	 .loc 2 280 0
 823 0050 7B68     	 ldr r3,[r7,#4]
 824 0052 5B69     	 ldr r3,[r3,#20]
 825 0054 1846     	 mov r0,r3
 826 0056 FFF7FEFF 	 bl SYSTIMER_lRemoveTimerList
 281:../Dave/Generated/SYSTIMER/systimer.c ****         /* Set timer status as SYSTIMER_STATE_STOPPED */
 282:../Dave/Generated/SYSTIMER/systimer.c ****         object_ptr->state = SYSTIMER_STATE_STOPPED;
 827              	 .loc 2 282 0
 828 005a 7B68     	 ldr r3,[r7,#4]
 829 005c 0222     	 movs r2,#2
 830 005e 5A73     	 strb r2,[r3,#13]
 283:../Dave/Generated/SYSTIMER/systimer.c ****         /* Call timer callback function */
 284:../Dave/Generated/SYSTIMER/systimer.c ****         (object_ptr->callback)(object_ptr->args);
 831              	 .loc 2 284 0
 832 0060 7B68     	 ldr r3,[r7,#4]
 833 0062 9B68     	 ldr r3,[r3,#8]
 834 0064 7A68     	 ldr r2,[r7,#4]
 835 0066 1269     	 ldr r2,[r2,#16]
 836 0068 1046     	 mov r0,r2
 837 006a 9847     	 blx r3
 838 006c 1DE0     	 b .L40
 839              	.L41:
 285:../Dave/Generated/SYSTIMER/systimer.c ****       }
 286:../Dave/Generated/SYSTIMER/systimer.c ****     }
 287:../Dave/Generated/SYSTIMER/systimer.c ****     /* Check whether timer is periodic timer */
 288:../Dave/Generated/SYSTIMER/systimer.c ****     else if (SYSTIMER_MODE_PERIODIC == object_ptr->mode)
 840              	 .loc 2 288 0
 841 006e 7B68     	 ldr r3,[r7,#4]
 842 0070 1B7B     	 ldrb r3,[r3,#12]
 843 0072 012B     	 cmp r3,#1
 844 0074 18D1     	 bne .L43
 289:../Dave/Generated/SYSTIMER/systimer.c ****     {
 290:../Dave/Generated/SYSTIMER/systimer.c ****       if (SYSTIMER_STATE_RUNNING == object_ptr->state)
 845              	 .loc 2 290 0
 846 0076 7B68     	 ldr r3,[r7,#4]
 847 0078 5B7B     	 ldrb r3,[r3,#13]
 848 007a 012B     	 cmp r3,#1
 849 007c 15D1     	 bne .L40
 291:../Dave/Generated/SYSTIMER/systimer.c ****       {
 292:../Dave/Generated/SYSTIMER/systimer.c ****         /* Yes, remove this timer from timer list */
 293:../Dave/Generated/SYSTIMER/systimer.c ****         SYSTIMER_lRemoveTimerList((uint32_t)object_ptr->id);
 850              	 .loc 2 293 0
 851 007e 7B68     	 ldr r3,[r7,#4]
 852 0080 5B69     	 ldr r3,[r3,#20]
 853 0082 1846     	 mov r0,r3
 854 0084 FFF7FEFF 	 bl SYSTIMER_lRemoveTimerList
 294:../Dave/Generated/SYSTIMER/systimer.c ****         /* Reset timer tick */
 295:../Dave/Generated/SYSTIMER/systimer.c ****         object_ptr->count = object_ptr->reload;
 855              	 .loc 2 295 0
 856 0088 7B68     	 ldr r3,[r7,#4]
 857 008a DA69     	 ldr r2,[r3,#28]
 858 008c 7B68     	 ldr r3,[r7,#4]
 859 008e 9A61     	 str r2,[r3,#24]
 296:../Dave/Generated/SYSTIMER/systimer.c ****         /* Insert timer into timer list */
 297:../Dave/Generated/SYSTIMER/systimer.c ****         SYSTIMER_lInsertTimerList((uint32_t)object_ptr->id);
 860              	 .loc 2 297 0
 861 0090 7B68     	 ldr r3,[r7,#4]
 862 0092 5B69     	 ldr r3,[r3,#20]
 863 0094 1846     	 mov r0,r3
 864 0096 FFF7FEFF 	 bl SYSTIMER_lInsertTimerList
 298:../Dave/Generated/SYSTIMER/systimer.c ****         /* Call timer callback function */
 299:../Dave/Generated/SYSTIMER/systimer.c ****         (object_ptr->callback)(object_ptr->args);
 865              	 .loc 2 299 0
 866 009a 7B68     	 ldr r3,[r7,#4]
 867 009c 9B68     	 ldr r3,[r3,#8]
 868 009e 7A68     	 ldr r2,[r7,#4]
 869 00a0 1269     	 ldr r2,[r2,#16]
 870 00a2 1046     	 mov r0,r2
 871 00a4 9847     	 blx r3
 872 00a6 00E0     	 b .L40
 873              	.L43:
 300:../Dave/Generated/SYSTIMER/systimer.c ****       }
 301:../Dave/Generated/SYSTIMER/systimer.c ****     }
 302:../Dave/Generated/SYSTIMER/systimer.c ****     else
 303:../Dave/Generated/SYSTIMER/systimer.c ****     {
 304:../Dave/Generated/SYSTIMER/systimer.c ****       break;
 874              	 .loc 2 304 0
 875 00a8 09E0     	 b .L37
 876              	.L40:
 305:../Dave/Generated/SYSTIMER/systimer.c ****     }
 306:../Dave/Generated/SYSTIMER/systimer.c ****     /* Get first item of timer list */
 307:../Dave/Generated/SYSTIMER/systimer.c ****     object_ptr = g_timer_list;
 877              	 .loc 2 307 0
 878 00aa 064B     	 ldr r3,.L47
 879 00ac 1B68     	 ldr r3,[r3]
 880 00ae 7B60     	 str r3,[r7,#4]
 881              	.L38:
 263:../Dave/Generated/SYSTIMER/systimer.c ****   {
 882              	 .loc 2 263 0
 883 00b0 7B68     	 ldr r3,[r7,#4]
 884 00b2 002B     	 cmp r3,#0
 885 00b4 03D0     	 beq .L37
 263:../Dave/Generated/SYSTIMER/systimer.c ****   {
 886              	 .loc 2 263 0 is_stmt 0 discriminator 1
 887 00b6 7B68     	 ldr r3,[r7,#4]
 888 00b8 9B69     	 ldr r3,[r3,#24]
 889 00ba 002B     	 cmp r3,#0
 890 00bc A7D0     	 beq .L46
 891              	.L37:
 308:../Dave/Generated/SYSTIMER/systimer.c ****   }
 309:../Dave/Generated/SYSTIMER/systimer.c **** }
 892              	 .loc 2 309 0 is_stmt 1
 893 00be 0837     	 adds r7,r7,#8
 894              	.LCFI36:
 895              	 .cfi_def_cfa_offset 8
 896 00c0 BD46     	 mov sp,r7
 897              	.LCFI37:
 898              	 .cfi_def_cfa_register 13
 899              	 
 900 00c2 80BD     	 pop {r7,pc}
 901              	.L48:
 902              	 .align 2
 903              	.L47:
 904 00c4 00000000 	 .word g_timer_list
 905 00c8 00000000 	 .word g_timer_tracker
 906              	 .cfi_endproc
 907              	.LFE130:
 909              	 .section .text.SysTick_Handler,"ax",%progbits
 910              	 .align 2
 911              	 .global SysTick_Handler
 912              	 .thumb
 913              	 .thumb_func
 915              	SysTick_Handler:
 916              	.LFB131:
 310:../Dave/Generated/SYSTIMER/systimer.c **** 
 311:../Dave/Generated/SYSTIMER/systimer.c **** /*
 312:../Dave/Generated/SYSTIMER/systimer.c ****  *  SysTick Event Handler.
 313:../Dave/Generated/SYSTIMER/systimer.c ****  */
 314:../Dave/Generated/SYSTIMER/systimer.c **** void SysTick_Handler(void)
 315:../Dave/Generated/SYSTIMER/systimer.c **** {
 917              	 .loc 2 315 0
 918              	 .cfi_startproc
 919              	 
 920              	 
 921 0000 80B5     	 push {r7,lr}
 922              	.LCFI38:
 923              	 .cfi_def_cfa_offset 8
 924              	 .cfi_offset 7,-8
 925              	 .cfi_offset 14,-4
 926 0002 82B0     	 sub sp,sp,#8
 927              	.LCFI39:
 928              	 .cfi_def_cfa_offset 16
 929 0004 00AF     	 add r7,sp,#0
 930              	.LCFI40:
 931              	 .cfi_def_cfa_register 7
 316:../Dave/Generated/SYSTIMER/systimer.c ****   SYSTIMER_OBJECT_t *object_ptr;
 317:../Dave/Generated/SYSTIMER/systimer.c ****   object_ptr = g_timer_list;
 932              	 .loc 2 317 0
 933 0006 0E4B     	 ldr r3,.L52
 934 0008 1B68     	 ldr r3,[r3]
 935 000a 7B60     	 str r3,[r7,#4]
 318:../Dave/Generated/SYSTIMER/systimer.c ****   g_systick_count++;
 936              	 .loc 2 318 0
 937 000c 0D4B     	 ldr r3,.L52+4
 938 000e 1B68     	 ldr r3,[r3]
 939 0010 0133     	 adds r3,r3,#1
 940 0012 0C4A     	 ldr r2,.L52+4
 941 0014 1360     	 str r3,[r2]
 319:../Dave/Generated/SYSTIMER/systimer.c **** 
 320:../Dave/Generated/SYSTIMER/systimer.c ****   if (NULL != object_ptr)
 942              	 .loc 2 320 0
 943 0016 7B68     	 ldr r3,[r7,#4]
 944 0018 002B     	 cmp r3,#0
 945 001a 0ED0     	 beq .L49
 321:../Dave/Generated/SYSTIMER/systimer.c ****   {
 322:../Dave/Generated/SYSTIMER/systimer.c ****     if (object_ptr->count > 1UL)
 946              	 .loc 2 322 0
 947 001c 7B68     	 ldr r3,[r7,#4]
 948 001e 9B69     	 ldr r3,[r3,#24]
 949 0020 012B     	 cmp r3,#1
 950 0022 05D9     	 bls .L51
 323:../Dave/Generated/SYSTIMER/systimer.c ****     {
 324:../Dave/Generated/SYSTIMER/systimer.c ****       object_ptr->count--;
 951              	 .loc 2 324 0
 952 0024 7B68     	 ldr r3,[r7,#4]
 953 0026 9B69     	 ldr r3,[r3,#24]
 954 0028 5A1E     	 subs r2,r3,#1
 955 002a 7B68     	 ldr r3,[r7,#4]
 956 002c 9A61     	 str r2,[r3,#24]
 957 002e 04E0     	 b .L49
 958              	.L51:
 325:../Dave/Generated/SYSTIMER/systimer.c ****     }
 326:../Dave/Generated/SYSTIMER/systimer.c ****     else
 327:../Dave/Generated/SYSTIMER/systimer.c ****     {
 328:../Dave/Generated/SYSTIMER/systimer.c ****       object_ptr->count = 0U;
 959              	 .loc 2 328 0
 960 0030 7B68     	 ldr r3,[r7,#4]
 961 0032 0022     	 movs r2,#0
 962 0034 9A61     	 str r2,[r3,#24]
 329:../Dave/Generated/SYSTIMER/systimer.c ****       SYSTIMER_lTimerHandler();
 963              	 .loc 2 329 0
 964 0036 FFF7FEFF 	 bl SYSTIMER_lTimerHandler
 965              	.L49:
 330:../Dave/Generated/SYSTIMER/systimer.c ****     }
 331:../Dave/Generated/SYSTIMER/systimer.c ****   }
 332:../Dave/Generated/SYSTIMER/systimer.c **** }
 966              	 .loc 2 332 0
 967 003a 0837     	 adds r7,r7,#8
 968              	.LCFI41:
 969              	 .cfi_def_cfa_offset 8
 970 003c BD46     	 mov sp,r7
 971              	.LCFI42:
 972              	 .cfi_def_cfa_register 13
 973              	 
 974 003e 80BD     	 pop {r7,pc}
 975              	.L53:
 976              	 .align 2
 977              	.L52:
 978 0040 00000000 	 .word g_timer_list
 979 0044 00000000 	 .word g_systick_count
 980              	 .cfi_endproc
 981              	.LFE131:
 983              	 .section .text.SYSTIMER_GetAppVersion,"ax",%progbits
 984              	 .align 2
 985              	 .global SYSTIMER_GetAppVersion
 986              	 .thumb
 987              	 .thumb_func
 989              	SYSTIMER_GetAppVersion:
 990              	.LFB132:
 333:../Dave/Generated/SYSTIMER/systimer.c **** 
 334:../Dave/Generated/SYSTIMER/systimer.c **** /** @ingroup Simple_System_Timer_App PublicFunc
 335:../Dave/Generated/SYSTIMER/systimer.c ****  * @{
 336:../Dave/Generated/SYSTIMER/systimer.c ****  */
 337:../Dave/Generated/SYSTIMER/systimer.c **** 
 338:../Dave/Generated/SYSTIMER/systimer.c **** /*
 339:../Dave/Generated/SYSTIMER/systimer.c ****  * Function to retrieve the version of the SYSTIMER APP.
 340:../Dave/Generated/SYSTIMER/systimer.c ****  */
 341:../Dave/Generated/SYSTIMER/systimer.c **** DAVE_APP_VERSION_t SYSTIMER_GetAppVersion()
 342:../Dave/Generated/SYSTIMER/systimer.c **** {
 991              	 .loc 2 342 0
 992              	 .cfi_startproc
 993              	 
 994              	 
 995              	 
 996 0000 80B4     	 push {r7}
 997              	.LCFI43:
 998              	 .cfi_def_cfa_offset 4
 999              	 .cfi_offset 7,-4
 1000 0002 83B0     	 sub sp,sp,#12
 1001              	.LCFI44:
 1002              	 .cfi_def_cfa_offset 16
 1003 0004 00AF     	 add r7,sp,#0
 1004              	.LCFI45:
 1005              	 .cfi_def_cfa_register 7
 343:../Dave/Generated/SYSTIMER/systimer.c ****   DAVE_APP_VERSION_t version;
 344:../Dave/Generated/SYSTIMER/systimer.c **** 
 345:../Dave/Generated/SYSTIMER/systimer.c ****   version.major = (uint8_t)SYSTIMER_MAJOR_VERSION;
 1006              	 .loc 2 345 0
 1007 0006 0423     	 movs r3,#4
 1008 0008 3B70     	 strb r3,[r7]
 346:../Dave/Generated/SYSTIMER/systimer.c ****   version.minor = (uint8_t)SYSTIMER_MINOR_VERSION;
 1009              	 .loc 2 346 0
 1010 000a 0123     	 movs r3,#1
 1011 000c 7B70     	 strb r3,[r7,#1]
 347:../Dave/Generated/SYSTIMER/systimer.c ****   version.patch = (uint8_t)SYSTIMER_PATCH_VERSION;
 1012              	 .loc 2 347 0
 1013 000e 0E23     	 movs r3,#14
 1014 0010 BB70     	 strb r3,[r7,#2]
 348:../Dave/Generated/SYSTIMER/systimer.c **** 
 349:../Dave/Generated/SYSTIMER/systimer.c ****   return (version);
 1015              	 .loc 2 349 0
 1016 0012 3B1D     	 adds r3,r7,#4
 1017 0014 3A46     	 mov r2,r7
 1018 0016 1268     	 ldr r2,[r2]
 1019 0018 1146     	 mov r1,r2
 1020 001a 1980     	 strh r1,[r3]
 1021 001c 0233     	 adds r3,r3,#2
 1022 001e 120C     	 lsrs r2,r2,#16
 1023 0020 1A70     	 strb r2,[r3]
 1024 0022 0023     	 movs r3,#0
 1025 0024 3A79     	 ldrb r2,[r7,#4]
 1026 0026 62F30703 	 bfi r3,r2,#0,#8
 1027 002a 7A79     	 ldrb r2,[r7,#5]
 1028 002c 62F30F23 	 bfi r3,r2,#8,#8
 1029 0030 BA79     	 ldrb r2,[r7,#6]
 1030 0032 62F31743 	 bfi r3,r2,#16,#8
 350:../Dave/Generated/SYSTIMER/systimer.c **** }
 1031              	 .loc 2 350 0
 1032 0036 1846     	 mov r0,r3
 1033 0038 0C37     	 adds r7,r7,#12
 1034              	.LCFI46:
 1035              	 .cfi_def_cfa_offset 4
 1036 003a BD46     	 mov sp,r7
 1037              	.LCFI47:
 1038              	 .cfi_def_cfa_register 13
 1039              	 
 1040 003c 5DF8047B 	 ldr r7,[sp],#4
 1041              	.LCFI48:
 1042              	 .cfi_restore 7
 1043              	 .cfi_def_cfa_offset 0
 1044 0040 7047     	 bx lr
 1045              	 .cfi_endproc
 1046              	.LFE132:
 1048 0042 00BF     	 .section .text.SYSTIMER_Init,"ax",%progbits
 1049              	 .align 2
 1050              	 .global SYSTIMER_Init
 1051              	 .thumb
 1052              	 .thumb_func
 1054              	SYSTIMER_Init:
 1055              	.LFB133:
 351:../Dave/Generated/SYSTIMER/systimer.c **** 
 352:../Dave/Generated/SYSTIMER/systimer.c **** /*
 353:../Dave/Generated/SYSTIMER/systimer.c ****  * Initialization function which initializes the SYSTIMER APP, configures SysTick timer and SysTick
 354:../Dave/Generated/SYSTIMER/systimer.c ****  */
 355:../Dave/Generated/SYSTIMER/systimer.c **** SYSTIMER_STATUS_t SYSTIMER_Init(SYSTIMER_t *handle)
 356:../Dave/Generated/SYSTIMER/systimer.c **** {
 1056              	 .loc 2 356 0
 1057              	 .cfi_startproc
 1058              	 
 1059              	 
 1060 0000 80B5     	 push {r7,lr}
 1061              	.LCFI49:
 1062              	 .cfi_def_cfa_offset 8
 1063              	 .cfi_offset 7,-8
 1064              	 .cfi_offset 14,-4
 1065 0002 84B0     	 sub sp,sp,#16
 1066              	.LCFI50:
 1067              	 .cfi_def_cfa_offset 24
 1068 0004 00AF     	 add r7,sp,#0
 1069              	.LCFI51:
 1070              	 .cfi_def_cfa_register 7
 1071 0006 7860     	 str r0,[r7,#4]
 357:../Dave/Generated/SYSTIMER/systimer.c ****   SYSTIMER_STATUS_t status = SYSTIMER_STATUS_SUCCESS;
 1072              	 .loc 2 357 0
 1073 0008 0023     	 movs r3,#0
 1074 000a FB73     	 strb r3,[r7,#15]
 358:../Dave/Generated/SYSTIMER/systimer.c **** 
 359:../Dave/Generated/SYSTIMER/systimer.c ****   XMC_ASSERT("SYSTIMER_Init: SYSTIMER APP handle pointer uninitialized", (handle != NULL));
 360:../Dave/Generated/SYSTIMER/systimer.c **** 
 361:../Dave/Generated/SYSTIMER/systimer.c ****   /* Check APP initialization status to ensure whether SYSTIMER_Init called or not, initialize SYST
 362:../Dave/Generated/SYSTIMER/systimer.c ****    * SYSTIMER_Init called first time.
 363:../Dave/Generated/SYSTIMER/systimer.c ****    */
 364:../Dave/Generated/SYSTIMER/systimer.c ****   if (false == handle->init_status)
 1075              	 .loc 2 364 0
 1076 000c 7B68     	 ldr r3,[r7,#4]
 1077 000e 1B78     	 ldrb r3,[r3]
 1078 0010 83F00103 	 eor r3,r3,#1
 1079 0014 DBB2     	 uxtb r3,r3
 1080 0016 002B     	 cmp r3,#0
 1081 0018 21D0     	 beq .L57
 365:../Dave/Generated/SYSTIMER/systimer.c ****   {
 366:../Dave/Generated/SYSTIMER/systimer.c ****     /* Initialize the header of the list */
 367:../Dave/Generated/SYSTIMER/systimer.c ****     g_timer_list = NULL;
 1082              	 .loc 2 367 0
 1083 001a 134B     	 ldr r3,.L59
 1084 001c 0022     	 movs r2,#0
 1085 001e 1A60     	 str r2,[r3]
 368:../Dave/Generated/SYSTIMER/systimer.c ****     /* Initialize SysTick timer */
 369:../Dave/Generated/SYSTIMER/systimer.c ****     status = (SYSTIMER_STATUS_t)SysTick_Config((uint32_t)(SYSTIMER_SYSTICK_CLOCK * SYSTIMER_TICK_PE
 1086              	 .loc 2 369 0
 1087 0020 4FF4B460 	 mov r0,#1440
 1088 0024 FFF7FEFF 	 bl SysTick_Config
 1089 0028 0346     	 mov r3,r0
 1090 002a FB73     	 strb r3,[r7,#15]
 370:../Dave/Generated/SYSTIMER/systimer.c **** 
 371:../Dave/Generated/SYSTIMER/systimer.c ****     if (SYSTIMER_STATUS_FAILURE == status)
 1091              	 .loc 2 371 0
 1092 002c FB7B     	 ldrb r3,[r7,#15]
 1093 002e 012B     	 cmp r3,#1
 1094 0030 15D0     	 beq .L57
 372:../Dave/Generated/SYSTIMER/systimer.c ****     {
 373:../Dave/Generated/SYSTIMER/systimer.c ****       XMC_DEBUG("SYSTIMER_Init: Timer reload value out of range");
 374:../Dave/Generated/SYSTIMER/systimer.c ****     }
 375:../Dave/Generated/SYSTIMER/systimer.c ****     else
 376:../Dave/Generated/SYSTIMER/systimer.c ****     {
 377:../Dave/Generated/SYSTIMER/systimer.c **** #if (UC_FAMILY == XMC4)
 378:../Dave/Generated/SYSTIMER/systimer.c ****       /* setting of First SW Timer period is always and subpriority value for XMC4000 devices */
 379:../Dave/Generated/SYSTIMER/systimer.c ****       NVIC_SetPriority(SysTick_IRQn, NVIC_EncodePriority(
 1095              	 .loc 2 379 0
 1096 0032 FFF7FEFF 	 bl NVIC_GetPriorityGrouping
 1097 0036 0346     	 mov r3,r0
 1098 0038 1846     	 mov r0,r3
 1099 003a 3F21     	 movs r1,#63
 1100 003c 0022     	 movs r2,#0
 1101 003e FFF7FEFF 	 bl NVIC_EncodePriority
 1102 0042 0346     	 mov r3,r0
 1103 0044 4FF0FF30 	 mov r0,#-1
 1104 0048 1946     	 mov r1,r3
 1105 004a FFF7FEFF 	 bl NVIC_SetPriority
 380:../Dave/Generated/SYSTIMER/systimer.c ****       NVIC_GetPriorityGrouping(), SYSTIMER_PRIORITY, SYSTIMER_SUBPRIORITY));
 381:../Dave/Generated/SYSTIMER/systimer.c **** #elif (UC_FAMILY == XMC1)
 382:../Dave/Generated/SYSTIMER/systimer.c ****       /* setting of priority value for XMC1000 devices */
 383:../Dave/Generated/SYSTIMER/systimer.c ****       NVIC_SetPriority(SysTick_IRQn, SYSTIMER_PRIORITY);
 384:../Dave/Generated/SYSTIMER/systimer.c **** #endif      
 385:../Dave/Generated/SYSTIMER/systimer.c ****       g_timer_tracker = 0U;
 1106              	 .loc 2 385 0
 1107 004e 074B     	 ldr r3,.L59+4
 1108 0050 0022     	 movs r2,#0
 1109 0052 1A60     	 str r2,[r3]
 386:../Dave/Generated/SYSTIMER/systimer.c ****       /* Update the Initialization status of the SYSTIMER APP instance */
 387:../Dave/Generated/SYSTIMER/systimer.c ****       handle->init_status = true;
 1110              	 .loc 2 387 0
 1111 0054 7B68     	 ldr r3,[r7,#4]
 1112 0056 0122     	 movs r2,#1
 1113 0058 1A70     	 strb r2,[r3]
 388:../Dave/Generated/SYSTIMER/systimer.c ****       status = SYSTIMER_STATUS_SUCCESS;
 1114              	 .loc 2 388 0
 1115 005a 0023     	 movs r3,#0
 1116 005c FB73     	 strb r3,[r7,#15]
 1117              	.L57:
 389:../Dave/Generated/SYSTIMER/systimer.c ****     }
 390:../Dave/Generated/SYSTIMER/systimer.c ****   }
 391:../Dave/Generated/SYSTIMER/systimer.c **** 
 392:../Dave/Generated/SYSTIMER/systimer.c ****   return (status);
 1118              	 .loc 2 392 0
 1119 005e FB7B     	 ldrb r3,[r7,#15]
 393:../Dave/Generated/SYSTIMER/systimer.c **** }
 1120              	 .loc 2 393 0
 1121 0060 1846     	 mov r0,r3
 1122 0062 1037     	 adds r7,r7,#16
 1123              	.LCFI52:
 1124              	 .cfi_def_cfa_offset 8
 1125 0064 BD46     	 mov sp,r7
 1126              	.LCFI53:
 1127              	 .cfi_def_cfa_register 13
 1128              	 
 1129 0066 80BD     	 pop {r7,pc}
 1130              	.L60:
 1131              	 .align 2
 1132              	.L59:
 1133 0068 00000000 	 .word g_timer_list
 1134 006c 00000000 	 .word g_timer_tracker
 1135              	 .cfi_endproc
 1136              	.LFE133:
 1138              	 .section .text.SYSTIMER_CreateTimer,"ax",%progbits
 1139              	 .align 2
 1140              	 .global SYSTIMER_CreateTimer
 1141              	 .thumb
 1142              	 .thumb_func
 1144              	SYSTIMER_CreateTimer:
 1145              	.LFB134:
 394:../Dave/Generated/SYSTIMER/systimer.c **** 
 395:../Dave/Generated/SYSTIMER/systimer.c **** /*
 396:../Dave/Generated/SYSTIMER/systimer.c ****  *  API for creating a new software Timer instance.
 397:../Dave/Generated/SYSTIMER/systimer.c ****  */
 398:../Dave/Generated/SYSTIMER/systimer.c **** uint32_t SYSTIMER_CreateTimer
 399:../Dave/Generated/SYSTIMER/systimer.c **** (
 400:../Dave/Generated/SYSTIMER/systimer.c ****   uint32_t period,
 401:../Dave/Generated/SYSTIMER/systimer.c ****   SYSTIMER_MODE_t mode,
 402:../Dave/Generated/SYSTIMER/systimer.c ****   SYSTIMER_CALLBACK_t callback,
 403:../Dave/Generated/SYSTIMER/systimer.c ****   void  *args
 404:../Dave/Generated/SYSTIMER/systimer.c **** )
 405:../Dave/Generated/SYSTIMER/systimer.c **** {
 1146              	 .loc 2 405 0
 1147              	 .cfi_startproc
 1148              	 
 1149              	 
 1150              	 
 1151 0000 80B4     	 push {r7}
 1152              	.LCFI54:
 1153              	 .cfi_def_cfa_offset 4
 1154              	 .cfi_offset 7,-4
 1155 0002 89B0     	 sub sp,sp,#36
 1156              	.LCFI55:
 1157              	 .cfi_def_cfa_offset 40
 1158 0004 00AF     	 add r7,sp,#0
 1159              	.LCFI56:
 1160              	 .cfi_def_cfa_register 7
 1161 0006 F860     	 str r0,[r7,#12]
 1162 0008 7A60     	 str r2,[r7,#4]
 1163 000a 3B60     	 str r3,[r7]
 1164 000c 0B46     	 mov r3,r1
 1165 000e FB72     	 strb r3,[r7,#11]
 406:../Dave/Generated/SYSTIMER/systimer.c ****   uint32_t id = 0U;
 1166              	 .loc 2 406 0
 1167 0010 0023     	 movs r3,#0
 1168 0012 FB61     	 str r3,[r7,#28]
 407:../Dave/Generated/SYSTIMER/systimer.c ****   uint32_t count = 0U;
 1169              	 .loc 2 407 0
 1170 0014 0023     	 movs r3,#0
 1171 0016 BB61     	 str r3,[r7,#24]
 408:../Dave/Generated/SYSTIMER/systimer.c ****   uint32_t period_ratio = 0U;
 1172              	 .loc 2 408 0
 1173 0018 0023     	 movs r3,#0
 1174 001a 7B61     	 str r3,[r7,#20]
 409:../Dave/Generated/SYSTIMER/systimer.c **** 
 410:../Dave/Generated/SYSTIMER/systimer.c ****   XMC_ASSERT("SYSTIMER_CreateTimer: Timer creation failure due to invalid period value",
 411:../Dave/Generated/SYSTIMER/systimer.c ****             ((period >= SYSTIMER_TICK_PERIOD_US) && (period > 0U) && (period <= 0xFFFFFFFFU)));
 412:../Dave/Generated/SYSTIMER/systimer.c ****   XMC_ASSERT("SYSTIMER_CreateTimer: Timer creation failure due to invalid timer mode",
 413:../Dave/Generated/SYSTIMER/systimer.c ****             ((SYSTIMER_MODE_ONE_SHOT == mode) || (SYSTIMER_MODE_PERIODIC == mode)));
 414:../Dave/Generated/SYSTIMER/systimer.c ****   XMC_ASSERT("SYSTIMER_CreateTimer: Can not create software without user callback", (NULL != callba
 415:../Dave/Generated/SYSTIMER/systimer.c ****   
 416:../Dave/Generated/SYSTIMER/systimer.c ****   if (period < SYSTIMER_TICK_PERIOD_US)
 1175              	 .loc 2 416 0
 1176 001c FB68     	 ldr r3,[r7,#12]
 1177 001e 092B     	 cmp r3,#9
 1178 0020 02D8     	 bhi .L62
 417:../Dave/Generated/SYSTIMER/systimer.c ****   {
 418:../Dave/Generated/SYSTIMER/systimer.c ****     id = 0U;
 1179              	 .loc 2 418 0
 1180 0022 0023     	 movs r3,#0
 1181 0024 FB61     	 str r3,[r7,#28]
 1182 0026 7BE0     	 b .L63
 1183              	.L62:
 419:../Dave/Generated/SYSTIMER/systimer.c ****   }
 420:../Dave/Generated/SYSTIMER/systimer.c ****   else
 421:../Dave/Generated/SYSTIMER/systimer.c ****   {
 422:../Dave/Generated/SYSTIMER/systimer.c ****     for (count = 0U; count < SYSTIMER_CFG_MAX_TMR; count++)
 1184              	 .loc 2 422 0
 1185 0028 0023     	 movs r3,#0
 1186 002a BB61     	 str r3,[r7,#24]
 1187 002c 75E0     	 b .L64
 1188              	.L66:
 423:../Dave/Generated/SYSTIMER/systimer.c ****     {
 424:../Dave/Generated/SYSTIMER/systimer.c ****       /* Check for free timer ID */
 425:../Dave/Generated/SYSTIMER/systimer.c ****       if (0U == (g_timer_tracker & (1U << count)))
 1189              	 .loc 2 425 0
 1190 002e BB69     	 ldr r3,[r7,#24]
 1191 0030 0122     	 movs r2,#1
 1192 0032 9A40     	 lsls r2,r2,r3
 1193 0034 3E4B     	 ldr r3,.L68
 1194 0036 1B68     	 ldr r3,[r3]
 1195 0038 1340     	 ands r3,r3,r2
 1196 003a 002B     	 cmp r3,#0
 1197 003c 6AD1     	 bne .L65
 426:../Dave/Generated/SYSTIMER/systimer.c ****       {
 427:../Dave/Generated/SYSTIMER/systimer.c ****         /* If yes, assign ID to this timer */
 428:../Dave/Generated/SYSTIMER/systimer.c ****         g_timer_tracker |= (1U << count);
 1198              	 .loc 2 428 0
 1199 003e BB69     	 ldr r3,[r7,#24]
 1200 0040 0122     	 movs r2,#1
 1201 0042 9A40     	 lsls r2,r2,r3
 1202 0044 3A4B     	 ldr r3,.L68
 1203 0046 1B68     	 ldr r3,[r3]
 1204 0048 1343     	 orrs r3,r3,r2
 1205 004a 394A     	 ldr r2,.L68
 1206 004c 1360     	 str r3,[r2]
 429:../Dave/Generated/SYSTIMER/systimer.c ****         /* Initialize the timer as per input values */
 430:../Dave/Generated/SYSTIMER/systimer.c ****         g_timer_tbl[count].id     = count;
 1207              	 .loc 2 430 0
 1208 004e 3949     	 ldr r1,.L68+4
 1209 0050 BA69     	 ldr r2,[r7,#24]
 1210 0052 1346     	 mov r3,r2
 1211 0054 DB00     	 lsls r3,r3,#3
 1212 0056 1344     	 add r3,r3,r2
 1213 0058 9B00     	 lsls r3,r3,#2
 1214 005a 0B44     	 add r3,r3,r1
 1215 005c 1033     	 adds r3,r3,#16
 1216 005e BA69     	 ldr r2,[r7,#24]
 1217 0060 5A60     	 str r2,[r3,#4]
 431:../Dave/Generated/SYSTIMER/systimer.c ****         g_timer_tbl[count].mode   = mode;
 1218              	 .loc 2 431 0
 1219 0062 3449     	 ldr r1,.L68+4
 1220 0064 BA69     	 ldr r2,[r7,#24]
 1221 0066 1346     	 mov r3,r2
 1222 0068 DB00     	 lsls r3,r3,#3
 1223 006a 1344     	 add r3,r3,r2
 1224 006c 9B00     	 lsls r3,r3,#2
 1225 006e 0B44     	 add r3,r3,r1
 1226 0070 0833     	 adds r3,r3,#8
 1227 0072 FA7A     	 ldrb r2,[r7,#11]
 1228 0074 1A71     	 strb r2,[r3,#4]
 432:../Dave/Generated/SYSTIMER/systimer.c ****         g_timer_tbl[count].state  = SYSTIMER_STATE_STOPPED;
 1229              	 .loc 2 432 0
 1230 0076 2F49     	 ldr r1,.L68+4
 1231 0078 BA69     	 ldr r2,[r7,#24]
 1232 007a 1346     	 mov r3,r2
 1233 007c DB00     	 lsls r3,r3,#3
 1234 007e 1344     	 add r3,r3,r2
 1235 0080 9B00     	 lsls r3,r3,#2
 1236 0082 0B44     	 add r3,r3,r1
 1237 0084 0833     	 adds r3,r3,#8
 1238 0086 0222     	 movs r2,#2
 1239 0088 5A71     	 strb r2,[r3,#5]
 433:../Dave/Generated/SYSTIMER/systimer.c ****         period_ratio = (uint32_t)(period / SYSTIMER_TICK_PERIOD_US);
 1240              	 .loc 2 433 0
 1241 008a FB68     	 ldr r3,[r7,#12]
 1242 008c 2A4A     	 ldr r2,.L68+8
 1243 008e A2FB0323 	 umull r2,r3,r2,r3
 1244 0092 DB08     	 lsrs r3,r3,#3
 1245 0094 7B61     	 str r3,[r7,#20]
 434:../Dave/Generated/SYSTIMER/systimer.c ****         g_timer_tbl[count].count  = (period_ratio + HW_TIMER_ADDITIONAL_CNT);
 1246              	 .loc 2 434 0
 1247 0096 7B69     	 ldr r3,[r7,#20]
 1248 0098 591C     	 adds r1,r3,#1
 1249 009a 2648     	 ldr r0,.L68+4
 1250 009c BA69     	 ldr r2,[r7,#24]
 1251 009e 1346     	 mov r3,r2
 1252 00a0 DB00     	 lsls r3,r3,#3
 1253 00a2 1344     	 add r3,r3,r2
 1254 00a4 9B00     	 lsls r3,r3,#2
 1255 00a6 0344     	 add r3,r3,r0
 1256 00a8 1833     	 adds r3,r3,#24
 1257 00aa 1960     	 str r1,[r3]
 435:../Dave/Generated/SYSTIMER/systimer.c ****         g_timer_tbl[count].reload  = period_ratio;
 1258              	 .loc 2 435 0
 1259 00ac 2149     	 ldr r1,.L68+4
 1260 00ae BA69     	 ldr r2,[r7,#24]
 1261 00b0 1346     	 mov r3,r2
 1262 00b2 DB00     	 lsls r3,r3,#3
 1263 00b4 1344     	 add r3,r3,r2
 1264 00b6 9B00     	 lsls r3,r3,#2
 1265 00b8 0B44     	 add r3,r3,r1
 1266 00ba 1833     	 adds r3,r3,#24
 1267 00bc 7A69     	 ldr r2,[r7,#20]
 1268 00be 5A60     	 str r2,[r3,#4]
 436:../Dave/Generated/SYSTIMER/systimer.c ****         g_timer_tbl[count].callback = callback;
 1269              	 .loc 2 436 0
 1270 00c0 1C49     	 ldr r1,.L68+4
 1271 00c2 BA69     	 ldr r2,[r7,#24]
 1272 00c4 1346     	 mov r3,r2
 1273 00c6 DB00     	 lsls r3,r3,#3
 1274 00c8 1344     	 add r3,r3,r2
 1275 00ca 9B00     	 lsls r3,r3,#2
 1276 00cc 0B44     	 add r3,r3,r1
 1277 00ce 0833     	 adds r3,r3,#8
 1278 00d0 7A68     	 ldr r2,[r7,#4]
 1279 00d2 1A60     	 str r2,[r3]
 437:../Dave/Generated/SYSTIMER/systimer.c ****         g_timer_tbl[count].args = args;
 1280              	 .loc 2 437 0
 1281 00d4 1749     	 ldr r1,.L68+4
 1282 00d6 BA69     	 ldr r2,[r7,#24]
 1283 00d8 1346     	 mov r3,r2
 1284 00da DB00     	 lsls r3,r3,#3
 1285 00dc 1344     	 add r3,r3,r2
 1286 00de 9B00     	 lsls r3,r3,#2
 1287 00e0 0B44     	 add r3,r3,r1
 1288 00e2 1033     	 adds r3,r3,#16
 1289 00e4 3A68     	 ldr r2,[r7]
 1290 00e6 1A60     	 str r2,[r3]
 438:../Dave/Generated/SYSTIMER/systimer.c ****         g_timer_tbl[count].prev   = NULL;
 1291              	 .loc 2 438 0
 1292 00e8 1249     	 ldr r1,.L68+4
 1293 00ea BA69     	 ldr r2,[r7,#24]
 1294 00ec 1346     	 mov r3,r2
 1295 00ee DB00     	 lsls r3,r3,#3
 1296 00f0 1344     	 add r3,r3,r2
 1297 00f2 9B00     	 lsls r3,r3,#2
 1298 00f4 0B44     	 add r3,r3,r1
 1299 00f6 0022     	 movs r2,#0
 1300 00f8 5A60     	 str r2,[r3,#4]
 439:../Dave/Generated/SYSTIMER/systimer.c ****         g_timer_tbl[count].next   = NULL;
 1301              	 .loc 2 439 0
 1302 00fa 0E49     	 ldr r1,.L68+4
 1303 00fc BA69     	 ldr r2,[r7,#24]
 1304 00fe 1346     	 mov r3,r2
 1305 0100 DB00     	 lsls r3,r3,#3
 1306 0102 1344     	 add r3,r3,r2
 1307 0104 9B00     	 lsls r3,r3,#2
 1308 0106 0B44     	 add r3,r3,r1
 1309 0108 0022     	 movs r2,#0
 1310 010a 1A60     	 str r2,[r3]
 440:../Dave/Generated/SYSTIMER/systimer.c ****         id = count + 1U;
 1311              	 .loc 2 440 0
 1312 010c BB69     	 ldr r3,[r7,#24]
 1313 010e 0133     	 adds r3,r3,#1
 1314 0110 FB61     	 str r3,[r7,#28]
 441:../Dave/Generated/SYSTIMER/systimer.c ****         break;
 1315              	 .loc 2 441 0
 1316 0112 05E0     	 b .L63
 1317              	.L65:
 422:../Dave/Generated/SYSTIMER/systimer.c ****     {
 1318              	 .loc 2 422 0 discriminator 2
 1319 0114 BB69     	 ldr r3,[r7,#24]
 1320 0116 0133     	 adds r3,r3,#1
 1321 0118 BB61     	 str r3,[r7,#24]
 1322              	.L64:
 422:../Dave/Generated/SYSTIMER/systimer.c ****     {
 1323              	 .loc 2 422 0 is_stmt 0 discriminator 1
 1324 011a BB69     	 ldr r3,[r7,#24]
 1325 011c 002B     	 cmp r3,#0
 1326 011e 86D0     	 beq .L66
 1327              	.L63:
 442:../Dave/Generated/SYSTIMER/systimer.c ****       }
 443:../Dave/Generated/SYSTIMER/systimer.c ****     }
 444:../Dave/Generated/SYSTIMER/systimer.c **** 
 445:../Dave/Generated/SYSTIMER/systimer.c ****   }
 446:../Dave/Generated/SYSTIMER/systimer.c ****   
 447:../Dave/Generated/SYSTIMER/systimer.c ****   return (id);
 1328              	 .loc 2 447 0 is_stmt 1
 1329 0120 FB69     	 ldr r3,[r7,#28]
 448:../Dave/Generated/SYSTIMER/systimer.c **** }  
 1330              	 .loc 2 448 0
 1331 0122 1846     	 mov r0,r3
 1332 0124 2437     	 adds r7,r7,#36
 1333              	.LCFI57:
 1334              	 .cfi_def_cfa_offset 4
 1335 0126 BD46     	 mov sp,r7
 1336              	.LCFI58:
 1337              	 .cfi_def_cfa_register 13
 1338              	 
 1339 0128 5DF8047B 	 ldr r7,[sp],#4
 1340              	.LCFI59:
 1341              	 .cfi_restore 7
 1342              	 .cfi_def_cfa_offset 0
 1343 012c 7047     	 bx lr
 1344              	.L69:
 1345 012e 00BF     	 .align 2
 1346              	.L68:
 1347 0130 00000000 	 .word g_timer_tracker
 1348 0134 00000000 	 .word g_timer_tbl
 1349 0138 CDCCCCCC 	 .word -858993459
 1350              	 .cfi_endproc
 1351              	.LFE134:
 1353              	 .section .text.SYSTIMER_StartTimer,"ax",%progbits
 1354              	 .align 2
 1355              	 .global SYSTIMER_StartTimer
 1356              	 .thumb
 1357              	 .thumb_func
 1359              	SYSTIMER_StartTimer:
 1360              	.LFB135:
 449:../Dave/Generated/SYSTIMER/systimer.c **** 
 450:../Dave/Generated/SYSTIMER/systimer.c **** /*
 451:../Dave/Generated/SYSTIMER/systimer.c ****  *  API to start the software timer.
 452:../Dave/Generated/SYSTIMER/systimer.c ****  */
 453:../Dave/Generated/SYSTIMER/systimer.c **** SYSTIMER_STATUS_t SYSTIMER_StartTimer(uint32_t id)
 454:../Dave/Generated/SYSTIMER/systimer.c **** {
 1361              	 .loc 2 454 0
 1362              	 .cfi_startproc
 1363              	 
 1364              	 
 1365 0000 80B5     	 push {r7,lr}
 1366              	.LCFI60:
 1367              	 .cfi_def_cfa_offset 8
 1368              	 .cfi_offset 7,-8
 1369              	 .cfi_offset 14,-4
 1370 0002 84B0     	 sub sp,sp,#16
 1371              	.LCFI61:
 1372              	 .cfi_def_cfa_offset 24
 1373 0004 00AF     	 add r7,sp,#0
 1374              	.LCFI62:
 1375              	 .cfi_def_cfa_register 7
 1376 0006 7860     	 str r0,[r7,#4]
 455:../Dave/Generated/SYSTIMER/systimer.c ****   SYSTIMER_STATUS_t status;
 456:../Dave/Generated/SYSTIMER/systimer.c ****   status = SYSTIMER_STATUS_FAILURE;
 1377              	 .loc 2 456 0
 1378 0008 0123     	 movs r3,#1
 1379 000a FB73     	 strb r3,[r7,#15]
 457:../Dave/Generated/SYSTIMER/systimer.c **** 
 458:../Dave/Generated/SYSTIMER/systimer.c ****   XMC_ASSERT("SYSTIMER_StartTimer: Failure in timer restart operation due to invalid timer ID",
 459:../Dave/Generated/SYSTIMER/systimer.c ****             ((id <= SYSTIMER_CFG_MAX_TMR) && (id > 0U)));
 460:../Dave/Generated/SYSTIMER/systimer.c ****   XMC_ASSERT("SYSTIMER_StartTimer: Error during start of software timer", (0U != (g_timer_tracker &
 461:../Dave/Generated/SYSTIMER/systimer.c ****   
 462:../Dave/Generated/SYSTIMER/systimer.c ****   /* Check if timer is running */
 463:../Dave/Generated/SYSTIMER/systimer.c ****   if (SYSTIMER_STATE_STOPPED == g_timer_tbl[id - 1U].state)
 1380              	 .loc 2 463 0
 1381 000c 7B68     	 ldr r3,[r7,#4]
 1382 000e 5A1E     	 subs r2,r3,#1
 1383 0010 1A49     	 ldr r1,.L73
 1384 0012 1346     	 mov r3,r2
 1385 0014 DB00     	 lsls r3,r3,#3
 1386 0016 1344     	 add r3,r3,r2
 1387 0018 9B00     	 lsls r3,r3,#2
 1388 001a 0B44     	 add r3,r3,r1
 1389 001c 0833     	 adds r3,r3,#8
 1390 001e 5B79     	 ldrb r3,[r3,#5]
 1391 0020 022B     	 cmp r3,#2
 1392 0022 26D1     	 bne .L71
 464:../Dave/Generated/SYSTIMER/systimer.c ****   {
 465:../Dave/Generated/SYSTIMER/systimer.c ****     g_timer_tbl[id - 1U].count = (g_timer_tbl[id - 1U].reload + HW_TIMER_ADDITIONAL_CNT);
 1393              	 .loc 2 465 0
 1394 0024 7B68     	 ldr r3,[r7,#4]
 1395 0026 5A1E     	 subs r2,r3,#1
 1396 0028 7B68     	 ldr r3,[r7,#4]
 1397 002a 591E     	 subs r1,r3,#1
 1398 002c 1348     	 ldr r0,.L73
 1399 002e 0B46     	 mov r3,r1
 1400 0030 DB00     	 lsls r3,r3,#3
 1401 0032 0B44     	 add r3,r3,r1
 1402 0034 9B00     	 lsls r3,r3,#2
 1403 0036 0344     	 add r3,r3,r0
 1404 0038 1833     	 adds r3,r3,#24
 1405 003a 5B68     	 ldr r3,[r3,#4]
 1406 003c 591C     	 adds r1,r3,#1
 1407 003e 0F48     	 ldr r0,.L73
 1408 0040 1346     	 mov r3,r2
 1409 0042 DB00     	 lsls r3,r3,#3
 1410 0044 1344     	 add r3,r3,r2
 1411 0046 9B00     	 lsls r3,r3,#2
 1412 0048 0344     	 add r3,r3,r0
 1413 004a 1833     	 adds r3,r3,#24
 1414 004c 1960     	 str r1,[r3]
 466:../Dave/Generated/SYSTIMER/systimer.c ****     /* set timer status as SYSTIMER_STATE_RUNNING */
 467:../Dave/Generated/SYSTIMER/systimer.c ****     g_timer_tbl[id - 1U].state = SYSTIMER_STATE_RUNNING;
 1415              	 .loc 2 467 0
 1416 004e 7B68     	 ldr r3,[r7,#4]
 1417 0050 5A1E     	 subs r2,r3,#1
 1418 0052 0A49     	 ldr r1,.L73
 1419 0054 1346     	 mov r3,r2
 1420 0056 DB00     	 lsls r3,r3,#3
 1421 0058 1344     	 add r3,r3,r2
 1422 005a 9B00     	 lsls r3,r3,#2
 1423 005c 0B44     	 add r3,r3,r1
 1424 005e 0833     	 adds r3,r3,#8
 1425 0060 0122     	 movs r2,#1
 1426 0062 5A71     	 strb r2,[r3,#5]
 468:../Dave/Generated/SYSTIMER/systimer.c ****     /* Insert this timer into timer list */
 469:../Dave/Generated/SYSTIMER/systimer.c ****     SYSTIMER_lInsertTimerList((id - 1U));
 1427              	 .loc 2 469 0
 1428 0064 7B68     	 ldr r3,[r7,#4]
 1429 0066 013B     	 subs r3,r3,#1
 1430 0068 1846     	 mov r0,r3
 1431 006a FFF7FEFF 	 bl SYSTIMER_lInsertTimerList
 470:../Dave/Generated/SYSTIMER/systimer.c ****     status = SYSTIMER_STATUS_SUCCESS;
 1432              	 .loc 2 470 0
 1433 006e 0023     	 movs r3,#0
 1434 0070 FB73     	 strb r3,[r7,#15]
 1435              	.L71:
 471:../Dave/Generated/SYSTIMER/systimer.c ****   }
 472:../Dave/Generated/SYSTIMER/systimer.c **** 
 473:../Dave/Generated/SYSTIMER/systimer.c ****   return (status);
 1436              	 .loc 2 473 0
 1437 0072 FB7B     	 ldrb r3,[r7,#15]
 474:../Dave/Generated/SYSTIMER/systimer.c **** }
 1438              	 .loc 2 474 0
 1439 0074 1846     	 mov r0,r3
 1440 0076 1037     	 adds r7,r7,#16
 1441              	.LCFI63:
 1442              	 .cfi_def_cfa_offset 8
 1443 0078 BD46     	 mov sp,r7
 1444              	.LCFI64:
 1445              	 .cfi_def_cfa_register 13
 1446              	 
 1447 007a 80BD     	 pop {r7,pc}
 1448              	.L74:
 1449              	 .align 2
 1450              	.L73:
 1451 007c 00000000 	 .word g_timer_tbl
 1452              	 .cfi_endproc
 1453              	.LFE135:
 1455              	 .section .text.SYSTIMER_StopTimer,"ax",%progbits
 1456              	 .align 2
 1457              	 .global SYSTIMER_StopTimer
 1458              	 .thumb
 1459              	 .thumb_func
 1461              	SYSTIMER_StopTimer:
 1462              	.LFB136:
 475:../Dave/Generated/SYSTIMER/systimer.c **** 
 476:../Dave/Generated/SYSTIMER/systimer.c **** /*
 477:../Dave/Generated/SYSTIMER/systimer.c ****  *  API to stop the software timer.
 478:../Dave/Generated/SYSTIMER/systimer.c ****  */
 479:../Dave/Generated/SYSTIMER/systimer.c **** SYSTIMER_STATUS_t SYSTIMER_StopTimer(uint32_t id)
 480:../Dave/Generated/SYSTIMER/systimer.c **** {
 1463              	 .loc 2 480 0
 1464              	 .cfi_startproc
 1465              	 
 1466              	 
 1467 0000 80B5     	 push {r7,lr}
 1468              	.LCFI65:
 1469              	 .cfi_def_cfa_offset 8
 1470              	 .cfi_offset 7,-8
 1471              	 .cfi_offset 14,-4
 1472 0002 84B0     	 sub sp,sp,#16
 1473              	.LCFI66:
 1474              	 .cfi_def_cfa_offset 24
 1475 0004 00AF     	 add r7,sp,#0
 1476              	.LCFI67:
 1477              	 .cfi_def_cfa_register 7
 1478 0006 7860     	 str r0,[r7,#4]
 481:../Dave/Generated/SYSTIMER/systimer.c ****   SYSTIMER_STATUS_t status;
 482:../Dave/Generated/SYSTIMER/systimer.c ****   status = SYSTIMER_STATUS_SUCCESS;
 1479              	 .loc 2 482 0
 1480 0008 0023     	 movs r3,#0
 1481 000a FB73     	 strb r3,[r7,#15]
 483:../Dave/Generated/SYSTIMER/systimer.c **** 
 484:../Dave/Generated/SYSTIMER/systimer.c ****   XMC_ASSERT("SYSTIMER_StopTimer: Failure in timer restart operation due to invalid timer ID",
 485:../Dave/Generated/SYSTIMER/systimer.c ****             ((id <= SYSTIMER_CFG_MAX_TMR) && (id > 0U)));
 486:../Dave/Generated/SYSTIMER/systimer.c ****   XMC_ASSERT("SYSTIMER_StopTimer: Error during stop of software timer", (0U != (g_timer_tracker & (
 487:../Dave/Generated/SYSTIMER/systimer.c **** 
 488:../Dave/Generated/SYSTIMER/systimer.c ****   if (SYSTIMER_STATE_NOT_INITIALIZED == g_timer_tbl[id - 1U].state)
 1482              	 .loc 2 488 0
 1483 000c 7B68     	 ldr r3,[r7,#4]
 1484 000e 5A1E     	 subs r2,r3,#1
 1485 0010 1649     	 ldr r1,.L79
 1486 0012 1346     	 mov r3,r2
 1487 0014 DB00     	 lsls r3,r3,#3
 1488 0016 1344     	 add r3,r3,r2
 1489 0018 9B00     	 lsls r3,r3,#2
 1490 001a 0B44     	 add r3,r3,r1
 1491 001c 0833     	 adds r3,r3,#8
 1492 001e 5B79     	 ldrb r3,[r3,#5]
 1493 0020 002B     	 cmp r3,#0
 1494 0022 02D1     	 bne .L76
 489:../Dave/Generated/SYSTIMER/systimer.c ****   {
 490:../Dave/Generated/SYSTIMER/systimer.c **** 	  status = SYSTIMER_STATUS_FAILURE; 
 1495              	 .loc 2 490 0
 1496 0024 0123     	 movs r3,#1
 1497 0026 FB73     	 strb r3,[r7,#15]
 1498 0028 1BE0     	 b .L77
 1499              	.L76:
 491:../Dave/Generated/SYSTIMER/systimer.c ****   }
 492:../Dave/Generated/SYSTIMER/systimer.c ****   else
 493:../Dave/Generated/SYSTIMER/systimer.c ****   {
 494:../Dave/Generated/SYSTIMER/systimer.c ****     /* Check whether Timer is in Stop state */
 495:../Dave/Generated/SYSTIMER/systimer.c ****     if (SYSTIMER_STATE_RUNNING == g_timer_tbl[id - 1U].state)
 1500              	 .loc 2 495 0
 1501 002a 7B68     	 ldr r3,[r7,#4]
 1502 002c 5A1E     	 subs r2,r3,#1
 1503 002e 0F49     	 ldr r1,.L79
 1504 0030 1346     	 mov r3,r2
 1505 0032 DB00     	 lsls r3,r3,#3
 1506 0034 1344     	 add r3,r3,r2
 1507 0036 9B00     	 lsls r3,r3,#2
 1508 0038 0B44     	 add r3,r3,r1
 1509 003a 0833     	 adds r3,r3,#8
 1510 003c 5B79     	 ldrb r3,[r3,#5]
 1511 003e 012B     	 cmp r3,#1
 1512 0040 0FD1     	 bne .L77
 496:../Dave/Generated/SYSTIMER/systimer.c ****     {
 497:../Dave/Generated/SYSTIMER/systimer.c ****         /* Set timer status as SYSTIMER_STATE_STOPPED */
 498:../Dave/Generated/SYSTIMER/systimer.c ****         g_timer_tbl[id - 1U].state = SYSTIMER_STATE_STOPPED;
 1513              	 .loc 2 498 0
 1514 0042 7B68     	 ldr r3,[r7,#4]
 1515 0044 5A1E     	 subs r2,r3,#1
 1516 0046 0949     	 ldr r1,.L79
 1517 0048 1346     	 mov r3,r2
 1518 004a DB00     	 lsls r3,r3,#3
 1519 004c 1344     	 add r3,r3,r2
 1520 004e 9B00     	 lsls r3,r3,#2
 1521 0050 0B44     	 add r3,r3,r1
 1522 0052 0833     	 adds r3,r3,#8
 1523 0054 0222     	 movs r2,#2
 1524 0056 5A71     	 strb r2,[r3,#5]
 499:../Dave/Generated/SYSTIMER/systimer.c **** 
 500:../Dave/Generated/SYSTIMER/systimer.c ****         /* remove Timer from node list */
 501:../Dave/Generated/SYSTIMER/systimer.c ****         SYSTIMER_lRemoveTimerList(id - 1U);
 1525              	 .loc 2 501 0
 1526 0058 7B68     	 ldr r3,[r7,#4]
 1527 005a 013B     	 subs r3,r3,#1
 1528 005c 1846     	 mov r0,r3
 1529 005e FFF7FEFF 	 bl SYSTIMER_lRemoveTimerList
 1530              	.L77:
 502:../Dave/Generated/SYSTIMER/systimer.c **** 
 503:../Dave/Generated/SYSTIMER/systimer.c **** 	  }
 504:../Dave/Generated/SYSTIMER/systimer.c ****   }
 505:../Dave/Generated/SYSTIMER/systimer.c ****   
 506:../Dave/Generated/SYSTIMER/systimer.c ****   return (status);
 1531              	 .loc 2 506 0
 1532 0062 FB7B     	 ldrb r3,[r7,#15]
 507:../Dave/Generated/SYSTIMER/systimer.c **** }
 1533              	 .loc 2 507 0
 1534 0064 1846     	 mov r0,r3
 1535 0066 1037     	 adds r7,r7,#16
 1536              	.LCFI68:
 1537              	 .cfi_def_cfa_offset 8
 1538 0068 BD46     	 mov sp,r7
 1539              	.LCFI69:
 1540              	 .cfi_def_cfa_register 13
 1541              	 
 1542 006a 80BD     	 pop {r7,pc}
 1543              	.L80:
 1544              	 .align 2
 1545              	.L79:
 1546 006c 00000000 	 .word g_timer_tbl
 1547              	 .cfi_endproc
 1548              	.LFE136:
 1550              	 .section .text.SYSTIMER_RestartTimer,"ax",%progbits
 1551              	 .align 2
 1552              	 .global SYSTIMER_RestartTimer
 1553              	 .thumb
 1554              	 .thumb_func
 1556              	SYSTIMER_RestartTimer:
 1557              	.LFB137:
 508:../Dave/Generated/SYSTIMER/systimer.c **** 
 509:../Dave/Generated/SYSTIMER/systimer.c **** /*
 510:../Dave/Generated/SYSTIMER/systimer.c ****  *  API to reinitialize the time interval and to start the timer.
 511:../Dave/Generated/SYSTIMER/systimer.c ****  */
 512:../Dave/Generated/SYSTIMER/systimer.c **** SYSTIMER_STATUS_t SYSTIMER_RestartTimer(uint32_t id, uint32_t microsec)
 513:../Dave/Generated/SYSTIMER/systimer.c **** {
 1558              	 .loc 2 513 0
 1559              	 .cfi_startproc
 1560              	 
 1561              	 
 1562 0000 80B5     	 push {r7,lr}
 1563              	.LCFI70:
 1564              	 .cfi_def_cfa_offset 8
 1565              	 .cfi_offset 7,-8
 1566              	 .cfi_offset 14,-4
 1567 0002 84B0     	 sub sp,sp,#16
 1568              	.LCFI71:
 1569              	 .cfi_def_cfa_offset 24
 1570 0004 00AF     	 add r7,sp,#0
 1571              	.LCFI72:
 1572              	 .cfi_def_cfa_register 7
 1573 0006 7860     	 str r0,[r7,#4]
 1574 0008 3960     	 str r1,[r7]
 514:../Dave/Generated/SYSTIMER/systimer.c ****   uint32_t period_ratio = 0U;
 1575              	 .loc 2 514 0
 1576 000a 0023     	 movs r3,#0
 1577 000c BB60     	 str r3,[r7,#8]
 515:../Dave/Generated/SYSTIMER/systimer.c ****   SYSTIMER_STATUS_t status;
 516:../Dave/Generated/SYSTIMER/systimer.c ****   status = SYSTIMER_STATUS_SUCCESS;
 1578              	 .loc 2 516 0
 1579 000e 0023     	 movs r3,#0
 1580 0010 FB73     	 strb r3,[r7,#15]
 517:../Dave/Generated/SYSTIMER/systimer.c **** 
 518:../Dave/Generated/SYSTIMER/systimer.c ****   XMC_ASSERT("SYSTIMER_RestartTimer: Failure in timer restart operation due to invalid timer ID",
 519:../Dave/Generated/SYSTIMER/systimer.c ****             ((id <= SYSTIMER_CFG_MAX_TMR) && (id > 0U)));
 520:../Dave/Generated/SYSTIMER/systimer.c ****   XMC_ASSERT("SYSTIMER_RestartTimer: Error during restart of software timer", (0U != (g_timer_track
 521:../Dave/Generated/SYSTIMER/systimer.c ****   XMC_ASSERT("SYSTIMER_RestartTimer: Can not restart timer due to invalid period value",
 522:../Dave/Generated/SYSTIMER/systimer.c ****             (microsec >= SYSTIMER_TICK_PERIOD_US) && (microsec > 0U));
 523:../Dave/Generated/SYSTIMER/systimer.c **** 
 524:../Dave/Generated/SYSTIMER/systimer.c **** 
 525:../Dave/Generated/SYSTIMER/systimer.c ****   if (SYSTIMER_STATE_NOT_INITIALIZED == g_timer_tbl[id - 1U].state)
 1581              	 .loc 2 525 0
 1582 0012 7B68     	 ldr r3,[r7,#4]
 1583 0014 5A1E     	 subs r2,r3,#1
 1584 0016 1E49     	 ldr r1,.L86
 1585 0018 1346     	 mov r3,r2
 1586 001a DB00     	 lsls r3,r3,#3
 1587 001c 1344     	 add r3,r3,r2
 1588 001e 9B00     	 lsls r3,r3,#2
 1589 0020 0B44     	 add r3,r3,r1
 1590 0022 0833     	 adds r3,r3,#8
 1591 0024 5B79     	 ldrb r3,[r3,#5]
 1592 0026 002B     	 cmp r3,#0
 1593 0028 02D1     	 bne .L82
 526:../Dave/Generated/SYSTIMER/systimer.c ****   {
 527:../Dave/Generated/SYSTIMER/systimer.c ****       status = SYSTIMER_STATUS_FAILURE;
 1594              	 .loc 2 527 0
 1595 002a 0123     	 movs r3,#1
 1596 002c FB73     	 strb r3,[r7,#15]
 1597 002e 29E0     	 b .L83
 1598              	.L82:
 528:../Dave/Generated/SYSTIMER/systimer.c ****   }
 529:../Dave/Generated/SYSTIMER/systimer.c ****   else
 530:../Dave/Generated/SYSTIMER/systimer.c ****   {
 531:../Dave/Generated/SYSTIMER/systimer.c **** 	  /* check whether timer is in run state */
 532:../Dave/Generated/SYSTIMER/systimer.c **** 	  if( SYSTIMER_STATE_STOPPED != g_timer_tbl[id - 1U].state)
 1599              	 .loc 2 532 0
 1600 0030 7B68     	 ldr r3,[r7,#4]
 1601 0032 5A1E     	 subs r2,r3,#1
 1602 0034 1649     	 ldr r1,.L86
 1603 0036 1346     	 mov r3,r2
 1604 0038 DB00     	 lsls r3,r3,#3
 1605 003a 1344     	 add r3,r3,r2
 1606 003c 9B00     	 lsls r3,r3,#2
 1607 003e 0B44     	 add r3,r3,r1
 1608 0040 0833     	 adds r3,r3,#8
 1609 0042 5B79     	 ldrb r3,[r3,#5]
 1610 0044 022B     	 cmp r3,#2
 1611 0046 04D0     	 beq .L84
 533:../Dave/Generated/SYSTIMER/systimer.c **** 	  {
 534:../Dave/Generated/SYSTIMER/systimer.c ****          /* Stop the timer */
 535:../Dave/Generated/SYSTIMER/systimer.c ****          status = SYSTIMER_StopTimer(id);
 1612              	 .loc 2 535 0
 1613 0048 7868     	 ldr r0,[r7,#4]
 1614 004a FFF7FEFF 	 bl SYSTIMER_StopTimer
 1615 004e 0346     	 mov r3,r0
 1616 0050 FB73     	 strb r3,[r7,#15]
 1617              	.L84:
 536:../Dave/Generated/SYSTIMER/systimer.c **** 	  }
 537:../Dave/Generated/SYSTIMER/systimer.c **** 	  if (SYSTIMER_STATUS_SUCCESS == status)
 1618              	 .loc 2 537 0
 1619 0052 FB7B     	 ldrb r3,[r7,#15]
 1620 0054 002B     	 cmp r3,#0
 1621 0056 15D1     	 bne .L83
 538:../Dave/Generated/SYSTIMER/systimer.c **** 	  {
 539:../Dave/Generated/SYSTIMER/systimer.c **** 	    period_ratio = (uint32_t)(microsec / SYSTIMER_TICK_PERIOD_US);
 1622              	 .loc 2 539 0
 1623 0058 3B68     	 ldr r3,[r7]
 1624 005a 0E4A     	 ldr r2,.L86+4
 1625 005c A2FB0323 	 umull r2,r3,r2,r3
 1626 0060 DB08     	 lsrs r3,r3,#3
 1627 0062 BB60     	 str r3,[r7,#8]
 540:../Dave/Generated/SYSTIMER/systimer.c **** 	    g_timer_tbl[id - 1U].reload = period_ratio;
 1628              	 .loc 2 540 0
 1629 0064 7B68     	 ldr r3,[r7,#4]
 1630 0066 5A1E     	 subs r2,r3,#1
 1631 0068 0949     	 ldr r1,.L86
 1632 006a 1346     	 mov r3,r2
 1633 006c DB00     	 lsls r3,r3,#3
 1634 006e 1344     	 add r3,r3,r2
 1635 0070 9B00     	 lsls r3,r3,#2
 1636 0072 0B44     	 add r3,r3,r1
 1637 0074 1833     	 adds r3,r3,#24
 1638 0076 BA68     	 ldr r2,[r7,#8]
 1639 0078 5A60     	 str r2,[r3,#4]
 541:../Dave/Generated/SYSTIMER/systimer.c **** 	    /* Start the timer */
 542:../Dave/Generated/SYSTIMER/systimer.c **** 	    status = SYSTIMER_StartTimer(id);
 1640              	 .loc 2 542 0
 1641 007a 7868     	 ldr r0,[r7,#4]
 1642 007c FFF7FEFF 	 bl SYSTIMER_StartTimer
 1643 0080 0346     	 mov r3,r0
 1644 0082 FB73     	 strb r3,[r7,#15]
 1645              	.L83:
 543:../Dave/Generated/SYSTIMER/systimer.c **** 	  }
 544:../Dave/Generated/SYSTIMER/systimer.c ****   }
 545:../Dave/Generated/SYSTIMER/systimer.c **** 
 546:../Dave/Generated/SYSTIMER/systimer.c ****   return (status);
 1646              	 .loc 2 546 0
 1647 0084 FB7B     	 ldrb r3,[r7,#15]
 547:../Dave/Generated/SYSTIMER/systimer.c **** }
 1648              	 .loc 2 547 0
 1649 0086 1846     	 mov r0,r3
 1650 0088 1037     	 adds r7,r7,#16
 1651              	.LCFI73:
 1652              	 .cfi_def_cfa_offset 8
 1653 008a BD46     	 mov sp,r7
 1654              	.LCFI74:
 1655              	 .cfi_def_cfa_register 13
 1656              	 
 1657 008c 80BD     	 pop {r7,pc}
 1658              	.L87:
 1659 008e 00BF     	 .align 2
 1660              	.L86:
 1661 0090 00000000 	 .word g_timer_tbl
 1662 0094 CDCCCCCC 	 .word -858993459
 1663              	 .cfi_endproc
 1664              	.LFE137:
 1666              	 .section .text.SYSTIMER_DeleteTimer,"ax",%progbits
 1667              	 .align 2
 1668              	 .global SYSTIMER_DeleteTimer
 1669              	 .thumb
 1670              	 .thumb_func
 1672              	SYSTIMER_DeleteTimer:
 1673              	.LFB138:
 548:../Dave/Generated/SYSTIMER/systimer.c **** 
 549:../Dave/Generated/SYSTIMER/systimer.c **** /*
 550:../Dave/Generated/SYSTIMER/systimer.c ****  *  Function to delete the Timer instance.
 551:../Dave/Generated/SYSTIMER/systimer.c ****  */
 552:../Dave/Generated/SYSTIMER/systimer.c **** SYSTIMER_STATUS_t SYSTIMER_DeleteTimer(uint32_t id)
 553:../Dave/Generated/SYSTIMER/systimer.c **** {
 1674              	 .loc 2 553 0
 1675              	 .cfi_startproc
 1676              	 
 1677              	 
 1678              	 
 1679 0000 80B4     	 push {r7}
 1680              	.LCFI75:
 1681              	 .cfi_def_cfa_offset 4
 1682              	 .cfi_offset 7,-4
 1683 0002 85B0     	 sub sp,sp,#20
 1684              	.LCFI76:
 1685              	 .cfi_def_cfa_offset 24
 1686 0004 00AF     	 add r7,sp,#0
 1687              	.LCFI77:
 1688              	 .cfi_def_cfa_register 7
 1689 0006 7860     	 str r0,[r7,#4]
 554:../Dave/Generated/SYSTIMER/systimer.c ****   SYSTIMER_STATUS_t status;
 555:../Dave/Generated/SYSTIMER/systimer.c ****   status = SYSTIMER_STATUS_SUCCESS;
 1690              	 .loc 2 555 0
 1691 0008 0023     	 movs r3,#0
 1692 000a FB73     	 strb r3,[r7,#15]
 556:../Dave/Generated/SYSTIMER/systimer.c **** 
 557:../Dave/Generated/SYSTIMER/systimer.c ****   XMC_ASSERT("SYSTIMER_DeleteTimer: Failure in timer restart operation due to invalid timer ID",
 558:../Dave/Generated/SYSTIMER/systimer.c ****             ((id <= SYSTIMER_CFG_MAX_TMR) && (id > 0U)));
 559:../Dave/Generated/SYSTIMER/systimer.c ****   XMC_ASSERT("SYSTIMER_DeleteTimer: Error during deletion of software timer", (0U != (g_timer_track
 560:../Dave/Generated/SYSTIMER/systimer.c **** 
 561:../Dave/Generated/SYSTIMER/systimer.c ****   /* Check whether Timer is in delete state */
 562:../Dave/Generated/SYSTIMER/systimer.c ****   if (SYSTIMER_STATE_NOT_INITIALIZED == g_timer_tbl[id - 1U].state)
 1693              	 .loc 2 562 0
 1694 000c 7B68     	 ldr r3,[r7,#4]
 1695 000e 5A1E     	 subs r2,r3,#1
 1696 0010 2049     	 ldr r1,.L93
 1697 0012 1346     	 mov r3,r2
 1698 0014 DB00     	 lsls r3,r3,#3
 1699 0016 1344     	 add r3,r3,r2
 1700 0018 9B00     	 lsls r3,r3,#2
 1701 001a 0B44     	 add r3,r3,r1
 1702 001c 0833     	 adds r3,r3,#8
 1703 001e 5B79     	 ldrb r3,[r3,#5]
 1704 0020 002B     	 cmp r3,#0
 1705 0022 02D1     	 bne .L89
 563:../Dave/Generated/SYSTIMER/systimer.c ****   {
 564:../Dave/Generated/SYSTIMER/systimer.c ****       status = SYSTIMER_STATUS_FAILURE;
 1706              	 .loc 2 564 0
 1707 0024 0123     	 movs r3,#1
 1708 0026 FB73     	 strb r3,[r7,#15]
 1709 0028 2DE0     	 b .L90
 1710              	.L89:
 565:../Dave/Generated/SYSTIMER/systimer.c ****   }
 566:../Dave/Generated/SYSTIMER/systimer.c ****   else
 567:../Dave/Generated/SYSTIMER/systimer.c ****   {
 568:../Dave/Generated/SYSTIMER/systimer.c ****     if (SYSTIMER_STATE_STOPPED == g_timer_tbl[id - 1U].state)
 1711              	 .loc 2 568 0
 1712 002a 7B68     	 ldr r3,[r7,#4]
 1713 002c 5A1E     	 subs r2,r3,#1
 1714 002e 1949     	 ldr r1,.L93
 1715 0030 1346     	 mov r3,r2
 1716 0032 DB00     	 lsls r3,r3,#3
 1717 0034 1344     	 add r3,r3,r2
 1718 0036 9B00     	 lsls r3,r3,#2
 1719 0038 0B44     	 add r3,r3,r1
 1720 003a 0833     	 adds r3,r3,#8
 1721 003c 5B79     	 ldrb r3,[r3,#5]
 1722 003e 022B     	 cmp r3,#2
 1723 0040 16D1     	 bne .L91
 569:../Dave/Generated/SYSTIMER/systimer.c ****     {
 570:../Dave/Generated/SYSTIMER/systimer.c ****       /* Set timer status as SYSTIMER_STATE_NOT_INITIALIZED */
 571:../Dave/Generated/SYSTIMER/systimer.c ****       g_timer_tbl[id - 1U].state = SYSTIMER_STATE_NOT_INITIALIZED;
 1724              	 .loc 2 571 0
 1725 0042 7B68     	 ldr r3,[r7,#4]
 1726 0044 5A1E     	 subs r2,r3,#1
 1727 0046 1349     	 ldr r1,.L93
 1728 0048 1346     	 mov r3,r2
 1729 004a DB00     	 lsls r3,r3,#3
 1730 004c 1344     	 add r3,r3,r2
 1731 004e 9B00     	 lsls r3,r3,#2
 1732 0050 0B44     	 add r3,r3,r1
 1733 0052 0833     	 adds r3,r3,#8
 1734 0054 0022     	 movs r2,#0
 1735 0056 5A71     	 strb r2,[r3,#5]
 572:../Dave/Generated/SYSTIMER/systimer.c ****       /* Release resource which are hold by this timer */
 573:../Dave/Generated/SYSTIMER/systimer.c ****       g_timer_tracker &= ~(1U << (id - 1U));
 1736              	 .loc 2 573 0
 1737 0058 7B68     	 ldr r3,[r7,#4]
 1738 005a 013B     	 subs r3,r3,#1
 1739 005c 1A46     	 mov r2,r3
 1740 005e 0123     	 movs r3,#1
 1741 0060 9340     	 lsls r3,r3,r2
 1742 0062 DA43     	 mvns r2,r3
 1743 0064 0C4B     	 ldr r3,.L93+4
 1744 0066 1B68     	 ldr r3,[r3]
 1745 0068 1340     	 ands r3,r3,r2
 1746 006a 0B4A     	 ldr r2,.L93+4
 1747 006c 1360     	 str r3,[r2]
 1748 006e 0AE0     	 b .L90
 1749              	.L91:
 574:../Dave/Generated/SYSTIMER/systimer.c ****     }
 575:../Dave/Generated/SYSTIMER/systimer.c ****     else
 576:../Dave/Generated/SYSTIMER/systimer.c ****     {
 577:../Dave/Generated/SYSTIMER/systimer.c ****       /* Yes, remove this timer from timer list during ISR execution */
 578:../Dave/Generated/SYSTIMER/systimer.c ****       g_timer_tbl[id - 1U].delete_swtmr = true;
 1750              	 .loc 2 578 0
 1751 0070 7B68     	 ldr r3,[r7,#4]
 1752 0072 5A1E     	 subs r2,r3,#1
 1753 0074 0749     	 ldr r1,.L93
 1754 0076 1346     	 mov r3,r2
 1755 0078 DB00     	 lsls r3,r3,#3
 1756 007a 1344     	 add r3,r3,r2
 1757 007c 9B00     	 lsls r3,r3,#2
 1758 007e 0B44     	 add r3,r3,r1
 1759 0080 2033     	 adds r3,r3,#32
 1760 0082 0122     	 movs r2,#1
 1761 0084 1A70     	 strb r2,[r3]
 1762              	.L90:
 579:../Dave/Generated/SYSTIMER/systimer.c ****     }
 580:../Dave/Generated/SYSTIMER/systimer.c ****   }
 581:../Dave/Generated/SYSTIMER/systimer.c **** 
 582:../Dave/Generated/SYSTIMER/systimer.c ****   return (status);
 1763              	 .loc 2 582 0
 1764 0086 FB7B     	 ldrb r3,[r7,#15]
 583:../Dave/Generated/SYSTIMER/systimer.c **** }
 1765              	 .loc 2 583 0
 1766 0088 1846     	 mov r0,r3
 1767 008a 1437     	 adds r7,r7,#20
 1768              	.LCFI78:
 1769              	 .cfi_def_cfa_offset 4
 1770 008c BD46     	 mov sp,r7
 1771              	.LCFI79:
 1772              	 .cfi_def_cfa_register 13
 1773              	 
 1774 008e 5DF8047B 	 ldr r7,[sp],#4
 1775              	.LCFI80:
 1776              	 .cfi_restore 7
 1777              	 .cfi_def_cfa_offset 0
 1778 0092 7047     	 bx lr
 1779              	.L94:
 1780              	 .align 2
 1781              	.L93:
 1782 0094 00000000 	 .word g_timer_tbl
 1783 0098 00000000 	 .word g_timer_tracker
 1784              	 .cfi_endproc
 1785              	.LFE138:
 1787              	 .section .text.SYSTIMER_GetTime,"ax",%progbits
 1788              	 .align 2
 1789              	 .global SYSTIMER_GetTime
 1790              	 .thumb
 1791              	 .thumb_func
 1793              	SYSTIMER_GetTime:
 1794              	.LFB139:
 584:../Dave/Generated/SYSTIMER/systimer.c **** 
 585:../Dave/Generated/SYSTIMER/systimer.c **** /*
 586:../Dave/Generated/SYSTIMER/systimer.c ****  *  API to get the current SysTick time in microsecond.
 587:../Dave/Generated/SYSTIMER/systimer.c ****  */
 588:../Dave/Generated/SYSTIMER/systimer.c **** uint32_t SYSTIMER_GetTime(void)
 589:../Dave/Generated/SYSTIMER/systimer.c **** {
 1795              	 .loc 2 589 0
 1796              	 .cfi_startproc
 1797              	 
 1798              	 
 1799              	 
 1800 0000 80B4     	 push {r7}
 1801              	.LCFI81:
 1802              	 .cfi_def_cfa_offset 4
 1803              	 .cfi_offset 7,-4
 1804 0002 00AF     	 add r7,sp,#0
 1805              	.LCFI82:
 1806              	 .cfi_def_cfa_register 7
 590:../Dave/Generated/SYSTIMER/systimer.c ****   return (g_systick_count * SYSTIMER_TICK_PERIOD_US);
 1807              	 .loc 2 590 0
 1808 0004 054B     	 ldr r3,.L97
 1809 0006 1A68     	 ldr r2,[r3]
 1810 0008 1346     	 mov r3,r2
 1811 000a 9B00     	 lsls r3,r3,#2
 1812 000c 1344     	 add r3,r3,r2
 1813 000e 5B00     	 lsls r3,r3,#1
 591:../Dave/Generated/SYSTIMER/systimer.c **** }
 1814              	 .loc 2 591 0
 1815 0010 1846     	 mov r0,r3
 1816 0012 BD46     	 mov sp,r7
 1817              	.LCFI83:
 1818              	 .cfi_def_cfa_register 13
 1819              	 
 1820 0014 5DF8047B 	 ldr r7,[sp],#4
 1821              	.LCFI84:
 1822              	 .cfi_restore 7
 1823              	 .cfi_def_cfa_offset 0
 1824 0018 7047     	 bx lr
 1825              	.L98:
 1826 001a 00BF     	 .align 2
 1827              	.L97:
 1828 001c 00000000 	 .word g_systick_count
 1829              	 .cfi_endproc
 1830              	.LFE139:
 1832              	 .section .text.SYSTIMER_GetTickCount,"ax",%progbits
 1833              	 .align 2
 1834              	 .global SYSTIMER_GetTickCount
 1835              	 .thumb
 1836              	 .thumb_func
 1838              	SYSTIMER_GetTickCount:
 1839              	.LFB140:
 592:../Dave/Generated/SYSTIMER/systimer.c **** 
 593:../Dave/Generated/SYSTIMER/systimer.c **** /*
 594:../Dave/Generated/SYSTIMER/systimer.c ****  *  API to get the SysTick count.
 595:../Dave/Generated/SYSTIMER/systimer.c ****  */
 596:../Dave/Generated/SYSTIMER/systimer.c **** uint32_t SYSTIMER_GetTickCount(void)
 597:../Dave/Generated/SYSTIMER/systimer.c **** {
 1840              	 .loc 2 597 0
 1841              	 .cfi_startproc
 1842              	 
 1843              	 
 1844              	 
 1845 0000 80B4     	 push {r7}
 1846              	.LCFI85:
 1847              	 .cfi_def_cfa_offset 4
 1848              	 .cfi_offset 7,-4
 1849 0002 00AF     	 add r7,sp,#0
 1850              	.LCFI86:
 1851              	 .cfi_def_cfa_register 7
 598:../Dave/Generated/SYSTIMER/systimer.c ****   return (g_systick_count);
 1852              	 .loc 2 598 0
 1853 0004 034B     	 ldr r3,.L101
 1854 0006 1B68     	 ldr r3,[r3]
 599:../Dave/Generated/SYSTIMER/systimer.c **** }
 1855              	 .loc 2 599 0
 1856 0008 1846     	 mov r0,r3
 1857 000a BD46     	 mov sp,r7
 1858              	.LCFI87:
 1859              	 .cfi_def_cfa_register 13
 1860              	 
 1861 000c 5DF8047B 	 ldr r7,[sp],#4
 1862              	.LCFI88:
 1863              	 .cfi_restore 7
 1864              	 .cfi_def_cfa_offset 0
 1865 0010 7047     	 bx lr
 1866              	.L102:
 1867 0012 00BF     	 .align 2
 1868              	.L101:
 1869 0014 00000000 	 .word g_systick_count
 1870              	 .cfi_endproc
 1871              	.LFE140:
 1873              	 .section .text.SYSTIMER_GetTimerState,"ax",%progbits
 1874              	 .align 2
 1875              	 .global SYSTIMER_GetTimerState
 1876              	 .thumb
 1877              	 .thumb_func
 1879              	SYSTIMER_GetTimerState:
 1880              	.LFB141:
 600:../Dave/Generated/SYSTIMER/systimer.c **** 
 601:../Dave/Generated/SYSTIMER/systimer.c **** /*
 602:../Dave/Generated/SYSTIMER/systimer.c ****  *  API to get the current state of software timer.
 603:../Dave/Generated/SYSTIMER/systimer.c ****  */
 604:../Dave/Generated/SYSTIMER/systimer.c **** SYSTIMER_STATE_t SYSTIMER_GetTimerState(uint32_t id)
 605:../Dave/Generated/SYSTIMER/systimer.c **** {
 1881              	 .loc 2 605 0
 1882              	 .cfi_startproc
 1883              	 
 1884              	 
 1885              	 
 1886 0000 80B4     	 push {r7}
 1887              	.LCFI89:
 1888              	 .cfi_def_cfa_offset 4
 1889              	 .cfi_offset 7,-4
 1890 0002 83B0     	 sub sp,sp,#12
 1891              	.LCFI90:
 1892              	 .cfi_def_cfa_offset 16
 1893 0004 00AF     	 add r7,sp,#0
 1894              	.LCFI91:
 1895              	 .cfi_def_cfa_register 7
 1896 0006 7860     	 str r0,[r7,#4]
 606:../Dave/Generated/SYSTIMER/systimer.c ****   return (g_timer_tbl[id - 1U].state);
 1897              	 .loc 2 606 0
 1898 0008 7B68     	 ldr r3,[r7,#4]
 1899 000a 5A1E     	 subs r2,r3,#1
 1900 000c 0649     	 ldr r1,.L105
 1901 000e 1346     	 mov r3,r2
 1902 0010 DB00     	 lsls r3,r3,#3
 1903 0012 1344     	 add r3,r3,r2
 1904 0014 9B00     	 lsls r3,r3,#2
 1905 0016 0B44     	 add r3,r3,r1
 1906 0018 0833     	 adds r3,r3,#8
 1907 001a 5B79     	 ldrb r3,[r3,#5]
 607:../Dave/Generated/SYSTIMER/systimer.c **** }
 1908              	 .loc 2 607 0
 1909 001c 1846     	 mov r0,r3
 1910 001e 0C37     	 adds r7,r7,#12
 1911              	.LCFI92:
 1912              	 .cfi_def_cfa_offset 4
 1913 0020 BD46     	 mov sp,r7
 1914              	.LCFI93:
 1915              	 .cfi_def_cfa_register 13
 1916              	 
 1917 0022 5DF8047B 	 ldr r7,[sp],#4
 1918              	.LCFI94:
 1919              	 .cfi_restore 7
 1920              	 .cfi_def_cfa_offset 0
 1921 0026 7047     	 bx lr
 1922              	.L106:
 1923              	 .align 2
 1924              	.L105:
 1925 0028 00000000 	 .word g_timer_tbl
 1926              	 .cfi_endproc
 1927              	.LFE141:
 1929              	 .text
 1930              	.Letext0:
 1931              	 .file 3 "c:\\infineon\\tools\\dave ide\\4.5.0.202105191637\\eclipse\\arm-gcc-49\\arm-none-eabi\\include\\machine\\_default_types.h"
 1932              	 .file 4 "c:\\infineon\\tools\\dave ide\\4.5.0.202105191637\\eclipse\\arm-gcc-49\\arm-none-eabi\\include\\stdint.h"
 1933              	 .file 5 "C:/Users/Will/Documents/GitHub/Launch-DAQ/Libraries/CMSIS/Infineon/XMC4700_series/Include/XMC4700.h"
 1934              	 .file 6 "C:/Users/Will/Documents/GitHub/Launch-DAQ/Dave/Generated/DAVE_Common.h"
 1935              	 .file 7 "../Dave/Generated/SYSTIMER/systimer.h"
DEFINED SYMBOLS
                            *ABS*:00000000 systimer.c
    {standard input}:20     .text.NVIC_GetPriorityGrouping:00000000 $t
    {standard input}:24     .text.NVIC_GetPriorityGrouping:00000000 NVIC_GetPriorityGrouping
    {standard input}:58     .text.NVIC_GetPriorityGrouping:00000018 $d
    {standard input}:63     .text.NVIC_SetPriority:00000000 $t
    {standard input}:67     .text.NVIC_SetPriority:00000000 NVIC_SetPriority
    {standard input}:130    .text.NVIC_SetPriority:0000004c $d
    {standard input}:136    .text.NVIC_EncodePriority:00000000 $t
    {standard input}:140    .text.NVIC_EncodePriority:00000000 NVIC_EncodePriority
    {standard input}:222    .text.SysTick_Config:00000000 $t
    {standard input}:226    .text.SysTick_Config:00000000 SysTick_Config
    {standard input}:286    .text.SysTick_Config:00000040 $d
                            *COM*:00000024 g_timer_tbl
    {standard input}:296    .bss.g_timer_list:00000000 g_timer_list
    {standard input}:293    .bss.g_timer_list:00000000 $d
    {standard input}:303    .bss.g_timer_tracker:00000000 g_timer_tracker
    {standard input}:300    .bss.g_timer_tracker:00000000 $d
    {standard input}:310    .bss.g_systick_count:00000000 g_systick_count
    {standard input}:307    .bss.g_systick_count:00000000 $d
    {standard input}:313    .text.SYSTIMER_lInsertTimerList:00000000 $t
    {standard input}:317    .text.SYSTIMER_lInsertTimerList:00000000 SYSTIMER_lInsertTimerList
    {standard input}:603    .text.SYSTIMER_lInsertTimerList:000001bc $d
    {standard input}:609    .text.SYSTIMER_lRemoveTimerList:00000000 $t
    {standard input}:613    .text.SYSTIMER_lRemoveTimerList:00000000 SYSTIMER_lRemoveTimerList
    {standard input}:750    .text.SYSTIMER_lRemoveTimerList:000000b8 $d
    {standard input}:756    .text.SYSTIMER_lTimerHandler:00000000 $t
    {standard input}:760    .text.SYSTIMER_lTimerHandler:00000000 SYSTIMER_lTimerHandler
    {standard input}:904    .text.SYSTIMER_lTimerHandler:000000c4 $d
    {standard input}:910    .text.SysTick_Handler:00000000 $t
    {standard input}:915    .text.SysTick_Handler:00000000 SysTick_Handler
    {standard input}:978    .text.SysTick_Handler:00000040 $d
    {standard input}:984    .text.SYSTIMER_GetAppVersion:00000000 $t
    {standard input}:989    .text.SYSTIMER_GetAppVersion:00000000 SYSTIMER_GetAppVersion
    {standard input}:1049   .text.SYSTIMER_Init:00000000 $t
    {standard input}:1054   .text.SYSTIMER_Init:00000000 SYSTIMER_Init
    {standard input}:1133   .text.SYSTIMER_Init:00000068 $d
    {standard input}:1139   .text.SYSTIMER_CreateTimer:00000000 $t
    {standard input}:1144   .text.SYSTIMER_CreateTimer:00000000 SYSTIMER_CreateTimer
    {standard input}:1347   .text.SYSTIMER_CreateTimer:00000130 $d
    {standard input}:1354   .text.SYSTIMER_StartTimer:00000000 $t
    {standard input}:1359   .text.SYSTIMER_StartTimer:00000000 SYSTIMER_StartTimer
    {standard input}:1451   .text.SYSTIMER_StartTimer:0000007c $d
    {standard input}:1456   .text.SYSTIMER_StopTimer:00000000 $t
    {standard input}:1461   .text.SYSTIMER_StopTimer:00000000 SYSTIMER_StopTimer
    {standard input}:1546   .text.SYSTIMER_StopTimer:0000006c $d
    {standard input}:1551   .text.SYSTIMER_RestartTimer:00000000 $t
    {standard input}:1556   .text.SYSTIMER_RestartTimer:00000000 SYSTIMER_RestartTimer
    {standard input}:1661   .text.SYSTIMER_RestartTimer:00000090 $d
    {standard input}:1667   .text.SYSTIMER_DeleteTimer:00000000 $t
    {standard input}:1672   .text.SYSTIMER_DeleteTimer:00000000 SYSTIMER_DeleteTimer
    {standard input}:1782   .text.SYSTIMER_DeleteTimer:00000094 $d
    {standard input}:1788   .text.SYSTIMER_GetTime:00000000 $t
    {standard input}:1793   .text.SYSTIMER_GetTime:00000000 SYSTIMER_GetTime
    {standard input}:1828   .text.SYSTIMER_GetTime:0000001c $d
    {standard input}:1833   .text.SYSTIMER_GetTickCount:00000000 $t
    {standard input}:1838   .text.SYSTIMER_GetTickCount:00000000 SYSTIMER_GetTickCount
    {standard input}:1869   .text.SYSTIMER_GetTickCount:00000014 $d
    {standard input}:1874   .text.SYSTIMER_GetTimerState:00000000 $t
    {standard input}:1879   .text.SYSTIMER_GetTimerState:00000000 SYSTIMER_GetTimerState
    {standard input}:1925   .text.SYSTIMER_GetTimerState:00000028 $d
                     .debug_frame:00000010 $d

NO UNDEFINED SYMBOLS
