--------------------------------------------------------------------------------
Release 14.6 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.6/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml mem_test.twx mem_test.ncd -o mem_test.twr mem_test.pcf -ucf
mem_test.ucf

Design file:              mem_test.ncd
Physical constraint file: mem_test.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 325 paths analyzed, 82 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.058ns.
--------------------------------------------------------------------------------

Paths for end point slow_clk (SLICE_X16Y44.CE), 24 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.942ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_5 (FF)
  Destination:          slow_clk (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.011ns (Levels of Logic = 2)
  Clock Path Skew:      -0.012ns (0.151 - 0.163)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_5 to slow_clk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y46.BQ      Tcko                  0.408   counter<7>
                                                       counter_5
    SLICE_X16Y44.B2      net (fanout=2)        1.491   counter<5>
    SLICE_X16Y44.B       Tilo                  0.205   slow_clk
                                                       _n0155_inv2
    SLICE_X16Y44.A5      net (fanout=1)        0.169   _n0155_inv2
    SLICE_X16Y44.A       Tilo                  0.205   slow_clk
                                                       _n0155_inv5
    SLICE_X16Y44.CE      net (fanout=1)        0.219   _n0155_inv
    SLICE_X16Y44.CLK     Tceck                 0.314   slow_clk
                                                       slow_clk
    -------------------------------------------------  ---------------------------
    Total                                      3.011ns (1.132ns logic, 1.879ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.090ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_22 (FF)
  Destination:          slow_clk (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.854ns (Levels of Logic = 2)
  Clock Path Skew:      -0.021ns (0.333 - 0.354)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_22 to slow_clk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y50.CQ      Tcko                  0.408   counter<23>
                                                       counter_22
    SLICE_X17Y49.A2      net (fanout=2)        0.604   counter<22>
    SLICE_X17Y49.A       Tilo                  0.259   _n0155_inv4
                                                       _n0155_inv4
    SLICE_X16Y44.A1      net (fanout=1)        0.845   _n0155_inv4
    SLICE_X16Y44.A       Tilo                  0.205   slow_clk
                                                       _n0155_inv5
    SLICE_X16Y44.CE      net (fanout=1)        0.219   _n0155_inv
    SLICE_X16Y44.CLK     Tceck                 0.314   slow_clk
                                                       slow_clk
    -------------------------------------------------  ---------------------------
    Total                                      2.854ns (1.186ns logic, 1.668ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.092ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_21 (FF)
  Destination:          slow_clk (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.852ns (Levels of Logic = 2)
  Clock Path Skew:      -0.021ns (0.333 - 0.354)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_21 to slow_clk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y50.BQ      Tcko                  0.408   counter<23>
                                                       counter_21
    SLICE_X17Y49.A1      net (fanout=2)        0.602   counter<21>
    SLICE_X17Y49.A       Tilo                  0.259   _n0155_inv4
                                                       _n0155_inv4
    SLICE_X16Y44.A1      net (fanout=1)        0.845   _n0155_inv4
    SLICE_X16Y44.A       Tilo                  0.205   slow_clk
                                                       _n0155_inv5
    SLICE_X16Y44.CE      net (fanout=1)        0.219   _n0155_inv
    SLICE_X16Y44.CLK     Tceck                 0.314   slow_clk
                                                       slow_clk
    -------------------------------------------------  ---------------------------
    Total                                      2.852ns (1.186ns logic, 1.666ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------

Paths for end point counter_22 (SLICE_X16Y50.CIN), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.137ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_0 (FF)
  Destination:          counter_22 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.809ns (Levels of Logic = 6)
  Clock Path Skew:      -0.019ns (0.335 - 0.354)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_0 to counter_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y45.AQ      Tcko                  0.408   counter<3>
                                                       counter_0
    SLICE_X16Y45.A5      net (fanout=2)        0.346   counter<0>
    SLICE_X16Y45.COUT    Topcya                0.395   counter<3>
                                                       Mcount_counter_lut<0>_INV_0
                                                       Mcount_counter_cy<3>
    SLICE_X16Y46.CIN     net (fanout=1)        0.003   Mcount_counter_cy<3>
    SLICE_X16Y46.COUT    Tbyp                  0.076   counter<7>
                                                       Mcount_counter_cy<7>
    SLICE_X16Y47.CIN     net (fanout=1)        0.003   Mcount_counter_cy<7>
    SLICE_X16Y47.COUT    Tbyp                  0.076   counter<11>
                                                       Mcount_counter_cy<11>
    SLICE_X16Y48.CIN     net (fanout=1)        0.003   Mcount_counter_cy<11>
    SLICE_X16Y48.COUT    Tbyp                  0.076   counter<15>
                                                       Mcount_counter_cy<15>
    SLICE_X16Y49.CIN     net (fanout=1)        0.003   Mcount_counter_cy<15>
    SLICE_X16Y49.COUT    Tbyp                  0.076   counter<19>
                                                       Mcount_counter_cy<19>
    SLICE_X16Y50.CIN     net (fanout=1)        0.003   Mcount_counter_cy<19>
    SLICE_X16Y50.CLK     Tcinck                0.341   counter<23>
                                                       Mcount_counter_xor<23>
                                                       counter_22
    -------------------------------------------------  ---------------------------
    Total                                      1.809ns (1.448ns logic, 0.361ns route)
                                                       (80.0% logic, 20.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.215ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_4 (FF)
  Destination:          counter_22 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.730ns (Levels of Logic = 5)
  Clock Path Skew:      -0.020ns (0.335 - 0.355)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_4 to counter_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y46.AQ      Tcko                  0.408   counter<7>
                                                       counter_4
    SLICE_X16Y46.A5      net (fanout=2)        0.346   counter<4>
    SLICE_X16Y46.COUT    Topcya                0.395   counter<7>
                                                       counter<4>_rt
                                                       Mcount_counter_cy<7>
    SLICE_X16Y47.CIN     net (fanout=1)        0.003   Mcount_counter_cy<7>
    SLICE_X16Y47.COUT    Tbyp                  0.076   counter<11>
                                                       Mcount_counter_cy<11>
    SLICE_X16Y48.CIN     net (fanout=1)        0.003   Mcount_counter_cy<11>
    SLICE_X16Y48.COUT    Tbyp                  0.076   counter<15>
                                                       Mcount_counter_cy<15>
    SLICE_X16Y49.CIN     net (fanout=1)        0.003   Mcount_counter_cy<15>
    SLICE_X16Y49.COUT    Tbyp                  0.076   counter<19>
                                                       Mcount_counter_cy<19>
    SLICE_X16Y50.CIN     net (fanout=1)        0.003   Mcount_counter_cy<19>
    SLICE_X16Y50.CLK     Tcinck                0.341   counter<23>
                                                       Mcount_counter_xor<23>
                                                       counter_22
    -------------------------------------------------  ---------------------------
    Total                                      1.730ns (1.372ns logic, 0.358ns route)
                                                       (79.3% logic, 20.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.241ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_3 (FF)
  Destination:          counter_22 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.705ns (Levels of Logic = 6)
  Clock Path Skew:      -0.019ns (0.335 - 0.354)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_3 to counter_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y45.DQ      Tcko                  0.408   counter<3>
                                                       counter_3
    SLICE_X16Y45.D5      net (fanout=2)        0.377   counter<3>
    SLICE_X16Y45.COUT    Topcyd                0.260   counter<3>
                                                       counter<3>_rt
                                                       Mcount_counter_cy<3>
    SLICE_X16Y46.CIN     net (fanout=1)        0.003   Mcount_counter_cy<3>
    SLICE_X16Y46.COUT    Tbyp                  0.076   counter<7>
                                                       Mcount_counter_cy<7>
    SLICE_X16Y47.CIN     net (fanout=1)        0.003   Mcount_counter_cy<7>
    SLICE_X16Y47.COUT    Tbyp                  0.076   counter<11>
                                                       Mcount_counter_cy<11>
    SLICE_X16Y48.CIN     net (fanout=1)        0.003   Mcount_counter_cy<11>
    SLICE_X16Y48.COUT    Tbyp                  0.076   counter<15>
                                                       Mcount_counter_cy<15>
    SLICE_X16Y49.CIN     net (fanout=1)        0.003   Mcount_counter_cy<15>
    SLICE_X16Y49.COUT    Tbyp                  0.076   counter<19>
                                                       Mcount_counter_cy<19>
    SLICE_X16Y50.CIN     net (fanout=1)        0.003   Mcount_counter_cy<19>
    SLICE_X16Y50.CLK     Tcinck                0.341   counter<23>
                                                       Mcount_counter_xor<23>
                                                       counter_22
    -------------------------------------------------  ---------------------------
    Total                                      1.705ns (1.313ns logic, 0.392ns route)
                                                       (77.0% logic, 23.0% route)

--------------------------------------------------------------------------------

Paths for end point counter_23 (SLICE_X16Y50.CIN), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.137ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_0 (FF)
  Destination:          counter_23 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.809ns (Levels of Logic = 6)
  Clock Path Skew:      -0.019ns (0.335 - 0.354)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_0 to counter_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y45.AQ      Tcko                  0.408   counter<3>
                                                       counter_0
    SLICE_X16Y45.A5      net (fanout=2)        0.346   counter<0>
    SLICE_X16Y45.COUT    Topcya                0.395   counter<3>
                                                       Mcount_counter_lut<0>_INV_0
                                                       Mcount_counter_cy<3>
    SLICE_X16Y46.CIN     net (fanout=1)        0.003   Mcount_counter_cy<3>
    SLICE_X16Y46.COUT    Tbyp                  0.076   counter<7>
                                                       Mcount_counter_cy<7>
    SLICE_X16Y47.CIN     net (fanout=1)        0.003   Mcount_counter_cy<7>
    SLICE_X16Y47.COUT    Tbyp                  0.076   counter<11>
                                                       Mcount_counter_cy<11>
    SLICE_X16Y48.CIN     net (fanout=1)        0.003   Mcount_counter_cy<11>
    SLICE_X16Y48.COUT    Tbyp                  0.076   counter<15>
                                                       Mcount_counter_cy<15>
    SLICE_X16Y49.CIN     net (fanout=1)        0.003   Mcount_counter_cy<15>
    SLICE_X16Y49.COUT    Tbyp                  0.076   counter<19>
                                                       Mcount_counter_cy<19>
    SLICE_X16Y50.CIN     net (fanout=1)        0.003   Mcount_counter_cy<19>
    SLICE_X16Y50.CLK     Tcinck                0.341   counter<23>
                                                       Mcount_counter_xor<23>
                                                       counter_23
    -------------------------------------------------  ---------------------------
    Total                                      1.809ns (1.448ns logic, 0.361ns route)
                                                       (80.0% logic, 20.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.215ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_4 (FF)
  Destination:          counter_23 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.730ns (Levels of Logic = 5)
  Clock Path Skew:      -0.020ns (0.335 - 0.355)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_4 to counter_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y46.AQ      Tcko                  0.408   counter<7>
                                                       counter_4
    SLICE_X16Y46.A5      net (fanout=2)        0.346   counter<4>
    SLICE_X16Y46.COUT    Topcya                0.395   counter<7>
                                                       counter<4>_rt
                                                       Mcount_counter_cy<7>
    SLICE_X16Y47.CIN     net (fanout=1)        0.003   Mcount_counter_cy<7>
    SLICE_X16Y47.COUT    Tbyp                  0.076   counter<11>
                                                       Mcount_counter_cy<11>
    SLICE_X16Y48.CIN     net (fanout=1)        0.003   Mcount_counter_cy<11>
    SLICE_X16Y48.COUT    Tbyp                  0.076   counter<15>
                                                       Mcount_counter_cy<15>
    SLICE_X16Y49.CIN     net (fanout=1)        0.003   Mcount_counter_cy<15>
    SLICE_X16Y49.COUT    Tbyp                  0.076   counter<19>
                                                       Mcount_counter_cy<19>
    SLICE_X16Y50.CIN     net (fanout=1)        0.003   Mcount_counter_cy<19>
    SLICE_X16Y50.CLK     Tcinck                0.341   counter<23>
                                                       Mcount_counter_xor<23>
                                                       counter_23
    -------------------------------------------------  ---------------------------
    Total                                      1.730ns (1.372ns logic, 0.358ns route)
                                                       (79.3% logic, 20.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.241ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_3 (FF)
  Destination:          counter_23 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.705ns (Levels of Logic = 6)
  Clock Path Skew:      -0.019ns (0.335 - 0.354)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_3 to counter_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y45.DQ      Tcko                  0.408   counter<3>
                                                       counter_3
    SLICE_X16Y45.D5      net (fanout=2)        0.377   counter<3>
    SLICE_X16Y45.COUT    Topcyd                0.260   counter<3>
                                                       counter<3>_rt
                                                       Mcount_counter_cy<3>
    SLICE_X16Y46.CIN     net (fanout=1)        0.003   Mcount_counter_cy<3>
    SLICE_X16Y46.COUT    Tbyp                  0.076   counter<7>
                                                       Mcount_counter_cy<7>
    SLICE_X16Y47.CIN     net (fanout=1)        0.003   Mcount_counter_cy<7>
    SLICE_X16Y47.COUT    Tbyp                  0.076   counter<11>
                                                       Mcount_counter_cy<11>
    SLICE_X16Y48.CIN     net (fanout=1)        0.003   Mcount_counter_cy<11>
    SLICE_X16Y48.COUT    Tbyp                  0.076   counter<15>
                                                       Mcount_counter_cy<15>
    SLICE_X16Y49.CIN     net (fanout=1)        0.003   Mcount_counter_cy<15>
    SLICE_X16Y49.COUT    Tbyp                  0.076   counter<19>
                                                       Mcount_counter_cy<19>
    SLICE_X16Y50.CIN     net (fanout=1)        0.003   Mcount_counter_cy<19>
    SLICE_X16Y50.CLK     Tcinck                0.341   counter<23>
                                                       Mcount_counter_xor<23>
                                                       counter_23
    -------------------------------------------------  ---------------------------
    Total                                      1.705ns (1.313ns logic, 0.392ns route)
                                                       (77.0% logic, 23.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point slow_clk (SLICE_X16Y44.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.459ns (requirement - (clock path skew + uncertainty - data path))
  Source:               slow_clk (FF)
  Destination:          slow_clk (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.459ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: slow_clk to slow_clk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y44.CQ      Tcko                  0.200   slow_clk
                                                       slow_clk
    SLICE_X16Y44.C5      net (fanout=2)        0.069   slow_clk
    SLICE_X16Y44.CLK     Tah         (-Th)    -0.190   slow_clk
                                                       slow_clk_INV_8_o1_INV_0
                                                       slow_clk
    -------------------------------------------------  ---------------------------
    Total                                      0.459ns (0.390ns logic, 0.069ns route)
                                                       (85.0% logic, 15.0% route)

--------------------------------------------------------------------------------

Paths for end point counter_23 (SLICE_X16Y50.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.462ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter_23 (FF)
  Destination:          counter_23 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.462ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: counter_23 to counter_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y50.DQ      Tcko                  0.200   counter<23>
                                                       counter_23
    SLICE_X16Y50.D6      net (fanout=2)        0.025   counter<23>
    SLICE_X16Y50.CLK     Tah         (-Th)    -0.237   counter<23>
                                                       counter<23>_rt
                                                       Mcount_counter_xor<23>
                                                       counter_23
    -------------------------------------------------  ---------------------------
    Total                                      0.462ns (0.437ns logic, 0.025ns route)
                                                       (94.6% logic, 5.4% route)

--------------------------------------------------------------------------------

Paths for end point counter_1 (SLICE_X16Y45.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.509ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter_1 (FF)
  Destination:          counter_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.509ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: counter_1 to counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y45.BQ      Tcko                  0.200   counter<3>
                                                       counter_1
    SLICE_X16Y45.B5      net (fanout=2)        0.075   counter<1>
    SLICE_X16Y45.CLK     Tah         (-Th)    -0.234   counter<3>
                                                       counter<1>_rt
                                                       Mcount_counter_cy<3>
                                                       counter_1
    -------------------------------------------------  ---------------------------
    Total                                      0.509ns (0.434ns logic, 0.075ns route)
                                                       (85.3% logic, 14.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: counter<3>/CLK
  Logical resource: counter_0/CK
  Location pin: SLICE_X16Y45.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: counter<3>/SR
  Logical resource: counter_0/SR
  Location pin: SLICE_X16Y45.SR
  Clock network: rst_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.058|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 325 paths, 0 nets, and 67 connections

Design statistics:
   Minimum period:   3.058ns{1}   (Maximum frequency: 327.011MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Nov  3 23:30:44 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 397 MB



