<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Altera SoCAL: Register : ECC_WDataecc0bus</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="altera-logo.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">Altera SoCAL
   &#160;<span id="projectnumber">18.1</span>
   </div>
   <div id="projectbrief">The Altera SoC Abstraction Layer (SoCAL) API Reference Manual</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Address&#160;Space</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Groups</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle">
<div class="title">Register : ECC_WDataecc0bus</div>  </div>
<div class="ingroups"><a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c.html">Component : ALT_ECC_OTG0_ECC</a></div></div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<p>The msb bit for the register is configured based on DAT parameter (RAM word size). Unimplemented bytes of this register will be reserved.</p>
<p><b>Register Layout</b></p>
<table class="doxtable">
<tr>
<th align="left">Bits </th><th align="left">Access </th><th align="left">Reset </th><th align="left">Description</th></tr>
<tr>
<td align="left">[6:0] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OTG0_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC0BUS">ALT_ECC_OTG0_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC0BUS</a> </td></tr>
<tr>
<td align="left">[7] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
<tr>
<td align="left">[14:8] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OTG0_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC1BUS">ALT_ECC_OTG0_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC1BUS</a> </td></tr>
<tr>
<td align="left">[15] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
<tr>
<td align="left">[22:16] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OTG0_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC2BUS">ALT_ECC_OTG0_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC2BUS</a> </td></tr>
<tr>
<td align="left">[23] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
<tr>
<td align="left">[30:24] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OTG0_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC3BUS">ALT_ECC_OTG0_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC3BUS</a> </td></tr>
<tr>
<td align="left">[31] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
</table>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : ECC_WDataecc0BUS </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpf727a471acabf56ee77dd9639137b502"></a><a class="anchor" id="ALT_ECC_OTG0_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC0BUS"></a></p>
<p>Eccdata from the register will be written to the RAM.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga091d9ef94b2cd99cd10b432a4613484a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ga091d9ef94b2cd99cd10b432a4613484a">ALT_ECC_OTG0_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC0BUS_LSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga091d9ef94b2cd99cd10b432a4613484a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d9ec63fee98a4a2218ea1cab8f488ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ga9d9ec63fee98a4a2218ea1cab8f488ed">ALT_ECC_OTG0_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC0BUS_MSB</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga9d9ec63fee98a4a2218ea1cab8f488ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa34a152156e0f420011c83f39fccdcc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#gaaa34a152156e0f420011c83f39fccdcc">ALT_ECC_OTG0_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC0BUS_WIDTH</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:gaaa34a152156e0f420011c83f39fccdcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e163bfa829b9cdb579c475c97a7058f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ga2e163bfa829b9cdb579c475c97a7058f">ALT_ECC_OTG0_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC0BUS_SET_MSK</a>&#160;&#160;&#160;0x0000007f</td></tr>
<tr class="separator:ga2e163bfa829b9cdb579c475c97a7058f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2861171be0be07fbcdfa377b949d173"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#gaa2861171be0be07fbcdfa377b949d173">ALT_ECC_OTG0_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC0BUS_CLR_MSK</a>&#160;&#160;&#160;0xffffff80</td></tr>
<tr class="separator:gaa2861171be0be07fbcdfa377b949d173"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd56c1d7a81089739cfbe8d6d9051fcb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#gabd56c1d7a81089739cfbe8d6d9051fcb">ALT_ECC_OTG0_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC0BUS_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gabd56c1d7a81089739cfbe8d6d9051fcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8888c3b4f522093bba882cfdf45cc9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#gae8888c3b4f522093bba882cfdf45cc9e">ALT_ECC_OTG0_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC0BUS_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x0000007f) &gt;&gt; 0)</td></tr>
<tr class="separator:gae8888c3b4f522093bba882cfdf45cc9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43dfc0b66b4a90874790628b42549746"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ga43dfc0b66b4a90874790628b42549746">ALT_ECC_OTG0_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC0BUS_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x0000007f)</td></tr>
<tr class="separator:ga43dfc0b66b4a90874790628b42549746"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : ECC_WDataecc1BUS </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp75daddaed1a8c6d9bd32ecd8c3f1569c"></a><a class="anchor" id="ALT_ECC_OTG0_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC1BUS"></a></p>
<p>Eccdata from the register will be written to the RAM.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga436c3a017afedc945609d2978d73a2a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ga436c3a017afedc945609d2978d73a2a7">ALT_ECC_OTG0_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC1BUS_LSB</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga436c3a017afedc945609d2978d73a2a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7c7bfa5269e9ea3d9be226cef2aca8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#gaa7c7bfa5269e9ea3d9be226cef2aca8a">ALT_ECC_OTG0_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC1BUS_MSB</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:gaa7c7bfa5269e9ea3d9be226cef2aca8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga548ba350eeb3d3b79d375bb2a67cac82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ga548ba350eeb3d3b79d375bb2a67cac82">ALT_ECC_OTG0_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC1BUS_WIDTH</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga548ba350eeb3d3b79d375bb2a67cac82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga905a9a533a2d01cac135512ab8b4dd22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ga905a9a533a2d01cac135512ab8b4dd22">ALT_ECC_OTG0_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC1BUS_SET_MSK</a>&#160;&#160;&#160;0x00007f00</td></tr>
<tr class="separator:ga905a9a533a2d01cac135512ab8b4dd22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1905adcedc091d213b44e659f6fc0f58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ga1905adcedc091d213b44e659f6fc0f58">ALT_ECC_OTG0_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC1BUS_CLR_MSK</a>&#160;&#160;&#160;0xffff80ff</td></tr>
<tr class="separator:ga1905adcedc091d213b44e659f6fc0f58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5d6c27237333b79e49032d0662f399c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#gad5d6c27237333b79e49032d0662f399c">ALT_ECC_OTG0_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC1BUS_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gad5d6c27237333b79e49032d0662f399c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80f4448a07877c282cf8cf13322a56e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ga80f4448a07877c282cf8cf13322a56e5">ALT_ECC_OTG0_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC1BUS_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00007f00) &gt;&gt; 8)</td></tr>
<tr class="separator:ga80f4448a07877c282cf8cf13322a56e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e4f3650149955ece25f3b850708c27c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ga2e4f3650149955ece25f3b850708c27c">ALT_ECC_OTG0_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC1BUS_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 8) &amp; 0x00007f00)</td></tr>
<tr class="separator:ga2e4f3650149955ece25f3b850708c27c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : ECC_WDataecc2BUS </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpefa984c4882987790424b7ad6855fe1c"></a><a class="anchor" id="ALT_ECC_OTG0_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC2BUS"></a></p>
<p>Eccdata from the register will be written to the RAM.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga3bb4b9b3ae313850c18246727550eb46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ga3bb4b9b3ae313850c18246727550eb46">ALT_ECC_OTG0_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC2BUS_LSB</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ga3bb4b9b3ae313850c18246727550eb46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga673c2c8d1ba4e019dda71c0dad44f031"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ga673c2c8d1ba4e019dda71c0dad44f031">ALT_ECC_OTG0_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC2BUS_MSB</a>&#160;&#160;&#160;22</td></tr>
<tr class="separator:ga673c2c8d1ba4e019dda71c0dad44f031"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b0538bd51bd54de29da46a681cffdc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ga8b0538bd51bd54de29da46a681cffdc4">ALT_ECC_OTG0_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC2BUS_WIDTH</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga8b0538bd51bd54de29da46a681cffdc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaceea4cf0b0826aacead25cb87bee8e71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#gaceea4cf0b0826aacead25cb87bee8e71">ALT_ECC_OTG0_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC2BUS_SET_MSK</a>&#160;&#160;&#160;0x007f0000</td></tr>
<tr class="separator:gaceea4cf0b0826aacead25cb87bee8e71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0bf10d30c2b0fc0c9bd9ba44b809ce59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ga0bf10d30c2b0fc0c9bd9ba44b809ce59">ALT_ECC_OTG0_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC2BUS_CLR_MSK</a>&#160;&#160;&#160;0xff80ffff</td></tr>
<tr class="separator:ga0bf10d30c2b0fc0c9bd9ba44b809ce59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a2cb1464e153a4d9c4b168b37bdfd7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ga0a2cb1464e153a4d9c4b168b37bdfd7a">ALT_ECC_OTG0_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC2BUS_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga0a2cb1464e153a4d9c4b168b37bdfd7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c4050d6b85db619af874adddb680636"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ga5c4050d6b85db619af874adddb680636">ALT_ECC_OTG0_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC2BUS_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x007f0000) &gt;&gt; 16)</td></tr>
<tr class="separator:ga5c4050d6b85db619af874adddb680636"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab3b05c6460bebc51ba9509325359d78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#gaab3b05c6460bebc51ba9509325359d78">ALT_ECC_OTG0_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC2BUS_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 16) &amp; 0x007f0000)</td></tr>
<tr class="separator:gaab3b05c6460bebc51ba9509325359d78"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : ECC_WDataecc3BUS </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp52d1d009b419dae7282f49b8b03d483f"></a><a class="anchor" id="ALT_ECC_OTG0_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC3BUS"></a></p>
<p>Eccdata from the register will be written to the RAM.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga0c3b3656bd64a21d662faa77ed42698c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ga0c3b3656bd64a21d662faa77ed42698c">ALT_ECC_OTG0_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC3BUS_LSB</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:ga0c3b3656bd64a21d662faa77ed42698c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5709b1ca36ef84084a99235fcffb50c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#gaf5709b1ca36ef84084a99235fcffb50c">ALT_ECC_OTG0_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC3BUS_MSB</a>&#160;&#160;&#160;30</td></tr>
<tr class="separator:gaf5709b1ca36ef84084a99235fcffb50c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeee3b1679d9ef312667cd1778dc64cda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#gaeee3b1679d9ef312667cd1778dc64cda">ALT_ECC_OTG0_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC3BUS_WIDTH</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:gaeee3b1679d9ef312667cd1778dc64cda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35b5eee8fc83f232009c2c300a0931e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ga35b5eee8fc83f232009c2c300a0931e4">ALT_ECC_OTG0_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC3BUS_SET_MSK</a>&#160;&#160;&#160;0x7f000000</td></tr>
<tr class="separator:ga35b5eee8fc83f232009c2c300a0931e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2e92926ee1e141ebd72d656ff60c3fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#gab2e92926ee1e141ebd72d656ff60c3fb">ALT_ECC_OTG0_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC3BUS_CLR_MSK</a>&#160;&#160;&#160;0x80ffffff</td></tr>
<tr class="separator:gab2e92926ee1e141ebd72d656ff60c3fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e468dfec039b7f2037613a37fdfbab8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ga2e468dfec039b7f2037613a37fdfbab8">ALT_ECC_OTG0_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC3BUS_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga2e468dfec039b7f2037613a37fdfbab8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63e9fe579555f1593942b835e6349f1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ga63e9fe579555f1593942b835e6349f1c">ALT_ECC_OTG0_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC3BUS_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x7f000000) &gt;&gt; 24)</td></tr>
<tr class="separator:ga63e9fe579555f1593942b835e6349f1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf357b4aa2b1d4a6f5268fd70c276dbfe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#gaf357b4aa2b1d4a6f5268fd70c276dbfe">ALT_ECC_OTG0_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC3BUS_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 24) &amp; 0x7f000000)</td></tr>
<tr class="separator:gaf357b4aa2b1d4a6f5268fd70c276dbfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:struct_a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s__s"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#struct_a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s__s">ALT_ECC_OTG0_ECC_ECC_WDATAECC0BUS_s</a></td></tr>
<tr class="separator:struct_a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s__s"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga106cad5c6aa4250c35f0c629ace22311"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ga106cad5c6aa4250c35f0c629ace22311">ALT_ECC_OTG0_ECC_ECC_WDATAECC0BUS_RESET</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:ga106cad5c6aa4250c35f0c629ace22311"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga764a9e330bee430e6b3aca4cbaf719df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ga764a9e330bee430e6b3aca4cbaf719df">ALT_ECC_OTG0_ECC_ECC_WDATAECC0BUS_OFST</a>&#160;&#160;&#160;0x6c</td></tr>
<tr class="separator:ga764a9e330bee430e6b3aca4cbaf719df"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:gaeb941adaf071bb43c3a2ce03b9d8eddb"><td class="memItemLeft" align="right" valign="top">typedef struct <br class="typebreak"/>
<a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#struct_a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s__s">ALT_ECC_OTG0_ECC_ECC_WDATAECC0BUS_s</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#gaeb941adaf071bb43c3a2ce03b9d8eddb">ALT_ECC_OTG0_ECC_ECC_WDATAECC0BUS_t</a></td></tr>
<tr class="separator:gaeb941adaf071bb43c3a2ce03b9d8eddb"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="struct_a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s__s" id="struct_a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s__s"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct ALT_ECC_OTG0_ECC_ECC_WDATAECC0BUS_s</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p><b> WARNING: The C register and register group struct declarations are provided for convenience and illustrative purposes. They should, however, be used with caution as the C language standard provides no guarantees about the alignment or atomicity of device memory accesses. The recommended practice for writing hardware drivers is to use the SoCAL access macros and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#ga77db76edef8b90adb75eb837325b5d11">alt_read_word()</a> and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#gac135ea12921af3aeb033c92ddb82c66c">alt_write_word()</a> functions. </b></p>
<p>The struct declaration for register <a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html">ALT_ECC_OTG0_ECC_ECC_WDATAECC0BUS</a>. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a8195f9a4373eac7370d355e7fc2547cf"></a>uint32_t</td>
<td class="fieldname">
ECC_WDataecc0BUS: 7</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OTG0_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC0BUS">ALT_ECC_OTG0_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC0BUS</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a9343a892d757bde3342423e3da374164"></a>uint32_t</td>
<td class="fieldname">
__pad0__: 1</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a25171021751bd023ca534ff4f31d5a6e"></a>uint32_t</td>
<td class="fieldname">
ECC_WDataecc1BUS: 7</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OTG0_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC1BUS">ALT_ECC_OTG0_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC1BUS</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aec8a0204c2e043e15b1e201522797400"></a>uint32_t</td>
<td class="fieldname">
__pad1__: 1</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a27befc5978d119fbb6667ea4a1c5bc52"></a>uint32_t</td>
<td class="fieldname">
ECC_WDataecc2BUS: 7</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OTG0_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC2BUS">ALT_ECC_OTG0_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC2BUS</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a4f97379f431b3096b494d0705704c105"></a>uint32_t</td>
<td class="fieldname">
__pad2__: 1</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a9048ee25cdcbbf7db07c6b3835b9663a"></a>uint32_t</td>
<td class="fieldname">
ECC_WDataecc3BUS: 7</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OTG0_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC3BUS">ALT_ECC_OTG0_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC3BUS</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a442dbb1ce2926f459bb7b068b783b3a4"></a>uint32_t</td>
<td class="fieldname">
__pad3__: 1</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Macro Definitions</h2>
<a class="anchor" id="ga091d9ef94b2cd99cd10b432a4613484a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG0_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC0BUS_LSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OTG0_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC0BUS">ALT_ECC_OTG0_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC0BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga9d9ec63fee98a4a2218ea1cab8f488ed"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG0_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC0BUS_MSB&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OTG0_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC0BUS">ALT_ECC_OTG0_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC0BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaaa34a152156e0f420011c83f39fccdcc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG0_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC0BUS_WIDTH&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OTG0_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC0BUS">ALT_ECC_OTG0_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC0BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga2e163bfa829b9cdb579c475c97a7058f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG0_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC0BUS_SET_MSK&#160;&#160;&#160;0x0000007f</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OTG0_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC0BUS">ALT_ECC_OTG0_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC0BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaa2861171be0be07fbcdfa377b949d173"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG0_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC0BUS_CLR_MSK&#160;&#160;&#160;0xffffff80</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OTG0_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC0BUS">ALT_ECC_OTG0_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC0BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gabd56c1d7a81089739cfbe8d6d9051fcb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG0_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC0BUS_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OTG0_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC0BUS">ALT_ECC_OTG0_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC0BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gae8888c3b4f522093bba882cfdf45cc9e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG0_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC0BUS_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x0000007f) &gt;&gt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OTG0_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC0BUS">ALT_ECC_OTG0_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC0BUS</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga43dfc0b66b4a90874790628b42549746"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG0_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC0BUS_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x0000007f)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OTG0_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC0BUS">ALT_ECC_OTG0_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC0BUS</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga436c3a017afedc945609d2978d73a2a7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG0_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC1BUS_LSB&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OTG0_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC1BUS">ALT_ECC_OTG0_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC1BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaa7c7bfa5269e9ea3d9be226cef2aca8a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG0_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC1BUS_MSB&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OTG0_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC1BUS">ALT_ECC_OTG0_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC1BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga548ba350eeb3d3b79d375bb2a67cac82"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG0_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC1BUS_WIDTH&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OTG0_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC1BUS">ALT_ECC_OTG0_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC1BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga905a9a533a2d01cac135512ab8b4dd22"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG0_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC1BUS_SET_MSK&#160;&#160;&#160;0x00007f00</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OTG0_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC1BUS">ALT_ECC_OTG0_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC1BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga1905adcedc091d213b44e659f6fc0f58"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG0_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC1BUS_CLR_MSK&#160;&#160;&#160;0xffff80ff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OTG0_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC1BUS">ALT_ECC_OTG0_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC1BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gad5d6c27237333b79e49032d0662f399c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG0_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC1BUS_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OTG0_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC1BUS">ALT_ECC_OTG0_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC1BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga80f4448a07877c282cf8cf13322a56e5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG0_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC1BUS_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00007f00) &gt;&gt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OTG0_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC1BUS">ALT_ECC_OTG0_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC1BUS</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga2e4f3650149955ece25f3b850708c27c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG0_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC1BUS_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 8) &amp; 0x00007f00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OTG0_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC1BUS">ALT_ECC_OTG0_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC1BUS</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga3bb4b9b3ae313850c18246727550eb46"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG0_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC2BUS_LSB&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OTG0_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC2BUS">ALT_ECC_OTG0_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC2BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga673c2c8d1ba4e019dda71c0dad44f031"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG0_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC2BUS_MSB&#160;&#160;&#160;22</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OTG0_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC2BUS">ALT_ECC_OTG0_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC2BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga8b0538bd51bd54de29da46a681cffdc4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG0_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC2BUS_WIDTH&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OTG0_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC2BUS">ALT_ECC_OTG0_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC2BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaceea4cf0b0826aacead25cb87bee8e71"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG0_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC2BUS_SET_MSK&#160;&#160;&#160;0x007f0000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OTG0_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC2BUS">ALT_ECC_OTG0_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC2BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga0bf10d30c2b0fc0c9bd9ba44b809ce59"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG0_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC2BUS_CLR_MSK&#160;&#160;&#160;0xff80ffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OTG0_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC2BUS">ALT_ECC_OTG0_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC2BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga0a2cb1464e153a4d9c4b168b37bdfd7a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG0_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC2BUS_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OTG0_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC2BUS">ALT_ECC_OTG0_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC2BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga5c4050d6b85db619af874adddb680636"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG0_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC2BUS_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x007f0000) &gt;&gt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OTG0_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC2BUS">ALT_ECC_OTG0_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC2BUS</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gaab3b05c6460bebc51ba9509325359d78"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG0_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC2BUS_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 16) &amp; 0x007f0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OTG0_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC2BUS">ALT_ECC_OTG0_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC2BUS</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga0c3b3656bd64a21d662faa77ed42698c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG0_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC3BUS_LSB&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OTG0_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC3BUS">ALT_ECC_OTG0_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC3BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaf5709b1ca36ef84084a99235fcffb50c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG0_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC3BUS_MSB&#160;&#160;&#160;30</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OTG0_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC3BUS">ALT_ECC_OTG0_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC3BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaeee3b1679d9ef312667cd1778dc64cda"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG0_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC3BUS_WIDTH&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OTG0_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC3BUS">ALT_ECC_OTG0_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC3BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga35b5eee8fc83f232009c2c300a0931e4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG0_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC3BUS_SET_MSK&#160;&#160;&#160;0x7f000000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OTG0_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC3BUS">ALT_ECC_OTG0_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC3BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gab2e92926ee1e141ebd72d656ff60c3fb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG0_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC3BUS_CLR_MSK&#160;&#160;&#160;0x80ffffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OTG0_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC3BUS">ALT_ECC_OTG0_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC3BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga2e468dfec039b7f2037613a37fdfbab8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG0_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC3BUS_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OTG0_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC3BUS">ALT_ECC_OTG0_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC3BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga63e9fe579555f1593942b835e6349f1c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG0_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC3BUS_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x7f000000) &gt;&gt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OTG0_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC3BUS">ALT_ECC_OTG0_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC3BUS</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gaf357b4aa2b1d4a6f5268fd70c276dbfe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG0_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC3BUS_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 24) &amp; 0x7f000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OTG0_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC3BUS">ALT_ECC_OTG0_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC3BUS</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga106cad5c6aa4250c35f0c629ace22311"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG0_ECC_ECC_WDATAECC0BUS_RESET&#160;&#160;&#160;0x00000000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html">ALT_ECC_OTG0_ECC_ECC_WDATAECC0BUS</a> register. </p>

</div>
</div>
<a class="anchor" id="ga764a9e330bee430e6b3aca4cbaf719df"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG0_ECC_ECC_WDATAECC0BUS_OFST&#160;&#160;&#160;0x6c</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The byte offset of the <a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html">ALT_ECC_OTG0_ECC_ECC_WDATAECC0BUS</a> register from the beginning of the component. </p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="gaeb941adaf071bb43c3a2ce03b9d8eddb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#struct_a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s__s">ALT_ECC_OTG0_ECC_ECC_WDATAECC0BUS_s</a> <a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#gaeb941adaf071bb43c3a2ce03b9d8eddb">ALT_ECC_OTG0_ECC_ECC_WDATAECC0BUS_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The typedef declaration for register <a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html">ALT_ECC_OTG0_ECC_ECC_WDATAECC0BUS</a>. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Thu Sep 13 2018 01:56:40 for Altera SoCAL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.2 </li>
  </ul>
</div>
</body>
</html>
