<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!DOCTYPE svg PUBLIC "-//W3C//DTD SVG 1.1//EN"
 "http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd">
<!-- Generated by graphviz version 2.43.0 (0)
 -->
<!-- Title: G Pages: 1 -->
<svg width="3946pt" height="623pt"
 viewBox="0.00 0.00 3946.00 623.00" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g id="graph0" class="graph" transform="scale(1 1) rotate(0) translate(4 619)">
<title>G</title>
<polygon fill="white" stroke="transparent" points="-4,4 -4,-619 3942,-619 3942,4 -4,4"/>
<g id="clust1" class="cluster">
<title>cluster_root</title>
<g id="a_clust1"><a xlink:title="eventq_index=0&#10;full_system=false&#10;sim_quantum=0&#10;time_sync_enable=false&#10;time_sync_period=100000000000&#10;time_sync_spin_threshold=100000000">
<path fill="#bab6ae" stroke="#000000" d="M20,-8C20,-8 3918,-8 3918,-8 3924,-8 3930,-14 3930,-20 3930,-20 3930,-595 3930,-595 3930,-601 3924,-607 3918,-607 3918,-607 20,-607 20,-607 14,-607 8,-601 8,-595 8,-595 8,-20 8,-20 8,-14 14,-8 20,-8"/>
<text text-anchor="middle" x="1969" y="-591.8" font-family="Arial" font-size="14.00" fill="#000000">root </text>
<text text-anchor="middle" x="1969" y="-576.8" font-family="Arial" font-size="14.00" fill="#000000">: Root</text>
</a>
</g>
</g>
<g id="clust2" class="cluster">
<title>cluster_system</title>
<g id="a_clust2"><a xlink:title="auto_unlink_shared_backstore=false&#10;cache_line_size=64&#10;eventq_index=0&#10;exit_on_work_items=false&#10;init_param=0&#10;m5ops_base=0&#10;mem_mode=timing&#10;mem_ranges=0:536870912&#10;memories=system.mem_ctrls.dram&#10;mmap_using_noreserve=false&#10;multi_thread=false&#10;&#10;um_work_ids=16&#10;&#13;eadfile=&#10;&#13;edirect_paths=system.redirect_paths0 system.redirect_paths1 system.redirect_paths2&#10;shadow_rom_ranges=&#10;shared_backstore=&#10;symbolfile=&#10;thermal_components=&#10;thermal_model=Null&#10;work_begin_ckpt_count=0&#10;work_begin_cpu_id_exit=&#45;1&#10;work_begin_exit_count=0&#10;work_cpus_ckpt_count=0&#10;work_end_ckpt_count=0&#10;work_end_exit_count=0&#10;work_item_id=&#45;1&#10;workload=system.workload">
<path fill="#e4e7eb" stroke="#000000" d="M28,-16C28,-16 3910,-16 3910,-16 3916,-16 3922,-22 3922,-28 3922,-28 3922,-549 3922,-549 3922,-555 3916,-561 3910,-561 3910,-561 28,-561 28,-561 22,-561 16,-555 16,-549 16,-549 16,-28 16,-28 16,-22 22,-16 28,-16"/>
<text text-anchor="middle" x="1969" y="-545.8" font-family="Arial" font-size="14.00" fill="#000000">system </text>
<text text-anchor="middle" x="1969" y="-530.8" font-family="Arial" font-size="14.00" fill="#000000">: System</text>
</a>
</g>
</g>
<g id="clust4" class="cluster">
<title>cluster_system_cpu0</title>
<g id="a_clust4"><a xlink:title="branchPred=system.cpu0.branchPred&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;cpu_id=0&#10;decodeCycleInput=true&#10;decodeInputBufferSize=3&#10;decodeInputWidth=2&#10;decodeToExecuteForwardDelay=1&#10;decoder=system.cpu0.decoder&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;enableIdling=true&#10;eventq_index=0&#10;executeAllowEarlyMemoryIssue=true&#10;executeBranchDelay=1&#10;executeCommitLimit=2&#10;executeCycleInput=true&#10;executeFuncUnits=system.cpu0.executeFuncUnits&#10;executeInputBufferSize=7&#10;executeInputWidth=2&#10;executeIssueLimit=2&#10;executeLSQMaxStoreBufferStoresPerCycle=2&#10;executeLSQRequestsQueueSize=1&#10;executeLSQStoreBufferSize=5&#10;executeLSQTransfersQueueSize=2&#10;executeMaxAccessesInMemory=2&#10;executeMemoryCommitLimit=1&#10;executeMemoryIssueLimit=1&#10;executeMemoryWidth=0&#10;executeSetTraceTimeOnCommit=true&#10;executeSetTraceTimeOnIssue=false&#10;fetch1FetchLimit=1&#10;fetch1LineSnapWidth=0&#10;fetch1LineWidth=0&#10;fetch1ToFetch2BackwardDelay=1&#10;fetch1ToFetch2ForwardDelay=1&#10;fetch2CycleInput=true&#10;fetch2InputBufferSize=2&#10;fetch2ToDecodeForwardDelay=1&#10;function_trace=false&#10;function_trace_start=0&#10;interrupts=system.cpu0.interrupts&#10;isa=system.cpu0.isa&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu0.mmu&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu0.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;simpoint_start_insts=&#10;socket_id=0&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;threadPolicy=RoundRobin&#10;tracer=system.cpu0.tracer&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M36,-147C36,-147 796,-147 796,-147 802,-147 808,-153 808,-159 808,-159 808,-503 808,-503 808,-509 802,-515 796,-515 796,-515 36,-515 36,-515 30,-515 24,-509 24,-503 24,-503 24,-159 24,-159 24,-153 30,-147 36,-147"/>
<text text-anchor="middle" x="416" y="-499.8" font-family="Arial" font-size="14.00" fill="#000000">cpu0 </text>
<text text-anchor="middle" x="416" y="-484.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvMinorCPU</text>
</a>
</g>
</g>
<g id="clust5" class="cluster">
<title>cluster_system_cpu0_mmu</title>
<g id="a_clust5"><a xlink:title="dtb=system.cpu0.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu0.mmu.itb&#10;pma_checker=system.cpu0.mmu.pma_checker&#10;pmp=system.cpu0.mmu.pmp">
<path fill="#bab6ae" stroke="#000000" d="M385,-270C385,-270 737,-270 737,-270 743,-270 749,-276 749,-282 749,-282 749,-457 749,-457 749,-463 743,-469 737,-469 737,-469 385,-469 385,-469 379,-469 373,-463 373,-457 373,-457 373,-282 373,-282 373,-276 379,-270 385,-270"/>
<text text-anchor="middle" x="561" y="-453.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="561" y="-438.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvMMU</text>
</a>
</g>
</g>
<g id="clust6" class="cluster">
<title>cluster_system_cpu0_mmu_itb</title>
<g id="a_clust6"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;pma_checker=system.cpu0.mmu.pma_checker&#10;pmp=system.cpu0.mmu.pmp&#10;size=64&#10;walker=system.cpu0.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M393,-278C393,-278 545,-278 545,-278 551,-278 557,-284 557,-290 557,-290 557,-411 557,-411 557,-417 551,-423 545,-423 545,-423 393,-423 393,-423 387,-423 381,-417 381,-411 381,-411 381,-290 381,-290 381,-284 387,-278 393,-278"/>
<text text-anchor="middle" x="469" y="-407.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="469" y="-392.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvTLB</text>
</a>
</g>
</g>
<g id="clust7" class="cluster">
<title>cluster_system_cpu0_mmu_itb_walker</title>
<g id="a_clust7"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;pma_checker=system.cpu0.mmu.pma_checker&#10;pmp=system.cpu0.mmu.pmp&#10;power_model=&#10;power_state=system.cpu0.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M401,-286C401,-286 537,-286 537,-286 543,-286 549,-292 549,-298 549,-298 549,-365 549,-365 549,-371 543,-377 537,-377 537,-377 401,-377 401,-377 395,-377 389,-371 389,-365 389,-365 389,-298 389,-298 389,-292 395,-286 401,-286"/>
<text text-anchor="middle" x="469" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="469" y="-346.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvPagetableWalker</text>
</a>
</g>
</g>
<g id="clust9" class="cluster">
<title>cluster_system_cpu0_mmu_dtb</title>
<g id="a_clust9"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;pma_checker=system.cpu0.mmu.pma_checker&#10;pmp=system.cpu0.mmu.pmp&#10;size=64&#10;walker=system.cpu0.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M577,-278C577,-278 729,-278 729,-278 735,-278 741,-284 741,-290 741,-290 741,-411 741,-411 741,-417 735,-423 729,-423 729,-423 577,-423 577,-423 571,-423 565,-417 565,-411 565,-411 565,-290 565,-290 565,-284 571,-278 577,-278"/>
<text text-anchor="middle" x="653" y="-407.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="653" y="-392.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvTLB</text>
</a>
</g>
</g>
<g id="clust10" class="cluster">
<title>cluster_system_cpu0_mmu_dtb_walker</title>
<g id="a_clust10"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;pma_checker=system.cpu0.mmu.pma_checker&#10;pmp=system.cpu0.mmu.pmp&#10;power_model=&#10;power_state=system.cpu0.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M585,-286C585,-286 721,-286 721,-286 727,-286 733,-292 733,-298 733,-298 733,-365 733,-365 733,-371 727,-377 721,-377 721,-377 585,-377 585,-377 579,-377 573,-371 573,-365 573,-365 573,-298 573,-298 573,-292 579,-286 585,-286"/>
<text text-anchor="middle" x="653" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="653" y="-346.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvPagetableWalker</text>
</a>
</g>
</g>
<g id="clust103" class="cluster">
<title>cluster_system_cpu0_icache</title>
<g id="a_clust103"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu0.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu0.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=8192&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu0.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M238,-155C238,-155 400,-155 400,-155 406,-155 412,-161 412,-167 412,-167 412,-234 412,-234 412,-240 406,-246 400,-246 400,-246 238,-246 238,-246 232,-246 226,-240 226,-234 226,-234 226,-167 226,-167 226,-161 232,-155 238,-155"/>
<text text-anchor="middle" x="319" y="-230.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="319" y="-215.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust109" class="cluster">
<title>cluster_system_cpu0_dcache</title>
<g id="a_clust109"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu0.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu0.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=8192&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu0.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M44,-155C44,-155 206,-155 206,-155 212,-155 218,-161 218,-167 218,-167 218,-234 218,-234 218,-240 212,-246 206,-246 206,-246 44,-246 44,-246 38,-246 32,-240 32,-234 32,-234 32,-167 32,-167 32,-161 38,-155 44,-155"/>
<text text-anchor="middle" x="125" y="-230.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="125" y="-215.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust115" class="cluster">
<title>cluster_system_cpu0_itb_walker_cache</title>
<g id="a_clust115"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu0.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu0.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu0.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M432,-155C432,-155 594,-155 594,-155 600,-155 606,-161 606,-167 606,-167 606,-234 606,-234 606,-240 600,-246 594,-246 594,-246 432,-246 432,-246 426,-246 420,-240 420,-234 420,-234 420,-167 420,-167 420,-161 426,-155 432,-155"/>
<text text-anchor="middle" x="513" y="-230.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="513" y="-215.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust121" class="cluster">
<title>cluster_system_cpu0_dtb_walker_cache</title>
<g id="a_clust121"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu0.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu0.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu0.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M626,-155C626,-155 788,-155 788,-155 794,-155 800,-161 800,-167 800,-167 800,-234 800,-234 800,-240 794,-246 788,-246 788,-246 626,-246 626,-246 620,-246 614,-240 614,-234 614,-234 614,-167 614,-167 614,-161 620,-155 626,-155"/>
<text text-anchor="middle" x="707" y="-230.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="707" y="-215.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust128" class="cluster">
<title>cluster_system_cpu1</title>
<g id="a_clust128"><a xlink:title="branchPred=system.cpu1.branchPred&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;cpu_id=1&#10;decodeCycleInput=true&#10;decodeInputBufferSize=3&#10;decodeInputWidth=2&#10;decodeToExecuteForwardDelay=1&#10;decoder=system.cpu1.decoder&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;enableIdling=true&#10;eventq_index=0&#10;executeAllowEarlyMemoryIssue=true&#10;executeBranchDelay=1&#10;executeCommitLimit=2&#10;executeCycleInput=true&#10;executeFuncUnits=system.cpu1.executeFuncUnits&#10;executeInputBufferSize=7&#10;executeInputWidth=2&#10;executeIssueLimit=2&#10;executeLSQMaxStoreBufferStoresPerCycle=2&#10;executeLSQRequestsQueueSize=1&#10;executeLSQStoreBufferSize=5&#10;executeLSQTransfersQueueSize=2&#10;executeMaxAccessesInMemory=2&#10;executeMemoryCommitLimit=1&#10;executeMemoryIssueLimit=1&#10;executeMemoryWidth=0&#10;executeSetTraceTimeOnCommit=true&#10;executeSetTraceTimeOnIssue=false&#10;fetch1FetchLimit=1&#10;fetch1LineSnapWidth=0&#10;fetch1LineWidth=0&#10;fetch1ToFetch2BackwardDelay=1&#10;fetch1ToFetch2ForwardDelay=1&#10;fetch2CycleInput=true&#10;fetch2InputBufferSize=2&#10;fetch2ToDecodeForwardDelay=1&#10;function_trace=false&#10;function_trace_start=0&#10;interrupts=system.cpu1.interrupts&#10;isa=system.cpu1.isa&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu1.mmu&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu1.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;simpoint_start_insts=&#10;socket_id=0&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;threadPolicy=RoundRobin&#10;tracer=system.cpu1.tracer&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M828,-147C828,-147 1588,-147 1588,-147 1594,-147 1600,-153 1600,-159 1600,-159 1600,-503 1600,-503 1600,-509 1594,-515 1588,-515 1588,-515 828,-515 828,-515 822,-515 816,-509 816,-503 816,-503 816,-159 816,-159 816,-153 822,-147 828,-147"/>
<text text-anchor="middle" x="1208" y="-499.8" font-family="Arial" font-size="14.00" fill="#000000">cpu1 </text>
<text text-anchor="middle" x="1208" y="-484.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvMinorCPU</text>
</a>
</g>
</g>
<g id="clust129" class="cluster">
<title>cluster_system_cpu1_mmu</title>
<g id="a_clust129"><a xlink:title="dtb=system.cpu1.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu1.mmu.itb&#10;pma_checker=system.cpu1.mmu.pma_checker&#10;pmp=system.cpu1.mmu.pmp">
<path fill="#bab6ae" stroke="#000000" d="M1177,-270C1177,-270 1529,-270 1529,-270 1535,-270 1541,-276 1541,-282 1541,-282 1541,-457 1541,-457 1541,-463 1535,-469 1529,-469 1529,-469 1177,-469 1177,-469 1171,-469 1165,-463 1165,-457 1165,-457 1165,-282 1165,-282 1165,-276 1171,-270 1177,-270"/>
<text text-anchor="middle" x="1353" y="-453.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="1353" y="-438.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvMMU</text>
</a>
</g>
</g>
<g id="clust130" class="cluster">
<title>cluster_system_cpu1_mmu_itb</title>
<g id="a_clust130"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;pma_checker=system.cpu1.mmu.pma_checker&#10;pmp=system.cpu1.mmu.pmp&#10;size=64&#10;walker=system.cpu1.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M1185,-278C1185,-278 1337,-278 1337,-278 1343,-278 1349,-284 1349,-290 1349,-290 1349,-411 1349,-411 1349,-417 1343,-423 1337,-423 1337,-423 1185,-423 1185,-423 1179,-423 1173,-417 1173,-411 1173,-411 1173,-290 1173,-290 1173,-284 1179,-278 1185,-278"/>
<text text-anchor="middle" x="1261" y="-407.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="1261" y="-392.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvTLB</text>
</a>
</g>
</g>
<g id="clust131" class="cluster">
<title>cluster_system_cpu1_mmu_itb_walker</title>
<g id="a_clust131"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;pma_checker=system.cpu1.mmu.pma_checker&#10;pmp=system.cpu1.mmu.pmp&#10;power_model=&#10;power_state=system.cpu1.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M1193,-286C1193,-286 1329,-286 1329,-286 1335,-286 1341,-292 1341,-298 1341,-298 1341,-365 1341,-365 1341,-371 1335,-377 1329,-377 1329,-377 1193,-377 1193,-377 1187,-377 1181,-371 1181,-365 1181,-365 1181,-298 1181,-298 1181,-292 1187,-286 1193,-286"/>
<text text-anchor="middle" x="1261" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="1261" y="-346.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvPagetableWalker</text>
</a>
</g>
</g>
<g id="clust133" class="cluster">
<title>cluster_system_cpu1_mmu_dtb</title>
<g id="a_clust133"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;pma_checker=system.cpu1.mmu.pma_checker&#10;pmp=system.cpu1.mmu.pmp&#10;size=64&#10;walker=system.cpu1.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M1369,-278C1369,-278 1521,-278 1521,-278 1527,-278 1533,-284 1533,-290 1533,-290 1533,-411 1533,-411 1533,-417 1527,-423 1521,-423 1521,-423 1369,-423 1369,-423 1363,-423 1357,-417 1357,-411 1357,-411 1357,-290 1357,-290 1357,-284 1363,-278 1369,-278"/>
<text text-anchor="middle" x="1445" y="-407.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="1445" y="-392.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvTLB</text>
</a>
</g>
</g>
<g id="clust134" class="cluster">
<title>cluster_system_cpu1_mmu_dtb_walker</title>
<g id="a_clust134"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;pma_checker=system.cpu1.mmu.pma_checker&#10;pmp=system.cpu1.mmu.pmp&#10;power_model=&#10;power_state=system.cpu1.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M1377,-286C1377,-286 1513,-286 1513,-286 1519,-286 1525,-292 1525,-298 1525,-298 1525,-365 1525,-365 1525,-371 1519,-377 1513,-377 1513,-377 1377,-377 1377,-377 1371,-377 1365,-371 1365,-365 1365,-365 1365,-298 1365,-298 1365,-292 1371,-286 1377,-286"/>
<text text-anchor="middle" x="1445" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="1445" y="-346.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvPagetableWalker</text>
</a>
</g>
</g>
<g id="clust226" class="cluster">
<title>cluster_system_cpu1_icache</title>
<g id="a_clust226"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu1.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu1.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=8192&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu1.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M1030,-155C1030,-155 1192,-155 1192,-155 1198,-155 1204,-161 1204,-167 1204,-167 1204,-234 1204,-234 1204,-240 1198,-246 1192,-246 1192,-246 1030,-246 1030,-246 1024,-246 1018,-240 1018,-234 1018,-234 1018,-167 1018,-167 1018,-161 1024,-155 1030,-155"/>
<text text-anchor="middle" x="1111" y="-230.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="1111" y="-215.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust232" class="cluster">
<title>cluster_system_cpu1_dcache</title>
<g id="a_clust232"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu1.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu1.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=8192&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu1.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M836,-155C836,-155 998,-155 998,-155 1004,-155 1010,-161 1010,-167 1010,-167 1010,-234 1010,-234 1010,-240 1004,-246 998,-246 998,-246 836,-246 836,-246 830,-246 824,-240 824,-234 824,-234 824,-167 824,-167 824,-161 830,-155 836,-155"/>
<text text-anchor="middle" x="917" y="-230.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="917" y="-215.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust238" class="cluster">
<title>cluster_system_cpu1_itb_walker_cache</title>
<g id="a_clust238"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu1.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu1.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu1.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M1224,-155C1224,-155 1386,-155 1386,-155 1392,-155 1398,-161 1398,-167 1398,-167 1398,-234 1398,-234 1398,-240 1392,-246 1386,-246 1386,-246 1224,-246 1224,-246 1218,-246 1212,-240 1212,-234 1212,-234 1212,-167 1212,-167 1212,-161 1218,-155 1224,-155"/>
<text text-anchor="middle" x="1305" y="-230.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="1305" y="-215.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust244" class="cluster">
<title>cluster_system_cpu1_dtb_walker_cache</title>
<g id="a_clust244"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu1.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu1.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu1.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M1418,-155C1418,-155 1580,-155 1580,-155 1586,-155 1592,-161 1592,-167 1592,-167 1592,-234 1592,-234 1592,-240 1586,-246 1580,-246 1580,-246 1418,-246 1418,-246 1412,-246 1406,-240 1406,-234 1406,-234 1406,-167 1406,-167 1406,-161 1412,-155 1418,-155"/>
<text text-anchor="middle" x="1499" y="-230.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="1499" y="-215.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust251" class="cluster">
<title>cluster_system_cpu2</title>
<g id="a_clust251"><a xlink:title="branchPred=system.cpu2.branchPred&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;cpu_id=2&#10;decodeCycleInput=true&#10;decodeInputBufferSize=3&#10;decodeInputWidth=2&#10;decodeToExecuteForwardDelay=1&#10;decoder=system.cpu2.decoder&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;enableIdling=true&#10;eventq_index=0&#10;executeAllowEarlyMemoryIssue=true&#10;executeBranchDelay=1&#10;executeCommitLimit=2&#10;executeCycleInput=true&#10;executeFuncUnits=system.cpu2.executeFuncUnits&#10;executeInputBufferSize=7&#10;executeInputWidth=2&#10;executeIssueLimit=2&#10;executeLSQMaxStoreBufferStoresPerCycle=2&#10;executeLSQRequestsQueueSize=1&#10;executeLSQStoreBufferSize=5&#10;executeLSQTransfersQueueSize=2&#10;executeMaxAccessesInMemory=2&#10;executeMemoryCommitLimit=1&#10;executeMemoryIssueLimit=1&#10;executeMemoryWidth=0&#10;executeSetTraceTimeOnCommit=true&#10;executeSetTraceTimeOnIssue=false&#10;fetch1FetchLimit=1&#10;fetch1LineSnapWidth=0&#10;fetch1LineWidth=0&#10;fetch1ToFetch2BackwardDelay=1&#10;fetch1ToFetch2ForwardDelay=1&#10;fetch2CycleInput=true&#10;fetch2InputBufferSize=2&#10;fetch2ToDecodeForwardDelay=1&#10;function_trace=false&#10;function_trace_start=0&#10;interrupts=system.cpu2.interrupts&#10;isa=system.cpu2.isa&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu2.mmu&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu2.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;simpoint_start_insts=&#10;socket_id=0&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;threadPolicy=RoundRobin&#10;tracer=system.cpu2.tracer&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M1888,-147C1888,-147 2648,-147 2648,-147 2654,-147 2660,-153 2660,-159 2660,-159 2660,-503 2660,-503 2660,-509 2654,-515 2648,-515 2648,-515 1888,-515 1888,-515 1882,-515 1876,-509 1876,-503 1876,-503 1876,-159 1876,-159 1876,-153 1882,-147 1888,-147"/>
<text text-anchor="middle" x="2268" y="-499.8" font-family="Arial" font-size="14.00" fill="#000000">cpu2 </text>
<text text-anchor="middle" x="2268" y="-484.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvMinorCPU</text>
</a>
</g>
</g>
<g id="clust252" class="cluster">
<title>cluster_system_cpu2_mmu</title>
<g id="a_clust252"><a xlink:title="dtb=system.cpu2.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu2.mmu.itb&#10;pma_checker=system.cpu2.mmu.pma_checker&#10;pmp=system.cpu2.mmu.pmp">
<path fill="#bab6ae" stroke="#000000" d="M2288,-270C2288,-270 2640,-270 2640,-270 2646,-270 2652,-276 2652,-282 2652,-282 2652,-457 2652,-457 2652,-463 2646,-469 2640,-469 2640,-469 2288,-469 2288,-469 2282,-469 2276,-463 2276,-457 2276,-457 2276,-282 2276,-282 2276,-276 2282,-270 2288,-270"/>
<text text-anchor="middle" x="2464" y="-453.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="2464" y="-438.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvMMU</text>
</a>
</g>
</g>
<g id="clust253" class="cluster">
<title>cluster_system_cpu2_mmu_itb</title>
<g id="a_clust253"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;pma_checker=system.cpu2.mmu.pma_checker&#10;pmp=system.cpu2.mmu.pmp&#10;size=64&#10;walker=system.cpu2.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M2296,-278C2296,-278 2448,-278 2448,-278 2454,-278 2460,-284 2460,-290 2460,-290 2460,-411 2460,-411 2460,-417 2454,-423 2448,-423 2448,-423 2296,-423 2296,-423 2290,-423 2284,-417 2284,-411 2284,-411 2284,-290 2284,-290 2284,-284 2290,-278 2296,-278"/>
<text text-anchor="middle" x="2372" y="-407.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="2372" y="-392.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvTLB</text>
</a>
</g>
</g>
<g id="clust254" class="cluster">
<title>cluster_system_cpu2_mmu_itb_walker</title>
<g id="a_clust254"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;pma_checker=system.cpu2.mmu.pma_checker&#10;pmp=system.cpu2.mmu.pmp&#10;power_model=&#10;power_state=system.cpu2.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M2304,-286C2304,-286 2440,-286 2440,-286 2446,-286 2452,-292 2452,-298 2452,-298 2452,-365 2452,-365 2452,-371 2446,-377 2440,-377 2440,-377 2304,-377 2304,-377 2298,-377 2292,-371 2292,-365 2292,-365 2292,-298 2292,-298 2292,-292 2298,-286 2304,-286"/>
<text text-anchor="middle" x="2372" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="2372" y="-346.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvPagetableWalker</text>
</a>
</g>
</g>
<g id="clust256" class="cluster">
<title>cluster_system_cpu2_mmu_dtb</title>
<g id="a_clust256"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;pma_checker=system.cpu2.mmu.pma_checker&#10;pmp=system.cpu2.mmu.pmp&#10;size=64&#10;walker=system.cpu2.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M2480,-278C2480,-278 2632,-278 2632,-278 2638,-278 2644,-284 2644,-290 2644,-290 2644,-411 2644,-411 2644,-417 2638,-423 2632,-423 2632,-423 2480,-423 2480,-423 2474,-423 2468,-417 2468,-411 2468,-411 2468,-290 2468,-290 2468,-284 2474,-278 2480,-278"/>
<text text-anchor="middle" x="2556" y="-407.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="2556" y="-392.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvTLB</text>
</a>
</g>
</g>
<g id="clust257" class="cluster">
<title>cluster_system_cpu2_mmu_dtb_walker</title>
<g id="a_clust257"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;pma_checker=system.cpu2.mmu.pma_checker&#10;pmp=system.cpu2.mmu.pmp&#10;power_model=&#10;power_state=system.cpu2.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M2488,-286C2488,-286 2624,-286 2624,-286 2630,-286 2636,-292 2636,-298 2636,-298 2636,-365 2636,-365 2636,-371 2630,-377 2624,-377 2624,-377 2488,-377 2488,-377 2482,-377 2476,-371 2476,-365 2476,-365 2476,-298 2476,-298 2476,-292 2482,-286 2488,-286"/>
<text text-anchor="middle" x="2556" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="2556" y="-346.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvPagetableWalker</text>
</a>
</g>
</g>
<g id="clust349" class="cluster">
<title>cluster_system_cpu2_icache</title>
<g id="a_clust349"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu2.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu2.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=8192&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu2.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M2090,-155C2090,-155 2252,-155 2252,-155 2258,-155 2264,-161 2264,-167 2264,-167 2264,-234 2264,-234 2264,-240 2258,-246 2252,-246 2252,-246 2090,-246 2090,-246 2084,-246 2078,-240 2078,-234 2078,-234 2078,-167 2078,-167 2078,-161 2084,-155 2090,-155"/>
<text text-anchor="middle" x="2171" y="-230.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="2171" y="-215.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust355" class="cluster">
<title>cluster_system_cpu2_dcache</title>
<g id="a_clust355"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu2.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu2.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=8192&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu2.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M1896,-155C1896,-155 2058,-155 2058,-155 2064,-155 2070,-161 2070,-167 2070,-167 2070,-234 2070,-234 2070,-240 2064,-246 2058,-246 2058,-246 1896,-246 1896,-246 1890,-246 1884,-240 1884,-234 1884,-234 1884,-167 1884,-167 1884,-161 1890,-155 1896,-155"/>
<text text-anchor="middle" x="1977" y="-230.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="1977" y="-215.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust361" class="cluster">
<title>cluster_system_cpu2_itb_walker_cache</title>
<g id="a_clust361"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu2.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu2.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu2.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M2284,-155C2284,-155 2446,-155 2446,-155 2452,-155 2458,-161 2458,-167 2458,-167 2458,-234 2458,-234 2458,-240 2452,-246 2446,-246 2446,-246 2284,-246 2284,-246 2278,-246 2272,-240 2272,-234 2272,-234 2272,-167 2272,-167 2272,-161 2278,-155 2284,-155"/>
<text text-anchor="middle" x="2365" y="-230.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="2365" y="-215.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust367" class="cluster">
<title>cluster_system_cpu2_dtb_walker_cache</title>
<g id="a_clust367"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu2.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu2.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu2.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M2478,-155C2478,-155 2640,-155 2640,-155 2646,-155 2652,-161 2652,-167 2652,-167 2652,-234 2652,-234 2652,-240 2646,-246 2640,-246 2640,-246 2478,-246 2478,-246 2472,-246 2466,-240 2466,-234 2466,-234 2466,-167 2466,-167 2466,-161 2472,-155 2478,-155"/>
<text text-anchor="middle" x="2559" y="-230.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="2559" y="-215.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust374" class="cluster">
<title>cluster_system_cpu3</title>
<g id="a_clust374"><a xlink:title="branchPred=system.cpu3.branchPred&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;cpu_id=3&#10;decodeCycleInput=true&#10;decodeInputBufferSize=3&#10;decodeInputWidth=2&#10;decodeToExecuteForwardDelay=1&#10;decoder=system.cpu3.decoder&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;enableIdling=true&#10;eventq_index=0&#10;executeAllowEarlyMemoryIssue=true&#10;executeBranchDelay=1&#10;executeCommitLimit=2&#10;executeCycleInput=true&#10;executeFuncUnits=system.cpu3.executeFuncUnits&#10;executeInputBufferSize=7&#10;executeInputWidth=2&#10;executeIssueLimit=2&#10;executeLSQMaxStoreBufferStoresPerCycle=2&#10;executeLSQRequestsQueueSize=1&#10;executeLSQStoreBufferSize=5&#10;executeLSQTransfersQueueSize=2&#10;executeMaxAccessesInMemory=2&#10;executeMemoryCommitLimit=1&#10;executeMemoryIssueLimit=1&#10;executeMemoryWidth=0&#10;executeSetTraceTimeOnCommit=true&#10;executeSetTraceTimeOnIssue=false&#10;fetch1FetchLimit=1&#10;fetch1LineSnapWidth=0&#10;fetch1LineWidth=0&#10;fetch1ToFetch2BackwardDelay=1&#10;fetch1ToFetch2ForwardDelay=1&#10;fetch2CycleInput=true&#10;fetch2InputBufferSize=2&#10;fetch2ToDecodeForwardDelay=1&#10;function_trace=false&#10;function_trace_start=0&#10;interrupts=system.cpu3.interrupts&#10;isa=system.cpu3.isa&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu3.mmu&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu3.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;simpoint_start_insts=&#10;socket_id=0&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;threadPolicy=RoundRobin&#10;tracer=system.cpu3.tracer&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M2680,-147C2680,-147 3440,-147 3440,-147 3446,-147 3452,-153 3452,-159 3452,-159 3452,-503 3452,-503 3452,-509 3446,-515 3440,-515 3440,-515 2680,-515 2680,-515 2674,-515 2668,-509 2668,-503 2668,-503 2668,-159 2668,-159 2668,-153 2674,-147 2680,-147"/>
<text text-anchor="middle" x="3060" y="-499.8" font-family="Arial" font-size="14.00" fill="#000000">cpu3 </text>
<text text-anchor="middle" x="3060" y="-484.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvMinorCPU</text>
</a>
</g>
</g>
<g id="clust375" class="cluster">
<title>cluster_system_cpu3_mmu</title>
<g id="a_clust375"><a xlink:title="dtb=system.cpu3.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu3.mmu.itb&#10;pma_checker=system.cpu3.mmu.pma_checker&#10;pmp=system.cpu3.mmu.pmp">
<path fill="#bab6ae" stroke="#000000" d="M3080,-270C3080,-270 3432,-270 3432,-270 3438,-270 3444,-276 3444,-282 3444,-282 3444,-457 3444,-457 3444,-463 3438,-469 3432,-469 3432,-469 3080,-469 3080,-469 3074,-469 3068,-463 3068,-457 3068,-457 3068,-282 3068,-282 3068,-276 3074,-270 3080,-270"/>
<text text-anchor="middle" x="3256" y="-453.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="3256" y="-438.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvMMU</text>
</a>
</g>
</g>
<g id="clust376" class="cluster">
<title>cluster_system_cpu3_mmu_itb</title>
<g id="a_clust376"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;pma_checker=system.cpu3.mmu.pma_checker&#10;pmp=system.cpu3.mmu.pmp&#10;size=64&#10;walker=system.cpu3.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M3088,-278C3088,-278 3240,-278 3240,-278 3246,-278 3252,-284 3252,-290 3252,-290 3252,-411 3252,-411 3252,-417 3246,-423 3240,-423 3240,-423 3088,-423 3088,-423 3082,-423 3076,-417 3076,-411 3076,-411 3076,-290 3076,-290 3076,-284 3082,-278 3088,-278"/>
<text text-anchor="middle" x="3164" y="-407.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="3164" y="-392.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvTLB</text>
</a>
</g>
</g>
<g id="clust377" class="cluster">
<title>cluster_system_cpu3_mmu_itb_walker</title>
<g id="a_clust377"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;pma_checker=system.cpu3.mmu.pma_checker&#10;pmp=system.cpu3.mmu.pmp&#10;power_model=&#10;power_state=system.cpu3.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M3096,-286C3096,-286 3232,-286 3232,-286 3238,-286 3244,-292 3244,-298 3244,-298 3244,-365 3244,-365 3244,-371 3238,-377 3232,-377 3232,-377 3096,-377 3096,-377 3090,-377 3084,-371 3084,-365 3084,-365 3084,-298 3084,-298 3084,-292 3090,-286 3096,-286"/>
<text text-anchor="middle" x="3164" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="3164" y="-346.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvPagetableWalker</text>
</a>
</g>
</g>
<g id="clust379" class="cluster">
<title>cluster_system_cpu3_mmu_dtb</title>
<g id="a_clust379"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;pma_checker=system.cpu3.mmu.pma_checker&#10;pmp=system.cpu3.mmu.pmp&#10;size=64&#10;walker=system.cpu3.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M3272,-278C3272,-278 3424,-278 3424,-278 3430,-278 3436,-284 3436,-290 3436,-290 3436,-411 3436,-411 3436,-417 3430,-423 3424,-423 3424,-423 3272,-423 3272,-423 3266,-423 3260,-417 3260,-411 3260,-411 3260,-290 3260,-290 3260,-284 3266,-278 3272,-278"/>
<text text-anchor="middle" x="3348" y="-407.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="3348" y="-392.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvTLB</text>
</a>
</g>
</g>
<g id="clust380" class="cluster">
<title>cluster_system_cpu3_mmu_dtb_walker</title>
<g id="a_clust380"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;pma_checker=system.cpu3.mmu.pma_checker&#10;pmp=system.cpu3.mmu.pmp&#10;power_model=&#10;power_state=system.cpu3.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M3280,-286C3280,-286 3416,-286 3416,-286 3422,-286 3428,-292 3428,-298 3428,-298 3428,-365 3428,-365 3428,-371 3422,-377 3416,-377 3416,-377 3280,-377 3280,-377 3274,-377 3268,-371 3268,-365 3268,-365 3268,-298 3268,-298 3268,-292 3274,-286 3280,-286"/>
<text text-anchor="middle" x="3348" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="3348" y="-346.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvPagetableWalker</text>
</a>
</g>
</g>
<g id="clust472" class="cluster">
<title>cluster_system_cpu3_icache</title>
<g id="a_clust472"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu3.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu3.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=8192&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu3.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M2882,-155C2882,-155 3044,-155 3044,-155 3050,-155 3056,-161 3056,-167 3056,-167 3056,-234 3056,-234 3056,-240 3050,-246 3044,-246 3044,-246 2882,-246 2882,-246 2876,-246 2870,-240 2870,-234 2870,-234 2870,-167 2870,-167 2870,-161 2876,-155 2882,-155"/>
<text text-anchor="middle" x="2963" y="-230.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="2963" y="-215.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust478" class="cluster">
<title>cluster_system_cpu3_dcache</title>
<g id="a_clust478"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu3.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu3.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=8192&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu3.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M2688,-155C2688,-155 2850,-155 2850,-155 2856,-155 2862,-161 2862,-167 2862,-167 2862,-234 2862,-234 2862,-240 2856,-246 2850,-246 2850,-246 2688,-246 2688,-246 2682,-246 2676,-240 2676,-234 2676,-234 2676,-167 2676,-167 2676,-161 2682,-155 2688,-155"/>
<text text-anchor="middle" x="2769" y="-230.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="2769" y="-215.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust484" class="cluster">
<title>cluster_system_cpu3_itb_walker_cache</title>
<g id="a_clust484"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu3.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu3.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu3.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M3076,-155C3076,-155 3238,-155 3238,-155 3244,-155 3250,-161 3250,-167 3250,-167 3250,-234 3250,-234 3250,-240 3244,-246 3238,-246 3238,-246 3076,-246 3076,-246 3070,-246 3064,-240 3064,-234 3064,-234 3064,-167 3064,-167 3064,-161 3070,-155 3076,-155"/>
<text text-anchor="middle" x="3157" y="-230.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="3157" y="-215.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust490" class="cluster">
<title>cluster_system_cpu3_dtb_walker_cache</title>
<g id="a_clust490"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu3.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu3.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu3.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M3270,-155C3270,-155 3432,-155 3432,-155 3438,-155 3444,-161 3444,-167 3444,-167 3444,-234 3444,-234 3444,-240 3438,-246 3432,-246 3432,-246 3270,-246 3270,-246 3264,-246 3258,-240 3258,-234 3258,-234 3258,-167 3258,-167 3258,-161 3264,-155 3270,-155"/>
<text text-anchor="middle" x="3351" y="-230.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="3351" y="-215.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust501" class="cluster">
<title>cluster_system_membus</title>
<g id="a_clust501"><a xlink:title="clk_domain=system.clk_domain&#10;eventq_index=0&#10;forward_latency=4&#10;frontend_latency=3&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=true&#10;point_of_unification=true&#10;power_model=&#10;power_state=system.membus.power_state&#10;&#13;esponse_latency=2&#10;snoop_filter=system.membus.snoop_filter&#10;snoop_response_latency=4&#10;system=system&#10;use_default_range=false&#10;width=16">
<path fill="#6f798c" stroke="#000000" d="M3666,-155C3666,-155 3902,-155 3902,-155 3908,-155 3914,-161 3914,-167 3914,-167 3914,-234 3914,-234 3914,-240 3908,-246 3902,-246 3902,-246 3666,-246 3666,-246 3660,-246 3654,-240 3654,-234 3654,-234 3654,-167 3654,-167 3654,-161 3660,-155 3666,-155"/>
<text text-anchor="middle" x="3784" y="-230.8" font-family="Arial" font-size="14.00" fill="#000000">membus </text>
<text text-anchor="middle" x="3784" y="-215.8" font-family="Arial" font-size="14.00" fill="#000000">: SystemXBar</text>
</a>
</g>
</g>
<g id="clust504" class="cluster">
<title>cluster_system_monitor</title>
<g id="a_clust504"><a xlink:title="bandwidth_bins=20&#10;burst_length_bins=20&#10;disable_addr_dists=true&#10;disable_bandwidth_hists=false&#10;disable_burst_length_hists=false&#10;disable_itt_dists=false&#10;disable_latency_hists=false&#10;disable_outstanding_hists=false&#10;disable_transaction_hists=false&#10;eventq_index=0&#10;itt_bins=20&#10;itt_max_bin=100000&#10;&#10;atency_bins=20&#10;outstanding_bins=20&#10;&#13;ead_addr_mask=18446744073709551615&#10;sample_period=1000000000&#10;system=system&#10;transaction_bins=20&#10;write_addr_mask=18446744073709551615">
<path fill="#bab6ae" stroke="#000000" d="M3556,-286C3556,-286 3778,-286 3778,-286 3784,-286 3790,-292 3790,-298 3790,-298 3790,-365 3790,-365 3790,-371 3784,-377 3778,-377 3778,-377 3556,-377 3556,-377 3550,-377 3544,-371 3544,-365 3544,-365 3544,-298 3544,-298 3544,-292 3550,-286 3556,-286"/>
<text text-anchor="middle" x="3667" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">monitor </text>
<text text-anchor="middle" x="3667" y="-346.8" font-family="Arial" font-size="14.00" fill="#000000">: CommMonitor</text>
</a>
</g>
</g>
<g id="clust506" class="cluster">
<title>cluster_system_l2</title>
<g id="a_clust506"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=16&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=20&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;power_model=&#10;power_state=system.l2.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.l2.replacement_policy&#10;&#13;esponse_latency=20&#10;sequential_access=false&#10;size=4194304&#10;system=system&#10;tag_latency=20&#10;tags=system.l2.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M3472,-155C3472,-155 3634,-155 3634,-155 3640,-155 3646,-161 3646,-167 3646,-167 3646,-234 3646,-234 3646,-240 3640,-246 3634,-246 3634,-246 3472,-246 3472,-246 3466,-246 3460,-240 3460,-234 3460,-234 3460,-167 3460,-167 3460,-161 3466,-155 3472,-155"/>
<text text-anchor="middle" x="3553" y="-230.8" font-family="Arial" font-size="14.00" fill="#000000">l2 </text>
<text text-anchor="middle" x="3553" y="-215.8" font-family="Arial" font-size="14.00" fill="#000000">: L2Cache</text>
</a>
</g>
</g>
<g id="clust512" class="cluster">
<title>cluster_system_tol2bus</title>
<g id="a_clust512"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;forward_latency=0&#10;frontend_latency=1&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=false&#10;point_of_unification=true&#10;power_model=&#10;power_state=system.tol2bus.power_state&#10;&#13;esponse_latency=1&#10;snoop_filter=system.tol2bus.snoop_filter&#10;snoop_response_latency=1&#10;system=system&#10;use_default_range=false&#10;width=32">
<path fill="#6f798c" stroke="#000000" d="M1620,-286C1620,-286 1856,-286 1856,-286 1862,-286 1868,-292 1868,-298 1868,-298 1868,-365 1868,-365 1868,-371 1862,-377 1856,-377 1856,-377 1620,-377 1620,-377 1614,-377 1608,-371 1608,-365 1608,-365 1608,-298 1608,-298 1608,-292 1614,-286 1620,-286"/>
<text text-anchor="middle" x="1738" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">tol2bus </text>
<text text-anchor="middle" x="1738" y="-346.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust515" class="cluster">
<title>cluster_system_mem_ctrls</title>
<g id="a_clust515"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;dram=system.mem_ctrls.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=system.mem_ctrls.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M3691,-24C3691,-24 3751,-24 3751,-24 3757,-24 3763,-30 3763,-36 3763,-36 3763,-103 3763,-103 3763,-109 3757,-115 3751,-115 3751,-115 3691,-115 3691,-115 3685,-115 3679,-109 3679,-103 3679,-103 3679,-36 3679,-36 3679,-30 3685,-24 3691,-24"/>
<text text-anchor="middle" x="3721" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls </text>
<text text-anchor="middle" x="3721" y="-84.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<!-- system_system_port -->
<g id="node1" class="node">
<title>system_system_port</title>
<path fill="#b6b8bc" stroke="#000000" d="M3818.5,-294.5C3818.5,-294.5 3885.5,-294.5 3885.5,-294.5 3891.5,-294.5 3897.5,-300.5 3897.5,-306.5 3897.5,-306.5 3897.5,-318.5 3897.5,-318.5 3897.5,-324.5 3891.5,-330.5 3885.5,-330.5 3885.5,-330.5 3818.5,-330.5 3818.5,-330.5 3812.5,-330.5 3806.5,-324.5 3806.5,-318.5 3806.5,-318.5 3806.5,-306.5 3806.5,-306.5 3806.5,-300.5 3812.5,-294.5 3818.5,-294.5"/>
<text text-anchor="middle" x="3852" y="-308.8" font-family="Arial" font-size="14.00" fill="#000000">system_port</text>
</g>
<!-- system_membus_cpu_side_ports -->
<g id="node50" class="node">
<title>system_membus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M3810,-163.5C3810,-163.5 3894,-163.5 3894,-163.5 3900,-163.5 3906,-169.5 3906,-175.5 3906,-175.5 3906,-187.5 3906,-187.5 3906,-193.5 3900,-199.5 3894,-199.5 3894,-199.5 3810,-199.5 3810,-199.5 3804,-199.5 3798,-193.5 3798,-187.5 3798,-187.5 3798,-175.5 3798,-175.5 3798,-169.5 3804,-163.5 3810,-163.5"/>
<text text-anchor="middle" x="3852" y="-177.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_system_port&#45;&gt;system_membus_cpu_side_ports -->
<g id="edge1" class="edge">
<title>system_system_port&#45;&gt;system_membus_cpu_side_ports</title>
<path fill="none" stroke="black" d="M3852,-294.37C3852,-272.78 3852,-235.41 3852,-209.85"/>
<polygon fill="black" stroke="black" points="3855.5,-209.7 3852,-199.7 3848.5,-209.7 3855.5,-209.7"/>
</g>
<!-- system_cpu0_icache_port -->
<g id="node2" class="node">
<title>system_cpu0_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M239,-294.5C239,-294.5 301,-294.5 301,-294.5 307,-294.5 313,-300.5 313,-306.5 313,-306.5 313,-318.5 313,-318.5 313,-324.5 307,-330.5 301,-330.5 301,-330.5 239,-330.5 239,-330.5 233,-330.5 227,-324.5 227,-318.5 227,-318.5 227,-306.5 227,-306.5 227,-300.5 233,-294.5 239,-294.5"/>
<text text-anchor="middle" x="270" y="-308.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu0_icache_cpu_side -->
<g id="node6" class="node">
<title>system_cpu0_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M246.5,-163.5C246.5,-163.5 293.5,-163.5 293.5,-163.5 299.5,-163.5 305.5,-169.5 305.5,-175.5 305.5,-175.5 305.5,-187.5 305.5,-187.5 305.5,-193.5 299.5,-199.5 293.5,-199.5 293.5,-199.5 246.5,-199.5 246.5,-199.5 240.5,-199.5 234.5,-193.5 234.5,-187.5 234.5,-187.5 234.5,-175.5 234.5,-175.5 234.5,-169.5 240.5,-163.5 246.5,-163.5"/>
<text text-anchor="middle" x="270" y="-177.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_icache_port&#45;&gt;system_cpu0_icache_cpu_side -->
<g id="edge2" class="edge">
<title>system_cpu0_icache_port&#45;&gt;system_cpu0_icache_cpu_side</title>
<path fill="none" stroke="black" d="M270,-294.37C270,-272.78 270,-235.41 270,-209.85"/>
<polygon fill="black" stroke="black" points="273.5,-209.7 270,-199.7 266.5,-209.7 273.5,-209.7"/>
</g>
<!-- system_cpu0_dcache_port -->
<g id="node3" class="node">
<title>system_cpu0_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M44.5,-294.5C44.5,-294.5 111.5,-294.5 111.5,-294.5 117.5,-294.5 123.5,-300.5 123.5,-306.5 123.5,-306.5 123.5,-318.5 123.5,-318.5 123.5,-324.5 117.5,-330.5 111.5,-330.5 111.5,-330.5 44.5,-330.5 44.5,-330.5 38.5,-330.5 32.5,-324.5 32.5,-318.5 32.5,-318.5 32.5,-306.5 32.5,-306.5 32.5,-300.5 38.5,-294.5 44.5,-294.5"/>
<text text-anchor="middle" x="78" y="-308.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu0_dcache_cpu_side -->
<g id="node8" class="node">
<title>system_cpu0_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M52.5,-163.5C52.5,-163.5 99.5,-163.5 99.5,-163.5 105.5,-163.5 111.5,-169.5 111.5,-175.5 111.5,-175.5 111.5,-187.5 111.5,-187.5 111.5,-193.5 105.5,-199.5 99.5,-199.5 99.5,-199.5 52.5,-199.5 52.5,-199.5 46.5,-199.5 40.5,-193.5 40.5,-187.5 40.5,-187.5 40.5,-175.5 40.5,-175.5 40.5,-169.5 46.5,-163.5 52.5,-163.5"/>
<text text-anchor="middle" x="76" y="-177.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_dcache_port&#45;&gt;system_cpu0_dcache_cpu_side -->
<g id="edge3" class="edge">
<title>system_cpu0_dcache_port&#45;&gt;system_cpu0_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M77.73,-294.37C77.4,-272.78 76.82,-235.41 76.42,-209.85"/>
<polygon fill="black" stroke="black" points="79.92,-209.65 76.27,-199.7 72.92,-209.75 79.92,-209.65"/>
</g>
<!-- system_cpu0_mmu_itb_walker_port -->
<g id="node4" class="node">
<title>system_cpu0_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M449,-294.5C449,-294.5 479,-294.5 479,-294.5 485,-294.5 491,-300.5 491,-306.5 491,-306.5 491,-318.5 491,-318.5 491,-324.5 485,-330.5 479,-330.5 479,-330.5 449,-330.5 449,-330.5 443,-330.5 437,-324.5 437,-318.5 437,-318.5 437,-306.5 437,-306.5 437,-300.5 443,-294.5 449,-294.5"/>
<text text-anchor="middle" x="464" y="-308.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu0_itb_walker_cache_cpu_side -->
<g id="node10" class="node">
<title>system_cpu0_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M440.5,-163.5C440.5,-163.5 487.5,-163.5 487.5,-163.5 493.5,-163.5 499.5,-169.5 499.5,-175.5 499.5,-175.5 499.5,-187.5 499.5,-187.5 499.5,-193.5 493.5,-199.5 487.5,-199.5 487.5,-199.5 440.5,-199.5 440.5,-199.5 434.5,-199.5 428.5,-193.5 428.5,-187.5 428.5,-187.5 428.5,-175.5 428.5,-175.5 428.5,-169.5 434.5,-163.5 440.5,-163.5"/>
<text text-anchor="middle" x="464" y="-177.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_mmu_itb_walker_port&#45;&gt;system_cpu0_itb_walker_cache_cpu_side -->
<g id="edge4" class="edge">
<title>system_cpu0_mmu_itb_walker_port&#45;&gt;system_cpu0_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M464,-294.37C464,-272.78 464,-235.41 464,-209.85"/>
<polygon fill="black" stroke="black" points="467.5,-209.7 464,-199.7 460.5,-209.7 467.5,-209.7"/>
</g>
<!-- system_cpu0_mmu_dtb_walker_port -->
<g id="node5" class="node">
<title>system_cpu0_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M643,-294.5C643,-294.5 673,-294.5 673,-294.5 679,-294.5 685,-300.5 685,-306.5 685,-306.5 685,-318.5 685,-318.5 685,-324.5 679,-330.5 673,-330.5 673,-330.5 643,-330.5 643,-330.5 637,-330.5 631,-324.5 631,-318.5 631,-318.5 631,-306.5 631,-306.5 631,-300.5 637,-294.5 643,-294.5"/>
<text text-anchor="middle" x="658" y="-308.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu0_dtb_walker_cache_cpu_side -->
<g id="node12" class="node">
<title>system_cpu0_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M634.5,-163.5C634.5,-163.5 681.5,-163.5 681.5,-163.5 687.5,-163.5 693.5,-169.5 693.5,-175.5 693.5,-175.5 693.5,-187.5 693.5,-187.5 693.5,-193.5 687.5,-199.5 681.5,-199.5 681.5,-199.5 634.5,-199.5 634.5,-199.5 628.5,-199.5 622.5,-193.5 622.5,-187.5 622.5,-187.5 622.5,-175.5 622.5,-175.5 622.5,-169.5 628.5,-163.5 634.5,-163.5"/>
<text text-anchor="middle" x="658" y="-177.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_mmu_dtb_walker_port&#45;&gt;system_cpu0_dtb_walker_cache_cpu_side -->
<g id="edge5" class="edge">
<title>system_cpu0_mmu_dtb_walker_port&#45;&gt;system_cpu0_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M658,-294.37C658,-272.78 658,-235.41 658,-209.85"/>
<polygon fill="black" stroke="black" points="661.5,-209.7 658,-199.7 654.5,-209.7 661.5,-209.7"/>
</g>
<!-- system_cpu0_icache_mem_side -->
<g id="node7" class="node">
<title>system_cpu0_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M336,-163.5C336,-163.5 392,-163.5 392,-163.5 398,-163.5 404,-169.5 404,-175.5 404,-175.5 404,-187.5 404,-187.5 404,-193.5 398,-199.5 392,-199.5 392,-199.5 336,-199.5 336,-199.5 330,-199.5 324,-193.5 324,-187.5 324,-187.5 324,-175.5 324,-175.5 324,-169.5 330,-163.5 336,-163.5"/>
<text text-anchor="middle" x="364" y="-177.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu0_dcache_mem_side -->
<g id="node9" class="node">
<title>system_cpu0_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M142,-163.5C142,-163.5 198,-163.5 198,-163.5 204,-163.5 210,-169.5 210,-175.5 210,-175.5 210,-187.5 210,-187.5 210,-193.5 204,-199.5 198,-199.5 198,-199.5 142,-199.5 142,-199.5 136,-199.5 130,-193.5 130,-187.5 130,-187.5 130,-175.5 130,-175.5 130,-169.5 136,-163.5 142,-163.5"/>
<text text-anchor="middle" x="170" y="-177.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu0_itb_walker_cache_mem_side -->
<g id="node11" class="node">
<title>system_cpu0_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M530,-163.5C530,-163.5 586,-163.5 586,-163.5 592,-163.5 598,-169.5 598,-175.5 598,-175.5 598,-187.5 598,-187.5 598,-193.5 592,-199.5 586,-199.5 586,-199.5 530,-199.5 530,-199.5 524,-199.5 518,-193.5 518,-187.5 518,-187.5 518,-175.5 518,-175.5 518,-169.5 524,-163.5 530,-163.5"/>
<text text-anchor="middle" x="558" y="-177.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu0_dtb_walker_cache_mem_side -->
<g id="node13" class="node">
<title>system_cpu0_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M724,-163.5C724,-163.5 780,-163.5 780,-163.5 786,-163.5 792,-169.5 792,-175.5 792,-175.5 792,-187.5 792,-187.5 792,-193.5 786,-199.5 780,-199.5 780,-199.5 724,-199.5 724,-199.5 718,-199.5 712,-193.5 712,-187.5 712,-187.5 712,-175.5 712,-175.5 712,-169.5 718,-163.5 724,-163.5"/>
<text text-anchor="middle" x="752" y="-177.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_icache_port -->
<g id="node14" class="node">
<title>system_cpu1_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M1031,-294.5C1031,-294.5 1093,-294.5 1093,-294.5 1099,-294.5 1105,-300.5 1105,-306.5 1105,-306.5 1105,-318.5 1105,-318.5 1105,-324.5 1099,-330.5 1093,-330.5 1093,-330.5 1031,-330.5 1031,-330.5 1025,-330.5 1019,-324.5 1019,-318.5 1019,-318.5 1019,-306.5 1019,-306.5 1019,-300.5 1025,-294.5 1031,-294.5"/>
<text text-anchor="middle" x="1062" y="-308.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu1_icache_cpu_side -->
<g id="node18" class="node">
<title>system_cpu1_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1038.5,-163.5C1038.5,-163.5 1085.5,-163.5 1085.5,-163.5 1091.5,-163.5 1097.5,-169.5 1097.5,-175.5 1097.5,-175.5 1097.5,-187.5 1097.5,-187.5 1097.5,-193.5 1091.5,-199.5 1085.5,-199.5 1085.5,-199.5 1038.5,-199.5 1038.5,-199.5 1032.5,-199.5 1026.5,-193.5 1026.5,-187.5 1026.5,-187.5 1026.5,-175.5 1026.5,-175.5 1026.5,-169.5 1032.5,-163.5 1038.5,-163.5"/>
<text text-anchor="middle" x="1062" y="-177.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_icache_port&#45;&gt;system_cpu1_icache_cpu_side -->
<g id="edge6" class="edge">
<title>system_cpu1_icache_port&#45;&gt;system_cpu1_icache_cpu_side</title>
<path fill="none" stroke="black" d="M1062,-294.37C1062,-272.78 1062,-235.41 1062,-209.85"/>
<polygon fill="black" stroke="black" points="1065.5,-209.7 1062,-199.7 1058.5,-209.7 1065.5,-209.7"/>
</g>
<!-- system_cpu1_dcache_port -->
<g id="node15" class="node">
<title>system_cpu1_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M836.5,-294.5C836.5,-294.5 903.5,-294.5 903.5,-294.5 909.5,-294.5 915.5,-300.5 915.5,-306.5 915.5,-306.5 915.5,-318.5 915.5,-318.5 915.5,-324.5 909.5,-330.5 903.5,-330.5 903.5,-330.5 836.5,-330.5 836.5,-330.5 830.5,-330.5 824.5,-324.5 824.5,-318.5 824.5,-318.5 824.5,-306.5 824.5,-306.5 824.5,-300.5 830.5,-294.5 836.5,-294.5"/>
<text text-anchor="middle" x="870" y="-308.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu1_dcache_cpu_side -->
<g id="node20" class="node">
<title>system_cpu1_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M844.5,-163.5C844.5,-163.5 891.5,-163.5 891.5,-163.5 897.5,-163.5 903.5,-169.5 903.5,-175.5 903.5,-175.5 903.5,-187.5 903.5,-187.5 903.5,-193.5 897.5,-199.5 891.5,-199.5 891.5,-199.5 844.5,-199.5 844.5,-199.5 838.5,-199.5 832.5,-193.5 832.5,-187.5 832.5,-187.5 832.5,-175.5 832.5,-175.5 832.5,-169.5 838.5,-163.5 844.5,-163.5"/>
<text text-anchor="middle" x="868" y="-177.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_dcache_port&#45;&gt;system_cpu1_dcache_cpu_side -->
<g id="edge7" class="edge">
<title>system_cpu1_dcache_port&#45;&gt;system_cpu1_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M869.73,-294.37C869.4,-272.78 868.82,-235.41 868.42,-209.85"/>
<polygon fill="black" stroke="black" points="871.92,-209.65 868.27,-199.7 864.92,-209.75 871.92,-209.65"/>
</g>
<!-- system_cpu1_mmu_itb_walker_port -->
<g id="node16" class="node">
<title>system_cpu1_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M1241,-294.5C1241,-294.5 1271,-294.5 1271,-294.5 1277,-294.5 1283,-300.5 1283,-306.5 1283,-306.5 1283,-318.5 1283,-318.5 1283,-324.5 1277,-330.5 1271,-330.5 1271,-330.5 1241,-330.5 1241,-330.5 1235,-330.5 1229,-324.5 1229,-318.5 1229,-318.5 1229,-306.5 1229,-306.5 1229,-300.5 1235,-294.5 1241,-294.5"/>
<text text-anchor="middle" x="1256" y="-308.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu1_itb_walker_cache_cpu_side -->
<g id="node22" class="node">
<title>system_cpu1_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1232.5,-163.5C1232.5,-163.5 1279.5,-163.5 1279.5,-163.5 1285.5,-163.5 1291.5,-169.5 1291.5,-175.5 1291.5,-175.5 1291.5,-187.5 1291.5,-187.5 1291.5,-193.5 1285.5,-199.5 1279.5,-199.5 1279.5,-199.5 1232.5,-199.5 1232.5,-199.5 1226.5,-199.5 1220.5,-193.5 1220.5,-187.5 1220.5,-187.5 1220.5,-175.5 1220.5,-175.5 1220.5,-169.5 1226.5,-163.5 1232.5,-163.5"/>
<text text-anchor="middle" x="1256" y="-177.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_mmu_itb_walker_port&#45;&gt;system_cpu1_itb_walker_cache_cpu_side -->
<g id="edge8" class="edge">
<title>system_cpu1_mmu_itb_walker_port&#45;&gt;system_cpu1_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M1256,-294.37C1256,-272.78 1256,-235.41 1256,-209.85"/>
<polygon fill="black" stroke="black" points="1259.5,-209.7 1256,-199.7 1252.5,-209.7 1259.5,-209.7"/>
</g>
<!-- system_cpu1_mmu_dtb_walker_port -->
<g id="node17" class="node">
<title>system_cpu1_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M1435,-294.5C1435,-294.5 1465,-294.5 1465,-294.5 1471,-294.5 1477,-300.5 1477,-306.5 1477,-306.5 1477,-318.5 1477,-318.5 1477,-324.5 1471,-330.5 1465,-330.5 1465,-330.5 1435,-330.5 1435,-330.5 1429,-330.5 1423,-324.5 1423,-318.5 1423,-318.5 1423,-306.5 1423,-306.5 1423,-300.5 1429,-294.5 1435,-294.5"/>
<text text-anchor="middle" x="1450" y="-308.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu1_dtb_walker_cache_cpu_side -->
<g id="node24" class="node">
<title>system_cpu1_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1426.5,-163.5C1426.5,-163.5 1473.5,-163.5 1473.5,-163.5 1479.5,-163.5 1485.5,-169.5 1485.5,-175.5 1485.5,-175.5 1485.5,-187.5 1485.5,-187.5 1485.5,-193.5 1479.5,-199.5 1473.5,-199.5 1473.5,-199.5 1426.5,-199.5 1426.5,-199.5 1420.5,-199.5 1414.5,-193.5 1414.5,-187.5 1414.5,-187.5 1414.5,-175.5 1414.5,-175.5 1414.5,-169.5 1420.5,-163.5 1426.5,-163.5"/>
<text text-anchor="middle" x="1450" y="-177.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_mmu_dtb_walker_port&#45;&gt;system_cpu1_dtb_walker_cache_cpu_side -->
<g id="edge9" class="edge">
<title>system_cpu1_mmu_dtb_walker_port&#45;&gt;system_cpu1_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M1450,-294.37C1450,-272.78 1450,-235.41 1450,-209.85"/>
<polygon fill="black" stroke="black" points="1453.5,-209.7 1450,-199.7 1446.5,-209.7 1453.5,-209.7"/>
</g>
<!-- system_cpu1_icache_mem_side -->
<g id="node19" class="node">
<title>system_cpu1_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1128,-163.5C1128,-163.5 1184,-163.5 1184,-163.5 1190,-163.5 1196,-169.5 1196,-175.5 1196,-175.5 1196,-187.5 1196,-187.5 1196,-193.5 1190,-199.5 1184,-199.5 1184,-199.5 1128,-199.5 1128,-199.5 1122,-199.5 1116,-193.5 1116,-187.5 1116,-187.5 1116,-175.5 1116,-175.5 1116,-169.5 1122,-163.5 1128,-163.5"/>
<text text-anchor="middle" x="1156" y="-177.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_dcache_mem_side -->
<g id="node21" class="node">
<title>system_cpu1_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M934,-163.5C934,-163.5 990,-163.5 990,-163.5 996,-163.5 1002,-169.5 1002,-175.5 1002,-175.5 1002,-187.5 1002,-187.5 1002,-193.5 996,-199.5 990,-199.5 990,-199.5 934,-199.5 934,-199.5 928,-199.5 922,-193.5 922,-187.5 922,-187.5 922,-175.5 922,-175.5 922,-169.5 928,-163.5 934,-163.5"/>
<text text-anchor="middle" x="962" y="-177.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_itb_walker_cache_mem_side -->
<g id="node23" class="node">
<title>system_cpu1_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1322,-163.5C1322,-163.5 1378,-163.5 1378,-163.5 1384,-163.5 1390,-169.5 1390,-175.5 1390,-175.5 1390,-187.5 1390,-187.5 1390,-193.5 1384,-199.5 1378,-199.5 1378,-199.5 1322,-199.5 1322,-199.5 1316,-199.5 1310,-193.5 1310,-187.5 1310,-187.5 1310,-175.5 1310,-175.5 1310,-169.5 1316,-163.5 1322,-163.5"/>
<text text-anchor="middle" x="1350" y="-177.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_dtb_walker_cache_mem_side -->
<g id="node25" class="node">
<title>system_cpu1_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1516,-163.5C1516,-163.5 1572,-163.5 1572,-163.5 1578,-163.5 1584,-169.5 1584,-175.5 1584,-175.5 1584,-187.5 1584,-187.5 1584,-193.5 1578,-199.5 1572,-199.5 1572,-199.5 1516,-199.5 1516,-199.5 1510,-199.5 1504,-193.5 1504,-187.5 1504,-187.5 1504,-175.5 1504,-175.5 1504,-169.5 1510,-163.5 1516,-163.5"/>
<text text-anchor="middle" x="1544" y="-177.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu2_icache_port -->
<g id="node26" class="node">
<title>system_cpu2_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M2189,-294.5C2189,-294.5 2251,-294.5 2251,-294.5 2257,-294.5 2263,-300.5 2263,-306.5 2263,-306.5 2263,-318.5 2263,-318.5 2263,-324.5 2257,-330.5 2251,-330.5 2251,-330.5 2189,-330.5 2189,-330.5 2183,-330.5 2177,-324.5 2177,-318.5 2177,-318.5 2177,-306.5 2177,-306.5 2177,-300.5 2183,-294.5 2189,-294.5"/>
<text text-anchor="middle" x="2220" y="-308.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu2_icache_cpu_side -->
<g id="node30" class="node">
<title>system_cpu2_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2196.5,-163.5C2196.5,-163.5 2243.5,-163.5 2243.5,-163.5 2249.5,-163.5 2255.5,-169.5 2255.5,-175.5 2255.5,-175.5 2255.5,-187.5 2255.5,-187.5 2255.5,-193.5 2249.5,-199.5 2243.5,-199.5 2243.5,-199.5 2196.5,-199.5 2196.5,-199.5 2190.5,-199.5 2184.5,-193.5 2184.5,-187.5 2184.5,-187.5 2184.5,-175.5 2184.5,-175.5 2184.5,-169.5 2190.5,-163.5 2196.5,-163.5"/>
<text text-anchor="middle" x="2220" y="-177.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu2_icache_port&#45;&gt;system_cpu2_icache_cpu_side -->
<g id="edge10" class="edge">
<title>system_cpu2_icache_port&#45;&gt;system_cpu2_icache_cpu_side</title>
<path fill="none" stroke="black" d="M2220,-294.37C2220,-272.78 2220,-235.41 2220,-209.85"/>
<polygon fill="black" stroke="black" points="2223.5,-209.7 2220,-199.7 2216.5,-209.7 2223.5,-209.7"/>
</g>
<!-- system_cpu2_dcache_port -->
<g id="node27" class="node">
<title>system_cpu2_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M1992.5,-294.5C1992.5,-294.5 2059.5,-294.5 2059.5,-294.5 2065.5,-294.5 2071.5,-300.5 2071.5,-306.5 2071.5,-306.5 2071.5,-318.5 2071.5,-318.5 2071.5,-324.5 2065.5,-330.5 2059.5,-330.5 2059.5,-330.5 1992.5,-330.5 1992.5,-330.5 1986.5,-330.5 1980.5,-324.5 1980.5,-318.5 1980.5,-318.5 1980.5,-306.5 1980.5,-306.5 1980.5,-300.5 1986.5,-294.5 1992.5,-294.5"/>
<text text-anchor="middle" x="2026" y="-308.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu2_dcache_cpu_side -->
<g id="node32" class="node">
<title>system_cpu2_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2002.5,-163.5C2002.5,-163.5 2049.5,-163.5 2049.5,-163.5 2055.5,-163.5 2061.5,-169.5 2061.5,-175.5 2061.5,-175.5 2061.5,-187.5 2061.5,-187.5 2061.5,-193.5 2055.5,-199.5 2049.5,-199.5 2049.5,-199.5 2002.5,-199.5 2002.5,-199.5 1996.5,-199.5 1990.5,-193.5 1990.5,-187.5 1990.5,-187.5 1990.5,-175.5 1990.5,-175.5 1990.5,-169.5 1996.5,-163.5 2002.5,-163.5"/>
<text text-anchor="middle" x="2026" y="-177.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu2_dcache_port&#45;&gt;system_cpu2_dcache_cpu_side -->
<g id="edge11" class="edge">
<title>system_cpu2_dcache_port&#45;&gt;system_cpu2_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M2026,-294.37C2026,-272.78 2026,-235.41 2026,-209.85"/>
<polygon fill="black" stroke="black" points="2029.5,-209.7 2026,-199.7 2022.5,-209.7 2029.5,-209.7"/>
</g>
<!-- system_cpu2_mmu_itb_walker_port -->
<g id="node28" class="node">
<title>system_cpu2_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M2399,-294.5C2399,-294.5 2429,-294.5 2429,-294.5 2435,-294.5 2441,-300.5 2441,-306.5 2441,-306.5 2441,-318.5 2441,-318.5 2441,-324.5 2435,-330.5 2429,-330.5 2429,-330.5 2399,-330.5 2399,-330.5 2393,-330.5 2387,-324.5 2387,-318.5 2387,-318.5 2387,-306.5 2387,-306.5 2387,-300.5 2393,-294.5 2399,-294.5"/>
<text text-anchor="middle" x="2414" y="-308.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu2_itb_walker_cache_cpu_side -->
<g id="node34" class="node">
<title>system_cpu2_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2390.5,-163.5C2390.5,-163.5 2437.5,-163.5 2437.5,-163.5 2443.5,-163.5 2449.5,-169.5 2449.5,-175.5 2449.5,-175.5 2449.5,-187.5 2449.5,-187.5 2449.5,-193.5 2443.5,-199.5 2437.5,-199.5 2437.5,-199.5 2390.5,-199.5 2390.5,-199.5 2384.5,-199.5 2378.5,-193.5 2378.5,-187.5 2378.5,-187.5 2378.5,-175.5 2378.5,-175.5 2378.5,-169.5 2384.5,-163.5 2390.5,-163.5"/>
<text text-anchor="middle" x="2414" y="-177.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu2_mmu_itb_walker_port&#45;&gt;system_cpu2_itb_walker_cache_cpu_side -->
<g id="edge12" class="edge">
<title>system_cpu2_mmu_itb_walker_port&#45;&gt;system_cpu2_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M2414,-294.37C2414,-272.78 2414,-235.41 2414,-209.85"/>
<polygon fill="black" stroke="black" points="2417.5,-209.7 2414,-199.7 2410.5,-209.7 2417.5,-209.7"/>
</g>
<!-- system_cpu2_mmu_dtb_walker_port -->
<g id="node29" class="node">
<title>system_cpu2_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M2586,-294.5C2586,-294.5 2616,-294.5 2616,-294.5 2622,-294.5 2628,-300.5 2628,-306.5 2628,-306.5 2628,-318.5 2628,-318.5 2628,-324.5 2622,-330.5 2616,-330.5 2616,-330.5 2586,-330.5 2586,-330.5 2580,-330.5 2574,-324.5 2574,-318.5 2574,-318.5 2574,-306.5 2574,-306.5 2574,-300.5 2580,-294.5 2586,-294.5"/>
<text text-anchor="middle" x="2601" y="-308.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu2_dtb_walker_cache_cpu_side -->
<g id="node36" class="node">
<title>system_cpu2_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2584.5,-163.5C2584.5,-163.5 2631.5,-163.5 2631.5,-163.5 2637.5,-163.5 2643.5,-169.5 2643.5,-175.5 2643.5,-175.5 2643.5,-187.5 2643.5,-187.5 2643.5,-193.5 2637.5,-199.5 2631.5,-199.5 2631.5,-199.5 2584.5,-199.5 2584.5,-199.5 2578.5,-199.5 2572.5,-193.5 2572.5,-187.5 2572.5,-187.5 2572.5,-175.5 2572.5,-175.5 2572.5,-169.5 2578.5,-163.5 2584.5,-163.5"/>
<text text-anchor="middle" x="2608" y="-177.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu2_mmu_dtb_walker_port&#45;&gt;system_cpu2_dtb_walker_cache_cpu_side -->
<g id="edge13" class="edge">
<title>system_cpu2_mmu_dtb_walker_port&#45;&gt;system_cpu2_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M2601.93,-294.37C2603.1,-272.78 2605.13,-235.41 2606.52,-209.85"/>
<polygon fill="black" stroke="black" points="2610.02,-209.88 2607.07,-199.7 2603.03,-209.5 2610.02,-209.88"/>
</g>
<!-- system_cpu2_icache_mem_side -->
<g id="node31" class="node">
<title>system_cpu2_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2098,-163.5C2098,-163.5 2154,-163.5 2154,-163.5 2160,-163.5 2166,-169.5 2166,-175.5 2166,-175.5 2166,-187.5 2166,-187.5 2166,-193.5 2160,-199.5 2154,-199.5 2154,-199.5 2098,-199.5 2098,-199.5 2092,-199.5 2086,-193.5 2086,-187.5 2086,-187.5 2086,-175.5 2086,-175.5 2086,-169.5 2092,-163.5 2098,-163.5"/>
<text text-anchor="middle" x="2126" y="-177.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu2_dcache_mem_side -->
<g id="node33" class="node">
<title>system_cpu2_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1904,-163.5C1904,-163.5 1960,-163.5 1960,-163.5 1966,-163.5 1972,-169.5 1972,-175.5 1972,-175.5 1972,-187.5 1972,-187.5 1972,-193.5 1966,-199.5 1960,-199.5 1960,-199.5 1904,-199.5 1904,-199.5 1898,-199.5 1892,-193.5 1892,-187.5 1892,-187.5 1892,-175.5 1892,-175.5 1892,-169.5 1898,-163.5 1904,-163.5"/>
<text text-anchor="middle" x="1932" y="-177.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu2_itb_walker_cache_mem_side -->
<g id="node35" class="node">
<title>system_cpu2_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2292,-163.5C2292,-163.5 2348,-163.5 2348,-163.5 2354,-163.5 2360,-169.5 2360,-175.5 2360,-175.5 2360,-187.5 2360,-187.5 2360,-193.5 2354,-199.5 2348,-199.5 2348,-199.5 2292,-199.5 2292,-199.5 2286,-199.5 2280,-193.5 2280,-187.5 2280,-187.5 2280,-175.5 2280,-175.5 2280,-169.5 2286,-163.5 2292,-163.5"/>
<text text-anchor="middle" x="2320" y="-177.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu2_dtb_walker_cache_mem_side -->
<g id="node37" class="node">
<title>system_cpu2_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2486,-163.5C2486,-163.5 2542,-163.5 2542,-163.5 2548,-163.5 2554,-169.5 2554,-175.5 2554,-175.5 2554,-187.5 2554,-187.5 2554,-193.5 2548,-199.5 2542,-199.5 2542,-199.5 2486,-199.5 2486,-199.5 2480,-199.5 2474,-193.5 2474,-187.5 2474,-187.5 2474,-175.5 2474,-175.5 2474,-169.5 2480,-163.5 2486,-163.5"/>
<text text-anchor="middle" x="2514" y="-177.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu3_icache_port -->
<g id="node38" class="node">
<title>system_cpu3_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M2981,-294.5C2981,-294.5 3043,-294.5 3043,-294.5 3049,-294.5 3055,-300.5 3055,-306.5 3055,-306.5 3055,-318.5 3055,-318.5 3055,-324.5 3049,-330.5 3043,-330.5 3043,-330.5 2981,-330.5 2981,-330.5 2975,-330.5 2969,-324.5 2969,-318.5 2969,-318.5 2969,-306.5 2969,-306.5 2969,-300.5 2975,-294.5 2981,-294.5"/>
<text text-anchor="middle" x="3012" y="-308.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu3_icache_cpu_side -->
<g id="node42" class="node">
<title>system_cpu3_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2988.5,-163.5C2988.5,-163.5 3035.5,-163.5 3035.5,-163.5 3041.5,-163.5 3047.5,-169.5 3047.5,-175.5 3047.5,-175.5 3047.5,-187.5 3047.5,-187.5 3047.5,-193.5 3041.5,-199.5 3035.5,-199.5 3035.5,-199.5 2988.5,-199.5 2988.5,-199.5 2982.5,-199.5 2976.5,-193.5 2976.5,-187.5 2976.5,-187.5 2976.5,-175.5 2976.5,-175.5 2976.5,-169.5 2982.5,-163.5 2988.5,-163.5"/>
<text text-anchor="middle" x="3012" y="-177.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu3_icache_port&#45;&gt;system_cpu3_icache_cpu_side -->
<g id="edge14" class="edge">
<title>system_cpu3_icache_port&#45;&gt;system_cpu3_icache_cpu_side</title>
<path fill="none" stroke="black" d="M3012,-294.37C3012,-272.78 3012,-235.41 3012,-209.85"/>
<polygon fill="black" stroke="black" points="3015.5,-209.7 3012,-199.7 3008.5,-209.7 3015.5,-209.7"/>
</g>
<!-- system_cpu3_dcache_port -->
<g id="node39" class="node">
<title>system_cpu3_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M2784.5,-294.5C2784.5,-294.5 2851.5,-294.5 2851.5,-294.5 2857.5,-294.5 2863.5,-300.5 2863.5,-306.5 2863.5,-306.5 2863.5,-318.5 2863.5,-318.5 2863.5,-324.5 2857.5,-330.5 2851.5,-330.5 2851.5,-330.5 2784.5,-330.5 2784.5,-330.5 2778.5,-330.5 2772.5,-324.5 2772.5,-318.5 2772.5,-318.5 2772.5,-306.5 2772.5,-306.5 2772.5,-300.5 2778.5,-294.5 2784.5,-294.5"/>
<text text-anchor="middle" x="2818" y="-308.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu3_dcache_cpu_side -->
<g id="node44" class="node">
<title>system_cpu3_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2794.5,-163.5C2794.5,-163.5 2841.5,-163.5 2841.5,-163.5 2847.5,-163.5 2853.5,-169.5 2853.5,-175.5 2853.5,-175.5 2853.5,-187.5 2853.5,-187.5 2853.5,-193.5 2847.5,-199.5 2841.5,-199.5 2841.5,-199.5 2794.5,-199.5 2794.5,-199.5 2788.5,-199.5 2782.5,-193.5 2782.5,-187.5 2782.5,-187.5 2782.5,-175.5 2782.5,-175.5 2782.5,-169.5 2788.5,-163.5 2794.5,-163.5"/>
<text text-anchor="middle" x="2818" y="-177.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu3_dcache_port&#45;&gt;system_cpu3_dcache_cpu_side -->
<g id="edge15" class="edge">
<title>system_cpu3_dcache_port&#45;&gt;system_cpu3_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M2818,-294.37C2818,-272.78 2818,-235.41 2818,-209.85"/>
<polygon fill="black" stroke="black" points="2821.5,-209.7 2818,-199.7 2814.5,-209.7 2821.5,-209.7"/>
</g>
<!-- system_cpu3_mmu_itb_walker_port -->
<g id="node40" class="node">
<title>system_cpu3_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M3191,-294.5C3191,-294.5 3221,-294.5 3221,-294.5 3227,-294.5 3233,-300.5 3233,-306.5 3233,-306.5 3233,-318.5 3233,-318.5 3233,-324.5 3227,-330.5 3221,-330.5 3221,-330.5 3191,-330.5 3191,-330.5 3185,-330.5 3179,-324.5 3179,-318.5 3179,-318.5 3179,-306.5 3179,-306.5 3179,-300.5 3185,-294.5 3191,-294.5"/>
<text text-anchor="middle" x="3206" y="-308.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu3_itb_walker_cache_cpu_side -->
<g id="node46" class="node">
<title>system_cpu3_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M3182.5,-163.5C3182.5,-163.5 3229.5,-163.5 3229.5,-163.5 3235.5,-163.5 3241.5,-169.5 3241.5,-175.5 3241.5,-175.5 3241.5,-187.5 3241.5,-187.5 3241.5,-193.5 3235.5,-199.5 3229.5,-199.5 3229.5,-199.5 3182.5,-199.5 3182.5,-199.5 3176.5,-199.5 3170.5,-193.5 3170.5,-187.5 3170.5,-187.5 3170.5,-175.5 3170.5,-175.5 3170.5,-169.5 3176.5,-163.5 3182.5,-163.5"/>
<text text-anchor="middle" x="3206" y="-177.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu3_mmu_itb_walker_port&#45;&gt;system_cpu3_itb_walker_cache_cpu_side -->
<g id="edge16" class="edge">
<title>system_cpu3_mmu_itb_walker_port&#45;&gt;system_cpu3_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M3206,-294.37C3206,-272.78 3206,-235.41 3206,-209.85"/>
<polygon fill="black" stroke="black" points="3209.5,-209.7 3206,-199.7 3202.5,-209.7 3209.5,-209.7"/>
</g>
<!-- system_cpu3_mmu_dtb_walker_port -->
<g id="node41" class="node">
<title>system_cpu3_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M3378,-294.5C3378,-294.5 3408,-294.5 3408,-294.5 3414,-294.5 3420,-300.5 3420,-306.5 3420,-306.5 3420,-318.5 3420,-318.5 3420,-324.5 3414,-330.5 3408,-330.5 3408,-330.5 3378,-330.5 3378,-330.5 3372,-330.5 3366,-324.5 3366,-318.5 3366,-318.5 3366,-306.5 3366,-306.5 3366,-300.5 3372,-294.5 3378,-294.5"/>
<text text-anchor="middle" x="3393" y="-308.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu3_dtb_walker_cache_cpu_side -->
<g id="node48" class="node">
<title>system_cpu3_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M3376.5,-163.5C3376.5,-163.5 3423.5,-163.5 3423.5,-163.5 3429.5,-163.5 3435.5,-169.5 3435.5,-175.5 3435.5,-175.5 3435.5,-187.5 3435.5,-187.5 3435.5,-193.5 3429.5,-199.5 3423.5,-199.5 3423.5,-199.5 3376.5,-199.5 3376.5,-199.5 3370.5,-199.5 3364.5,-193.5 3364.5,-187.5 3364.5,-187.5 3364.5,-175.5 3364.5,-175.5 3364.5,-169.5 3370.5,-163.5 3376.5,-163.5"/>
<text text-anchor="middle" x="3400" y="-177.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu3_mmu_dtb_walker_port&#45;&gt;system_cpu3_dtb_walker_cache_cpu_side -->
<g id="edge17" class="edge">
<title>system_cpu3_mmu_dtb_walker_port&#45;&gt;system_cpu3_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M3393.93,-294.37C3395.1,-272.78 3397.13,-235.41 3398.52,-209.85"/>
<polygon fill="black" stroke="black" points="3402.02,-209.88 3399.07,-199.7 3395.03,-209.5 3402.02,-209.88"/>
</g>
<!-- system_cpu3_icache_mem_side -->
<g id="node43" class="node">
<title>system_cpu3_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2890,-163.5C2890,-163.5 2946,-163.5 2946,-163.5 2952,-163.5 2958,-169.5 2958,-175.5 2958,-175.5 2958,-187.5 2958,-187.5 2958,-193.5 2952,-199.5 2946,-199.5 2946,-199.5 2890,-199.5 2890,-199.5 2884,-199.5 2878,-193.5 2878,-187.5 2878,-187.5 2878,-175.5 2878,-175.5 2878,-169.5 2884,-163.5 2890,-163.5"/>
<text text-anchor="middle" x="2918" y="-177.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu3_dcache_mem_side -->
<g id="node45" class="node">
<title>system_cpu3_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2696,-163.5C2696,-163.5 2752,-163.5 2752,-163.5 2758,-163.5 2764,-169.5 2764,-175.5 2764,-175.5 2764,-187.5 2764,-187.5 2764,-193.5 2758,-199.5 2752,-199.5 2752,-199.5 2696,-199.5 2696,-199.5 2690,-199.5 2684,-193.5 2684,-187.5 2684,-187.5 2684,-175.5 2684,-175.5 2684,-169.5 2690,-163.5 2696,-163.5"/>
<text text-anchor="middle" x="2724" y="-177.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu3_itb_walker_cache_mem_side -->
<g id="node47" class="node">
<title>system_cpu3_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M3084,-163.5C3084,-163.5 3140,-163.5 3140,-163.5 3146,-163.5 3152,-169.5 3152,-175.5 3152,-175.5 3152,-187.5 3152,-187.5 3152,-193.5 3146,-199.5 3140,-199.5 3140,-199.5 3084,-199.5 3084,-199.5 3078,-199.5 3072,-193.5 3072,-187.5 3072,-187.5 3072,-175.5 3072,-175.5 3072,-169.5 3078,-163.5 3084,-163.5"/>
<text text-anchor="middle" x="3112" y="-177.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu3_dtb_walker_cache_mem_side -->
<g id="node49" class="node">
<title>system_cpu3_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M3278,-163.5C3278,-163.5 3334,-163.5 3334,-163.5 3340,-163.5 3346,-169.5 3346,-175.5 3346,-175.5 3346,-187.5 3346,-187.5 3346,-193.5 3340,-199.5 3334,-199.5 3334,-199.5 3278,-199.5 3278,-199.5 3272,-199.5 3266,-193.5 3266,-187.5 3266,-187.5 3266,-175.5 3266,-175.5 3266,-169.5 3272,-163.5 3278,-163.5"/>
<text text-anchor="middle" x="3306" y="-177.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_membus_mem_side_ports -->
<g id="node51" class="node">
<title>system_membus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M3674,-163.5C3674,-163.5 3768,-163.5 3768,-163.5 3774,-163.5 3780,-169.5 3780,-175.5 3780,-175.5 3780,-187.5 3780,-187.5 3780,-193.5 3774,-199.5 3768,-199.5 3768,-199.5 3674,-199.5 3674,-199.5 3668,-199.5 3662,-193.5 3662,-187.5 3662,-187.5 3662,-175.5 3662,-175.5 3662,-169.5 3668,-163.5 3674,-163.5"/>
<text text-anchor="middle" x="3721" y="-177.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_mem_ctrls_port -->
<g id="node58" class="node">
<title>system_mem_ctrls_port</title>
<path fill="#94918b" stroke="#000000" d="M3706,-32.5C3706,-32.5 3736,-32.5 3736,-32.5 3742,-32.5 3748,-38.5 3748,-44.5 3748,-44.5 3748,-56.5 3748,-56.5 3748,-62.5 3742,-68.5 3736,-68.5 3736,-68.5 3706,-68.5 3706,-68.5 3700,-68.5 3694,-62.5 3694,-56.5 3694,-56.5 3694,-44.5 3694,-44.5 3694,-38.5 3700,-32.5 3706,-32.5"/>
<text text-anchor="middle" x="3721" y="-46.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls_port -->
<g id="edge18" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls_port</title>
<path fill="none" stroke="black" d="M3721,-163.37C3721,-141.78 3721,-104.41 3721,-78.85"/>
<polygon fill="black" stroke="black" points="3724.5,-78.7 3721,-68.7 3717.5,-78.7 3724.5,-78.7"/>
</g>
<!-- system_monitor_mem_side_port -->
<g id="node52" class="node">
<title>system_monitor_mem_side_port</title>
<path fill="#94918b" stroke="#000000" d="M3683.5,-294.5C3683.5,-294.5 3770.5,-294.5 3770.5,-294.5 3776.5,-294.5 3782.5,-300.5 3782.5,-306.5 3782.5,-306.5 3782.5,-318.5 3782.5,-318.5 3782.5,-324.5 3776.5,-330.5 3770.5,-330.5 3770.5,-330.5 3683.5,-330.5 3683.5,-330.5 3677.5,-330.5 3671.5,-324.5 3671.5,-318.5 3671.5,-318.5 3671.5,-306.5 3671.5,-306.5 3671.5,-300.5 3677.5,-294.5 3683.5,-294.5"/>
<text text-anchor="middle" x="3727" y="-308.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side_port</text>
</g>
<!-- system_monitor_mem_side_port&#45;&gt;system_membus_cpu_side_ports -->
<g id="edge19" class="edge">
<title>system_monitor_mem_side_port&#45;&gt;system_membus_cpu_side_ports</title>
<path fill="none" stroke="black" d="M3743.6,-294.37C3765.27,-272.01 3803.33,-232.72 3828.1,-207.16"/>
<polygon fill="black" stroke="black" points="3830.89,-209.32 3835.33,-199.7 3825.86,-204.45 3830.89,-209.32"/>
</g>
<!-- system_monitor_cpu_side_port -->
<g id="node53" class="node">
<title>system_monitor_cpu_side_port</title>
<path fill="#94918b" stroke="#000000" d="M3564.5,-294.5C3564.5,-294.5 3641.5,-294.5 3641.5,-294.5 3647.5,-294.5 3653.5,-300.5 3653.5,-306.5 3653.5,-306.5 3653.5,-318.5 3653.5,-318.5 3653.5,-324.5 3647.5,-330.5 3641.5,-330.5 3641.5,-330.5 3564.5,-330.5 3564.5,-330.5 3558.5,-330.5 3552.5,-324.5 3552.5,-318.5 3552.5,-318.5 3552.5,-306.5 3552.5,-306.5 3552.5,-300.5 3558.5,-294.5 3564.5,-294.5"/>
<text text-anchor="middle" x="3603" y="-308.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_port</text>
</g>
<!-- system_l2_mem_side -->
<g id="node55" class="node">
<title>system_l2_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M3570,-163.5C3570,-163.5 3626,-163.5 3626,-163.5 3632,-163.5 3638,-169.5 3638,-175.5 3638,-175.5 3638,-187.5 3638,-187.5 3638,-193.5 3632,-199.5 3626,-199.5 3626,-199.5 3570,-199.5 3570,-199.5 3564,-199.5 3558,-193.5 3558,-187.5 3558,-187.5 3558,-175.5 3558,-175.5 3558,-169.5 3564,-163.5 3570,-163.5"/>
<text text-anchor="middle" x="3598" y="-177.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_monitor_cpu_side_port&#45;&gt;system_l2_mem_side -->
<g id="edge20" class="edge">
<title>system_monitor_cpu_side_port&#45;&gt;system_l2_mem_side</title>
<path fill="none" stroke="black" d="M3601.94,-284.23C3600.95,-258.7 3599.5,-221.32 3598.67,-199.7"/>
<polygon fill="black" stroke="black" points="3598.45,-284.51 3602.34,-294.37 3605.45,-284.24 3598.45,-284.51"/>
</g>
<!-- system_l2_cpu_side -->
<g id="node54" class="node">
<title>system_l2_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M3480.5,-163.5C3480.5,-163.5 3527.5,-163.5 3527.5,-163.5 3533.5,-163.5 3539.5,-169.5 3539.5,-175.5 3539.5,-175.5 3539.5,-187.5 3539.5,-187.5 3539.5,-193.5 3533.5,-199.5 3527.5,-199.5 3527.5,-199.5 3480.5,-199.5 3480.5,-199.5 3474.5,-199.5 3468.5,-193.5 3468.5,-187.5 3468.5,-187.5 3468.5,-175.5 3468.5,-175.5 3468.5,-169.5 3474.5,-163.5 3480.5,-163.5"/>
<text text-anchor="middle" x="3504" y="-177.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_tol2bus_cpu_side_ports -->
<g id="node56" class="node">
<title>system_tol2bus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M1628,-294.5C1628,-294.5 1712,-294.5 1712,-294.5 1718,-294.5 1724,-300.5 1724,-306.5 1724,-306.5 1724,-318.5 1724,-318.5 1724,-324.5 1718,-330.5 1712,-330.5 1712,-330.5 1628,-330.5 1628,-330.5 1622,-330.5 1616,-324.5 1616,-318.5 1616,-318.5 1616,-306.5 1616,-306.5 1616,-300.5 1622,-294.5 1628,-294.5"/>
<text text-anchor="middle" x="1670" y="-308.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_icache_mem_side -->
<g id="edge21" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_icache_mem_side</title>
<path fill="none" stroke="black" d="M1613.88,-291.27C1588.34,-283.03 1557.51,-274.42 1529,-270 1467.88,-260.52 471.61,-273.07 416,-246 396.01,-236.27 381.08,-214.82 372.46,-199.54"/>
<polygon fill="black" stroke="black" points="1612.8,-294.6 1623.39,-294.4 1614.98,-287.95 1612.8,-294.6"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_dcache_mem_side -->
<g id="edge22" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_dcache_mem_side</title>
<path fill="none" stroke="black" d="M1614.18,-291.32C1588.59,-283.05 1557.63,-274.39 1529,-270 1457.22,-258.98 287.35,-277.69 222,-246 202,-236.3 187.06,-214.84 178.45,-199.56"/>
<polygon fill="black" stroke="black" points="1613.12,-294.66 1623.71,-294.47 1615.31,-288.01 1613.12,-294.66"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_itb_walker_cache_mem_side -->
<g id="edge23" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_itb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M1613.87,-291.33C1588.32,-283.11 1557.5,-274.49 1529,-270 1428.1,-254.11 701.74,-290.92 610,-246 590.04,-236.22 575.09,-214.78 566.47,-199.52"/>
<polygon fill="black" stroke="black" points="1612.79,-294.66 1623.38,-294.45 1614.97,-288.01 1612.79,-294.66"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_dtb_walker_cache_mem_side -->
<g id="edge24" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M1613.21,-291.23C1587.79,-283.08 1557.24,-274.56 1529,-270 1451.18,-257.44 892.83,-276.15 820,-246 796.72,-236.36 776.56,-214.89 764.36,-199.59"/>
<polygon fill="black" stroke="black" points="1612.45,-294.66 1623.04,-294.44 1614.63,-288.01 1612.45,-294.66"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_icache_mem_side -->
<g id="edge25" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_icache_mem_side</title>
<path fill="none" stroke="black" d="M1611.61,-291.3C1586.48,-283.39 1556.59,-275.03 1529,-270 1458.63,-257.16 1271.46,-279.01 1208,-246 1188.41,-235.81 1173.48,-214.68 1164.75,-199.59"/>
<polygon fill="black" stroke="black" points="1610.76,-294.7 1621.35,-294.41 1612.89,-288.03 1610.76,-294.7"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_dcache_mem_side -->
<g id="edge26" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_dcache_mem_side</title>
<path fill="none" stroke="black" d="M1612.88,-291.3C1587.52,-283.22 1557.1,-274.72 1529,-270 1472.51,-260.51 1065.19,-271.72 1014,-246 994.26,-236.08 979.37,-214.9 970.68,-199.72"/>
<polygon fill="black" stroke="black" points="1612.11,-294.73 1622.7,-294.49 1614.27,-288.07 1612.11,-294.73"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_itb_walker_cache_mem_side -->
<g id="edge27" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_itb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M1606.99,-291.5C1582.75,-284.19 1554.73,-276.2 1529,-270 1473.16,-256.54 1451.4,-275.32 1402,-246 1383.25,-234.87 1368.34,-214.36 1359.38,-199.66"/>
<polygon fill="black" stroke="black" points="1606.19,-294.91 1616.77,-294.47 1608.22,-288.22 1606.19,-294.91"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_dtb_walker_cache_mem_side -->
<g id="edge28" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M1645.99,-286.92C1621.05,-261.39 1582.68,-222.1 1560.8,-199.7"/>
<polygon fill="black" stroke="black" points="1643.78,-289.66 1653.27,-294.37 1648.78,-284.77 1643.78,-289.66"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu2_icache_mem_side -->
<g id="edge29" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu2_icache_mem_side</title>
<path fill="none" stroke="black" d="M1698.34,-288.39C1708.65,-281.22 1720.79,-274.13 1733,-270 1804.96,-245.64 2006.53,-280.91 2074,-246 2093.62,-235.85 2108.54,-214.71 2117.26,-199.61"/>
<polygon fill="black" stroke="black" points="1696.17,-285.64 1690.15,-294.36 1700.29,-291.3 1696.17,-285.64"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu2_dcache_mem_side -->
<g id="edge30" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu2_dcache_mem_side</title>
<path fill="none" stroke="black" d="M1702.44,-288.63C1712.07,-282.26 1722.78,-275.56 1733,-270 1786.21,-241.05 1850.92,-214 1891.79,-197.86"/>
<polygon fill="black" stroke="black" points="1700.28,-285.87 1693.94,-294.36 1704.19,-291.67 1700.28,-285.87"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu2_itb_walker_cache_mem_side -->
<g id="edge31" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu2_itb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M1698.04,-288.38C1708.4,-281.14 1720.64,-274.01 1733,-270 1846.2,-233.28 2161.61,-299.34 2268,-246 2287.74,-236.1 2302.64,-214.91 2311.32,-199.73"/>
<polygon fill="black" stroke="black" points="1695.81,-285.68 1689.82,-294.42 1699.95,-291.32 1695.81,-285.68"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu2_dtb_walker_cache_mem_side -->
<g id="edge32" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu2_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M1698.01,-288.3C1708.37,-281.05 1720.62,-273.94 1733,-270 1810.24,-245.45 2389.34,-281.89 2462,-246 2481.8,-236.22 2496.69,-215 2505.35,-199.79"/>
<polygon fill="black" stroke="black" points="1695.77,-285.6 1689.79,-294.34 1699.92,-291.24 1695.77,-285.6"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu3_icache_mem_side -->
<g id="edge33" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu3_icache_mem_side</title>
<path fill="none" stroke="black" d="M1697.74,-288.39C1708.15,-281.08 1720.49,-273.89 1733,-270 1853.22,-232.57 2752.78,-301.1 2866,-246 2885.99,-236.27 2900.92,-214.82 2909.54,-199.55"/>
<polygon fill="black" stroke="black" points="1695.45,-285.73 1689.5,-294.49 1699.62,-291.35 1695.45,-285.73"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu3_dcache_mem_side -->
<g id="edge34" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu3_dcache_mem_side</title>
<path fill="none" stroke="black" d="M1697.99,-288.25C1708.35,-281 1720.6,-273.89 1733,-270 1830.88,-239.27 2561.06,-284.87 2656,-246 2679.32,-236.45 2699.47,-214.96 2711.65,-199.63"/>
<polygon fill="black" stroke="black" points="1695.75,-285.55 1689.78,-294.3 1699.91,-291.19 1695.75,-285.55"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu3_itb_walker_cache_mem_side -->
<g id="edge35" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu3_itb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M1697.73,-288.37C1708.14,-281.05 1720.49,-273.87 1733,-270 1803.43,-248.19 2993.65,-278.16 3060,-246 3080,-236.3 3094.94,-214.85 3103.55,-199.56"/>
<polygon fill="black" stroke="black" points="1695.44,-285.71 1689.49,-294.47 1699.61,-291.33 1695.44,-285.71"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu3_dtb_walker_cache_mem_side -->
<g id="edge36" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu3_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M1697.73,-288.35C1708.13,-281.04 1720.48,-273.86 1733,-270 1813.76,-245.1 3177.91,-282.77 3254,-246 3274.01,-236.33 3288.95,-214.86 3297.56,-199.57"/>
<polygon fill="black" stroke="black" points="1695.44,-285.69 1689.48,-294.46 1699.6,-291.32 1695.44,-285.69"/>
</g>
<!-- system_tol2bus_mem_side_ports -->
<g id="node57" class="node">
<title>system_tol2bus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M1754,-294.5C1754,-294.5 1848,-294.5 1848,-294.5 1854,-294.5 1860,-300.5 1860,-306.5 1860,-306.5 1860,-318.5 1860,-318.5 1860,-324.5 1854,-330.5 1848,-330.5 1848,-330.5 1754,-330.5 1754,-330.5 1748,-330.5 1742,-324.5 1742,-318.5 1742,-318.5 1742,-306.5 1742,-306.5 1742,-300.5 1748,-294.5 1754,-294.5"/>
<text text-anchor="middle" x="1801" y="-308.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_tol2bus_mem_side_ports&#45;&gt;system_l2_cpu_side -->
<g id="edge37" class="edge">
<title>system_tol2bus_mem_side_ports&#45;&gt;system_l2_cpu_side</title>
<path fill="none" stroke="black" d="M1823.3,-294.43C1836.65,-285.29 1854.4,-274.91 1872,-270 1956.34,-246.47 3368.47,-282.64 3448,-246 3465.08,-238.13 3479.08,-222.26 3488.81,-208.36"/>
<polygon fill="black" stroke="black" points="3492,-209.88 3494.57,-199.61 3486.15,-206.03 3492,-209.88"/>
</g>
</g>
</svg>
