#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Apr  6 17:07:07 2023
# Process ID: 7500
# Current directory: C:/FPGA/PulseWidthCalc_ArtyS7
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11324 C:\FPGA\PulseWidthCalc_ArtyS7\PulseWidthCalc_ArtyS7.xpr
# Log file: C:/FPGA/PulseWidthCalc_ArtyS7/vivado.log
# Journal file: C:/FPGA/PulseWidthCalc_ArtyS7\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/BlockDesignArtyS7.bd}
ipx::edit_ip_in_project -upgrade true -name FastPulseWidthCalc_v1_0_project -directory C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.tmp/FastPulseWidthCalc_v1_0_project c:/FPGA/ip_repo/FastPulseWidthCalc_1.0/component.xml
update_compile_order -fileset sources_1
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name clk_wiz_0 -dir C:/Users/fmabrouk/Documents/FPGA/FIR_SysGen/SysGenIP/ip
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {600.00} CONFIG.RESET_TYPE {ACTIVE_LOW} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {12.000} CONFIG.MMCM_CLKOUT0_DIVIDE_F {2.000} CONFIG.RESET_PORT {resetn} CONFIG.CLKOUT1_JITTER {83.768} CONFIG.CLKOUT1_PHASE_ERROR {87.180}] [get_ips clk_wiz_0]
generate_target {instantiation_template} [get_files c:/Users/fmabrouk/Documents/FPGA/FIR_SysGen/SysGenIP/ip/clk_wiz_0_2/clk_wiz_0.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  c:/Users/fmabrouk/Documents/FPGA/FIR_SysGen/SysGenIP/ip/clk_wiz_0_2/clk_wiz_0.xci]
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files c:/Users/fmabrouk/Documents/FPGA/FIR_SysGen/SysGenIP/ip/clk_wiz_0_2/clk_wiz_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/fmabrouk/Documents/FPGA/FIR_SysGen/SysGenIP/ip/clk_wiz_0_2/clk_wiz_0.xci]
launch_runs -jobs 8 clk_wiz_0_synth_1
export_simulation -of_objects [get_files c:/Users/fmabrouk/Documents/FPGA/FIR_SysGen/SysGenIP/ip/clk_wiz_0_2/clk_wiz_0.xci] -directory c:/fpga/pulsewidthcalc_artys7/pulsewidthcalc_artys7.tmp/fastpulsewidthcalc_v1_0_project/FastPulseWidthCalc_v1_0_project.ip_user_files/sim_scripts -ip_user_files_dir c:/fpga/pulsewidthcalc_artys7/pulsewidthcalc_artys7.tmp/fastpulsewidthcalc_v1_0_project/FastPulseWidthCalc_v1_0_project.ip_user_files -ipstatic_source_dir c:/fpga/pulsewidthcalc_artys7/pulsewidthcalc_artys7.tmp/fastpulsewidthcalc_v1_0_project/FastPulseWidthCalc_v1_0_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=c:/fpga/pulsewidthcalc_artys7/pulsewidthcalc_artys7.tmp/fastpulsewidthcalc_v1_0_project/FastPulseWidthCalc_v1_0_project.cache/compile_simlib/modelsim} {questa=c:/fpga/pulsewidthcalc_artys7/pulsewidthcalc_artys7.tmp/fastpulsewidthcalc_v1_0_project/FastPulseWidthCalc_v1_0_project.cache/compile_simlib/questa} {riviera=c:/fpga/pulsewidthcalc_artys7/pulsewidthcalc_artys7.tmp/fastpulsewidthcalc_v1_0_project/FastPulseWidthCalc_v1_0_project.cache/compile_simlib/riviera} {activehdl=c:/fpga/pulsewidthcalc_artys7/pulsewidthcalc_artys7.tmp/fastpulsewidthcalc_v1_0_project/FastPulseWidthCalc_v1_0_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_ip_user_files -of_objects  [get_files c:/Users/fmabrouk/Documents/FPGA/FIR_SysGen/SysGenIP/ip/clk_wiz_0_2/clk_wiz_0.xci] -no_script -reset -force -quiet
remove_files  -fileset clk_wiz_0 c:/Users/fmabrouk/Documents/FPGA/FIR_SysGen/SysGenIP/ip/clk_wiz_0_2/clk_wiz_0.xci
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 35 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/FPGA/ip_repo/FastPulseWidthCalc_1.0
report_ip_status -name ip_status 
upgrade_ip -vlnv dali.local:user:FastPulseWidthCalc:1.0 [get_ips  BlockDesignArtyS7_FastPulseWidthCalc_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips BlockDesignArtyS7_FastPulseWidthCalc_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/BlockDesignArtyS7.bd]
export_ip_user_files -of_objects [get_files C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/BlockDesignArtyS7.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/BlockDesignArtyS7.bd] -directory C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.ip_user_files/sim_scripts -ip_user_files_dir C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.ip_user_files -ipstatic_source_dir C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.cache/compile_simlib/modelsim} {questa=C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.cache/compile_simlib/questa} {riviera=C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.cache/compile_simlib/riviera} {activehdl=C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
ipx::edit_ip_in_project -upgrade true -name FastPulseWidthCalc_v1_0_project -directory C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.tmp/FastPulseWidthCalc_v1_0_project c:/FPGA/ip_repo/FastPulseWidthCalc_1.0/component.xml
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 36 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/FPGA/ip_repo/FastPulseWidthCalc_1.0
report_ip_status -name ip_status 
upgrade_ip -vlnv dali.local:user:FastPulseWidthCalc:1.0 [get_ips  BlockDesignArtyS7_FastPulseWidthCalc_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips BlockDesignArtyS7_FastPulseWidthCalc_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/BlockDesignArtyS7.bd]
export_ip_user_files -of_objects [get_files C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/BlockDesignArtyS7.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/BlockDesignArtyS7.bd] -directory C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.ip_user_files/sim_scripts -ip_user_files_dir C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.ip_user_files -ipstatic_source_dir C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.cache/compile_simlib/modelsim} {questa=C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.cache/compile_simlib/questa} {riviera=C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.cache/compile_simlib/riviera} {activehdl=C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
file copy -force C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.runs/impl_1/BlockDesignArtyS7_wrapper.sysdef C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper.hdf

launch_sdk -workspace C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk -hwspec C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper.hdf
report_ip_status -name ip_status 
delete_bd_objs [get_bd_intf_nets microblaze_0_axi_periph_M02_AXI] [get_bd_nets pulse] [get_bd_nets FastPulseWidthCalc_0_ledmagic] [get_bd_cells FastPulseWidthCalc_0]
startgroup
create_bd_cell -type ip -vlnv dali.local:user:FastPulseWidthCalc:1.0 FastPulseWidthCalc_0
endgroup
set_property location {6 1849 199} [get_bd_cells FastPulseWidthCalc_0]
ipx::edit_ip_in_project -upgrade true -name FastPulseWidthCalc_v1_0_project -directory C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.tmp/FastPulseWidthCalc_v1_0_project c:/FPGA/ip_repo/FastPulseWidthCalc_1.0/component.xml
update_compile_order -fileset sources_1
ipx::merge_project_changes hdl_parameters [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 37 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/FPGA/ip_repo/FastPulseWidthCalc_1.0
report_ip_status -name ip_status 
upgrade_ip [get_ips  BlockDesignArtyS7_FastPulseWidthCalc_0_1] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips BlockDesignArtyS7_FastPulseWidthCalc_0_1] -no_script -sync -force -quiet
generate_target all [get_files  C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/BlockDesignArtyS7.bd]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/FastPulseWidthCalc_0/S00_AXI} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins FastPulseWidthCalc_0/S00_AXI]
set_property location {1955 201} [get_bd_ports ledmagic]
delete_bd_objs [get_bd_ports ledmagic]
connect_bd_net [get_bd_pins FastPulseWidthCalc_0/clk600MHz] [get_bd_pins clk_wiz_1/clk_out2]
startgroup
make_bd_pins_external  [get_bd_pins FastPulseWidthCalc_0/ledmagic]
endgroup
set_property name ledmagic [get_bd_ports ledmagic_0]
startgroup
make_bd_pins_external  [get_bd_pins FastPulseWidthCalc_0/pulse]
endgroup
delete_bd_objs [get_bd_ports pulse]
set_property name pulse [get_bd_ports pulse_0]
save_bd_design
validate_bd_design
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
report_ip_status -name ip_status 
make_wrapper -files [get_files C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/BlockDesignArtyS7.bd] -top
reset_run synth_1
make_wrapper -files [get_files C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/BlockDesignArtyS7.bd] -top
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
file copy -force C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.runs/impl_1/BlockDesignArtyS7_wrapper.sysdef C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper.hdf

file copy -force C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.runs/impl_1/BlockDesignArtyS7_wrapper.sysdef C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper.hdf

launch_sdk -workspace C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk -hwspec C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper.hdf
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
open_run synth_1 -name synth_1
report_clock_networks -name {network_1}
open_bd_design {C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/BlockDesignArtyS7.bd}
set_property location {6 2631 204} [get_bd_cells FastPulseWidthCalc_0]
ipx::edit_ip_in_project -upgrade true -name FastPulseWidthCalc_v1_0_project -directory C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.tmp/FastPulseWidthCalc_v1_0_project c:/FPGA/ip_repo/FastPulseWidthCalc_1.0/component.xml
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 38 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/FPGA/ip_repo/FastPulseWidthCalc_1.0
report_ip_status -name ip_status 
upgrade_ip -vlnv dali.local:user:FastPulseWidthCalc:1.0 [get_ips  BlockDesignArtyS7_FastPulseWidthCalc_0_1] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips BlockDesignArtyS7_FastPulseWidthCalc_0_1] -no_script -sync -force -quiet
generate_target all [get_files  C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/BlockDesignArtyS7.bd]
export_ip_user_files -of_objects [get_files C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/BlockDesignArtyS7.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/BlockDesignArtyS7.bd] -directory C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.ip_user_files/sim_scripts -ip_user_files_dir C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.ip_user_files -ipstatic_source_dir C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.cache/compile_simlib/modelsim} {questa=C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.cache/compile_simlib/questa} {riviera=C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.cache/compile_simlib/riviera} {activehdl=C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
make_wrapper -files [get_files C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/BlockDesignArtyS7.bd] -top
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
file copy -force C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.runs/impl_1/BlockDesignArtyS7_wrapper.sysdef C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper.hdf

open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.runs/impl_1/BlockDesignArtyS7_wrapper.bit} [get_hw_devices xc7s50_0]
current_hw_device [get_hw_devices xc7s50_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7s50_0] 0]
create_hw_cfgmem -hw_device [get_hw_devices xc7s50_0] -mem_dev [lindex [get_cfgmem_parts {is25lp016d-spi-x1_x2_x4}] 0]
set_property PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property PROGRAM.FILE {C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.runs/impl_1/BlockDesignArtyS7_wrapper.bit} [get_hw_devices xc7s50_0]
program_hw_devices [get_hw_devices xc7s50_0]
refresh_hw_device [lindex [get_hw_devices xc7s50_0] 0]
refresh_hw_device [lindex [get_hw_devices xc7s50_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property PROGRAM.FILE {C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.runs/impl_1/BlockDesignArtyS7_wrapper.bit} [get_hw_devices xc7s50_0]
program_hw_devices [get_hw_devices xc7s50_0]
refresh_hw_device [lindex [get_hw_devices xc7s50_0] 0]
close_hw
close_design
create_run synth_2 -flow {Vivado Synthesis 2018} -strategy {Vivado Synthesis Defaults} -report_strategy {Vivado Synthesis Default Reports}
current_run [get_runs synth_2]
set_property part xc7s50csga324-1 [current_project]
open_bd_design {C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/BlockDesignArtyS7.bd}
report_ip_status -name ip_status 
upgrade_ip [get_ips  {BlockDesignArtyS7_microblaze_0_axi_intc_0 BlockDesignArtyS7_microblaze_0_axi_periph_0 BlockDesignArtyS7_ilmb_bram_if_cntlr_0 BlockDesignArtyS7_ilmb_v10_0 BlockDesignArtyS7_dlmb_v10_0 BlockDesignArtyS7_microblaze_0_0 BlockDesignArtyS7_dlmb_bram_if_cntlr_0 BlockDesignArtyS7_FastPulseWidthCalc_0_1 BlockDesignArtyS7_rst_clk_wiz_1_100M_0 BlockDesignArtyS7_clk_wiz_1_0 BlockDesignArtyS7_lmb_bram_0 BlockDesignArtyS7_microblaze_0_xlconcat_0 BlockDesignArtyS7_axi_uartlite_0_0 BlockDesignArtyS7_mdm_1_0}] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips {BlockDesignArtyS7_microblaze_0_axi_intc_0 BlockDesignArtyS7_microblaze_0_axi_periph_0 BlockDesignArtyS7_ilmb_bram_if_cntlr_0 BlockDesignArtyS7_ilmb_v10_0 BlockDesignArtyS7_dlmb_v10_0 BlockDesignArtyS7_microblaze_0_0 BlockDesignArtyS7_dlmb_bram_if_cntlr_0 BlockDesignArtyS7_FastPulseWidthCalc_0_1 BlockDesignArtyS7_rst_clk_wiz_1_100M_0 BlockDesignArtyS7_clk_wiz_1_0 BlockDesignArtyS7_lmb_bram_0 BlockDesignArtyS7_microblaze_0_xlconcat_0 BlockDesignArtyS7_axi_uartlite_0_0 BlockDesignArtyS7_mdm_1_0}] -no_script -sync -force -quiet
generate_target all [get_files  C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/BlockDesignArtyS7.bd]
export_ip_user_files -of_objects [get_files C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/BlockDesignArtyS7.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/BlockDesignArtyS7.bd] -directory C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.ip_user_files/sim_scripts -ip_user_files_dir C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.ip_user_files -ipstatic_source_dir C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.cache/compile_simlib/modelsim} {questa=C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.cache/compile_simlib/questa} {riviera=C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.cache/compile_simlib/riviera} {activehdl=C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
launch_runs impl_2 -to_step write_bitstream -jobs 8
wait_on_run impl_2
create_run synth_3 -flow {Vivado Synthesis 2018} -strategy {Vivado Synthesis Defaults} -report_strategy {Vivado Synthesis Default Reports}
current_run [get_runs synth_3]
set_property part xc7s50csga324-2 [current_project]
report_ip_status -name ip_status 
upgrade_ip [get_ips  {BlockDesignArtyS7_microblaze_0_axi_intc_0 BlockDesignArtyS7_microblaze_0_axi_periph_0 BlockDesignArtyS7_ilmb_bram_if_cntlr_0 BlockDesignArtyS7_ilmb_v10_0 BlockDesignArtyS7_dlmb_v10_0 BlockDesignArtyS7_microblaze_0_0 BlockDesignArtyS7_dlmb_bram_if_cntlr_0 BlockDesignArtyS7_FastPulseWidthCalc_0_1 BlockDesignArtyS7_rst_clk_wiz_1_100M_0 BlockDesignArtyS7_clk_wiz_1_0 BlockDesignArtyS7_lmb_bram_0 BlockDesignArtyS7_microblaze_0_xlconcat_0 BlockDesignArtyS7_axi_uartlite_0_0 BlockDesignArtyS7_mdm_1_0}] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips {BlockDesignArtyS7_microblaze_0_axi_intc_0 BlockDesignArtyS7_microblaze_0_axi_periph_0 BlockDesignArtyS7_ilmb_bram_if_cntlr_0 BlockDesignArtyS7_ilmb_v10_0 BlockDesignArtyS7_dlmb_v10_0 BlockDesignArtyS7_microblaze_0_0 BlockDesignArtyS7_dlmb_bram_if_cntlr_0 BlockDesignArtyS7_FastPulseWidthCalc_0_1 BlockDesignArtyS7_rst_clk_wiz_1_100M_0 BlockDesignArtyS7_clk_wiz_1_0 BlockDesignArtyS7_lmb_bram_0 BlockDesignArtyS7_microblaze_0_xlconcat_0 BlockDesignArtyS7_axi_uartlite_0_0 BlockDesignArtyS7_mdm_1_0}] -no_script -sync -force -quiet
set_property part xc7s50csga324-1 [current_project]
report_ip_status -name ip_status 
upgrade_ip [get_ips  {BlockDesignArtyS7_microblaze_0_axi_intc_0 BlockDesignArtyS7_microblaze_0_axi_periph_0 BlockDesignArtyS7_ilmb_bram_if_cntlr_0 BlockDesignArtyS7_ilmb_v10_0 BlockDesignArtyS7_dlmb_v10_0 BlockDesignArtyS7_microblaze_0_0 BlockDesignArtyS7_dlmb_bram_if_cntlr_0 BlockDesignArtyS7_FastPulseWidthCalc_0_1 BlockDesignArtyS7_rst_clk_wiz_1_100M_0 BlockDesignArtyS7_clk_wiz_1_0 BlockDesignArtyS7_lmb_bram_0 BlockDesignArtyS7_microblaze_0_xlconcat_0 BlockDesignArtyS7_axi_uartlite_0_0 BlockDesignArtyS7_mdm_1_0}] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips {BlockDesignArtyS7_microblaze_0_axi_intc_0 BlockDesignArtyS7_microblaze_0_axi_periph_0 BlockDesignArtyS7_ilmb_bram_if_cntlr_0 BlockDesignArtyS7_ilmb_v10_0 BlockDesignArtyS7_dlmb_v10_0 BlockDesignArtyS7_microblaze_0_0 BlockDesignArtyS7_dlmb_bram_if_cntlr_0 BlockDesignArtyS7_FastPulseWidthCalc_0_1 BlockDesignArtyS7_rst_clk_wiz_1_100M_0 BlockDesignArtyS7_clk_wiz_1_0 BlockDesignArtyS7_lmb_bram_0 BlockDesignArtyS7_microblaze_0_xlconcat_0 BlockDesignArtyS7_axi_uartlite_0_0 BlockDesignArtyS7_mdm_1_0}] -no_script -sync -force -quiet
startgroup
set_property -dict [list CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {400.000} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {8.000} CONFIG.MMCM_CLKIN1_PERIOD {10.000} CONFIG.MMCM_CLKIN2_PERIOD {10.000} CONFIG.MMCM_CLKOUT0_DIVIDE_F {8.000} CONFIG.MMCM_CLKOUT1_DIVIDE {2} CONFIG.CLKOUT1_JITTER {209.270} CONFIG.CLKOUT1_PHASE_ERROR {114.212} CONFIG.CLKOUT2_JITTER {166.809} CONFIG.CLKOUT2_PHASE_ERROR {114.212}] [get_bd_cells clk_wiz_1]
endgroup
report_ip_status -name ip_status 
save_bd_design
generate_target all [get_files  C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/BlockDesignArtyS7.bd]
export_ip_user_files -of_objects [get_files C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/BlockDesignArtyS7.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/BlockDesignArtyS7.bd] -directory C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.ip_user_files/sim_scripts -ip_user_files_dir C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.ip_user_files -ipstatic_source_dir C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.cache/compile_simlib/modelsim} {questa=C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.cache/compile_simlib/questa} {riviera=C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.cache/compile_simlib/riviera} {activehdl=C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_runs impl_3 -to_step write_bitstream -jobs 8
wait_on_run impl_3
file copy -force C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.runs/impl_3/BlockDesignArtyS7_wrapper.sysdef C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.sdk/BlockDesignArtyS7_wrapper.hdf

open_bd_design {C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/BlockDesignArtyS7.bd}
file mkdir C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/new
close [ open C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/new/PusesTest.vhd w ]
add_files C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/new/PusesTest.vhd
update_compile_order -fileset sources_1
open_bd_design {C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/BlockDesignArtyS7.bd}
delete_bd_objs [get_bd_nets FastPulseWidthCalc_0_ledmagic] [get_bd_intf_nets microblaze_0_axi_periph_M02_AXI] [get_bd_nets clk_wiz_1_clk_out2] [get_bd_nets pulse_0_1] [get_bd_cells FastPulseWidthCalc_0]
create_bd_cell -type module -reference PulseWidth PulseWidth_0
delete_bd_objs [get_bd_cells PulseWidth_0]
update_module_reference BlockDesignArtyS7_PulseWidth_0_0
open_bd_design {C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/BlockDesignArtyS7.bd}
create_bd_cell -type module -reference PulseTest PulseTest_0
set_property location {1 132 905} [get_bd_cells PulseTest_0]
connect_bd_net [get_bd_ports reset_n] [get_bd_pins PulseTest_0/reset_n]
connect_bd_net [get_bd_pins PulseTest_0/clk600MHz] [get_bd_pins clk_wiz_1/clk_out2]
startgroup
make_bd_pins_external  [get_bd_pins PulseTest_0/led]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins PulseTest_0/pulse]
endgroup
open_bd_design {C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/BlockDesignArtyS7.bd}
validate_bd_design
generate_target all [get_files  C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/BlockDesignArtyS7.bd]
export_ip_user_files -of_objects [get_files C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/BlockDesignArtyS7.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/BlockDesignArtyS7.bd] -directory C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.ip_user_files/sim_scripts -ip_user_files_dir C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.ip_user_files -ipstatic_source_dir C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.cache/compile_simlib/modelsim} {questa=C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.cache/compile_simlib/questa} {riviera=C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.cache/compile_simlib/riviera} {activehdl=C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
make_wrapper -files [get_files C:/FPGA/PulseWidthCalc_ArtyS7/PulseWidthCalc_ArtyS7.srcs/sources_1/bd/BlockDesignArtyS7/BlockDesignArtyS7.bd] -top
report_ip_status -name ip_status 
reset_run synth_3
launch_runs impl_3 -to_step write_bitstream -jobs 8
wait_on_run impl_3
