

================================================================
== Vitis HLS Report for 'PE'
================================================================
* Date:           Mon Mar 10 15:36:53 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        SDA
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p_CIV-fsvh2892-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.622 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2325|     2325|  23.250 us|  23.250 us|  2325|  2325|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------+------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                        |                              |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                Instance                |            Module            |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +----------------------------------------+------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_PE_Pipeline_VITIS_LOOP_385_5_fu_64  |PE_Pipeline_VITIS_LOOP_385_5  |     2323|     2323|  23.230 us|  23.230 us|  2323|  2323|       no|
        +----------------------------------------+------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     197|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|   118|    16373|   16087|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      74|    -|
|Register             |        -|     -|      165|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|   118|    16538|   16358|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     3|        1|       3|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     1|       ~0|       1|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------+------------------------------+---------+-----+-------+-------+-----+
    |                Instance                |            Module            | BRAM_18K| DSP |   FF  |  LUT  | URAM|
    +----------------------------------------+------------------------------+---------+-----+-------+-------+-----+
    |grp_PE_Pipeline_VITIS_LOOP_385_5_fu_64  |PE_Pipeline_VITIS_LOOP_385_5  |        0|  118|  16373|  16087|    0|
    +----------------------------------------+------------------------------+---------+-----+-------+-------+-----+
    |Total                                   |                              |        0|  118|  16373|  16087|    0|
    +----------------------------------------+------------------------------+---------+-----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add304_1_fu_107_p2  |         +|   0|  0|  39|          32|           1|
    |add304_2_fu_113_p2  |         +|   0|  0|  39|          32|           2|
    |add304_3_fu_119_p2  |         +|   0|  0|  39|          32|           2|
    |sub267_fu_101_p2    |         +|   0|  0|  39|          32|           2|
    |sub_fu_89_p2        |         +|   0|  0|  39|          32|           3|
    |cmp47_fu_95_p2      |       xor|   0|  0|   2|           1|           2|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0| 197|         161|          12|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |  20|          4|    1|          4|
    |fifo_SA_A_0_0_read     |   9|          2|    1|          2|
    |fifo_SA_O_0_0_0_write  |   9|          2|    1|          2|
    |fifo_SA_O_0_0_1_write  |   9|          2|    1|          2|
    |fifo_SA_O_0_0_2_write  |   9|          2|    1|          2|
    |fifo_SA_O_0_0_3_write  |   9|          2|    1|          2|
    |fifo_SA_W_0_0_read     |   9|          2|    1|          2|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  |  74|         16|    7|         16|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------+----+----+-----+-----------+
    |                         Name                        | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------+----+----+-----+-----------+
    |add304_1_reg_161                                     |  32|   0|   32|          0|
    |add304_2_reg_166                                     |  32|   0|   32|          0|
    |add304_3_reg_171                                     |  32|   0|   32|          0|
    |ap_CS_fsm                                            |   3|   0|    3|          0|
    |cmp47_reg_151                                        |   1|   0|    1|          0|
    |grp_PE_Pipeline_VITIS_LOOP_385_5_fu_64_ap_start_reg  |   1|   0|    1|          0|
    |sub267_reg_156                                       |  32|   0|   32|          0|
    |sub_reg_146                                          |  32|   0|   32|          0|
    +-----------------------------------------------------+----+----+-----+-----------+
    |Total                                                | 165|   0|  165|          0|
    +-----------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+-----+------------+-----------------+--------------+
|            RTL Ports           | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+--------------------------------+-----+-----+------------+-----------------+--------------+
|ap_clk                          |   in|    1|  ap_ctrl_hs|               PE|  return value|
|ap_rst                          |   in|    1|  ap_ctrl_hs|               PE|  return value|
|ap_start                        |   in|    1|  ap_ctrl_hs|               PE|  return value|
|ap_done                         |  out|    1|  ap_ctrl_hs|               PE|  return value|
|ap_idle                         |  out|    1|  ap_ctrl_hs|               PE|  return value|
|ap_ready                        |  out|    1|  ap_ctrl_hs|               PE|  return value|
|fifo_SA_A_0_0_dout              |   in|  128|     ap_fifo|    fifo_SA_A_0_0|       pointer|
|fifo_SA_A_0_0_num_data_valid    |   in|    3|     ap_fifo|    fifo_SA_A_0_0|       pointer|
|fifo_SA_A_0_0_fifo_cap          |   in|    3|     ap_fifo|    fifo_SA_A_0_0|       pointer|
|fifo_SA_A_0_0_empty_n           |   in|    1|     ap_fifo|    fifo_SA_A_0_0|       pointer|
|fifo_SA_A_0_0_read              |  out|    1|     ap_fifo|    fifo_SA_A_0_0|       pointer|
|fifo_SA_W_0_0_dout              |   in|  128|     ap_fifo|    fifo_SA_W_0_0|       pointer|
|fifo_SA_W_0_0_num_data_valid    |   in|    4|     ap_fifo|    fifo_SA_W_0_0|       pointer|
|fifo_SA_W_0_0_fifo_cap          |   in|    4|     ap_fifo|    fifo_SA_W_0_0|       pointer|
|fifo_SA_W_0_0_empty_n           |   in|    1|     ap_fifo|    fifo_SA_W_0_0|       pointer|
|fifo_SA_W_0_0_read              |  out|    1|     ap_fifo|    fifo_SA_W_0_0|       pointer|
|fifo_SA_O_0_0_0_din             |  out|   32|     ap_fifo|  fifo_SA_O_0_0_0|       pointer|
|fifo_SA_O_0_0_0_num_data_valid  |   in|    5|     ap_fifo|  fifo_SA_O_0_0_0|       pointer|
|fifo_SA_O_0_0_0_fifo_cap        |   in|    5|     ap_fifo|  fifo_SA_O_0_0_0|       pointer|
|fifo_SA_O_0_0_0_full_n          |   in|    1|     ap_fifo|  fifo_SA_O_0_0_0|       pointer|
|fifo_SA_O_0_0_0_write           |  out|    1|     ap_fifo|  fifo_SA_O_0_0_0|       pointer|
|fifo_SA_O_0_0_1_din             |  out|   32|     ap_fifo|  fifo_SA_O_0_0_1|       pointer|
|fifo_SA_O_0_0_1_num_data_valid  |   in|    5|     ap_fifo|  fifo_SA_O_0_0_1|       pointer|
|fifo_SA_O_0_0_1_fifo_cap        |   in|    5|     ap_fifo|  fifo_SA_O_0_0_1|       pointer|
|fifo_SA_O_0_0_1_full_n          |   in|    1|     ap_fifo|  fifo_SA_O_0_0_1|       pointer|
|fifo_SA_O_0_0_1_write           |  out|    1|     ap_fifo|  fifo_SA_O_0_0_1|       pointer|
|fifo_SA_O_0_0_2_din             |  out|   32|     ap_fifo|  fifo_SA_O_0_0_2|       pointer|
|fifo_SA_O_0_0_2_num_data_valid  |   in|    5|     ap_fifo|  fifo_SA_O_0_0_2|       pointer|
|fifo_SA_O_0_0_2_fifo_cap        |   in|    5|     ap_fifo|  fifo_SA_O_0_0_2|       pointer|
|fifo_SA_O_0_0_2_full_n          |   in|    1|     ap_fifo|  fifo_SA_O_0_0_2|       pointer|
|fifo_SA_O_0_0_2_write           |  out|    1|     ap_fifo|  fifo_SA_O_0_0_2|       pointer|
|fifo_SA_O_0_0_3_din             |  out|   32|     ap_fifo|  fifo_SA_O_0_0_3|       pointer|
|fifo_SA_O_0_0_3_num_data_valid  |   in|    5|     ap_fifo|  fifo_SA_O_0_0_3|       pointer|
|fifo_SA_O_0_0_3_fifo_cap        |   in|    5|     ap_fifo|  fifo_SA_O_0_0_3|       pointer|
|fifo_SA_O_0_0_3_full_n          |   in|    1|     ap_fifo|  fifo_SA_O_0_0_3|       pointer|
|fifo_SA_O_0_0_3_write           |  out|    1|     ap_fifo|  fifo_SA_O_0_0_3|       pointer|
|num                             |   in|   32|     ap_none|              num|        scalar|
|num_a_sa                        |   in|   32|     ap_none|         num_a_sa|        scalar|
|mode                            |   in|    1|     ap_none|             mode|        scalar|
+--------------------------------+-----+-----+------------+-----------------+--------------+

