
*** Running vivado
    with args -log MAC_PalingSerius.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source MAC_PalingSerius.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source MAC_PalingSerius.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/virtex/fpga/mac_serius'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
Command: synth_design -top MAC_PalingSerius -part xc7vx485tffg1761-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2524 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 523.281 ; gain = 190.617
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'MAC_PalingSerius' [D:/Virtex/FPGA/MAC_Serius/MAC_Serius.srcs/sources_1/new/MAC_TOP.v:5]
	Parameter OPT_READ_SIDEEFFECTS bound to: 1'b1 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 12 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter AW bound to: 10 - type: integer 
	Parameter DW bound to: 32 - type: integer 
	Parameter MW bound to: 1024 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'MAC_PalingSerius' (1#1) [D:/Virtex/FPGA/MAC_Serius/MAC_Serius.srcs/sources_1/new/MAC_TOP.v:5]
WARNING: [Synth 8-3917] design MAC_PalingSerius has port S_AXI_BRESP[1] driven by constant 0
WARNING: [Synth 8-3917] design MAC_PalingSerius has port S_AXI_BRESP[0] driven by constant 0
WARNING: [Synth 8-3917] design MAC_PalingSerius has port S_AXI_RRESP[1] driven by constant 0
WARNING: [Synth 8-3917] design MAC_PalingSerius has port S_AXI_RRESP[0] driven by constant 0
WARNING: [Synth 8-3331] design MAC_PalingSerius has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design MAC_PalingSerius has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design MAC_PalingSerius has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design MAC_PalingSerius has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design MAC_PalingSerius has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design MAC_PalingSerius has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 826.164 ; gain = 493.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 826.164 ; gain = 493.500
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1761-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 826.164 ; gain = 493.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:40 ; elapsed = 00:00:40 . Memory (MB): peak = 1084.262 ; gain = 751.598
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------+------------+----------+
|      |RTL Partition         |Replication |Instances |
+------+----------------------+------------+----------+
|1     |MAC_PalingSerius__GB0 |           1|     35136|
|2     |MAC_PalingSerius__GB1 |           1|     12960|
|3     |MAC_PalingSerius__GB2 |           1|     16128|
|4     |MAC_PalingSerius__GB3 |           1|     34512|
|5     |MAC_PalingSerius__GB4 |           1|     27899|
|6     |MAC_PalingSerius__GB5 |           1|     27490|
|7     |MAC_PalingSerius__GB6 |           1|     31714|
|8     |MAC_PalingSerius__GB7 |           1|     19843|
|9     |MAC_PalingSerius__GB8 |           1|     19679|
+------+----------------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1026  
	               12 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1025  
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4106  
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module MAC_PalingSerius 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1026  
	               12 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1025  
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4106  
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design MAC_PalingSerius has port S_AXI_BRESP[1] driven by constant 0
WARNING: [Synth 8-3917] design MAC_PalingSerius has port S_AXI_BRESP[0] driven by constant 0
WARNING: [Synth 8-3917] design MAC_PalingSerius has port S_AXI_RRESP[1] driven by constant 0
WARNING: [Synth 8-3917] design MAC_PalingSerius has port S_AXI_RRESP[0] driven by constant 0
WARNING: [Synth 8-3331] design MAC_PalingSerius has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design MAC_PalingSerius has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design MAC_PalingSerius has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design MAC_PalingSerius has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design MAC_PalingSerius has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design MAC_PalingSerius has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:09 ; elapsed = 00:01:13 . Memory (MB): peak = 1111.281 ; gain = 778.617
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------+------------+----------+
|      |RTL Partition         |Replication |Instances |
+------+----------------------+------------+----------+
|1     |MAC_PalingSerius__GB0 |           1|     35136|
|2     |MAC_PalingSerius__GB1 |           1|     12960|
|3     |MAC_PalingSerius__GB2 |           1|     16128|
|4     |MAC_PalingSerius__GB3 |           1|     34504|
|5     |MAC_PalingSerius__GB4 |           1|     16576|
|6     |MAC_PalingSerius__GB5 |           1|      2863|
|7     |MAC_PalingSerius__GB6 |           1|       425|
|8     |MAC_PalingSerius__GB7 |           1|       468|
|9     |MAC_PalingSerius__GB8 |           1|       296|
+------+----------------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:11 ; elapsed = 00:01:16 . Memory (MB): peak = 1111.281 ; gain = 778.617
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------+------------+----------+
|      |RTL Partition         |Replication |Instances |
+------+----------------------+------------+----------+
|1     |MAC_PalingSerius__GB0 |           1|     33736|
|2     |MAC_PalingSerius__GB1 |           1|      5400|
|3     |MAC_PalingSerius__GB2 |           1|      6720|
|4     |MAC_PalingSerius__GB3 |           1|     14400|
|5     |MAC_PalingSerius__GB4 |           1|      9716|
|6     |MAC_PalingSerius__GB5 |           1|      2863|
|7     |MAC_PalingSerius__GB6 |           1|       425|
|8     |MAC_PalingSerius__GB7 |           1|       468|
|9     |MAC_PalingSerius__GB8 |           1|       296|
+------+----------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:16 ; elapsed = 00:01:21 . Memory (MB): peak = 1111.281 ; gain = 778.617
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------+------------+----------+
|      |RTL Partition         |Replication |Instances |
+------+----------------------+------------+----------+
|1     |MAC_PalingSerius__GB0 |           1|     16164|
|2     |MAC_PalingSerius__GB1 |           1|      4860|
|3     |MAC_PalingSerius__GB2 |           1|      6048|
|4     |MAC_PalingSerius__GB3 |           1|     12944|
|5     |MAC_PalingSerius__GB4 |           1|      9666|
|6     |MAC_PalingSerius__GB5 |           1|      2685|
|7     |MAC_PalingSerius__GB6 |           1|       368|
|8     |MAC_PalingSerius__GB7 |           1|       356|
|9     |MAC_PalingSerius__GB8 |           1|       231|
+------+----------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:24 ; elapsed = 00:01:28 . Memory (MB): peak = 1116.273 ; gain = 783.609
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:24 ; elapsed = 00:01:29 . Memory (MB): peak = 1116.273 ; gain = 783.609
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:24 ; elapsed = 00:01:29 . Memory (MB): peak = 1116.273 ; gain = 783.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:25 ; elapsed = 00:01:29 . Memory (MB): peak = 1116.273 ; gain = 783.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:25 ; elapsed = 00:01:30 . Memory (MB): peak = 1116.273 ; gain = 783.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:25 ; elapsed = 00:01:30 . Memory (MB): peak = 1116.273 ; gain = 783.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT2  |   110|
|3     |LUT3  |   684|
|4     |LUT4  |    29|
|5     |LUT5  |  2899|
|6     |LUT6  | 10623|
|7     |MUXF7 |  4352|
|8     |MUXF8 |  2176|
|9     |FDRE  | 32891|
|10    |IBUF  |    63|
|11    |OBUF  |    41|
+------+------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       | 53869|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:25 ; elapsed = 00:01:30 . Memory (MB): peak = 1116.273 ; gain = 783.609
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 20 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:25 ; elapsed = 00:01:30 . Memory (MB): peak = 1116.273 ; gain = 783.609
Synthesis Optimization Complete : Time (s): cpu = 00:01:25 ; elapsed = 00:01:30 . Memory (MB): peak = 1116.273 ; gain = 783.609
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 6528 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'MAC_PalingSerius' is not ideal for floorplanning, since the cellview 'MAC_PalingSerius' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1211.527 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
15 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:35 ; elapsed = 00:01:40 . Memory (MB): peak = 1211.527 ; gain = 885.594
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1211.527 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Virtex/FPGA/MAC_Serius/MAC_Serius.runs/synth_1/MAC_PalingSerius.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1211.527 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file MAC_PalingSerius_utilization_synth.rpt -pb MAC_PalingSerius_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Sep 12 14:13:21 2019...
