INFO:sim:760 - You can use the CORE Generator IP upgrade flow to upgrade the
   selected IP Fifo_Generator v6.2 to a more recent version.
Project, 'coregen', initialised from file
'/home/rihuber/ma/coregen/coregen.cgp'.
Initializing IP model...
Loading device for application Rf_Device from file '6vlx240t.nph' in environment
/opt/Xilinx/12.3/ISE_DS/ISE/.
Finished initialising IP model.
Generating IP...
WARNING:sim:89 - A core named <clk_gen_125Mhz> already exists in the output
   directory. Output products for this core may be overwritten.
Creating ISE instantiation template for clk_gen_125Mhz...
Creating ISE instantiation template for clk_gen_125Mhz...
Collating core files for clk_gen_125Mhz
Collating core files for clk_gen_125Mhz
Configuring files for clk_gen_125Mhz root...
Initializing IP model...
Finished initialising IP model.
Finished Generation Stage.
Generating IP instantiation template...
Creating ISE instantiation template for clk_gen_125Mhz...
Creating ISE instantiation template for clk_gen_125Mhz...
Configuring files for clk_gen_125Mhz root...
Finished generating IP instantiation template.
Generating metadata file...
Finished generating metadata file.
Generating ISE file...
Finished ISE file generation.
Generating FLIST file...
Finished FLIST file generation.
Preparing output directory...
Finished preparing output directory.
Moving files to output directory...
Finished moving files to output directory
Saved options for project 'coregen'.
