Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2700185 Thu Oct 24 18:46:05 MDT 2019
| Date         : Wed Feb 19 20:47:30 2020
| Host         : WIN-0JR3P7S3KIR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab3_top_timing_summary_routed.rpt -pb lab3_top_timing_summary_routed.pb -rpx lab3_top_timing_summary_routed.rpx -warn_on_violation
| Design       : lab3_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 9 register/latch pins with no clock driven by root clock pin: clk0/period_count_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: clk0/period_count_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: clk0/period_count_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: clk0/period_count_reg[3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: clk0/period_count_reg[4]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: clk0/period_count_reg[5]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: clk0/period_count_reg[6]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: disp/clk2/clk_out_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: disp/clk3/clk_out_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: seven_seg_clk/clk_out_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 116 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.951        0.000                      0                  169        0.106        0.000                      0                  169        3.000        0.000                       0                    97  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                       ------------         ----------      --------------
instance_name/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_10M_clk_wiz_0         {0.000 50.000}       100.000         10.000          
  clkfbout_clk_wiz_0        {0.000 10.000}       20.000          50.000          
sys_clk_pin                 {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
instance_name/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_10M_clk_wiz_0              96.278        0.000                      0                   40        0.106        0.000                      0                   40       49.500        0.000                       0                    26  
  clkfbout_clk_wiz_0                                                                                                                                                         17.845        0.000                       0                     3  
sys_clk_pin                       5.951        0.000                      0                  129        0.261        0.000                      0                  129        4.500        0.000                       0                    67  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  instance_name/inst/clk_in1
  To Clock:  instance_name/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         instance_name/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { instance_name/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_10M_clk_wiz_0
  To Clock:  clk_10M_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       96.278ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             96.278ns  (required time - arrival time)
  Source:                 clk0/period_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_clk_wiz_0 rise@100.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.026ns  (logic 0.842ns (27.825%)  route 2.184ns (72.175%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 101.504 - 100.000 ) 
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.575     1.575    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          1.620     1.620    clk0/clk_10M
    SLICE_X3Y26          FDRE                                         r  clk0/period_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y26          FDRE (Prop_fdre_C_Q)         0.419     2.039 r  clk0/period_count_reg[1]/Q
                         net (fo=8, routed)           0.897     2.936    clk0/period_count_reg[1]
    SLICE_X2Y26          LUT6 (Prop_lut6_I2_O)        0.299     3.235 r  clk0/sync_OBUF_inst_i_2/O
                         net (fo=10, routed)          0.628     3.863    clk0/sync_OBUF_inst_i_2_n_0
    SLICE_X3Y25          LUT2 (Prop_lut2_I1_O)        0.124     3.987 r  clk0/sync_OBUF_inst_i_1/O
                         net (fo=18, routed)          0.659     4.647    dac/sync_OBUF
    SLICE_X2Y26          FDRE                                         r  dac/tmp_reg_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.457   101.457    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          1.504   101.504    dac/clk_10M
    SLICE_X2Y26          FDRE                                         r  dac/tmp_reg_reg[8]/C
                         clock pessimism              0.094   101.598    
                         clock uncertainty           -0.149   101.449    
    SLICE_X2Y26          FDRE (Setup_fdre_C_R)       -0.524   100.925    dac/tmp_reg_reg[8]
  -------------------------------------------------------------------
                         required time                        100.925    
                         arrival time                          -4.647    
  -------------------------------------------------------------------
                         slack                                 96.278    

Slack (MET) :             96.278ns  (required time - arrival time)
  Source:                 clk0/period_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_clk_wiz_0 rise@100.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.026ns  (logic 0.842ns (27.825%)  route 2.184ns (72.175%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 101.504 - 100.000 ) 
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.575     1.575    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          1.620     1.620    clk0/clk_10M
    SLICE_X3Y26          FDRE                                         r  clk0/period_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y26          FDRE (Prop_fdre_C_Q)         0.419     2.039 r  clk0/period_count_reg[1]/Q
                         net (fo=8, routed)           0.897     2.936    clk0/period_count_reg[1]
    SLICE_X2Y26          LUT6 (Prop_lut6_I2_O)        0.299     3.235 r  clk0/sync_OBUF_inst_i_2/O
                         net (fo=10, routed)          0.628     3.863    clk0/sync_OBUF_inst_i_2_n_0
    SLICE_X3Y25          LUT2 (Prop_lut2_I1_O)        0.124     3.987 r  clk0/sync_OBUF_inst_i_1/O
                         net (fo=18, routed)          0.659     4.647    dac/sync_OBUF
    SLICE_X2Y26          FDRE                                         r  dac/tmp_reg_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.457   101.457    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          1.504   101.504    dac/clk_10M
    SLICE_X2Y26          FDRE                                         r  dac/tmp_reg_reg[9]/C
                         clock pessimism              0.094   101.598    
                         clock uncertainty           -0.149   101.449    
    SLICE_X2Y26          FDRE (Setup_fdre_C_R)       -0.524   100.925    dac/tmp_reg_reg[9]
  -------------------------------------------------------------------
                         required time                        100.925    
                         arrival time                          -4.647    
  -------------------------------------------------------------------
                         slack                                 96.278    

Slack (MET) :             96.339ns  (required time - arrival time)
  Source:                 clk0/period_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clk0/period_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_clk_wiz_0 rise@100.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.082ns  (logic 0.842ns (27.317%)  route 2.240ns (72.683%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 101.504 - 100.000 ) 
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.575     1.575    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          1.620     1.620    clk0/clk_10M
    SLICE_X3Y26          FDRE                                         r  clk0/period_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y26          FDRE (Prop_fdre_C_Q)         0.419     2.039 r  clk0/period_count_reg[1]/Q
                         net (fo=8, routed)           0.891     2.931    clk0/period_count_reg[1]
    SLICE_X2Y26          LUT4 (Prop_lut4_I3_O)        0.299     3.230 f  clk0/period_count[6]_i_3/O
                         net (fo=1, routed)           0.670     3.900    clk0/period_count[6]_i_3_n_0
    SLICE_X2Y26          LUT4 (Prop_lut4_I3_O)        0.124     4.024 r  clk0/period_count[6]_i_1/O
                         net (fo=7, routed)           0.679     4.703    clk0/clear
    SLICE_X3Y26          FDRE                                         r  clk0/period_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.457   101.457    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          1.504   101.504    clk0/clk_10M
    SLICE_X3Y26          FDRE                                         r  clk0/period_count_reg[0]/C
                         clock pessimism              0.116   101.620    
                         clock uncertainty           -0.149   101.471    
    SLICE_X3Y26          FDRE (Setup_fdre_C_R)       -0.429   101.042    clk0/period_count_reg[0]
  -------------------------------------------------------------------
                         required time                        101.042    
                         arrival time                          -4.703    
  -------------------------------------------------------------------
                         slack                                 96.339    

Slack (MET) :             96.339ns  (required time - arrival time)
  Source:                 clk0/period_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clk0/period_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_clk_wiz_0 rise@100.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.082ns  (logic 0.842ns (27.317%)  route 2.240ns (72.683%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 101.504 - 100.000 ) 
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.575     1.575    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          1.620     1.620    clk0/clk_10M
    SLICE_X3Y26          FDRE                                         r  clk0/period_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y26          FDRE (Prop_fdre_C_Q)         0.419     2.039 r  clk0/period_count_reg[1]/Q
                         net (fo=8, routed)           0.891     2.931    clk0/period_count_reg[1]
    SLICE_X2Y26          LUT4 (Prop_lut4_I3_O)        0.299     3.230 f  clk0/period_count[6]_i_3/O
                         net (fo=1, routed)           0.670     3.900    clk0/period_count[6]_i_3_n_0
    SLICE_X2Y26          LUT4 (Prop_lut4_I3_O)        0.124     4.024 r  clk0/period_count[6]_i_1/O
                         net (fo=7, routed)           0.679     4.703    clk0/clear
    SLICE_X3Y26          FDRE                                         r  clk0/period_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.457   101.457    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          1.504   101.504    clk0/clk_10M
    SLICE_X3Y26          FDRE                                         r  clk0/period_count_reg[1]/C
                         clock pessimism              0.116   101.620    
                         clock uncertainty           -0.149   101.471    
    SLICE_X3Y26          FDRE (Setup_fdre_C_R)       -0.429   101.042    clk0/period_count_reg[1]
  -------------------------------------------------------------------
                         required time                        101.042    
                         arrival time                          -4.703    
  -------------------------------------------------------------------
                         slack                                 96.339    

Slack (MET) :             96.339ns  (required time - arrival time)
  Source:                 clk0/period_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clk0/period_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_clk_wiz_0 rise@100.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.082ns  (logic 0.842ns (27.317%)  route 2.240ns (72.683%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 101.504 - 100.000 ) 
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.575     1.575    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          1.620     1.620    clk0/clk_10M
    SLICE_X3Y26          FDRE                                         r  clk0/period_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y26          FDRE (Prop_fdre_C_Q)         0.419     2.039 r  clk0/period_count_reg[1]/Q
                         net (fo=8, routed)           0.891     2.931    clk0/period_count_reg[1]
    SLICE_X2Y26          LUT4 (Prop_lut4_I3_O)        0.299     3.230 f  clk0/period_count[6]_i_3/O
                         net (fo=1, routed)           0.670     3.900    clk0/period_count[6]_i_3_n_0
    SLICE_X2Y26          LUT4 (Prop_lut4_I3_O)        0.124     4.024 r  clk0/period_count[6]_i_1/O
                         net (fo=7, routed)           0.679     4.703    clk0/clear
    SLICE_X3Y26          FDRE                                         r  clk0/period_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.457   101.457    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          1.504   101.504    clk0/clk_10M
    SLICE_X3Y26          FDRE                                         r  clk0/period_count_reg[2]/C
                         clock pessimism              0.116   101.620    
                         clock uncertainty           -0.149   101.471    
    SLICE_X3Y26          FDRE (Setup_fdre_C_R)       -0.429   101.042    clk0/period_count_reg[2]
  -------------------------------------------------------------------
                         required time                        101.042    
                         arrival time                          -4.703    
  -------------------------------------------------------------------
                         slack                                 96.339    

Slack (MET) :             96.339ns  (required time - arrival time)
  Source:                 clk0/period_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clk0/period_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_clk_wiz_0 rise@100.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.082ns  (logic 0.842ns (27.317%)  route 2.240ns (72.683%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 101.504 - 100.000 ) 
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.575     1.575    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          1.620     1.620    clk0/clk_10M
    SLICE_X3Y26          FDRE                                         r  clk0/period_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y26          FDRE (Prop_fdre_C_Q)         0.419     2.039 r  clk0/period_count_reg[1]/Q
                         net (fo=8, routed)           0.891     2.931    clk0/period_count_reg[1]
    SLICE_X2Y26          LUT4 (Prop_lut4_I3_O)        0.299     3.230 f  clk0/period_count[6]_i_3/O
                         net (fo=1, routed)           0.670     3.900    clk0/period_count[6]_i_3_n_0
    SLICE_X2Y26          LUT4 (Prop_lut4_I3_O)        0.124     4.024 r  clk0/period_count[6]_i_1/O
                         net (fo=7, routed)           0.679     4.703    clk0/clear
    SLICE_X3Y26          FDRE                                         r  clk0/period_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.457   101.457    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          1.504   101.504    clk0/clk_10M
    SLICE_X3Y26          FDRE                                         r  clk0/period_count_reg[3]/C
                         clock pessimism              0.116   101.620    
                         clock uncertainty           -0.149   101.471    
    SLICE_X3Y26          FDRE (Setup_fdre_C_R)       -0.429   101.042    clk0/period_count_reg[3]
  -------------------------------------------------------------------
                         required time                        101.042    
                         arrival time                          -4.703    
  -------------------------------------------------------------------
                         slack                                 96.339    

Slack (MET) :             96.339ns  (required time - arrival time)
  Source:                 clk0/period_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clk0/period_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_clk_wiz_0 rise@100.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.082ns  (logic 0.842ns (27.317%)  route 2.240ns (72.683%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 101.504 - 100.000 ) 
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.575     1.575    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          1.620     1.620    clk0/clk_10M
    SLICE_X3Y26          FDRE                                         r  clk0/period_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y26          FDRE (Prop_fdre_C_Q)         0.419     2.039 r  clk0/period_count_reg[1]/Q
                         net (fo=8, routed)           0.891     2.931    clk0/period_count_reg[1]
    SLICE_X2Y26          LUT4 (Prop_lut4_I3_O)        0.299     3.230 f  clk0/period_count[6]_i_3/O
                         net (fo=1, routed)           0.670     3.900    clk0/period_count[6]_i_3_n_0
    SLICE_X2Y26          LUT4 (Prop_lut4_I3_O)        0.124     4.024 r  clk0/period_count[6]_i_1/O
                         net (fo=7, routed)           0.679     4.703    clk0/clear
    SLICE_X3Y26          FDRE                                         r  clk0/period_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.457   101.457    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          1.504   101.504    clk0/clk_10M
    SLICE_X3Y26          FDRE                                         r  clk0/period_count_reg[4]/C
                         clock pessimism              0.116   101.620    
                         clock uncertainty           -0.149   101.471    
    SLICE_X3Y26          FDRE (Setup_fdre_C_R)       -0.429   101.042    clk0/period_count_reg[4]
  -------------------------------------------------------------------
                         required time                        101.042    
                         arrival time                          -4.703    
  -------------------------------------------------------------------
                         slack                                 96.339    

Slack (MET) :             96.339ns  (required time - arrival time)
  Source:                 clk0/period_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clk0/period_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_clk_wiz_0 rise@100.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.082ns  (logic 0.842ns (27.317%)  route 2.240ns (72.683%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 101.504 - 100.000 ) 
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.575     1.575    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          1.620     1.620    clk0/clk_10M
    SLICE_X3Y26          FDRE                                         r  clk0/period_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y26          FDRE (Prop_fdre_C_Q)         0.419     2.039 r  clk0/period_count_reg[1]/Q
                         net (fo=8, routed)           0.891     2.931    clk0/period_count_reg[1]
    SLICE_X2Y26          LUT4 (Prop_lut4_I3_O)        0.299     3.230 f  clk0/period_count[6]_i_3/O
                         net (fo=1, routed)           0.670     3.900    clk0/period_count[6]_i_3_n_0
    SLICE_X2Y26          LUT4 (Prop_lut4_I3_O)        0.124     4.024 r  clk0/period_count[6]_i_1/O
                         net (fo=7, routed)           0.679     4.703    clk0/clear
    SLICE_X3Y26          FDRE                                         r  clk0/period_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.457   101.457    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          1.504   101.504    clk0/clk_10M
    SLICE_X3Y26          FDRE                                         r  clk0/period_count_reg[5]/C
                         clock pessimism              0.116   101.620    
                         clock uncertainty           -0.149   101.471    
    SLICE_X3Y26          FDRE (Setup_fdre_C_R)       -0.429   101.042    clk0/period_count_reg[5]
  -------------------------------------------------------------------
                         required time                        101.042    
                         arrival time                          -4.703    
  -------------------------------------------------------------------
                         slack                                 96.339    

Slack (MET) :             96.339ns  (required time - arrival time)
  Source:                 clk0/period_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clk0/period_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_clk_wiz_0 rise@100.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.082ns  (logic 0.842ns (27.317%)  route 2.240ns (72.683%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 101.504 - 100.000 ) 
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.575     1.575    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          1.620     1.620    clk0/clk_10M
    SLICE_X3Y26          FDRE                                         r  clk0/period_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y26          FDRE (Prop_fdre_C_Q)         0.419     2.039 r  clk0/period_count_reg[1]/Q
                         net (fo=8, routed)           0.891     2.931    clk0/period_count_reg[1]
    SLICE_X2Y26          LUT4 (Prop_lut4_I3_O)        0.299     3.230 f  clk0/period_count[6]_i_3/O
                         net (fo=1, routed)           0.670     3.900    clk0/period_count[6]_i_3_n_0
    SLICE_X2Y26          LUT4 (Prop_lut4_I3_O)        0.124     4.024 r  clk0/period_count[6]_i_1/O
                         net (fo=7, routed)           0.679     4.703    clk0/clear
    SLICE_X3Y26          FDRE                                         r  clk0/period_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.457   101.457    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          1.504   101.504    clk0/clk_10M
    SLICE_X3Y26          FDRE                                         r  clk0/period_count_reg[6]/C
                         clock pessimism              0.116   101.620    
                         clock uncertainty           -0.149   101.471    
    SLICE_X3Y26          FDRE (Setup_fdre_C_R)       -0.429   101.042    clk0/period_count_reg[6]
  -------------------------------------------------------------------
                         required time                        101.042    
                         arrival time                          -4.703    
  -------------------------------------------------------------------
                         slack                                 96.339    

Slack (MET) :             96.474ns  (required time - arrival time)
  Source:                 clk0/period_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/dac_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_clk_wiz_0 rise@100.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.944ns  (logic 0.864ns (29.352%)  route 2.080ns (70.648%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 101.502 - 100.000 ) 
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.575     1.575    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          1.620     1.620    clk0/clk_10M
    SLICE_X3Y26          FDRE                                         r  clk0/period_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y26          FDRE (Prop_fdre_C_Q)         0.419     2.039 f  clk0/period_count_reg[1]/Q
                         net (fo=8, routed)           0.897     2.936    clk0/period_count_reg[1]
    SLICE_X2Y26          LUT6 (Prop_lut6_I2_O)        0.299     3.235 f  clk0/sync_OBUF_inst_i_2/O
                         net (fo=10, routed)          0.856     4.091    clk0/sync_OBUF_inst_i_2_n_0
    SLICE_X2Y25          LUT2 (Prop_lut2_I1_O)        0.146     4.237 r  clk0/dac_i_1/O
                         net (fo=1, routed)           0.326     4.564    dac/dac_reg_0
    SLICE_X0Y25          FDRE                                         r  dac/dac_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.457   101.457    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          1.502   101.502    dac/clk_10M
    SLICE_X0Y25          FDRE                                         r  dac/dac_reg/C
                         clock pessimism              0.094   101.596    
                         clock uncertainty           -0.149   101.447    
    SLICE_X0Y25          FDRE (Setup_fdre_C_CE)      -0.409   101.038    dac/dac_reg
  -------------------------------------------------------------------
                         required time                        101.038    
                         arrival time                          -4.564    
  -------------------------------------------------------------------
                         slack                                 96.474    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 dac/tmp_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0 rise@0.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.549     0.549    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          0.582     0.582    dac/clk_10M
    SLICE_X3Y25          FDRE                                         r  dac/tmp_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDRE (Prop_fdre_C_Q)         0.141     0.723 r  dac/tmp_reg_reg[5]/Q
                         net (fo=1, routed)           0.054     0.777    clk0/tmp_reg_reg[7][4]
    SLICE_X2Y25          LUT4 (Prop_lut4_I3_O)        0.045     0.822 r  clk0/tmp_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     0.822    dac/D[5]
    SLICE_X2Y25          FDRE                                         r  dac/tmp_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.817     0.817    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          0.850     0.850    dac/clk_10M
    SLICE_X2Y25          FDRE                                         r  dac/tmp_reg_reg[6]/C
                         clock pessimism             -0.255     0.595    
    SLICE_X2Y25          FDRE (Hold_fdre_C_D)         0.121     0.716    dac/tmp_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.716    
                         arrival time                           0.822    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 dac/tmp_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0 rise@0.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.037%)  route 0.140ns (42.963%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.549     0.549    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          0.582     0.582    dac/clk_10M
    SLICE_X3Y25          FDRE                                         r  dac/tmp_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDRE (Prop_fdre_C_Q)         0.141     0.723 r  dac/tmp_reg_reg[0]/Q
                         net (fo=1, routed)           0.140     0.863    clk0/tmp_reg_reg[1]
    SLICE_X2Y25          LUT4 (Prop_lut4_I3_O)        0.045     0.908 r  clk0/tmp_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.908    dac/D[0]
    SLICE_X2Y25          FDRE                                         r  dac/tmp_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.817     0.817    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          0.850     0.850    dac/clk_10M
    SLICE_X2Y25          FDRE                                         r  dac/tmp_reg_reg[1]/C
                         clock pessimism             -0.255     0.595    
    SLICE_X2Y25          FDRE (Hold_fdre_C_D)         0.120     0.715    dac/tmp_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.715    
                         arrival time                           0.908    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 dac/tmp_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0 rise@0.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.511%)  route 0.104ns (42.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.549     0.549    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          0.582     0.582    dac/clk_10M
    SLICE_X1Y25          FDRE                                         r  dac/tmp_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.141     0.723 r  dac/tmp_reg_reg[10]/Q
                         net (fo=1, routed)           0.104     0.827    dac/tmp_reg_reg_n_0_[10]
    SLICE_X1Y25          FDRE                                         r  dac/tmp_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.817     0.817    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          0.850     0.850    dac/clk_10M
    SLICE_X1Y25          FDRE                                         r  dac/tmp_reg_reg[11]/C
                         clock pessimism             -0.268     0.582    
    SLICE_X1Y25          FDRE (Hold_fdre_C_D)         0.047     0.629    dac/tmp_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.629    
                         arrival time                           0.827    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 dac/tmp_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0 rise@0.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.549     0.549    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          0.582     0.582    dac/clk_10M
    SLICE_X2Y25          FDRE                                         r  dac/tmp_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.164     0.746 r  dac/tmp_reg_reg[7]/Q
                         net (fo=1, routed)           0.110     0.856    dac/tmp_reg_reg_n_0_[7]
    SLICE_X2Y26          FDRE                                         r  dac/tmp_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.817     0.817    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          0.851     0.851    dac/clk_10M
    SLICE_X2Y26          FDRE                                         r  dac/tmp_reg_reg[8]/C
                         clock pessimism             -0.255     0.596    
    SLICE_X2Y26          FDRE (Hold_fdre_C_D)         0.059     0.655    dac/tmp_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.655    
                         arrival time                           0.856    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 dac/tmp_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0 rise@0.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.226ns (72.544%)  route 0.086ns (27.456%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.549     0.549    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          0.582     0.582    dac/clk_10M
    SLICE_X3Y25          FDRE                                         r  dac/tmp_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDRE (Prop_fdre_C_Q)         0.128     0.710 r  dac/tmp_reg_reg[4]/Q
                         net (fo=1, routed)           0.086     0.795    clk0/tmp_reg_reg[7][3]
    SLICE_X3Y25          LUT4 (Prop_lut4_I3_O)        0.098     0.893 r  clk0/tmp_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     0.893    dac/D[4]
    SLICE_X3Y25          FDRE                                         r  dac/tmp_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.817     0.817    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          0.850     0.850    dac/clk_10M
    SLICE_X3Y25          FDRE                                         r  dac/tmp_reg_reg[5]/C
                         clock pessimism             -0.268     0.582    
    SLICE_X3Y25          FDRE (Hold_fdre_C_D)         0.092     0.674    dac/tmp_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.674    
                         arrival time                           0.893    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 dac/tmp_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/dac_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0 rise@0.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.128ns (51.279%)  route 0.122ns (48.721%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.549     0.549    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          0.582     0.582    dac/clk_10M
    SLICE_X1Y25          FDRE                                         r  dac/tmp_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.128     0.710 r  dac/tmp_reg_reg[15]/Q
                         net (fo=1, routed)           0.122     0.831    dac/p_1_in
    SLICE_X0Y25          FDRE                                         r  dac/dac_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.817     0.817    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          0.850     0.850    dac/clk_10M
    SLICE_X0Y25          FDRE                                         r  dac/dac_reg/C
                         clock pessimism             -0.255     0.595    
    SLICE_X0Y25          FDRE (Hold_fdre_C_D)         0.017     0.612    dac/dac_reg
  -------------------------------------------------------------------
                         required time                         -0.612    
                         arrival time                           0.831    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 dac/tmp_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0 rise@0.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.549     0.549    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          0.582     0.582    dac/clk_10M
    SLICE_X1Y25          FDRE                                         r  dac/tmp_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.128     0.710 r  dac/tmp_reg_reg[14]/Q
                         net (fo=1, routed)           0.119     0.829    dac/tmp_reg_reg_n_0_[14]
    SLICE_X1Y25          FDRE                                         r  dac/tmp_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.817     0.817    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          0.850     0.850    dac/clk_10M
    SLICE_X1Y25          FDRE                                         r  dac/tmp_reg_reg[15]/C
                         clock pessimism             -0.268     0.582    
    SLICE_X1Y25          FDRE (Hold_fdre_C_D)         0.017     0.599    dac/tmp_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.599    
                         arrival time                           0.829    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 dac/tmp_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0 rise@0.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.209ns (59.346%)  route 0.143ns (40.654%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.549     0.549    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          0.582     0.582    dac/clk_10M
    SLICE_X2Y25          FDRE                                         r  dac/tmp_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.164     0.746 r  dac/tmp_reg_reg[6]/Q
                         net (fo=1, routed)           0.143     0.889    clk0/tmp_reg_reg[7][5]
    SLICE_X2Y25          LUT4 (Prop_lut4_I3_O)        0.045     0.934 r  clk0/tmp_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     0.934    dac/D[6]
    SLICE_X2Y25          FDRE                                         r  dac/tmp_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.817     0.817    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          0.850     0.850    dac/clk_10M
    SLICE_X2Y25          FDRE                                         r  dac/tmp_reg_reg[7]/C
                         clock pessimism             -0.268     0.582    
    SLICE_X2Y25          FDRE (Hold_fdre_C_D)         0.121     0.703    dac/tmp_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.703    
                         arrival time                           0.934    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 dac/tmp_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0 rise@0.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.209ns (60.549%)  route 0.136ns (39.451%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.549     0.549    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          0.582     0.582    dac/clk_10M
    SLICE_X2Y25          FDRE                                         r  dac/tmp_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.164     0.746 r  dac/tmp_reg_reg[1]/Q
                         net (fo=1, routed)           0.136     0.882    clk0/tmp_reg_reg[7][0]
    SLICE_X3Y25          LUT4 (Prop_lut4_I3_O)        0.045     0.927 r  clk0/tmp_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.927    dac/D[1]
    SLICE_X3Y25          FDRE                                         r  dac/tmp_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.817     0.817    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          0.850     0.850    dac/clk_10M
    SLICE_X3Y25          FDRE                                         r  dac/tmp_reg_reg[2]/C
                         clock pessimism             -0.255     0.595    
    SLICE_X3Y25          FDRE (Hold_fdre_C_D)         0.092     0.687    dac/tmp_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.687    
                         arrival time                           0.927    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 clk0/period_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clk0/period_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0 rise@0.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.166%)  route 0.151ns (44.834%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.549     0.549    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          0.583     0.583    clk0/clk_10M
    SLICE_X3Y26          FDRE                                         r  clk0/period_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y26          FDRE (Prop_fdre_C_Q)         0.141     0.724 r  clk0/period_count_reg[5]/Q
                         net (fo=13, routed)          0.151     0.875    clk0/period_count_reg[5]
    SLICE_X3Y26          LUT6 (Prop_lut6_I5_O)        0.045     0.920 r  clk0/period_count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.920    clk0/p_0_in[5]
    SLICE_X3Y26          FDRE                                         r  clk0/period_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.817     0.817    instance_name/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  instance_name/inst/clkout1_buf/O
                         net (fo=25, routed)          0.851     0.851    clk0/clk_10M
    SLICE_X3Y26          FDRE                                         r  clk0/period_count_reg[5]/C
                         clock pessimism             -0.268     0.583    
    SLICE_X3Y26          FDRE (Hold_fdre_C_D)         0.092     0.675    clk0/period_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.675    
                         arrival time                           0.920    
  -------------------------------------------------------------------
                         slack                                  0.245    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_10M_clk_wiz_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { instance_name/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0    instance_name/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X3Y26      clk0/period_count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X3Y26      clk0/period_count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X3Y26      clk0/period_count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X3Y26      clk0/period_count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X3Y26      clk0/period_count_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X3Y26      clk0/period_count_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X3Y26      clk0/period_count_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X3Y25      dac/tmp_reg_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X3Y26      clk0/period_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X3Y26      clk0/period_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X3Y26      clk0/period_count_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X3Y26      clk0/period_count_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X3Y26      clk0/period_count_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X3Y26      clk0/period_count_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X3Y26      clk0/period_count_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X2Y26      dac/tmp_reg_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X2Y26      dac/tmp_reg_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X3Y25      dac/tmp_reg_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X3Y26      clk0/period_count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X3Y26      clk0/period_count_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X3Y26      clk0/period_count_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X3Y26      clk0/period_count_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X3Y26      clk0/period_count_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X3Y26      clk0/period_count_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X3Y26      clk0/period_count_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X3Y25      dac/tmp_reg_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X2Y25      dac/tmp_reg_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X2Y25      dac/tmp_reg_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { instance_name/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y2    instance_name/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.951ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.951ns  (required time - arrival time)
  Source:                 disp/clk2/period_count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/clk2/period_count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.585ns  (logic 0.704ns (19.639%)  route 2.881ns (80.361%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.630     5.151    disp/clk2/clk
    SLICE_X3Y33          FDRE                                         r  disp/clk2/period_count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDRE (Prop_fdre_C_Q)         0.456     5.607 f  disp/clk2/period_count_reg[18]/Q
                         net (fo=2, routed)           0.862     6.469    disp/clk2/period_count_reg[18]
    SLICE_X2Y33          LUT6 (Prop_lut6_I1_O)        0.124     6.593 r  disp/clk2/period_count[0]_i_5__0/O
                         net (fo=1, routed)           0.807     7.400    disp/clk2/period_count[0]_i_5__0_n_0
    SLICE_X2Y30          LUT6 (Prop_lut6_I2_O)        0.124     7.524 r  disp/clk2/period_count[0]_i_1__1/O
                         net (fo=22, routed)          1.212     8.736    disp/clk2/period_count[0]_i_1__1_n_0
    SLICE_X3Y33          FDRE                                         r  disp/clk2/period_count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.512    14.853    disp/clk2/clk
    SLICE_X3Y33          FDRE                                         r  disp/clk2/period_count_reg[16]/C
                         clock pessimism              0.298    15.151    
                         clock uncertainty           -0.035    15.116    
    SLICE_X3Y33          FDRE (Setup_fdre_C_R)       -0.429    14.687    disp/clk2/period_count_reg[16]
  -------------------------------------------------------------------
                         required time                         14.687    
                         arrival time                          -8.736    
  -------------------------------------------------------------------
                         slack                                  5.951    

Slack (MET) :             5.951ns  (required time - arrival time)
  Source:                 disp/clk2/period_count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/clk2/period_count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.585ns  (logic 0.704ns (19.639%)  route 2.881ns (80.361%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.630     5.151    disp/clk2/clk
    SLICE_X3Y33          FDRE                                         r  disp/clk2/period_count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDRE (Prop_fdre_C_Q)         0.456     5.607 f  disp/clk2/period_count_reg[18]/Q
                         net (fo=2, routed)           0.862     6.469    disp/clk2/period_count_reg[18]
    SLICE_X2Y33          LUT6 (Prop_lut6_I1_O)        0.124     6.593 r  disp/clk2/period_count[0]_i_5__0/O
                         net (fo=1, routed)           0.807     7.400    disp/clk2/period_count[0]_i_5__0_n_0
    SLICE_X2Y30          LUT6 (Prop_lut6_I2_O)        0.124     7.524 r  disp/clk2/period_count[0]_i_1__1/O
                         net (fo=22, routed)          1.212     8.736    disp/clk2/period_count[0]_i_1__1_n_0
    SLICE_X3Y33          FDRE                                         r  disp/clk2/period_count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.512    14.853    disp/clk2/clk
    SLICE_X3Y33          FDRE                                         r  disp/clk2/period_count_reg[17]/C
                         clock pessimism              0.298    15.151    
                         clock uncertainty           -0.035    15.116    
    SLICE_X3Y33          FDRE (Setup_fdre_C_R)       -0.429    14.687    disp/clk2/period_count_reg[17]
  -------------------------------------------------------------------
                         required time                         14.687    
                         arrival time                          -8.736    
  -------------------------------------------------------------------
                         slack                                  5.951    

Slack (MET) :             5.951ns  (required time - arrival time)
  Source:                 disp/clk2/period_count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/clk2/period_count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.585ns  (logic 0.704ns (19.639%)  route 2.881ns (80.361%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.630     5.151    disp/clk2/clk
    SLICE_X3Y33          FDRE                                         r  disp/clk2/period_count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDRE (Prop_fdre_C_Q)         0.456     5.607 f  disp/clk2/period_count_reg[18]/Q
                         net (fo=2, routed)           0.862     6.469    disp/clk2/period_count_reg[18]
    SLICE_X2Y33          LUT6 (Prop_lut6_I1_O)        0.124     6.593 r  disp/clk2/period_count[0]_i_5__0/O
                         net (fo=1, routed)           0.807     7.400    disp/clk2/period_count[0]_i_5__0_n_0
    SLICE_X2Y30          LUT6 (Prop_lut6_I2_O)        0.124     7.524 r  disp/clk2/period_count[0]_i_1__1/O
                         net (fo=22, routed)          1.212     8.736    disp/clk2/period_count[0]_i_1__1_n_0
    SLICE_X3Y33          FDRE                                         r  disp/clk2/period_count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.512    14.853    disp/clk2/clk
    SLICE_X3Y33          FDRE                                         r  disp/clk2/period_count_reg[18]/C
                         clock pessimism              0.298    15.151    
                         clock uncertainty           -0.035    15.116    
    SLICE_X3Y33          FDRE (Setup_fdre_C_R)       -0.429    14.687    disp/clk2/period_count_reg[18]
  -------------------------------------------------------------------
                         required time                         14.687    
                         arrival time                          -8.736    
  -------------------------------------------------------------------
                         slack                                  5.951    

Slack (MET) :             5.951ns  (required time - arrival time)
  Source:                 disp/clk2/period_count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/clk2/period_count_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.585ns  (logic 0.704ns (19.639%)  route 2.881ns (80.361%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.630     5.151    disp/clk2/clk
    SLICE_X3Y33          FDRE                                         r  disp/clk2/period_count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDRE (Prop_fdre_C_Q)         0.456     5.607 f  disp/clk2/period_count_reg[18]/Q
                         net (fo=2, routed)           0.862     6.469    disp/clk2/period_count_reg[18]
    SLICE_X2Y33          LUT6 (Prop_lut6_I1_O)        0.124     6.593 r  disp/clk2/period_count[0]_i_5__0/O
                         net (fo=1, routed)           0.807     7.400    disp/clk2/period_count[0]_i_5__0_n_0
    SLICE_X2Y30          LUT6 (Prop_lut6_I2_O)        0.124     7.524 r  disp/clk2/period_count[0]_i_1__1/O
                         net (fo=22, routed)          1.212     8.736    disp/clk2/period_count[0]_i_1__1_n_0
    SLICE_X3Y33          FDRE                                         r  disp/clk2/period_count_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.512    14.853    disp/clk2/clk
    SLICE_X3Y33          FDRE                                         r  disp/clk2/period_count_reg[19]/C
                         clock pessimism              0.298    15.151    
                         clock uncertainty           -0.035    15.116    
    SLICE_X3Y33          FDRE (Setup_fdre_C_R)       -0.429    14.687    disp/clk2/period_count_reg[19]
  -------------------------------------------------------------------
                         required time                         14.687    
                         arrival time                          -8.736    
  -------------------------------------------------------------------
                         slack                                  5.951    

Slack (MET) :             6.057ns  (required time - arrival time)
  Source:                 seven_seg_clk/period_count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_clk/period_count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.456ns  (logic 0.704ns (20.373%)  route 2.752ns (79.627%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.625     5.146    seven_seg_clk/clk
    SLICE_X63Y29         FDRE                                         r  seven_seg_clk/period_count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y29         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  seven_seg_clk/period_count_reg[18]/Q
                         net (fo=2, routed)           0.857     6.459    seven_seg_clk/period_count_reg[18]
    SLICE_X62Y29         LUT6 (Prop_lut6_I1_O)        0.124     6.583 r  seven_seg_clk/period_count[0]_i_5/O
                         net (fo=1, routed)           0.870     7.454    seven_seg_clk/period_count[0]_i_5_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I2_O)        0.124     7.578 r  seven_seg_clk/period_count[0]_i_1__0/O
                         net (fo=22, routed)          1.024     8.602    seven_seg_clk/period_count[0]_i_1__0_n_0
    SLICE_X63Y30         FDRE                                         r  seven_seg_clk/period_count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.508    14.849    seven_seg_clk/clk
    SLICE_X63Y30         FDRE                                         r  seven_seg_clk/period_count_reg[20]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X63Y30         FDRE (Setup_fdre_C_R)       -0.429    14.659    seven_seg_clk/period_count_reg[20]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                          -8.602    
  -------------------------------------------------------------------
                         slack                                  6.057    

Slack (MET) :             6.064ns  (required time - arrival time)
  Source:                 disp/clk2/period_count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/clk2/period_count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.446ns  (logic 0.704ns (20.428%)  route 2.742ns (79.572%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.630     5.151    disp/clk2/clk
    SLICE_X3Y33          FDRE                                         r  disp/clk2/period_count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDRE (Prop_fdre_C_Q)         0.456     5.607 f  disp/clk2/period_count_reg[18]/Q
                         net (fo=2, routed)           0.862     6.469    disp/clk2/period_count_reg[18]
    SLICE_X2Y33          LUT6 (Prop_lut6_I1_O)        0.124     6.593 r  disp/clk2/period_count[0]_i_5__0/O
                         net (fo=1, routed)           0.807     7.400    disp/clk2/period_count[0]_i_5__0_n_0
    SLICE_X2Y30          LUT6 (Prop_lut6_I2_O)        0.124     7.524 r  disp/clk2/period_count[0]_i_1__1/O
                         net (fo=22, routed)          1.074     8.598    disp/clk2/period_count[0]_i_1__1_n_0
    SLICE_X3Y32          FDRE                                         r  disp/clk2/period_count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.511    14.852    disp/clk2/clk
    SLICE_X3Y32          FDRE                                         r  disp/clk2/period_count_reg[12]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X3Y32          FDRE (Setup_fdre_C_R)       -0.429    14.662    disp/clk2/period_count_reg[12]
  -------------------------------------------------------------------
                         required time                         14.662    
                         arrival time                          -8.598    
  -------------------------------------------------------------------
                         slack                                  6.064    

Slack (MET) :             6.064ns  (required time - arrival time)
  Source:                 disp/clk2/period_count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/clk2/period_count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.446ns  (logic 0.704ns (20.428%)  route 2.742ns (79.572%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.630     5.151    disp/clk2/clk
    SLICE_X3Y33          FDRE                                         r  disp/clk2/period_count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDRE (Prop_fdre_C_Q)         0.456     5.607 f  disp/clk2/period_count_reg[18]/Q
                         net (fo=2, routed)           0.862     6.469    disp/clk2/period_count_reg[18]
    SLICE_X2Y33          LUT6 (Prop_lut6_I1_O)        0.124     6.593 r  disp/clk2/period_count[0]_i_5__0/O
                         net (fo=1, routed)           0.807     7.400    disp/clk2/period_count[0]_i_5__0_n_0
    SLICE_X2Y30          LUT6 (Prop_lut6_I2_O)        0.124     7.524 r  disp/clk2/period_count[0]_i_1__1/O
                         net (fo=22, routed)          1.074     8.598    disp/clk2/period_count[0]_i_1__1_n_0
    SLICE_X3Y32          FDRE                                         r  disp/clk2/period_count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.511    14.852    disp/clk2/clk
    SLICE_X3Y32          FDRE                                         r  disp/clk2/period_count_reg[13]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X3Y32          FDRE (Setup_fdre_C_R)       -0.429    14.662    disp/clk2/period_count_reg[13]
  -------------------------------------------------------------------
                         required time                         14.662    
                         arrival time                          -8.598    
  -------------------------------------------------------------------
                         slack                                  6.064    

Slack (MET) :             6.064ns  (required time - arrival time)
  Source:                 disp/clk2/period_count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/clk2/period_count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.446ns  (logic 0.704ns (20.428%)  route 2.742ns (79.572%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.630     5.151    disp/clk2/clk
    SLICE_X3Y33          FDRE                                         r  disp/clk2/period_count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDRE (Prop_fdre_C_Q)         0.456     5.607 f  disp/clk2/period_count_reg[18]/Q
                         net (fo=2, routed)           0.862     6.469    disp/clk2/period_count_reg[18]
    SLICE_X2Y33          LUT6 (Prop_lut6_I1_O)        0.124     6.593 r  disp/clk2/period_count[0]_i_5__0/O
                         net (fo=1, routed)           0.807     7.400    disp/clk2/period_count[0]_i_5__0_n_0
    SLICE_X2Y30          LUT6 (Prop_lut6_I2_O)        0.124     7.524 r  disp/clk2/period_count[0]_i_1__1/O
                         net (fo=22, routed)          1.074     8.598    disp/clk2/period_count[0]_i_1__1_n_0
    SLICE_X3Y32          FDRE                                         r  disp/clk2/period_count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.511    14.852    disp/clk2/clk
    SLICE_X3Y32          FDRE                                         r  disp/clk2/period_count_reg[14]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X3Y32          FDRE (Setup_fdre_C_R)       -0.429    14.662    disp/clk2/period_count_reg[14]
  -------------------------------------------------------------------
                         required time                         14.662    
                         arrival time                          -8.598    
  -------------------------------------------------------------------
                         slack                                  6.064    

Slack (MET) :             6.064ns  (required time - arrival time)
  Source:                 disp/clk2/period_count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/clk2/period_count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.446ns  (logic 0.704ns (20.428%)  route 2.742ns (79.572%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.630     5.151    disp/clk2/clk
    SLICE_X3Y33          FDRE                                         r  disp/clk2/period_count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDRE (Prop_fdre_C_Q)         0.456     5.607 f  disp/clk2/period_count_reg[18]/Q
                         net (fo=2, routed)           0.862     6.469    disp/clk2/period_count_reg[18]
    SLICE_X2Y33          LUT6 (Prop_lut6_I1_O)        0.124     6.593 r  disp/clk2/period_count[0]_i_5__0/O
                         net (fo=1, routed)           0.807     7.400    disp/clk2/period_count[0]_i_5__0_n_0
    SLICE_X2Y30          LUT6 (Prop_lut6_I2_O)        0.124     7.524 r  disp/clk2/period_count[0]_i_1__1/O
                         net (fo=22, routed)          1.074     8.598    disp/clk2/period_count[0]_i_1__1_n_0
    SLICE_X3Y32          FDRE                                         r  disp/clk2/period_count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.511    14.852    disp/clk2/clk
    SLICE_X3Y32          FDRE                                         r  disp/clk2/period_count_reg[15]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X3Y32          FDRE (Setup_fdre_C_R)       -0.429    14.662    disp/clk2/period_count_reg[15]
  -------------------------------------------------------------------
                         required time                         14.662    
                         arrival time                          -8.598    
  -------------------------------------------------------------------
                         slack                                  6.064    

Slack (MET) :             6.075ns  (required time - arrival time)
  Source:                 seven_seg_clk/period_count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_clk/period_count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.461ns  (logic 0.704ns (20.343%)  route 2.757ns (79.657%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.625     5.146    seven_seg_clk/clk
    SLICE_X63Y29         FDRE                                         r  seven_seg_clk/period_count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y29         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  seven_seg_clk/period_count_reg[18]/Q
                         net (fo=2, routed)           0.857     6.459    seven_seg_clk/period_count_reg[18]
    SLICE_X62Y29         LUT6 (Prop_lut6_I1_O)        0.124     6.583 r  seven_seg_clk/period_count[0]_i_5/O
                         net (fo=1, routed)           0.870     7.454    seven_seg_clk/period_count[0]_i_5_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I2_O)        0.124     7.578 r  seven_seg_clk/period_count[0]_i_1__0/O
                         net (fo=22, routed)          1.029     8.607    seven_seg_clk/period_count[0]_i_1__0_n_0
    SLICE_X63Y29         FDRE                                         r  seven_seg_clk/period_count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.508    14.849    seven_seg_clk/clk
    SLICE_X63Y29         FDRE                                         r  seven_seg_clk/period_count_reg[16]/C
                         clock pessimism              0.297    15.146    
                         clock uncertainty           -0.035    15.111    
    SLICE_X63Y29         FDRE (Setup_fdre_C_R)       -0.429    14.682    seven_seg_clk/period_count_reg[16]
  -------------------------------------------------------------------
                         required time                         14.682    
                         arrival time                          -8.607    
  -------------------------------------------------------------------
                         slack                                  6.075    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 disp/clk2/period_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/clk2/period_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.588     1.471    disp/clk2/clk
    SLICE_X3Y31          FDRE                                         r  disp/clk2/period_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  disp/clk2/period_count_reg[11]/Q
                         net (fo=2, routed)           0.117     1.729    disp/clk2/period_count_reg[11]
    SLICE_X3Y31          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.837 r  disp/clk2/period_count_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.837    disp/clk2/period_count_reg[8]_i_1__0_n_4
    SLICE_X3Y31          FDRE                                         r  disp/clk2/period_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.857     1.984    disp/clk2/clk
    SLICE_X3Y31          FDRE                                         r  disp/clk2/period_count_reg[11]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X3Y31          FDRE (Hold_fdre_C_D)         0.105     1.576    disp/clk2/period_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 disp/clk2/period_count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/clk2/period_count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.590     1.473    disp/clk2/clk
    SLICE_X3Y33          FDRE                                         r  disp/clk2/period_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  disp/clk2/period_count_reg[19]/Q
                         net (fo=2, routed)           0.117     1.731    disp/clk2/period_count_reg[19]
    SLICE_X3Y33          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.839 r  disp/clk2/period_count_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.839    disp/clk2/period_count_reg[16]_i_1__0_n_4
    SLICE_X3Y33          FDRE                                         r  disp/clk2/period_count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.859     1.986    disp/clk2/clk
    SLICE_X3Y33          FDRE                                         r  disp/clk2/period_count_reg[19]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X3Y33          FDRE (Hold_fdre_C_D)         0.105     1.578    disp/clk2/period_count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 disp/clk2/period_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/clk2/period_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.587     1.470    disp/clk2/clk
    SLICE_X3Y30          FDRE                                         r  disp/clk2/period_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  disp/clk2/period_count_reg[7]/Q
                         net (fo=2, routed)           0.117     1.728    disp/clk2/period_count_reg[7]
    SLICE_X3Y30          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.836 r  disp/clk2/period_count_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.836    disp/clk2/period_count_reg[4]_i_1__0_n_4
    SLICE_X3Y30          FDRE                                         r  disp/clk2/period_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.856     1.983    disp/clk2/clk
    SLICE_X3Y30          FDRE                                         r  disp/clk2/period_count_reg[7]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X3Y30          FDRE (Hold_fdre_C_D)         0.105     1.575    disp/clk2/period_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 seven_seg_clk/period_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_clk/period_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.585     1.468    seven_seg_clk/clk
    SLICE_X63Y27         FDRE                                         r  seven_seg_clk/period_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y27         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  seven_seg_clk/period_count_reg[11]/Q
                         net (fo=2, routed)           0.117     1.726    seven_seg_clk/period_count_reg[11]
    SLICE_X63Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.834 r  seven_seg_clk/period_count_reg[8]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.834    seven_seg_clk/period_count_reg[8]_i_1__1_n_4
    SLICE_X63Y27         FDRE                                         r  seven_seg_clk/period_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.853     1.980    seven_seg_clk/clk
    SLICE_X63Y27         FDRE                                         r  seven_seg_clk/period_count_reg[11]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X63Y27         FDRE (Hold_fdre_C_D)         0.105     1.573    seven_seg_clk/period_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 seven_seg_clk/period_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_clk/period_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.583     1.466    seven_seg_clk/clk
    SLICE_X63Y26         FDRE                                         r  seven_seg_clk/period_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  seven_seg_clk/period_count_reg[7]/Q
                         net (fo=2, routed)           0.117     1.724    seven_seg_clk/period_count_reg[7]
    SLICE_X63Y26         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.832 r  seven_seg_clk/period_count_reg[4]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.832    seven_seg_clk/period_count_reg[4]_i_1__1_n_4
    SLICE_X63Y26         FDRE                                         r  seven_seg_clk/period_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.851     1.978    seven_seg_clk/clk
    SLICE_X63Y26         FDRE                                         r  seven_seg_clk/period_count_reg[7]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X63Y26         FDRE (Hold_fdre_C_D)         0.105     1.571    seven_seg_clk/period_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 seven_seg_clk/period_count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_clk/period_count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.586     1.469    seven_seg_clk/clk
    SLICE_X63Y29         FDRE                                         r  seven_seg_clk/period_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y29         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  seven_seg_clk/period_count_reg[19]/Q
                         net (fo=2, routed)           0.117     1.727    seven_seg_clk/period_count_reg[19]
    SLICE_X63Y29         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.835 r  seven_seg_clk/period_count_reg[16]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.835    seven_seg_clk/period_count_reg[16]_i_1__1_n_4
    SLICE_X63Y29         FDRE                                         r  seven_seg_clk/period_count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.855     1.982    seven_seg_clk/clk
    SLICE_X63Y29         FDRE                                         r  seven_seg_clk/period_count_reg[19]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X63Y29         FDRE (Hold_fdre_C_D)         0.105     1.574    seven_seg_clk/period_count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 disp/clk2/period_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/clk2/period_count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.589     1.472    disp/clk2/clk
    SLICE_X3Y32          FDRE                                         r  disp/clk2/period_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  disp/clk2/period_count_reg[15]/Q
                         net (fo=2, routed)           0.120     1.733    disp/clk2/period_count_reg[15]
    SLICE_X3Y32          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.841 r  disp/clk2/period_count_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.841    disp/clk2/period_count_reg[12]_i_1__0_n_4
    SLICE_X3Y32          FDRE                                         r  disp/clk2/period_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.858     1.985    disp/clk2/clk
    SLICE_X3Y32          FDRE                                         r  disp/clk2/period_count_reg[15]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X3Y32          FDRE (Hold_fdre_C_D)         0.105     1.577    disp/clk2/period_count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 seven_seg_clk/period_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_clk/period_count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.585     1.468    seven_seg_clk/clk
    SLICE_X63Y28         FDRE                                         r  seven_seg_clk/period_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y28         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  seven_seg_clk/period_count_reg[15]/Q
                         net (fo=2, routed)           0.120     1.729    seven_seg_clk/period_count_reg[15]
    SLICE_X63Y28         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.837 r  seven_seg_clk/period_count_reg[12]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.837    seven_seg_clk/period_count_reg[12]_i_1__1_n_4
    SLICE_X63Y28         FDRE                                         r  seven_seg_clk/period_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.854     1.981    seven_seg_clk/clk
    SLICE_X63Y28         FDRE                                         r  seven_seg_clk/period_count_reg[15]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X63Y28         FDRE (Hold_fdre_C_D)         0.105     1.573    seven_seg_clk/period_count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 seven_seg_clk/period_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_clk/period_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.582     1.465    seven_seg_clk/clk
    SLICE_X63Y25         FDRE                                         r  seven_seg_clk/period_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  seven_seg_clk/period_count_reg[3]/Q
                         net (fo=2, routed)           0.120     1.726    seven_seg_clk/period_count_reg[3]
    SLICE_X63Y25         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.834 r  seven_seg_clk/period_count_reg[0]_i_2__1/O[3]
                         net (fo=1, routed)           0.000     1.834    seven_seg_clk/period_count_reg[0]_i_2__1_n_4
    SLICE_X63Y25         FDRE                                         r  seven_seg_clk/period_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.850     1.977    seven_seg_clk/clk
    SLICE_X63Y25         FDRE                                         r  seven_seg_clk/period_count_reg[3]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X63Y25         FDRE (Hold_fdre_C_D)         0.105     1.570    seven_seg_clk/period_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 disp/clk2/period_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/clk2/period_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.586     1.469    disp/clk2/clk
    SLICE_X3Y29          FDRE                                         r  disp/clk2/period_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  disp/clk2/period_count_reg[3]/Q
                         net (fo=2, routed)           0.120     1.730    disp/clk2/period_count_reg[3]
    SLICE_X3Y29          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.838 r  disp/clk2/period_count_reg[0]_i_2__0/O[3]
                         net (fo=1, routed)           0.000     1.838    disp/clk2/period_count_reg[0]_i_2__0_n_4
    SLICE_X3Y29          FDRE                                         r  disp/clk2/period_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.855     1.982    disp/clk2/clk
    SLICE_X3Y29          FDRE                                         r  disp/clk2/period_count_reg[3]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X3Y29          FDRE (Hold_fdre_C_D)         0.105     1.574    disp/clk2/period_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y34    disp/clk2/clk_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y29    disp/clk2/period_count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y31    disp/clk2/period_count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y31    disp/clk2/period_count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y32    disp/clk2/period_count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y33    disp/clk2/period_count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y33    disp/clk2/period_count_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y33    disp/clk2/period_count_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y33    disp/clk2/period_count_reg[19]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y34    disp/clk2/clk_out_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y29    disp/clk2/period_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y31    disp/clk2/period_count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y31    disp/clk2/period_count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y33    disp/clk2/period_count_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y33    disp/clk2/period_count_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y33    disp/clk2/period_count_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y33    disp/clk2/period_count_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y29    disp/clk2/period_count_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y34    disp/clk2/period_count_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y34    disp/clk2/clk_out_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y32    disp/clk2/period_count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y33    disp/clk2/period_count_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y33    disp/clk2/period_count_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y33    disp/clk2/period_count_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y33    disp/clk2/period_count_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y33    disp/clk2/period_count_reg[18]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y33    disp/clk2/period_count_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y33    disp/clk2/period_count_reg[19]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y33    disp/clk2/period_count_reg[19]/C



