INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 01:08:10 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : gaussian
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.916ns  (required time - arrival time)
  Source:                 buffer54/outs_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.100ns period=8.200ns})
  Destination:            buffer33/dataReg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.100ns period=8.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.200ns  (clk rise@8.200ns - clk rise@0.000ns)
  Data Path Delay:        7.029ns  (logic 1.506ns (21.425%)  route 5.523ns (78.575%))
  Logic Levels:           18  (CARRY4=2 LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 8.683 - 8.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1132, unset)         0.508     0.508    buffer54/clk
    SLICE_X13Y156        FDRE                                         r  buffer54/outs_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y156        FDRE (Prop_fdre_C_Q)         0.198     0.706 r  buffer54/outs_reg[4]/Q
                         net (fo=4, routed)           0.401     1.107    buffer54/control/buffer54_outs[4]
    SLICE_X13Y157        LUT2 (Prop_lut2_I0_O)        0.119     1.226 r  buffer54/control/out0_valid_INST_0_i_12/O
                         net (fo=1, routed)           0.000     1.226    cmpi1/S[1]
    SLICE_X13Y157        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.188     1.414 r  cmpi1/out0_valid_INST_0_i_3/CO[3]
                         net (fo=30, routed)          0.534     1.949    init0/control/result[0]
    SLICE_X12Y161        LUT6 (Prop_lut6_I3_O)        0.043     1.992 r  init0/control/transmitValue_i_3__0/O
                         net (fo=71, routed)          0.402     2.394    init0/control/fullReg_reg_3
    SLICE_X12Y163        LUT6 (Prop_lut6_I2_O)        0.043     2.437 r  init0/control/fullReg_i_2__2/O
                         net (fo=41, routed)          0.502     2.938    init0/control/transmitValue_reg_1
    SLICE_X18Y167        LUT6 (Prop_lut6_I0_O)        0.043     2.981 r  init0/control/dataReg[29]_i_1/O
                         net (fo=2, routed)           0.257     3.238    buffer14/control/outs_reg[31]_0[29]
    SLICE_X17Y169        LUT3 (Prop_lut3_I0_O)        0.043     3.281 r  buffer14/control/outs[29]_i_1__1/O
                         net (fo=2, routed)           0.334     3.615    buffer14/control/D[29]
    SLICE_X18Y170        LUT5 (Prop_lut5_I0_O)        0.043     3.658 r  buffer14/control/transmitValue_i_33/O
                         net (fo=1, routed)           0.335     3.994    cmpi4/transmitValue_i_6_0
    SLICE_X18Y170        LUT6 (Prop_lut6_I5_O)        0.043     4.037 r  cmpi4/transmitValue_i_16/O
                         net (fo=1, routed)           0.306     4.342    cmpi4/transmitValue_i_16_n_0
    SLICE_X16Y168        LUT6 (Prop_lut6_I5_O)        0.043     4.385 r  cmpi4/transmitValue_i_6/O
                         net (fo=1, routed)           0.000     4.385    cmpi4/transmitValue_i_6_n_0
    SLICE_X16Y168        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.277     4.662 r  cmpi4/transmitValue_reg_i_3/CO[2]
                         net (fo=8, routed)           0.344     5.006    buffer80/fifo/result[0]
    SLICE_X17Y163        LUT3 (Prop_lut3_I0_O)        0.122     5.128 r  buffer80/fifo/fullReg_i_5__7/O
                         net (fo=3, routed)           0.295     5.423    fork31/control/generateBlocks[0].regblock/buffer80_outs
    SLICE_X17Y162        LUT6 (Prop_lut6_I4_O)        0.043     5.466 r  fork31/control/generateBlocks[0].regblock/transmitValue_i_2__64/O
                         net (fo=3, routed)           0.179     5.645    fork31/control/generateBlocks[1].regblock/transmitValue_i_3__31[0]
    SLICE_X13Y162        LUT5 (Prop_lut5_I4_O)        0.043     5.688 f  fork31/control/generateBlocks[1].regblock/transmitValue_i_5__17/O
                         net (fo=3, routed)           0.254     5.943    fork12/control/generateBlocks[0].regblock/transmitValue_reg_2
    SLICE_X15Y160        LUT4 (Prop_lut4_I3_O)        0.043     5.986 r  fork12/control/generateBlocks[0].regblock/i___1_i_6/O
                         net (fo=4, routed)           0.204     6.190    fork12/control/generateBlocks[0].regblock/blockStopArray[0]
    SLICE_X14Y160        LUT4 (Prop_lut4_I1_O)        0.043     6.233 f  fork12/control/generateBlocks[0].regblock/transmitValue_i_3__21/O
                         net (fo=1, routed)           0.220     6.452    fork35/control/generateBlocks[6].regblock/branch_ready__2_12
    SLICE_X13Y159        LUT5 (Prop_lut5_I1_O)        0.043     6.495 r  fork35/control/generateBlocks[6].regblock/transmitValue_i_2__33/O
                         net (fo=3, routed)           0.324     6.819    fork35/control/generateBlocks[5].regblock/transmitValue_reg_1[1]
    SLICE_X11Y153        LUT6 (Prop_lut6_I3_O)        0.043     6.862 r  fork35/control/generateBlocks[5].regblock/fullReg_i_3__16/O
                         net (fo=8, routed)           0.263     7.125    fork25/control/generateBlocks[0].regblock/dataReg_reg[0]
    SLICE_X9Y151         LUT6 (Prop_lut6_I2_O)        0.043     7.168 r  fork25/control/generateBlocks[0].regblock/dataReg[5]_i_1__5/O
                         net (fo=6, routed)           0.369     7.537    buffer33/E[0]
    SLICE_X7Y150         FDRE                                         r  buffer33/dataReg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.200     8.200 r  
                                                      0.000     8.200 r  clk (IN)
                         net (fo=1132, unset)         0.483     8.683    buffer33/clk
    SLICE_X7Y150         FDRE                                         r  buffer33/dataReg_reg[1]/C
                         clock pessimism              0.000     8.683    
                         clock uncertainty           -0.035     8.647    
    SLICE_X7Y150         FDRE (Setup_fdre_C_CE)      -0.194     8.453    buffer33/dataReg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.453    
                         arrival time                          -7.537    
  -------------------------------------------------------------------
                         slack                                  0.916    




