---
title: "A Pipelined Architecture for DLMS Algorithm Considering Both Hardware Complexity and Output Latency"
authors:
  - "Tadaaki KIMIJIMA"
  - "Kiyoshi NISHIKAWA"
  - "Hitoshi KIYA"
year: 1998
type: "international"
venue: "EURASIP European Signal Processing Conference, 1998-09-01."
---
