-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
-- Version: 2022.1
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity design_1_v_tpg_0_0_tpgPatternCrossHatch is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ap_ce : IN STD_LOGIC;
    y : IN STD_LOGIC_VECTOR (15 downto 0);
    x : IN STD_LOGIC_VECTOR (15 downto 0);
    width : IN STD_LOGIC_VECTOR (15 downto 0);
    height : IN STD_LOGIC_VECTOR (15 downto 0);
    color : IN STD_LOGIC_VECTOR (7 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (7 downto 0) );
end;


architecture behav of design_1_v_tpg_0_0_tpgPatternCrossHatch is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv10_0_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv10_0_2 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv10_0_3 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv14_F : STD_LOGIC_VECTOR (13 downto 0) := "00000000001111";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv10_3FF : STD_LOGIC_VECTOR (9 downto 0) := "1111111111";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv17_1FFFF : STD_LOGIC_VECTOR (16 downto 0) := "11111111111111111";
    constant ap_const_lv11_7FF : STD_LOGIC_VECTOR (10 downto 0) := "11111111111";
    constant ap_const_lv10_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv8_80 : STD_LOGIC_VECTOR (7 downto 0) := "10000000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal yCount_V_2 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal vHatch : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal xCount_V_2 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal whiYuv_1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal whiYuv_1_ce0 : STD_LOGIC;
    signal whiYuv_1_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal blkYuv_1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal blkYuv_1_ce0 : STD_LOGIC;
    signal blkYuv_1_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1404_1_fu_211_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1404_1_reg_533 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal cmp80_fu_323_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1428_fu_335_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1428_reg_552 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_reg_ap_uint_10_s_fu_173_d : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_reg_ap_uint_10_s_fu_173_ap_return : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_reg_ap_uint_10_s_fu_173_ap_ce : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call10 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call10 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp13 : BOOLEAN;
    signal ap_phi_mux_hHatch_phi_fu_126_p10 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_hHatch_reg_122 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_hHatch_reg_122 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1073_fu_403_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1065_1_fu_409_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal zext_ln1459_fu_375_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln886_fu_275_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1404_fu_197_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1404_fu_229_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1409_fu_269_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln887_fu_415_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln886_3_fu_433_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln1396_fu_147_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln1396_fu_151_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal trunc_ln_fu_157_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln1398_fu_183_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln1398_fu_179_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln1404_fu_193_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln1404_fu_217_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln1404_2_fu_223_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln1398_fu_187_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_fu_235_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln1542_fu_245_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln1065_fu_259_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal ret_V_fu_249_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp_ln1065_fu_263_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1396_fu_143_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln1404_1_fu_207_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub40_fu_317_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal cmp82_fu_329_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1404_fu_203_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1459_fu_361_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1459_1_fu_353_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln1459_fu_367_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal or_ln1449_fu_445_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1449_fu_456_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp6_fu_462_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp_fu_451_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_fu_475_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal newSel_fu_467_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal newSel9_fu_480_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv2_i_i15_fu_385_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv2_i_i_fu_392_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln1472_fu_504_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pix_val_V_fu_488_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pix_val_V_8_fu_496_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_idle_pp0_0to0 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_condition_433 : BOOLEAN;
    signal ap_condition_437 : BOOLEAN;
    signal ap_condition_440 : BOOLEAN;
    signal ap_condition_443 : BOOLEAN;
    signal ap_condition_77 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component design_1_v_tpg_0_0_reg_ap_uint_10_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        d : IN STD_LOGIC_VECTOR (9 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (9 downto 0);
        ap_ce : IN STD_LOGIC );
    end component;


    component design_1_v_tpg_0_0_tpgPatternCrossHatch_whiYuv_1_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component design_1_v_tpg_0_0_tpgPatternCrossHatch_blkYuv_1_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;



begin
    whiYuv_1_U : component design_1_v_tpg_0_0_tpgPatternCrossHatch_whiYuv_1_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => whiYuv_1_address0,
        ce0 => whiYuv_1_ce0,
        q0 => whiYuv_1_q0);

    blkYuv_1_U : component design_1_v_tpg_0_0_tpgPatternCrossHatch_blkYuv_1_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => blkYuv_1_address0,
        ce0 => blkYuv_1_ce0,
        q0 => blkYuv_1_q0);

    grp_reg_ap_uint_10_s_fu_173 : component design_1_v_tpg_0_0_reg_ap_uint_10_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        d => grp_reg_ap_uint_10_s_fu_173_d,
        ap_return => grp_reg_ap_uint_10_s_fu_173_ap_return,
        ap_ce => grp_reg_ap_uint_10_s_fu_173_ap_ce);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter1_hHatch_reg_122_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((icmp_ln1428_fu_335_p2 = ap_const_lv1_1) and (icmp_ln1404_1_fu_211_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln1404_1_fu_211_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
                ap_phi_reg_pp0_iter1_hHatch_reg_122 <= ap_const_lv1_1;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter1_hHatch_reg_122 <= ap_phi_reg_pp0_iter0_hHatch_reg_122;
            end if; 
        end if;
    end process;

    vHatch_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((icmp_ln1404_fu_197_p2 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln1404_fu_229_p2)) or ((icmp_ln1404_1_fu_211_p2 = ap_const_lv1_1) and (icmp_ln1404_fu_197_p2 = ap_const_lv1_1)))) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((icmp_ln1404_1_fu_211_p2 = ap_const_lv1_0) and (icmp_ln1404_fu_197_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln1409_fu_269_p2)) or ((ap_const_lv1_0 = and_ln1404_fu_229_p2) and (icmp_ln1404_fu_197_p2 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln1409_fu_269_p2)))))) then 
                vHatch <= ap_const_lv1_1;
            elsif (((icmp_ln1404_1_fu_211_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln1409_fu_269_p2) and (ap_const_lv1_0 = and_ln1404_fu_229_p2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln1404_fu_197_p2 = ap_const_lv1_0))) then 
                vHatch <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    xCount_V_2_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_77)) then
                if (((icmp_ln1404_1_fu_211_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    xCount_V_2 <= ap_const_lv10_0_3;
                elsif ((ap_const_boolean_1 = ap_condition_443)) then 
                    xCount_V_2 <= ap_const_lv10_0_2;
                elsif ((ap_const_boolean_1 = ap_condition_440)) then 
                    xCount_V_2 <= add_ln886_3_fu_433_p2;
                elsif ((ap_const_boolean_1 = ap_condition_437)) then 
                    xCount_V_2 <= ap_const_lv10_0_1;
                elsif ((ap_const_boolean_1 = ap_condition_433)) then 
                    xCount_V_2 <= sub_ln887_fu_415_p2;
                end if;
            end if; 
        end if;
    end process;

    yCount_V_2_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((icmp_ln1404_fu_197_p2 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln1404_fu_229_p2)) or ((icmp_ln1404_1_fu_211_p2 = ap_const_lv1_1) and (icmp_ln1404_fu_197_p2 = ap_const_lv1_1)))) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (((icmp_ln1404_1_fu_211_p2 = ap_const_lv1_0) and (icmp_ln1404_fu_197_p2 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln1409_fu_269_p2)) or ((ap_const_lv1_0 = and_ln1404_fu_229_p2) and (icmp_ln1404_fu_197_p2 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln1409_fu_269_p2)))))) then 
                yCount_V_2 <= ap_const_lv10_0;
            elsif (((icmp_ln1404_1_fu_211_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln1409_fu_269_p2) and (ap_const_lv1_0 = and_ln1404_fu_229_p2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln1404_fu_197_p2 = ap_const_lv1_0))) then 
                yCount_V_2 <= add_ln886_fu_275_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln1404_1_reg_533 <= icmp_ln1404_1_fu_211_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1404_1_fu_211_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln1428_reg_552 <= icmp_ln1428_fu_335_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln1396_fu_151_p2 <= std_logic_vector(unsigned(trunc_ln1396_fu_147_p1) + unsigned(ap_const_lv14_F));
    add_ln1398_fu_187_p2 <= std_logic_vector(unsigned(trunc_ln1398_fu_183_p1) + unsigned(ap_const_lv14_F));
    add_ln1404_fu_217_p2 <= std_logic_vector(unsigned(zext_ln1398_fu_179_p1) + unsigned(ap_const_lv17_1FFFF));
    add_ln886_3_fu_433_p2 <= std_logic_vector(unsigned(xCount_V_2) + unsigned(ap_const_lv10_1));
    add_ln886_fu_275_p2 <= std_logic_vector(unsigned(yCount_V_2) + unsigned(ap_const_lv10_1));
    and_ln1404_fu_229_p2 <= (icmp_ln1404_2_fu_223_p2 and icmp_ln1404_1_fu_211_p2);
    and_ln1409_fu_269_p2 <= (icmp_ln1404_1_fu_211_p2 and icmp_ln1065_fu_263_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001_ignoreCallOp13 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage0_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0_ignore_call10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1_ignore_call10 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_433_assign_proc : process(ap_enable_reg_pp0_iter1, icmp_ln1404_1_reg_533, icmp_ln1428_reg_552, icmp_ln1073_fu_403_p2, icmp_ln1065_1_fu_409_p2)
    begin
                ap_condition_433 <= ((icmp_ln1428_reg_552 = ap_const_lv1_0) and (icmp_ln1404_1_reg_533 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1065_1_fu_409_p2 = ap_const_lv1_0) and (icmp_ln1073_fu_403_p2 = ap_const_lv1_0));
    end process;


    ap_condition_437_assign_proc : process(ap_enable_reg_pp0_iter1, icmp_ln1404_1_reg_533, icmp_ln1428_reg_552, icmp_ln1073_fu_403_p2, icmp_ln1065_1_fu_409_p2)
    begin
                ap_condition_437 <= ((icmp_ln1428_reg_552 = ap_const_lv1_0) and (icmp_ln1404_1_reg_533 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1065_1_fu_409_p2 = ap_const_lv1_1) and (icmp_ln1073_fu_403_p2 = ap_const_lv1_0));
    end process;


    ap_condition_440_assign_proc : process(ap_enable_reg_pp0_iter1, icmp_ln1404_1_reg_533, icmp_ln1428_reg_552, icmp_ln1073_fu_403_p2)
    begin
                ap_condition_440 <= ((icmp_ln1428_reg_552 = ap_const_lv1_0) and (icmp_ln1404_1_reg_533 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln1073_fu_403_p2 = ap_const_lv1_1));
    end process;


    ap_condition_443_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln1404_1_fu_211_p2, icmp_ln1428_fu_335_p2)
    begin
                ap_condition_443 <= ((icmp_ln1428_fu_335_p2 = ap_const_lv1_1) and (icmp_ln1404_1_fu_211_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_condition_77_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_ce, ap_block_pp0_stage0_11001)
    begin
                ap_condition_77 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to0_assign_proc : process(ap_enable_reg_pp0_iter0)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_0)) then 
            ap_idle_pp0_0to0 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_hHatch_phi_fu_126_p10_assign_proc : process(icmp_ln1404_1_reg_533, icmp_ln1428_reg_552, ap_phi_reg_pp0_iter1_hHatch_reg_122, icmp_ln1073_fu_403_p2, icmp_ln1065_1_fu_409_p2)
    begin
        if (((icmp_ln1428_reg_552 = ap_const_lv1_0) and (icmp_ln1404_1_reg_533 = ap_const_lv1_0) and (icmp_ln1065_1_fu_409_p2 = ap_const_lv1_1) and (icmp_ln1073_fu_403_p2 = ap_const_lv1_0))) then 
            ap_phi_mux_hHatch_phi_fu_126_p10 <= ap_const_lv1_1;
        elsif ((((icmp_ln1428_reg_552 = ap_const_lv1_0) and (icmp_ln1404_1_reg_533 = ap_const_lv1_0) and (icmp_ln1065_1_fu_409_p2 = ap_const_lv1_0) and (icmp_ln1073_fu_403_p2 = ap_const_lv1_0)) or ((icmp_ln1428_reg_552 = ap_const_lv1_0) and (icmp_ln1404_1_reg_533 = ap_const_lv1_0) and (icmp_ln1073_fu_403_p2 = ap_const_lv1_1)))) then 
            ap_phi_mux_hHatch_phi_fu_126_p10 <= ap_const_lv1_0;
        else 
            ap_phi_mux_hHatch_phi_fu_126_p10 <= ap_phi_reg_pp0_iter1_hHatch_reg_122;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_hHatch_reg_122 <= "X";

    ap_ready_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to0 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_return_0 <= select_ln1472_fu_504_p3;
    ap_return_1 <= pix_val_V_fu_488_p3;
    ap_return_2 <= pix_val_V_8_fu_496_p3;
    blkYuv_1_address0 <= zext_ln1459_fu_375_p1(2 - 1 downto 0);

    blkYuv_1_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_ce, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            blkYuv_1_ce0 <= ap_const_logic_1;
        else 
            blkYuv_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    cmp80_fu_323_p2 <= "1" when (color = ap_const_lv8_0) else "0";
    cmp82_fu_329_p2 <= "1" when (color = ap_const_lv8_1) else "0";
    conv2_i_i15_fu_385_p3 <= 
        ap_const_lv8_FF when (cmp80_fu_323_p2(0) = '1') else 
        ap_const_lv8_80;
    conv2_i_i_fu_392_p3 <= 
        ap_const_lv8_0 when (cmp80_fu_323_p2(0) = '1') else 
        ap_const_lv8_80;

    grp_reg_ap_uint_10_s_fu_173_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_ce, ap_block_pp0_stage0_11001_ignoreCallOp13)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp13) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_reg_ap_uint_10_s_fu_173_ap_ce <= ap_const_logic_1;
        else 
            grp_reg_ap_uint_10_s_fu_173_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_reg_ap_uint_10_s_fu_173_d <= std_logic_vector(unsigned(trunc_ln_fu_157_p4) + unsigned(ap_const_lv10_3FF));
    icmp_ln1065_1_fu_409_p2 <= "1" when (xCount_V_2 = grp_reg_ap_uint_10_s_fu_173_ap_return) else "0";
    icmp_ln1065_fu_263_p2 <= "1" when (zext_ln1065_fu_259_p1 = ret_V_fu_249_p2) else "0";
    icmp_ln1073_fu_403_p2 <= "1" when (unsigned(xCount_V_2) < unsigned(grp_reg_ap_uint_10_s_fu_173_ap_return)) else "0";
    icmp_ln1404_1_fu_211_p2 <= "1" when (x = ap_const_lv16_0) else "0";
    icmp_ln1404_2_fu_223_p2 <= "1" when (zext_ln1404_fu_193_p1 = add_ln1404_fu_217_p2) else "0";
    icmp_ln1404_fu_197_p2 <= "1" when (y = ap_const_lv16_0) else "0";
    icmp_ln1428_fu_335_p2 <= "1" when (zext_ln1404_1_fu_207_p1 = sub40_fu_317_p2) else "0";
    newSel9_fu_480_p3 <= 
        ap_const_lv8_FF when (sel_tmp_fu_451_p2(0) = '1') else 
        blkYuv_1_q0;
    newSel_fu_467_p3 <= 
        ap_const_lv8_0 when (sel_tmp6_fu_462_p2(0) = '1') else 
        whiYuv_1_q0;
    or_cond_fu_475_p2 <= (or_ln1449_fu_445_p2 xor cmp80_fu_323_p2);
    or_ln1449_fu_445_p2 <= (vHatch or ap_phi_mux_hHatch_phi_fu_126_p10);
    or_ln1459_fu_361_p2 <= (trunc_ln1404_fu_203_p1 or cmp82_fu_329_p2);
    pix_val_V_8_fu_496_p3 <= 
        conv2_i_i15_fu_385_p3 when (or_ln1449_fu_445_p2(0) = '1') else 
        conv2_i_i_fu_392_p3;
    pix_val_V_fu_488_p3 <= 
        newSel_fu_467_p3 when (or_cond_fu_475_p2(0) = '1') else 
        newSel9_fu_480_p3;
    ret_V_fu_249_p2 <= std_logic_vector(unsigned(zext_ln1542_fu_245_p1) + unsigned(ap_const_lv11_7FF));
    sel_tmp6_fu_462_p2 <= (xor_ln1449_fu_456_p2 and cmp80_fu_323_p2);
    sel_tmp_fu_451_p2 <= (or_ln1449_fu_445_p2 and cmp80_fu_323_p2);
    select_ln1459_1_fu_353_p3 <= 
        ap_const_lv2_1 when (cmp82_fu_329_p2(0) = '1') else 
        ap_const_lv2_2;
    select_ln1459_fu_367_p3 <= 
        select_ln1459_1_fu_353_p3 when (or_ln1459_fu_361_p2(0) = '1') else 
        ap_const_lv2_1;
    select_ln1472_fu_504_p3 <= 
        ap_const_lv8_FF when (or_ln1449_fu_445_p2(0) = '1') else 
        ap_const_lv8_0;
    sub40_fu_317_p2 <= std_logic_vector(unsigned(zext_ln1396_fu_143_p1) + unsigned(ap_const_lv17_1FFFF));
    sub_ln887_fu_415_p2 <= std_logic_vector(unsigned(xCount_V_2) - unsigned(grp_reg_ap_uint_10_s_fu_173_ap_return));
    tmp_fu_235_p4 <= add_ln1398_fu_187_p2(13 downto 4);
    trunc_ln1396_fu_147_p1 <= width(14 - 1 downto 0);
    trunc_ln1398_fu_183_p1 <= height(14 - 1 downto 0);
    trunc_ln1404_fu_203_p1 <= x(1 - 1 downto 0);
    trunc_ln_fu_157_p4 <= add_ln1396_fu_151_p2(13 downto 4);
    whiYuv_1_address0 <= zext_ln1459_fu_375_p1(2 - 1 downto 0);

    whiYuv_1_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_ce, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            whiYuv_1_ce0 <= ap_const_logic_1;
        else 
            whiYuv_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    xor_ln1449_fu_456_p2 <= (or_ln1449_fu_445_p2 xor ap_const_lv1_1);
    zext_ln1065_fu_259_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(yCount_V_2),11));
    zext_ln1396_fu_143_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(width),17));
    zext_ln1398_fu_179_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(height),17));
    zext_ln1404_1_fu_207_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x),17));
    zext_ln1404_fu_193_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(y),17));
    zext_ln1459_fu_375_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln1459_fu_367_p3),64));
    zext_ln1542_fu_245_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_fu_235_p4),11));
end behav;
