Flow report for CPU
Mon Mar 04 02:08:02 2024
Quartus Prime Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+---------------------------------------------------------------------------+
; Flow Summary                                                              ;
+-----------------------------+---------------------------------------------+
; Flow Status                 ; Successful - Mon Mar 04 02:08:02 2024       ;
; Quartus Prime Version       ; 18.1.1 Build 646 04/11/2019 SJ Lite Edition ;
; Revision Name               ; CPU                                         ;
; Top-level Entity Name       ; datapath                                    ;
; Family                      ; Cyclone V                                   ;
; Device                      ; 5CGXFC7C7F23C8                              ;
; Timing Models               ; Final                                       ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                   ;
; Total registers             ; N/A until Partition Merge                   ;
; Total pins                  ; N/A until Partition Merge                   ;
; Total virtual pins          ; N/A until Partition Merge                   ;
; Total block memory bits     ; N/A until Partition Merge                   ;
; Total PLLs                  ; N/A until Partition Merge                   ;
; Total DLLs                  ; N/A until Partition Merge                   ;
+-----------------------------+---------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 03/04/2024 02:07:49 ;
; Main task         ; Compilation         ;
; Revision Name     ; CPU                 ;
+-------------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                             ;
+--------------------------------------+----------------------------------------+---------------+-------------+----------------+
; Assignment Name                      ; Value                                  ; Default Value ; Entity Name ; Section Id     ;
+--------------------------------------+----------------------------------------+---------------+-------------+----------------+
; COMPILER_SIGNATURE_ID                ; 92559207437070.170953606913124         ; --            ; --          ; --             ;
; EDA_DESIGN_INSTANCE_NAME             ; NA                                     ; --            ; --          ; or_tb          ;
; EDA_DESIGN_INSTANCE_NAME             ; NA                                     ; --            ; --          ; ror_tb         ;
; EDA_DESIGN_INSTANCE_NAME             ; NA                                     ; --            ; --          ; div_tb         ;
; EDA_DESIGN_INSTANCE_NAME             ; NA                                     ; --            ; --          ; and_tb         ;
; EDA_DESIGN_INSTANCE_NAME             ; NA                                     ; --            ; --          ; rol_tb         ;
; EDA_DESIGN_INSTANCE_NAME             ; NA                                     ; --            ; --          ; mul_tb         ;
; EDA_NATIVELINK_SIMULATION_TEST_BENCH ; div_tb                                 ; --            ; --          ; eda_simulation ;
; EDA_OUTPUT_DATA_FORMAT               ; Verilog Hdl                            ; --            ; --          ; eda_simulation ;
; EDA_SIMULATION_TOOL                  ; ModelSim-Altera (Verilog)              ; <None>        ; --          ; --             ;
; EDA_TEST_BENCH_ENABLE_STATUS         ; TEST_BENCH_MODE                        ; --            ; --          ; eda_simulation ;
; EDA_TEST_BENCH_FILE                  ; or_tb.v                                ; --            ; --          ; or_tb          ;
; EDA_TEST_BENCH_FILE                  ; ror_tb.v                               ; --            ; --          ; ror_tb         ;
; EDA_TEST_BENCH_FILE                  ; div_tb.v                               ; --            ; --          ; div_tb         ;
; EDA_TEST_BENCH_FILE                  ; and_tb.v                               ; --            ; --          ; and_tb         ;
; EDA_TEST_BENCH_FILE                  ; rol_tb.v                               ; --            ; --          ; rol_tb         ;
; EDA_TEST_BENCH_FILE                  ; mul_tb.v                               ; --            ; --          ; mul_tb         ;
; EDA_TEST_BENCH_MODULE_NAME           ; or_tb                                  ; --            ; --          ; or_tb          ;
; EDA_TEST_BENCH_MODULE_NAME           ; ror_tb                                 ; --            ; --          ; ror_tb         ;
; EDA_TEST_BENCH_MODULE_NAME           ; div_tb                                 ; --            ; --          ; div_tb         ;
; EDA_TEST_BENCH_MODULE_NAME           ; and_tb                                 ; --            ; --          ; and_tb         ;
; EDA_TEST_BENCH_MODULE_NAME           ; rol_tb                                 ; --            ; --          ; rol_tb         ;
; EDA_TEST_BENCH_MODULE_NAME           ; mul_tb                                 ; --            ; --          ; mul_tb         ;
; EDA_TEST_BENCH_NAME                  ; and_tb                                 ; --            ; --          ; eda_simulation ;
; EDA_TEST_BENCH_NAME                  ; or_tb                                  ; --            ; --          ; eda_simulation ;
; EDA_TEST_BENCH_NAME                  ; mul_tb                                 ; --            ; --          ; eda_simulation ;
; EDA_TEST_BENCH_NAME                  ; rol_tb                                 ; --            ; --          ; eda_simulation ;
; EDA_TEST_BENCH_NAME                  ; ror_tb                                 ; --            ; --          ; eda_simulation ;
; EDA_TEST_BENCH_NAME                  ; div_tb                                 ; --            ; --          ; eda_simulation ;
; EDA_TEST_BENCH_RUN_SIM_FOR           ; 300 ns                                 ; --            ; --          ; or_tb          ;
; EDA_TEST_BENCH_RUN_SIM_FOR           ; 500 ns                                 ; --            ; --          ; ror_tb         ;
; EDA_TEST_BENCH_RUN_SIM_FOR           ; 500 ns                                 ; --            ; --          ; div_tb         ;
; EDA_TEST_BENCH_RUN_SIM_FOR           ; 300 ns                                 ; --            ; --          ; and_tb         ;
; EDA_TEST_BENCH_RUN_SIM_FOR           ; 500 ns                                 ; --            ; --          ; rol_tb         ;
; EDA_TEST_BENCH_RUN_SIM_FOR           ; 500 ns                                 ; --            ; --          ; mul_tb         ;
; EDA_TIME_SCALE                       ; 1 ps                                   ; --            ; --          ; eda_simulation ;
; MAX_CORE_JUNCTION_TEMP               ; 85                                     ; --            ; --          ; --             ;
; MIN_CORE_JUNCTION_TEMP               ; 0                                      ; --            ; --          ; --             ;
; PARTITION_COLOR                      ; -- (Not supported for targeted family) ; --            ; datapath    ; Top            ;
; PARTITION_FITTER_PRESERVATION_LEVEL  ; -- (Not supported for targeted family) ; --            ; datapath    ; Top            ;
; PARTITION_NETLIST_TYPE               ; -- (Not supported for targeted family) ; --            ; datapath    ; Top            ;
; POWER_BOARD_THERMAL_MODEL            ; None (CONSERVATIVE)                    ; --            ; --          ; --             ;
; POWER_PRESET_COOLING_SOLUTION        ; 23 MM HEAT SINK WITH 200 LFPM AIRFLOW  ; --            ; --          ; --             ;
; PROJECT_OUTPUT_DIRECTORY             ; output_files                           ; --            ; --          ; --             ;
; TOP_LEVEL_ENTITY                     ; datapath                               ; CPU           ; --          ; --             ;
+--------------------------------------+----------------------------------------+---------------+-------------+----------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                          ;
+------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name            ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Elaboration ; 00:00:17     ; 1.0                     ; 4779 MB             ; 00:00:12                           ;
; Total                  ; 00:00:17     ; --                      ; --                  ; 00:00:12                           ;
+------------------------+--------------+-------------------------+---------------------+------------------------------------+


+--------------------------------------------------------------------------------------+
; Flow OS Summary                                                                      ;
+------------------------+------------------+------------+------------+----------------+
; Module Name            ; Machine Hostname ; OS Name    ; OS Version ; Processor type ;
+------------------------+------------------+------------+------------+----------------+
; Analysis & Elaboration ; DESKTOP-OVUHUGA  ; Windows 10 ; 10.0       ; x86_64         ;
+------------------------+------------------+------------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU --analysis_and_elaboration



