{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1580654718775 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1580654718775 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 02 22:45:18 2020 " "Processing started: Sun Feb 02 22:45:18 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1580654718775 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1580654718775 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off traffic_light -c traffic_light " "Command: quartus_eda --read_settings_files=off --write_settings_files=off traffic_light -c traffic_light" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1580654718775 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "traffic_light_8_1200mv_85c_slow.vho E:/module/FPGA/share/traffic_light/simulation/modelsim/ simulation " "Generated file traffic_light_8_1200mv_85c_slow.vho in folder \"E:/module/FPGA/share/traffic_light/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1580654719313 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "traffic_light_8_1200mv_0c_slow.vho E:/module/FPGA/share/traffic_light/simulation/modelsim/ simulation " "Generated file traffic_light_8_1200mv_0c_slow.vho in folder \"E:/module/FPGA/share/traffic_light/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1580654719338 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "traffic_light_min_1200mv_0c_fast.vho E:/module/FPGA/share/traffic_light/simulation/modelsim/ simulation " "Generated file traffic_light_min_1200mv_0c_fast.vho in folder \"E:/module/FPGA/share/traffic_light/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1580654719358 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "traffic_light.vho E:/module/FPGA/share/traffic_light/simulation/modelsim/ simulation " "Generated file traffic_light.vho in folder \"E:/module/FPGA/share/traffic_light/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1580654719376 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "traffic_light_8_1200mv_85c_vhd_slow.sdo E:/module/FPGA/share/traffic_light/simulation/modelsim/ simulation " "Generated file traffic_light_8_1200mv_85c_vhd_slow.sdo in folder \"E:/module/FPGA/share/traffic_light/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1580654719395 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "traffic_light_8_1200mv_0c_vhd_slow.sdo E:/module/FPGA/share/traffic_light/simulation/modelsim/ simulation " "Generated file traffic_light_8_1200mv_0c_vhd_slow.sdo in folder \"E:/module/FPGA/share/traffic_light/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1580654719416 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "traffic_light_min_1200mv_0c_vhd_fast.sdo E:/module/FPGA/share/traffic_light/simulation/modelsim/ simulation " "Generated file traffic_light_min_1200mv_0c_vhd_fast.sdo in folder \"E:/module/FPGA/share/traffic_light/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1580654719441 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "traffic_light_vhd.sdo E:/module/FPGA/share/traffic_light/simulation/modelsim/ simulation " "Generated file traffic_light_vhd.sdo in folder \"E:/module/FPGA/share/traffic_light/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1580654719461 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4539 " "Peak virtual memory: 4539 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1580654719513 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 02 22:45:19 2020 " "Processing ended: Sun Feb 02 22:45:19 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1580654719513 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1580654719513 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1580654719513 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1580654719513 ""}
