Timing Analyzer report for Generator
Wed Apr 24 12:59:15 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'UPLL|altpll_component|auto_generated|pll1|clk[1]'
 13. Slow 1200mV 85C Model Setup: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'C'
 15. Slow 1200mV 85C Model Hold: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Hold: 'UPLL|altpll_component|auto_generated|pll1|clk[1]'
 17. Slow 1200mV 85C Model Hold: 'C'
 18. Slow 1200mV 85C Model Metastability Summary
 19. Slow 1200mV 0C Model Fmax Summary
 20. Slow 1200mV 0C Model Setup Summary
 21. Slow 1200mV 0C Model Hold Summary
 22. Slow 1200mV 0C Model Recovery Summary
 23. Slow 1200mV 0C Model Removal Summary
 24. Slow 1200mV 0C Model Minimum Pulse Width Summary
 25. Slow 1200mV 0C Model Setup: 'UPLL|altpll_component|auto_generated|pll1|clk[1]'
 26. Slow 1200mV 0C Model Setup: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'
 27. Slow 1200mV 0C Model Setup: 'C'
 28. Slow 1200mV 0C Model Hold: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'
 29. Slow 1200mV 0C Model Hold: 'UPLL|altpll_component|auto_generated|pll1|clk[1]'
 30. Slow 1200mV 0C Model Hold: 'C'
 31. Slow 1200mV 0C Model Metastability Summary
 32. Fast 1200mV 0C Model Setup Summary
 33. Fast 1200mV 0C Model Hold Summary
 34. Fast 1200mV 0C Model Recovery Summary
 35. Fast 1200mV 0C Model Removal Summary
 36. Fast 1200mV 0C Model Minimum Pulse Width Summary
 37. Fast 1200mV 0C Model Setup: 'UPLL|altpll_component|auto_generated|pll1|clk[1]'
 38. Fast 1200mV 0C Model Setup: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'
 39. Fast 1200mV 0C Model Setup: 'C'
 40. Fast 1200mV 0C Model Hold: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'
 41. Fast 1200mV 0C Model Hold: 'UPLL|altpll_component|auto_generated|pll1|clk[1]'
 42. Fast 1200mV 0C Model Hold: 'C'
 43. Fast 1200mV 0C Model Metastability Summary
 44. Multicorner Timing Analysis Summary
 45. Board Trace Model Assignments
 46. Input Transition Times
 47. Signal Integrity Metrics (Slow 1200mv 0c Model)
 48. Signal Integrity Metrics (Slow 1200mv 85c Model)
 49. Signal Integrity Metrics (Fast 1200mv 0c Model)
 50. Setup Transfers
 51. Hold Transfers
 52. Report TCCS
 53. Report RSKM
 54. Unconstrained Paths Summary
 55. Clock Status Summary
 56. Unconstrained Input Ports
 57. Unconstrained Output Ports
 58. Unconstrained Input Ports
 59. Unconstrained Output Ports
 60. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; Generator                                           ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE6E22C8                                         ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.41        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  18.4%      ;
;     Processor 3            ;  12.9%      ;
;     Processor 4            ;   9.7%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                              ;
+--------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------------------------+------------------------------------------------------+
; Clock Name                                       ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                             ; Targets                                              ;
+--------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------------------------+------------------------------------------------------+
; C                                                ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                    ; { C }                                                ;
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 5.000  ; 200.0 MHz ; 0.000 ; 2.500  ; 50.00      ; 1         ; 4           ;       ;        ;           ;            ; false    ; C      ; UPLL|altpll_component|auto_generated|pll1|inclk[0] ; { UPLL|altpll_component|auto_generated|pll1|clk[0] } ;
; UPLL|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 2.500  ; 400.0 MHz ; 0.000 ; 1.250  ; 50.00      ; 1         ; 8           ;       ;        ;           ;            ; false    ; C      ; UPLL|altpll_component|auto_generated|pll1|inclk[0] ; { UPLL|altpll_component|auto_generated|pll1|clk[1] } ;
+--------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------------------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                     ;
+------------+-----------------+--------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                       ; Note ;
+------------+-----------------+--------------------------------------------------+------+
; 87.18 MHz  ; 87.18 MHz       ; UPLL|altpll_component|auto_generated|pll1|clk[1] ;      ;
; 109.02 MHz ; 109.02 MHz      ; UPLL|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 131.6 MHz  ; 131.6 MHz       ; C                                                ;      ;
+------------+-----------------+--------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                       ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; UPLL|altpll_component|auto_generated|pll1|clk[1] ; -4.485 ; -139.787      ;
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; -4.173 ; -1164.095     ;
; C                                                ; 0.096  ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                       ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.431 ; 0.000         ;
; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.745 ; 0.000         ;
; C                                                ; 1.771 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                         ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; UPLL|altpll_component|auto_generated|pll1|clk[1] ; -1.701 ; -10.206       ;
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.799  ; 0.000         ;
; C                                                ; 9.783  ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'UPLL|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                   ;
+--------+------------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                              ; To Node                          ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; -4.485 ; ROMSERIAL:UROM|ROM1:U1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; ROMSERIAL:UROM|data_array[0][11] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 1.250        ; -0.505     ; 5.231      ;
; -4.347 ; ROMSERIAL:UROM|ROM1:U1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; ROMSERIAL:UROM|data_array[0][10] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 1.250        ; -0.505     ; 5.093      ;
; -4.327 ; ROMSERIAL:UROM|ROM1:U1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; ROMSERIAL:UROM|data_array[1][4]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 1.250        ; -0.501     ; 5.077      ;
; -4.321 ; ROMSERIAL:UROM|ROM1:U1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; ROMSERIAL:UROM|data_array[1][5]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 1.250        ; -0.501     ; 5.071      ;
; -4.316 ; ROMSERIAL:UROM|ROM1:U1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; ROMSERIAL:UROM|data_array[1][1]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 1.250        ; -0.501     ; 5.066      ;
; -4.303 ; ROMSERIAL:UROM|ROM1:U1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; ROMSERIAL:UROM|data_array[1][11] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 1.250        ; -0.502     ; 5.052      ;
; -4.296 ; ROMSERIAL:UROM|ROM1:U1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; ROMSERIAL:UROM|data_array[0][8]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 1.250        ; -0.493     ; 5.054      ;
; -4.289 ; ROMSERIAL:UROM|ROM1:U1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; ROMSERIAL:UROM|data_array[1][0]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 1.250        ; -0.501     ; 5.039      ;
; -4.159 ; ROMSERIAL:UROM|ROM1:U1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; ROMSERIAL:UROM|data_array[0][7]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 1.250        ; -0.493     ; 4.917      ;
; -4.155 ; ROMSERIAL:UROM|ROM1:U1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; ROMSERIAL:UROM|data_array[0][4]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 1.250        ; -0.494     ; 4.912      ;
; -4.075 ; ROMSERIAL:UROM|ROM1:U1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; ROMSERIAL:UROM|data_array[1][8]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 1.250        ; -0.500     ; 4.826      ;
; -4.014 ; ROMSERIAL:UROM|ROM1:U1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; ROMSERIAL:UROM|data_array[0][6]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 1.250        ; -0.494     ; 4.771      ;
; -3.997 ; ROMSERIAL:UROM|ROM1:U1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; ROMSERIAL:UROM|data_array[1][7]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 1.250        ; -0.500     ; 4.748      ;
; -3.994 ; ROMSERIAL:UROM|ROM1:U1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; ROMSERIAL:UROM|data_array[1][9]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 1.250        ; -0.500     ; 4.745      ;
; -3.989 ; ROMSERIAL:UROM|ROM1:U1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; ROMSERIAL:UROM|data_array[1][2]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 1.250        ; -0.500     ; 4.740      ;
; -3.956 ; ROMSERIAL:UROM|ROM1:U1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; ROMSERIAL:UROM|data_array[1][3]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 1.250        ; -0.500     ; 4.707      ;
; -3.955 ; ROMSERIAL:UROM|ROM1:U1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; ROMSERIAL:UROM|data_array[1][6]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 1.250        ; -0.500     ; 4.706      ;
; -3.953 ; ROMSERIAL:UROM|ROM1:U1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; ROMSERIAL:UROM|data_array[0][3]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 1.250        ; -0.500     ; 4.704      ;
; -3.949 ; ROMSERIAL:UROM|ROM1:U1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; ROMSERIAL:UROM|data_array[0][9]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 1.250        ; -0.493     ; 4.707      ;
; -3.948 ; ROMSERIAL:UROM|ROM1:U1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; ROMSERIAL:UROM|data_array[0][0]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 1.250        ; -0.495     ; 4.704      ;
; -3.919 ; ROMSERIAL:UROM|ROM1:U1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; ROMSERIAL:UROM|data_array[0][1]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 1.250        ; -0.495     ; 4.675      ;
; -3.901 ; ROMSERIAL:UROM|ROM1:U1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; ROMSERIAL:UROM|data_array[0][5]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 1.250        ; -0.495     ; 4.657      ;
; -3.505 ; ROMSERIAL:UROM|ROM1:U1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; ROMSERIAL:UROM|data_array[1][10] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 1.250        ; -0.493     ; 4.263      ;
; -3.504 ; ROMSERIAL:UROM|ROM1:U1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; ROMSERIAL:UROM|data_array[0][2]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 1.250        ; -0.493     ; 4.262      ;
; -3.314 ; ROMSERIAL:UROM|currentADDR[12]                                                                                         ; ROMSERIAL:UROM|data_array[0][11] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.096     ; 5.719      ;
; -3.314 ; ROMSERIAL:UROM|currentADDR[12]                                                                                         ; ROMSERIAL:UROM|data_array[0][3]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.096     ; 5.719      ;
; -3.314 ; ROMSERIAL:UROM|currentADDR[12]                                                                                         ; ROMSERIAL:UROM|data_array[0][10] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.096     ; 5.719      ;
; -3.313 ; ROMSERIAL:UROM|currentADDR[12]                                                                                         ; ROMSERIAL:UROM|data_array[1][3]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.096     ; 5.718      ;
; -3.313 ; ROMSERIAL:UROM|currentADDR[12]                                                                                         ; ROMSERIAL:UROM|data_array[1][2]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.096     ; 5.718      ;
; -3.305 ; ROMSERIAL:UROM|currentADDR[11]                                                                                         ; ROMSERIAL:UROM|data_array[0][11] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.096     ; 5.710      ;
; -3.305 ; ROMSERIAL:UROM|currentADDR[11]                                                                                         ; ROMSERIAL:UROM|data_array[0][3]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.096     ; 5.710      ;
; -3.305 ; ROMSERIAL:UROM|currentADDR[11]                                                                                         ; ROMSERIAL:UROM|data_array[0][10] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.096     ; 5.710      ;
; -3.304 ; ROMSERIAL:UROM|currentADDR[11]                                                                                         ; ROMSERIAL:UROM|data_array[1][3]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.096     ; 5.709      ;
; -3.304 ; ROMSERIAL:UROM|currentADDR[11]                                                                                         ; ROMSERIAL:UROM|data_array[1][2]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.096     ; 5.709      ;
; -3.283 ; ROMSERIAL:UROM|currentADDR[9]                                                                                          ; ROMSERIAL:UROM|data_array[0][11] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.096     ; 5.688      ;
; -3.283 ; ROMSERIAL:UROM|currentADDR[9]                                                                                          ; ROMSERIAL:UROM|data_array[0][3]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.096     ; 5.688      ;
; -3.283 ; ROMSERIAL:UROM|currentADDR[9]                                                                                          ; ROMSERIAL:UROM|data_array[0][10] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.096     ; 5.688      ;
; -3.282 ; ROMSERIAL:UROM|currentADDR[9]                                                                                          ; ROMSERIAL:UROM|data_array[1][3]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.096     ; 5.687      ;
; -3.282 ; ROMSERIAL:UROM|currentADDR[9]                                                                                          ; ROMSERIAL:UROM|data_array[1][2]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.096     ; 5.687      ;
; -3.264 ; ROMSERIAL:UROM|currentADDR[12]                                                                                         ; ROMSERIAL:UROM|data_array[0][5]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.089     ; 5.676      ;
; -3.264 ; ROMSERIAL:UROM|currentADDR[12]                                                                                         ; ROMSERIAL:UROM|data_array[0][0]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.089     ; 5.676      ;
; -3.264 ; ROMSERIAL:UROM|currentADDR[12]                                                                                         ; ROMSERIAL:UROM|data_array[0][1]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.089     ; 5.676      ;
; -3.264 ; ROMSERIAL:UROM|currentADDR[12]                                                                                         ; ROMSERIAL:UROM|data_array[0][2]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.089     ; 5.676      ;
; -3.264 ; ROMSERIAL:UROM|currentADDR[12]                                                                                         ; ROMSERIAL:UROM|data_array[0][6]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.089     ; 5.676      ;
; -3.264 ; ROMSERIAL:UROM|currentADDR[12]                                                                                         ; ROMSERIAL:UROM|data_array[1][0]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.095     ; 5.670      ;
; -3.264 ; ROMSERIAL:UROM|currentADDR[12]                                                                                         ; ROMSERIAL:UROM|data_array[1][1]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.095     ; 5.670      ;
; -3.264 ; ROMSERIAL:UROM|currentADDR[12]                                                                                         ; ROMSERIAL:UROM|data_array[1][5]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.095     ; 5.670      ;
; -3.264 ; ROMSERIAL:UROM|currentADDR[12]                                                                                         ; ROMSERIAL:UROM|data_array[1][4]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.095     ; 5.670      ;
; -3.264 ; ROMSERIAL:UROM|currentADDR[12]                                                                                         ; ROMSERIAL:UROM|data_array[1][6]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.095     ; 5.670      ;
; -3.264 ; ROMSERIAL:UROM|currentADDR[12]                                                                                         ; ROMSERIAL:UROM|data_array[1][7]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.095     ; 5.670      ;
; -3.255 ; ROMSERIAL:UROM|currentADDR[11]                                                                                         ; ROMSERIAL:UROM|data_array[0][5]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.089     ; 5.667      ;
; -3.255 ; ROMSERIAL:UROM|currentADDR[11]                                                                                         ; ROMSERIAL:UROM|data_array[0][0]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.089     ; 5.667      ;
; -3.255 ; ROMSERIAL:UROM|currentADDR[11]                                                                                         ; ROMSERIAL:UROM|data_array[0][1]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.089     ; 5.667      ;
; -3.255 ; ROMSERIAL:UROM|currentADDR[11]                                                                                         ; ROMSERIAL:UROM|data_array[0][2]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.089     ; 5.667      ;
; -3.255 ; ROMSERIAL:UROM|currentADDR[11]                                                                                         ; ROMSERIAL:UROM|data_array[0][6]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.089     ; 5.667      ;
; -3.255 ; ROMSERIAL:UROM|currentADDR[11]                                                                                         ; ROMSERIAL:UROM|data_array[1][0]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.095     ; 5.661      ;
; -3.255 ; ROMSERIAL:UROM|currentADDR[11]                                                                                         ; ROMSERIAL:UROM|data_array[1][1]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.095     ; 5.661      ;
; -3.255 ; ROMSERIAL:UROM|currentADDR[11]                                                                                         ; ROMSERIAL:UROM|data_array[1][5]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.095     ; 5.661      ;
; -3.255 ; ROMSERIAL:UROM|currentADDR[11]                                                                                         ; ROMSERIAL:UROM|data_array[1][4]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.095     ; 5.661      ;
; -3.255 ; ROMSERIAL:UROM|currentADDR[11]                                                                                         ; ROMSERIAL:UROM|data_array[1][6]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.095     ; 5.661      ;
; -3.255 ; ROMSERIAL:UROM|currentADDR[11]                                                                                         ; ROMSERIAL:UROM|data_array[1][7]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.095     ; 5.661      ;
; -3.243 ; ROMSERIAL:UROM|currentADDR[5]                                                                                          ; ROMSERIAL:UROM|data_array[0][11] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.096     ; 5.648      ;
; -3.243 ; ROMSERIAL:UROM|currentADDR[5]                                                                                          ; ROMSERIAL:UROM|data_array[0][3]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.096     ; 5.648      ;
; -3.243 ; ROMSERIAL:UROM|currentADDR[5]                                                                                          ; ROMSERIAL:UROM|data_array[0][10] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.096     ; 5.648      ;
; -3.242 ; ROMSERIAL:UROM|currentADDR[5]                                                                                          ; ROMSERIAL:UROM|data_array[1][3]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.096     ; 5.647      ;
; -3.242 ; ROMSERIAL:UROM|currentADDR[5]                                                                                          ; ROMSERIAL:UROM|data_array[1][2]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.096     ; 5.647      ;
; -3.236 ; ROMSERIAL:UROM|currentADDR[8]                                                                                          ; ROMSERIAL:UROM|data_array[0][11] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.096     ; 5.641      ;
; -3.236 ; ROMSERIAL:UROM|currentADDR[8]                                                                                          ; ROMSERIAL:UROM|data_array[0][3]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.096     ; 5.641      ;
; -3.236 ; ROMSERIAL:UROM|currentADDR[8]                                                                                          ; ROMSERIAL:UROM|data_array[0][10] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.096     ; 5.641      ;
; -3.235 ; ROMSERIAL:UROM|currentADDR[8]                                                                                          ; ROMSERIAL:UROM|data_array[1][3]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.096     ; 5.640      ;
; -3.235 ; ROMSERIAL:UROM|currentADDR[8]                                                                                          ; ROMSERIAL:UROM|data_array[1][2]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.096     ; 5.640      ;
; -3.233 ; ROMSERIAL:UROM|currentADDR[9]                                                                                          ; ROMSERIAL:UROM|data_array[0][5]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.089     ; 5.645      ;
; -3.233 ; ROMSERIAL:UROM|currentADDR[9]                                                                                          ; ROMSERIAL:UROM|data_array[0][0]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.089     ; 5.645      ;
; -3.233 ; ROMSERIAL:UROM|currentADDR[9]                                                                                          ; ROMSERIAL:UROM|data_array[0][1]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.089     ; 5.645      ;
; -3.233 ; ROMSERIAL:UROM|currentADDR[9]                                                                                          ; ROMSERIAL:UROM|data_array[0][2]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.089     ; 5.645      ;
; -3.233 ; ROMSERIAL:UROM|currentADDR[9]                                                                                          ; ROMSERIAL:UROM|data_array[0][6]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.089     ; 5.645      ;
; -3.233 ; ROMSERIAL:UROM|currentADDR[9]                                                                                          ; ROMSERIAL:UROM|data_array[1][0]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.095     ; 5.639      ;
; -3.233 ; ROMSERIAL:UROM|currentADDR[9]                                                                                          ; ROMSERIAL:UROM|data_array[1][1]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.095     ; 5.639      ;
; -3.233 ; ROMSERIAL:UROM|currentADDR[9]                                                                                          ; ROMSERIAL:UROM|data_array[1][5]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.095     ; 5.639      ;
; -3.233 ; ROMSERIAL:UROM|currentADDR[9]                                                                                          ; ROMSERIAL:UROM|data_array[1][4]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.095     ; 5.639      ;
; -3.233 ; ROMSERIAL:UROM|currentADDR[9]                                                                                          ; ROMSERIAL:UROM|data_array[1][6]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.095     ; 5.639      ;
; -3.233 ; ROMSERIAL:UROM|currentADDR[9]                                                                                          ; ROMSERIAL:UROM|data_array[1][7]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.095     ; 5.639      ;
; -3.224 ; ROMSERIAL:UROM|currentADDR[12]                                                                                         ; ROMSERIAL:UROM|data_array[1][11] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.093     ; 5.632      ;
; -3.224 ; ROMSERIAL:UROM|currentADDR[12]                                                                                         ; ROMSERIAL:UROM|data_array[1][8]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.093     ; 5.632      ;
; -3.224 ; ROMSERIAL:UROM|currentADDR[12]                                                                                         ; ROMSERIAL:UROM|data_array[1][9]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.093     ; 5.632      ;
; -3.216 ; ROMSERIAL:UROM|currentADDR[12]                                                                                         ; ROMSERIAL:UROM|data_array[1][10] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.084     ; 5.633      ;
; -3.215 ; ROMSERIAL:UROM|currentADDR[11]                                                                                         ; ROMSERIAL:UROM|data_array[1][11] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.093     ; 5.623      ;
; -3.215 ; ROMSERIAL:UROM|currentADDR[11]                                                                                         ; ROMSERIAL:UROM|data_array[1][8]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.093     ; 5.623      ;
; -3.215 ; ROMSERIAL:UROM|currentADDR[11]                                                                                         ; ROMSERIAL:UROM|data_array[1][9]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.093     ; 5.623      ;
; -3.207 ; ROMSERIAL:UROM|currentADDR[11]                                                                                         ; ROMSERIAL:UROM|data_array[1][10] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.084     ; 5.624      ;
; -3.193 ; ROMSERIAL:UROM|currentADDR[5]                                                                                          ; ROMSERIAL:UROM|data_array[0][5]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.089     ; 5.605      ;
; -3.193 ; ROMSERIAL:UROM|currentADDR[5]                                                                                          ; ROMSERIAL:UROM|data_array[0][0]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.089     ; 5.605      ;
; -3.193 ; ROMSERIAL:UROM|currentADDR[5]                                                                                          ; ROMSERIAL:UROM|data_array[0][1]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.089     ; 5.605      ;
; -3.193 ; ROMSERIAL:UROM|currentADDR[5]                                                                                          ; ROMSERIAL:UROM|data_array[0][2]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.089     ; 5.605      ;
; -3.193 ; ROMSERIAL:UROM|currentADDR[5]                                                                                          ; ROMSERIAL:UROM|data_array[0][6]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.089     ; 5.605      ;
; -3.193 ; ROMSERIAL:UROM|currentADDR[5]                                                                                          ; ROMSERIAL:UROM|data_array[1][0]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.095     ; 5.599      ;
; -3.193 ; ROMSERIAL:UROM|currentADDR[5]                                                                                          ; ROMSERIAL:UROM|data_array[1][1]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.095     ; 5.599      ;
; -3.193 ; ROMSERIAL:UROM|currentADDR[5]                                                                                          ; ROMSERIAL:UROM|data_array[1][5]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.095     ; 5.599      ;
; -3.193 ; ROMSERIAL:UROM|currentADDR[5]                                                                                          ; ROMSERIAL:UROM|data_array[1][4]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.095     ; 5.599      ;
; -3.193 ; ROMSERIAL:UROM|currentADDR[5]                                                                                          ; ROMSERIAL:UROM|data_array[1][6]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.095     ; 5.599      ;
+--------+------------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                     ; To Node                                                                                                                             ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; -4.173 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_b6m:auto_generated|altsyncram_1l31:altsyncram4|ram_block5a43 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|rounded_res_infinity_dffe4 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.007      ; 9.181      ;
; -4.129 ; Block1:BlockU1|ADSR:ADSR_inst|data1[26]                                                                                                                                                                                                                       ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|datab_man_dffe1[11]        ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.094     ; 9.036      ;
; -4.129 ; Block1:BlockU1|ADSR:ADSR_inst|data1[26]                                                                                                                                                                                                                       ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|dataa_man_dffe1[11]        ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.094     ; 9.036      ;
; -4.105 ; Block1:BlockU2|ADSR:ADSR_inst|data1[26]                                                                                                                                                                                                                       ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|dataa_man_dffe1[3]         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.080     ; 9.026      ;
; -4.051 ; Block1:BlockU2|ADSR:ADSR_inst|data1[26]                                                                                                                                                                                                                       ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|sticky_bit_dffe1           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.396      ; 9.448      ;
; -4.045 ; Block1:BlockU2|ADSR:ADSR_inst|data1[26]                                                                                                                                                                                                                       ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|datab_man_dffe1[3]         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.080     ; 8.966      ;
; -4.016 ; Block1:BlockU2|ADSR:ADSR_inst|data1[26]                                                                                                                                                                                                                       ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|dataa_man_dffe1[5]         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 8.936      ;
; -4.011 ; Block1:BlockU2|ADSR:ADSR_inst|data1[25]                                                                                                                                                                                                                       ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|dataa_man_dffe1[3]         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.080     ; 8.932      ;
; -4.002 ; Block1:BlockU1|ADSR:ADSR_inst|data1[28]                                                                                                                                                                                                                       ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|datab_man_dffe1[11]        ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.094     ; 8.909      ;
; -4.002 ; Block1:BlockU1|ADSR:ADSR_inst|data1[28]                                                                                                                                                                                                                       ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|dataa_man_dffe1[11]        ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.094     ; 8.909      ;
; -3.974 ; Block1:BlockU2|ADSR:ADSR_inst|data1[28]                                                                                                                                                                                                                       ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|dataa_man_dffe1[3]         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.080     ; 8.895      ;
; -3.957 ; Block1:BlockU2|ADSR:ADSR_inst|data1[25]                                                                                                                                                                                                                       ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|sticky_bit_dffe1           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.396      ; 9.354      ;
; -3.951 ; Block1:BlockU2|ADSR:ADSR_inst|data1[25]                                                                                                                                                                                                                       ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|datab_man_dffe1[3]         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.080     ; 8.872      ;
; -3.951 ; Block1:BlockU1|ADSR:ADSR_inst|data1[26]                                                                                                                                                                                                                       ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|datab_man_dffe1[9]         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.346      ; 9.298      ;
; -3.922 ; Block1:BlockU2|ADSR:ADSR_inst|data1[25]                                                                                                                                                                                                                       ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|dataa_man_dffe1[5]         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 8.842      ;
; -3.920 ; Block1:BlockU2|ADSR:ADSR_inst|data1[28]                                                                                                                                                                                                                       ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|sticky_bit_dffe1           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.396      ; 9.317      ;
; -3.914 ; Block1:BlockU2|ADSR:ADSR_inst|data1[28]                                                                                                                                                                                                                       ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|datab_man_dffe1[3]         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.080     ; 8.835      ;
; -3.894 ; Block1:BlockU1|ADSR:ADSR_inst|data1[25]                                                                                                                                                                                                                       ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|datab_man_dffe1[11]        ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.094     ; 8.801      ;
; -3.894 ; Block1:BlockU1|ADSR:ADSR_inst|data1[25]                                                                                                                                                                                                                       ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|dataa_man_dffe1[11]        ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.094     ; 8.801      ;
; -3.885 ; Block1:BlockU2|ADSR:ADSR_inst|data1[28]                                                                                                                                                                                                                       ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|dataa_man_dffe1[5]         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 8.805      ;
; -3.885 ; Block1:BlockU1|ADSR:ADSR_inst|data1[0]                                                                                                                                                                                                                        ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|dataa_man_dffe1[2]         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.077     ; 8.809      ;
; -3.883 ; Block1:BlockU1|ADSR:ADSR_inst|data1[2]                                                                                                                                                                                                                        ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|dataa_man_dffe1[2]         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.077     ; 8.807      ;
; -3.876 ; Block1:BlockU1|ADSR:ADSR_inst|data1[28]                                                                                                                                                                                                                       ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|sticky_bit_dffe1           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.377      ; 9.254      ;
; -3.874 ; Block1:BlockU2|ADSR:ADSR_inst|data1[27]                                                                                                                                                                                                                       ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|dataa_man_dffe1[3]         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.080     ; 8.795      ;
; -3.868 ; Block1:BlockU1|ADSR:ADSR_inst|data1[9]                                                                                                                                                                                                                        ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|dataa_man_dffe1[2]         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.080     ; 8.789      ;
; -3.835 ; Block1:BlockU1|ADSR:ADSR_inst|data1[26]                                                                                                                                                                                                                       ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|dataa_man_dffe1[2]         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.093     ; 8.743      ;
; -3.826 ; Block1:BlockU2|ADSR:ADSR_inst|data1[30]                                                                                                                                                                                                                       ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|dataa_man_dffe1[3]         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.080     ; 8.747      ;
; -3.824 ; Block1:BlockU1|ADSR:ADSR_inst|data1[28]                                                                                                                                                                                                                       ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|datab_man_dffe1[9]         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.346      ; 9.171      ;
; -3.820 ; Block1:BlockU2|ADSR:ADSR_inst|data1[27]                                                                                                                                                                                                                       ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|sticky_bit_dffe1           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.396      ; 9.217      ;
; -3.814 ; Block1:BlockU2|ADSR:ADSR_inst|data1[27]                                                                                                                                                                                                                       ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|datab_man_dffe1[3]         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.080     ; 8.735      ;
; -3.790 ; Block1:BlockU2|ADSR:ADSR_inst|data1[26]                                                                                                                                                                                                                       ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|datab_man_dffe1[1]         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.360      ; 9.151      ;
; -3.790 ; Block1:BlockU2|ADSR:ADSR_inst|data1[26]                                                                                                                                                                                                                       ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|dataa_man_dffe1[1]         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.360      ; 9.151      ;
; -3.785 ; Block1:BlockU2|ADSR:ADSR_inst|data1[27]                                                                                                                                                                                                                       ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|dataa_man_dffe1[5]         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 8.705      ;
; -3.773 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_b6m:auto_generated|altsyncram_1l31:altsyncram4|ram_block5a42 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|rounded_res_infinity_dffe4 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.007      ; 8.781      ;
; -3.772 ; Block1:BlockU2|ADSR:ADSR_inst|data1[30]                                                                                                                                                                                                                       ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|sticky_bit_dffe1           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.396      ; 9.169      ;
; -3.766 ; Block1:BlockU2|ADSR:ADSR_inst|data1[30]                                                                                                                                                                                                                       ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|datab_man_dffe1[3]         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.080     ; 8.687      ;
; -3.756 ; Block1:BlockU2|ADSR:ADSR_inst|data1[29]                                                                                                                                                                                                                       ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|dataa_man_dffe1[3]         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.080     ; 8.677      ;
; -3.746 ; Block1:BlockU2|ADSR:ADSR_inst|data1[23]                                                                                                                                                                                                                       ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|dataa_man_dffe1[3]         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 8.666      ;
; -3.745 ; Block1:BlockU1|ADSR:ADSR_inst|data1[27]                                                                                                                                                                                                                       ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|datab_man_dffe1[11]        ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.094     ; 8.652      ;
; -3.745 ; Block1:BlockU1|ADSR:ADSR_inst|data1[27]                                                                                                                                                                                                                       ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|dataa_man_dffe1[11]        ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.094     ; 8.652      ;
; -3.737 ; Block1:BlockU2|ADSR:ADSR_inst|data1[30]                                                                                                                                                                                                                       ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|dataa_man_dffe1[5]         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 8.657      ;
; -3.736 ; Block1:BlockU2|ADSR:ADSR_inst|data1[26]                                                                                                                                                                                                                       ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|dataa_man_dffe1[9]         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.358      ; 9.095      ;
; -3.736 ; Block1:BlockU1|ADSR:ADSR_inst|data1[26]                                                                                                                                                                                                                       ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|datab_man_dffe1[10]        ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.093     ; 8.644      ;
; -3.735 ; Block1:BlockU1|ADSR:ADSR_inst|data1[5]                                                                                                                                                                                                                        ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|dataa_man_dffe1[2]         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.077     ; 8.659      ;
; -3.733 ; Block1:BlockU1|ADSR:ADSR_inst|data1[26]                                                                                                                                                                                                                       ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|dataa_man_dffe1[10]        ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.093     ; 8.641      ;
; -3.724 ; Block1:BlockU2|ADSR:ADSR_inst|data1[18]                                                                                                                                                                                                                       ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|sticky_bit_dffe1           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.397      ; 9.122      ;
; -3.721 ; Block1:BlockU2|ADSR:ADSR_inst|data1[15]                                                                                                                                                                                                                       ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|sticky_bit_dffe1           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.394      ; 9.116      ;
; -3.718 ; Block1:BlockU2|ADSR:ADSR_inst|data1[26]                                                                                                                                                                                                                       ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|dataa_man_dffe1[7]         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.356      ; 9.075      ;
; -3.716 ; Block1:BlockU2|ADSR:ADSR_inst|data1[26]                                                                                                                                                                                                                       ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|datab_man_dffe1[7]         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.356      ; 9.073      ;
; -3.716 ; Block1:BlockU1|ADSR:ADSR_inst|data1[25]                                                                                                                                                                                                                       ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|datab_man_dffe1[9]         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.346      ; 9.063      ;
; -3.710 ; Block1:BlockU2|ADSR:ADSR_inst|data1[2]                                                                                                                                                                                                                        ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|sticky_bit_dffe1           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.394      ; 9.105      ;
; -3.708 ; Block1:BlockU1|ADSR:ADSR_inst|data1[28]                                                                                                                                                                                                                       ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|dataa_man_dffe1[2]         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.093     ; 8.616      ;
; -3.703 ; Block1:BlockU1|ADSR:ADSR_inst|data1[0]                                                                                                                                                                                                                        ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|datab_man_dffe1[2]         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.077     ; 8.627      ;
; -3.702 ; Block1:BlockU2|ADSR:ADSR_inst|data1[29]                                                                                                                                                                                                                       ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|sticky_bit_dffe1           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.396      ; 9.099      ;
; -3.701 ; Block1:BlockU1|ADSR:ADSR_inst|data1[0]                                                                                                                                                                                                                        ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|dataa_man_dffe1[18]        ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.077     ; 8.625      ;
; -3.701 ; Block1:BlockU1|ADSR:ADSR_inst|data1[2]                                                                                                                                                                                                                        ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|datab_man_dffe1[2]         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.077     ; 8.625      ;
; -3.699 ; Block1:BlockU1|ADSR:ADSR_inst|data1[2]                                                                                                                                                                                                                        ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|dataa_man_dffe1[18]        ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.077     ; 8.623      ;
; -3.698 ; Block1:BlockU1|ADSR:ADSR_inst|data1[4]                                                                                                                                                                                                                        ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|dataa_man_dffe1[2]         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.077     ; 8.622      ;
; -3.696 ; Block1:BlockU2|ADSR:ADSR_inst|data1[29]                                                                                                                                                                                                                       ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|datab_man_dffe1[3]         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.080     ; 8.617      ;
; -3.696 ; Block1:BlockU2|ADSR:ADSR_inst|data1[25]                                                                                                                                                                                                                       ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|datab_man_dffe1[1]         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.360      ; 9.057      ;
; -3.696 ; Block1:BlockU2|ADSR:ADSR_inst|data1[25]                                                                                                                                                                                                                       ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|dataa_man_dffe1[1]         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.360      ; 9.057      ;
; -3.694 ; Block1:BlockU1|ADSR:ADSR_inst|data1[0]                                                                                                                                                                                                                        ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|datab_man_dffe1[10]        ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.077     ; 8.618      ;
; -3.693 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_b6m:auto_generated|altsyncram_1l31:altsyncram4|ram_block5a43 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|exp_res_dffe4[7]           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.465     ; 8.229      ;
; -3.692 ; Block1:BlockU1|ADSR:ADSR_inst|data1[2]                                                                                                                                                                                                                        ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|datab_man_dffe1[10]        ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.077     ; 8.616      ;
; -3.691 ; Block1:BlockU1|ADSR:ADSR_inst|data1[0]                                                                                                                                                                                                                        ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|dataa_man_dffe1[10]        ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.077     ; 8.615      ;
; -3.689 ; Block1:BlockU1|ADSR:ADSR_inst|data1[2]                                                                                                                                                                                                                        ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|dataa_man_dffe1[10]        ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.077     ; 8.613      ;
; -3.686 ; Block1:BlockU2|ADSR:ADSR_inst|data1[23]                                                                                                                                                                                                                       ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|datab_man_dffe1[3]         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 8.606      ;
; -3.686 ; Block1:BlockU1|ADSR:ADSR_inst|data1[9]                                                                                                                                                                                                                        ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|datab_man_dffe1[2]         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.080     ; 8.607      ;
; -3.684 ; Block1:BlockU1|ADSR:ADSR_inst|data1[30]                                                                                                                                                                                                                       ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|datab_man_dffe1[11]        ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.094     ; 8.591      ;
; -3.684 ; Block1:BlockU1|ADSR:ADSR_inst|data1[30]                                                                                                                                                                                                                       ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|dataa_man_dffe1[11]        ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.094     ; 8.591      ;
; -3.684 ; Block1:BlockU1|ADSR:ADSR_inst|data1[26]                                                                                                                                                                                                                       ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|datab_man_dffe1[2]         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.093     ; 8.592      ;
; -3.684 ; Block1:BlockU1|ADSR:ADSR_inst|data1[9]                                                                                                                                                                                                                        ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|dataa_man_dffe1[18]        ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.080     ; 8.605      ;
; -3.683 ; Block1:BlockU2|ADSR:ADSR_inst|data1[26]                                                                                                                                                                                                                       ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|dataa_man_dffe1[4]         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.395      ; 9.079      ;
; -3.683 ; Block1:BlockU2|ADSR:ADSR_inst|data1[26]                                                                                                                                                                                                                       ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|datab_man_dffe1[4]         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.395      ; 9.079      ;
; -3.681 ; Block1:BlockU1|ADSR:ADSR_inst|data1[29]                                                                                                                                                                                                                       ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|sticky_bit_dffe1           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.377      ; 9.059      ;
; -3.679 ; Block1:BlockU2|ADSR:ADSR_inst|data1[20]                                                                                                                                                                                                                       ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|sticky_bit_dffe1           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.397      ; 9.077      ;
; -3.677 ; Block1:BlockU1|ADSR:ADSR_inst|data1[9]                                                                                                                                                                                                                        ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|datab_man_dffe1[10]        ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.080     ; 8.598      ;
; -3.674 ; Block1:BlockU1|ADSR:ADSR_inst|data1[9]                                                                                                                                                                                                                        ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|dataa_man_dffe1[10]        ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.080     ; 8.595      ;
; -3.670 ; Block1:BlockU2|ADSR:ADSR_inst|data1[3]                                                                                                                                                                                                                        ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|sticky_bit_dffe1           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.394      ; 9.065      ;
; -3.667 ; Block1:BlockU2|ADSR:ADSR_inst|data1[29]                                                                                                                                                                                                                       ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|dataa_man_dffe1[5]         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 8.587      ;
; -3.667 ; Block1:BlockU2|ADSR:ADSR_inst|data1[24]                                                                                                                                                                                                                       ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|dataa_man_dffe1[3]         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 8.587      ;
; -3.659 ; Block1:BlockU2|ADSR:ADSR_inst|data1[28]                                                                                                                                                                                                                       ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|datab_man_dffe1[1]         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.360      ; 9.020      ;
; -3.659 ; Block1:BlockU2|ADSR:ADSR_inst|data1[28]                                                                                                                                                                                                                       ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|dataa_man_dffe1[1]         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.360      ; 9.020      ;
; -3.657 ; Block1:BlockU1|ADSR:ADSR_inst|data1[26]                                                                                                                                                                                                                       ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|datab_man_dffe1[3]         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.359      ; 9.017      ;
; -3.657 ; Block1:BlockU1|ADSR:ADSR_inst|data1[26]                                                                                                                                                                                                                       ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|dataa_man_dffe1[18]        ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.093     ; 8.565      ;
; -3.654 ; Block1:BlockU2|ADSR:ADSR_inst|data1[16]                                                                                                                                                                                                                       ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|sticky_bit_dffe1           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.397      ; 9.052      ;
; -3.648 ; Block1:BlockU1|ADSR:ADSR_inst|data1[1]                                                                                                                                                                                                                        ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|dataa_man_dffe1[2]         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.077     ; 8.572      ;
; -3.648 ; Block1:BlockU1|ADSR:ADSR_inst|data1[23]                                                                                                                                                                                                                       ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|sticky_bit_dffe1           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.378      ; 9.027      ;
; -3.646 ; Block1:BlockU2|ADSR:ADSR_inst|data1[19]                                                                                                                                                                                                                       ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|sticky_bit_dffe1           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.409      ; 9.056      ;
; -3.642 ; Block1:BlockU2|ADSR:ADSR_inst|data1[25]                                                                                                                                                                                                                       ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|dataa_man_dffe1[9]         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.358      ; 9.001      ;
; -3.637 ; Block1:BlockU1|ADSR:ADSR_inst|data1[26]                                                                                                                                                                                                                       ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|datab_man_dffe1[0]         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.397      ; 9.035      ;
; -3.636 ; Block1:BlockU1|ADSR:ADSR_inst|data1[26]                                                                                                                                                                                                                       ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|dataa_man_dffe1[0]         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.397      ; 9.034      ;
; -3.624 ; Block1:BlockU2|ADSR:ADSR_inst|data1[25]                                                                                                                                                                                                                       ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|dataa_man_dffe1[7]         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.356      ; 8.981      ;
; -3.622 ; Block1:BlockU2|ADSR:ADSR_inst|data1[25]                                                                                                                                                                                                                       ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|datab_man_dffe1[7]         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.356      ; 8.979      ;
; -3.612 ; Block1:BlockU1|ADSR:ADSR_inst|data1[29]                                                                                                                                                                                                                       ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|datab_man_dffe1[11]        ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.094     ; 8.519      ;
; -3.612 ; Block1:BlockU1|ADSR:ADSR_inst|data1[29]                                                                                                                                                                                                                       ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|dataa_man_dffe1[11]        ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.094     ; 8.519      ;
; -3.609 ; Block1:BlockU1|ADSR:ADSR_inst|data1[28]                                                                                                                                                                                                                       ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|datab_man_dffe1[10]        ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.093     ; 8.517      ;
; -3.607 ; Block1:BlockU2|ADSR:ADSR_inst|data1[24]                                                                                                                                                                                                                       ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|datab_man_dffe1[3]         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.081     ; 8.527      ;
; -3.606 ; Block1:BlockU1|ADSR:ADSR_inst|data1[28]                                                                                                                                                                                                                       ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|dataa_man_dffe1[10]        ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.093     ; 8.514      ;
; -3.605 ; Block1:BlockU2|ADSR:ADSR_inst|data1[28]                                                                                                                                                                                                                       ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|dataa_man_dffe1[9]         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.358      ; 8.964      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'C'                                                                                                                                                                                          ;
+--------+---------------------------------------------------+----------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                            ; Launch Clock                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+----------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; 0.096  ; ButtonProc:UBut|f1[1]                             ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.101      ; 6.926      ;
; 0.108  ; ButtonProc:UBut|f1[1]                             ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[26] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.101      ; 6.914      ;
; 0.198  ; ButtonProc:UBut|f2[1]                             ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[10] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.103      ; 6.826      ;
; 0.241  ; ButtonProc:UBut|f2[1]                             ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.103      ; 6.783      ;
; 0.250  ; ButtonProc:UBut|f1[1]                             ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.102      ; 6.773      ;
; 0.256  ; ButtonProc:UBut|f2[1]                             ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[3]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.103      ; 6.768      ;
; 0.270  ; ButtonProc:UBut|f2[1]                             ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.103      ; 6.754      ;
; 0.317  ; ButtonProc:UBut|f1[1]                             ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[5]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.101      ; 6.705      ;
; 0.319  ; ButtonProc:UBut|f2[1]                             ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.103      ; 6.705      ;
; 0.327  ; ButtonProc:UBut|f1[1]                             ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.101      ; 6.695      ;
; 0.347  ; ButtonProc:UBut|f1[1]                             ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[6]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.101      ; 6.675      ;
; 0.351  ; ButtonProc:UBut|f2[1]                             ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.103      ; 6.673      ;
; 0.353  ; ButtonProc:UBut|f2[1]                             ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.103      ; 6.671      ;
; 0.361  ; ButtonProc:UBut|f1[1]                             ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[3]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.102      ; 6.662      ;
; 0.364  ; ButtonProc:UBut|f2[1]                             ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.103      ; 6.660      ;
; 0.365  ; ButtonProc:UBut|f2[1]                             ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[5]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.103      ; 6.659      ;
; 0.374  ; ButtonProc:UBut|f2[1]                             ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[21] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.100      ; 6.647      ;
; 0.390  ; ButtonProc:UBut|f2[1]                             ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[6]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.103      ; 6.634      ;
; 0.406  ; ButtonProc:UBut|f2[1]                             ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[4]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.100      ; 6.615      ;
; 0.412  ; ButtonProc:UBut|f2[1]                             ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[19] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.103      ; 6.612      ;
; 0.415  ; ButtonProc:UBut|f1[1]                             ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.101      ; 6.607      ;
; 0.416  ; ButtonProc:UBut|f1[1]                             ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[10] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.101      ; 6.606      ;
; 0.424  ; ButtonProc:UBut|f2[1]                             ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.103      ; 6.600      ;
; 0.431  ; ButtonProc:UBut|f2[1]                             ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[26] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.104      ; 6.594      ;
; 0.435  ; ButtonProc:UBut|f2[1]                             ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.103      ; 6.589      ;
; 0.435  ; ButtonProc:UBut|f1[1]                             ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[17] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.101      ; 6.587      ;
; 0.448  ; ButtonProc:UBut|f2[1]                             ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[20] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.102      ; 6.575      ;
; 0.456  ; ButtonProc:UBut|f1[1]                             ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[4]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.102      ; 6.567      ;
; 0.464  ; ButtonProc:UBut|f1[1]                             ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.099      ; 6.556      ;
; 0.467  ; ButtonProc:UBut|f1[1]                             ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.101      ; 6.555      ;
; 0.469  ; ButtonProc:UBut|f1[1]                             ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.101      ; 6.553      ;
; 0.494  ; ButtonProc:UBut|f2[1]                             ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[27] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.102      ; 6.529      ;
; 0.497  ; ButtonProc:UBut|f1[1]                             ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.101      ; 6.525      ;
; 0.503  ; ButtonProc:UBut|f1[1]                             ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[2]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.101      ; 6.519      ;
; 0.507  ; ButtonProc:UBut|f1[1]                             ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[21] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.097      ; 6.511      ;
; 0.509  ; ButtonProc:UBut|f2[1]                             ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.102      ; 6.514      ;
; 0.510  ; ButtonProc:UBut|f2[1]                             ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[30] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.102      ; 6.513      ;
; 0.511  ; ButtonProc:UBut|f1[1]                             ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[16] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.101      ; 6.511      ;
; 0.521  ; ButtonProc:UBut|f1[1]                             ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[22] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.101      ; 6.501      ;
; 0.526  ; ButtonProc:UBut|f2[1]                             ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[16] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.103      ; 6.498      ;
; 0.529  ; ButtonProc:UBut|f2[1]                             ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.104      ; 6.496      ;
; 0.539  ; ButtonProc:UBut|f2[1]                             ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[17] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.103      ; 6.485      ;
; 0.551  ; ButtonProc:UBut|f2[1]                             ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[29] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.102      ; 6.472      ;
; 0.557  ; ButtonProc:UBut|f2[1]                             ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[28] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.102      ; 6.466      ;
; 0.558  ; ButtonProc:UBut|f2[1]                             ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[22] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.104      ; 6.467      ;
; 0.575  ; ButtonProc:UBut|f2[1]                             ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[31] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.104      ; 6.450      ;
; 0.576  ; ButtonProc:UBut|f1[1]                             ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.101      ; 6.446      ;
; 0.595  ; ButtonProc:UBut|f2[1]                             ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.103      ; 6.429      ;
; 0.597  ; ButtonProc:UBut|f1[1]                             ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[19] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.101      ; 6.425      ;
; 0.603  ; ButtonProc:UBut|f1[1]                             ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[24] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.101      ; 6.419      ;
; 0.611  ; ButtonProc:UBut|f1[1]                             ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[20] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.099      ; 6.409      ;
; 0.614  ; ButtonProc:UBut|f1[1]                             ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[27] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.099      ; 6.406      ;
; 0.626  ; ButtonProc:UBut|f1[1]                             ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[30] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.099      ; 6.394      ;
; 0.633  ; ButtonProc:UBut|f1[1]                             ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[31] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.101      ; 6.389      ;
; 0.633  ; ButtonProc:UBut|f1[1]                             ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.101      ; 6.389      ;
; 0.646  ; ButtonProc:UBut|f1[1]                             ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.101      ; 6.376      ;
; 0.651  ; ButtonProc:UBut|f2[1]                             ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.104      ; 6.374      ;
; 0.681  ; ButtonProc:UBut|f2[1]                             ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[2]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.103      ; 6.343      ;
; 0.704  ; ButtonProc:UBut|f1[1]                             ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[29] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.099      ; 6.316      ;
; 0.751  ; ButtonProc:UBut|f1[1]                             ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[28] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.099      ; 6.269      ;
; 0.934  ; ButtonProc:UBut|f2[1]                             ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[1]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.102      ; 6.089      ;
; 1.064  ; ButtonProc:UBut|f1[1]                             ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[1]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 2.101      ; 5.958      ;
; 12.401 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[1] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[2]  ; C                                                ; C           ; 20.000       ; -0.081     ; 7.519      ;
; 12.442 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[1] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[26] ; C                                                ; C           ; 20.000       ; -0.081     ; 7.478      ;
; 12.519 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[1] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[7]  ; C                                                ; C           ; 20.000       ; -0.081     ; 7.401      ;
; 12.598 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[1] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[6]  ; C                                                ; C           ; 20.000       ; -0.081     ; 7.322      ;
; 12.673 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[1] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[9]  ; C                                                ; C           ; 20.000       ; -0.080     ; 7.248      ;
; 12.707 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[1] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[4]  ; C                                                ; C           ; 20.000       ; -0.080     ; 7.214      ;
; 12.740 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[1] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[5]  ; C                                                ; C           ; 20.000       ; -0.081     ; 7.180      ;
; 12.749 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[1] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[8]  ; C                                                ; C           ; 20.000       ; -0.081     ; 7.171      ;
; 12.750 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[1] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[15] ; C                                                ; C           ; 20.000       ; -0.081     ; 7.170      ;
; 12.750 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[1] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[10] ; C                                                ; C           ; 20.000       ; -0.081     ; 7.170      ;
; 12.784 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[1] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[3]  ; C                                                ; C           ; 20.000       ; -0.080     ; 7.137      ;
; 12.803 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[1] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[14] ; C                                                ; C           ; 20.000       ; -0.081     ; 7.117      ;
; 12.845 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[1] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[16] ; C                                                ; C           ; 20.000       ; -0.081     ; 7.075      ;
; 12.855 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[1] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[22] ; C                                                ; C           ; 20.000       ; -0.081     ; 7.065      ;
; 12.858 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[1] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[17] ; C                                                ; C           ; 20.000       ; -0.081     ; 7.062      ;
; 12.887 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[1] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[23] ; C                                                ; C           ; 20.000       ; -0.083     ; 7.031      ;
; 12.890 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[1] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[11] ; C                                                ; C           ; 20.000       ; -0.081     ; 7.030      ;
; 12.910 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[1] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[12] ; C                                                ; C           ; 20.000       ; -0.081     ; 7.010      ;
; 12.912 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[2] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[3]  ; C                                                ; C           ; 20.000       ; -0.081     ; 7.008      ;
; 12.920 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[1] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[13] ; C                                                ; C           ; 20.000       ; -0.081     ; 7.000      ;
; 12.926 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[2] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[9]  ; C                                                ; C           ; 20.000       ; -0.081     ; 6.994      ;
; 12.930 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[1] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[21] ; C                                                ; C           ; 20.000       ; -0.085     ; 6.986      ;
; 12.937 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[1] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[24] ; C                                                ; C           ; 20.000       ; -0.081     ; 6.983      ;
; 12.945 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[1] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[20] ; C                                                ; C           ; 20.000       ; -0.083     ; 6.973      ;
; 12.960 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[2] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[15] ; C                                                ; C           ; 20.000       ; -0.081     ; 6.960      ;
; 12.960 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[1] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[30] ; C                                                ; C           ; 20.000       ; -0.083     ; 6.958      ;
; 12.962 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[1] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[1]  ; C                                                ; C           ; 20.000       ; -0.081     ; 6.958      ;
; 12.980 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[1] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[18] ; C                                                ; C           ; 20.000       ; -0.081     ; 6.940      ;
; 12.994 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[2] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[6]  ; C                                                ; C           ; 20.000       ; -0.081     ; 6.926      ;
; 13.010 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[2] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[4]  ; C                                                ; C           ; 20.000       ; -0.084     ; 6.907      ;
; 13.020 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[2] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[7]  ; C                                                ; C           ; 20.000       ; -0.081     ; 6.900      ;
; 13.020 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[1] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[19] ; C                                                ; C           ; 20.000       ; -0.081     ; 6.900      ;
; 13.021 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[2] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[5]  ; C                                                ; C           ; 20.000       ; -0.081     ; 6.899      ;
; 13.037 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[1] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[27] ; C                                                ; C           ; 20.000       ; -0.083     ; 6.881      ;
; 13.055 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[2] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[10] ; C                                                ; C           ; 20.000       ; -0.081     ; 6.865      ;
; 13.056 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[1] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[31] ; C                                                ; C           ; 20.000       ; -0.081     ; 6.864      ;
; 13.056 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[1] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[25] ; C                                                ; C           ; 20.000       ; -0.081     ; 6.864      ;
; 13.070 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[2] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[11] ; C                                                ; C           ; 20.000       ; -0.081     ; 6.850      ;
+--------+---------------------------------------------------+----------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                          ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.431 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_b6m:auto_generated|dffe3a[0]                         ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_b6m:auto_generated|altsyncram_1l31:altsyncram4|ram_block5a36~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.160      ;
; 0.439 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_u4m:auto_generated|cntr_7pf:cntr1|counter_reg_bit[1]                                  ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_u4m:auto_generated|altsyncram_3b81:altsyncram2|ram_block3a0~porta_address_reg0                                   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.167      ;
; 0.439 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_u4m:auto_generated|cntr_7pf:cntr1|counter_reg_bit[1]                                  ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_u4m:auto_generated|altsyncram_3b81:altsyncram2|ram_block3a0~portb_address_reg0                                   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.168      ;
; 0.452 ; Block1:BlockU2|ADSR:ADSR_inst|add_sub                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|add_sub                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|BUSY                                                                                                                                                                                                       ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|BUSY                                                                                                                                                                                                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.release                                                                                                                                                                                                ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.release                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.attack                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.attack                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; ButtonProc:UBut|f1[1]                                                                                                                                                                                                                                 ; ButtonProc:UBut|f1[1]                                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_b6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_b6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|BUSY                                                                                                                                                                                                       ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|BUSY                                                                                                                                                                                                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.attack                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.attack                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.release                                                                                                                                                                                                ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.release                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain                                                                                                                                                                                                ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay                                                                                                                                                                                                  ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay                                                                                                                                                                                                                             ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay                                                                                                                                                                                                  ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay                                                                                                                                                                                                                             ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain                                                                                                                                                                                                ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Block1:BlockU1|ADSR:ADSR_inst|add_sub                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|add_sub                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.464 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_b6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_b6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.758      ;
; 0.483 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.release                                                                                                                                                                                                ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.idle                                                                                                                                                                                                                              ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.777      ;
; 0.498 ; Block1:BlockU2|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component|sign_int_a_reg2                                                                                             ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_f6m:auto_generated|altsyncram_2e81:altsyncram2|ram_block3a0~porta_datain_reg0               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 1.239      ;
; 0.498 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|exp_result_ff[3]                                                                                                                                                          ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|dataa_reg[26]                                                                                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.793      ;
; 0.499 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|man_res_dffe4[8]                                                                                                                             ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|man_out_dffe5[8]                                                                                                                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.793      ;
; 0.499 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|exp_result_ff[0]                                                                                                                                                          ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|dataa_reg[23]                                                                                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.794      ;
; 0.500 ; Block1:BlockU2|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component|sign_int_a_reg1                                                                                             ; Block1:BlockU2|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component|sign_int_a_reg2                                                                                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.793      ;
; 0.501 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|sign_node_ff0                                                                                                                                                             ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|sign_node_ff1                                                                                                                                                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.793      ;
; 0.501 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|man_res_dffe4[5]                                                                                                                             ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|man_out_dffe5[5]                                                                                                                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|sign_input_reg2                                                                                             ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|sign_input_reg3                                                                                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|dataa_reg[31]                                                                                               ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|sign_input_reg1                                                                                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|sign_node_ff1                                                                                                                                                             ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|sign_node_ff2                                                                                                                                                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_result_ff[6]                                                                                                                                                          ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|dataa_reg[6]                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_result_ff[14]                                                                                                                                                         ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|dataa_reg[14]                                                                                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|man_out_dffe5[13]                                                                                                                            ; Block1:BlockU1|ADSR:ADSR_inst|data1[13]                                                                                                                                                                                                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.502 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|dataa_reg[31]                                                                                               ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|sign_input_reg1                                                                                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|sign_node_ff3                                                                                                                                                             ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|sign_node_ff4                                                                                                                                                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|sign_node_ff2                                                                                                                                                             ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|sign_node_ff3                                                                                                                                                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|man_or_reg2                                                                                                 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|man_or_reg3                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_result_ff[14]                                                                                                                                                         ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|dataa_reg[14]                                                                                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|sign_input_reg1                                                                                             ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|sign_input_reg2                                                                                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|sign_node_ff0                                                                                                                                                             ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|sign_node_ff1                                                                                                                                                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|man_res_dffe4[9]                                                                                                                             ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|man_out_dffe5[9]                                                                                                                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.503 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|man_res_dffe4[10]                                                                                                                            ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|man_out_dffe5[10]                                                                                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.796      ;
; 0.504 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_add_sub:exp_add_adder|add_sub_tdj:auto_generated|pipeline_dffe[6]                                                                                                     ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|exp_add_p1[6]                                                                                                                                                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.796      ;
; 0.504 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_add_sub:exp_add_adder|add_sub_tdj:auto_generated|pipeline_dffe[2]                                                                                                     ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|exp_add_p1[2]                                                                                                                                                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.796      ;
; 0.504 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_add_sub:exp_add_adder|add_sub_tdj:auto_generated|pipeline_dffe[0]                                                                                                     ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|exp_add_p1[0]                                                                                                                                                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.796      ;
; 0.511 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_round_p2[17]                                                                                                                                                          ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_result_ff[17]                                                                                                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.805      ;
; 0.525 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|mantissa_input_reg[0]                                                                                       ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|CONV_FLOAT_TO_INT_altbarrel_shift_00g:altbarrel_shift6|sbit_piper1d[0]                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.818      ;
; 0.526 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay                                                                                                                                                                                                  ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.820      ;
; 0.527 ; Block1:BlockU1|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component|mag_int_a_reg[2]                                                                                            ; Block1:BlockU1|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component|mag_int_a_reg2[2]                                                                                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.821      ;
; 0.532 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.idle                                                                                                                                                                                                   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|BUSY                                                                                                                                                                                                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.826      ;
; 0.533 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.idle                                                                                                                                                                                                   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|BUSY                                                                                                                                                                                                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.827      ;
; 0.533 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.idle                                                                                                                                                                                                   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.attack                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.827      ;
; 0.533 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_b6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_b6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.827      ;
; 0.535 ; Block1:BlockU1|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component|mag_int_a_reg2[0]                                                                                           ; Block1:BlockU1|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component|CONV_INT_TO_FLOAT_altbarrel_shift_qvf:altbarrel_shift5|sbit_piper1d[0]                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.827      ;
; 0.542 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_b6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_b6m:auto_generated|altsyncram_1l31:altsyncram4|ram_block5a0~porta_address_reg0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.274      ;
; 0.548 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_round_p2[24]                                                                                                                                                          ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_result_ff[15]                                                                                                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.842      ;
; 0.548 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_round_p2[24]                                                                                                                                                          ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_result_ff[16]                                                                                                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.842      ;
; 0.552 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|CONV_FLOAT_TO_INT_altbarrel_shift_00g:altbarrel_shift6|sel_pipec5r1d                                        ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|CONV_FLOAT_TO_INT_altbarrel_shift_00g:altbarrel_shift6|sbit_piper2d[2]                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.846      ;
; 0.555 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|CONV_FLOAT_TO_INT_altbarrel_shift_00g:altbarrel_shift6|sel_pipec5r1d                                        ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|CONV_FLOAT_TO_INT_altbarrel_shift_00g:altbarrel_shift6|sbit_piper2d[3]                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.849      ;
; 0.557 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|CONV_FLOAT_TO_INT_altbarrel_shift_00g:altbarrel_shift6|sel_pipec5r1d                                        ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|CONV_FLOAT_TO_INT_altbarrel_shift_00g:altbarrel_shift6|sbit_piper2d[2]                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.850      ;
; 0.557 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|man_leading_zeros_dffe31[3]                                                                                                                  ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[24]                                                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.850      ;
; 0.558 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|CONV_FLOAT_TO_INT_altbarrel_shift_00g:altbarrel_shift6|sel_pipec5r1d                                        ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|CONV_FLOAT_TO_INT_altbarrel_shift_00g:altbarrel_shift6|sbit_piper2d[9]                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.852      ;
; 0.558 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|CONV_FLOAT_TO_INT_altbarrel_shift_00g:altbarrel_shift6|sel_pipec5r1d                                        ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|CONV_FLOAT_TO_INT_altbarrel_shift_00g:altbarrel_shift6|sbit_piper2d[1]                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.852      ;
; 0.559 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|CONV_FLOAT_TO_INT_altbarrel_shift_00g:altbarrel_shift6|sel_pipec5r1d                                        ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|CONV_FLOAT_TO_INT_altbarrel_shift_00g:altbarrel_shift6|sbit_piper2d[3]                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.852      ;
; 0.559 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|CONV_FLOAT_TO_INT_altbarrel_shift_00g:altbarrel_shift6|sel_pipec5r1d                                        ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|CONV_FLOAT_TO_INT_altbarrel_shift_00g:altbarrel_shift6|sbit_piper2d[0]                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.853      ;
; 0.582 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|CONV_FLOAT_TO_INT_altbarrel_shift_00g:altbarrel_shift6|sel_pipec3r1d                                        ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|CONV_FLOAT_TO_INT_altbarrel_shift_00g:altbarrel_shift6|sbit_piper2d[26]                                                                ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.875      ;
; 0.608 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_b6m:auto_generated|dffe3a[1]                         ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_b6m:auto_generated|altsyncram_1l31:altsyncram4|ram_block5a0~portb_address_reg0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.342      ;
; 0.627 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|need_complement_dffe2                                                                                                                        ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|man_add_sub_res_sign_dffe21                                                                                                                                             ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.920      ;
; 0.642 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|man_or2_reg1                                                                                                ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|man_or_reg2                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.935      ;
; 0.642 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|added_power2_reg[5]                                                                                         ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|max_shift_reg                                                                                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.935      ;
; 0.643 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|man_or2_reg1                                                                                                ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|man_or_reg2                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.937      ;
; 0.647 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|added_power2_reg[4]                                                                                         ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|max_shift_reg                                                                                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.940      ;
; 0.656 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.attack                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CURRENT_STATE[0]                                                                                                                                                                                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.950      ;
; 0.657 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.attack                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CURRENT_STATE[1]                                                                                                                                                                                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.951      ;
; 0.657 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|man_or_reg3                                                                                                 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|integer_rounded_reg[0]                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.951      ;
; 0.680 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_add_sub:exp_add_adder|add_sub_tdj:auto_generated|pipeline_dffe[1]                                                                                                     ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|exp_add_p1[1]                                                                                                                                                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.974      ;
; 0.682 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_add_sub:exp_add_adder|add_sub_tdj:auto_generated|pipeline_dffe[8]                                                                                                     ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|exp_add_p1[8]                                                                                                                                                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.976      ;
; 0.682 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_u4m:auto_generated|cntr_7pf:cntr1|counter_reg_bit[1]                                  ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_u4m:auto_generated|cntr_7pf:cntr1|counter_reg_bit[1]                                                             ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.976      ;
; 0.683 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_result_ff[13]                                                                                                                                                         ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|dataa_reg[13]                                                                                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.975      ;
; 0.684 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_add_sub:exp_add_adder|add_sub_tdj:auto_generated|pipeline_dffe[4]                                                                                                     ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|exp_add_p1[4]                                                                                                                                                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.978      ;
; 0.686 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|man_add_sub_res_mag_dffe21[0]                                                                                                                ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|man_dffe31[0]                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.978      ;
; 0.687 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|exp_result_ff[5]                                                                                                                                                          ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|dataa_reg[28]                                                                                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.982      ;
; 0.689 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|exp_result_ff[4]                                                                                                                                                          ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|dataa_reg[27]                                                                                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.984      ;
; 0.692 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_result_ff[11]                                                                                                                                                         ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|dataa_reg[11]                                                                                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.984      ;
; 0.692 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_result_ff[5]                                                                                                                                                          ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|dataa_reg[5]                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.987      ;
; 0.693 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_result_ff[22]                                                                                                                                                         ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|dataa_reg[22]                                                                                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.988      ;
; 0.693 ; Block1:BlockU1|ADSR:ADSR_inst|data1[9]                                                                                                                                                                                                                ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|dataa_man_dffe1[11]                                                                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.986      ;
; 0.697 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|dataa_reg[12]                                                                                               ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|mantissa_input_reg[12]                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.990      ;
; 0.697 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|lpm_add_sub:add_sub5|add_sub_kpj:auto_generated|lcell_ffa[7]                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|exp_res_dffe3[7]                                                                                                                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.988      ;
; 0.697 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|CONV_FLOAT_TO_INT_altbarrel_shift_00g:altbarrel_shift6|sbit_piper1d[10]                                     ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|CONV_FLOAT_TO_INT_altbarrel_shift_00g:altbarrel_shift6|sbit_piper2d[18]                                                                ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.990      ;
; 0.697 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_result_ff[4]                                                                                                                                                          ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|dataa_reg[4]                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.991      ;
; 0.697 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|exp_result_ff[1]                                                                                                                                                          ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|dataa_reg[24]                                                                                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.992      ;
; 0.697 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|exp_result_ff[6]                                                                                                                                                          ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|dataa_reg[29]                                                                                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.992      ;
; 0.697 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|dataa_reg[15]                                                                                               ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|mantissa_input_reg[15]                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.991      ;
; 0.698 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_result_ff[12]                                                                                                                                                         ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|dataa_reg[12]                                                                                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.991      ;
; 0.698 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|zero_man_sign_dffe2                                                                                                                          ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|zero_man_sign_dffe21                                                                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.992      ;
; 0.698 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|dataa_reg[3]                                                                                                ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|mantissa_input_reg[3]                                                                                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.992      ;
; 0.698 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|sign_node_ff4                                                                                                                                                             ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|dataa_reg[31]                                                                                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.991      ;
; 0.698 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_round_p2[7]                                                                                                                                                           ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_result_ff[7]                                                                                                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.989      ;
; 0.699 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|dataa_reg[19]                                                                                               ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|mantissa_input_reg[19]                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.992      ;
; 0.699 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_result_ff[13]                                                                                                                                                         ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|dataa_reg[13]                                                                                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.992      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'UPLL|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                         ;
+-------+--------------------------------+--------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                        ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.745 ; ROMSERIAL:UROM|currentADDR[5]  ; ROMSERIAL:UROM|currentADDR[5]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.037      ;
; 0.747 ; ROMSERIAL:UROM|currentADDR[7]  ; ROMSERIAL:UROM|currentADDR[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.039      ;
; 0.748 ; ROMSERIAL:UROM|currentADDR[8]  ; ROMSERIAL:UROM|currentADDR[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.040      ;
; 0.749 ; ROMSERIAL:UROM|currentADDR[6]  ; ROMSERIAL:UROM|currentADDR[6]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.041      ;
; 0.761 ; ROMSERIAL:UROM|currentADDR[15] ; ROMSERIAL:UROM|currentADDR[15] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.054      ;
; 0.762 ; ROMSERIAL:UROM|currentADDR[21] ; ROMSERIAL:UROM|currentADDR[21] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; ROMSERIAL:UROM|currentADDR[17] ; ROMSERIAL:UROM|currentADDR[17] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.055      ;
; 0.763 ; ROMSERIAL:UROM|currentADDR[29] ; ROMSERIAL:UROM|currentADDR[29] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; ROMSERIAL:UROM|currentADDR[19] ; ROMSERIAL:UROM|currentADDR[19] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; ROMSERIAL:UROM|currentADDR[18] ; ROMSERIAL:UROM|currentADDR[18] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; ROMSERIAL:UROM|currentADDR[14] ; ROMSERIAL:UROM|currentADDR[14] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; ROMSERIAL:UROM|currentADDR[13] ; ROMSERIAL:UROM|currentADDR[13] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; ROMSERIAL:UROM|currentADDR[11] ; ROMSERIAL:UROM|currentADDR[11] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; ROMSERIAL:UROM|currentADDR[3]  ; ROMSERIAL:UROM|currentADDR[3]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; ROMSERIAL:UROM|currentADDR[2]  ; ROMSERIAL:UROM|currentADDR[2]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.055      ;
; 0.764 ; ROMSERIAL:UROM|currentADDR[28] ; ROMSERIAL:UROM|currentADDR[28] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; ROMSERIAL:UROM|currentADDR[27] ; ROMSERIAL:UROM|currentADDR[27] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; ROMSERIAL:UROM|currentADDR[26] ; ROMSERIAL:UROM|currentADDR[26] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; ROMSERIAL:UROM|currentADDR[25] ; ROMSERIAL:UROM|currentADDR[25] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; ROMSERIAL:UROM|currentADDR[23] ; ROMSERIAL:UROM|currentADDR[23] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; ROMSERIAL:UROM|currentADDR[20] ; ROMSERIAL:UROM|currentADDR[20] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; ROMSERIAL:UROM|currentADDR[16] ; ROMSERIAL:UROM|currentADDR[16] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; ROMSERIAL:UROM|currentADDR[12] ; ROMSERIAL:UROM|currentADDR[12] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.056      ;
; 0.764 ; ROMSERIAL:UROM|currentADDR[10] ; ROMSERIAL:UROM|currentADDR[10] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.056      ;
; 0.764 ; ROMSERIAL:UROM|currentADDR[9]  ; ROMSERIAL:UROM|currentADDR[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.056      ;
; 0.764 ; ROMSERIAL:UROM|currentADDR[4]  ; ROMSERIAL:UROM|currentADDR[4]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.056      ;
; 0.765 ; ROMSERIAL:UROM|currentADDR[30] ; ROMSERIAL:UROM|currentADDR[30] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.058      ;
; 0.766 ; ROMSERIAL:UROM|currentADDR[24] ; ROMSERIAL:UROM|currentADDR[24] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; ROMSERIAL:UROM|currentADDR[22] ; ROMSERIAL:UROM|currentADDR[22] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.059      ;
; 0.811 ; ROMSERIAL:UROM|currentADDR[0]  ; ROMSERIAL:UROM|currentADDR[0]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.103      ;
; 1.100 ; ROMSERIAL:UROM|currentADDR[5]  ; ROMSERIAL:UROM|currentADDR[6]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.392      ;
; 1.101 ; ROMSERIAL:UROM|currentADDR[7]  ; ROMSERIAL:UROM|currentADDR[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.393      ;
; 1.109 ; ROMSERIAL:UROM|currentADDR[8]  ; ROMSERIAL:UROM|currentADDR[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.401      ;
; 1.110 ; ROMSERIAL:UROM|currentADDR[6]  ; ROMSERIAL:UROM|currentADDR[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.402      ;
; 1.115 ; ROMSERIAL:UROM|currentADDR[15] ; ROMSERIAL:UROM|currentADDR[16] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.408      ;
; 1.116 ; ROMSERIAL:UROM|currentADDR[17] ; ROMSERIAL:UROM|currentADDR[18] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.409      ;
; 1.117 ; ROMSERIAL:UROM|currentADDR[13] ; ROMSERIAL:UROM|currentADDR[14] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.409      ;
; 1.117 ; ROMSERIAL:UROM|currentADDR[19] ; ROMSERIAL:UROM|currentADDR[20] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.410      ;
; 1.117 ; ROMSERIAL:UROM|currentADDR[11] ; ROMSERIAL:UROM|currentADDR[12] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.409      ;
; 1.117 ; ROMSERIAL:UROM|currentADDR[3]  ; ROMSERIAL:UROM|currentADDR[4]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.409      ;
; 1.117 ; ROMSERIAL:UROM|currentADDR[29] ; ROMSERIAL:UROM|currentADDR[30] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.410      ;
; 1.117 ; ROMSERIAL:UROM|currentADDR[21] ; ROMSERIAL:UROM|currentADDR[22] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.410      ;
; 1.118 ; ROMSERIAL:UROM|currentADDR[27] ; ROMSERIAL:UROM|currentADDR[28] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.411      ;
; 1.118 ; ROMSERIAL:UROM|currentADDR[25] ; ROMSERIAL:UROM|currentADDR[26] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.411      ;
; 1.118 ; ROMSERIAL:UROM|currentADDR[9]  ; ROMSERIAL:UROM|currentADDR[10] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.410      ;
; 1.118 ; ROMSERIAL:UROM|currentADDR[23] ; ROMSERIAL:UROM|currentADDR[24] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.411      ;
; 1.118 ; ROMSERIAL:UROM|currentADDR[8]  ; ROMSERIAL:UROM|currentADDR[10] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.410      ;
; 1.119 ; ROMSERIAL:UROM|currentADDR[6]  ; ROMSERIAL:UROM|currentADDR[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.411      ;
; 1.124 ; ROMSERIAL:UROM|currentADDR[14] ; ROMSERIAL:UROM|currentADDR[15] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.416      ;
; 1.124 ; ROMSERIAL:UROM|currentADDR[18] ; ROMSERIAL:UROM|currentADDR[19] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.417      ;
; 1.124 ; ROMSERIAL:UROM|currentADDR[2]  ; ROMSERIAL:UROM|currentADDR[3]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.416      ;
; 1.125 ; ROMSERIAL:UROM|currentADDR[4]  ; ROMSERIAL:UROM|currentADDR[5]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.417      ;
; 1.125 ; ROMSERIAL:UROM|currentADDR[20] ; ROMSERIAL:UROM|currentADDR[21] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.418      ;
; 1.125 ; ROMSERIAL:UROM|currentADDR[16] ; ROMSERIAL:UROM|currentADDR[17] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.418      ;
; 1.125 ; ROMSERIAL:UROM|currentADDR[28] ; ROMSERIAL:UROM|currentADDR[29] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.418      ;
; 1.125 ; ROMSERIAL:UROM|currentADDR[12] ; ROMSERIAL:UROM|currentADDR[13] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.417      ;
; 1.125 ; ROMSERIAL:UROM|currentADDR[10] ; ROMSERIAL:UROM|currentADDR[11] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.417      ;
; 1.125 ; ROMSERIAL:UROM|currentADDR[26] ; ROMSERIAL:UROM|currentADDR[27] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.418      ;
; 1.127 ; ROMSERIAL:UROM|currentADDR[24] ; ROMSERIAL:UROM|currentADDR[25] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.420      ;
; 1.127 ; ROMSERIAL:UROM|currentADDR[22] ; ROMSERIAL:UROM|currentADDR[23] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.420      ;
; 1.133 ; ROMSERIAL:UROM|currentADDR[14] ; ROMSERIAL:UROM|currentADDR[16] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.425      ;
; 1.133 ; ROMSERIAL:UROM|currentADDR[18] ; ROMSERIAL:UROM|currentADDR[20] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.426      ;
; 1.133 ; ROMSERIAL:UROM|currentADDR[2]  ; ROMSERIAL:UROM|currentADDR[4]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.425      ;
; 1.134 ; ROMSERIAL:UROM|currentADDR[4]  ; ROMSERIAL:UROM|currentADDR[6]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.426      ;
; 1.134 ; ROMSERIAL:UROM|currentADDR[16] ; ROMSERIAL:UROM|currentADDR[18] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.427      ;
; 1.134 ; ROMSERIAL:UROM|currentADDR[12] ; ROMSERIAL:UROM|currentADDR[14] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.426      ;
; 1.134 ; ROMSERIAL:UROM|currentADDR[10] ; ROMSERIAL:UROM|currentADDR[12] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.426      ;
; 1.134 ; ROMSERIAL:UROM|currentADDR[28] ; ROMSERIAL:UROM|currentADDR[30] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.427      ;
; 1.134 ; ROMSERIAL:UROM|currentADDR[20] ; ROMSERIAL:UROM|currentADDR[22] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.427      ;
; 1.134 ; ROMSERIAL:UROM|currentADDR[26] ; ROMSERIAL:UROM|currentADDR[28] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.427      ;
; 1.136 ; ROMSERIAL:UROM|currentADDR[24] ; ROMSERIAL:UROM|currentADDR[26] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.429      ;
; 1.136 ; ROMSERIAL:UROM|currentADDR[22] ; ROMSERIAL:UROM|currentADDR[24] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.429      ;
; 1.158 ; ROMSERIAL:UROM|currentADDR[0]  ; ROMSERIAL:UROM|currentADDR[2]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.450      ;
; 1.231 ; ROMSERIAL:UROM|currentADDR[5]  ; ROMSERIAL:UROM|currentADDR[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.523      ;
; 1.232 ; ROMSERIAL:UROM|currentADDR[7]  ; ROMSERIAL:UROM|currentADDR[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.524      ;
; 1.240 ; ROMSERIAL:UROM|currentADDR[5]  ; ROMSERIAL:UROM|currentADDR[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.532      ;
; 1.241 ; ROMSERIAL:UROM|currentADDR[7]  ; ROMSERIAL:UROM|currentADDR[10] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.533      ;
; 1.246 ; ROMSERIAL:UROM|currentADDR[15] ; ROMSERIAL:UROM|currentADDR[17] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.539      ;
; 1.247 ; ROMSERIAL:UROM|currentADDR[17] ; ROMSERIAL:UROM|currentADDR[19] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.540      ;
; 1.248 ; ROMSERIAL:UROM|currentADDR[13] ; ROMSERIAL:UROM|currentADDR[15] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.540      ;
; 1.248 ; ROMSERIAL:UROM|currentADDR[3]  ; ROMSERIAL:UROM|currentADDR[5]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.540      ;
; 1.248 ; ROMSERIAL:UROM|currentADDR[19] ; ROMSERIAL:UROM|currentADDR[21] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.541      ;
; 1.248 ; ROMSERIAL:UROM|currentADDR[11] ; ROMSERIAL:UROM|currentADDR[13] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.540      ;
; 1.248 ; ROMSERIAL:UROM|currentADDR[21] ; ROMSERIAL:UROM|currentADDR[23] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.541      ;
; 1.249 ; ROMSERIAL:UROM|currentADDR[27] ; ROMSERIAL:UROM|currentADDR[29] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.542      ;
; 1.249 ; ROMSERIAL:UROM|currentADDR[9]  ; ROMSERIAL:UROM|currentADDR[11] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.541      ;
; 1.249 ; ROMSERIAL:UROM|currentADDR[25] ; ROMSERIAL:UROM|currentADDR[27] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.542      ;
; 1.249 ; ROMSERIAL:UROM|currentADDR[23] ; ROMSERIAL:UROM|currentADDR[25] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.542      ;
; 1.249 ; ROMSERIAL:UROM|currentADDR[8]  ; ROMSERIAL:UROM|currentADDR[11] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.541      ;
; 1.250 ; ROMSERIAL:UROM|currentADDR[6]  ; ROMSERIAL:UROM|currentADDR[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.542      ;
; 1.255 ; ROMSERIAL:UROM|currentADDR[15] ; ROMSERIAL:UROM|currentADDR[18] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.548      ;
; 1.256 ; ROMSERIAL:UROM|currentADDR[17] ; ROMSERIAL:UROM|currentADDR[20] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.549      ;
; 1.257 ; ROMSERIAL:UROM|currentADDR[13] ; ROMSERIAL:UROM|currentADDR[16] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.549      ;
; 1.257 ; ROMSERIAL:UROM|currentADDR[3]  ; ROMSERIAL:UROM|currentADDR[6]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.549      ;
; 1.257 ; ROMSERIAL:UROM|currentADDR[11] ; ROMSERIAL:UROM|currentADDR[14] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.549      ;
; 1.257 ; ROMSERIAL:UROM|currentADDR[19] ; ROMSERIAL:UROM|currentADDR[22] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.550      ;
; 1.257 ; ROMSERIAL:UROM|currentADDR[21] ; ROMSERIAL:UROM|currentADDR[24] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.550      ;
; 1.258 ; ROMSERIAL:UROM|currentADDR[9]  ; ROMSERIAL:UROM|currentADDR[12] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.550      ;
; 1.258 ; ROMSERIAL:UROM|currentADDR[27] ; ROMSERIAL:UROM|currentADDR[30] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.551      ;
; 1.258 ; ROMSERIAL:UROM|currentADDR[25] ; ROMSERIAL:UROM|currentADDR[28] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.551      ;
+-------+--------------------------------+--------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'C'                                                                                                                                                                                           ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                            ; Launch Clock                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; 1.771 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[31] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[31] ; C                                                ; C           ; 0.000        ; 0.081      ; 2.064      ;
; 2.064 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[28] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[28] ; C                                                ; C           ; 0.000        ; 0.082      ; 2.358      ;
; 2.081 ; ButtonProc:UBut|f2[1]                              ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.627      ; 5.000      ;
; 2.094 ; ButtonProc:UBut|f1[1]                              ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[28] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.623      ; 5.009      ;
; 2.102 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[30] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[30] ; C                                                ; C           ; 0.000        ; 0.082      ; 2.396      ;
; 2.116 ; ButtonProc:UBut|f2[1]                              ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[28] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.626      ; 5.034      ;
; 2.141 ; ButtonProc:UBut|f2[1]                              ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[22] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.627      ; 5.060      ;
; 2.144 ; ButtonProc:UBut|f2[1]                              ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[20] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.625      ; 5.061      ;
; 2.155 ; ButtonProc:UBut|f2[1]                              ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[16] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.626      ; 5.073      ;
; 2.170 ; ButtonProc:UBut|f2[1]                              ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.627      ; 5.089      ;
; 2.172 ; ButtonProc:UBut|f1[1]                              ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[20] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.622      ; 5.086      ;
; 2.184 ; ButtonProc:UBut|f1[1]                              ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[30] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.623      ; 5.099      ;
; 2.188 ; ButtonProc:UBut|f1[1]                              ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[24] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.624      ; 5.104      ;
; 2.201 ; ButtonProc:UBut|f2[1]                              ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[26] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.627      ; 5.120      ;
; 2.201 ; ButtonProc:UBut|f1[1]                              ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.624      ; 5.117      ;
; 2.210 ; ButtonProc:UBut|f1[1]                              ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[29] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.623      ; 5.125      ;
; 2.216 ; ButtonProc:UBut|f2[1]                              ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.626      ; 5.134      ;
; 2.238 ; ButtonProc:UBut|f1[1]                              ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.624      ; 5.154      ;
; 2.246 ; ButtonProc:UBut|f1[1]                              ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[27] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.623      ; 5.161      ;
; 2.247 ; ButtonProc:UBut|f1[1]                              ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[22] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.624      ; 5.163      ;
; 2.252 ; ButtonProc:UBut|f2[1]                              ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.626      ; 5.170      ;
; 2.258 ; ButtonProc:UBut|f2[1]                              ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[30] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.626      ; 5.176      ;
; 2.272 ; ButtonProc:UBut|f1[1]                              ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[31] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.624      ; 5.188      ;
; 2.279 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[31] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[31] ; C                                                ; C           ; 0.000        ; 0.081      ; 2.572      ;
; 2.281 ; ButtonProc:UBut|f1[1]                              ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[10] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.624      ; 5.197      ;
; 2.284 ; ButtonProc:UBut|f1[1]                              ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.624      ; 5.200      ;
; 2.284 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[30] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[30] ; C                                                ; C           ; 0.000        ; 0.082      ; 2.578      ;
; 2.285 ; ButtonProc:UBut|f2[1]                              ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[31] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.627      ; 5.204      ;
; 2.301 ; ButtonProc:UBut|f1[1]                              ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[16] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.624      ; 5.217      ;
; 2.312 ; ButtonProc:UBut|f1[1]                              ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.624      ; 5.228      ;
; 2.315 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[28] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[28] ; C                                                ; C           ; 0.000        ; 0.082      ; 2.609      ;
; 2.318 ; ButtonProc:UBut|f2[1]                              ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.626      ; 5.236      ;
; 2.328 ; ButtonProc:UBut|f2[1]                              ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[27] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.626      ; 5.246      ;
; 2.332 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; C                                                ; C           ; 0.000        ; 0.081      ; 2.625      ;
; 2.334 ; ButtonProc:UBut|f1[1]                              ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.624      ; 5.250      ;
; 2.336 ; ButtonProc:UBut|f1[1]                              ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[4]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.626      ; 5.254      ;
; 2.336 ; ButtonProc:UBut|f1[1]                              ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[1]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.624      ; 5.252      ;
; 2.337 ; ButtonProc:UBut|f1[1]                              ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[19] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.624      ; 5.253      ;
; 2.338 ; ButtonProc:UBut|f2[1]                              ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[17] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.626      ; 5.256      ;
; 2.338 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[29] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[29] ; C                                                ; C           ; 0.000        ; 0.082      ; 2.632      ;
; 2.346 ; ButtonProc:UBut|f2[1]                              ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[4]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.623      ; 5.261      ;
; 2.346 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[27] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[27] ; C                                                ; C           ; 0.000        ; 0.082      ; 2.640      ;
; 2.352 ; ButtonProc:UBut|f1[1]                              ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[21] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.620      ; 5.264      ;
; 2.373 ; ButtonProc:UBut|f2[1]                              ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[29] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.626      ; 5.291      ;
; 2.379 ; ButtonProc:UBut|f2[1]                              ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.626      ; 5.297      ;
; 2.389 ; ButtonProc:UBut|f1[1]                              ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.624      ; 5.305      ;
; 2.395 ; ButtonProc:UBut|f1[1]                              ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.624      ; 5.311      ;
; 2.398 ; ButtonProc:UBut|f2[1]                              ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[5]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.626      ; 5.316      ;
; 2.401 ; ButtonProc:UBut|f2[1]                              ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[2]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.626      ; 5.319      ;
; 2.403 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[29] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[29] ; C                                                ; C           ; 0.000        ; 0.082      ; 2.697      ;
; 2.408 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[30] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[31] ; C                                                ; C           ; 0.000        ; 0.083      ; 2.703      ;
; 2.410 ; ButtonProc:UBut|f2[1]                              ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[21] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.623      ; 5.325      ;
; 2.413 ; ButtonProc:UBut|f2[1]                              ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[1]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.626      ; 5.331      ;
; 2.419 ; ButtonProc:UBut|f2[1]                              ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[10] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.626      ; 5.337      ;
; 2.423 ; ButtonProc:UBut|f1[1]                              ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[5]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.624      ; 5.339      ;
; 2.430 ; ButtonProc:UBut|f2[1]                              ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.626      ; 5.348      ;
; 2.440 ; ButtonProc:UBut|f2[1]                              ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.626      ; 5.358      ;
; 2.444 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[25] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[25] ; C                                                ; C           ; 0.000        ; 0.081      ; 2.737      ;
; 2.445 ; ButtonProc:UBut|f2[1]                              ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[6]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.626      ; 5.363      ;
; 2.445 ; ButtonProc:UBut|f1[1]                              ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[3]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.625      ; 5.362      ;
; 2.446 ; ButtonProc:UBut|f2[1]                              ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[19] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.626      ; 5.364      ;
; 2.451 ; ButtonProc:UBut|f2[1]                              ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.626      ; 5.369      ;
; 2.451 ; ButtonProc:UBut|f1[1]                              ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[17] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.624      ; 5.367      ;
; 2.458 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[27] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[28] ; C                                                ; C           ; 0.000        ; 0.082      ; 2.752      ;
; 2.474 ; ButtonProc:UBut|f2[1]                              ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.626      ; 5.392      ;
; 2.484 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[24] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[24] ; C                                                ; C           ; 0.000        ; 0.081      ; 2.777      ;
; 2.485 ; ButtonProc:UBut|f1[1]                              ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.623      ; 5.400      ;
; 2.488 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[28] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[31] ; C                                                ; C           ; 0.000        ; 0.083      ; 2.783      ;
; 2.492 ; ButtonProc:UBut|f1[1]                              ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.625      ; 5.409      ;
; 2.495 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[22] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[22] ; C                                                ; C           ; 0.000        ; 0.081      ; 2.788      ;
; 2.501 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[27] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[27] ; C                                                ; C           ; 0.000        ; 0.082      ; 2.795      ;
; 2.520 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[28] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[30] ; C                                                ; C           ; 0.000        ; 0.082      ; 2.814      ;
; 2.527 ; ButtonProc:UBut|f1[1]                              ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[6]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.624      ; 5.443      ;
; 2.554 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[26] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[26] ; C                                                ; C           ; 0.000        ; 0.081      ; 2.847      ;
; 2.562 ; ButtonProc:UBut|f2[1]                              ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.626      ; 5.480      ;
; 2.564 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[25] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[25] ; C                                                ; C           ; 0.000        ; 0.081      ; 2.857      ;
; 2.566 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[25] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[28] ; C                                                ; C           ; 0.000        ; 0.080      ; 2.858      ;
; 2.569 ; ButtonProc:UBut|f2[1]                              ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.626      ; 5.487      ;
; 2.570 ; ButtonProc:UBut|f1[1]                              ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.624      ; 5.486      ;
; 2.570 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[27] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[31] ; C                                                ; C           ; 0.000        ; 0.083      ; 2.865      ;
; 2.576 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[28] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[29] ; C                                                ; C           ; 0.000        ; 0.082      ; 2.870      ;
; 2.600 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[27] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[30] ; C                                                ; C           ; 0.000        ; 0.082      ; 2.894      ;
; 2.606 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[29] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[30] ; C                                                ; C           ; 0.000        ; 0.082      ; 2.900      ;
; 2.607 ; ButtonProc:UBut|f1[1]                              ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[2]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.624      ; 5.523      ;
; 2.610 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[25] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[29] ; C                                                ; C           ; 0.000        ; 0.080      ; 2.902      ;
; 2.613 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[29] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[31] ; C                                                ; C           ; 0.000        ; 0.083      ; 2.908      ;
; 2.636 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[29] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[30] ; C                                                ; C           ; 0.000        ; 0.082      ; 2.930      ;
; 2.646 ; ButtonProc:UBut|f1[1]                              ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.624      ; 5.562      ;
; 2.646 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[25] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[27] ; C                                                ; C           ; 0.000        ; 0.080      ; 2.938      ;
; 2.647 ; ButtonProc:UBut|f1[1]                              ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[26] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.624      ; 5.563      ;
; 2.654 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[22] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[22] ; C                                                ; C           ; 0.000        ; 0.081      ; 2.947      ;
; 2.656 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[25] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[30] ; C                                                ; C           ; 0.000        ; 0.080      ; 2.948      ;
; 2.658 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[27] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[29] ; C                                                ; C           ; 0.000        ; 0.082      ; 2.952      ;
; 2.659 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[18] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[18] ; C                                                ; C           ; 0.000        ; 0.081      ; 2.952      ;
; 2.670 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[30] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[31] ; C                                                ; C           ; 0.000        ; 0.083      ; 2.965      ;
; 2.672 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[25] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[31] ; C                                                ; C           ; 0.000        ; 0.081      ; 2.965      ;
; 2.673 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[18] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[18] ; C                                                ; C           ; 0.000        ; 0.081      ; 2.966      ;
; 2.673 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[27] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[28] ; C                                                ; C           ; 0.000        ; 0.082      ; 2.967      ;
; 2.681 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[28] ; C                                                ; C           ; 0.000        ; 0.080      ; 2.973      ;
; 2.699 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[19] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[19] ; C                                                ; C           ; 0.000        ; 0.081      ; 2.992      ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                      ;
+------------+-----------------+--------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                       ; Note ;
+------------+-----------------+--------------------------------------------------+------+
; 94.46 MHz  ; 94.46 MHz       ; UPLL|altpll_component|auto_generated|pll1|clk[1] ;      ;
; 116.65 MHz ; 116.65 MHz      ; UPLL|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 137.32 MHz ; 137.32 MHz      ; C                                                ;      ;
+------------+-----------------+--------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                        ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; UPLL|altpll_component|auto_generated|pll1|clk[1] ; -4.043 ; -117.445      ;
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; -3.573 ; -828.018      ;
; C                                                ; 0.241  ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                        ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.400 ; 0.000         ;
; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.695 ; 0.000         ;
; C                                                ; 1.574 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                          ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; UPLL|altpll_component|auto_generated|pll1|clk[1] ; -1.701 ; -10.206       ;
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.799  ; 0.000         ;
; C                                                ; 9.772  ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'UPLL|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                    ;
+--------+------------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                              ; To Node                          ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; -4.043 ; ROMSERIAL:UROM|ROM1:U1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; ROMSERIAL:UROM|data_array[0][11] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 1.250        ; -0.459     ; 4.836      ;
; -3.907 ; ROMSERIAL:UROM|ROM1:U1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; ROMSERIAL:UROM|data_array[0][10] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 1.250        ; -0.459     ; 4.700      ;
; -3.896 ; ROMSERIAL:UROM|ROM1:U1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; ROMSERIAL:UROM|data_array[1][4]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 1.250        ; -0.456     ; 4.692      ;
; -3.886 ; ROMSERIAL:UROM|ROM1:U1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; ROMSERIAL:UROM|data_array[1][1]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 1.250        ; -0.457     ; 4.681      ;
; -3.882 ; ROMSERIAL:UROM|ROM1:U1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; ROMSERIAL:UROM|data_array[1][5]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 1.250        ; -0.456     ; 4.678      ;
; -3.873 ; ROMSERIAL:UROM|ROM1:U1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; ROMSERIAL:UROM|data_array[1][11] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 1.250        ; -0.457     ; 4.668      ;
; -3.870 ; ROMSERIAL:UROM|ROM1:U1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; ROMSERIAL:UROM|data_array[0][8]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 1.250        ; -0.450     ; 4.672      ;
; -3.854 ; ROMSERIAL:UROM|ROM1:U1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; ROMSERIAL:UROM|data_array[1][0]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 1.250        ; -0.457     ; 4.649      ;
; -3.750 ; ROMSERIAL:UROM|ROM1:U1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; ROMSERIAL:UROM|data_array[0][7]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 1.250        ; -0.449     ; 4.553      ;
; -3.744 ; ROMSERIAL:UROM|ROM1:U1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; ROMSERIAL:UROM|data_array[0][4]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 1.250        ; -0.449     ; 4.547      ;
; -3.646 ; ROMSERIAL:UROM|ROM1:U1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; ROMSERIAL:UROM|data_array[1][8]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 1.250        ; -0.457     ; 4.441      ;
; -3.592 ; ROMSERIAL:UROM|ROM1:U1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; ROMSERIAL:UROM|data_array[0][6]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 1.250        ; -0.450     ; 4.394      ;
; -3.581 ; ROMSERIAL:UROM|ROM1:U1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; ROMSERIAL:UROM|data_array[1][7]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 1.250        ; -0.456     ; 4.377      ;
; -3.580 ; ROMSERIAL:UROM|ROM1:U1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; ROMSERIAL:UROM|data_array[1][9]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 1.250        ; -0.457     ; 4.375      ;
; -3.569 ; ROMSERIAL:UROM|ROM1:U1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; ROMSERIAL:UROM|data_array[1][2]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 1.250        ; -0.455     ; 4.366      ;
; -3.541 ; ROMSERIAL:UROM|ROM1:U1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; ROMSERIAL:UROM|data_array[0][0]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 1.250        ; -0.451     ; 4.342      ;
; -3.539 ; ROMSERIAL:UROM|ROM1:U1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; ROMSERIAL:UROM|data_array[1][3]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 1.250        ; -0.455     ; 4.336      ;
; -3.537 ; ROMSERIAL:UROM|ROM1:U1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; ROMSERIAL:UROM|data_array[1][6]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 1.250        ; -0.456     ; 4.333      ;
; -3.536 ; ROMSERIAL:UROM|ROM1:U1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; ROMSERIAL:UROM|data_array[0][3]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 1.250        ; -0.455     ; 4.333      ;
; -3.532 ; ROMSERIAL:UROM|ROM1:U1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; ROMSERIAL:UROM|data_array[0][9]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 1.250        ; -0.450     ; 4.334      ;
; -3.511 ; ROMSERIAL:UROM|ROM1:U1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; ROMSERIAL:UROM|data_array[0][1]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 1.250        ; -0.451     ; 4.312      ;
; -3.492 ; ROMSERIAL:UROM|ROM1:U1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; ROMSERIAL:UROM|data_array[0][5]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 1.250        ; -0.450     ; 4.294      ;
; -3.110 ; ROMSERIAL:UROM|ROM1:U1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; ROMSERIAL:UROM|data_array[1][10] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 1.250        ; -0.449     ; 3.913      ;
; -3.108 ; ROMSERIAL:UROM|ROM1:U1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; ROMSERIAL:UROM|data_array[0][2]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 1.250        ; -0.448     ; 3.912      ;
; -2.968 ; ROMSERIAL:UROM|currentADDR[12]                                                                                         ; ROMSERIAL:UROM|data_array[0][11] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.084     ; 5.386      ;
; -2.968 ; ROMSERIAL:UROM|currentADDR[12]                                                                                         ; ROMSERIAL:UROM|data_array[0][3]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.084     ; 5.386      ;
; -2.968 ; ROMSERIAL:UROM|currentADDR[12]                                                                                         ; ROMSERIAL:UROM|data_array[0][10] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.084     ; 5.386      ;
; -2.962 ; ROMSERIAL:UROM|currentADDR[12]                                                                                         ; ROMSERIAL:UROM|data_array[1][3]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.084     ; 5.380      ;
; -2.962 ; ROMSERIAL:UROM|currentADDR[12]                                                                                         ; ROMSERIAL:UROM|data_array[1][2]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.084     ; 5.380      ;
; -2.961 ; ROMSERIAL:UROM|currentADDR[11]                                                                                         ; ROMSERIAL:UROM|data_array[0][11] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.084     ; 5.379      ;
; -2.961 ; ROMSERIAL:UROM|currentADDR[11]                                                                                         ; ROMSERIAL:UROM|data_array[0][3]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.084     ; 5.379      ;
; -2.961 ; ROMSERIAL:UROM|currentADDR[11]                                                                                         ; ROMSERIAL:UROM|data_array[0][10] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.084     ; 5.379      ;
; -2.955 ; ROMSERIAL:UROM|currentADDR[11]                                                                                         ; ROMSERIAL:UROM|data_array[1][3]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.084     ; 5.373      ;
; -2.955 ; ROMSERIAL:UROM|currentADDR[11]                                                                                         ; ROMSERIAL:UROM|data_array[1][2]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.084     ; 5.373      ;
; -2.954 ; ROMSERIAL:UROM|currentADDR[9]                                                                                          ; ROMSERIAL:UROM|data_array[0][11] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.084     ; 5.372      ;
; -2.954 ; ROMSERIAL:UROM|currentADDR[9]                                                                                          ; ROMSERIAL:UROM|data_array[0][3]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.084     ; 5.372      ;
; -2.954 ; ROMSERIAL:UROM|currentADDR[9]                                                                                          ; ROMSERIAL:UROM|data_array[0][10] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.084     ; 5.372      ;
; -2.948 ; ROMSERIAL:UROM|currentADDR[9]                                                                                          ; ROMSERIAL:UROM|data_array[1][3]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.084     ; 5.366      ;
; -2.948 ; ROMSERIAL:UROM|currentADDR[9]                                                                                          ; ROMSERIAL:UROM|data_array[1][2]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.084     ; 5.366      ;
; -2.931 ; ROMSERIAL:UROM|currentADDR[5]                                                                                          ; ROMSERIAL:UROM|data_array[0][11] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.084     ; 5.349      ;
; -2.931 ; ROMSERIAL:UROM|currentADDR[5]                                                                                          ; ROMSERIAL:UROM|data_array[0][3]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.084     ; 5.349      ;
; -2.931 ; ROMSERIAL:UROM|currentADDR[5]                                                                                          ; ROMSERIAL:UROM|data_array[0][10] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.084     ; 5.349      ;
; -2.926 ; ROMSERIAL:UROM|currentADDR[8]                                                                                          ; ROMSERIAL:UROM|data_array[0][11] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.084     ; 5.344      ;
; -2.926 ; ROMSERIAL:UROM|currentADDR[8]                                                                                          ; ROMSERIAL:UROM|data_array[0][3]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.084     ; 5.344      ;
; -2.926 ; ROMSERIAL:UROM|currentADDR[8]                                                                                          ; ROMSERIAL:UROM|data_array[0][10] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.084     ; 5.344      ;
; -2.925 ; ROMSERIAL:UROM|currentADDR[5]                                                                                          ; ROMSERIAL:UROM|data_array[1][3]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.084     ; 5.343      ;
; -2.925 ; ROMSERIAL:UROM|currentADDR[5]                                                                                          ; ROMSERIAL:UROM|data_array[1][2]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.084     ; 5.343      ;
; -2.922 ; ROMSERIAL:UROM|currentADDR[12]                                                                                         ; ROMSERIAL:UROM|data_array[0][5]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.077     ; 5.347      ;
; -2.922 ; ROMSERIAL:UROM|currentADDR[12]                                                                                         ; ROMSERIAL:UROM|data_array[0][0]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.077     ; 5.347      ;
; -2.922 ; ROMSERIAL:UROM|currentADDR[12]                                                                                         ; ROMSERIAL:UROM|data_array[0][1]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.077     ; 5.347      ;
; -2.922 ; ROMSERIAL:UROM|currentADDR[12]                                                                                         ; ROMSERIAL:UROM|data_array[0][2]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.077     ; 5.347      ;
; -2.922 ; ROMSERIAL:UROM|currentADDR[12]                                                                                         ; ROMSERIAL:UROM|data_array[0][6]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.077     ; 5.347      ;
; -2.920 ; ROMSERIAL:UROM|currentADDR[8]                                                                                          ; ROMSERIAL:UROM|data_array[1][3]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.084     ; 5.338      ;
; -2.920 ; ROMSERIAL:UROM|currentADDR[8]                                                                                          ; ROMSERIAL:UROM|data_array[1][2]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.084     ; 5.338      ;
; -2.915 ; ROMSERIAL:UROM|currentADDR[11]                                                                                         ; ROMSERIAL:UROM|data_array[0][5]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.077     ; 5.340      ;
; -2.915 ; ROMSERIAL:UROM|currentADDR[11]                                                                                         ; ROMSERIAL:UROM|data_array[0][0]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.077     ; 5.340      ;
; -2.915 ; ROMSERIAL:UROM|currentADDR[11]                                                                                         ; ROMSERIAL:UROM|data_array[0][1]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.077     ; 5.340      ;
; -2.915 ; ROMSERIAL:UROM|currentADDR[11]                                                                                         ; ROMSERIAL:UROM|data_array[0][2]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.077     ; 5.340      ;
; -2.915 ; ROMSERIAL:UROM|currentADDR[11]                                                                                         ; ROMSERIAL:UROM|data_array[0][6]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.077     ; 5.340      ;
; -2.912 ; ROMSERIAL:UROM|currentADDR[12]                                                                                         ; ROMSERIAL:UROM|data_array[1][0]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.083     ; 5.331      ;
; -2.912 ; ROMSERIAL:UROM|currentADDR[12]                                                                                         ; ROMSERIAL:UROM|data_array[1][1]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.083     ; 5.331      ;
; -2.912 ; ROMSERIAL:UROM|currentADDR[12]                                                                                         ; ROMSERIAL:UROM|data_array[1][5]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.083     ; 5.331      ;
; -2.912 ; ROMSERIAL:UROM|currentADDR[12]                                                                                         ; ROMSERIAL:UROM|data_array[1][4]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.083     ; 5.331      ;
; -2.912 ; ROMSERIAL:UROM|currentADDR[12]                                                                                         ; ROMSERIAL:UROM|data_array[1][6]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.083     ; 5.331      ;
; -2.912 ; ROMSERIAL:UROM|currentADDR[12]                                                                                         ; ROMSERIAL:UROM|data_array[1][7]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.083     ; 5.331      ;
; -2.908 ; ROMSERIAL:UROM|currentADDR[9]                                                                                          ; ROMSERIAL:UROM|data_array[0][5]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.077     ; 5.333      ;
; -2.908 ; ROMSERIAL:UROM|currentADDR[9]                                                                                          ; ROMSERIAL:UROM|data_array[0][0]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.077     ; 5.333      ;
; -2.908 ; ROMSERIAL:UROM|currentADDR[9]                                                                                          ; ROMSERIAL:UROM|data_array[0][1]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.077     ; 5.333      ;
; -2.908 ; ROMSERIAL:UROM|currentADDR[9]                                                                                          ; ROMSERIAL:UROM|data_array[0][2]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.077     ; 5.333      ;
; -2.908 ; ROMSERIAL:UROM|currentADDR[9]                                                                                          ; ROMSERIAL:UROM|data_array[0][6]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.077     ; 5.333      ;
; -2.905 ; ROMSERIAL:UROM|currentADDR[11]                                                                                         ; ROMSERIAL:UROM|data_array[1][0]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.083     ; 5.324      ;
; -2.905 ; ROMSERIAL:UROM|currentADDR[11]                                                                                         ; ROMSERIAL:UROM|data_array[1][1]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.083     ; 5.324      ;
; -2.905 ; ROMSERIAL:UROM|currentADDR[11]                                                                                         ; ROMSERIAL:UROM|data_array[1][5]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.083     ; 5.324      ;
; -2.905 ; ROMSERIAL:UROM|currentADDR[11]                                                                                         ; ROMSERIAL:UROM|data_array[1][4]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.083     ; 5.324      ;
; -2.905 ; ROMSERIAL:UROM|currentADDR[11]                                                                                         ; ROMSERIAL:UROM|data_array[1][6]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.083     ; 5.324      ;
; -2.905 ; ROMSERIAL:UROM|currentADDR[11]                                                                                         ; ROMSERIAL:UROM|data_array[1][7]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.083     ; 5.324      ;
; -2.898 ; ROMSERIAL:UROM|currentADDR[9]                                                                                          ; ROMSERIAL:UROM|data_array[1][0]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.083     ; 5.317      ;
; -2.898 ; ROMSERIAL:UROM|currentADDR[9]                                                                                          ; ROMSERIAL:UROM|data_array[1][1]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.083     ; 5.317      ;
; -2.898 ; ROMSERIAL:UROM|currentADDR[9]                                                                                          ; ROMSERIAL:UROM|data_array[1][5]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.083     ; 5.317      ;
; -2.898 ; ROMSERIAL:UROM|currentADDR[9]                                                                                          ; ROMSERIAL:UROM|data_array[1][4]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.083     ; 5.317      ;
; -2.898 ; ROMSERIAL:UROM|currentADDR[9]                                                                                          ; ROMSERIAL:UROM|data_array[1][6]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.083     ; 5.317      ;
; -2.898 ; ROMSERIAL:UROM|currentADDR[9]                                                                                          ; ROMSERIAL:UROM|data_array[1][7]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.083     ; 5.317      ;
; -2.885 ; ROMSERIAL:UROM|currentADDR[5]                                                                                          ; ROMSERIAL:UROM|data_array[0][5]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.077     ; 5.310      ;
; -2.885 ; ROMSERIAL:UROM|currentADDR[5]                                                                                          ; ROMSERIAL:UROM|data_array[0][0]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.077     ; 5.310      ;
; -2.885 ; ROMSERIAL:UROM|currentADDR[5]                                                                                          ; ROMSERIAL:UROM|data_array[0][1]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.077     ; 5.310      ;
; -2.885 ; ROMSERIAL:UROM|currentADDR[5]                                                                                          ; ROMSERIAL:UROM|data_array[0][2]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.077     ; 5.310      ;
; -2.885 ; ROMSERIAL:UROM|currentADDR[5]                                                                                          ; ROMSERIAL:UROM|data_array[0][6]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.077     ; 5.310      ;
; -2.880 ; ROMSERIAL:UROM|currentADDR[12]                                                                                         ; ROMSERIAL:UROM|data_array[1][11] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.082     ; 5.300      ;
; -2.880 ; ROMSERIAL:UROM|currentADDR[12]                                                                                         ; ROMSERIAL:UROM|data_array[1][8]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.082     ; 5.300      ;
; -2.880 ; ROMSERIAL:UROM|currentADDR[12]                                                                                         ; ROMSERIAL:UROM|data_array[1][9]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.082     ; 5.300      ;
; -2.880 ; ROMSERIAL:UROM|currentADDR[8]                                                                                          ; ROMSERIAL:UROM|data_array[0][5]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.077     ; 5.305      ;
; -2.880 ; ROMSERIAL:UROM|currentADDR[8]                                                                                          ; ROMSERIAL:UROM|data_array[0][0]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.077     ; 5.305      ;
; -2.880 ; ROMSERIAL:UROM|currentADDR[8]                                                                                          ; ROMSERIAL:UROM|data_array[0][1]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.077     ; 5.305      ;
; -2.880 ; ROMSERIAL:UROM|currentADDR[8]                                                                                          ; ROMSERIAL:UROM|data_array[0][2]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.077     ; 5.305      ;
; -2.880 ; ROMSERIAL:UROM|currentADDR[8]                                                                                          ; ROMSERIAL:UROM|data_array[0][6]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.077     ; 5.305      ;
; -2.875 ; ROMSERIAL:UROM|currentADDR[5]                                                                                          ; ROMSERIAL:UROM|data_array[1][0]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.083     ; 5.294      ;
; -2.875 ; ROMSERIAL:UROM|currentADDR[5]                                                                                          ; ROMSERIAL:UROM|data_array[1][1]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.083     ; 5.294      ;
; -2.875 ; ROMSERIAL:UROM|currentADDR[5]                                                                                          ; ROMSERIAL:UROM|data_array[1][5]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.083     ; 5.294      ;
; -2.875 ; ROMSERIAL:UROM|currentADDR[5]                                                                                          ; ROMSERIAL:UROM|data_array[1][4]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.083     ; 5.294      ;
; -2.875 ; ROMSERIAL:UROM|currentADDR[5]                                                                                          ; ROMSERIAL:UROM|data_array[1][6]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.083     ; 5.294      ;
+--------+------------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                     ; To Node                                                                                                                             ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; -3.573 ; Block1:BlockU1|ADSR:ADSR_inst|data1[26]                                                                                                                                                                                                                       ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|datab_man_dffe1[11]        ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.087     ; 8.488      ;
; -3.573 ; Block1:BlockU1|ADSR:ADSR_inst|data1[26]                                                                                                                                                                                                                       ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|dataa_man_dffe1[11]        ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.087     ; 8.488      ;
; -3.463 ; Block1:BlockU1|ADSR:ADSR_inst|data1[28]                                                                                                                                                                                                                       ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|datab_man_dffe1[11]        ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.087     ; 8.378      ;
; -3.463 ; Block1:BlockU1|ADSR:ADSR_inst|data1[28]                                                                                                                                                                                                                       ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|dataa_man_dffe1[11]        ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.087     ; 8.378      ;
; -3.449 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_b6m:auto_generated|altsyncram_1l31:altsyncram4|ram_block5a43 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|rounded_res_infinity_dffe4 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.037      ; 8.488      ;
; -3.436 ; Block1:BlockU2|ADSR:ADSR_inst|data1[26]                                                                                                                                                                                                                       ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|dataa_man_dffe1[3]         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.070     ; 8.368      ;
; -3.432 ; Block1:BlockU2|ADSR:ADSR_inst|data1[26]                                                                                                                                                                                                                       ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|dataa_man_dffe1[5]         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 8.363      ;
; -3.428 ; Block1:BlockU1|ADSR:ADSR_inst|data1[26]                                                                                                                                                                                                                       ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|datab_man_dffe1[9]         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.322      ; 8.752      ;
; -3.392 ; Block1:BlockU2|ADSR:ADSR_inst|data1[26]                                                                                                                                                                                                                       ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|datab_man_dffe1[3]         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.070     ; 8.324      ;
; -3.378 ; Block1:BlockU1|ADSR:ADSR_inst|data1[9]                                                                                                                                                                                                                        ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|dataa_man_dffe1[2]         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.069     ; 8.311      ;
; -3.373 ; Block1:BlockU2|ADSR:ADSR_inst|data1[26]                                                                                                                                                                                                                       ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|sticky_bit_dffe1           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.377      ; 8.752      ;
; -3.363 ; Block1:BlockU1|ADSR:ADSR_inst|data1[25]                                                                                                                                                                                                                       ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|datab_man_dffe1[11]        ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.087     ; 8.278      ;
; -3.363 ; Block1:BlockU1|ADSR:ADSR_inst|data1[25]                                                                                                                                                                                                                       ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|dataa_man_dffe1[11]        ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.087     ; 8.278      ;
; -3.357 ; Block1:BlockU1|ADSR:ADSR_inst|data1[0]                                                                                                                                                                                                                        ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|dataa_man_dffe1[2]         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.068     ; 8.291      ;
; -3.355 ; Block1:BlockU1|ADSR:ADSR_inst|data1[2]                                                                                                                                                                                                                        ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|dataa_man_dffe1[2]         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.068     ; 8.289      ;
; -3.348 ; Block1:BlockU2|ADSR:ADSR_inst|data1[25]                                                                                                                                                                                                                       ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|dataa_man_dffe1[3]         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.070     ; 8.280      ;
; -3.344 ; Block1:BlockU2|ADSR:ADSR_inst|data1[25]                                                                                                                                                                                                                       ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|dataa_man_dffe1[5]         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 8.275      ;
; -3.321 ; Block1:BlockU2|ADSR:ADSR_inst|data1[28]                                                                                                                                                                                                                       ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|dataa_man_dffe1[3]         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.070     ; 8.253      ;
; -3.321 ; Block1:BlockU1|ADSR:ADSR_inst|data1[28]                                                                                                                                                                                                                       ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|sticky_bit_dffe1           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.355      ; 8.678      ;
; -3.318 ; Block1:BlockU1|ADSR:ADSR_inst|data1[28]                                                                                                                                                                                                                       ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|datab_man_dffe1[9]         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.322      ; 8.642      ;
; -3.317 ; Block1:BlockU2|ADSR:ADSR_inst|data1[28]                                                                                                                                                                                                                       ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|dataa_man_dffe1[5]         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 8.248      ;
; -3.304 ; Block1:BlockU2|ADSR:ADSR_inst|data1[25]                                                                                                                                                                                                                       ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|datab_man_dffe1[3]         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.070     ; 8.236      ;
; -3.285 ; Block1:BlockU2|ADSR:ADSR_inst|data1[25]                                                                                                                                                                                                                       ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|sticky_bit_dffe1           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.377      ; 8.664      ;
; -3.277 ; Block1:BlockU2|ADSR:ADSR_inst|data1[28]                                                                                                                                                                                                                       ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|datab_man_dffe1[3]         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.070     ; 8.209      ;
; -3.275 ; Block1:BlockU1|ADSR:ADSR_inst|data1[26]                                                                                                                                                                                                                       ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|dataa_man_dffe1[2]         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.083     ; 8.194      ;
; -3.258 ; Block1:BlockU2|ADSR:ADSR_inst|data1[28]                                                                                                                                                                                                                       ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|sticky_bit_dffe1           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.377      ; 8.637      ;
; -3.239 ; Block1:BlockU2|ADSR:ADSR_inst|data1[15]                                                                                                                                                                                                                       ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|sticky_bit_dffe1           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.373      ; 8.614      ;
; -3.235 ; Block1:BlockU2|ADSR:ADSR_inst|data1[26]                                                                                                                                                                                                                       ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|datab_man_dffe1[1]         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.340      ; 8.577      ;
; -3.235 ; Block1:BlockU2|ADSR:ADSR_inst|data1[26]                                                                                                                                                                                                                       ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|dataa_man_dffe1[1]         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.340      ; 8.577      ;
; -3.235 ; Block1:BlockU1|ADSR:ADSR_inst|data1[27]                                                                                                                                                                                                                       ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|datab_man_dffe1[11]        ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.087     ; 8.150      ;
; -3.235 ; Block1:BlockU1|ADSR:ADSR_inst|data1[27]                                                                                                                                                                                                                       ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|dataa_man_dffe1[11]        ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.087     ; 8.150      ;
; -3.231 ; Block1:BlockU2|ADSR:ADSR_inst|data1[27]                                                                                                                                                                                                                       ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|dataa_man_dffe1[3]         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.070     ; 8.163      ;
; -3.227 ; Block1:BlockU2|ADSR:ADSR_inst|data1[27]                                                                                                                                                                                                                       ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|dataa_man_dffe1[5]         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 8.158      ;
; -3.225 ; Block1:BlockU1|ADSR:ADSR_inst|data1[5]                                                                                                                                                                                                                        ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|dataa_man_dffe1[2]         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.068     ; 8.159      ;
; -3.224 ; Block1:BlockU2|ADSR:ADSR_inst|data1[18]                                                                                                                                                                                                                       ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|sticky_bit_dffe1           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.378      ; 8.604      ;
; -3.218 ; Block1:BlockU1|ADSR:ADSR_inst|data1[25]                                                                                                                                                                                                                       ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|datab_man_dffe1[9]         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.322      ; 8.542      ;
; -3.210 ; Block1:BlockU1|ADSR:ADSR_inst|data1[4]                                                                                                                                                                                                                        ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|dataa_man_dffe1[2]         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.068     ; 8.144      ;
; -3.208 ; Block1:BlockU1|ADSR:ADSR_inst|data1[9]                                                                                                                                                                                                                        ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|datab_man_dffe1[2]         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.069     ; 8.141      ;
; -3.206 ; Block1:BlockU2|ADSR:ADSR_inst|data1[20]                                                                                                                                                                                                                       ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|sticky_bit_dffe1           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.376      ; 8.584      ;
; -3.205 ; Block1:BlockU2|ADSR:ADSR_inst|data1[26]                                                                                                                                                                                                                       ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|dataa_man_dffe1[4]         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.376      ; 8.583      ;
; -3.205 ; Block1:BlockU2|ADSR:ADSR_inst|data1[26]                                                                                                                                                                                                                       ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|datab_man_dffe1[4]         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.376      ; 8.583      ;
; -3.205 ; Block1:BlockU1|ADSR:ADSR_inst|data1[9]                                                                                                                                                                                                                        ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|dataa_man_dffe1[18]        ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.069     ; 8.138      ;
; -3.198 ; Block1:BlockU1|ADSR:ADSR_inst|data1[9]                                                                                                                                                                                                                        ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|datab_man_dffe1[10]        ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.069     ; 8.131      ;
; -3.194 ; Block1:BlockU2|ADSR:ADSR_inst|data1[30]                                                                                                                                                                                                                       ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|dataa_man_dffe1[3]         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.070     ; 8.126      ;
; -3.194 ; Block1:BlockU1|ADSR:ADSR_inst|data1[9]                                                                                                                                                                                                                        ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|dataa_man_dffe1[10]        ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.069     ; 8.127      ;
; -3.190 ; Block1:BlockU2|ADSR:ADSR_inst|data1[30]                                                                                                                                                                                                                       ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|dataa_man_dffe1[5]         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 8.121      ;
; -3.187 ; Block1:BlockU2|ADSR:ADSR_inst|data1[27]                                                                                                                                                                                                                       ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|datab_man_dffe1[3]         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.070     ; 8.119      ;
; -3.187 ; Block1:BlockU1|ADSR:ADSR_inst|data1[30]                                                                                                                                                                                                                       ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|datab_man_dffe1[11]        ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.087     ; 8.102      ;
; -3.187 ; Block1:BlockU1|ADSR:ADSR_inst|data1[30]                                                                                                                                                                                                                       ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|dataa_man_dffe1[11]        ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.087     ; 8.102      ;
; -3.187 ; Block1:BlockU1|ADSR:ADSR_inst|data1[0]                                                                                                                                                                                                                        ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|datab_man_dffe1[2]         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.068     ; 8.121      ;
; -3.187 ; Block1:BlockU1|ADSR:ADSR_inst|data1[26]                                                                                                                                                                                                                       ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|datab_man_dffe1[10]        ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.083     ; 8.106      ;
; -3.185 ; Block1:BlockU1|ADSR:ADSR_inst|data1[2]                                                                                                                                                                                                                        ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|datab_man_dffe1[2]         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.068     ; 8.119      ;
; -3.184 ; Block1:BlockU1|ADSR:ADSR_inst|data1[0]                                                                                                                                                                                                                        ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|dataa_man_dffe1[18]        ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.068     ; 8.118      ;
; -3.183 ; Block1:BlockU1|ADSR:ADSR_inst|data1[26]                                                                                                                                                                                                                       ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|dataa_man_dffe1[10]        ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.083     ; 8.102      ;
; -3.182 ; Block1:BlockU1|ADSR:ADSR_inst|data1[2]                                                                                                                                                                                                                        ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|dataa_man_dffe1[18]        ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.068     ; 8.116      ;
; -3.177 ; Block1:BlockU1|ADSR:ADSR_inst|data1[0]                                                                                                                                                                                                                        ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|datab_man_dffe1[10]        ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.068     ; 8.111      ;
; -3.175 ; Block1:BlockU1|ADSR:ADSR_inst|data1[2]                                                                                                                                                                                                                        ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|datab_man_dffe1[10]        ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.068     ; 8.109      ;
; -3.173 ; Block1:BlockU1|ADSR:ADSR_inst|data1[0]                                                                                                                                                                                                                        ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|dataa_man_dffe1[10]        ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.068     ; 8.107      ;
; -3.171 ; Block1:BlockU1|ADSR:ADSR_inst|data1[2]                                                                                                                                                                                                                        ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|dataa_man_dffe1[10]        ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.068     ; 8.105      ;
; -3.168 ; Block1:BlockU2|ADSR:ADSR_inst|data1[27]                                                                                                                                                                                                                       ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|sticky_bit_dffe1           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.377      ; 8.547      ;
; -3.165 ; Block1:BlockU1|ADSR:ADSR_inst|data1[28]                                                                                                                                                                                                                       ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|dataa_man_dffe1[2]         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.083     ; 8.084      ;
; -3.150 ; Block1:BlockU2|ADSR:ADSR_inst|data1[30]                                                                                                                                                                                                                       ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|datab_man_dffe1[3]         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.070     ; 8.082      ;
; -3.149 ; Block1:BlockU2|ADSR:ADSR_inst|data1[26]                                                                                                                                                                                                                       ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|dataa_man_dffe1[7]         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.336      ; 8.487      ;
; -3.148 ; Block1:BlockU2|ADSR:ADSR_inst|data1[26]                                                                                                                                                                                                                       ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|datab_man_dffe1[7]         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.336      ; 8.486      ;
; -3.147 ; Block1:BlockU2|ADSR:ADSR_inst|data1[25]                                                                                                                                                                                                                       ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|datab_man_dffe1[1]         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.340      ; 8.489      ;
; -3.147 ; Block1:BlockU2|ADSR:ADSR_inst|data1[25]                                                                                                                                                                                                                       ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|dataa_man_dffe1[1]         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.340      ; 8.489      ;
; -3.144 ; Block1:BlockU2|ADSR:ADSR_inst|data1[26]                                                                                                                                                                                                                       ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|dataa_man_dffe1[9]         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.336      ; 8.482      ;
; -3.136 ; Block1:BlockU1|ADSR:ADSR_inst|data1[26]                                                                                                                                                                                                                       ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|datab_man_dffe1[2]         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.083     ; 8.055      ;
; -3.134 ; Block1:BlockU2|ADSR:ADSR_inst|data1[29]                                                                                                                                                                                                                       ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|dataa_man_dffe1[3]         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.070     ; 8.066      ;
; -3.133 ; Block1:BlockU2|ADSR:ADSR_inst|data1[19]                                                                                                                                                                                                                       ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|sticky_bit_dffe1           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.387      ; 8.522      ;
; -3.131 ; Block1:BlockU2|ADSR:ADSR_inst|data1[30]                                                                                                                                                                                                                       ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|sticky_bit_dffe1           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.377      ; 8.510      ;
; -3.131 ; Block1:BlockU1|ADSR:ADSR_inst|data1[1]                                                                                                                                                                                                                        ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|dataa_man_dffe1[2]         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.068     ; 8.065      ;
; -3.130 ; Block1:BlockU2|ADSR:ADSR_inst|data1[29]                                                                                                                                                                                                                       ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|dataa_man_dffe1[5]         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 8.061      ;
; -3.127 ; Block1:BlockU2|ADSR:ADSR_inst|data1[16]                                                                                                                                                                                                                       ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|sticky_bit_dffe1           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.376      ; 8.505      ;
; -3.122 ; Block1:BlockU1|ADSR:ADSR_inst|data1[29]                                                                                                                                                                                                                       ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|datab_man_dffe1[11]        ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.087     ; 8.037      ;
; -3.122 ; Block1:BlockU1|ADSR:ADSR_inst|data1[29]                                                                                                                                                                                                                       ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|dataa_man_dffe1[11]        ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.087     ; 8.037      ;
; -3.120 ; Block1:BlockU2|ADSR:ADSR_inst|data1[28]                                                                                                                                                                                                                       ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|datab_man_dffe1[1]         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.340      ; 8.462      ;
; -3.120 ; Block1:BlockU2|ADSR:ADSR_inst|data1[28]                                                                                                                                                                                                                       ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|dataa_man_dffe1[1]         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.340      ; 8.462      ;
; -3.119 ; Block1:BlockU1|ADSR:ADSR_inst|data1[29]                                                                                                                                                                                                                       ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|sticky_bit_dffe1           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.355      ; 8.476      ;
; -3.117 ; Block1:BlockU2|ADSR:ADSR_inst|data1[25]                                                                                                                                                                                                                       ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|dataa_man_dffe1[4]         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.376      ; 8.495      ;
; -3.117 ; Block1:BlockU2|ADSR:ADSR_inst|data1[25]                                                                                                                                                                                                                       ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|datab_man_dffe1[4]         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.376      ; 8.495      ;
; -3.102 ; Block1:BlockU1|ADSR:ADSR_inst|data1[26]                                                                                                                                                                                                                       ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|dataa_man_dffe1[18]        ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.083     ; 8.021      ;
; -3.093 ; Block1:BlockU1|ADSR:ADSR_inst|data1[23]                                                                                                                                                                                                                       ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|sticky_bit_dffe1           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.356      ; 8.451      ;
; -3.090 ; Block1:BlockU2|ADSR:ADSR_inst|data1[29]                                                                                                                                                                                                                       ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|datab_man_dffe1[3]         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.070     ; 8.022      ;
; -3.090 ; Block1:BlockU2|ADSR:ADSR_inst|data1[28]                                                                                                                                                                                                                       ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|dataa_man_dffe1[4]         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.376      ; 8.468      ;
; -3.090 ; Block1:BlockU2|ADSR:ADSR_inst|data1[28]                                                                                                                                                                                                                       ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|datab_man_dffe1[4]         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.376      ; 8.468      ;
; -3.090 ; Block1:BlockU1|ADSR:ADSR_inst|data1[27]                                                                                                                                                                                                                       ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|datab_man_dffe1[9]         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.322      ; 8.414      ;
; -3.089 ; Block1:BlockU1|ADSR:ADSR_inst|data1[26]                                                                                                                                                                                                                       ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|dataa_man_dffe1[0]         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.380      ; 8.471      ;
; -3.089 ; Block1:BlockU1|ADSR:ADSR_inst|data1[26]                                                                                                                                                                                                                       ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|datab_man_dffe1[0]         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.380      ; 8.471      ;
; -3.077 ; Block1:BlockU1|ADSR:ADSR_inst|data1[28]                                                                                                                                                                                                                       ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|datab_man_dffe1[10]        ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.083     ; 7.996      ;
; -3.076 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_b6m:auto_generated|altsyncram_1l31:altsyncram4|ram_block5a42 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|rounded_res_infinity_dffe4 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.037      ; 8.115      ;
; -3.074 ; Block1:BlockU2|ADSR:ADSR_inst|data1[23]                                                                                                                                                                                                                       ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|dataa_man_dffe1[3]         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.073     ; 8.003      ;
; -3.073 ; Block1:BlockU1|ADSR:ADSR_inst|data1[28]                                                                                                                                                                                                                       ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|dataa_man_dffe1[10]        ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.083     ; 7.992      ;
; -3.071 ; Block1:BlockU2|ADSR:ADSR_inst|data1[29]                                                                                                                                                                                                                       ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|sticky_bit_dffe1           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.377      ; 8.450      ;
; -3.069 ; Block1:BlockU1|ADSR:ADSR_inst|data1[26]                                                                                                                                                                                                                       ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|datab_man_dffe1[12]        ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.087     ; 7.984      ;
; -3.069 ; Block1:BlockU1|ADSR:ADSR_inst|data1[17]                                                                                                                                                                                                                       ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|dataa_man_dffe1[2]         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.084     ; 7.987      ;
; -3.068 ; Block1:BlockU1|ADSR:ADSR_inst|data1[26]                                                                                                                                                                                                                       ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|dataa_man_dffe1[12]        ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.087     ; 7.983      ;
; -3.066 ; Block1:BlockU1|ADSR:ADSR_inst|data1[26]                                                                                                                                                                                                                       ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|datab_man_dffe1[3]         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.339      ; 8.407      ;
; -3.065 ; Block1:BlockU1|ADSR:ADSR_inst|data1[25]                                                                                                                                                                                                                       ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|dataa_man_dffe1[2]         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.083     ; 7.984      ;
; -3.063 ; Block1:BlockU1|ADSR:ADSR_inst|data1[19]                                                                                                                                                                                                                       ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|dataa_man_dffe1[2]         ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.084     ; 7.981      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'C'                                                                                                                                                                                           ;
+--------+---------------------------------------------------+----------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                            ; Launch Clock                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+----------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; 0.241  ; ButtonProc:UBut|f2[1]                             ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[10] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.822      ; 6.503      ;
; 0.275  ; ButtonProc:UBut|f1[1]                             ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[26] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.818      ; 6.465      ;
; 0.297  ; ButtonProc:UBut|f1[1]                             ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.819      ; 6.444      ;
; 0.306  ; ButtonProc:UBut|f2[1]                             ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.822      ; 6.438      ;
; 0.379  ; ButtonProc:UBut|f2[1]                             ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.822      ; 6.365      ;
; 0.392  ; ButtonProc:UBut|f1[1]                             ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.822      ; 6.352      ;
; 0.405  ; ButtonProc:UBut|f2[1]                             ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.822      ; 6.339      ;
; 0.407  ; ButtonProc:UBut|f1[1]                             ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[6]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.819      ; 6.334      ;
; 0.408  ; ButtonProc:UBut|f2[1]                             ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.822      ; 6.336      ;
; 0.416  ; ButtonProc:UBut|f2[1]                             ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.822      ; 6.328      ;
; 0.422  ; ButtonProc:UBut|f2[1]                             ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[4]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.820      ; 6.320      ;
; 0.452  ; ButtonProc:UBut|f2[1]                             ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[3]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.822      ; 6.292      ;
; 0.459  ; ButtonProc:UBut|f2[1]                             ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[6]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.822      ; 6.285      ;
; 0.460  ; ButtonProc:UBut|f1[1]                             ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.819      ; 6.281      ;
; 0.465  ; ButtonProc:UBut|f1[1]                             ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[10] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.819      ; 6.276      ;
; 0.486  ; ButtonProc:UBut|f1[1]                             ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[5]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.819      ; 6.255      ;
; 0.489  ; ButtonProc:UBut|f2[1]                             ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[21] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.820      ; 6.253      ;
; 0.494  ; ButtonProc:UBut|f2[1]                             ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[19] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.822      ; 6.250      ;
; 0.496  ; ButtonProc:UBut|f2[1]                             ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.822      ; 6.248      ;
; 0.499  ; ButtonProc:UBut|f1[1]                             ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[4]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.823      ; 6.246      ;
; 0.511  ; ButtonProc:UBut|f1[1]                             ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[2]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.818      ; 6.229      ;
; 0.514  ; ButtonProc:UBut|f2[1]                             ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.822      ; 6.230      ;
; 0.521  ; ButtonProc:UBut|f1[1]                             ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.819      ; 6.220      ;
; 0.534  ; ButtonProc:UBut|f1[1]                             ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[3]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.822      ; 6.210      ;
; 0.547  ; ButtonProc:UBut|f2[1]                             ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[5]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.822      ; 6.197      ;
; 0.552  ; ButtonProc:UBut|f2[1]                             ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[20] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.822      ; 6.192      ;
; 0.573  ; ButtonProc:UBut|f1[1]                             ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.819      ; 6.168      ;
; 0.581  ; ButtonProc:UBut|f2[1]                             ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[26] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.822      ; 6.163      ;
; 0.583  ; ButtonProc:UBut|f2[1]                             ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.822      ; 6.161      ;
; 0.604  ; ButtonProc:UBut|f2[1]                             ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[17] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.822      ; 6.140      ;
; 0.606  ; ButtonProc:UBut|f2[1]                             ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[16] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.822      ; 6.138      ;
; 0.613  ; ButtonProc:UBut|f1[1]                             ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.819      ; 6.128      ;
; 0.620  ; ButtonProc:UBut|f1[1]                             ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[16] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.819      ; 6.121      ;
; 0.626  ; ButtonProc:UBut|f1[1]                             ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[17] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.819      ; 6.115      ;
; 0.628  ; ButtonProc:UBut|f2[1]                             ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[27] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.821      ; 6.115      ;
; 0.629  ; ButtonProc:UBut|f2[1]                             ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.821      ; 6.114      ;
; 0.639  ; ButtonProc:UBut|f2[1]                             ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.822      ; 6.105      ;
; 0.655  ; ButtonProc:UBut|f2[1]                             ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.822      ; 6.089      ;
; 0.667  ; ButtonProc:UBut|f1[1]                             ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.819      ; 6.074      ;
; 0.670  ; ButtonProc:UBut|f1[1]                             ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.819      ; 6.071      ;
; 0.674  ; ButtonProc:UBut|f2[1]                             ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[22] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.822      ; 6.070      ;
; 0.676  ; ButtonProc:UBut|f1[1]                             ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[22] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.818      ; 6.064      ;
; 0.695  ; ButtonProc:UBut|f2[1]                             ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[30] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.821      ; 6.048      ;
; 0.698  ; ButtonProc:UBut|f2[1]                             ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[2]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.822      ; 6.046      ;
; 0.715  ; ButtonProc:UBut|f2[1]                             ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[29] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.821      ; 6.028      ;
; 0.715  ; ButtonProc:UBut|f1[1]                             ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.817      ; 6.024      ;
; 0.724  ; ButtonProc:UBut|f2[1]                             ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[28] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.821      ; 6.019      ;
; 0.741  ; ButtonProc:UBut|f2[1]                             ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[31] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.822      ; 6.003      ;
; 0.744  ; ButtonProc:UBut|f1[1]                             ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[21] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.816      ; 5.994      ;
; 0.758  ; ButtonProc:UBut|f1[1]                             ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[20] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.818      ; 5.982      ;
; 0.759  ; ButtonProc:UBut|f1[1]                             ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.819      ; 5.982      ;
; 0.775  ; ButtonProc:UBut|f1[1]                             ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[24] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.818      ; 5.965      ;
; 0.778  ; ButtonProc:UBut|f2[1]                             ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.822      ; 5.966      ;
; 0.796  ; ButtonProc:UBut|f1[1]                             ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[19] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.819      ; 5.945      ;
; 0.835  ; ButtonProc:UBut|f1[1]                             ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[30] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.817      ; 5.904      ;
; 0.866  ; ButtonProc:UBut|f1[1]                             ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[27] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.817      ; 5.873      ;
; 0.876  ; ButtonProc:UBut|f1[1]                             ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.818      ; 5.864      ;
; 0.910  ; ButtonProc:UBut|f2[1]                             ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[1]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.821      ; 5.833      ;
; 0.923  ; ButtonProc:UBut|f1[1]                             ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[31] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.818      ; 5.817      ;
; 0.955  ; ButtonProc:UBut|f1[1]                             ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[28] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.817      ; 5.784      ;
; 0.990  ; ButtonProc:UBut|f1[1]                             ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[29] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.817      ; 5.749      ;
; 1.021  ; ButtonProc:UBut|f1[1]                             ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[1]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.819      ; 5.720      ;
; 12.718 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[1] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[2]  ; C                                                ; C           ; 20.000       ; -0.074     ; 7.210      ;
; 12.870 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[1] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[7]  ; C                                                ; C           ; 20.000       ; -0.073     ; 7.059      ;
; 12.929 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[1] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[26] ; C                                                ; C           ; 20.000       ; -0.074     ; 6.999      ;
; 12.972 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[1] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[6]  ; C                                                ; C           ; 20.000       ; -0.073     ; 6.957      ;
; 13.046 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[1] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[9]  ; C                                                ; C           ; 20.000       ; -0.070     ; 6.886      ;
; 13.059 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[1] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[5]  ; C                                                ; C           ; 20.000       ; -0.073     ; 6.870      ;
; 13.064 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[1] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[4]  ; C                                                ; C           ; 20.000       ; -0.069     ; 6.869      ;
; 13.107 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[1] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[3]  ; C                                                ; C           ; 20.000       ; -0.070     ; 6.825      ;
; 13.114 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[1] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[8]  ; C                                                ; C           ; 20.000       ; -0.073     ; 6.815      ;
; 13.119 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[1] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[10] ; C                                                ; C           ; 20.000       ; -0.073     ; 6.810      ;
; 13.175 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[1] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[15] ; C                                                ; C           ; 20.000       ; -0.073     ; 6.754      ;
; 13.227 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[1] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[14] ; C                                                ; C           ; 20.000       ; -0.073     ; 6.702      ;
; 13.228 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[1] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[1]  ; C                                                ; C           ; 20.000       ; -0.073     ; 6.701      ;
; 13.267 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[1] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[11] ; C                                                ; C           ; 20.000       ; -0.073     ; 6.662      ;
; 13.274 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[1] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[16] ; C                                                ; C           ; 20.000       ; -0.073     ; 6.655      ;
; 13.280 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[1] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[17] ; C                                                ; C           ; 20.000       ; -0.073     ; 6.649      ;
; 13.321 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[1] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[12] ; C                                                ; C           ; 20.000       ; -0.073     ; 6.608      ;
; 13.323 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[2] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[4]  ; C                                                ; C           ; 20.000       ; -0.074     ; 6.605      ;
; 13.324 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[1] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[13] ; C                                                ; C           ; 20.000       ; -0.073     ; 6.605      ;
; 13.330 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[1] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[22] ; C                                                ; C           ; 20.000       ; -0.074     ; 6.598      ;
; 13.360 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[2] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[6]  ; C                                                ; C           ; 20.000       ; -0.072     ; 6.570      ;
; 13.369 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[1] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[23] ; C                                                ; C           ; 20.000       ; -0.075     ; 6.558      ;
; 13.376 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[2] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[3]  ; C                                                ; C           ; 20.000       ; -0.072     ; 6.554      ;
; 13.398 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[1] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[21] ; C                                                ; C           ; 20.000       ; -0.076     ; 6.528      ;
; 13.401 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[2] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[9]  ; C                                                ; C           ; 20.000       ; -0.072     ; 6.529      ;
; 13.412 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[1] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[20] ; C                                                ; C           ; 20.000       ; -0.074     ; 6.516      ;
; 13.413 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[1] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[18] ; C                                                ; C           ; 20.000       ; -0.073     ; 6.516      ;
; 13.429 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[1] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[24] ; C                                                ; C           ; 20.000       ; -0.074     ; 6.499      ;
; 13.436 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[2] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[10] ; C                                                ; C           ; 20.000       ; -0.072     ; 6.494      ;
; 13.450 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[1] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[19] ; C                                                ; C           ; 20.000       ; -0.073     ; 6.479      ;
; 13.471 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[2] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[5]  ; C                                                ; C           ; 20.000       ; -0.072     ; 6.459      ;
; 13.489 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[1] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[30] ; C                                                ; C           ; 20.000       ; -0.075     ; 6.438      ;
; 13.495 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[1] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[2]  ; C                                                ; C           ; 20.000       ; -0.072     ; 6.435      ;
; 13.501 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[2] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[15] ; C                                                ; C           ; 20.000       ; -0.072     ; 6.429      ;
; 13.507 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[2] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[7]  ; C                                                ; C           ; 20.000       ; -0.072     ; 6.423      ;
; 13.520 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[1] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[27] ; C                                                ; C           ; 20.000       ; -0.075     ; 6.407      ;
; 13.530 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[1] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[25] ; C                                                ; C           ; 20.000       ; -0.074     ; 6.398      ;
; 13.560 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[1] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[4]  ; C                                                ; C           ; 20.000       ; -0.074     ; 6.368      ;
+--------+---------------------------------------------------+----------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                          ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.400 ; Block1:BlockU2|ADSR:ADSR_inst|add_sub                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|add_sub                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|BUSY                                                                                                                                                                                                       ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|BUSY                                                                                                                                                                                                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.release                                                                                                                                                                                                ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.release                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.attack                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.attack                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain                                                                                                                                                                                                ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay                                                                                                                                                                                                  ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay                                                                                                                                                                                                                             ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay                                                                                                                                                                                                  ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay                                                                                                                                                                                                                             ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain                                                                                                                                                                                                ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; ButtonProc:UBut|f1[1]                                                                                                                                                                                                                                 ; ButtonProc:UBut|f1[1]                                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_b6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_b6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU1|ADSR:ADSR_inst|add_sub                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|add_sub                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|BUSY                                                                                                                                                                                                       ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|BUSY                                                                                                                                                                                                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.attack                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.attack                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.release                                                                                                                                                                                                ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.release                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.411 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_b6m:auto_generated|dffe3a[0]                         ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_b6m:auto_generated|altsyncram_1l31:altsyncram4|ram_block5a36~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.059      ;
; 0.416 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_u4m:auto_generated|cntr_7pf:cntr1|counter_reg_bit[1]                                  ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_u4m:auto_generated|altsyncram_3b81:altsyncram2|ram_block3a0~porta_address_reg0                                   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.065      ;
; 0.416 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_u4m:auto_generated|cntr_7pf:cntr1|counter_reg_bit[1]                                  ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_u4m:auto_generated|altsyncram_3b81:altsyncram2|ram_block3a0~portb_address_reg0                                   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.065      ;
; 0.416 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_b6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_b6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.448 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.release                                                                                                                                                                                                ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.idle                                                                                                                                                                                                                              ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.716      ;
; 0.468 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|exp_result_ff[3]                                                                                                                                                          ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|dataa_reg[26]                                                                                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.737      ;
; 0.469 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|man_res_dffe4[8]                                                                                                                             ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|man_out_dffe5[8]                                                                                                                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; Block1:BlockU2|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component|sign_int_a_reg1                                                                                             ; Block1:BlockU2|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component|sign_int_a_reg2                                                                                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|exp_result_ff[0]                                                                                                                                                          ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|dataa_reg[23]                                                                                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.738      ;
; 0.470 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|sign_node_ff0                                                                                                                                                             ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|sign_node_ff1                                                                                                                                                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|man_res_dffe4[5]                                                                                                                             ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|man_out_dffe5[5]                                                                                                                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_result_ff[14]                                                                                                                                                         ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|dataa_reg[14]                                                                                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.739      ;
; 0.470 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|man_out_dffe5[13]                                                                                                                            ; Block1:BlockU1|ADSR:ADSR_inst|data1[13]                                                                                                                                                                                                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.471 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|dataa_reg[31]                                                                                               ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|sign_input_reg1                                                                                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|sign_node_ff3                                                                                                                                                             ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|sign_node_ff4                                                                                                                                                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|sign_node_ff2                                                                                                                                                             ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|sign_node_ff3                                                                                                                                                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|man_or_reg2                                                                                                 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|man_or_reg3                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_result_ff[14]                                                                                                                                                         ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|dataa_reg[14]                                                                                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|sign_input_reg2                                                                                             ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|sign_input_reg3                                                                                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|sign_input_reg1                                                                                             ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|sign_input_reg2                                                                                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|dataa_reg[31]                                                                                               ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|sign_input_reg1                                                                                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|sign_node_ff1                                                                                                                                                             ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|sign_node_ff2                                                                                                                                                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_result_ff[6]                                                                                                                                                          ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|dataa_reg[6]                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|man_res_dffe4[9]                                                                                                                             ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|man_out_dffe5[9]                                                                                                                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.739      ;
; 0.472 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_add_sub:exp_add_adder|add_sub_tdj:auto_generated|pipeline_dffe[6]                                                                                                     ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|exp_add_p1[6]                                                                                                                                                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_add_sub:exp_add_adder|add_sub_tdj:auto_generated|pipeline_dffe[2]                                                                                                     ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|exp_add_p1[2]                                                                                                                                                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; Block1:BlockU2|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component|sign_int_a_reg2                                                                                             ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_f6m:auto_generated|altsyncram_2e81:altsyncram2|ram_block3a0~porta_datain_reg0               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 1.133      ;
; 0.472 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|sign_node_ff0                                                                                                                                                             ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|sign_node_ff1                                                                                                                                                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|man_res_dffe4[10]                                                                                                                            ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|man_out_dffe5[10]                                                                                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.740      ;
; 0.473 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_add_sub:exp_add_adder|add_sub_tdj:auto_generated|pipeline_dffe[0]                                                                                                     ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|exp_add_p1[0]                                                                                                                                                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.740      ;
; 0.482 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_round_p2[17]                                                                                                                                                          ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_result_ff[17]                                                                                                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.750      ;
; 0.490 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|mantissa_input_reg[0]                                                                                       ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|CONV_FLOAT_TO_INT_altbarrel_shift_00g:altbarrel_shift6|sbit_piper1d[0]                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.758      ;
; 0.490 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.idle                                                                                                                                                                                                   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|BUSY                                                                                                                                                                                                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.758      ;
; 0.490 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay                                                                                                                                                                                                  ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.759      ;
; 0.491 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.idle                                                                                                                                                                                                   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.attack                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.759      ;
; 0.493 ; Block1:BlockU1|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component|mag_int_a_reg[2]                                                                                            ; Block1:BlockU1|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component|mag_int_a_reg2[2]                                                                                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.761      ;
; 0.495 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.idle                                                                                                                                                                                                   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|BUSY                                                                                                                                                                                                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.764      ;
; 0.499 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_b6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_b6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.767      ;
; 0.500 ; Block1:BlockU1|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component|mag_int_a_reg2[0]                                                                                           ; Block1:BlockU1|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component|CONV_INT_TO_FLOAT_altbarrel_shift_qvf:altbarrel_shift5|sbit_piper1d[0]                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.767      ;
; 0.507 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_round_p2[24]                                                                                                                                                          ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_result_ff[15]                                                                                                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.775      ;
; 0.507 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_round_p2[24]                                                                                                                                                          ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_result_ff[16]                                                                                                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.775      ;
; 0.509 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|CONV_FLOAT_TO_INT_altbarrel_shift_00g:altbarrel_shift6|sel_pipec5r1d                                        ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|CONV_FLOAT_TO_INT_altbarrel_shift_00g:altbarrel_shift6|sbit_piper2d[2]                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.777      ;
; 0.510 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_b6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_b6m:auto_generated|altsyncram_1l31:altsyncram4|ram_block5a0~porta_address_reg0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.162      ;
; 0.513 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|CONV_FLOAT_TO_INT_altbarrel_shift_00g:altbarrel_shift6|sel_pipec5r1d                                        ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|CONV_FLOAT_TO_INT_altbarrel_shift_00g:altbarrel_shift6|sbit_piper2d[3]                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.781      ;
; 0.514 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|man_leading_zeros_dffe31[3]                                                                                                                  ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[24]                                                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.782      ;
; 0.516 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|CONV_FLOAT_TO_INT_altbarrel_shift_00g:altbarrel_shift6|sel_pipec5r1d                                        ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|CONV_FLOAT_TO_INT_altbarrel_shift_00g:altbarrel_shift6|sbit_piper2d[9]                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.784      ;
; 0.516 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|CONV_FLOAT_TO_INT_altbarrel_shift_00g:altbarrel_shift6|sel_pipec5r1d                                        ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|CONV_FLOAT_TO_INT_altbarrel_shift_00g:altbarrel_shift6|sbit_piper2d[1]                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.784      ;
; 0.517 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|CONV_FLOAT_TO_INT_altbarrel_shift_00g:altbarrel_shift6|sel_pipec5r1d                                        ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|CONV_FLOAT_TO_INT_altbarrel_shift_00g:altbarrel_shift6|sbit_piper2d[0]                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.785      ;
; 0.520 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|CONV_FLOAT_TO_INT_altbarrel_shift_00g:altbarrel_shift6|sel_pipec5r1d                                        ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|CONV_FLOAT_TO_INT_altbarrel_shift_00g:altbarrel_shift6|sbit_piper2d[2]                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.787      ;
; 0.522 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|CONV_FLOAT_TO_INT_altbarrel_shift_00g:altbarrel_shift6|sel_pipec5r1d                                        ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|CONV_FLOAT_TO_INT_altbarrel_shift_00g:altbarrel_shift6|sbit_piper2d[3]                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.789      ;
; 0.539 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|CONV_FLOAT_TO_INT_altbarrel_shift_00g:altbarrel_shift6|sel_pipec3r1d                                        ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|CONV_FLOAT_TO_INT_altbarrel_shift_00g:altbarrel_shift6|sbit_piper2d[26]                                                                ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.806      ;
; 0.580 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|need_complement_dffe2                                                                                                                        ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|man_add_sub_res_sign_dffe21                                                                                                                                             ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.848      ;
; 0.583 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_b6m:auto_generated|dffe3a[1]                         ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_b6m:auto_generated|altsyncram_1l31:altsyncram4|ram_block5a0~portb_address_reg0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.237      ;
; 0.598 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|man_or2_reg1                                                                                                ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|man_or_reg2                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.866      ;
; 0.598 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|added_power2_reg[5]                                                                                         ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|max_shift_reg                                                                                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.867      ;
; 0.600 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|man_or2_reg1                                                                                                ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|man_or_reg2                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.869      ;
; 0.601 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_add_sub:exp_add_adder|add_sub_tdj:auto_generated|pipeline_dffe[1]                                                                                                     ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|exp_add_p1[1]                                                                                                                                                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.871      ;
; 0.602 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|added_power2_reg[4]                                                                                         ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|max_shift_reg                                                                                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.870      ;
; 0.603 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_add_sub:exp_add_adder|add_sub_tdj:auto_generated|pipeline_dffe[8]                                                                                                     ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|exp_add_p1[8]                                                                                                                                                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.873      ;
; 0.604 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_result_ff[13]                                                                                                                                                         ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|dataa_reg[13]                                                                                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.872      ;
; 0.605 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_add_sub:exp_add_adder|add_sub_tdj:auto_generated|pipeline_dffe[4]                                                                                                     ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|exp_add_p1[4]                                                                                                                                                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.875      ;
; 0.606 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.attack                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CURRENT_STATE[0]                                                                                                                                                                                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.875      ;
; 0.606 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.attack                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CURRENT_STATE[1]                                                                                                                                                                                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.875      ;
; 0.609 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|man_add_sub_res_mag_dffe21[0]                                                                                                                ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|man_dffe31[0]                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.875      ;
; 0.611 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_result_ff[11]                                                                                                                                                         ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|dataa_reg[11]                                                                                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.879      ;
; 0.612 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|exp_result_ff[5]                                                                                                                                                          ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|dataa_reg[28]                                                                                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.881      ;
; 0.614 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|man_or_reg3                                                                                                 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|integer_rounded_reg[0]                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.882      ;
; 0.614 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|exp_result_ff[4]                                                                                                                                                          ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|dataa_reg[27]                                                                                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.883      ;
; 0.615 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_round_p2[7]                                                                                                                                                           ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_result_ff[7]                                                                                                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.883      ;
; 0.616 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|lpm_add_sub:add_sub5|add_sub_kpj:auto_generated|lcell_ffa[7]                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|exp_res_dffe3[7]                                                                                                                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.883      ;
; 0.617 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|CONV_FLOAT_TO_INT_altbarrel_shift_00g:altbarrel_shift6|sbit_piper1d[10]                                     ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|CONV_FLOAT_TO_INT_altbarrel_shift_00g:altbarrel_shift6|sbit_piper2d[18]                                                                ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.885      ;
; 0.618 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_result_ff[5]                                                                                                                                                          ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|dataa_reg[5]                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.887      ;
; 0.618 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_u4m:auto_generated|cntr_7pf:cntr1|counter_reg_bit[1]                                  ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_u4m:auto_generated|cntr_7pf:cntr1|counter_reg_bit[1]                                                             ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.886      ;
; 0.619 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_result_ff[22]                                                                                                                                                         ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|dataa_reg[22]                                                                                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.888      ;
; 0.624 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_add_sub:exp_add_adder|add_sub_tdj:auto_generated|pipeline_dffe[3]                                                                                                     ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|exp_add_p1[3]                                                                                                                                                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.894      ;
; 0.626 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_add_sub:exp_add_adder|add_sub_tdj:auto_generated|pipeline_dffe[7]                                                                                                     ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|exp_add_p1[7]                                                                                                                                                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.896      ;
; 0.628 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|lpm_add_sub:add_sub5|add_sub_kpj:auto_generated|lcell_ffa[4]                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|exp_res_dffe3[4]                                                                                                                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.895      ;
; 0.628 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|CONV_FLOAT_TO_INT_altbarrel_shift_00g:altbarrel_shift6|sbit_piper1d[26]                                     ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|CONV_FLOAT_TO_INT_altbarrel_shift_00g:altbarrel_shift6|sbit_piper2d[26]                                                                ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.896      ;
; 0.628 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_round_p2[4]                                                                                                                                                           ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_result_ff[3]                                                                                                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.897      ;
; 0.628 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_result_ff[11]                                                                                                                                                         ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|dataa_reg[11]                                                                                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.896      ;
; 0.629 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_round_p2[4]                                                                                                                                                           ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_result_ff[4]                                                                                                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.898      ;
; 0.632 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CURRENT_STATE[2]                                                                                                                                                                                           ; Block1:BlockU2|ADSR:ADSR_inst|add_sub                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.901      ;
; 0.640 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_result_ff[6]                                                                                                                                                          ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|dataa_reg[6]                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.909      ;
; 0.644 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|man_res_dffe4[11]                                                                                                                            ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|man_out_dffe5[11]                                                                                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.913      ;
; 0.644 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_result_ff[4]                                                                                                                                                          ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|dataa_reg[4]                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.912      ;
; 0.644 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|dataa_reg[3]                                                                                                ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|mantissa_input_reg[3]                                                                                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.913      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'UPLL|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                          ;
+-------+--------------------------------+--------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                        ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.695 ; ROMSERIAL:UROM|currentADDR[5]  ; ROMSERIAL:UROM|currentADDR[5]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.960      ;
; 0.696 ; ROMSERIAL:UROM|currentADDR[7]  ; ROMSERIAL:UROM|currentADDR[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.961      ;
; 0.700 ; ROMSERIAL:UROM|currentADDR[8]  ; ROMSERIAL:UROM|currentADDR[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.965      ;
; 0.700 ; ROMSERIAL:UROM|currentADDR[6]  ; ROMSERIAL:UROM|currentADDR[6]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.965      ;
; 0.708 ; ROMSERIAL:UROM|currentADDR[21] ; ROMSERIAL:UROM|currentADDR[21] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.973      ;
; 0.709 ; ROMSERIAL:UROM|currentADDR[15] ; ROMSERIAL:UROM|currentADDR[15] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.974      ;
; 0.709 ; ROMSERIAL:UROM|currentADDR[14] ; ROMSERIAL:UROM|currentADDR[14] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.974      ;
; 0.709 ; ROMSERIAL:UROM|currentADDR[13] ; ROMSERIAL:UROM|currentADDR[13] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.974      ;
; 0.709 ; ROMSERIAL:UROM|currentADDR[12] ; ROMSERIAL:UROM|currentADDR[12] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.974      ;
; 0.709 ; ROMSERIAL:UROM|currentADDR[4]  ; ROMSERIAL:UROM|currentADDR[4]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.974      ;
; 0.709 ; ROMSERIAL:UROM|currentADDR[2]  ; ROMSERIAL:UROM|currentADDR[2]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.974      ;
; 0.710 ; ROMSERIAL:UROM|currentADDR[28] ; ROMSERIAL:UROM|currentADDR[28] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.975      ;
; 0.710 ; ROMSERIAL:UROM|currentADDR[20] ; ROMSERIAL:UROM|currentADDR[20] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.975      ;
; 0.710 ; ROMSERIAL:UROM|currentADDR[18] ; ROMSERIAL:UROM|currentADDR[18] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.975      ;
; 0.710 ; ROMSERIAL:UROM|currentADDR[17] ; ROMSERIAL:UROM|currentADDR[17] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.975      ;
; 0.710 ; ROMSERIAL:UROM|currentADDR[11] ; ROMSERIAL:UROM|currentADDR[11] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.975      ;
; 0.710 ; ROMSERIAL:UROM|currentADDR[10] ; ROMSERIAL:UROM|currentADDR[10] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.975      ;
; 0.710 ; ROMSERIAL:UROM|currentADDR[9]  ; ROMSERIAL:UROM|currentADDR[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.975      ;
; 0.710 ; ROMSERIAL:UROM|currentADDR[3]  ; ROMSERIAL:UROM|currentADDR[3]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.975      ;
; 0.711 ; ROMSERIAL:UROM|currentADDR[29] ; ROMSERIAL:UROM|currentADDR[29] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.976      ;
; 0.711 ; ROMSERIAL:UROM|currentADDR[27] ; ROMSERIAL:UROM|currentADDR[27] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.976      ;
; 0.711 ; ROMSERIAL:UROM|currentADDR[26] ; ROMSERIAL:UROM|currentADDR[26] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.976      ;
; 0.711 ; ROMSERIAL:UROM|currentADDR[25] ; ROMSERIAL:UROM|currentADDR[25] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.976      ;
; 0.711 ; ROMSERIAL:UROM|currentADDR[19] ; ROMSERIAL:UROM|currentADDR[19] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.976      ;
; 0.712 ; ROMSERIAL:UROM|currentADDR[30] ; ROMSERIAL:UROM|currentADDR[30] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.977      ;
; 0.712 ; ROMSERIAL:UROM|currentADDR[23] ; ROMSERIAL:UROM|currentADDR[23] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.977      ;
; 0.712 ; ROMSERIAL:UROM|currentADDR[16] ; ROMSERIAL:UROM|currentADDR[16] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.977      ;
; 0.714 ; ROMSERIAL:UROM|currentADDR[24] ; ROMSERIAL:UROM|currentADDR[24] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.979      ;
; 0.714 ; ROMSERIAL:UROM|currentADDR[22] ; ROMSERIAL:UROM|currentADDR[22] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.979      ;
; 0.758 ; ROMSERIAL:UROM|currentADDR[0]  ; ROMSERIAL:UROM|currentADDR[0]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.023      ;
; 1.017 ; ROMSERIAL:UROM|currentADDR[5]  ; ROMSERIAL:UROM|currentADDR[6]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.282      ;
; 1.019 ; ROMSERIAL:UROM|currentADDR[6]  ; ROMSERIAL:UROM|currentADDR[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.284      ;
; 1.019 ; ROMSERIAL:UROM|currentADDR[8]  ; ROMSERIAL:UROM|currentADDR[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.284      ;
; 1.020 ; ROMSERIAL:UROM|currentADDR[7]  ; ROMSERIAL:UROM|currentADDR[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.285      ;
; 1.028 ; ROMSERIAL:UROM|currentADDR[4]  ; ROMSERIAL:UROM|currentADDR[5]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.293      ;
; 1.028 ; ROMSERIAL:UROM|currentADDR[14] ; ROMSERIAL:UROM|currentADDR[15] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.293      ;
; 1.028 ; ROMSERIAL:UROM|currentADDR[12] ; ROMSERIAL:UROM|currentADDR[13] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.293      ;
; 1.028 ; ROMSERIAL:UROM|currentADDR[2]  ; ROMSERIAL:UROM|currentADDR[3]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.293      ;
; 1.029 ; ROMSERIAL:UROM|currentADDR[20] ; ROMSERIAL:UROM|currentADDR[21] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.294      ;
; 1.029 ; ROMSERIAL:UROM|currentADDR[10] ; ROMSERIAL:UROM|currentADDR[11] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.294      ;
; 1.029 ; ROMSERIAL:UROM|currentADDR[28] ; ROMSERIAL:UROM|currentADDR[29] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.294      ;
; 1.029 ; ROMSERIAL:UROM|currentADDR[18] ; ROMSERIAL:UROM|currentADDR[19] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.294      ;
; 1.030 ; ROMSERIAL:UROM|currentADDR[16] ; ROMSERIAL:UROM|currentADDR[17] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.295      ;
; 1.030 ; ROMSERIAL:UROM|currentADDR[21] ; ROMSERIAL:UROM|currentADDR[22] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.295      ;
; 1.030 ; ROMSERIAL:UROM|currentADDR[26] ; ROMSERIAL:UROM|currentADDR[27] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.295      ;
; 1.032 ; ROMSERIAL:UROM|currentADDR[24] ; ROMSERIAL:UROM|currentADDR[25] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.297      ;
; 1.033 ; ROMSERIAL:UROM|currentADDR[13] ; ROMSERIAL:UROM|currentADDR[14] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.298      ;
; 1.033 ; ROMSERIAL:UROM|currentADDR[22] ; ROMSERIAL:UROM|currentADDR[23] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.298      ;
; 1.033 ; ROMSERIAL:UROM|currentADDR[15] ; ROMSERIAL:UROM|currentADDR[16] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.298      ;
; 1.034 ; ROMSERIAL:UROM|currentADDR[11] ; ROMSERIAL:UROM|currentADDR[12] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.299      ;
; 1.034 ; ROMSERIAL:UROM|currentADDR[3]  ; ROMSERIAL:UROM|currentADDR[4]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.299      ;
; 1.034 ; ROMSERIAL:UROM|currentADDR[17] ; ROMSERIAL:UROM|currentADDR[18] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.299      ;
; 1.034 ; ROMSERIAL:UROM|currentADDR[9]  ; ROMSERIAL:UROM|currentADDR[10] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.299      ;
; 1.034 ; ROMSERIAL:UROM|currentADDR[6]  ; ROMSERIAL:UROM|currentADDR[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.299      ;
; 1.034 ; ROMSERIAL:UROM|currentADDR[8]  ; ROMSERIAL:UROM|currentADDR[10] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.299      ;
; 1.035 ; ROMSERIAL:UROM|currentADDR[27] ; ROMSERIAL:UROM|currentADDR[28] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.300      ;
; 1.035 ; ROMSERIAL:UROM|currentADDR[19] ; ROMSERIAL:UROM|currentADDR[20] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.300      ;
; 1.035 ; ROMSERIAL:UROM|currentADDR[25] ; ROMSERIAL:UROM|currentADDR[26] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.300      ;
; 1.035 ; ROMSERIAL:UROM|currentADDR[29] ; ROMSERIAL:UROM|currentADDR[30] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.300      ;
; 1.036 ; ROMSERIAL:UROM|currentADDR[23] ; ROMSERIAL:UROM|currentADDR[24] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.301      ;
; 1.043 ; ROMSERIAL:UROM|currentADDR[4]  ; ROMSERIAL:UROM|currentADDR[6]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.308      ;
; 1.043 ; ROMSERIAL:UROM|currentADDR[12] ; ROMSERIAL:UROM|currentADDR[14] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.308      ;
; 1.043 ; ROMSERIAL:UROM|currentADDR[14] ; ROMSERIAL:UROM|currentADDR[16] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.308      ;
; 1.043 ; ROMSERIAL:UROM|currentADDR[2]  ; ROMSERIAL:UROM|currentADDR[4]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.308      ;
; 1.044 ; ROMSERIAL:UROM|currentADDR[20] ; ROMSERIAL:UROM|currentADDR[22] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.309      ;
; 1.044 ; ROMSERIAL:UROM|currentADDR[10] ; ROMSERIAL:UROM|currentADDR[12] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.309      ;
; 1.044 ; ROMSERIAL:UROM|currentADDR[18] ; ROMSERIAL:UROM|currentADDR[20] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.309      ;
; 1.044 ; ROMSERIAL:UROM|currentADDR[28] ; ROMSERIAL:UROM|currentADDR[30] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.309      ;
; 1.045 ; ROMSERIAL:UROM|currentADDR[26] ; ROMSERIAL:UROM|currentADDR[28] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.310      ;
; 1.046 ; ROMSERIAL:UROM|currentADDR[16] ; ROMSERIAL:UROM|currentADDR[18] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.311      ;
; 1.048 ; ROMSERIAL:UROM|currentADDR[24] ; ROMSERIAL:UROM|currentADDR[26] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.313      ;
; 1.048 ; ROMSERIAL:UROM|currentADDR[22] ; ROMSERIAL:UROM|currentADDR[24] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.313      ;
; 1.068 ; ROMSERIAL:UROM|currentADDR[0]  ; ROMSERIAL:UROM|currentADDR[2]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.333      ;
; 1.114 ; ROMSERIAL:UROM|currentADDR[5]  ; ROMSERIAL:UROM|currentADDR[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.379      ;
; 1.117 ; ROMSERIAL:UROM|currentADDR[7]  ; ROMSERIAL:UROM|currentADDR[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.382      ;
; 1.124 ; ROMSERIAL:UROM|currentADDR[21] ; ROMSERIAL:UROM|currentADDR[23] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.389      ;
; 1.128 ; ROMSERIAL:UROM|currentADDR[15] ; ROMSERIAL:UROM|currentADDR[17] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.393      ;
; 1.128 ; ROMSERIAL:UROM|currentADDR[13] ; ROMSERIAL:UROM|currentADDR[15] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.393      ;
; 1.129 ; ROMSERIAL:UROM|currentADDR[11] ; ROMSERIAL:UROM|currentADDR[13] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.394      ;
; 1.129 ; ROMSERIAL:UROM|currentADDR[3]  ; ROMSERIAL:UROM|currentADDR[5]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.394      ;
; 1.129 ; ROMSERIAL:UROM|currentADDR[9]  ; ROMSERIAL:UROM|currentADDR[11] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.394      ;
; 1.129 ; ROMSERIAL:UROM|currentADDR[17] ; ROMSERIAL:UROM|currentADDR[19] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.394      ;
; 1.129 ; ROMSERIAL:UROM|currentADDR[19] ; ROMSERIAL:UROM|currentADDR[21] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.394      ;
; 1.130 ; ROMSERIAL:UROM|currentADDR[27] ; ROMSERIAL:UROM|currentADDR[29] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.395      ;
; 1.130 ; ROMSERIAL:UROM|currentADDR[25] ; ROMSERIAL:UROM|currentADDR[27] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.395      ;
; 1.131 ; ROMSERIAL:UROM|currentADDR[23] ; ROMSERIAL:UROM|currentADDR[25] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.396      ;
; 1.139 ; ROMSERIAL:UROM|currentADDR[5]  ; ROMSERIAL:UROM|currentADDR[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.404      ;
; 1.141 ; ROMSERIAL:UROM|currentADDR[6]  ; ROMSERIAL:UROM|currentADDR[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.406      ;
; 1.141 ; ROMSERIAL:UROM|currentADDR[8]  ; ROMSERIAL:UROM|currentADDR[11] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.406      ;
; 1.142 ; ROMSERIAL:UROM|currentADDR[7]  ; ROMSERIAL:UROM|currentADDR[10] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.407      ;
; 1.150 ; ROMSERIAL:UROM|currentADDR[4]  ; ROMSERIAL:UROM|currentADDR[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.415      ;
; 1.150 ; ROMSERIAL:UROM|currentADDR[12] ; ROMSERIAL:UROM|currentADDR[15] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.415      ;
; 1.150 ; ROMSERIAL:UROM|currentADDR[14] ; ROMSERIAL:UROM|currentADDR[17] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.415      ;
; 1.150 ; ROMSERIAL:UROM|currentADDR[2]  ; ROMSERIAL:UROM|currentADDR[5]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.415      ;
; 1.151 ; ROMSERIAL:UROM|currentADDR[20] ; ROMSERIAL:UROM|currentADDR[23] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.416      ;
; 1.151 ; ROMSERIAL:UROM|currentADDR[10] ; ROMSERIAL:UROM|currentADDR[13] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.416      ;
; 1.151 ; ROMSERIAL:UROM|currentADDR[18] ; ROMSERIAL:UROM|currentADDR[21] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.416      ;
; 1.152 ; ROMSERIAL:UROM|currentADDR[21] ; ROMSERIAL:UROM|currentADDR[24] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.417      ;
; 1.152 ; ROMSERIAL:UROM|currentADDR[16] ; ROMSERIAL:UROM|currentADDR[19] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.417      ;
; 1.152 ; ROMSERIAL:UROM|currentADDR[26] ; ROMSERIAL:UROM|currentADDR[29] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.417      ;
+-------+--------------------------------+--------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'C'                                                                                                                                                                                            ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                            ; Launch Clock                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; 1.574 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[31] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[31] ; C                                                ; C           ; 0.000        ; 0.073      ; 1.842      ;
; 1.842 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[28] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[28] ; C                                                ; C           ; 0.000        ; 0.073      ; 2.110      ;
; 1.852 ; ButtonProc:UBut|f2[1]                              ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.283      ; 4.410      ;
; 1.869 ; ButtonProc:UBut|f1[1]                              ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[28] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.278      ; 4.422      ;
; 1.887 ; ButtonProc:UBut|f2[1]                              ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[28] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.282      ; 4.444      ;
; 1.888 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[30] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[30] ; C                                                ; C           ; 0.000        ; 0.073      ; 2.156      ;
; 1.915 ; ButtonProc:UBut|f2[1]                              ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[20] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.283      ; 4.473      ;
; 1.917 ; ButtonProc:UBut|f2[1]                              ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[22] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.283      ; 4.475      ;
; 1.931 ; ButtonProc:UBut|f2[1]                              ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.283      ; 4.489      ;
; 1.947 ; ButtonProc:UBut|f1[1]                              ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[30] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.278      ; 4.500      ;
; 1.951 ; ButtonProc:UBut|f2[1]                              ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[16] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.282      ; 4.508      ;
; 1.955 ; ButtonProc:UBut|f1[1]                              ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[20] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.279      ; 4.509      ;
; 1.958 ; ButtonProc:UBut|f2[1]                              ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[26] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.283      ; 4.516      ;
; 1.958 ; ButtonProc:UBut|f1[1]                              ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[24] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.279      ; 4.512      ;
; 1.968 ; ButtonProc:UBut|f1[1]                              ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[29] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.278      ; 4.521      ;
; 1.994 ; ButtonProc:UBut|f1[1]                              ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[27] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.278      ; 4.547      ;
; 1.995 ; ButtonProc:UBut|f1[1]                              ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.280      ; 4.550      ;
; 2.014 ; ButtonProc:UBut|f1[1]                              ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[22] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.279      ; 4.568      ;
; 2.018 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[31] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[31] ; C                                                ; C           ; 0.000        ; 0.073      ; 2.286      ;
; 2.020 ; ButtonProc:UBut|f1[1]                              ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[31] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.279      ; 4.574      ;
; 2.025 ; ButtonProc:UBut|f2[1]                              ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[31] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.283      ; 4.583      ;
; 2.025 ; ButtonProc:UBut|f2[1]                              ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.282      ; 4.582      ;
; 2.027 ; ButtonProc:UBut|f2[1]                              ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[30] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.282      ; 4.584      ;
; 2.027 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[30] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[30] ; C                                                ; C           ; 0.000        ; 0.073      ; 2.295      ;
; 2.041 ; ButtonProc:UBut|f2[1]                              ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.282      ; 4.598      ;
; 2.046 ; ButtonProc:UBut|f1[1]                              ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.279      ; 4.600      ;
; 2.049 ; ButtonProc:UBut|f1[1]                              ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.280      ; 4.604      ;
; 2.056 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[28] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[28] ; C                                                ; C           ; 0.000        ; 0.073      ; 2.324      ;
; 2.063 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; C                                                ; C           ; 0.000        ; 0.073      ; 2.331      ;
; 2.068 ; ButtonProc:UBut|f2[1]                              ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[27] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.282      ; 4.625      ;
; 2.074 ; ButtonProc:UBut|f1[1]                              ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[10] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.280      ; 4.629      ;
; 2.075 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[29] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[29] ; C                                                ; C           ; 0.000        ; 0.073      ; 2.343      ;
; 2.082 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[27] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[27] ; C                                                ; C           ; 0.000        ; 0.073      ; 2.350      ;
; 2.098 ; ButtonProc:UBut|f1[1]                              ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[16] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.280      ; 4.653      ;
; 2.109 ; ButtonProc:UBut|f1[1]                              ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.280      ; 4.664      ;
; 2.111 ; ButtonProc:UBut|f1[1]                              ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[21] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.277      ; 4.663      ;
; 2.114 ; ButtonProc:UBut|f2[1]                              ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.282      ; 4.671      ;
; 2.115 ; ButtonProc:UBut|f1[1]                              ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[19] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.280      ; 4.670      ;
; 2.117 ; ButtonProc:UBut|f2[1]                              ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[17] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.282      ; 4.674      ;
; 2.122 ; ButtonProc:UBut|f2[1]                              ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[29] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.282      ; 4.679      ;
; 2.126 ; ButtonProc:UBut|f1[1]                              ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[4]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.284      ; 4.685      ;
; 2.128 ; ButtonProc:UBut|f2[1]                              ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.282      ; 4.685      ;
; 2.131 ; ButtonProc:UBut|f1[1]                              ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.280      ; 4.686      ;
; 2.132 ; ButtonProc:UBut|f2[1]                              ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[4]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.281      ; 4.688      ;
; 2.140 ; ButtonProc:UBut|f1[1]                              ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[1]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.280      ; 4.695      ;
; 2.144 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[29] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[29] ; C                                                ; C           ; 0.000        ; 0.073      ; 2.412      ;
; 2.160 ; ButtonProc:UBut|f2[1]                              ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[21] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.281      ; 4.716      ;
; 2.167 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[30] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[31] ; C                                                ; C           ; 0.000        ; 0.074      ; 2.436      ;
; 2.176 ; ButtonProc:UBut|f1[1]                              ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.280      ; 4.731      ;
; 2.181 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[25] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[25] ; C                                                ; C           ; 0.000        ; 0.073      ; 2.449      ;
; 2.187 ; ButtonProc:UBut|f1[1]                              ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.280      ; 4.742      ;
; 2.190 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[27] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[28] ; C                                                ; C           ; 0.000        ; 0.073      ; 2.458      ;
; 2.192 ; ButtonProc:UBut|f2[1]                              ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[1]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.282      ; 4.749      ;
; 2.193 ; ButtonProc:UBut|f2[1]                              ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[2]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.282      ; 4.750      ;
; 2.203 ; ButtonProc:UBut|f2[1]                              ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[10] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.282      ; 4.760      ;
; 2.208 ; ButtonProc:UBut|f2[1]                              ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[5]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.282      ; 4.765      ;
; 2.210 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[24] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[24] ; C                                                ; C           ; 0.000        ; 0.073      ; 2.478      ;
; 2.211 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[27] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[27] ; C                                                ; C           ; 0.000        ; 0.073      ; 2.479      ;
; 2.212 ; ButtonProc:UBut|f2[1]                              ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[19] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.282      ; 4.769      ;
; 2.213 ; ButtonProc:UBut|f1[1]                              ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[5]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.280      ; 4.768      ;
; 2.216 ; ButtonProc:UBut|f2[1]                              ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.282      ; 4.773      ;
; 2.218 ; ButtonProc:UBut|f2[1]                              ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.282      ; 4.775      ;
; 2.222 ; ButtonProc:UBut|f1[1]                              ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[17] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.280      ; 4.777      ;
; 2.226 ; ButtonProc:UBut|f2[1]                              ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.282      ; 4.783      ;
; 2.227 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[22] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[22] ; C                                                ; C           ; 0.000        ; 0.073      ; 2.495      ;
; 2.228 ; ButtonProc:UBut|f1[1]                              ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[3]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.283      ; 4.786      ;
; 2.237 ; ButtonProc:UBut|f2[1]                              ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[6]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.282      ; 4.794      ;
; 2.248 ; ButtonProc:UBut|f1[1]                              ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.278      ; 4.801      ;
; 2.261 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[28] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[31] ; C                                                ; C           ; 0.000        ; 0.074      ; 2.530      ;
; 2.263 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[28] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[30] ; C                                                ; C           ; 0.000        ; 0.073      ; 2.531      ;
; 2.264 ; ButtonProc:UBut|f2[1]                              ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.282      ; 4.821      ;
; 2.265 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[26] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[26] ; C                                                ; C           ; 0.000        ; 0.073      ; 2.533      ;
; 2.277 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[25] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[25] ; C                                                ; C           ; 0.000        ; 0.073      ; 2.545      ;
; 2.291 ; ButtonProc:UBut|f1[1]                              ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.283      ; 4.849      ;
; 2.293 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[25] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[28] ; C                                                ; C           ; 0.000        ; 0.072      ; 2.560      ;
; 2.314 ; ButtonProc:UBut|f1[1]                              ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[6]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.280      ; 4.869      ;
; 2.328 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[29] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[31] ; C                                                ; C           ; 0.000        ; 0.074      ; 2.597      ;
; 2.328 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[27] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[31] ; C                                                ; C           ; 0.000        ; 0.074      ; 2.597      ;
; 2.330 ; ButtonProc:UBut|f2[1]                              ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.282      ; 4.887      ;
; 2.330 ; ButtonProc:UBut|f2[1]                              ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.282      ; 4.887      ;
; 2.330 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[29] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[30] ; C                                                ; C           ; 0.000        ; 0.073      ; 2.598      ;
; 2.330 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[27] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[30] ; C                                                ; C           ; 0.000        ; 0.073      ; 2.598      ;
; 2.333 ; ButtonProc:UBut|f1[1]                              ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.280      ; 4.888      ;
; 2.343 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[29] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[30] ; C                                                ; C           ; 0.000        ; 0.073      ; 2.611      ;
; 2.358 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[28] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[29] ; C                                                ; C           ; 0.000        ; 0.073      ; 2.626      ;
; 2.365 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[22] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[22] ; C                                                ; C           ; 0.000        ; 0.073      ; 2.633      ;
; 2.367 ; ButtonProc:UBut|f1[1]                              ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[26] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.279      ; 4.921      ;
; 2.367 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[25] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[29] ; C                                                ; C           ; 0.000        ; 0.072      ; 2.634      ;
; 2.369 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[30] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[31] ; C                                                ; C           ; 0.000        ; 0.074      ; 2.638      ;
; 2.371 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[25] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[30] ; C                                                ; C           ; 0.000        ; 0.072      ; 2.638      ;
; 2.375 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[27] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[28] ; C                                                ; C           ; 0.000        ; 0.073      ; 2.643      ;
; 2.379 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[28] ; C                                                ; C           ; 0.000        ; 0.072      ; 2.646      ;
; 2.380 ; ButtonProc:UBut|f1[1]                              ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[2]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.279      ; 4.934      ;
; 2.393 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[25] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[27] ; C                                                ; C           ; 0.000        ; 0.072      ; 2.660      ;
; 2.402 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[24] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[28] ; C                                                ; C           ; 0.000        ; 0.072      ; 2.669      ;
; 2.403 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[28] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[30] ; C                                                ; C           ; 0.000        ; 0.073      ; 2.671      ;
; 2.416 ; ButtonProc:UBut|f1[1]                              ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 2.280      ; 4.971      ;
; 2.416 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[29] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[31] ; C                                                ; C           ; 0.000        ; 0.074      ; 2.685      ;
; 2.418 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[18] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[18] ; C                                                ; C           ; 0.000        ; 0.073      ; 2.686      ;
; 2.419 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[25] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[31] ; C                                                ; C           ; 0.000        ; 0.073      ; 2.687      ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                        ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; UPLL|altpll_component|auto_generated|pll1|clk[1] ; -1.022 ; -20.998       ;
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; -0.157 ; -0.663        ;
; C                                                ; 2.776  ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                        ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.151 ; 0.000         ;
; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.295 ; 0.000         ;
; C                                                ; 0.667 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                         ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.500 ; 0.000         ;
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 2.234 ; 0.000         ;
; C                                                ; 9.435 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'UPLL|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                          ;
+--------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                              ; To Node                                                                                                                ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; -1.022 ; ROMSERIAL:UROM|ROM1:U1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; ROMSERIAL:UROM|data_array[0][11]                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 1.250        ; -0.195     ; 2.064      ;
; -0.971 ; ROMSERIAL:UROM|ROM1:U1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; ROMSERIAL:UROM|data_array[0][10]                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 1.250        ; -0.195     ; 2.013      ;
; -0.954 ; ROMSERIAL:UROM|ROM1:U1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; ROMSERIAL:UROM|data_array[1][4]                                                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 1.250        ; -0.193     ; 1.998      ;
; -0.954 ; ROMSERIAL:UROM|ROM1:U1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; ROMSERIAL:UROM|data_array[1][5]                                                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 1.250        ; -0.193     ; 1.998      ;
; -0.946 ; ROMSERIAL:UROM|ROM1:U1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; ROMSERIAL:UROM|data_array[1][1]                                                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 1.250        ; -0.193     ; 1.990      ;
; -0.932 ; ROMSERIAL:UROM|ROM1:U1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; ROMSERIAL:UROM|data_array[1][0]                                                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 1.250        ; -0.193     ; 1.976      ;
; -0.929 ; ROMSERIAL:UROM|ROM1:U1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; ROMSERIAL:UROM|data_array[1][11]                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 1.250        ; -0.192     ; 1.974      ;
; -0.851 ; ROMSERIAL:UROM|ROM1:U1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; ROMSERIAL:UROM|data_array[0][8]                                                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 1.250        ; -0.184     ; 1.904      ;
; -0.841 ; ROMSERIAL:UROM|ROM1:U1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; ROMSERIAL:UROM|data_array[0][7]                                                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 1.250        ; -0.185     ; 1.893      ;
; -0.841 ; ROMSERIAL:UROM|ROM1:U1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; ROMSERIAL:UROM|data_array[0][4]                                                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 1.250        ; -0.186     ; 1.892      ;
; -0.824 ; ROMSERIAL:UROM|ROM1:U1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; ROMSERIAL:UROM|data_array[1][8]                                                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 1.250        ; -0.191     ; 1.870      ;
; -0.793 ; ROMSERIAL:UROM|ROM1:U1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; ROMSERIAL:UROM|data_array[0][6]                                                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 1.250        ; -0.186     ; 1.844      ;
; -0.793 ; ROMSERIAL:UROM|ROM1:U1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; ROMSERIAL:UROM|data_array[1][7]                                                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 1.250        ; -0.192     ; 1.838      ;
; -0.790 ; ROMSERIAL:UROM|ROM1:U1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; ROMSERIAL:UROM|data_array[1][9]                                                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 1.250        ; -0.191     ; 1.836      ;
; -0.789 ; ROMSERIAL:UROM|ROM1:U1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; ROMSERIAL:UROM|data_array[1][2]                                                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 1.250        ; -0.192     ; 1.834      ;
; -0.776 ; ROMSERIAL:UROM|ROM1:U1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; ROMSERIAL:UROM|data_array[1][3]                                                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 1.250        ; -0.192     ; 1.821      ;
; -0.773 ; ROMSERIAL:UROM|ROM1:U1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; ROMSERIAL:UROM|data_array[1][6]                                                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 1.250        ; -0.192     ; 1.818      ;
; -0.773 ; ROMSERIAL:UROM|ROM1:U1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; ROMSERIAL:UROM|data_array[0][3]                                                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 1.250        ; -0.192     ; 1.818      ;
; -0.756 ; ROMSERIAL:UROM|ROM1:U1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; ROMSERIAL:UROM|data_array[0][0]                                                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 1.250        ; -0.187     ; 1.806      ;
; -0.749 ; ROMSERIAL:UROM|ROM1:U1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; ROMSERIAL:UROM|data_array[0][1]                                                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 1.250        ; -0.187     ; 1.799      ;
; -0.736 ; ROMSERIAL:UROM|ROM1:U1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; ROMSERIAL:UROM|data_array[0][5]                                                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 1.250        ; -0.187     ; 1.786      ;
; -0.711 ; ROMSERIAL:UROM|ROM1:U1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; ROMSERIAL:UROM|data_array[0][9]                                                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 1.250        ; -0.184     ; 1.764      ;
; -0.550 ; ROMSERIAL:UROM|ROM1:U1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; ROMSERIAL:UROM|data_array[0][2]                                                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 1.250        ; -0.185     ; 1.602      ;
; -0.550 ; ROMSERIAL:UROM|ROM1:U1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; ROMSERIAL:UROM|data_array[1][10]                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 1.250        ; -0.185     ; 1.602      ;
; -0.353 ; ROMSERIAL:UROM|currentADDR[0]                                                                                          ; ROMSERIAL:UROM|ROM1:U1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 1.250        ; 0.095      ; 1.707      ;
; -0.266 ; ROMSERIAL:UROM|currentADDR[0]                                                                                          ; ROMSERIAL:UROM|ROM1:U1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 1.250        ; 0.095      ; 1.620      ;
; -0.249 ; ROMSERIAL:UROM|currentADDR[0]                                                                                          ; ROMSERIAL:UROM|ROM1:U1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 1.250        ; 0.093      ; 1.601      ;
; -0.242 ; ROMSERIAL:UROM|currentADDR[0]                                                                                          ; ROMSERIAL:UROM|ROM1:U1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 1.250        ; 0.094      ; 1.595      ;
; -0.170 ; ROMSERIAL:UROM|currentADDR[0]                                                                                          ; ROMSERIAL:UROM|ROM1:U1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a8~porta_address_reg0  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 1.250        ; 0.096      ; 1.525      ;
; -0.114 ; ROMSERIAL:UROM|currentADDR[0]                                                                                          ; ROMSERIAL:UROM|ROM1:U1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a10~porta_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 1.250        ; 0.096      ; 1.469      ;
; -0.023 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[28]                                                                     ; ROMSERIAL:UROM|ROM1:U1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C                                                ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.145     ; 1.327      ;
; -0.008 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[25]                                                                     ; ROMSERIAL:UROM|ROM1:U1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a4~porta_address_reg0  ; C                                                ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.146     ; 1.311      ;
; 0.007  ; ROMSERIAL:UROM|currentADDR[12]                                                                                         ; ROMSERIAL:UROM|data_array[0][11]                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.053     ; 2.427      ;
; 0.007  ; ROMSERIAL:UROM|currentADDR[12]                                                                                         ; ROMSERIAL:UROM|data_array[0][3]                                                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.053     ; 2.427      ;
; 0.007  ; ROMSERIAL:UROM|currentADDR[12]                                                                                         ; ROMSERIAL:UROM|data_array[0][10]                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.053     ; 2.427      ;
; 0.009  ; ROMSERIAL:UROM|currentADDR[11]                                                                                         ; ROMSERIAL:UROM|data_array[0][11]                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.053     ; 2.425      ;
; 0.009  ; ROMSERIAL:UROM|currentADDR[11]                                                                                         ; ROMSERIAL:UROM|data_array[0][3]                                                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.053     ; 2.425      ;
; 0.009  ; ROMSERIAL:UROM|currentADDR[11]                                                                                         ; ROMSERIAL:UROM|data_array[0][10]                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.053     ; 2.425      ;
; 0.010  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[25]                                                                     ; ROMSERIAL:UROM|ROM1:U1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a2~porta_address_reg0  ; C                                                ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.148     ; 1.291      ;
; 0.013  ; ROMSERIAL:UROM|currentADDR[9]                                                                                          ; ROMSERIAL:UROM|data_array[0][11]                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.053     ; 2.421      ;
; 0.013  ; ROMSERIAL:UROM|currentADDR[9]                                                                                          ; ROMSERIAL:UROM|data_array[0][3]                                                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.053     ; 2.421      ;
; 0.013  ; ROMSERIAL:UROM|currentADDR[9]                                                                                          ; ROMSERIAL:UROM|data_array[0][10]                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.053     ; 2.421      ;
; 0.017  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[25]                                                                     ; ROMSERIAL:UROM|ROM1:U1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a6~porta_address_reg0  ; C                                                ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.147     ; 1.285      ;
; 0.021  ; ROMSERIAL:UROM|currentADDR[12]                                                                                         ; ROMSERIAL:UROM|data_array[1][3]                                                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.053     ; 2.413      ;
; 0.021  ; ROMSERIAL:UROM|currentADDR[12]                                                                                         ; ROMSERIAL:UROM|data_array[1][2]                                                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.053     ; 2.413      ;
; 0.023  ; ROMSERIAL:UROM|currentADDR[11]                                                                                         ; ROMSERIAL:UROM|data_array[1][3]                                                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.053     ; 2.411      ;
; 0.023  ; ROMSERIAL:UROM|currentADDR[11]                                                                                         ; ROMSERIAL:UROM|data_array[1][2]                                                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.053     ; 2.411      ;
; 0.027  ; ROMSERIAL:UROM|currentADDR[9]                                                                                          ; ROMSERIAL:UROM|data_array[1][3]                                                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.053     ; 2.407      ;
; 0.027  ; ROMSERIAL:UROM|currentADDR[9]                                                                                          ; ROMSERIAL:UROM|data_array[1][2]                                                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.053     ; 2.407      ;
; 0.039  ; ROMSERIAL:UROM|currentADDR[3]                                                                                          ; ROMSERIAL:UROM|data_array[0][11]                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.053     ; 2.395      ;
; 0.039  ; ROMSERIAL:UROM|currentADDR[3]                                                                                          ; ROMSERIAL:UROM|data_array[0][3]                                                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.053     ; 2.395      ;
; 0.039  ; ROMSERIAL:UROM|currentADDR[3]                                                                                          ; ROMSERIAL:UROM|data_array[0][10]                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.053     ; 2.395      ;
; 0.043  ; ROMSERIAL:UROM|currentADDR[12]                                                                                         ; ROMSERIAL:UROM|data_array[1][0]                                                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.052     ; 2.392      ;
; 0.043  ; ROMSERIAL:UROM|currentADDR[12]                                                                                         ; ROMSERIAL:UROM|data_array[1][1]                                                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.052     ; 2.392      ;
; 0.043  ; ROMSERIAL:UROM|currentADDR[12]                                                                                         ; ROMSERIAL:UROM|data_array[1][5]                                                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.052     ; 2.392      ;
; 0.043  ; ROMSERIAL:UROM|currentADDR[12]                                                                                         ; ROMSERIAL:UROM|data_array[1][4]                                                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.052     ; 2.392      ;
; 0.043  ; ROMSERIAL:UROM|currentADDR[12]                                                                                         ; ROMSERIAL:UROM|data_array[1][6]                                                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.052     ; 2.392      ;
; 0.043  ; ROMSERIAL:UROM|currentADDR[12]                                                                                         ; ROMSERIAL:UROM|data_array[1][7]                                                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.052     ; 2.392      ;
; 0.045  ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[25]                                                                     ; ROMSERIAL:UROM|ROM1:U1|altsyncram:altsyncram_component|altsyncram_unr3:auto_generated|ram_block1a0~porta_address_reg0  ; C                                                ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -1.146     ; 1.258      ;
; 0.045  ; ROMSERIAL:UROM|currentADDR[11]                                                                                         ; ROMSERIAL:UROM|data_array[1][0]                                                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.052     ; 2.390      ;
; 0.045  ; ROMSERIAL:UROM|currentADDR[11]                                                                                         ; ROMSERIAL:UROM|data_array[1][1]                                                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.052     ; 2.390      ;
; 0.045  ; ROMSERIAL:UROM|currentADDR[11]                                                                                         ; ROMSERIAL:UROM|data_array[1][5]                                                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.052     ; 2.390      ;
; 0.045  ; ROMSERIAL:UROM|currentADDR[11]                                                                                         ; ROMSERIAL:UROM|data_array[1][4]                                                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.052     ; 2.390      ;
; 0.045  ; ROMSERIAL:UROM|currentADDR[11]                                                                                         ; ROMSERIAL:UROM|data_array[1][6]                                                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.052     ; 2.390      ;
; 0.045  ; ROMSERIAL:UROM|currentADDR[11]                                                                                         ; ROMSERIAL:UROM|data_array[1][7]                                                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.052     ; 2.390      ;
; 0.049  ; ROMSERIAL:UROM|currentADDR[9]                                                                                          ; ROMSERIAL:UROM|data_array[1][0]                                                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.052     ; 2.386      ;
; 0.049  ; ROMSERIAL:UROM|currentADDR[9]                                                                                          ; ROMSERIAL:UROM|data_array[1][1]                                                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.052     ; 2.386      ;
; 0.049  ; ROMSERIAL:UROM|currentADDR[9]                                                                                          ; ROMSERIAL:UROM|data_array[1][5]                                                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.052     ; 2.386      ;
; 0.049  ; ROMSERIAL:UROM|currentADDR[9]                                                                                          ; ROMSERIAL:UROM|data_array[1][4]                                                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.052     ; 2.386      ;
; 0.049  ; ROMSERIAL:UROM|currentADDR[9]                                                                                          ; ROMSERIAL:UROM|data_array[1][6]                                                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.052     ; 2.386      ;
; 0.049  ; ROMSERIAL:UROM|currentADDR[9]                                                                                          ; ROMSERIAL:UROM|data_array[1][7]                                                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.052     ; 2.386      ;
; 0.050  ; ROMSERIAL:UROM|currentADDR[2]                                                                                          ; ROMSERIAL:UROM|data_array[0][11]                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.053     ; 2.384      ;
; 0.050  ; ROMSERIAL:UROM|currentADDR[2]                                                                                          ; ROMSERIAL:UROM|data_array[0][3]                                                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.053     ; 2.384      ;
; 0.050  ; ROMSERIAL:UROM|currentADDR[2]                                                                                          ; ROMSERIAL:UROM|data_array[0][10]                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.053     ; 2.384      ;
; 0.053  ; ROMSERIAL:UROM|currentADDR[12]                                                                                         ; ROMSERIAL:UROM|data_array[0][5]                                                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.046     ; 2.388      ;
; 0.053  ; ROMSERIAL:UROM|currentADDR[12]                                                                                         ; ROMSERIAL:UROM|data_array[0][0]                                                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.046     ; 2.388      ;
; 0.053  ; ROMSERIAL:UROM|currentADDR[12]                                                                                         ; ROMSERIAL:UROM|data_array[0][1]                                                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.046     ; 2.388      ;
; 0.053  ; ROMSERIAL:UROM|currentADDR[12]                                                                                         ; ROMSERIAL:UROM|data_array[0][2]                                                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.046     ; 2.388      ;
; 0.053  ; ROMSERIAL:UROM|currentADDR[12]                                                                                         ; ROMSERIAL:UROM|data_array[0][6]                                                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.046     ; 2.388      ;
; 0.053  ; ROMSERIAL:UROM|currentADDR[3]                                                                                          ; ROMSERIAL:UROM|data_array[1][3]                                                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.053     ; 2.381      ;
; 0.053  ; ROMSERIAL:UROM|currentADDR[3]                                                                                          ; ROMSERIAL:UROM|data_array[1][2]                                                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.053     ; 2.381      ;
; 0.055  ; ROMSERIAL:UROM|currentADDR[11]                                                                                         ; ROMSERIAL:UROM|data_array[0][5]                                                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.046     ; 2.386      ;
; 0.055  ; ROMSERIAL:UROM|currentADDR[11]                                                                                         ; ROMSERIAL:UROM|data_array[0][0]                                                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.046     ; 2.386      ;
; 0.055  ; ROMSERIAL:UROM|currentADDR[11]                                                                                         ; ROMSERIAL:UROM|data_array[0][1]                                                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.046     ; 2.386      ;
; 0.055  ; ROMSERIAL:UROM|currentADDR[11]                                                                                         ; ROMSERIAL:UROM|data_array[0][2]                                                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.046     ; 2.386      ;
; 0.055  ; ROMSERIAL:UROM|currentADDR[11]                                                                                         ; ROMSERIAL:UROM|data_array[0][6]                                                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.046     ; 2.386      ;
; 0.058  ; ROMSERIAL:UROM|currentADDR[8]                                                                                          ; ROMSERIAL:UROM|data_array[0][11]                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.053     ; 2.376      ;
; 0.058  ; ROMSERIAL:UROM|currentADDR[8]                                                                                          ; ROMSERIAL:UROM|data_array[0][3]                                                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.053     ; 2.376      ;
; 0.058  ; ROMSERIAL:UROM|currentADDR[8]                                                                                          ; ROMSERIAL:UROM|data_array[0][10]                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.053     ; 2.376      ;
; 0.059  ; ROMSERIAL:UROM|currentADDR[9]                                                                                          ; ROMSERIAL:UROM|data_array[0][5]                                                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.046     ; 2.382      ;
; 0.059  ; ROMSERIAL:UROM|currentADDR[9]                                                                                          ; ROMSERIAL:UROM|data_array[0][0]                                                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.046     ; 2.382      ;
; 0.059  ; ROMSERIAL:UROM|currentADDR[9]                                                                                          ; ROMSERIAL:UROM|data_array[0][1]                                                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.046     ; 2.382      ;
; 0.059  ; ROMSERIAL:UROM|currentADDR[9]                                                                                          ; ROMSERIAL:UROM|data_array[0][2]                                                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.046     ; 2.382      ;
; 0.059  ; ROMSERIAL:UROM|currentADDR[9]                                                                                          ; ROMSERIAL:UROM|data_array[0][6]                                                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.046     ; 2.382      ;
; 0.059  ; ROMSERIAL:UROM|currentADDR[5]                                                                                          ; ROMSERIAL:UROM|data_array[0][11]                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.053     ; 2.375      ;
; 0.059  ; ROMSERIAL:UROM|currentADDR[5]                                                                                          ; ROMSERIAL:UROM|data_array[0][3]                                                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.053     ; 2.375      ;
; 0.059  ; ROMSERIAL:UROM|currentADDR[5]                                                                                          ; ROMSERIAL:UROM|data_array[0][10]                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.053     ; 2.375      ;
; 0.060  ; ROMSERIAL:UROM|currentADDR[14]                                                                                         ; ROMSERIAL:UROM|data_array[0][11]                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.053     ; 2.374      ;
; 0.060  ; ROMSERIAL:UROM|currentADDR[14]                                                                                         ; ROMSERIAL:UROM|data_array[0][3]                                                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.053     ; 2.374      ;
; 0.060  ; ROMSERIAL:UROM|currentADDR[14]                                                                                         ; ROMSERIAL:UROM|data_array[0][10]                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.053     ; 2.374      ;
+--------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                         ;
+--------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                                                                                                                                                     ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; -0.157 ; ROMSERIAL:UROM|data_array[0][3]  ; Block1:BlockU1|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component|mag_int_a_reg[10] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.250        ; -0.110     ; 1.284      ;
; -0.129 ; ROMSERIAL:UROM|data_array[1][2]  ; Block1:BlockU2|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component|mag_int_a_reg[10] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.250        ; -0.117     ; 1.249      ;
; -0.093 ; ROMSERIAL:UROM|data_array[0][3]  ; Block1:BlockU1|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component|mag_int_a_reg[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.250        ; -0.110     ; 1.220      ;
; -0.089 ; ROMSERIAL:UROM|data_array[0][3]  ; Block1:BlockU1|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component|mag_int_a_reg[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.250        ; -0.110     ; 1.216      ;
; -0.086 ; ROMSERIAL:UROM|data_array[1][10] ; Block1:BlockU2|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component|mag_int_a_reg[10] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.250        ; -0.128     ; 1.195      ;
; -0.078 ; ROMSERIAL:UROM|data_array[1][1]  ; Block1:BlockU2|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component|mag_int_a_reg[10] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.250        ; -0.118     ; 1.197      ;
; -0.068 ; ROMSERIAL:UROM|data_array[1][2]  ; Block1:BlockU2|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component|mag_int_a_reg[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.250        ; -0.117     ; 1.188      ;
; -0.061 ; ROMSERIAL:UROM|data_array[1][2]  ; Block1:BlockU2|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component|mag_int_a_reg[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.250        ; -0.117     ; 1.181      ;
; -0.025 ; ROMSERIAL:UROM|data_array[0][3]  ; Block1:BlockU1|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component|mag_int_a_reg[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.250        ; -0.110     ; 1.152      ;
; -0.021 ; ROMSERIAL:UROM|data_array[0][3]  ; Block1:BlockU1|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component|mag_int_a_reg[6]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.250        ; -0.110     ; 1.148      ;
; -0.020 ; ROMSERIAL:UROM|data_array[0][2]  ; Block1:BlockU1|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component|mag_int_a_reg[2]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.250        ; -0.117     ; 1.140      ;
; -0.014 ; ROMSERIAL:UROM|data_array[1][1]  ; Block1:BlockU2|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component|mag_int_a_reg[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.250        ; -0.118     ; 1.133      ;
; -0.010 ; ROMSERIAL:UROM|data_array[1][1]  ; Block1:BlockU2|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component|mag_int_a_reg[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.250        ; -0.118     ; 1.129      ;
; -0.002 ; ROMSERIAL:UROM|data_array[1][9]  ; Block1:BlockU2|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component|mag_int_a_reg[10] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.250        ; -0.120     ; 1.119      ;
; 0.000  ; ROMSERIAL:UROM|data_array[1][2]  ; Block1:BlockU2|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component|mag_int_a_reg[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.250        ; -0.117     ; 1.120      ;
; 0.001  ; ROMSERIAL:UROM|data_array[1][3]  ; Block1:BlockU2|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component|mag_int_a_reg[10] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.250        ; -0.117     ; 1.119      ;
; 0.003  ; ROMSERIAL:UROM|data_array[0][9]  ; Block1:BlockU1|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component|mag_int_a_reg[10] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.250        ; -0.120     ; 1.114      ;
; 0.007  ; ROMSERIAL:UROM|data_array[1][2]  ; Block1:BlockU2|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component|mag_int_a_reg[6]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.250        ; -0.117     ; 1.113      ;
; 0.011  ; ROMSERIAL:UROM|data_array[1][0]  ; Block1:BlockU2|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component|mag_int_a_reg[10] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.250        ; -0.118     ; 1.108      ;
; 0.012  ; ROMSERIAL:UROM|data_array[0][0]  ; Block1:BlockU1|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component|mag_int_a_reg[10] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.250        ; -0.117     ; 1.108      ;
; 0.015  ; ROMSERIAL:UROM|data_array[0][1]  ; Block1:BlockU1|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component|mag_int_a_reg[10] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.250        ; -0.117     ; 1.105      ;
; 0.043  ; ROMSERIAL:UROM|data_array[0][3]  ; Block1:BlockU1|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component|mag_int_a_reg[5]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.250        ; -0.110     ; 1.084      ;
; 0.047  ; ROMSERIAL:UROM|data_array[0][3]  ; Block1:BlockU1|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component|mag_int_a_reg[4]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.250        ; -0.110     ; 1.080      ;
; 0.054  ; ROMSERIAL:UROM|data_array[1][1]  ; Block1:BlockU2|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component|mag_int_a_reg[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.250        ; -0.118     ; 1.065      ;
; 0.056  ; ROMSERIAL:UROM|data_array[0][8]  ; Block1:BlockU1|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component|mag_int_a_reg[10] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.250        ; -0.120     ; 1.061      ;
; 0.058  ; ROMSERIAL:UROM|data_array[1][1]  ; Block1:BlockU2|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component|mag_int_a_reg[6]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.250        ; -0.118     ; 1.061      ;
; 0.059  ; ROMSERIAL:UROM|data_array[1][8]  ; Block1:BlockU2|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component|mag_int_a_reg[10] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.250        ; -0.120     ; 1.058      ;
; 0.065  ; ROMSERIAL:UROM|data_array[1][3]  ; Block1:BlockU2|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component|mag_int_a_reg[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.250        ; -0.117     ; 1.055      ;
; 0.068  ; ROMSERIAL:UROM|data_array[1][2]  ; Block1:BlockU2|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component|mag_int_a_reg[5]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.250        ; -0.117     ; 1.052      ;
; 0.069  ; ROMSERIAL:UROM|data_array[1][3]  ; Block1:BlockU2|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component|mag_int_a_reg[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.250        ; -0.117     ; 1.051      ;
; 0.075  ; ROMSERIAL:UROM|data_array[1][2]  ; Block1:BlockU2|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component|mag_int_a_reg[4]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.250        ; -0.117     ; 1.045      ;
; 0.075  ; ROMSERIAL:UROM|data_array[1][0]  ; Block1:BlockU2|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component|mag_int_a_reg[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.250        ; -0.118     ; 1.044      ;
; 0.076  ; ROMSERIAL:UROM|data_array[0][0]  ; Block1:BlockU1|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component|mag_int_a_reg[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.250        ; -0.117     ; 1.044      ;
; 0.079  ; ROMSERIAL:UROM|data_array[1][0]  ; Block1:BlockU2|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component|mag_int_a_reg[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.250        ; -0.118     ; 1.040      ;
; 0.079  ; ROMSERIAL:UROM|data_array[0][1]  ; Block1:BlockU1|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component|mag_int_a_reg[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.250        ; -0.117     ; 1.041      ;
; 0.080  ; ROMSERIAL:UROM|data_array[0][0]  ; Block1:BlockU1|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component|mag_int_a_reg[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.250        ; -0.117     ; 1.040      ;
; 0.083  ; ROMSERIAL:UROM|data_array[0][1]  ; Block1:BlockU1|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component|mag_int_a_reg[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.250        ; -0.117     ; 1.037      ;
; 0.115  ; ROMSERIAL:UROM|data_array[0][8]  ; Block1:BlockU1|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component|mag_int_a_reg[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.250        ; -0.120     ; 1.002      ;
; 0.122  ; ROMSERIAL:UROM|data_array[1][1]  ; Block1:BlockU2|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component|mag_int_a_reg[5]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.250        ; -0.118     ; 0.997      ;
; 0.123  ; ROMSERIAL:UROM|data_array[1][8]  ; Block1:BlockU2|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component|mag_int_a_reg[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.250        ; -0.120     ; 0.994      ;
; 0.124  ; ROMSERIAL:UROM|data_array[0][2]  ; Block1:BlockU1|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component|mag_int_a_reg[10] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.250        ; -0.117     ; 0.996      ;
; 0.125  ; ROMSERIAL:UROM|data_array[0][4]  ; Block1:BlockU1|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component|mag_int_a_reg[10] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.250        ; -0.118     ; 0.994      ;
; 0.126  ; ROMSERIAL:UROM|data_array[1][1]  ; Block1:BlockU2|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component|mag_int_a_reg[4]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.250        ; -0.118     ; 0.993      ;
; 0.133  ; ROMSERIAL:UROM|data_array[1][3]  ; Block1:BlockU2|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component|mag_int_a_reg[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.250        ; -0.117     ; 0.987      ;
; 0.136  ; ROMSERIAL:UROM|data_array[1][2]  ; Block1:BlockU2|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component|mag_int_a_reg[3]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.250        ; -0.117     ; 0.984      ;
; 0.137  ; ROMSERIAL:UROM|data_array[1][3]  ; Block1:BlockU2|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component|mag_int_a_reg[6]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.250        ; -0.117     ; 0.983      ;
; 0.143  ; ROMSERIAL:UROM|data_array[1][0]  ; Block1:BlockU2|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component|mag_int_a_reg[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.250        ; -0.118     ; 0.976      ;
; 0.144  ; ROMSERIAL:UROM|data_array[0][0]  ; Block1:BlockU1|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component|mag_int_a_reg[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.250        ; -0.117     ; 0.976      ;
; 0.145  ; ROMSERIAL:UROM|data_array[1][5]  ; Block1:BlockU2|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component|mag_int_a_reg[10] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.250        ; -0.118     ; 0.974      ;
; 0.146  ; ROMSERIAL:UROM|data_array[0][7]  ; Block1:BlockU1|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component|mag_int_a_reg[10] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.250        ; -0.118     ; 0.973      ;
; 0.147  ; ROMSERIAL:UROM|data_array[0][5]  ; Block1:BlockU1|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component|mag_int_a_reg[10] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.250        ; -0.117     ; 0.973      ;
; 0.147  ; ROMSERIAL:UROM|data_array[1][0]  ; Block1:BlockU2|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component|mag_int_a_reg[6]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.250        ; -0.118     ; 0.972      ;
; 0.147  ; ROMSERIAL:UROM|data_array[0][1]  ; Block1:BlockU1|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component|mag_int_a_reg[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.250        ; -0.117     ; 0.973      ;
; 0.148  ; ROMSERIAL:UROM|data_array[0][0]  ; Block1:BlockU1|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component|mag_int_a_reg[6]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.250        ; -0.117     ; 0.972      ;
; 0.151  ; ROMSERIAL:UROM|data_array[0][1]  ; Block1:BlockU1|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component|mag_int_a_reg[6]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.250        ; -0.117     ; 0.969      ;
; 0.156  ; ROMSERIAL:UROM|data_array[0][2]  ; Block1:BlockU1|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component|mag_int_a_reg[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.250        ; -0.117     ; 0.964      ;
; 0.163  ; ROMSERIAL:UROM|data_array[0][4]  ; Block1:BlockU1|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component|mag_int_a_reg[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.250        ; -0.118     ; 0.956      ;
; 0.190  ; ROMSERIAL:UROM|data_array[1][1]  ; Block1:BlockU2|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component|mag_int_a_reg[3]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.250        ; -0.118     ; 0.929      ;
; 0.192  ; ROMSERIAL:UROM|data_array[1][4]  ; Block1:BlockU2|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component|mag_int_a_reg[10] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.250        ; -0.118     ; 0.927      ;
; 0.192  ; ROMSERIAL:UROM|data_array[0][2]  ; Block1:BlockU1|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component|mag_int_a_reg[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.250        ; -0.117     ; 0.928      ;
; 0.193  ; ROMSERIAL:UROM|data_array[0][4]  ; Block1:BlockU1|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component|mag_int_a_reg[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.250        ; -0.118     ; 0.926      ;
; 0.194  ; ROMSERIAL:UROM|data_array[1][1]  ; Block1:BlockU2|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component|mag_int_a_reg[2]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.250        ; -0.118     ; 0.925      ;
; 0.201  ; ROMSERIAL:UROM|data_array[1][3]  ; Block1:BlockU2|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component|mag_int_a_reg[5]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.250        ; -0.117     ; 0.919      ;
; 0.205  ; ROMSERIAL:UROM|data_array[1][3]  ; Block1:BlockU2|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component|mag_int_a_reg[4]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.250        ; -0.117     ; 0.915      ;
; 0.209  ; ROMSERIAL:UROM|data_array[1][5]  ; Block1:BlockU2|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component|mag_int_a_reg[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.250        ; -0.118     ; 0.910      ;
; 0.210  ; ROMSERIAL:UROM|data_array[0][7]  ; Block1:BlockU1|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component|mag_int_a_reg[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.250        ; -0.118     ; 0.909      ;
; 0.211  ; ROMSERIAL:UROM|data_array[0][5]  ; Block1:BlockU1|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component|mag_int_a_reg[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.250        ; -0.117     ; 0.909      ;
; 0.211  ; ROMSERIAL:UROM|data_array[1][0]  ; Block1:BlockU2|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component|mag_int_a_reg[5]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.250        ; -0.118     ; 0.908      ;
; 0.212  ; ROMSERIAL:UROM|data_array[0][0]  ; Block1:BlockU1|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component|mag_int_a_reg[5]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.250        ; -0.117     ; 0.908      ;
; 0.213  ; ROMSERIAL:UROM|data_array[1][5]  ; Block1:BlockU2|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component|mag_int_a_reg[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.250        ; -0.118     ; 0.906      ;
; 0.214  ; ROMSERIAL:UROM|data_array[0][7]  ; Block1:BlockU1|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component|mag_int_a_reg[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.250        ; -0.118     ; 0.905      ;
; 0.215  ; ROMSERIAL:UROM|data_array[0][5]  ; Block1:BlockU1|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component|mag_int_a_reg[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.250        ; -0.117     ; 0.905      ;
; 0.215  ; ROMSERIAL:UROM|data_array[1][0]  ; Block1:BlockU2|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component|mag_int_a_reg[4]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.250        ; -0.118     ; 0.904      ;
; 0.215  ; ROMSERIAL:UROM|data_array[0][1]  ; Block1:BlockU1|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component|mag_int_a_reg[5]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.250        ; -0.117     ; 0.905      ;
; 0.216  ; ROMSERIAL:UROM|data_array[0][0]  ; Block1:BlockU1|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component|mag_int_a_reg[4]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.250        ; -0.117     ; 0.904      ;
; 0.219  ; ROMSERIAL:UROM|data_array[0][1]  ; Block1:BlockU1|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component|mag_int_a_reg[4]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.250        ; -0.117     ; 0.901      ;
; 0.220  ; ROMSERIAL:UROM|data_array[1][7]  ; Block1:BlockU2|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component|mag_int_a_reg[10] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.250        ; -0.118     ; 0.899      ;
; 0.223  ; ROMSERIAL:UROM|data_array[1][4]  ; Block1:BlockU2|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component|mag_int_a_reg[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.250        ; -0.118     ; 0.896      ;
; 0.224  ; ROMSERIAL:UROM|data_array[0][2]  ; Block1:BlockU1|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component|mag_int_a_reg[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.250        ; -0.117     ; 0.896      ;
; 0.231  ; ROMSERIAL:UROM|data_array[0][4]  ; Block1:BlockU1|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component|mag_int_a_reg[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.250        ; -0.118     ; 0.888      ;
; 0.239  ; ROMSERIAL:UROM|data_array[1][11] ; Block1:BlockU2|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component|mag_int_a_reg[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.250        ; -0.120     ; 0.878      ;
; 0.239  ; ROMSERIAL:UROM|data_array[1][11] ; Block1:BlockU2|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component|mag_int_a_reg[10] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.250        ; -0.120     ; 0.878      ;
; 0.239  ; ROMSERIAL:UROM|data_array[1][11] ; Block1:BlockU2|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component|mag_int_a_reg[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.250        ; -0.120     ; 0.878      ;
; 0.239  ; ROMSERIAL:UROM|data_array[1][11] ; Block1:BlockU2|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component|mag_int_a_reg[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.250        ; -0.120     ; 0.878      ;
; 0.239  ; ROMSERIAL:UROM|data_array[1][11] ; Block1:BlockU2|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component|mag_int_a_reg[6]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.250        ; -0.120     ; 0.878      ;
; 0.239  ; ROMSERIAL:UROM|data_array[1][11] ; Block1:BlockU2|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component|mag_int_a_reg[4]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.250        ; -0.120     ; 0.878      ;
; 0.239  ; ROMSERIAL:UROM|data_array[1][11] ; Block1:BlockU2|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component|mag_int_a_reg[5]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.250        ; -0.120     ; 0.878      ;
; 0.239  ; ROMSERIAL:UROM|data_array[1][11] ; Block1:BlockU2|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component|mag_int_a_reg[2]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.250        ; -0.120     ; 0.878      ;
; 0.239  ; ROMSERIAL:UROM|data_array[1][11] ; Block1:BlockU2|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component|mag_int_a_reg[3]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.250        ; -0.120     ; 0.878      ;
; 0.239  ; ROMSERIAL:UROM|data_array[1][11] ; Block1:BlockU2|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component|mag_int_a_reg[1]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.250        ; -0.120     ; 0.878      ;
; 0.260  ; ROMSERIAL:UROM|data_array[1][4]  ; Block1:BlockU2|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component|mag_int_a_reg[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.250        ; -0.118     ; 0.859      ;
; 0.260  ; ROMSERIAL:UROM|data_array[0][2]  ; Block1:BlockU1|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component|mag_int_a_reg[6]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.250        ; -0.117     ; 0.860      ;
; 0.261  ; ROMSERIAL:UROM|data_array[0][11] ; Block1:BlockU1|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component|mag_int_a_reg[10] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.250        ; -0.110     ; 0.866      ;
; 0.261  ; ROMSERIAL:UROM|data_array[0][11] ; Block1:BlockU1|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component|mag_int_a_reg[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.250        ; -0.110     ; 0.866      ;
; 0.261  ; ROMSERIAL:UROM|data_array[0][11] ; Block1:BlockU1|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component|mag_int_a_reg[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.250        ; -0.110     ; 0.866      ;
; 0.261  ; ROMSERIAL:UROM|data_array[0][11] ; Block1:BlockU1|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component|mag_int_a_reg[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.250        ; -0.110     ; 0.866      ;
; 0.261  ; ROMSERIAL:UROM|data_array[0][11] ; Block1:BlockU1|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component|mag_int_a_reg[6]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.250        ; -0.110     ; 0.866      ;
; 0.261  ; ROMSERIAL:UROM|data_array[0][11] ; Block1:BlockU1|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component|mag_int_a_reg[4]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.250        ; -0.110     ; 0.866      ;
; 0.261  ; ROMSERIAL:UROM|data_array[0][11] ; Block1:BlockU1|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component|mag_int_a_reg[5]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.250        ; -0.110     ; 0.866      ;
; 0.261  ; ROMSERIAL:UROM|data_array[0][11] ; Block1:BlockU1|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component|mag_int_a_reg[3]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 1.250        ; -0.110     ; 0.866      ;
+--------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'C'                                                                                                                                                                                           ;
+--------+---------------------------------------------------+----------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                            ; Launch Clock                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+----------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; 2.776  ; ButtonProc:UBut|f2[1]                             ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[3]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.062      ; 3.193      ;
; 2.862  ; ButtonProc:UBut|f1[1]                             ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.063      ; 3.108      ;
; 2.890  ; ButtonProc:UBut|f1[1]                             ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.063      ; 3.080      ;
; 2.906  ; ButtonProc:UBut|f1[1]                             ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[3]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.063      ; 3.064      ;
; 2.924  ; ButtonProc:UBut|f2[1]                             ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.062      ; 3.045      ;
; 2.942  ; ButtonProc:UBut|f1[1]                             ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[6]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.063      ; 3.028      ;
; 2.943  ; ButtonProc:UBut|f2[1]                             ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.062      ; 3.026      ;
; 2.950  ; ButtonProc:UBut|f1[1]                             ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.063      ; 3.020      ;
; 2.957  ; ButtonProc:UBut|f2[1]                             ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.062      ; 3.012      ;
; 2.963  ; ButtonProc:UBut|f1[1]                             ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[4]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.064      ; 3.008      ;
; 2.974  ; ButtonProc:UBut|f2[1]                             ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[21] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.060      ; 2.993      ;
; 2.977  ; ButtonProc:UBut|f2[1]                             ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[4]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.060      ; 2.990      ;
; 2.982  ; ButtonProc:UBut|f2[1]                             ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[5]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.062      ; 2.987      ;
; 2.983  ; ButtonProc:UBut|f1[1]                             ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[5]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.063      ; 2.987      ;
; 2.992  ; ButtonProc:UBut|f2[1]                             ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[6]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.062      ; 2.977      ;
; 2.992  ; ButtonProc:UBut|f1[1]                             ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[26] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.062      ; 2.977      ;
; 2.993  ; ButtonProc:UBut|f2[1]                             ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.062      ; 2.976      ;
; 2.999  ; ButtonProc:UBut|f1[1]                             ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[21] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.059      ; 2.967      ;
; 3.003  ; ButtonProc:UBut|f2[1]                             ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.062      ; 2.966      ;
; 3.012  ; ButtonProc:UBut|f2[1]                             ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.062      ; 2.957      ;
; 3.022  ; ButtonProc:UBut|f2[1]                             ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[10] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.062      ; 2.947      ;
; 3.022  ; ButtonProc:UBut|f1[1]                             ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.060      ; 2.945      ;
; 3.026  ; ButtonProc:UBut|f1[1]                             ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.063      ; 2.944      ;
; 3.027  ; ButtonProc:UBut|f1[1]                             ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[17] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.062      ; 2.942      ;
; 3.039  ; ButtonProc:UBut|f1[1]                             ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.063      ; 2.931      ;
; 3.043  ; ButtonProc:UBut|f2[1]                             ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[27] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.061      ; 2.925      ;
; 3.043  ; ButtonProc:UBut|f2[1]                             ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[19] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.062      ; 2.926      ;
; 3.056  ; ButtonProc:UBut|f2[1]                             ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.061      ; 2.912      ;
; 3.075  ; ButtonProc:UBut|f2[1]                             ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[31] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.063      ; 2.895      ;
; 3.079  ; ButtonProc:UBut|f2[1]                             ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[17] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.062      ; 2.890      ;
; 3.083  ; ButtonProc:UBut|f2[1]                             ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.062      ; 2.886      ;
; 3.083  ; ButtonProc:UBut|f1[1]                             ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.062      ; 2.886      ;
; 3.083  ; ButtonProc:UBut|f1[1]                             ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.063      ; 2.887      ;
; 3.086  ; ButtonProc:UBut|f1[1]                             ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.063      ; 2.884      ;
; 3.088  ; ButtonProc:UBut|f1[1]                             ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[31] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.062      ; 2.881      ;
; 3.093  ; ButtonProc:UBut|f1[1]                             ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[22] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.062      ; 2.876      ;
; 3.096  ; ButtonProc:UBut|f1[1]                             ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[27] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.060      ; 2.871      ;
; 3.105  ; ButtonProc:UBut|f1[1]                             ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[19] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.062      ; 2.864      ;
; 3.106  ; ButtonProc:UBut|f1[1]                             ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[20] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.061      ; 2.862      ;
; 3.113  ; ButtonProc:UBut|f1[1]                             ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[29] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.060      ; 2.854      ;
; 3.113  ; ButtonProc:UBut|f1[1]                             ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[16] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.062      ; 2.856      ;
; 3.118  ; ButtonProc:UBut|f2[1]                             ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[29] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.061      ; 2.850      ;
; 3.119  ; ButtonProc:UBut|f1[1]                             ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[24] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.062      ; 2.850      ;
; 3.123  ; ButtonProc:UBut|f1[1]                             ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.063      ; 2.847      ;
; 3.126  ; ButtonProc:UBut|f2[1]                             ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.062      ; 2.843      ;
; 3.127  ; ButtonProc:UBut|f1[1]                             ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[10] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.063      ; 2.843      ;
; 3.129  ; ButtonProc:UBut|f2[1]                             ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.063      ; 2.841      ;
; 3.130  ; ButtonProc:UBut|f2[1]                             ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[26] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.063      ; 2.840      ;
; 3.136  ; ButtonProc:UBut|f2[1]                             ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.062      ; 2.833      ;
; 3.142  ; ButtonProc:UBut|f2[1]                             ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[20] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.062      ; 2.827      ;
; 3.144  ; ButtonProc:UBut|f1[1]                             ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[30] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.060      ; 2.823      ;
; 3.163  ; ButtonProc:UBut|f2[1]                             ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[22] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.063      ; 2.807      ;
; 3.167  ; ButtonProc:UBut|f2[1]                             ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[28] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.061      ; 2.801      ;
; 3.171  ; ButtonProc:UBut|f1[1]                             ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[2]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.062      ; 2.798      ;
; 3.183  ; ButtonProc:UBut|f1[1]                             ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[28] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.060      ; 2.784      ;
; 3.184  ; ButtonProc:UBut|f2[1]                             ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[30] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.061      ; 2.784      ;
; 3.186  ; ButtonProc:UBut|f2[1]                             ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.063      ; 2.784      ;
; 3.187  ; ButtonProc:UBut|f1[1]                             ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.062      ; 2.782      ;
; 3.199  ; ButtonProc:UBut|f2[1]                             ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[1]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.061      ; 2.769      ;
; 3.206  ; ButtonProc:UBut|f2[1]                             ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[16] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.062      ; 2.763      ;
; 3.262  ; ButtonProc:UBut|f2[1]                             ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[2]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.062      ; 2.707      ;
; 3.343  ; ButtonProc:UBut|f1[1]                             ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[1]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 5.000        ; 1.063      ; 2.627      ;
; 16.650 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[2] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[3]  ; C                                                ; C           ; 20.000       ; -0.037     ; 3.300      ;
; 16.693 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[1] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[9]  ; C                                                ; C           ; 20.000       ; -0.036     ; 3.258      ;
; 16.721 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[1] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[7]  ; C                                                ; C           ; 20.000       ; -0.036     ; 3.230      ;
; 16.737 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[1] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[3]  ; C                                                ; C           ; 20.000       ; -0.036     ; 3.214      ;
; 16.749 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[1] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[2]  ; C                                                ; C           ; 20.000       ; -0.037     ; 3.201      ;
; 16.773 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[1] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[6]  ; C                                                ; C           ; 20.000       ; -0.036     ; 3.178      ;
; 16.781 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[1] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[15] ; C                                                ; C           ; 20.000       ; -0.036     ; 3.170      ;
; 16.794 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[1] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[4]  ; C                                                ; C           ; 20.000       ; -0.035     ; 3.158      ;
; 16.798 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[2] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[9]  ; C                                                ; C           ; 20.000       ; -0.037     ; 3.152      ;
; 16.814 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[1] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[5]  ; C                                                ; C           ; 20.000       ; -0.036     ; 3.137      ;
; 16.817 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[2] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[15] ; C                                                ; C           ; 20.000       ; -0.037     ; 3.133      ;
; 16.823 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[1] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[26] ; C                                                ; C           ; 20.000       ; -0.037     ; 3.127      ;
; 16.830 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[1] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[21] ; C                                                ; C           ; 20.000       ; -0.040     ; 3.117      ;
; 16.831 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[2] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[7]  ; C                                                ; C           ; 20.000       ; -0.037     ; 3.119      ;
; 16.848 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[2] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[21] ; C                                                ; C           ; 20.000       ; -0.039     ; 3.100      ;
; 16.851 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[2] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[4]  ; C                                                ; C           ; 20.000       ; -0.039     ; 3.097      ;
; 16.853 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[1] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[23] ; C                                                ; C           ; 20.000       ; -0.039     ; 3.095      ;
; 16.856 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[2] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[5]  ; C                                                ; C           ; 20.000       ; -0.037     ; 3.094      ;
; 16.857 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[1] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[13] ; C                                                ; C           ; 20.000       ; -0.036     ; 3.094      ;
; 16.858 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[1] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[17] ; C                                                ; C           ; 20.000       ; -0.037     ; 3.092      ;
; 16.859 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[1] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[3]  ; C                                                ; C           ; 20.000       ; -0.036     ; 3.092      ;
; 16.866 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[2] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[6]  ; C                                                ; C           ; 20.000       ; -0.037     ; 3.084      ;
; 16.867 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[2] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[11] ; C                                                ; C           ; 20.000       ; -0.037     ; 3.083      ;
; 16.870 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[1] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[11] ; C                                                ; C           ; 20.000       ; -0.036     ; 3.081      ;
; 16.877 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[2] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[13] ; C                                                ; C           ; 20.000       ; -0.037     ; 3.073      ;
; 16.882 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[1] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[1]  ; C                                                ; C           ; 20.000       ; -0.036     ; 3.069      ;
; 16.886 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[2] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[14] ; C                                                ; C           ; 20.000       ; -0.037     ; 3.064      ;
; 16.896 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[2] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[10] ; C                                                ; C           ; 20.000       ; -0.037     ; 3.054      ;
; 16.914 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[1] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[25] ; C                                                ; C           ; 20.000       ; -0.037     ; 3.036      ;
; 16.914 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[1] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[8]  ; C                                                ; C           ; 20.000       ; -0.036     ; 3.037      ;
; 16.917 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[2] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[27] ; C                                                ; C           ; 20.000       ; -0.038     ; 3.032      ;
; 16.917 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[2] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[19] ; C                                                ; C           ; 20.000       ; -0.037     ; 3.033      ;
; 16.917 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[1] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[14] ; C                                                ; C           ; 20.000       ; -0.036     ; 3.034      ;
; 16.919 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[1] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[31] ; C                                                ; C           ; 20.000       ; -0.037     ; 3.031      ;
; 16.924 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[1] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[22] ; C                                                ; C           ; 20.000       ; -0.037     ; 3.026      ;
; 16.927 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[1] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[27] ; C                                                ; C           ; 20.000       ; -0.039     ; 3.021      ;
; 16.930 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[2] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[23] ; C                                                ; C           ; 20.000       ; -0.038     ; 3.019      ;
; 16.936 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[1] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[19] ; C                                                ; C           ; 20.000       ; -0.037     ; 3.014      ;
+--------+---------------------------------------------------+----------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'UPLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                          ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.151 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_b6m:auto_generated|dffe3a[0]                         ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_b6m:auto_generated|altsyncram_1l31:altsyncram4|ram_block5a36~portb_address_reg0 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.476      ;
; 0.152 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_u4m:auto_generated|cntr_7pf:cntr1|counter_reg_bit[1]                                  ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_u4m:auto_generated|altsyncram_3b81:altsyncram2|ram_block3a0~portb_address_reg0                                   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.477      ;
; 0.153 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_u4m:auto_generated|cntr_7pf:cntr1|counter_reg_bit[1]                                  ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_u4m:auto_generated|altsyncram_3b81:altsyncram2|ram_block3a0~porta_address_reg0                                   ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.476      ;
; 0.172 ; Block1:BlockU2|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component|sign_int_a_reg2                                                                                             ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|altshift_taps:exp_or_reg1_rtl_0|shift_taps_f6m:auto_generated|altsyncram_2e81:altsyncram2|ram_block3a0~porta_datain_reg0               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.504      ;
; 0.186 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_b6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_b6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|BUSY                                                                                                                                                                                                       ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|BUSY                                                                                                                                                                                                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.attack                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.attack                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.release                                                                                                                                                                                                ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.release                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain                                                                                                                                                                                                ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay                                                                                                                                                                                                  ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay                                                                                                                                                                                                                             ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU2|ADSR:ADSR_inst|add_sub                                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|add_sub                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|BUSY                                                                                                                                                                                                       ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|BUSY                                                                                                                                                                                                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.release                                                                                                                                                                                                ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.release                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.attack                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.attack                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay                                                                                                                                                                                                  ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay                                                                                                                                                                                                                             ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain                                                                                                                                                                                                ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ButtonProc:UBut|f1[1]                                                                                                                                                                                                                                 ; ButtonProc:UBut|f1[1]                                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; Block1:BlockU1|ADSR:ADSR_inst|add_sub                                                                                                                                                                                                                 ; Block1:BlockU1|ADSR:ADSR_inst|add_sub                                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.189 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_b6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_b6m:auto_generated|altsyncram_1l31:altsyncram4|ram_block5a0~porta_address_reg0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.520      ;
; 0.192 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|exp_result_ff[3]                                                                                                                                                          ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|dataa_reg[26]                                                                                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|man_res_dffe4[8]                                                                                                                             ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|man_out_dffe5[8]                                                                                                                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.313      ;
; 0.193 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|exp_result_ff[0]                                                                                                                                                          ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|dataa_reg[23]                                                                                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_b6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_b6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|man_res_dffe4[5]                                                                                                                             ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|man_out_dffe5[5]                                                                                                                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|sign_input_reg2                                                                                             ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|sign_input_reg3                                                                                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|sign_input_reg1                                                                                             ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|sign_input_reg2                                                                                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|dataa_reg[31]                                                                                               ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|sign_input_reg1                                                                                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|sign_node_ff1                                                                                                                                                             ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|sign_node_ff2                                                                                                                                                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_result_ff[6]                                                                                                                                                          ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|dataa_reg[6]                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|man_out_dffe5[13]                                                                                                                            ; Block1:BlockU1|ADSR:ADSR_inst|data1[13]                                                                                                                                                                                                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|dataa_reg[31]                                                                                               ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|sign_input_reg1                                                                                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|sign_node_ff3                                                                                                                                                             ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|sign_node_ff4                                                                                                                                                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|sign_node_ff2                                                                                                                                                             ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|sign_node_ff3                                                                                                                                                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|sign_node_ff0                                                                                                                                                             ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|sign_node_ff1                                                                                                                                                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_result_ff[14]                                                                                                                                                         ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|dataa_reg[14]                                                                                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Block1:BlockU2|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component|sign_int_a_reg1                                                                                             ; Block1:BlockU2|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component|sign_int_a_reg2                                                                                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|sign_node_ff0                                                                                                                                                             ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|sign_node_ff1                                                                                                                                                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_result_ff[14]                                                                                                                                                         ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|dataa_reg[14]                                                                                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|man_res_dffe4[9]                                                                                                                             ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|man_out_dffe5[9]                                                                                                                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|man_or_reg2                                                                                                 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|man_or_reg3                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_add_sub:exp_add_adder|add_sub_tdj:auto_generated|pipeline_dffe[2]                                                                                                     ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|exp_add_p1[2]                                                                                                                                                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.196 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|man_res_dffe4[10]                                                                                                                            ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|man_out_dffe5[10]                                                                                                                                                       ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_add_sub:exp_add_adder|add_sub_tdj:auto_generated|pipeline_dffe[6]                                                                                                     ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|exp_add_p1[6]                                                                                                                                                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_add_sub:exp_add_adder|add_sub_tdj:auto_generated|pipeline_dffe[0]                                                                                                     ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|exp_add_p1[0]                                                                                                                                                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.197 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.release                                                                                                                                                                                                ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.idle                                                                                                                                                                                                                              ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.318      ;
; 0.201 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_round_p2[17]                                                                                                                                                          ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_result_ff[17]                                                                                                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.322      ;
; 0.204 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|mantissa_input_reg[0]                                                                                       ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|CONV_FLOAT_TO_INT_altbarrel_shift_00g:altbarrel_shift6|sbit_piper1d[0]                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.decay                                                                                                                                                                                                  ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.sustain                                                                                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.325      ;
; 0.207 ; Block1:BlockU1|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component|mag_int_a_reg[2]                                                                                            ; Block1:BlockU1|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component|mag_int_a_reg2[2]                                                                                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.327      ;
; 0.209 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_b6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_b6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.330      ;
; 0.210 ; Block1:BlockU1|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component|mag_int_a_reg2[0]                                                                                           ; Block1:BlockU1|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst|CONV_INT_TO_FLOAT_altfp_convert_h1n:CONV_INT_TO_FLOAT_altfp_convert_h1n_component|CONV_INT_TO_FLOAT_altbarrel_shift_qvf:altbarrel_shift5|sbit_piper1d[0]                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.330      ;
; 0.216 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.idle                                                                                                                                                                                                   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|BUSY                                                                                                                                                                                                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.337      ;
; 0.219 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.idle                                                                                                                                                                                                   ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|BUSY                                                                                                                                                                                                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.340      ;
; 0.220 ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.idle                                                                                                                                                                                                   ; Block1:BlockU1|ADSR:ADSR_inst|Timer:UTIMER|fsm.attack                                                                                                                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.341      ;
; 0.224 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_round_p2[24]                                                                                                                                                          ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_result_ff[15]                                                                                                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.345      ;
; 0.224 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_round_p2[24]                                                                                                                                                          ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_result_ff[16]                                                                                                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.345      ;
; 0.229 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|CONV_FLOAT_TO_INT_altbarrel_shift_00g:altbarrel_shift6|sel_pipec5r1d                                        ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|CONV_FLOAT_TO_INT_altbarrel_shift_00g:altbarrel_shift6|sbit_piper2d[2]                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.350      ;
; 0.229 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|man_leading_zeros_dffe31[3]                                                                                                                  ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|ADDSUB_altbarrel_shift_35e:lbarrel_shift|sbit_piper1d[24]                                                                                                               ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.349      ;
; 0.233 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|CONV_FLOAT_TO_INT_altbarrel_shift_00g:altbarrel_shift6|sel_pipec5r1d                                        ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|CONV_FLOAT_TO_INT_altbarrel_shift_00g:altbarrel_shift6|sbit_piper2d[3]                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.354      ;
; 0.235 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|CONV_FLOAT_TO_INT_altbarrel_shift_00g:altbarrel_shift6|sel_pipec5r1d                                        ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|CONV_FLOAT_TO_INT_altbarrel_shift_00g:altbarrel_shift6|sbit_piper2d[2]                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.356      ;
; 0.236 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|CONV_FLOAT_TO_INT_altbarrel_shift_00g:altbarrel_shift6|sel_pipec5r1d                                        ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|CONV_FLOAT_TO_INT_altbarrel_shift_00g:altbarrel_shift6|sbit_piper2d[9]                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.357      ;
; 0.236 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|CONV_FLOAT_TO_INT_altbarrel_shift_00g:altbarrel_shift6|sel_pipec5r1d                                        ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|CONV_FLOAT_TO_INT_altbarrel_shift_00g:altbarrel_shift6|sbit_piper2d[1]                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.357      ;
; 0.237 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|CONV_FLOAT_TO_INT_altbarrel_shift_00g:altbarrel_shift6|sel_pipec5r1d                                        ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|CONV_FLOAT_TO_INT_altbarrel_shift_00g:altbarrel_shift6|sbit_piper2d[0]                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.358      ;
; 0.238 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|CONV_FLOAT_TO_INT_altbarrel_shift_00g:altbarrel_shift6|sel_pipec5r1d                                        ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|CONV_FLOAT_TO_INT_altbarrel_shift_00g:altbarrel_shift6|sbit_piper2d[3]                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.359      ;
; 0.242 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|CONV_FLOAT_TO_INT_altbarrel_shift_00g:altbarrel_shift6|sel_pipec3r1d                                        ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|CONV_FLOAT_TO_INT_altbarrel_shift_00g:altbarrel_shift6|sbit_piper2d[26]                                                                ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.362      ;
; 0.246 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_b6m:auto_generated|dffe3a[1]                         ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|altshift_taps:below_lower_limit2_reg1_rtl_0|shift_taps_b6m:auto_generated|altsyncram_1l31:altsyncram4|ram_block5a0~portb_address_reg0  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.577      ;
; 0.252 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|added_power2_reg[5]                                                                                         ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|max_shift_reg                                                                                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.373      ;
; 0.253 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|man_or2_reg1                                                                                                ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|man_or_reg2                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.373      ;
; 0.254 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|added_power2_reg[4]                                                                                         ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|max_shift_reg                                                                                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.375      ;
; 0.254 ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|need_complement_dffe2                                                                                                                        ; Block1:BlockU1|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|man_add_sub_res_sign_dffe21                                                                                                                                             ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.374      ;
; 0.255 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|man_or2_reg1                                                                                                ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|man_or_reg2                                                                                                                            ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.376      ;
; 0.256 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_add_sub:exp_add_adder|add_sub_tdj:auto_generated|pipeline_dffe[1]                                                                                                     ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|exp_add_p1[1]                                                                                                                                                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.378      ;
; 0.258 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_result_ff[13]                                                                                                                                                         ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|dataa_reg[13]                                                                                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.378      ;
; 0.258 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_add_sub:exp_add_adder|add_sub_tdj:auto_generated|pipeline_dffe[8]                                                                                                     ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|exp_add_p1[8]                                                                                                                                                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.380      ;
; 0.259 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|exp_result_ff[5]                                                                                                                                                          ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|dataa_reg[28]                                                                                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.380      ;
; 0.260 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_result_ff[5]                                                                                                                                                          ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|dataa_reg[5]                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.382      ;
; 0.260 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|exp_result_ff[4]                                                                                                                                                          ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|dataa_reg[27]                                                                                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.381      ;
; 0.260 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_result_ff[22]                                                                                                                                                         ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|dataa_reg[22]                                                                                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.382      ;
; 0.260 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_add_sub:exp_add_adder|add_sub_tdj:auto_generated|pipeline_dffe[4]                                                                                                     ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|exp_add_p1[4]                                                                                                                                                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.382      ;
; 0.262 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_round_p2[7]                                                                                                                                                           ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_result_ff[7]                                                                                                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.383      ;
; 0.262 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|man_add_sub_res_mag_dffe21[0]                                                                                                                ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|man_dffe31[0]                                                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.381      ;
; 0.263 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|man_or_reg3                                                                                                 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|integer_rounded_reg[0]                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.383      ;
; 0.263 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_result_ff[11]                                                                                                                                                         ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|dataa_reg[11]                                                                                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.383      ;
; 0.263 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_u4m:auto_generated|cntr_7pf:cntr1|counter_reg_bit[1]                                  ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|altshift_taps:input_is_infinite_dffe1_rtl_0|shift_taps_u4m:auto_generated|cntr_7pf:cntr1|counter_reg_bit[1]                                                             ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.383      ;
; 0.265 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_result_ff[4]                                                                                                                                                          ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|dataa_reg[4]                                                                                                                           ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.386      ;
; 0.265 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_round_p2[4]                                                                                                                                                           ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_result_ff[4]                                                                                                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.387      ;
; 0.265 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_round_p2[4]                                                                                                                                                           ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_result_ff[3]                                                                                                                                                                                     ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.387      ;
; 0.266 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|CONV_FLOAT_TO_INT_altbarrel_shift_00g:altbarrel_shift6|sbit_piper1d[10]                                     ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|CONV_FLOAT_TO_INT_altbarrel_shift_00g:altbarrel_shift6|sbit_piper2d[18]                                                                ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.386      ;
; 0.266 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|dataa_reg[3]                                                                                                ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|mantissa_input_reg[3]                                                                                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.387      ;
; 0.266 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|sign_node_ff4                                                                                                                                                             ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|dataa_reg[31]                                                                                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.386      ;
; 0.266 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|exp_result_ff[1]                                                                                                                                                          ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|dataa_reg[24]                                                                                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.387      ;
; 0.266 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|exp_result_ff[6]                                                                                                                                                          ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|dataa_reg[29]                                                                                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.387      ;
; 0.266 ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|dataa_reg[15]                                                                                               ; Block1:BlockU1|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|mantissa_input_reg[15]                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.387      ;
; 0.266 ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_add_sub:exp_add_adder|add_sub_tdj:auto_generated|pipeline_dffe[0]                                                                                                     ; Block1:BlockU1|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|exp_add_p1[0]                                                                                                                                                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.387      ;
; 0.266 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|dataa_reg[12]                                                                                               ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|mantissa_input_reg[12]                                                                                                                 ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.386      ;
; 0.266 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|man_result_ff[12]                                                                                                                                                         ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|dataa_reg[12]                                                                                                                          ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.386      ;
; 0.266 ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|lpm_add_sub:exp_add_adder|add_sub_tdj:auto_generated|pipeline_dffe[3]                                                                                                     ; Block1:BlockU2|MUL:MUL_inst|MUL_altfp_mult_tao:MUL_altfp_mult_tao_component|exp_add_p1[3]                                                                                                                                                                                        ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.388      ;
; 0.266 ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|zero_man_sign_dffe2                                                                                                                          ; Block1:BlockU2|ADSR:ADSR_inst|ADDSUB:UADDSUB|ADDSUB_altfp_add_sub_ksk:ADDSUB_altfp_add_sub_ksk_component|zero_man_sign_dffe21                                                                                                                                                    ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.387      ;
; 0.266 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|fsm.attack                                                                                                                                                                                                 ; Block1:BlockU2|ADSR:ADSR_inst|Timer:UTIMER|CURRENT_STATE[0]                                                                                                                                                                                                                      ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.387      ;
; 0.267 ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|dataa_reg[0]                                                                                                ; Block1:BlockU2|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst|CONV_FLOAT_TO_INT_altfp_convert_h1n:CONV_FLOAT_TO_INT_altfp_convert_h1n_component|mantissa_input_reg[0]                                                                                                                  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.388      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'UPLL|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                          ;
+-------+--------------------------------+--------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                        ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.295 ; ROMSERIAL:UROM|currentADDR[7]  ; ROMSERIAL:UROM|currentADDR[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.418      ;
; 0.295 ; ROMSERIAL:UROM|currentADDR[5]  ; ROMSERIAL:UROM|currentADDR[5]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.418      ;
; 0.297 ; ROMSERIAL:UROM|currentADDR[8]  ; ROMSERIAL:UROM|currentADDR[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.420      ;
; 0.297 ; ROMSERIAL:UROM|currentADDR[6]  ; ROMSERIAL:UROM|currentADDR[6]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.420      ;
; 0.301 ; ROMSERIAL:UROM|currentADDR[14] ; ROMSERIAL:UROM|currentADDR[14] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.424      ;
; 0.302 ; ROMSERIAL:UROM|currentADDR[30] ; ROMSERIAL:UROM|currentADDR[30] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.425      ;
; 0.302 ; ROMSERIAL:UROM|currentADDR[21] ; ROMSERIAL:UROM|currentADDR[21] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.425      ;
; 0.302 ; ROMSERIAL:UROM|currentADDR[15] ; ROMSERIAL:UROM|currentADDR[15] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.425      ;
; 0.302 ; ROMSERIAL:UROM|currentADDR[13] ; ROMSERIAL:UROM|currentADDR[13] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.425      ;
; 0.302 ; ROMSERIAL:UROM|currentADDR[12] ; ROMSERIAL:UROM|currentADDR[12] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.425      ;
; 0.302 ; ROMSERIAL:UROM|currentADDR[4]  ; ROMSERIAL:UROM|currentADDR[4]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.425      ;
; 0.302 ; ROMSERIAL:UROM|currentADDR[2]  ; ROMSERIAL:UROM|currentADDR[2]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.425      ;
; 0.303 ; ROMSERIAL:UROM|currentADDR[29] ; ROMSERIAL:UROM|currentADDR[29] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.426      ;
; 0.303 ; ROMSERIAL:UROM|currentADDR[28] ; ROMSERIAL:UROM|currentADDR[28] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.426      ;
; 0.303 ; ROMSERIAL:UROM|currentADDR[26] ; ROMSERIAL:UROM|currentADDR[26] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.426      ;
; 0.303 ; ROMSERIAL:UROM|currentADDR[23] ; ROMSERIAL:UROM|currentADDR[23] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.426      ;
; 0.303 ; ROMSERIAL:UROM|currentADDR[20] ; ROMSERIAL:UROM|currentADDR[20] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.426      ;
; 0.303 ; ROMSERIAL:UROM|currentADDR[19] ; ROMSERIAL:UROM|currentADDR[19] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.426      ;
; 0.303 ; ROMSERIAL:UROM|currentADDR[18] ; ROMSERIAL:UROM|currentADDR[18] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.426      ;
; 0.303 ; ROMSERIAL:UROM|currentADDR[17] ; ROMSERIAL:UROM|currentADDR[17] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.426      ;
; 0.303 ; ROMSERIAL:UROM|currentADDR[16] ; ROMSERIAL:UROM|currentADDR[16] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.426      ;
; 0.303 ; ROMSERIAL:UROM|currentADDR[11] ; ROMSERIAL:UROM|currentADDR[11] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.426      ;
; 0.303 ; ROMSERIAL:UROM|currentADDR[10] ; ROMSERIAL:UROM|currentADDR[10] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.426      ;
; 0.303 ; ROMSERIAL:UROM|currentADDR[9]  ; ROMSERIAL:UROM|currentADDR[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.426      ;
; 0.303 ; ROMSERIAL:UROM|currentADDR[3]  ; ROMSERIAL:UROM|currentADDR[3]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.426      ;
; 0.304 ; ROMSERIAL:UROM|currentADDR[27] ; ROMSERIAL:UROM|currentADDR[27] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.427      ;
; 0.304 ; ROMSERIAL:UROM|currentADDR[25] ; ROMSERIAL:UROM|currentADDR[25] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.427      ;
; 0.304 ; ROMSERIAL:UROM|currentADDR[24] ; ROMSERIAL:UROM|currentADDR[24] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.427      ;
; 0.304 ; ROMSERIAL:UROM|currentADDR[22] ; ROMSERIAL:UROM|currentADDR[22] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.427      ;
; 0.325 ; ROMSERIAL:UROM|currentADDR[0]  ; ROMSERIAL:UROM|currentADDR[0]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.448      ;
; 0.444 ; ROMSERIAL:UROM|currentADDR[7]  ; ROMSERIAL:UROM|currentADDR[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.567      ;
; 0.444 ; ROMSERIAL:UROM|currentADDR[5]  ; ROMSERIAL:UROM|currentADDR[6]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.567      ;
; 0.451 ; ROMSERIAL:UROM|currentADDR[13] ; ROMSERIAL:UROM|currentADDR[14] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.574      ;
; 0.451 ; ROMSERIAL:UROM|currentADDR[15] ; ROMSERIAL:UROM|currentADDR[16] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.574      ;
; 0.451 ; ROMSERIAL:UROM|currentADDR[21] ; ROMSERIAL:UROM|currentADDR[22] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.574      ;
; 0.452 ; ROMSERIAL:UROM|currentADDR[29] ; ROMSERIAL:UROM|currentADDR[30] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.575      ;
; 0.452 ; ROMSERIAL:UROM|currentADDR[11] ; ROMSERIAL:UROM|currentADDR[12] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.575      ;
; 0.452 ; ROMSERIAL:UROM|currentADDR[3]  ; ROMSERIAL:UROM|currentADDR[4]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.575      ;
; 0.452 ; ROMSERIAL:UROM|currentADDR[19] ; ROMSERIAL:UROM|currentADDR[20] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.575      ;
; 0.452 ; ROMSERIAL:UROM|currentADDR[17] ; ROMSERIAL:UROM|currentADDR[18] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.575      ;
; 0.452 ; ROMSERIAL:UROM|currentADDR[9]  ; ROMSERIAL:UROM|currentADDR[10] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.575      ;
; 0.452 ; ROMSERIAL:UROM|currentADDR[23] ; ROMSERIAL:UROM|currentADDR[24] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.575      ;
; 0.453 ; ROMSERIAL:UROM|currentADDR[27] ; ROMSERIAL:UROM|currentADDR[28] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.576      ;
; 0.453 ; ROMSERIAL:UROM|currentADDR[25] ; ROMSERIAL:UROM|currentADDR[26] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.576      ;
; 0.455 ; ROMSERIAL:UROM|currentADDR[6]  ; ROMSERIAL:UROM|currentADDR[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.578      ;
; 0.455 ; ROMSERIAL:UROM|currentADDR[8]  ; ROMSERIAL:UROM|currentADDR[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.578      ;
; 0.458 ; ROMSERIAL:UROM|currentADDR[6]  ; ROMSERIAL:UROM|currentADDR[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.581      ;
; 0.458 ; ROMSERIAL:UROM|currentADDR[8]  ; ROMSERIAL:UROM|currentADDR[10] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.581      ;
; 0.459 ; ROMSERIAL:UROM|currentADDR[14] ; ROMSERIAL:UROM|currentADDR[15] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.582      ;
; 0.460 ; ROMSERIAL:UROM|currentADDR[4]  ; ROMSERIAL:UROM|currentADDR[5]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.583      ;
; 0.460 ; ROMSERIAL:UROM|currentADDR[12] ; ROMSERIAL:UROM|currentADDR[13] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.583      ;
; 0.460 ; ROMSERIAL:UROM|currentADDR[2]  ; ROMSERIAL:UROM|currentADDR[3]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.583      ;
; 0.461 ; ROMSERIAL:UROM|currentADDR[20] ; ROMSERIAL:UROM|currentADDR[21] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.584      ;
; 0.461 ; ROMSERIAL:UROM|currentADDR[28] ; ROMSERIAL:UROM|currentADDR[29] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.584      ;
; 0.461 ; ROMSERIAL:UROM|currentADDR[18] ; ROMSERIAL:UROM|currentADDR[19] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.584      ;
; 0.461 ; ROMSERIAL:UROM|currentADDR[16] ; ROMSERIAL:UROM|currentADDR[17] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.584      ;
; 0.461 ; ROMSERIAL:UROM|currentADDR[10] ; ROMSERIAL:UROM|currentADDR[11] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.584      ;
; 0.461 ; ROMSERIAL:UROM|currentADDR[26] ; ROMSERIAL:UROM|currentADDR[27] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.584      ;
; 0.462 ; ROMSERIAL:UROM|currentADDR[22] ; ROMSERIAL:UROM|currentADDR[23] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.585      ;
; 0.462 ; ROMSERIAL:UROM|currentADDR[24] ; ROMSERIAL:UROM|currentADDR[25] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.585      ;
; 0.462 ; ROMSERIAL:UROM|currentADDR[14] ; ROMSERIAL:UROM|currentADDR[16] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.585      ;
; 0.463 ; ROMSERIAL:UROM|currentADDR[4]  ; ROMSERIAL:UROM|currentADDR[6]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.586      ;
; 0.463 ; ROMSERIAL:UROM|currentADDR[12] ; ROMSERIAL:UROM|currentADDR[14] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.586      ;
; 0.463 ; ROMSERIAL:UROM|currentADDR[2]  ; ROMSERIAL:UROM|currentADDR[4]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.586      ;
; 0.464 ; ROMSERIAL:UROM|currentADDR[20] ; ROMSERIAL:UROM|currentADDR[22] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.587      ;
; 0.464 ; ROMSERIAL:UROM|currentADDR[28] ; ROMSERIAL:UROM|currentADDR[30] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.587      ;
; 0.464 ; ROMSERIAL:UROM|currentADDR[10] ; ROMSERIAL:UROM|currentADDR[12] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.587      ;
; 0.464 ; ROMSERIAL:UROM|currentADDR[18] ; ROMSERIAL:UROM|currentADDR[20] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.587      ;
; 0.464 ; ROMSERIAL:UROM|currentADDR[16] ; ROMSERIAL:UROM|currentADDR[18] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.587      ;
; 0.464 ; ROMSERIAL:UROM|currentADDR[26] ; ROMSERIAL:UROM|currentADDR[28] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.587      ;
; 0.465 ; ROMSERIAL:UROM|currentADDR[22] ; ROMSERIAL:UROM|currentADDR[24] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.588      ;
; 0.465 ; ROMSERIAL:UROM|currentADDR[24] ; ROMSERIAL:UROM|currentADDR[26] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.588      ;
; 0.475 ; ROMSERIAL:UROM|currentADDR[0]  ; ROMSERIAL:UROM|currentADDR[2]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.598      ;
; 0.507 ; ROMSERIAL:UROM|currentADDR[5]  ; ROMSERIAL:UROM|currentADDR[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.630      ;
; 0.507 ; ROMSERIAL:UROM|currentADDR[7]  ; ROMSERIAL:UROM|currentADDR[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.630      ;
; 0.510 ; ROMSERIAL:UROM|currentADDR[5]  ; ROMSERIAL:UROM|currentADDR[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.633      ;
; 0.510 ; ROMSERIAL:UROM|currentADDR[7]  ; ROMSERIAL:UROM|currentADDR[10] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.633      ;
; 0.514 ; ROMSERIAL:UROM|currentADDR[13] ; ROMSERIAL:UROM|currentADDR[15] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.637      ;
; 0.514 ; ROMSERIAL:UROM|currentADDR[15] ; ROMSERIAL:UROM|currentADDR[17] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.637      ;
; 0.514 ; ROMSERIAL:UROM|currentADDR[21] ; ROMSERIAL:UROM|currentADDR[23] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.637      ;
; 0.515 ; ROMSERIAL:UROM|currentADDR[3]  ; ROMSERIAL:UROM|currentADDR[5]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.638      ;
; 0.515 ; ROMSERIAL:UROM|currentADDR[11] ; ROMSERIAL:UROM|currentADDR[13] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.638      ;
; 0.515 ; ROMSERIAL:UROM|currentADDR[19] ; ROMSERIAL:UROM|currentADDR[21] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.638      ;
; 0.515 ; ROMSERIAL:UROM|currentADDR[17] ; ROMSERIAL:UROM|currentADDR[19] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.638      ;
; 0.515 ; ROMSERIAL:UROM|currentADDR[9]  ; ROMSERIAL:UROM|currentADDR[11] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.638      ;
; 0.515 ; ROMSERIAL:UROM|currentADDR[23] ; ROMSERIAL:UROM|currentADDR[25] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.638      ;
; 0.516 ; ROMSERIAL:UROM|currentADDR[27] ; ROMSERIAL:UROM|currentADDR[29] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.639      ;
; 0.516 ; ROMSERIAL:UROM|currentADDR[25] ; ROMSERIAL:UROM|currentADDR[27] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.639      ;
; 0.517 ; ROMSERIAL:UROM|currentADDR[13] ; ROMSERIAL:UROM|currentADDR[16] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.640      ;
; 0.517 ; ROMSERIAL:UROM|currentADDR[15] ; ROMSERIAL:UROM|currentADDR[18] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.640      ;
; 0.517 ; ROMSERIAL:UROM|currentADDR[21] ; ROMSERIAL:UROM|currentADDR[24] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.640      ;
; 0.518 ; ROMSERIAL:UROM|currentADDR[3]  ; ROMSERIAL:UROM|currentADDR[6]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.641      ;
; 0.518 ; ROMSERIAL:UROM|currentADDR[11] ; ROMSERIAL:UROM|currentADDR[14] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.641      ;
; 0.518 ; ROMSERIAL:UROM|currentADDR[19] ; ROMSERIAL:UROM|currentADDR[22] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.641      ;
; 0.518 ; ROMSERIAL:UROM|currentADDR[9]  ; ROMSERIAL:UROM|currentADDR[12] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.641      ;
; 0.518 ; ROMSERIAL:UROM|currentADDR[17] ; ROMSERIAL:UROM|currentADDR[20] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.641      ;
; 0.518 ; ROMSERIAL:UROM|currentADDR[23] ; ROMSERIAL:UROM|currentADDR[26] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.641      ;
; 0.519 ; ROMSERIAL:UROM|currentADDR[27] ; ROMSERIAL:UROM|currentADDR[30] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.642      ;
; 0.519 ; ROMSERIAL:UROM|currentADDR[25] ; ROMSERIAL:UROM|currentADDR[28] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.642      ;
; 0.521 ; ROMSERIAL:UROM|currentADDR[6]  ; ROMSERIAL:UROM|currentADDR[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.644      ;
+-------+--------------------------------+--------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'C'                                                                                                                                                                                            ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                            ; Launch Clock                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; 0.667 ; ButtonProc:UBut|f2[1]                              ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.313      ; 2.144      ;
; 0.674 ; ButtonProc:UBut|f2[1]                              ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.313      ; 2.151      ;
; 0.679 ; ButtonProc:UBut|f2[1]                              ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[16] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.313      ; 2.156      ;
; 0.694 ; ButtonProc:UBut|f2[1]                              ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[20] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.313      ; 2.171      ;
; 0.700 ; ButtonProc:UBut|f1[1]                              ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[28] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.311      ; 2.175      ;
; 0.701 ; ButtonProc:UBut|f2[1]                              ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[28] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.312      ; 2.177      ;
; 0.709 ; ButtonProc:UBut|f1[1]                              ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[29] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.311      ; 2.184      ;
; 0.711 ; ButtonProc:UBut|f1[1]                              ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.313      ; 2.188      ;
; 0.712 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[31] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[31] ; C                                                ; C           ; 0.000        ; 0.036      ; 0.832      ;
; 0.716 ; ButtonProc:UBut|f2[1]                              ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[22] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.313      ; 2.193      ;
; 0.719 ; ButtonProc:UBut|f1[1]                              ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[27] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.311      ; 2.194      ;
; 0.720 ; ButtonProc:UBut|f2[1]                              ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.313      ; 2.197      ;
; 0.724 ; ButtonProc:UBut|f2[1]                              ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[17] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.313      ; 2.201      ;
; 0.724 ; ButtonProc:UBut|f1[1]                              ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[19] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.313      ; 2.201      ;
; 0.726 ; ButtonProc:UBut|f1[1]                              ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[20] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.312      ; 2.202      ;
; 0.727 ; ButtonProc:UBut|f2[1]                              ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[26] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.313      ; 2.204      ;
; 0.734 ; ButtonProc:UBut|f1[1]                              ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[24] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.312      ; 2.210      ;
; 0.737 ; ButtonProc:UBut|f2[1]                              ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[31] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.313      ; 2.214      ;
; 0.742 ; ButtonProc:UBut|f1[1]                              ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[31] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.312      ; 2.218      ;
; 0.744 ; ButtonProc:UBut|f1[1]                              ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[30] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.311      ; 2.219      ;
; 0.745 ; ButtonProc:UBut|f1[1]                              ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.313      ; 2.222      ;
; 0.746 ; ButtonProc:UBut|f2[1]                              ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[18] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.313      ; 2.223      ;
; 0.749 ; ButtonProc:UBut|f1[1]                              ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[10] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.313      ; 2.226      ;
; 0.750 ; ButtonProc:UBut|f2[1]                              ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[27] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.312      ; 2.226      ;
; 0.752 ; ButtonProc:UBut|f2[1]                              ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[30] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.312      ; 2.228      ;
; 0.753 ; ButtonProc:UBut|f2[1]                              ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.312      ; 2.229      ;
; 0.755 ; ButtonProc:UBut|f1[1]                              ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[25] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.312      ; 2.231      ;
; 0.755 ; ButtonProc:UBut|f1[1]                              ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[22] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.312      ; 2.231      ;
; 0.756 ; ButtonProc:UBut|f2[1]                              ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[29] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.312      ; 2.232      ;
; 0.759 ; ButtonProc:UBut|f1[1]                              ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.313      ; 2.236      ;
; 0.763 ; ButtonProc:UBut|f2[1]                              ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[12] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.313      ; 2.240      ;
; 0.767 ; ButtonProc:UBut|f1[1]                              ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[21] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.310      ; 2.241      ;
; 0.768 ; ButtonProc:UBut|f1[1]                              ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[8]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.313      ; 2.245      ;
; 0.770 ; ButtonProc:UBut|f2[1]                              ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[5]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.313      ; 2.247      ;
; 0.770 ; ButtonProc:UBut|f1[1]                              ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[16] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.313      ; 2.247      ;
; 0.771 ; ButtonProc:UBut|f1[1]                              ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.313      ; 2.248      ;
; 0.775 ; ButtonProc:UBut|f2[1]                              ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[19] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.313      ; 2.252      ;
; 0.776 ; ButtonProc:UBut|f1[1]                              ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[1]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.313      ; 2.253      ;
; 0.777 ; ButtonProc:UBut|f2[1]                              ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[21] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.311      ; 2.252      ;
; 0.779 ; ButtonProc:UBut|f1[1]                              ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[5]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.313      ; 2.256      ;
; 0.781 ; ButtonProc:UBut|f2[1]                              ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[11] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.313      ; 2.258      ;
; 0.782 ; ButtonProc:UBut|f2[1]                              ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[13] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.313      ; 2.259      ;
; 0.782 ; ButtonProc:UBut|f1[1]                              ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[4]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.315      ; 2.261      ;
; 0.787 ; ButtonProc:UBut|f1[1]                              ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.313      ; 2.264      ;
; 0.794 ; ButtonProc:UBut|f1[1]                              ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[17] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.313      ; 2.271      ;
; 0.801 ; ButtonProc:UBut|f2[1]                              ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[2]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.313      ; 2.278      ;
; 0.801 ; ButtonProc:UBut|f1[1]                              ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[3]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.314      ; 2.279      ;
; 0.803 ; ButtonProc:UBut|f2[1]                              ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[14] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.313      ; 2.280      ;
; 0.806 ; ButtonProc:UBut|f2[1]                              ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.313      ; 2.283      ;
; 0.807 ; ButtonProc:UBut|f2[1]                              ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[4]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.311      ; 2.282      ;
; 0.809 ; ButtonProc:UBut|f2[1]                              ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[10] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.313      ; 2.286      ;
; 0.819 ; ButtonProc:UBut|f2[1]                              ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[1]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.312      ; 2.295      ;
; 0.819 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[28] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[28] ; C                                                ; C           ; 0.000        ; 0.037      ; 0.940      ;
; 0.821 ; ButtonProc:UBut|f1[1]                              ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[23] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.311      ; 2.296      ;
; 0.822 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[30] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[30] ; C                                                ; C           ; 0.000        ; 0.037      ; 0.943      ;
; 0.827 ; ButtonProc:UBut|f2[1]                              ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[6]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.313      ; 2.304      ;
; 0.831 ; ButtonProc:UBut|f2[1]                              ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.313      ; 2.308      ;
; 0.831 ; ButtonProc:UBut|f2[1]                              ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.313      ; 2.308      ;
; 0.839 ; ButtonProc:UBut|f1[1]                              ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[15] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.313      ; 2.316      ;
; 0.864 ; ButtonProc:UBut|f1[1]                              ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[6]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.313      ; 2.341      ;
; 0.873 ; ButtonProc:UBut|f1[1]                              ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[9]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.314      ; 2.351      ;
; 0.875 ; ButtonProc:UBut|f1[1]                              ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[7]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.313      ; 2.352      ;
; 0.889 ; ButtonProc:UBut|f1[1]                              ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[2]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.312      ; 2.365      ;
; 0.897 ; ButtonProc:UBut|f2[1]                              ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[3]  ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.313      ; 2.374      ;
; 0.918 ; ButtonProc:UBut|f1[1]                              ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[26] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C           ; 0.000        ; 1.312      ; 2.394      ;
; 0.920 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[31] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[31] ; C                                                ; C           ; 0.000        ; 0.036      ; 1.040      ;
; 0.921 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[30] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[30] ; C                                                ; C           ; 0.000        ; 0.037      ; 1.042      ;
; 0.934 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[28] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[28] ; C                                                ; C           ; 0.000        ; 0.037      ; 1.055      ;
; 0.939 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; C                                                ; C           ; 0.000        ; 0.036      ; 1.059      ;
; 0.950 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[27] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[27] ; C                                                ; C           ; 0.000        ; 0.037      ; 1.071      ;
; 0.952 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[29] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[29] ; C                                                ; C           ; 0.000        ; 0.037      ; 1.073      ;
; 0.953 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[30] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[31] ; C                                                ; C           ; 0.000        ; 0.038      ; 1.075      ;
; 0.965 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[29] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[29] ; C                                                ; C           ; 0.000        ; 0.037      ; 1.086      ;
; 0.996 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[27] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[28] ; C                                                ; C           ; 0.000        ; 0.037      ; 1.117      ;
; 1.001 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[28] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[31] ; C                                                ; C           ; 0.000        ; 0.038      ; 1.123      ;
; 1.011 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[24] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[24] ; C                                                ; C           ; 0.000        ; 0.036      ; 1.131      ;
; 1.015 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[25] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[25] ; C                                                ; C           ; 0.000        ; 0.036      ; 1.135      ;
; 1.016 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[28] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[30] ; C                                                ; C           ; 0.000        ; 0.037      ; 1.137      ;
; 1.020 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[28] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[29] ; C                                                ; C           ; 0.000        ; 0.037      ; 1.141      ;
; 1.021 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[27] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[27] ; C                                                ; C           ; 0.000        ; 0.037      ; 1.142      ;
; 1.028 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[22] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[22] ; C                                                ; C           ; 0.000        ; 0.036      ; 1.148      ;
; 1.029 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[26] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[26] ; C                                                ; C           ; 0.000        ; 0.036      ; 1.149      ;
; 1.032 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[27] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[31] ; C                                                ; C           ; 0.000        ; 0.038      ; 1.154      ;
; 1.037 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[25] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[25] ; C                                                ; C           ; 0.000        ; 0.036      ; 1.157      ;
; 1.041 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[29] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[31] ; C                                                ; C           ; 0.000        ; 0.038      ; 1.163      ;
; 1.047 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[27] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[30] ; C                                                ; C           ; 0.000        ; 0.037      ; 1.168      ;
; 1.051 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[27] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[29] ; C                                                ; C           ; 0.000        ; 0.037      ; 1.172      ;
; 1.055 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[25] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[28] ; C                                                ; C           ; 0.000        ; 0.035      ; 1.174      ;
; 1.056 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[29] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[30] ; C                                                ; C           ; 0.000        ; 0.037      ; 1.177      ;
; 1.064 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[25] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[29] ; C                                                ; C           ; 0.000        ; 0.035      ; 1.183      ;
; 1.065 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[30] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[31] ; C                                                ; C           ; 0.000        ; 0.038      ; 1.187      ;
; 1.074 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[25] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[27] ; C                                                ; C           ; 0.000        ; 0.035      ; 1.193      ;
; 1.078 ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[24] ; Block1:BlockU2|Oscill:Oscill_inst|gen:Ugen|acc[25] ; C                                                ; C           ; 0.000        ; 0.036      ; 1.198      ;
; 1.080 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[29] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[31] ; C                                                ; C           ; 0.000        ; 0.038      ; 1.202      ;
; 1.082 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[29] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[30] ; C                                                ; C           ; 0.000        ; 0.037      ; 1.203      ;
; 1.085 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[22] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[22] ; C                                                ; C           ; 0.000        ; 0.036      ; 1.205      ;
; 1.089 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[28] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[29] ; C                                                ; C           ; 0.000        ; 0.037      ; 1.210      ;
; 1.092 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[18] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[18] ; C                                                ; C           ; 0.000        ; 0.037      ; 1.213      ;
; 1.097 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[27] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[28] ; C                                                ; C           ; 0.000        ; 0.037      ; 1.218      ;
; 1.097 ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[25] ; Block1:BlockU1|Oscill:Oscill_inst|gen:Ugen|acc[31] ; C                                                ; C           ; 0.000        ; 0.036      ; 1.217      ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                              ;
+---------------------------------------------------+-----------+-------+----------+---------+---------------------+
; Clock                                             ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack                                  ; -4.485    ; 0.151 ; N/A      ; N/A     ; -1.701              ;
;  C                                                ; 0.096     ; 0.667 ; N/A      ; N/A     ; 9.435               ;
;  UPLL|altpll_component|auto_generated|pll1|clk[0] ; -4.173    ; 0.151 ; N/A      ; N/A     ; 0.799               ;
;  UPLL|altpll_component|auto_generated|pll1|clk[1] ; -4.485    ; 0.295 ; N/A      ; N/A     ; -1.701              ;
; Design-wide TNS                                   ; -1303.882 ; 0.0   ; 0.0      ; 0.0     ; -10.206             ;
;  C                                                ; 0.000     ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  UPLL|altpll_component|auto_generated|pll1|clk[0] ; -1164.095 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  UPLL|altpll_component|auto_generated|pll1|clk[1] ; -139.787  ; 0.000 ; N/A      ; N/A     ; -10.206             ;
+---------------------------------------------------+-----------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin            ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; SIGNAL_OUT[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SIGNAL_OUT[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SIGNAL_OUT[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SIGNAL_OUT[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SIGNAL_OUT[4]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SIGNAL_OUT[5]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SIGNAL_OUT[6]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SIGNAL_OUT[7]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SIGNAL_OUT[8]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SIGNAL_OUT[9]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SIGNAL_OUT[10] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SIGNAL_OUT[11] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SIGNAL_OUT[12] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; button[11]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; button[10]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; button[9]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; button[8]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; button[7]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; button[6]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; button[5]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; button[4]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; button[3]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; button[2]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; button[1]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; C                       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; button[0]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SIGNAL_OUT[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; SIGNAL_OUT[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SIGNAL_OUT[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; SIGNAL_OUT[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; SIGNAL_OUT[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SIGNAL_OUT[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; SIGNAL_OUT[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; SIGNAL_OUT[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; SIGNAL_OUT[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SIGNAL_OUT[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; SIGNAL_OUT[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; SIGNAL_OUT[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; SIGNAL_OUT[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SIGNAL_OUT[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; SIGNAL_OUT[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SIGNAL_OUT[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; SIGNAL_OUT[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; SIGNAL_OUT[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SIGNAL_OUT[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; SIGNAL_OUT[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; SIGNAL_OUT[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; SIGNAL_OUT[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SIGNAL_OUT[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; SIGNAL_OUT[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; SIGNAL_OUT[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; SIGNAL_OUT[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SIGNAL_OUT[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; SIGNAL_OUT[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SIGNAL_OUT[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; SIGNAL_OUT[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SIGNAL_OUT[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SIGNAL_OUT[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SIGNAL_OUT[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SIGNAL_OUT[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; SIGNAL_OUT[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SIGNAL_OUT[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; SIGNAL_OUT[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SIGNAL_OUT[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SIGNAL_OUT[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                 ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; C                                                ; C                                                ; 992      ; 0        ; 0        ; 0        ;
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C                                                ; 386      ; 0        ; 0        ; 0        ;
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 197607   ; 0        ; 0        ; 0        ;
; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0        ; 174      ; 0        ; 0        ;
; C                                                ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 144      ; 0        ; 0        ; 0        ;
; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0        ; 72       ; 24       ; 1271     ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                  ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; C                                                ; C                                                ; 992      ; 0        ; 0        ; 0        ;
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; C                                                ; 386      ; 0        ; 0        ; 0        ;
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 197607   ; 0        ; 0        ; 0        ;
; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; 0        ; 174      ; 0        ; 0        ;
; C                                                ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 144      ; 0        ; 0        ; 0        ;
; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; 0        ; 72       ; 24       ; 1271     ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 2     ; 2    ;
; Unconstrained Output Ports      ; 13    ; 13   ;
; Unconstrained Output Port Paths ; 180   ; 180  ;
+---------------------------------+-------+------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                          ;
+--------------------------------------------------+--------------------------------------------------+-----------+-------------+
; Target                                           ; Clock                                            ; Type      ; Status      ;
+--------------------------------------------------+--------------------------------------------------+-----------+-------------+
; C                                                ; C                                                ; Base      ; Constrained ;
; UPLL|altpll_component|auto_generated|pll1|clk[0] ; UPLL|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; UPLL|altpll_component|auto_generated|pll1|clk[1] ; UPLL|altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained ;
+--------------------------------------------------+--------------------------------------------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; button[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                             ;
+----------------+---------------------------------------------------------------------------------------+
; Output Port    ; Comment                                                                               ;
+----------------+---------------------------------------------------------------------------------------+
; SIGNAL_OUT[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SIGNAL_OUT[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SIGNAL_OUT[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SIGNAL_OUT[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SIGNAL_OUT[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SIGNAL_OUT[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SIGNAL_OUT[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SIGNAL_OUT[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SIGNAL_OUT[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SIGNAL_OUT[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SIGNAL_OUT[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SIGNAL_OUT[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SIGNAL_OUT[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; button[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                             ;
+----------------+---------------------------------------------------------------------------------------+
; Output Port    ; Comment                                                                               ;
+----------------+---------------------------------------------------------------------------------------+
; SIGNAL_OUT[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SIGNAL_OUT[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SIGNAL_OUT[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SIGNAL_OUT[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SIGNAL_OUT[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SIGNAL_OUT[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SIGNAL_OUT[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SIGNAL_OUT[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SIGNAL_OUT[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SIGNAL_OUT[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SIGNAL_OUT[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SIGNAL_OUT[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SIGNAL_OUT[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Wed Apr 24 12:59:11 2019
Info: Command: quartus_sta Generator -c Generator
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Generator.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name C C
    Info (332110): create_generated_clock -source {UPLL|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 4 -duty_cycle 50.00 -name {UPLL|altpll_component|auto_generated|pll1|clk[0]} {UPLL|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {UPLL|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 8 -duty_cycle 50.00 -name {UPLL|altpll_component|auto_generated|pll1|clk[1]} {UPLL|altpll_component|auto_generated|pll1|clk[1]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -4.485
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.485            -139.787 UPLL|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    -4.173           -1164.095 UPLL|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.096               0.000 C 
Info (332146): Worst-case hold slack is 0.431
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.431               0.000 UPLL|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.745               0.000 UPLL|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     1.771               0.000 C 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.701
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.701             -10.206 UPLL|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.799               0.000 UPLL|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.783               0.000 C 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -4.043
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.043            -117.445 UPLL|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    -3.573            -828.018 UPLL|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.241               0.000 C 
Info (332146): Worst-case hold slack is 0.400
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.400               0.000 UPLL|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.695               0.000 UPLL|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     1.574               0.000 C 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.701
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.701             -10.206 UPLL|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.799               0.000 UPLL|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.772               0.000 C 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.022
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.022             -20.998 UPLL|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    -0.157              -0.663 UPLL|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     2.776               0.000 C 
Info (332146): Worst-case hold slack is 0.151
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.151               0.000 UPLL|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.295               0.000 UPLL|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.667               0.000 C 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 0.500
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.500               0.000 UPLL|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     2.234               0.000 UPLL|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.435               0.000 C 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4789 megabytes
    Info: Processing ended: Wed Apr 24 12:59:15 2019
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04


