--------------------------------------------------------------------------------
Release 9.1.03i Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

C:\Xilinx\ISE91\bin\nt\trce.exe -ise E:/CPE169/Experiment5/Experiment5.ise
-intstyle ise -e 3 -s 4 -xml exp5 exp5.ncd -o exp5.twr exp5.pcf -ucf
constraints.ucf

Design file:              exp5.ncd
Physical constraint file: exp5.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.26 2006-10-19)
Report level:             error report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
A              |F1             |   10.706|
A              |F2             |    8.940|
B              |F1             |   10.378|
B              |F2             |    8.677|
C              |F2             |    9.276|
D              |F1             |   11.429|
D              |F2             |    9.723|
---------------+---------------+---------+


Analysis completed Wed May 06 16:45:59 2009 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 109 MB



