Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,129
design__inferred_latch__count,0
design__instance__count,3417
design__instance__area,27227.4
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,30
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,7
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.002411483321338892
power__switching__total,0.0034782756119966507
power__leakage__total,3.0484308410905214E-8
power__total,0.005889789201319218
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.841740923010583
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.8360129491976362
timing__hold__ws__corner:nom_tt_025C_1v80,0.30598408006751043
timing__setup__ws__corner:nom_tt_025C_1v80,7.722189328780234
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.305984
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,7.722189
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,218
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,7
design__max_cap_violation__count__corner:nom_ss_100C_1v60,5
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-1.3195475086095023
clock__skew__worst_setup__corner:nom_ss_100C_1v60,1.3160333195702683
timing__hold__ws__corner:nom_ss_100C_1v60,0.8351050087824194
timing__setup__ws__corner:nom_ss_100C_1v60,-3.37538895276989
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,-32.16053647754424
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,-3.37538895276989
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.835105
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,14
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,-3.375389
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,14
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,10
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,7
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.6482221609625811
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.6425363756257634
timing__hold__ws__corner:nom_ff_n40C_1v95,0.11591722354529971
timing__setup__ws__corner:nom_ff_n40C_1v95,11.246281557674035
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.115917
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,12.173581
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,304
design__max_fanout_violation__count,7
design__max_cap_violation__count,6
clock__skew__worst_hold,-0.6324944080840226
clock__skew__worst_setup,0.6284073994590327
timing__hold__ws,0.11295903421252267
timing__setup__ws,-4.32044456883877
timing__hold__tns,0.0
timing__setup__tns,-45.71455876571618
timing__hold__wns,0
timing__setup__wns,-4.32044456883877
timing__hold_vio__count,0
timing__hold_r2r__ws,0.112959
timing__hold_r2r_vio__count,0
timing__setup_vio__count,43
timing__setup_r2r__ws,-4.320445
timing__setup_r2r_vio__count,43
design__die__bbox,0.0 0.0 161.0 225.76
design__core__bbox,2.76 2.72 158.24 223.04
design__io,45
design__die__area,36347.4
design__core__area,34255.4
design__instance__count__stdcell,3417
design__instance__area__stdcell,27227.4
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.794835
design__instance__utilization__stdcell,0.794835
design__instance__count__class:buffer,38
design__instance__count__class:inverter,131
design__instance__count__class:clock_gate_cell,47
design__instance__count__class:sequential_cell,274
design__instance__count__class:multi_input_combinational_cell,2093
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,1478
design__instance__count__class:tap_cell,456
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,85556
design__violations,0
design__instance__count__class:timing_repair_buffer,240
design__instance__count__class:clock_buffer,88
design__instance__count__class:clock_inverter,13
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,74
antenna__violating__nets,6
antenna__violating__pins,7
route__antenna_violation__count,6
antenna_diodes_count,37
design__instance__count__class:antenna_cell,37
route__net,2923
route__net__special,2
route__drc_errors__iter:1,3858
route__wirelength__iter:1,108022
route__drc_errors__iter:2,3131
route__wirelength__iter:2,106488
route__drc_errors__iter:3,2746
route__wirelength__iter:3,105652
route__drc_errors__iter:4,926
route__wirelength__iter:4,105179
route__drc_errors__iter:5,433
route__wirelength__iter:5,105175
route__drc_errors__iter:6,387
route__wirelength__iter:6,105189
route__drc_errors__iter:7,315
route__wirelength__iter:7,105161
route__drc_errors__iter:8,315
route__wirelength__iter:8,105165
route__drc_errors__iter:9,309
route__wirelength__iter:9,105160
route__drc_errors__iter:10,309
route__wirelength__iter:10,105160
route__drc_errors__iter:11,186
route__wirelength__iter:11,105169
route__drc_errors__iter:12,156
route__wirelength__iter:12,105203
route__drc_errors__iter:13,110
route__wirelength__iter:13,105239
route__drc_errors__iter:14,92
route__wirelength__iter:14,105267
route__drc_errors__iter:15,62
route__wirelength__iter:15,105328
route__drc_errors__iter:16,60
route__wirelength__iter:16,105328
route__drc_errors__iter:17,60
route__wirelength__iter:17,105328
route__drc_errors__iter:18,60
route__wirelength__iter:18,105328
route__drc_errors__iter:19,32
route__wirelength__iter:19,105361
route__drc_errors__iter:20,32
route__wirelength__iter:20,105361
route__drc_errors__iter:21,31
route__wirelength__iter:21,105362
route__drc_errors__iter:22,6
route__wirelength__iter:22,105347
route__drc_errors__iter:23,5
route__wirelength__iter:23,105348
route__drc_errors__iter:24,5
route__wirelength__iter:24,105348
route__drc_errors__iter:25,5
route__wirelength__iter:25,105348
route__drc_errors__iter:26,5
route__wirelength__iter:26,105348
route__drc_errors__iter:27,5
route__wirelength__iter:27,105348
route__drc_errors__iter:28,5
route__wirelength__iter:28,105348
route__drc_errors__iter:29,5
route__wirelength__iter:29,105348
route__drc_errors__iter:30,4
route__wirelength__iter:30,105372
route__drc_errors__iter:31,4
route__wirelength__iter:31,105372
route__drc_errors__iter:32,0
route__wirelength__iter:32,105363
route__drc_errors,0
route__wirelength,105363
route__vias,26263
route__vias__singlecut,26263
route__vias__multicut,0
design__disconnected_pin__count,15
design__critical_disconnected_pin__count,0
route__wirelength__max,390.19
timing__unannotated_net__count__corner:nom_tt_025C_1v80,57
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,57
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,57
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,21
design__max_fanout_violation__count__corner:min_tt_025C_1v80,7
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.8196273891583832
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.8154841477356057
timing__hold__ws__corner:min_tt_025C_1v80,0.3019847790639465
timing__setup__ws__corner:min_tt_025C_1v80,8.269670515772994
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.301985
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,8.269670
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,57
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,156
design__max_fanout_violation__count__corner:min_ss_100C_1v60,7
design__max_cap_violation__count__corner:min_ss_100C_1v60,4
clock__skew__worst_hold__corner:min_ss_100C_1v60,-1.284614673218611
clock__skew__worst_setup__corner:min_ss_100C_1v60,1.2814593082710841
timing__hold__ws__corner:min_ss_100C_1v60,0.8255736328241443
timing__setup__ws__corner:min_ss_100C_1v60,-2.328503678002451
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,-18.415642865223695
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,-2.328503678002451
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.825574
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,13
timing__setup_r2r__ws__corner:min_ss_100C_1v60,-2.328504
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,13
timing__unannotated_net__count__corner:min_ss_100C_1v60,57
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,8
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,7
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.6324944080840226
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.6284073994590327
timing__hold__ws__corner:min_ff_n40C_1v95,0.11295903421252267
timing__setup__ws__corner:min_ff_n40C_1v95,11.298945210381163
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.112959
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,12.532814
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,57
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,40
design__max_fanout_violation__count__corner:max_tt_025C_1v80,7
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.868869334406845
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.8593875854191741
timing__hold__ws__corner:max_tt_025C_1v80,0.3111578305308898
timing__setup__ws__corner:max_tt_025C_1v80,7.229087755249995
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.311158
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,7.229088
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,57
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,304
design__max_fanout_violation__count__corner:max_ss_100C_1v60,7
design__max_cap_violation__count__corner:max_ss_100C_1v60,6
clock__skew__worst_hold__corner:max_ss_100C_1v60,-1.362050621952507
clock__skew__worst_setup__corner:max_ss_100C_1v60,1.3533797798849565
timing__hold__ws__corner:max_ss_100C_1v60,0.8447535132731052
timing__setup__ws__corner:max_ss_100C_1v60,-4.32044456883877
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,-45.71455876571618
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,-4.32044456883877
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.844754
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,16
timing__setup_r2r__ws__corner:max_ss_100C_1v60,-4.320445
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,16
timing__unannotated_net__count__corner:max_ss_100C_1v60,57
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,14
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,7
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.6687922627222957
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.6593868970808794
timing__hold__ws__corner:max_ff_n40C_1v95,0.11494550081551434
timing__setup__ws__corner:max_ff_n40C_1v95,11.177910469170271
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.114946
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,11.830385
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,57
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,57
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79978
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79995
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.000218274
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.000253886
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.0000472903
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.000253886
design_powergrid__voltage__worst,0.000253886
design_powergrid__voltage__worst__net:VPWR,1.79978
design_powergrid__drop__worst,0.000253886
design_powergrid__drop__worst__net:VPWR,0.000218274
design_powergrid__voltage__worst__net:VGND,0.000253886
design_powergrid__drop__worst__net:VGND,0.000253886
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.00004569999999999999952017548654481515768566168844699859619140625
ir__drop__worst,0.00021800000000000001342849442753646371784270741045475006103515625
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
