#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Wed Jun 30 10:35:16 2021
# Process ID: 28068
# Current directory: C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.runs/synth_1
# Command line: vivado.exe -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.runs/synth_1/design_1_wrapper.vds
# Journal file: C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/axi_data_mover_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Projects/Accelerator/near-memory-radix-sort/Hardware/ip_repo/radix_sort_accelerator_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.cache/ip 
Command: synth_design -top design_1_wrapper -part xczu7ev-ffvc1156-2-e -directive PerformanceOptimized -fsm_extraction one_hot -keep_equivalent_registers -resource_sharing off -no_lc -shreg_min_size 5
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 28040
WARNING: [Synth 8-6901] identifier 'w_sort_data_0_valid' is used before its declaration [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/bram_bank.v:158]
WARNING: [Synth 8-6901] identifier 'w_sort_even_0_valid' is used before its declaration [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/bram_bank.v:158]
WARNING: [Synth 8-6901] identifier 'sort_odd_0_valid' is used before its declaration [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/bram_bank.v:233]
WARNING: [Synth 8-6901] identifier 'r_data_counter' is used before its declaration [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/data_shifter.v:98]
WARNING: [Synth 8-6901] identifier 'r_data_counter' is used before its declaration [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/data_shifter.v:109]
WARNING: [Synth 8-6901] identifier 'r_data_counter' is used before its declaration [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/data_shifter.v:121]
WARNING: [Synth 8-6901] identifier 'r_data_counter' is used before its declaration [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/data_shifter.v:132]
WARNING: [Synth 8-6901] identifier 'r_data_counter' is used before its declaration [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/data_shifter.v:143]
WARNING: [Synth 8-2507] parameter declaration becomes local in radix_sort_accelerator_v1_0_M00_AXI_TO_DMA with formal parameter declaration list [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sort_accelerator_v1_0_M00_AXI_TO_DMA.v:100]
WARNING: [Synth 8-992] w_sorter_mixed_flag is already implicitly declared earlier [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sorting_unit.v:227]
WARNING: [Synth 8-992] w_sorter_data_pattern is already implicitly declared earlier [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sorting_unit.v:228]
WARNING: [Synth 8-6901] identifier 'r_sort_state' is used before its declaration [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sorting_unit.v:87]
WARNING: [Synth 8-6901] identifier 'FIRST_DIGIT' is used before its declaration [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sorting_unit.v:87]
WARNING: [Synth 8-6901] identifier 'r_first_unsorted_cache' is used before its declaration [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sorting_unit.v:87]
WARNING: [Synth 8-6901] identifier 'r_first_unsorted_cache' is used before its declaration [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sorting_unit.v:87]
WARNING: [Synth 8-6901] identifier 'r_sort_state' is used before its declaration [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sorting_unit.v:88]
WARNING: [Synth 8-6901] identifier 'EVEN_DIGIT' is used before its declaration [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sorting_unit.v:88]
WARNING: [Synth 8-6901] identifier 'r_even_unsorted_cache' is used before its declaration [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sorting_unit.v:88]
WARNING: [Synth 8-6901] identifier 'r_even_unsorted_cache' is used before its declaration [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sorting_unit.v:88]
WARNING: [Synth 8-6901] identifier 'r_sort_state' is used before its declaration [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sorting_unit.v:89]
WARNING: [Synth 8-6901] identifier 'ODD_DIGIT' is used before its declaration [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sorting_unit.v:89]
WARNING: [Synth 8-6901] identifier 'r_odd_unsorted_cache' is used before its declaration [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sorting_unit.v:89]
WARNING: [Synth 8-6901] identifier 'r_odd_unsorted_cache' is used before its declaration [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sorting_unit.v:89]
WARNING: [Synth 8-6901] identifier 'r_sort_state' is used before its declaration [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sorting_unit.v:91]
WARNING: [Synth 8-6901] identifier 'FIRST_DIGIT' is used before its declaration [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sorting_unit.v:91]
WARNING: [Synth 8-6901] identifier 'r_sort_state' is used before its declaration [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sorting_unit.v:92]
WARNING: [Synth 8-6901] identifier 'FIRST_DIGIT' is used before its declaration [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sorting_unit.v:92]
WARNING: [Synth 8-6901] identifier 'w_count_0' is used before its declaration [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sorting_unit.v:92]
WARNING: [Synth 8-6901] identifier 'r_sort_state' is used before its declaration [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sorting_unit.v:93]
WARNING: [Synth 8-6901] identifier 'FIRST_DIGIT' is used before its declaration [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sorting_unit.v:93]
WARNING: [Synth 8-6901] identifier 'w_count_1' is used before its declaration [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sorting_unit.v:93]
WARNING: [Synth 8-6901] identifier 'r_sort_state' is used before its declaration [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sorting_unit.v:94]
WARNING: [Synth 8-6901] identifier 'FIRST_DIGIT' is used before its declaration [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sorting_unit.v:94]
WARNING: [Synth 8-6901] identifier 'r_first_shifter_start' is used before its declaration [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sorting_unit.v:94]
WARNING: [Synth 8-6901] identifier 'r_sort_state' is used before its declaration [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sorting_unit.v:95]
WARNING: [Synth 8-6901] identifier 'EVEN_DIGIT' is used before its declaration [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sorting_unit.v:95]
WARNING: [Synth 8-6901] identifier 'r_even_shifter_start' is used before its declaration [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sorting_unit.v:95]
WARNING: [Synth 8-6901] identifier 'r_sort_state' is used before its declaration [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sorting_unit.v:96]
WARNING: [Synth 8-6901] identifier 'ODD_DIGIT' is used before its declaration [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sorting_unit.v:96]
WARNING: [Synth 8-6901] identifier 'r_odd_shifter_start' is used before its declaration [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sorting_unit.v:96]
WARNING: [Synth 8-6901] identifier 'r_sort_state' is used before its declaration [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sorting_unit.v:97]
WARNING: [Synth 8-6901] identifier 'DATA_REARRANGE' is used before its declaration [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sorting_unit.v:97]
WARNING: [Synth 8-6901] identifier 'r_data_shifter_start' is used before its declaration [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sorting_unit.v:97]
WARNING: [Synth 8-6901] identifier 'r_sort_state' is used before its declaration [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sorting_unit.v:102]
WARNING: [Synth 8-6901] identifier 'IDLE' is used before its declaration [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sorting_unit.v:103]
WARNING: [Synth 8-6901] identifier 'FIRST_DIGIT' is used before its declaration [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sorting_unit.v:107]
WARNING: [Synth 8-6901] identifier 'EVEN_DIGIT' is used before its declaration [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sorting_unit.v:111]
WARNING: [Synth 8-6901] identifier 'ODD_DIGIT' is used before its declaration [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sorting_unit.v:115]
WARNING: [Synth 8-6901] identifier 'DATA_REARRANGE' is used before its declaration [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sorting_unit.v:119]
WARNING: [Synth 8-2507] parameter declaration becomes local in radix_sorting_unit with formal parameter declaration list [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sorting_unit.v:238]
WARNING: [Synth 8-6901] identifier 'r_first_state' is used before its declaration [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sorting_unit.v:246]
WARNING: [Synth 8-6901] identifier 'r_even_state' is used before its declaration [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sorting_unit.v:247]
WARNING: [Synth 8-6901] identifier 'r_odd_state' is used before its declaration [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sorting_unit.v:248]
WARNING: [Synth 8-6901] identifier 'r_data_state' is used before its declaration [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sorting_unit.v:249]
WARNING: [Synth 8-6901] identifier 'r_first_pointer_0' is used before its declaration [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sorting_unit.v:254]
WARNING: [Synth 8-6901] identifier 'r_even_pointer_0' is used before its declaration [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sorting_unit.v:255]
WARNING: [Synth 8-6901] identifier 'r_odd_pointer_0' is used before its declaration [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sorting_unit.v:256]
WARNING: [Synth 8-6901] identifier 'r_data_pointer_0' is used before its declaration [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sorting_unit.v:257]
WARNING: [Synth 8-6901] identifier 'r_first_pointer_1' is used before its declaration [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sorting_unit.v:259]
WARNING: [Synth 8-6901] identifier 'r_even_pointer_1' is used before its declaration [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sorting_unit.v:260]
WARNING: [Synth 8-6901] identifier 'r_odd_pointer_1' is used before its declaration [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sorting_unit.v:261]
WARNING: [Synth 8-6901] identifier 'r_data_pointer_1' is used before its declaration [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sorting_unit.v:262]
WARNING: [Synth 8-6901] identifier 'r_first_mixed_flag' is used before its declaration [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sorting_unit.v:265]
WARNING: [Synth 8-6901] identifier 'r_odd_mixed_flag' is used before its declaration [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sorting_unit.v:266]
WARNING: [Synth 8-6901] identifier 'r_even_mixed_flag' is used before its declaration [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sorting_unit.v:267]
WARNING: [Synth 8-6901] identifier 'r_even_mixed_flag' is used before its declaration [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sorting_unit.v:268]
WARNING: [Synth 8-6901] identifier 'r_first_data_pattern' is used before its declaration [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sorting_unit.v:270]
WARNING: [Synth 8-6901] identifier 'r_odd_data_pattern' is used before its declaration [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sorting_unit.v:271]
WARNING: [Synth 8-6901] identifier 'r_even_data_pattern' is used before its declaration [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sorting_unit.v:272]
WARNING: [Synth 8-6901] identifier 'r_even_data_pattern' is used before its declaration [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sorting_unit.v:273]
WARNING: [Synth 8-6901] identifier 'r_first_mixed_pointer' is used before its declaration [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sorting_unit.v:275]
WARNING: [Synth 8-6901] identifier 'r_odd_mixed_pointer' is used before its declaration [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sorting_unit.v:276]
WARNING: [Synth 8-6901] identifier 'r_even_mixed_pointer' is used before its declaration [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sorting_unit.v:277]
WARNING: [Synth 8-6901] identifier 'r_even_mixed_pointer' is used before its declaration [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sorting_unit.v:278]
WARNING: [Synth 8-6901] identifier 'r_first_addr_even' is used before its declaration [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sorting_unit.v:565]
WARNING: [Synth 8-6901] identifier 'r_first_pointer_1' is used before its declaration [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sorting_unit.v:584]
WARNING: [Synth 8-6901] identifier 'r_first_pointer_0' is used before its declaration [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sorting_unit.v:584]
WARNING: [Synth 8-6901] identifier 'r_first_pointer_1' is used before its declaration [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sorting_unit.v:617]
WARNING: [Synth 8-6901] identifier 'r_first_pointer_0' is used before its declaration [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sorting_unit.v:617]
WARNING: [Synth 8-2507] parameter declaration becomes local in radix_sorting_unit with formal parameter declaration list [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sorting_unit.v:896]
WARNING: [Synth 8-6901] identifier 'r_even_addr_odd' is used before its declaration [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sorting_unit.v:928]
WARNING: [Synth 8-6901] identifier 'r_even_addr_odd' is used before its declaration [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sorting_unit.v:947]
WARNING: [Synth 8-6901] identifier 'r_even_pointer_1' is used before its declaration [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sorting_unit.v:958]
WARNING: [Synth 8-6901] identifier 'r_even_pointer_0' is used before its declaration [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sorting_unit.v:958]
WARNING: [Synth 8-6901] identifier 'r_even_pointer_1' is used before its declaration [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sorting_unit.v:995]
WARNING: [Synth 8-6901] identifier 'r_even_pointer_0' is used before its declaration [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sorting_unit.v:995]
WARNING: [Synth 8-2507] parameter declaration becomes local in radix_sorting_unit with formal parameter declaration list [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sorting_unit.v:1382]
WARNING: [Synth 8-6901] identifier 'r_odd_addr_even' is used before its declaration [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sorting_unit.v:1414]
WARNING: [Synth 8-6901] identifier 'r_odd_addr_even' is used before its declaration [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sorting_unit.v:1433]
WARNING: [Synth 8-6901] identifier 'r_odd_pointer_1' is used before its declaration [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sorting_unit.v:1444]
WARNING: [Synth 8-6901] identifier 'r_odd_pointer_0' is used before its declaration [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sorting_unit.v:1444]
WARNING: [Synth 8-6901] identifier 'r_odd_pointer_1' is used before its declaration [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sorting_unit.v:1481]
WARNING: [Synth 8-6901] identifier 'r_odd_pointer_0' is used before its declaration [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sorting_unit.v:1481]
WARNING: [Synth 8-2507] parameter declaration becomes local in radix_sorting_unit with formal parameter declaration list [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sorting_unit.v:1859]
WARNING: [Synth 8-6901] identifier 'r_data_addr_even' is used before its declaration [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sorting_unit.v:1891]
WARNING: [Synth 8-6901] identifier 'r_data_addr_odd' is used before its declaration [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sorting_unit.v:1902]
WARNING: [Synth 8-6901] identifier 'r_program_counter' is used before its declaration [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/status_and_control_unit.v:225]
WARNING: [Synth 8-6901] identifier 'r_do_so_state' is used before its declaration [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/stream_out_module.v:85]
WARNING: [Synth 8-6901] identifier 'DO_SO_STATE_IDLE' is used before its declaration [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/stream_out_module.v:85]
WARNING: [Synth 8-6901] identifier 'r_data_counter' is used before its declaration [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/stream_out_module.v:85]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1604.988 ; gain = 95.078
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1' [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_dma_0_0' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/synth/design_1_axi_dma_0_0.vhd:128]
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_DLYTMR_RESOLUTION bound to: 125 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
	Parameter C_NUM_MM2S_CHANNELS bound to: 1 - type: integer 
	Parameter C_NUM_S2MM_CHANNELS bound to: 1 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_SG_INCLUDE_STSCNTRL_STRM bound to: 0 - type: integer 
	Parameter C_SG_USE_STSAPP_LENGTH bound to: 0 - type: integer 
	Parameter C_SG_LENGTH_WIDTH bound to: 26 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_S2MM_STS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_INCLUDE_MM2S_SF bound to: 1 - type: integer 
	Parameter C_MM2S_BURST_SIZE bound to: 4 - type: integer 
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_MM2S_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_AXIS_MM2S_TDATA_WIDTH bound to: 128 - type: integer 
	Parameter C_INCLUDE_MM2S_DRE bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM_SF bound to: 1 - type: integer 
	Parameter C_S2MM_BURST_SIZE bound to: 16 - type: integer 
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_S2MM_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_S_AXIS_S2MM_TDATA_WIDTH bound to: 128 - type: integer 
	Parameter C_INCLUDE_S2MM_DRE bound to: 0 - type: integer 
	Parameter C_INCREASE_THROUGHPUT bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-3491] module 'axi_dma' declared at 'c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/0fb1/hdl/axi_dma_v7_1_vh_rfs.vhd:21833' bound to instance 'U0' of component 'axi_dma' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/synth/design_1_axi_dma_0_0.vhd:374]
INFO: [Synth 8-638] synthesizing module 'axi_dma' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/0fb1/hdl/axi_dma_v7_1_vh_rfs.vhd:22178]
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_DLYTMR_RESOLUTION bound to: 125 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_SG_INCLUDE_STSCNTRL_STRM bound to: 0 - type: integer 
	Parameter C_SG_USE_STSAPP_LENGTH bound to: 0 - type: integer 
	Parameter C_SG_LENGTH_WIDTH bound to: 26 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_S2MM_STS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_INCLUDE_MM2S_SF bound to: 1 - type: integer 
	Parameter C_INCLUDE_MM2S_DRE bound to: 0 - type: integer 
	Parameter C_MM2S_BURST_SIZE bound to: 4 - type: integer 
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_MM2S_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_AXIS_MM2S_TDATA_WIDTH bound to: 128 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM_SF bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM_DRE bound to: 0 - type: integer 
	Parameter C_S2MM_BURST_SIZE bound to: 16 - type: integer 
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_S2MM_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_S_AXIS_S2MM_TDATA_WIDTH bound to: 128 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
	Parameter C_NUM_S2MM_CHANNELS bound to: 1 - type: integer 
	Parameter C_NUM_MM2S_CHANNELS bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_INCREASE_THROUGHPUT bound to: 0 - type: integer 
	Parameter C_INSTANCE bound to: axi_dma - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_dma_rst_module' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/0fb1/hdl/axi_dma_v7_1_vh_rfs.vhd:1595]
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_SG_INCLUDE_STSCNTRL_STRM bound to: 0 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_M_AXI_MM2S_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_M_AXI_S2MM_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_M_AXI_SG_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 32 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (1#1) [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'axi_dma_reset' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/0fb1/hdl/axi_dma_v7_1_vh_rfs.vhd:603]
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_SG_INCLUDE_STSCNTRL_STRM bound to: 0 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_AXI_PRMRY_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_AXI_SCNDRY_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_dma_reset' (2#1) [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/0fb1/hdl/axi_dma_v7_1_vh_rfs.vhd:603]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_rst_module' (3#1) [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/0fb1/hdl/axi_dma_v7_1_vh_rfs.vhd:1595]
INFO: [Synth 8-638] synthesizing module 'axi_dma_reg_module' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/0fb1/hdl/axi_dma_v7_1_vh_rfs.vhd:8436]
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_SG_LENGTH_WIDTH bound to: 26 - type: integer 
	Parameter C_AXI_LITE_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_NUM_S2MM_CHANNELS bound to: 1 - type: integer 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_dma_lite_if' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/0fb1/hdl/axi_dma_v7_1_vh_rfs.vhd:2066]
	Parameter C_NUM_CE bound to: 23 - type: integer 
	Parameter C_AXI_LITE_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_dma_lite_if' (4#1) [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/0fb1/hdl/axi_dma_v7_1_vh_rfs.vhd:2066]
INFO: [Synth 8-638] synthesizing module 'axi_dma_register' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/0fb1/hdl/axi_dma_v7_1_vh_rfs.vhd:3607]
	Parameter C_NUM_REGISTERS bound to: 12 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_SG_LENGTH_WIDTH bound to: 26 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_dma_register' (5#1) [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/0fb1/hdl/axi_dma_v7_1_vh_rfs.vhd:3607]
INFO: [Synth 8-638] synthesizing module 'axi_dma_register_s2mm' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/0fb1/hdl/axi_dma_v7_1_vh_rfs.vhd:4853]
	Parameter C_NUM_REGISTERS bound to: 12 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_SG_LENGTH_WIDTH bound to: 26 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_NUM_S2MM_CHANNELS bound to: 1 - type: integer 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_dma_register_s2mm' (6#1) [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/0fb1/hdl/axi_dma_v7_1_vh_rfs.vhd:4853]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_reg_module' (7#1) [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/0fb1/hdl/axi_dma_v7_1_vh_rfs.vhd:8436]
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_mngr' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/0fb1/hdl/axi_dma_v7_1_vh_rfs.vhd:15178]
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_PRMY_CMDFIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_EXTRA bound to: 1 - type: integer 
	Parameter C_SG_INCLUDE_STSCNTRL_STRM bound to: 0 - type: integer 
	Parameter C_SG_INCLUDE_DESC_QUEUE bound to: 1 - type: integer 
	Parameter C_SG_LENGTH_WIDTH bound to: 26 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_SG_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_UPDPTR_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_UPDSTS_TDATA_WIDTH bound to: 33 - type: integer 
	Parameter C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_dma_smple_sm' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/0fb1/hdl/axi_dma_v7_1_vh_rfs.vhd:11972]
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_SG_LENGTH_WIDTH bound to: 26 - type: integer 
	Parameter C_EXTRA bound to: 1 - type: integer 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_dma_smple_sm' (8#1) [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/0fb1/hdl/axi_dma_v7_1_vh_rfs.vhd:11972]
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_cmdsts_if' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/0fb1/hdl/axi_dma_v7_1_vh_rfs.vhd:13960]
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_ENABLE_QUEUE bound to: 1 - type: integer 
	Parameter C_EXTRA bound to: 1 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_cmdsts_if' (9#1) [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/0fb1/hdl/axi_dma_v7_1_vh_rfs.vhd:13960]
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_sts_mngr' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/0fb1/hdl/axi_dma_v7_1_vh_rfs.vhd:14275]
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_sts_mngr' (10#1) [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/0fb1/hdl/axi_dma_v7_1_vh_rfs.vhd:14275]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_mngr' (11#1) [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/0fb1/hdl/axi_dma_v7_1_vh_rfs.vhd:15178]
INFO: [Synth 8-638] synthesizing module 'axi_dma_sofeof_gen' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/0fb1/hdl/axi_dma_v7_1_vh_rfs.vhd:11441]
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_dma_sofeof_gen' (12#1) [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/0fb1/hdl/axi_dma_v7_1_vh_rfs.vhd:11441]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_mngr' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/0fb1/hdl/axi_dma_v7_1_vh_rfs.vhd:20564]
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_PRMY_CMDFIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_DM_STATUS_WIDTH bound to: 35 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_EXTRA bound to: 1 - type: integer 
	Parameter C_SG_INCLUDE_STSCNTRL_STRM bound to: 0 - type: integer 
	Parameter C_SG_INCLUDE_DESC_QUEUE bound to: 1 - type: integer 
	Parameter C_SG_USE_STSAPP_LENGTH bound to: 0 - type: integer 
	Parameter C_SG_LENGTH_WIDTH bound to: 26 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_SG_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_UPDPTR_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_UPDSTS_TDATA_WIDTH bound to: 33 - type: integer 
	Parameter C_S_AXIS_S2MM_STS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_NUM_S2MM_CHANNELS bound to: 1 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_cmdsts_if' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/0fb1/hdl/axi_dma_v7_1_vh_rfs.vhd:18828]
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_DM_STATUS_WIDTH bound to: 35 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_SG_INCLUDE_STSCNTRL_STRM bound to: 0 - type: integer 
	Parameter C_SG_USE_STSAPP_LENGTH bound to: 0 - type: integer 
	Parameter C_SG_LENGTH_WIDTH bound to: 26 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_EXTRA bound to: 1 - type: integer 
	Parameter C_ENABLE_QUEUE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_cmdsts_if' (13#1) [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/0fb1/hdl/axi_dma_v7_1_vh_rfs.vhd:18828]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_sts_mngr' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/0fb1/hdl/axi_dma_v7_1_vh_rfs.vhd:19258]
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_sts_mngr' (14#1) [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/0fb1/hdl/axi_dma_v7_1_vh_rfs.vhd:19258]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_mngr' (15#1) [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/0fb1/hdl/axi_dma_v7_1_vh_rfs.vhd:20564]
INFO: [Synth 8-638] synthesizing module 'axi_datamover' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/af86/hdl/axi_datamover_v5_1_vh_rfs.vhd:55436]
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_M_AXI_MM2S_ARID bound to: 0 - type: integer 
	Parameter C_M_AXI_MM2S_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_MM2S_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_AXIS_MM2S_TDATA_WIDTH bound to: 128 - type: integer 
	Parameter C_INCLUDE_MM2S_STSFIFO bound to: 1 - type: integer 
	Parameter C_MM2S_STSCMD_FIFO_DEPTH bound to: 1 - type: integer 
	Parameter C_MM2S_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S_DRE bound to: 0 - type: integer 
	Parameter C_MM2S_BURST_SIZE bound to: 4 - type: integer 
	Parameter C_MM2S_BTT_USED bound to: 26 - type: integer 
	Parameter C_MM2S_ADDR_PIPE_DEPTH bound to: 4 - type: integer 
	Parameter C_MM2S_INCLUDE_SF bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_M_AXI_S2MM_AWID bound to: 1 - type: integer 
	Parameter C_M_AXI_S2MM_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_S2MM_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_S_AXIS_S2MM_TDATA_WIDTH bound to: 128 - type: integer 
	Parameter C_INCLUDE_S2MM_STSFIFO bound to: 1 - type: integer 
	Parameter C_S2MM_STSCMD_FIFO_DEPTH bound to: 1 - type: integer 
	Parameter C_S2MM_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM_DRE bound to: 0 - type: integer 
	Parameter C_S2MM_BURST_SIZE bound to: 16 - type: integer 
	Parameter C_S2MM_BTT_USED bound to: 26 - type: integer 
	Parameter C_S2MM_SUPPORT_INDET_BTT bound to: 1 - type: integer 
	Parameter C_S2MM_ADDR_PIPE_DEPTH bound to: 4 - type: integer 
	Parameter C_S2MM_INCLUDE_SF bound to: 1 - type: integer 
	Parameter C_ENABLE_CACHE_USER bound to: 0 - type: integer 
	Parameter C_ENABLE_SKID_BUF bound to: 11111 - type: string 
	Parameter C_ENABLE_MM2S_TKEEP bound to: 1 - type: integer 
	Parameter C_ENABLE_S2MM_TKEEP bound to: 1 - type: integer 
	Parameter C_ENABLE_S2MM_ADV_SIG bound to: 0 - type: integer 
	Parameter C_ENABLE_MM2S_ADV_SIG bound to: 0 - type: integer 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_CMD_WIDTH bound to: 72 - type: integer 
	Parameter C_MCDMA bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mm2s_full_wrap' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/af86/hdl/axi_datamover_v5_1_vh_rfs.vhd:53572]
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_MM2S_ARID bound to: 0 - type: integer 
	Parameter C_MM2S_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_MM2S_MDATA_WIDTH bound to: 128 - type: integer 
	Parameter C_MM2S_SDATA_WIDTH bound to: 128 - type: integer 
	Parameter C_INCLUDE_MM2S_STSFIFO bound to: 1 - type: integer 
	Parameter C_MM2S_STSCMD_FIFO_DEPTH bound to: 1 - type: integer 
	Parameter C_MM2S_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S_DRE bound to: 0 - type: integer 
	Parameter C_MM2S_BURST_SIZE bound to: 4 - type: integer 
	Parameter C_MM2S_BTT_USED bound to: 26 - type: integer 
	Parameter C_MM2S_ADDR_PIPE_DEPTH bound to: 4 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_INCLUDE_MM2S_GP_SF bound to: 1 - type: integer 
	Parameter C_ENABLE_CACHE_USER bound to: 0 - type: integer 
	Parameter C_ENABLE_MM2S_TKEEP bound to: 1 - type: integer 
	Parameter C_ENABLE_SKID_BUF bound to: 11111 - type: string 
	Parameter C_MCDMA bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_reset' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/af86/hdl/axi_datamover_v5_1_vh_rfs.vhd:153]
	Parameter C_STSCMD_IS_ASYNC bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_reset' (16#1) [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/af86/hdl/axi_datamover_v5_1_vh_rfs.vhd:153]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_cmd_status' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/af86/hdl/axi_datamover_v5_1_vh_rfs.vhd:2698]
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_STSFIFO bound to: 1 - type: integer 
	Parameter C_STSCMD_FIFO_DEPTH bound to: 1 - type: integer 
	Parameter C_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_CMD_WIDTH bound to: 71 - type: integer 
	Parameter C_STS_WIDTH bound to: 8 - type: integer 
	Parameter C_ENABLE_CACHE_USER bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/af86/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 71 - type: integer 
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo' (17#1) [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/af86/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized0' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/af86/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized0' (17#1) [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/af86/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_cmd_status' (18#1) [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/af86/hdl/axi_datamover_v5_1_vh_rfs.vhd:2698]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rd_status_cntl' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/af86/hdl/axi_datamover_v5_1_vh_rfs.vhd:13746]
	Parameter C_STS_WIDTH bound to: 8 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rd_status_cntl' (19#1) [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/af86/hdl/axi_datamover_v5_1_vh_rfs.vhd:13746]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_pcc' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/af86/hdl/axi_datamover_v5_1_vh_rfs.vhd:7416]
	Parameter C_IS_MM2S bound to: 1 - type: integer 
	Parameter C_DRE_ALIGN_WIDTH bound to: 1 - type: integer 
	Parameter C_SEL_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 128 - type: integer 
	Parameter C_MAX_BURST_LEN bound to: 4 - type: integer 
	Parameter C_CMD_WIDTH bound to: 71 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_BTT_USED bound to: 26 - type: integer 
	Parameter C_SUPPORT_INDET_BTT bound to: 0 - type: integer 
	Parameter C_NATIVE_XFER_WIDTH bound to: 128 - type: integer 
	Parameter C_STRT_SF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter C_MCDMA bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/af86/hdl/axi_datamover_v5_1_vh_rfs.vhd:4342]
	Parameter C_OP_MODE bound to: 0 - type: integer 
	Parameter C_STRB_WIDTH bound to: 16 - type: integer 
	Parameter C_OFFSET_WIDTH bound to: 4 - type: integer 
	Parameter C_NUM_BYTES_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2' (20#1) [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/af86/hdl/axi_datamover_v5_1_vh_rfs.vhd:4342]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2__parameterized0' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/af86/hdl/axi_datamover_v5_1_vh_rfs.vhd:4342]
	Parameter C_OP_MODE bound to: 1 - type: integer 
	Parameter C_STRB_WIDTH bound to: 16 - type: integer 
	Parameter C_OFFSET_WIDTH bound to: 4 - type: integer 
	Parameter C_NUM_BYTES_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2__parameterized0' (20#1) [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/af86/hdl/axi_datamover_v5_1_vh_rfs.vhd:4342]
INFO: [Synth 8-226] default block is never used [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/af86/hdl/axi_datamover_v5_1_vh_rfs.vhd:9490]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_pcc' (21#1) [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/af86/hdl/axi_datamover_v5_1_vh_rfs.vhd:7416]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_addr_cntl' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/af86/hdl/axi_datamover_v5_1_vh_rfs.vhd:10000]
	Parameter C_ADDR_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_ADDR_ID bound to: 0 - type: integer 
	Parameter C_ADDR_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized1' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/af86/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 59 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 59 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 59 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
	Parameter C_SIZE bound to: 3 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f' (22#1) [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_DWIDTH bound to: 59 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f' (23#1) [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f' (24#1) [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f' (25#1) [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized1' (25#1) [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/af86/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_addr_cntl' (26#1) [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/af86/hdl/axi_datamover_v5_1_vh_rfs.vhd:10000]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rddata_cntl' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/af86/hdl/axi_datamover_v5_1_vh_rfs.vhd:12185]
	Parameter C_INCLUDE_DRE bound to: 0 - type: integer 
	Parameter C_ALIGN_WIDTH bound to: 1 - type: integer 
	Parameter C_SEL_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_DATA_CNTL_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_MMAP_DWIDTH bound to: 128 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 128 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_ENABLE_MM2S_TKEEP bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rdmux' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/af86/hdl/axi_datamover_v5_1_vh_rfs.vhd:10681]
	Parameter C_SEL_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_MMAP_DWIDTH bound to: 128 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 128 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rdmux' (27#1) [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/af86/hdl/axi_datamover_v5_1_vh_rfs.vhd:10681]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized2' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/af86/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 55 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized0' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 55 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized0' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 55 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized0' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_DWIDTH bound to: 55 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized0' (27#1) [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized0' (27#1) [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized0' (27#1) [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized2' (27#1) [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/af86/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rddata_cntl' (28#1) [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/af86/hdl/axi_datamover_v5_1_vh_rfs.vhd:12185]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rd_sf' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/af86/hdl/axi_datamover_v5_1_vh_rfs.vhd:20208]
	Parameter C_SF_FIFO_DEPTH bound to: 128 - type: integer 
	Parameter C_MAX_BURST_LEN bound to: 4 - type: integer 
	Parameter C_DRE_IS_USED bound to: 0 - type: integer 
	Parameter C_DRE_CNTL_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_DRE_ALIGN_WIDTH bound to: 1 - type: integer 
	Parameter C_MMAP_DWIDTH bound to: 128 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 128 - type: integer 
	Parameter C_STRT_SF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter C_ENABLE_MM2S_TKEEP bound to: 1 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized3' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/af86/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized1' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized1' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized1' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_DWIDTH bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized1' (28#1) [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized1' (28#1) [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized1' (28#1) [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized3' (28#1) [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/af86/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/af86/hdl/axi_datamover_v5_1_vh_rfs.vhd:1295]
	Parameter C_DWIDTH bound to: 147 - type: integer 
	Parameter C_DEPTH bound to: 128 - type: integer 
	Parameter C_DATA_CNT_WIDTH bound to: 8 - type: integer 
	Parameter C_NEED_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_NEED_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_USE_BLKMEM bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/a5cb/hdl/lib_fifo_v1_0_rfs.vhd:2250]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_DCOUNT_WIDTH bound to: 8 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_HAS_DCOUNT bound to: 1 - type: integer 
	Parameter C_HAS_RD_ACK bound to: 1 - type: integer 
	Parameter C_HAS_RD_ERR bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 
	Parameter C_HAS_WR_ERR bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_PORTS_DIFFER bound to: 0 - type: integer 
	Parameter C_RD_ACK_LOW bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 
	Parameter C_READ_DATA_WIDTH bound to: 147 - type: integer 
	Parameter C_READ_DEPTH bound to: 128 - type: integer 
	Parameter C_RD_ERR_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_ERR_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_WRITE_DATA_WIDTH bound to: 147 - type: integer 
	Parameter C_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_XPM_FIFO bound to: 1 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 147 - type: integer 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_DATA_WIDTH bound to: 147 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_fifo_sync' declared at 'C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1843' bound to instance 'xpm_fifo_sync_inst' of component 'xpm_fifo_sync' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/a5cb/hdl/lib_fifo_v1_0_rfs.vhd:2627]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync' [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1843]
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 147 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 147 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter EN_ADV_FEATURE_SYNC bound to: 16'b0001111100011111 
	Parameter P_FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 1 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base' [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 147 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_MODE bound to: 1 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 147 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter invalid bound to: 0 - type: integer 
	Parameter stage1_valid bound to: 2 - type: integer 
	Parameter stage2_valid bound to: 1 - type: integer 
	Parameter both_stages_valid bound to: 3 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 2 - type: integer 
	Parameter RD_MODE bound to: 1 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 128 - type: integer 
	Parameter FIFO_SIZE bound to: 18816 - type: integer 
	Parameter WR_WIDTH_LOG bound to: 8 - type: integer 
	Parameter WR_DEPTH_LOG bound to: 7 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b1 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PF_THRESH_MIN bound to: 5 - type: integer 
	Parameter PF_THRESH_MAX bound to: 123 - type: integer 
	Parameter PE_THRESH_MIN bound to: 5 - type: integer 
	Parameter PE_THRESH_MAX bound to: 123 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_LATENCY bound to: 2 - type: integer 
	Parameter WIDTH_RATIO bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0001111100011111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b1 
	Parameter EN_WACK bound to: 1'b1 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b1 
	Parameter EN_DVLD bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn' [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1750]
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter RESET_VALUE bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn' (29#1) [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1750]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized0' [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1750]
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized0' (29#1) [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1750]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 18816 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_PROTECT bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 147 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 147 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 147 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 147 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 147 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 147 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 147 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 147 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 147 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 147 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 128 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 147 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 147 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: no - type: string 
	Parameter rsta_loop_iter bound to: 148 - type: integer 
	Parameter rstb_loop_iter bound to: 148 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 147 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (30#1) [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_bit' [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1798]
	Parameter RST_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_bit' (31#1) [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1798]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1189]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1235]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1246]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized1' [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1750]
	Parameter COUNTER_WIDTH bound to: 2 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized1' (31#1) [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1750]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst' [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1514]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst' (32#1) [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1514]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized2' [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1750]
	Parameter COUNTER_WIDTH bound to: 8 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized2' (32#1) [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1750]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized3' [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1750]
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized3' (32#1) [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1750]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base' (33#1) [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync' (34#1) [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1843]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg' (35#1) [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/a5cb/hdl/lib_fifo_v1_0_rfs.vhd:2250]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord' (36#1) [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/af86/hdl/axi_datamover_v5_1_vh_rfs.vhd:1295]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rd_sf' (37#1) [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/af86/hdl/axi_datamover_v5_1_vh_rfs.vhd:20208]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid_buf' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/af86/hdl/axi_datamover_v5_1_vh_rfs.vhd:19500]
	Parameter C_WDATA_WIDTH bound to: 128 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid_buf' (38#1) [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/af86/hdl/axi_datamover_v5_1_vh_rfs.vhd:19500]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mm2s_full_wrap' (39#1) [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/af86/hdl/axi_datamover_v5_1_vh_rfs.vhd:53572]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_full_wrap' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/af86/hdl/axi_datamover_v5_1_vh_rfs.vhd:49997]
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_S2MM_AWID bound to: 1 - type: integer 
	Parameter C_S2MM_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S2MM_MDATA_WIDTH bound to: 128 - type: integer 
	Parameter C_S2MM_SDATA_WIDTH bound to: 128 - type: integer 
	Parameter C_INCLUDE_S2MM_STSFIFO bound to: 1 - type: integer 
	Parameter C_S2MM_STSCMD_FIFO_DEPTH bound to: 1 - type: integer 
	Parameter C_S2MM_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM_DRE bound to: 0 - type: integer 
	Parameter C_S2MM_BURST_SIZE bound to: 16 - type: integer 
	Parameter C_S2MM_BTT_USED bound to: 26 - type: integer 
	Parameter C_S2MM_SUPPORT_INDET_BTT bound to: 1 - type: integer 
	Parameter C_S2MM_ADDR_PIPE_DEPTH bound to: 4 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_INCLUDE_S2MM_GP_SF bound to: 1 - type: integer 
	Parameter C_ENABLE_CACHE_USER bound to: 0 - type: integer 
	Parameter C_ENABLE_S2MM_TKEEP bound to: 1 - type: integer 
	Parameter C_ENABLE_SKID_BUF bound to: 11111 - type: string 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_MCDMA bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_cmd_status__parameterized0' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/af86/hdl/axi_datamover_v5_1_vh_rfs.vhd:2698]
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_STSFIFO bound to: 1 - type: integer 
	Parameter C_STSCMD_FIFO_DEPTH bound to: 1 - type: integer 
	Parameter C_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_CMD_WIDTH bound to: 71 - type: integer 
	Parameter C_STS_WIDTH bound to: 35 - type: integer 
	Parameter C_ENABLE_CACHE_USER bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized4' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/af86/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 35 - type: integer 
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized4' (39#1) [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/af86/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_cmd_status__parameterized0' (39#1) [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/af86/hdl/axi_datamover_v5_1_vh_rfs.vhd:2698]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wr_status_cntl' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/af86/hdl/axi_datamover_v5_1_vh_rfs.vhd:17704]
	Parameter C_ENABLE_INDET_BTT bound to: 1 - type: integer 
	Parameter C_SF_BYTES_RCVD_WIDTH bound to: 26 - type: integer 
	Parameter C_STS_FIFO_DEPTH bound to: 6 - type: integer 
	Parameter C_STS_WIDTH bound to: 35 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_MCDMA bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized5' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/af86/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized2' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized2' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized0' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
	Parameter C_SIZE bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized0' (39#1) [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized2' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_DWIDTH bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized2' (39#1) [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized2' (39#1) [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized2' (39#1) [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized5' (39#1) [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/af86/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized6' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/af86/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 33 - type: integer 
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized3' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 33 - type: integer 
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized3' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 33 - type: integer 
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized3' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_DWIDTH bound to: 33 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized3' (39#1) [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized3' (39#1) [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized3' (39#1) [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized6' (39#1) [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/af86/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wr_status_cntl' (40#1) [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/af86/hdl/axi_datamover_v5_1_vh_rfs.vhd:17704]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_ibttcc' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/af86/hdl/axi_datamover_v5_1_vh_rfs.vhd:25731]
	Parameter C_SF_XFER_BYTES_WIDTH bound to: 9 - type: integer 
	Parameter C_DRE_ALIGN_WIDTH bound to: 1 - type: integer 
	Parameter C_SEL_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 128 - type: integer 
	Parameter C_MAX_BURST_LEN bound to: 16 - type: integer 
	Parameter C_CMD_WIDTH bound to: 71 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_BTT_USED bound to: 26 - type: integer 
	Parameter C_NATIVE_XFER_WIDTH bound to: 128 - type: integer 
	Parameter C_STRT_SF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter C_MCDMA bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_ibttcc' (41#1) [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/af86/hdl/axi_datamover_v5_1_vh_rfs.vhd:25731]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_realign' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/af86/hdl/axi_datamover_v5_1_vh_rfs.vhd:47011]
	Parameter C_ENABLE_INDET_BTT bound to: 1 - type: integer 
	Parameter C_INCLUDE_DRE bound to: 0 - type: integer 
	Parameter C_DRE_CNTL_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_DRE_ALIGN_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORT_SCATTER bound to: 1 - type: integer 
	Parameter C_ENABLE_S2MM_TKEEP bound to: 1 - type: integer 
	Parameter C_BTT_USED bound to: 26 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 128 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_STRT_SF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized7' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/af86/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 37 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized4' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 37 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized4' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 37 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized4' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_DWIDTH bound to: 37 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized4' (41#1) [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized4' (41#1) [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized4' (41#1) [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized7' (41#1) [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/af86/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_scatter' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/af86/hdl/axi_datamover_v5_1_vh_rfs.vhd:45117]
	Parameter C_ENABLE_INDET_BTT bound to: 1 - type: integer 
	Parameter C_DRE_ALIGN_WIDTH bound to: 1 - type: integer 
	Parameter C_BTT_USED bound to: 26 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 128 - type: integer 
	Parameter C_ENABLE_S2MM_TKEEP bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mssai_skid_buf' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/af86/hdl/axi_datamover_v5_1_vh_rfs.vhd:44167]
	Parameter C_WDATA_WIDTH bound to: 128 - type: integer 
	Parameter C_INDEX_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_ms_strb_set' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/af86/hdl/axi_datamover_v5_1_vh_rfs.vhd:42603]
	Parameter C_STRB_WIDTH bound to: 16 - type: integer 
	Parameter C_INDEX_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_ms_strb_set' (42#1) [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/af86/hdl/axi_datamover_v5_1_vh_rfs.vhd:42603]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mssai_skid_buf' (43#1) [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/af86/hdl/axi_datamover_v5_1_vh_rfs.vhd:44167]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_slice' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/af86/hdl/axi_datamover_v5_1_vh_rfs.vhd:44856]
	Parameter C_DATA_WIDTH bound to: 23 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_slice' (44#1) [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/af86/hdl/axi_datamover_v5_1_vh_rfs.vhd:44856]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized8' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/af86/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 23 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord__parameterized0' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/af86/hdl/axi_datamover_v5_1_vh_rfs.vhd:1295]
	Parameter C_DWIDTH bound to: 23 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_DATA_CNT_WIDTH bound to: 5 - type: integer 
	Parameter C_NEED_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_NEED_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_USE_BLKMEM bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg__parameterized0' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/a5cb/hdl/lib_fifo_v1_0_rfs.vhd:2250]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_DCOUNT_WIDTH bound to: 5 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_HAS_DCOUNT bound to: 1 - type: integer 
	Parameter C_HAS_RD_ACK bound to: 1 - type: integer 
	Parameter C_HAS_RD_ERR bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 
	Parameter C_HAS_WR_ERR bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter C_PORTS_DIFFER bound to: 0 - type: integer 
	Parameter C_RD_ACK_LOW bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_READ_DATA_WIDTH bound to: 23 - type: integer 
	Parameter C_READ_DEPTH bound to: 16 - type: integer 
	Parameter C_RD_ERR_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_ERR_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_WRITE_DATA_WIDTH bound to: 23 - type: integer 
	Parameter C_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_XPM_FIFO bound to: 1 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 23 - type: integer 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_DATA_WIDTH bound to: 23 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_fifo_sync' declared at 'C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1843' bound to instance 'xpm_fifo_sync_inst' of component 'xpm_fifo_sync' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/a5cb/hdl/lib_fifo_v1_0_rfs.vhd:2627]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync__parameterized1' [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1843]
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 23 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 23 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter EN_ADV_FEATURE_SYNC bound to: 16'b0001111100011111 
	Parameter P_FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 1 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base__parameterized0' [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 23 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_MODE bound to: 1 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 23 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter invalid bound to: 0 - type: integer 
	Parameter stage1_valid bound to: 2 - type: integer 
	Parameter stage2_valid bound to: 1 - type: integer 
	Parameter both_stages_valid bound to: 3 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 0 - type: integer 
	Parameter RD_MODE bound to: 1 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 16 - type: integer 
	Parameter FIFO_SIZE bound to: 368 - type: integer 
	Parameter WR_WIDTH_LOG bound to: 5 - type: integer 
	Parameter WR_DEPTH_LOG bound to: 4 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b1 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PF_THRESH_MIN bound to: 5 - type: integer 
	Parameter PF_THRESH_MAX bound to: 11 - type: integer 
	Parameter PE_THRESH_MIN bound to: 5 - type: integer 
	Parameter PE_THRESH_MAX bound to: 11 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 5 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 5 - type: integer 
	Parameter RD_LATENCY bound to: 2 - type: integer 
	Parameter WIDTH_RATIO bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0001111100011111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b1 
	Parameter EN_WACK bound to: 1'b1 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b1 
	Parameter EN_DVLD bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized4' [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1750]
	Parameter COUNTER_WIDTH bound to: 4 - type: integer 
	Parameter RESET_VALUE bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized4' (44#1) [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1750]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized5' [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1750]
	Parameter COUNTER_WIDTH bound to: 4 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized5' (44#1) [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1750]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized0' [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 368 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_PROTECT bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 23 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 23 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 23 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 4 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 23 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 23 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 23 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 4 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 23 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 23 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 23 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 23 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 16 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 23 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 23 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 24 - type: integer 
	Parameter rstb_loop_iter bound to: 24 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 23 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:488]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized0' (44#1) [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1189]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1235]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1246]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized6' [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1750]
	Parameter COUNTER_WIDTH bound to: 5 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized6' (44#1) [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1750]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized7' [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1750]
	Parameter COUNTER_WIDTH bound to: 4 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized7' (44#1) [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1750]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base__parameterized0' (44#1) [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync__parameterized1' (44#1) [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1843]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg__parameterized0' (44#1) [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/a5cb/hdl/lib_fifo_v1_0_rfs.vhd:2250]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord__parameterized0' (44#1) [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/af86/hdl/axi_datamover_v5_1_vh_rfs.vhd:1295]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized8' (44#1) [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/af86/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_scatter' (45#1) [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/af86/hdl/axi_datamover_v5_1_vh_rfs.vhd:45117]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_realign' (46#1) [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/af86/hdl/axi_datamover_v5_1_vh_rfs.vhd:47011]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_indet_btt' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/af86/hdl/axi_datamover_v5_1_vh_rfs.vhd:28430]
	Parameter C_SF_FIFO_DEPTH bound to: 128 - type: integer 
	Parameter C_IBTT_XFER_BYTES_WIDTH bound to: 9 - type: integer 
	Parameter C_STRT_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter C_MAX_BURST_LEN bound to: 16 - type: integer 
	Parameter C_MMAP_DWIDTH bound to: 128 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 128 - type: integer 
	Parameter C_ENABLE_SKID_BUF bound to: 11111 - type: string 
	Parameter C_ENABLE_S2MM_TKEEP bound to: 1 - type: integer 
	Parameter C_ENABLE_DRE bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_stbs_set_nodre' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/af86/hdl/axi_datamover_v5_1_vh_rfs.vhd:24209]
	Parameter C_STROBE_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_stbs_set_nodre' (47#1) [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/af86/hdl/axi_datamover_v5_1_vh_rfs.vhd:24209]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord__parameterized1' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/af86/hdl/axi_datamover_v5_1_vh_rfs.vhd:1295]
	Parameter C_DWIDTH bound to: 11 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_DATA_CNT_WIDTH bound to: 5 - type: integer 
	Parameter C_NEED_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_NEED_ALMOST_FULL bound to: 1 - type: integer 
	Parameter C_USE_BLKMEM bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg__parameterized1' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/a5cb/hdl/lib_fifo_v1_0_rfs.vhd:2250]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_DCOUNT_WIDTH bound to: 5 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_HAS_DCOUNT bound to: 1 - type: integer 
	Parameter C_HAS_RD_ACK bound to: 1 - type: integer 
	Parameter C_HAS_RD_ERR bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 
	Parameter C_HAS_WR_ERR bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter C_PORTS_DIFFER bound to: 0 - type: integer 
	Parameter C_RD_ACK_LOW bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_READ_DATA_WIDTH bound to: 11 - type: integer 
	Parameter C_READ_DEPTH bound to: 16 - type: integer 
	Parameter C_RD_ERR_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_ERR_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_WRITE_DATA_WIDTH bound to: 11 - type: integer 
	Parameter C_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_XPM_FIFO bound to: 1 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 11 - type: integer 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_DATA_WIDTH bound to: 11 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_fifo_sync' declared at 'C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1843' bound to instance 'xpm_fifo_sync_inst' of component 'xpm_fifo_sync' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/a5cb/hdl/lib_fifo_v1_0_rfs.vhd:2627]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync__parameterized3' [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1843]
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 11 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 11 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter EN_ADV_FEATURE_SYNC bound to: 16'b0001111100011111 
	Parameter P_FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 1 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base__parameterized1' [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 11 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_MODE bound to: 1 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 11 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter invalid bound to: 0 - type: integer 
	Parameter stage1_valid bound to: 2 - type: integer 
	Parameter stage2_valid bound to: 1 - type: integer 
	Parameter both_stages_valid bound to: 3 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 0 - type: integer 
	Parameter RD_MODE bound to: 1 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 16 - type: integer 
	Parameter FIFO_SIZE bound to: 176 - type: integer 
	Parameter WR_WIDTH_LOG bound to: 4 - type: integer 
	Parameter WR_DEPTH_LOG bound to: 4 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b1 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PF_THRESH_MIN bound to: 5 - type: integer 
	Parameter PF_THRESH_MAX bound to: 11 - type: integer 
	Parameter PE_THRESH_MIN bound to: 5 - type: integer 
	Parameter PE_THRESH_MAX bound to: 11 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 5 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 5 - type: integer 
	Parameter RD_LATENCY bound to: 2 - type: integer 
	Parameter WIDTH_RATIO bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0001111100011111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b1 
	Parameter EN_WACK bound to: 1'b1 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b1 
	Parameter EN_DVLD bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized1' [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 176 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_PROTECT bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 11 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 11 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 11 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 4 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 11 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 11 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 11 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 4 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 11 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 11 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 11 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 11 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 16 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 11 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 11 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 4 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 12 - type: integer 
	Parameter rstb_loop_iter bound to: 12 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 11 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:488]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized1' (47#1) [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1189]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1235]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1246]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base__parameterized1' (47#1) [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync__parameterized3' (47#1) [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1843]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg__parameterized1' (47#1) [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/a5cb/hdl/lib_fifo_v1_0_rfs.vhd:2250]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord__parameterized1' (47#1) [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/af86/hdl/axi_datamover_v5_1_vh_rfs.vhd:1295]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord__parameterized2' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/af86/hdl/axi_datamover_v5_1_vh_rfs.vhd:1295]
	Parameter C_DWIDTH bound to: 146 - type: integer 
	Parameter C_DEPTH bound to: 128 - type: integer 
	Parameter C_DATA_CNT_WIDTH bound to: 8 - type: integer 
	Parameter C_NEED_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_NEED_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_USE_BLKMEM bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg__parameterized2' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/a5cb/hdl/lib_fifo_v1_0_rfs.vhd:2250]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_DCOUNT_WIDTH bound to: 8 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_HAS_DCOUNT bound to: 1 - type: integer 
	Parameter C_HAS_RD_ACK bound to: 1 - type: integer 
	Parameter C_HAS_RD_ERR bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 
	Parameter C_HAS_WR_ERR bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_PORTS_DIFFER bound to: 0 - type: integer 
	Parameter C_RD_ACK_LOW bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 
	Parameter C_READ_DATA_WIDTH bound to: 146 - type: integer 
	Parameter C_READ_DEPTH bound to: 128 - type: integer 
	Parameter C_RD_ERR_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_ERR_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_WRITE_DATA_WIDTH bound to: 146 - type: integer 
	Parameter C_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_XPM_FIFO bound to: 1 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 146 - type: integer 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_DATA_WIDTH bound to: 146 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_fifo_sync' declared at 'C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1843' bound to instance 'xpm_fifo_sync_inst' of component 'xpm_fifo_sync' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/a5cb/hdl/lib_fifo_v1_0_rfs.vhd:2627]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync__parameterized5' [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1843]
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 146 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 146 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter EN_ADV_FEATURE_SYNC bound to: 16'b0001111100011111 
	Parameter P_FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 1 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base__parameterized2' [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 146 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_MODE bound to: 1 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 146 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter invalid bound to: 0 - type: integer 
	Parameter stage1_valid bound to: 2 - type: integer 
	Parameter stage2_valid bound to: 1 - type: integer 
	Parameter both_stages_valid bound to: 3 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 2 - type: integer 
	Parameter RD_MODE bound to: 1 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 128 - type: integer 
	Parameter FIFO_SIZE bound to: 18688 - type: integer 
	Parameter WR_WIDTH_LOG bound to: 8 - type: integer 
	Parameter WR_DEPTH_LOG bound to: 7 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b1 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PF_THRESH_MIN bound to: 5 - type: integer 
	Parameter PF_THRESH_MAX bound to: 123 - type: integer 
	Parameter PE_THRESH_MIN bound to: 5 - type: integer 
	Parameter PE_THRESH_MAX bound to: 123 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_LATENCY bound to: 2 - type: integer 
	Parameter WIDTH_RATIO bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0001111100011111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b1 
	Parameter EN_WACK bound to: 1'b1 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b1 
	Parameter EN_DVLD bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized2' [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 18688 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_PROTECT bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 146 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 146 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 146 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 146 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 146 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 146 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 146 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 146 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 146 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 146 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 128 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 146 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 146 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: no - type: string 
	Parameter rsta_loop_iter bound to: 148 - type: integer 
	Parameter rstb_loop_iter bound to: 148 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 146 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized2' (47#1) [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1189]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1235]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1246]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base__parameterized2' (47#1) [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync__parameterized5' (47#1) [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1843]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg__parameterized2' (47#1) [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/a5cb/hdl/lib_fifo_v1_0_rfs.vhd:2250]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord__parameterized2' (47#1) [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/af86/hdl/axi_datamover_v5_1_vh_rfs.vhd:1295]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid_buf__parameterized0' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/af86/hdl/axi_datamover_v5_1_vh_rfs.vhd:19500]
	Parameter C_WDATA_WIDTH bound to: 136 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid_buf__parameterized0' (47#1) [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/af86/hdl/axi_datamover_v5_1_vh_rfs.vhd:19500]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_indet_btt' (48#1) [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/af86/hdl/axi_datamover_v5_1_vh_rfs.vhd:28430]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_addr_cntl__parameterized0' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/af86/hdl/axi_datamover_v5_1_vh_rfs.vhd:10000]
	Parameter C_ADDR_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_ADDR_ID bound to: 1 - type: integer 
	Parameter C_ADDR_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_addr_cntl__parameterized0' (48#1) [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/af86/hdl/axi_datamover_v5_1_vh_rfs.vhd:10000]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wrdata_cntl' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/af86/hdl/axi_datamover_v5_1_vh_rfs.vhd:15674]
	Parameter C_REALIGNER_INCLUDED bound to: 1 - type: integer 
	Parameter C_ENABLE_INDET_BTT bound to: 1 - type: integer 
	Parameter C_SF_BYTES_RCVD_WIDTH bound to: 26 - type: integer 
	Parameter C_SEL_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_DATA_CNTL_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_MMAP_DWIDTH bound to: 128 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 128 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized9' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/af86/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 53 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized5' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 53 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized5' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 53 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized5' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_DWIDTH bound to: 53 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized5' (48#1) [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized5' (48#1) [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized5' (48#1) [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized9' (48#1) [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/af86/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wrdata_cntl' (49#1) [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/af86/hdl/axi_datamover_v5_1_vh_rfs.vhd:15674]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid2mm_buf' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/af86/hdl/axi_datamover_v5_1_vh_rfs.vhd:18998]
	Parameter C_MDATA_WIDTH bound to: 128 - type: integer 
	Parameter C_SDATA_WIDTH bound to: 128 - type: integer 
	Parameter C_ADDR_LSB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wr_demux' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/af86/hdl/axi_datamover_v5_1_vh_rfs.vhd:14117]
	Parameter C_SEL_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_MMAP_DWIDTH bound to: 128 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 128 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wr_demux' (50#1) [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/af86/hdl/axi_datamover_v5_1_vh_rfs.vhd:14117]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid2mm_buf' (51#1) [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/af86/hdl/axi_datamover_v5_1_vh_rfs.vhd:18998]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_full_wrap' (52#1) [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/af86/hdl/axi_datamover_v5_1_vh_rfs.vhd:49997]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover' (53#1) [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/af86/hdl/axi_datamover_v5_1_vh_rfs.vhd:55436]
INFO: [Synth 8-256] done synthesizing module 'axi_dma' (54#1) [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/0fb1/hdl/axi_dma_v7_1_vh_rfs.vhd:22178]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_dma_0_0' (55#1) [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/synth/design_1_axi_dma_0_0.vhd:128]
WARNING: [Synth 8-7071] port 'mm2s_prmry_reset_out_n' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/synth/design_1.v:218]
WARNING: [Synth 8-7071] port 'm_axis_mm2s_tkeep' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/synth/design_1.v:218]
WARNING: [Synth 8-7071] port 's2mm_prmry_reset_out_n' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/synth/design_1.v:218]
WARNING: [Synth 8-7071] port 'mm2s_introut' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/synth/design_1.v:218]
WARNING: [Synth 8-7071] port 's2mm_introut' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/synth/design_1.v:218]
WARNING: [Synth 8-7071] port 'axi_dma_tstvec' of module 'design_1_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/synth/design_1.v:218]
WARNING: [Synth 8-7023] instance 'axi_dma_0' of module 'design_1_axi_dma_0_0' has 64 connections declared, but only 58 given [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/synth/design_1.v:218]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_smc_0' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/synth/design_1_axi_smc_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:10]
INFO: [Synth 8-6157] synthesizing module 'clk_map_imp_5Y9LOC' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:949]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_one_0' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_0/synth/bd_afc3_one_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 1 - type: integer 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant' (56#1) [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_one_0' (57#1) [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_0/synth/bd_afc3_one_0.v:57]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_psr_aclk_0' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/synth/bd_afc3_psr_aclk_0.vhd:74]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/synth/bd_afc3_psr_aclk_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at 'C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:78043' bound to instance 'POR_SRL_I' of component 'SRL16' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:78043]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (58#1) [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:78043]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized0' (58#1) [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (59#1) [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (60#1) [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (61#1) [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (62#1) [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_psr_aclk_0' (63#1) [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/synth/bd_afc3_psr_aclk_0.vhd:74]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'bd_afc3_psr_aclk_0' is unconnected for instance 'psr_aclk' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:990]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'bd_afc3_psr_aclk_0' is unconnected for instance 'psr_aclk' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:990]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'bd_afc3_psr_aclk_0' is unconnected for instance 'psr_aclk' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:990]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'bd_afc3_psr_aclk_0' is unconnected for instance 'psr_aclk' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:990]
WARNING: [Synth 8-7023] instance 'psr_aclk' of module 'bd_afc3_psr_aclk_0' has 10 connections declared, but only 6 given [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:990]
INFO: [Synth 8-6155] done synthesizing module 'clk_map_imp_5Y9LOC' (64#1) [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:949]
INFO: [Synth 8-6157] synthesizing module 'm00_exit_pipeline_imp_1TZX5BB' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:999]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_m00e_0' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_26/synth/bd_afc3_m00e_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_m00e_0' (73#1) [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_26/synth/bd_afc3_m00e_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'm00_exit_pipeline_imp_1TZX5BB' (74#1) [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:999]
INFO: [Synth 8-6157] synthesizing module 'm00_nodes_imp_1GOYQYZ' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:1370]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_m00arn_0' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_21/synth/bd_afc3_m00arn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram' [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8404]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized3' [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 32 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_PROTECT bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 1 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 1 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 1 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 1 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 1 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 1 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 1 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 1 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 1 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 4 - type: integer 
	Parameter rstb_loop_iter bound to: 4 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 5 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized3' (79#1) [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram' (80#1) [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8404]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized0' [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8404]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized4' [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 4992 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_PROTECT bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 156 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 156 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 156 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 156 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 156 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 156 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 156 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 156 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 156 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 156 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 156 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 156 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 156 - type: integer 
	Parameter rstb_loop_iter bound to: 156 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 156 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized4' (83#1) [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized0' (83#1) [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8404]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_m00arn_0' (89#1) [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_21/synth/bd_afc3_m00arn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_m00awn_0' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_23/synth/bd_afc3_m00awn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_m00awn_0' (90#1) [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_23/synth/bd_afc3_m00awn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_m00bn_0' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_25/synth/bd_afc3_m00bn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized1' [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8404]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized5' [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 608 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_PROTECT bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 19 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 19 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 19 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 19 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 19 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 19 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 19 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 19 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 19 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 19 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 19 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 19 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 20 - type: integer 
	Parameter rstb_loop_iter bound to: 20 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 19 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized5' (90#1) [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized1' (90#1) [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8404]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized2' [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8404]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized6' [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 192 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_PROTECT bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 6 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 6 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 6 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 6 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 6 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 6 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 6 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 6 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 6 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 6 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 6 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 6 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 8 - type: integer 
	Parameter rstb_loop_iter bound to: 8 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 6 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized6' (90#1) [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized2' (90#1) [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8404]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_m00bn_0' (91#1) [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_25/synth/bd_afc3_m00bn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_m00rn_0' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_22/synth/bd_afc3_m00rn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized3' [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8404]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized7' [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 4736 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_PROTECT bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 148 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 148 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 148 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 148 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 148 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 148 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 148 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 148 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 148 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 148 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 148 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 148 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 148 - type: integer 
	Parameter rstb_loop_iter bound to: 148 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 148 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized7' (91#1) [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized3' (91#1) [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8404]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_m00rn_0' (92#1) [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_22/synth/bd_afc3_m00rn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_m00wn_0' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_24/synth/bd_afc3_m00wn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized4' [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8404]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized8' [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 4 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_PROTECT bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 1 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 1 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 2 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 1 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 1 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 2 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 0 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 1 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 1 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 1 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 1 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 4 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 1 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 2 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 2 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 2 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 2 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 4 - type: integer 
	Parameter rstb_loop_iter bound to: 4 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 5 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized8' (92#1) [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized4' (92#1) [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8404]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized5' [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8404]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized9' [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 5696 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_PROTECT bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 178 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 178 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 178 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 178 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 178 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 178 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 178 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 178 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 178 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 178 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 178 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 178 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 180 - type: integer 
	Parameter rstb_loop_iter bound to: 180 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 178 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized9' (92#1) [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized5' (92#1) [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8404]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_m00wn_0' (93#1) [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_24/synth/bd_afc3_m00wn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'm00_nodes_imp_1GOYQYZ' (94#1) [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:1370]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_m00s2a_0' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_20/synth/bd_afc3_m00s2a_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_m00s2a_0' (96#1) [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_20/synth/bd_afc3_m00s2a_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_s00a2s_0' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_10/synth/bd_afc3_s00a2s_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_s00a2s_0' (98#1) [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_10/synth/bd_afc3_s00a2s_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 's00_entry_pipeline_imp_USCCV8' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:1675]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_s00mmu_0' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/synth/bd_afc3_s00mmu_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_s00mmu_0' (102#1) [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/synth/bd_afc3_s00mmu_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_s00sic_0' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/synth/bd_afc3_s00sic_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_s00sic_0' (105#1) [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/synth/bd_afc3_s00sic_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_s00tr_0' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/synth/bd_afc3_s00tr_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_s00tr_0' (108#1) [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/synth/bd_afc3_s00tr_0.sv:58]
WARNING: [Synth 8-7071] port 'm_axi_arburst' of module 'bd_afc3_s00tr_0' is unconnected for instance 's00_transaction_regulator' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:1922]
WARNING: [Synth 8-7023] instance 's00_transaction_regulator' of module 'bd_afc3_s00tr_0' has 38 connections declared, but only 37 given [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:1922]
INFO: [Synth 8-6155] done synthesizing module 's00_entry_pipeline_imp_USCCV8' (109#1) [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:1675]
INFO: [Synth 8-6157] synthesizing module 's00_nodes_imp_Y7M43I' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:1962]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_sarn_0' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_11/synth/bd_afc3_sarn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized6' [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8404]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized10' [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 576 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_PROTECT bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 18 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 18 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 18 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 18 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 18 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 18 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 18 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 18 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 18 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 18 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 18 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 18 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 20 - type: integer 
	Parameter rstb_loop_iter bound to: 20 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 18 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized10' (109#1) [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized6' (109#1) [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8404]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized7' [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8404]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized11' [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 4416 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_PROTECT bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 138 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 138 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 138 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 138 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 138 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 138 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 138 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 138 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 138 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 138 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 138 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 138 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 140 - type: integer 
	Parameter rstb_loop_iter bound to: 140 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 138 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized11' (109#1) [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized7' (109#1) [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8404]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_sarn_0' (110#1) [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_11/synth/bd_afc3_sarn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_srn_0' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_12/synth/bd_afc3_srn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized8' [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8404]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized12' [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 5312 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_PROTECT bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 166 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 166 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 166 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 166 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 166 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 166 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 166 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 166 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 166 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 166 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 166 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 166 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 168 - type: integer 
	Parameter rstb_loop_iter bound to: 168 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 166 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized12' (110#1) [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized8' (110#1) [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8404]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_srn_0' (111#1) [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_12/synth/bd_afc3_srn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 's00_nodes_imp_Y7M43I' (112#1) [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:1962]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_s01a2s_0' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_16/synth/bd_afc3_s01a2s_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_s01a2s_0' (113#1) [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_16/synth/bd_afc3_s01a2s_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 's01_entry_pipeline_imp_1W4H5O0' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:2093]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_s01mmu_0' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_13/synth/bd_afc3_s01mmu_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_s01mmu_0' (114#1) [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_13/synth/bd_afc3_s01mmu_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_s01sic_0' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_15/synth/bd_afc3_s01sic_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_s01sic_0' (115#1) [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_15/synth/bd_afc3_s01sic_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_s01tr_0' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_14/synth/bd_afc3_s01tr_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_s01tr_0' (116#1) [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_14/synth/bd_afc3_s01tr_0.sv:58]
WARNING: [Synth 8-7071] port 'm_axi_awburst' of module 'bd_afc3_s01tr_0' is unconnected for instance 's01_transaction_regulator' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:2391]
WARNING: [Synth 8-7023] instance 's01_transaction_regulator' of module 'bd_afc3_s01tr_0' has 46 connections declared, but only 45 given [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:2391]
INFO: [Synth 8-6155] done synthesizing module 's01_entry_pipeline_imp_1W4H5O0' (117#1) [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:2093]
INFO: [Synth 8-6157] synthesizing module 's01_nodes_imp_1RW0SI0' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:2439]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_sawn_0' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_17/synth/bd_afc3_sawn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_sawn_0' (118#1) [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_17/synth/bd_afc3_sawn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_sbn_0' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_19/synth/bd_afc3_sbn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized9' [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8404]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized13' [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 768 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_PROTECT bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 24 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 24 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 24 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 24 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 24 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 24 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 24 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 24 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 24 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 24 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 24 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 24 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 24 - type: integer 
	Parameter rstb_loop_iter bound to: 24 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 24 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized13' (118#1) [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized9' (118#1) [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8404]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_sbn_0' (119#1) [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_19/synth/bd_afc3_sbn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_swn_0' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_18/synth/bd_afc3_swn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized10' [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8404]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized14' [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 5120 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_PROTECT bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 160 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 160 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 160 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 160 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 160 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 160 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 160 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 160 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 160 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 160 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 160 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 160 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 160 - type: integer 
	Parameter rstb_loop_iter bound to: 160 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 160 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized14' (119#1) [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized10' (119#1) [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8404]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_swn_0' (120#1) [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_18/synth/bd_afc3_swn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 's01_nodes_imp_1RW0SI0' (121#1) [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:2439]
INFO: [Synth 8-6157] synthesizing module 'switchboards_imp_4N4PBE' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:2625]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_arsw_0' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_2/synth/bd_afc3_arsw_0.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_arsw_0' (124#1) [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_2/synth/bd_afc3_arsw_0.sv:57]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_awsw_0' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_4/synth/bd_afc3_awsw_0.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_awsw_0' (125#1) [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_4/synth/bd_afc3_awsw_0.sv:57]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_bsw_0' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_6/synth/bd_afc3_bsw_0.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_bsw_0' (126#1) [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_6/synth/bd_afc3_bsw_0.sv:57]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_rsw_0' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_3/synth/bd_afc3_rsw_0.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_rsw_0' (127#1) [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_3/synth/bd_afc3_rsw_0.sv:57]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_wsw_0' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_5/synth/bd_afc3_wsw_0.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_wsw_0' (128#1) [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_5/synth/bd_afc3_wsw_0.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'switchboards_imp_4N4PBE' (129#1) [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:2625]
WARNING: [Synth 8-7071] port 'M00_SC_B_info' of module 'switchboards_imp_4N4PBE' is unconnected for instance 'switchboards' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:880]
WARNING: [Synth 8-7071] port 'M00_SC_B_payld' of module 'switchboards_imp_4N4PBE' is unconnected for instance 'switchboards' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:880]
WARNING: [Synth 8-7071] port 'M00_SC_B_req' of module 'switchboards_imp_4N4PBE' is unconnected for instance 'switchboards' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:880]
WARNING: [Synth 8-7071] port 'M00_SC_B_send' of module 'switchboards_imp_4N4PBE' is unconnected for instance 'switchboards' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:880]
WARNING: [Synth 8-7071] port 'M01_SC_R_info' of module 'switchboards_imp_4N4PBE' is unconnected for instance 'switchboards' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:880]
WARNING: [Synth 8-7071] port 'M01_SC_R_payld' of module 'switchboards_imp_4N4PBE' is unconnected for instance 'switchboards' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:880]
WARNING: [Synth 8-7071] port 'M01_SC_R_req' of module 'switchboards_imp_4N4PBE' is unconnected for instance 'switchboards' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:880]
WARNING: [Synth 8-7071] port 'M01_SC_R_send' of module 'switchboards_imp_4N4PBE' is unconnected for instance 'switchboards' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:880]
WARNING: [Synth 8-7071] port 'S00_SC_AW_recv' of module 'switchboards_imp_4N4PBE' is unconnected for instance 'switchboards' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:880]
WARNING: [Synth 8-7071] port 'S00_SC_W_recv' of module 'switchboards_imp_4N4PBE' is unconnected for instance 'switchboards' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:880]
WARNING: [Synth 8-7071] port 'S01_SC_AR_recv' of module 'switchboards_imp_4N4PBE' is unconnected for instance 'switchboards' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:880]
WARNING: [Synth 8-7023] instance 'switchboards' of module 'switchboards_imp_4N4PBE' has 77 connections declared, but only 66 given [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:880]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3' (130#1) [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_smc_0' (131#1) [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/synth/design_1_axi_smc_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'design_1_ps8_0_axi_periph_0' [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/synth/design_1.v:673]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1A7ZMW4' [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/synth/design_1.v:1654]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_ds_0' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/synth/design_1_auto_ds_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_21_top' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/07be/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14462]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_S_AXI_ACLK_RATIO bound to: 1 - type: integer 
	Parameter C_M_AXI_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_AXI_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_MAX_SPLIT_BEATS bound to: 256 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 4 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_RATIO bound to: 4 - type: integer 
	Parameter C_RATIO_LOG bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
	Parameter P_MAX_SPLIT_BEATS bound to: 256 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_21_axi_downsizer' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/07be/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2380]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_MAX_SPLIT_BEATS bound to: 256 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 4 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_RATIO bound to: 4 - type: integer 
	Parameter C_RATIO_LOG bound to: 2 - type: integer 
	Parameter P_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_MAX_SPLIT_BEATS bound to: 256 - type: integer 
	Parameter P_MAX_SPLIT_BEATS_LOG bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_21_b_downsizer' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/07be/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1251]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_RESP_OKAY bound to: 2'b00 
	Parameter C_RESP_EXOKAY bound to: 2'b01 
	Parameter C_RESP_SLVERROR bound to: 2'b10 
	Parameter C_RESP_DECERR bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_21_b_downsizer' (132#1) [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/07be/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1251]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_21_a_downsizer' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/07be/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:64]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 0 - type: integer 
	Parameter C_MAX_SPLIT_BEATS bound to: 256 - type: integer 
	Parameter C_MAX_SPLIT_BEATS_LOG bound to: 8 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 4 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 2 - type: integer 
	Parameter C_S_AXI_NATIVE_SIZE bound to: 3'b100 
	Parameter C_M_AXI_NATIVE_SIZE bound to: 3'b010 
	Parameter C_DOUBLE_LEN bound to: 48'b000000000000000000000000000000000000000011111111 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_20_axic_fifo' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/47c9/hdl/axi_data_fifo_v2_1_vl_rfs.v:64]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 9 - type: integer 
	Parameter C_FIFO_TYPE bound to: lut - type: string 
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_20_fifo_gen' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/47c9/hdl/axi_data_fifo_v2_1_vl_rfs.v:168]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 9 - type: integer 
	Parameter C_FIFO_TYPE bound to: lut - type: string 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_async_rst' [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_async_rst' (133#1) [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_20_fifo_gen' (151#1) [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/47c9/hdl/axi_data_fifo_v2_1_vl_rfs.v:168]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_20_axic_fifo' (152#1) [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/47c9/hdl/axi_data_fifo_v2_1_vl_rfs.v:64]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_20_axic_fifo__parameterized0' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/47c9/hdl/axi_data_fifo_v2_1_vl_rfs.v:64]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 29 - type: integer 
	Parameter C_FIFO_TYPE bound to: lut - type: string 
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_20_fifo_gen__parameterized0' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/47c9/hdl/axi_data_fifo_v2_1_vl_rfs.v:168]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 29 - type: integer 
	Parameter C_FIFO_TYPE bound to: lut - type: string 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_20_fifo_gen__parameterized0' (152#1) [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/47c9/hdl/axi_data_fifo_v2_1_vl_rfs.v:168]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_20_axic_fifo__parameterized0' (152#1) [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/47c9/hdl/axi_data_fifo_v2_1_vl_rfs.v:64]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_21_a_downsizer' (153#1) [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/07be/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:64]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_21_w_downsizer' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/07be/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2016]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_S_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 4 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 2 - type: integer 
	Parameter C_DOUBLE_LEN bound to: 24'b000000000000000011111111 
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_21_w_downsizer' (154#1) [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/07be/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2016]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 1 - type: integer 
	Parameter C_MAX_SPLIT_BEATS bound to: 256 - type: integer 
	Parameter C_MAX_SPLIT_BEATS_LOG bound to: 8 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 4 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 2 - type: integer 
	Parameter C_S_AXI_NATIVE_SIZE bound to: 3'b100 
	Parameter C_M_AXI_NATIVE_SIZE bound to: 3'b010 
	Parameter C_DOUBLE_LEN bound to: 48'b000000000000000000000000000000000000000011111111 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_21_a_downsizer__parameterized0' (154#1) [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/07be/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:64]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 16 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 4 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 2 - type: integer 
	Parameter C_RESP_OKAY bound to: 2'b00 
	Parameter C_RESP_EXOKAY bound to: 2'b01 
	Parameter C_RESP_SLVERROR bound to: 2'b10 
	Parameter C_RESP_DECERR bound to: 2'b11 
	Parameter C_DOUBLE_LEN bound to: 24'b000000000000000011111111 
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_21_r_downsizer' (155#1) [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/07be/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1533]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_21_axi_downsizer' (156#1) [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/07be/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2380]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_21_top' (157#1) [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/07be/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14462]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_ds_0' (158#1) [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/synth/design_1_auto_ds_0.v:58]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_IGNORE_ID bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter P_AXBURST_FIXED bound to: 2'b00 
	Parameter P_AXBURST_INCR bound to: 2'b01 
	Parameter P_AXBURST_WRAP bound to: 2'b10 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_21_b2s_incr_cmd' (159#1) [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/8dfa/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3092]
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_21_b2s_wrap_cmd' (160#1) [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/8dfa/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2902]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE_WAIT bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/8dfa/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3277]
	Parameter C_ID_WIDTH bound to: 1 - type: integer 
	Parameter LP_RESP_OKAY bound to: 2'b00 
	Parameter LP_RESP_EXOKAY bound to: 2'b01 
	Parameter LP_RESP_SLVERROR bound to: 2'b10 
	Parameter LP_RESP_DECERR bound to: 2'b11 
	Parameter P_WIDTH bound to: 9 - type: integer 
	Parameter P_DEPTH bound to: 4 - type: integer 
	Parameter P_AWIDTH bound to: 2 - type: integer 
	Parameter P_RWIDTH bound to: 2 - type: integer 
	Parameter P_RDEPTH bound to: 4 - type: integer 
	Parameter P_RAWIDTH bound to: 2 - type: integer 
	Parameter C_WIDTH bound to: 9 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
	Parameter C_WIDTH bound to: 2 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
	Parameter C_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/8dfa/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3395]
	Parameter C_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter P_WIDTH bound to: 2 - type: integer 
	Parameter P_DEPTH bound to: 32 - type: integer 
	Parameter P_AWIDTH bound to: 5 - type: integer 
	Parameter P_D_WIDTH bound to: 34 - type: integer 
	Parameter P_D_DEPTH bound to: 32 - type: integer 
	Parameter P_D_AWIDTH bound to: 5 - type: integer 
	Parameter C_WIDTH bound to: 34 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
	Parameter C_WIDTH bound to: 2 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_RESERVE_MODE bound to: 0 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 46 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 60 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 61 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 70 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 70 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 46 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 60 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 61 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 70 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 70 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 70 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 70 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 46 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 60 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 61 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 70 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 70 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 46 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 60 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 61 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 70 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 70 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 70 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 70 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 46 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 60 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 61 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 70 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 70 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 46 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 60 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 61 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 70 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 70 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 70 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 37 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_21_axi_register_slice' is unconnected for instance 'SI_REG' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/8dfa/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4392]
WARNING: [Synth 8-7023] instance 'SI_REG' of module 'axi_register_slice_v2_1_21_axi_register_slice' has 93 connections declared, but only 92 given [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/8dfa/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4392]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_RESERVE_MODE bound to: 0 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 43 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 34 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_21_axi_register_slice' is unconnected for instance 'MI_REG' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/8dfa/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4647]
WARNING: [Synth 8-7023] instance 'MI_REG' of module 'axi_register_slice_v2_1_21_axi_register_slice' has 93 connections declared, but only 92 given [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/8dfa/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4647]
	Parameter C_S00_AXI_FROM_PS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_FROM_PS_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_M00_AXI_TO_DMA_START_DATA_VALUE bound to: -1442840576 - type: integer 
	Parameter C_M00_AXI_TO_DMA_TARGET_SLAVE_BASE_ADDR bound to: -1342144512 - type: integer 
	Parameter C_M00_AXI_TO_DMA_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXI_TO_DMA_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXI_TO_DMA_TRANSACTIONS_NUM bound to: 2 - type: integer 
	Parameter C_S00_AXIS_TDATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M00_AXIS_TDATA_WIDTH bound to: 128 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 6 - type: integer 
	Parameter C_M_TARGET_SLAVE_BASE_ADDR bound to: -1342144512 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_TRANSACTIONS_NUM bound to: 2 - type: integer 
	Parameter TRANS_NUM_BITS bound to: 1 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter INIT_WRITE bound to: 2'b01 
	Parameter TRANSACTION_DONE bound to: 2'b10 
	Parameter INIT_READ bound to: 2'b11 
WARNING: [Synth 8-689] width (64) of port connection 'I_BRAM_DEBUG_ADDR' does not match port width (32) of module 'radix_sort_accelerator_v1_0_M00_AXI_TO_DMA' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/hdl/radix_sort_accelerator_v1_0.v:292]
WARNING: [Synth 8-689] width (32) of port connection 'O_DATA_LOGGER' does not match port width (64) of module 'radix_sort_accelerator_v1_0_M00_AXI_TO_DMA' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/hdl/radix_sort_accelerator_v1_0.v:293]
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 128 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter STREAM_FIFO bound to: 2'b01 
	Parameter FIFO_FULL bound to: 2'b10 
	Parameter DWIDTH bound to: 128 - type: integer 
	Parameter SIZE bound to: 1024 - type: integer 
	Parameter ADDR_BIT bound to: 10 - type: integer 
	Parameter DWIDTH bound to: 128 - type: integer 
	Parameter DEPTH bound to: 1024 - type: integer 
	Parameter ADDR_BIT bound to: 10 - type: integer 
WARNING: [Synth 8-7071] port 'O_STREAM_FIFO_INPUT_DEBUG' of module 'radix_sort_accelerator_v1_0_S00_AXIS' is unconnected for instance 'radix_sort_accelerator_v1_0_S00_AXIS_unit' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/hdl/radix_sort_accelerator_v1_0.v:324]
WARNING: [Synth 8-7023] instance 'radix_sort_accelerator_v1_0_S00_AXIS_unit' of module 'radix_sort_accelerator_v1_0_S00_AXIS' has 15 connections declared, but only 14 given [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/hdl/radix_sort_accelerator_v1_0.v:324]
	Parameter FIFO_ADDR_BIT bound to: 10 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 128 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter WAIT_FIFO bound to: 2'b01 
	Parameter SEND_STREAM bound to: 2'b10 
INFO: [Synth 8-155] case statement is not full and has no default [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sort_accelerator_v1_0_M00_AXIS.v:119]
	Parameter DWIDTH bound to: 128 - type: integer 
	Parameter SIZE bound to: 1024 - type: integer 
	Parameter ADDR_BIT bound to: 10 - type: integer 
	Parameter DWIDTH bound to: 128 - type: integer 
	Parameter SELWIDTH bound to: 10 - type: integer 
	Parameter INSTWIDTH bound to: 64 - type: integer 
	Parameter DATABRAMDEPTH bound to: 32768 - type: integer 
	Parameter DATAADDRWIDTH bound to: 17 - type: integer 
	Parameter INSTADDRWIDTH bound to: 10 - type: integer 
	Parameter NOT_USED bound to: 0 - type: integer 
	Parameter DWIDTH bound to: 128 - type: integer 
	Parameter SELWIDTH bound to: 10 - type: integer 
	Parameter INSTWIDTH bound to: 64 - type: integer 
	Parameter DATABRAMDEPTH bound to: 32768 - type: integer 
	Parameter DATAADDRWIDTH bound to: 17 - type: integer 
	Parameter INSTADDRWIDTH bound to: 10 - type: integer 
	Parameter SCU_IDLE bound to: 4'b0000 
	Parameter SCU_WAIT_SETUP bound to: 4'b0001 
	Parameter SCU_LOAD_INSTRUCTION bound to: 4'b0010 
	Parameter SCU_RUNNING bound to: 4'b0011 
	Parameter DWIDTH bound to: 128 - type: integer 
	Parameter SELWIDTH bound to: 10 - type: integer 
	Parameter INSTWIDTH bound to: 64 - type: integer 
	Parameter DATABRAMDEPTH bound to: 32768 - type: integer 
	Parameter DATAADDRWIDTH bound to: 17 - type: integer 
	Parameter INSTADDRWIDTH bound to: 10 - type: integer 
	Parameter STATE_IDLE bound to: 2'b00 
	Parameter STATE_SET bound to: 2'b01 
	Parameter STATE_INCREMENT bound to: 2'b10 
	Parameter STATE_DONE bound to: 2'b11 
	Parameter IDLE bound to: 2'b00 
	Parameter RUNNING bound to: 2'b01 
	Parameter DONE bound to: 2'b10 
	Parameter TF_MODE_IDLE bound to: 3'b000 
	Parameter TF_MODE_ON bound to: 3'b001 
	Parameter TF_MODE_READ_RAM bound to: 3'b010 
	Parameter TF_MODE_WRITE_RAM bound to: 3'b011 
	Parameter TF_MODE_LOAD_INSTRUCTION bound to: 3'b100 
	Parameter TF_MODE_DONE bound to: 3'b101 
	Parameter DWIDTH bound to: 128 - type: integer 
	Parameter SELWIDTH bound to: 10 - type: integer 
	Parameter INSTWIDTH bound to: 64 - type: integer 
	Parameter DATABRAMDEPTH bound to: 32768 - type: integer 
	Parameter DATAADDRWIDTH bound to: 17 - type: integer 
	Parameter INSTADDRWIDTH bound to: 10 - type: integer 
	Parameter DWIDTH bound to: 128 - type: integer 
	Parameter SELWIDTH bound to: 10 - type: integer 
	Parameter INSTWIDTH bound to: 64 - type: integer 
	Parameter DATABRAMDEPTH bound to: 32768 - type: integer 
	Parameter DATAADDRWIDTH bound to: 17 - type: integer 
	Parameter INSTADDRWIDTH bound to: 10 - type: integer 
	Parameter MAXINSTCOUNT bound to: 1024 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter RUNNING bound to: 2'b01 
	Parameter DONE bound to: 2'b10 
	Parameter DWIDTH bound to: 128 - type: integer 
	Parameter SELWIDTH bound to: 10 - type: integer 
	Parameter INSTWIDTH bound to: 64 - type: integer 
	Parameter DATABRAMDEPTH bound to: 32768 - type: integer 
	Parameter DATAADDRWIDTH bound to: 17 - type: integer 
	Parameter INSTADDRWIDTH bound to: 10 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter RUNNING bound to: 2'b01 
	Parameter DONE bound to: 2'b10 
	Parameter DWIDTH bound to: 128 - type: integer 
	Parameter SELWIDTH bound to: 10 - type: integer 
	Parameter INSTWIDTH bound to: 64 - type: integer 
	Parameter DATABRAMDEPTH bound to: 32768 - type: integer 
	Parameter DATAADDRWIDTH bound to: 17 - type: integer 
	Parameter INSTADDRWIDTH bound to: 10 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter RUNNING bound to: 2'b01 
	Parameter DONE bound to: 2'b10 
	Parameter DO_SO_STATE_IDLE bound to: 3'b000 
	Parameter DO_SO_STATE_LOAD_BANK bound to: 3'b001 
	Parameter DO_SO_STATE_LOAD_DONE bound to: 3'b010 
	Parameter DWIDTH bound to: 128 - type: integer 
	Parameter SELWIDTH bound to: 10 - type: integer 
	Parameter INSTWIDTH bound to: 64 - type: integer 
	Parameter ELEMWIDTH bound to: 32 - type: integer 
	Parameter DWIDTHBIT bound to: 5 - type: integer 
	Parameter DATABRAMDEPTH bound to: 32768 - type: integer 
	Parameter DATAADDRWIDTH bound to: 17 - type: integer 
	Parameter INSTADDRWIDTH bound to: 10 - type: integer 
	Parameter IDLE bound to: 3'b000 
	Parameter FIRST_DIGIT bound to: 3'b001 
	Parameter EVEN_DIGIT bound to: 3'b010 
	Parameter ODD_DIGIT bound to: 3'b011 
	Parameter DATA_REARRANGE bound to: 3'b100 
	Parameter DONE bound to: 3'b101 
	Parameter FIRST_IDLE bound to: 3'b000 
	Parameter FIRST_START_SORTER bound to: 3'b001 
	Parameter FIRST_FIRST_READ bound to: 3'b010 
	Parameter FIRST_SECOND_READ bound to: 3'b011 
	Parameter FIRST_WAIT_DATA bound to: 3'b100 
	Parameter FIRST_MIDDLE_RW bound to: 3'b101 
	Parameter FIRST_LAST_WRITE bound to: 3'b110 
	Parameter FIRST_DONE bound to: 3'b111 
	Parameter EVEN_IDLE bound to: 4'b0000 
	Parameter EVEN_START_SORTER bound to: 4'b0001 
	Parameter EVEN_FIRST_READ bound to: 4'b0010 
	Parameter EVEN_SECOND_READ bound to: 4'b0011 
	Parameter EVEN_WAIT_DATA bound to: 4'b0100 
	Parameter EVEN_ZERO_MIDDLE_RW bound to: 4'b0101 
	Parameter EVEN_WAIT_SHIFT_DATA bound to: 4'b0110 
	Parameter EVEN_ONE_MIDDLE_RW bound to: 4'b0111 
	Parameter EVEN_LAST_WRITE bound to: 4'b1000 
	Parameter EVEN_DONE bound to: 4'b1001 
	Parameter ODD_IDLE bound to: 4'b0000 
	Parameter ODD_START_SORTER bound to: 4'b0001 
	Parameter ODD_FIRST_READ bound to: 4'b0010 
	Parameter ODD_SECOND_READ bound to: 4'b0011 
	Parameter ODD_WAIT_DATA bound to: 4'b0100 
	Parameter ODD_ZERO_MIDDLE_RW bound to: 4'b0101 
	Parameter ODD_WAIT_SHIFT_DATA bound to: 4'b0110 
	Parameter ODD_ONE_MIDDLE_RW bound to: 4'b0111 
	Parameter ODD_LAST_WRITE bound to: 4'b1000 
	Parameter ODD_DONE bound to: 4'b1001 
	Parameter DATA_ARRANGE_IDLE bound to: 4'b0000 
	Parameter DATA_ARRANGE_START bound to: 4'b0001 
	Parameter DATA_ARRANGE_ZERO_PROCESS bound to: 4'b0010 
	Parameter DATA_ARRANGE_ONE_PROCESS bound to: 4'b0011 
	Parameter DATA_ARRANGE_DONE bound to: 4'b0100 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter ELEMENT_NUM bound to: 8 - type: integer 
	Parameter ARRAYWIDTH bound to: 256 - type: integer 
	Parameter ELEMENT_LOG2NUM bound to: 3 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter ELEMENT_NUM bound to: 8 - type: integer 
	Parameter ARRAYWIDTH bound to: 256 - type: integer 
	Parameter ELEMENT_LOG2NUM bound to: 3 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter ELEMENT_NUM bound to: 8 - type: integer 
	Parameter ARRAYWIDTH bound to: 256 - type: integer 
	Parameter ELEMENT_NUM bound to: 8 - type: integer 
	Parameter ELEMENT_LOG2NUM bound to: 3 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter ELEMENT_NUM bound to: 8 - type: integer 
	Parameter ARRAYWIDTH bound to: 256 - type: integer 
	Parameter ELEMENT_LOG2NUM bound to: 3 - type: integer 
	Parameter DWIDTH bound to: 128 - type: integer 
	Parameter DATABRAMDEPTH bound to: 65536 - type: integer 
	Parameter ADDRWIDTH bound to: 17 - type: integer 
	Parameter IDLE bound to: 3'b000 
	Parameter BYPASS_DATA bound to: 3'b001 
	Parameter INIT_FETCH bound to: 3'b010 
	Parameter INIT_ARRANGE bound to: 3'b011 
	Parameter MID_ARRANGE bound to: 3'b100 
	Parameter LAST_ARRANGE bound to: 3'b101 
	Parameter NO_ARRANGE bound to: 3'b110 
	Parameter DONE bound to: 3'b111 
	Parameter NO_SHIFT bound to: 2'b00 
	Parameter SHIFT_ONE bound to: 2'b01 
	Parameter SHIFT_TWO bound to: 2'b10 
	Parameter SHIFT_THREE bound to: 2'b11 
WARNING: [Synth 8-567] referenced signal 'I_ZERO_COUNT' should be on the sensitivity list [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/data_shifter.v:417]
INFO: [Synth 8-226] default block is never used [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sorting_unit.v:547]
INFO: [Synth 8-226] default block is never used [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sorting_unit.v:812]
WARNING: [Synth 8-689] width (17) of port connection 'D_POINTER_0' does not match port width (18) of module 'radix_sorting_unit' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sort_accelerator_main_unit.v:376]
WARNING: [Synth 8-689] width (17) of port connection 'D_POINTER_1' does not match port width (18) of module 'radix_sorting_unit' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sort_accelerator_main_unit.v:377]
	Parameter DWIDTH bound to: 128 - type: integer 
	Parameter SELWIDTH bound to: 10 - type: integer 
	Parameter INSTWIDTH bound to: 64 - type: integer 
	Parameter DATABRAMDEPTH bound to: 32768 - type: integer 
	Parameter DATAADDRWIDTH bound to: 17 - type: integer 
	Parameter INSTADDRWIDTH bound to: 10 - type: integer 
	Parameter DWIDTH bound to: 64 - type: integer 
	Parameter DEPTH bound to: 1024 - type: integer 
	Parameter ADDR_BIT bound to: 10 - type: integer 
	Parameter DWIDTH bound to: 128 - type: integer 
	Parameter DEPTH bound to: 32768 - type: integer 
	Parameter ADDR_BIT bound to: 17 - type: integer 
WARNING: [Synth 8-689] width (17) of port connection 'I_SORT_EVEN_POINTER' does not match port width (16) of module 'bram_bank' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sort_accelerator_main_unit.v:421]
WARNING: [Synth 8-689] width (17) of port connection 'I_SORT_ODD_POINTER' does not match port width (16) of module 'bram_bank' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sort_accelerator_main_unit.v:427]
WARNING: [Synth 8-689] width (10) of port connection 'O_POINTER0' does not match port width (17) of module 'radix_sort_accelerator_main_unit' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/hdl/radix_sort_accelerator_v1_0.v:455]
WARNING: [Synth 8-689] width (10) of port connection 'O_POINTER1' does not match port width (17) of module 'radix_sort_accelerator_main_unit' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/hdl/radix_sort_accelerator_v1_0.v:456]
WARNING: [Synth 8-689] width (10) of port connection 'O_ADDR1' does not match port width (17) of module 'radix_sort_accelerator_main_unit' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/hdl/radix_sort_accelerator_v1_0.v:457]
WARNING: [Synth 8-689] width (10) of port connection 'O_ADDR2' does not match port width (17) of module 'radix_sort_accelerator_main_unit' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/hdl/radix_sort_accelerator_v1_0.v:458]
WARNING: [Synth 8-7071] port 'pl_to_ps_irq' of module 'design_1_radix_sort_accelerat_0_1' is unconnected for instance 'radix_sort_accelerat_0' [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/synth/design_1.v:409]
WARNING: [Synth 8-7071] port 'm00_axis_tstrb' of module 'design_1_radix_sort_accelerat_0_1' is unconnected for instance 'radix_sort_accelerat_0' [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/synth/design_1.v:409]
WARNING: [Synth 8-7023] instance 'radix_sort_accelerat_0' of module 'design_1_radix_sort_accelerat_0_1' has 57 connections declared, but only 55 given [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/synth/design_1.v:409]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 2 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 64'b0000000000000000000000000000000010110000000000001000000000000000 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 15 - type: integer 
	Parameter C_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000100000000000000000000000000000000 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 3 - type: integer 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 3 - type: integer 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 1 - type: integer 
	Parameter C_M_AXI_READ_ISSUING bound to: 1 - type: integer 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_SECURE bound to: 0 - type: integer 
	Parameter C_CONNECTIVITY_MODE bound to: 0 - type: integer 
	Parameter P_ONES bound to: 65'b11111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_S_AXI_BASE_ID bound to: 128'b00000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_S_AXI_HIGH_ID bound to: 128'b00000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter P_S_AXI_SUPPORTS_WRITE bound to: 2'b11 
	Parameter P_S_AXI_SUPPORTS_READ bound to: 2'b11 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_RANGE_CHECK bound to: 1 - type: integer 
	Parameter P_ADDR_DECODE bound to: 1 - type: integer 
	Parameter P_M_AXI_ERR_MODE bound to: 32'b00000000000000000000000000000000 
	Parameter P_LEN bound to: 8 - type: integer 
	Parameter P_LOCK bound to: 1 - type: integer 
	Parameter P_FAMILY bound to: rtl - type: string 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 2 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 64'b0000000000000000000000000000000010110000000000001000000000000000 
	Parameter C_M_AXI_HIGH_ADDR bound to: 64'b0000000000000000000000000000000010110000000000001111111111111111 
	Parameter C_S_AXI_BASE_ID bound to: 128'b00000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_HIGH_ID bound to: 128'b00000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 2'b11 
	Parameter C_S_AXI_SUPPORTS_READ bound to: 2'b11 
	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter C_M_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_SECURE bound to: 0 - type: integer 
	Parameter C_M_AXI_ERR_MODE bound to: 32'b00000000000000000000000000000000 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE bound to: 2 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_LOG bound to: 1 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE_LOG bound to: 1 - type: integer 
	Parameter P_NUM_SLAVE_SLOTS_LOG bound to: 1 - type: integer 
	Parameter P_AXI_AUSER_WIDTH bound to: 1 - type: integer 
	Parameter P_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter P_AMESG_WIDTH bound to: 72 - type: integer 
	Parameter P_BMESG_WIDTH bound to: 3 - type: integer 
	Parameter P_RMESG_WIDTH bound to: 36 - type: integer 
	Parameter P_WMESG_WIDTH bound to: 39 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 1'b0 
	Parameter P_M_AXILITE_MASK bound to: 1'b0 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_FULLY_REG bound to: 1 - type: integer 
	Parameter P_R_REG_CONFIG bound to: 1 - type: integer 
	Parameter P_DECERR bound to: 2'b11 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_NUM_TARGETS bound to: 1 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 1 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 1 - type: integer 
	Parameter C_BASE_ADDR bound to: 64'b0000000000000000000000000000000010110000000000001000000000000000 
	Parameter C_HIGH_ADDR bound to: 64'b0000000000000000000000000000000010110000000000001111111111111111 
	Parameter C_TARGET_QUAL bound to: 2'b01 
	Parameter C_RESOLUTION bound to: 2 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 38'b00000000101100000000000010000000000000 
	Parameter C_DATA_WIDTH bound to: 38 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 7 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 42 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 39 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_RESP bound to: 3 - type: integer 
	Parameter P_WRITE_IDLE bound to: 2'b00 
	Parameter P_WRITE_DATA bound to: 2'b01 
	Parameter P_WRITE_RESP bound to: 2'b10 
	Parameter P_READ_IDLE bound to: 1'b0 
	Parameter P_READ_DATA bound to: 1'b1 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_NUM_S bound to: 2 - type: integer 
	Parameter C_NUM_S_LOG bound to: 1 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 72 - type: integer 
	Parameter C_GRANT_ENC bound to: 1 - type: integer 
	Parameter C_ARB_PRIORITY bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_PRIO_MASK bound to: 2'b00 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 72 - type: integer 
	Parameter C_NUM_M bound to: 3 - type: integer 
	Parameter C_NUM_M bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'design_1_xbar_0' is unconnected for instance 'xbar' [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/synth/design_1.v:1489]
WARNING: [Synth 8-7071] port 'm_axi_wstrb' of module 'design_1_xbar_0' is unconnected for instance 'xbar' [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/synth/design_1.v:1489]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'design_1_xbar_0' is unconnected for instance 'xbar' [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/synth/design_1.v:1489]
WARNING: [Synth 8-7023] instance 'xbar' of module 'design_1_xbar_0' has 40 connections declared, but only 37 given [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/synth/design_1.v:1489]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_ps8_0_100M_0' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/synth/design_1_rst_ps8_0_100M_0.vhd:74]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/synth/design_1_rst_ps8_0_100M_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset__parameterized1' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf__parameterized0' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at 'C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:78043' bound to instance 'POR_SRL_I' of component 'SRL16' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-256] done synthesizing module 'lpf__parameterized0' (218#1) [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset__parameterized1' (218#1) [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'design_1_rst_ps8_0_100M_0' (219#1) [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/synth/design_1_rst_ps8_0_100M_0.vhd:74]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'design_1_rst_ps8_0_100M_0' is unconnected for instance 'rst_ps8_0_100M' [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/synth/design_1.v:546]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'design_1_rst_ps8_0_100M_0' is unconnected for instance 'rst_ps8_0_100M' [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/synth/design_1.v:546]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'design_1_rst_ps8_0_100M_0' is unconnected for instance 'rst_ps8_0_100M' [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/synth/design_1.v:546]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'design_1_rst_ps8_0_100M_0' is unconnected for instance 'rst_ps8_0_100M' [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/synth/design_1.v:546]
WARNING: [Synth 8-7023] instance 'rst_ps8_0_100M' of module 'design_1_rst_ps8_0_100M_0' has 10 connections declared, but only 6 given [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/synth/design_1.v:546]
	Parameter C_MAXIGP0_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_MAXIGP1_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_MAXIGP2_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SAXIGP0_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_SAXIGP1_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_SAXIGP2_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_SAXIGP3_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_SAXIGP4_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_SAXIGP5_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_SAXIGP6_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_SD0_INTERNAL_BUS_WIDTH bound to: 8 - type: integer 
	Parameter C_SD1_INTERNAL_BUS_WIDTH bound to: 4 - type: integer 
	Parameter C_PL_CLK0_BUF bound to: TRUE - type: string 
	Parameter C_PL_CLK1_BUF bound to: FALSE - type: string 
	Parameter C_PL_CLK2_BUF bound to: FALSE - type: string 
	Parameter C_PL_CLK3_BUF bound to: FALSE - type: string 
	Parameter C_NUM_F2P_0_INTR_INPUTS bound to: 1 - type: integer 
	Parameter C_NUM_F2P_1_INTR_INPUTS bound to: 1 - type: integer 
	Parameter C_NUM_FABRIC_RESETS bound to: 1 - type: integer 
	Parameter C_EMIO_GPIO_WIDTH bound to: 1 - type: integer 
	Parameter C_USE_DIFF_RW_CLK_GP0 bound to: 0 - type: integer 
	Parameter C_USE_DIFF_RW_CLK_GP1 bound to: 0 - type: integer 
	Parameter C_USE_DIFF_RW_CLK_GP2 bound to: 0 - type: integer 
	Parameter C_USE_DIFF_RW_CLK_GP3 bound to: 0 - type: integer 
	Parameter C_USE_DIFF_RW_CLK_GP4 bound to: 0 - type: integer 
	Parameter C_USE_DIFF_RW_CLK_GP5 bound to: 0 - type: integer 
	Parameter C_USE_DIFF_RW_CLK_GP6 bound to: 0 - type: integer 
	Parameter C_TRACE_PIPELINE_WIDTH bound to: 8 - type: integer 
	Parameter C_EN_EMIO_TRACE bound to: 0 - type: integer 
	Parameter C_EN_FIFO_ENET0 bound to: 0 - type: string 
	Parameter C_EN_FIFO_ENET1 bound to: 0 - type: string 
	Parameter C_EN_FIFO_ENET2 bound to: 0 - type: string 
	Parameter C_EN_FIFO_ENET3 bound to: 0 - type: string 
	Parameter C_TRACE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_DEBUG_TEST bound to: 0 - type: integer 
	Parameter C_DP_USE_AUDIO bound to: 0 - type: integer 
	Parameter C_DP_USE_VIDEO bound to: 0 - type: integer 
	Parameter SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string 
	Parameter STARTUP_SYNC bound to: FALSE - type: string 
WARNING: [Synth 8-689] width (4) of port connection 'EMIOSDIO1DATAOUT' does not match port width (8) of module 'PS8' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_2.v:4681]
WARNING: [Synth 8-689] width (4) of port connection 'EMIOSDIO1DATAENA' does not match port width (8) of module 'PS8' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_2.v:4682]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXN0OUT' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_2.v:3858]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXN1OUT' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_2.v:3858]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXN2OUT' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_2.v:3858]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXN3OUT' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_2.v:3858]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXP0OUT' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_2.v:3858]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXP1OUT' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_2.v:3858]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXP2OUT' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_2.v:3858]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXP3OUT' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_2.v:3858]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_PADO' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_2.v:3858]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_BOOTMODE' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_2.v:3858]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_CLK' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_2.v:3858]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DONEB' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_2.v:3858]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMA' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_2.v:3858]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMACTN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_2.v:3858]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMALERTN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_2.v:3858]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMBA' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_2.v:3858]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMBG' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_2.v:3858]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMCK' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_2.v:3858]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMCKE' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_2.v:3858]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMCKN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_2.v:3858]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMCSN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_2.v:3858]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMDM' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_2.v:3858]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMDQ' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_2.v:3858]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMDQS' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_2.v:3858]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMDQSN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_2.v:3858]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMODT' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_2.v:3858]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMPARITY' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_2.v:3858]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMRAMRSTN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_2.v:3858]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_ERROROUT' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_2.v:3858]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_ERRORSTATUS' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_2.v:3858]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_INITB' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_2.v:3858]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_JTAGTCK' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_2.v:3858]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_JTAGTDI' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_2.v:3858]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_JTAGTDO' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_2.v:3858]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_JTAGTMS' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_2.v:3858]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MIO' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_2.v:3858]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_PORB' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_2.v:3858]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_PROGB' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_2.v:3858]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_RCALIBINOUT' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_2.v:3858]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_SRSTB' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_2.v:3858]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_ZQ' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_2.v:3858]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXN0IN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_2.v:3858]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXN1IN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_2.v:3858]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXN2IN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_2.v:3858]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXN3IN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_2.v:3858]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXP0IN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_2.v:3858]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXP1IN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_2.v:3858]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXP2IN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_2.v:3858]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXP3IN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_2.v:3858]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_PADI' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_2.v:3858]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFN0IN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_2.v:3858]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFN1IN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_2.v:3858]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFN2IN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_2.v:3858]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFN3IN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_2.v:3858]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFP0IN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_2.v:3858]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFP1IN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_2.v:3858]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFP2IN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_2.v:3858]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFP3IN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_2.v:3858]
WARNING: [Synth 8-7023] instance 'PS8_i' of module 'PS8' has 1015 connections declared, but only 957 given [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_2.v:3858]
WARNING: [Synth 8-7071] port 'emio_enet0_signal_detect' of module 'zynq_ultra_ps_e_v3_3_2_zynq_ultra_ps_e' is unconnected for instance 'inst' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/synth/design_1_zynq_ultra_ps_e_0_0.v:482]
WARNING: [Synth 8-7071] port 'emio_enet1_signal_detect' of module 'zynq_ultra_ps_e_v3_3_2_zynq_ultra_ps_e' is unconnected for instance 'inst' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/synth/design_1_zynq_ultra_ps_e_0_0.v:482]
WARNING: [Synth 8-7071] port 'emio_enet2_signal_detect' of module 'zynq_ultra_ps_e_v3_3_2_zynq_ultra_ps_e' is unconnected for instance 'inst' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/synth/design_1_zynq_ultra_ps_e_0_0.v:482]
WARNING: [Synth 8-7071] port 'emio_enet3_signal_detect' of module 'zynq_ultra_ps_e_v3_3_2_zynq_ultra_ps_e' is unconnected for instance 'inst' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/synth/design_1_zynq_ultra_ps_e_0_0.v:482]
WARNING: [Synth 8-7023] instance 'inst' of module 'zynq_ultra_ps_e_v3_3_2_zynq_ultra_ps_e' has 1491 connections declared, but only 1487 given [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/synth/design_1_zynq_ultra_ps_e_0_0.v:482]
WARNING: [Synth 8-7071] port 'maxigp0_awuser' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/synth/design_1.v:553]
WARNING: [Synth 8-7071] port 'maxigp0_aruser' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/synth/design_1.v:553]
WARNING: [Synth 8-7071] port 'maxigp1_awuser' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/synth/design_1.v:553]
INFO: [Common 17-14] Message 'Synth 8-7071' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7023] instance 'zynq_ultra_ps_e_0' of module 'design_1_zynq_ultra_ps_e_0_0' has 123 connections declared, but only 117 given [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/synth/design_1.v:553]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 2221.145 ; gain = 711.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 2221.145 ; gain = 711.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 2221.145 ; gain = 711.234
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2253.430 ; gain = 8.508
INFO: [Netlist 29-17] Analyzing 38 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0/inst'
Finished Parsing XDC File [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/axi_dma_0/U0'
Finished Parsing XDC File [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/axi_dma_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps8_0_100M/U0'
Finished Parsing XDC File [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps8_0_100M/U0'
Parsing XDC File [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0.xdc] for cell 'design_1_i/rst_ps8_0_100M/U0'
Finished Parsing XDC File [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0.xdc] for cell 'design_1_i/rst_ps8_0_100M/U0'
Parsing XDC File [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc]
WARNING: [Vivado 12-584] No ports matched 'UART2_TXD_FPGA_RXD'. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'UART2_TXD_FPGA_RXD'. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'UART2_RXD_FPGA_TXD'. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'UART2_RXD_FPGA_TXD'. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'UART2_RTS_B'. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'UART2_RTS_B'. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'UART2_CTS_B'. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'UART2_CTS_B'. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CLK_125_N'. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CLK_125_N'. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CLK_125_P'. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CLK_125_P'. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HDMI_TX_LVDS_OUT_N'. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HDMI_TX_LVDS_OUT_N'. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HDMI_TX_LVDS_OUT_P'. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HDMI_TX_LVDS_OUT_P'. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HDMI_REC_CLOCK_N'. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HDMI_REC_CLOCK_N'. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HDMI_REC_CLOCK_P'. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HDMI_REC_CLOCK_P'. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA23_N'. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:121]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:121]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA23_N'. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:122]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:122]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA23_P'. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:123]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:123]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA23_P'. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:124]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:124]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA27_N'. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:125]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:125]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA27_N'. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:126]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:126]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA27_P'. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:127]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:127]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA27_P'. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:128]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:128]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA21_N'. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:129]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:129]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA21_N'. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:130]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:130]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA21_P'. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:131]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:131]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA21_P'. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:132]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:132]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA24_N'. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:133]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:133]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA24_N'. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:134]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:134]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA24_P'. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:135]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:135]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA24_P'. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:136]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:136]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA26_N'. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:137]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:137]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA26_N'. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:138]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:138]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA26_P'. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:139]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:139]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA26_P'. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:140]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:140]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA25_N'. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:141]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:141]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA25_N'. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:142]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:142]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA25_P'. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:143]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:143]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA25_P'. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:144]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:144]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA19_N'. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:149]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:149]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA19_N'. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:150]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:150]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA19_P'. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:151]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:151]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA19_P'. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:152]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:152]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA20_N'. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:153]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:153]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA20_N'. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:154]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:154]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA20_P'. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:155]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:155]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA20_P'. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:156]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:156]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA18_CC_N'. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:157]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:157]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA18_CC_N'. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:158]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:158]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA18_CC_P'. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:159]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:159]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA18_CC_P'. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:160]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:160]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA22_N'. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:161]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:161]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA22_N'. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:162]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:162]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA22_P'. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:163]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:163]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA22_P'. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:164]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:164]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA17_CC_N'. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:165]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:165]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA17_CC_N'. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:166]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:166]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA17_CC_P'. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:167]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:167]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA17_CC_P'. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:168]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:168]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_CLK1_M2C_N'. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:173]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:173]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_CLK1_M2C_N'. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:174]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:174]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_CLK1_M2C_P'. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:175]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:175]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_CLK1_M2C_P'. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:176]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:176]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA30_N'. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:181]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:181]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA30_N'. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:182]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:182]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA30_P'. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:183]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:183]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA30_P'. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:184]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:184]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA32_N'. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:185]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:185]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA32_N'. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:186]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:186]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA32_P'. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:187]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:187]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA32_P'. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:188]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:188]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA33_N'. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:189]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:189]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA33_N'. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:190]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:190]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA33_P'. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:191]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:191]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA33_P'. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:192]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:192]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA31_N'. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:193]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:193]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA31_N'. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:194]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:194]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA31_P'. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:195]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:195]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA31_P'. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:196]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:196]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA29_N'. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:217]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:217]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA29_N'. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:218]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:218]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA29_P'. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:219]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:219]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA29_P'. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:220]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:220]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA28_N'. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:221]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:221]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA28_N'. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:222]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:222]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA28_P'. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:223]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:223]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA28_P'. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:224]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:224]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA04_N'. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:226]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:226]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA04_N'. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:227]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:227]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA04_P'. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:228]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:228]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA04_P'. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:229]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:229]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA03_N'. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:230]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:230]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA03_N'. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:231]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:231]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA03_P'. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:232]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:232]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FMC_LPC_LA03_P'. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:233]
INFO: [Common 17-14] Message 'Vivado 12-584' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:233]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:233]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-163] Missing value for option 'objects', please type 'set_property -help' for usage info. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:475]
CRITICAL WARNING: [Designutils 20-1307] Command '3set_property' is not supported in the xdc constraint file. [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc:620]
Finished Parsing XDC File [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/constrs_1/imports/constraint_file/zcu104_Rev1.0_U1_01302018.xdc]
Parsing XDC File [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
Finished Parsing XDC File [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/radix_sort_accelerat_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/radix_sort_accelerat_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/radix_sort_accelerat_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/radix_sort_accelerat_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/radix_sort_accelerat_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/radix_sort_accelerat_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 2716.000 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 38 instances were transformed.
  FDR => FDRE: 36 instances
  SRL16 => SRL16E: 2 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.870 . Memory (MB): peak = 2716.000 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:24 ; elapsed = 00:01:27 . Memory (MB): peak = 2716.000 ; gain = 1206.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:24 ; elapsed = 00:01:27 . Memory (MB): peak = 2716.000 ; gain = 1206.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for design_1_i/zynq_ultra_ps_e_0/inst/PS8_i. (constraint file  c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.xdc, line 25).
Applied set_property DONT_TOUCH = true for design_1_i/zynq_ultra_ps_e_0/inst. (constraint file  C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.runs/synth_1/dont_touch.xdc, line 132).
Applied set_property DONT_TOUCH = true for design_1_i/axi_dma_0/U0. (constraint file  C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.runs/synth_1/dont_touch.xdc, line 135).
Applied set_property DONT_TOUCH = true for design_1_i/rst_ps8_0_100M/U0. (constraint file  C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.runs/synth_1/dont_touch.xdc, line 141).
Applied set_property DONT_TOUCH = true for design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst. (constraint file  C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.runs/synth_1/dont_touch.xdc, line 191).
Applied set_property DONT_TOUCH = true for design_1_i/radix_sort_accelerat_0_axi_periph/s01_couplers/auto_ds/inst. (constraint file  C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.runs/synth_1/dont_touch.xdc, line 198).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/radix_sort_accelerat_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_dma_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rst_ps8_0_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps8_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_smc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/radix_sort_accelerat_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/radix_sort_accelerat_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/radix_sort_accelerat_0_axi_periph/s01_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/radix_sort_accelerat_0_axi_periph/s01_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst /\USE_WRITE.write_addr_inst /\USE_B_CHANNEL.cmd_b_queue /inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst /\USE_WRITE.write_addr_inst /cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst /\USE_READ.read_addr_inst /cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/radix_sort_accelerat_0_axi_periph/s01_couplers/auto_ds/inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst /\USE_WRITE.write_addr_inst /\USE_B_CHANNEL.cmd_b_queue /inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/radix_sort_accelerat_0_axi_periph/s01_couplers/auto_ds/inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst /\USE_WRITE.write_addr_inst /cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/radix_sort_accelerat_0_axi_periph/s01_couplers/auto_ds/inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst /\USE_READ.read_addr_inst /cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER /\GEN_INCLUDE_MM2S_SF.I_RD_SF /I_DATA_FIFO/\BLK_MEM.I_SYNC_FIFOGEN_FIFO /\xpm_fifo_instance.xpm_fifo_sync_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /I_DATA_FIFO/\BLK_MEM.I_SYNC_FIFOGEN_FIFO /\xpm_fifo_instance.xpm_fifo_sync_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /I_XD_FIFO/\NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO /\xpm_fifo_instance.xpm_fifo_sync_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER /\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER /I_TSTRB_FIFO/\USE_SYNC_FIFO.I_SYNC_FIFO /\NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO /\xpm_fifo_instance.xpm_fifo_sync_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/\gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/\gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:24 ; elapsed = 00:01:27 . Memory (MB): peak = 2716.000 ; gain = 1206.090
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'smpl_cs_reg' in module 'axi_dma_smple_sm'
INFO: [Synth 8-802] inferred FSM for state register 'sig_pcc_sm_state_reg' in module 'axi_datamover_pcc'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base'
INFO: [Synth 8-802] inferred FSM for state register 'sig_psm_state_reg' in module 'axi_datamover_ibttcc'
INFO: [Synth 8-802] inferred FSM for state register 'sig_csm_state_reg' in module 'axi_datamover_ibttcc'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'sig_cmdcntl_sm_state_reg' in module 'axi_datamover_s2mm_realign'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized2'
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_AB_reg_slice.state_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'gen_axi.gen_write.write_cs_reg' in module 'sc_mmu_v1_0_9_decerr_slave'
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_AB_reg_slice.state_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_protocol_converter_v2_1_21_b2s_wr_cmd_fsm'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_protocol_converter_v2_1_21_b2s_rd_cmd_fsm'
INFO: [Synth 8-802] inferred FSM for state register 'mst_exec_state_reg' in module 'radix_sort_accelerator_v1_0_M00_AXI_TO_DMA'
INFO: [Synth 8-802] inferred FSM for state register 'r_mst_exec_state_reg' in module 'radix_sort_accelerator_v1_0_S00_AXIS'
INFO: [Synth 8-802] inferred FSM for state register 'r_mst_exec_state_reg' in module 'radix_sort_accelerator_v1_0_M00_AXIS'
INFO: [Synth 8-802] inferred FSM for state register 'r_internal_state_reg' in module 'scu_bram_bank'
INFO: [Synth 8-802] inferred FSM for state register 'r_scu_state_machine_reg' in module 'status_and_control_unit'
INFO: [Synth 8-802] inferred FSM for state register 'r_internal_state_reg' in module 'dma_controller'
INFO: [Synth 8-802] inferred FSM for state register 'r_dma_controller_state_reg' in module 'dma_controller'
INFO: [Synth 8-802] inferred FSM for state register 'r_internal_state_reg' in module 'load_instruction_module'
INFO: [Synth 8-802] inferred FSM for state register 'r_load_instruction_state_reg' in module 'load_instruction_module'
INFO: [Synth 8-802] inferred FSM for state register 'r_internal_state_reg' in module 'load_input_module'
INFO: [Synth 8-802] inferred FSM for state register 'r_load_input_state_reg' in module 'load_input_module'
INFO: [Synth 8-802] inferred FSM for state register 'r_internal_state_reg' in module 'stream_out_module'
INFO: [Synth 8-802] inferred FSM for state register 'r_do_so_state_reg' in module 'stream_out_module'
INFO: [Synth 8-802] inferred FSM for state register 'r_sort_state_reg' in module 'radix_sorting_unit'
INFO: [Synth 8-802] inferred FSM for state register 'r_first_state_reg' in module 'radix_sorting_unit'
INFO: [Synth 8-802] inferred FSM for state register 'r_even_state_reg' in module 'radix_sorting_unit'
INFO: [Synth 8-802] inferred FSM for state register 'r_odd_state_reg' in module 'radix_sorting_unit'
INFO: [Synth 8-802] inferred FSM for state register 'r_data_state_reg' in module 'radix_sorting_unit'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              001 |                               00
            execute_xfer |                              010 |                               01
             wait_status |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'smpl_cs_reg' using encoding 'one-hot' in module 'axi_dma_smple_sm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                         00000001 |                              000
            wait_for_cmd |                         00000010 |                              001
                  calc_1 |                         00000100 |                              010
                  calc_2 |                         00001000 |                              011
                  calc_3 |                         00010000 |                              100
       wait_on_xfer_push |                         00100000 |                              101
             chk_if_done |                         01000000 |                              110
              error_trap |                         10000000 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_pcc_sm_state_reg' using encoding 'one-hot' in module 'axi_datamover_pcc'
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                             0001 |                               00
            stage1_valid |                             0010 |                               10
       both_stages_valid |                             0100 |                               11
            stage2_valid |                             1000 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'one-hot' in module 'xpm_fifo_base'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ch_init |                          0000001 |                              000
           wait_for_pcmd |                          0000010 |                              001
          ch_error_trap1 |                          0000100 |                              101
          ch_error_trap2 |                          0001000 |                              110
      ch_wait_for_sf_cmd |                          0010000 |                              010
         ch_ld_child_cmd |                          0100000 |                              011
          ch_chk_if_done |                          1000000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_csm_state_reg' using encoding 'one-hot' in module 'axi_datamover_ibttcc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  p_init |                           000001 |                              000
          p_wait_for_cmd |                           000010 |                              001
          p_ld_first_cmd |                           000100 |                              010
          p_ld_child_cmd |                           001000 |                              011
            p_error_trap |                           010000 |                              111
           p_ld_last_cmd |                           100000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_psm_state_reg' using encoding 'one-hot' in module 'axi_datamover_ibttcc'
INFO: [Synth 8-6904] The RAM "xpm_memory_base__parameterized0:/gen_wr_a.gen_word_narrow.mem_reg" of size (depth=16 x width=23) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                             0001 |                               00
            stage1_valid |                             0010 |                               10
       both_stages_valid |                             0100 |                               11
            stage2_valid |                             1000 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'one-hot' in module 'xpm_fifo_base__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                           000001 |                              000
    ld_dre_scatter_first |                           000010 |                              001
           chk_pop_first |                           000100 |                              010
   ld_dre_scatter_second |                           001000 |                              011
              error_trap |                           010000 |                              101
          chk_pop_second |                           100000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_cmdcntl_sm_state_reg' using encoding 'one-hot' in module 'axi_datamover_s2mm_realign'
INFO: [Synth 8-6904] The RAM "xpm_memory_base__parameterized1:/gen_wr_a.gen_word_narrow.mem_reg" of size (depth=16 x width=11) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                             0001 |                               00
            stage1_valid |                             0010 |                               10
       both_stages_valid |                             0100 |                               11
            stage2_valid |                             1000 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'one-hot' in module 'xpm_fifo_base__parameterized1'
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                             0001 |                               00
            stage1_valid |                             0010 |                               10
       both_stages_valid |                             0100 |                               11
            stage2_valid |                             1000 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'one-hot' in module 'xpm_fifo_base__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            P_WRITE_IDLE |                              001 |                               00
            P_WRITE_DATA |                              010 |                               01
            P_WRITE_RESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_axi.gen_write.write_cs_reg' using encoding 'one-hot' in module 'sc_mmu_v1_0_9_decerr_slave'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SM_IDLE |                             0010 |                               00
               SM_CMD_EN |                             1000 |                               01
         SM_CMD_ACCEPTED |                             0100 |                               10
            SM_DONE_WAIT |                             0001 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_protocol_converter_v2_1_21_b2s_wr_cmd_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SM_IDLE |                             0010 |                               00
               SM_CMD_EN |                             1000 |                               01
         SM_CMD_ACCEPTED |                             0100 |                               10
                 SM_DONE |                             0001 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_protocol_converter_v2_1_21_b2s_rd_cmd_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              001 |                               00
              INIT_WRITE |                              010 |                               01
                  iSTATE |                              100 |                               10
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'mst_exec_state_reg' using encoding 'one-hot' in module 'radix_sort_accelerator_v1_0_M00_AXI_TO_DMA'
WARNING: [Synth 8-5791] The ram_style = "ultra" set on RAM "bram_tdp:/ram_reg" is ignored because clocks on ports do not match.
WARNING: [Synth 8-5792] The ram_style = "ultra" set on RAM "bram_tdp:/ram_reg" is ignored because invalid write mode.
WARNING: [Synth 8-5792] The ram_style = "ultra" set on RAM "bram_tdp:/ram_reg" is ignored because invalid write mode.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"bram_tdp:/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "bram_tdp:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "bram_tdp:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "bram_tdp:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 20 for RAM "bram_tdp:/ram_reg"
INFO: [Synth 8-3971] The signal "bram_tdp:/ram_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              001 |                               00
             STREAM_FIFO |                              010 |                               01
               FIFO_FULL |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_mst_exec_state_reg' using encoding 'one-hot' in module 'radix_sort_accelerator_v1_0_S00_AXIS'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              001 |                               00
               WAIT_FIFO |                              010 |                               01
             SEND_STREAM |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_mst_exec_state_reg' using encoding 'one-hot' in module 'radix_sort_accelerator_v1_0_M00_AXIS'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                             0001 |                               00
               STATE_SET |                             1000 |                               01
         STATE_INCREMENT |                             0010 |                               10
                  iSTATE |                             0100 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_internal_state_reg' using encoding 'one-hot' in module 'scu_bram_bank'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                SCU_IDLE |                             0010 |                             0000
          SCU_WAIT_SETUP |                             0001 |                             0001
    SCU_LOAD_INSTRUCTION |                             1000 |                             0010
             SCU_RUNNING |                             0100 |                             0011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_scu_state_machine_reg' using encoding 'one-hot' in module 'status_and_control_unit'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            TF_MODE_IDLE |                           000001 |                              000
              TF_MODE_ON |                           000010 |                              001
        TF_MODE_READ_RAM |                           000100 |                              010
       TF_MODE_WRITE_RAM |                           001000 |                              011
TF_MODE_LOAD_INSTRUCTION |                           010000 |                              100
                  iSTATE |                           100000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_dma_controller_state_reg' using encoding 'one-hot' in module 'dma_controller'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              001 |                               00
                 RUNNING |                              010 |                               01
                    DONE |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_internal_state_reg' using encoding 'one-hot' in module 'dma_controller'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              001 |                               00
                 RUNNING |                              010 |                               01
                    DONE |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_internal_state_reg' using encoding 'one-hot' in module 'load_instruction_module'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               00
                 iSTATE0 |                              010 |                               01
                 iSTATE1 |                              100 |                               10
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_load_instruction_state_reg' using encoding 'one-hot' in module 'load_instruction_module'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              001 |                               00
                 RUNNING |                              010 |                               01
                    DONE |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_internal_state_reg' using encoding 'one-hot' in module 'load_input_module'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               00
                 iSTATE0 |                              010 |                               01
                 iSTATE1 |                              100 |                               10
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_load_input_state_reg' using encoding 'one-hot' in module 'load_input_module'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
        DO_SO_STATE_IDLE |                              001 |                              000
   DO_SO_STATE_LOAD_BANK |                              010 |                              001
                  iSTATE |                              100 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_do_so_state_reg' using encoding 'one-hot' in module 'stream_out_module'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              001 |                               00
                 RUNNING |                              100 |                               01
                    DONE |                              010 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_internal_state_reg' using encoding 'one-hot' in module 'stream_out_module'
WARNING: [Synth 8-327] inferring latch for variable 'tmp_sort_reg[0]' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/rearrange_mux.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'tmp_sort_reg[1]' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/rearrange_mux.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'tmp_sort_reg[2]' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/rearrange_mux.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'tmp_sort_reg[3]' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/rearrange_mux.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'tmp_sort_reg[4]' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/rearrange_mux.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'tmp_sort_reg[5]' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/rearrange_mux.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'tmp_sort_reg[6]' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/rearrange_mux.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'tmp_sort_reg[7]' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/rearrange_mux.v:33]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                ODD_IDLE |                       0000000001 |                             0000
        ODD_START_SORTER |                       0000000010 |                             0001
          ODD_FIRST_READ |                       0000000100 |                             0010
         ODD_SECOND_READ |                       0000001000 |                             0011
           ODD_WAIT_DATA |                       0000010000 |                             0100
      ODD_ZERO_MIDDLE_RW |                       0000100000 |                             0101
     ODD_WAIT_SHIFT_DATA |                       0001000000 |                             0110
       ODD_ONE_MIDDLE_RW |                       0010000000 |                             0111
          ODD_LAST_WRITE |                       0100000000 |                             1000
                ODD_DONE |                       1000000000 |                             1001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_odd_state_reg' using encoding 'one-hot' in module 'radix_sorting_unit'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              FIRST_IDLE |                         00000001 |                              000
      FIRST_START_SORTER |                         00000010 |                              001
        FIRST_FIRST_READ |                         00000100 |                              010
       FIRST_SECOND_READ |                         00001000 |                              011
         FIRST_WAIT_DATA |                         00010000 |                              100
         FIRST_MIDDLE_RW |                         00100000 |                              101
        FIRST_LAST_WRITE |                         01000000 |                              110
              FIRST_DONE |                         10000000 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_first_state_reg' using encoding 'one-hot' in module 'radix_sorting_unit'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               EVEN_IDLE |                       0000000001 |                             0000
       EVEN_START_SORTER |                       0000000010 |                             0001
         EVEN_FIRST_READ |                       0000000100 |                             0010
        EVEN_SECOND_READ |                       0000001000 |                             0011
          EVEN_WAIT_DATA |                       0000010000 |                             0100
     EVEN_ZERO_MIDDLE_RW |                       0000100000 |                             0101
    EVEN_WAIT_SHIFT_DATA |                       0001000000 |                             0110
      EVEN_ONE_MIDDLE_RW |                       0010000000 |                             0111
         EVEN_LAST_WRITE |                       0100000000 |                             1000
               EVEN_DONE |                       1000000000 |                             1001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_even_state_reg' using encoding 'one-hot' in module 'radix_sorting_unit'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
       DATA_ARRANGE_IDLE |                            00001 |                             0000
      DATA_ARRANGE_START |                            00010 |                             0001
DATA_ARRANGE_ZERO_PROCESS |                            00100 |                             0010
DATA_ARRANGE_ONE_PROCESS |                            01000 |                             0011
       DATA_ARRANGE_DONE |                            10000 |                             0100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_data_state_reg' using encoding 'one-hot' in module 'radix_sorting_unit'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                           000001 |                              000
             FIRST_DIGIT |                           100000 |                              001
              EVEN_DIGIT |                           010000 |                              010
          DATA_REARRANGE |                           000100 |                              100
                    DONE |                           000010 |                              101
               ODD_DIGIT |                           001000 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_sort_state_reg' using encoding 'one-hot' in module 'radix_sorting_unit'
WARNING: [Synth 8-5791] The ram_style = "ultra" set on RAM "bram_tdp__parameterized0:/ram_reg" is ignored because clocks on ports do not match.
WARNING: [Synth 8-5792] The ram_style = "ultra" set on RAM "bram_tdp__parameterized0:/ram_reg" is ignored because invalid write mode.
WARNING: [Synth 8-5792] The ram_style = "ultra" set on RAM "bram_tdp__parameterized0:/ram_reg" is ignored because invalid write mode.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"bram_tdp__parameterized0:/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "bram_tdp__parameterized0:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 28 for RAM "bram_tdp__parameterized0:/ram_reg"
INFO: [Synth 8-3971] The signal "bram_tdp__parameterized0:/ram_reg" was recognized as a true dual port RAM template.
WARNING: [Synth 8-5791] The ram_style = "ultra" set on RAM "bram_tdp__parameterized1:/ram_reg" is ignored because clocks on ports do not match.
WARNING: [Synth 8-5792] The ram_style = "ultra" set on RAM "bram_tdp__parameterized1:/ram_reg" is ignored because invalid write mode.
WARNING: [Synth 8-5792] The ram_style = "ultra" set on RAM "bram_tdp__parameterized1:/ram_reg" is ignored because invalid write mode.
INFO: [Synth 8-5779] Default cascade height of 8 will be used for BRAM '"bram_tdp__parameterized1:/ram_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "bram_tdp__parameterized1:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "bram_tdp__parameterized1:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "bram_tdp__parameterized1:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "bram_tdp__parameterized1:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "bram_tdp__parameterized1:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "bram_tdp__parameterized1:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "bram_tdp__parameterized1:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "bram_tdp__parameterized1:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "bram_tdp__parameterized1:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "bram_tdp__parameterized1:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "bram_tdp__parameterized1:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "bram_tdp__parameterized1:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM "bram_tdp__parameterized1:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM "bram_tdp__parameterized1:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 2 for RAM "bram_tdp__parameterized1:/ram_reg"
INFO: [Synth 8-3971] The signal "bram_tdp__parameterized1:/ram_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:37 ; elapsed = 00:01:41 . Memory (MB): peak = 2716.000 ; gain = 1206.090
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   40 Bit       Adders := 4     
	   2 Input   32 Bit       Adders := 7     
	   2 Input   26 Bit       Adders := 2     
	   3 Input   26 Bit       Adders := 1     
	   3 Input   19 Bit       Adders := 1     
	   2 Input   18 Bit       Adders := 3     
	   3 Input   18 Bit       Adders := 3     
	   2 Input   17 Bit       Adders := 15    
	   2 Input   16 Bit       Adders := 9     
	   2 Input   15 Bit       Adders := 3     
	   2 Input   12 Bit       Adders := 16    
	   2 Input   10 Bit       Adders := 12    
	   3 Input   10 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 7     
	   2 Input    8 Bit       Adders := 25    
	   4 Input    8 Bit       Adders := 8     
	   3 Input    8 Bit       Adders := 4     
	   2 Input    7 Bit       Adders := 6     
	   4 Input    7 Bit       Adders := 10    
	   3 Input    7 Bit       Adders := 4     
	   2 Input    6 Bit       Adders := 133   
	   2 Input    5 Bit       Adders := 48    
	   3 Input    5 Bit       Adders := 3     
	   4 Input    5 Bit       Adders := 8     
	   2 Input    4 Bit       Adders := 44    
	   8 Input    4 Bit       Adders := 3     
	   3 Input    4 Bit       Adders := 8     
	   4 Input    4 Bit       Adders := 12    
	   5 Input    4 Bit       Adders := 2     
	   6 Input    4 Bit       Adders := 2     
	   7 Input    4 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 15    
	   3 Input    3 Bit       Adders := 6     
	   2 Input    2 Bit       Adders := 11    
	   4 Input    2 Bit       Adders := 4     
	   3 Input    1 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 266   
+---Registers : 
	             2178 Bit    Registers := 38    
	              178 Bit    Registers := 1     
	              166 Bit    Registers := 1     
	              160 Bit    Registers := 2     
	              156 Bit    Registers := 2     
	              153 Bit    Registers := 2     
	              148 Bit    Registers := 3     
	              147 Bit    Registers := 2     
	              146 Bit    Registers := 2     
	              138 Bit    Registers := 4     
	              136 Bit    Registers := 2     
	              128 Bit    Registers := 31    
	               72 Bit    Registers := 1     
	               71 Bit    Registers := 2     
	               70 Bit    Registers := 8     
	               64 Bit    Registers := 3     
	               59 Bit    Registers := 8     
	               55 Bit    Registers := 4     
	               53 Bit    Registers := 4     
	               47 Bit    Registers := 1     
	               40 Bit    Registers := 16    
	               37 Bit    Registers := 4     
	               36 Bit    Registers := 6     
	               35 Bit    Registers := 1     
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 36    
	               29 Bit    Registers := 8     
	               26 Bit    Registers := 10    
	               24 Bit    Registers := 1     
	               23 Bit    Registers := 5     
	               19 Bit    Registers := 2     
	               18 Bit    Registers := 4     
	               17 Bit    Registers := 24    
	               16 Bit    Registers := 37    
	               14 Bit    Registers := 2     
	               12 Bit    Registers := 16    
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 13    
	                9 Bit    Registers := 19    
	                8 Bit    Registers := 66    
	                7 Bit    Registers := 12    
	                6 Bit    Registers := 72    
	                5 Bit    Registers := 50    
	                4 Bit    Registers := 114   
	                3 Bit    Registers := 49    
	                2 Bit    Registers := 100   
	                1 Bit    Registers := 1262  
+---RAMs : 
	            4096K Bit	(32768 X 128 bit)          RAMs := 2     
	             128K Bit	(1024 X 128 bit)          RAMs := 2     
	              64K Bit	(1024 X 64 bit)          RAMs := 1     
	              18K Bit	(128 X 147 bit)          RAMs := 1     
	              18K Bit	(128 X 146 bit)          RAMs := 1     
	              368 Bit	(16 X 23 bit)          RAMs := 1     
	              176 Bit	(16 X 11 bit)          RAMs := 1     
+---Muxes : 
	   2 Input 2178 Bit        Muxes := 19    
	   4 Input  256 Bit        Muxes := 1     
	   2 Input  160 Bit        Muxes := 1     
	   2 Input  153 Bit        Muxes := 2     
	   2 Input  148 Bit        Muxes := 2     
	   2 Input  138 Bit        Muxes := 2     
	   2 Input  136 Bit        Muxes := 1     
	   2 Input  128 Bit        Muxes := 14    
	   6 Input  128 Bit        Muxes := 3     
	  16 Input  128 Bit        Muxes := 1     
	  13 Input  128 Bit        Muxes := 1     
	   8 Input  128 Bit        Muxes := 5     
	  10 Input  128 Bit        Muxes := 8     
	   5 Input  128 Bit        Muxes := 1     
	   2 Input   72 Bit        Muxes := 2     
	   2 Input   70 Bit        Muxes := 8     
	   4 Input   59 Bit        Muxes := 2     
	   4 Input   55 Bit        Muxes := 1     
	   4 Input   53 Bit        Muxes := 1     
	   2 Input   47 Bit        Muxes := 1     
	   8 Input   40 Bit        Muxes := 4     
	   2 Input   40 Bit        Muxes := 24    
	   4 Input   37 Bit        Muxes := 1     
	   2 Input   36 Bit        Muxes := 6     
	   2 Input   33 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 202   
	   6 Input   32 Bit        Muxes := 1     
	   5 Input   32 Bit        Muxes := 2     
	   4 Input   32 Bit        Muxes := 5     
	   3 Input   32 Bit        Muxes := 3     
	  83 Input   32 Bit        Muxes := 7     
	   2 Input   26 Bit        Muxes := 7     
	   4 Input   26 Bit        Muxes := 2     
	   3 Input   26 Bit        Muxes := 1     
	   2 Input   23 Bit        Muxes := 3     
	   8 Input   18 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 19    
	  10 Input   17 Bit        Muxes := 8     
	   8 Input   17 Bit        Muxes := 4     
	   5 Input   17 Bit        Muxes := 6     
	   3 Input   17 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 25    
	   2 Input   15 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 2     
	   2 Input   12 Bit        Muxes := 16    
	   2 Input   11 Bit        Muxes := 4     
	   2 Input   10 Bit        Muxes := 11    
	  10 Input   10 Bit        Muxes := 2     
	   2 Input    9 Bit        Muxes := 9     
	   3 Input    9 Bit        Muxes := 1     
	   4 Input    9 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 48    
	   8 Input    8 Bit        Muxes := 2     
	   4 Input    8 Bit        Muxes := 1     
	   3 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 24    
	   4 Input    7 Bit        Muxes := 9     
	   5 Input    7 Bit        Muxes := 1     
	   7 Input    7 Bit        Muxes := 1     
	   8 Input    7 Bit        Muxes := 4     
	   2 Input    6 Bit        Muxes := 51    
	   6 Input    6 Bit        Muxes := 3     
	   5 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 35    
	   5 Input    5 Bit        Muxes := 1     
	   6 Input    5 Bit        Muxes := 1     
	   3 Input    5 Bit        Muxes := 2     
	  17 Input    5 Bit        Muxes := 1     
	   8 Input    5 Bit        Muxes := 4     
	   2 Input    4 Bit        Muxes := 103   
	  10 Input    4 Bit        Muxes := 2     
	   5 Input    4 Bit        Muxes := 1     
	   3 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 12    
	   9 Input    4 Bit        Muxes := 4     
	   8 Input    4 Bit        Muxes := 8     
	   4 Input    3 Bit        Muxes := 9     
	  11 Input    3 Bit        Muxes := 5     
	   2 Input    3 Bit        Muxes := 49    
	   9 Input    3 Bit        Muxes := 1     
	   8 Input    3 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 12    
	   6 Input    3 Bit        Muxes := 3     
	   2 Input    2 Bit        Muxes := 269   
	   7 Input    2 Bit        Muxes := 6     
	   3 Input    2 Bit        Muxes := 3     
	   4 Input    2 Bit        Muxes := 32    
	   6 Input    2 Bit        Muxes := 1     
	   5 Input    2 Bit        Muxes := 6     
	   6 Input    1 Bit        Muxes := 114   
	   4 Input    1 Bit        Muxes := 78    
	  10 Input    1 Bit        Muxes := 79    
	   7 Input    1 Bit        Muxes := 41    
	  12 Input    1 Bit        Muxes := 5     
	   2 Input    1 Bit        Muxes := 730   
	   3 Input    1 Bit        Muxes := 42    
	   8 Input    1 Bit        Muxes := 15    
	   9 Input    1 Bit        Muxes := 1     
	   5 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-6904] The RAM "design_1_i/i_0/axi_dma_0/U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER /\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg" of size (depth=16 x width=23) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "design_1_i/i_0/axi_dma_0/U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg" of size (depth=16 x width=11) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
WARNING: [Synth 8-5792] The ram_style = "ultra" set on RAM "design_1_i/radix_sort_accelerat_0/bram_bank_unit/instruction_bram/ram_reg" is ignored because invalid write mode.
WARNING: [Synth 8-5792] The ram_style = "ultra" set on RAM "design_1_i/radix_sort_accelerat_0/bram_bank_unit/instruction_bram/ram_reg" is ignored because invalid write mode.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"design_1_i/radix_sort_accelerat_0/bram_bank_unit/instruction_bram/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "design_1_i/radix_sort_accelerat_0/bram_bank_unit/instruction_bram/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 28 for RAM "design_1_i/radix_sort_accelerat_0/bram_bank_unit/instruction_bram/ram_reg"
INFO: [Synth 8-3971] The signal "design_1_i/radix_sort_accelerat_0/bram_bank_unit/instruction_bram/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"design_1_i/radix_sort_accelerat_0/bram_bank_unit/sort_data_0_bram/ram_reg"'.
WARNING: [Synth 8-5792] The ram_style = "ultra" set on RAM "design_1_i/radix_sort_accelerat_0/bram_bank_unit/bram_out_0/ram_reg" is ignored because invalid write mode.
INFO: [Synth 8-5779] Default cascade height of 8 will be used for BRAM '"design_1_i/radix_sort_accelerat_0/bram_bank_unit/bram_out_0/ram_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "design_1_i/radix_sort_accelerat_0/bram_bank_unit/bram_out_0/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "design_1_i/radix_sort_accelerat_0/bram_bank_unit/bram_out_0/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "design_1_i/radix_sort_accelerat_0/bram_bank_unit/bram_out_0/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "design_1_i/radix_sort_accelerat_0/bram_bank_unit/bram_out_0/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "design_1_i/radix_sort_accelerat_0/bram_bank_unit/bram_out_0/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "design_1_i/radix_sort_accelerat_0/bram_bank_unit/bram_out_0/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "design_1_i/radix_sort_accelerat_0/bram_bank_unit/bram_out_0/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "design_1_i/radix_sort_accelerat_0/bram_bank_unit/bram_out_0/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "design_1_i/radix_sort_accelerat_0/bram_bank_unit/bram_out_0/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "design_1_i/radix_sort_accelerat_0/bram_bank_unit/bram_out_0/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "design_1_i/radix_sort_accelerat_0/bram_bank_unit/bram_out_0/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "design_1_i/radix_sort_accelerat_0/bram_bank_unit/bram_out_0/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM "design_1_i/radix_sort_accelerat_0/bram_bank_unit/bram_out_0/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM "design_1_i/radix_sort_accelerat_0/bram_bank_unit/bram_out_0/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 2 for RAM "design_1_i/radix_sort_accelerat_0/bram_bank_unit/bram_out_0/ram_reg"
WARNING: [Synth 8-5790] Small sized RAM "design_1_i/radix_sort_accelerat_0/radix_sort_accelerator_v1_0_S00_AXIS_unit/input_stream_queue_unit/stream_in_queue_bram/ram_reg" will be implemented using URAM because of explicit ram_style = "ultra" attribute.
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"design_1_i/radix_sort_accelerat_0/radix_sort_accelerator_v1_0_S00_AXIS_unit/input_stream_queue_unit/stream_in_queue_bram/ram_reg"'.
WARNING: [Synth 8-5790] Small sized RAM "design_1_i/radix_sort_accelerat_0/radix_sort_accelerator_v1_0_M00_AXIS_unit/out_data_fifo/stream_out_queue_bram/ram_reg" will be implemented using URAM because of explicit ram_style = "ultra" attribute.
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"design_1_i/radix_sort_accelerat_0/radix_sort_accelerator_v1_0_M00_AXIS_unit/out_data_fifo/stream_out_queue_bram/ram_reg"'.
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5784] Optimized 1 bits of RAM "gen_wr_a.gen_word_narrow.mem_reg" due to constant propagation. Old ram width 147 bits, new ram width 146 bits.
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-6904] The RAM "design_1_i/i_0/axi_dma_0/U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER /\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg" of size (depth=16 x width=23) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "design_1_i/i_0/axi_dma_0/U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg" of size (depth=16 x width=11) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"design_1_i/radix_sort_accelerat_0/bram_bank_unit/sort_data_0_bram/ram_reg"'.
WARNING: [Synth 8-5790] Small sized RAM "design_1_i/radix_sort_accelerat_0/radix_sort_accelerator_v1_0_S00_AXIS_unit/input_stream_queue_unit/stream_in_queue_bram/ram_reg" will be implemented using URAM because of explicit ram_style = "ultra" attribute.
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"design_1_i/radix_sort_accelerat_0/radix_sort_accelerator_v1_0_S00_AXIS_unit/input_stream_queue_unit/stream_in_queue_bram/ram_reg"'.
WARNING: [Synth 8-5790] Small sized RAM "design_1_i/radix_sort_accelerat_0/radix_sort_accelerator_v1_0_M00_AXIS_unit/out_data_fifo/stream_out_queue_bram/ram_reg" will be implemented using URAM because of explicit ram_style = "ultra" attribute.
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"design_1_i/radix_sort_accelerat_0/radix_sort_accelerator_v1_0_M00_AXIS_unit/out_data_fifo/stream_out_queue_bram/ram_reg"'.
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin O_BRAM_DEBUG_ADDR[31] with 1st driver pin 'design_1_i/radix_sort_accelerat_0/insti_2/radix_sort_accelerator_v1_0_S00_AXI_FROM_PS_unit/slv_reg4_reg[31]/Q' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sort_accelerator_v1_0_S00_AXI_FROM_PS.v:378]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin O_BRAM_DEBUG_ADDR[31] with 2nd driver pin 'GND' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sort_accelerator_v1_0_S00_AXI_FROM_PS.v:378]
CRITICAL WARNING: [Synth 8-6858] multi-driven net O_BRAM_DEBUG_ADDR[31] is connected to at least one constant driver which has been preserved, other driver is ignored [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sort_accelerator_v1_0_S00_AXI_FROM_PS.v:378]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin O_BRAM_DEBUG_ADDR[30] with 1st driver pin 'design_1_i/radix_sort_accelerat_0/insti_2/radix_sort_accelerator_v1_0_S00_AXI_FROM_PS_unit/slv_reg4_reg[30]/Q' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sort_accelerator_v1_0_S00_AXI_FROM_PS.v:378]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin O_BRAM_DEBUG_ADDR[30] with 2nd driver pin 'GND' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sort_accelerator_v1_0_S00_AXI_FROM_PS.v:378]
CRITICAL WARNING: [Synth 8-6858] multi-driven net O_BRAM_DEBUG_ADDR[30] is connected to at least one constant driver which has been preserved, other driver is ignored [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sort_accelerator_v1_0_S00_AXI_FROM_PS.v:378]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin O_BRAM_DEBUG_ADDR[29] with 1st driver pin 'design_1_i/radix_sort_accelerat_0/insti_2/radix_sort_accelerator_v1_0_S00_AXI_FROM_PS_unit/slv_reg4_reg[29]/Q' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sort_accelerator_v1_0_S00_AXI_FROM_PS.v:378]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin O_BRAM_DEBUG_ADDR[29] with 2nd driver pin 'GND' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sort_accelerator_v1_0_S00_AXI_FROM_PS.v:378]
CRITICAL WARNING: [Synth 8-6858] multi-driven net O_BRAM_DEBUG_ADDR[29] is connected to at least one constant driver which has been preserved, other driver is ignored [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sort_accelerator_v1_0_S00_AXI_FROM_PS.v:378]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin O_BRAM_DEBUG_ADDR[28] with 1st driver pin 'design_1_i/radix_sort_accelerat_0/insti_2/radix_sort_accelerator_v1_0_S00_AXI_FROM_PS_unit/slv_reg4_reg[28]/Q' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sort_accelerator_v1_0_S00_AXI_FROM_PS.v:378]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin O_BRAM_DEBUG_ADDR[28] with 2nd driver pin 'GND' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sort_accelerator_v1_0_S00_AXI_FROM_PS.v:378]
CRITICAL WARNING: [Synth 8-6858] multi-driven net O_BRAM_DEBUG_ADDR[28] is connected to at least one constant driver which has been preserved, other driver is ignored [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sort_accelerator_v1_0_S00_AXI_FROM_PS.v:378]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin O_BRAM_DEBUG_ADDR[27] with 1st driver pin 'design_1_i/radix_sort_accelerat_0/insti_2/radix_sort_accelerator_v1_0_S00_AXI_FROM_PS_unit/slv_reg4_reg[27]/Q' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sort_accelerator_v1_0_S00_AXI_FROM_PS.v:378]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin O_BRAM_DEBUG_ADDR[27] with 2nd driver pin 'GND' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sort_accelerator_v1_0_S00_AXI_FROM_PS.v:378]
CRITICAL WARNING: [Synth 8-6858] multi-driven net O_BRAM_DEBUG_ADDR[27] is connected to at least one constant driver which has been preserved, other driver is ignored [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sort_accelerator_v1_0_S00_AXI_FROM_PS.v:378]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin O_BRAM_DEBUG_ADDR[26] with 1st driver pin 'design_1_i/radix_sort_accelerat_0/insti_2/radix_sort_accelerator_v1_0_S00_AXI_FROM_PS_unit/slv_reg4_reg[26]/Q' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sort_accelerator_v1_0_S00_AXI_FROM_PS.v:378]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin O_BRAM_DEBUG_ADDR[26] with 2nd driver pin 'GND' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sort_accelerator_v1_0_S00_AXI_FROM_PS.v:378]
CRITICAL WARNING: [Synth 8-6858] multi-driven net O_BRAM_DEBUG_ADDR[26] is connected to at least one constant driver which has been preserved, other driver is ignored [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sort_accelerator_v1_0_S00_AXI_FROM_PS.v:378]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin O_BRAM_DEBUG_ADDR[25] with 1st driver pin 'design_1_i/radix_sort_accelerat_0/insti_2/radix_sort_accelerator_v1_0_S00_AXI_FROM_PS_unit/slv_reg4_reg[25]/Q' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sort_accelerator_v1_0_S00_AXI_FROM_PS.v:378]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin O_BRAM_DEBUG_ADDR[25] with 2nd driver pin 'GND' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sort_accelerator_v1_0_S00_AXI_FROM_PS.v:378]
CRITICAL WARNING: [Synth 8-6858] multi-driven net O_BRAM_DEBUG_ADDR[25] is connected to at least one constant driver which has been preserved, other driver is ignored [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sort_accelerator_v1_0_S00_AXI_FROM_PS.v:378]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin O_BRAM_DEBUG_ADDR[24] with 1st driver pin 'design_1_i/radix_sort_accelerat_0/insti_2/radix_sort_accelerator_v1_0_S00_AXI_FROM_PS_unit/slv_reg4_reg[24]/Q' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sort_accelerator_v1_0_S00_AXI_FROM_PS.v:378]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin O_BRAM_DEBUG_ADDR[24] with 2nd driver pin 'GND' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sort_accelerator_v1_0_S00_AXI_FROM_PS.v:378]
CRITICAL WARNING: [Synth 8-6858] multi-driven net O_BRAM_DEBUG_ADDR[24] is connected to at least one constant driver which has been preserved, other driver is ignored [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sort_accelerator_v1_0_S00_AXI_FROM_PS.v:378]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin O_BRAM_DEBUG_ADDR[23] with 1st driver pin 'design_1_i/radix_sort_accelerat_0/insti_2/radix_sort_accelerator_v1_0_S00_AXI_FROM_PS_unit/slv_reg4_reg[23]/Q' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sort_accelerator_v1_0_S00_AXI_FROM_PS.v:378]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin O_BRAM_DEBUG_ADDR[23] with 2nd driver pin 'GND' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sort_accelerator_v1_0_S00_AXI_FROM_PS.v:378]
CRITICAL WARNING: [Synth 8-6858] multi-driven net O_BRAM_DEBUG_ADDR[23] is connected to at least one constant driver which has been preserved, other driver is ignored [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sort_accelerator_v1_0_S00_AXI_FROM_PS.v:378]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin O_BRAM_DEBUG_ADDR[22] with 1st driver pin 'design_1_i/radix_sort_accelerat_0/insti_2/radix_sort_accelerator_v1_0_S00_AXI_FROM_PS_unit/slv_reg4_reg[22]/Q' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sort_accelerator_v1_0_S00_AXI_FROM_PS.v:378]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin O_BRAM_DEBUG_ADDR[22] with 2nd driver pin 'GND' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sort_accelerator_v1_0_S00_AXI_FROM_PS.v:378]
CRITICAL WARNING: [Synth 8-6858] multi-driven net O_BRAM_DEBUG_ADDR[22] is connected to at least one constant driver which has been preserved, other driver is ignored [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sort_accelerator_v1_0_S00_AXI_FROM_PS.v:378]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin O_BRAM_DEBUG_ADDR[21] with 1st driver pin 'design_1_i/radix_sort_accelerat_0/insti_2/radix_sort_accelerator_v1_0_S00_AXI_FROM_PS_unit/slv_reg4_reg[21]/Q' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sort_accelerator_v1_0_S00_AXI_FROM_PS.v:378]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin O_BRAM_DEBUG_ADDR[21] with 2nd driver pin 'GND' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sort_accelerator_v1_0_S00_AXI_FROM_PS.v:378]
CRITICAL WARNING: [Synth 8-6858] multi-driven net O_BRAM_DEBUG_ADDR[21] is connected to at least one constant driver which has been preserved, other driver is ignored [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sort_accelerator_v1_0_S00_AXI_FROM_PS.v:378]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin O_BRAM_DEBUG_ADDR[20] with 1st driver pin 'design_1_i/radix_sort_accelerat_0/insti_2/radix_sort_accelerator_v1_0_S00_AXI_FROM_PS_unit/slv_reg4_reg[20]/Q' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sort_accelerator_v1_0_S00_AXI_FROM_PS.v:378]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin O_BRAM_DEBUG_ADDR[20] with 2nd driver pin 'GND' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sort_accelerator_v1_0_S00_AXI_FROM_PS.v:378]
CRITICAL WARNING: [Synth 8-6858] multi-driven net O_BRAM_DEBUG_ADDR[20] is connected to at least one constant driver which has been preserved, other driver is ignored [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sort_accelerator_v1_0_S00_AXI_FROM_PS.v:378]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin O_BRAM_DEBUG_ADDR[19] with 1st driver pin 'design_1_i/radix_sort_accelerat_0/insti_2/radix_sort_accelerator_v1_0_S00_AXI_FROM_PS_unit/slv_reg4_reg[19]/Q' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sort_accelerator_v1_0_S00_AXI_FROM_PS.v:378]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin O_BRAM_DEBUG_ADDR[19] with 2nd driver pin 'GND' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sort_accelerator_v1_0_S00_AXI_FROM_PS.v:378]
CRITICAL WARNING: [Synth 8-6858] multi-driven net O_BRAM_DEBUG_ADDR[19] is connected to at least one constant driver which has been preserved, other driver is ignored [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sort_accelerator_v1_0_S00_AXI_FROM_PS.v:378]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin O_BRAM_DEBUG_ADDR[18] with 1st driver pin 'design_1_i/radix_sort_accelerat_0/insti_2/radix_sort_accelerator_v1_0_S00_AXI_FROM_PS_unit/slv_reg4_reg[18]/Q' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sort_accelerator_v1_0_S00_AXI_FROM_PS.v:378]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin O_BRAM_DEBUG_ADDR[18] with 2nd driver pin 'GND' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sort_accelerator_v1_0_S00_AXI_FROM_PS.v:378]
CRITICAL WARNING: [Synth 8-6858] multi-driven net O_BRAM_DEBUG_ADDR[18] is connected to at least one constant driver which has been preserved, other driver is ignored [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sort_accelerator_v1_0_S00_AXI_FROM_PS.v:378]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin O_BRAM_DEBUG_ADDR[17] with 1st driver pin 'design_1_i/radix_sort_accelerat_0/insti_2/radix_sort_accelerator_v1_0_S00_AXI_FROM_PS_unit/slv_reg4_reg[17]/Q' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sort_accelerator_v1_0_S00_AXI_FROM_PS.v:378]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin O_BRAM_DEBUG_ADDR[17] with 2nd driver pin 'GND' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sort_accelerator_v1_0_S00_AXI_FROM_PS.v:378]
CRITICAL WARNING: [Synth 8-6858] multi-driven net O_BRAM_DEBUG_ADDR[17] is connected to at least one constant driver which has been preserved, other driver is ignored [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sort_accelerator_v1_0_S00_AXI_FROM_PS.v:378]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin O_BRAM_DEBUG_ADDR[16] with 1st driver pin 'design_1_i/radix_sort_accelerat_0/insti_2/radix_sort_accelerator_v1_0_S00_AXI_FROM_PS_unit/slv_reg4_reg[16]/Q' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sort_accelerator_v1_0_S00_AXI_FROM_PS.v:378]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin O_BRAM_DEBUG_ADDR[16] with 2nd driver pin 'GND' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sort_accelerator_v1_0_S00_AXI_FROM_PS.v:378]
CRITICAL WARNING: [Synth 8-6858] multi-driven net O_BRAM_DEBUG_ADDR[16] is connected to at least one constant driver which has been preserved, other driver is ignored [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sort_accelerator_v1_0_S00_AXI_FROM_PS.v:378]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin O_BRAM_DEBUG_ADDR[15] with 1st driver pin 'design_1_i/radix_sort_accelerat_0/insti_2/radix_sort_accelerator_v1_0_S00_AXI_FROM_PS_unit/slv_reg4_reg[15]/Q' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sort_accelerator_v1_0_S00_AXI_FROM_PS.v:378]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin O_BRAM_DEBUG_ADDR[15] with 2nd driver pin 'GND' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sort_accelerator_v1_0_S00_AXI_FROM_PS.v:378]
CRITICAL WARNING: [Synth 8-6858] multi-driven net O_BRAM_DEBUG_ADDR[15] is connected to at least one constant driver which has been preserved, other driver is ignored [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sort_accelerator_v1_0_S00_AXI_FROM_PS.v:378]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin O_BRAM_DEBUG_ADDR[14] with 1st driver pin 'design_1_i/radix_sort_accelerat_0/insti_2/radix_sort_accelerator_v1_0_S00_AXI_FROM_PS_unit/slv_reg4_reg[14]/Q' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sort_accelerator_v1_0_S00_AXI_FROM_PS.v:378]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin O_BRAM_DEBUG_ADDR[14] with 2nd driver pin 'GND' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sort_accelerator_v1_0_S00_AXI_FROM_PS.v:378]
CRITICAL WARNING: [Synth 8-6858] multi-driven net O_BRAM_DEBUG_ADDR[14] is connected to at least one constant driver which has been preserved, other driver is ignored [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sort_accelerator_v1_0_S00_AXI_FROM_PS.v:378]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin O_BRAM_DEBUG_ADDR[13] with 1st driver pin 'design_1_i/radix_sort_accelerat_0/insti_2/radix_sort_accelerator_v1_0_S00_AXI_FROM_PS_unit/slv_reg4_reg[13]/Q' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sort_accelerator_v1_0_S00_AXI_FROM_PS.v:378]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin O_BRAM_DEBUG_ADDR[13] with 2nd driver pin 'GND' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sort_accelerator_v1_0_S00_AXI_FROM_PS.v:378]
CRITICAL WARNING: [Synth 8-6858] multi-driven net O_BRAM_DEBUG_ADDR[13] is connected to at least one constant driver which has been preserved, other driver is ignored [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sort_accelerator_v1_0_S00_AXI_FROM_PS.v:378]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin O_BRAM_DEBUG_ADDR[12] with 1st driver pin 'design_1_i/radix_sort_accelerat_0/insti_2/radix_sort_accelerator_v1_0_S00_AXI_FROM_PS_unit/slv_reg4_reg[12]/Q' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sort_accelerator_v1_0_S00_AXI_FROM_PS.v:378]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin O_BRAM_DEBUG_ADDR[12] with 2nd driver pin 'GND' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sort_accelerator_v1_0_S00_AXI_FROM_PS.v:378]
CRITICAL WARNING: [Synth 8-6858] multi-driven net O_BRAM_DEBUG_ADDR[12] is connected to at least one constant driver which has been preserved, other driver is ignored [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sort_accelerator_v1_0_S00_AXI_FROM_PS.v:378]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin O_BRAM_DEBUG_ADDR[11] with 1st driver pin 'design_1_i/radix_sort_accelerat_0/insti_2/radix_sort_accelerator_v1_0_S00_AXI_FROM_PS_unit/slv_reg4_reg[11]/Q' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sort_accelerator_v1_0_S00_AXI_FROM_PS.v:378]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin O_BRAM_DEBUG_ADDR[11] with 2nd driver pin 'GND' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sort_accelerator_v1_0_S00_AXI_FROM_PS.v:378]
CRITICAL WARNING: [Synth 8-6858] multi-driven net O_BRAM_DEBUG_ADDR[11] is connected to at least one constant driver which has been preserved, other driver is ignored [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sort_accelerator_v1_0_S00_AXI_FROM_PS.v:378]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin O_BRAM_DEBUG_ADDR[10] with 1st driver pin 'design_1_i/radix_sort_accelerat_0/insti_2/radix_sort_accelerator_v1_0_S00_AXI_FROM_PS_unit/slv_reg4_reg[10]/Q' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sort_accelerator_v1_0_S00_AXI_FROM_PS.v:378]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin O_BRAM_DEBUG_ADDR[10] with 2nd driver pin 'GND' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sort_accelerator_v1_0_S00_AXI_FROM_PS.v:378]
CRITICAL WARNING: [Synth 8-6858] multi-driven net O_BRAM_DEBUG_ADDR[10] is connected to at least one constant driver which has been preserved, other driver is ignored [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sort_accelerator_v1_0_S00_AXI_FROM_PS.v:378]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin O_BRAM_DEBUG_ADDR[9] with 1st driver pin 'design_1_i/radix_sort_accelerat_0/insti_2/radix_sort_accelerator_v1_0_S00_AXI_FROM_PS_unit/slv_reg4_reg[9]/Q' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sort_accelerator_v1_0_S00_AXI_FROM_PS.v:378]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin O_BRAM_DEBUG_ADDR[9] with 2nd driver pin 'GND' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sort_accelerator_v1_0_S00_AXI_FROM_PS.v:378]
CRITICAL WARNING: [Synth 8-6858] multi-driven net O_BRAM_DEBUG_ADDR[9] is connected to at least one constant driver which has been preserved, other driver is ignored [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sort_accelerator_v1_0_S00_AXI_FROM_PS.v:378]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin O_BRAM_DEBUG_ADDR[8] with 1st driver pin 'design_1_i/radix_sort_accelerat_0/insti_2/radix_sort_accelerator_v1_0_S00_AXI_FROM_PS_unit/slv_reg4_reg[8]/Q' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sort_accelerator_v1_0_S00_AXI_FROM_PS.v:378]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin O_BRAM_DEBUG_ADDR[8] with 2nd driver pin 'GND' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sort_accelerator_v1_0_S00_AXI_FROM_PS.v:378]
CRITICAL WARNING: [Synth 8-6858] multi-driven net O_BRAM_DEBUG_ADDR[8] is connected to at least one constant driver which has been preserved, other driver is ignored [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sort_accelerator_v1_0_S00_AXI_FROM_PS.v:378]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin O_BRAM_DEBUG_ADDR[7] with 1st driver pin 'design_1_i/radix_sort_accelerat_0/insti_2/radix_sort_accelerator_v1_0_S00_AXI_FROM_PS_unit/slv_reg4_reg[7]/Q' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sort_accelerator_v1_0_S00_AXI_FROM_PS.v:378]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin O_BRAM_DEBUG_ADDR[7] with 2nd driver pin 'GND' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sort_accelerator_v1_0_S00_AXI_FROM_PS.v:378]
CRITICAL WARNING: [Synth 8-6858] multi-driven net O_BRAM_DEBUG_ADDR[7] is connected to at least one constant driver which has been preserved, other driver is ignored [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sort_accelerator_v1_0_S00_AXI_FROM_PS.v:378]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin O_BRAM_DEBUG_ADDR[6] with 1st driver pin 'design_1_i/radix_sort_accelerat_0/insti_2/radix_sort_accelerator_v1_0_S00_AXI_FROM_PS_unit/slv_reg4_reg[6]/Q' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sort_accelerator_v1_0_S00_AXI_FROM_PS.v:378]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin O_BRAM_DEBUG_ADDR[6] with 2nd driver pin 'GND' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sort_accelerator_v1_0_S00_AXI_FROM_PS.v:378]
CRITICAL WARNING: [Synth 8-6858] multi-driven net O_BRAM_DEBUG_ADDR[6] is connected to at least one constant driver which has been preserved, other driver is ignored [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sort_accelerator_v1_0_S00_AXI_FROM_PS.v:378]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin O_BRAM_DEBUG_ADDR[5] with 1st driver pin 'design_1_i/radix_sort_accelerat_0/insti_2/radix_sort_accelerator_v1_0_S00_AXI_FROM_PS_unit/slv_reg4_reg[5]/Q' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sort_accelerator_v1_0_S00_AXI_FROM_PS.v:378]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin O_BRAM_DEBUG_ADDR[5] with 2nd driver pin 'GND' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sort_accelerator_v1_0_S00_AXI_FROM_PS.v:378]
CRITICAL WARNING: [Synth 8-6858] multi-driven net O_BRAM_DEBUG_ADDR[5] is connected to at least one constant driver which has been preserved, other driver is ignored [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sort_accelerator_v1_0_S00_AXI_FROM_PS.v:378]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin O_BRAM_DEBUG_ADDR[4] with 1st driver pin 'design_1_i/radix_sort_accelerat_0/insti_2/radix_sort_accelerator_v1_0_S00_AXI_FROM_PS_unit/slv_reg4_reg[4]/Q' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sort_accelerator_v1_0_S00_AXI_FROM_PS.v:378]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin O_BRAM_DEBUG_ADDR[4] with 2nd driver pin 'GND' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sort_accelerator_v1_0_S00_AXI_FROM_PS.v:378]
CRITICAL WARNING: [Synth 8-6858] multi-driven net O_BRAM_DEBUG_ADDR[4] is connected to at least one constant driver which has been preserved, other driver is ignored [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sort_accelerator_v1_0_S00_AXI_FROM_PS.v:378]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin O_BRAM_DEBUG_ADDR[3] with 1st driver pin 'design_1_i/radix_sort_accelerat_0/insti_2/radix_sort_accelerator_v1_0_S00_AXI_FROM_PS_unit/slv_reg4_reg[3]/Q' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sort_accelerator_v1_0_S00_AXI_FROM_PS.v:378]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin O_BRAM_DEBUG_ADDR[3] with 2nd driver pin 'GND' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sort_accelerator_v1_0_S00_AXI_FROM_PS.v:378]
CRITICAL WARNING: [Synth 8-6858] multi-driven net O_BRAM_DEBUG_ADDR[3] is connected to at least one constant driver which has been preserved, other driver is ignored [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sort_accelerator_v1_0_S00_AXI_FROM_PS.v:378]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin O_BRAM_DEBUG_ADDR[2] with 1st driver pin 'design_1_i/radix_sort_accelerat_0/insti_2/radix_sort_accelerator_v1_0_S00_AXI_FROM_PS_unit/slv_reg4_reg[2]/Q' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sort_accelerator_v1_0_S00_AXI_FROM_PS.v:378]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin O_BRAM_DEBUG_ADDR[2] with 2nd driver pin 'GND' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sort_accelerator_v1_0_S00_AXI_FROM_PS.v:378]
CRITICAL WARNING: [Synth 8-6858] multi-driven net O_BRAM_DEBUG_ADDR[2] is connected to at least one constant driver which has been preserved, other driver is ignored [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sort_accelerator_v1_0_S00_AXI_FROM_PS.v:378]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin O_BRAM_DEBUG_ADDR[1] with 1st driver pin 'design_1_i/radix_sort_accelerat_0/insti_2/radix_sort_accelerator_v1_0_S00_AXI_FROM_PS_unit/slv_reg4_reg[1]/Q' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sort_accelerator_v1_0_S00_AXI_FROM_PS.v:378]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin O_BRAM_DEBUG_ADDR[1] with 2nd driver pin 'GND' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sort_accelerator_v1_0_S00_AXI_FROM_PS.v:378]
CRITICAL WARNING: [Synth 8-6858] multi-driven net O_BRAM_DEBUG_ADDR[1] is connected to at least one constant driver which has been preserved, other driver is ignored [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sort_accelerator_v1_0_S00_AXI_FROM_PS.v:378]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin O_BRAM_DEBUG_ADDR[0] with 1st driver pin 'design_1_i/radix_sort_accelerat_0/insti_2/radix_sort_accelerator_v1_0_S00_AXI_FROM_PS_unit/slv_reg4_reg[0]/Q' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sort_accelerator_v1_0_S00_AXI_FROM_PS.v:378]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin O_BRAM_DEBUG_ADDR[0] with 2nd driver pin 'GND' [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sort_accelerator_v1_0_S00_AXI_FROM_PS.v:378]
CRITICAL WARNING: [Synth 8-6858] multi-driven net O_BRAM_DEBUG_ADDR[0] is connected to at least one constant driver which has been preserved, other driver is ignored [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/52b3/src/radix_sort_accelerator_v1_0_S00_AXI_FROM_PS.v:378]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:09 ; elapsed = 00:03:15 . Memory (MB): peak = 2716.000 ; gain = 1206.090
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
WARNING: [Synth 8-6057] Memory: "bram_bank_unit/sort_data_0_bram/ram_reg" defined in module: "design_1_i/radix_sort_accelerat_0" implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "radix_sort_accelerator_v1_0_S00_AXIS_unit/input_stream_queue_unit/stream_in_queue_bram/ram_reg" defined in module: "design_1_i/radix_sort_accelerat_0" implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "radix_sort_accelerator_v1_0_M00_AXIS_unit/out_data_fifo/stream_out_queue_bram/ram_reg" defined in module: "design_1_i/radix_sort_accelerat_0" implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Ultra RAM: Preliminary Mapping	Report (see note below)
+----------------------------------+------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+---------+--------------+--------------------------+-------------+
|Module Name                       | RTL Object                                                                                     | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | URAM288 | Matrix Shape | FF provided for Pipeline | FF absorbed | 
+----------------------------------+------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+---------+--------------+--------------------------+-------------+
|design_1_i/radix_sort_accelerat_0 | bram_bank_unit/sort_data_0_bram/ram_reg                                                        | 32 K x 128             | W | R |                        |   |   | Port A           | 16      | 8x1          | 0                        | 0           | 
|design_1_i/radix_sort_accelerat_0 | radix_sort_accelerator_v1_0_S00_AXIS_unit/input_stream_queue_unit/stream_in_queue_bram/ram_reg | 1 K x 128              | W |   | 1 K x 128              |   | R | Port A and B     | 2       | 1x1          | 0                        | 0           | 
|design_1_i/radix_sort_accelerat_0 | radix_sort_accelerator_v1_0_M00_AXIS_unit/out_data_fifo/stream_out_queue_bram/ram_reg          | 1 K x 128              | W |   | 1 K x 128              |   | R | Port A and B     | 2       | 1x1          | 0                        | 0           | 
+----------------------------------+------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+---------+--------------+--------------------------+-------------+

Note: The table above is a preliminary report that shows the Ultra RAMs at the current stage of the synthesis flow. Some Ultra RAMs may be reimplemented as non Ultra RAM primitives later in the synthesis flow. Multiple instantiated Ultra RAMs are reported only once. Fields "FF provided for Pipeline" and "FF absorbed" respectively indicate number of registers available for pipelining and number of registers absorbed in the URAM matrix for pipelining. 

Block RAM: Preliminary Mapping	Report (see note below)
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+------------------------+---+---+-------------------------+---+---+------------------+--------+--------+-------------------------------+
|Module Name                                                                                                                                                                                                                                                 | RTL Object                              | PORT A (Depth x Width) | W | R | PORT B (Depth x Width)  | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights               | 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+------------------------+---+---+-------------------------+---+---+------------------+--------+--------+-------------------------------+
|design_1_i/radix_sort_accelerat_0                                                                                                                                                                                                                           | bram_bank_unit/instruction_bram/ram_reg | 1 K x 64(READ_FIRST)   | W | R | 1 K x 64(READ_FIRST)    | W | R | Port A and B     | 0      | 2      | 1,1                           | 
|design_1_i/radix_sort_accelerat_0                                                                                                                                                                                                                           | bram_bank_unit/bram_out_0/ram_reg       | 32 K x 128(READ_FIRST) | W | R | 32 K x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 114    | 8,8,8,8,8,8,8,8,8,8,8,8,8,8,2 | 
|design_1_i/i_0/axi_dma_0/U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst              | gen_wr_a.gen_word_narrow.mem_reg        | 128 x 147(NO_CHANGE)   | W |   | 128 x 147(NO_CHANGE)    |   | R | Port A and B     | 1      | 2      |                               | 
|design_1_i/i_0/axi_dma_0/U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg        | 128 x 146(NO_CHANGE)   | W |   | 128 x 146(NO_CHANGE)    |   | R | Port A and B     | 1      | 2      |                               | 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+------------------------+---+---+-------------------------+---+---+------------------+--------+--------+-------------------------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping	Report (see note below)
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+----------------+
|Module Name                                                                                                                                                                                                                                                                                                                      | RTL Object                                                                    | Inference      | Size (Depth x Width) | Primitives     | 
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+----------------+
|design_1_i/axi_smc/insti_2/\m00_nodes/m00_ar_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                                                               | gen_wr_a.gen_word_narrow.mem_reg                                              | User Attribute | 32 x 1               | RAM32X1D x 1	  | 
|design_1_i/axi_smc/insti_2/\m00_nodes/m00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                                                                                 | gen_wr_a.gen_word_narrow.mem_reg                                              | User Attribute | 32 x 156             | RAM32M16 x 12	 | 
|design_1_i/axi_smc/insti_2/\m00_nodes/m00_aw_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                                                               | gen_wr_a.gen_word_narrow.mem_reg                                              | User Attribute | 32 x 1               | RAM32X1D x 1	  | 
|design_1_i/axi_smc/insti_2/\m00_nodes/m00_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                                                                                 | gen_wr_a.gen_word_narrow.mem_reg                                              | User Attribute | 32 x 156             | RAM32M16 x 12	 | 
|design_1_i/axi_smc/insti_2/\m00_nodes/m00_b_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                                                                            | gen_wr_a.gen_word_narrow.mem_reg                                              | User Attribute | 32 x 19              | RAM32M16 x 2	  | 
|design_1_i/axi_smc/insti_2/\m00_nodes/m00_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                                                                                  | gen_wr_a.gen_word_narrow.mem_reg                                              | User Attribute | 32 x 6               | RAM32M16 x 1	  | 
|design_1_i/axi_smc/insti_2/\m00_nodes/m00_r_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                                                                            | gen_wr_a.gen_word_narrow.mem_reg                                              | User Attribute | 32 x 19              | RAM32M16 x 2	  | 
|design_1_i/axi_smc/insti_2/\m00_nodes/m00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                                                                                  | gen_wr_a.gen_word_narrow.mem_reg                                              | User Attribute | 32 x 148             | RAM32M16 x 11	 | 
|design_1_i/axi_smc/insti_2/\m00_nodes/m00_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                                                        | gen_wr_a.gen_word_narrow.mem_reg                                              | User Attribute | 4 x 1                | RAM16X1D x 1	  | 
|design_1_i/axi_smc/insti_2/\m00_nodes/m00_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                                                        | gen_wr_a.gen_word_narrow.mem_reg                                              | User Attribute | 4 x 1                | RAM16X1D x 1	  | 
|design_1_i/axi_smc/insti_2/\m00_nodes/m00_w_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                                                                | gen_wr_a.gen_word_narrow.mem_reg                                              | User Attribute | 32 x 1               | RAM32X1D x 1	  | 
|design_1_i/axi_smc/insti_2/\m00_nodes/m00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                                                                                  | gen_wr_a.gen_word_narrow.mem_reg                                              | User Attribute | 32 x 178             | RAM32M16 x 13	 | 
|design_1_i/axi_smc/insti_2/\s00_nodes/s00_ar_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                                                                           | gen_wr_a.gen_word_narrow.mem_reg                                              | User Attribute | 32 x 18              | RAM32M16 x 2	  | 
|design_1_i/axi_smc/insti_2/\s00_nodes/s00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                                                                                 | gen_wr_a.gen_word_narrow.mem_reg                                              | User Attribute | 32 x 138             | RAM32M16 x 10	 | 
|design_1_i/axi_smc/insti_2/\s00_nodes/s00_r_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                                                                | gen_wr_a.gen_word_narrow.mem_reg                                              | User Attribute | 32 x 1               | RAM32X1D x 1	  | 
|design_1_i/axi_smc/insti_2/\s00_nodes/s00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                                                                                  | gen_wr_a.gen_word_narrow.mem_reg                                              | User Attribute | 32 x 166             | RAM32M16 x 12	 | 
|design_1_i/axi_smc/insti_2/\s01_nodes/s01_aw_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                                                                           | gen_wr_a.gen_word_narrow.mem_reg                                              | User Attribute | 32 x 18              | RAM32M16 x 2	  | 
|design_1_i/axi_smc/insti_2/\s01_nodes/s01_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                                                                                 | gen_wr_a.gen_word_narrow.mem_reg                                              | User Attribute | 32 x 138             | RAM32M16 x 10	 | 
|design_1_i/axi_smc/insti_2/\s01_nodes/s01_b_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                                                                | gen_wr_a.gen_word_narrow.mem_reg                                              | User Attribute | 32 x 1               | RAM32X1D x 1	  | 
|design_1_i/axi_smc/insti_2/\s01_nodes/s01_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                                                                                  | gen_wr_a.gen_word_narrow.mem_reg                                              | User Attribute | 32 x 24              | RAM32M16 x 2	  | 
|design_1_i/axi_smc/insti_2/\s01_nodes/s01_w_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                                                                            | gen_wr_a.gen_word_narrow.mem_reg                                              | User Attribute | 32 x 18              | RAM32M16 x 2	  | 
|design_1_i/axi_smc/insti_2/\s01_nodes/s01_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                                                                                  | gen_wr_a.gen_word_narrow.mem_reg                                              | User Attribute | 32 x 160             | RAM32M16 x 12	 | 
|design_1_i/i_0/axi_dma_0/U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER /\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg                                              | Implied        | 16 x 23              | RAM32M16 x 2	  | 
|design_1_i/i_0/axi_dma_0/U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst                                                                     | gen_wr_a.gen_word_narrow.mem_reg                                              | Implied        | 16 x 11              | RAM32M16 x 1	  | 
|design_1_i/i_0/ps8_0_axi_periph/\s00_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst                                                                                                                                        | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 9               | RAM32M16 x 1	  | 
|design_1_i/i_0/ps8_0_axi_periph/\s00_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst                                                                                                                                                        | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 29              | RAM32M16 x 3	  | 
|design_1_i/i_0/ps8_0_axi_periph/\s00_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst                                                                                                                                                          | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 29              | RAM32M16 x 3	  | 
|design_1_i/i_0/radix_sort_accelerat_0_axi_periph/\s01_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst                                                                                                                       | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 9               | RAM32M16 x 1	  | 
|design_1_i/i_0/radix_sort_accelerat_0_axi_periph/\s01_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst                                                                                                                                       | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 29              | RAM32M16 x 3	  | 
|design_1_i/i_0/radix_sort_accelerat_0_axi_periph/\s01_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst                                                                                                                                         | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 29              | RAM32M16 x 3	  | 
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:23 ; elapsed = 00:03:31 . Memory (MB): peak = 3754.297 ; gain = 2244.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5556] The block RAM "design_1_i/radix_sort_accelerat_0/bram_bank_unit/instruction_bram/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
WARNING: [Synth 8-5792] The ram_style = "ultra" set on RAM "design_1_i/radix_sort_accelerat_0/bram_bank_unit/instruction_bram/ram_reg" is ignored because invalid write mode.
WARNING: [Synth 8-5792] The ram_style = "ultra" set on RAM "design_1_i/radix_sort_accelerat_0/bram_bank_unit/instruction_bram/ram_reg" is ignored because invalid write mode.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "design_1_i/radix_sort_accelerat_0/bram_bank_unit/instruction_bram/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 28 for RAM "design_1_i/radix_sort_accelerat_0/bram_bank_unit/instruction_bram/ram_reg"
INFO: [Synth 8-3971] The signal "design_1_i/radix_sort_accelerat_0/bram_bank_unit/instruction_bram/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5556] The block RAM "design_1_i/radix_sort_accelerat_0/bram_bank_unit/bram_out_0/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
WARNING: [Synth 8-5792] The ram_style = "ultra" set on RAM "design_1_i/radix_sort_accelerat_0/bram_bank_unit/bram_out_0/ram_reg" is ignored because invalid write mode.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "design_1_i/radix_sort_accelerat_0/bram_bank_unit/bram_out_0/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "design_1_i/radix_sort_accelerat_0/bram_bank_unit/bram_out_0/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "design_1_i/radix_sort_accelerat_0/bram_bank_unit/bram_out_0/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "design_1_i/radix_sort_accelerat_0/bram_bank_unit/bram_out_0/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "design_1_i/radix_sort_accelerat_0/bram_bank_unit/bram_out_0/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "design_1_i/radix_sort_accelerat_0/bram_bank_unit/bram_out_0/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "design_1_i/radix_sort_accelerat_0/bram_bank_unit/bram_out_0/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "design_1_i/radix_sort_accelerat_0/bram_bank_unit/bram_out_0/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "design_1_i/radix_sort_accelerat_0/bram_bank_unit/bram_out_0/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "design_1_i/radix_sort_accelerat_0/bram_bank_unit/bram_out_0/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "design_1_i/radix_sort_accelerat_0/bram_bank_unit/bram_out_0/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 36 for RAM "design_1_i/radix_sort_accelerat_0/bram_bank_unit/bram_out_0/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM "design_1_i/radix_sort_accelerat_0/bram_bank_unit/bram_out_0/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 18 for RAM "design_1_i/radix_sort_accelerat_0/bram_bank_unit/bram_out_0/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 2 for RAM "design_1_i/radix_sort_accelerat_0/bram_bank_unit/bram_out_0/ram_reg"
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:47 ; elapsed = 00:03:54 . Memory (MB): peak = 3952.641 ; gain = 2442.730
---------------------------------------------------------------------------------
WARNING: [Synth 8-6057] Memory: "bram_bank_unit/sort_data_0_bram/ram_reg" defined in module: "design_1_i/radix_sort_accelerat_0" implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "radix_sort_accelerator_v1_0_S00_AXIS_unit/input_stream_queue_unit/stream_in_queue_bram/ram_reg" defined in module: "design_1_i/radix_sort_accelerat_0" implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "radix_sort_accelerator_v1_0_M00_AXIS_unit/out_data_fifo/stream_out_queue_bram/ram_reg" defined in module: "design_1_i/radix_sort_accelerat_0" implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Ultra RAM: Final Mapping	Report (see note below)
+----------------------------------+------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+---------+--------------+--------------------------+-------------+
|Module Name                       | RTL Object                                                                                     | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | URAM288 | Matrix Shape | FF provided for Pipeline | FF absorbed | 
+----------------------------------+------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+---------+--------------+--------------------------+-------------+
|design_1_i/radix_sort_accelerat_0 | bram_bank_unit/sort_data_0_bram/ram_reg                                                        | 32 K x 128             | W | R |                        |   |   | Port A           | 16      | 8x1          | 0                        | 0           | 
|design_1_i/radix_sort_accelerat_0 | radix_sort_accelerator_v1_0_S00_AXIS_unit/input_stream_queue_unit/stream_in_queue_bram/ram_reg | 1 K x 128              | W |   | 1 K x 128              |   | R | Port A and B     | 2       | 1x1          | 0                        | 0           | 
|design_1_i/radix_sort_accelerat_0 | radix_sort_accelerator_v1_0_M00_AXIS_unit/out_data_fifo/stream_out_queue_bram/ram_reg          | 1 K x 128              | W |   | 1 K x 128              |   | R | Port A and B     | 2       | 1x1          | 0                        | 0           | 
+----------------------------------+------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+---------+--------------+--------------------------+-------------+


Block RAM: Final Mapping	Report
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+------------------------+---+---+-------------------------+---+---+------------------+--------+--------+-------------------------------+
|Module Name                                                                                                                                                                                                                                                 | RTL Object                              | PORT A (Depth x Width) | W | R | PORT B (Depth x Width)  | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights               | 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+------------------------+---+---+-------------------------+---+---+------------------+--------+--------+-------------------------------+
|design_1_i/radix_sort_accelerat_0                                                                                                                                                                                                                           | bram_bank_unit/instruction_bram/ram_reg | 1 K x 64(READ_FIRST)   | W | R | 1 K x 64(READ_FIRST)    | W | R | Port A and B     | 0      | 2      | 1,1                           | 
|design_1_i/radix_sort_accelerat_0                                                                                                                                                                                                                           | bram_bank_unit/bram_out_0/ram_reg       | 32 K x 128(READ_FIRST) | W | R | 32 K x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 114    | 8,8,8,8,8,8,8,8,8,8,8,8,8,8,2 | 
|design_1_i/i_0/axi_dma_0/U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst              | gen_wr_a.gen_word_narrow.mem_reg        | 128 x 147(NO_CHANGE)   | W |   | 128 x 147(NO_CHANGE)    |   | R | Port A and B     | 1      | 2      |                               | 
|design_1_i/i_0/axi_dma_0/U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg        | 128 x 146(NO_CHANGE)   | W |   | 128 x 146(NO_CHANGE)    |   | R | Port A and B     | 1      | 2      |                               | 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+------------------------+---+---+-------------------------+---+---+------------------+--------+--------+-------------------------------+


Distributed RAM: Final Mapping	Report
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+----------------+
|Module Name                                                                                                                                                                                                                                                                                                                      | RTL Object                                                                    | Inference      | Size (Depth x Width) | Primitives     | 
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+----------------+
|design_1_i/axi_smc/insti_2/\m00_nodes/m00_ar_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                                                               | gen_wr_a.gen_word_narrow.mem_reg                                              | User Attribute | 32 x 1               | RAM32X1D x 1	  | 
|design_1_i/axi_smc/insti_2/\m00_nodes/m00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                                                                                 | gen_wr_a.gen_word_narrow.mem_reg                                              | User Attribute | 32 x 156             | RAM32M16 x 12	 | 
|design_1_i/axi_smc/insti_2/\m00_nodes/m00_aw_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                                                               | gen_wr_a.gen_word_narrow.mem_reg                                              | User Attribute | 32 x 1               | RAM32X1D x 1	  | 
|design_1_i/axi_smc/insti_2/\m00_nodes/m00_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                                                                                 | gen_wr_a.gen_word_narrow.mem_reg                                              | User Attribute | 32 x 156             | RAM32M16 x 12	 | 
|design_1_i/axi_smc/insti_2/\m00_nodes/m00_b_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                                                                            | gen_wr_a.gen_word_narrow.mem_reg                                              | User Attribute | 32 x 19              | RAM32M16 x 2	  | 
|design_1_i/axi_smc/insti_2/\m00_nodes/m00_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                                                                                  | gen_wr_a.gen_word_narrow.mem_reg                                              | User Attribute | 32 x 6               | RAM32M16 x 1	  | 
|design_1_i/axi_smc/insti_2/\m00_nodes/m00_r_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                                                                            | gen_wr_a.gen_word_narrow.mem_reg                                              | User Attribute | 32 x 19              | RAM32M16 x 2	  | 
|design_1_i/axi_smc/insti_2/\m00_nodes/m00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                                                                                  | gen_wr_a.gen_word_narrow.mem_reg                                              | User Attribute | 32 x 148             | RAM32M16 x 11	 | 
|design_1_i/axi_smc/insti_2/\m00_nodes/m00_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                                                        | gen_wr_a.gen_word_narrow.mem_reg                                              | User Attribute | 4 x 1                | RAM16X1D x 1	  | 
|design_1_i/axi_smc/insti_2/\m00_nodes/m00_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                                                        | gen_wr_a.gen_word_narrow.mem_reg                                              | User Attribute | 4 x 1                | RAM16X1D x 1	  | 
|design_1_i/axi_smc/insti_2/\m00_nodes/m00_w_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                                                                | gen_wr_a.gen_word_narrow.mem_reg                                              | User Attribute | 32 x 1               | RAM32X1D x 1	  | 
|design_1_i/axi_smc/insti_2/\m00_nodes/m00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                                                                                  | gen_wr_a.gen_word_narrow.mem_reg                                              | User Attribute | 32 x 178             | RAM32M16 x 13	 | 
|design_1_i/axi_smc/insti_2/\s00_nodes/s00_ar_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                                                                           | gen_wr_a.gen_word_narrow.mem_reg                                              | User Attribute | 32 x 18              | RAM32M16 x 2	  | 
|design_1_i/axi_smc/insti_2/\s00_nodes/s00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                                                                                 | gen_wr_a.gen_word_narrow.mem_reg                                              | User Attribute | 32 x 138             | RAM32M16 x 10	 | 
|design_1_i/axi_smc/insti_2/\s00_nodes/s00_r_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                                                                | gen_wr_a.gen_word_narrow.mem_reg                                              | User Attribute | 32 x 1               | RAM32X1D x 1	  | 
|design_1_i/axi_smc/insti_2/\s00_nodes/s00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                                                                                  | gen_wr_a.gen_word_narrow.mem_reg                                              | User Attribute | 32 x 166             | RAM32M16 x 12	 | 
|design_1_i/axi_smc/insti_2/\s01_nodes/s01_aw_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                                                                           | gen_wr_a.gen_word_narrow.mem_reg                                              | User Attribute | 32 x 18              | RAM32M16 x 2	  | 
|design_1_i/axi_smc/insti_2/\s01_nodes/s01_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                                                                                 | gen_wr_a.gen_word_narrow.mem_reg                                              | User Attribute | 32 x 138             | RAM32M16 x 10	 | 
|design_1_i/axi_smc/insti_2/\s01_nodes/s01_b_node/inst /\inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                                                                | gen_wr_a.gen_word_narrow.mem_reg                                              | User Attribute | 32 x 1               | RAM32X1D x 1	  | 
|design_1_i/axi_smc/insti_2/\s01_nodes/s01_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                                                                                  | gen_wr_a.gen_word_narrow.mem_reg                                              | User Attribute | 32 x 24              | RAM32M16 x 2	  | 
|design_1_i/axi_smc/insti_2/\s01_nodes/s01_w_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                                                                            | gen_wr_a.gen_word_narrow.mem_reg                                              | User Attribute | 32 x 18              | RAM32M16 x 2	  | 
|design_1_i/axi_smc/insti_2/\s01_nodes/s01_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                                                                                                  | gen_wr_a.gen_word_narrow.mem_reg                                              | User Attribute | 32 x 160             | RAM32M16 x 12	 | 
|design_1_i/i_0/axi_dma_0/U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER /\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg                                              | Implied        | 16 x 23              | RAM32M16 x 2	  | 
|design_1_i/i_0/axi_dma_0/U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst                                                                     | gen_wr_a.gen_word_narrow.mem_reg                                              | Implied        | 16 x 11              | RAM32M16 x 1	  | 
|design_1_i/i_0/ps8_0_axi_periph/\s00_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst                                                                                                                                        | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 9               | RAM32M16 x 1	  | 
|design_1_i/i_0/ps8_0_axi_periph/\s00_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst                                                                                                                                                        | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 29              | RAM32M16 x 3	  | 
|design_1_i/i_0/ps8_0_axi_periph/\s00_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst                                                                                                                                                          | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 29              | RAM32M16 x 3	  | 
|design_1_i/i_0/radix_sort_accelerat_0_axi_periph/\s01_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst                                                                                                                       | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 9               | RAM32M16 x 1	  | 
|design_1_i/i_0/radix_sort_accelerat_0_axi_periph/\s01_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst                                                                                                                                       | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 29              | RAM32M16 x 3	  | 
|design_1_i/i_0/radix_sort_accelerat_0_axi_periph/\s01_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst                                                                                                                                         | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 29              | RAM32M16 x 3	  | 
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/bram_bank_unit/instruction_bram/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/bram_bank_unit/instruction_bram/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/bram_bank_unit/bram_out_0/ram_reg_bram_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/bram_bank_unit/bram_out_0/ram_reg_bram_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/bram_bank_unit/bram_out_0/ram_reg_bram_19 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/bram_bank_unit/bram_out_0/ram_reg_bram_19 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/bram_bank_unit/bram_out_0/ram_reg_bram_27 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/bram_bank_unit/bram_out_0/ram_reg_bram_27 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/bram_bank_unit/bram_out_0/ram_reg_bram_35 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/bram_bank_unit/bram_out_0/ram_reg_bram_35 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/bram_bank_unit/bram_out_0/ram_reg_bram_43 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/bram_bank_unit/bram_out_0/ram_reg_bram_43 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/bram_bank_unit/bram_out_0/ram_reg_bram_51 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/bram_bank_unit/bram_out_0/ram_reg_bram_51 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/bram_bank_unit/bram_out_0/ram_reg_bram_59 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/bram_bank_unit/bram_out_0/ram_reg_bram_59 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/bram_bank_unit/bram_out_0/ram_reg_bram_67 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/bram_bank_unit/bram_out_0/ram_reg_bram_67 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/bram_bank_unit/bram_out_0/ram_reg_bram_75 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/bram_bank_unit/bram_out_0/ram_reg_bram_75 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/bram_bank_unit/bram_out_0/ram_reg_bram_83 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/bram_bank_unit/bram_out_0/ram_reg_bram_83 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/bram_bank_unit/bram_out_0/ram_reg_bram_91 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/bram_bank_unit/bram_out_0/ram_reg_bram_91 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/bram_bank_unit/bram_out_0/ram_reg_bram_99 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/bram_bank_unit/bram_out_0/ram_reg_bram_99 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/bram_bank_unit/bram_out_0/ram_reg_bram_109 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/bram_bank_unit/bram_out_0/ram_reg_bram_109 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/bram_bank_unit/bram_out_0/ram_reg_bram_117 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/bram_bank_unit/bram_out_0/ram_reg_bram_117 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/bram_bank_unit/bram_out_0/ram_reg_bram_119 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_main_unit/bram_bank_unit/bram_out_0/ram_reg_bram_119 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_v1_0_S00_AXIS_unit/input_stream_queue_unit/stream_in_queue_bram/ram_reg_uram_0 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_v1_0_S00_AXIS_unit/input_stream_queue_unit/stream_in_queue_bram/ram_reg_uram_1 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_v1_0_M00_AXIS_unit/out_data_fifo/stream_out_queue_bram/ram_reg_uram_0 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance design_1_i/radix_sort_accelerat_0/inst/radix_sort_accelerator_v1_0_M00_AXIS_unit/out_data_fifo/stream_out_queue_bram/ram_reg_uram_1 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:13 ; elapsed = 00:04:22 . Memory (MB): peak = 4147.633 ; gain = 2637.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin I_AXI_DMA_REG_MODULE/strm_valid_int2_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin I_AXI_DMA_REG_MODULE/strm_valid_int_cdc_to_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[0]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[7]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[6]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[5]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[4]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[3]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[2]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[1]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[6] to constant 0
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/07be/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1812]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/07be/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1812]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/07be/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1812]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/07be/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1812]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/07be/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1812]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/07be/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1812]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/07be/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1812]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/07be/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1812]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/07be/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2257]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/07be/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2257]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/07be/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2257]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/07be/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2257]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/07be/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2257]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/07be/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2257]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/07be/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2257]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/07be/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2257]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/07be/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1443]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/07be/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1443]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/07be/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1443]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/07be/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1443]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/07be/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1443]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/07be/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1443]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/07be/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1443]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/07be/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1443]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/07be/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:684]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/07be/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:684]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/07be/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:684]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/07be/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:684]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/07be/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:684]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/07be/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:684]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/07be/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:684]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/07be/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:684]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/07be/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:684]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/07be/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:684]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/07be/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:684]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/07be/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:684]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/07be/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:684]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/07be/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:684]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/07be/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:684]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/07be/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:684]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/07be/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1894]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/07be/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1894]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/07be/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/07be/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/07be/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/07be/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/07be/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/07be/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/07be/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/07be/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/07be/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/07be/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/07be/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/07be/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/07be/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/07be/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/07be/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/07be/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/07be/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/07be/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/07be/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/07be/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/07be/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/07be/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/07be/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/07be/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/07be/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/07be/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/07be/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/07be/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/07be/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/07be/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/07be/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/07be/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/07be/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/07be/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/07be/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/07be/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/07be/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/07be/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/07be/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/07be/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/07be/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/07be/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/07be/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/07be/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/07be/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/07be/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/07be/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/07be/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/07be/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/07be/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/07be/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/07be/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/07be/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/07be/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/07be/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/07be/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/07be/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.srcs/sources_1/bd/design_1/ipshared/07be/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1914]
INFO: [Common 17-14] Message 'Synth 8-5396' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:20 ; elapsed = 00:04:30 . Memory (MB): peak = 4154.289 ; gain = 2644.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:20 ; elapsed = 00:04:30 . Memory (MB): peak = 4154.289 ; gain = 2644.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:23 ; elapsed = 00:04:32 . Memory (MB): peak = 4154.289 ; gain = 2644.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:23 ; elapsed = 00:04:32 . Memory (MB): peak = 4154.289 ; gain = 2644.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:23 ; elapsed = 00:04:33 . Memory (MB): peak = 4154.289 ; gain = 2644.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:24 ; elapsed = 00:04:33 . Memory (MB): peak = 4154.289 ; gain = 2644.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+--------------------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name                 | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+--------------------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | INFERRED_GEN.data_reg[5] | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__1     | INFERRED_GEN.data_reg[5] | 33     | 33         | 33     | 0       | 0      | 0      | 0      | 
|dsrl__2     | shift_reg_reg            | 16     | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__3     | memory_reg[31]           | 34     | 34         | 0      | 34      | 0      | 0      | 0      | 
|dsrl__4     | memory_reg[31]           | 2      | 2          | 0      | 2       | 0      | 0      | 0      | 
+------------+--------------------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     8|
|2     |BUFG_PS  |     1|
|3     |CARRY8   |   221|
|4     |LUT1     |   816|
|5     |LUT2     |  2206|
|6     |LUT3     |  3119|
|7     |LUT4     |  2410|
|8     |LUT5     |  2929|
|9     |LUT6     |  5460|
|10    |MUXF7    |    17|
|11    |PS8      |     1|
|12    |RAM16X1D |     2|
|13    |RAM32M16 |   122|
|14    |RAM32X1D |     5|
|15    |RAMB18E2 |     2|
|16    |RAMB36E2 |   120|
|26    |SRL16    |     2|
|27    |SRL16E   |    62|
|28    |SRLC32E  |    70|
|29    |URAM288  |    20|
|33    |FDCE     |   138|
|34    |FDPE     |    66|
|35    |FDR      |    20|
|36    |FDRE     | 14983|
|37    |FDSE     |   354|
|38    |LD       |   256|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:24 ; elapsed = 00:04:33 . Memory (MB): peak = 4154.289 ; gain = 2644.379
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 96 critical warnings and 1835 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:05 ; elapsed = 00:03:46 . Memory (MB): peak = 4154.289 ; gain = 2149.523
Synthesis Optimization Complete : Time (s): cpu = 00:04:24 ; elapsed = 00:04:33 . Memory (MB): peak = 4154.289 ; gain = 2644.379
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 4168.957 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 653 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 4187.621 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 415 instances were transformed.
  BUFG => BUFGCE: 8 instances
  FDR => FDRE: 20 instances
  LD => LDCE: 256 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 2 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 122 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 5 instances
  SRL16 => SRL16E: 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
682 Infos, 583 Warnings, 198 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:47 ; elapsed = 00:04:59 . Memory (MB): peak = 4187.621 ; gain = 3158.801
INFO: [Common 17-1381] The checkpoint 'C:/Projects/Accelerator/near-memory-radix-sort/Hardware/near_memory_radix_sort/near_memory_radix_sort.runs/synth_1/design_1_wrapper.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 4187.621 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jun 30 10:40:30 2021...
