sorted 0
sorted 0
sorted 0
sorted 0
sorted 0
2.664985
instruction cache misses l2

  l2 cache instruction misses                                  550000

