// Seed: 2228415025
module module_0 (
    input tri1 id_0
    , id_3,
    input tri  id_1
);
  assign id_3[1] = 1'b0;
  assign module_1.id_22 = 0;
  wand id_4 = 1 - id_1;
  wire id_5, id_6, id_7;
endmodule
module module_1 (
    output wand id_0,
    input supply0 id_1,
    input supply1 id_2,
    output tri1 id_3,
    input supply1 id_4,
    input wand id_5,
    output wire id_6,
    input supply0 id_7,
    output supply0 id_8,
    output logic id_9,
    output tri0 id_10,
    output uwire id_11,
    input tri0 id_12,
    input wire id_13,
    input tri1 id_14,
    input uwire id_15,
    input supply0 id_16,
    output uwire id_17,
    input uwire id_18,
    input uwire id_19,
    input tri0 id_20,
    input wire id_21,
    input tri1 id_22
);
  always @(posedge 1'b0 or posedge 1'b0) begin : LABEL_0
    id_9 <= 1'b0;
  end
  module_0 modCall_1 (
      id_20,
      id_22
  );
endmodule
