{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1698845658555 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1698845658555 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 01 10:34:18 2023 " "Processing started: Wed Nov 01 10:34:18 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1698845658555 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1698845658555 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ajuste_PWM -c ajuste_PWM " "Command: quartus_map --read_settings_files=on --write_settings_files=off ajuste_PWM -c ajuste_PWM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1698845658555 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1698845659023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ajuste_pwm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ajuste_pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ajuste_pwm-ajuste_pwm_arch " "Found design unit 1: ajuste_pwm-ajuste_pwm_arch" {  } { { "ajuste_PWM.vhd" "" { Text "C:/altera/13.0sp1/VHDL09_C/ajuste_PWM.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698845659725 ""} { "Info" "ISGN_ENTITY_NAME" "1 ajuste_pwm " "Found entity 1: ajuste_pwm" {  } { { "ajuste_PWM.vhd" "" { Text "C:/altera/13.0sp1/VHDL09_C/ajuste_PWM.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698845659725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698845659725 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ajuste_PWM " "Elaborating entity \"ajuste_PWM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1698845659788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador contador:inst0 " "Elaborating entity \"contador\" for hierarchy \"contador:inst0\"" {  } { { "ajuste_PWM.vhd" "inst0" { Text "C:/altera/13.0sp1/VHDL09_C/ajuste_PWM.vhd" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698845659803 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "contador:inst0 " "Elaborated megafunction instantiation \"contador:inst0\"" {  } { { "ajuste_PWM.vhd" "" { Text "C:/altera/13.0sp1/VHDL09_C/ajuste_PWM.vhd" 18 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698845659803 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "contador:inst0 " "Instantiated megafunction \"contador:inst0\" with the following parameter:" {  } { { "ajuste_PWM.vhd" "" { Text "C:/altera/13.0sp1/VHDL09_C/ajuste_PWM.vhd" 18 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1698845659803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_dec7seg_vhdl contador:inst0\|my_dec7seg_vhdl:dec1 " "Elaborating entity \"my_dec7seg_vhdl\" for hierarchy \"contador:inst0\|my_dec7seg_vhdl:dec1\"" {  } { { "contador.vhd" "dec1" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/teste/contador.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698845659819 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "contador:inst0\|my_dec7seg_vhdl:dec1 contador:inst0 " "Elaborated megafunction instantiation \"contador:inst0\|my_dec7seg_vhdl:dec1\", which is child of megafunction instantiation \"contador:inst0\"" {  } { { "contador.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/teste/contador.vhd" 42 0 0 } } { "ajuste_PWM.vhd" "" { Text "C:/altera/13.0sp1/VHDL09_C/ajuste_PWM.vhd" 18 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698845659819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm pwm:inst1 " "Elaborating entity \"pwm\" for hierarchy \"pwm:inst1\"" {  } { { "ajuste_PWM.vhd" "inst1" { Text "C:/altera/13.0sp1/VHDL09_C/ajuste_PWM.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698845659835 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pwm:inst1 " "Elaborated megafunction instantiation \"pwm:inst1\"" {  } { { "ajuste_PWM.vhd" "" { Text "C:/altera/13.0sp1/VHDL09_C/ajuste_PWM.vhd" 55 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698845659835 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pwm:inst1 " "Instantiated megafunction \"pwm:inst1\" with the following parameter:" {  } { { "ajuste_PWM.vhd" "" { Text "C:/altera/13.0sp1/VHDL09_C/ajuste_PWM.vhd" 55 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1698845659835 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "5 " "Inferred 5 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "contador:inst0\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"contador:inst0\|Mod0\"" {  } { { "teste/my_package.vhd" "Mod0" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/teste/my_package.vhd" 68 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698845660303 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "contador:inst0\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"contador:inst0\|Mod1\"" {  } { { "teste/my_package.vhd" "Mod1" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/teste/my_package.vhd" 69 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698845660303 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "contador:inst0\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"contador:inst0\|Div0\"" {  } { { "teste/my_package.vhd" "Div0" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/teste/my_package.vhd" 69 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698845660303 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "contador:inst0\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"contador:inst0\|Mod2\"" {  } { { "teste/my_package.vhd" "Mod2" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/teste/my_package.vhd" 70 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698845660303 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "contador:inst0\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"contador:inst0\|Div1\"" {  } { { "teste/my_package.vhd" "Div1" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/teste/my_package.vhd" 70 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698845660303 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1698845660303 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "contador:inst0\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"contador:inst0\|lpm_divide:Mod0\"" {  } { { "teste/my_package.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/teste/my_package.vhd" 68 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698845660365 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "contador:inst0\|lpm_divide:Mod0 " "Instantiated megafunction \"contador:inst0\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698845660365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698845660365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698845660365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698845660365 ""}  } { { "teste/my_package.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/teste/my_package.vhd" 68 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1698845660365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_85m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_85m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_85m " "Found entity 1: lpm_divide_85m" {  } { { "db/lpm_divide_85m.tdf" "" { Text "C:/altera/13.0sp1/VHDL09_C/db/lpm_divide_85m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698845660459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698845660459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_fkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_fkh " "Found entity 1: sign_div_unsign_fkh" {  } { { "db/sign_div_unsign_fkh.tdf" "" { Text "C:/altera/13.0sp1/VHDL09_C/db/sign_div_unsign_fkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698845660474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698845660474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_00f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_00f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_00f " "Found entity 1: alt_u_div_00f" {  } { { "db/alt_u_div_00f.tdf" "" { Text "C:/altera/13.0sp1/VHDL09_C/db/alt_u_div_00f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698845660490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698845660490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "C:/altera/13.0sp1/VHDL09_C/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698845660599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698845660599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "C:/altera/13.0sp1/VHDL09_C/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698845660693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698845660693 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "contador:inst0\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"contador:inst0\|lpm_divide:Mod1\"" {  } { { "teste/my_package.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/teste/my_package.vhd" 69 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698845660708 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "contador:inst0\|lpm_divide:Mod1 " "Instantiated megafunction \"contador:inst0\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698845660708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698845660708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698845660708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698845660708 ""}  } { { "teste/my_package.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/teste/my_package.vhd" 69 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1698845660708 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "contador:inst0\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"contador:inst0\|lpm_divide:Div0\"" {  } { { "teste/my_package.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/teste/my_package.vhd" 69 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698845660724 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "contador:inst0\|lpm_divide:Div0 " "Instantiated megafunction \"contador:inst0\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698845660724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698845660724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698845660724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698845660724 ""}  } { { "teste/my_package.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/teste/my_package.vhd" 69 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1698845660724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_1dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_1dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_1dm " "Found entity 1: lpm_divide_1dm" {  } { { "db/lpm_divide_1dm.tdf" "" { Text "C:/altera/13.0sp1/VHDL09_C/db/lpm_divide_1dm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698845660802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698845660802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "C:/altera/13.0sp1/VHDL09_C/db/sign_div_unsign_bkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698845660817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698845660817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ove.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ove.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ove " "Found entity 1: alt_u_div_ove" {  } { { "db/alt_u_div_ove.tdf" "" { Text "C:/altera/13.0sp1/VHDL09_C/db/alt_u_div_ove.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698845660833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698845660833 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "contador:inst0\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"contador:inst0\|lpm_divide:Mod2\"" {  } { { "teste/my_package.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/teste/my_package.vhd" 70 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698845660849 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "contador:inst0\|lpm_divide:Mod2 " "Instantiated megafunction \"contador:inst0\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698845660849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698845660849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698845660849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698845660849 ""}  } { { "teste/my_package.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/teste/my_package.vhd" 70 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1698845660849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_h6m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_h6m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_h6m " "Found entity 1: lpm_divide_h6m" {  } { { "db/lpm_divide_h6m.tdf" "" { Text "C:/altera/13.0sp1/VHDL09_C/db/lpm_divide_h6m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698845660942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698845660942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_1nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_1nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_1nh " "Found entity 1: sign_div_unsign_1nh" {  } { { "db/sign_div_unsign_1nh.tdf" "" { Text "C:/altera/13.0sp1/VHDL09_C/db/sign_div_unsign_1nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698845660958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698845660958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_45f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_45f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_45f " "Found entity 1: alt_u_div_45f" {  } { { "db/alt_u_div_45f.tdf" "" { Text "C:/altera/13.0sp1/VHDL09_C/db/alt_u_div_45f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698845660973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698845660973 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "contador:inst0\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"contador:inst0\|lpm_divide:Div1\"" {  } { { "teste/my_package.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/teste/my_package.vhd" 70 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698845660989 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "contador:inst0\|lpm_divide:Div1 " "Instantiated megafunction \"contador:inst0\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698845660989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698845660989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698845660989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698845660989 ""}  } { { "teste/my_package.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/teste/my_package.vhd" 70 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1698845660989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_4dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_4dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_4dm " "Found entity 1: lpm_divide_4dm" {  } { { "db/lpm_divide_4dm.tdf" "" { Text "C:/altera/13.0sp1/VHDL09_C/db/lpm_divide_4dm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698845661083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698845661083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ekh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ekh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ekh " "Found entity 1: sign_div_unsign_ekh" {  } { { "db/sign_div_unsign_ekh.tdf" "" { Text "C:/altera/13.0sp1/VHDL09_C/db/sign_div_unsign_ekh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698845661098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698845661098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_uve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_uve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_uve " "Found entity 1: alt_u_div_uve" {  } { { "db/alt_u_div_uve.tdf" "" { Text "C:/altera/13.0sp1/VHDL09_C/db/alt_u_div_uve.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698845661114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698845661114 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "B2 GND " "Pin \"B2\" is stuck at GND" {  } { { "ajuste_PWM.vhd" "" { Text "C:/altera/13.0sp1/VHDL09_C/ajuste_PWM.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1698845661785 "|ajuste_pwm|B2"} { "Warning" "WMLS_MLS_STUCK_PIN" "A3 GND " "Pin \"A3\" is stuck at GND" {  } { { "ajuste_PWM.vhd" "" { Text "C:/altera/13.0sp1/VHDL09_C/ajuste_PWM.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1698845661785 "|ajuste_pwm|A3"} { "Warning" "WMLS_MLS_STUCK_PIN" "B3 GND " "Pin \"B3\" is stuck at GND" {  } { { "ajuste_PWM.vhd" "" { Text "C:/altera/13.0sp1/VHDL09_C/ajuste_PWM.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1698845661785 "|ajuste_pwm|B3"} { "Warning" "WMLS_MLS_STUCK_PIN" "C3 GND " "Pin \"C3\" is stuck at GND" {  } { { "ajuste_PWM.vhd" "" { Text "C:/altera/13.0sp1/VHDL09_C/ajuste_PWM.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1698845661785 "|ajuste_pwm|C3"} { "Warning" "WMLS_MLS_STUCK_PIN" "D3 GND " "Pin \"D3\" is stuck at GND" {  } { { "ajuste_PWM.vhd" "" { Text "C:/altera/13.0sp1/VHDL09_C/ajuste_PWM.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1698845661785 "|ajuste_pwm|D3"} { "Warning" "WMLS_MLS_STUCK_PIN" "E3 GND " "Pin \"E3\" is stuck at GND" {  } { { "ajuste_PWM.vhd" "" { Text "C:/altera/13.0sp1/VHDL09_C/ajuste_PWM.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1698845661785 "|ajuste_pwm|E3"} { "Warning" "WMLS_MLS_STUCK_PIN" "F3 GND " "Pin \"F3\" is stuck at GND" {  } { { "ajuste_PWM.vhd" "" { Text "C:/altera/13.0sp1/VHDL09_C/ajuste_PWM.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1698845661785 "|ajuste_pwm|F3"} { "Warning" "WMLS_MLS_STUCK_PIN" "G3 VCC " "Pin \"G3\" is stuck at VCC" {  } { { "ajuste_PWM.vhd" "" { Text "C:/altera/13.0sp1/VHDL09_C/ajuste_PWM.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1698845661785 "|ajuste_pwm|G3"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1698845661785 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1698845662190 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698845662190 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "476 " "Implemented 476 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1698845662284 ""} { "Info" "ICUT_CUT_TM_OPINS" "37 " "Implemented 37 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1698845662284 ""} { "Info" "ICUT_CUT_TM_LCELLS" "436 " "Implemented 436 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1698845662284 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1698845662284 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "504 " "Peak virtual memory: 504 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1698845662315 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 01 10:34:22 2023 " "Processing ended: Wed Nov 01 10:34:22 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1698845662315 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1698845662315 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1698845662315 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1698845662315 ""}
