begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|//===-- PPCHazardRecognizers.h - PowerPC Hazard Recognizers -----*- C++ -*-===//
end_comment

begin_comment
comment|//
end_comment

begin_comment
comment|//                     The LLVM Compiler Infrastructure
end_comment

begin_comment
comment|//
end_comment

begin_comment
comment|// This file is distributed under the University of Illinois Open Source
end_comment

begin_comment
comment|// License. See LICENSE.TXT for details.
end_comment

begin_comment
comment|//
end_comment

begin_comment
comment|//===----------------------------------------------------------------------===//
end_comment

begin_comment
comment|//
end_comment

begin_comment
comment|// This file defines hazard recognizers for scheduling on PowerPC processors.
end_comment

begin_comment
comment|//
end_comment

begin_comment
comment|//===----------------------------------------------------------------------===//
end_comment

begin_ifndef
ifndef|#
directive|ifndef
name|LLVM_LIB_TARGET_POWERPC_PPCHAZARDRECOGNIZERS_H
end_ifndef

begin_define
define|#
directive|define
name|LLVM_LIB_TARGET_POWERPC_PPCHAZARDRECOGNIZERS_H
end_define

begin_include
include|#
directive|include
file|"PPCInstrInfo.h"
end_include

begin_include
include|#
directive|include
file|"llvm/CodeGen/ScheduleHazardRecognizer.h"
end_include

begin_include
include|#
directive|include
file|"llvm/CodeGen/ScoreboardHazardRecognizer.h"
end_include

begin_include
include|#
directive|include
file|"llvm/CodeGen/SelectionDAGNodes.h"
end_include

begin_decl_stmt
name|namespace
name|llvm
block|{
comment|/// PPCDispatchGroupSBHazardRecognizer - This class implements a scoreboard-based
comment|/// hazard recognizer for PPC ooo processors with dispatch-group hazards.
name|class
name|PPCDispatchGroupSBHazardRecognizer
range|:
name|public
name|ScoreboardHazardRecognizer
block|{
specifier|const
name|ScheduleDAG
operator|*
name|DAG
block|;
name|SmallVector
operator|<
name|SUnit
operator|*
block|,
literal|7
operator|>
name|CurGroup
block|;
name|unsigned
name|CurSlots
block|,
name|CurBranches
block|;
name|bool
name|isLoadAfterStore
argument_list|(
name|SUnit
operator|*
name|SU
argument_list|)
block|;
name|bool
name|isBCTRAfterSet
argument_list|(
name|SUnit
operator|*
name|SU
argument_list|)
block|;
name|bool
name|mustComeFirst
argument_list|(
specifier|const
name|MCInstrDesc
operator|*
name|MCID
argument_list|,
name|unsigned
operator|&
name|NSlots
argument_list|)
block|;
name|public
operator|:
name|PPCDispatchGroupSBHazardRecognizer
argument_list|(
specifier|const
name|InstrItineraryData
operator|*
name|ItinData
argument_list|,
specifier|const
name|ScheduleDAG
operator|*
name|DAG_
argument_list|)
operator|:
name|ScoreboardHazardRecognizer
argument_list|(
name|ItinData
argument_list|,
name|DAG_
argument_list|)
block|,
name|DAG
argument_list|(
name|DAG_
argument_list|)
block|,
name|CurSlots
argument_list|(
literal|0
argument_list|)
block|,
name|CurBranches
argument_list|(
literal|0
argument_list|)
block|{}
name|HazardType
name|getHazardType
argument_list|(
argument|SUnit *SU
argument_list|,
argument|int Stalls
argument_list|)
name|override
block|;
name|bool
name|ShouldPreferAnother
argument_list|(
argument|SUnit* SU
argument_list|)
name|override
block|;
name|unsigned
name|PreEmitNoops
argument_list|(
argument|SUnit *SU
argument_list|)
name|override
block|;
name|void
name|EmitInstruction
argument_list|(
argument|SUnit *SU
argument_list|)
name|override
block|;
name|void
name|AdvanceCycle
argument_list|()
name|override
block|;
name|void
name|RecedeCycle
argument_list|()
name|override
block|;
name|void
name|Reset
argument_list|()
name|override
block|;
name|void
name|EmitNoop
argument_list|()
name|override
block|; }
decl_stmt|;
comment|/// PPCHazardRecognizer970 - This class defines a finite state automata that
comment|/// models the dispatch logic on the PowerPC 970 (aka G5) processor.  This
comment|/// promotes good dispatch group formation and implements noop insertion to
comment|/// avoid structural hazards that cause significant performance penalties (e.g.
comment|/// setting the CTR register then branching through it within a dispatch group),
comment|/// or storing then loading from the same address within a dispatch group.
name|class
name|PPCHazardRecognizer970
range|:
name|public
name|ScheduleHazardRecognizer
block|{
specifier|const
name|ScheduleDAG
operator|&
name|DAG
block|;
name|unsigned
name|NumIssued
block|;
comment|// Number of insts issued, including advanced cycles.
comment|// Various things that can cause a structural hazard.
comment|// HasCTRSet - If the CTR register is set in this group, disallow BCTRL.
name|bool
name|HasCTRSet
block|;
comment|// StoredPtr - Keep track of the address of any store.  If we see a load from
comment|// the same address (or one that aliases it), disallow the store.  We can have
comment|// up to four stores in one dispatch group, hence we track up to 4.
comment|//
comment|// This is null if we haven't seen a store yet.  We keep track of both
comment|// operands of the store here, since we support [r+r] and [r+i] addressing.
specifier|const
name|Value
operator|*
name|StoreValue
index|[
literal|4
index|]
block|;
name|int64_t
name|StoreOffset
index|[
literal|4
index|]
block|;
name|uint64_t
name|StoreSize
index|[
literal|4
index|]
block|;
name|unsigned
name|NumStores
block|;
name|public
operator|:
name|PPCHazardRecognizer970
argument_list|(
specifier|const
name|ScheduleDAG
operator|&
name|DAG
argument_list|)
block|;
name|HazardType
name|getHazardType
argument_list|(
argument|SUnit *SU
argument_list|,
argument|int Stalls
argument_list|)
name|override
block|;
name|void
name|EmitInstruction
argument_list|(
argument|SUnit *SU
argument_list|)
name|override
block|;
name|void
name|AdvanceCycle
argument_list|()
name|override
block|;
name|void
name|Reset
argument_list|()
name|override
block|;
name|private
operator|:
comment|/// EndDispatchGroup - Called when we are finishing a new dispatch group.
comment|///
name|void
name|EndDispatchGroup
argument_list|()
block|;
comment|/// GetInstrType - Classify the specified powerpc opcode according to its
comment|/// pipeline.
name|PPCII
operator|::
name|PPC970_Unit
name|GetInstrType
argument_list|(
argument|unsigned Opcode
argument_list|,
argument|bool&isFirst
argument_list|,
argument|bool&isSingle
argument_list|,
argument|bool&isCracked
argument_list|,
argument|bool&isLoad
argument_list|,
argument|bool&isStore
argument_list|)
block|;
name|bool
name|isLoadOfStoredAddress
argument_list|(
argument|uint64_t LoadSize
argument_list|,
argument|int64_t LoadOffset
argument_list|,
argument|const Value *LoadValue
argument_list|)
specifier|const
block|; }
decl_stmt|;
block|}
end_decl_stmt

begin_comment
comment|// end namespace llvm
end_comment

begin_endif
endif|#
directive|endif
end_endif

end_unit

