|ALU_unit
A[0] => add_sub:adder16.A[0]
A[0] => add_sub:sub16.A[0]
A[0] => mul:mul16.a[0]
A[0] => and16bit:and16.A[0]
A[0] => or16bit:or16.A[0]
A[0] => imp16bit:imp16.A[0]
A[1] => add_sub:adder16.A[1]
A[1] => add_sub:sub16.A[1]
A[1] => mul:mul16.a[1]
A[1] => and16bit:and16.A[1]
A[1] => or16bit:or16.A[1]
A[1] => imp16bit:imp16.A[1]
A[2] => add_sub:adder16.A[2]
A[2] => add_sub:sub16.A[2]
A[2] => mul:mul16.a[2]
A[2] => and16bit:and16.A[2]
A[2] => or16bit:or16.A[2]
A[2] => imp16bit:imp16.A[2]
A[3] => add_sub:adder16.A[3]
A[3] => add_sub:sub16.A[3]
A[3] => mul:mul16.a[3]
A[3] => and16bit:and16.A[3]
A[3] => or16bit:or16.A[3]
A[3] => imp16bit:imp16.A[3]
A[4] => add_sub:adder16.A[4]
A[4] => add_sub:sub16.A[4]
A[4] => and16bit:and16.A[4]
A[4] => or16bit:or16.A[4]
A[4] => imp16bit:imp16.A[4]
A[5] => add_sub:adder16.A[5]
A[5] => add_sub:sub16.A[5]
A[5] => and16bit:and16.A[5]
A[5] => or16bit:or16.A[5]
A[5] => imp16bit:imp16.A[5]
A[6] => add_sub:adder16.A[6]
A[6] => add_sub:sub16.A[6]
A[6] => and16bit:and16.A[6]
A[6] => or16bit:or16.A[6]
A[6] => imp16bit:imp16.A[6]
A[7] => add_sub:adder16.A[7]
A[7] => add_sub:sub16.A[7]
A[7] => and16bit:and16.A[7]
A[7] => or16bit:or16.A[7]
A[7] => imp16bit:imp16.A[7]
A[8] => add_sub:adder16.A[8]
A[8] => add_sub:sub16.A[8]
A[8] => and16bit:and16.A[8]
A[8] => or16bit:or16.A[8]
A[8] => imp16bit:imp16.A[8]
A[9] => add_sub:adder16.A[9]
A[9] => add_sub:sub16.A[9]
A[9] => and16bit:and16.A[9]
A[9] => or16bit:or16.A[9]
A[9] => imp16bit:imp16.A[9]
A[10] => add_sub:adder16.A[10]
A[10] => add_sub:sub16.A[10]
A[10] => and16bit:and16.A[10]
A[10] => or16bit:or16.A[10]
A[10] => imp16bit:imp16.A[10]
A[11] => add_sub:adder16.A[11]
A[11] => add_sub:sub16.A[11]
A[11] => and16bit:and16.A[11]
A[11] => or16bit:or16.A[11]
A[11] => imp16bit:imp16.A[11]
A[12] => add_sub:adder16.A[12]
A[12] => add_sub:sub16.A[12]
A[12] => and16bit:and16.A[12]
A[12] => or16bit:or16.A[12]
A[12] => imp16bit:imp16.A[12]
A[13] => add_sub:adder16.A[13]
A[13] => add_sub:sub16.A[13]
A[13] => and16bit:and16.A[13]
A[13] => or16bit:or16.A[13]
A[13] => imp16bit:imp16.A[13]
A[14] => add_sub:adder16.A[14]
A[14] => add_sub:sub16.A[14]
A[14] => and16bit:and16.A[14]
A[14] => or16bit:or16.A[14]
A[14] => imp16bit:imp16.A[14]
A[15] => add_sub:adder16.A[15]
A[15] => add_sub:sub16.A[15]
A[15] => and16bit:and16.A[15]
A[15] => or16bit:or16.A[15]
A[15] => imp16bit:imp16.A[15]
B[0] => add_sub:adder16.B[0]
B[0] => add_sub:sub16.B[0]
B[0] => mul:mul16.b[0]
B[0] => and16bit:and16.B[0]
B[0] => or16bit:or16.B[0]
B[0] => imp16bit:imp16.B[0]
B[1] => add_sub:adder16.B[1]
B[1] => add_sub:sub16.B[1]
B[1] => mul:mul16.b[1]
B[1] => and16bit:and16.B[1]
B[1] => or16bit:or16.B[1]
B[1] => imp16bit:imp16.B[1]
B[2] => add_sub:adder16.B[2]
B[2] => add_sub:sub16.B[2]
B[2] => mul:mul16.b[2]
B[2] => and16bit:and16.B[2]
B[2] => or16bit:or16.B[2]
B[2] => imp16bit:imp16.B[2]
B[3] => add_sub:adder16.B[3]
B[3] => add_sub:sub16.B[3]
B[3] => mul:mul16.b[3]
B[3] => and16bit:and16.B[3]
B[3] => or16bit:or16.B[3]
B[3] => imp16bit:imp16.B[3]
B[4] => add_sub:adder16.B[4]
B[4] => add_sub:sub16.B[4]
B[4] => and16bit:and16.B[4]
B[4] => or16bit:or16.B[4]
B[4] => imp16bit:imp16.B[4]
B[5] => add_sub:adder16.B[5]
B[5] => add_sub:sub16.B[5]
B[5] => and16bit:and16.B[5]
B[5] => or16bit:or16.B[5]
B[5] => imp16bit:imp16.B[5]
B[6] => add_sub:adder16.B[6]
B[6] => add_sub:sub16.B[6]
B[6] => and16bit:and16.B[6]
B[6] => or16bit:or16.B[6]
B[6] => imp16bit:imp16.B[6]
B[7] => add_sub:adder16.B[7]
B[7] => add_sub:sub16.B[7]
B[7] => and16bit:and16.B[7]
B[7] => or16bit:or16.B[7]
B[7] => imp16bit:imp16.B[7]
B[8] => add_sub:adder16.B[8]
B[8] => add_sub:sub16.B[8]
B[8] => and16bit:and16.B[8]
B[8] => or16bit:or16.B[8]
B[8] => imp16bit:imp16.B[8]
B[9] => add_sub:adder16.B[9]
B[9] => add_sub:sub16.B[9]
B[9] => and16bit:and16.B[9]
B[9] => or16bit:or16.B[9]
B[9] => imp16bit:imp16.B[9]
B[10] => add_sub:adder16.B[10]
B[10] => add_sub:sub16.B[10]
B[10] => and16bit:and16.B[10]
B[10] => or16bit:or16.B[10]
B[10] => imp16bit:imp16.B[10]
B[11] => add_sub:adder16.B[11]
B[11] => add_sub:sub16.B[11]
B[11] => and16bit:and16.B[11]
B[11] => or16bit:or16.B[11]
B[11] => imp16bit:imp16.B[11]
B[12] => add_sub:adder16.B[12]
B[12] => add_sub:sub16.B[12]
B[12] => and16bit:and16.B[12]
B[12] => or16bit:or16.B[12]
B[12] => imp16bit:imp16.B[12]
B[13] => add_sub:adder16.B[13]
B[13] => add_sub:sub16.B[13]
B[13] => and16bit:and16.B[13]
B[13] => or16bit:or16.B[13]
B[13] => imp16bit:imp16.B[13]
B[14] => add_sub:adder16.B[14]
B[14] => add_sub:sub16.B[14]
B[14] => and16bit:and16.B[14]
B[14] => or16bit:or16.B[14]
B[14] => imp16bit:imp16.B[14]
B[15] => add_sub:adder16.B[15]
B[15] => add_sub:sub16.B[15]
B[15] => and16bit:and16.B[15]
B[15] => or16bit:or16.B[15]
B[15] => imp16bit:imp16.B[15]
p => mux8x1:mux8.s2
q => mux8x1:mux8.s1
r => mux8x1:mux8.s0
C[0] <= mux8x1:mux8.Qout[0]
C[1] <= mux8x1:mux8.Qout[1]
C[2] <= mux8x1:mux8.Qout[2]
C[3] <= mux8x1:mux8.Qout[3]
C[4] <= mux8x1:mux8.Qout[4]
C[5] <= mux8x1:mux8.Qout[5]
C[6] <= mux8x1:mux8.Qout[6]
C[7] <= mux8x1:mux8.Qout[7]
C[8] <= mux8x1:mux8.Qout[8]
C[9] <= mux8x1:mux8.Qout[9]
C[10] <= mux8x1:mux8.Qout[10]
C[11] <= mux8x1:mux8.Qout[11]
C[12] <= mux8x1:mux8.Qout[12]
C[13] <= mux8x1:mux8.Qout[13]
C[14] <= mux8x1:mux8.Qout[14]
C[15] <= mux8x1:mux8.Qout[15]
carry_flag <= add_sub:adder16.Cout
zero_flag <= zeroflag:zerochecker.Y


|ALU_unit|add_sub:adder16
A[0] => FULLADDER:FA1.A
A[1] => FULLADDER:fullADDER_gen:1:FA.A
A[2] => FULLADDER:fullADDER_gen:2:FA.A
A[3] => FULLADDER:fullADDER_gen:3:FA.A
A[4] => FULLADDER:fullADDER_gen:4:FA.A
A[5] => FULLADDER:fullADDER_gen:5:FA.A
A[6] => FULLADDER:fullADDER_gen:6:FA.A
A[7] => FULLADDER:fullADDER_gen:7:FA.A
A[8] => FULLADDER:fullADDER_gen:8:FA.A
A[9] => FULLADDER:fullADDER_gen:9:FA.A
A[10] => FULLADDER:fullADDER_gen:10:FA.A
A[11] => FULLADDER:fullADDER_gen:11:FA.A
A[12] => FULLADDER:fullADDER_gen:12:FA.A
A[13] => FULLADDER:fullADDER_gen:13:FA.A
A[14] => FULLADDER:fullADDER_gen:14:FA.A
A[15] => FULLADDER:FA16.A
B[0] => xors[0].IN0
B[1] => xors[1].IN0
B[2] => xors[2].IN0
B[3] => xors[3].IN0
B[4] => xors[4].IN0
B[5] => xors[5].IN0
B[6] => xors[6].IN0
B[7] => xors[7].IN0
B[8] => xors[8].IN0
B[9] => xors[9].IN0
B[10] => xors[10].IN0
B[11] => xors[11].IN0
B[12] => xors[12].IN0
B[13] => xors[13].IN0
B[14] => xors[14].IN0
B[15] => xors[15].IN0
M => xors[0].IN1
M => xors[1].IN1
M => xors[2].IN1
M => xors[3].IN1
M => xors[4].IN1
M => xors[5].IN1
M => xors[6].IN1
M => xors[7].IN1
M => xors[8].IN1
M => xors[9].IN1
M => xors[10].IN1
M => xors[11].IN1
M => xors[12].IN1
M => xors[13].IN1
M => xors[14].IN1
M => xors[15].IN1
M => FULLADDER:FA1.C_in
S[0] <= FULLADDER:FA1.SUM
S[1] <= FULLADDER:fullADDER_gen:1:FA.SUM
S[2] <= FULLADDER:fullADDER_gen:2:FA.SUM
S[3] <= FULLADDER:fullADDER_gen:3:FA.SUM
S[4] <= FULLADDER:fullADDER_gen:4:FA.SUM
S[5] <= FULLADDER:fullADDER_gen:5:FA.SUM
S[6] <= FULLADDER:fullADDER_gen:6:FA.SUM
S[7] <= FULLADDER:fullADDER_gen:7:FA.SUM
S[8] <= FULLADDER:fullADDER_gen:8:FA.SUM
S[9] <= FULLADDER:fullADDER_gen:9:FA.SUM
S[10] <= FULLADDER:fullADDER_gen:10:FA.SUM
S[11] <= FULLADDER:fullADDER_gen:11:FA.SUM
S[12] <= FULLADDER:fullADDER_gen:12:FA.SUM
S[13] <= FULLADDER:fullADDER_gen:13:FA.SUM
S[14] <= FULLADDER:fullADDER_gen:14:FA.SUM
S[15] <= FULLADDER:FA16.SUM
Cout <= FULLADDER:FA16.C_out


|ALU_unit|add_sub:adder16|FULLADDER:FA1
A => XOR_2:XOR1.A
A => AND_2:AND1.A
A => OR_2:OR2.A
B => XOR_2:XOR1.B
B => AND_2:AND1.B
B => OR_2:OR2.B
C_in => AND_2:AND2.B
C_in => XOR_2:XOR2.B
SUM <= XOR_2:XOR2.Y
C_out <= OR_2:OR3.Y


|ALU_unit|add_sub:adder16|FULLADDER:FA1|XOR_2:XOR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:adder16|FULLADDER:FA1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:adder16|FULLADDER:FA1|OR_2:OR3
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:adder16|FULLADDER:FA1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:adder16|FULLADDER:FA1|OR_2:OR2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:adder16|FULLADDER:FA1|XOR_2:XOR2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:adder16|FULLADDER:\fullADDER_gen:1:FA
A => XOR_2:XOR1.A
A => AND_2:AND1.A
A => OR_2:OR2.A
B => XOR_2:XOR1.B
B => AND_2:AND1.B
B => OR_2:OR2.B
C_in => AND_2:AND2.B
C_in => XOR_2:XOR2.B
SUM <= XOR_2:XOR2.Y
C_out <= OR_2:OR3.Y


|ALU_unit|add_sub:adder16|FULLADDER:\fullADDER_gen:1:FA|XOR_2:XOR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:adder16|FULLADDER:\fullADDER_gen:1:FA|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:adder16|FULLADDER:\fullADDER_gen:1:FA|OR_2:OR3
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:adder16|FULLADDER:\fullADDER_gen:1:FA|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:adder16|FULLADDER:\fullADDER_gen:1:FA|OR_2:OR2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:adder16|FULLADDER:\fullADDER_gen:1:FA|XOR_2:XOR2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:adder16|FULLADDER:\fullADDER_gen:2:FA
A => XOR_2:XOR1.A
A => AND_2:AND1.A
A => OR_2:OR2.A
B => XOR_2:XOR1.B
B => AND_2:AND1.B
B => OR_2:OR2.B
C_in => AND_2:AND2.B
C_in => XOR_2:XOR2.B
SUM <= XOR_2:XOR2.Y
C_out <= OR_2:OR3.Y


|ALU_unit|add_sub:adder16|FULLADDER:\fullADDER_gen:2:FA|XOR_2:XOR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:adder16|FULLADDER:\fullADDER_gen:2:FA|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:adder16|FULLADDER:\fullADDER_gen:2:FA|OR_2:OR3
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:adder16|FULLADDER:\fullADDER_gen:2:FA|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:adder16|FULLADDER:\fullADDER_gen:2:FA|OR_2:OR2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:adder16|FULLADDER:\fullADDER_gen:2:FA|XOR_2:XOR2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:adder16|FULLADDER:\fullADDER_gen:3:FA
A => XOR_2:XOR1.A
A => AND_2:AND1.A
A => OR_2:OR2.A
B => XOR_2:XOR1.B
B => AND_2:AND1.B
B => OR_2:OR2.B
C_in => AND_2:AND2.B
C_in => XOR_2:XOR2.B
SUM <= XOR_2:XOR2.Y
C_out <= OR_2:OR3.Y


|ALU_unit|add_sub:adder16|FULLADDER:\fullADDER_gen:3:FA|XOR_2:XOR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:adder16|FULLADDER:\fullADDER_gen:3:FA|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:adder16|FULLADDER:\fullADDER_gen:3:FA|OR_2:OR3
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:adder16|FULLADDER:\fullADDER_gen:3:FA|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:adder16|FULLADDER:\fullADDER_gen:3:FA|OR_2:OR2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:adder16|FULLADDER:\fullADDER_gen:3:FA|XOR_2:XOR2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:adder16|FULLADDER:\fullADDER_gen:4:FA
A => XOR_2:XOR1.A
A => AND_2:AND1.A
A => OR_2:OR2.A
B => XOR_2:XOR1.B
B => AND_2:AND1.B
B => OR_2:OR2.B
C_in => AND_2:AND2.B
C_in => XOR_2:XOR2.B
SUM <= XOR_2:XOR2.Y
C_out <= OR_2:OR3.Y


|ALU_unit|add_sub:adder16|FULLADDER:\fullADDER_gen:4:FA|XOR_2:XOR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:adder16|FULLADDER:\fullADDER_gen:4:FA|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:adder16|FULLADDER:\fullADDER_gen:4:FA|OR_2:OR3
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:adder16|FULLADDER:\fullADDER_gen:4:FA|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:adder16|FULLADDER:\fullADDER_gen:4:FA|OR_2:OR2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:adder16|FULLADDER:\fullADDER_gen:4:FA|XOR_2:XOR2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:adder16|FULLADDER:\fullADDER_gen:5:FA
A => XOR_2:XOR1.A
A => AND_2:AND1.A
A => OR_2:OR2.A
B => XOR_2:XOR1.B
B => AND_2:AND1.B
B => OR_2:OR2.B
C_in => AND_2:AND2.B
C_in => XOR_2:XOR2.B
SUM <= XOR_2:XOR2.Y
C_out <= OR_2:OR3.Y


|ALU_unit|add_sub:adder16|FULLADDER:\fullADDER_gen:5:FA|XOR_2:XOR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:adder16|FULLADDER:\fullADDER_gen:5:FA|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:adder16|FULLADDER:\fullADDER_gen:5:FA|OR_2:OR3
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:adder16|FULLADDER:\fullADDER_gen:5:FA|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:adder16|FULLADDER:\fullADDER_gen:5:FA|OR_2:OR2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:adder16|FULLADDER:\fullADDER_gen:5:FA|XOR_2:XOR2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:adder16|FULLADDER:\fullADDER_gen:6:FA
A => XOR_2:XOR1.A
A => AND_2:AND1.A
A => OR_2:OR2.A
B => XOR_2:XOR1.B
B => AND_2:AND1.B
B => OR_2:OR2.B
C_in => AND_2:AND2.B
C_in => XOR_2:XOR2.B
SUM <= XOR_2:XOR2.Y
C_out <= OR_2:OR3.Y


|ALU_unit|add_sub:adder16|FULLADDER:\fullADDER_gen:6:FA|XOR_2:XOR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:adder16|FULLADDER:\fullADDER_gen:6:FA|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:adder16|FULLADDER:\fullADDER_gen:6:FA|OR_2:OR3
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:adder16|FULLADDER:\fullADDER_gen:6:FA|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:adder16|FULLADDER:\fullADDER_gen:6:FA|OR_2:OR2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:adder16|FULLADDER:\fullADDER_gen:6:FA|XOR_2:XOR2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:adder16|FULLADDER:\fullADDER_gen:7:FA
A => XOR_2:XOR1.A
A => AND_2:AND1.A
A => OR_2:OR2.A
B => XOR_2:XOR1.B
B => AND_2:AND1.B
B => OR_2:OR2.B
C_in => AND_2:AND2.B
C_in => XOR_2:XOR2.B
SUM <= XOR_2:XOR2.Y
C_out <= OR_2:OR3.Y


|ALU_unit|add_sub:adder16|FULLADDER:\fullADDER_gen:7:FA|XOR_2:XOR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:adder16|FULLADDER:\fullADDER_gen:7:FA|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:adder16|FULLADDER:\fullADDER_gen:7:FA|OR_2:OR3
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:adder16|FULLADDER:\fullADDER_gen:7:FA|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:adder16|FULLADDER:\fullADDER_gen:7:FA|OR_2:OR2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:adder16|FULLADDER:\fullADDER_gen:7:FA|XOR_2:XOR2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:adder16|FULLADDER:\fullADDER_gen:8:FA
A => XOR_2:XOR1.A
A => AND_2:AND1.A
A => OR_2:OR2.A
B => XOR_2:XOR1.B
B => AND_2:AND1.B
B => OR_2:OR2.B
C_in => AND_2:AND2.B
C_in => XOR_2:XOR2.B
SUM <= XOR_2:XOR2.Y
C_out <= OR_2:OR3.Y


|ALU_unit|add_sub:adder16|FULLADDER:\fullADDER_gen:8:FA|XOR_2:XOR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:adder16|FULLADDER:\fullADDER_gen:8:FA|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:adder16|FULLADDER:\fullADDER_gen:8:FA|OR_2:OR3
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:adder16|FULLADDER:\fullADDER_gen:8:FA|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:adder16|FULLADDER:\fullADDER_gen:8:FA|OR_2:OR2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:adder16|FULLADDER:\fullADDER_gen:8:FA|XOR_2:XOR2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:adder16|FULLADDER:\fullADDER_gen:9:FA
A => XOR_2:XOR1.A
A => AND_2:AND1.A
A => OR_2:OR2.A
B => XOR_2:XOR1.B
B => AND_2:AND1.B
B => OR_2:OR2.B
C_in => AND_2:AND2.B
C_in => XOR_2:XOR2.B
SUM <= XOR_2:XOR2.Y
C_out <= OR_2:OR3.Y


|ALU_unit|add_sub:adder16|FULLADDER:\fullADDER_gen:9:FA|XOR_2:XOR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:adder16|FULLADDER:\fullADDER_gen:9:FA|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:adder16|FULLADDER:\fullADDER_gen:9:FA|OR_2:OR3
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:adder16|FULLADDER:\fullADDER_gen:9:FA|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:adder16|FULLADDER:\fullADDER_gen:9:FA|OR_2:OR2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:adder16|FULLADDER:\fullADDER_gen:9:FA|XOR_2:XOR2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:adder16|FULLADDER:\fullADDER_gen:10:FA
A => XOR_2:XOR1.A
A => AND_2:AND1.A
A => OR_2:OR2.A
B => XOR_2:XOR1.B
B => AND_2:AND1.B
B => OR_2:OR2.B
C_in => AND_2:AND2.B
C_in => XOR_2:XOR2.B
SUM <= XOR_2:XOR2.Y
C_out <= OR_2:OR3.Y


|ALU_unit|add_sub:adder16|FULLADDER:\fullADDER_gen:10:FA|XOR_2:XOR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:adder16|FULLADDER:\fullADDER_gen:10:FA|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:adder16|FULLADDER:\fullADDER_gen:10:FA|OR_2:OR3
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:adder16|FULLADDER:\fullADDER_gen:10:FA|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:adder16|FULLADDER:\fullADDER_gen:10:FA|OR_2:OR2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:adder16|FULLADDER:\fullADDER_gen:10:FA|XOR_2:XOR2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:adder16|FULLADDER:\fullADDER_gen:11:FA
A => XOR_2:XOR1.A
A => AND_2:AND1.A
A => OR_2:OR2.A
B => XOR_2:XOR1.B
B => AND_2:AND1.B
B => OR_2:OR2.B
C_in => AND_2:AND2.B
C_in => XOR_2:XOR2.B
SUM <= XOR_2:XOR2.Y
C_out <= OR_2:OR3.Y


|ALU_unit|add_sub:adder16|FULLADDER:\fullADDER_gen:11:FA|XOR_2:XOR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:adder16|FULLADDER:\fullADDER_gen:11:FA|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:adder16|FULLADDER:\fullADDER_gen:11:FA|OR_2:OR3
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:adder16|FULLADDER:\fullADDER_gen:11:FA|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:adder16|FULLADDER:\fullADDER_gen:11:FA|OR_2:OR2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:adder16|FULLADDER:\fullADDER_gen:11:FA|XOR_2:XOR2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:adder16|FULLADDER:\fullADDER_gen:12:FA
A => XOR_2:XOR1.A
A => AND_2:AND1.A
A => OR_2:OR2.A
B => XOR_2:XOR1.B
B => AND_2:AND1.B
B => OR_2:OR2.B
C_in => AND_2:AND2.B
C_in => XOR_2:XOR2.B
SUM <= XOR_2:XOR2.Y
C_out <= OR_2:OR3.Y


|ALU_unit|add_sub:adder16|FULLADDER:\fullADDER_gen:12:FA|XOR_2:XOR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:adder16|FULLADDER:\fullADDER_gen:12:FA|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:adder16|FULLADDER:\fullADDER_gen:12:FA|OR_2:OR3
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:adder16|FULLADDER:\fullADDER_gen:12:FA|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:adder16|FULLADDER:\fullADDER_gen:12:FA|OR_2:OR2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:adder16|FULLADDER:\fullADDER_gen:12:FA|XOR_2:XOR2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:adder16|FULLADDER:\fullADDER_gen:13:FA
A => XOR_2:XOR1.A
A => AND_2:AND1.A
A => OR_2:OR2.A
B => XOR_2:XOR1.B
B => AND_2:AND1.B
B => OR_2:OR2.B
C_in => AND_2:AND2.B
C_in => XOR_2:XOR2.B
SUM <= XOR_2:XOR2.Y
C_out <= OR_2:OR3.Y


|ALU_unit|add_sub:adder16|FULLADDER:\fullADDER_gen:13:FA|XOR_2:XOR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:adder16|FULLADDER:\fullADDER_gen:13:FA|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:adder16|FULLADDER:\fullADDER_gen:13:FA|OR_2:OR3
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:adder16|FULLADDER:\fullADDER_gen:13:FA|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:adder16|FULLADDER:\fullADDER_gen:13:FA|OR_2:OR2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:adder16|FULLADDER:\fullADDER_gen:13:FA|XOR_2:XOR2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:adder16|FULLADDER:\fullADDER_gen:14:FA
A => XOR_2:XOR1.A
A => AND_2:AND1.A
A => OR_2:OR2.A
B => XOR_2:XOR1.B
B => AND_2:AND1.B
B => OR_2:OR2.B
C_in => AND_2:AND2.B
C_in => XOR_2:XOR2.B
SUM <= XOR_2:XOR2.Y
C_out <= OR_2:OR3.Y


|ALU_unit|add_sub:adder16|FULLADDER:\fullADDER_gen:14:FA|XOR_2:XOR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:adder16|FULLADDER:\fullADDER_gen:14:FA|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:adder16|FULLADDER:\fullADDER_gen:14:FA|OR_2:OR3
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:adder16|FULLADDER:\fullADDER_gen:14:FA|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:adder16|FULLADDER:\fullADDER_gen:14:FA|OR_2:OR2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:adder16|FULLADDER:\fullADDER_gen:14:FA|XOR_2:XOR2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:adder16|FULLADDER:FA16
A => XOR_2:XOR1.A
A => AND_2:AND1.A
A => OR_2:OR2.A
B => XOR_2:XOR1.B
B => AND_2:AND1.B
B => OR_2:OR2.B
C_in => AND_2:AND2.B
C_in => XOR_2:XOR2.B
SUM <= XOR_2:XOR2.Y
C_out <= OR_2:OR3.Y


|ALU_unit|add_sub:adder16|FULLADDER:FA16|XOR_2:XOR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:adder16|FULLADDER:FA16|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:adder16|FULLADDER:FA16|OR_2:OR3
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:adder16|FULLADDER:FA16|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:adder16|FULLADDER:FA16|OR_2:OR2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:adder16|FULLADDER:FA16|XOR_2:XOR2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:sub16
A[0] => FULLADDER:FA1.A
A[1] => FULLADDER:fullADDER_gen:1:FA.A
A[2] => FULLADDER:fullADDER_gen:2:FA.A
A[3] => FULLADDER:fullADDER_gen:3:FA.A
A[4] => FULLADDER:fullADDER_gen:4:FA.A
A[5] => FULLADDER:fullADDER_gen:5:FA.A
A[6] => FULLADDER:fullADDER_gen:6:FA.A
A[7] => FULLADDER:fullADDER_gen:7:FA.A
A[8] => FULLADDER:fullADDER_gen:8:FA.A
A[9] => FULLADDER:fullADDER_gen:9:FA.A
A[10] => FULLADDER:fullADDER_gen:10:FA.A
A[11] => FULLADDER:fullADDER_gen:11:FA.A
A[12] => FULLADDER:fullADDER_gen:12:FA.A
A[13] => FULLADDER:fullADDER_gen:13:FA.A
A[14] => FULLADDER:fullADDER_gen:14:FA.A
A[15] => FULLADDER:FA16.A
B[0] => xors[0].IN0
B[1] => xors[1].IN0
B[2] => xors[2].IN0
B[3] => xors[3].IN0
B[4] => xors[4].IN0
B[5] => xors[5].IN0
B[6] => xors[6].IN0
B[7] => xors[7].IN0
B[8] => xors[8].IN0
B[9] => xors[9].IN0
B[10] => xors[10].IN0
B[11] => xors[11].IN0
B[12] => xors[12].IN0
B[13] => xors[13].IN0
B[14] => xors[14].IN0
B[15] => xors[15].IN0
M => xors[0].IN1
M => xors[1].IN1
M => xors[2].IN1
M => xors[3].IN1
M => xors[4].IN1
M => xors[5].IN1
M => xors[6].IN1
M => xors[7].IN1
M => xors[8].IN1
M => xors[9].IN1
M => xors[10].IN1
M => xors[11].IN1
M => xors[12].IN1
M => xors[13].IN1
M => xors[14].IN1
M => xors[15].IN1
M => FULLADDER:FA1.C_in
S[0] <= FULLADDER:FA1.SUM
S[1] <= FULLADDER:fullADDER_gen:1:FA.SUM
S[2] <= FULLADDER:fullADDER_gen:2:FA.SUM
S[3] <= FULLADDER:fullADDER_gen:3:FA.SUM
S[4] <= FULLADDER:fullADDER_gen:4:FA.SUM
S[5] <= FULLADDER:fullADDER_gen:5:FA.SUM
S[6] <= FULLADDER:fullADDER_gen:6:FA.SUM
S[7] <= FULLADDER:fullADDER_gen:7:FA.SUM
S[8] <= FULLADDER:fullADDER_gen:8:FA.SUM
S[9] <= FULLADDER:fullADDER_gen:9:FA.SUM
S[10] <= FULLADDER:fullADDER_gen:10:FA.SUM
S[11] <= FULLADDER:fullADDER_gen:11:FA.SUM
S[12] <= FULLADDER:fullADDER_gen:12:FA.SUM
S[13] <= FULLADDER:fullADDER_gen:13:FA.SUM
S[14] <= FULLADDER:fullADDER_gen:14:FA.SUM
S[15] <= FULLADDER:FA16.SUM
Cout <= FULLADDER:FA16.C_out


|ALU_unit|add_sub:sub16|FULLADDER:FA1
A => XOR_2:XOR1.A
A => AND_2:AND1.A
A => OR_2:OR2.A
B => XOR_2:XOR1.B
B => AND_2:AND1.B
B => OR_2:OR2.B
C_in => AND_2:AND2.B
C_in => XOR_2:XOR2.B
SUM <= XOR_2:XOR2.Y
C_out <= OR_2:OR3.Y


|ALU_unit|add_sub:sub16|FULLADDER:FA1|XOR_2:XOR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:sub16|FULLADDER:FA1|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:sub16|FULLADDER:FA1|OR_2:OR3
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:sub16|FULLADDER:FA1|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:sub16|FULLADDER:FA1|OR_2:OR2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:sub16|FULLADDER:FA1|XOR_2:XOR2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:sub16|FULLADDER:\fullADDER_gen:1:FA
A => XOR_2:XOR1.A
A => AND_2:AND1.A
A => OR_2:OR2.A
B => XOR_2:XOR1.B
B => AND_2:AND1.B
B => OR_2:OR2.B
C_in => AND_2:AND2.B
C_in => XOR_2:XOR2.B
SUM <= XOR_2:XOR2.Y
C_out <= OR_2:OR3.Y


|ALU_unit|add_sub:sub16|FULLADDER:\fullADDER_gen:1:FA|XOR_2:XOR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:sub16|FULLADDER:\fullADDER_gen:1:FA|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:sub16|FULLADDER:\fullADDER_gen:1:FA|OR_2:OR3
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:sub16|FULLADDER:\fullADDER_gen:1:FA|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:sub16|FULLADDER:\fullADDER_gen:1:FA|OR_2:OR2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:sub16|FULLADDER:\fullADDER_gen:1:FA|XOR_2:XOR2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:sub16|FULLADDER:\fullADDER_gen:2:FA
A => XOR_2:XOR1.A
A => AND_2:AND1.A
A => OR_2:OR2.A
B => XOR_2:XOR1.B
B => AND_2:AND1.B
B => OR_2:OR2.B
C_in => AND_2:AND2.B
C_in => XOR_2:XOR2.B
SUM <= XOR_2:XOR2.Y
C_out <= OR_2:OR3.Y


|ALU_unit|add_sub:sub16|FULLADDER:\fullADDER_gen:2:FA|XOR_2:XOR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:sub16|FULLADDER:\fullADDER_gen:2:FA|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:sub16|FULLADDER:\fullADDER_gen:2:FA|OR_2:OR3
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:sub16|FULLADDER:\fullADDER_gen:2:FA|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:sub16|FULLADDER:\fullADDER_gen:2:FA|OR_2:OR2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:sub16|FULLADDER:\fullADDER_gen:2:FA|XOR_2:XOR2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:sub16|FULLADDER:\fullADDER_gen:3:FA
A => XOR_2:XOR1.A
A => AND_2:AND1.A
A => OR_2:OR2.A
B => XOR_2:XOR1.B
B => AND_2:AND1.B
B => OR_2:OR2.B
C_in => AND_2:AND2.B
C_in => XOR_2:XOR2.B
SUM <= XOR_2:XOR2.Y
C_out <= OR_2:OR3.Y


|ALU_unit|add_sub:sub16|FULLADDER:\fullADDER_gen:3:FA|XOR_2:XOR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:sub16|FULLADDER:\fullADDER_gen:3:FA|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:sub16|FULLADDER:\fullADDER_gen:3:FA|OR_2:OR3
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:sub16|FULLADDER:\fullADDER_gen:3:FA|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:sub16|FULLADDER:\fullADDER_gen:3:FA|OR_2:OR2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:sub16|FULLADDER:\fullADDER_gen:3:FA|XOR_2:XOR2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:sub16|FULLADDER:\fullADDER_gen:4:FA
A => XOR_2:XOR1.A
A => AND_2:AND1.A
A => OR_2:OR2.A
B => XOR_2:XOR1.B
B => AND_2:AND1.B
B => OR_2:OR2.B
C_in => AND_2:AND2.B
C_in => XOR_2:XOR2.B
SUM <= XOR_2:XOR2.Y
C_out <= OR_2:OR3.Y


|ALU_unit|add_sub:sub16|FULLADDER:\fullADDER_gen:4:FA|XOR_2:XOR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:sub16|FULLADDER:\fullADDER_gen:4:FA|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:sub16|FULLADDER:\fullADDER_gen:4:FA|OR_2:OR3
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:sub16|FULLADDER:\fullADDER_gen:4:FA|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:sub16|FULLADDER:\fullADDER_gen:4:FA|OR_2:OR2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:sub16|FULLADDER:\fullADDER_gen:4:FA|XOR_2:XOR2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:sub16|FULLADDER:\fullADDER_gen:5:FA
A => XOR_2:XOR1.A
A => AND_2:AND1.A
A => OR_2:OR2.A
B => XOR_2:XOR1.B
B => AND_2:AND1.B
B => OR_2:OR2.B
C_in => AND_2:AND2.B
C_in => XOR_2:XOR2.B
SUM <= XOR_2:XOR2.Y
C_out <= OR_2:OR3.Y


|ALU_unit|add_sub:sub16|FULLADDER:\fullADDER_gen:5:FA|XOR_2:XOR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:sub16|FULLADDER:\fullADDER_gen:5:FA|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:sub16|FULLADDER:\fullADDER_gen:5:FA|OR_2:OR3
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:sub16|FULLADDER:\fullADDER_gen:5:FA|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:sub16|FULLADDER:\fullADDER_gen:5:FA|OR_2:OR2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:sub16|FULLADDER:\fullADDER_gen:5:FA|XOR_2:XOR2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:sub16|FULLADDER:\fullADDER_gen:6:FA
A => XOR_2:XOR1.A
A => AND_2:AND1.A
A => OR_2:OR2.A
B => XOR_2:XOR1.B
B => AND_2:AND1.B
B => OR_2:OR2.B
C_in => AND_2:AND2.B
C_in => XOR_2:XOR2.B
SUM <= XOR_2:XOR2.Y
C_out <= OR_2:OR3.Y


|ALU_unit|add_sub:sub16|FULLADDER:\fullADDER_gen:6:FA|XOR_2:XOR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:sub16|FULLADDER:\fullADDER_gen:6:FA|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:sub16|FULLADDER:\fullADDER_gen:6:FA|OR_2:OR3
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:sub16|FULLADDER:\fullADDER_gen:6:FA|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:sub16|FULLADDER:\fullADDER_gen:6:FA|OR_2:OR2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:sub16|FULLADDER:\fullADDER_gen:6:FA|XOR_2:XOR2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:sub16|FULLADDER:\fullADDER_gen:7:FA
A => XOR_2:XOR1.A
A => AND_2:AND1.A
A => OR_2:OR2.A
B => XOR_2:XOR1.B
B => AND_2:AND1.B
B => OR_2:OR2.B
C_in => AND_2:AND2.B
C_in => XOR_2:XOR2.B
SUM <= XOR_2:XOR2.Y
C_out <= OR_2:OR3.Y


|ALU_unit|add_sub:sub16|FULLADDER:\fullADDER_gen:7:FA|XOR_2:XOR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:sub16|FULLADDER:\fullADDER_gen:7:FA|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:sub16|FULLADDER:\fullADDER_gen:7:FA|OR_2:OR3
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:sub16|FULLADDER:\fullADDER_gen:7:FA|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:sub16|FULLADDER:\fullADDER_gen:7:FA|OR_2:OR2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:sub16|FULLADDER:\fullADDER_gen:7:FA|XOR_2:XOR2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:sub16|FULLADDER:\fullADDER_gen:8:FA
A => XOR_2:XOR1.A
A => AND_2:AND1.A
A => OR_2:OR2.A
B => XOR_2:XOR1.B
B => AND_2:AND1.B
B => OR_2:OR2.B
C_in => AND_2:AND2.B
C_in => XOR_2:XOR2.B
SUM <= XOR_2:XOR2.Y
C_out <= OR_2:OR3.Y


|ALU_unit|add_sub:sub16|FULLADDER:\fullADDER_gen:8:FA|XOR_2:XOR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:sub16|FULLADDER:\fullADDER_gen:8:FA|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:sub16|FULLADDER:\fullADDER_gen:8:FA|OR_2:OR3
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:sub16|FULLADDER:\fullADDER_gen:8:FA|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:sub16|FULLADDER:\fullADDER_gen:8:FA|OR_2:OR2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:sub16|FULLADDER:\fullADDER_gen:8:FA|XOR_2:XOR2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:sub16|FULLADDER:\fullADDER_gen:9:FA
A => XOR_2:XOR1.A
A => AND_2:AND1.A
A => OR_2:OR2.A
B => XOR_2:XOR1.B
B => AND_2:AND1.B
B => OR_2:OR2.B
C_in => AND_2:AND2.B
C_in => XOR_2:XOR2.B
SUM <= XOR_2:XOR2.Y
C_out <= OR_2:OR3.Y


|ALU_unit|add_sub:sub16|FULLADDER:\fullADDER_gen:9:FA|XOR_2:XOR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:sub16|FULLADDER:\fullADDER_gen:9:FA|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:sub16|FULLADDER:\fullADDER_gen:9:FA|OR_2:OR3
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:sub16|FULLADDER:\fullADDER_gen:9:FA|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:sub16|FULLADDER:\fullADDER_gen:9:FA|OR_2:OR2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:sub16|FULLADDER:\fullADDER_gen:9:FA|XOR_2:XOR2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:sub16|FULLADDER:\fullADDER_gen:10:FA
A => XOR_2:XOR1.A
A => AND_2:AND1.A
A => OR_2:OR2.A
B => XOR_2:XOR1.B
B => AND_2:AND1.B
B => OR_2:OR2.B
C_in => AND_2:AND2.B
C_in => XOR_2:XOR2.B
SUM <= XOR_2:XOR2.Y
C_out <= OR_2:OR3.Y


|ALU_unit|add_sub:sub16|FULLADDER:\fullADDER_gen:10:FA|XOR_2:XOR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:sub16|FULLADDER:\fullADDER_gen:10:FA|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:sub16|FULLADDER:\fullADDER_gen:10:FA|OR_2:OR3
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:sub16|FULLADDER:\fullADDER_gen:10:FA|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:sub16|FULLADDER:\fullADDER_gen:10:FA|OR_2:OR2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:sub16|FULLADDER:\fullADDER_gen:10:FA|XOR_2:XOR2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:sub16|FULLADDER:\fullADDER_gen:11:FA
A => XOR_2:XOR1.A
A => AND_2:AND1.A
A => OR_2:OR2.A
B => XOR_2:XOR1.B
B => AND_2:AND1.B
B => OR_2:OR2.B
C_in => AND_2:AND2.B
C_in => XOR_2:XOR2.B
SUM <= XOR_2:XOR2.Y
C_out <= OR_2:OR3.Y


|ALU_unit|add_sub:sub16|FULLADDER:\fullADDER_gen:11:FA|XOR_2:XOR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:sub16|FULLADDER:\fullADDER_gen:11:FA|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:sub16|FULLADDER:\fullADDER_gen:11:FA|OR_2:OR3
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:sub16|FULLADDER:\fullADDER_gen:11:FA|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:sub16|FULLADDER:\fullADDER_gen:11:FA|OR_2:OR2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:sub16|FULLADDER:\fullADDER_gen:11:FA|XOR_2:XOR2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:sub16|FULLADDER:\fullADDER_gen:12:FA
A => XOR_2:XOR1.A
A => AND_2:AND1.A
A => OR_2:OR2.A
B => XOR_2:XOR1.B
B => AND_2:AND1.B
B => OR_2:OR2.B
C_in => AND_2:AND2.B
C_in => XOR_2:XOR2.B
SUM <= XOR_2:XOR2.Y
C_out <= OR_2:OR3.Y


|ALU_unit|add_sub:sub16|FULLADDER:\fullADDER_gen:12:FA|XOR_2:XOR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:sub16|FULLADDER:\fullADDER_gen:12:FA|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:sub16|FULLADDER:\fullADDER_gen:12:FA|OR_2:OR3
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:sub16|FULLADDER:\fullADDER_gen:12:FA|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:sub16|FULLADDER:\fullADDER_gen:12:FA|OR_2:OR2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:sub16|FULLADDER:\fullADDER_gen:12:FA|XOR_2:XOR2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:sub16|FULLADDER:\fullADDER_gen:13:FA
A => XOR_2:XOR1.A
A => AND_2:AND1.A
A => OR_2:OR2.A
B => XOR_2:XOR1.B
B => AND_2:AND1.B
B => OR_2:OR2.B
C_in => AND_2:AND2.B
C_in => XOR_2:XOR2.B
SUM <= XOR_2:XOR2.Y
C_out <= OR_2:OR3.Y


|ALU_unit|add_sub:sub16|FULLADDER:\fullADDER_gen:13:FA|XOR_2:XOR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:sub16|FULLADDER:\fullADDER_gen:13:FA|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:sub16|FULLADDER:\fullADDER_gen:13:FA|OR_2:OR3
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:sub16|FULLADDER:\fullADDER_gen:13:FA|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:sub16|FULLADDER:\fullADDER_gen:13:FA|OR_2:OR2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:sub16|FULLADDER:\fullADDER_gen:13:FA|XOR_2:XOR2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:sub16|FULLADDER:\fullADDER_gen:14:FA
A => XOR_2:XOR1.A
A => AND_2:AND1.A
A => OR_2:OR2.A
B => XOR_2:XOR1.B
B => AND_2:AND1.B
B => OR_2:OR2.B
C_in => AND_2:AND2.B
C_in => XOR_2:XOR2.B
SUM <= XOR_2:XOR2.Y
C_out <= OR_2:OR3.Y


|ALU_unit|add_sub:sub16|FULLADDER:\fullADDER_gen:14:FA|XOR_2:XOR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:sub16|FULLADDER:\fullADDER_gen:14:FA|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:sub16|FULLADDER:\fullADDER_gen:14:FA|OR_2:OR3
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:sub16|FULLADDER:\fullADDER_gen:14:FA|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:sub16|FULLADDER:\fullADDER_gen:14:FA|OR_2:OR2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:sub16|FULLADDER:\fullADDER_gen:14:FA|XOR_2:XOR2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:sub16|FULLADDER:FA16
A => XOR_2:XOR1.A
A => AND_2:AND1.A
A => OR_2:OR2.A
B => XOR_2:XOR1.B
B => AND_2:AND1.B
B => OR_2:OR2.B
C_in => AND_2:AND2.B
C_in => XOR_2:XOR2.B
SUM <= XOR_2:XOR2.Y
C_out <= OR_2:OR3.Y


|ALU_unit|add_sub:sub16|FULLADDER:FA16|XOR_2:XOR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:sub16|FULLADDER:FA16|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:sub16|FULLADDER:FA16|OR_2:OR3
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:sub16|FULLADDER:FA16|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:sub16|FULLADDER:FA16|OR_2:OR2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|add_sub:sub16|FULLADDER:FA16|XOR_2:XOR2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mul:mul16
a[0] => Mult0.IN3
a[1] => Mult0.IN2
a[2] => Mult0.IN1
a[3] => Mult0.IN0
b[0] => Mult0.IN7
b[1] => Mult0.IN6
b[2] => Mult0.IN5
b[3] => Mult0.IN4
result[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|and16bit:and16
A[0] => Y.IN0
A[1] => Y.IN0
A[2] => Y.IN0
A[3] => Y.IN0
A[4] => Y.IN0
A[5] => Y.IN0
A[6] => Y.IN0
A[7] => Y.IN0
A[8] => Y.IN0
A[9] => Y.IN0
A[10] => Y.IN0
A[11] => Y.IN0
A[12] => Y.IN0
A[13] => Y.IN0
A[14] => Y.IN0
A[15] => Y.IN0
B[0] => Y.IN1
B[1] => Y.IN1
B[2] => Y.IN1
B[3] => Y.IN1
B[4] => Y.IN1
B[5] => Y.IN1
B[6] => Y.IN1
B[7] => Y.IN1
B[8] => Y.IN1
B[9] => Y.IN1
B[10] => Y.IN1
B[11] => Y.IN1
B[12] => Y.IN1
B[13] => Y.IN1
B[14] => Y.IN1
B[15] => Y.IN1
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|or16bit:or16
A[0] => Y.IN0
A[1] => Y.IN0
A[2] => Y.IN0
A[3] => Y.IN0
A[4] => Y.IN0
A[5] => Y.IN0
A[6] => Y.IN0
A[7] => Y.IN0
A[8] => Y.IN0
A[9] => Y.IN0
A[10] => Y.IN0
A[11] => Y.IN0
A[12] => Y.IN0
A[13] => Y.IN0
A[14] => Y.IN0
A[15] => Y.IN0
B[0] => Y.IN1
B[1] => Y.IN1
B[2] => Y.IN1
B[3] => Y.IN1
B[4] => Y.IN1
B[5] => Y.IN1
B[6] => Y.IN1
B[7] => Y.IN1
B[8] => Y.IN1
B[9] => Y.IN1
B[10] => Y.IN1
B[11] => Y.IN1
B[12] => Y.IN1
B[13] => Y.IN1
B[14] => Y.IN1
B[15] => Y.IN1
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|imp16bit:imp16
A[0] => Y.IN0
A[1] => Y.IN0
A[2] => Y.IN0
A[3] => Y.IN0
A[4] => Y.IN0
A[5] => Y.IN0
A[6] => Y.IN0
A[7] => Y.IN0
A[8] => Y.IN0
A[9] => Y.IN0
A[10] => Y.IN0
A[11] => Y.IN0
A[12] => Y.IN0
A[13] => Y.IN0
A[14] => Y.IN0
A[15] => Y.IN0
B[0] => Y.IN1
B[1] => Y.IN1
B[2] => Y.IN1
B[3] => Y.IN1
B[4] => Y.IN1
B[5] => Y.IN1
B[6] => Y.IN1
B[7] => Y.IN1
B[8] => Y.IN1
B[9] => Y.IN1
B[10] => Y.IN1
B[11] => Y.IN1
B[12] => Y.IN1
B[13] => Y.IN1
B[14] => Y.IN1
B[15] => Y.IN1
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8
I0[0] => mux_16bit:m1.I0[0]
I0[1] => mux_16bit:m1.I0[1]
I0[2] => mux_16bit:m1.I0[2]
I0[3] => mux_16bit:m1.I0[3]
I0[4] => mux_16bit:m1.I0[4]
I0[5] => mux_16bit:m1.I0[5]
I0[6] => mux_16bit:m1.I0[6]
I0[7] => mux_16bit:m1.I0[7]
I0[8] => mux_16bit:m1.I0[8]
I0[9] => mux_16bit:m1.I0[9]
I0[10] => mux_16bit:m1.I0[10]
I0[11] => mux_16bit:m1.I0[11]
I0[12] => mux_16bit:m1.I0[12]
I0[13] => mux_16bit:m1.I0[13]
I0[14] => mux_16bit:m1.I0[14]
I0[15] => mux_16bit:m1.I0[15]
I1[0] => mux_16bit:m1.I1[0]
I1[1] => mux_16bit:m1.I1[1]
I1[2] => mux_16bit:m1.I1[2]
I1[3] => mux_16bit:m1.I1[3]
I1[4] => mux_16bit:m1.I1[4]
I1[5] => mux_16bit:m1.I1[5]
I1[6] => mux_16bit:m1.I1[6]
I1[7] => mux_16bit:m1.I1[7]
I1[8] => mux_16bit:m1.I1[8]
I1[9] => mux_16bit:m1.I1[9]
I1[10] => mux_16bit:m1.I1[10]
I1[11] => mux_16bit:m1.I1[11]
I1[12] => mux_16bit:m1.I1[12]
I1[13] => mux_16bit:m1.I1[13]
I1[14] => mux_16bit:m1.I1[14]
I1[15] => mux_16bit:m1.I1[15]
I2[0] => mux_16bit:m2.I0[0]
I2[1] => mux_16bit:m2.I0[1]
I2[2] => mux_16bit:m2.I0[2]
I2[3] => mux_16bit:m2.I0[3]
I2[4] => mux_16bit:m2.I0[4]
I2[5] => mux_16bit:m2.I0[5]
I2[6] => mux_16bit:m2.I0[6]
I2[7] => mux_16bit:m2.I0[7]
I2[8] => mux_16bit:m2.I0[8]
I2[9] => mux_16bit:m2.I0[9]
I2[10] => mux_16bit:m2.I0[10]
I2[11] => mux_16bit:m2.I0[11]
I2[12] => mux_16bit:m2.I0[12]
I2[13] => mux_16bit:m2.I0[13]
I2[14] => mux_16bit:m2.I0[14]
I2[15] => mux_16bit:m2.I0[15]
I3[0] => mux_16bit:m2.I1[0]
I3[1] => mux_16bit:m2.I1[1]
I3[2] => mux_16bit:m2.I1[2]
I3[3] => mux_16bit:m2.I1[3]
I3[4] => mux_16bit:m2.I1[4]
I3[5] => mux_16bit:m2.I1[5]
I3[6] => mux_16bit:m2.I1[6]
I3[7] => mux_16bit:m2.I1[7]
I3[8] => mux_16bit:m2.I1[8]
I3[9] => mux_16bit:m2.I1[9]
I3[10] => mux_16bit:m2.I1[10]
I3[11] => mux_16bit:m2.I1[11]
I3[12] => mux_16bit:m2.I1[12]
I3[13] => mux_16bit:m2.I1[13]
I3[14] => mux_16bit:m2.I1[14]
I3[15] => mux_16bit:m2.I1[15]
I4[0] => mux_16bit:m3.I0[0]
I4[1] => mux_16bit:m3.I0[1]
I4[2] => mux_16bit:m3.I0[2]
I4[3] => mux_16bit:m3.I0[3]
I4[4] => mux_16bit:m3.I0[4]
I4[5] => mux_16bit:m3.I0[5]
I4[6] => mux_16bit:m3.I0[6]
I4[7] => mux_16bit:m3.I0[7]
I4[8] => mux_16bit:m3.I0[8]
I4[9] => mux_16bit:m3.I0[9]
I4[10] => mux_16bit:m3.I0[10]
I4[11] => mux_16bit:m3.I0[11]
I4[12] => mux_16bit:m3.I0[12]
I4[13] => mux_16bit:m3.I0[13]
I4[14] => mux_16bit:m3.I0[14]
I4[15] => mux_16bit:m3.I0[15]
I5[0] => mux_16bit:m3.I1[0]
I5[1] => mux_16bit:m3.I1[1]
I5[2] => mux_16bit:m3.I1[2]
I5[3] => mux_16bit:m3.I1[3]
I5[4] => mux_16bit:m3.I1[4]
I5[5] => mux_16bit:m3.I1[5]
I5[6] => mux_16bit:m3.I1[6]
I5[7] => mux_16bit:m3.I1[7]
I5[8] => mux_16bit:m3.I1[8]
I5[9] => mux_16bit:m3.I1[9]
I5[10] => mux_16bit:m3.I1[10]
I5[11] => mux_16bit:m3.I1[11]
I5[12] => mux_16bit:m3.I1[12]
I5[13] => mux_16bit:m3.I1[13]
I5[14] => mux_16bit:m3.I1[14]
I5[15] => mux_16bit:m3.I1[15]
I6[0] => mux_16bit:m4.I0[0]
I6[1] => mux_16bit:m4.I0[1]
I6[2] => mux_16bit:m4.I0[2]
I6[3] => mux_16bit:m4.I0[3]
I6[4] => mux_16bit:m4.I0[4]
I6[5] => mux_16bit:m4.I0[5]
I6[6] => mux_16bit:m4.I0[6]
I6[7] => mux_16bit:m4.I0[7]
I6[8] => mux_16bit:m4.I0[8]
I6[9] => mux_16bit:m4.I0[9]
I6[10] => mux_16bit:m4.I0[10]
I6[11] => mux_16bit:m4.I0[11]
I6[12] => mux_16bit:m4.I0[12]
I6[13] => mux_16bit:m4.I0[13]
I6[14] => mux_16bit:m4.I0[14]
I6[15] => mux_16bit:m4.I0[15]
I7[0] => mux_16bit:m4.I1[0]
I7[1] => mux_16bit:m4.I1[1]
I7[2] => mux_16bit:m4.I1[2]
I7[3] => mux_16bit:m4.I1[3]
I7[4] => mux_16bit:m4.I1[4]
I7[5] => mux_16bit:m4.I1[5]
I7[6] => mux_16bit:m4.I1[6]
I7[7] => mux_16bit:m4.I1[7]
I7[8] => mux_16bit:m4.I1[8]
I7[9] => mux_16bit:m4.I1[9]
I7[10] => mux_16bit:m4.I1[10]
I7[11] => mux_16bit:m4.I1[11]
I7[12] => mux_16bit:m4.I1[12]
I7[13] => mux_16bit:m4.I1[13]
I7[14] => mux_16bit:m4.I1[14]
I7[15] => mux_16bit:m4.I1[15]
s2 => mux_16bit:m7.sel
s1 => mux_16bit:m5.sel
s1 => mux_16bit:m6.sel
s0 => mux_16bit:m1.sel
s0 => mux_16bit:m2.sel
s0 => mux_16bit:m3.sel
s0 => mux_16bit:m4.sel
Qout[0] <= mux_16bit:m7.Qout[0]
Qout[1] <= mux_16bit:m7.Qout[1]
Qout[2] <= mux_16bit:m7.Qout[2]
Qout[3] <= mux_16bit:m7.Qout[3]
Qout[4] <= mux_16bit:m7.Qout[4]
Qout[5] <= mux_16bit:m7.Qout[5]
Qout[6] <= mux_16bit:m7.Qout[6]
Qout[7] <= mux_16bit:m7.Qout[7]
Qout[8] <= mux_16bit:m7.Qout[8]
Qout[9] <= mux_16bit:m7.Qout[9]
Qout[10] <= mux_16bit:m7.Qout[10]
Qout[11] <= mux_16bit:m7.Qout[11]
Qout[12] <= mux_16bit:m7.Qout[12]
Qout[13] <= mux_16bit:m7.Qout[13]
Qout[14] <= mux_16bit:m7.Qout[14]
Qout[15] <= mux_16bit:m7.Qout[15]


|ALU_unit|mux8x1:mux8|mux_16bit:m1
I1[0] => MUX2x1:mux:0:mux_16bit.I1
I1[1] => MUX2x1:mux:1:mux_16bit.I1
I1[2] => MUX2x1:mux:2:mux_16bit.I1
I1[3] => MUX2x1:mux:3:mux_16bit.I1
I1[4] => MUX2x1:mux:4:mux_16bit.I1
I1[5] => MUX2x1:mux:5:mux_16bit.I1
I1[6] => MUX2x1:mux:6:mux_16bit.I1
I1[7] => MUX2x1:mux:7:mux_16bit.I1
I1[8] => MUX2x1:mux:8:mux_16bit.I1
I1[9] => MUX2x1:mux:9:mux_16bit.I1
I1[10] => MUX2x1:mux:10:mux_16bit.I1
I1[11] => MUX2x1:mux:11:mux_16bit.I1
I1[12] => MUX2x1:mux:12:mux_16bit.I1
I1[13] => MUX2x1:mux:13:mux_16bit.I1
I1[14] => MUX2x1:mux:14:mux_16bit.I1
I1[15] => MUX2x1:mux:15:mux_16bit.I1
I0[0] => MUX2x1:mux:0:mux_16bit.I0
I0[1] => MUX2x1:mux:1:mux_16bit.I0
I0[2] => MUX2x1:mux:2:mux_16bit.I0
I0[3] => MUX2x1:mux:3:mux_16bit.I0
I0[4] => MUX2x1:mux:4:mux_16bit.I0
I0[5] => MUX2x1:mux:5:mux_16bit.I0
I0[6] => MUX2x1:mux:6:mux_16bit.I0
I0[7] => MUX2x1:mux:7:mux_16bit.I0
I0[8] => MUX2x1:mux:8:mux_16bit.I0
I0[9] => MUX2x1:mux:9:mux_16bit.I0
I0[10] => MUX2x1:mux:10:mux_16bit.I0
I0[11] => MUX2x1:mux:11:mux_16bit.I0
I0[12] => MUX2x1:mux:12:mux_16bit.I0
I0[13] => MUX2x1:mux:13:mux_16bit.I0
I0[14] => MUX2x1:mux:14:mux_16bit.I0
I0[15] => MUX2x1:mux:15:mux_16bit.I0
sel => MUX2x1:mux:0:mux_16bit.S
sel => MUX2x1:mux:1:mux_16bit.S
sel => MUX2x1:mux:2:mux_16bit.S
sel => MUX2x1:mux:3:mux_16bit.S
sel => MUX2x1:mux:4:mux_16bit.S
sel => MUX2x1:mux:5:mux_16bit.S
sel => MUX2x1:mux:6:mux_16bit.S
sel => MUX2x1:mux:7:mux_16bit.S
sel => MUX2x1:mux:8:mux_16bit.S
sel => MUX2x1:mux:9:mux_16bit.S
sel => MUX2x1:mux:10:mux_16bit.S
sel => MUX2x1:mux:11:mux_16bit.S
sel => MUX2x1:mux:12:mux_16bit.S
sel => MUX2x1:mux:13:mux_16bit.S
sel => MUX2x1:mux:14:mux_16bit.S
sel => MUX2x1:mux:15:mux_16bit.S
Qout[0] <= MUX2x1:mux:0:mux_16bit.Y
Qout[1] <= MUX2x1:mux:1:mux_16bit.Y
Qout[2] <= MUX2x1:mux:2:mux_16bit.Y
Qout[3] <= MUX2x1:mux:3:mux_16bit.Y
Qout[4] <= MUX2x1:mux:4:mux_16bit.Y
Qout[5] <= MUX2x1:mux:5:mux_16bit.Y
Qout[6] <= MUX2x1:mux:6:mux_16bit.Y
Qout[7] <= MUX2x1:mux:7:mux_16bit.Y
Qout[8] <= MUX2x1:mux:8:mux_16bit.Y
Qout[9] <= MUX2x1:mux:9:mux_16bit.Y
Qout[10] <= MUX2x1:mux:10:mux_16bit.Y
Qout[11] <= MUX2x1:mux:11:mux_16bit.Y
Qout[12] <= MUX2x1:mux:12:mux_16bit.Y
Qout[13] <= MUX2x1:mux:13:mux_16bit.Y
Qout[14] <= MUX2x1:mux:14:mux_16bit.Y
Qout[15] <= MUX2x1:mux:15:mux_16bit.Y


|ALU_unit|mux8x1:mux8|mux_16bit:m1|MUX2x1:\mux:0:mux_16bit
I1 => AND_2:AND2.A
I0 => AND_2:AND1.A
S => INVERTER:NOT1.A
S => AND_2:AND2.B
Y <= OR_2:OR1.Y


|ALU_unit|mux8x1:mux8|mux_16bit:m1|MUX2x1:\mux:0:mux_16bit|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m1|MUX2x1:\mux:0:mux_16bit|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m1|MUX2x1:\mux:0:mux_16bit|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m1|MUX2x1:\mux:0:mux_16bit|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m1|MUX2x1:\mux:1:mux_16bit
I1 => AND_2:AND2.A
I0 => AND_2:AND1.A
S => INVERTER:NOT1.A
S => AND_2:AND2.B
Y <= OR_2:OR1.Y


|ALU_unit|mux8x1:mux8|mux_16bit:m1|MUX2x1:\mux:1:mux_16bit|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m1|MUX2x1:\mux:1:mux_16bit|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m1|MUX2x1:\mux:1:mux_16bit|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m1|MUX2x1:\mux:1:mux_16bit|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m1|MUX2x1:\mux:2:mux_16bit
I1 => AND_2:AND2.A
I0 => AND_2:AND1.A
S => INVERTER:NOT1.A
S => AND_2:AND2.B
Y <= OR_2:OR1.Y


|ALU_unit|mux8x1:mux8|mux_16bit:m1|MUX2x1:\mux:2:mux_16bit|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m1|MUX2x1:\mux:2:mux_16bit|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m1|MUX2x1:\mux:2:mux_16bit|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m1|MUX2x1:\mux:2:mux_16bit|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m1|MUX2x1:\mux:3:mux_16bit
I1 => AND_2:AND2.A
I0 => AND_2:AND1.A
S => INVERTER:NOT1.A
S => AND_2:AND2.B
Y <= OR_2:OR1.Y


|ALU_unit|mux8x1:mux8|mux_16bit:m1|MUX2x1:\mux:3:mux_16bit|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m1|MUX2x1:\mux:3:mux_16bit|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m1|MUX2x1:\mux:3:mux_16bit|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m1|MUX2x1:\mux:3:mux_16bit|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m1|MUX2x1:\mux:4:mux_16bit
I1 => AND_2:AND2.A
I0 => AND_2:AND1.A
S => INVERTER:NOT1.A
S => AND_2:AND2.B
Y <= OR_2:OR1.Y


|ALU_unit|mux8x1:mux8|mux_16bit:m1|MUX2x1:\mux:4:mux_16bit|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m1|MUX2x1:\mux:4:mux_16bit|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m1|MUX2x1:\mux:4:mux_16bit|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m1|MUX2x1:\mux:4:mux_16bit|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m1|MUX2x1:\mux:5:mux_16bit
I1 => AND_2:AND2.A
I0 => AND_2:AND1.A
S => INVERTER:NOT1.A
S => AND_2:AND2.B
Y <= OR_2:OR1.Y


|ALU_unit|mux8x1:mux8|mux_16bit:m1|MUX2x1:\mux:5:mux_16bit|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m1|MUX2x1:\mux:5:mux_16bit|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m1|MUX2x1:\mux:5:mux_16bit|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m1|MUX2x1:\mux:5:mux_16bit|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m1|MUX2x1:\mux:6:mux_16bit
I1 => AND_2:AND2.A
I0 => AND_2:AND1.A
S => INVERTER:NOT1.A
S => AND_2:AND2.B
Y <= OR_2:OR1.Y


|ALU_unit|mux8x1:mux8|mux_16bit:m1|MUX2x1:\mux:6:mux_16bit|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m1|MUX2x1:\mux:6:mux_16bit|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m1|MUX2x1:\mux:6:mux_16bit|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m1|MUX2x1:\mux:6:mux_16bit|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m1|MUX2x1:\mux:7:mux_16bit
I1 => AND_2:AND2.A
I0 => AND_2:AND1.A
S => INVERTER:NOT1.A
S => AND_2:AND2.B
Y <= OR_2:OR1.Y


|ALU_unit|mux8x1:mux8|mux_16bit:m1|MUX2x1:\mux:7:mux_16bit|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m1|MUX2x1:\mux:7:mux_16bit|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m1|MUX2x1:\mux:7:mux_16bit|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m1|MUX2x1:\mux:7:mux_16bit|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m1|MUX2x1:\mux:8:mux_16bit
I1 => AND_2:AND2.A
I0 => AND_2:AND1.A
S => INVERTER:NOT1.A
S => AND_2:AND2.B
Y <= OR_2:OR1.Y


|ALU_unit|mux8x1:mux8|mux_16bit:m1|MUX2x1:\mux:8:mux_16bit|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m1|MUX2x1:\mux:8:mux_16bit|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m1|MUX2x1:\mux:8:mux_16bit|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m1|MUX2x1:\mux:8:mux_16bit|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m1|MUX2x1:\mux:9:mux_16bit
I1 => AND_2:AND2.A
I0 => AND_2:AND1.A
S => INVERTER:NOT1.A
S => AND_2:AND2.B
Y <= OR_2:OR1.Y


|ALU_unit|mux8x1:mux8|mux_16bit:m1|MUX2x1:\mux:9:mux_16bit|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m1|MUX2x1:\mux:9:mux_16bit|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m1|MUX2x1:\mux:9:mux_16bit|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m1|MUX2x1:\mux:9:mux_16bit|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m1|MUX2x1:\mux:10:mux_16bit
I1 => AND_2:AND2.A
I0 => AND_2:AND1.A
S => INVERTER:NOT1.A
S => AND_2:AND2.B
Y <= OR_2:OR1.Y


|ALU_unit|mux8x1:mux8|mux_16bit:m1|MUX2x1:\mux:10:mux_16bit|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m1|MUX2x1:\mux:10:mux_16bit|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m1|MUX2x1:\mux:10:mux_16bit|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m1|MUX2x1:\mux:10:mux_16bit|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m1|MUX2x1:\mux:11:mux_16bit
I1 => AND_2:AND2.A
I0 => AND_2:AND1.A
S => INVERTER:NOT1.A
S => AND_2:AND2.B
Y <= OR_2:OR1.Y


|ALU_unit|mux8x1:mux8|mux_16bit:m1|MUX2x1:\mux:11:mux_16bit|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m1|MUX2x1:\mux:11:mux_16bit|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m1|MUX2x1:\mux:11:mux_16bit|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m1|MUX2x1:\mux:11:mux_16bit|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m1|MUX2x1:\mux:12:mux_16bit
I1 => AND_2:AND2.A
I0 => AND_2:AND1.A
S => INVERTER:NOT1.A
S => AND_2:AND2.B
Y <= OR_2:OR1.Y


|ALU_unit|mux8x1:mux8|mux_16bit:m1|MUX2x1:\mux:12:mux_16bit|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m1|MUX2x1:\mux:12:mux_16bit|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m1|MUX2x1:\mux:12:mux_16bit|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m1|MUX2x1:\mux:12:mux_16bit|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m1|MUX2x1:\mux:13:mux_16bit
I1 => AND_2:AND2.A
I0 => AND_2:AND1.A
S => INVERTER:NOT1.A
S => AND_2:AND2.B
Y <= OR_2:OR1.Y


|ALU_unit|mux8x1:mux8|mux_16bit:m1|MUX2x1:\mux:13:mux_16bit|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m1|MUX2x1:\mux:13:mux_16bit|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m1|MUX2x1:\mux:13:mux_16bit|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m1|MUX2x1:\mux:13:mux_16bit|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m1|MUX2x1:\mux:14:mux_16bit
I1 => AND_2:AND2.A
I0 => AND_2:AND1.A
S => INVERTER:NOT1.A
S => AND_2:AND2.B
Y <= OR_2:OR1.Y


|ALU_unit|mux8x1:mux8|mux_16bit:m1|MUX2x1:\mux:14:mux_16bit|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m1|MUX2x1:\mux:14:mux_16bit|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m1|MUX2x1:\mux:14:mux_16bit|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m1|MUX2x1:\mux:14:mux_16bit|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m1|MUX2x1:\mux:15:mux_16bit
I1 => AND_2:AND2.A
I0 => AND_2:AND1.A
S => INVERTER:NOT1.A
S => AND_2:AND2.B
Y <= OR_2:OR1.Y


|ALU_unit|mux8x1:mux8|mux_16bit:m1|MUX2x1:\mux:15:mux_16bit|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m1|MUX2x1:\mux:15:mux_16bit|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m1|MUX2x1:\mux:15:mux_16bit|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m1|MUX2x1:\mux:15:mux_16bit|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m2
I1[0] => MUX2x1:mux:0:mux_16bit.I1
I1[1] => MUX2x1:mux:1:mux_16bit.I1
I1[2] => MUX2x1:mux:2:mux_16bit.I1
I1[3] => MUX2x1:mux:3:mux_16bit.I1
I1[4] => MUX2x1:mux:4:mux_16bit.I1
I1[5] => MUX2x1:mux:5:mux_16bit.I1
I1[6] => MUX2x1:mux:6:mux_16bit.I1
I1[7] => MUX2x1:mux:7:mux_16bit.I1
I1[8] => MUX2x1:mux:8:mux_16bit.I1
I1[9] => MUX2x1:mux:9:mux_16bit.I1
I1[10] => MUX2x1:mux:10:mux_16bit.I1
I1[11] => MUX2x1:mux:11:mux_16bit.I1
I1[12] => MUX2x1:mux:12:mux_16bit.I1
I1[13] => MUX2x1:mux:13:mux_16bit.I1
I1[14] => MUX2x1:mux:14:mux_16bit.I1
I1[15] => MUX2x1:mux:15:mux_16bit.I1
I0[0] => MUX2x1:mux:0:mux_16bit.I0
I0[1] => MUX2x1:mux:1:mux_16bit.I0
I0[2] => MUX2x1:mux:2:mux_16bit.I0
I0[3] => MUX2x1:mux:3:mux_16bit.I0
I0[4] => MUX2x1:mux:4:mux_16bit.I0
I0[5] => MUX2x1:mux:5:mux_16bit.I0
I0[6] => MUX2x1:mux:6:mux_16bit.I0
I0[7] => MUX2x1:mux:7:mux_16bit.I0
I0[8] => MUX2x1:mux:8:mux_16bit.I0
I0[9] => MUX2x1:mux:9:mux_16bit.I0
I0[10] => MUX2x1:mux:10:mux_16bit.I0
I0[11] => MUX2x1:mux:11:mux_16bit.I0
I0[12] => MUX2x1:mux:12:mux_16bit.I0
I0[13] => MUX2x1:mux:13:mux_16bit.I0
I0[14] => MUX2x1:mux:14:mux_16bit.I0
I0[15] => MUX2x1:mux:15:mux_16bit.I0
sel => MUX2x1:mux:0:mux_16bit.S
sel => MUX2x1:mux:1:mux_16bit.S
sel => MUX2x1:mux:2:mux_16bit.S
sel => MUX2x1:mux:3:mux_16bit.S
sel => MUX2x1:mux:4:mux_16bit.S
sel => MUX2x1:mux:5:mux_16bit.S
sel => MUX2x1:mux:6:mux_16bit.S
sel => MUX2x1:mux:7:mux_16bit.S
sel => MUX2x1:mux:8:mux_16bit.S
sel => MUX2x1:mux:9:mux_16bit.S
sel => MUX2x1:mux:10:mux_16bit.S
sel => MUX2x1:mux:11:mux_16bit.S
sel => MUX2x1:mux:12:mux_16bit.S
sel => MUX2x1:mux:13:mux_16bit.S
sel => MUX2x1:mux:14:mux_16bit.S
sel => MUX2x1:mux:15:mux_16bit.S
Qout[0] <= MUX2x1:mux:0:mux_16bit.Y
Qout[1] <= MUX2x1:mux:1:mux_16bit.Y
Qout[2] <= MUX2x1:mux:2:mux_16bit.Y
Qout[3] <= MUX2x1:mux:3:mux_16bit.Y
Qout[4] <= MUX2x1:mux:4:mux_16bit.Y
Qout[5] <= MUX2x1:mux:5:mux_16bit.Y
Qout[6] <= MUX2x1:mux:6:mux_16bit.Y
Qout[7] <= MUX2x1:mux:7:mux_16bit.Y
Qout[8] <= MUX2x1:mux:8:mux_16bit.Y
Qout[9] <= MUX2x1:mux:9:mux_16bit.Y
Qout[10] <= MUX2x1:mux:10:mux_16bit.Y
Qout[11] <= MUX2x1:mux:11:mux_16bit.Y
Qout[12] <= MUX2x1:mux:12:mux_16bit.Y
Qout[13] <= MUX2x1:mux:13:mux_16bit.Y
Qout[14] <= MUX2x1:mux:14:mux_16bit.Y
Qout[15] <= MUX2x1:mux:15:mux_16bit.Y


|ALU_unit|mux8x1:mux8|mux_16bit:m2|MUX2x1:\mux:0:mux_16bit
I1 => AND_2:AND2.A
I0 => AND_2:AND1.A
S => INVERTER:NOT1.A
S => AND_2:AND2.B
Y <= OR_2:OR1.Y


|ALU_unit|mux8x1:mux8|mux_16bit:m2|MUX2x1:\mux:0:mux_16bit|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m2|MUX2x1:\mux:0:mux_16bit|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m2|MUX2x1:\mux:0:mux_16bit|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m2|MUX2x1:\mux:0:mux_16bit|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m2|MUX2x1:\mux:1:mux_16bit
I1 => AND_2:AND2.A
I0 => AND_2:AND1.A
S => INVERTER:NOT1.A
S => AND_2:AND2.B
Y <= OR_2:OR1.Y


|ALU_unit|mux8x1:mux8|mux_16bit:m2|MUX2x1:\mux:1:mux_16bit|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m2|MUX2x1:\mux:1:mux_16bit|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m2|MUX2x1:\mux:1:mux_16bit|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m2|MUX2x1:\mux:1:mux_16bit|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m2|MUX2x1:\mux:2:mux_16bit
I1 => AND_2:AND2.A
I0 => AND_2:AND1.A
S => INVERTER:NOT1.A
S => AND_2:AND2.B
Y <= OR_2:OR1.Y


|ALU_unit|mux8x1:mux8|mux_16bit:m2|MUX2x1:\mux:2:mux_16bit|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m2|MUX2x1:\mux:2:mux_16bit|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m2|MUX2x1:\mux:2:mux_16bit|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m2|MUX2x1:\mux:2:mux_16bit|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m2|MUX2x1:\mux:3:mux_16bit
I1 => AND_2:AND2.A
I0 => AND_2:AND1.A
S => INVERTER:NOT1.A
S => AND_2:AND2.B
Y <= OR_2:OR1.Y


|ALU_unit|mux8x1:mux8|mux_16bit:m2|MUX2x1:\mux:3:mux_16bit|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m2|MUX2x1:\mux:3:mux_16bit|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m2|MUX2x1:\mux:3:mux_16bit|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m2|MUX2x1:\mux:3:mux_16bit|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m2|MUX2x1:\mux:4:mux_16bit
I1 => AND_2:AND2.A
I0 => AND_2:AND1.A
S => INVERTER:NOT1.A
S => AND_2:AND2.B
Y <= OR_2:OR1.Y


|ALU_unit|mux8x1:mux8|mux_16bit:m2|MUX2x1:\mux:4:mux_16bit|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m2|MUX2x1:\mux:4:mux_16bit|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m2|MUX2x1:\mux:4:mux_16bit|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m2|MUX2x1:\mux:4:mux_16bit|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m2|MUX2x1:\mux:5:mux_16bit
I1 => AND_2:AND2.A
I0 => AND_2:AND1.A
S => INVERTER:NOT1.A
S => AND_2:AND2.B
Y <= OR_2:OR1.Y


|ALU_unit|mux8x1:mux8|mux_16bit:m2|MUX2x1:\mux:5:mux_16bit|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m2|MUX2x1:\mux:5:mux_16bit|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m2|MUX2x1:\mux:5:mux_16bit|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m2|MUX2x1:\mux:5:mux_16bit|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m2|MUX2x1:\mux:6:mux_16bit
I1 => AND_2:AND2.A
I0 => AND_2:AND1.A
S => INVERTER:NOT1.A
S => AND_2:AND2.B
Y <= OR_2:OR1.Y


|ALU_unit|mux8x1:mux8|mux_16bit:m2|MUX2x1:\mux:6:mux_16bit|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m2|MUX2x1:\mux:6:mux_16bit|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m2|MUX2x1:\mux:6:mux_16bit|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m2|MUX2x1:\mux:6:mux_16bit|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m2|MUX2x1:\mux:7:mux_16bit
I1 => AND_2:AND2.A
I0 => AND_2:AND1.A
S => INVERTER:NOT1.A
S => AND_2:AND2.B
Y <= OR_2:OR1.Y


|ALU_unit|mux8x1:mux8|mux_16bit:m2|MUX2x1:\mux:7:mux_16bit|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m2|MUX2x1:\mux:7:mux_16bit|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m2|MUX2x1:\mux:7:mux_16bit|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m2|MUX2x1:\mux:7:mux_16bit|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m2|MUX2x1:\mux:8:mux_16bit
I1 => AND_2:AND2.A
I0 => AND_2:AND1.A
S => INVERTER:NOT1.A
S => AND_2:AND2.B
Y <= OR_2:OR1.Y


|ALU_unit|mux8x1:mux8|mux_16bit:m2|MUX2x1:\mux:8:mux_16bit|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m2|MUX2x1:\mux:8:mux_16bit|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m2|MUX2x1:\mux:8:mux_16bit|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m2|MUX2x1:\mux:8:mux_16bit|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m2|MUX2x1:\mux:9:mux_16bit
I1 => AND_2:AND2.A
I0 => AND_2:AND1.A
S => INVERTER:NOT1.A
S => AND_2:AND2.B
Y <= OR_2:OR1.Y


|ALU_unit|mux8x1:mux8|mux_16bit:m2|MUX2x1:\mux:9:mux_16bit|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m2|MUX2x1:\mux:9:mux_16bit|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m2|MUX2x1:\mux:9:mux_16bit|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m2|MUX2x1:\mux:9:mux_16bit|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m2|MUX2x1:\mux:10:mux_16bit
I1 => AND_2:AND2.A
I0 => AND_2:AND1.A
S => INVERTER:NOT1.A
S => AND_2:AND2.B
Y <= OR_2:OR1.Y


|ALU_unit|mux8x1:mux8|mux_16bit:m2|MUX2x1:\mux:10:mux_16bit|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m2|MUX2x1:\mux:10:mux_16bit|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m2|MUX2x1:\mux:10:mux_16bit|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m2|MUX2x1:\mux:10:mux_16bit|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m2|MUX2x1:\mux:11:mux_16bit
I1 => AND_2:AND2.A
I0 => AND_2:AND1.A
S => INVERTER:NOT1.A
S => AND_2:AND2.B
Y <= OR_2:OR1.Y


|ALU_unit|mux8x1:mux8|mux_16bit:m2|MUX2x1:\mux:11:mux_16bit|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m2|MUX2x1:\mux:11:mux_16bit|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m2|MUX2x1:\mux:11:mux_16bit|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m2|MUX2x1:\mux:11:mux_16bit|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m2|MUX2x1:\mux:12:mux_16bit
I1 => AND_2:AND2.A
I0 => AND_2:AND1.A
S => INVERTER:NOT1.A
S => AND_2:AND2.B
Y <= OR_2:OR1.Y


|ALU_unit|mux8x1:mux8|mux_16bit:m2|MUX2x1:\mux:12:mux_16bit|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m2|MUX2x1:\mux:12:mux_16bit|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m2|MUX2x1:\mux:12:mux_16bit|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m2|MUX2x1:\mux:12:mux_16bit|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m2|MUX2x1:\mux:13:mux_16bit
I1 => AND_2:AND2.A
I0 => AND_2:AND1.A
S => INVERTER:NOT1.A
S => AND_2:AND2.B
Y <= OR_2:OR1.Y


|ALU_unit|mux8x1:mux8|mux_16bit:m2|MUX2x1:\mux:13:mux_16bit|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m2|MUX2x1:\mux:13:mux_16bit|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m2|MUX2x1:\mux:13:mux_16bit|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m2|MUX2x1:\mux:13:mux_16bit|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m2|MUX2x1:\mux:14:mux_16bit
I1 => AND_2:AND2.A
I0 => AND_2:AND1.A
S => INVERTER:NOT1.A
S => AND_2:AND2.B
Y <= OR_2:OR1.Y


|ALU_unit|mux8x1:mux8|mux_16bit:m2|MUX2x1:\mux:14:mux_16bit|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m2|MUX2x1:\mux:14:mux_16bit|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m2|MUX2x1:\mux:14:mux_16bit|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m2|MUX2x1:\mux:14:mux_16bit|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m2|MUX2x1:\mux:15:mux_16bit
I1 => AND_2:AND2.A
I0 => AND_2:AND1.A
S => INVERTER:NOT1.A
S => AND_2:AND2.B
Y <= OR_2:OR1.Y


|ALU_unit|mux8x1:mux8|mux_16bit:m2|MUX2x1:\mux:15:mux_16bit|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m2|MUX2x1:\mux:15:mux_16bit|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m2|MUX2x1:\mux:15:mux_16bit|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m2|MUX2x1:\mux:15:mux_16bit|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m3
I1[0] => MUX2x1:mux:0:mux_16bit.I1
I1[1] => MUX2x1:mux:1:mux_16bit.I1
I1[2] => MUX2x1:mux:2:mux_16bit.I1
I1[3] => MUX2x1:mux:3:mux_16bit.I1
I1[4] => MUX2x1:mux:4:mux_16bit.I1
I1[5] => MUX2x1:mux:5:mux_16bit.I1
I1[6] => MUX2x1:mux:6:mux_16bit.I1
I1[7] => MUX2x1:mux:7:mux_16bit.I1
I1[8] => MUX2x1:mux:8:mux_16bit.I1
I1[9] => MUX2x1:mux:9:mux_16bit.I1
I1[10] => MUX2x1:mux:10:mux_16bit.I1
I1[11] => MUX2x1:mux:11:mux_16bit.I1
I1[12] => MUX2x1:mux:12:mux_16bit.I1
I1[13] => MUX2x1:mux:13:mux_16bit.I1
I1[14] => MUX2x1:mux:14:mux_16bit.I1
I1[15] => MUX2x1:mux:15:mux_16bit.I1
I0[0] => MUX2x1:mux:0:mux_16bit.I0
I0[1] => MUX2x1:mux:1:mux_16bit.I0
I0[2] => MUX2x1:mux:2:mux_16bit.I0
I0[3] => MUX2x1:mux:3:mux_16bit.I0
I0[4] => MUX2x1:mux:4:mux_16bit.I0
I0[5] => MUX2x1:mux:5:mux_16bit.I0
I0[6] => MUX2x1:mux:6:mux_16bit.I0
I0[7] => MUX2x1:mux:7:mux_16bit.I0
I0[8] => MUX2x1:mux:8:mux_16bit.I0
I0[9] => MUX2x1:mux:9:mux_16bit.I0
I0[10] => MUX2x1:mux:10:mux_16bit.I0
I0[11] => MUX2x1:mux:11:mux_16bit.I0
I0[12] => MUX2x1:mux:12:mux_16bit.I0
I0[13] => MUX2x1:mux:13:mux_16bit.I0
I0[14] => MUX2x1:mux:14:mux_16bit.I0
I0[15] => MUX2x1:mux:15:mux_16bit.I0
sel => MUX2x1:mux:0:mux_16bit.S
sel => MUX2x1:mux:1:mux_16bit.S
sel => MUX2x1:mux:2:mux_16bit.S
sel => MUX2x1:mux:3:mux_16bit.S
sel => MUX2x1:mux:4:mux_16bit.S
sel => MUX2x1:mux:5:mux_16bit.S
sel => MUX2x1:mux:6:mux_16bit.S
sel => MUX2x1:mux:7:mux_16bit.S
sel => MUX2x1:mux:8:mux_16bit.S
sel => MUX2x1:mux:9:mux_16bit.S
sel => MUX2x1:mux:10:mux_16bit.S
sel => MUX2x1:mux:11:mux_16bit.S
sel => MUX2x1:mux:12:mux_16bit.S
sel => MUX2x1:mux:13:mux_16bit.S
sel => MUX2x1:mux:14:mux_16bit.S
sel => MUX2x1:mux:15:mux_16bit.S
Qout[0] <= MUX2x1:mux:0:mux_16bit.Y
Qout[1] <= MUX2x1:mux:1:mux_16bit.Y
Qout[2] <= MUX2x1:mux:2:mux_16bit.Y
Qout[3] <= MUX2x1:mux:3:mux_16bit.Y
Qout[4] <= MUX2x1:mux:4:mux_16bit.Y
Qout[5] <= MUX2x1:mux:5:mux_16bit.Y
Qout[6] <= MUX2x1:mux:6:mux_16bit.Y
Qout[7] <= MUX2x1:mux:7:mux_16bit.Y
Qout[8] <= MUX2x1:mux:8:mux_16bit.Y
Qout[9] <= MUX2x1:mux:9:mux_16bit.Y
Qout[10] <= MUX2x1:mux:10:mux_16bit.Y
Qout[11] <= MUX2x1:mux:11:mux_16bit.Y
Qout[12] <= MUX2x1:mux:12:mux_16bit.Y
Qout[13] <= MUX2x1:mux:13:mux_16bit.Y
Qout[14] <= MUX2x1:mux:14:mux_16bit.Y
Qout[15] <= MUX2x1:mux:15:mux_16bit.Y


|ALU_unit|mux8x1:mux8|mux_16bit:m3|MUX2x1:\mux:0:mux_16bit
I1 => AND_2:AND2.A
I0 => AND_2:AND1.A
S => INVERTER:NOT1.A
S => AND_2:AND2.B
Y <= OR_2:OR1.Y


|ALU_unit|mux8x1:mux8|mux_16bit:m3|MUX2x1:\mux:0:mux_16bit|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m3|MUX2x1:\mux:0:mux_16bit|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m3|MUX2x1:\mux:0:mux_16bit|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m3|MUX2x1:\mux:0:mux_16bit|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m3|MUX2x1:\mux:1:mux_16bit
I1 => AND_2:AND2.A
I0 => AND_2:AND1.A
S => INVERTER:NOT1.A
S => AND_2:AND2.B
Y <= OR_2:OR1.Y


|ALU_unit|mux8x1:mux8|mux_16bit:m3|MUX2x1:\mux:1:mux_16bit|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m3|MUX2x1:\mux:1:mux_16bit|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m3|MUX2x1:\mux:1:mux_16bit|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m3|MUX2x1:\mux:1:mux_16bit|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m3|MUX2x1:\mux:2:mux_16bit
I1 => AND_2:AND2.A
I0 => AND_2:AND1.A
S => INVERTER:NOT1.A
S => AND_2:AND2.B
Y <= OR_2:OR1.Y


|ALU_unit|mux8x1:mux8|mux_16bit:m3|MUX2x1:\mux:2:mux_16bit|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m3|MUX2x1:\mux:2:mux_16bit|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m3|MUX2x1:\mux:2:mux_16bit|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m3|MUX2x1:\mux:2:mux_16bit|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m3|MUX2x1:\mux:3:mux_16bit
I1 => AND_2:AND2.A
I0 => AND_2:AND1.A
S => INVERTER:NOT1.A
S => AND_2:AND2.B
Y <= OR_2:OR1.Y


|ALU_unit|mux8x1:mux8|mux_16bit:m3|MUX2x1:\mux:3:mux_16bit|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m3|MUX2x1:\mux:3:mux_16bit|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m3|MUX2x1:\mux:3:mux_16bit|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m3|MUX2x1:\mux:3:mux_16bit|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m3|MUX2x1:\mux:4:mux_16bit
I1 => AND_2:AND2.A
I0 => AND_2:AND1.A
S => INVERTER:NOT1.A
S => AND_2:AND2.B
Y <= OR_2:OR1.Y


|ALU_unit|mux8x1:mux8|mux_16bit:m3|MUX2x1:\mux:4:mux_16bit|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m3|MUX2x1:\mux:4:mux_16bit|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m3|MUX2x1:\mux:4:mux_16bit|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m3|MUX2x1:\mux:4:mux_16bit|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m3|MUX2x1:\mux:5:mux_16bit
I1 => AND_2:AND2.A
I0 => AND_2:AND1.A
S => INVERTER:NOT1.A
S => AND_2:AND2.B
Y <= OR_2:OR1.Y


|ALU_unit|mux8x1:mux8|mux_16bit:m3|MUX2x1:\mux:5:mux_16bit|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m3|MUX2x1:\mux:5:mux_16bit|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m3|MUX2x1:\mux:5:mux_16bit|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m3|MUX2x1:\mux:5:mux_16bit|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m3|MUX2x1:\mux:6:mux_16bit
I1 => AND_2:AND2.A
I0 => AND_2:AND1.A
S => INVERTER:NOT1.A
S => AND_2:AND2.B
Y <= OR_2:OR1.Y


|ALU_unit|mux8x1:mux8|mux_16bit:m3|MUX2x1:\mux:6:mux_16bit|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m3|MUX2x1:\mux:6:mux_16bit|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m3|MUX2x1:\mux:6:mux_16bit|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m3|MUX2x1:\mux:6:mux_16bit|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m3|MUX2x1:\mux:7:mux_16bit
I1 => AND_2:AND2.A
I0 => AND_2:AND1.A
S => INVERTER:NOT1.A
S => AND_2:AND2.B
Y <= OR_2:OR1.Y


|ALU_unit|mux8x1:mux8|mux_16bit:m3|MUX2x1:\mux:7:mux_16bit|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m3|MUX2x1:\mux:7:mux_16bit|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m3|MUX2x1:\mux:7:mux_16bit|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m3|MUX2x1:\mux:7:mux_16bit|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m3|MUX2x1:\mux:8:mux_16bit
I1 => AND_2:AND2.A
I0 => AND_2:AND1.A
S => INVERTER:NOT1.A
S => AND_2:AND2.B
Y <= OR_2:OR1.Y


|ALU_unit|mux8x1:mux8|mux_16bit:m3|MUX2x1:\mux:8:mux_16bit|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m3|MUX2x1:\mux:8:mux_16bit|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m3|MUX2x1:\mux:8:mux_16bit|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m3|MUX2x1:\mux:8:mux_16bit|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m3|MUX2x1:\mux:9:mux_16bit
I1 => AND_2:AND2.A
I0 => AND_2:AND1.A
S => INVERTER:NOT1.A
S => AND_2:AND2.B
Y <= OR_2:OR1.Y


|ALU_unit|mux8x1:mux8|mux_16bit:m3|MUX2x1:\mux:9:mux_16bit|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m3|MUX2x1:\mux:9:mux_16bit|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m3|MUX2x1:\mux:9:mux_16bit|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m3|MUX2x1:\mux:9:mux_16bit|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m3|MUX2x1:\mux:10:mux_16bit
I1 => AND_2:AND2.A
I0 => AND_2:AND1.A
S => INVERTER:NOT1.A
S => AND_2:AND2.B
Y <= OR_2:OR1.Y


|ALU_unit|mux8x1:mux8|mux_16bit:m3|MUX2x1:\mux:10:mux_16bit|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m3|MUX2x1:\mux:10:mux_16bit|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m3|MUX2x1:\mux:10:mux_16bit|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m3|MUX2x1:\mux:10:mux_16bit|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m3|MUX2x1:\mux:11:mux_16bit
I1 => AND_2:AND2.A
I0 => AND_2:AND1.A
S => INVERTER:NOT1.A
S => AND_2:AND2.B
Y <= OR_2:OR1.Y


|ALU_unit|mux8x1:mux8|mux_16bit:m3|MUX2x1:\mux:11:mux_16bit|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m3|MUX2x1:\mux:11:mux_16bit|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m3|MUX2x1:\mux:11:mux_16bit|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m3|MUX2x1:\mux:11:mux_16bit|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m3|MUX2x1:\mux:12:mux_16bit
I1 => AND_2:AND2.A
I0 => AND_2:AND1.A
S => INVERTER:NOT1.A
S => AND_2:AND2.B
Y <= OR_2:OR1.Y


|ALU_unit|mux8x1:mux8|mux_16bit:m3|MUX2x1:\mux:12:mux_16bit|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m3|MUX2x1:\mux:12:mux_16bit|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m3|MUX2x1:\mux:12:mux_16bit|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m3|MUX2x1:\mux:12:mux_16bit|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m3|MUX2x1:\mux:13:mux_16bit
I1 => AND_2:AND2.A
I0 => AND_2:AND1.A
S => INVERTER:NOT1.A
S => AND_2:AND2.B
Y <= OR_2:OR1.Y


|ALU_unit|mux8x1:mux8|mux_16bit:m3|MUX2x1:\mux:13:mux_16bit|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m3|MUX2x1:\mux:13:mux_16bit|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m3|MUX2x1:\mux:13:mux_16bit|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m3|MUX2x1:\mux:13:mux_16bit|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m3|MUX2x1:\mux:14:mux_16bit
I1 => AND_2:AND2.A
I0 => AND_2:AND1.A
S => INVERTER:NOT1.A
S => AND_2:AND2.B
Y <= OR_2:OR1.Y


|ALU_unit|mux8x1:mux8|mux_16bit:m3|MUX2x1:\mux:14:mux_16bit|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m3|MUX2x1:\mux:14:mux_16bit|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m3|MUX2x1:\mux:14:mux_16bit|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m3|MUX2x1:\mux:14:mux_16bit|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m3|MUX2x1:\mux:15:mux_16bit
I1 => AND_2:AND2.A
I0 => AND_2:AND1.A
S => INVERTER:NOT1.A
S => AND_2:AND2.B
Y <= OR_2:OR1.Y


|ALU_unit|mux8x1:mux8|mux_16bit:m3|MUX2x1:\mux:15:mux_16bit|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m3|MUX2x1:\mux:15:mux_16bit|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m3|MUX2x1:\mux:15:mux_16bit|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m3|MUX2x1:\mux:15:mux_16bit|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m4
I1[0] => MUX2x1:mux:0:mux_16bit.I1
I1[1] => MUX2x1:mux:1:mux_16bit.I1
I1[2] => MUX2x1:mux:2:mux_16bit.I1
I1[3] => MUX2x1:mux:3:mux_16bit.I1
I1[4] => MUX2x1:mux:4:mux_16bit.I1
I1[5] => MUX2x1:mux:5:mux_16bit.I1
I1[6] => MUX2x1:mux:6:mux_16bit.I1
I1[7] => MUX2x1:mux:7:mux_16bit.I1
I1[8] => MUX2x1:mux:8:mux_16bit.I1
I1[9] => MUX2x1:mux:9:mux_16bit.I1
I1[10] => MUX2x1:mux:10:mux_16bit.I1
I1[11] => MUX2x1:mux:11:mux_16bit.I1
I1[12] => MUX2x1:mux:12:mux_16bit.I1
I1[13] => MUX2x1:mux:13:mux_16bit.I1
I1[14] => MUX2x1:mux:14:mux_16bit.I1
I1[15] => MUX2x1:mux:15:mux_16bit.I1
I0[0] => MUX2x1:mux:0:mux_16bit.I0
I0[1] => MUX2x1:mux:1:mux_16bit.I0
I0[2] => MUX2x1:mux:2:mux_16bit.I0
I0[3] => MUX2x1:mux:3:mux_16bit.I0
I0[4] => MUX2x1:mux:4:mux_16bit.I0
I0[5] => MUX2x1:mux:5:mux_16bit.I0
I0[6] => MUX2x1:mux:6:mux_16bit.I0
I0[7] => MUX2x1:mux:7:mux_16bit.I0
I0[8] => MUX2x1:mux:8:mux_16bit.I0
I0[9] => MUX2x1:mux:9:mux_16bit.I0
I0[10] => MUX2x1:mux:10:mux_16bit.I0
I0[11] => MUX2x1:mux:11:mux_16bit.I0
I0[12] => MUX2x1:mux:12:mux_16bit.I0
I0[13] => MUX2x1:mux:13:mux_16bit.I0
I0[14] => MUX2x1:mux:14:mux_16bit.I0
I0[15] => MUX2x1:mux:15:mux_16bit.I0
sel => MUX2x1:mux:0:mux_16bit.S
sel => MUX2x1:mux:1:mux_16bit.S
sel => MUX2x1:mux:2:mux_16bit.S
sel => MUX2x1:mux:3:mux_16bit.S
sel => MUX2x1:mux:4:mux_16bit.S
sel => MUX2x1:mux:5:mux_16bit.S
sel => MUX2x1:mux:6:mux_16bit.S
sel => MUX2x1:mux:7:mux_16bit.S
sel => MUX2x1:mux:8:mux_16bit.S
sel => MUX2x1:mux:9:mux_16bit.S
sel => MUX2x1:mux:10:mux_16bit.S
sel => MUX2x1:mux:11:mux_16bit.S
sel => MUX2x1:mux:12:mux_16bit.S
sel => MUX2x1:mux:13:mux_16bit.S
sel => MUX2x1:mux:14:mux_16bit.S
sel => MUX2x1:mux:15:mux_16bit.S
Qout[0] <= MUX2x1:mux:0:mux_16bit.Y
Qout[1] <= MUX2x1:mux:1:mux_16bit.Y
Qout[2] <= MUX2x1:mux:2:mux_16bit.Y
Qout[3] <= MUX2x1:mux:3:mux_16bit.Y
Qout[4] <= MUX2x1:mux:4:mux_16bit.Y
Qout[5] <= MUX2x1:mux:5:mux_16bit.Y
Qout[6] <= MUX2x1:mux:6:mux_16bit.Y
Qout[7] <= MUX2x1:mux:7:mux_16bit.Y
Qout[8] <= MUX2x1:mux:8:mux_16bit.Y
Qout[9] <= MUX2x1:mux:9:mux_16bit.Y
Qout[10] <= MUX2x1:mux:10:mux_16bit.Y
Qout[11] <= MUX2x1:mux:11:mux_16bit.Y
Qout[12] <= MUX2x1:mux:12:mux_16bit.Y
Qout[13] <= MUX2x1:mux:13:mux_16bit.Y
Qout[14] <= MUX2x1:mux:14:mux_16bit.Y
Qout[15] <= MUX2x1:mux:15:mux_16bit.Y


|ALU_unit|mux8x1:mux8|mux_16bit:m4|MUX2x1:\mux:0:mux_16bit
I1 => AND_2:AND2.A
I0 => AND_2:AND1.A
S => INVERTER:NOT1.A
S => AND_2:AND2.B
Y <= OR_2:OR1.Y


|ALU_unit|mux8x1:mux8|mux_16bit:m4|MUX2x1:\mux:0:mux_16bit|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m4|MUX2x1:\mux:0:mux_16bit|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m4|MUX2x1:\mux:0:mux_16bit|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m4|MUX2x1:\mux:0:mux_16bit|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m4|MUX2x1:\mux:1:mux_16bit
I1 => AND_2:AND2.A
I0 => AND_2:AND1.A
S => INVERTER:NOT1.A
S => AND_2:AND2.B
Y <= OR_2:OR1.Y


|ALU_unit|mux8x1:mux8|mux_16bit:m4|MUX2x1:\mux:1:mux_16bit|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m4|MUX2x1:\mux:1:mux_16bit|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m4|MUX2x1:\mux:1:mux_16bit|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m4|MUX2x1:\mux:1:mux_16bit|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m4|MUX2x1:\mux:2:mux_16bit
I1 => AND_2:AND2.A
I0 => AND_2:AND1.A
S => INVERTER:NOT1.A
S => AND_2:AND2.B
Y <= OR_2:OR1.Y


|ALU_unit|mux8x1:mux8|mux_16bit:m4|MUX2x1:\mux:2:mux_16bit|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m4|MUX2x1:\mux:2:mux_16bit|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m4|MUX2x1:\mux:2:mux_16bit|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m4|MUX2x1:\mux:2:mux_16bit|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m4|MUX2x1:\mux:3:mux_16bit
I1 => AND_2:AND2.A
I0 => AND_2:AND1.A
S => INVERTER:NOT1.A
S => AND_2:AND2.B
Y <= OR_2:OR1.Y


|ALU_unit|mux8x1:mux8|mux_16bit:m4|MUX2x1:\mux:3:mux_16bit|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m4|MUX2x1:\mux:3:mux_16bit|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m4|MUX2x1:\mux:3:mux_16bit|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m4|MUX2x1:\mux:3:mux_16bit|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m4|MUX2x1:\mux:4:mux_16bit
I1 => AND_2:AND2.A
I0 => AND_2:AND1.A
S => INVERTER:NOT1.A
S => AND_2:AND2.B
Y <= OR_2:OR1.Y


|ALU_unit|mux8x1:mux8|mux_16bit:m4|MUX2x1:\mux:4:mux_16bit|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m4|MUX2x1:\mux:4:mux_16bit|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m4|MUX2x1:\mux:4:mux_16bit|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m4|MUX2x1:\mux:4:mux_16bit|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m4|MUX2x1:\mux:5:mux_16bit
I1 => AND_2:AND2.A
I0 => AND_2:AND1.A
S => INVERTER:NOT1.A
S => AND_2:AND2.B
Y <= OR_2:OR1.Y


|ALU_unit|mux8x1:mux8|mux_16bit:m4|MUX2x1:\mux:5:mux_16bit|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m4|MUX2x1:\mux:5:mux_16bit|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m4|MUX2x1:\mux:5:mux_16bit|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m4|MUX2x1:\mux:5:mux_16bit|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m4|MUX2x1:\mux:6:mux_16bit
I1 => AND_2:AND2.A
I0 => AND_2:AND1.A
S => INVERTER:NOT1.A
S => AND_2:AND2.B
Y <= OR_2:OR1.Y


|ALU_unit|mux8x1:mux8|mux_16bit:m4|MUX2x1:\mux:6:mux_16bit|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m4|MUX2x1:\mux:6:mux_16bit|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m4|MUX2x1:\mux:6:mux_16bit|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m4|MUX2x1:\mux:6:mux_16bit|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m4|MUX2x1:\mux:7:mux_16bit
I1 => AND_2:AND2.A
I0 => AND_2:AND1.A
S => INVERTER:NOT1.A
S => AND_2:AND2.B
Y <= OR_2:OR1.Y


|ALU_unit|mux8x1:mux8|mux_16bit:m4|MUX2x1:\mux:7:mux_16bit|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m4|MUX2x1:\mux:7:mux_16bit|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m4|MUX2x1:\mux:7:mux_16bit|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m4|MUX2x1:\mux:7:mux_16bit|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m4|MUX2x1:\mux:8:mux_16bit
I1 => AND_2:AND2.A
I0 => AND_2:AND1.A
S => INVERTER:NOT1.A
S => AND_2:AND2.B
Y <= OR_2:OR1.Y


|ALU_unit|mux8x1:mux8|mux_16bit:m4|MUX2x1:\mux:8:mux_16bit|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m4|MUX2x1:\mux:8:mux_16bit|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m4|MUX2x1:\mux:8:mux_16bit|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m4|MUX2x1:\mux:8:mux_16bit|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m4|MUX2x1:\mux:9:mux_16bit
I1 => AND_2:AND2.A
I0 => AND_2:AND1.A
S => INVERTER:NOT1.A
S => AND_2:AND2.B
Y <= OR_2:OR1.Y


|ALU_unit|mux8x1:mux8|mux_16bit:m4|MUX2x1:\mux:9:mux_16bit|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m4|MUX2x1:\mux:9:mux_16bit|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m4|MUX2x1:\mux:9:mux_16bit|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m4|MUX2x1:\mux:9:mux_16bit|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m4|MUX2x1:\mux:10:mux_16bit
I1 => AND_2:AND2.A
I0 => AND_2:AND1.A
S => INVERTER:NOT1.A
S => AND_2:AND2.B
Y <= OR_2:OR1.Y


|ALU_unit|mux8x1:mux8|mux_16bit:m4|MUX2x1:\mux:10:mux_16bit|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m4|MUX2x1:\mux:10:mux_16bit|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m4|MUX2x1:\mux:10:mux_16bit|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m4|MUX2x1:\mux:10:mux_16bit|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m4|MUX2x1:\mux:11:mux_16bit
I1 => AND_2:AND2.A
I0 => AND_2:AND1.A
S => INVERTER:NOT1.A
S => AND_2:AND2.B
Y <= OR_2:OR1.Y


|ALU_unit|mux8x1:mux8|mux_16bit:m4|MUX2x1:\mux:11:mux_16bit|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m4|MUX2x1:\mux:11:mux_16bit|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m4|MUX2x1:\mux:11:mux_16bit|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m4|MUX2x1:\mux:11:mux_16bit|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m4|MUX2x1:\mux:12:mux_16bit
I1 => AND_2:AND2.A
I0 => AND_2:AND1.A
S => INVERTER:NOT1.A
S => AND_2:AND2.B
Y <= OR_2:OR1.Y


|ALU_unit|mux8x1:mux8|mux_16bit:m4|MUX2x1:\mux:12:mux_16bit|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m4|MUX2x1:\mux:12:mux_16bit|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m4|MUX2x1:\mux:12:mux_16bit|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m4|MUX2x1:\mux:12:mux_16bit|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m4|MUX2x1:\mux:13:mux_16bit
I1 => AND_2:AND2.A
I0 => AND_2:AND1.A
S => INVERTER:NOT1.A
S => AND_2:AND2.B
Y <= OR_2:OR1.Y


|ALU_unit|mux8x1:mux8|mux_16bit:m4|MUX2x1:\mux:13:mux_16bit|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m4|MUX2x1:\mux:13:mux_16bit|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m4|MUX2x1:\mux:13:mux_16bit|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m4|MUX2x1:\mux:13:mux_16bit|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m4|MUX2x1:\mux:14:mux_16bit
I1 => AND_2:AND2.A
I0 => AND_2:AND1.A
S => INVERTER:NOT1.A
S => AND_2:AND2.B
Y <= OR_2:OR1.Y


|ALU_unit|mux8x1:mux8|mux_16bit:m4|MUX2x1:\mux:14:mux_16bit|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m4|MUX2x1:\mux:14:mux_16bit|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m4|MUX2x1:\mux:14:mux_16bit|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m4|MUX2x1:\mux:14:mux_16bit|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m4|MUX2x1:\mux:15:mux_16bit
I1 => AND_2:AND2.A
I0 => AND_2:AND1.A
S => INVERTER:NOT1.A
S => AND_2:AND2.B
Y <= OR_2:OR1.Y


|ALU_unit|mux8x1:mux8|mux_16bit:m4|MUX2x1:\mux:15:mux_16bit|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m4|MUX2x1:\mux:15:mux_16bit|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m4|MUX2x1:\mux:15:mux_16bit|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m4|MUX2x1:\mux:15:mux_16bit|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m5
I1[0] => MUX2x1:mux:0:mux_16bit.I1
I1[1] => MUX2x1:mux:1:mux_16bit.I1
I1[2] => MUX2x1:mux:2:mux_16bit.I1
I1[3] => MUX2x1:mux:3:mux_16bit.I1
I1[4] => MUX2x1:mux:4:mux_16bit.I1
I1[5] => MUX2x1:mux:5:mux_16bit.I1
I1[6] => MUX2x1:mux:6:mux_16bit.I1
I1[7] => MUX2x1:mux:7:mux_16bit.I1
I1[8] => MUX2x1:mux:8:mux_16bit.I1
I1[9] => MUX2x1:mux:9:mux_16bit.I1
I1[10] => MUX2x1:mux:10:mux_16bit.I1
I1[11] => MUX2x1:mux:11:mux_16bit.I1
I1[12] => MUX2x1:mux:12:mux_16bit.I1
I1[13] => MUX2x1:mux:13:mux_16bit.I1
I1[14] => MUX2x1:mux:14:mux_16bit.I1
I1[15] => MUX2x1:mux:15:mux_16bit.I1
I0[0] => MUX2x1:mux:0:mux_16bit.I0
I0[1] => MUX2x1:mux:1:mux_16bit.I0
I0[2] => MUX2x1:mux:2:mux_16bit.I0
I0[3] => MUX2x1:mux:3:mux_16bit.I0
I0[4] => MUX2x1:mux:4:mux_16bit.I0
I0[5] => MUX2x1:mux:5:mux_16bit.I0
I0[6] => MUX2x1:mux:6:mux_16bit.I0
I0[7] => MUX2x1:mux:7:mux_16bit.I0
I0[8] => MUX2x1:mux:8:mux_16bit.I0
I0[9] => MUX2x1:mux:9:mux_16bit.I0
I0[10] => MUX2x1:mux:10:mux_16bit.I0
I0[11] => MUX2x1:mux:11:mux_16bit.I0
I0[12] => MUX2x1:mux:12:mux_16bit.I0
I0[13] => MUX2x1:mux:13:mux_16bit.I0
I0[14] => MUX2x1:mux:14:mux_16bit.I0
I0[15] => MUX2x1:mux:15:mux_16bit.I0
sel => MUX2x1:mux:0:mux_16bit.S
sel => MUX2x1:mux:1:mux_16bit.S
sel => MUX2x1:mux:2:mux_16bit.S
sel => MUX2x1:mux:3:mux_16bit.S
sel => MUX2x1:mux:4:mux_16bit.S
sel => MUX2x1:mux:5:mux_16bit.S
sel => MUX2x1:mux:6:mux_16bit.S
sel => MUX2x1:mux:7:mux_16bit.S
sel => MUX2x1:mux:8:mux_16bit.S
sel => MUX2x1:mux:9:mux_16bit.S
sel => MUX2x1:mux:10:mux_16bit.S
sel => MUX2x1:mux:11:mux_16bit.S
sel => MUX2x1:mux:12:mux_16bit.S
sel => MUX2x1:mux:13:mux_16bit.S
sel => MUX2x1:mux:14:mux_16bit.S
sel => MUX2x1:mux:15:mux_16bit.S
Qout[0] <= MUX2x1:mux:0:mux_16bit.Y
Qout[1] <= MUX2x1:mux:1:mux_16bit.Y
Qout[2] <= MUX2x1:mux:2:mux_16bit.Y
Qout[3] <= MUX2x1:mux:3:mux_16bit.Y
Qout[4] <= MUX2x1:mux:4:mux_16bit.Y
Qout[5] <= MUX2x1:mux:5:mux_16bit.Y
Qout[6] <= MUX2x1:mux:6:mux_16bit.Y
Qout[7] <= MUX2x1:mux:7:mux_16bit.Y
Qout[8] <= MUX2x1:mux:8:mux_16bit.Y
Qout[9] <= MUX2x1:mux:9:mux_16bit.Y
Qout[10] <= MUX2x1:mux:10:mux_16bit.Y
Qout[11] <= MUX2x1:mux:11:mux_16bit.Y
Qout[12] <= MUX2x1:mux:12:mux_16bit.Y
Qout[13] <= MUX2x1:mux:13:mux_16bit.Y
Qout[14] <= MUX2x1:mux:14:mux_16bit.Y
Qout[15] <= MUX2x1:mux:15:mux_16bit.Y


|ALU_unit|mux8x1:mux8|mux_16bit:m5|MUX2x1:\mux:0:mux_16bit
I1 => AND_2:AND2.A
I0 => AND_2:AND1.A
S => INVERTER:NOT1.A
S => AND_2:AND2.B
Y <= OR_2:OR1.Y


|ALU_unit|mux8x1:mux8|mux_16bit:m5|MUX2x1:\mux:0:mux_16bit|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m5|MUX2x1:\mux:0:mux_16bit|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m5|MUX2x1:\mux:0:mux_16bit|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m5|MUX2x1:\mux:0:mux_16bit|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m5|MUX2x1:\mux:1:mux_16bit
I1 => AND_2:AND2.A
I0 => AND_2:AND1.A
S => INVERTER:NOT1.A
S => AND_2:AND2.B
Y <= OR_2:OR1.Y


|ALU_unit|mux8x1:mux8|mux_16bit:m5|MUX2x1:\mux:1:mux_16bit|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m5|MUX2x1:\mux:1:mux_16bit|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m5|MUX2x1:\mux:1:mux_16bit|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m5|MUX2x1:\mux:1:mux_16bit|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m5|MUX2x1:\mux:2:mux_16bit
I1 => AND_2:AND2.A
I0 => AND_2:AND1.A
S => INVERTER:NOT1.A
S => AND_2:AND2.B
Y <= OR_2:OR1.Y


|ALU_unit|mux8x1:mux8|mux_16bit:m5|MUX2x1:\mux:2:mux_16bit|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m5|MUX2x1:\mux:2:mux_16bit|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m5|MUX2x1:\mux:2:mux_16bit|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m5|MUX2x1:\mux:2:mux_16bit|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m5|MUX2x1:\mux:3:mux_16bit
I1 => AND_2:AND2.A
I0 => AND_2:AND1.A
S => INVERTER:NOT1.A
S => AND_2:AND2.B
Y <= OR_2:OR1.Y


|ALU_unit|mux8x1:mux8|mux_16bit:m5|MUX2x1:\mux:3:mux_16bit|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m5|MUX2x1:\mux:3:mux_16bit|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m5|MUX2x1:\mux:3:mux_16bit|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m5|MUX2x1:\mux:3:mux_16bit|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m5|MUX2x1:\mux:4:mux_16bit
I1 => AND_2:AND2.A
I0 => AND_2:AND1.A
S => INVERTER:NOT1.A
S => AND_2:AND2.B
Y <= OR_2:OR1.Y


|ALU_unit|mux8x1:mux8|mux_16bit:m5|MUX2x1:\mux:4:mux_16bit|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m5|MUX2x1:\mux:4:mux_16bit|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m5|MUX2x1:\mux:4:mux_16bit|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m5|MUX2x1:\mux:4:mux_16bit|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m5|MUX2x1:\mux:5:mux_16bit
I1 => AND_2:AND2.A
I0 => AND_2:AND1.A
S => INVERTER:NOT1.A
S => AND_2:AND2.B
Y <= OR_2:OR1.Y


|ALU_unit|mux8x1:mux8|mux_16bit:m5|MUX2x1:\mux:5:mux_16bit|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m5|MUX2x1:\mux:5:mux_16bit|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m5|MUX2x1:\mux:5:mux_16bit|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m5|MUX2x1:\mux:5:mux_16bit|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m5|MUX2x1:\mux:6:mux_16bit
I1 => AND_2:AND2.A
I0 => AND_2:AND1.A
S => INVERTER:NOT1.A
S => AND_2:AND2.B
Y <= OR_2:OR1.Y


|ALU_unit|mux8x1:mux8|mux_16bit:m5|MUX2x1:\mux:6:mux_16bit|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m5|MUX2x1:\mux:6:mux_16bit|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m5|MUX2x1:\mux:6:mux_16bit|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m5|MUX2x1:\mux:6:mux_16bit|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m5|MUX2x1:\mux:7:mux_16bit
I1 => AND_2:AND2.A
I0 => AND_2:AND1.A
S => INVERTER:NOT1.A
S => AND_2:AND2.B
Y <= OR_2:OR1.Y


|ALU_unit|mux8x1:mux8|mux_16bit:m5|MUX2x1:\mux:7:mux_16bit|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m5|MUX2x1:\mux:7:mux_16bit|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m5|MUX2x1:\mux:7:mux_16bit|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m5|MUX2x1:\mux:7:mux_16bit|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m5|MUX2x1:\mux:8:mux_16bit
I1 => AND_2:AND2.A
I0 => AND_2:AND1.A
S => INVERTER:NOT1.A
S => AND_2:AND2.B
Y <= OR_2:OR1.Y


|ALU_unit|mux8x1:mux8|mux_16bit:m5|MUX2x1:\mux:8:mux_16bit|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m5|MUX2x1:\mux:8:mux_16bit|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m5|MUX2x1:\mux:8:mux_16bit|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m5|MUX2x1:\mux:8:mux_16bit|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m5|MUX2x1:\mux:9:mux_16bit
I1 => AND_2:AND2.A
I0 => AND_2:AND1.A
S => INVERTER:NOT1.A
S => AND_2:AND2.B
Y <= OR_2:OR1.Y


|ALU_unit|mux8x1:mux8|mux_16bit:m5|MUX2x1:\mux:9:mux_16bit|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m5|MUX2x1:\mux:9:mux_16bit|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m5|MUX2x1:\mux:9:mux_16bit|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m5|MUX2x1:\mux:9:mux_16bit|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m5|MUX2x1:\mux:10:mux_16bit
I1 => AND_2:AND2.A
I0 => AND_2:AND1.A
S => INVERTER:NOT1.A
S => AND_2:AND2.B
Y <= OR_2:OR1.Y


|ALU_unit|mux8x1:mux8|mux_16bit:m5|MUX2x1:\mux:10:mux_16bit|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m5|MUX2x1:\mux:10:mux_16bit|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m5|MUX2x1:\mux:10:mux_16bit|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m5|MUX2x1:\mux:10:mux_16bit|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m5|MUX2x1:\mux:11:mux_16bit
I1 => AND_2:AND2.A
I0 => AND_2:AND1.A
S => INVERTER:NOT1.A
S => AND_2:AND2.B
Y <= OR_2:OR1.Y


|ALU_unit|mux8x1:mux8|mux_16bit:m5|MUX2x1:\mux:11:mux_16bit|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m5|MUX2x1:\mux:11:mux_16bit|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m5|MUX2x1:\mux:11:mux_16bit|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m5|MUX2x1:\mux:11:mux_16bit|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m5|MUX2x1:\mux:12:mux_16bit
I1 => AND_2:AND2.A
I0 => AND_2:AND1.A
S => INVERTER:NOT1.A
S => AND_2:AND2.B
Y <= OR_2:OR1.Y


|ALU_unit|mux8x1:mux8|mux_16bit:m5|MUX2x1:\mux:12:mux_16bit|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m5|MUX2x1:\mux:12:mux_16bit|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m5|MUX2x1:\mux:12:mux_16bit|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m5|MUX2x1:\mux:12:mux_16bit|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m5|MUX2x1:\mux:13:mux_16bit
I1 => AND_2:AND2.A
I0 => AND_2:AND1.A
S => INVERTER:NOT1.A
S => AND_2:AND2.B
Y <= OR_2:OR1.Y


|ALU_unit|mux8x1:mux8|mux_16bit:m5|MUX2x1:\mux:13:mux_16bit|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m5|MUX2x1:\mux:13:mux_16bit|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m5|MUX2x1:\mux:13:mux_16bit|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m5|MUX2x1:\mux:13:mux_16bit|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m5|MUX2x1:\mux:14:mux_16bit
I1 => AND_2:AND2.A
I0 => AND_2:AND1.A
S => INVERTER:NOT1.A
S => AND_2:AND2.B
Y <= OR_2:OR1.Y


|ALU_unit|mux8x1:mux8|mux_16bit:m5|MUX2x1:\mux:14:mux_16bit|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m5|MUX2x1:\mux:14:mux_16bit|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m5|MUX2x1:\mux:14:mux_16bit|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m5|MUX2x1:\mux:14:mux_16bit|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m5|MUX2x1:\mux:15:mux_16bit
I1 => AND_2:AND2.A
I0 => AND_2:AND1.A
S => INVERTER:NOT1.A
S => AND_2:AND2.B
Y <= OR_2:OR1.Y


|ALU_unit|mux8x1:mux8|mux_16bit:m5|MUX2x1:\mux:15:mux_16bit|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m5|MUX2x1:\mux:15:mux_16bit|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m5|MUX2x1:\mux:15:mux_16bit|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m5|MUX2x1:\mux:15:mux_16bit|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m6
I1[0] => MUX2x1:mux:0:mux_16bit.I1
I1[1] => MUX2x1:mux:1:mux_16bit.I1
I1[2] => MUX2x1:mux:2:mux_16bit.I1
I1[3] => MUX2x1:mux:3:mux_16bit.I1
I1[4] => MUX2x1:mux:4:mux_16bit.I1
I1[5] => MUX2x1:mux:5:mux_16bit.I1
I1[6] => MUX2x1:mux:6:mux_16bit.I1
I1[7] => MUX2x1:mux:7:mux_16bit.I1
I1[8] => MUX2x1:mux:8:mux_16bit.I1
I1[9] => MUX2x1:mux:9:mux_16bit.I1
I1[10] => MUX2x1:mux:10:mux_16bit.I1
I1[11] => MUX2x1:mux:11:mux_16bit.I1
I1[12] => MUX2x1:mux:12:mux_16bit.I1
I1[13] => MUX2x1:mux:13:mux_16bit.I1
I1[14] => MUX2x1:mux:14:mux_16bit.I1
I1[15] => MUX2x1:mux:15:mux_16bit.I1
I0[0] => MUX2x1:mux:0:mux_16bit.I0
I0[1] => MUX2x1:mux:1:mux_16bit.I0
I0[2] => MUX2x1:mux:2:mux_16bit.I0
I0[3] => MUX2x1:mux:3:mux_16bit.I0
I0[4] => MUX2x1:mux:4:mux_16bit.I0
I0[5] => MUX2x1:mux:5:mux_16bit.I0
I0[6] => MUX2x1:mux:6:mux_16bit.I0
I0[7] => MUX2x1:mux:7:mux_16bit.I0
I0[8] => MUX2x1:mux:8:mux_16bit.I0
I0[9] => MUX2x1:mux:9:mux_16bit.I0
I0[10] => MUX2x1:mux:10:mux_16bit.I0
I0[11] => MUX2x1:mux:11:mux_16bit.I0
I0[12] => MUX2x1:mux:12:mux_16bit.I0
I0[13] => MUX2x1:mux:13:mux_16bit.I0
I0[14] => MUX2x1:mux:14:mux_16bit.I0
I0[15] => MUX2x1:mux:15:mux_16bit.I0
sel => MUX2x1:mux:0:mux_16bit.S
sel => MUX2x1:mux:1:mux_16bit.S
sel => MUX2x1:mux:2:mux_16bit.S
sel => MUX2x1:mux:3:mux_16bit.S
sel => MUX2x1:mux:4:mux_16bit.S
sel => MUX2x1:mux:5:mux_16bit.S
sel => MUX2x1:mux:6:mux_16bit.S
sel => MUX2x1:mux:7:mux_16bit.S
sel => MUX2x1:mux:8:mux_16bit.S
sel => MUX2x1:mux:9:mux_16bit.S
sel => MUX2x1:mux:10:mux_16bit.S
sel => MUX2x1:mux:11:mux_16bit.S
sel => MUX2x1:mux:12:mux_16bit.S
sel => MUX2x1:mux:13:mux_16bit.S
sel => MUX2x1:mux:14:mux_16bit.S
sel => MUX2x1:mux:15:mux_16bit.S
Qout[0] <= MUX2x1:mux:0:mux_16bit.Y
Qout[1] <= MUX2x1:mux:1:mux_16bit.Y
Qout[2] <= MUX2x1:mux:2:mux_16bit.Y
Qout[3] <= MUX2x1:mux:3:mux_16bit.Y
Qout[4] <= MUX2x1:mux:4:mux_16bit.Y
Qout[5] <= MUX2x1:mux:5:mux_16bit.Y
Qout[6] <= MUX2x1:mux:6:mux_16bit.Y
Qout[7] <= MUX2x1:mux:7:mux_16bit.Y
Qout[8] <= MUX2x1:mux:8:mux_16bit.Y
Qout[9] <= MUX2x1:mux:9:mux_16bit.Y
Qout[10] <= MUX2x1:mux:10:mux_16bit.Y
Qout[11] <= MUX2x1:mux:11:mux_16bit.Y
Qout[12] <= MUX2x1:mux:12:mux_16bit.Y
Qout[13] <= MUX2x1:mux:13:mux_16bit.Y
Qout[14] <= MUX2x1:mux:14:mux_16bit.Y
Qout[15] <= MUX2x1:mux:15:mux_16bit.Y


|ALU_unit|mux8x1:mux8|mux_16bit:m6|MUX2x1:\mux:0:mux_16bit
I1 => AND_2:AND2.A
I0 => AND_2:AND1.A
S => INVERTER:NOT1.A
S => AND_2:AND2.B
Y <= OR_2:OR1.Y


|ALU_unit|mux8x1:mux8|mux_16bit:m6|MUX2x1:\mux:0:mux_16bit|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m6|MUX2x1:\mux:0:mux_16bit|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m6|MUX2x1:\mux:0:mux_16bit|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m6|MUX2x1:\mux:0:mux_16bit|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m6|MUX2x1:\mux:1:mux_16bit
I1 => AND_2:AND2.A
I0 => AND_2:AND1.A
S => INVERTER:NOT1.A
S => AND_2:AND2.B
Y <= OR_2:OR1.Y


|ALU_unit|mux8x1:mux8|mux_16bit:m6|MUX2x1:\mux:1:mux_16bit|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m6|MUX2x1:\mux:1:mux_16bit|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m6|MUX2x1:\mux:1:mux_16bit|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m6|MUX2x1:\mux:1:mux_16bit|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m6|MUX2x1:\mux:2:mux_16bit
I1 => AND_2:AND2.A
I0 => AND_2:AND1.A
S => INVERTER:NOT1.A
S => AND_2:AND2.B
Y <= OR_2:OR1.Y


|ALU_unit|mux8x1:mux8|mux_16bit:m6|MUX2x1:\mux:2:mux_16bit|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m6|MUX2x1:\mux:2:mux_16bit|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m6|MUX2x1:\mux:2:mux_16bit|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m6|MUX2x1:\mux:2:mux_16bit|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m6|MUX2x1:\mux:3:mux_16bit
I1 => AND_2:AND2.A
I0 => AND_2:AND1.A
S => INVERTER:NOT1.A
S => AND_2:AND2.B
Y <= OR_2:OR1.Y


|ALU_unit|mux8x1:mux8|mux_16bit:m6|MUX2x1:\mux:3:mux_16bit|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m6|MUX2x1:\mux:3:mux_16bit|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m6|MUX2x1:\mux:3:mux_16bit|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m6|MUX2x1:\mux:3:mux_16bit|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m6|MUX2x1:\mux:4:mux_16bit
I1 => AND_2:AND2.A
I0 => AND_2:AND1.A
S => INVERTER:NOT1.A
S => AND_2:AND2.B
Y <= OR_2:OR1.Y


|ALU_unit|mux8x1:mux8|mux_16bit:m6|MUX2x1:\mux:4:mux_16bit|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m6|MUX2x1:\mux:4:mux_16bit|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m6|MUX2x1:\mux:4:mux_16bit|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m6|MUX2x1:\mux:4:mux_16bit|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m6|MUX2x1:\mux:5:mux_16bit
I1 => AND_2:AND2.A
I0 => AND_2:AND1.A
S => INVERTER:NOT1.A
S => AND_2:AND2.B
Y <= OR_2:OR1.Y


|ALU_unit|mux8x1:mux8|mux_16bit:m6|MUX2x1:\mux:5:mux_16bit|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m6|MUX2x1:\mux:5:mux_16bit|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m6|MUX2x1:\mux:5:mux_16bit|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m6|MUX2x1:\mux:5:mux_16bit|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m6|MUX2x1:\mux:6:mux_16bit
I1 => AND_2:AND2.A
I0 => AND_2:AND1.A
S => INVERTER:NOT1.A
S => AND_2:AND2.B
Y <= OR_2:OR1.Y


|ALU_unit|mux8x1:mux8|mux_16bit:m6|MUX2x1:\mux:6:mux_16bit|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m6|MUX2x1:\mux:6:mux_16bit|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m6|MUX2x1:\mux:6:mux_16bit|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m6|MUX2x1:\mux:6:mux_16bit|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m6|MUX2x1:\mux:7:mux_16bit
I1 => AND_2:AND2.A
I0 => AND_2:AND1.A
S => INVERTER:NOT1.A
S => AND_2:AND2.B
Y <= OR_2:OR1.Y


|ALU_unit|mux8x1:mux8|mux_16bit:m6|MUX2x1:\mux:7:mux_16bit|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m6|MUX2x1:\mux:7:mux_16bit|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m6|MUX2x1:\mux:7:mux_16bit|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m6|MUX2x1:\mux:7:mux_16bit|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m6|MUX2x1:\mux:8:mux_16bit
I1 => AND_2:AND2.A
I0 => AND_2:AND1.A
S => INVERTER:NOT1.A
S => AND_2:AND2.B
Y <= OR_2:OR1.Y


|ALU_unit|mux8x1:mux8|mux_16bit:m6|MUX2x1:\mux:8:mux_16bit|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m6|MUX2x1:\mux:8:mux_16bit|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m6|MUX2x1:\mux:8:mux_16bit|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m6|MUX2x1:\mux:8:mux_16bit|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m6|MUX2x1:\mux:9:mux_16bit
I1 => AND_2:AND2.A
I0 => AND_2:AND1.A
S => INVERTER:NOT1.A
S => AND_2:AND2.B
Y <= OR_2:OR1.Y


|ALU_unit|mux8x1:mux8|mux_16bit:m6|MUX2x1:\mux:9:mux_16bit|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m6|MUX2x1:\mux:9:mux_16bit|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m6|MUX2x1:\mux:9:mux_16bit|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m6|MUX2x1:\mux:9:mux_16bit|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m6|MUX2x1:\mux:10:mux_16bit
I1 => AND_2:AND2.A
I0 => AND_2:AND1.A
S => INVERTER:NOT1.A
S => AND_2:AND2.B
Y <= OR_2:OR1.Y


|ALU_unit|mux8x1:mux8|mux_16bit:m6|MUX2x1:\mux:10:mux_16bit|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m6|MUX2x1:\mux:10:mux_16bit|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m6|MUX2x1:\mux:10:mux_16bit|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m6|MUX2x1:\mux:10:mux_16bit|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m6|MUX2x1:\mux:11:mux_16bit
I1 => AND_2:AND2.A
I0 => AND_2:AND1.A
S => INVERTER:NOT1.A
S => AND_2:AND2.B
Y <= OR_2:OR1.Y


|ALU_unit|mux8x1:mux8|mux_16bit:m6|MUX2x1:\mux:11:mux_16bit|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m6|MUX2x1:\mux:11:mux_16bit|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m6|MUX2x1:\mux:11:mux_16bit|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m6|MUX2x1:\mux:11:mux_16bit|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m6|MUX2x1:\mux:12:mux_16bit
I1 => AND_2:AND2.A
I0 => AND_2:AND1.A
S => INVERTER:NOT1.A
S => AND_2:AND2.B
Y <= OR_2:OR1.Y


|ALU_unit|mux8x1:mux8|mux_16bit:m6|MUX2x1:\mux:12:mux_16bit|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m6|MUX2x1:\mux:12:mux_16bit|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m6|MUX2x1:\mux:12:mux_16bit|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m6|MUX2x1:\mux:12:mux_16bit|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m6|MUX2x1:\mux:13:mux_16bit
I1 => AND_2:AND2.A
I0 => AND_2:AND1.A
S => INVERTER:NOT1.A
S => AND_2:AND2.B
Y <= OR_2:OR1.Y


|ALU_unit|mux8x1:mux8|mux_16bit:m6|MUX2x1:\mux:13:mux_16bit|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m6|MUX2x1:\mux:13:mux_16bit|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m6|MUX2x1:\mux:13:mux_16bit|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m6|MUX2x1:\mux:13:mux_16bit|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m6|MUX2x1:\mux:14:mux_16bit
I1 => AND_2:AND2.A
I0 => AND_2:AND1.A
S => INVERTER:NOT1.A
S => AND_2:AND2.B
Y <= OR_2:OR1.Y


|ALU_unit|mux8x1:mux8|mux_16bit:m6|MUX2x1:\mux:14:mux_16bit|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m6|MUX2x1:\mux:14:mux_16bit|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m6|MUX2x1:\mux:14:mux_16bit|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m6|MUX2x1:\mux:14:mux_16bit|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m6|MUX2x1:\mux:15:mux_16bit
I1 => AND_2:AND2.A
I0 => AND_2:AND1.A
S => INVERTER:NOT1.A
S => AND_2:AND2.B
Y <= OR_2:OR1.Y


|ALU_unit|mux8x1:mux8|mux_16bit:m6|MUX2x1:\mux:15:mux_16bit|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m6|MUX2x1:\mux:15:mux_16bit|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m6|MUX2x1:\mux:15:mux_16bit|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m6|MUX2x1:\mux:15:mux_16bit|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m7
I1[0] => MUX2x1:mux:0:mux_16bit.I1
I1[1] => MUX2x1:mux:1:mux_16bit.I1
I1[2] => MUX2x1:mux:2:mux_16bit.I1
I1[3] => MUX2x1:mux:3:mux_16bit.I1
I1[4] => MUX2x1:mux:4:mux_16bit.I1
I1[5] => MUX2x1:mux:5:mux_16bit.I1
I1[6] => MUX2x1:mux:6:mux_16bit.I1
I1[7] => MUX2x1:mux:7:mux_16bit.I1
I1[8] => MUX2x1:mux:8:mux_16bit.I1
I1[9] => MUX2x1:mux:9:mux_16bit.I1
I1[10] => MUX2x1:mux:10:mux_16bit.I1
I1[11] => MUX2x1:mux:11:mux_16bit.I1
I1[12] => MUX2x1:mux:12:mux_16bit.I1
I1[13] => MUX2x1:mux:13:mux_16bit.I1
I1[14] => MUX2x1:mux:14:mux_16bit.I1
I1[15] => MUX2x1:mux:15:mux_16bit.I1
I0[0] => MUX2x1:mux:0:mux_16bit.I0
I0[1] => MUX2x1:mux:1:mux_16bit.I0
I0[2] => MUX2x1:mux:2:mux_16bit.I0
I0[3] => MUX2x1:mux:3:mux_16bit.I0
I0[4] => MUX2x1:mux:4:mux_16bit.I0
I0[5] => MUX2x1:mux:5:mux_16bit.I0
I0[6] => MUX2x1:mux:6:mux_16bit.I0
I0[7] => MUX2x1:mux:7:mux_16bit.I0
I0[8] => MUX2x1:mux:8:mux_16bit.I0
I0[9] => MUX2x1:mux:9:mux_16bit.I0
I0[10] => MUX2x1:mux:10:mux_16bit.I0
I0[11] => MUX2x1:mux:11:mux_16bit.I0
I0[12] => MUX2x1:mux:12:mux_16bit.I0
I0[13] => MUX2x1:mux:13:mux_16bit.I0
I0[14] => MUX2x1:mux:14:mux_16bit.I0
I0[15] => MUX2x1:mux:15:mux_16bit.I0
sel => MUX2x1:mux:0:mux_16bit.S
sel => MUX2x1:mux:1:mux_16bit.S
sel => MUX2x1:mux:2:mux_16bit.S
sel => MUX2x1:mux:3:mux_16bit.S
sel => MUX2x1:mux:4:mux_16bit.S
sel => MUX2x1:mux:5:mux_16bit.S
sel => MUX2x1:mux:6:mux_16bit.S
sel => MUX2x1:mux:7:mux_16bit.S
sel => MUX2x1:mux:8:mux_16bit.S
sel => MUX2x1:mux:9:mux_16bit.S
sel => MUX2x1:mux:10:mux_16bit.S
sel => MUX2x1:mux:11:mux_16bit.S
sel => MUX2x1:mux:12:mux_16bit.S
sel => MUX2x1:mux:13:mux_16bit.S
sel => MUX2x1:mux:14:mux_16bit.S
sel => MUX2x1:mux:15:mux_16bit.S
Qout[0] <= MUX2x1:mux:0:mux_16bit.Y
Qout[1] <= MUX2x1:mux:1:mux_16bit.Y
Qout[2] <= MUX2x1:mux:2:mux_16bit.Y
Qout[3] <= MUX2x1:mux:3:mux_16bit.Y
Qout[4] <= MUX2x1:mux:4:mux_16bit.Y
Qout[5] <= MUX2x1:mux:5:mux_16bit.Y
Qout[6] <= MUX2x1:mux:6:mux_16bit.Y
Qout[7] <= MUX2x1:mux:7:mux_16bit.Y
Qout[8] <= MUX2x1:mux:8:mux_16bit.Y
Qout[9] <= MUX2x1:mux:9:mux_16bit.Y
Qout[10] <= MUX2x1:mux:10:mux_16bit.Y
Qout[11] <= MUX2x1:mux:11:mux_16bit.Y
Qout[12] <= MUX2x1:mux:12:mux_16bit.Y
Qout[13] <= MUX2x1:mux:13:mux_16bit.Y
Qout[14] <= MUX2x1:mux:14:mux_16bit.Y
Qout[15] <= MUX2x1:mux:15:mux_16bit.Y


|ALU_unit|mux8x1:mux8|mux_16bit:m7|MUX2x1:\mux:0:mux_16bit
I1 => AND_2:AND2.A
I0 => AND_2:AND1.A
S => INVERTER:NOT1.A
S => AND_2:AND2.B
Y <= OR_2:OR1.Y


|ALU_unit|mux8x1:mux8|mux_16bit:m7|MUX2x1:\mux:0:mux_16bit|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m7|MUX2x1:\mux:0:mux_16bit|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m7|MUX2x1:\mux:0:mux_16bit|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m7|MUX2x1:\mux:0:mux_16bit|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m7|MUX2x1:\mux:1:mux_16bit
I1 => AND_2:AND2.A
I0 => AND_2:AND1.A
S => INVERTER:NOT1.A
S => AND_2:AND2.B
Y <= OR_2:OR1.Y


|ALU_unit|mux8x1:mux8|mux_16bit:m7|MUX2x1:\mux:1:mux_16bit|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m7|MUX2x1:\mux:1:mux_16bit|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m7|MUX2x1:\mux:1:mux_16bit|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m7|MUX2x1:\mux:1:mux_16bit|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m7|MUX2x1:\mux:2:mux_16bit
I1 => AND_2:AND2.A
I0 => AND_2:AND1.A
S => INVERTER:NOT1.A
S => AND_2:AND2.B
Y <= OR_2:OR1.Y


|ALU_unit|mux8x1:mux8|mux_16bit:m7|MUX2x1:\mux:2:mux_16bit|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m7|MUX2x1:\mux:2:mux_16bit|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m7|MUX2x1:\mux:2:mux_16bit|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m7|MUX2x1:\mux:2:mux_16bit|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m7|MUX2x1:\mux:3:mux_16bit
I1 => AND_2:AND2.A
I0 => AND_2:AND1.A
S => INVERTER:NOT1.A
S => AND_2:AND2.B
Y <= OR_2:OR1.Y


|ALU_unit|mux8x1:mux8|mux_16bit:m7|MUX2x1:\mux:3:mux_16bit|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m7|MUX2x1:\mux:3:mux_16bit|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m7|MUX2x1:\mux:3:mux_16bit|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m7|MUX2x1:\mux:3:mux_16bit|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m7|MUX2x1:\mux:4:mux_16bit
I1 => AND_2:AND2.A
I0 => AND_2:AND1.A
S => INVERTER:NOT1.A
S => AND_2:AND2.B
Y <= OR_2:OR1.Y


|ALU_unit|mux8x1:mux8|mux_16bit:m7|MUX2x1:\mux:4:mux_16bit|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m7|MUX2x1:\mux:4:mux_16bit|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m7|MUX2x1:\mux:4:mux_16bit|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m7|MUX2x1:\mux:4:mux_16bit|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m7|MUX2x1:\mux:5:mux_16bit
I1 => AND_2:AND2.A
I0 => AND_2:AND1.A
S => INVERTER:NOT1.A
S => AND_2:AND2.B
Y <= OR_2:OR1.Y


|ALU_unit|mux8x1:mux8|mux_16bit:m7|MUX2x1:\mux:5:mux_16bit|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m7|MUX2x1:\mux:5:mux_16bit|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m7|MUX2x1:\mux:5:mux_16bit|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m7|MUX2x1:\mux:5:mux_16bit|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m7|MUX2x1:\mux:6:mux_16bit
I1 => AND_2:AND2.A
I0 => AND_2:AND1.A
S => INVERTER:NOT1.A
S => AND_2:AND2.B
Y <= OR_2:OR1.Y


|ALU_unit|mux8x1:mux8|mux_16bit:m7|MUX2x1:\mux:6:mux_16bit|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m7|MUX2x1:\mux:6:mux_16bit|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m7|MUX2x1:\mux:6:mux_16bit|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m7|MUX2x1:\mux:6:mux_16bit|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m7|MUX2x1:\mux:7:mux_16bit
I1 => AND_2:AND2.A
I0 => AND_2:AND1.A
S => INVERTER:NOT1.A
S => AND_2:AND2.B
Y <= OR_2:OR1.Y


|ALU_unit|mux8x1:mux8|mux_16bit:m7|MUX2x1:\mux:7:mux_16bit|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m7|MUX2x1:\mux:7:mux_16bit|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m7|MUX2x1:\mux:7:mux_16bit|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m7|MUX2x1:\mux:7:mux_16bit|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m7|MUX2x1:\mux:8:mux_16bit
I1 => AND_2:AND2.A
I0 => AND_2:AND1.A
S => INVERTER:NOT1.A
S => AND_2:AND2.B
Y <= OR_2:OR1.Y


|ALU_unit|mux8x1:mux8|mux_16bit:m7|MUX2x1:\mux:8:mux_16bit|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m7|MUX2x1:\mux:8:mux_16bit|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m7|MUX2x1:\mux:8:mux_16bit|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m7|MUX2x1:\mux:8:mux_16bit|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m7|MUX2x1:\mux:9:mux_16bit
I1 => AND_2:AND2.A
I0 => AND_2:AND1.A
S => INVERTER:NOT1.A
S => AND_2:AND2.B
Y <= OR_2:OR1.Y


|ALU_unit|mux8x1:mux8|mux_16bit:m7|MUX2x1:\mux:9:mux_16bit|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m7|MUX2x1:\mux:9:mux_16bit|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m7|MUX2x1:\mux:9:mux_16bit|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m7|MUX2x1:\mux:9:mux_16bit|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m7|MUX2x1:\mux:10:mux_16bit
I1 => AND_2:AND2.A
I0 => AND_2:AND1.A
S => INVERTER:NOT1.A
S => AND_2:AND2.B
Y <= OR_2:OR1.Y


|ALU_unit|mux8x1:mux8|mux_16bit:m7|MUX2x1:\mux:10:mux_16bit|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m7|MUX2x1:\mux:10:mux_16bit|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m7|MUX2x1:\mux:10:mux_16bit|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m7|MUX2x1:\mux:10:mux_16bit|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m7|MUX2x1:\mux:11:mux_16bit
I1 => AND_2:AND2.A
I0 => AND_2:AND1.A
S => INVERTER:NOT1.A
S => AND_2:AND2.B
Y <= OR_2:OR1.Y


|ALU_unit|mux8x1:mux8|mux_16bit:m7|MUX2x1:\mux:11:mux_16bit|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m7|MUX2x1:\mux:11:mux_16bit|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m7|MUX2x1:\mux:11:mux_16bit|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m7|MUX2x1:\mux:11:mux_16bit|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m7|MUX2x1:\mux:12:mux_16bit
I1 => AND_2:AND2.A
I0 => AND_2:AND1.A
S => INVERTER:NOT1.A
S => AND_2:AND2.B
Y <= OR_2:OR1.Y


|ALU_unit|mux8x1:mux8|mux_16bit:m7|MUX2x1:\mux:12:mux_16bit|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m7|MUX2x1:\mux:12:mux_16bit|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m7|MUX2x1:\mux:12:mux_16bit|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m7|MUX2x1:\mux:12:mux_16bit|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m7|MUX2x1:\mux:13:mux_16bit
I1 => AND_2:AND2.A
I0 => AND_2:AND1.A
S => INVERTER:NOT1.A
S => AND_2:AND2.B
Y <= OR_2:OR1.Y


|ALU_unit|mux8x1:mux8|mux_16bit:m7|MUX2x1:\mux:13:mux_16bit|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m7|MUX2x1:\mux:13:mux_16bit|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m7|MUX2x1:\mux:13:mux_16bit|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m7|MUX2x1:\mux:13:mux_16bit|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m7|MUX2x1:\mux:14:mux_16bit
I1 => AND_2:AND2.A
I0 => AND_2:AND1.A
S => INVERTER:NOT1.A
S => AND_2:AND2.B
Y <= OR_2:OR1.Y


|ALU_unit|mux8x1:mux8|mux_16bit:m7|MUX2x1:\mux:14:mux_16bit|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m7|MUX2x1:\mux:14:mux_16bit|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m7|MUX2x1:\mux:14:mux_16bit|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m7|MUX2x1:\mux:14:mux_16bit|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m7|MUX2x1:\mux:15:mux_16bit
I1 => AND_2:AND2.A
I0 => AND_2:AND1.A
S => INVERTER:NOT1.A
S => AND_2:AND2.B
Y <= OR_2:OR1.Y


|ALU_unit|mux8x1:mux8|mux_16bit:m7|MUX2x1:\mux:15:mux_16bit|INVERTER:NOT1
A => Y.DATAIN
Y <= A.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m7|MUX2x1:\mux:15:mux_16bit|AND_2:AND1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m7|MUX2x1:\mux:15:mux_16bit|AND_2:AND2
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|mux8x1:mux8|mux_16bit:m7|MUX2x1:\mux:15:mux_16bit|OR_2:OR1
A => Y.IN0
B => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|ALU_unit|zeroflag:zerochecker
A[0] => Y.IN0
A[1] => Y.IN1
A[2] => Y.IN1
A[3] => Y.IN1
A[4] => Y.IN1
A[5] => Y.IN1
A[6] => Y.IN1
A[7] => Y.IN1
A[8] => Y.IN1
A[9] => Y.IN1
A[10] => Y.IN1
A[11] => Y.IN1
A[12] => Y.IN1
A[13] => Y.IN1
A[14] => Y.IN1
A[15] => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


