{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1764725600964 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1764725600965 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec  2 20:33:20 2025 " "Processing started: Tue Dec  2 20:33:20 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1764725600965 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764725600965 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RISCV -c RISCV " "Command: quartus_map --read_settings_files=on --write_settings_files=off RISCV -c RISCV" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764725600965 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "vgaClock/synthesis/submodules/vgaClock_video_pll_0_video_pll.qip " "Tcl Script File vgaClock/synthesis/submodules/vgaClock_video_pll_0_video_pll.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE vgaClock/synthesis/submodules/vgaClock_video_pll_0_video_pll.qip -qip vgaClock/synthesis/vgaClock.qip -library vgaClock " "set_global_assignment -name QIP_FILE vgaClock/synthesis/submodules/vgaClock_video_pll_0_video_pll.qip -qip vgaClock/synthesis/vgaClock.qip -library vgaClock" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1764725601085 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1764725601085 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1764725601264 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1764725601264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgaclock/synthesis/vgaclock.v 1 1 " "Found 1 design units, including 1 entities, in source file vgaclock/synthesis/vgaclock.v" { { "Info" "ISGN_ENTITY_NAME" "1 vgaClock " "Found entity 1: vgaClock" {  } { { "vgaClock/synthesis/vgaClock.v" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/vgaClock/synthesis/vgaClock.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764725606406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764725606406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgaclock/synthesis/submodules/vgaclock_video_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file vgaclock/synthesis/submodules/vgaclock_video_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 vgaClock_video_pll_0 " "Found entity 1: vgaClock_video_pll_0" {  } { { "vgaClock/synthesis/submodules/vgaClock_video_pll_0.v" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/vgaClock/synthesis/submodules/vgaClock_video_pll_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764725606407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764725606407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgaclock/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file vgaclock/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_reset_from_locked_signal " "Found entity 1: altera_up_avalon_reset_from_locked_signal" {  } { { "vgaClock/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/vgaClock/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764725606409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764725606409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgaclock/synthesis/submodules/vgaclock_video_pll_0_video_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vgaclock/synthesis/submodules/vgaclock_video_pll_0_video_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vgaClock_video_pll_0_video_pll " "Found entity 1: vgaClock_video_pll_0_video_pll" {  } { { "vgaClock/synthesis/submodules/vgaClock_video_pll_0_video_pll.v" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/vgaClock/synthesis/submodules/vgaClock_video_pll_0_video_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764725606410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764725606410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.sv 3 3 " "Found 3 design units, including 3 entities, in source file vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "VGA_Controller.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/VGA_Controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764725606411 ""} { "Info" "ISGN_ENTITY_NAME" "2 clock1280x800 " "Found entity 2: clock1280x800" {  } { { "VGA_Controller.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/VGA_Controller.sv" 427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764725606411 ""} { "Info" "ISGN_ENTITY_NAME" "3 vga_controller_1280x800 " "Found entity 3: vga_controller_1280x800" {  } { { "VGA_Controller.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/VGA_Controller.sv" 441 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764725606411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764725606411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file program_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Program_Counter " "Found entity 1: Program_Counter" {  } { { "Program_Counter.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Program_Counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764725606412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764725606412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "riscv.sv 1 1 " "Found 1 design units, including 1 entities, in source file riscv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RISCV " "Found entity 1: RISCV" {  } { { "RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/RISCV.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764725606413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764725606413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file instruction_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Instruction_Memory " "Found entity 1: Instruction_Memory" {  } { { "Instruction_Memory.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Instruction_Memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764725606414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764725606414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file registers_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Registers_Unit " "Found entity 1: Registers_Unit" {  } { { "Registers_Unit.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Registers_Unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764725606415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764725606415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imm_generator.sv 1 1 " "Found 1 design units, including 1 entities, in source file imm_generator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Imm_Generator " "Found entity 1: Imm_Generator" {  } { { "Imm_Generator.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Imm_Generator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764725606416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764725606416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aluasrc.sv 1 1 " "Found 1 design units, including 1 entities, in source file aluasrc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AluASrc " "Found entity 1: AluASrc" {  } { { "AluASrc.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/AluASrc.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764725606417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764725606417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alubsrc.sv 1 1 " "Found 1 design units, including 1 entities, in source file alubsrc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AluBSrc " "Found entity 1: AluBSrc" {  } { { "AluBSrc.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/AluBSrc.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764725606417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764725606417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_Module " "Found entity 1: ALU_Module" {  } { { "ALU_Module.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/ALU_Module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764725606418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764725606418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branch_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file branch_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Branch_Unit " "Found entity 1: Branch_Unit" {  } { { "Branch_Unit.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Branch_Unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764725606419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764725606419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sum4.sv 1 1 " "Found 1 design units, including 1 entities, in source file sum4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Sum4 " "Found entity 1: Sum4" {  } { { "Sum4.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Sum4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764725606420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764725606420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file pc_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PC_mux " "Found entity 1: PC_mux" {  } { { "PC_mux.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/PC_mux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764725606421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764725606421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file data_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Data_Memory " "Found entity 1: Data_Memory" {  } { { "Data_Memory.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Data_Memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764725606421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764725606421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "write_back_data.sv 1 1 " "Found 1 design units, including 1 entities, in source file write_back_data.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Write_Back_Data " "Found entity 1: Write_Back_Data" {  } { { "Write_Back_Data.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Write_Back_Data.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764725606423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764725606423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Control_Unit " "Found entity 1: Control_Unit" {  } { { "Control_Unit.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Control_Unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764725606424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764725606424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_riscv.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_riscv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TB_Riscv " "Found entity 1: TB_Riscv" {  } { { "TB_Riscv.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/TB_Riscv.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764725606425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764725606425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex7seg.sv 1 1 " "Found 1 design units, including 1 entities, in source file hex7seg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hex7seg " "Found entity 1: hex7seg" {  } { { "hex7seg.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/hex7seg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764725606426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764725606426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_module_riscv.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_module_riscv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Top_module_RISCV " "Found entity 1: Top_module_RISCV" {  } { { "Top_module_RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Top_module_RISCV.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764725606427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764725606427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_programmer.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_programmer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART_Programmer " "Found entity 1: UART_Programmer" {  } { { "UART_Programmer.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/UART_Programmer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764725606428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764725606428 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Top_module_RISCV " "Elaborating entity \"Top_module_RISCV\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1764725606467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_Programmer UART_Programmer:programmer_inst " "Elaborating entity \"UART_Programmer\" for hierarchy \"UART_Programmer:programmer_inst\"" {  } { { "Top_module_RISCV.sv" "programmer_inst" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Top_module_RISCV.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764725606487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RISCV RISCV:RISCV " "Elaborating entity \"RISCV\" for hierarchy \"RISCV:RISCV\"" {  } { { "Top_module_RISCV.sv" "RISCV" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Top_module_RISCV.sv" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764725606526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_Unit RISCV:RISCV\|Control_Unit:Control_unit " "Elaborating entity \"Control_Unit\" for hierarchy \"RISCV:RISCV\|Control_Unit:Control_unit\"" {  } { { "RISCV.sv" "Control_unit" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/RISCV.sv" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764725606529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Program_Counter RISCV:RISCV\|Program_Counter:Program_Counter " "Elaborating entity \"Program_Counter\" for hierarchy \"RISCV:RISCV\|Program_Counter:Program_Counter\"" {  } { { "RISCV.sv" "Program_Counter" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/RISCV.sv" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764725606530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sum4 RISCV:RISCV\|Sum4:Sum4 " "Elaborating entity \"Sum4\" for hierarchy \"RISCV:RISCV\|Sum4:Sum4\"" {  } { { "RISCV.sv" "Sum4" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/RISCV.sv" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764725606531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_mux RISCV:RISCV\|PC_mux:PC_mux " "Elaborating entity \"PC_mux\" for hierarchy \"RISCV:RISCV\|PC_mux:PC_mux\"" {  } { { "RISCV.sv" "PC_mux" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/RISCV.sv" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764725606532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instruction_Memory RISCV:RISCV\|Instruction_Memory:Instruction_Memory " "Elaborating entity \"Instruction_Memory\" for hierarchy \"RISCV:RISCV\|Instruction_Memory:Instruction_Memory\"" {  } { { "RISCV.sv" "Instruction_Memory" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/RISCV.sv" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764725606533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registers_Unit RISCV:RISCV\|Registers_Unit:Registers_Unit " "Elaborating entity \"Registers_Unit\" for hierarchy \"RISCV:RISCV\|Registers_Unit:Registers_Unit\"" {  } { { "RISCV.sv" "Registers_Unit" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/RISCV.sv" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764725606534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Imm_Generator RISCV:RISCV\|Imm_Generator:IMM_Generator " "Elaborating entity \"Imm_Generator\" for hierarchy \"RISCV:RISCV\|Imm_Generator:IMM_Generator\"" {  } { { "RISCV.sv" "IMM_Generator" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/RISCV.sv" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764725606541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AluASrc RISCV:RISCV\|AluASrc:Alu_A " "Elaborating entity \"AluASrc\" for hierarchy \"RISCV:RISCV\|AluASrc:Alu_A\"" {  } { { "RISCV.sv" "Alu_A" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/RISCV.sv" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764725606542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AluBSrc RISCV:RISCV\|AluBSrc:Alu_B " "Elaborating entity \"AluBSrc\" for hierarchy \"RISCV:RISCV\|AluBSrc:Alu_B\"" {  } { { "RISCV.sv" "Alu_B" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/RISCV.sv" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764725606543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_Module RISCV:RISCV\|ALU_Module:ALU_Module " "Elaborating entity \"ALU_Module\" for hierarchy \"RISCV:RISCV\|ALU_Module:ALU_Module\"" {  } { { "RISCV.sv" "ALU_Module" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/RISCV.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764725606544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Branch_Unit RISCV:RISCV\|Branch_Unit:Branch_Unit " "Elaborating entity \"Branch_Unit\" for hierarchy \"RISCV:RISCV\|Branch_Unit:Branch_Unit\"" {  } { { "RISCV.sv" "Branch_Unit" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/RISCV.sv" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764725606545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_Memory RISCV:RISCV\|Data_Memory:Data_Memory " "Elaborating entity \"Data_Memory\" for hierarchy \"RISCV:RISCV\|Data_Memory:Data_Memory\"" {  } { { "RISCV.sv" "Data_Memory" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/RISCV.sv" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764725606545 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "DataRead Data_Memory.sv(18) " "Verilog HDL Always Construct warning at Data_Memory.sv(18): inferring latch(es) for variable \"DataRead\", which holds its previous value in one or more paths through the always construct" {  } { { "Data_Memory.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Data_Memory.sv" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1764725606572 "|Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataRead\[0\] Data_Memory.sv(18) " "Inferred latch for \"DataRead\[0\]\" at Data_Memory.sv(18)" {  } { { "Data_Memory.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Data_Memory.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764725606572 "|Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataRead\[1\] Data_Memory.sv(18) " "Inferred latch for \"DataRead\[1\]\" at Data_Memory.sv(18)" {  } { { "Data_Memory.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Data_Memory.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764725606572 "|Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataRead\[2\] Data_Memory.sv(18) " "Inferred latch for \"DataRead\[2\]\" at Data_Memory.sv(18)" {  } { { "Data_Memory.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Data_Memory.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764725606572 "|Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataRead\[3\] Data_Memory.sv(18) " "Inferred latch for \"DataRead\[3\]\" at Data_Memory.sv(18)" {  } { { "Data_Memory.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Data_Memory.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764725606572 "|Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataRead\[4\] Data_Memory.sv(18) " "Inferred latch for \"DataRead\[4\]\" at Data_Memory.sv(18)" {  } { { "Data_Memory.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Data_Memory.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764725606572 "|Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataRead\[5\] Data_Memory.sv(18) " "Inferred latch for \"DataRead\[5\]\" at Data_Memory.sv(18)" {  } { { "Data_Memory.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Data_Memory.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764725606572 "|Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataRead\[6\] Data_Memory.sv(18) " "Inferred latch for \"DataRead\[6\]\" at Data_Memory.sv(18)" {  } { { "Data_Memory.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Data_Memory.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764725606572 "|Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataRead\[7\] Data_Memory.sv(18) " "Inferred latch for \"DataRead\[7\]\" at Data_Memory.sv(18)" {  } { { "Data_Memory.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Data_Memory.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764725606572 "|Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataRead\[8\] Data_Memory.sv(18) " "Inferred latch for \"DataRead\[8\]\" at Data_Memory.sv(18)" {  } { { "Data_Memory.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Data_Memory.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764725606572 "|Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataRead\[9\] Data_Memory.sv(18) " "Inferred latch for \"DataRead\[9\]\" at Data_Memory.sv(18)" {  } { { "Data_Memory.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Data_Memory.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764725606572 "|Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataRead\[10\] Data_Memory.sv(18) " "Inferred latch for \"DataRead\[10\]\" at Data_Memory.sv(18)" {  } { { "Data_Memory.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Data_Memory.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764725606572 "|Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataRead\[11\] Data_Memory.sv(18) " "Inferred latch for \"DataRead\[11\]\" at Data_Memory.sv(18)" {  } { { "Data_Memory.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Data_Memory.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764725606572 "|Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataRead\[12\] Data_Memory.sv(18) " "Inferred latch for \"DataRead\[12\]\" at Data_Memory.sv(18)" {  } { { "Data_Memory.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Data_Memory.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764725606572 "|Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataRead\[13\] Data_Memory.sv(18) " "Inferred latch for \"DataRead\[13\]\" at Data_Memory.sv(18)" {  } { { "Data_Memory.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Data_Memory.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764725606572 "|Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataRead\[14\] Data_Memory.sv(18) " "Inferred latch for \"DataRead\[14\]\" at Data_Memory.sv(18)" {  } { { "Data_Memory.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Data_Memory.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764725606572 "|Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataRead\[15\] Data_Memory.sv(18) " "Inferred latch for \"DataRead\[15\]\" at Data_Memory.sv(18)" {  } { { "Data_Memory.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Data_Memory.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764725606572 "|Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataRead\[16\] Data_Memory.sv(18) " "Inferred latch for \"DataRead\[16\]\" at Data_Memory.sv(18)" {  } { { "Data_Memory.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Data_Memory.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764725606572 "|Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataRead\[17\] Data_Memory.sv(18) " "Inferred latch for \"DataRead\[17\]\" at Data_Memory.sv(18)" {  } { { "Data_Memory.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Data_Memory.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764725606572 "|Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataRead\[18\] Data_Memory.sv(18) " "Inferred latch for \"DataRead\[18\]\" at Data_Memory.sv(18)" {  } { { "Data_Memory.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Data_Memory.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764725606572 "|Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataRead\[19\] Data_Memory.sv(18) " "Inferred latch for \"DataRead\[19\]\" at Data_Memory.sv(18)" {  } { { "Data_Memory.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Data_Memory.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764725606572 "|Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataRead\[20\] Data_Memory.sv(18) " "Inferred latch for \"DataRead\[20\]\" at Data_Memory.sv(18)" {  } { { "Data_Memory.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Data_Memory.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764725606572 "|Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataRead\[21\] Data_Memory.sv(18) " "Inferred latch for \"DataRead\[21\]\" at Data_Memory.sv(18)" {  } { { "Data_Memory.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Data_Memory.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764725606572 "|Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataRead\[22\] Data_Memory.sv(18) " "Inferred latch for \"DataRead\[22\]\" at Data_Memory.sv(18)" {  } { { "Data_Memory.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Data_Memory.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764725606572 "|Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataRead\[23\] Data_Memory.sv(18) " "Inferred latch for \"DataRead\[23\]\" at Data_Memory.sv(18)" {  } { { "Data_Memory.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Data_Memory.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764725606572 "|Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataRead\[24\] Data_Memory.sv(18) " "Inferred latch for \"DataRead\[24\]\" at Data_Memory.sv(18)" {  } { { "Data_Memory.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Data_Memory.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764725606572 "|Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataRead\[25\] Data_Memory.sv(18) " "Inferred latch for \"DataRead\[25\]\" at Data_Memory.sv(18)" {  } { { "Data_Memory.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Data_Memory.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764725606572 "|Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataRead\[26\] Data_Memory.sv(18) " "Inferred latch for \"DataRead\[26\]\" at Data_Memory.sv(18)" {  } { { "Data_Memory.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Data_Memory.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764725606572 "|Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataRead\[27\] Data_Memory.sv(18) " "Inferred latch for \"DataRead\[27\]\" at Data_Memory.sv(18)" {  } { { "Data_Memory.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Data_Memory.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764725606572 "|Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataRead\[28\] Data_Memory.sv(18) " "Inferred latch for \"DataRead\[28\]\" at Data_Memory.sv(18)" {  } { { "Data_Memory.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Data_Memory.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764725606572 "|Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataRead\[29\] Data_Memory.sv(18) " "Inferred latch for \"DataRead\[29\]\" at Data_Memory.sv(18)" {  } { { "Data_Memory.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Data_Memory.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764725606572 "|Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataRead\[30\] Data_Memory.sv(18) " "Inferred latch for \"DataRead\[30\]\" at Data_Memory.sv(18)" {  } { { "Data_Memory.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Data_Memory.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764725606572 "|Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataRead\[31\] Data_Memory.sv(18) " "Inferred latch for \"DataRead\[31\]\" at Data_Memory.sv(18)" {  } { { "Data_Memory.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Data_Memory.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764725606572 "|Top_module_RISCV|RISCV:RISCV|Data_Memory:Data_Memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Write_Back_Data RISCV:RISCV\|Write_Back_Data:Write_Back_Data " "Elaborating entity \"Write_Back_Data\" for hierarchy \"RISCV:RISCV\|Write_Back_Data:Write_Back_Data\"" {  } { { "RISCV.sv" "Write_Back_Data" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/RISCV.sv" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764725606573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Controller VGA_Controller:VGA_Controller " "Elaborating entity \"VGA_Controller\" for hierarchy \"VGA_Controller:VGA_Controller\"" {  } { { "Top_module_RISCV.sv" "VGA_Controller" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Top_module_RISCV.sv" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764725606574 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 VGA_Controller.sv(85) " "Verilog HDL assignment warning at VGA_Controller.sv(85): truncated value with size 32 to match size of target (5)" {  } { { "VGA_Controller.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/VGA_Controller.sv" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764725606584 "|Top_module_RISCV|VGA_Controller:VGA_Controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 VGA_Controller.sv(86) " "Verilog HDL assignment warning at VGA_Controller.sv(86): truncated value with size 32 to match size of target (5)" {  } { { "VGA_Controller.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/VGA_Controller.sv" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764725606585 "|Top_module_RISCV|VGA_Controller:VGA_Controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA_Controller.sv(148) " "Verilog HDL assignment warning at VGA_Controller.sv(148): truncated value with size 32 to match size of target (11)" {  } { { "VGA_Controller.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/VGA_Controller.sv" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764725606585 "|Top_module_RISCV|VGA_Controller:VGA_Controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.sv(149) " "Verilog HDL assignment warning at VGA_Controller.sv(149): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Controller.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/VGA_Controller.sv" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764725606585 "|Top_module_RISCV|VGA_Controller:VGA_Controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 VGA_Controller.sv(150) " "Verilog HDL assignment warning at VGA_Controller.sv(150): truncated value with size 32 to match size of target (4)" {  } { { "VGA_Controller.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/VGA_Controller.sv" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764725606585 "|Top_module_RISCV|VGA_Controller:VGA_Controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 VGA_Controller.sv(151) " "Verilog HDL assignment warning at VGA_Controller.sv(151): truncated value with size 32 to match size of target (3)" {  } { { "VGA_Controller.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/VGA_Controller.sv" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764725606585 "|Top_module_RISCV|VGA_Controller:VGA_Controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 VGA_Controller.sv(161) " "Verilog HDL assignment warning at VGA_Controller.sv(161): truncated value with size 32 to match size of target (7)" {  } { { "VGA_Controller.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/VGA_Controller.sv" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764725606585 "|Top_module_RISCV|VGA_Controller:VGA_Controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 VGA_Controller.sv(181) " "Verilog HDL assignment warning at VGA_Controller.sv(181): truncated value with size 32 to match size of target (4)" {  } { { "VGA_Controller.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/VGA_Controller.sv" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764725606585 "|Top_module_RISCV|VGA_Controller:VGA_Controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VGA_Controller.sv(118) " "Verilog HDL assignment warning at VGA_Controller.sv(118): truncated value with size 32 to match size of target (8)" {  } { { "VGA_Controller.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/VGA_Controller.sv" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764725606585 "|Top_module_RISCV|VGA_Controller:VGA_Controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 VGA_Controller.sv(193) " "Verilog HDL assignment warning at VGA_Controller.sv(193): truncated value with size 32 to match size of target (4)" {  } { { "VGA_Controller.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/VGA_Controller.sv" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764725606585 "|Top_module_RISCV|VGA_Controller:VGA_Controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 VGA_Controller.sv(208) " "Verilog HDL assignment warning at VGA_Controller.sv(208): truncated value with size 32 to match size of target (4)" {  } { { "VGA_Controller.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/VGA_Controller.sv" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764725606585 "|Top_module_RISCV|VGA_Controller:VGA_Controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 VGA_Controller.sv(223) " "Verilog HDL assignment warning at VGA_Controller.sv(223): truncated value with size 32 to match size of target (4)" {  } { { "VGA_Controller.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/VGA_Controller.sv" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764725606585 "|Top_module_RISCV|VGA_Controller:VGA_Controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 VGA_Controller.sv(308) " "Verilog HDL assignment warning at VGA_Controller.sv(308): truncated value with size 32 to match size of target (4)" {  } { { "VGA_Controller.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/VGA_Controller.sv" 308 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764725606585 "|Top_module_RISCV|VGA_Controller:VGA_Controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 VGA_Controller.sv(323) " "Verilog HDL assignment warning at VGA_Controller.sv(323): truncated value with size 32 to match size of target (4)" {  } { { "VGA_Controller.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/VGA_Controller.sv" 323 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764725606585 "|Top_module_RISCV|VGA_Controller:VGA_Controller"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "VGA_Controller.sv(162) " "Verilog HDL Case Statement warning at VGA_Controller.sv(162): incomplete case statement has no default case item" {  } { { "VGA_Controller.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/VGA_Controller.sv" 162 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1764725606585 "|Top_module_RISCV|VGA_Controller:VGA_Controller"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "VGA_Controller.sv(346) " "Verilog HDL Case Statement warning at VGA_Controller.sv(346): can't check case statement for completeness because the case expression has too many possible states" {  } { { "VGA_Controller.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/VGA_Controller.sv" 346 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1764725606585 "|Top_module_RISCV|VGA_Controller:VGA_Controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 VGA_Controller.sv(355) " "Verilog HDL assignment warning at VGA_Controller.sv(355): truncated value with size 32 to match size of target (5)" {  } { { "VGA_Controller.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/VGA_Controller.sv" 355 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764725606585 "|Top_module_RISCV|VGA_Controller:VGA_Controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 VGA_Controller.sv(372) " "Verilog HDL assignment warning at VGA_Controller.sv(372): truncated value with size 32 to match size of target (4)" {  } { { "VGA_Controller.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/VGA_Controller.sv" 372 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764725606585 "|Top_module_RISCV|VGA_Controller:VGA_Controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 VGA_Controller.sv(383) " "Verilog HDL assignment warning at VGA_Controller.sv(383): truncated value with size 32 to match size of target (5)" {  } { { "VGA_Controller.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/VGA_Controller.sv" 383 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764725606585 "|Top_module_RISCV|VGA_Controller:VGA_Controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 VGA_Controller.sv(394) " "Verilog HDL assignment warning at VGA_Controller.sv(394): truncated value with size 32 to match size of target (4)" {  } { { "VGA_Controller.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/VGA_Controller.sv" 394 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764725606585 "|Top_module_RISCV|VGA_Controller:VGA_Controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hex_digit_idx VGA_Controller.sv(148) " "Verilog HDL Always Construct warning at VGA_Controller.sv(148): inferring latch(es) for variable \"hex_digit_idx\", which holds its previous value in one or more paths through the always construct" {  } { { "VGA_Controller.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/VGA_Controller.sv" 148 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1764725606585 "|Top_module_RISCV|VGA_Controller:VGA_Controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hex_value VGA_Controller.sv(148) " "Verilog HDL Always Construct warning at VGA_Controller.sv(148): inferring latch(es) for variable \"hex_value\", which holds its previous value in one or more paths through the always construct" {  } { { "VGA_Controller.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/VGA_Controller.sv" 148 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1764725606585 "|Top_module_RISCV|VGA_Controller:VGA_Controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reg_index VGA_Controller.sv(148) " "Verilog HDL Always Construct warning at VGA_Controller.sv(148): inferring latch(es) for variable \"reg_index\", which holds its previous value in one or more paths through the always construct" {  } { { "VGA_Controller.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/VGA_Controller.sv" 148 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1764725606585 "|Top_module_RISCV|VGA_Controller:VGA_Controller"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "font_array.data_a 0 VGA_Controller.sv(53) " "Net \"font_array.data_a\" at VGA_Controller.sv(53) has no driver or initial value, using a default initial value '0'" {  } { { "VGA_Controller.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/VGA_Controller.sv" 53 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1764725606585 "|Top_module_RISCV|VGA_Controller:VGA_Controller"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "font_array.waddr_a 0 VGA_Controller.sv(53) " "Net \"font_array.waddr_a\" at VGA_Controller.sv(53) has no driver or initial value, using a default initial value '0'" {  } { { "VGA_Controller.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/VGA_Controller.sv" 53 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1764725606585 "|Top_module_RISCV|VGA_Controller:VGA_Controller"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "font_array.we_a 0 VGA_Controller.sv(53) " "Net \"font_array.we_a\" at VGA_Controller.sv(53) has no driver or initial value, using a default initial value '0'" {  } { { "VGA_Controller.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/VGA_Controller.sv" 53 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1764725606585 "|Top_module_RISCV|VGA_Controller:VGA_Controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock1280x800 VGA_Controller:VGA_Controller\|clock1280x800:vgaclock " "Elaborating entity \"clock1280x800\" for hierarchy \"VGA_Controller:VGA_Controller\|clock1280x800:vgaclock\"" {  } { { "VGA_Controller.sv" "vgaclock" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/VGA_Controller.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764725606585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vgaClock VGA_Controller:VGA_Controller\|clock1280x800:vgaclock\|vgaClock:clk " "Elaborating entity \"vgaClock\" for hierarchy \"VGA_Controller:VGA_Controller\|clock1280x800:vgaclock\|vgaClock:clk\"" {  } { { "VGA_Controller.sv" "clk" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/VGA_Controller.sv" 437 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764725606586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vgaClock_video_pll_0 VGA_Controller:VGA_Controller\|clock1280x800:vgaclock\|vgaClock:clk\|vgaClock_video_pll_0:video_pll_0 " "Elaborating entity \"vgaClock_video_pll_0\" for hierarchy \"VGA_Controller:VGA_Controller\|clock1280x800:vgaclock\|vgaClock:clk\|vgaClock_video_pll_0:video_pll_0\"" {  } { { "vgaClock/synthesis/vgaClock.v" "video_pll_0" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/vgaClock/synthesis/vgaClock.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764725606587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vgaClock_video_pll_0_video_pll VGA_Controller:VGA_Controller\|clock1280x800:vgaclock\|vgaClock:clk\|vgaClock_video_pll_0:video_pll_0\|vgaClock_video_pll_0_video_pll:video_pll " "Elaborating entity \"vgaClock_video_pll_0_video_pll\" for hierarchy \"VGA_Controller:VGA_Controller\|clock1280x800:vgaclock\|vgaClock:clk\|vgaClock_video_pll_0:video_pll_0\|vgaClock_video_pll_0_video_pll:video_pll\"" {  } { { "vgaClock/synthesis/submodules/vgaClock_video_pll_0.v" "video_pll" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/vgaClock/synthesis/submodules/vgaClock_video_pll_0.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764725606588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll VGA_Controller:VGA_Controller\|clock1280x800:vgaclock\|vgaClock:clk\|vgaClock_video_pll_0:video_pll_0\|vgaClock_video_pll_0_video_pll:video_pll\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"VGA_Controller:VGA_Controller\|clock1280x800:vgaclock\|vgaClock:clk\|vgaClock_video_pll_0:video_pll_0\|vgaClock_video_pll_0_video_pll:video_pll\|altera_pll:altera_pll_i\"" {  } { { "vgaClock/synthesis/submodules/vgaClock_video_pll_0_video_pll.v" "altera_pll_i" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/vgaClock/synthesis/submodules/vgaClock_video_pll_0_video_pll.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764725606604 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1764725606606 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_Controller:VGA_Controller\|clock1280x800:vgaclock\|vgaClock:clk\|vgaClock_video_pll_0:video_pll_0\|vgaClock_video_pll_0_video_pll:video_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"VGA_Controller:VGA_Controller\|clock1280x800:vgaclock\|vgaClock:clk\|vgaClock_video_pll_0:video_pll_0\|vgaClock_video_pll_0_video_pll:video_pll\|altera_pll:altera_pll_i\"" {  } { { "vgaClock/synthesis/submodules/vgaClock_video_pll_0_video_pll.v" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/vgaClock/synthesis/submodules/vgaClock_video_pll_0_video_pll.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764725606606 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_Controller:VGA_Controller\|clock1280x800:vgaclock\|vgaClock:clk\|vgaClock_video_pll_0:video_pll_0\|vgaClock_video_pll_0_video_pll:video_pll\|altera_pll:altera_pll_i " "Instantiated megafunction \"VGA_Controller:VGA_Controller\|clock1280x800:vgaclock\|vgaClock:clk\|vgaClock_video_pll_0:video_pll_0\|vgaClock_video_pll_0_video_pll:video_pll\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764725606607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764725606607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764725606607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 3 " "Parameter \"number_of_clocks\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764725606607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 25.000000 MHz " "Parameter \"output_clock_frequency0\" = \"25.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764725606607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764725606607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764725606607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 83.333333 MHz " "Parameter \"output_clock_frequency1\" = \"83.333333 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764725606607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764725606607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764725606607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 32.894736 MHz " "Parameter \"output_clock_frequency2\" = \"32.894736 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764725606607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764725606607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764725606607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764725606607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764725606607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764725606607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764725606607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764725606607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764725606607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764725606607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764725606607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764725606607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764725606607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764725606607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764725606607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764725606607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764725606607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764725606607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764725606607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764725606607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764725606607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764725606607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764725606607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764725606607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764725606607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764725606607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764725606607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764725606607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764725606607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764725606607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764725606607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764725606607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764725606607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764725606607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764725606607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764725606607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764725606607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764725606607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764725606607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764725606607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764725606607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764725606607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764725606607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764725606607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764725606607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764725606607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764725606607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764725606607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764725606607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764725606607 ""}  } { { "vgaClock/synthesis/submodules/vgaClock_video_pll_0_video_pll.v" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/vgaClock/synthesis/submodules/vgaClock_video_pll_0_video_pll.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1764725606607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_reset_from_locked_signal VGA_Controller:VGA_Controller\|clock1280x800:vgaclock\|vgaClock:clk\|vgaClock_video_pll_0:video_pll_0\|altera_up_avalon_reset_from_locked_signal:reset_from_locked " "Elaborating entity \"altera_up_avalon_reset_from_locked_signal\" for hierarchy \"VGA_Controller:VGA_Controller\|clock1280x800:vgaclock\|vgaClock:clk\|vgaClock_video_pll_0:video_pll_0\|altera_up_avalon_reset_from_locked_signal:reset_from_locked\"" {  } { { "vgaClock/synthesis/submodules/vgaClock_video_pll_0.v" "reset_from_locked" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/vgaClock/synthesis/submodules/vgaClock_video_pll_0.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764725606608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller_1280x800 VGA_Controller:VGA_Controller\|vga_controller_1280x800:pt " "Elaborating entity \"vga_controller_1280x800\" for hierarchy \"VGA_Controller:VGA_Controller\|vga_controller_1280x800:pt\"" {  } { { "VGA_Controller.sv" "pt" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/VGA_Controller.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764725606609 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.sv(457) " "Verilog HDL assignment warning at VGA_Controller.sv(457): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Controller.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/VGA_Controller.sv" 457 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764725606609 "|Top_module_RISCV|VGA_Controller:VGA_Controller|vga_controller_1280x800:pt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA_Controller.sv(458) " "Verilog HDL assignment warning at VGA_Controller.sv(458): truncated value with size 32 to match size of target (11)" {  } { { "VGA_Controller.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/VGA_Controller.sv" 458 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764725606609 "|Top_module_RISCV|VGA_Controller:VGA_Controller|vga_controller_1280x800:pt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex7seg hex7seg:result5 " "Elaborating entity \"hex7seg\" for hierarchy \"hex7seg:result5\"" {  } { { "Top_module_RISCV.sv" "result5" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Top_module_RISCV.sv" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764725606610 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_Controller:VGA_Controller\|clock1280x800:vgaclock\|vgaClock:clk\|vgaClock_video_pll_0:video_pll_0\|vgaClock_video_pll_0_video_pll:video_pll\|altera_pll:altera_pll_i\|outclk_wire\[2\] " "Synthesized away node \"VGA_Controller:VGA_Controller\|clock1280x800:vgaclock\|vgaClock:clk\|vgaClock_video_pll_0:video_pll_0\|vgaClock_video_pll_0_video_pll:video_pll\|altera_pll:altera_pll_i\|outclk_wire\[2\]\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } } { "vgaClock/synthesis/submodules/vgaClock_video_pll_0_video_pll.v" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/vgaClock/synthesis/submodules/vgaClock_video_pll_0_video_pll.v" 91 0 0 } } { "vgaClock/synthesis/submodules/vgaClock_video_pll_0.v" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/vgaClock/synthesis/submodules/vgaClock_video_pll_0.v" 25 0 0 } } { "vgaClock/synthesis/vgaClock.v" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/vgaClock/synthesis/vgaClock.v" 18 0 0 } } { "VGA_Controller.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/VGA_Controller.sv" 437 0 0 } } { "VGA_Controller.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/VGA_Controller.sv" 39 0 0 } } { "Top_module_RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Top_module_RISCV.sv" 131 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1764725607052 "|Top_module_RISCV|VGA_Controller:VGA_Controller|clock1280x800:vgaclock|vgaClock:clk|vgaClock_video_pll_0:video_pll_0|vgaClock_video_pll_0_video_pll:video_pll|altera_pll:altera_pll_i|general[2].gpll"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1764725607052 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1764725607052 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|mem_rtl_0 " "Inferred RAM node \"RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1764725607803 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "VGA_Controller:VGA_Controller\|font_array " "RAM logic \"VGA_Controller:VGA_Controller\|font_array\" is uninferred due to asynchronous read logic" {  } { { "VGA_Controller.sv" "font_array" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/VGA_Controller.sv" 53 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1764725607803 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1764725607803 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "vgaClock/synthesis/submodules/vgaClock_video_pll_0_video_pll.qip " "Tcl Script File vgaClock/synthesis/submodules/vgaClock_video_pll_0_video_pll.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE vgaClock/synthesis/submodules/vgaClock_video_pll_0_video_pll.qip -qip vgaClock/synthesis/vgaClock.qip -library vgaClock " "set_global_assignment -name QIP_FILE vgaClock/synthesis/submodules/vgaClock_video_pll_0_video_pll.qip -qip vgaClock/synthesis/vgaClock.qip -library vgaClock" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 0 1764725608840 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 0 1764725608840 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "vgaClock/synthesis/submodules/vgaClock_video_pll_0_video_pll.qip " "Tcl Script File vgaClock/synthesis/submodules/vgaClock_video_pll_0_video_pll.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE vgaClock/synthesis/submodules/vgaClock_video_pll_0_video_pll.qip -qip vgaClock/synthesis/vgaClock.qip -library vgaClock " "set_global_assignment -name QIP_FILE vgaClock/synthesis/submodules/vgaClock_video_pll_0_video_pll.qip -qip vgaClock/synthesis/vgaClock.qip -library vgaClock" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 1 1764725608847 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 1 1764725608847 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "vgaClock/synthesis/submodules/vgaClock_video_pll_0_video_pll.qip " "Tcl Script File vgaClock/synthesis/submodules/vgaClock_video_pll_0_video_pll.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE vgaClock/synthesis/submodules/vgaClock_video_pll_0_video_pll.qip -qip vgaClock/synthesis/vgaClock.qip -library vgaClock " "set_global_assignment -name QIP_FILE vgaClock/synthesis/submodules/vgaClock_video_pll_0_video_pll.qip -qip vgaClock/synthesis/vgaClock.qip -library vgaClock" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 3 1764725608847 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 3 1764725608847 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "vgaClock/synthesis/submodules/vgaClock_video_pll_0_video_pll.qip " "Tcl Script File vgaClock/synthesis/submodules/vgaClock_video_pll_0_video_pll.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE vgaClock/synthesis/submodules/vgaClock_video_pll_0_video_pll.qip -qip vgaClock/synthesis/vgaClock.qip -library vgaClock " "set_global_assignment -name QIP_FILE vgaClock/synthesis/submodules/vgaClock_video_pll_0_video_pll.qip -qip vgaClock/synthesis/vgaClock.qip -library vgaClock" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 5 1764725608845 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 5 1764725608845 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "vgaClock/synthesis/submodules/vgaClock_video_pll_0_video_pll.qip " "Tcl Script File vgaClock/synthesis/submodules/vgaClock_video_pll_0_video_pll.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE vgaClock/synthesis/submodules/vgaClock_video_pll_0_video_pll.qip -qip vgaClock/synthesis/vgaClock.qip -library vgaClock " "set_global_assignment -name QIP_FILE vgaClock/synthesis/submodules/vgaClock_video_pll_0_video_pll.qip -qip vgaClock/synthesis/vgaClock.qip -library vgaClock" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 4 1764725608845 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 4 1764725608845 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "vgaClock/synthesis/submodules/vgaClock_video_pll_0_video_pll.qip " "Tcl Script File vgaClock/synthesis/submodules/vgaClock_video_pll_0_video_pll.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE vgaClock/synthesis/submodules/vgaClock_video_pll_0_video_pll.qip -qip vgaClock/synthesis/vgaClock.qip -library vgaClock " "set_global_assignment -name QIP_FILE vgaClock/synthesis/submodules/vgaClock_video_pll_0_video_pll.qip -qip vgaClock/synthesis/vgaClock.qip -library vgaClock" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 2 1764725608845 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 2 1764725608845 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764725611562 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764725611562 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764725611562 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764725611562 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764725611562 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764725611562 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764725611562 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764725611562 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764725611562 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764725611562 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764725611562 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764725611562 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764725611562 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764725611562 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1764725611562 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1764725611562 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "VGA_Controller:VGA_Controller\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"VGA_Controller:VGA_Controller\|Mod0\"" {  } { { "VGA_Controller.sv" "Mod0" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/VGA_Controller.sv" 364 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1764725611563 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "VGA_Controller:VGA_Controller\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"VGA_Controller:VGA_Controller\|Mod1\"" {  } { { "VGA_Controller.sv" "Mod1" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/VGA_Controller.sv" 390 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1764725611563 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1764725611563 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764725611599 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764725611599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764725611599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764725611599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764725611599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764725611599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764725611599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764725611599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764725611599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764725611599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764725611599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764725611599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764725611599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764725611599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764725611599 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1764725611599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2si1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2si1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2si1 " "Found entity 1: altsyncram_2si1" {  } { { "db/altsyncram_2si1.tdf" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/db/altsyncram_2si1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764725611632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764725611632 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_Controller:VGA_Controller\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"VGA_Controller:VGA_Controller\|lpm_divide:Mod0\"" {  } { { "VGA_Controller.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/VGA_Controller.sv" 364 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764725611649 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_Controller:VGA_Controller\|lpm_divide:Mod0 " "Instantiated megafunction \"VGA_Controller:VGA_Controller\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764725611649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764725611649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764725611649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764725611649 ""}  } { { "VGA_Controller.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/VGA_Controller.sv" 364 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1764725611649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_52m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_52m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_52m " "Found entity 1: lpm_divide_52m" {  } { { "db/lpm_divide_52m.tdf" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/db/lpm_divide_52m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764725611674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764725611674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_8kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_8kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_8kh " "Found entity 1: sign_div_unsign_8kh" {  } { { "db/sign_div_unsign_8kh.tdf" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/db/sign_div_unsign_8kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764725611680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764725611680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_mse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_mse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_mse " "Found entity 1: alt_u_div_mse" {  } { { "db/alt_u_div_mse.tdf" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/db/alt_u_div_mse.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764725611687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764725611687 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1764725611773 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "vgaClock/synthesis/submodules/vgaClock_video_pll_0_video_pll.qip " "Tcl Script File vgaClock/synthesis/submodules/vgaClock_video_pll_0_video_pll.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE vgaClock/synthesis/submodules/vgaClock_video_pll_0_video_pll.qip -qip vgaClock/synthesis/vgaClock.qip -library vgaClock " "set_global_assignment -name QIP_FILE vgaClock/synthesis/submodules/vgaClock_video_pll_0_video_pll.qip -qip vgaClock/synthesis/vgaClock.qip -library vgaClock" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 5 1764725612439 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 5 1764725612439 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "vgaClock/synthesis/submodules/vgaClock_video_pll_0_video_pll.qip " "Tcl Script File vgaClock/synthesis/submodules/vgaClock_video_pll_0_video_pll.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE vgaClock/synthesis/submodules/vgaClock_video_pll_0_video_pll.qip -qip vgaClock/synthesis/vgaClock.qip -library vgaClock " "set_global_assignment -name QIP_FILE vgaClock/synthesis/submodules/vgaClock_video_pll_0_video_pll.qip -qip vgaClock/synthesis/vgaClock.qip -library vgaClock" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 0 1764725612454 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 0 1764725612454 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "vgaClock/synthesis/submodules/vgaClock_video_pll_0_video_pll.qip " "Tcl Script File vgaClock/synthesis/submodules/vgaClock_video_pll_0_video_pll.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE vgaClock/synthesis/submodules/vgaClock_video_pll_0_video_pll.qip -qip vgaClock/synthesis/vgaClock.qip -library vgaClock " "set_global_assignment -name QIP_FILE vgaClock/synthesis/submodules/vgaClock_video_pll_0_video_pll.qip -qip vgaClock/synthesis/vgaClock.qip -library vgaClock" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 3 1764725612458 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 3 1764725612458 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "vgaClock/synthesis/submodules/vgaClock_video_pll_0_video_pll.qip " "Tcl Script File vgaClock/synthesis/submodules/vgaClock_video_pll_0_video_pll.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE vgaClock/synthesis/submodules/vgaClock_video_pll_0_video_pll.qip -qip vgaClock/synthesis/vgaClock.qip -library vgaClock " "set_global_assignment -name QIP_FILE vgaClock/synthesis/submodules/vgaClock_video_pll_0_video_pll.qip -qip vgaClock/synthesis/vgaClock.qip -library vgaClock" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 4 1764725612457 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 4 1764725612457 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "vgaClock/synthesis/submodules/vgaClock_video_pll_0_video_pll.qip " "Tcl Script File vgaClock/synthesis/submodules/vgaClock_video_pll_0_video_pll.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE vgaClock/synthesis/submodules/vgaClock_video_pll_0_video_pll.qip -qip vgaClock/synthesis/vgaClock.qip -library vgaClock " "set_global_assignment -name QIP_FILE vgaClock/synthesis/submodules/vgaClock_video_pll_0_video_pll.qip -qip vgaClock/synthesis/vgaClock.qip -library vgaClock" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 1 1764725612462 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 1 1764725612462 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "vgaClock/synthesis/submodules/vgaClock_video_pll_0_video_pll.qip " "Tcl Script File vgaClock/synthesis/submodules/vgaClock_video_pll_0_video_pll.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE vgaClock/synthesis/submodules/vgaClock_video_pll_0_video_pll.qip -qip vgaClock/synthesis/vgaClock.qip -library vgaClock " "set_global_assignment -name QIP_FILE vgaClock/synthesis/submodules/vgaClock_video_pll_0_video_pll.qip -qip vgaClock/synthesis/vgaClock.qip -library vgaClock" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 2 1764725612469 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 2 1764725612469 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1764725615875 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "74 " "74 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1764725622395 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "8 0 2 0 0 " "Adding 8 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1764725622878 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764725622878 ""}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a13 clk0 GND " "WYSIWYG primitive \"RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a13\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_2si1.tdf" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/db/altsyncram_2si1.tdf" 428 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/RISCV.sv" 130 0 0 } } { "Top_module_RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Top_module_RISCV.sv" 105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1764725623073 "|Top_module_RISCV|RISCV:RISCV|Instruction_Memory:Instruction_Memory|altsyncram:mem_rtl_0|altsyncram_2si1:auto_generated|ram_block1a13"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a14 clk0 GND " "WYSIWYG primitive \"RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a14\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_2si1.tdf" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/db/altsyncram_2si1.tdf" 458 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/RISCV.sv" 130 0 0 } } { "Top_module_RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Top_module_RISCV.sv" 105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1764725623073 "|Top_module_RISCV|RISCV:RISCV|Instruction_Memory:Instruction_Memory|altsyncram:mem_rtl_0|altsyncram_2si1:auto_generated|ram_block1a14"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a2 clk0 GND " "WYSIWYG primitive \"RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_2si1.tdf" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/db/altsyncram_2si1.tdf" 98 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/RISCV.sv" 130 0 0 } } { "Top_module_RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Top_module_RISCV.sv" 105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1764725623073 "|Top_module_RISCV|RISCV:RISCV|Instruction_Memory:Instruction_Memory|altsyncram:mem_rtl_0|altsyncram_2si1:auto_generated|ram_block1a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a5 clk0 GND " "WYSIWYG primitive \"RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a5\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_2si1.tdf" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/db/altsyncram_2si1.tdf" 188 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/RISCV.sv" 130 0 0 } } { "Top_module_RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Top_module_RISCV.sv" 105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1764725623073 "|Top_module_RISCV|RISCV:RISCV|Instruction_Memory:Instruction_Memory|altsyncram:mem_rtl_0|altsyncram_2si1:auto_generated|ram_block1a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a0 clk0 GND " "WYSIWYG primitive \"RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_2si1.tdf" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/db/altsyncram_2si1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/RISCV.sv" 130 0 0 } } { "Top_module_RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Top_module_RISCV.sv" 105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1764725623073 "|Top_module_RISCV|RISCV:RISCV|Instruction_Memory:Instruction_Memory|altsyncram:mem_rtl_0|altsyncram_2si1:auto_generated|ram_block1a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a1 clk0 GND " "WYSIWYG primitive \"RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_2si1.tdf" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/db/altsyncram_2si1.tdf" 68 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/RISCV.sv" 130 0 0 } } { "Top_module_RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Top_module_RISCV.sv" 105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1764725623074 "|Top_module_RISCV|RISCV:RISCV|Instruction_Memory:Instruction_Memory|altsyncram:mem_rtl_0|altsyncram_2si1:auto_generated|ram_block1a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a3 clk0 GND " "WYSIWYG primitive \"RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_2si1.tdf" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/db/altsyncram_2si1.tdf" 128 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/RISCV.sv" 130 0 0 } } { "Top_module_RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Top_module_RISCV.sv" 105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1764725623074 "|Top_module_RISCV|RISCV:RISCV|Instruction_Memory:Instruction_Memory|altsyncram:mem_rtl_0|altsyncram_2si1:auto_generated|ram_block1a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a4 clk0 GND " "WYSIWYG primitive \"RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a4\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_2si1.tdf" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/db/altsyncram_2si1.tdf" 158 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/RISCV.sv" 130 0 0 } } { "Top_module_RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Top_module_RISCV.sv" 105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1764725623074 "|Top_module_RISCV|RISCV:RISCV|Instruction_Memory:Instruction_Memory|altsyncram:mem_rtl_0|altsyncram_2si1:auto_generated|ram_block1a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a6 clk0 GND " "WYSIWYG primitive \"RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a6\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_2si1.tdf" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/db/altsyncram_2si1.tdf" 218 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/RISCV.sv" 130 0 0 } } { "Top_module_RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Top_module_RISCV.sv" 105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1764725623074 "|Top_module_RISCV|RISCV:RISCV|Instruction_Memory:Instruction_Memory|altsyncram:mem_rtl_0|altsyncram_2si1:auto_generated|ram_block1a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a12 clk0 GND " "WYSIWYG primitive \"RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a12\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_2si1.tdf" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/db/altsyncram_2si1.tdf" 398 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/RISCV.sv" 130 0 0 } } { "Top_module_RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Top_module_RISCV.sv" 105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1764725623074 "|Top_module_RISCV|RISCV:RISCV|Instruction_Memory:Instruction_Memory|altsyncram:mem_rtl_0|altsyncram_2si1:auto_generated|ram_block1a12"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a17 clk0 GND " "WYSIWYG primitive \"RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a17\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_2si1.tdf" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/db/altsyncram_2si1.tdf" 548 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/RISCV.sv" 130 0 0 } } { "Top_module_RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Top_module_RISCV.sv" 105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1764725623074 "|Top_module_RISCV|RISCV:RISCV|Instruction_Memory:Instruction_Memory|altsyncram:mem_rtl_0|altsyncram_2si1:auto_generated|ram_block1a17"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a18 clk0 GND " "WYSIWYG primitive \"RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a18\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_2si1.tdf" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/db/altsyncram_2si1.tdf" 578 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/RISCV.sv" 130 0 0 } } { "Top_module_RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Top_module_RISCV.sv" 105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1764725623074 "|Top_module_RISCV|RISCV:RISCV|Instruction_Memory:Instruction_Memory|altsyncram:mem_rtl_0|altsyncram_2si1:auto_generated|ram_block1a18"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a15 clk0 GND " "WYSIWYG primitive \"RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a15\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_2si1.tdf" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/db/altsyncram_2si1.tdf" 488 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/RISCV.sv" 130 0 0 } } { "Top_module_RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Top_module_RISCV.sv" 105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1764725623074 "|Top_module_RISCV|RISCV:RISCV|Instruction_Memory:Instruction_Memory|altsyncram:mem_rtl_0|altsyncram_2si1:auto_generated|ram_block1a15"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a16 clk0 GND " "WYSIWYG primitive \"RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a16\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_2si1.tdf" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/db/altsyncram_2si1.tdf" 518 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/RISCV.sv" 130 0 0 } } { "Top_module_RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Top_module_RISCV.sv" 105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1764725623074 "|Top_module_RISCV|RISCV:RISCV|Instruction_Memory:Instruction_Memory|altsyncram:mem_rtl_0|altsyncram_2si1:auto_generated|ram_block1a16"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a19 clk0 GND " "WYSIWYG primitive \"RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a19\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_2si1.tdf" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/db/altsyncram_2si1.tdf" 608 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/RISCV.sv" 130 0 0 } } { "Top_module_RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Top_module_RISCV.sv" 105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1764725623074 "|Top_module_RISCV|RISCV:RISCV|Instruction_Memory:Instruction_Memory|altsyncram:mem_rtl_0|altsyncram_2si1:auto_generated|ram_block1a19"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a7 clk0 GND " "WYSIWYG primitive \"RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a7\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_2si1.tdf" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/db/altsyncram_2si1.tdf" 248 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/RISCV.sv" 130 0 0 } } { "Top_module_RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Top_module_RISCV.sv" 105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1764725623074 "|Top_module_RISCV|RISCV:RISCV|Instruction_Memory:Instruction_Memory|altsyncram:mem_rtl_0|altsyncram_2si1:auto_generated|ram_block1a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a20 clk0 GND " "WYSIWYG primitive \"RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a20\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_2si1.tdf" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/db/altsyncram_2si1.tdf" 638 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/RISCV.sv" 130 0 0 } } { "Top_module_RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Top_module_RISCV.sv" 105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1764725623075 "|Top_module_RISCV|RISCV:RISCV|Instruction_Memory:Instruction_Memory|altsyncram:mem_rtl_0|altsyncram_2si1:auto_generated|ram_block1a20"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a22 clk0 GND " "WYSIWYG primitive \"RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a22\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_2si1.tdf" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/db/altsyncram_2si1.tdf" 698 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/RISCV.sv" 130 0 0 } } { "Top_module_RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Top_module_RISCV.sv" 105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1764725623075 "|Top_module_RISCV|RISCV:RISCV|Instruction_Memory:Instruction_Memory|altsyncram:mem_rtl_0|altsyncram_2si1:auto_generated|ram_block1a22"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a23 clk0 GND " "WYSIWYG primitive \"RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a23\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_2si1.tdf" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/db/altsyncram_2si1.tdf" 728 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/RISCV.sv" 130 0 0 } } { "Top_module_RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Top_module_RISCV.sv" 105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1764725623075 "|Top_module_RISCV|RISCV:RISCV|Instruction_Memory:Instruction_Memory|altsyncram:mem_rtl_0|altsyncram_2si1:auto_generated|ram_block1a23"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a21 clk0 GND " "WYSIWYG primitive \"RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a21\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_2si1.tdf" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/db/altsyncram_2si1.tdf" 668 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/RISCV.sv" 130 0 0 } } { "Top_module_RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Top_module_RISCV.sv" 105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1764725623075 "|Top_module_RISCV|RISCV:RISCV|Instruction_Memory:Instruction_Memory|altsyncram:mem_rtl_0|altsyncram_2si1:auto_generated|ram_block1a21"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a24 clk0 GND " "WYSIWYG primitive \"RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a24\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_2si1.tdf" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/db/altsyncram_2si1.tdf" 758 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/RISCV.sv" 130 0 0 } } { "Top_module_RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Top_module_RISCV.sv" 105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1764725623075 "|Top_module_RISCV|RISCV:RISCV|Instruction_Memory:Instruction_Memory|altsyncram:mem_rtl_0|altsyncram_2si1:auto_generated|ram_block1a24"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a27 clk0 GND " "WYSIWYG primitive \"RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a27\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_2si1.tdf" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/db/altsyncram_2si1.tdf" 848 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/RISCV.sv" 130 0 0 } } { "Top_module_RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Top_module_RISCV.sv" 105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1764725623075 "|Top_module_RISCV|RISCV:RISCV|Instruction_Memory:Instruction_Memory|altsyncram:mem_rtl_0|altsyncram_2si1:auto_generated|ram_block1a27"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a26 clk0 GND " "WYSIWYG primitive \"RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a26\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_2si1.tdf" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/db/altsyncram_2si1.tdf" 818 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/RISCV.sv" 130 0 0 } } { "Top_module_RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Top_module_RISCV.sv" 105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1764725623075 "|Top_module_RISCV|RISCV:RISCV|Instruction_Memory:Instruction_Memory|altsyncram:mem_rtl_0|altsyncram_2si1:auto_generated|ram_block1a26"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a25 clk0 GND " "WYSIWYG primitive \"RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a25\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_2si1.tdf" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/db/altsyncram_2si1.tdf" 788 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/RISCV.sv" 130 0 0 } } { "Top_module_RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Top_module_RISCV.sv" 105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1764725623075 "|Top_module_RISCV|RISCV:RISCV|Instruction_Memory:Instruction_Memory|altsyncram:mem_rtl_0|altsyncram_2si1:auto_generated|ram_block1a25"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a11 clk0 GND " "WYSIWYG primitive \"RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a11\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_2si1.tdf" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/db/altsyncram_2si1.tdf" 368 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/RISCV.sv" 130 0 0 } } { "Top_module_RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Top_module_RISCV.sv" 105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1764725623075 "|Top_module_RISCV|RISCV:RISCV|Instruction_Memory:Instruction_Memory|altsyncram:mem_rtl_0|altsyncram_2si1:auto_generated|ram_block1a11"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a8 clk0 GND " "WYSIWYG primitive \"RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a8\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_2si1.tdf" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/db/altsyncram_2si1.tdf" 278 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/RISCV.sv" 130 0 0 } } { "Top_module_RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Top_module_RISCV.sv" 105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1764725623075 "|Top_module_RISCV|RISCV:RISCV|Instruction_Memory:Instruction_Memory|altsyncram:mem_rtl_0|altsyncram_2si1:auto_generated|ram_block1a8"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a10 clk0 GND " "WYSIWYG primitive \"RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a10\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_2si1.tdf" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/db/altsyncram_2si1.tdf" 338 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/RISCV.sv" 130 0 0 } } { "Top_module_RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Top_module_RISCV.sv" 105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1764725623076 "|Top_module_RISCV|RISCV:RISCV|Instruction_Memory:Instruction_Memory|altsyncram:mem_rtl_0|altsyncram_2si1:auto_generated|ram_block1a10"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a9 clk0 GND " "WYSIWYG primitive \"RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a9\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_2si1.tdf" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/db/altsyncram_2si1.tdf" 308 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/RISCV.sv" 130 0 0 } } { "Top_module_RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Top_module_RISCV.sv" 105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1764725623076 "|Top_module_RISCV|RISCV:RISCV|Instruction_Memory:Instruction_Memory|altsyncram:mem_rtl_0|altsyncram_2si1:auto_generated|ram_block1a9"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a31 clk0 GND " "WYSIWYG primitive \"RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a31\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_2si1.tdf" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/db/altsyncram_2si1.tdf" 968 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/RISCV.sv" 130 0 0 } } { "Top_module_RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Top_module_RISCV.sv" 105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1764725623076 "|Top_module_RISCV|RISCV:RISCV|Instruction_Memory:Instruction_Memory|altsyncram:mem_rtl_0|altsyncram_2si1:auto_generated|ram_block1a31"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a30 clk0 GND " "WYSIWYG primitive \"RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a30\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_2si1.tdf" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/db/altsyncram_2si1.tdf" 938 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/RISCV.sv" 130 0 0 } } { "Top_module_RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Top_module_RISCV.sv" 105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1764725623076 "|Top_module_RISCV|RISCV:RISCV|Instruction_Memory:Instruction_Memory|altsyncram:mem_rtl_0|altsyncram_2si1:auto_generated|ram_block1a30"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a29 clk0 GND " "WYSIWYG primitive \"RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a29\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_2si1.tdf" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/db/altsyncram_2si1.tdf" 908 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/RISCV.sv" 130 0 0 } } { "Top_module_RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Top_module_RISCV.sv" 105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1764725623076 "|Top_module_RISCV|RISCV:RISCV|Instruction_Memory:Instruction_Memory|altsyncram:mem_rtl_0|altsyncram_2si1:auto_generated|ram_block1a29"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a28 clk0 GND " "WYSIWYG primitive \"RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a28\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_2si1.tdf" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/db/altsyncram_2si1.tdf" 878 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/RISCV.sv" 130 0 0 } } { "Top_module_RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Top_module_RISCV.sv" 105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1764725623076 "|Top_module_RISCV|RISCV:RISCV|Instruction_Memory:Instruction_Memory|altsyncram:mem_rtl_0|altsyncram_2si1:auto_generated|ram_block1a28"}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_OUTCLK" "OUTCLK VGA_Controller:VGA_Controller\|clock1280x800:vgaclock\|vgaClock:clk\|vgaClock_video_pll_0:video_pll_0\|vgaClock_video_pll_0_video_pll:video_pll\|altera_pll:altera_pll_i\|general\[0\].gpll " "OUTCLK port on the PLL is not properly connected on instance VGA_Controller:VGA_Controller\|clock1280x800:vgaclock\|vgaClock:clk\|vgaClock_video_pll_0:video_pll_0\|vgaClock_video_pll_0_video_pll:video_pll\|altera_pll:altera_pll_i\|general\[0\].gpll. The output clock port on the PLL must be connected." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1764725623077 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The output clock port on the PLL must be connected." 0 0 "Analysis & Synthesis" 0 -1 1764725623077 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "10623 " "Implemented 10623 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1764725623264 ""} { "Info" "ICUT_CUT_TM_OPINS" "71 " "Implemented 71 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1764725623264 ""} { "Info" "ICUT_CUT_TM_LCELLS" "10509 " "Implemented 10509 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1764725623264 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1764725623264 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1764725623264 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1764725623264 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 81 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 81 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5052 " "Peak virtual memory: 5052 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1764725623298 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec  2 20:33:43 2025 " "Processing ended: Tue Dec  2 20:33:43 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1764725623298 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1764725623298 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1764725623298 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1764725623298 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "vgaClock/synthesis/submodules/vgaClock_video_pll_0_video_pll.qip " "Tcl Script File vgaClock/synthesis/submodules/vgaClock_video_pll_0_video_pll.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE vgaClock/synthesis/submodules/vgaClock_video_pll_0_video_pll.qip -qip vgaClock/synthesis/vgaClock.qip -library vgaClock " "set_global_assignment -name QIP_FILE vgaClock/synthesis/submodules/vgaClock_video_pll_0_video_pll.qip -qip vgaClock/synthesis/vgaClock.qip -library vgaClock" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1764725624397 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1764725624397 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1764725624405 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1764725624406 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec  2 20:33:44 2025 " "Processing started: Tue Dec  2 20:33:44 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1764725624406 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1764725624406 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off RISCV -c RISCV " "Command: quartus_fit --read_settings_files=off --write_settings_files=off RISCV -c RISCV" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1764725624406 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1764725624475 ""}
{ "Info" "0" "" "Project  = RISCV" {  } {  } 0 0 "Project  = RISCV" 0 0 "Fitter" 0 0 1764725624475 ""}
{ "Info" "0" "" "Revision = RISCV" {  } {  } 0 0 "Revision = RISCV" 0 0 "Fitter" 0 0 1764725624475 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1764725624621 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1764725624622 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "RISCV 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"RISCV\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1764725624651 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1764725624685 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1764725624685 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK VGA_Controller:VGA_Controller\|clock1280x800:vgaclock\|vgaClock:clk\|vgaClock_video_pll_0:video_pll_0\|vgaClock_video_pll_0_video_pll:video_pll\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"VGA_Controller:VGA_Controller\|clock1280x800:vgaclock\|vgaClock:clk\|vgaClock_video_pll_0:video_pll_0\|vgaClock_video_pll_0_video_pll:video_pll\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1764725624759 ""}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a13 clk0 GND " "WYSIWYG primitive \"RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a13\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_2si1.tdf" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/db/altsyncram_2si1.tdf" 428 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/RISCV.sv" 130 0 0 } } { "Top_module_RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Top_module_RISCV.sv" 105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1764725625017 "|Top_module_RISCV|RISCV:RISCV|Instruction_Memory:Instruction_Memory|altsyncram:mem_rtl_0|altsyncram_2si1:auto_generated|ram_block1a13"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a14 clk0 GND " "WYSIWYG primitive \"RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a14\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_2si1.tdf" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/db/altsyncram_2si1.tdf" 458 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/RISCV.sv" 130 0 0 } } { "Top_module_RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Top_module_RISCV.sv" 105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1764725625018 "|Top_module_RISCV|RISCV:RISCV|Instruction_Memory:Instruction_Memory|altsyncram:mem_rtl_0|altsyncram_2si1:auto_generated|ram_block1a14"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a2 clk0 GND " "WYSIWYG primitive \"RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_2si1.tdf" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/db/altsyncram_2si1.tdf" 98 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/RISCV.sv" 130 0 0 } } { "Top_module_RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Top_module_RISCV.sv" 105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1764725625019 "|Top_module_RISCV|RISCV:RISCV|Instruction_Memory:Instruction_Memory|altsyncram:mem_rtl_0|altsyncram_2si1:auto_generated|ram_block1a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a5 clk0 GND " "WYSIWYG primitive \"RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a5\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_2si1.tdf" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/db/altsyncram_2si1.tdf" 188 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/RISCV.sv" 130 0 0 } } { "Top_module_RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Top_module_RISCV.sv" 105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1764725625019 "|Top_module_RISCV|RISCV:RISCV|Instruction_Memory:Instruction_Memory|altsyncram:mem_rtl_0|altsyncram_2si1:auto_generated|ram_block1a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a0 clk0 GND " "WYSIWYG primitive \"RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_2si1.tdf" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/db/altsyncram_2si1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/RISCV.sv" 130 0 0 } } { "Top_module_RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Top_module_RISCV.sv" 105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1764725625019 "|Top_module_RISCV|RISCV:RISCV|Instruction_Memory:Instruction_Memory|altsyncram:mem_rtl_0|altsyncram_2si1:auto_generated|ram_block1a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a1 clk0 GND " "WYSIWYG primitive \"RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_2si1.tdf" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/db/altsyncram_2si1.tdf" 68 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/RISCV.sv" 130 0 0 } } { "Top_module_RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Top_module_RISCV.sv" 105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1764725625019 "|Top_module_RISCV|RISCV:RISCV|Instruction_Memory:Instruction_Memory|altsyncram:mem_rtl_0|altsyncram_2si1:auto_generated|ram_block1a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a3 clk0 GND " "WYSIWYG primitive \"RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_2si1.tdf" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/db/altsyncram_2si1.tdf" 128 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/RISCV.sv" 130 0 0 } } { "Top_module_RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Top_module_RISCV.sv" 105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1764725625019 "|Top_module_RISCV|RISCV:RISCV|Instruction_Memory:Instruction_Memory|altsyncram:mem_rtl_0|altsyncram_2si1:auto_generated|ram_block1a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a4 clk0 GND " "WYSIWYG primitive \"RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a4\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_2si1.tdf" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/db/altsyncram_2si1.tdf" 158 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/RISCV.sv" 130 0 0 } } { "Top_module_RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Top_module_RISCV.sv" 105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1764725625019 "|Top_module_RISCV|RISCV:RISCV|Instruction_Memory:Instruction_Memory|altsyncram:mem_rtl_0|altsyncram_2si1:auto_generated|ram_block1a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a6 clk0 GND " "WYSIWYG primitive \"RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a6\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_2si1.tdf" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/db/altsyncram_2si1.tdf" 218 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/RISCV.sv" 130 0 0 } } { "Top_module_RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Top_module_RISCV.sv" 105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1764725625019 "|Top_module_RISCV|RISCV:RISCV|Instruction_Memory:Instruction_Memory|altsyncram:mem_rtl_0|altsyncram_2si1:auto_generated|ram_block1a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a12 clk0 GND " "WYSIWYG primitive \"RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a12\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_2si1.tdf" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/db/altsyncram_2si1.tdf" 398 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/RISCV.sv" 130 0 0 } } { "Top_module_RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Top_module_RISCV.sv" 105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1764725625019 "|Top_module_RISCV|RISCV:RISCV|Instruction_Memory:Instruction_Memory|altsyncram:mem_rtl_0|altsyncram_2si1:auto_generated|ram_block1a12"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a17 clk0 GND " "WYSIWYG primitive \"RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a17\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_2si1.tdf" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/db/altsyncram_2si1.tdf" 548 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/RISCV.sv" 130 0 0 } } { "Top_module_RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Top_module_RISCV.sv" 105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1764725625019 "|Top_module_RISCV|RISCV:RISCV|Instruction_Memory:Instruction_Memory|altsyncram:mem_rtl_0|altsyncram_2si1:auto_generated|ram_block1a17"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a18 clk0 GND " "WYSIWYG primitive \"RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a18\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_2si1.tdf" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/db/altsyncram_2si1.tdf" 578 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/RISCV.sv" 130 0 0 } } { "Top_module_RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Top_module_RISCV.sv" 105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1764725625019 "|Top_module_RISCV|RISCV:RISCV|Instruction_Memory:Instruction_Memory|altsyncram:mem_rtl_0|altsyncram_2si1:auto_generated|ram_block1a18"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a15 clk0 GND " "WYSIWYG primitive \"RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a15\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_2si1.tdf" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/db/altsyncram_2si1.tdf" 488 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/RISCV.sv" 130 0 0 } } { "Top_module_RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Top_module_RISCV.sv" 105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1764725625020 "|Top_module_RISCV|RISCV:RISCV|Instruction_Memory:Instruction_Memory|altsyncram:mem_rtl_0|altsyncram_2si1:auto_generated|ram_block1a15"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a16 clk0 GND " "WYSIWYG primitive \"RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a16\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_2si1.tdf" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/db/altsyncram_2si1.tdf" 518 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/RISCV.sv" 130 0 0 } } { "Top_module_RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Top_module_RISCV.sv" 105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1764725625020 "|Top_module_RISCV|RISCV:RISCV|Instruction_Memory:Instruction_Memory|altsyncram:mem_rtl_0|altsyncram_2si1:auto_generated|ram_block1a16"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a19 clk0 GND " "WYSIWYG primitive \"RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a19\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_2si1.tdf" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/db/altsyncram_2si1.tdf" 608 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/RISCV.sv" 130 0 0 } } { "Top_module_RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Top_module_RISCV.sv" 105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1764725625020 "|Top_module_RISCV|RISCV:RISCV|Instruction_Memory:Instruction_Memory|altsyncram:mem_rtl_0|altsyncram_2si1:auto_generated|ram_block1a19"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a7 clk0 GND " "WYSIWYG primitive \"RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a7\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_2si1.tdf" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/db/altsyncram_2si1.tdf" 248 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/RISCV.sv" 130 0 0 } } { "Top_module_RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Top_module_RISCV.sv" 105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1764725625020 "|Top_module_RISCV|RISCV:RISCV|Instruction_Memory:Instruction_Memory|altsyncram:mem_rtl_0|altsyncram_2si1:auto_generated|ram_block1a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a20 clk0 GND " "WYSIWYG primitive \"RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a20\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_2si1.tdf" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/db/altsyncram_2si1.tdf" 638 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/RISCV.sv" 130 0 0 } } { "Top_module_RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Top_module_RISCV.sv" 105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1764725625020 "|Top_module_RISCV|RISCV:RISCV|Instruction_Memory:Instruction_Memory|altsyncram:mem_rtl_0|altsyncram_2si1:auto_generated|ram_block1a20"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a22 clk0 GND " "WYSIWYG primitive \"RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a22\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_2si1.tdf" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/db/altsyncram_2si1.tdf" 698 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/RISCV.sv" 130 0 0 } } { "Top_module_RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Top_module_RISCV.sv" 105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1764725625020 "|Top_module_RISCV|RISCV:RISCV|Instruction_Memory:Instruction_Memory|altsyncram:mem_rtl_0|altsyncram_2si1:auto_generated|ram_block1a22"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a23 clk0 GND " "WYSIWYG primitive \"RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a23\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_2si1.tdf" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/db/altsyncram_2si1.tdf" 728 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/RISCV.sv" 130 0 0 } } { "Top_module_RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Top_module_RISCV.sv" 105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1764725625020 "|Top_module_RISCV|RISCV:RISCV|Instruction_Memory:Instruction_Memory|altsyncram:mem_rtl_0|altsyncram_2si1:auto_generated|ram_block1a23"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a21 clk0 GND " "WYSIWYG primitive \"RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a21\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_2si1.tdf" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/db/altsyncram_2si1.tdf" 668 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/RISCV.sv" 130 0 0 } } { "Top_module_RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Top_module_RISCV.sv" 105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1764725625020 "|Top_module_RISCV|RISCV:RISCV|Instruction_Memory:Instruction_Memory|altsyncram:mem_rtl_0|altsyncram_2si1:auto_generated|ram_block1a21"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a24 clk0 GND " "WYSIWYG primitive \"RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a24\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_2si1.tdf" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/db/altsyncram_2si1.tdf" 758 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/RISCV.sv" 130 0 0 } } { "Top_module_RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Top_module_RISCV.sv" 105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1764725625020 "|Top_module_RISCV|RISCV:RISCV|Instruction_Memory:Instruction_Memory|altsyncram:mem_rtl_0|altsyncram_2si1:auto_generated|ram_block1a24"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a27 clk0 GND " "WYSIWYG primitive \"RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a27\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_2si1.tdf" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/db/altsyncram_2si1.tdf" 848 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/RISCV.sv" 130 0 0 } } { "Top_module_RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Top_module_RISCV.sv" 105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1764725625020 "|Top_module_RISCV|RISCV:RISCV|Instruction_Memory:Instruction_Memory|altsyncram:mem_rtl_0|altsyncram_2si1:auto_generated|ram_block1a27"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a26 clk0 GND " "WYSIWYG primitive \"RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a26\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_2si1.tdf" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/db/altsyncram_2si1.tdf" 818 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/RISCV.sv" 130 0 0 } } { "Top_module_RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Top_module_RISCV.sv" 105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1764725625021 "|Top_module_RISCV|RISCV:RISCV|Instruction_Memory:Instruction_Memory|altsyncram:mem_rtl_0|altsyncram_2si1:auto_generated|ram_block1a26"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a25 clk0 GND " "WYSIWYG primitive \"RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a25\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_2si1.tdf" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/db/altsyncram_2si1.tdf" 788 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/RISCV.sv" 130 0 0 } } { "Top_module_RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Top_module_RISCV.sv" 105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1764725625021 "|Top_module_RISCV|RISCV:RISCV|Instruction_Memory:Instruction_Memory|altsyncram:mem_rtl_0|altsyncram_2si1:auto_generated|ram_block1a25"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a11 clk0 GND " "WYSIWYG primitive \"RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a11\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_2si1.tdf" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/db/altsyncram_2si1.tdf" 368 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/RISCV.sv" 130 0 0 } } { "Top_module_RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Top_module_RISCV.sv" 105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1764725625021 "|Top_module_RISCV|RISCV:RISCV|Instruction_Memory:Instruction_Memory|altsyncram:mem_rtl_0|altsyncram_2si1:auto_generated|ram_block1a11"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a8 clk0 GND " "WYSIWYG primitive \"RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a8\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_2si1.tdf" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/db/altsyncram_2si1.tdf" 278 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/RISCV.sv" 130 0 0 } } { "Top_module_RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Top_module_RISCV.sv" 105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1764725625021 "|Top_module_RISCV|RISCV:RISCV|Instruction_Memory:Instruction_Memory|altsyncram:mem_rtl_0|altsyncram_2si1:auto_generated|ram_block1a8"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a10 clk0 GND " "WYSIWYG primitive \"RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a10\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_2si1.tdf" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/db/altsyncram_2si1.tdf" 338 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/RISCV.sv" 130 0 0 } } { "Top_module_RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Top_module_RISCV.sv" 105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1764725625021 "|Top_module_RISCV|RISCV:RISCV|Instruction_Memory:Instruction_Memory|altsyncram:mem_rtl_0|altsyncram_2si1:auto_generated|ram_block1a10"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a9 clk0 GND " "WYSIWYG primitive \"RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a9\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_2si1.tdf" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/db/altsyncram_2si1.tdf" 308 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/RISCV.sv" 130 0 0 } } { "Top_module_RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Top_module_RISCV.sv" 105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1764725625021 "|Top_module_RISCV|RISCV:RISCV|Instruction_Memory:Instruction_Memory|altsyncram:mem_rtl_0|altsyncram_2si1:auto_generated|ram_block1a9"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a31 clk0 GND " "WYSIWYG primitive \"RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a31\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_2si1.tdf" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/db/altsyncram_2si1.tdf" 968 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/RISCV.sv" 130 0 0 } } { "Top_module_RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Top_module_RISCV.sv" 105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1764725625021 "|Top_module_RISCV|RISCV:RISCV|Instruction_Memory:Instruction_Memory|altsyncram:mem_rtl_0|altsyncram_2si1:auto_generated|ram_block1a31"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a30 clk0 GND " "WYSIWYG primitive \"RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a30\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_2si1.tdf" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/db/altsyncram_2si1.tdf" 938 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/RISCV.sv" 130 0 0 } } { "Top_module_RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Top_module_RISCV.sv" 105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1764725625021 "|Top_module_RISCV|RISCV:RISCV|Instruction_Memory:Instruction_Memory|altsyncram:mem_rtl_0|altsyncram_2si1:auto_generated|ram_block1a30"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a29 clk0 GND " "WYSIWYG primitive \"RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a29\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_2si1.tdf" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/db/altsyncram_2si1.tdf" 908 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/RISCV.sv" 130 0 0 } } { "Top_module_RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Top_module_RISCV.sv" 105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1764725625022 "|Top_module_RISCV|RISCV:RISCV|Instruction_Memory:Instruction_Memory|altsyncram:mem_rtl_0|altsyncram_2si1:auto_generated|ram_block1a29"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a28 clk0 GND " "WYSIWYG primitive \"RISCV:RISCV\|Instruction_Memory:Instruction_Memory\|altsyncram:mem_rtl_0\|altsyncram_2si1:auto_generated\|ram_block1a28\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_2si1.tdf" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/db/altsyncram_2si1.tdf" 878 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/RISCV.sv" 130 0 0 } } { "Top_module_RISCV.sv" "" { Text "C:/Users/maxim/Documents/U-6semestre/Arquitectura/RISCV_Monocycle_Design/Top_module_RISCV.sv" 105 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1764725625022 "|Top_module_RISCV|RISCV:RISCV|Instruction_Memory:Instruction_Memory|altsyncram:mem_rtl_0|altsyncram_2si1:auto_generated|ram_block1a28"}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1764725625047 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1764725625059 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1764725625215 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1764725625281 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 80 " "No exact pin location assignment(s) for 2 pins of 80 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1764725625469 ""}
