
synthesis -f "eece444_video_card_eece444_video_card_lattice.synproj"
synthesis:  version Diamond (64-bit) 2.1.0.103

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2012 Lattice Semiconductor Corporation,  All rights reserved.
Wed Mar 27 15:31:54 2013


Command Line:  synthesis -f eece444_video_card_eece444_video_card_lattice.synproj 

-- all messages logged in file synthesis.log
INFO: Synthesis Options: (LSE-1022)
INFO: -a option is = MachXO
INFO: -s option is = 3
INFO: -t option is = FTBGA256
INFO: -d option is = LCMXO2280C
INFO: Using package FTBGA256
INFO: Using performance grade 3
INFO:                                                           
INFO: ##########################################################
INFO: ### Lattice Family : MachXOE
INFO: ### Device  : LCMXO2280C
INFO: ### Package : FTBGA256
INFO: ### Speed   : 3
INFO: ##########################################################
INFO:                                                           
INFO: Optimization Goal = Balanced
INFO: -top option is not used
INFO: Target Frequency = 200.000000 MHz
INFO: Max Fanout = 1000
INFO: Timing Path count = 3
INFO: bram Utilization = 100.000000 %
INFO: dsp usage = TRUE (default)
INFO: dsp utilization = 100 (default)
INFO: fsm_encoding_style = auto
INFO: resolve_mixed_drivers = 0
INFO: Mux style = Auto
INFO: Use Carry Chain = TRUE
INFO: carry_chain_length = 0
INFO: Use IO Insertion = TRUE
INFO: Use IO Reg = TRUE
INFO: Resource Sharing = TRUE
INFO: Propagate Constants = TRUE
INFO: Remove Duplicate Registers = TRUE
INFO: force_gsr = auto
INFO: ROM style = auto
INFO: RAM style = auto
INFO: -comp option is FALSE
INFO: -syn option is FALSE
INFO: -p C:/Users/OctalByte/Documents/GitHub/eece444-video-card (searchpath added)
INFO: -p C:/lscc/diamond/2.1_x64/ispfpga/mj5g00/data (searchpath added)
INFO: -p C:/Users/OctalByte/Documents/GitHub/eece444-video-card/eece444_video_card (searchpath added)
INFO: -p C:/Users/OctalByte/Documents/GitHub/eece444-video-card (searchpath added)
INFO: Verilog design file = C:/Users/OctalByte/Documents/GitHub/eece444-video-card/CtrlLines.v
INFO: Verilog design file = C:/Users/OctalByte/Documents/GitHub/eece444-video-card/Top.v
INFO: Ngd file = eece444_video_card_eece444_video_card.ngd
INFO: -sdc option: sdc file input not used
INFO: -lpf option: output file option is OFF
INFO: hardtimer checking is enabled (default); -dt option not used
INFO: -r option is OFF [ Remove LOC Properties is OFF ]
INFO: The default vhdl library search path is now "C:/lscc/diamond/2.1_x64/cae_library/vhdl_packages/vdbs" (VHDL-1504)
INFO: * compile design *
INFO: Compile Design Begin
c:/users/octalbyte/documents/github/eece444-video-card/top.v(9): INFO: compiling module Top (VERI-1018)
C:/lscc/diamond/2.1_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo.v(1372): INFO: compiling module OSCC (VERI-1018)
c:/users/octalbyte/documents/github/eece444-video-card/ctrllines.v(9): INFO: compiling module CtrlLines (VERI-1018)
Last elaborated design is Top()
Loading NGL library 'C:/lscc/diamond/2.1_x64/ispfpga/mj5g00e/data/mj5gelib.ngl'...
Loading NGL library 'C:/lscc/diamond/2.1_x64/ispfpga/mj5g00/data/mj5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/2.1_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/2.1_x64/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'mj5g21x17.nph' in environment C:/lscc/diamond/2.1_x64/ispfpga.
loading NP_PATTERN_MANAGER

end NP_PATTERN_MANAGER

Package Status:                     Final          Version 1.26
INFO: Top level module name = Top
INFO: ######## Missing driver on net : reset, patching with GND... (LSE-1017)


INFO: GSR Instance connected to net: \CONTROLLINES/n1 (LSE-1149)
INFO: GSR will not be inferred since no asynchronous signal was found in netlist (LSE-1148)
WARNING: No lpf file will be written because -lpf option is not used or set to 0
WARNING - synthesis: WARNING: No lpf file will be written because -lpf option is not used or set to 0

INFO: Applying 200.000000 MHz constraint to all clocks (LSE-5000)
INFO: Results of ngd drc checks are available in Top_drc.log
Loading NGL library 'C:/lscc/diamond/2.1_x64/ispfpga/mj5g00e/data/mj5gelib.ngl'...
Loading NGL library 'C:/lscc/diamond/2.1_x64/ispfpga/mj5g00/data/mj5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/2.1_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/2.1_x64/ispfpga/or5g00/data/orc5glib.ngl'...


Running DRC...

WARNING - synthesis: logical net 'RESET_c' has no load
WARNING - synthesis: logical net 'CONTROLLINES/v_counter_14_add_4_20/CO0' has no load
WARNING - synthesis: logical net 'CONTROLLINES/v_counter_14_add_4_20/CO1' has no load
WARNING - synthesis: logical net 'CONTROLLINES/v_counter_14_add_4_20/S1' has no load
WARNING - synthesis: logical net 'CONTROLLINES/v_counter_14_add_4_18/CO0' has no load
WARNING - synthesis: logical net 'CONTROLLINES/v_counter_14_add_4_16/CO0' has no load
WARNING - synthesis: logical net 'CONTROLLINES/v_counter_14_add_4_14/CO0' has no load
WARNING - synthesis: logical net 'CONTROLLINES/v_counter_14_add_4_12/CO0' has no load
WARNING - synthesis: logical net 'CONTROLLINES/v_counter_14_add_4_10/CO0' has no load
WARNING - synthesis: logical net 'CONTROLLINES/v_counter_14_add_4_8/CO0' has no load
WARNING - synthesis: logical net 'CONTROLLINES/v_counter_14_add_4_6/CO0' has no load
WARNING - synthesis: logical net 'CONTROLLINES/v_counter_14_add_4_4/CO0' has no load
WARNING - synthesis: logical net 'CONTROLLINES/v_counter_14_add_4_2/CO0' has no load
WARNING - synthesis: logical net 'CONTROLLINES/h_counter_13_add_4_12/CO0' has no load
WARNING - synthesis: logical net 'CONTROLLINES/h_counter_13_add_4_12/CO1' has no load
WARNING - synthesis: logical net 'CONTROLLINES/h_counter_13_add_4_12/S1' has no load
WARNING - synthesis: logical net 'CONTROLLINES/h_counter_13_add_4_10/CO0' has no load
WARNING - synthesis: logical net 'CONTROLLINES/h_counter_13_add_4_8/CO0' has no load
WARNING - synthesis: logical net 'CONTROLLINES/h_counter_13_add_4_6/CO0' has no load
WARNING - synthesis: logical net 'CONTROLLINES/h_counter_13_add_4_4/CO0' has no load
WARNING - synthesis: logical net 'CONTROLLINES/h_counter_13_add_4_2/CO0' has no load
WARNING - synthesis: DRC complete with 21 warnings

Design Results:
     72 blocks expanded
completed the first expansion
INFO: All blocks are expanded and NGD expansion is successful
INFO: Writing ngd file eece444_video_card_eece444_video_card.ngd

################### Begin Area Report (Top)######################
Number of register bits => 32 of 2280 (1 % )
CCU2 => 16
FD1S3AX => 2
FD1S3IX => 30
GSR => 1
IB => 1
OB => 4
ORCALUT4 => 14
OSCC => 1
################### End Area Report ##################

################### Begin BlackBox Report ######################
TSALL => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : osc_clk_c, loads : 32
Clock Enable Nets
Number of Clock Enables: 0
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : n51, loads : 19
  Net : n9, loads : 11
  Net : v_counter_18, loads : 3
  Net : v_counter_9, loads : 3
  Net : v_counter_16, loads : 3
  Net : v_counter_17, loads : 3
  Net : v_counter_14, loads : 3
  Net : v_counter_15, loads : 3
  Net : v_counter_12, loads : 3
  Net : v_counter_13, loads : 3
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets osc_clk_c]               |  200.000 MHz|  174.186 MHz|     5 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 55.020  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 1.813  secs
--------------------------------------------------------------
