// Seed: 2445149752
module module_0 (
    output tri1 id_0,
    output uwire id_1,
    input wor id_2,
    input wire id_3,
    output supply1 id_4,
    input wire id_5,
    input supply1 id_6,
    input tri0 id_7,
    output wire id_8
);
  assign id_0 = -1 == -1'b0;
  assign module_1._id_1 = 0;
  logic id_10;
  ;
  assign id_4 = 1;
endmodule
module module_1 #(
    parameter id_1 = 32'd72
) (
    input  uwire   id_0,
    input  supply0 _id_1,
    output uwire   id_2
);
  logic id_4;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_0,
      id_0,
      id_2,
      id_0,
      id_0,
      id_0,
      id_2
  );
  wire [id_1 : 1] id_5;
  assign id_4 = -1;
endmodule
