VERILOG_SOURCES = $(PWD)/../ft245.v
TOPLEVEL= ft245_input
MODULE= ft245_input_test
include $(COCOTB)/makefiles/Makefile.inc
include $(COCOTB)/makefiles/Makefile.sim
