# Verilog
I upload my university homework for Verilog here.
