// Seed: 317361037
module module_0;
  assign module_1.id_2 = 0;
  wire id_2;
  module_3 modCall_1 ();
endmodule
module module_1;
  uwire id_2;
  wire  id_3;
  assign id_2 = 1;
  id_4 :
  assert property (@(posedge id_2) 1)
  else $display;
  module_0 modCall_1 ();
  wire id_5;
  wire id_6;
endmodule
module module_2 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  assign id_2 = 1'b0;
  module_0 modCall_1 ();
endmodule
module module_3 ();
  wire id_1;
  module_4 modCall_1 ();
endmodule
module module_4 ();
  tri id_2;
  assign id_1 = id_2 ? id_1 == id_2 : 1;
  supply0 id_3;
  assign id_2 = 1;
  wire  id_4;
  tri0  id_5 = 1;
  uwire id_6 = id_3 - id_3;
  wand  id_7 = 1 == id_5;
  wire  id_8;
endmodule
