<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <title>Sdiff src\hotspot\cpu\aarch64\vm_version_aarch64.hpp</title>
    <link rel="stylesheet" href="..\..\..\..\style.css" />
  </head>
<body>
<center><a href="vm_version_aarch64.cpp.sdiff.html" target="_top">&lt; prev</a> <a href="..\..\..\..\index.html" target="_top">index</a> <a href="vm_version_ext_aarch64.cpp.sdiff.html" target="_top">next &gt;</a></center>    <h2>src\hotspot\cpu\aarch64\vm_version_aarch64.hpp</h2>
     <a class="print" href="javascript:print()">Print this page</a>
<table>
<tr valign="top">
<td>
<hr />
<pre>
 12  * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
 13  * version 2 for more details (a copy is included in the LICENSE file that
 14  * accompanied this code).
 15  *
 16  * You should have received a copy of the GNU General Public License version
 17  * 2 along with this work; if not, write to the Free Software Foundation,
 18  * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
 19  *
 20  * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
 21  * or visit www.oracle.com if you need additional information or have any
 22  * questions.
 23  *
 24  */
 25 
 26 #ifndef CPU_AARCH64_VM_VERSION_AARCH64_HPP
 27 #define CPU_AARCH64_VM_VERSION_AARCH64_HPP
 28 
 29 #include &quot;runtime/abstract_vm_version.hpp&quot;
 30 #include &quot;runtime/globals_extension.hpp&quot;
 31 #include &quot;utilities/sizes.hpp&quot;

 32 
 33 class VM_Version : public Abstract_VM_Version {
 34   friend class JVMCIVMStructs;
 35 
 36 protected:
 37   static int _cpu;
 38   static int _model;
 39   static int _model2;
 40   static int _variant;
 41   static int _revision;
 42   static int _stepping;
 43   static bool _dcpop;
 44   struct PsrInfo {
 45     uint32_t dczid_el0;

 46     uint32_t ctr_el0;

 47   };
 48   static PsrInfo _psr_info;
 49   static void get_processor_features();
 50 
 51 public:
 52   // Initialization
 53   static void initialize();
 54 
 55   // Asserts
 56   static void assert_is_initialized() {
 57   }
 58 
 59   static bool expensive_load(int ld_size, int scale) {
 60     if (cpu_family() == CPU_ARM) {
 61       // Half-word load with index shift by 1 (aka scale is 2) has
 62       // extra cycle latency, e.g. ldrsh w0, [x1,w2,sxtw #1].
 63       if (ld_size == 2 &amp;&amp; scale == 2) {
 64         return true;
 65       }
 66     }
</pre>
<hr />
<pre>
 90     CPU_FP           = (1&lt;&lt;0),
 91     CPU_ASIMD        = (1&lt;&lt;1),
 92     CPU_EVTSTRM      = (1&lt;&lt;2),
 93     CPU_AES          = (1&lt;&lt;3),
 94     CPU_PMULL        = (1&lt;&lt;4),
 95     CPU_SHA1         = (1&lt;&lt;5),
 96     CPU_SHA2         = (1&lt;&lt;6),
 97     CPU_CRC32        = (1&lt;&lt;7),
 98     CPU_LSE          = (1&lt;&lt;8),
 99     CPU_STXR_PREFETCH= (1 &lt;&lt; 29),
100     CPU_A53MAC       = (1 &lt;&lt; 30),
101     CPU_DMB_ATOMICS  = (1 &lt;&lt; 31),
102   };
103 
104   static int cpu_family()                     { return _cpu; }
105   static int cpu_model()                      { return _model; }
106   static int cpu_model2()                     { return _model2; }
107   static int cpu_variant()                    { return _variant; }
108   static int cpu_revision()                   { return _revision; }
109   static bool supports_dcpop()                { return _dcpop; }

110   static ByteSize dczid_el0_offset() { return byte_offset_of(PsrInfo, dczid_el0); }

111   static ByteSize ctr_el0_offset()   { return byte_offset_of(PsrInfo, ctr_el0); }

112   static bool is_zva_enabled() {
113     // Check the DZP bit (bit 4) of dczid_el0 is zero
114     // and block size (bit 0~3) is not zero.
115     return ((_psr_info.dczid_el0 &amp; 0x10) == 0 &amp;&amp;
116             (_psr_info.dczid_el0 &amp; 0xf) != 0);
117   }
118   static int zva_length() {
119     assert(is_zva_enabled(), &quot;ZVA not available&quot;);
120     return 4 &lt;&lt; (_psr_info.dczid_el0 &amp; 0xf);
121   }
122   static int icache_line_size() {

123     return (1 &lt;&lt; (_psr_info.ctr_el0 &amp; 0x0f)) * 4;



124   }
125   static int dcache_line_size() {

126     return (1 &lt;&lt; ((_psr_info.ctr_el0 &gt;&gt; 16) &amp; 0x0f)) * 4;



127   }
128   static bool supports_fast_class_init_checks() { return true; }
129 };
130 
131 #endif // CPU_AARCH64_VM_VERSION_AARCH64_HPP
</pre>
</td>
<td>
<hr />
<pre>
 12  * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
 13  * version 2 for more details (a copy is included in the LICENSE file that
 14  * accompanied this code).
 15  *
 16  * You should have received a copy of the GNU General Public License version
 17  * 2 along with this work; if not, write to the Free Software Foundation,
 18  * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
 19  *
 20  * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
 21  * or visit www.oracle.com if you need additional information or have any
 22  * questions.
 23  *
 24  */
 25 
 26 #ifndef CPU_AARCH64_VM_VERSION_AARCH64_HPP
 27 #define CPU_AARCH64_VM_VERSION_AARCH64_HPP
 28 
 29 #include &quot;runtime/abstract_vm_version.hpp&quot;
 30 #include &quot;runtime/globals_extension.hpp&quot;
 31 #include &quot;utilities/sizes.hpp&quot;
<span class="line-added"> 32 #include &quot;runtime/java.hpp&quot;</span>
 33 
 34 class VM_Version : public Abstract_VM_Version {
 35   friend class JVMCIVMStructs;
 36 
 37 protected:
 38   static int _cpu;
 39   static int _model;
 40   static int _model2;
 41   static int _variant;
 42   static int _revision;
 43   static int _stepping;
 44   static bool _dcpop;
 45   struct PsrInfo {
 46     uint32_t dczid_el0;
<span class="line-added"> 47 #ifndef _WIN64</span>
 48     uint32_t ctr_el0;
<span class="line-added"> 49 #endif</span>
 50   };
 51   static PsrInfo _psr_info;
 52   static void get_processor_features();
 53 
 54 public:
 55   // Initialization
 56   static void initialize();
 57 
 58   // Asserts
 59   static void assert_is_initialized() {
 60   }
 61 
 62   static bool expensive_load(int ld_size, int scale) {
 63     if (cpu_family() == CPU_ARM) {
 64       // Half-word load with index shift by 1 (aka scale is 2) has
 65       // extra cycle latency, e.g. ldrsh w0, [x1,w2,sxtw #1].
 66       if (ld_size == 2 &amp;&amp; scale == 2) {
 67         return true;
 68       }
 69     }
</pre>
<hr />
<pre>
 93     CPU_FP           = (1&lt;&lt;0),
 94     CPU_ASIMD        = (1&lt;&lt;1),
 95     CPU_EVTSTRM      = (1&lt;&lt;2),
 96     CPU_AES          = (1&lt;&lt;3),
 97     CPU_PMULL        = (1&lt;&lt;4),
 98     CPU_SHA1         = (1&lt;&lt;5),
 99     CPU_SHA2         = (1&lt;&lt;6),
100     CPU_CRC32        = (1&lt;&lt;7),
101     CPU_LSE          = (1&lt;&lt;8),
102     CPU_STXR_PREFETCH= (1 &lt;&lt; 29),
103     CPU_A53MAC       = (1 &lt;&lt; 30),
104     CPU_DMB_ATOMICS  = (1 &lt;&lt; 31),
105   };
106 
107   static int cpu_family()                     { return _cpu; }
108   static int cpu_model()                      { return _model; }
109   static int cpu_model2()                     { return _model2; }
110   static int cpu_variant()                    { return _variant; }
111   static int cpu_revision()                   { return _revision; }
112   static bool supports_dcpop()                { return _dcpop; }
<span class="line-added">113 </span>
114   static ByteSize dczid_el0_offset() { return byte_offset_of(PsrInfo, dczid_el0); }
<span class="line-added">115 #ifndef _WIN64</span>
116   static ByteSize ctr_el0_offset()   { return byte_offset_of(PsrInfo, ctr_el0); }
<span class="line-added">117 #endif</span>
118   static bool is_zva_enabled() {
119     // Check the DZP bit (bit 4) of dczid_el0 is zero
120     // and block size (bit 0~3) is not zero.
121     return ((_psr_info.dczid_el0 &amp; 0x10) == 0 &amp;&amp;
122             (_psr_info.dczid_el0 &amp; 0xf) != 0);
123   }
124   static int zva_length() {
125     assert(is_zva_enabled(), &quot;ZVA not available&quot;);
126     return 4 &lt;&lt; (_psr_info.dczid_el0 &amp; 0xf);
127   }
128   static int icache_line_size() {
<span class="line-added">129 #ifndef _WIN64</span>
130     return (1 &lt;&lt; (_psr_info.ctr_el0 &amp; 0x0f)) * 4;
<span class="line-added">131 #else</span>
<span class="line-added">132     return os::win32::get_cacheline_size();</span>
<span class="line-added">133 #endif</span>
134   }
135   static int dcache_line_size() {
<span class="line-added">136 #ifndef _WIN64</span>
137     return (1 &lt;&lt; ((_psr_info.ctr_el0 &gt;&gt; 16) &amp; 0x0f)) * 4;
<span class="line-added">138 #else</span>
<span class="line-added">139     return os::win32::get_cacheline_size();</span>
<span class="line-added">140 #endif</span>
141   }
142   static bool supports_fast_class_init_checks() { return true; }
143 };
144 
145 #endif // CPU_AARCH64_VM_VERSION_AARCH64_HPP
</pre>
</td>
</tr>
</table>
<center><a href="vm_version_aarch64.cpp.sdiff.html" target="_top">&lt; prev</a> <a href="..\..\..\..\index.html" target="_top">index</a> <a href="vm_version_ext_aarch64.cpp.sdiff.html" target="_top">next &gt;</a></center>  </body>
</html>