Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Oct 10 01:23:53 2024
| Host         : Roderick running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 17 register/latch pins with no clock driven by root clock pin: sw[0] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: sw[10] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: sw[11] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: sw[12] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: sw[13] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: sw[14] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: sw[15] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: sw[1] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: sw[2] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: sw[3] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: sw[4] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: sw[5] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: sw[6] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: sw[7] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: sw[8] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: sw[9] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: A/u2/newclock_reg/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: A/u3/newclock_reg/Q (HIGH)

 There are 115 register/latch pins with no clock driven by root clock pin: clk6p25m_mod/flex_clk_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: task_4b_mod/clk25m_mod/flex_clk_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: task_4b_mod/s1_input_mod/clk2k_mod/flex_clk_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: task_4b_mod/s2_input_mod/clk2k_mod/flex_clk_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: task_4b_mod/s3_input_mod/clk2k_mod/flex_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 384 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.394        0.000                      0                  585        0.221        0.000                      0                  585        4.500        0.000                       0                   299  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.394        0.000                      0                  585        0.221        0.000                      0                  585        4.500        0.000                       0                   299  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.394ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.221ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.394ns  (required time - arrival time)
  Source:                 task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.027ns  (logic 0.890ns (22.103%)  route 3.137ns (77.897%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.558     5.079    task_4b_mod/s2_input_mod/clk2k_mod/clk_IBUF_BUFG
    SLICE_X50Y29         FDRE                                         r  task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y29         FDRE (Prop_fdre_C_Q)         0.518     5.597 f  task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[11]/Q
                         net (fo=3, routed)           1.264     6.861    task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[11]
    SLICE_X51Y30         LUT6 (Prop_lut6_I1_O)        0.124     6.985 r  task_4b_mod/s2_input_mod/clk2k_mod/COUNT[0]_i_9__0/O
                         net (fo=1, routed)           0.433     7.418    task_4b_mod/s2_input_mod/clk2k_mod/COUNT[0]_i_9__0_n_0
    SLICE_X51Y30         LUT6 (Prop_lut6_I5_O)        0.124     7.542 r  task_4b_mod/s2_input_mod/clk2k_mod/COUNT[0]_i_4__0/O
                         net (fo=1, routed)           0.340     7.881    task_4b_mod/s2_input_mod/clk2k_mod/COUNT[0]_i_4__0_n_0
    SLICE_X51Y29         LUT6 (Prop_lut6_I3_O)        0.124     8.005 r  task_4b_mod/s2_input_mod/clk2k_mod/COUNT[0]_i_1__0/O
                         net (fo=32, routed)          1.100     9.106    task_4b_mod/s2_input_mod/clk2k_mod/COUNT[0]_i_1__0_n_0
    SLICE_X50Y32         FDRE                                         r  task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.444    14.785    task_4b_mod/s2_input_mod/clk2k_mod/clk_IBUF_BUFG
    SLICE_X50Y32         FDRE                                         r  task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[20]/C
                         clock pessimism              0.274    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X50Y32         FDRE (Setup_fdre_C_R)       -0.524    14.500    task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[20]
  -------------------------------------------------------------------
                         required time                         14.500    
                         arrival time                          -9.106    
  -------------------------------------------------------------------
                         slack                                  5.394    

Slack (MET) :             5.394ns  (required time - arrival time)
  Source:                 task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.027ns  (logic 0.890ns (22.103%)  route 3.137ns (77.897%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.558     5.079    task_4b_mod/s2_input_mod/clk2k_mod/clk_IBUF_BUFG
    SLICE_X50Y29         FDRE                                         r  task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y29         FDRE (Prop_fdre_C_Q)         0.518     5.597 f  task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[11]/Q
                         net (fo=3, routed)           1.264     6.861    task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[11]
    SLICE_X51Y30         LUT6 (Prop_lut6_I1_O)        0.124     6.985 r  task_4b_mod/s2_input_mod/clk2k_mod/COUNT[0]_i_9__0/O
                         net (fo=1, routed)           0.433     7.418    task_4b_mod/s2_input_mod/clk2k_mod/COUNT[0]_i_9__0_n_0
    SLICE_X51Y30         LUT6 (Prop_lut6_I5_O)        0.124     7.542 r  task_4b_mod/s2_input_mod/clk2k_mod/COUNT[0]_i_4__0/O
                         net (fo=1, routed)           0.340     7.881    task_4b_mod/s2_input_mod/clk2k_mod/COUNT[0]_i_4__0_n_0
    SLICE_X51Y29         LUT6 (Prop_lut6_I3_O)        0.124     8.005 r  task_4b_mod/s2_input_mod/clk2k_mod/COUNT[0]_i_1__0/O
                         net (fo=32, routed)          1.100     9.106    task_4b_mod/s2_input_mod/clk2k_mod/COUNT[0]_i_1__0_n_0
    SLICE_X50Y32         FDRE                                         r  task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.444    14.785    task_4b_mod/s2_input_mod/clk2k_mod/clk_IBUF_BUFG
    SLICE_X50Y32         FDRE                                         r  task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[21]/C
                         clock pessimism              0.274    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X50Y32         FDRE (Setup_fdre_C_R)       -0.524    14.500    task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[21]
  -------------------------------------------------------------------
                         required time                         14.500    
                         arrival time                          -9.106    
  -------------------------------------------------------------------
                         slack                                  5.394    

Slack (MET) :             5.394ns  (required time - arrival time)
  Source:                 task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.027ns  (logic 0.890ns (22.103%)  route 3.137ns (77.897%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.558     5.079    task_4b_mod/s2_input_mod/clk2k_mod/clk_IBUF_BUFG
    SLICE_X50Y29         FDRE                                         r  task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y29         FDRE (Prop_fdre_C_Q)         0.518     5.597 f  task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[11]/Q
                         net (fo=3, routed)           1.264     6.861    task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[11]
    SLICE_X51Y30         LUT6 (Prop_lut6_I1_O)        0.124     6.985 r  task_4b_mod/s2_input_mod/clk2k_mod/COUNT[0]_i_9__0/O
                         net (fo=1, routed)           0.433     7.418    task_4b_mod/s2_input_mod/clk2k_mod/COUNT[0]_i_9__0_n_0
    SLICE_X51Y30         LUT6 (Prop_lut6_I5_O)        0.124     7.542 r  task_4b_mod/s2_input_mod/clk2k_mod/COUNT[0]_i_4__0/O
                         net (fo=1, routed)           0.340     7.881    task_4b_mod/s2_input_mod/clk2k_mod/COUNT[0]_i_4__0_n_0
    SLICE_X51Y29         LUT6 (Prop_lut6_I3_O)        0.124     8.005 r  task_4b_mod/s2_input_mod/clk2k_mod/COUNT[0]_i_1__0/O
                         net (fo=32, routed)          1.100     9.106    task_4b_mod/s2_input_mod/clk2k_mod/COUNT[0]_i_1__0_n_0
    SLICE_X50Y32         FDRE                                         r  task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.444    14.785    task_4b_mod/s2_input_mod/clk2k_mod/clk_IBUF_BUFG
    SLICE_X50Y32         FDRE                                         r  task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[22]/C
                         clock pessimism              0.274    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X50Y32         FDRE (Setup_fdre_C_R)       -0.524    14.500    task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[22]
  -------------------------------------------------------------------
                         required time                         14.500    
                         arrival time                          -9.106    
  -------------------------------------------------------------------
                         slack                                  5.394    

Slack (MET) :             5.394ns  (required time - arrival time)
  Source:                 task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.027ns  (logic 0.890ns (22.103%)  route 3.137ns (77.897%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.558     5.079    task_4b_mod/s2_input_mod/clk2k_mod/clk_IBUF_BUFG
    SLICE_X50Y29         FDRE                                         r  task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y29         FDRE (Prop_fdre_C_Q)         0.518     5.597 f  task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[11]/Q
                         net (fo=3, routed)           1.264     6.861    task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[11]
    SLICE_X51Y30         LUT6 (Prop_lut6_I1_O)        0.124     6.985 r  task_4b_mod/s2_input_mod/clk2k_mod/COUNT[0]_i_9__0/O
                         net (fo=1, routed)           0.433     7.418    task_4b_mod/s2_input_mod/clk2k_mod/COUNT[0]_i_9__0_n_0
    SLICE_X51Y30         LUT6 (Prop_lut6_I5_O)        0.124     7.542 r  task_4b_mod/s2_input_mod/clk2k_mod/COUNT[0]_i_4__0/O
                         net (fo=1, routed)           0.340     7.881    task_4b_mod/s2_input_mod/clk2k_mod/COUNT[0]_i_4__0_n_0
    SLICE_X51Y29         LUT6 (Prop_lut6_I3_O)        0.124     8.005 r  task_4b_mod/s2_input_mod/clk2k_mod/COUNT[0]_i_1__0/O
                         net (fo=32, routed)          1.100     9.106    task_4b_mod/s2_input_mod/clk2k_mod/COUNT[0]_i_1__0_n_0
    SLICE_X50Y32         FDRE                                         r  task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.444    14.785    task_4b_mod/s2_input_mod/clk2k_mod/clk_IBUF_BUFG
    SLICE_X50Y32         FDRE                                         r  task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[23]/C
                         clock pessimism              0.274    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X50Y32         FDRE (Setup_fdre_C_R)       -0.524    14.500    task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[23]
  -------------------------------------------------------------------
                         required time                         14.500    
                         arrival time                          -9.106    
  -------------------------------------------------------------------
                         slack                                  5.394    

Slack (MET) :             5.427ns  (required time - arrival time)
  Source:                 clk1Hz_mod/COUNT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1Hz_mod/COUNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.919ns  (logic 1.454ns (37.097%)  route 2.465ns (62.903%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.554     5.075    clk1Hz_mod/clk_IBUF_BUFG
    SLICE_X33Y18         FDRE                                         r  clk1Hz_mod/COUNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y18         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  clk1Hz_mod/COUNT_reg[2]/Q
                         net (fo=3, routed)           1.102     6.633    clk1Hz_mod/COUNT_reg[2]
    SLICE_X32Y22         LUT3 (Prop_lut3_I0_O)        0.124     6.757 r  clk1Hz_mod/COUNT0_carry_i_4__1/O
                         net (fo=1, routed)           0.000     6.757    clk1Hz_mod/COUNT0_carry_i_4__1_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.289 r  clk1Hz_mod/COUNT0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.289    clk1Hz_mod/COUNT0_carry_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.403 r  clk1Hz_mod/COUNT0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.403    clk1Hz_mod/COUNT0_carry__0_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.631 r  clk1Hz_mod/COUNT0_carry__1/CO[2]
                         net (fo=32, routed)          1.363     8.995    clk1Hz_mod/clear
    SLICE_X33Y18         FDRE                                         r  clk1Hz_mod/COUNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.435    14.776    clk1Hz_mod/clk_IBUF_BUFG
    SLICE_X33Y18         FDRE                                         r  clk1Hz_mod/COUNT_reg[0]/C
                         clock pessimism              0.299    15.075    
                         clock uncertainty           -0.035    15.040    
    SLICE_X33Y18         FDRE (Setup_fdre_C_R)       -0.618    14.422    clk1Hz_mod/COUNT_reg[0]
  -------------------------------------------------------------------
                         required time                         14.422    
                         arrival time                          -8.995    
  -------------------------------------------------------------------
                         slack                                  5.427    

Slack (MET) :             5.427ns  (required time - arrival time)
  Source:                 clk1Hz_mod/COUNT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1Hz_mod/COUNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.919ns  (logic 1.454ns (37.097%)  route 2.465ns (62.903%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.554     5.075    clk1Hz_mod/clk_IBUF_BUFG
    SLICE_X33Y18         FDRE                                         r  clk1Hz_mod/COUNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y18         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  clk1Hz_mod/COUNT_reg[2]/Q
                         net (fo=3, routed)           1.102     6.633    clk1Hz_mod/COUNT_reg[2]
    SLICE_X32Y22         LUT3 (Prop_lut3_I0_O)        0.124     6.757 r  clk1Hz_mod/COUNT0_carry_i_4__1/O
                         net (fo=1, routed)           0.000     6.757    clk1Hz_mod/COUNT0_carry_i_4__1_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.289 r  clk1Hz_mod/COUNT0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.289    clk1Hz_mod/COUNT0_carry_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.403 r  clk1Hz_mod/COUNT0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.403    clk1Hz_mod/COUNT0_carry__0_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.631 r  clk1Hz_mod/COUNT0_carry__1/CO[2]
                         net (fo=32, routed)          1.363     8.995    clk1Hz_mod/clear
    SLICE_X33Y18         FDRE                                         r  clk1Hz_mod/COUNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.435    14.776    clk1Hz_mod/clk_IBUF_BUFG
    SLICE_X33Y18         FDRE                                         r  clk1Hz_mod/COUNT_reg[1]/C
                         clock pessimism              0.299    15.075    
                         clock uncertainty           -0.035    15.040    
    SLICE_X33Y18         FDRE (Setup_fdre_C_R)       -0.618    14.422    clk1Hz_mod/COUNT_reg[1]
  -------------------------------------------------------------------
                         required time                         14.422    
                         arrival time                          -8.995    
  -------------------------------------------------------------------
                         slack                                  5.427    

Slack (MET) :             5.427ns  (required time - arrival time)
  Source:                 clk1Hz_mod/COUNT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1Hz_mod/COUNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.919ns  (logic 1.454ns (37.097%)  route 2.465ns (62.903%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.554     5.075    clk1Hz_mod/clk_IBUF_BUFG
    SLICE_X33Y18         FDRE                                         r  clk1Hz_mod/COUNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y18         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  clk1Hz_mod/COUNT_reg[2]/Q
                         net (fo=3, routed)           1.102     6.633    clk1Hz_mod/COUNT_reg[2]
    SLICE_X32Y22         LUT3 (Prop_lut3_I0_O)        0.124     6.757 r  clk1Hz_mod/COUNT0_carry_i_4__1/O
                         net (fo=1, routed)           0.000     6.757    clk1Hz_mod/COUNT0_carry_i_4__1_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.289 r  clk1Hz_mod/COUNT0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.289    clk1Hz_mod/COUNT0_carry_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.403 r  clk1Hz_mod/COUNT0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.403    clk1Hz_mod/COUNT0_carry__0_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.631 r  clk1Hz_mod/COUNT0_carry__1/CO[2]
                         net (fo=32, routed)          1.363     8.995    clk1Hz_mod/clear
    SLICE_X33Y18         FDRE                                         r  clk1Hz_mod/COUNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.435    14.776    clk1Hz_mod/clk_IBUF_BUFG
    SLICE_X33Y18         FDRE                                         r  clk1Hz_mod/COUNT_reg[2]/C
                         clock pessimism              0.299    15.075    
                         clock uncertainty           -0.035    15.040    
    SLICE_X33Y18         FDRE (Setup_fdre_C_R)       -0.618    14.422    clk1Hz_mod/COUNT_reg[2]
  -------------------------------------------------------------------
                         required time                         14.422    
                         arrival time                          -8.995    
  -------------------------------------------------------------------
                         slack                                  5.427    

Slack (MET) :             5.427ns  (required time - arrival time)
  Source:                 clk1Hz_mod/COUNT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1Hz_mod/COUNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.919ns  (logic 1.454ns (37.097%)  route 2.465ns (62.903%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.554     5.075    clk1Hz_mod/clk_IBUF_BUFG
    SLICE_X33Y18         FDRE                                         r  clk1Hz_mod/COUNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y18         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  clk1Hz_mod/COUNT_reg[2]/Q
                         net (fo=3, routed)           1.102     6.633    clk1Hz_mod/COUNT_reg[2]
    SLICE_X32Y22         LUT3 (Prop_lut3_I0_O)        0.124     6.757 r  clk1Hz_mod/COUNT0_carry_i_4__1/O
                         net (fo=1, routed)           0.000     6.757    clk1Hz_mod/COUNT0_carry_i_4__1_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.289 r  clk1Hz_mod/COUNT0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.289    clk1Hz_mod/COUNT0_carry_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.403 r  clk1Hz_mod/COUNT0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.403    clk1Hz_mod/COUNT0_carry__0_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.631 r  clk1Hz_mod/COUNT0_carry__1/CO[2]
                         net (fo=32, routed)          1.363     8.995    clk1Hz_mod/clear
    SLICE_X33Y18         FDRE                                         r  clk1Hz_mod/COUNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.435    14.776    clk1Hz_mod/clk_IBUF_BUFG
    SLICE_X33Y18         FDRE                                         r  clk1Hz_mod/COUNT_reg[3]/C
                         clock pessimism              0.299    15.075    
                         clock uncertainty           -0.035    15.040    
    SLICE_X33Y18         FDRE (Setup_fdre_C_R)       -0.618    14.422    clk1Hz_mod/COUNT_reg[3]
  -------------------------------------------------------------------
                         required time                         14.422    
                         arrival time                          -8.995    
  -------------------------------------------------------------------
                         slack                                  5.427    

Slack (MET) :             5.448ns  (required time - arrival time)
  Source:                 A/u3/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/u3/count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.058ns  (logic 0.704ns (17.349%)  route 3.354ns (82.651%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.545     5.066    A/u3/clk_IBUF_BUFG
    SLICE_X37Y24         FDRE                                         r  A/u3/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y24         FDRE (Prop_fdre_C_Q)         0.456     5.522 f  A/u3/count_reg[3]/Q
                         net (fo=3, routed)           0.865     6.387    A/u3/count_reg[3]
    SLICE_X36Y25         LUT6 (Prop_lut6_I3_O)        0.124     6.511 r  A/u3/count[0]_i_3/O
                         net (fo=1, routed)           0.965     7.476    A/u3/count[0]_i_3_n_0
    SLICE_X36Y26         LUT6 (Prop_lut6_I2_O)        0.124     7.600 r  A/u3/count[0]_i_1/O
                         net (fo=32, routed)          1.524     9.124    A/u3/count[0]_i_1_n_0
    SLICE_X37Y31         FDRE                                         r  A/u3/count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.435    14.776    A/u3/clk_IBUF_BUFG
    SLICE_X37Y31         FDRE                                         r  A/u3/count_reg[28]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X37Y31         FDRE (Setup_fdre_C_R)       -0.429    14.572    A/u3/count_reg[28]
  -------------------------------------------------------------------
                         required time                         14.572    
                         arrival time                          -9.124    
  -------------------------------------------------------------------
                         slack                                  5.448    

Slack (MET) :             5.448ns  (required time - arrival time)
  Source:                 A/u3/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/u3/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.058ns  (logic 0.704ns (17.349%)  route 3.354ns (82.651%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.545     5.066    A/u3/clk_IBUF_BUFG
    SLICE_X37Y24         FDRE                                         r  A/u3/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y24         FDRE (Prop_fdre_C_Q)         0.456     5.522 f  A/u3/count_reg[3]/Q
                         net (fo=3, routed)           0.865     6.387    A/u3/count_reg[3]
    SLICE_X36Y25         LUT6 (Prop_lut6_I3_O)        0.124     6.511 r  A/u3/count[0]_i_3/O
                         net (fo=1, routed)           0.965     7.476    A/u3/count[0]_i_3_n_0
    SLICE_X36Y26         LUT6 (Prop_lut6_I2_O)        0.124     7.600 r  A/u3/count[0]_i_1/O
                         net (fo=32, routed)          1.524     9.124    A/u3/count[0]_i_1_n_0
    SLICE_X37Y31         FDRE                                         r  A/u3/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         1.435    14.776    A/u3/clk_IBUF_BUFG
    SLICE_X37Y31         FDRE                                         r  A/u3/count_reg[29]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X37Y31         FDRE (Setup_fdre_C_R)       -0.429    14.572    A/u3/count_reg[29]
  -------------------------------------------------------------------
                         required time                         14.572    
                         arrival time                          -9.124    
  -------------------------------------------------------------------
                         slack                                  5.448    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 task_4b_mod/clk25m_mod/COUNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_4b_mod/clk25m_mod/flex_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.152%)  route 0.171ns (47.848%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.553     1.436    task_4b_mod/clk25m_mod/clk_IBUF_BUFG
    SLICE_X43Y28         FDRE                                         r  task_4b_mod/clk25m_mod/COUNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  task_4b_mod/clk25m_mod/COUNT_reg[0]/Q
                         net (fo=3, routed)           0.171     1.748    task_4b_mod/clk25m_mod/COUNT_reg[0]
    SLICE_X42Y30         LUT6 (Prop_lut6_I3_O)        0.045     1.793 r  task_4b_mod/clk25m_mod/flex_clk_i_1__5/O
                         net (fo=1, routed)           0.000     1.793    task_4b_mod/clk25m_mod/flex_clk_i_1__5_n_0
    SLICE_X42Y30         FDRE                                         r  task_4b_mod/clk25m_mod/flex_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.823     1.950    task_4b_mod/clk25m_mod/clk_IBUF_BUFG
    SLICE_X42Y30         FDRE                                         r  task_4b_mod/clk25m_mod/flex_clk_reg/C
                         clock pessimism             -0.498     1.452    
    SLICE_X42Y30         FDRE (Hold_fdre_C_D)         0.120     1.572    task_4b_mod/clk25m_mod/flex_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 A/u2/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/u2/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.555     1.438    A/u2/clk_IBUF_BUFG
    SLICE_X39Y30         FDRE                                         r  A/u2/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y30         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  A/u2/count_reg[23]/Q
                         net (fo=2, routed)           0.117     1.696    A/u2/count_reg[23]
    SLICE_X39Y30         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.804 r  A/u2/count_reg[20]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.804    A/u2/count_reg[20]_i_1__0_n_4
    SLICE_X39Y30         FDRE                                         r  A/u2/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.822     1.949    A/u2/clk_IBUF_BUFG
    SLICE_X39Y30         FDRE                                         r  A/u2/count_reg[23]/C
                         clock pessimism             -0.511     1.438    
    SLICE_X39Y30         FDRE (Hold_fdre_C_D)         0.105     1.543    A/u2/count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 A/u2/count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/u2/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.557     1.440    A/u2/clk_IBUF_BUFG
    SLICE_X39Y32         FDRE                                         r  A/u2/count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y32         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  A/u2/count_reg[31]/Q
                         net (fo=2, routed)           0.117     1.698    A/u2/count_reg[31]
    SLICE_X39Y32         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.806 r  A/u2/count_reg[28]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.806    A/u2/count_reg[28]_i_1__0_n_4
    SLICE_X39Y32         FDRE                                         r  A/u2/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.824     1.951    A/u2/clk_IBUF_BUFG
    SLICE_X39Y32         FDRE                                         r  A/u2/count_reg[31]/C
                         clock pessimism             -0.511     1.440    
    SLICE_X39Y32         FDRE (Hold_fdre_C_D)         0.105     1.545    A/u2/count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 A/u2/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/u2/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.553     1.436    A/u2/clk_IBUF_BUFG
    SLICE_X39Y27         FDRE                                         r  A/u2/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y27         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  A/u2/count_reg[11]/Q
                         net (fo=2, routed)           0.117     1.694    A/u2/count_reg[11]
    SLICE_X39Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.802 r  A/u2/count_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.802    A/u2/count_reg[8]_i_1__0_n_4
    SLICE_X39Y27         FDRE                                         r  A/u2/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.819     1.946    A/u2/clk_IBUF_BUFG
    SLICE_X39Y27         FDRE                                         r  A/u2/count_reg[11]/C
                         clock pessimism             -0.510     1.436    
    SLICE_X39Y27         FDRE (Hold_fdre_C_D)         0.105     1.541    A/u2/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 A/u2/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/u2/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.551     1.434    A/u2/clk_IBUF_BUFG
    SLICE_X39Y26         FDRE                                         r  A/u2/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y26         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  A/u2/count_reg[7]/Q
                         net (fo=2, routed)           0.117     1.692    A/u2/count_reg[7]
    SLICE_X39Y26         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.800 r  A/u2/count_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.800    A/u2/count_reg[4]_i_1__0_n_4
    SLICE_X39Y26         FDRE                                         r  A/u2/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.817     1.944    A/u2/clk_IBUF_BUFG
    SLICE_X39Y26         FDRE                                         r  A/u2/count_reg[7]/C
                         clock pessimism             -0.510     1.434    
    SLICE_X39Y26         FDRE (Hold_fdre_C_D)         0.105     1.539    A/u2/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 task_4b_mod/clk25m_mod/COUNT_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_4b_mod/clk25m_mod/COUNT_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.555     1.438    task_4b_mod/clk25m_mod/clk_IBUF_BUFG
    SLICE_X43Y30         FDRE                                         r  task_4b_mod/clk25m_mod/COUNT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y30         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  task_4b_mod/clk25m_mod/COUNT_reg[11]/Q
                         net (fo=2, routed)           0.117     1.696    task_4b_mod/clk25m_mod/COUNT_reg[11]
    SLICE_X43Y30         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.804 r  task_4b_mod/clk25m_mod/COUNT_reg[8]_i_1__5/O[3]
                         net (fo=1, routed)           0.000     1.804    task_4b_mod/clk25m_mod/COUNT_reg[8]_i_1__5_n_4
    SLICE_X43Y30         FDRE                                         r  task_4b_mod/clk25m_mod/COUNT_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.823     1.950    task_4b_mod/clk25m_mod/clk_IBUF_BUFG
    SLICE_X43Y30         FDRE                                         r  task_4b_mod/clk25m_mod/COUNT_reg[11]/C
                         clock pessimism             -0.512     1.438    
    SLICE_X43Y30         FDRE (Hold_fdre_C_D)         0.105     1.543    task_4b_mod/clk25m_mod/COUNT_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 task_4b_mod/clk25m_mod/COUNT_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_4b_mod/clk25m_mod/COUNT_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.557     1.440    task_4b_mod/clk25m_mod/clk_IBUF_BUFG
    SLICE_X43Y32         FDRE                                         r  task_4b_mod/clk25m_mod/COUNT_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y32         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  task_4b_mod/clk25m_mod/COUNT_reg[19]/Q
                         net (fo=2, routed)           0.117     1.698    task_4b_mod/clk25m_mod/COUNT_reg[19]
    SLICE_X43Y32         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.806 r  task_4b_mod/clk25m_mod/COUNT_reg[16]_i_1__5/O[3]
                         net (fo=1, routed)           0.000     1.806    task_4b_mod/clk25m_mod/COUNT_reg[16]_i_1__5_n_4
    SLICE_X43Y32         FDRE                                         r  task_4b_mod/clk25m_mod/COUNT_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.825     1.952    task_4b_mod/clk25m_mod/clk_IBUF_BUFG
    SLICE_X43Y32         FDRE                                         r  task_4b_mod/clk25m_mod/COUNT_reg[19]/C
                         clock pessimism             -0.512     1.440    
    SLICE_X43Y32         FDRE (Hold_fdre_C_D)         0.105     1.545    task_4b_mod/clk25m_mod/COUNT_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 task_4b_mod/clk25m_mod/COUNT_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_4b_mod/clk25m_mod/COUNT_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.558     1.441    task_4b_mod/clk25m_mod/clk_IBUF_BUFG
    SLICE_X43Y33         FDRE                                         r  task_4b_mod/clk25m_mod/COUNT_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  task_4b_mod/clk25m_mod/COUNT_reg[23]/Q
                         net (fo=2, routed)           0.117     1.699    task_4b_mod/clk25m_mod/COUNT_reg[23]
    SLICE_X43Y33         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.807 r  task_4b_mod/clk25m_mod/COUNT_reg[20]_i_1__5/O[3]
                         net (fo=1, routed)           0.000     1.807    task_4b_mod/clk25m_mod/COUNT_reg[20]_i_1__5_n_4
    SLICE_X43Y33         FDRE                                         r  task_4b_mod/clk25m_mod/COUNT_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.826     1.953    task_4b_mod/clk25m_mod/clk_IBUF_BUFG
    SLICE_X43Y33         FDRE                                         r  task_4b_mod/clk25m_mod/COUNT_reg[23]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X43Y33         FDRE (Hold_fdre_C_D)         0.105     1.546    task_4b_mod/clk25m_mod/COUNT_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 task_4b_mod/clk25m_mod/COUNT_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_4b_mod/clk25m_mod/COUNT_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.554     1.437    task_4b_mod/clk25m_mod/clk_IBUF_BUFG
    SLICE_X43Y29         FDRE                                         r  task_4b_mod/clk25m_mod/COUNT_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  task_4b_mod/clk25m_mod/COUNT_reg[7]/Q
                         net (fo=2, routed)           0.117     1.695    task_4b_mod/clk25m_mod/COUNT_reg[7]
    SLICE_X43Y29         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.803 r  task_4b_mod/clk25m_mod/COUNT_reg[4]_i_1__5/O[3]
                         net (fo=1, routed)           0.000     1.803    task_4b_mod/clk25m_mod/COUNT_reg[4]_i_1__5_n_4
    SLICE_X43Y29         FDRE                                         r  task_4b_mod/clk25m_mod/COUNT_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.822     1.949    task_4b_mod/clk25m_mod/clk_IBUF_BUFG
    SLICE_X43Y29         FDRE                                         r  task_4b_mod/clk25m_mod/COUNT_reg[7]/C
                         clock pessimism             -0.512     1.437    
    SLICE_X43Y29         FDRE (Hold_fdre_C_D)         0.105     1.542    task_4b_mod/clk25m_mod/COUNT_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 A/u2/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/u2/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.554     1.437    A/u2/clk_IBUF_BUFG
    SLICE_X39Y29         FDRE                                         r  A/u2/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y29         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  A/u2/count_reg[19]/Q
                         net (fo=2, routed)           0.117     1.695    A/u2/count_reg[19]
    SLICE_X39Y29         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.803 r  A/u2/count_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.803    A/u2/count_reg[16]_i_1__0_n_4
    SLICE_X39Y29         FDRE                                         r  A/u2/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=298, routed)         0.821     1.948    A/u2/clk_IBUF_BUFG
    SLICE_X39Y29         FDRE                                         r  A/u2/count_reg[19]/C
                         clock pessimism             -0.511     1.437    
    SLICE_X39Y29         FDRE (Hold_fdre_C_D)         0.105     1.542    A/u2/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.261    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y33   task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[21]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y33   task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[22]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y33   task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[23]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y34   task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[24]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y34   task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[25]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y34   task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[26]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y34   task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[27]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y35   task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[28]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y35   task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[29]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y34   task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[28]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y34   task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[29]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y34   task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[30]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y34   task_4b_mod/s2_input_mod/clk2k_mod/COUNT_reg[31]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y43   clk6p25m_mod/COUNT_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y43   clk6p25m_mod/COUNT_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y43   clk6p25m_mod/COUNT_reg[26]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y43   clk6p25m_mod/COUNT_reg[27]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y44   clk6p25m_mod/COUNT_reg[28]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y44   clk6p25m_mod/COUNT_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y33   task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y33   task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y33   task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y34   task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[24]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y34   task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y34   task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[25]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y34   task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y34   task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[26]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y34   task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y34   task_4b_mod/s1_input_mod/clk2k_mod/COUNT_reg[27]/C



