<profile>

<section name = "Vivado HLS Report for 'memcachedPipeline_accessControl'" level="0">
<item name = "Date">Wed Oct 21 12:18:53 2020
</item>
<item name = "Version">2015.1 (Build 1215546 on Mon Apr 27 19:24:50 PM 2015)</item>
<item name = "Project">memcachedPipeline_prj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">kintexu</item>
<item name = "Target device">xcku040-ffva1156-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="default">6.66, 7.54, 0.83</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">1, 1, 1, 1, function</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="Expression">-, -, 0, 236</column>
<column name="FIFO">0, -, 7, 20</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 661</column>
<column name="Register">-, -, 924, -</column>
<specialColumn name="Available">1200, 1920, 484800, 242400</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
<column name="filterSeq_V_V_filterSeq_V_V_fifo_U">0, 7, 20, 16, 2, 32</column>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="grp_fu_491_p2">+, 0, 0, 8, 8, 1</column>
<column name="grp_fu_510_p2">+, 0, 0, 8, 8, 2</column>
<column name="tmp_55_fu_1203_p2">+, 0, 0, 8, 8, 1</column>
<column name="tmp_56_fu_1223_p2">+, 0, 0, 4, 4, 1</column>
<column name="grp_fu_496_p3">Select, 0, 0, 8, 1, 1</column>
<column name="p_tmp_2_fu_1209_p3">Select, 0, 0, 8, 1, 1</column>
<column name="storemerge6_fu_1245_p3">Select, 0, 0, 3, 1, 2</column>
<column name="storemerge7_fu_1397_p3">Select, 0, 0, 3, 1, 3</column>
<column name="ap_sig_bdd_254">and, 0, 0, 1, 1, 1</column>
<column name="ap_sig_bdd_5594">and, 0, 0, 1, 1, 1</column>
<column name="ap_sig_bdd_7939">and, 0, 0, 1, 1, 1</column>
<column name="ap_sig_bdd_7940">and, 0, 0, 1, 1, 1</column>
<column name="grp_fu_542_p2">and, 0, 0, 1, 1, 1</column>
<column name="grp_fu_557_p2">and, 0, 0, 1, 1, 1</column>
<column name="grp_fu_572_p2">and, 0, 0, 1, 1, 1</column>
<column name="grp_fu_587_p2">and, 0, 0, 1, 1, 1</column>
<column name="grp_fu_602_p2">and, 0, 0, 1, 1, 1</column>
<column name="grp_fu_617_p2">and, 0, 0, 1, 1, 1</column>
<column name="grp_fu_632_p2">and, 0, 0, 1, 1, 1</column>
<column name="grp_fu_647_p2">and, 0, 0, 1, 1, 1</column>
<column name="or_cond1_fu_995_p2">and, 0, 0, 1, 1, 1</column>
<column name="or_cond2_fu_1001_p2">and, 0, 0, 1, 1, 1</column>
<column name="or_cond3_fu_965_p2">and, 0, 0, 1, 1, 1</column>
<column name="or_cond4_fu_1007_p2">and, 0, 0, 1, 1, 1</column>
<column name="or_cond5_fu_971_p2">and, 0, 0, 1, 1, 1</column>
<column name="or_cond7_fu_977_p2">and, 0, 0, 1, 1, 1</column>
<column name="or_cond9_fu_983_p2">and, 0, 0, 1, 1, 1</column>
<column name="or_cond_fu_989_p2">and, 0, 0, 1, 1, 1</column>
<column name="sel_tmp1_fu_1271_p2">and, 0, 0, 1, 1, 1</column>
<column name="sel_tmp2_fu_1331_p2">and, 0, 0, 1, 1, 1</column>
<column name="sel_tmp3_fu_1283_p2">and, 0, 0, 1, 1, 1</column>
<column name="sel_tmp4_fu_1343_p2">and, 0, 0, 1, 1, 1</column>
<column name="sel_tmp5_fu_1295_p2">and, 0, 0, 1, 1, 1</column>
<column name="sel_tmp7_fu_1307_p2">and, 0, 0, 1, 1, 1</column>
<column name="sel_tmp9_fu_1319_p2">and, 0, 0, 1, 1, 1</column>
<column name="sel_tmp_fu_1259_p2">and, 0, 0, 1, 1, 1</column>
<column name="tmp17_fu_1253_p2">and, 0, 0, 1, 1, 1</column>
<column name="tmp19_fu_1265_p2">and, 0, 0, 1, 1, 1</column>
<column name="tmp21_fu_1277_p2">and, 0, 0, 1, 1, 1</column>
<column name="tmp23_fu_1289_p2">and, 0, 0, 1, 1, 1</column>
<column name="tmp25_fu_1301_p2">and, 0, 0, 1, 1, 1</column>
<column name="tmp27_fu_1313_p2">and, 0, 0, 1, 1, 1</column>
<column name="tmp29_fu_1325_p2">and, 0, 0, 1, 1, 1</column>
<column name="tmp31_fu_1337_p2">and, 0, 0, 1, 1, 1</column>
<column name="grp_fu_486_p2">icmp, 0, 0, 3, 8, 3</column>
<column name="grp_fu_533_p2">icmp, 0, 0, 11, 32, 32</column>
<column name="grp_fu_537_p2">icmp, 0, 0, 3, 8, 1</column>
<column name="grp_fu_548_p2">icmp, 0, 0, 11, 32, 32</column>
<column name="grp_fu_552_p2">icmp, 0, 0, 3, 8, 1</column>
<column name="grp_fu_563_p2">icmp, 0, 0, 11, 32, 32</column>
<column name="grp_fu_567_p2">icmp, 0, 0, 3, 8, 1</column>
<column name="grp_fu_578_p2">icmp, 0, 0, 11, 32, 32</column>
<column name="grp_fu_582_p2">icmp, 0, 0, 3, 8, 1</column>
<column name="grp_fu_593_p2">icmp, 0, 0, 11, 32, 32</column>
<column name="grp_fu_597_p2">icmp, 0, 0, 3, 8, 1</column>
<column name="grp_fu_608_p2">icmp, 0, 0, 11, 32, 32</column>
<column name="grp_fu_612_p2">icmp, 0, 0, 3, 8, 1</column>
<column name="grp_fu_623_p2">icmp, 0, 0, 11, 32, 32</column>
<column name="grp_fu_627_p2">icmp, 0, 0, 3, 8, 1</column>
<column name="grp_fu_638_p2">icmp, 0, 0, 11, 32, 32</column>
<column name="grp_fu_642_p2">icmp, 0, 0, 3, 8, 1</column>
<column name="grp_fu_653_p2">icmp, 0, 0, 3, 8, 4</column>
<column name="grp_fu_752_p2">icmp, 0, 0, 2, 2, 3</column>
<column name="icmp_fu_1039_p2">icmp, 0, 0, 2, 5, 1</column>
<column name="tmp_27_fu_927_p2">icmp, 0, 0, 3, 8, 1</column>
<column name="tmp_28_fu_933_p2">icmp, 0, 0, 1, 2, 1</column>
<column name="tmp_29_fu_939_p2">icmp, 0, 0, 1, 2, 1</column>
<column name="tmp_54_fu_1197_p2">icmp, 0, 0, 3, 8, 3</column>
<column name="tmp_79_fu_1439_p2">icmp, 0, 0, 3, 8, 4</column>
<column name="tmp_80_fu_1445_p2">icmp, 0, 0, 3, 8, 3</column>
<column name="ap_sig_bdd_131">or, 0, 0, 1, 1, 1</column>
<column name="ap_sig_bdd_152">or, 0, 0, 1, 1, 1</column>
<column name="ap_sig_bdd_167">or, 0, 0, 1, 1, 1</column>
<column name="ap_sig_bdd_241">or, 0, 0, 1, 1, 1</column>
<column name="ap_sig_bdd_5627">or, 0, 0, 1, 1, 1</column>
<column name="sel_tmp6_fu_1391_p2">or, 0, 0, 1, 1, 1</column>
<column name="tmp33_fu_1361_p2">or, 0, 0, 1, 1, 1</column>
<column name="tmp34_fu_1349_p2">or, 0, 0, 1, 1, 1</column>
<column name="tmp35_fu_1355_p2">or, 0, 0, 1, 1, 1</column>
<column name="tmp36_fu_1385_p2">or, 0, 0, 1, 1, 1</column>
<column name="tmp37_fu_1367_p2">or, 0, 0, 1, 1, 1</column>
<column name="tmp38_fu_1379_p2">or, 0, 0, 1, 1, 1</column>
<column name="tmp39_fu_1373_p2">or, 0, 0, 1, 1, 1</column>
<column name="tmp_81_fu_1451_p2">or, 0, 0, 1, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="accCtrl2demux_V_din">256, 3, 256, 768</column>
<column name="accState">6, 8, 3, 24</column>
<column name="accessCtrl_filterEntries_addre">32, 2, 32, 64</column>
<column name="accessCtrl_filterEntries_addre_1">32, 2, 32, 64</column>
<column name="accessCtrl_filterEntries_addre_2">32, 2, 32, 64</column>
<column name="accessCtrl_filterEntries_addre_3">32, 2, 32, 64</column>
<column name="accessCtrl_filterEntries_addre_4">32, 2, 32, 64</column>
<column name="accessCtrl_filterEntries_addre_5">32, 2, 32, 64</column>
<column name="accessCtrl_filterEntries_addre_6">32, 2, 32, 64</column>
<column name="accessCtrl_filterEntries_addre_7">32, 2, 32, 64</column>
<column name="accessCtrl_level">8, 2, 8, 16</column>
<column name="ap_NS_fsm1">2, 3, 2, 6</column>
<column name="inputWord_metadata_V">124, 2, 124, 248</column>
<column name="storemerge4_phi_fu_370_p4">2, 3, 2, 6</column>
<column name="storemerge5_phi_fu_381_p4">3, 3, 3, 9</column>
<column name="storemerge_phi_fu_359_p4">2, 3, 2, 6</column>
<column name="streamToPop_V">2, 3, 2, 6</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="accState">3, 0, 3, 0</column>
<column name="accState_load_reg_1545">3, 0, 3, 0</column>
<column name="accessCtrl_filterEntries_addre">32, 0, 32, 0</column>
<column name="accessCtrl_filterEntries_addre_1">32, 0, 32, 0</column>
<column name="accessCtrl_filterEntries_addre_2">32, 0, 32, 0</column>
<column name="accessCtrl_filterEntries_addre_3">32, 0, 32, 0</column>
<column name="accessCtrl_filterEntries_addre_4">32, 0, 32, 0</column>
<column name="accessCtrl_filterEntries_addre_5">32, 0, 32, 0</column>
<column name="accessCtrl_filterEntries_addre_6">32, 0, 32, 0</column>
<column name="accessCtrl_filterEntries_addre_7">32, 0, 32, 0</column>
<column name="accessCtrl_filterEntries_opera">8, 0, 8, 0</column>
<column name="accessCtrl_filterEntries_opera_1">8, 0, 8, 0</column>
<column name="accessCtrl_filterEntries_opera_2">8, 0, 8, 0</column>
<column name="accessCtrl_filterEntries_opera_3">8, 0, 8, 0</column>
<column name="accessCtrl_filterEntries_opera_4">8, 0, 8, 0</column>
<column name="accessCtrl_filterEntries_opera_5">8, 0, 8, 0</column>
<column name="accessCtrl_filterEntries_opera_6">8, 0, 8, 0</column>
<column name="accessCtrl_filterEntries_opera_7">8, 0, 8, 0</column>
<column name="accessCtrl_filterEntries_statu">1, 0, 1, 0</column>
<column name="accessCtrl_filterEntries_statu_1">1, 0, 1, 0</column>
<column name="accessCtrl_filterEntries_statu_2">1, 0, 1, 0</column>
<column name="accessCtrl_filterEntries_statu_3">1, 0, 1, 0</column>
<column name="accessCtrl_filterEntries_statu_4">1, 0, 1, 0</column>
<column name="accessCtrl_filterEntries_statu_5">1, 0, 1, 0</column>
<column name="accessCtrl_filterEntries_statu_6">1, 0, 1, 0</column>
<column name="accessCtrl_filterEntries_statu_7">1, 0, 1, 0</column>
<column name="accessCtrl_level">8, 0, 8, 0</column>
<column name="accessCtrl_rdPtr">8, 0, 8, 0</column>
<column name="accessCtrl_wrPtr">8, 0, 8, 0</column>
<column name="ap_CS_fsm0">1, 0, 1, 0</column>
<column name="ap_CS_fsm1">2, 0, 2, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="inputWord_EOP_V">1, 0, 1, 0</column>
<column name="inputWord_SOP_V">1, 0, 1, 0</column>
<column name="inputWord_keyValid_V">1, 0, 1, 0</column>
<column name="inputWord_key_V">64, 0, 64, 0</column>
<column name="inputWord_metadata_V">124, 0, 124, 0</column>
<column name="inputWord_valueValid_V">1, 0, 1, 0</column>
<column name="inputWord_value_V">64, 0, 64, 0</column>
<column name="pushWord_address_V">32, 0, 32, 0</column>
<column name="pushWord_operation_V">8, 0, 8, 0</column>
<column name="reg_769">256, 0, 256, 0</column>
<column name="streamToPop_V">2, 0, 2, 0</column>
<column name="tmp_21_reg_1671">1, 0, 1, 0</column>
<column name="tmp_22_reg_1675">1, 0, 1, 0</column>
<column name="tmp_24_reg_1679">1, 0, 1, 0</column>
<column name="tmp_28_reg_1581">1, 0, 1, 0</column>
<column name="tmp_29_reg_1585">1, 0, 1, 0</column>
<column name="tmp_76_reg_1683">1, 0, 1, 0</column>
<column name="tmp_81_reg_1687">1, 0, 1, 0</column>
<column name="tmp_reg_1667">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_none, memcachedPipeline_accessControl, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_none, memcachedPipeline_accessControl, return value</column>
<column name="ap_start">in, 1, ap_ctrl_none, memcachedPipeline_accessControl, return value</column>
<column name="ap_done">out, 1, ap_ctrl_none, memcachedPipeline_accessControl, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_none, memcachedPipeline_accessControl, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_none, memcachedPipeline_accessControl, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_none, memcachedPipeline_accessControl, return value</column>
<column name="filterPopGet_V_V_dout">in, 1, ap_fifo, filterPopGet_V_V, pointer</column>
<column name="filterPopGet_V_V_empty_n">in, 1, ap_fifo, filterPopGet_V_V, pointer</column>
<column name="filterPopGet_V_V_read">out, 1, ap_fifo, filterPopGet_V_V, pointer</column>
<column name="filterPopSet_V_V_dout">in, 1, ap_fifo, filterPopSet_V_V, pointer</column>
<column name="filterPopSet_V_V_empty_n">in, 1, ap_fifo, filterPopSet_V_V, pointer</column>
<column name="filterPopSet_V_V_read">out, 1, ap_fifo, filterPopSet_V_V, pointer</column>
<column name="splitter2valueStoreDram_V_dout">in, 256, ap_fifo, splitter2valueStoreDram_V, pointer</column>
<column name="splitter2valueStoreDram_V_empty_n">in, 1, ap_fifo, splitter2valueStoreDram_V, pointer</column>
<column name="splitter2valueStoreDram_V_read">out, 1, ap_fifo, splitter2valueStoreDram_V, pointer</column>
<column name="accCtrl2demux_V_din">out, 256, ap_fifo, accCtrl2demux_V, pointer</column>
<column name="accCtrl2demux_V_full_n">in, 1, ap_fifo, accCtrl2demux_V, pointer</column>
<column name="accCtrl2demux_V_write">out, 1, ap_fifo, accCtrl2demux_V, pointer</column>
</table>
</item>
</section>
</profile>
