==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.62 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 2 seconds. Total elapsed time: 3.534 seconds; peak allocated memory: 1.447 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.706 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 4.765 seconds; peak allocated memory: 1.428 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.681 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 2 seconds. Total elapsed time: 4.459 seconds; peak allocated memory: 1.452 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.748 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 2 seconds. Total elapsed time: 4.9 seconds; peak allocated memory: 1.409 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.367 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 3.437 seconds; peak allocated memory: 1.430 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 1.454 GB.
INFO: [HLS 200-10] Analyzing design file '../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.979 seconds; current allocated memory: 1.454 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, false>::ssdm_int(unsigned int)' into 'ap_int_base<32, false>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_uint<32>::ap_uint(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<32, false>& operator+=<32, false>(ap_int_base<32, false>&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1773:167)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>& ap_int_base<32, false>::operator+=<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<32, false>& operator+=<32, false>(ap_int_base<32, false>&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1773:164)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint(int)' into 'fft_stage_last(float*, float*, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:27:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>& operator+=<32, false>(ap_int_base<32, false>&, int)' into 'fft_stage_last(float*, float*, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:35:6)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator unsigned long long() const' into 'fft_stage_last(float*, float*, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:34:15)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator unsigned long long() const' into 'fft_stage_last(float*, float*, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:33:15)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.433 seconds; current allocated memory: 1.454 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.006 seconds; current allocated memory: 1.454 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.033 seconds; current allocated memory: 1.454 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.031 seconds; current allocated memory: 1.454 GB.
INFO: [XFORM 203-510] Pipelining loop 'butterfly' (../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:27) in function 'fft_stage_last' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 1.454 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.454 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_stage_last' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_last' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'butterfly'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 17, loop 'butterfly'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.172 seconds; current allocated memory: 1.454 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.136 seconds; current allocated memory: 1.454 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_last' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stage_last/X_R' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stage_last/X_I' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stage_last/OUT_R' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stage_last/OUT_I' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fft_stage_last' to 'ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_last' pipeline 'butterfly' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_last'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.207 seconds; current allocated memory: 1.454 GB.
INFO: [RTMG 210-279] Implementing memory 'fft_stage_last_W_real_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fft_stage_last_W_imag_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.161 seconds; current allocated memory: 1.454 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.544 seconds; current allocated memory: 1.454 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for fft_stage_last.
INFO: [VLOG 209-307] Generating Verilog RTL for fft_stage_last.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 137.82 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 10.971 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 2 seconds. Total elapsed time: 13.725 seconds; peak allocated memory: 1.454 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./hls_FFT_lastStage/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name fft_stage_last fft_stage_last 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 1.462 GB.
INFO: [HLS 200-10] Analyzing design file '../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.84 seconds; current allocated memory: 1.462 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, false>::ssdm_int(unsigned int)' into 'ap_int_base<32, false>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_uint<32>::ap_uint(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<32, false>& operator+=<32, false>(ap_int_base<32, false>&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1773:167)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>& ap_int_base<32, false>::operator+=<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<32, false>& operator+=<32, false>(ap_int_base<32, false>&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1773:164)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint(int)' into 'fft_stage_last(float*, float*, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:27:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>& operator+=<32, false>(ap_int_base<32, false>&, int)' into 'fft_stage_last(float*, float*, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:37:6)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator unsigned long long() const' into 'fft_stage_last(float*, float*, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:36:15)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator unsigned long long() const' into 'fft_stage_last(float*, float*, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:35:15)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.307 seconds; current allocated memory: 1.462 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.006 seconds; current allocated memory: 1.462 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.035 seconds; current allocated memory: 1.462 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.032 seconds; current allocated memory: 1.462 GB.
INFO: [XFORM 203-510] Pipelining loop 'butterfly' (../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:27) in function 'fft_stage_last' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.462 GB.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.054 seconds; current allocated memory: 1.462 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_stage_last' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_last' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'butterfly'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 17, loop 'butterfly'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.187 seconds; current allocated memory: 1.462 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.462 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_last' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stage_last/X_R' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stage_last/X_I' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stage_last/OUT_R' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stage_last/OUT_I' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fft_stage_last' to 'ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_last' pipeline 'butterfly' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_last'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.211 seconds; current allocated memory: 1.462 GB.
INFO: [RTMG 210-279] Implementing memory 'fft_stage_last_W_real_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fft_stage_last_W_imag_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.198 seconds; current allocated memory: 1.462 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.592 seconds; current allocated memory: 1.462 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for fft_stage_last.
INFO: [VLOG 209-307] Generating Verilog RTL for fft_stage_last.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 137.82 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 10.828 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 2 seconds. Total elapsed time: 13.473 seconds; peak allocated memory: 1.462 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./hls_FFT_lastStage/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name fft_stage_last fft_stage_last 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 2 fft_stage_last/butterfly 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 4 -type cyclic fft_stage_last X_R 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 4 -type cyclic fft_stage_last X_I 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 4 -type cyclic fft_stage_last OUT_R 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 4 -type cyclic fft_stage_last OUT_I 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Analyzing design file '../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.957 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, false>::ssdm_int(unsigned int)' into 'ap_int_base<32, false>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_uint<32>::ap_uint(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<32, false>& operator+=<32, false>(ap_int_base<32, false>&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1773:167)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>& ap_int_base<32, false>::operator+=<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<32, false>& operator+=<32, false>(ap_int_base<32, false>&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1773:164)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint(int)' into 'fft_stage_last(float*, float*, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:27:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>& operator+=<32, false>(ap_int_base<32, false>&, int)' into 'fft_stage_last(float*, float*, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:37:6)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator unsigned long long() const' into 'fft_stage_last(float*, float*, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:36:15)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator unsigned long long() const' into 'fft_stage_last(float*, float*, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:35:15)
INFO: [HLS 214-188] Unrolling loop 'butterfly' (../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:32:12) in function 'fft_stage_last' partially with a factor of 2 (../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:17:0)
INFO: [HLS 214-248] Applying array_partition to 'X_R': Cyclic partitioning with factor 4 on dimension 1. (../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:17:0)
INFO: [HLS 214-248] Applying array_partition to 'X_I': Cyclic partitioning with factor 4 on dimension 1. (../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:17:0)
INFO: [HLS 214-248] Applying array_partition to 'OUT_R': Cyclic partitioning with factor 4 on dimension 1. (../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:17:0)
INFO: [HLS 214-248] Applying array_partition to 'OUT_I': Cyclic partitioning with factor 4 on dimension 1. (../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:17:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.43 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.006 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.461 GB.
INFO: [XFORM 203-510] Pipelining loop 'butterfly' (../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:27) in function 'fft_stage_last' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.138 seconds; current allocated memory: 1.461 GB.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_0'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_0'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_0'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_0'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_stage_last' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_last' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'butterfly'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 17, loop 'butterfly'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.241 seconds; current allocated memory: 1.461 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.205 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_last' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stage_last/X_R_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stage_last/X_R_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stage_last/X_R_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stage_last/X_R_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stage_last/X_I_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stage_last/X_I_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stage_last/X_I_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stage_last/X_I_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stage_last/OUT_R_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stage_last/OUT_R_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stage_last/OUT_R_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stage_last/OUT_R_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stage_last/OUT_I_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stage_last/OUT_I_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stage_last/OUT_I_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stage_last/OUT_I_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fft_stage_last' to 'ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_last' pipeline 'butterfly' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_32_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_last'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.404 seconds; current allocated memory: 1.461 GB.
INFO: [RTMG 210-279] Implementing memory 'fft_stage_last_W_real_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fft_stage_last_W_imag_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.777 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.188 seconds; current allocated memory: 1.461 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for fft_stage_last.
INFO: [VLOG 209-307] Generating Verilog RTL for fft_stage_last.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 137.82 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 12.676 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 7 seconds. Total CPU system time: 2 seconds. Total elapsed time: 15.31 seconds; peak allocated memory: 1.461 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./hls_FFT_lastStage/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name fft_stage_last fft_stage_last 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 2 fft_stage_last/butterfly 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stage_last X_R 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stage_last X_I 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stage_last OUT_R 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stage_last OUT_I 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.433 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 3.984 seconds; peak allocated memory: 1.463 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./hls_FFT_lastStage/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name fft_stage_last fft_stage_last 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 2 fft_stage_last/butterfly 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 4 -type block fft_stage_last X_R 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 4 -type block fft_stage_last X_I 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stage_last OUT_R 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stage_last OUT_I 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 1.456 GB.
INFO: [HLS 200-10] Analyzing design file '../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.631 seconds; current allocated memory: 1.456 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, false>::ssdm_int(unsigned int)' into 'ap_int_base<32, false>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_uint<32>::ap_uint(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<32, false>& operator+=<32, false>(ap_int_base<32, false>&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1773:167)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>& ap_int_base<32, false>::operator+=<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<32, false>& operator+=<32, false>(ap_int_base<32, false>&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1773:164)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint(int)' into 'fft_stage_last(float*, float*, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:27:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>& operator+=<32, false>(ap_int_base<32, false>&, int)' into 'fft_stage_last(float*, float*, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:37:6)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator unsigned long long() const' into 'fft_stage_last(float*, float*, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:36:15)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator unsigned long long() const' into 'fft_stage_last(float*, float*, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:35:15)
INFO: [HLS 214-188] Unrolling loop 'butterfly' (../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:32:12) in function 'fft_stage_last' partially with a factor of 2 (../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:17:0)
INFO: [HLS 214-248] Applying array_partition to 'X_R': Block partitioning with factor 4 on dimension 1. (../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:17:0)
INFO: [HLS 214-248] Applying array_partition to 'X_I': Block partitioning with factor 4 on dimension 1. (../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:17:0)
INFO: [HLS 214-248] Applying array_partition to 'OUT_R': Cyclic partitioning with factor 4 on dimension 1. (../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:17:0)
INFO: [HLS 214-248] Applying array_partition to 'OUT_I': Cyclic partitioning with factor 4 on dimension 1. (../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:17:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.013 seconds; current allocated memory: 1.456 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.006 seconds; current allocated memory: 1.456 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 1.456 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.038 seconds; current allocated memory: 1.456 GB.
INFO: [XFORM 203-510] Pipelining loop 'butterfly' (../FFT/FFT/HLS/1_Subcomponents/fft_stage_last/fft_stage_last.cpp:27) in function 'fft_stage_last' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.132 seconds; current allocated memory: 1.456 GB.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_0'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_0'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_0'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_0'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 1.456 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_stage_last' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stage_last' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'butterfly'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 17, loop 'butterfly'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.456 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.203 seconds; current allocated memory: 1.456 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stage_last' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stage_last/X_R_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stage_last/X_R_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stage_last/X_R_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stage_last/X_R_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stage_last/X_I_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stage_last/X_I_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stage_last/X_I_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stage_last/X_I_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stage_last/OUT_R_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stage_last/OUT_R_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stage_last/OUT_R_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stage_last/OUT_R_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stage_last/OUT_I_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stage_last/OUT_I_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stage_last/OUT_I_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stage_last/OUT_I_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fft_stage_last' to 'ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stage_last' pipeline 'butterfly' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_21_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stage_last'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.388 seconds; current allocated memory: 1.456 GB.
INFO: [RTMG 210-279] Implementing memory 'fft_stage_last_W_real_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fft_stage_last_W_imag_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.724 seconds; current allocated memory: 1.456 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.068 seconds; current allocated memory: 1.456 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for fft_stage_last.
INFO: [VLOG 209-307] Generating Verilog RTL for fft_stage_last.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 137.82 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 11.706 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 7 seconds. Total CPU system time: 2 seconds. Total elapsed time: 14.4 seconds; peak allocated memory: 1.456 GB.
