Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Thu Nov  9 00:55:10 2023
| Host         : worker running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing -file obj/post_route_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             3.746ns  (required time - arrival time)
  Source:                 image_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            uart/output_memory/genblk1[0].bram_full_width_i/BRAM_reg_7/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        5.507ns  (logic 1.743ns (31.652%)  route 3.764ns (68.348%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT2=1)
  Clock Path Skew:        0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.988ns = ( 14.988 - 10.000 ) 
    Source Clock Delay      (SCD):    5.117ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=484, routed)         1.609     5.117    clk_100mhz_IBUF_BUFG
    SLICE_X4Y71          FDRE                                         r  image_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y71          FDRE (Prop_fdre_C_Q)         0.456     5.573 f  image_addr_reg[5]/Q
                         net (fo=4, routed)           0.689     6.262    uart/output_memory/genblk1[0].bram_full_width_i/out[5]
    SLICE_X6Y71          LUT1 (Prop_lut1_I0_O)        0.124     6.386 r  uart/output_memory/genblk1[0].bram_full_width_i/BRAM_reg_0_i_30/O
                         net (fo=1, routed)           0.000     6.386    uart/output_memory/genblk1[0].bram_full_width_i/BRAM_reg_0_i_30_n_0
    SLICE_X6Y71          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.899 r  uart/output_memory/genblk1[0].bram_full_width_i/BRAM_reg_0_i_18/CO[3]
                         net (fo=1, routed)           0.000     6.899    uart/output_memory/genblk1[0].bram_full_width_i/BRAM_reg_0_i_18_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.214 r  uart/output_memory/genblk1[0].bram_full_width_i/BRAM_reg_0_i_17/O[3]
                         net (fo=1, routed)           0.659     7.873    uart/output_memory/genblk1[0].bram_full_width_i/p_1_in[12]
    SLICE_X7Y72          LUT2 (Prop_lut2_I0_O)        0.335     8.208 r  uart/output_memory/genblk1[0].bram_full_width_i/BRAM_reg_0_i_2/O
                         net (fo=8, routed)           2.415    10.624    uart/output_memory/genblk1[0].bram_full_width_i/write_address[12]
    RAMB36_X0Y20         RAMB36E1                                     r  uart/output_memory/genblk1[0].bram_full_width_i/BRAM_reg_7/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=484, routed)         1.659    14.988    uart/output_memory/genblk1[0].bram_full_width_i/clk_100mhz_IBUF_BUFG
    RAMB36_X0Y20         RAMB36E1                                     r  uart/output_memory/genblk1[0].bram_full_width_i/BRAM_reg_7/CLKBWRCLK
                         clock pessimism              0.186    15.173    
                         clock uncertainty           -0.035    15.138    
    RAMB36_X0Y20         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.768    14.370    uart/output_memory/genblk1[0].bram_full_width_i/BRAM_reg_7
  -------------------------------------------------------------------
                         required time                         14.370    
                         arrival time                         -10.624    
  -------------------------------------------------------------------
                         slack                                  3.746    




