ram_dual.v,verilog,xil_defaultlib,../../../../ip_ram.srcs/sources_1/ip/ram_dual/sim/ram_dual.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
