/* AUTOMATICALLY GENERATED VERILOG-2001 SOURCE CODE.
** GENERATED BY CLASH 1.8.2. DO NOT MODIFY.
*/
`default_nettype none
`timescale 100fs/100fs
module topEntity
    ( // Inputs
      input wire  clk // clock
    , input wire  rst // reset
    , input wire  en // enable
    , input wire signed [63:0] inputs_0_0
    , input wire  inputs_0_1
    , input wire signed [63:0] inputs_1_0
    , input wire  inputs_1_1

      // Outputs
    , output wire signed [63:0] result_0_0_0
    , output wire  result_0_0_1
    , output wire signed [63:0] result_0_1_0
    , output wire  result_0_1_1
    , output wire signed [63:0] result_0_2_0
    , output wire  result_0_2_1
    , output wire  result_1_0
    , output wire  result_1_1
    , output wire  result_1_2
    , output wire  result_1_3
    , output wire  result_1_4_0
    , output wire  result_1_4_1
    , output wire  result_1_4_2
    , output wire  result_1_5
    );
  wire [134:0] result_2;
  // spec.hs:156:1-82
  wire  pacing1;
  // spec.hs:156:1-82
  wire  hasInput1;
  // spec.hs:156:1-82
  wire  hasInput0;
  wire signed [63:0] result_3;
  wire signed [63:0] x;
  reg signed [63:0] result_4 = (64'sd0);
  // spec.hs:156:1-82
  wire  timer0Over;
  // spec.hs:319:9-81
  reg [7:0] t = 8'd1;
  wire [7:0] result_5;
  // spec.hs:319:9-81
  wire  b;
  // spec.hs:319:9-81
  wire [7:0] f1;
  wire [7:0] result_6;
  // spec.hs:319:9-81
  reg [7:0] t_0 = 8'd1;
  wire [7:0] result_7;
  // spec.hs:319:9-81
  wire  b_0;
  // spec.hs:319:9-81
  wire [7:0] f1_0;
  wire [7:0] result_8;
  // spec.hs:319:9-81
  reg [7:0] t_1 = 8'd1;
  wire [7:0] result_9;
  // spec.hs:319:9-81
  wire  b_1;
  // spec.hs:319:9-81
  wire [7:0] f1_1;
  wire [7:0] result_10;
  // spec.hs:319:9-81
  reg [7:0] t_2 = 8'd1;
  wire [7:0] result_11;
  // spec.hs:319:9-81
  wire  b_2;
  // spec.hs:319:9-81
  wire [7:0] f1_2;
  wire [7:0] result_12;
  // spec.hs:319:9-81
  reg [7:0] t_3 = 8'd1;
  wire [7:0] result_13;
  // spec.hs:319:9-81
  wire  b_3;
  // spec.hs:319:9-81
  wire [7:0] f1_3;
  wire [7:0] result_14;
  wire [95:0] c$app_arg;
  wire [47:0] result_15;
  wire [143:0] c$app_arg_0;
  wire [47:0] result_16;
  wire [191:0] c$app_arg_1;
  wire [47:0] result_17;
  wire [239:0] c$app_arg_2;
  wire [47:0] result_18;
  wire [287:0] c$app_arg_3;
  wire [47:0] result_19;
  wire [3:0] c$app_arg_4;
  wire  result_20;
  wire [1:0] c$app_arg_5;
  wire  result_21;
  // spec.hs:229:1-121
  reg [64:0] c$out1_case_scrut = {64'sd0,   1'b0};
  // spec.hs:334:1-130
  reg [143:0] result_22 = {{8'd6,   64'sd0},   {8'd6,   64'sd0}};
  // spec.hs:334:1-130
  wire [143:0] t_4;
  wire [143:0] result_23;
  // spec.hs:203:1-70
  wire [147:0] c$ws_app_arg;
  // spec.hs:203:1-70
  wire [3:0] c$ws_app_arg_0;
  wire [71:0] c$case_scrut;
  wire [1:0] c$case_scrut_0;
  wire [71:0] result_24;
  // spec.hs:203:1-70
  wire [0:0] i;
  // spec.hs:203:1-70
  wire [5:0] ws;
  // spec.hs:203:1-70
  wire [224:0] c$ws_app_arg_1;
  // spec.hs:203:1-70
  wire [8:0] c$ws_app_arg_2;
  wire [71:0] c$case_scrut_1;
  wire [2:0] c$case_scrut_2;
  wire [71:0] result_25;
  // spec.hs:203:1-70
  wire [1:0] i_0;
  // spec.hs:203:1-70
  wire [11:0] ws_0;
  wire [215:0] result_26;
  // spec.hs:351:1-163
  reg [215:0] result_27 = {{8'd6,   64'sd0},   {8'd6,   64'sd0},   {8'd6,   64'sd0}};
  // spec.hs:351:1-163
  wire [215:0] t_5;
  wire signed [63:0] x_0;
  wire signed [63:0] y;
  wire [2:0] c$app_arg_6;
  wire  result_28;
  wire [1:0] c$app_arg_7;
  wire  result_29;
  // spec.hs:216:1-60
  reg [64:0] c$ds_case_scrut = {64'sd0,   1'b0};
  // spec.hs:329:1-122
  reg [71:0] result_30 = {8'd6,   64'sd0};
  // spec.hs:329:1-122
  wire [71:0] c$result_app_arg;
  // spec.hs:229:1-121
  wire [71:0] c$out0_case_alt;
  // spec.hs:195:1-72
  wire [224:0] c$ws_app_arg_3;
  // spec.hs:195:1-72
  wire [8:0] c$ws_app_arg_4;
  wire [71:0] c$case_scrut_3;
  wire [2:0] c$case_scrut_4;
  wire [71:0] result_31;
  wire [7:0] result_32;
  wire [7:0] c$app_arg_8;
  // spec.hs:195:1-72
  wire [1:0] i_1;
  // spec.hs:195:1-72
  wire [11:0] ws_1;
  wire [215:0] result_33;
  // spec.hs:340:1-163
  reg [215:0] result_34 = {{8'd6,   64'sd0},   {8'd6,   64'sd0},   {8'd6,   64'sd0}};
  // spec.hs:340:1-163
  wire [215:0] t_6;
  wire signed [63:0] x_1;
  wire signed [63:0] y_0;
  // spec.hs:203:1-70
  wire [224:0] c$ws_app_arg_5;
  // spec.hs:203:1-70
  wire [8:0] c$ws_app_arg_6;
  wire [71:0] c$case_scrut_5;
  wire [2:0] c$case_scrut_6;
  wire [71:0] result_35;
  // spec.hs:203:1-70
  wire [1:0] i_2;
  // spec.hs:203:1-70
  wire [11:0] ws_2;
  wire [6:0] c$app_arg_9;
  wire  result_36;
  // spec.hs:203:1-70
  wire [224:0] c$ws_app_arg_7;
  // spec.hs:203:1-70
  wire [8:0] c$ws_app_arg_8;
  wire [71:0] c$case_scrut_7;
  wire [2:0] c$case_scrut_8;
  wire [71:0] result_37;
  // spec.hs:203:1-70
  wire [1:0] i_3;
  // spec.hs:203:1-70
  wire [11:0] ws_3;
  wire [6:0] c$app_arg_10;
  wire  result_38;
  wire [5:0] c$app_arg_11;
  wire  result_39;
  // spec.hs:203:1-70
  wire [224:0] c$ws_app_arg_9;
  // spec.hs:203:1-70
  wire [8:0] c$ws_app_arg_10;
  wire [71:0] c$case_scrut_9;
  wire [2:0] c$case_scrut_10;
  wire [71:0] result_40;
  // spec.hs:203:1-70
  wire [1:0] i_4;
  // spec.hs:203:1-70
  wire [11:0] ws_4;
  // spec.hs:222:1-127
  wire  sig;
  wire [4:0] c$app_arg_12;
  wire  result_41;
  wire [4:0] c$app_arg_13;
  wire  result_42;
  // spec.hs:203:1-70
  wire [224:0] c$ws_app_arg_11;
  // spec.hs:203:1-70
  wire [8:0] c$ws_app_arg_12;
  wire [71:0] c$case_scrut_11;
  wire [2:0] c$case_scrut_12;
  wire [71:0] result_43;
  // spec.hs:203:1-70
  wire [1:0] i_5;
  // spec.hs:203:1-70
  wire [11:0] ws_5;
  wire [4:0] c$app_arg_14;
  wire  result_44;
  // spec.hs:379:1-148
  wire signed [63:0] y_1;
  // spec.hs:379:1-148
  wire signed [63:0] dta;
  // spec.hs:379:1-148
  wire signed [63:0] x_2;
  // spec.hs:379:1-148
  wire [255:0] win;
  // spec.hs:379:1-148
  reg [263:0] window = {8'd6,   {64'sd0,   64'sd0,   64'sd0,   64'sd0}};
  wire [263:0] result_45;
  // spec.hs:379:1-148
  wire [263:0] t_7;
  wire [255:0] result_46;
  // spec.hs:379:1-148
  wire [255:0] c$t_case_alt;
  // spec.hs:379:1-148
  wire [255:0] c$t_case_alt_0;
  // spec.hs:379:1-148
  wire [255:0] lastBucketUpdated;
  wire [71:0] result_47;
  // spec.hs:362:1-163
  reg [71:0] result_48 = {8'd6,   64'sd0};
  // spec.hs:362:1-163
  wire [71:0] t_8;
  wire signed [63:0] ds1;
  wire signed [63:0] x_3;
  wire signed [63:0] y_2;
  wire [6:0] c$app_arg_15;
  wire  result_49;
  wire [199:0] result_50;
  // spec.hs:216:1-60
  wire [7:0] tag;
  // spec.hs:216:1-60
  wire signed [63:0] dta_0;
  // spec.hs:229:1-121
  wire  slides;
  // spec.hs:229:1-121
  wire [64:0] input0;
  // spec.hs:229:1-121
  wire  input0HasData;
  // spec.hs:229:1-121
  wire  input1HasData;
  // spec.hs:229:1-121
  wire  p0;
  // spec.hs:229:1-121
  wire [2:0] pacings;
  // spec.hs:229:1-121
  wire [47:0] curTags;
  // spec.hs:229:1-121
  wire [64:0] input2;
  // spec.hs:229:1-121
  wire [7:0] out0Level1TagIn0;
  // spec.hs:229:1-121
  wire [7:0] out0Level1TagOut0;
  // spec.hs:229:1-121
  wire [7:0] out0Level1TagOut1;
  // spec.hs:229:1-121
  wire [7:0] out1Level2TagIn1;
  // spec.hs:229:1-121
  wire [7:0] out1Level2TagOut0;
  // spec.hs:229:1-121
  wire [7:0] out1Level2TagOut1;
  // spec.hs:229:1-121
  wire [7:0] out2Level4TagOut0;
  // spec.hs:229:1-121
  wire  p2;
  // spec.hs:229:1-121
  wire  p3;
  // spec.hs:229:1-121
  wire [7:0] sw0Level3TagOut1;
  // spec.hs:229:1-121
  wire [7:0] sw0Level3TagSw0;
  // spec.hs:229:1-121
  wire [7:0] level5TagOut0;
  // spec.hs:229:1-121
  wire [7:0] level5TagOut1;
  // spec.hs:229:1-121
  wire [7:0] out2Level4TagOut2;
  wire [135:0] result_51;
  reg [133:0] c$app_arg_16 = {{{64'sd0,   1'b0},   {64'sd0,   1'b0}},   1'b0,   {1'b0,   1'b0,   1'b0}};
  wire [133:0] c$case_alt;
  wire [133:0] c$case_alt_0;
  wire [133:0] c$case_alt_1;
  reg [133:0] c$case_alt_2;
  reg [133:0] c$case_alt_3;
  wire [133:0] c$case_alt_4;
  reg  c$app_arg_17 = 1'b0;
  wire  c$case_alt_5;
  wire  c$case_alt_6;
  wire  c$case_alt_7;
  wire  c$case_alt_8;
  reg  c$case_alt_9;
  reg  c$app_arg_18 = 1'b0;
  wire  c$case_alt_10;
  wire  c$case_alt_11;
  wire  c$case_alt_12;
  // spec.hs:87:1-78
  reg [267:0] buffer = {{{{64'sd0,   1'b0},   {64'sd0,   1'b0}},   1'b0,   {1'b0,   1'b0,   1'b0}},
 {{{64'sd0,   1'b0},   {64'sd0,   1'b0}},   1'b0,   {1'b0,   1'b0,   1'b0}}};
  // spec.hs:87:1-78
  wire [267:0] c$buffer_case_alt;
  // spec.hs:87:1-78
  wire [267:0] c$buffer_case_alt_0;
  // spec.hs:87:1-78
  wire [267:0] c$buffer_case_alt_1;
  // spec.hs:87:1-78
  wire [133:0] qData;
  // spec.hs:87:1-78
  wire signed [63:0] x_4;
  // spec.hs:87:1-78
  reg signed [63:0] cursor = (64'sd0);
  // spec.hs:87:1-78
  wire signed [63:0] c$cursor_case_alt;
  // spec.hs:87:1-78
  wire signed [63:0] c$cursor_case_alt_0;
  // spec.hs:87:1-78
  wire signed [63:0] c$cursor_case_alt_1;
  // spec.hs:87:1-78
  wire  c$cursor_case_scrut;
  // spec.hs:87:1-78
  wire signed [63:0] c$cursor_case_alt_2;
  // spec.hs:87:1-78
  reg signed [63:0] c$cursor_case_alt_3;
  // spec.hs:87:1-78
  wire signed [63:0] c$cursor_case_alt_4;
  // spec.hs:403:1-146
  wire  qPopValid;
  // spec.hs:403:1-146
  wire  qPush;
  // spec.hs:403:1-146
  wire  qPop;
  wire [129:0] inputs;
  wire [215:0] t_projection;
  wire [3:0] c$vec2;
  wire [8:0] c$vec2_0;
  wire [287:0] t_projection_4;
  wire [8:0] c$vec2_1;
  wire [287:0] t_projection_6;
  wire [8:0] c$vec2_2;
  wire [8:0] c$vec2_3;
  wire [8:0] c$vec2_4;
  wire [8:0] c$vec2_5;
  wire signed [63:0] x_projection_11;
  wire [319:0] c$t_case_alt_sel_alt_t_0;
  wire [319:0] c$t_case_alt_sel_alt_f_0;
  wire [255:0] c$vec;
  wire signed [63:0] c$tte_rhs;
  wire [401:0] c$buffer_case_alt_sel_alt_t_1;
  wire [401:0] c$buffer_case_alt_sel_alt_f_2;
  wire signed [63:0] c$tte_rhs_0;
  wire [202:0] result;
  wire [194:0] result_0;
  wire [64:0] result_0_0;
  wire [64:0] result_0_1;
  wire [64:0] result_0_2;
  wire [7:0] result_1;
  wire [2:0] result_1_4;

  assign inputs = {{inputs_0_0,   inputs_0_1},
                   {inputs_1_0,   inputs_1_1}};

  assign result_2 = {hasInput0 | (hasInput1 | (pacing1 | (pacing1 | (timer0Over | timer0Over)))),
                     {inputs,   timer0Over,   {pacing1,   pacing1,
                                               timer0Over}}};

  assign pacing1 = hasInput0 & hasInput1;

  assign hasInput1 = inputs[0:0];

  assign hasInput0 = inputs[65:65];

  assign result_3 = timer0Over ? (64'sd2000) : ((x + 64'sd2000));

  assign x = result_4;

  // register begin
  always @(posedge clk or  posedge  rst) begin : result_4_register
    if ( rst) begin
      result_4 <= (64'sd0);
    end else if (en) begin
      result_4 <= result_3;
    end
  end
  // register end

  assign timer0Over = result_4 >= (64'sd1000000);

  // register begin
  always @(posedge clk or  posedge  rst) begin : t_register
    if ( rst) begin
      t <= 8'd1;
    end else if (en) begin
      t <= result_5;
    end
  end
  // register end

  assign result_5 = input0HasData ? result_6 : t;

  assign b = t == 8'd5;

  assign f1 = t + 8'd1;

  assign result_6 = b ? 8'd1 : f1;

  // register begin
  always @(posedge clk or  posedge  rst) begin : t_0_register
    if ( rst) begin
      t_0 <= 8'd1;
    end else if (en) begin
      t_0 <= result_7;
    end
  end
  // register end

  assign result_7 = input1HasData ? result_8 : t_0;

  assign b_0 = t_0 == 8'd5;

  assign f1_0 = t_0 + 8'd1;

  assign result_8 = b_0 ? 8'd1 : f1_0;

  // register begin
  always @(posedge clk or  posedge  rst) begin : t_1_register
    if ( rst) begin
      t_1 <= 8'd1;
    end else if (en) begin
      t_1 <= result_9;
    end
  end
  // register end

  assign result_9 = p0 ? result_10 : t_1;

  assign b_1 = t_1 == 8'd5;

  assign f1_1 = t_1 + 8'd1;

  assign result_10 = b_1 ? 8'd1 : f1_1;

  // register begin
  always @(posedge clk or  posedge  rst) begin : t_2_register
    if ( rst) begin
      t_2 <= 8'd1;
    end else if (en) begin
      t_2 <= result_11;
    end
  end
  // register end

  assign result_11 = p2 ? result_12 : t_2;

  assign b_2 = t_2 == 8'd5;

  assign f1_2 = t_2 + 8'd1;

  assign result_12 = b_2 ? 8'd1 : f1_2;

  // register begin
  always @(posedge clk or  posedge  rst) begin : t_3_register
    if ( rst) begin
      t_3 <= 8'd1;
    end else if (en) begin
      t_3 <= result_13;
    end
  end
  // register end

  assign result_13 = p3 ? result_14 : t_3;

  assign b_3 = t_3 == 8'd5;

  assign f1_3 = t_3 + 8'd1;

  assign result_14 = b_3 ? 8'd1 : f1_3;

  wire [47:0] iterateI_ho1_0_res;
  reg [47:0] c$bb_res_res = {8'd6,   8'd6,   8'd6,   8'd6,   8'd6,   8'd6};
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_delay
    if (en) begin
      c$bb_res_res <= curTags;
    end
  end
  // delay end

  assign iterateI_ho1_0_res = c$bb_res_res;



  assign c$app_arg = {curTags,
                      iterateI_ho1_0_res};



  assign result_15 = c$app_arg[48-1:0];

  wire [47:0] iterateI_ho1_0_res_0;
  wire [47:0] iterateI_ho1_1_res;
  reg [47:0] c$bb_res_res_0 = {8'd6,   8'd6,   8'd6,   8'd6,   8'd6,   8'd6};
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_0_delay
    if (en) begin
      c$bb_res_res_0 <= curTags;
    end
  end
  // delay end

  assign iterateI_ho1_0_res_0 = c$bb_res_res_0;



  reg [47:0] c$bb_res_res_1 = {8'd6,   8'd6,   8'd6,   8'd6,   8'd6,   8'd6};
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_1_delay
    if (en) begin
      c$bb_res_res_1 <= iterateI_ho1_0_res_0;
    end
  end
  // delay end

  assign iterateI_ho1_1_res = c$bb_res_res_1;



  assign c$app_arg_0 = {curTags,
                        iterateI_ho1_0_res_0,   iterateI_ho1_1_res};



  assign result_16 = c$app_arg_0[48-1:0];

  wire [47:0] iterateI_ho1_0_res_1;
  wire [47:0] iterateI_ho1_1_res_0;
  wire [47:0] iterateI_ho1_2_res;
  reg [47:0] c$bb_res_res_2 = {8'd6,   8'd6,   8'd6,   8'd6,   8'd6,   8'd6};
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_2_delay
    if (en) begin
      c$bb_res_res_2 <= curTags;
    end
  end
  // delay end

  assign iterateI_ho1_0_res_1 = c$bb_res_res_2;



  reg [47:0] c$bb_res_res_3 = {8'd6,   8'd6,   8'd6,   8'd6,   8'd6,   8'd6};
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_3_delay
    if (en) begin
      c$bb_res_res_3 <= iterateI_ho1_0_res_1;
    end
  end
  // delay end

  assign iterateI_ho1_1_res_0 = c$bb_res_res_3;



  reg [47:0] c$bb_res_res_4 = {8'd6,   8'd6,   8'd6,   8'd6,   8'd6,   8'd6};
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_4_delay
    if (en) begin
      c$bb_res_res_4 <= iterateI_ho1_1_res_0;
    end
  end
  // delay end

  assign iterateI_ho1_2_res = c$bb_res_res_4;



  assign c$app_arg_1 = {curTags,
                        iterateI_ho1_0_res_1,   iterateI_ho1_1_res_0,
                        iterateI_ho1_2_res};



  assign result_17 = c$app_arg_1[48-1:0];

  wire [47:0] iterateI_ho1_0_res_2;
  wire [47:0] iterateI_ho1_1_res_1;
  wire [47:0] iterateI_ho1_2_res_0;
  wire [47:0] iterateI_ho1_3_res;
  reg [47:0] c$bb_res_res_5 = {8'd6,   8'd6,   8'd6,   8'd6,   8'd6,   8'd6};
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_5_delay
    if (en) begin
      c$bb_res_res_5 <= curTags;
    end
  end
  // delay end

  assign iterateI_ho1_0_res_2 = c$bb_res_res_5;



  reg [47:0] c$bb_res_res_6 = {8'd6,   8'd6,   8'd6,   8'd6,   8'd6,   8'd6};
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_6_delay
    if (en) begin
      c$bb_res_res_6 <= iterateI_ho1_0_res_2;
    end
  end
  // delay end

  assign iterateI_ho1_1_res_1 = c$bb_res_res_6;



  reg [47:0] c$bb_res_res_7 = {8'd6,   8'd6,   8'd6,   8'd6,   8'd6,   8'd6};
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_7_delay
    if (en) begin
      c$bb_res_res_7 <= iterateI_ho1_1_res_1;
    end
  end
  // delay end

  assign iterateI_ho1_2_res_0 = c$bb_res_res_7;



  reg [47:0] c$bb_res_res_8 = {8'd6,   8'd6,   8'd6,   8'd6,   8'd6,   8'd6};
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_8_delay
    if (en) begin
      c$bb_res_res_8 <= iterateI_ho1_2_res_0;
    end
  end
  // delay end

  assign iterateI_ho1_3_res = c$bb_res_res_8;



  assign c$app_arg_2 = {curTags,
                        iterateI_ho1_0_res_2,   iterateI_ho1_1_res_1,
                        iterateI_ho1_2_res_0,   iterateI_ho1_3_res};



  assign result_18 = c$app_arg_2[48-1:0];

  wire [47:0] iterateI_ho1_0_res_3;
  wire [47:0] iterateI_ho1_1_res_2;
  wire [47:0] iterateI_ho1_2_res_1;
  wire [47:0] iterateI_ho1_3_res_0;
  wire [47:0] iterateI_ho1_4_res;
  reg [47:0] c$bb_res_res_9 = {8'd6,   8'd6,   8'd6,   8'd6,   8'd6,   8'd6};
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_9_delay
    if (en) begin
      c$bb_res_res_9 <= curTags;
    end
  end
  // delay end

  assign iterateI_ho1_0_res_3 = c$bb_res_res_9;



  reg [47:0] c$bb_res_res_10 = {8'd6,   8'd6,   8'd6,   8'd6,   8'd6,   8'd6};
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_10_delay
    if (en) begin
      c$bb_res_res_10 <= iterateI_ho1_0_res_3;
    end
  end
  // delay end

  assign iterateI_ho1_1_res_2 = c$bb_res_res_10;



  reg [47:0] c$bb_res_res_11 = {8'd6,   8'd6,   8'd6,   8'd6,   8'd6,   8'd6};
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_11_delay
    if (en) begin
      c$bb_res_res_11 <= iterateI_ho1_1_res_2;
    end
  end
  // delay end

  assign iterateI_ho1_2_res_1 = c$bb_res_res_11;



  reg [47:0] c$bb_res_res_12 = {8'd6,   8'd6,   8'd6,   8'd6,   8'd6,   8'd6};
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_12_delay
    if (en) begin
      c$bb_res_res_12 <= iterateI_ho1_2_res_1;
    end
  end
  // delay end

  assign iterateI_ho1_3_res_0 = c$bb_res_res_12;



  reg [47:0] c$bb_res_res_13 = {8'd6,   8'd6,   8'd6,   8'd6,   8'd6,   8'd6};
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_13_delay
    if (en) begin
      c$bb_res_res_13 <= iterateI_ho1_3_res_0;
    end
  end
  // delay end

  assign iterateI_ho1_4_res = c$bb_res_res_13;



  assign c$app_arg_3 = {curTags,
                        iterateI_ho1_0_res_3,   iterateI_ho1_1_res_2,
                        iterateI_ho1_2_res_1,   iterateI_ho1_3_res_0,
                        iterateI_ho1_4_res};



  assign result_19 = c$app_arg_3[48-1:0];

  wire  iterateI_ho1_0_res_4;
  wire  iterateI_ho1_1_res_3;
  wire  iterateI_ho1_2_res_2;
  reg  c$bb_res_res_14 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_14_delay
    if (en) begin
      c$bb_res_res_14 <= p2;
    end
  end
  // delay end

  assign iterateI_ho1_0_res_4 = c$bb_res_res_14;



  reg  c$bb_res_res_15 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_15_delay
    if (en) begin
      c$bb_res_res_15 <= iterateI_ho1_0_res_4;
    end
  end
  // delay end

  assign iterateI_ho1_1_res_3 = c$bb_res_res_15;



  reg  c$bb_res_res_16 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_16_delay
    if (en) begin
      c$bb_res_res_16 <= iterateI_ho1_1_res_3;
    end
  end
  // delay end

  assign iterateI_ho1_2_res_2 = c$bb_res_res_16;



  assign c$app_arg_4 = {p2,
                        iterateI_ho1_0_res_4,   iterateI_ho1_1_res_3,
                        iterateI_ho1_2_res_2};



  assign result_20 = c$app_arg_4[1-1:0];

  wire  iterateI_ho1_0_res_5;
  reg  c$bb_res_res_17 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_17_delay
    if (en) begin
      c$bb_res_res_17 <= input1HasData;
    end
  end
  // delay end

  assign iterateI_ho1_0_res_5 = c$bb_res_res_17;



  assign c$app_arg_5 = {input1HasData,
                        iterateI_ho1_0_res_5};



  assign result_21 = c$app_arg_5[1-1:0];

  // delay begin
  always @(posedge clk) begin : c$out1_case_scrut_delay
    if (en) begin
      c$out1_case_scrut <= input2;
    end
  end
  // delay end

  // register begin
  always @(posedge clk or  posedge  rst) begin : result_22_register
    if ( rst) begin
      result_22 <= {{8'd6,   64'sd0},   {8'd6,   64'sd0}};
    end else if (en) begin
      result_22 <= result_23;
    end
  end
  // register end

  assign t_projection = ({result_22,{t_0,   $signed(c$out1_case_scrut[64:1])}});

  assign t_4 = t_projection[143:0];

  assign result_23 = result_21 ? t_4 : result_22;

  assign c$vec2 = (ws[4-1 : 0]);

  // zipWith start
  genvar i_6;
  generate
  for (i_6 = 0; i_6 < 2; i_6 = i_6 + 1) begin : zipWith
    wire [71:0] zipWith_in1;
    assign zipWith_in1 = result_22[i_6*72+:72];
    wire [1:0] zipWith_in2;
    assign zipWith_in2 = c$vec2[i_6*2+:2];
    wire [73:0] c$n;
    assign c$n = {zipWith_in1,   zipWith_in2};


    assign c$ws_app_arg[i_6*74+:74] = c$n;
  end
  endgenerate
  // zipWith end

  // imap begin
  genvar i_7;
  generate
  for (i_7=0; i_7 < 2; i_7 = i_7 + 1) begin : imap
    wire [1-1:0] map_index;
    wire [73:0] map_in;
    assign map_in = c$ws_app_arg[i_7*74+:74];
    wire [1:0] map_out;

    assign map_index = 1'd1 - i_7[0+:1];
    wire [1:0] c$case_alt_13;
    // spec.hs:203:1-70
    wire [7:0] t_9;
    // spec.hs:203:1-70
    wire [71:0] x_6;
    assign map_out = c$case_alt_13;

    assign c$case_alt_13 = (t_9 == out1Level2TagIn1) ? {1'b1,map_index} : map_in[1:0];

    assign t_9 = x_6[71:64];

    assign x_6 = map_in[73:2];


    assign c$ws_app_arg_0[i_7*2+:2] = map_out;
  end
  endgenerate
  // imap end

  // index begin
  wire [71:0] vecArray [0:2-1];
  genvar i_8;
  generate
  for (i_8=0; i_8 < 2; i_8=i_8+1) begin : mk_array
    assign vecArray[(2-1)-i_8] = result_22[i_8*72+:72];
  end
  endgenerate
  assign c$case_scrut = vecArray[($unsigned({{(64-1) {1'b0}},i}))];
  // index end

  assign c$case_scrut_0 = ws[6-1 -: 2];

  assign result_24 = c$case_scrut_0[1:1] ? {out1Level2TagIn1,
                                            $signed(c$case_scrut[63:0])} : {out1Level2TagIn1,
                                                                            64'sd0};

  assign i = c$case_scrut_0[0:0];

  assign ws = {c$ws_app_arg_0,{1'b0,1'bx}};

  assign c$vec2_0 = (ws_0[9-1 : 0]);

  // zipWith start
  genvar i_10;
  generate
  for (i_10 = 0; i_10 < 3; i_10 = i_10 + 1) begin : zipWith_0
    wire [71:0] zipWith_in1_0;
    assign zipWith_in1_0 = result_34[i_10*72+:72];
    wire [2:0] zipWith_in2_0;
    assign zipWith_in2_0 = c$vec2_0[i_10*3+:3];
    wire [74:0] c$n_0;
    assign c$n_0 = {zipWith_in1_0,   zipWith_in2_0};


    assign c$ws_app_arg_1[i_10*75+:75] = c$n_0;
  end
  endgenerate
  // zipWith end

  // imap begin
  genvar i_11;
  generate
  for (i_11=0; i_11 < 3; i_11 = i_11 + 1) begin : imap_0
    wire [2-1:0] map_index_0;
    wire [74:0] map_in_0;
    assign map_in_0 = c$ws_app_arg_1[i_11*75+:75];
    wire [2:0] map_out_0;

    assign map_index_0 = 2'd2 - i_11[0+:2];
    wire [2:0] c$case_alt_14;
    // spec.hs:203:1-70
    wire [7:0] t_10;
    // spec.hs:203:1-70
    wire [71:0] x_7;
    assign map_out_0 = c$case_alt_14;

    assign c$case_alt_14 = (t_10 == out1Level2TagOut0) ? {1'b1,map_index_0} : map_in_0[2:0];

    assign t_10 = x_7[71:64];

    assign x_7 = map_in_0[74:3];


    assign c$ws_app_arg_2[i_11*3+:3] = map_out_0;
  end
  endgenerate
  // imap end

  // index begin
  wire [71:0] vecArray_0 [0:3-1];
  genvar i_12;
  generate
  for (i_12=0; i_12 < 3; i_12=i_12+1) begin : mk_array_0
    assign vecArray_0[(3-1)-i_12] = result_34[i_12*72+:72];
  end
  endgenerate
  assign c$case_scrut_1 = vecArray_0[($unsigned({{(64-2) {1'b0}},i_0}))];
  // index end

  assign c$case_scrut_2 = ws_0[12-1 -: 3];

  assign result_25 = c$case_scrut_2[2:2] ? {out1Level2TagOut0,
                                            $signed(c$case_scrut_1[63:0])} : {out1Level2TagOut0,
                                                                              64'sd0};

  assign i_0 = c$case_scrut_2[1:0];

  assign ws_0 = {c$ws_app_arg_2,{1'b0,2'bxx}};

  assign result_26 = result_20 ? t_5 : result_27;

  // register begin
  always @(posedge clk or  posedge  rst) begin : result_27_register
    if ( rst) begin
      result_27 <= {{8'd6,   64'sd0},   {8'd6,   64'sd0},   {8'd6,   64'sd0}};
    end else if (en) begin
      result_27 <= result_26;
    end
  end
  // register end

  assign t_projection_4 = ({result_27,{out1Level2TagOut1,   (x_0 + y)}});

  assign t_5 = t_projection_4[215:0];

  assign x_0 = $signed(result_25[63:0]);

  assign y = $signed(result_24[63:0]);

  wire  iterateI_ho1_0_res_6;
  wire  iterateI_ho1_1_res_4;
  reg  c$bb_res_res_18 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_18_delay
    if (en) begin
      c$bb_res_res_18 <= p0;
    end
  end
  // delay end

  assign iterateI_ho1_0_res_6 = c$bb_res_res_18;



  reg  c$bb_res_res_19 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_19_delay
    if (en) begin
      c$bb_res_res_19 <= iterateI_ho1_0_res_6;
    end
  end
  // delay end

  assign iterateI_ho1_1_res_4 = c$bb_res_res_19;



  assign c$app_arg_6 = {p0,
                        iterateI_ho1_0_res_6,   iterateI_ho1_1_res_4};



  assign result_28 = c$app_arg_6[1-1:0];

  wire  iterateI_ho1_0_res_7;
  reg  c$bb_res_res_20 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_20_delay
    if (en) begin
      c$bb_res_res_20 <= input0HasData;
    end
  end
  // delay end

  assign iterateI_ho1_0_res_7 = c$bb_res_res_20;



  assign c$app_arg_7 = {input0HasData,
                        iterateI_ho1_0_res_7};



  assign result_29 = c$app_arg_7[1-1:0];

  // delay begin
  always @(posedge clk) begin : c$ds_case_scrut_delay
    if (en) begin
      c$ds_case_scrut <= input0;
    end
  end
  // delay end

  // register begin
  always @(posedge clk or  posedge  rst) begin : result_30_register
    if ( rst) begin
      result_30 <= {8'd6,   64'sd0};
    end else if (en) begin
      result_30 <= c$result_app_arg;
    end
  end
  // register end

  assign c$result_app_arg = result_29 ? {t,
                                         $signed(c$ds_case_scrut[64:1])} : result_30;

  assign c$out0_case_alt = (tag == out0Level1TagIn0) ? {tag,
                                                        dta_0} : {out0Level1TagIn0,   64'sd0};

  assign c$vec2_1 = (ws_1[9-1 : 0]);

  // zipWith start
  genvar i_13;
  generate
  for (i_13 = 0; i_13 < 3; i_13 = i_13 + 1) begin : zipWith_1
    wire [71:0] zipWith_in1_1;
    assign zipWith_in1_1 = result_27[i_13*72+:72];
    wire [2:0] zipWith_in2_1;
    assign zipWith_in2_1 = c$vec2_1[i_13*3+:3];
    wire [74:0] c$n_1;
    assign c$n_1 = {zipWith_in1_1,   zipWith_in2_1};


    assign c$ws_app_arg_3[i_13*75+:75] = c$n_1;
  end
  endgenerate
  // zipWith end

  // imap begin
  genvar i_14;
  generate
  for (i_14=0; i_14 < 3; i_14 = i_14 + 1) begin : imap_1
    wire [2-1:0] map_index_1;
    wire [74:0] map_in_1;
    assign map_in_1 = c$ws_app_arg_3[i_14*75+:75];
    wire [2:0] map_out_1;

    assign map_index_1 = 2'd2 - i_14[0+:2];
    wire [2:0] c$case_alt_15;
    // spec.hs:195:1-72
    wire [7:0] t_11;
    // spec.hs:195:1-72
    wire [71:0] x_8;
    assign map_out_1 = c$case_alt_15;

    assign c$case_alt_15 = (t_11 == result_32) ? {1'b1,map_index_1} : map_in_1[2:0];

    assign t_11 = x_8[71:64];

    assign x_8 = map_in_1[74:3];


    assign c$ws_app_arg_4[i_14*3+:3] = map_out_1;
  end
  endgenerate
  // imap end

  // index begin
  wire [71:0] vecArray_1 [0:3-1];
  genvar i_15;
  generate
  for (i_15=0; i_15 < 3; i_15=i_15+1) begin : mk_array_1
    assign vecArray_1[(3-1)-i_15] = result_27[i_15*72+:72];
  end
  endgenerate
  assign c$case_scrut_3 = vecArray_1[($unsigned({{(64-2) {1'b0}},i_1}))];
  // index end

  assign c$case_scrut_4 = ws_1[12-1 -: 3];

  assign result_31 = c$case_scrut_4[2:2] ? {out0Level1TagOut1,
                                            $signed(c$case_scrut_3[63:0])} : {out0Level1TagOut1,
                                                                              64'sd2};

  assign result_32 = (out0Level1TagOut1 > 8'd3) ? c$app_arg_8 : (c$app_arg_8 + 8'd5);

  assign c$app_arg_8 = out0Level1TagOut1 - 8'd3;

  assign i_1 = c$case_scrut_4[1:0];

  assign ws_1 = {c$ws_app_arg_4,{1'b0,2'bxx}};

  assign result_33 = result_28 ? t_6 : result_34;

  // register begin
  always @(posedge clk or  posedge  rst) begin : result_34_register
    if ( rst) begin
      result_34 <= {{8'd6,   64'sd0},   {8'd6,   64'sd0},   {8'd6,   64'sd0}};
    end else if (en) begin
      result_34 <= result_33;
    end
  end
  // register end

  assign t_projection_6 = ({result_34,{out0Level1TagOut0,   (x_1 + y_0)}});

  assign t_6 = t_projection_6[215:0];

  assign x_1 = $signed(c$out0_case_alt[63:0]);

  assign y_0 = $signed(result_31[63:0]);

  assign c$vec2_2 = (ws_2[9-1 : 0]);

  // zipWith start
  genvar i_16;
  generate
  for (i_16 = 0; i_16 < 3; i_16 = i_16 + 1) begin : zipWith_2
    wire [71:0] zipWith_in1_2;
    assign zipWith_in1_2 = result_34[i_16*72+:72];
    wire [2:0] zipWith_in2_2;
    assign zipWith_in2_2 = c$vec2_2[i_16*3+:3];
    wire [74:0] c$n_2;
    assign c$n_2 = {zipWith_in1_2,   zipWith_in2_2};


    assign c$ws_app_arg_5[i_16*75+:75] = c$n_2;
  end
  endgenerate
  // zipWith end

  // imap begin
  genvar i_17;
  generate
  for (i_17=0; i_17 < 3; i_17 = i_17 + 1) begin : imap_2
    wire [2-1:0] map_index_2;
    wire [74:0] map_in_2;
    assign map_in_2 = c$ws_app_arg_5[i_17*75+:75];
    wire [2:0] map_out_2;

    assign map_index_2 = 2'd2 - i_17[0+:2];
    wire [2:0] c$case_alt_16;
    // spec.hs:203:1-70
    wire [7:0] t_12;
    // spec.hs:203:1-70
    wire [71:0] x_9;
    assign map_out_2 = c$case_alt_16;

    assign c$case_alt_16 = (t_12 == level5TagOut0) ? {1'b1,map_index_2} : map_in_2[2:0];

    assign t_12 = x_9[71:64];

    assign x_9 = map_in_2[74:3];


    assign c$ws_app_arg_6[i_17*3+:3] = map_out_2;
  end
  endgenerate
  // imap end

  // index begin
  wire [71:0] vecArray_2 [0:3-1];
  genvar i_18;
  generate
  for (i_18=0; i_18 < 3; i_18=i_18+1) begin : mk_array_2
    assign vecArray_2[(3-1)-i_18] = result_34[i_18*72+:72];
  end
  endgenerate
  assign c$case_scrut_5 = vecArray_2[($unsigned({{(64-2) {1'b0}},i_2}))];
  // index end

  assign c$case_scrut_6 = ws_2[12-1 -: 3];

  assign result_35 = c$case_scrut_6[2:2] ? {level5TagOut0,
                                            $signed(c$case_scrut_5[63:0])} : {level5TagOut0,
                                                                              64'sd0};

  assign i_2 = c$case_scrut_6[1:0];

  assign ws_2 = {c$ws_app_arg_6,{1'b0,2'bxx}};

  wire  iterateI_ho1_0_res_8;
  wire  iterateI_ho1_1_res_5;
  wire  iterateI_ho1_2_res_3;
  wire  iterateI_ho1_3_res_1;
  wire  iterateI_ho1_4_res_0;
  wire  iterateI_ho1_5_res;
  reg  c$bb_res_res_21 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_21_delay
    if (en) begin
      c$bb_res_res_21 <= p0;
    end
  end
  // delay end

  assign iterateI_ho1_0_res_8 = c$bb_res_res_21;



  reg  c$bb_res_res_22 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_22_delay
    if (en) begin
      c$bb_res_res_22 <= iterateI_ho1_0_res_8;
    end
  end
  // delay end

  assign iterateI_ho1_1_res_5 = c$bb_res_res_22;



  reg  c$bb_res_res_23 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_23_delay
    if (en) begin
      c$bb_res_res_23 <= iterateI_ho1_1_res_5;
    end
  end
  // delay end

  assign iterateI_ho1_2_res_3 = c$bb_res_res_23;



  reg  c$bb_res_res_24 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_24_delay
    if (en) begin
      c$bb_res_res_24 <= iterateI_ho1_2_res_3;
    end
  end
  // delay end

  assign iterateI_ho1_3_res_1 = c$bb_res_res_24;



  reg  c$bb_res_res_25 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_25_delay
    if (en) begin
      c$bb_res_res_25 <= iterateI_ho1_3_res_1;
    end
  end
  // delay end

  assign iterateI_ho1_4_res_0 = c$bb_res_res_25;



  reg  c$bb_res_res_26 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_26_delay
    if (en) begin
      c$bb_res_res_26 <= iterateI_ho1_4_res_0;
    end
  end
  // delay end

  assign iterateI_ho1_5_res = c$bb_res_res_26;



  assign c$app_arg_9 = {p0,
                        iterateI_ho1_0_res_8,   iterateI_ho1_1_res_5,
                        iterateI_ho1_2_res_3,   iterateI_ho1_3_res_1,
                        iterateI_ho1_4_res_0,   iterateI_ho1_5_res};



  assign result_36 = c$app_arg_9[1-1:0];

  assign c$vec2_3 = (ws_3[9-1 : 0]);

  // zipWith start
  genvar i_19;
  generate
  for (i_19 = 0; i_19 < 3; i_19 = i_19 + 1) begin : zipWith_3
    wire [71:0] zipWith_in1_3;
    assign zipWith_in1_3 = result_27[i_19*72+:72];
    wire [2:0] zipWith_in2_3;
    assign zipWith_in2_3 = c$vec2_3[i_19*3+:3];
    wire [74:0] c$n_3;
    assign c$n_3 = {zipWith_in1_3,   zipWith_in2_3};


    assign c$ws_app_arg_7[i_19*75+:75] = c$n_3;
  end
  endgenerate
  // zipWith end

  // imap begin
  genvar i_20;
  generate
  for (i_20=0; i_20 < 3; i_20 = i_20 + 1) begin : imap_3
    wire [2-1:0] map_index_3;
    wire [74:0] map_in_3;
    assign map_in_3 = c$ws_app_arg_7[i_20*75+:75];
    wire [2:0] map_out_3;

    assign map_index_3 = 2'd2 - i_20[0+:2];
    wire [2:0] c$case_alt_17;
    // spec.hs:203:1-70
    wire [7:0] t_13;
    // spec.hs:203:1-70
    wire [71:0] x_10;
    assign map_out_3 = c$case_alt_17;

    assign c$case_alt_17 = (t_13 == level5TagOut1) ? {1'b1,map_index_3} : map_in_3[2:0];

    assign t_13 = x_10[71:64];

    assign x_10 = map_in_3[74:3];


    assign c$ws_app_arg_8[i_20*3+:3] = map_out_3;
  end
  endgenerate
  // imap end

  // index begin
  wire [71:0] vecArray_3 [0:3-1];
  genvar i_21;
  generate
  for (i_21=0; i_21 < 3; i_21=i_21+1) begin : mk_array_3
    assign vecArray_3[(3-1)-i_21] = result_27[i_21*72+:72];
  end
  endgenerate
  assign c$case_scrut_7 = vecArray_3[($unsigned({{(64-2) {1'b0}},i_3}))];
  // index end

  assign c$case_scrut_8 = ws_3[12-1 -: 3];

  assign result_37 = c$case_scrut_8[2:2] ? {level5TagOut1,
                                            $signed(c$case_scrut_7[63:0])} : {level5TagOut1,
                                                                              64'sd0};

  assign i_3 = c$case_scrut_8[1:0];

  assign ws_3 = {c$ws_app_arg_8,{1'b0,2'bxx}};

  wire  iterateI_ho1_0_res_9;
  wire  iterateI_ho1_1_res_6;
  wire  iterateI_ho1_2_res_4;
  wire  iterateI_ho1_3_res_2;
  wire  iterateI_ho1_4_res_1;
  wire  iterateI_ho1_5_res_0;
  reg  c$bb_res_res_27 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_27_delay
    if (en) begin
      c$bb_res_res_27 <= p2;
    end
  end
  // delay end

  assign iterateI_ho1_0_res_9 = c$bb_res_res_27;



  reg  c$bb_res_res_28 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_28_delay
    if (en) begin
      c$bb_res_res_28 <= iterateI_ho1_0_res_9;
    end
  end
  // delay end

  assign iterateI_ho1_1_res_6 = c$bb_res_res_28;



  reg  c$bb_res_res_29 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_29_delay
    if (en) begin
      c$bb_res_res_29 <= iterateI_ho1_1_res_6;
    end
  end
  // delay end

  assign iterateI_ho1_2_res_4 = c$bb_res_res_29;



  reg  c$bb_res_res_30 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_30_delay
    if (en) begin
      c$bb_res_res_30 <= iterateI_ho1_2_res_4;
    end
  end
  // delay end

  assign iterateI_ho1_3_res_2 = c$bb_res_res_30;



  reg  c$bb_res_res_31 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_31_delay
    if (en) begin
      c$bb_res_res_31 <= iterateI_ho1_3_res_2;
    end
  end
  // delay end

  assign iterateI_ho1_4_res_1 = c$bb_res_res_31;



  reg  c$bb_res_res_32 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_32_delay
    if (en) begin
      c$bb_res_res_32 <= iterateI_ho1_4_res_1;
    end
  end
  // delay end

  assign iterateI_ho1_5_res_0 = c$bb_res_res_32;



  assign c$app_arg_10 = {p2,
                         iterateI_ho1_0_res_9,   iterateI_ho1_1_res_6,
                         iterateI_ho1_2_res_4,   iterateI_ho1_3_res_2,
                         iterateI_ho1_4_res_1,   iterateI_ho1_5_res_0};



  assign result_38 = c$app_arg_10[1-1:0];

  wire  iterateI_ho1_0_res_10;
  wire  iterateI_ho1_1_res_7;
  wire  iterateI_ho1_2_res_5;
  wire  iterateI_ho1_3_res_3;
  wire  iterateI_ho1_4_res_2;
  reg  c$bb_res_res_33 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_33_delay
    if (en) begin
      c$bb_res_res_33 <= p3;
    end
  end
  // delay end

  assign iterateI_ho1_0_res_10 = c$bb_res_res_33;



  reg  c$bb_res_res_34 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_34_delay
    if (en) begin
      c$bb_res_res_34 <= iterateI_ho1_0_res_10;
    end
  end
  // delay end

  assign iterateI_ho1_1_res_7 = c$bb_res_res_34;



  reg  c$bb_res_res_35 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_35_delay
    if (en) begin
      c$bb_res_res_35 <= iterateI_ho1_1_res_7;
    end
  end
  // delay end

  assign iterateI_ho1_2_res_5 = c$bb_res_res_35;



  reg  c$bb_res_res_36 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_36_delay
    if (en) begin
      c$bb_res_res_36 <= iterateI_ho1_2_res_5;
    end
  end
  // delay end

  assign iterateI_ho1_3_res_3 = c$bb_res_res_36;



  reg  c$bb_res_res_37 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_37_delay
    if (en) begin
      c$bb_res_res_37 <= iterateI_ho1_3_res_3;
    end
  end
  // delay end

  assign iterateI_ho1_4_res_2 = c$bb_res_res_37;



  assign c$app_arg_11 = {p3,
                         iterateI_ho1_0_res_10,   iterateI_ho1_1_res_7,
                         iterateI_ho1_2_res_5,   iterateI_ho1_3_res_3,
                         iterateI_ho1_4_res_2};



  assign result_39 = c$app_arg_11[1-1:0];

  assign c$vec2_4 = (ws_4[9-1 : 0]);

  // zipWith start
  genvar i_22;
  generate
  for (i_22 = 0; i_22 < 3; i_22 = i_22 + 1) begin : zipWith_4
    wire [71:0] zipWith_in1_4;
    assign zipWith_in1_4 = result_34[i_22*72+:72];
    wire [2:0] zipWith_in2_4;
    assign zipWith_in2_4 = c$vec2_4[i_22*3+:3];
    wire [74:0] c$n_4;
    assign c$n_4 = {zipWith_in1_4,   zipWith_in2_4};


    assign c$ws_app_arg_9[i_22*75+:75] = c$n_4;
  end
  endgenerate
  // zipWith end

  // imap begin
  genvar i_23;
  generate
  for (i_23=0; i_23 < 3; i_23 = i_23 + 1) begin : imap_4
    wire [2-1:0] map_index_4;
    wire [74:0] map_in_4;
    assign map_in_4 = c$ws_app_arg_9[i_23*75+:75];
    wire [2:0] map_out_4;

    assign map_index_4 = 2'd2 - i_23[0+:2];
    wire [2:0] c$case_alt_18;
    // spec.hs:203:1-70
    wire [7:0] t_14;
    // spec.hs:203:1-70
    wire [71:0] x_11;
    assign map_out_4 = c$case_alt_18;

    assign c$case_alt_18 = (t_14 == out2Level4TagOut0) ? {1'b1,map_index_4} : map_in_4[2:0];

    assign t_14 = x_11[71:64];

    assign x_11 = map_in_4[74:3];


    assign c$ws_app_arg_10[i_23*3+:3] = map_out_4;
  end
  endgenerate
  // imap end

  // index begin
  wire [71:0] vecArray_4 [0:3-1];
  genvar i_24;
  generate
  for (i_24=0; i_24 < 3; i_24=i_24+1) begin : mk_array_4
    assign vecArray_4[(3-1)-i_24] = result_34[i_24*72+:72];
  end
  endgenerate
  assign c$case_scrut_9 = vecArray_4[($unsigned({{(64-2) {1'b0}},i_4}))];
  // index end

  assign c$case_scrut_10 = ws_4[12-1 -: 3];

  assign result_40 = c$case_scrut_10[2:2] ? {out2Level4TagOut0,
                                             $signed(c$case_scrut_9[63:0])} : {out2Level4TagOut0,
                                                                               64'sd1};

  assign i_4 = c$case_scrut_10[1:0];

  assign ws_4 = {c$ws_app_arg_10,{1'b0,2'bxx}};

  assign sig = slides | p2;

  wire  iterateI_ho1_0_res_11;
  wire  iterateI_ho1_1_res_8;
  wire  iterateI_ho1_2_res_6;
  wire  iterateI_ho1_3_res_4;
  reg  c$bb_res_res_38 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_38_delay
    if (en) begin
      c$bb_res_res_38 <= sig;
    end
  end
  // delay end

  assign iterateI_ho1_0_res_11 = c$bb_res_res_38;



  reg  c$bb_res_res_39 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_39_delay
    if (en) begin
      c$bb_res_res_39 <= iterateI_ho1_0_res_11;
    end
  end
  // delay end

  assign iterateI_ho1_1_res_8 = c$bb_res_res_39;



  reg  c$bb_res_res_40 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_40_delay
    if (en) begin
      c$bb_res_res_40 <= iterateI_ho1_1_res_8;
    end
  end
  // delay end

  assign iterateI_ho1_2_res_6 = c$bb_res_res_40;



  reg  c$bb_res_res_41 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_41_delay
    if (en) begin
      c$bb_res_res_41 <= iterateI_ho1_2_res_6;
    end
  end
  // delay end

  assign iterateI_ho1_3_res_4 = c$bb_res_res_41;



  assign c$app_arg_12 = {sig,
                         iterateI_ho1_0_res_11,   iterateI_ho1_1_res_8,
                         iterateI_ho1_2_res_6,   iterateI_ho1_3_res_4};



  assign result_41 = c$app_arg_12[1-1:0];

  wire  iterateI_ho1_0_res_12;
  wire  iterateI_ho1_1_res_9;
  wire  iterateI_ho1_2_res_7;
  wire  iterateI_ho1_3_res_5;
  reg  c$bb_res_res_42 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_42_delay
    if (en) begin
      c$bb_res_res_42 <= slides;
    end
  end
  // delay end

  assign iterateI_ho1_0_res_12 = c$bb_res_res_42;



  reg  c$bb_res_res_43 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_43_delay
    if (en) begin
      c$bb_res_res_43 <= iterateI_ho1_0_res_12;
    end
  end
  // delay end

  assign iterateI_ho1_1_res_9 = c$bb_res_res_43;



  reg  c$bb_res_res_44 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_44_delay
    if (en) begin
      c$bb_res_res_44 <= iterateI_ho1_1_res_9;
    end
  end
  // delay end

  assign iterateI_ho1_2_res_7 = c$bb_res_res_44;



  reg  c$bb_res_res_45 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_45_delay
    if (en) begin
      c$bb_res_res_45 <= iterateI_ho1_2_res_7;
    end
  end
  // delay end

  assign iterateI_ho1_3_res_5 = c$bb_res_res_45;



  assign c$app_arg_13 = {slides,
                         iterateI_ho1_0_res_12,   iterateI_ho1_1_res_9,
                         iterateI_ho1_2_res_7,   iterateI_ho1_3_res_5};



  assign result_42 = c$app_arg_13[1-1:0];

  assign c$vec2_5 = (ws_5[9-1 : 0]);

  // zipWith start
  genvar i_25;
  generate
  for (i_25 = 0; i_25 < 3; i_25 = i_25 + 1) begin : zipWith_5
    wire [71:0] zipWith_in1_5;
    assign zipWith_in1_5 = result_27[i_25*72+:72];
    wire [2:0] zipWith_in2_5;
    assign zipWith_in2_5 = c$vec2_5[i_25*3+:3];
    wire [74:0] c$n_5;
    assign c$n_5 = {zipWith_in1_5,   zipWith_in2_5};


    assign c$ws_app_arg_11[i_25*75+:75] = c$n_5;
  end
  endgenerate
  // zipWith end

  // imap begin
  genvar i_26;
  generate
  for (i_26=0; i_26 < 3; i_26 = i_26 + 1) begin : imap_5
    wire [2-1:0] map_index_5;
    wire [74:0] map_in_5;
    assign map_in_5 = c$ws_app_arg_11[i_26*75+:75];
    wire [2:0] map_out_5;

    assign map_index_5 = 2'd2 - i_26[0+:2];
    wire [2:0] c$case_alt_19;
    // spec.hs:203:1-70
    wire [7:0] t_15;
    // spec.hs:203:1-70
    wire [71:0] x_12;
    assign map_out_5 = c$case_alt_19;

    assign c$case_alt_19 = (t_15 == sw0Level3TagOut1) ? {1'b1,map_index_5} : map_in_5[2:0];

    assign t_15 = x_12[71:64];

    assign x_12 = map_in_5[74:3];


    assign c$ws_app_arg_12[i_26*3+:3] = map_out_5;
  end
  endgenerate
  // imap end

  // index begin
  wire [71:0] vecArray_5 [0:3-1];
  genvar i_27;
  generate
  for (i_27=0; i_27 < 3; i_27=i_27+1) begin : mk_array_5
    assign vecArray_5[(3-1)-i_27] = result_27[i_27*72+:72];
  end
  endgenerate
  assign c$case_scrut_11 = vecArray_5[($unsigned({{(64-2) {1'b0}},i_5}))];
  // index end

  assign c$case_scrut_12 = ws_5[12-1 -: 3];

  assign result_43 = c$case_scrut_12[2:2] ? {sw0Level3TagOut1,
                                             $signed(c$case_scrut_11[63:0])} : {sw0Level3TagOut1,
                                                                                64'sd0};

  assign i_5 = c$case_scrut_12[1:0];

  assign ws_5 = {c$ws_app_arg_12,{1'b0,2'bxx}};

  wire  iterateI_ho1_0_res_13;
  wire  iterateI_ho1_1_res_10;
  wire  iterateI_ho1_2_res_8;
  wire  iterateI_ho1_3_res_6;
  reg  c$bb_res_res_46 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_46_delay
    if (en) begin
      c$bb_res_res_46 <= p2;
    end
  end
  // delay end

  assign iterateI_ho1_0_res_13 = c$bb_res_res_46;



  reg  c$bb_res_res_47 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_47_delay
    if (en) begin
      c$bb_res_res_47 <= iterateI_ho1_0_res_13;
    end
  end
  // delay end

  assign iterateI_ho1_1_res_10 = c$bb_res_res_47;



  reg  c$bb_res_res_48 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_48_delay
    if (en) begin
      c$bb_res_res_48 <= iterateI_ho1_1_res_10;
    end
  end
  // delay end

  assign iterateI_ho1_2_res_8 = c$bb_res_res_48;



  reg  c$bb_res_res_49 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_49_delay
    if (en) begin
      c$bb_res_res_49 <= iterateI_ho1_2_res_8;
    end
  end
  // delay end

  assign iterateI_ho1_3_res_6 = c$bb_res_res_49;



  assign c$app_arg_14 = {p2,
                         iterateI_ho1_0_res_13,
                         iterateI_ho1_1_res_10,   iterateI_ho1_2_res_8,
                         iterateI_ho1_3_res_6};



  assign result_44 = c$app_arg_14[1-1:0];

  assign y_1 = dta;

  assign dta = $signed(result_43[63:0]);

  assign x_projection_11 = $signed(win[256-1 -: 64]);

  assign x_2 = x_projection_11;

  assign win = window[255:0];

  // register begin
  always @(posedge clk or  posedge  rst) begin : window_register
    if ( rst) begin
      window <= {8'd6,   {64'sd0,   64'sd0,   64'sd0,   64'sd0}};
    end else if (en) begin
      window <= result_45;
    end
  end
  // register end

  assign result_45 = result_41 ? t_7 : window;

  assign t_7 = {sw0Level3TagSw0,   result_46};

  assign result_46 = result_42 ? c$t_case_alt : c$t_case_alt_0;

  assign c$t_case_alt_sel_alt_t_0 = ({64'sd0,lastBucketUpdated});

  assign c$t_case_alt_sel_alt_f_0 = ({64'sd0,win});

  assign c$t_case_alt = result_44 ? c$t_case_alt_sel_alt_t_0[319:64] : c$t_case_alt_sel_alt_f_0[319:64];

  assign c$t_case_alt_0 = result_44 ? lastBucketUpdated : win;

  // vector replace begin
  genvar i_28;
  generate
  for (i_28=0;i_28<4;i_28=i_28+1) begin : vector_replace
    assign lastBucketUpdated[(3-i_28)*64+:64] = (64'sd0) == i_28 ? ((x_2 + y_1)) : win[(3-i_28)*64+:64];
  end
  endgenerate
  // vector replace end

  assign result_47 = result_39 ? t_8 : result_48;

  // register begin
  always @(posedge clk or  posedge  rst) begin : result_48_register
    if ( rst) begin
      result_48 <= {8'd6,   64'sd0};
    end else if (en) begin
      result_48 <= result_47;
    end
  end
  // register end

  assign t_8 = {out2Level4TagOut2,   (x_3 + y_2)};

  assign c$vec = window[255:0];

  wire [191:0] vec;
  wire signed [63:0] acc_2_0;
  wire signed [63:0] acc_1;
  wire signed [63:0] acc_2;
  wire signed [63:0] acc_1_0;
  wire signed [63:0] acc_3;
  assign ds1 = acc_2_0;

  assign vec = (c$vec[192-1 : 0]);

  assign acc_1 = $signed(vec[191:128]);

  assign acc_2 = $signed(vec[127:64]);

  assign acc_3 = $signed(vec[63:0]);

  wire signed [63:0] x_13;
  wire signed [63:0] y_4;
  wire signed [63:0] c$case_alt_20;
  assign acc_1_0 = c$case_alt_20;

  assign x_13 = acc_1;

  assign y_4 = acc_2;

  assign c$case_alt_20 = (x_13 + y_4);



  wire signed [63:0] x_14;
  wire signed [63:0] y_5;
  wire signed [63:0] c$case_alt_21;
  assign acc_2_0 = c$case_alt_21;

  assign x_14 = acc_1_0;

  assign y_5 = acc_3;

  assign c$case_alt_21 = (x_14 + y_5);





  assign x_3 = $signed(result_40[63:0]);

  assign y_2 = ds1;

  wire  iterateI_ho1_0_res_14;
  wire  iterateI_ho1_1_res_11;
  wire  iterateI_ho1_2_res_9;
  wire  iterateI_ho1_3_res_7;
  wire  iterateI_ho1_4_res_3;
  wire  iterateI_ho1_5_res_1;
  reg  c$bb_res_res_50 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_50_delay
    if (en) begin
      c$bb_res_res_50 <= p3;
    end
  end
  // delay end

  assign iterateI_ho1_0_res_14 = c$bb_res_res_50;



  reg  c$bb_res_res_51 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_51_delay
    if (en) begin
      c$bb_res_res_51 <= iterateI_ho1_0_res_14;
    end
  end
  // delay end

  assign iterateI_ho1_1_res_11 = c$bb_res_res_51;



  reg  c$bb_res_res_52 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_52_delay
    if (en) begin
      c$bb_res_res_52 <= iterateI_ho1_1_res_11;
    end
  end
  // delay end

  assign iterateI_ho1_2_res_9 = c$bb_res_res_52;



  reg  c$bb_res_res_53 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_53_delay
    if (en) begin
      c$bb_res_res_53 <= iterateI_ho1_2_res_9;
    end
  end
  // delay end

  assign iterateI_ho1_3_res_7 = c$bb_res_res_53;



  reg  c$bb_res_res_54 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_54_delay
    if (en) begin
      c$bb_res_res_54 <= iterateI_ho1_3_res_7;
    end
  end
  // delay end

  assign iterateI_ho1_4_res_3 = c$bb_res_res_54;



  reg  c$bb_res_res_55 = 1'b0;
  // delay begin
  always @(posedge clk) begin : c$bb_res_res_55_delay
    if (en) begin
      c$bb_res_res_55 <= iterateI_ho1_4_res_3;
    end
  end
  // delay end

  assign iterateI_ho1_5_res_1 = c$bb_res_res_55;



  assign c$app_arg_15 = {p3,
                         iterateI_ho1_0_res_14,
                         iterateI_ho1_1_res_11,   iterateI_ho1_2_res_9,
                         iterateI_ho1_3_res_7,   iterateI_ho1_4_res_3,
                         iterateI_ho1_5_res_1};



  assign result_49 = c$app_arg_15[1-1:0];

  assign result_50 = {{1'b1,
                       {{$signed(result_35[63:0]),   result_36},
                        {$signed(result_37[63:0]),   result_38},
                        {$signed(result_48[63:0]),   result_49}}},
                      {pacings,   slides}};

  assign tag = result_30[71:64];

  assign dta_0 = $signed(result_30[63:0]);

  assign slides = result_51[3:3];

  assign input0 = result_51[133:69];

  assign input0HasData = input0[0:0];

  assign input1HasData = input2[0:0];

  assign p0 = pacings[2:2];

  assign pacings = result_51[2:0];

  assign curTags = {t,   t_0,   t_1,   t_2,
                    t_3,   t_1};

  assign input2 = result_51[68:4];

  assign out0Level1TagIn0 = result_15[47:40];

  assign out0Level1TagOut0 = result_15[31:24];

  assign out0Level1TagOut1 = result_15[23:16];

  assign out1Level2TagIn1 = result_16[39:32];

  assign out1Level2TagOut0 = result_16[31:24];

  assign out1Level2TagOut1 = result_16[23:16];

  assign out2Level4TagOut0 = result_18[31:24];

  assign p2 = pacings[1:1];

  assign p3 = pacings[0:0];

  assign sw0Level3TagOut1 = result_17[23:16];

  assign sw0Level3TagSw0 = result_17[7:0];

  assign level5TagOut0 = result_19[31:24];

  assign level5TagOut1 = result_19[23:16];

  assign out2Level4TagOut2 = result_18[15:8];

  assign result_51 = {c$app_arg_18,
                      c$app_arg_17,   c$app_arg_16};

  // register begin
  always @(posedge clk or  posedge  rst) begin : c$app_arg_16_register
    if ( rst) begin
      c$app_arg_16 <= {{{64'sd0,   1'b0},   {64'sd0,   1'b0}},   1'b0,   {1'b0,   1'b0,   1'b0}};
    end else if (en) begin
      c$app_arg_16 <= c$case_alt;
    end
  end
  // register end

  assign c$case_alt = qPush ? c$case_alt_0 : c$case_alt_1;

  assign c$case_alt_0 = qPop ? c$case_alt_2 : {{{64'sd0,
                                                 1'b0},   {64'sd0,   1'b0}},   1'b0,   {1'b0,
                                                                                        1'b0,   1'b0}};

  assign c$case_alt_1 = qPop ? c$case_alt_3 : {{{64'sd0,
                                                 1'b0},   {64'sd0,   1'b0}},   1'b0,   {1'b0,
                                                                                        1'b0,   1'b0}};

  always @(*) begin
    case(x_4)
      64'sd0 : c$case_alt_2 = qData;
      default : c$case_alt_2 = c$case_alt_4;
    endcase
  end

  always @(*) begin
    case(x_4)
      64'sd0 : c$case_alt_3 = {{{64'sd0,   1'b0},
                                {64'sd0,   1'b0}},   1'b0,   {1'b0,   1'b0,
                                                              1'b0}};
      default : c$case_alt_3 = c$case_alt_4;
    endcase
  end

  // index begin
  wire [133:0] vecArray_6 [0:2-1];
  genvar i_29;
  generate
  for (i_29=0; i_29 < 2; i_29=i_29+1) begin : mk_array_6
    assign vecArray_6[(2-1)-i_29] = buffer[i_29*134+:134];
  end
  endgenerate
  assign c$case_alt_4 = vecArray_6[c$cursor_case_alt_4];
  // index end

  // register begin
  always @(posedge clk or  posedge  rst) begin : c$app_arg_17_register
    if ( rst) begin
      c$app_arg_17 <= 1'b0;
    end else if (en) begin
      c$app_arg_17 <= c$case_alt_5;
    end
  end
  // register end

  assign c$case_alt_5 = qPush ? c$case_alt_6 : c$case_alt_7;

  assign c$case_alt_6 = qPop ? 1'b1 : c$case_alt_8;

  assign c$case_alt_7 = qPop ? c$case_alt_9 : c$case_alt_8;

  assign c$case_alt_8 = qPop ? ({1 {1'bx}}) : 1'b0;

  always @(*) begin
    case(x_4)
      64'sd0 : c$case_alt_9 = 1'b0;
      default : c$case_alt_9 = 1'b1;
    endcase
  end

  // register begin
  always @(posedge clk or  posedge  rst) begin : c$app_arg_18_register
    if ( rst) begin
      c$app_arg_18 <= 1'b0;
    end else if (en) begin
      c$app_arg_18 <= c$case_alt_10;
    end
  end
  // register end

  assign c$case_alt_10 = qPush ? c$case_alt_11 : 1'b0;

  assign c$case_alt_11 = qPop ? 1'b1 : c$case_alt_12;

  assign c$tte_rhs = (x_4 != 64'sd2) ? 64'sd1 : 64'sd0;

  assign c$case_alt_12 = c$tte_rhs[0];

  // register begin
  always @(posedge clk or  posedge  rst) begin : buffer_register
    if ( rst) begin
      buffer <= {{{{64'sd0,   1'b0},   {64'sd0,   1'b0}},   1'b0,   {1'b0,   1'b0,   1'b0}},
   {{{64'sd0,   1'b0},   {64'sd0,   1'b0}},   1'b0,   {1'b0,   1'b0,   1'b0}}};
    end else if (en) begin
      buffer <= c$buffer_case_alt;
    end
  end
  // register end

  assign c$buffer_case_alt = qPush ? c$buffer_case_alt_0 : buffer;

  assign c$buffer_case_alt_sel_alt_t_1 = ({qData,buffer});

  assign c$buffer_case_alt_0 = qPop ? c$buffer_case_alt_sel_alt_t_1[401:134] : c$buffer_case_alt_1;

  assign c$buffer_case_alt_sel_alt_f_2 = ({qData,buffer});

  assign c$buffer_case_alt_1 = c$cursor_case_scrut ? buffer : c$buffer_case_alt_sel_alt_f_2[401:134];

  assign qData = result_2[133:0];

  assign x_4 = cursor;

  // register begin
  always @(posedge clk or  posedge  rst) begin : cursor_register
    if ( rst) begin
      cursor <= (64'sd0);
    end else if (en) begin
      cursor <= c$cursor_case_alt;
    end
  end
  // register end

  assign c$cursor_case_alt = qPush ? c$cursor_case_alt_0 : c$cursor_case_alt_2;

  assign c$cursor_case_alt_0 = qPop ? cursor : c$cursor_case_alt_1;

  assign c$cursor_case_alt_1 = c$cursor_case_scrut ? cursor : ((x_4 + 64'sd1));

  assign c$tte_rhs_0 = (x_4 == 64'sd2) ? 64'sd1 : 64'sd0;

  assign c$cursor_case_scrut = c$tte_rhs_0[0];

  assign c$cursor_case_alt_2 = qPop ? c$cursor_case_alt_3 : cursor;

  always @(*) begin
    case(x_4)
      64'sd0 : c$cursor_case_alt_3 = 64'sd0;
      default : c$cursor_case_alt_3 = c$cursor_case_alt_4;
    endcase
  end

  assign c$cursor_case_alt_4 = (x_4 - 64'sd1);

  assign result = {result_50[198:4],   {qPush,
                                        qPop,   result_51[135:135],   qPopValid,
                                        result_50[3:1],   result_50[0:0]}};

  assign qPopValid = result_51[134:134];

  assign qPush = result_2[134:134];

  assign qPop = result_50[199:199];

  assign result_0 = result[202:8];

  assign result_1 = result[7:0];

  assign result_0_0 = result_0[194:130];

  assign result_0_1 = result_0[129:65];

  assign result_0_2 = result_0[64:0];

  assign result_0_0_0 = $signed(result_0_0[64:1]);

  assign result_0_0_1 = result_0_0[0:0];

  assign result_0_1_0 = $signed(result_0_1[64:1]);

  assign result_0_1_1 = result_0_1[0:0];

  assign result_0_2_0 = $signed(result_0_2[64:1]);

  assign result_0_2_1 = result_0_2[0:0];

  assign result_1_0 = result_1[7:7];

  assign result_1_1 = result_1[6:6];

  assign result_1_2 = result_1[5:5];

  assign result_1_3 = result_1[4:4];

  assign result_1_4 = result_1[3:1];

  assign result_1_5 = result_1[0:0];

  assign result_1_4_0 = result_1_4[2:2];

  assign result_1_4_1 = result_1_4[1:1];

  assign result_1_4_2 = result_1_4[0:0];


endmodule

