<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE reference PUBLIC "-//OASIS//DTD DITA Reference//EN" "reference.dtd">
<reference xmlns:ditaarch="http://dita.oasis-open.org/architecture/2005/" class="- topic/topic       reference/reference " ditaarch:DITAArchVersion="1.2" id="lau1443436888356" xml:lang="en-us">
	<title class="- topic/title " id="TitleAArch64DebugFeatureRegister0_EL1">ID_AA64DFR0_EL1, AArch64 Debug Feature Register 0,
		EL1</title>
	<shortdesc class="- topic/shortdesc ">Provides top-level information about the debug system in
		AArch64.</shortdesc>
	<prolog class="- topic/prolog ">
		<permissions class="- topic/permissions " view="nonconfidential"/>
		
	</prolog>
	<refbody class="- topic/body        reference/refbody ">
		<section class="- topic/section ">
			<title class="- topic/title ">Bit field descriptions</title>
			<p class="- topic/p "> ID_AA64DFR0_EL1 is a 64-bit register, and is part of the Identification registers functional
				group.</p>
			<p class="- topic/p ">This register is Read Only.</p>
			
			<fig class="- topic/fig ">
				<title class="- topic/title ">ID_AA64DFR0_EL1 bit assignments</title>
				<image class="- topic/image " href="lau1443436914745.svg" id="image_g55_y1l_gv" placement="inline">
					<alt class="- topic/alt ">ID_AA64DFR0_EL1 bit assignments</alt>
				</image>
			</fig>	
			<dl class="- topic/dl ">
				
				<dlentry class="- topic/dlentry ">
					<dt class="- topic/dt ">RES0, [63:32]</dt>
					<dd class="- topic/dd ">
						<dl class="- topic/dl " compact="yes" outputclass="termwidthpc8">
							<dlentry class="- topic/dlentry ">
								<dt class="- topic/dt "><term class="- topic/term " outputclass="archterm">RES0</term></dt>
								<dd class="- topic/dd ">Reserved.</dd>
							</dlentry>
						</dl>
					</dd>
				</dlentry>
				
				
				
				
				
				<dlentry class="- topic/dlentry ">
					<dt class="- topic/dt ">CTX_CMPs, [31:28]</dt>
					<dd class="- topic/dd ">
						<p class="- topic/p ">Number of <term keyref="breakpoint">breakpoint</term>s that are context-aware, minus 1. These are the highest numbered
							s:</p>
						<dl class="- topic/dl " compact="yes" outputclass="termwidthpc8">
							<dlentry class="- topic/dlentry ">
								<dt class="- topic/dt "><ph class="- topic/ph " otherprops="g.number.hex">1</ph></dt>
								<dd class="- topic/dd ">Two s are context-aware.</dd>
							</dlentry>
						</dl>
					</dd>
				</dlentry>
				<dlentry class="- topic/dlentry ">
					<dt class="- topic/dt ">RES0, [27:24]</dt>
					<dd class="- topic/dd ">
						<dl class="- topic/dl " compact="yes" outputclass="termwidthpc8">
							<dlentry class="- topic/dlentry ">
								<dt class="- topic/dt "><term class="- topic/term " outputclass="archterm">RES0</term></dt>
								<dd class="- topic/dd ">Reserved.</dd>
							</dlentry>
						</dl>
					</dd>
				</dlentry>
				<dlentry class="- topic/dlentry ">
					<dt class="- topic/dt ">WRPs, [23:20]</dt>
					<dd class="- topic/dd ">
						<p class="- topic/p ">The number of <term keyref="watch">watch</term>points minus 1:</p>
						<dl class="- topic/dl " compact="yes" outputclass="termwidthpc8">
							<dlentry class="- topic/dlentry ">
								<dt class="- topic/dt "><ph class="- topic/ph " otherprops="g.number.hex">3</ph></dt>
								<dd class="- topic/dd ">Four points.</dd>
							</dlentry>
						</dl>
					</dd>
				</dlentry>
				<dlentry class="- topic/dlentry ">
					<dt class="- topic/dt ">RES0, [19:16]</dt>
					<dd class="- topic/dd ">
						<dl class="- topic/dl " compact="yes" outputclass="termwidthpc8">
							<dlentry class="- topic/dlentry ">
								<dt class="- topic/dt "><term class="- topic/term " outputclass="archterm">RES0</term></dt>
								<dd class="- topic/dd ">Reserved.</dd>
							</dlentry>
						</dl>
					</dd>
				</dlentry>
				<dlentry class="- topic/dlentry ">
					<dt class="- topic/dt ">BRPs, [15:12]</dt>
					<dd class="- topic/dd ">
						<p class="- topic/p ">The number of s minus 1:</p>
						<dl class="- topic/dl " compact="yes" outputclass="termwidthpc8">
							<dlentry class="- topic/dlentry ">
								<dt class="- topic/dt "><ph class="- topic/ph " otherprops="g.number.hex">5</ph></dt>
								<dd class="- topic/dd ">Six s.</dd>
							</dlentry>
						</dl>
					</dd>
				</dlentry>
				<dlentry class="- topic/dlentry ">
					<dt class="- topic/dt ">PMUVer, [11:8]</dt>
					<dd class="- topic/dd ">
						<p class="- topic/p ">Performance Monitors Extension version.</p>
						<dl class="- topic/dl " compact="yes" outputclass="termwidthpc8">
							<dlentry class="- topic/dlentry ">
								<dt class="- topic/dt "><ph class="- topic/ph " otherprops="g.number.hex">4</ph></dt>
								<dd class="- topic/dd ">Performance monitor system registers implemented, PMUv3.</dd>
							</dlentry>
						</dl>
					</dd>
					
					
					
				</dlentry>
				<dlentry class="- topic/dlentry ">
					<dt class="- topic/dt ">TraceVer, [7:4]</dt>
					<dd class="- topic/dd ">
						<p class="- topic/p ">Trace extension:</p>
						<dl class="- topic/dl " compact="yes" outputclass="termwidthpc8">
							<dlentry class="- topic/dlentry ">
								<dt class="- topic/dt "><ph class="- topic/ph " otherprops="g.number.hex">0</ph></dt>
								<dd class="- topic/dd ">Trace system registers not implemented.</dd>
							</dlentry>
						</dl>
					</dd>
					
					
					
				</dlentry>
				<dlentry class="- topic/dlentry ">
					<dt class="- topic/dt ">DebugVer, [3:0]</dt>
					<dd class="- topic/dd ">
						<p class="- topic/p ">Debug architecture version:</p>
						<dl class="- topic/dl " compact="yes" outputclass="termwidthpc8">
							<dlentry class="- topic/dlentry ">
								<dt class="- topic/dt "><ph class="- topic/ph " otherprops="g.number.hex">8</ph></dt>
								<dd class="- topic/dd "><ph class="- topic/ph "><keyword class="- topic/keyword "><tm class="- topic/tm " tmtype="reg">Arm</tm>v8â€‘A</keyword></ph>
									debug architecture implemented.</dd>
							</dlentry>
						</dl>
					</dd>
					
					
					
				</dlentry>
			</dl>
			
			<dl class="- topic/dl ">
				<dlentry class="- topic/dlentry ">
					<dt class="- topic/dt ">Configurations</dt>
					<dd class="- topic/dd ">
						<p class="- topic/p ">ID_AA64DFR0_EL1 is architecturally mapped to external register EDDFR.</p>
						<p class="- topic/p ">Bit fields and details that are not provided in this
							description are architecturally defined. See the <cite class="- topic/cite "><ph class="- topic/ph ">
                            <keyword class="- topic/keyword "><tm class="- topic/tm " tmtype="reg">Arm</tm></keyword> Architecture Reference Manual <keyword class="- topic/keyword ">Arm</keyword>v8, for <keyword class="- topic/keyword ">Arm</keyword>v8-A architecture profile</ph></cite>.</p>
					</dd>
				</dlentry>
			</dl>
		</section>
		
	</refbody>
</reference>
