#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Thu Jun 26 23:35:01 2025
# Process ID: 10031
# Current directory: /opt/PROJECTS/SILISCALE/lab-ext-sig-sync
# Command line: vivado -mode tcl -source tcl/proj.tcl -notrace
# Log file: /opt/PROJECTS/SILISCALE/lab-ext-sig-sync/vivado.log
# Journal file: /opt/PROJECTS/SILISCALE/lab-ext-sig-sync/vivado.jou
# Running On: neuromancer, OS: Linux, CPU Frequency: 5498.875 MHz, CPU Physical cores: 20, Host memory: 67151 MB
#-----------------------------------------------------------
source tcl/proj.tcl -notrace
Sourcing from: /opt/PROJECTS/SILISCALE/lab-ext-sig-sync
Adding RTL: /opt/PROJECTS/SILISCALE/lab-ext-sig-sync/hdl/clk_rst_subsys.sv
Adding RTL: /opt/PROJECTS/SILISCALE/lab-ext-sig-sync/hdl/fpga_top.sv
Adding constraints file
INFO: Project created: lab-external-signal-synchronization
[Thu Jun 26 23:35:06 2025] Launched synth_1...
Run output will be captured here: /opt/PROJECTS/SILISCALE/lab-ext-sig-sync/lab-external-signal-synchronization.2023.2/lab-external-signal-synchronization/lab-external-signal-synchronization.runs/synth_1/runme.log
[Thu Jun 26 23:35:07 2025] Launched impl_1...
Run output will be captured here: /opt/PROJECTS/SILISCALE/lab-ext-sig-sync/lab-external-signal-synchronization.2023.2/lab-external-signal-synchronization/lab-external-signal-synchronization.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jun 26 23:41:33 2025...
