0.6
2018.3
Dec  7 2018
00:33:28
E:/GitHub/ComputerSystem/LogicDesign/Experiment/Exp5/sequence_detection/sequence_detection.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
E:/GitHub/ComputerSystem/LogicDesign/Experiment/Exp5/sequence_detection/sequence_detection.srcs/sim_1/imports/Exp5/testbench.v,1638753283,verilog,,,,testbench,,,,,,,,
E:/GitHub/ComputerSystem/LogicDesign/Experiment/Exp5/sequence_detection/sequence_detection.srcs/sources_1/imports/Exp5/sequence_detection.v,1638857918,verilog,,E:/GitHub/ComputerSystem/LogicDesign/Experiment/Exp5/sequence_detection/sequence_detection.srcs/sim_1/imports/Exp5/testbench.v,,sequence_detection,,,,,,,,
