INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/work_docker/lab3/lab3.sim/sim_1/synth/timing/xsim/tb_inverter_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inverter
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "/home/user/work_docker/lab3/lab3.srcs/sim_1/new/tb_inverter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_inverter'
