$date
	Sat Jan 13 13:48:36 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Arithmetic_Logic_Unit_tb $end
$var reg 3 ! op [2:0] $end
$var reg 32 " operand_1 [31:0] $end
$var reg 32 # operand_2 [31:0] $end
$var integer 32 $ i [31:0] $end
$var integer 32 % test_num [31:0] $end
$scope module uut $end
$var wire 32 & operand_1 [31:0] $end
$var wire 32 ' operand_2 [31:0] $end
$var wire 3 ( operation [2:0] $end
$var reg 32 ) result [31:0] $end
$var reg 1 * zero $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0*
b11010010100111101001001110100101 )
b0 (
b11000000100010010101111010000001 '
b10010000101010011010100100100 &
b101 %
b0 $
b11000000100010010101111010000001 #
b10010000101010011010100100100 "
b0 !
$end
#1
b11010010100101000111111110100110 )
b10110001111100000101011001100011 #
b10110001111100000101011001100011 '
b10000100100001001101011000001001 "
b10000100100001001101011000001001 &
b1 !
b1 (
b1 $
#2
b110100110010001100100001101 )
b1000110110111111001100110001101 #
b1000110110111111001100110001101 '
b110101110010111101100001101 "
b110101110010111101100001101 &
b10 !
b10 (
b10 $
#3
b10111011111101111101011001110111 )
b10001001001101110101001000010010 #
b10001001001101110101001000010010 '
b10110010110000101000010001100101 "
b10110010110000101000010001100101 &
b11 !
b11 (
b11 $
#4
b110001001000010111000001100 )
b110110101111100110100001101 #
b110110101111100110100001101 '
b111100111110001100000001 "
b111100111110001100000001 &
b100 !
b100 (
b100 $
#5
bz )
b11110100011011100110100111101 #
b11110100011011100110100111101 '
b111011001000111111000101110110 "
b111011001000111111000101110110 &
b101 !
b101 (
b101 $
#6
b110 $
