# database generated on 2025-09-25 06:32 GMT
!!omap
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32e_m/B/src/andn-01.S:
    commit_id: '-'
    isa:
    - RV32EZbb
    - RV32EZbkb
    - RV32EZk
    - RV32EZkn
    - RV32EZks
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*E.*Zbb.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - andn
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*Zbkb.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - andn
        verify: []
    - '2':
        check:
        - check ISA:=regex(.*E.*Zk.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - andn
        verify: []
    - '3':
        check:
        - check ISA:=regex(.*E.*Zkn.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - andn
        verify: []
    - '4':
        check:
        - check ISA:=regex(.*E.*Zks.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - andn
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32e_m/B/src/bclr-01.S:
    commit_id: '-'
    isa:
    - RV32EZbs
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*E.*Zbs.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - bclr
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32e_m/B/src/bclri-01.S:
    commit_id: '-'
    isa:
    - RV32EZbs
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*E.*Zbs.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - bclri
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32e_m/B/src/bext-01.S:
    commit_id: '-'
    isa:
    - RV32EZbs
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*E.*Zbs.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - bext
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32e_m/B/src/bexti-01.S:
    commit_id: '-'
    isa:
    - RV32EZbs
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*E.*Zbs.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - bexti
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32e_m/B/src/binv-01.S:
    commit_id: '-'
    isa:
    - RV32EZbs
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*E.*Zbs.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - binv
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32e_m/B/src/binvi-01.S:
    commit_id: '-'
    isa:
    - RV32EZbs
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*E.*Zbs.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - binvi
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32e_m/B/src/bset-01.S:
    commit_id: '-'
    isa:
    - RV32EZbs
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*E.*Zbs.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - bset
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32e_m/B/src/bseti-01.S:
    commit_id: '-'
    isa:
    - RV32EZbs
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*E.*Zbs.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - bseti
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32e_m/B/src/clmul-01.S:
    commit_id: '-'
    isa:
    - RV32EZbc
    - RV32EZbkc
    - RV32EZk
    - RV32EZkn
    - RV32EZks
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*E.*Zbc.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - clmul
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*Zbkc.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - clmul
        verify: []
    - '2':
        check:
        - check ISA:=regex(.*E.*Zk.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - clmul
        verify: []
    - '3':
        check:
        - check ISA:=regex(.*E.*Zks.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - clmul
        verify: []
    - '4':
        check:
        - check ISA:=regex(.*E.*Zkn.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - clmul
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32e_m/B/src/clmulh-01.S:
    commit_id: '-'
    isa:
    - RV32EZbc
    - RV32EZbkc
    - RV32EZk
    - RV32EZkn
    - RV32EZks
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*E.*Zbc.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - clmulh
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*Zbkc.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - clmulh
        verify: []
    - '2':
        check:
        - check ISA:=regex(.*E.*Zk.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - clmulh
        verify: []
    - '3':
        check:
        - check ISA:=regex(.*E.*Zkn.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - clmulh
        verify: []
    - '4':
        check:
        - check ISA:=regex(.*E.*Zks.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - clmulh
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32e_m/B/src/clmulr-01.S:
    commit_id: '-'
    isa:
    - RV32EZbc
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*E.*Zbc.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - clmulr
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32e_m/B/src/clz-01.S:
    commit_id: '-'
    isa:
    - RV32EZbb
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*E.*Zbb.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - clz
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32e_m/B/src/cpop-01.S:
    commit_id: '-'
    isa:
    - RV32EZbb
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*E.*Zbb.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - cpop
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32e_m/B/src/ctz-01.S:
    commit_id: '-'
    isa:
    - RV32EZbb
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*E.*Zbb.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - ctz
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32e_m/B/src/max-01.S:
    commit_id: '-'
    isa:
    - RV32EZbb
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*E.*Zbb.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - max
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32e_m/B/src/maxu-01.S:
    commit_id: '-'
    isa:
    - RV32EZbb
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*E.*Zbb.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - maxu
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32e_m/B/src/min-01.S:
    commit_id: '-'
    isa:
    - RV32EZbb
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*E.*Zbb.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - min
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32e_m/B/src/minu-01.S:
    commit_id: '-'
    isa:
    - RV32EZbb
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*E.*Zbb.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - minu
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32e_m/B/src/orcb_32-01.S:
    commit_id: '-'
    isa:
    - RV32EZbb
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*E.*Zbb.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - orcb_32
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32e_m/B/src/orn-01.S:
    commit_id: '-'
    isa:
    - RV32EZbb
    - RV32EZbkb
    - RV32EZk
    - RV32EZkn
    - RV32EZks
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*E.*Zbb.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - orn
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*Zbkb.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - orn
        verify: []
    - '2':
        check:
        - check ISA:=regex(.*E.*Zk.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - orn
        verify: []
    - '3':
        check:
        - check ISA:=regex(.*E.*Zkn.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - orn
        verify: []
    - '4':
        check:
        - check ISA:=regex(.*E.*Zks.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - orn
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32e_m/B/src/rev8_32-01.S:
    commit_id: '-'
    isa:
    - RV32EZbb
    - RV32EZbkb
    - RV32EZk
    - RV32EZkn
    - RV32EZks
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*E.*Zbb.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - rev8_32
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*Zbkb.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - rev8_32
        verify: []
    - '2':
        check:
        - check ISA:=regex(.*E.*Zk.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - rev8_32
        verify: []
    - '3':
        check:
        - check ISA:=regex(.*E.*Zkn.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - rev8_32
        verify: []
    - '4':
        check:
        - check ISA:=regex(.*E.*Zks.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - rev8_32
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32e_m/B/src/rol-01.S:
    commit_id: '-'
    isa:
    - RV32EZbb
    - RV32EZbkb
    - RV32EZk
    - RV32EZkn
    - RV32EZks
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*E.*Zbb.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - rol
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*Zbkb.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - rol
        verify: []
    - '2':
        check:
        - check ISA:=regex(.*E.*Zk.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - rol
        verify: []
    - '3':
        check:
        - check ISA:=regex(.*E.*Zkn.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - rol
        verify: []
    - '4':
        check:
        - check ISA:=regex(.*E.*Zks.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - rol
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32e_m/B/src/ror-01.S:
    commit_id: '-'
    isa:
    - RV32EZbb
    - RV32EZbkb
    - RV32EZk
    - RV32EZkn
    - RV32EZks
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*E.*Zbb.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - ror
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*Zbkb.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - ror
        verify: []
    - '2':
        check:
        - check ISA:=regex(.*E.*Zk.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - ror
        verify: []
    - '3':
        check:
        - check ISA:=regex(.*E.*Zkn.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - ror
        verify: []
    - '4':
        check:
        - check ISA:=regex(.*E.*Zks.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - ror
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32e_m/B/src/rori-01.S:
    commit_id: '-'
    isa:
    - RV32EZbb
    - RV32EZbkb
    - RV32EZk
    - RV32EZkn
    - RV32EZks
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*E.*Zbb.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - rori
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*Zbkb.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - rori
        verify: []
    - '2':
        check:
        - check ISA:=regex(.*E.*Zk.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - rori
        verify: []
    - '3':
        check:
        - check ISA:=regex(.*E.*Zkn.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - rori
        verify: []
    - '4':
        check:
        - check ISA:=regex(.*E.*Zks.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - rori
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32e_m/B/src/sext.b-01.S:
    commit_id: '-'
    isa:
    - RV32EZbb
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*E.*Zbb.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sext.b
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32e_m/B/src/sext.h-01.S:
    commit_id: '-'
    isa:
    - RV32EZbb
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*E.*Zbb.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sext.h
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32e_m/B/src/sh1add-01.S:
    commit_id: '-'
    isa:
    - RV32EZba
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*E.*Zba.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sh1add
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32e_m/B/src/sh2add-01.S:
    commit_id: '-'
    isa:
    - RV32EZba
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*E.*Zba.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sh2add
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32e_m/B/src/sh3add-01.S:
    commit_id: '-'
    isa:
    - RV32EZba
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*E.*Zba.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sh3add
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32e_m/B/src/xnor-01.S:
    commit_id: '-'
    isa:
    - RV32EZbb
    - RV32EZbkb
    - RV32EZk
    - RV32EZkn
    - RV32EZks
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*E.*Zbb.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - xnor
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*Zbkb.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - xnor
        verify: []
    - '2':
        check:
        - check ISA:=regex(.*E.*Zk.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - xnor
        verify: []
    - '3':
        check:
        - check ISA:=regex(.*E.*Zkn.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - xnor
        verify: []
    - '4':
        check:
        - check ISA:=regex(.*E.*Zks.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - xnor
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32e_m/B/src/zext.h_32-01.S:
    commit_id: '-'
    isa:
    - RV32EZbb
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*E.*Zbb.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - zext.h_32
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32e_m/C/src/cadd-01.S:
    commit_id: '-'
    isa:
    - RV32EC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*C.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - cadd
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32e_m/C/src/caddi-01.S:
    commit_id: '-'
    isa:
    - RV32EC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*C.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - caddi
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32e_m/C/src/caddi16sp-01.S:
    commit_id: '-'
    isa:
    - RV32EC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*C.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - caddi16sp
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32e_m/C/src/caddi4spn-01.S:
    commit_id: '-'
    isa:
    - RV32EC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*C.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - caddi4spn
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32e_m/C/src/cand-01.S:
    commit_id: '-'
    isa:
    - RV32EC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*C.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - cand
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32e_m/C/src/candi-01.S:
    commit_id: '-'
    isa:
    - RV32EC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*C.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - candi
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32e_m/C/src/cbeqz-01.S:
    commit_id: '-'
    isa:
    - RV32EC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*C.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - cbeqz
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32e_m/C/src/cbnez-01.S:
    commit_id: '-'
    isa:
    - RV32EC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*C.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - cbnez
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32e_m/C/src/cj-01.S:
    commit_id: '-'
    isa:
    - RV32EC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*C.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - cj
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32e_m/C/src/cjal-01.S:
    commit_id: '-'
    isa:
    - RV32EC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*E.*C.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - cjal
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32e_m/C/src/cjalr-01.S:
    commit_id: '-'
    isa:
    - RV32EC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*C.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - cjalr
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32e_m/C/src/cjr-01.S:
    commit_id: '-'
    isa:
    - RV32EC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*C.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - cjr
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32e_m/C/src/cli-01.S:
    commit_id: '-'
    isa:
    - RV32EC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*C.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - cli
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32e_m/C/src/clui-01.S:
    commit_id: '-'
    isa:
    - RV32EC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*C.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - clui
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32e_m/C/src/clw-01.S:
    commit_id: '-'
    isa:
    - RV32EC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*C.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - clw
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32e_m/C/src/clwsp-01.S:
    commit_id: '-'
    isa:
    - RV32EC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*C.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - clwsp
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32e_m/C/src/cmv-01.S:
    commit_id: '-'
    isa:
    - RV32EC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*C.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - cmv
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32e_m/C/src/cnop-01.S:
    commit_id: '-'
    isa:
    - RV32EC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*C.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - cnop
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32e_m/C/src/cor-01.S:
    commit_id: '-'
    isa:
    - RV32EC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*C.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - cor
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32e_m/C/src/cslli-01.S:
    commit_id: '-'
    isa:
    - RV32EC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*C.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - cslli
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32e_m/C/src/csrai-01.S:
    commit_id: '-'
    isa:
    - RV32EC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*C.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - csrai
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32e_m/C/src/csrli-01.S:
    commit_id: '-'
    isa:
    - RV32EC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*C.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - csrli
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32e_m/C/src/csub-01.S:
    commit_id: '-'
    isa:
    - RV32EC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*C.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - csub
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32e_m/C/src/csw-01.S:
    commit_id: '-'
    isa:
    - RV32EC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*C.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - csw
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32e_m/C/src/cswsp-01.S:
    commit_id: '-'
    isa:
    - RV32EC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*C.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - cswsp
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32e_m/C/src/cxor-01.S:
    commit_id: '-'
    isa:
    - RV32EC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*C.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - cxor
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32e_m/C/src/misalign1-cjalr-01.S:
    commit_id: '-'
    isa:
    - RV32EC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*C.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - misalign1-cjalr
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32e_m/C/src/misalign1-cjr-01.S:
    commit_id: '-'
    isa:
    - RV32EC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*C.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - cjr
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32e_m/E/src/add-01.S:
    commit_id: '-'
    isa:
    - RV32E
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - add
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32e_m/E/src/addi-01.S:
    commit_id: '-'
    isa:
    - RV32E
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - addi
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32e_m/E/src/and-01.S:
    commit_id: '-'
    isa:
    - RV32E
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - and
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32e_m/E/src/andi-01.S:
    commit_id: '-'
    isa:
    - RV32E
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - andi
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32e_m/E/src/auipc-01.S:
    commit_id: '-'
    isa:
    - RV32E
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - auipc
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32e_m/E/src/beq-01.S:
    commit_id: '-'
    isa:
    - RV32E
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - beq
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32e_m/E/src/bge-01.S:
    commit_id: '-'
    isa:
    - RV32E
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - bge
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32e_m/E/src/bgeu-01.S:
    commit_id: '-'
    isa:
    - RV32E
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - bgeu
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32e_m/E/src/blt-01.S:
    commit_id: '-'
    isa:
    - RV32E
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - blt
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32e_m/E/src/bltu-01.S:
    commit_id: '-'
    isa:
    - RV32E
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - bltu
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32e_m/E/src/bne-01.S:
    commit_id: '-'
    isa:
    - RV32E
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - bne
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32e_m/E/src/jal-01.S:
    commit_id: '-'
    isa:
    - RV32E
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - jal
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32e_m/E/src/jalr-01.S:
    commit_id: '-'
    isa:
    - RV32E
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - jalr
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32e_m/E/src/lb-align-01.S:
    commit_id: '-'
    isa:
    - RV32E
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - lb-align
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32e_m/E/src/lbu-align-01.S:
    commit_id: '-'
    isa:
    - RV32E
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - lbu-align
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32e_m/E/src/lh-align-01.S:
    commit_id: '-'
    isa:
    - RV32E
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - lh-align
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32e_m/E/src/lhu-align-01.S:
    commit_id: '-'
    isa:
    - RV32E
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - lhu-align
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32e_m/E/src/lui-01.S:
    commit_id: '-'
    isa:
    - RV32E
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - lui
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32e_m/E/src/lw-align-01.S:
    commit_id: '-'
    isa:
    - RV32E
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - lw-align
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32e_m/E/src/or-01.S:
    commit_id: '-'
    isa:
    - RV32E
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - or
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32e_m/E/src/ori-01.S:
    commit_id: '-'
    isa:
    - RV32E
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - ori
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32e_m/E/src/sb-align-01.S:
    commit_id: '-'
    isa:
    - RV32E
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sb-align
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32e_m/E/src/sh-align-01.S:
    commit_id: '-'
    isa:
    - RV32E
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sh-align
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32e_m/E/src/sll-01.S:
    commit_id: '-'
    isa:
    - RV32E
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sll
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32e_m/E/src/slli-01.S:
    commit_id: '-'
    isa:
    - RV32E
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - slli
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32e_m/E/src/slt-01.S:
    commit_id: '-'
    isa:
    - RV32E
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - slt
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32e_m/E/src/slti-01.S:
    commit_id: '-'
    isa:
    - RV32E
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - slti
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32e_m/E/src/sltiu-01.S:
    commit_id: '-'
    isa:
    - RV32E
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sltiu
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32e_m/E/src/sltu-01.S:
    commit_id: '-'
    isa:
    - RV32E
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sltu
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32e_m/E/src/sra-01.S:
    commit_id: '-'
    isa:
    - RV32E
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sra
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32e_m/E/src/srai-01.S:
    commit_id: '-'
    isa:
    - RV32E
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - srai
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32e_m/E/src/srl-01.S:
    commit_id: '-'
    isa:
    - RV32E
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - srl
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32e_m/E/src/srli-01.S:
    commit_id: '-'
    isa:
    - RV32E
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - srli
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32e_m/E/src/sub-01.S:
    commit_id: '-'
    isa:
    - RV32E
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sub
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32e_m/E/src/sw-align-01.S:
    commit_id: '-'
    isa:
    - RV32E
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sw-align
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32e_m/E/src/xor-01.S:
    commit_id: '-'
    isa:
    - RV32E
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - xor
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32e_m/E/src/xori-01.S:
    commit_id: '-'
    isa:
    - RV32E
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - xori
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32e_m/M/src/div-01.S:
    commit_id: '-'
    isa:
    - RV32EM
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*M.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - div
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32e_m/M/src/divu-01.S:
    commit_id: '-'
    isa:
    - RV32EM
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*M.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - divu
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32e_m/M/src/mul-01.S:
    commit_id: '-'
    isa:
    - RV32EM
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*M.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - mul
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32e_m/M/src/mulh-01.S:
    commit_id: '-'
    isa:
    - RV32EM
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*M.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - mulh
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32e_m/M/src/mulhsu-01.S:
    commit_id: '-'
    isa:
    - RV32EM
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*M.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - mulhsu
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32e_m/M/src/mulhu-01.S:
    commit_id: '-'
    isa:
    - RV32EM
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*M.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - mulhu
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32e_m/M/src/rem-01.S:
    commit_id: '-'
    isa:
    - RV32EM
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*M.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - rem
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32e_m/M/src/remu-01.S:
    commit_id: '-'
    isa:
    - RV32EM
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*M.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - remu
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32e_m/Zifencei/src/Fencei.S:
    commit_id: '-'
    isa:
    - RV32E_Zifencei
    parts: !!omap
    - '1':
        check:
        - check ISA:=regex(.*E.*)
        - check ISA:=regex(.*Zifencei.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fencei
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32e_m/privilege/src/ebreak.S:
    commit_id: '-'
    isa:
    - RV32E_Zicsr
    parts: !!omap
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*Zicsr.*)
        define:
        - def rvtest_mtrap_routine=True
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - ebreak
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32e_m/privilege/src/ecall.S:
    commit_id: '-'
    isa:
    - RV32E_Zicsr
    parts: !!omap
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*E.*Zicsr.*)
        define:
        - def rvtest_mtrap_routine=True
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - ecall
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32e_m/privilege/src/misalign-beq-01.S:
    commit_id: '-'
    isa:
    - RV32E_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*E.*C.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - misalign-beq
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*Zicsr.*)
        - check ISA:=regex(^[^C]+$)
        define:
        - def rvtest_mtrap_routine=True
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - misalign-beq
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32e_m/privilege/src/misalign-bge-01.S:
    commit_id: '-'
    isa:
    - RV32E_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*E.*C.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - misalign-bge
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*Zicsr.*)
        - check ISA:=regex(^[^C]+$)
        define:
        - def rvtest_mtrap_routine=True
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - misalign-bge
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32e_m/privilege/src/misalign-bgeu-01.S
  : commit_id: '-'
    isa:
    - RV32E_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*E.*C.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - misalign-bgeu
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*Zicsr.*)
        - check ISA:=regex(^[^C]+$)
        define:
        - def rvtest_mtrap_routine=True
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - misalign-bgeu
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32e_m/privilege/src/misalign-blt-01.S:
    commit_id: '-'
    isa:
    - RV32E_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*E.*C.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - misalign-blt
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*Zicsr.*)
        - check ISA:=regex(^[^C]+$)
        define:
        - def rvtest_mtrap_routine=True
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - misalign-blt
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32e_m/privilege/src/misalign-bltu-01.S
  : commit_id: '-'
    isa:
    - RV32E_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*E.*C.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - misalign-bltu
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*Zicsr.*)
        - check ISA:=regex(^[^C]+$)
        define:
        - def rvtest_mtrap_routine=True
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - misalign-bltu
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32e_m/privilege/src/misalign-bne-01.S:
    commit_id: '-'
    isa:
    - RV32E_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*E.*C.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - misalign-bne
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*Zicsr.*)
        - check ISA:=regex(^[^C]+$)
        define:
        - def rvtest_mtrap_routine=True
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - misalign-bne
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32e_m/privilege/src/misalign-jal-01.S:
    commit_id: '-'
    isa:
    - RV32E_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*E.*C.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - misalign-jal
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*Zicsr.*)
        - check ISA:=regex(^[^C]+$)
        define:
        - def rvtest_mtrap_routine=True
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - misalign-jal
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32e_m/privilege/src/misalign-lh-01.S:
    commit_id: '-'
    isa:
    - RV32E_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*E.*)
        - check hw_data_misaligned_support:=True
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - misalign-lh
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*Zicsr.*)
        - check hw_data_misaligned_support:=False
        define:
        - def rvtest_mtrap_routine=True
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - misalign-lh
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32e_m/privilege/src/misalign-lhu-01.S:
    commit_id: '-'
    isa:
    - RV32E_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*E.*)
        - check hw_data_misaligned_support:=True
        define:
        - def rvtest_mtrap_routine=True
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - misalign-lhu
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*Zicsr.*)
        - check hw_data_misaligned_support:=False
        define:
        - def rvtest_mtrap_routine=True
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - misalign-lhu
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32e_m/privilege/src/misalign-lw-01.S:
    commit_id: '-'
    isa:
    - RV32E_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*E.*)
        - check hw_data_misaligned_support:=True
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - misalign-lw
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*Zicsr.*)
        - check hw_data_misaligned_support:=False
        define:
        - def rvtest_mtrap_routine=True
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - misalign-lw
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32e_m/privilege/src/misalign-sh-01.S:
    commit_id: '-'
    isa:
    - RV32E_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*E.*)
        - check hw_data_misaligned_support:=True
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - misalign-sh
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*Zicsr.*)
        - check hw_data_misaligned_support:=False
        define:
        - def rvtest_mtrap_routine=True
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - misalign-sh
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32e_m/privilege/src/misalign-sw-01.S:
    commit_id: '-'
    isa:
    - RV32E_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*E.*)
        - check hw_data_misaligned_support:=True
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - misalign-sw
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*Zicsr.*)
        - check hw_data_misaligned_support:=False
        define:
        - def rvtest_mtrap_routine=True
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - misalign-sw
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32e_m/privilege/src/misalign1-jalr-01.S
  : commit_id: '-'
    isa:
    - RV32E_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*E.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - misalign1-jalr
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32e_m/privilege/src/misalign2-jalr-01.S
  : commit_id: '-'
    isa:
    - RV32E_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*E.*C.*)
        define:
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - misalign2-jalr
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*Zicsr.*)
        - check ISA:=regex(^[^C]+$)
        define:
        - def rvtest_mtrap_routine=True
        - def RVTEST_E = True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - misalign2-jalr
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/A/src/amoadd.w-01.S:
    commit_id: '-'
    isa:
    - RV32IA
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*A.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - amoadd.w
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/A/src/amoand.w-01.S:
    commit_id: '-'
    isa:
    - RV32IA
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*A.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - amoand.w
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/A/src/amomax.w-01.S:
    commit_id: '-'
    isa:
    - RV32IA
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*A.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - amomax.w
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/A/src/amomaxu.w-01.S:
    commit_id: '-'
    isa:
    - RV32IA
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*A.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - amomaxu.w
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/A/src/amomin.w-01.S:
    commit_id: '-'
    isa:
    - RV32IA
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*A.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - amomin.w
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/A/src/amominu.w-01.S:
    commit_id: '-'
    isa:
    - RV32IA
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*A.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - amominu.w
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/A/src/amoor.w-01.S:
    commit_id: '-'
    isa:
    - RV32IA
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*A.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - amoor.w
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/A/src/amoswap.w-01.S:
    commit_id: '-'
    isa:
    - RV32IA
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*A.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - amoswap.w
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/A/src/amoxor.w-01.S:
    commit_id: '-'
    isa:
    - RV32IA
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*A.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - amoxor.w
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/B/src/andn-01.S:
    commit_id: '-'
    isa:
    - RV32IZbb
    - RV32IZbkb
    - RV32IZk
    - RV32IZkn
    - RV32IZks
    - RV32IB
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zbb.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - andn
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zbkb.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - andn
        verify: []
    - '2':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zk.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - andn
        verify: []
    - '3':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zkn.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - andn
        verify: []
    - '4':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zks.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - andn
        verify: []
    - '5':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*B.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - andn
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/B/src/bclr-01.S:
    commit_id: '-'
    isa:
    - RV32IZbs
    - RV32IB
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zbs.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - bclr
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*B.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - bclr
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/B/src/bclri-01.S:
    commit_id: '-'
    isa:
    - RV32IZbs
    - RV32IB
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zbs.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - bclri
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*B.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - bclri
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/B/src/bext-01.S:
    commit_id: '-'
    isa:
    - RV32IZbs
    - RV32IB
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zbs.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - bext
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*B.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - bext
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/B/src/bexti-01.S:
    commit_id: '-'
    isa:
    - RV32IZbs
    - RV32IB
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zbs.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - bexti
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*B.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - bexti
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/B/src/binv-01.S:
    commit_id: '-'
    isa:
    - RV32IZbs
    - RV32IB
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zbs.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - binv
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*B.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - binv
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/B/src/binvi-01.S:
    commit_id: '-'
    isa:
    - RV32IZbs
    - RV32IB
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zbs.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - binvi
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*B.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - binvi
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/B/src/bset-01.S:
    commit_id: '-'
    isa:
    - RV32IZbs
    - RV32IB
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zbs.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - bset
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*B.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - bset
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/B/src/bseti-01.S:
    commit_id: '-'
    isa:
    - RV32IZbs
    - RV32IB
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zbs.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - bseti
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*B.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - bseti
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/B/src/clmul-01.S:
    commit_id: '-'
    isa:
    - RV32IZbc
    - RV32IZbkc
    - RV32IZk
    - RV32IZkn
    - RV32IZks
    - RV32IB
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zbc.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - clmul
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zbkc.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - clmul
        verify: []
    - '2':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zk.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - clmul
        verify: []
    - '3':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zks.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - clmul
        verify: []
    - '4':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zkn.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - clmul
        verify: []
    - '5':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*B.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - clmul
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/B/src/clmulh-01.S:
    commit_id: '-'
    isa:
    - RV32IZbc
    - RV32IZbkc
    - RV32IZk
    - RV32IZkn
    - RV32IZks
    - RV32IB
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zbc.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - clmulh
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zbkc.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - clmulh
        verify: []
    - '2':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zk.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - clmulh
        verify: []
    - '3':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zkn.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - clmulh
        verify: []
    - '4':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zks.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - clmulh
        verify: []
    - '5':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*B.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - clmulh
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/B/src/clmulr-01.S:
    commit_id: '-'
    isa:
    - RV32IZbc
    - RV32IB
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zbc.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - clmulr
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*B.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - clmulr
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/B/src/clz-01.S:
    commit_id: '-'
    isa:
    - RV32IZbb
    - RV32IB
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zbb.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - clz
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*B.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - clz
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/B/src/cpop-01.S:
    commit_id: '-'
    isa:
    - RV32IZbb
    - RV32IB
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zbb.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - cpop
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*B.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - cpop
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/B/src/ctz-01.S:
    commit_id: '-'
    isa:
    - RV32IZbb
    - RV32IB
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zbb.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - ctz
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*B.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - ctz
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/B/src/max-01.S:
    commit_id: '-'
    isa:
    - RV32IZbb
    - RV32IB
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zbb.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - max
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*B.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - max
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/B/src/maxu-01.S:
    commit_id: '-'
    isa:
    - RV32IZbb
    - RV32IB
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zbb.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - maxu
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*B.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - maxu
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/B/src/min-01.S:
    commit_id: '-'
    isa:
    - RV32IZbb
    - RV32IB
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zbb.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - min
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*B.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - min
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/B/src/minu-01.S:
    commit_id: '-'
    isa:
    - RV32IZbb
    - RV32IB
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zbb.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - minu
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*B.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - minu
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/B/src/orcb_32-01.S:
    commit_id: '-'
    isa:
    - RV32IZbb
    - RV32IB
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zbb.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - orcb_32
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*B.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - orcb_32
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/B/src/orn-01.S:
    commit_id: '-'
    isa:
    - RV32IZbb
    - RV32IZbkb
    - RV32IZk
    - RV32IZkn
    - RV32IZks
    - RV32IB
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zbb.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - orn
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zbkb.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - orn
        verify: []
    - '2':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zk.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - orn
        verify: []
    - '3':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zkn.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - orn
        verify: []
    - '4':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zks.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - orn
        verify: []
    - '5':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*B.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - orn
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/B/src/rev8_32-01.S:
    commit_id: '-'
    isa:
    - RV32IZbb
    - RV32IZbkb
    - RV32IZk
    - RV32IZkn
    - RV32IZks
    - RV32IB
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zbb.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - rev8_32
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zbkb.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - rev8_32
        verify: []
    - '2':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zk.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - rev8_32
        verify: []
    - '3':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zkn.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - rev8_32
        verify: []
    - '4':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zks.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - rev8_32
        verify: []
    - '5':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*B.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - rev8_32
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/B/src/rol-01.S:
    commit_id: '-'
    isa:
    - RV32IZbb
    - RV32IZbkb
    - RV32IZk
    - RV32IZkn
    - RV32IZks
    - RV32IB
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zbb.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - rol
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zbkb.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - rol
        verify: []
    - '2':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zk.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - rol
        verify: []
    - '3':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zkn.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - rol
        verify: []
    - '4':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zks.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - rol
        verify: []
    - '5':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*B.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - rol
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/B/src/ror-01.S:
    commit_id: '-'
    isa:
    - RV32IZbb
    - RV32IZbkb
    - RV32IZk
    - RV32IZkn
    - RV32IZks
    - RV32IB
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zbb.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - ror
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zbkb.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - ror
        verify: []
    - '2':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zk.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - ror
        verify: []
    - '3':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zkn.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - ror
        verify: []
    - '4':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zks.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - ror
        verify: []
    - '5':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*B.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - ror
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/B/src/rori-01.S:
    commit_id: '-'
    isa:
    - RV32IZbb
    - RV32IZbkb
    - RV32IZk
    - RV32IZkn
    - RV32IZks
    - RV32IB
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zbb.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - rori
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zbkb.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - rori
        verify: []
    - '2':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zk.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - rori
        verify: []
    - '3':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zkn.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - rori
        verify: []
    - '4':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zks.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - rori
        verify: []
    - '5':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*B.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - rori
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/B/src/sext.b-01.S:
    commit_id: '-'
    isa:
    - RV32IZbb
    - RV32IB
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zbb.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sext.b
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*B.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sext.b
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/B/src/sext.h-01.S:
    commit_id: '-'
    isa:
    - RV32IZbb
    - RV32IB
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zbb.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sext.h
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*B.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sext.h
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/B/src/sh1add-01.S:
    commit_id: '-'
    isa:
    - RV32IZba
    - RV32IB
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zba.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sh1add
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*B.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sh1add
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/B/src/sh2add-01.S:
    commit_id: '-'
    isa:
    - RV32IZba
    - RV32IB
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zba.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sh2add
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*B.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sh2add
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/B/src/sh3add-01.S:
    commit_id: '-'
    isa:
    - RV32IZba
    - RV32IB
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zba.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sh3add
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*B.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sh3add
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/B/src/xnor-01.S:
    commit_id: '-'
    isa:
    - RV32IZbb
    - RV32IZbkb
    - RV32IZk
    - RV32IZkn
    - RV32IZks
    - RV32IB
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zbb.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - xnor
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zbkb.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - xnor
        verify: []
    - '2':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zk.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - xnor
        verify: []
    - '3':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zkn.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - xnor
        verify: []
    - '4':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zks.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - xnor
        verify: []
    - '5':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*B.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - xnor
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/B/src/zext.h_32-01.S:
    commit_id: '-'
    isa:
    - RV32IZbb
    - RV32IB
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zbb.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - zext.h_32
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*B.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - zext.h_32
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/cadd-01.S:
    commit_id: '-'
    isa:
    - RV32IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - cadd
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/caddi-01.S:
    commit_id: '-'
    isa:
    - RV32IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - caddi
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/caddi16sp-01.S:
    commit_id: '-'
    isa:
    - RV32IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - caddi16sp
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/caddi4spn-01.S:
    commit_id: '-'
    isa:
    - RV32IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - caddi4spn
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/cand-01.S:
    commit_id: '-'
    isa:
    - RV32IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - cand
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/candi-01.S:
    commit_id: '-'
    isa:
    - RV32IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - candi
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/cbeqz-01.S:
    commit_id: '-'
    isa:
    - RV32IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - cbeqz
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/cbnez-01.S:
    commit_id: '-'
    isa:
    - RV32IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - cbnez
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/cebreak-01.S:
    commit_id: '-'
    isa:
    - RV32IC_Zicsr
    parts: !!omap
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*C.*Zicsr)
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - cebreak
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/cj-01.S:
    commit_id: '-'
    isa:
    - RV32IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - cj
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/cjal-01.S:
    commit_id: '-'
    isa:
    - RV32IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - cjal
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/cjalr-01.S:
    commit_id: '-'
    isa:
    - RV32IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - cjalr
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/cjr-01.S:
    commit_id: '-'
    isa:
    - RV32IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - cjr
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/clbu-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zca_Zcb
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*I.*Zca.*Zcb.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - clbu
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/clh-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zca_Zcb
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*I.*Zca.*Zcb.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - clh
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/clhu-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zca_Zcb
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*I.*Zca.*Zcb.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - clhu
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/cli-01.S:
    commit_id: '-'
    isa:
    - RV32IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - cli
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/clui-01.S:
    commit_id: '-'
    isa:
    - RV32IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - clui
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/clw-01.S:
    commit_id: '-'
    isa:
    - RV32IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - clw
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/clwsp-01.S:
    commit_id: '-'
    isa:
    - RV32IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - clwsp
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/cmul-01.S:
    commit_id: '-'
    isa:
    - RV32IM_Zca_Zcb
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*I.*M.*Zca.*Zcb.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - cmul
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/cmv-01.S:
    commit_id: '-'
    isa:
    - RV32IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - cmv
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/cnop-01.S:
    commit_id: '-'
    isa:
    - RV32IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - cnop
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/cnot-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zca_Zcb
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*I.*Zca.*Zcb.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - cnot
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/cor-01.S:
    commit_id: '-'
    isa:
    - RV32IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - cor
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/csb-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zca_Zcb
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*I.*Zca.*Zcb.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - csb
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/csext.b-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zca_Zcb_Zbb
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*I.*Zca.*Zcb.*.Zbb.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - csext.b
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/csext.h-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zca_Zcb_Zbb
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*I.*Zca.*Zcb.*.Zbb.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - csext.h
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/csh-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zca_Zcb
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*I.*Zca.*Zcb.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - csh
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/cslli-01.S:
    commit_id: '-'
    isa:
    - RV32IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - cslli
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/csrai-01.S:
    commit_id: '-'
    isa:
    - RV32IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - csrai
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/csrli-01.S:
    commit_id: '-'
    isa:
    - RV32IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - csrli
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/csub-01.S:
    commit_id: '-'
    isa:
    - RV32IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - csub
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/csw-01.S:
    commit_id: '-'
    isa:
    - RV32IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - csw
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/cswsp-01.S:
    commit_id: '-'
    isa:
    - RV32IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - cswsp
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/cxor-01.S:
    commit_id: '-'
    isa:
    - RV32IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - cxor
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/czext.b-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zca_Zcb
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*I.*Zca.*Zcb.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - czext.b
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/czext.h-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zca_Zcb_Zbb
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*I.*Zca.*Zcb.*.Zbb.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - czext.h
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/CMO/src/cbo.zero-01.S:
    commit_id: '-'
    isa:
    - RV32IZicboz_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*I.*Zicboz.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - cbozero
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fadd.d_b1-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fadd.d_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fadd.d_b10-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fadd.d_b10
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fadd.d_b11-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fadd.d_b11
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fadd.d_b12-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fadd.d_b12
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fadd.d_b13-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fadd.d_b13
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fadd.d_b2-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fadd.d_b2
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fadd.d_b3-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fadd.d_b3
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fadd.d_b4-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fadd.d_b4
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fadd.d_b5-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fadd.d_b5
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fadd.d_b7-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fadd.d_b7
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fadd.d_b8-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fadd.d_b8
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fclass.d_b1-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fclass.d_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fcvt.d.s_b1-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.d.s_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fcvt.d.s_b22-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.d.s_b22
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fcvt.d.s_b23-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.d.s_b23
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fcvt.d.s_b24-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.d.s_b24
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fcvt.d.s_b27-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.d.s_b27
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fcvt.d.s_b28-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.d.s_b28
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fcvt.d.s_b29-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.d.s_b29
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fcvt.d.w_b25-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.d.w_b25
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fcvt.d.w_b26-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.d.w_b26
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fcvt.d.wu_b25-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.d.wu_b25
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fcvt.d.wu_b26-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.d.wu_b26
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fcvt.s.d_b1-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.s.d_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fcvt.s.d_b22-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.s.d_b22
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fcvt.s.d_b23-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.s.d_b23
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fcvt.s.d_b24-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.s.d_b24
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fcvt.s.d_b27-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.s.d_b27
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fcvt.s.d_b28-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.s.d_b28
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fcvt.s.d_b29-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.s.d_b29
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fcvt.w.d_b1-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.w.d_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fcvt.w.d_b22-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.w.d_b22
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fcvt.w.d_b23-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.w.d_b23
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fcvt.w.d_b24-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.w.d_b24
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fcvt.w.d_b27-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.w.d_b27
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fcvt.w.d_b28-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.w.d_b28
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fcvt.w.d_b29-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.w.d_b29
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fcvt.wu.d_b1-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.wu.d_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fcvt.wu.d_b22-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.wu.d_b22
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fcvt.wu.d_b23-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.wu.d_b23
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fcvt.wu.d_b24-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.wu.d_b24
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fcvt.wu.d_b27-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.wu.d_b27
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fcvt.wu.d_b28-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.wu.d_b28
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fcvt.wu.d_b29-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.wu.d_b29
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fdiv.d_b1-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fdiv.d_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fdiv.d_b2-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fdiv.d_b2
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fdiv.d_b20-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fdiv.d_b20
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fdiv.d_b21-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fdiv.d_b21
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fdiv.d_b3-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fdiv.d_b3
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fdiv.d_b4-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fdiv.d_b4
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fdiv.d_b5-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fdiv.d_b5
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fdiv.d_b6-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fdiv.d_b6
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fdiv.d_b7-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fdiv.d_b7
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fdiv.d_b8-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fdiv.d_b8
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fdiv.d_b9-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fdiv.d_b9
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/feq.d_b1-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - feq.d_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/feq.d_b19-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - feq.d_b19
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fld-align-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fld-align
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fle.d_b1-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fle.d_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fle.d_b19-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fle.d_b19
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/flt.d_b1-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - flt.d_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/flt.d_b19-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - flt.d_b19
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b1-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b14-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b14
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-001.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-002.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-003.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-004.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-005.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-006.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-007.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-008.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-009.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-010.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-011.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-012.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-013.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-014.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-015.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-016.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-017.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-018.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-019.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-020.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-021.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-022.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-023.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-024.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-025.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-026.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-027.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-028.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-029.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-030.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-031.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-032.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-033.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-034.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-035.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-036.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-037.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-038.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-039.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-040.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-041.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-042.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-043.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-044.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-045.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-046.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-047.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-048.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-049.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-050.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-051.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-052.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-053.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-054.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-055.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-056.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-057.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-058.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-059.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-060.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-061.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-062.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-063.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-064.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-065.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-066.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-067.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-068.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-069.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-070.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-071.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-072.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-073.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-074.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-075.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-076.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-077.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-078.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-079.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-080.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-081.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-082.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-083.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-084.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-085.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-086.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-087.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-088.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-089.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-090.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-091.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-092.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-093.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-094.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-095.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-096.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-097.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-098.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-099.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-100.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-101.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-102.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-103.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-104.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-105.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-106.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-107.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-108.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-109.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-110.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-111.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-112.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-113.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-114.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-115.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-116.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-117.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-118.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-119.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-120.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-121.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-122.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-123.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-124.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-125.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-126.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-127.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-128.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-129.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-130.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-131.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-132.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b15/fmadd.d_b15-133.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b16-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b16
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b17-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b17
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b18-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b18
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b2-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b2
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b3-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b3
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b4-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b4
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b5-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b5
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b6-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b6
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b7-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b7
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmadd.d_b8-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b8
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmax.d_b1-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmax.d_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmax.d_b19-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmax.d_b19
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmin.d_b1-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmin.d_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmin.d_b19-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmin.d_b19
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b1-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b14-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b14
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-001.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-002.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-003.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-004.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-005.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-006.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-007.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-008.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-009.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-010.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-011.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-012.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-013.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-014.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-015.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-016.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-017.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-018.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-019.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-020.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-021.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-022.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-023.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-024.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-025.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-026.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-027.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-028.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-029.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-030.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-031.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-032.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-033.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-034.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-035.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-036.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-037.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-038.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-039.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-040.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-041.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-042.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-043.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-044.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-045.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-046.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-047.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-048.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-049.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-050.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-051.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-052.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-053.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-054.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-055.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-056.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-057.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-058.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-059.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-060.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-061.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-062.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-063.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-064.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-065.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-066.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-067.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-068.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-069.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-070.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-071.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-072.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-073.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-074.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-075.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-076.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-077.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-078.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-079.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-080.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-081.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-082.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-083.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-084.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-085.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-086.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-087.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-088.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-089.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-090.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-091.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-092.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-093.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-094.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-095.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-096.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-097.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-098.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-099.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-100.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-101.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-102.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-103.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-104.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-105.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-106.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-107.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-108.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-109.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-110.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-111.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-112.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-113.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-114.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-115.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-116.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-117.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-118.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-119.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-120.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-121.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-122.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-123.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-124.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-125.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-126.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-127.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-128.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-129.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-130.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-131.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-132.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-133.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b16-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b16
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b17-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b17
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b18-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b18
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b2-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b2
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b3-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b3
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b4-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b4
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b5-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b5
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b6-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b6
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b7-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b7
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b8-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b8
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmul.d_b1-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmul.d_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmul.d_b2-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmul.d_b2
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmul.d_b3-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmul.d_b3
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmul.d_b4-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmul.d_b4
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmul.d_b5-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmul.d_b5
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmul.d_b6-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmul.d_b6
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmul.d_b7-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmul.d_b7
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmul.d_b8-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmul.d_b8
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmul.d_b9-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmul.d_b9
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b1-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b14-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b14
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-001.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-002.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-003.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-004.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-005.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-006.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-007.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-008.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-009.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-010.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-011.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-012.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-013.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-014.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-015.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-016.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-017.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-018.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-019.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-020.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-021.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-022.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-023.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-024.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-025.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-026.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-027.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-028.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-029.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-030.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-031.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-032.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-033.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-034.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-035.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-036.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-037.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-038.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-039.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-040.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-041.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-042.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-043.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-044.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-045.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-046.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-047.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-048.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-049.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-050.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-051.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-052.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-053.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-054.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-055.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-056.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-057.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-058.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-059.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-060.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-061.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-062.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-063.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-064.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-065.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-066.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-067.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-068.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-069.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-070.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-071.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-072.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-073.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-074.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-075.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-076.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-077.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-078.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-079.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-080.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-081.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-082.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-083.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-084.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-085.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-086.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-087.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-088.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-089.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-090.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-091.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-092.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-093.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-094.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-095.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-096.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-097.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-098.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-099.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-100.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-101.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-102.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-103.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-104.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-105.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-106.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-107.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-108.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-109.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-110.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-111.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-112.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-113.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-114.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-115.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-116.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-117.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-118.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-119.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-120.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-121.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-122.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-123.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-124.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-125.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-126.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-127.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-128.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-129.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-130.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-131.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-132.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-133.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b16-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b16
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b17-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b17
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b18-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b18
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b2-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b2
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b3-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b3
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b4-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b4
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b5-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b5
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b6-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b6
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b7-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b7
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b8-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b8
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b1-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b14-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b14
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-001.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-002.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-003.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-004.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-005.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-006.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-007.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-008.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-009.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-010.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-011.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-012.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-013.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-014.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-015.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-016.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-017.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-018.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-019.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-020.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-021.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-022.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-023.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-024.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-025.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-026.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-027.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-028.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-029.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-030.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-031.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-032.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-033.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-034.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-035.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-036.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-037.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-038.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-039.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-040.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-041.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-042.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-043.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-044.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-045.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-046.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-047.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-048.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-049.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-050.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-051.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-052.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-053.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-054.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-055.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-056.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-057.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-058.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-059.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-060.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-061.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-062.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-063.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-064.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-065.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-066.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-067.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-068.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-069.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-070.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-071.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-072.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-073.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-074.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-075.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-076.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-077.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-078.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-079.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-080.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-081.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-082.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-083.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-084.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-085.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-086.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-087.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-088.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-089.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-090.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-091.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-092.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-093.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-094.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-095.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-096.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-097.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-098.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-099.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-100.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-101.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-102.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-103.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-104.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-105.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-106.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-107.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-108.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-109.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-110.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-111.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-112.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-113.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-114.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-115.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-116.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-117.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-118.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-119.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-120.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-121.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-122.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-123.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-124.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-125.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-126.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-127.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-128.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-129.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-130.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-131.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-132.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-133.S
  : commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b16-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b16
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b17-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b17
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b18-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b18
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b2-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b2
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b3-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b3
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b4-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b4
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b5-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b5
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b6-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b6
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b7-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b7
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b8-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b8
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fsd-align-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fsd-align
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fsgnj.d_b1-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fsgnj.d_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fsgnjn.d_b1-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fsgnjn.d_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fsgnjx.d_b1-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fsgnjx.d_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fsqrt.d_b1-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fsqrt.d_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fsqrt.d_b2-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fsqrt.d_b2
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fsqrt.d_b20-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fsqrt.d_b20
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fsqrt.d_b3-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fsqrt.d_b3
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fsqrt.d_b4-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fsqrt.d_b4
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fsqrt.d_b5-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fsqrt.d_b5
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fsqrt.d_b7-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fsqrt.d_b7
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fsqrt.d_b8-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fsqrt.d_b8
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fsqrt.d_b9-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fsqrt.d_b9
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fssub.d_b1-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fssub.d_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fssub.d_b10-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fssub.d_b10
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fssub.d_b11-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fssub.d_b11
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fssub.d_b12-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fssub.d_b12
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fssub.d_b13-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fssub.d_b13
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fssub.d_b2-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fssub.d_b2
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fssub.d_b3-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fssub.d_b3
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fssub.d_b4-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fssub.d_b4
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fssub.d_b5-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fssub.d_b5
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fssub.d_b7-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fssub.d_b7
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fssub.d_b8-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fssub.d_b8
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D_Zcd/src/c.fld-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zcd
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV32.*I.*F.*D.*Zcd.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - c.fld
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D_Zcd/src/c.fldsp-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zcd
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV32.*I.*F.*D.*Zcd.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - c.fldsp
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D_Zcd/src/c.fsd-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zcd
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV32.*I.*F.*D.*Zcd.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - c.fsd
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D_Zcd/src/c.fsdsp-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zcd
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV32.*I.*F.*D.*Zcd.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - c.fsdsp
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D_Zfa/src/fcvtmod.w.d_b1-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr_Zfa
    - RV64IFD_Zicsr_Zfa
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*Zfa.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvtmod.w.d_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D_Zfa/src/fcvtmod.w.d_b22-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr_Zfa
    - RV64IFD_Zicsr_Zfa
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*Zfa.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvtmod.w.d_b22
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D_Zfa/src/fcvtmod.w.d_b23-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr_Zfa
    - RV64IFD_Zicsr_Zfa
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*Zfa.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvtmod.w.d_b23
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D_Zfa/src/fcvtmod.w.d_b24-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr_Zfa
    - RV64IFD_Zicsr_Zfa
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*Zfa.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvtmod.w.d_b24
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D_Zfa/src/fcvtmod.w.d_b27-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr_Zfa
    - RV64IFD_Zicsr_Zfa
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*Zfa.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvtmod.w.d_b27
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D_Zfa/src/fcvtmod.w.d_b28-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr_Zfa
    - RV64IFD_Zicsr_Zfa
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*Zfa.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvtmod.w.d_b28
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D_Zfa/src/fcvtmod.w.d_b29-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr_Zfa
    - RV64IFD_Zicsr_Zfa
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*Zfa.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvtmod.w.d_b29
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D_Zfa/src/fleq.d_b1-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr_Zfa
    - RV64IFD_Zicsr_Zfa
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*Zfa.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fleq.d_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D_Zfa/src/fleq.d_b19-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr_Zfa
    - RV64IFD_Zicsr_Zfa
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*Zfa.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fleq.d_b19
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D_Zfa/src/fleq_b1-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfa
    - RV32IFD_Zicsr_Zfa
    - RV64IF_Zicsr_Zfa
    - RV64IFD_Zicsr_Zfa
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfa.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fleq_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D_Zfa/src/fleq_b19-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfa
    - RV32IFD_Zicsr_Zfa
    - RV64IF_Zicsr_Zfa
    - RV64IFD_Zicsr_Zfa
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfa.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fleq_b19
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D_Zfa/src/fli.d-01.S:
    commit_id: '-'
    isa:
    - RV32ID_Zfa
    - RV64ID_Zfa
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*.Zfa.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fli.d_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D_Zfa/src/fltq.d_b1-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr_Zfa
    - RV64IFD_Zicsr_Zfa
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*Zfa.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fltq.d_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D_Zfa/src/fltq.d_b19-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr_Zfa
    - RV64IFD_Zicsr_Zfa
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*Zfa.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fltq.d_b19
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D_Zfa/src/fltq_b1-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfa
    - RV32IFD_Zicsr_Zfa
    - RV64IF_Zicsr_Zfa
    - RV64IFD_Zicsr_Zfa
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfa.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fltq_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D_Zfa/src/fltq_b19-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfa
    - RV32IFD_Zicsr_Zfa
    - RV64IF_Zicsr_Zfa
    - RV64IFD_Zicsr_Zfa
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfa.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fltq_b19
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D_Zfa/src/fmaxm.d_b1-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr_Zfa
    - RV64IFD_Zicsr_Zfa
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*Zfa.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmaxm.d_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D_Zfa/src/fmaxm.d_b19-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr_Zfa
    - RV64IFD_Zicsr_Zfa
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*Zfa.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmaxm.d_b19
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D_Zfa/src/fmaxm_b1-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfa
    - RV32IFD_Zicsr_Zfa
    - RV64IF_Zicsr_Zfa
    - RV64IFD_Zicsr_Zfa
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfa.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmaxm_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D_Zfa/src/fmaxm_b19-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfa
    - RV32IFD_Zicsr_Zfa
    - RV64IF_Zicsr_Zfa
    - RV64IFD_Zicsr_Zfa
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfa.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmaxm_b19
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D_Zfa/src/fminm.d_b1-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr_Zfa
    - RV64IFD_Zicsr_Zfa
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*Zfa.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fminm.d_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D_Zfa/src/fminm.d_b19-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr_Zfa
    - RV64IFD_Zicsr_Zfa
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*Zfa.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fminm.d_b19
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D_Zfa/src/fminm_b1-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfa
    - RV32IFD_Zicsr_Zfa
    - RV64IF_Zicsr_Zfa
    - RV64IFD_Zicsr_Zfa
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfa.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fminm_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D_Zfa/src/fminm_b19-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfa
    - RV32IFD_Zicsr_Zfa
    - RV64IF_Zicsr_Zfa
    - RV64IFD_Zicsr_Zfa
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfa.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fminm_b19
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D_Zfa/src/fmvh.x.d_b1-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr_Zfa
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV32.*I.*D.*Zfa.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmvh.x.d_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D_Zfa/src/fmvh.x.d_b22-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr_Zfa
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV32.*I.*D.*Zfa.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmvh.x.d_b22
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D_Zfa/src/fmvh.x.d_b23-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr_Zfa
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV32.*I.*D.*Zfa.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmvh.x.d_b23
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D_Zfa/src/fmvh.x.d_b24-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr_Zfa
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV32.*I.*D.*Zfa.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmvh.x.d_b24
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D_Zfa/src/fmvh.x.d_b27-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr_Zfa
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV32.*I.*D.*Zfa.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmvh.x.d_b27
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D_Zfa/src/fmvh.x.d_b28-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr_Zfa
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV32.*I.*D.*Zfa.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmvh.x.d_b28
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D_Zfa/src/fmvh.x.d_b29-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr_Zfa
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV32.*I.*D.*Zfa.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmvh.x.d_b29
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D_Zfa/src/fround.d_b1-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr_Zfa
    - RV64IFD_Zicsr_Zfa
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*Zfa.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fround.d_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D_Zfa/src/fround_b1-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfa
    - RV32IFD_Zicsr_Zfa
    - RV64IF_Zicsr_Zfa
    - RV64IFD_Zicsr_Zfa
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfa.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fround_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D_Zfa/src/froundnx.d_b1-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr_Zfa
    - RV64IFD_Zicsr_Zfa
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*D.*Zfa.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - froundnx.d_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/D_Zfa/src/froundnx_b1-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfa
    - RV32IFD_Zicsr_Zfa
    - RV64IF_Zicsr_Zfa
    - RV64IFD_Zicsr_Zfa
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfa.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - froundnx_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fadd_b1-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fadd_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fadd_b10-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fadd_b10
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fadd_b11-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fadd_b11
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fadd_b12-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fadd_b12
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fadd_b13-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fadd_b13
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fadd_b2-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fadd_b2
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fadd_b3-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fadd_b3
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fadd_b4-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fadd_b4
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fadd_b5-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fadd_b5
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fadd_b7-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fadd_b7
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fadd_b8-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fadd_b8
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fclass_b1-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fclass_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fcvt.s.w_b25-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.s.w_b25
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fcvt.s.w_b26-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.s.w_b26
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fcvt.s.wu_b25-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.s.wu_b25
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fcvt.s.wu_b26-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.s.wu_b26
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fcvt.w.s_b1-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.w.s_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fcvt.w.s_b22-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.w.s_b22
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fcvt.w.s_b23-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.w.s_b23
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fcvt.w.s_b24-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.w.s_b24
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fcvt.w.s_b27-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.w.s_b27
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fcvt.w.s_b28-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.w.s_b28
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fcvt.w.s_b29-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.w.s_b29
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fcvt.wu.s_b1-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.wu.s_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fcvt.wu.s_b22-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.wu.s_b22
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fcvt.wu.s_b23-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.wu.s_b23
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fcvt.wu.s_b24-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.wu.s_b24
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fcvt.wu.s_b27-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.wu.s_b27
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fcvt.wu.s_b28-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.wu.s_b28
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fcvt.wu.s_b29-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.wu.s_b29
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fdiv_b1-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fdiv_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fdiv_b2-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fdiv_b2
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fdiv_b20-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fdiv_b20
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fdiv_b21-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fdiv_b21
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fdiv_b3-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fdiv_b3
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fdiv_b4-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fdiv_b4
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fdiv_b5-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fdiv_b5
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fdiv_b6-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fdiv_b6
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fdiv_b7-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fdiv_b7
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fdiv_b8-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fdiv_b8
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fdiv_b9-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fdiv_b9
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/feq_b1-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - feq_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/feq_b19-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - feq_b19
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fle_b1-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fle_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fle_b19-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fle_b19
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/flt_b1-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - flt_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/flt_b19-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - flt_b19
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/flw-align-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - flw-align
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmadd_b1-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmadd_b14-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b14
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmadd_b15/fmadd_b15-001.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmadd_b15/fmadd_b15-002.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmadd_b15/fmadd_b15-003.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmadd_b15/fmadd_b15-004.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmadd_b15/fmadd_b15-005.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmadd_b15/fmadd_b15-006.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmadd_b15/fmadd_b15-007.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmadd_b15/fmadd_b15-008.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmadd_b15/fmadd_b15-009.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmadd_b15/fmadd_b15-010.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmadd_b15/fmadd_b15-011.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmadd_b15/fmadd_b15-012.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmadd_b15/fmadd_b15-013.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmadd_b15/fmadd_b15-014.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmadd_b15/fmadd_b15-015.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmadd_b15/fmadd_b15-016.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmadd_b15/fmadd_b15-017.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmadd_b15/fmadd_b15-018.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmadd_b15/fmadd_b15-019.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmadd_b15/fmadd_b15-020.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmadd_b15/fmadd_b15-021.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmadd_b15/fmadd_b15-022.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmadd_b15/fmadd_b15-023.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmadd_b15/fmadd_b15-024.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmadd_b15/fmadd_b15-025.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmadd_b15/fmadd_b15-026.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmadd_b15/fmadd_b15-027.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmadd_b15/fmadd_b15-028.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmadd_b15/fmadd_b15-029.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmadd_b15/fmadd_b15-030.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmadd_b15/fmadd_b15-031.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmadd_b15/fmadd_b15-032.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmadd_b15/fmadd_b15-033.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmadd_b15/fmadd_b15-034.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmadd_b15/fmadd_b15-035.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmadd_b15/fmadd_b15-036.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmadd_b15/fmadd_b15-037.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmadd_b15/fmadd_b15-038.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmadd_b15/fmadd_b15-039.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmadd_b15/fmadd_b15-040.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmadd_b15/fmadd_b15-041.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmadd_b15/fmadd_b15-042.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmadd_b15/fmadd_b15-043.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmadd_b15/fmadd_b15-044.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmadd_b15/fmadd_b15-045.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmadd_b15/fmadd_b15-046.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmadd_b15/fmadd_b15-047.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmadd_b15/fmadd_b15-048.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmadd_b15/fmadd_b15-049.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmadd_b15/fmadd_b15-050.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmadd_b16-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b16
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmadd_b17-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b17
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmadd_b18-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b18
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmadd_b2-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b2
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmadd_b3-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b3
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmadd_b4-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b4
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmadd_b5-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b5
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmadd_b6-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b6
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmadd_b7-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b7
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmadd_b8-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b8
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmax_b1-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmax_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmax_b19-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmax_b19
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmin_b1-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmin_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmin_b19-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmin_b19
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmsub_b1-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmsub_b14-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b14
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmsub_b15/fmsub_b15-001.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmsub_b15/fmsub_b15-002.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmsub_b15/fmsub_b15-003.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmsub_b15/fmsub_b15-004.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmsub_b15/fmsub_b15-005.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmsub_b15/fmsub_b15-006.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmsub_b15/fmsub_b15-007.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmsub_b15/fmsub_b15-008.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmsub_b15/fmsub_b15-009.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmsub_b15/fmsub_b15-010.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmsub_b15/fmsub_b15-011.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmsub_b15/fmsub_b15-012.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmsub_b15/fmsub_b15-013.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmsub_b15/fmsub_b15-014.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmsub_b15/fmsub_b15-015.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmsub_b15/fmsub_b15-016.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmsub_b15/fmsub_b15-017.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmsub_b15/fmsub_b15-018.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmsub_b15/fmsub_b15-019.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmsub_b15/fmsub_b15-020.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmsub_b15/fmsub_b15-021.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmsub_b15/fmsub_b15-022.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmsub_b15/fmsub_b15-023.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmsub_b15/fmsub_b15-024.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmsub_b15/fmsub_b15-025.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmsub_b15/fmsub_b15-026.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmsub_b15/fmsub_b15-027.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmsub_b15/fmsub_b15-028.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmsub_b15/fmsub_b15-029.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmsub_b15/fmsub_b15-030.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmsub_b15/fmsub_b15-031.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmsub_b15/fmsub_b15-032.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmsub_b15/fmsub_b15-033.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmsub_b15/fmsub_b15-034.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmsub_b15/fmsub_b15-035.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmsub_b15/fmsub_b15-036.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmsub_b15/fmsub_b15-037.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmsub_b15/fmsub_b15-038.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmsub_b15/fmsub_b15-039.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmsub_b15/fmsub_b15-040.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmsub_b15/fmsub_b15-041.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmsub_b15/fmsub_b15-042.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmsub_b15/fmsub_b15-043.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmsub_b15/fmsub_b15-044.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmsub_b15/fmsub_b15-045.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmsub_b15/fmsub_b15-046.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmsub_b15/fmsub_b15-047.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmsub_b15/fmsub_b15-048.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmsub_b15/fmsub_b15-049.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmsub_b15/fmsub_b15-050.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmsub_b16-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b16
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmsub_b17-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b17
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmsub_b18-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b18
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmsub_b2-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b2
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmsub_b3-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b3
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmsub_b4-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b4
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmsub_b5-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b5
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmsub_b6-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b6
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmsub_b7-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b7
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmsub_b8-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b8
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmul_b1-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmul_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmul_b2-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmul_b2
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmul_b3-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmul_b3
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmul_b4-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmul_b4
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmul_b5-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmul_b5
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmul_b6-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmul_b6
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmul_b7-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmul_b7
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmul_b8-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmul_b8
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmul_b9-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmul_b9
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmul_b9
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmv.w.x_b25-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmv.w.x_b25
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmv.w.x_b26-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmv.w.x_b26
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmv.x.w_b1-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmv.x.w_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmv.x.w_b22-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmv.x.w_b22
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmv.x.w_b23-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmv.x.w_b23
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmv.x.w_b24-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmv.x.w_b24
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmv.x.w_b27-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmv.x.w_b27
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmv.x.w_b28-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmv.x.w_b28
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmv.x.w_b29-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmv.x.w_b29
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmadd_b1-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmadd_b14-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b14
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmadd_b15/fnmadd_b15-001.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmadd_b15/fnmadd_b15-002.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmadd_b15/fnmadd_b15-003.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmadd_b15/fnmadd_b15-004.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmadd_b15/fnmadd_b15-005.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmadd_b15/fnmadd_b15-006.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmadd_b15/fnmadd_b15-007.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmadd_b15/fnmadd_b15-008.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmadd_b15/fnmadd_b15-009.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmadd_b15/fnmadd_b15-010.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmadd_b15/fnmadd_b15-011.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmadd_b15/fnmadd_b15-012.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmadd_b15/fnmadd_b15-013.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmadd_b15/fnmadd_b15-014.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmadd_b15/fnmadd_b15-015.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmadd_b15/fnmadd_b15-016.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmadd_b15/fnmadd_b15-017.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmadd_b15/fnmadd_b15-018.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmadd_b15/fnmadd_b15-019.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmadd_b15/fnmadd_b15-020.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmadd_b15/fnmadd_b15-021.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmadd_b15/fnmadd_b15-022.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmadd_b15/fnmadd_b15-023.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmadd_b15/fnmadd_b15-024.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmadd_b15/fnmadd_b15-025.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmadd_b15/fnmadd_b15-026.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmadd_b15/fnmadd_b15-027.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmadd_b15/fnmadd_b15-028.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmadd_b15/fnmadd_b15-029.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmadd_b15/fnmadd_b15-030.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmadd_b15/fnmadd_b15-031.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmadd_b15/fnmadd_b15-032.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmadd_b15/fnmadd_b15-033.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmadd_b15/fnmadd_b15-034.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmadd_b15/fnmadd_b15-035.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmadd_b15/fnmadd_b15-036.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmadd_b15/fnmadd_b15-037.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmadd_b15/fnmadd_b15-038.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmadd_b15/fnmadd_b15-039.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmadd_b15/fnmadd_b15-040.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmadd_b15/fnmadd_b15-041.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmadd_b15/fnmadd_b15-042.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmadd_b15/fnmadd_b15-043.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmadd_b15/fnmadd_b15-044.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmadd_b15/fnmadd_b15-045.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmadd_b15/fnmadd_b15-046.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmadd_b15/fnmadd_b15-047.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmadd_b15/fnmadd_b15-048.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmadd_b15/fnmadd_b15-049.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmadd_b15/fnmadd_b15-050.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmadd_b16-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b16
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmadd_b17-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b17
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmadd_b18-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b18
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmadd_b2-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b2
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmadd_b3-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b3
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmadd_b4-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b4
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmadd_b5-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b5
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmadd_b6-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b6
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmadd_b7-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b7
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmadd_b8-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b8
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmsub_b1-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmsub_b14-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b14
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmsub_b15/fnmsub_b15-001.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmsub_b15/fnmsub_b15-002.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmsub_b15/fnmsub_b15-003.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmsub_b15/fnmsub_b15-004.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmsub_b15/fnmsub_b15-005.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmsub_b15/fnmsub_b15-006.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmsub_b15/fnmsub_b15-007.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmsub_b15/fnmsub_b15-008.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmsub_b15/fnmsub_b15-009.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmsub_b15/fnmsub_b15-010.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmsub_b15/fnmsub_b15-011.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmsub_b15/fnmsub_b15-012.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmsub_b15/fnmsub_b15-013.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmsub_b15/fnmsub_b15-014.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmsub_b15/fnmsub_b15-015.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmsub_b15/fnmsub_b15-016.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmsub_b15/fnmsub_b15-017.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmsub_b15/fnmsub_b15-018.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmsub_b15/fnmsub_b15-019.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmsub_b15/fnmsub_b15-020.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmsub_b15/fnmsub_b15-021.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmsub_b15/fnmsub_b15-022.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmsub_b15/fnmsub_b15-023.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmsub_b15/fnmsub_b15-024.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmsub_b15/fnmsub_b15-025.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmsub_b15/fnmsub_b15-026.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmsub_b15/fnmsub_b15-027.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmsub_b15/fnmsub_b15-028.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmsub_b15/fnmsub_b15-029.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmsub_b15/fnmsub_b15-030.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmsub_b15/fnmsub_b15-031.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmsub_b15/fnmsub_b15-032.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmsub_b15/fnmsub_b15-033.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmsub_b15/fnmsub_b15-034.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmsub_b15/fnmsub_b15-035.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmsub_b15/fnmsub_b15-036.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmsub_b15/fnmsub_b15-037.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmsub_b15/fnmsub_b15-038.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmsub_b15/fnmsub_b15-039.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmsub_b15/fnmsub_b15-040.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmsub_b15/fnmsub_b15-041.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmsub_b15/fnmsub_b15-042.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmsub_b15/fnmsub_b15-043.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmsub_b15/fnmsub_b15-044.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmsub_b15/fnmsub_b15-045.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmsub_b15/fnmsub_b15-046.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmsub_b15/fnmsub_b15-047.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmsub_b15/fnmsub_b15-048.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmsub_b15/fnmsub_b15-049.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmsub_b15/fnmsub_b15-050.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    - RV32EF_Zicsr
    - RV32EFD_Zicsr
    - RV64EF_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b15
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*E.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmsub_b16-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b16
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmsub_b17-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b17
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmsub_b18-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b18
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmsub_b2-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b2
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmsub_b3-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b3
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmsub_b4-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b4
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmsub_b5-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b5
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmsub_b6-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b6
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmsub_b7-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b7
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fnmsub_b8-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b8
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fsgnj_b1-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fsgnj_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fsgnjn_b1-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fsgnjn_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fsgnjx_b1-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fsgnjx_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fsqrt_b1-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fsqrt_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fsqrt_b2-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fsqrt_b2
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fsqrt_b20-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fsqrt_b20
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fsqrt_b3-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fsqrt_b3
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fsqrt_b4-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fsqrt_b4
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fsqrt_b5-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fsqrt_b5
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fsqrt_b7-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fsqrt_b7
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fsqrt_b8-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fsqrt_b8
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fsqrt_b9-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fsqrt_b9
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fsub_b1-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fsub_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fsub_b10-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fsub_b10
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fsub_b11-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fsub_b11
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fsub_b12-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fsub_b12
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fsub_b13-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fsub_b13
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fsub_b2-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fsub_b2
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fsub_b3-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fsub_b3
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fsub_b4-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fsub_b4
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fsub_b5-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fsub_b5
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fsub_b7-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fsub_b7
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fsub_b8-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fsub_b8
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fsw-align-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr
    - RV32IFD_Zicsr
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fsw-align
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F_Zcf/src/c.flw-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zcf
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV32.*I.*F.*Zcf.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - c.flw
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F_Zcf/src/c.flwsp-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zcf
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV32.*I.*F.*Zcf.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - c.flwsp
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F_Zcf/src/c.fsw-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zcf
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV32.*I.*F.*Zcf.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - c.fsw
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F_Zcf/src/c.fswsp-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zcf
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV32.*I.*F.*Zcf.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - c.fswsp
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F_Zfa/src/fleq_b1-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfa
    - RV32IFD_Zicsr_Zfa
    - RV64IF_Zicsr_Zfa
    - RV64IFD_Zicsr_Zfa
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfa.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fleq_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F_Zfa/src/fleq_b19-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfa
    - RV32IFD_Zicsr_Zfa
    - RV64IF_Zicsr_Zfa
    - RV64IFD_Zicsr_Zfa
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfa.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fleq_b19
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F_Zfa/src/fli.s-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zfa
    - RV64IF_Zfa
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfa.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fli_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F_Zfa/src/fltq_b1-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfa
    - RV32IFD_Zicsr_Zfa
    - RV64IF_Zicsr_Zfa
    - RV64IFD_Zicsr_Zfa
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfa.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fltq_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F_Zfa/src/fltq_b19-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfa
    - RV32IFD_Zicsr_Zfa
    - RV64IF_Zicsr_Zfa
    - RV64IFD_Zicsr_Zfa
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfa.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fltq_b19
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F_Zfa/src/fmaxm_b1-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfa
    - RV32IFD_Zicsr_Zfa
    - RV64IF_Zicsr_Zfa
    - RV64IFD_Zicsr_Zfa
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfa.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmaxm_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F_Zfa/src/fmaxm_b19-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfa
    - RV32IFD_Zicsr_Zfa
    - RV64IF_Zicsr_Zfa
    - RV64IFD_Zicsr_Zfa
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfa.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmaxm_b19
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F_Zfa/src/fminm_b1-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfa
    - RV32IFD_Zicsr_Zfa
    - RV64IF_Zicsr_Zfa
    - RV64IFD_Zicsr_Zfa
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfa.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fminm_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F_Zfa/src/fminm_b19-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfa
    - RV32IFD_Zicsr_Zfa
    - RV64IF_Zicsr_Zfa
    - RV64IFD_Zicsr_Zfa
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfa.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fminm_b19
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F_Zfa/src/fround_b1-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfa
    - RV32IFD_Zicsr_Zfa
    - RV64IF_Zicsr_Zfa
    - RV64IFD_Zicsr_Zfa
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfa.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fround_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/F_Zfa/src/froundnx_b1-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfa
    - RV32IFD_Zicsr_Zfa
    - RV64IF_Zicsr_Zfa
    - RV64IFD_Zicsr_Zfa
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfa.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - froundnx_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/add-01.S:
    commit_id: '-'
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - add
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/addi-01.S:
    commit_id: '-'
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - addi
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/and-01.S:
    commit_id: '-'
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - and
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/andi-01.S:
    commit_id: '-'
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - andi
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/auipc-01.S:
    commit_id: '-'
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - auipc
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/beq-01.S:
    commit_id: '-'
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - beq
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/bge-01.S:
    commit_id: '-'
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - bge
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/bgeu-01.S:
    commit_id: '-'
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - bgeu
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/blt-01.S:
    commit_id: '-'
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - blt
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/bltu-01.S:
    commit_id: '-'
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - bltu
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/bne-01.S:
    commit_id: '-'
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - bne
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/fence-01.S:
    commit_id: '-'
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fence
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/jal-01.S:
    commit_id: '-'
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - jal
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/jalr-01.S:
    commit_id: '-'
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - jalr
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/lb-align-01.S:
    commit_id: '-'
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - lb-align
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/lbu-align-01.S:
    commit_id: '-'
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - lbu-align
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/lh-align-01.S:
    commit_id: '-'
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - lh-align
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/lhu-align-01.S:
    commit_id: '-'
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - lhu-align
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/lui-01.S:
    commit_id: '-'
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - lui
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/lw-align-01.S:
    commit_id: '-'
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - lw-align
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/or-01.S:
    commit_id: '-'
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - or
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/ori-01.S:
    commit_id: '-'
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - ori
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sb-align-01.S:
    commit_id: '-'
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sb-align
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sh-align-01.S:
    commit_id: '-'
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sh-align
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sll-01.S:
    commit_id: '-'
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sll
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/slli-01.S:
    commit_id: '-'
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - slli
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/slt-01.S:
    commit_id: '-'
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - slt
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/slti-01.S:
    commit_id: '-'
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - slti
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sltiu-01.S:
    commit_id: '-'
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sltiu
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sltu-01.S:
    commit_id: '-'
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sltu
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sra-01.S:
    commit_id: '-'
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sra
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/srai-01.S:
    commit_id: '-'
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - srai
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/srl-01.S:
    commit_id: '-'
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - srl
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/srli-01.S:
    commit_id: '-'
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - srli
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sub-01.S:
    commit_id: '-'
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sub
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sw-align-01.S:
    commit_id: '-'
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sw-align
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/xor-01.S:
    commit_id: '-'
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - xor
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/xori-01.S:
    commit_id: '-'
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - xori
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/aes32dsi-01.S:
    commit_id: '-'
    isa:
    - RV32IZk
    - RV32IZkn
    - RV32IZknd
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*Zk.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - aes32dsi
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*Zkn.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - aes32dsi
        verify: []
    - '2':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*Zknd.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - aes32dsi
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/aes32dsi-rwp1.S:
    commit_id: '-'
    isa:
    - RV32IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - aes32dsi
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - aes32dsi
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/aes32dsmi-01.S:
    commit_id: '-'
    isa:
    - RV32IZk
    - RV32IZkn
    - RV32IZknd
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*Zk.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - aes32dsmi
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*Zkn.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - aes32dsmi
        verify: []
    - '2':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*Zknd.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - aes32dsmi
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/aes32dsmi-rwp1.S:
    commit_id: '-'
    isa:
    - RV32IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - aes32dsmi
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - aes32dsmi
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/aes32esi-01.S:
    commit_id: '-'
    isa:
    - RV32IZk
    - RV32IZkn
    - RV32IZkne
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*Zk.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - aes32esi
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*Zkn.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - aes32esi
        verify: []
    - '2':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*Zkne.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - aes32esi
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/aes32esi-rwp1.S:
    commit_id: '-'
    isa:
    - RV32IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - aes32esi
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - aes32esi
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/aes32esmi-01.S:
    commit_id: '-'
    isa:
    - RV32IZk
    - RV32IZkn
    - RV32IZkne
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*Zk.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - aes32esmi
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*Zkn.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - aes32esmi
        verify: []
    - '2':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*Zkne.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - aes32esmi
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/aes32esmi-rwp1.S:
    commit_id: '-'
    isa:
    - RV32IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - aes32esmi
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - aes32esmi
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/brev8_32-01.S:
    commit_id: '-'
    isa:
    - RV32IZbkb
    - RV32IZk
    - RV32IZkn
    - RV32IZks
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zk.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - brev8_32
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zks.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - brev8_32
        verify: []
    - '2':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zkn.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - brev8_32
        verify: []
    - '3':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zbkb.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - brev8_32
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/pack-01.S:
    commit_id: '-'
    isa:
    - RV32IZk
    - RV32IZbkb
    - RV32IZkn
    - RV32IZks
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zk.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - pack
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zkn.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - pack
        verify: []
    - '2':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zks.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - pack
        verify: []
    - '3':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zbkb.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - pack
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/packh-01.S:
    commit_id: '-'
    isa:
    - RV32IZk
    - RV32IZbkb
    - RV32IZkn
    - RV32IZks
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zk.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - packh
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zks.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - packh
        verify: []
    - '2':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zkn.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - packh
        verify: []
    - '3':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zbkb.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - packh
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/sha256sig0-01.S:
    commit_id: '-'
    isa:
    - RV32IZk
    - RV32IZkn
    - RV32IZknh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zk.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sha256sig0
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zkn.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sha256sig0
        verify: []
    - '2':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zknh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sha256sig0
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/sha256sig0-rwp1.S:
    commit_id: '-'
    isa:
    - RV32IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sha256sig0
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sha256sig0
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/sha256sig0-rwp2.S:
    commit_id: '-'
    isa:
    - RV32IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sha256sig0
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sha256sig0
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/sha256sig1-01.S:
    commit_id: '-'
    isa:
    - RV32IZk
    - RV32IZkn
    - RV32IZknh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zk.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sha256sig1
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zkn.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sha256sig1
        verify: []
    - '2':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zknh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sha256sig1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/sha256sig1-rwp1.S:
    commit_id: '-'
    isa:
    - RV32IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sha256sig1
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sha256sig1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/sha256sig1-rwp2.S:
    commit_id: '-'
    isa:
    - RV32IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sha256sig1
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sha256sig1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/sha256sum0-01.S:
    commit_id: '-'
    isa:
    - RV32IZk
    - RV32IZkn
    - RV32IZknh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zk.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sha256sum0
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zkn.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sha256sum0
        verify: []
    - '2':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zknh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sha256sum0
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/sha256sum0-rwp1.S:
    commit_id: '-'
    isa:
    - RV32IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sha256sum0
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sha256sum0
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/sha256sum0-rwp2.S:
    commit_id: '-'
    isa:
    - RV32IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sha256sum0
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sha256sum0
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/sha256sum1-01.S:
    commit_id: '-'
    isa:
    - RV32IZk
    - RV32IZkn
    - RV32IZknh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zk.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sha256sum1
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zkn.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sha256sum1
        verify: []
    - '2':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zknh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sha256sum1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/sha256sum1-rwp1.S:
    commit_id: '-'
    isa:
    - RV32IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sha256sum1
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sha256sum1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/sha256sum1-rwp2.S:
    commit_id: '-'
    isa:
    - RV32IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sha256sum1
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sha256sum1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/sha512sig0h-01.S:
    commit_id: '-'
    isa:
    - RV32IZk
    - RV32IZkn
    - RV32IZknh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zk.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sha512sig0h
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*Zkn.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sha512sig0h
        verify: []
    - '2':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*Zknh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sha512sig0h
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/sha512sig0h-rwp1.S:
    commit_id: '-'
    isa:
    - RV32IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sha512sig0h
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sha512sig0h
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/sha512sig0h-rwp2.S:
    commit_id: '-'
    isa:
    - RV32IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sha512sig0h
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sha512sig0h
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/sha512sig0l-01.S:
    commit_id: '-'
    isa:
    - RV32IZk
    - RV32IZkn
    - RV32IZknh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zk.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sha512sig0l
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*Zkn.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sha512sig0l
        verify: []
    - '2':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*Zknh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sha512sig0l
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/sha512sig0l-rwp1.S:
    commit_id: '-'
    isa:
    - RV32IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sha512sig0l
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sha512sig0l
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/sha512sig0l-rwp2.S:
    commit_id: '-'
    isa:
    - RV32IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sha512sig0l
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sha512sig0l
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/sha512sig1h-01.S:
    commit_id: '-'
    isa:
    - RV32IZk
    - RV32IZkn
    - RV32IZknh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zk.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sha512sig1h
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*Zkn.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sha512sig1h
        verify: []
    - '2':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*Zknh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sha512sig1h
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/sha512sig1h-rwp1.S:
    commit_id: '-'
    isa:
    - RV32IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sha512sig1h
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sha512sig1h
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/sha512sig1h-rwp2.S:
    commit_id: '-'
    isa:
    - RV32IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sha512sig1h
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sha512sig1h
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/sha512sig1l-01.S:
    commit_id: '-'
    isa:
    - RV32IZk
    - RV32IZkn
    - RV32IZknh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zk.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sha512sig1l
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*Zkn.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sha512sig1l
        verify: []
    - '2':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*Zknh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sha512sig1l
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/sha512sig1l-rwp1.S:
    commit_id: '-'
    isa:
    - RV32IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sha512sig1l
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sha512sig1l
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/sha512sig1l-rwp2.S:
    commit_id: '-'
    isa:
    - RV32IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sha512sig1l
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sha512sig1l
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/sha512sum0r-01.S:
    commit_id: '-'
    isa:
    - RV32IZk
    - RV32IZkn
    - RV32IZknh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zk.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sha512sum0r
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*Zkn.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sha512sum0r
        verify: []
    - '2':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*Zknh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sha512sum0r
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/sha512sum0r-rwp1.S:
    commit_id: '-'
    isa:
    - RV32IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sha512sum0r
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sha512sum0r
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/sha512sum0r-rwp2.S:
    commit_id: '-'
    isa:
    - RV32IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sha512sum0r
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sha512sum0r
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/sha512sum1r-01.S:
    commit_id: '-'
    isa:
    - RV32IZk
    - RV32IZkn
    - RV32IZknh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zk.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sha512sum1r
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*Zkn.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sha512sum1r
        verify: []
    - '2':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*Zknh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sha512sum1r
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/sha512sum1r-rwp1.S:
    commit_id: '-'
    isa:
    - RV32IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sha512sum1r
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sha512sum1r
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/sha512sum1r-rwp2.S:
    commit_id: '-'
    isa:
    - RV32IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sha512sum1r
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sha512sum1r
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/sm3p0-01.S:
    commit_id: '-'
    isa:
    - RV32IZks
    - RV32IZksh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zks.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sm3p0
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zksh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sm3p0
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/sm3p0-rwp1.S:
    commit_id: '-'
    isa:
    - RV32IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sm3p0
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*ZKs.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sm3p0
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/sm3p0-rwp2.S:
    commit_id: '-'
    isa:
    - RV32IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sm3p0
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*ZKs.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sm3p0
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/sm3p1-01.S:
    commit_id: '-'
    isa:
    - RV32IZks
    - RV32IZksh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zks.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sm3p1
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zksh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sm3p1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/sm3p1-rwp1.S:
    commit_id: '-'
    isa:
    - RV32IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sm3p1
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*ZKs.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sm3p1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/sm3p1-rwp2.S:
    commit_id: '-'
    isa:
    - RV32IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sm3p1
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*ZKs.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sm3p1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/sm4ed-01.S:
    commit_id: '-'
    isa:
    - RV32IZks
    - RV32IZksed
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zks.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sm4ed
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zksed.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sm4ed
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/sm4ed-rwp1.S:
    commit_id: '-'
    isa:
    - RV32IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sm4ed
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*ZKs.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sm4ed
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/sm4ks-01.S:
    commit_id: '-'
    isa:
    - RV32IZks
    - RV32IZksed
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zks.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sm4ks
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zksed.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sm4ks
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/sm4ks-rwp1.S:
    commit_id: '-'
    isa:
    - RV32IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sm4ks
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*RV32.*I.*ZKs.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sm4ks
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/unzip-01.S:
    commit_id: '-'
    isa:
    - RV32IZk
    - RV32IZbkb
    - RV32IZkn
    - RV32IZks
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zk.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - unzip
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zkn.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - unzip
        verify: []
    - '2':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zks.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - unzip
        verify: []
    - '3':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zbkb.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - unzip
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/xperm4-01.S:
    commit_id: '-'
    isa:
    - RV32IZk
    - RV32IZbkx
    - RV32IZkn
    - RV32IZks
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zk.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - xperm4
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zkn.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - xperm4
        verify: []
    - '2':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zks.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - xperm4
        verify: []
    - '3':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zbkx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - xperm4
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/xperm8-01.S:
    commit_id: '-'
    isa:
    - RV32IZk
    - RV32IZbkx
    - RV32IZkn
    - RV32IZks
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zk.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - xperm8
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zks.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - xperm8
        verify: []
    - '2':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zkn.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - xperm8
        verify: []
    - '3':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zbkx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - xperm8
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/K/src/zip-01.S:
    commit_id: '-'
    isa:
    - RV32IZk
    - RV32IZbkb
    - RV32IZkn
    - RV32IZks
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zk.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - zip
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zkn.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - zip
        verify: []
    - '2':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zks.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - zip
        verify: []
    - '3':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zbkb.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - zip
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/M/src/div-01.S:
    commit_id: '-'
    isa:
    - RV32IM
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*M.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - div
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/M/src/divu-01.S:
    commit_id: '-'
    isa:
    - RV32IM
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*M.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - divu
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/M/src/mul-01.S:
    commit_id: '-'
    isa:
    - RV32IM
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*M.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - mul
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/M/src/mulh-01.S:
    commit_id: '-'
    isa:
    - RV32IM
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*M.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - mulh
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/M/src/mulhsu-01.S:
    commit_id: '-'
    isa:
    - RV32IM
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*M.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - mulhsu
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/M/src/mulhu-01.S:
    commit_id: '-'
    isa:
    - RV32IM
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*M.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - mulhu
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/M/src/rem-01.S:
    commit_id: '-'
    isa:
    - RV32IM
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*M.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - rem
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/M/src/remu-01.S:
    commit_id: '-'
    isa:
    - RV32IM
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*M.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - remu
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/add16-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - add16
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/add64-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*32.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - add64
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/add8-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - add8
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/ave-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - ave
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/clrs16-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - clrs16
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/clrs32-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - clrs32
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/clrs8-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - clrs8
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/clz16-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - clz16
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/clz8-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - clz8
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/cmpeq16-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - cmpeq16
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/cmpeq8-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - cmpeq8
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/cras16-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - cras16
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/crsa16-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - crsa16
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/insb-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - insb
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kabs16-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - kabs16
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kabs8-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - kabs8
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kabsw-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - kabsw
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kadd16-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - kadd16
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kadd64-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - kadd64
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kadd8-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - kadd8
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kaddh-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - kaddh
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kaddw-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - kaddw
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kcras16-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - kcras16
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kcrsa16-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - kcrsa16
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kdmabb-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - kdmabb
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kdmabt-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - kdmabt
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kdmatt-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - kdmatt
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kdmbb-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - kdmbb
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kdmbt-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - kdmbt
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kdmtt-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - kdmtt
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/khm16-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - khm16
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/khm8-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - khm8
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/khmbb-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - khmbb
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/khmbt-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - khmbt
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/khmtt-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - khmtt
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/khmx16-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - khmx16
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/khmx8-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - khmx8
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kmabb-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - kmabb
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kmabt-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - kmabt
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kmada-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - kmada
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kmadrs-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - kmadrs
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kmads-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - kmads
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kmar64-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - kmar64
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kmatt-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - kmatt
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kmaxda-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - kmaxda
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kmaxds-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - kmaxds
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kmda-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - kmda
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kmmac-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - kmmac
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kmmac.u-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - kmmac.u
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kmmawb-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - kmmawb
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kmmawb.u-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - kmmawb.u
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kmmawb2-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - kmmawb2
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kmmawb2.u-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - kmmawb2.u
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kmmawt-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - kmmawt
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kmmawt.u-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - kmmawt.u
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kmmawt2-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - kmmawt2
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kmmawt2.u-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - kmmawt2.u
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kmmsb-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - kmmsb
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kmmsb.u-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - kmmsb.u
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kmmwb2-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - kmmwb2
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kmmwb2.u-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - kmmwb2.u
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kmmwt2-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - kmmwt2
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kmmwt2.u-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - kmmwt2.u
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kmsda-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - kmsda
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kmsr64-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - kmsr64
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kmsxda-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - kmsxda
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kmxda-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - kmxda
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/ksll16-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - ksll16
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/ksll8-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - ksll8
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kslli16-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - kslli16
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kslli8-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - kslli8
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kslliw-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - kslliw
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/ksllw-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - ksllw
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kslra16-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - kslra16
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kslra16.u-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - kslra16.u
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kslra8-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - kslra8
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kslra8.u-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - kslra8.u
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kslraw-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - kslraw
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kslraw.u-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - kslraw.u
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kstas16-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - kstas16
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kstsa16-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - kstsa16
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/ksub16-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - ksub16
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/ksub64-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - ksub64
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/ksub8-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - ksub8
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/ksubh-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - ksubh
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/ksubw-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - ksubw
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kwmmul-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - kwmmul
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/kwmmul.u-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - kwmmul.u
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/maddr32-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - maddr32
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/msubr32-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - msubr32
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/mulr64-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - mulr64
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/mulsr64-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - mulsr64
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/pbsad-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - pbsad
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/pbsada-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - pbsada
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/pkbt16-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - pkbt16
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/pktb16-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - pktb16
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/radd16-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - radd16
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/radd64-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - radd64
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/radd8-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - radd8
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/raddw-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - raddw
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/rcras16-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - rcras16
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/rcrsa16-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - rcrsa16
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/rstas16-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - rstas16
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/rstsa16-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - rstsa16
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/rsub16-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - rsub16
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/rsub64-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - rsub64
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/rsub8-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - rsub8
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/rsubw-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - rsubw
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/sclip16-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sclip16
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/sclip32-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sclip32
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/sclip8-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sclip8
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/scmple16-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - scmple16
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/scmple8-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - scmple8
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/scmplt16-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - scmplt16
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/scmplt8-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - scmplt8
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/sll16-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sll16
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/sll8-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sll8
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/slli16-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - slli16
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/slli8-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - slli8
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/smal-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - smal
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/smalbb-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - smalbb
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/smalbt-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - smalbt
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/smalda-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - smalda
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/smaldrs-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - smaldrs
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/smalds-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - smalds
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/smaltt-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - smaltt
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/smalxda-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - smalxda
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/smalxds-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - smalxds
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/smaqa-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - smaqa
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/smaqa.su-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - smaqa.su
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/smar64-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - smar64
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/smax16-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - smax16
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/smax8-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - smax8
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/smbb16-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - smbb16
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/smbt16-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - smbt16
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/smdrs-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - smdrs
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/smds-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - smds
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/smin16-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - smin16
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/smin8-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - smin8
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/smmul-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - smmul
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/smmul.u-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - smmul.u
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/smmwb-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - smmwb
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/smmwb.u-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - smmwb.u
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/smmwt-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - smmwt
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/smmwt.u-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - smmwt.u
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/smslda-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - smslda
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/smslxda-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - smslxda
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/smsr64-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - smsr64
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/smtt16-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - smtt16
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/smul16-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - smul16
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/smul8-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - smul8
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/smulx16-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - smulx16
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/smulx8-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - smulx8
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/smxds-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - smxds
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/sra.u-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sra.u
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/sra16-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sra16
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/sra16.u-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sra16.u
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/sra8-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sra8
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/sra8.u-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sra8.u
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/srai.u-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - srai.u
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/srai16-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - srai16
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/srai16.u-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - srai16.u
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/srai8-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - srai8
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/srai8.u-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - srai8.u
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/srl16-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - srl16
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/srl16.u-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - srl16.u
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/srl8-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - srl8
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/srl8.u-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - srl8.u
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/srli16-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - srli16
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/srli16.u-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - srli16.u
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/srli8-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - srli8
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/srli8.u-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - srli8.u
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/stas16-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - stas16
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/stsa16-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - stsa16
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/sub16-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sub16
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/sub64-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*32.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sub64
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/sub8-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sub8
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/sunpkd810-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sunpkd810
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/sunpkd820-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sunpkd820
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/sunpkd830-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sunpkd830
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/sunpkd831-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sunpkd831
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/sunpkd832-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sunpkd832
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/uclip16-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - uclip16
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/uclip32-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - uclip32
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/uclip8-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - uclip8
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/ucmple16-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - ucmple16
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/ucmple8-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - ucmple8
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/ucmplt16-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - ucmplt16
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/ucmplt8-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - ucmplt8
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/ukadd16-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - ukadd16
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/ukadd64-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - ukadd64
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/ukadd8-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - ukadd8
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/ukaddh-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - ukaddh
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/ukaddw-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - ukaddw
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/ukcras16-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - ukcras16
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/ukcrsa16-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - ukcrsa16
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/ukmar64-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - ukmar64
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/ukmsr64-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - ukmsr64
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/ukstas16-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - ukstas16
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/ukstsa16-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - ukstsa16
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/uksub16-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - uksub16
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/uksub64-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - uksub64
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/uksub8-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - uksub8
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/uksubh-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - uksubh
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/uksubw-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - uksubw
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/umaqa-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - umaqa
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/umar64-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - umar64
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/umax16-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - umax16
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/umax8-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - umax8
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/umin16-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - umin16
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/umin8-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - umin8
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/umsr64-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - umsr64
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/umul16-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - umul16
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/umul8-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - umul8
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/umulx16-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - umulx16
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/umulx8-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - umulx8
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/uradd16-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - uradd16
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/uradd64-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - uradd64
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/uradd8-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - uradd8
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/uraddw-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - uraddw
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/urcras16-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - urcras16
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/urcrsa16-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - urcrsa16
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/urstas16-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - urstas16
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/urstsa16-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - urstsa16
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/ursub16-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - ursub16
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/ursub64-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - ursub64
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/ursub8-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - ursub8
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/ursubw-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - ursubw
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/zunpkd810-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - zunpkd810
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/zunpkd820-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - zunpkd820
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/zunpkd830-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - zunpkd830
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/zunpkd831-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - zunpkd831
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/P_unratified/src/zunpkd832-01.S:
    commit_id: '-'
    isa:
    - RV32IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - zunpkd832
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Svadu/src/svadu_sv32.S:
    commit_id: '-'
    isa:
    - RV32I_Zicsr
    parts: !!omap
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        - check ISA:=regex(.*Svadu.*)
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - svadu_sv32
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zacas/src/amocas.d_32-01.S:
    commit_id: '-'
    isa:
    - RV32IZacas
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*Zacas.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - amocas.d_32
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zacas/src/amocas.w-01.S:
    commit_id: '-'
    isa:
    - RV32IZacas
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*Zacas.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - amocas.w
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zcmop/src/c.mop.1-01.S:
    commit_id: '-'
    isa:
    - RV32ICZcmop
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*C.*Zcmop.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - c.mop.1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zcmop/src/c.mop.11-01.S:
    commit_id: '-'
    isa:
    - RV32ICZcmop
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*C.*Zcmop.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - c.mop.11
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zcmop/src/c.mop.13-01.S:
    commit_id: '-'
    isa:
    - RV32ICZcmop
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*C.*Zcmop.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - c.mop.13
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zcmop/src/c.mop.15-01.S:
    commit_id: '-'
    isa:
    - RV32ICZcmop
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*C.*Zcmop.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - c.mop.15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zcmop/src/c.mop.3-01.S:
    commit_id: '-'
    isa:
    - RV32ICZcmop
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*C.*Zcmop.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - c.mop.3
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zcmop/src/c.mop.5-01.S:
    commit_id: '-'
    isa:
    - RV32ICZcmop
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*C.*Zcmop.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - c.mop.5
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zcmop/src/c.mop.7-01.S:
    commit_id: '-'
    isa:
    - RV32ICZcmop
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*C.*Zcmop.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - c.mop.7
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zcmop/src/c.mop.9-01.S:
    commit_id: '-'
    isa:
    - RV32ICZcmop
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*C.*Zcmop.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - c.mop.9
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fadd.d_b1-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fadd.d_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fadd.d_b10-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fadd.d_b10
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fadd.d_b11-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fadd.d_b11
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fadd.d_b12-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fadd.d_b12
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fadd.d_b13-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fadd.d_b13
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fadd.d_b2-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fadd.d_b2
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fadd.d_b3-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fadd.d_b3
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fadd.d_b4-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fadd.d_b4
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fadd.d_b5-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fadd.d_b5
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fadd.d_b7-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fadd.d_b7
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fadd.d_b8-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fadd.d_b8
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fclass.d_b1-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fclass.d_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fcvt.s.d_b1-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.s.d_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fcvt.s.d_b22-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.s.d_b22
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fcvt.s.d_b23-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.s.d_b23
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fcvt.s.d_b24-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.s.d_b24
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fcvt.s.d_b27-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.s.d_b27
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fcvt.s.d_b28-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.s.d_b28
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fcvt.s.d_b29-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.s.d_b29
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fcvt.w.d_b1-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.w.d_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fcvt.w.d_b22-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.w.d_b22
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fcvt.w.d_b23-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.w.d_b23
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fcvt.w.d_b24-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.w.d_b24
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fcvt.w.d_b27-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.w.d_b27
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fcvt.w.d_b28-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.w.d_b28
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fcvt.w.d_b29-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.w.d_b29
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fcvt.wu.d_b1-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.wu.d_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fcvt.wu.d_b22-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.wu.d_b22
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fcvt.wu.d_b23-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.wu.d_b23
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fcvt.wu.d_b24-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.wu.d_b24
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fcvt.wu.d_b27-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.wu.d_b27
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fcvt.wu.d_b28-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.wu.d_b28
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fcvt.wu.d_b29-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.wu.d_b29
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fdiv.d_b1-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fdiv.d_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fdiv.d_b2-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fdiv.d_b2
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fdiv.d_b20-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fdiv.d_b20
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fdiv.d_b21-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fdiv.d_b21
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fdiv.d_b3-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fdiv.d_b3
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fdiv.d_b4-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fdiv.d_b4
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fdiv.d_b5-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fdiv.d_b5
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fdiv.d_b6-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fdiv.d_b6
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fdiv.d_b7-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fdiv.d_b7
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fdiv.d_b8-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fdiv.d_b8
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fdiv.d_b9-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fdiv.d_b9
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/feq.d_b1-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - feq.d_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/feq.d_b19-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - feq.d_b19
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fle.d_b1-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fle.d_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fle.d_b19-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fle.d_b19
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/flt.d_b1-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - flt.d_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/flt.d_b19-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - flt.d_b19
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmadd.d_b1-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmadd.d_b14-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b14
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmadd.d_b15/fmadd.d_b15-001.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmadd.d_b15/fmadd.d_b15-002.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmadd.d_b15/fmadd.d_b15-003.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmadd.d_b15/fmadd.d_b15-004.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmadd.d_b15/fmadd.d_b15-005.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmadd.d_b15/fmadd.d_b15-006.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmadd.d_b15/fmadd.d_b15-007.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmadd.d_b15/fmadd.d_b15-008.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmadd.d_b15/fmadd.d_b15-009.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmadd.d_b15/fmadd.d_b15-010.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmadd.d_b15/fmadd.d_b15-011.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmadd.d_b15/fmadd.d_b15-012.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmadd.d_b15/fmadd.d_b15-013.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmadd.d_b15/fmadd.d_b15-014.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmadd.d_b15/fmadd.d_b15-015.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmadd.d_b15/fmadd.d_b15-016.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmadd.d_b15/fmadd.d_b15-017.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmadd.d_b15/fmadd.d_b15-018.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmadd.d_b15/fmadd.d_b15-019.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmadd.d_b15/fmadd.d_b15-020.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmadd.d_b15/fmadd.d_b15-021.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmadd.d_b15/fmadd.d_b15-022.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmadd.d_b15/fmadd.d_b15-023.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmadd.d_b15/fmadd.d_b15-024.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmadd.d_b15/fmadd.d_b15-025.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmadd.d_b15/fmadd.d_b15-026.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmadd.d_b15/fmadd.d_b15-027.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmadd.d_b15/fmadd.d_b15-028.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmadd.d_b15/fmadd.d_b15-029.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmadd.d_b15/fmadd.d_b15-030.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmadd.d_b15/fmadd.d_b15-031.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmadd.d_b15/fmadd.d_b15-032.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmadd.d_b15/fmadd.d_b15-033.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmadd.d_b15/fmadd.d_b15-034.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmadd.d_b15/fmadd.d_b15-035.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmadd.d_b15/fmadd.d_b15-036.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmadd.d_b15/fmadd.d_b15-037.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmadd.d_b15/fmadd.d_b15-038.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmadd.d_b15/fmadd.d_b15-039.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmadd.d_b15/fmadd.d_b15-040.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmadd.d_b15/fmadd.d_b15-041.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmadd.d_b15/fmadd.d_b15-042.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmadd.d_b15/fmadd.d_b15-043.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmadd.d_b15/fmadd.d_b15-044.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmadd.d_b15/fmadd.d_b15-045.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmadd.d_b15/fmadd.d_b15-046.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmadd.d_b15/fmadd.d_b15-047.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmadd.d_b15/fmadd.d_b15-048.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmadd.d_b15/fmadd.d_b15-049.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmadd.d_b15/fmadd.d_b15-050.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmadd.d_b15/fmadd.d_b15-051.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmadd.d_b15/fmadd.d_b15-052.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmadd.d_b15/fmadd.d_b15-053.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmadd.d_b15/fmadd.d_b15-054.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmadd.d_b15/fmadd.d_b15-055.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmadd.d_b15/fmadd.d_b15-056.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmadd.d_b15/fmadd.d_b15-057.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmadd.d_b15/fmadd.d_b15-058.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmadd.d_b15/fmadd.d_b15-059.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmadd.d_b15/fmadd.d_b15-060.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmadd.d_b15/fmadd.d_b15-061.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmadd.d_b15/fmadd.d_b15-062.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmadd.d_b15/fmadd.d_b15-063.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmadd.d_b15/fmadd.d_b15-064.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmadd.d_b15/fmadd.d_b15-065.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmadd.d_b15/fmadd.d_b15-066.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmadd.d_b15/fmadd.d_b15-067.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmadd.d_b15/fmadd.d_b15-068.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmadd.d_b15/fmadd.d_b15-069.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmadd.d_b15/fmadd.d_b15-070.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmadd.d_b15/fmadd.d_b15-071.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmadd.d_b15/fmadd.d_b15-072.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmadd.d_b15/fmadd.d_b15-073.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmadd.d_b15/fmadd.d_b15-074.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmadd.d_b15/fmadd.d_b15-075.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmadd.d_b15/fmadd.d_b15-076.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmadd.d_b15/fmadd.d_b15-077.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmadd.d_b15/fmadd.d_b15-078.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmadd.d_b15/fmadd.d_b15-079.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmadd.d_b15/fmadd.d_b15-080.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmadd.d_b15/fmadd.d_b15-081.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmadd.d_b15/fmadd.d_b15-082.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmadd.d_b15/fmadd.d_b15-083.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmadd.d_b15/fmadd.d_b15-084.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmadd.d_b15/fmadd.d_b15-085.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmadd.d_b15/fmadd.d_b15-086.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmadd.d_b15/fmadd.d_b15-087.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmadd.d_b15/fmadd.d_b15-088.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmadd.d_b15/fmadd.d_b15-089.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmadd.d_b15/fmadd.d_b15-090.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmadd.d_b15/fmadd.d_b15-091.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmadd.d_b15/fmadd.d_b15-092.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmadd.d_b15/fmadd.d_b15-093.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmadd.d_b15/fmadd.d_b15-094.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmadd.d_b15/fmadd.d_b15-095.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmadd.d_b15/fmadd.d_b15-096.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmadd.d_b15/fmadd.d_b15-097.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmadd.d_b15/fmadd.d_b15-098.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmadd.d_b15/fmadd.d_b15-099.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmadd.d_b15/fmadd.d_b15-100.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmadd.d_b15/fmadd.d_b15-101.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmadd.d_b15/fmadd.d_b15-102.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmadd.d_b15/fmadd.d_b15-103.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmadd.d_b15/fmadd.d_b15-104.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmadd.d_b15/fmadd.d_b15-105.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmadd.d_b15/fmadd.d_b15-106.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmadd.d_b15/fmadd.d_b15-107.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmadd.d_b15/fmadd.d_b15-108.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmadd.d_b15/fmadd.d_b15-109.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmadd.d_b15/fmadd.d_b15-110.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmadd.d_b15/fmadd.d_b15-111.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmadd.d_b15/fmadd.d_b15-112.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmadd.d_b15/fmadd.d_b15-113.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmadd.d_b15/fmadd.d_b15-114.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmadd.d_b15/fmadd.d_b15-115.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmadd.d_b15/fmadd.d_b15-116.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmadd.d_b15/fmadd.d_b15-117.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmadd.d_b15/fmadd.d_b15-118.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmadd.d_b15/fmadd.d_b15-119.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmadd.d_b15/fmadd.d_b15-120.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmadd.d_b15/fmadd.d_b15-121.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmadd.d_b15/fmadd.d_b15-122.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmadd.d_b15/fmadd.d_b15-123.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmadd.d_b15/fmadd.d_b15-124.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmadd.d_b15/fmadd.d_b15-125.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmadd.d_b15/fmadd.d_b15-126.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmadd.d_b15/fmadd.d_b15-127.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmadd.d_b15/fmadd.d_b15-128.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmadd.d_b15/fmadd.d_b15-129.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmadd.d_b15/fmadd.d_b15-130.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmadd.d_b15/fmadd.d_b15-131.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmadd.d_b15/fmadd.d_b15-132.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmadd.d_b15/fmadd.d_b15-133.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmadd.d_b16-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b16
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmadd.d_b17-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b17
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmadd.d_b18-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b18
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmadd.d_b2-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b2
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmadd.d_b3-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b3
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmadd.d_b4-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b4
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmadd.d_b5-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b5
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmadd.d_b6-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b6
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmadd.d_b7-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b7
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmadd.d_b8-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd.d_b8
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmax.d_b1-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmax.d_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmax.d_b19-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmax.d_b19
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmin.d_b1-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmin.d_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmin.d_b19-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmin.d_b19
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmsub.d_b1-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmsub.d_b14-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b14
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmsub.d_b15/fmsub.d_b15-001.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmsub.d_b15/fmsub.d_b15-002.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmsub.d_b15/fmsub.d_b15-003.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmsub.d_b15/fmsub.d_b15-004.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmsub.d_b15/fmsub.d_b15-005.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmsub.d_b15/fmsub.d_b15-006.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmsub.d_b15/fmsub.d_b15-007.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmsub.d_b15/fmsub.d_b15-008.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmsub.d_b15/fmsub.d_b15-009.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmsub.d_b15/fmsub.d_b15-010.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmsub.d_b15/fmsub.d_b15-011.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmsub.d_b15/fmsub.d_b15-012.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmsub.d_b15/fmsub.d_b15-013.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmsub.d_b15/fmsub.d_b15-014.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmsub.d_b15/fmsub.d_b15-015.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmsub.d_b15/fmsub.d_b15-016.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmsub.d_b15/fmsub.d_b15-017.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmsub.d_b15/fmsub.d_b15-018.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmsub.d_b15/fmsub.d_b15-019.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmsub.d_b15/fmsub.d_b15-020.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmsub.d_b15/fmsub.d_b15-021.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmsub.d_b15/fmsub.d_b15-022.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmsub.d_b15/fmsub.d_b15-023.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmsub.d_b15/fmsub.d_b15-024.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmsub.d_b15/fmsub.d_b15-025.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmsub.d_b15/fmsub.d_b15-026.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmsub.d_b15/fmsub.d_b15-027.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmsub.d_b15/fmsub.d_b15-028.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmsub.d_b15/fmsub.d_b15-029.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmsub.d_b15/fmsub.d_b15-030.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmsub.d_b15/fmsub.d_b15-031.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmsub.d_b15/fmsub.d_b15-032.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmsub.d_b15/fmsub.d_b15-033.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmsub.d_b15/fmsub.d_b15-034.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmsub.d_b15/fmsub.d_b15-035.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmsub.d_b15/fmsub.d_b15-036.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmsub.d_b15/fmsub.d_b15-037.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmsub.d_b15/fmsub.d_b15-038.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmsub.d_b15/fmsub.d_b15-039.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmsub.d_b15/fmsub.d_b15-040.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmsub.d_b15/fmsub.d_b15-041.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmsub.d_b15/fmsub.d_b15-042.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmsub.d_b15/fmsub.d_b15-043.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmsub.d_b15/fmsub.d_b15-044.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmsub.d_b15/fmsub.d_b15-045.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmsub.d_b15/fmsub.d_b15-046.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmsub.d_b15/fmsub.d_b15-047.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmsub.d_b15/fmsub.d_b15-048.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmsub.d_b15/fmsub.d_b15-049.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmsub.d_b15/fmsub.d_b15-050.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmsub.d_b15/fmsub.d_b15-051.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmsub.d_b15/fmsub.d_b15-052.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmsub.d_b15/fmsub.d_b15-053.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmsub.d_b15/fmsub.d_b15-054.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmsub.d_b15/fmsub.d_b15-055.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmsub.d_b15/fmsub.d_b15-056.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmsub.d_b15/fmsub.d_b15-057.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmsub.d_b15/fmsub.d_b15-058.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmsub.d_b15/fmsub.d_b15-059.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmsub.d_b15/fmsub.d_b15-060.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmsub.d_b15/fmsub.d_b15-061.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmsub.d_b15/fmsub.d_b15-062.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmsub.d_b15/fmsub.d_b15-063.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmsub.d_b15/fmsub.d_b15-064.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmsub.d_b15/fmsub.d_b15-065.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmsub.d_b15/fmsub.d_b15-066.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmsub.d_b15/fmsub.d_b15-067.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmsub.d_b15/fmsub.d_b15-068.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmsub.d_b15/fmsub.d_b15-069.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmsub.d_b15/fmsub.d_b15-070.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmsub.d_b15/fmsub.d_b15-071.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmsub.d_b15/fmsub.d_b15-072.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmsub.d_b15/fmsub.d_b15-073.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmsub.d_b15/fmsub.d_b15-074.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmsub.d_b15/fmsub.d_b15-075.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmsub.d_b15/fmsub.d_b15-076.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmsub.d_b15/fmsub.d_b15-077.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmsub.d_b15/fmsub.d_b15-078.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmsub.d_b15/fmsub.d_b15-079.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmsub.d_b15/fmsub.d_b15-080.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmsub.d_b15/fmsub.d_b15-081.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmsub.d_b15/fmsub.d_b15-082.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmsub.d_b15/fmsub.d_b15-083.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmsub.d_b15/fmsub.d_b15-084.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmsub.d_b15/fmsub.d_b15-085.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmsub.d_b15/fmsub.d_b15-086.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmsub.d_b15/fmsub.d_b15-087.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmsub.d_b15/fmsub.d_b15-088.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmsub.d_b15/fmsub.d_b15-089.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmsub.d_b15/fmsub.d_b15-090.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmsub.d_b15/fmsub.d_b15-091.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmsub.d_b15/fmsub.d_b15-092.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmsub.d_b15/fmsub.d_b15-093.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmsub.d_b15/fmsub.d_b15-094.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmsub.d_b15/fmsub.d_b15-095.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmsub.d_b15/fmsub.d_b15-096.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmsub.d_b15/fmsub.d_b15-097.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmsub.d_b15/fmsub.d_b15-098.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmsub.d_b15/fmsub.d_b15-099.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmsub.d_b15/fmsub.d_b15-100.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmsub.d_b15/fmsub.d_b15-101.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmsub.d_b15/fmsub.d_b15-102.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmsub.d_b15/fmsub.d_b15-103.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmsub.d_b15/fmsub.d_b15-104.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmsub.d_b15/fmsub.d_b15-105.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmsub.d_b15/fmsub.d_b15-106.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmsub.d_b15/fmsub.d_b15-107.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmsub.d_b15/fmsub.d_b15-108.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmsub.d_b15/fmsub.d_b15-109.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmsub.d_b15/fmsub.d_b15-110.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmsub.d_b15/fmsub.d_b15-111.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmsub.d_b15/fmsub.d_b15-112.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmsub.d_b15/fmsub.d_b15-113.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmsub.d_b15/fmsub.d_b15-114.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmsub.d_b15/fmsub.d_b15-115.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmsub.d_b15/fmsub.d_b15-116.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmsub.d_b15/fmsub.d_b15-117.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmsub.d_b15/fmsub.d_b15-118.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmsub.d_b15/fmsub.d_b15-119.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmsub.d_b15/fmsub.d_b15-120.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmsub.d_b15/fmsub.d_b15-121.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmsub.d_b15/fmsub.d_b15-122.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmsub.d_b15/fmsub.d_b15-123.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmsub.d_b15/fmsub.d_b15-124.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmsub.d_b15/fmsub.d_b15-125.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmsub.d_b15/fmsub.d_b15-126.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmsub.d_b15/fmsub.d_b15-127.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmsub.d_b15/fmsub.d_b15-128.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmsub.d_b15/fmsub.d_b15-129.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmsub.d_b15/fmsub.d_b15-130.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmsub.d_b15/fmsub.d_b15-131.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmsub.d_b15/fmsub.d_b15-132.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmsub.d_b15/fmsub.d_b15-133.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmsub.d_b16-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b16
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmsub.d_b17-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b17
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmsub.d_b18-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b18
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmsub.d_b2-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b2
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmsub.d_b3-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b3
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmsub.d_b4-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b4
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmsub.d_b5-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b5
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmsub.d_b6-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b6
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmsub.d_b7-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b7
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmsub.d_b8-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub.d_b8
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmul.d_b1-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmul.d_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmul.d_b2-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmul.d_b2
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmul.d_b3-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmul.d_b3
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmul.d_b4-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmul.d_b4
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmul.d_b5-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmul.d_b5
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmul.d_b6-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmul.d_b6
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmul.d_b7-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmul.d_b7
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmul.d_b8-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmul.d_b8
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fmul.d_b9-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmul.d_b9
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmadd.d_b1-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmadd.d_b14-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b14
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmadd.d_b15/fnmadd.d_b15-001.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    - RV32EFD_Zicsr
    - RV64EFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmadd.d_b15/fnmadd.d_b15-002.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmadd.d_b15/fnmadd.d_b15-003.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmadd.d_b15/fnmadd.d_b15-004.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmadd.d_b15/fnmadd.d_b15-005.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmadd.d_b15/fnmadd.d_b15-006.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmadd.d_b15/fnmadd.d_b15-007.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmadd.d_b15/fnmadd.d_b15-008.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmadd.d_b15/fnmadd.d_b15-009.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmadd.d_b15/fnmadd.d_b15-010.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmadd.d_b15/fnmadd.d_b15-011.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmadd.d_b15/fnmadd.d_b15-012.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmadd.d_b15/fnmadd.d_b15-013.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmadd.d_b15/fnmadd.d_b15-014.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmadd.d_b15/fnmadd.d_b15-015.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmadd.d_b15/fnmadd.d_b15-016.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmadd.d_b15/fnmadd.d_b15-017.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmadd.d_b15/fnmadd.d_b15-018.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmadd.d_b15/fnmadd.d_b15-019.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmadd.d_b15/fnmadd.d_b15-020.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmadd.d_b15/fnmadd.d_b15-021.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmadd.d_b15/fnmadd.d_b15-022.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmadd.d_b15/fnmadd.d_b15-023.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmadd.d_b15/fnmadd.d_b15-024.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmadd.d_b15/fnmadd.d_b15-025.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmadd.d_b15/fnmadd.d_b15-026.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmadd.d_b15/fnmadd.d_b15-027.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmadd.d_b15/fnmadd.d_b15-028.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmadd.d_b15/fnmadd.d_b15-029.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmadd.d_b15/fnmadd.d_b15-030.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmadd.d_b15/fnmadd.d_b15-031.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmadd.d_b15/fnmadd.d_b15-032.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmadd.d_b15/fnmadd.d_b15-033.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmadd.d_b15/fnmadd.d_b15-034.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmadd.d_b15/fnmadd.d_b15-035.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmadd.d_b15/fnmadd.d_b15-036.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmadd.d_b15/fnmadd.d_b15-037.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmadd.d_b15/fnmadd.d_b15-038.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmadd.d_b15/fnmadd.d_b15-039.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmadd.d_b15/fnmadd.d_b15-040.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmadd.d_b15/fnmadd.d_b15-041.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmadd.d_b15/fnmadd.d_b15-042.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmadd.d_b15/fnmadd.d_b15-043.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmadd.d_b15/fnmadd.d_b15-044.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmadd.d_b15/fnmadd.d_b15-045.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmadd.d_b15/fnmadd.d_b15-046.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmadd.d_b15/fnmadd.d_b15-047.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmadd.d_b15/fnmadd.d_b15-048.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmadd.d_b15/fnmadd.d_b15-049.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmadd.d_b15/fnmadd.d_b15-050.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmadd.d_b15/fnmadd.d_b15-051.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmadd.d_b15/fnmadd.d_b15-052.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmadd.d_b15/fnmadd.d_b15-053.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmadd.d_b15/fnmadd.d_b15-054.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmadd.d_b15/fnmadd.d_b15-055.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmadd.d_b15/fnmadd.d_b15-056.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmadd.d_b15/fnmadd.d_b15-057.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmadd.d_b15/fnmadd.d_b15-058.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmadd.d_b15/fnmadd.d_b15-059.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmadd.d_b15/fnmadd.d_b15-060.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmadd.d_b15/fnmadd.d_b15-061.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmadd.d_b15/fnmadd.d_b15-062.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmadd.d_b15/fnmadd.d_b15-063.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmadd.d_b15/fnmadd.d_b15-064.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmadd.d_b15/fnmadd.d_b15-065.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmadd.d_b15/fnmadd.d_b15-066.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmadd.d_b15/fnmadd.d_b15-067.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmadd.d_b15/fnmadd.d_b15-068.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmadd.d_b15/fnmadd.d_b15-069.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmadd.d_b15/fnmadd.d_b15-070.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmadd.d_b15/fnmadd.d_b15-071.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmadd.d_b15/fnmadd.d_b15-072.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmadd.d_b15/fnmadd.d_b15-073.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmadd.d_b15/fnmadd.d_b15-074.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmadd.d_b15/fnmadd.d_b15-075.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmadd.d_b15/fnmadd.d_b15-076.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmadd.d_b15/fnmadd.d_b15-077.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmadd.d_b15/fnmadd.d_b15-078.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmadd.d_b15/fnmadd.d_b15-079.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmadd.d_b15/fnmadd.d_b15-080.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmadd.d_b15/fnmadd.d_b15-081.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmadd.d_b15/fnmadd.d_b15-082.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmadd.d_b15/fnmadd.d_b15-083.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmadd.d_b15/fnmadd.d_b15-084.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmadd.d_b15/fnmadd.d_b15-085.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmadd.d_b15/fnmadd.d_b15-086.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmadd.d_b15/fnmadd.d_b15-087.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmadd.d_b15/fnmadd.d_b15-088.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmadd.d_b15/fnmadd.d_b15-089.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmadd.d_b15/fnmadd.d_b15-090.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmadd.d_b15/fnmadd.d_b15-091.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmadd.d_b15/fnmadd.d_b15-092.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmadd.d_b15/fnmadd.d_b15-093.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmadd.d_b15/fnmadd.d_b15-094.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmadd.d_b15/fnmadd.d_b15-095.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmadd.d_b15/fnmadd.d_b15-096.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmadd.d_b15/fnmadd.d_b15-097.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmadd.d_b15/fnmadd.d_b15-098.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmadd.d_b15/fnmadd.d_b15-099.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmadd.d_b15/fnmadd.d_b15-100.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmadd.d_b15/fnmadd.d_b15-101.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmadd.d_b15/fnmadd.d_b15-102.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmadd.d_b15/fnmadd.d_b15-103.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmadd.d_b15/fnmadd.d_b15-104.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmadd.d_b15/fnmadd.d_b15-105.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmadd.d_b15/fnmadd.d_b15-106.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmadd.d_b15/fnmadd.d_b15-107.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmadd.d_b15/fnmadd.d_b15-108.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmadd.d_b15/fnmadd.d_b15-109.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmadd.d_b15/fnmadd.d_b15-110.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmadd.d_b15/fnmadd.d_b15-111.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmadd.d_b15/fnmadd.d_b15-112.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmadd.d_b15/fnmadd.d_b15-113.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmadd.d_b15/fnmadd.d_b15-114.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmadd.d_b15/fnmadd.d_b15-115.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmadd.d_b15/fnmadd.d_b15-116.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmadd.d_b15/fnmadd.d_b15-117.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmadd.d_b15/fnmadd.d_b15-118.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmadd.d_b15/fnmadd.d_b15-119.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmadd.d_b15/fnmadd.d_b15-120.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmadd.d_b15/fnmadd.d_b15-121.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmadd.d_b15/fnmadd.d_b15-122.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmadd.d_b15/fnmadd.d_b15-123.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmadd.d_b15/fnmadd.d_b15-124.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmadd.d_b15/fnmadd.d_b15-125.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmadd.d_b15/fnmadd.d_b15-126.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmadd.d_b15/fnmadd.d_b15-127.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmadd.d_b15/fnmadd.d_b15-128.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmadd.d_b15/fnmadd.d_b15-129.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmadd.d_b15/fnmadd.d_b15-130.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmadd.d_b15/fnmadd.d_b15-131.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmadd.d_b15/fnmadd.d_b15-132.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmadd.d_b15/fnmadd.d_b15-133.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmadd.d_b16-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b16
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmadd.d_b17-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b17
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmadd.d_b18-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b18
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmadd.d_b2-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b2
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmadd.d_b3-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b3
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmadd.d_b4-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b4
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmadd.d_b5-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b5
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmadd.d_b6-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b6
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmadd.d_b7-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b7
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmadd.d_b8-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd.d_b8
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmsub.d_b1-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmsub.d_b14-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b14
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmsub.d_b15/fnmsub.d_b15-001.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmsub.d_b15/fnmsub.d_b15-002.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmsub.d_b15/fnmsub.d_b15-003.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmsub.d_b15/fnmsub.d_b15-004.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmsub.d_b15/fnmsub.d_b15-005.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmsub.d_b15/fnmsub.d_b15-006.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmsub.d_b15/fnmsub.d_b15-007.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmsub.d_b15/fnmsub.d_b15-008.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmsub.d_b15/fnmsub.d_b15-009.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmsub.d_b15/fnmsub.d_b15-010.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmsub.d_b15/fnmsub.d_b15-011.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmsub.d_b15/fnmsub.d_b15-012.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmsub.d_b15/fnmsub.d_b15-013.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmsub.d_b15/fnmsub.d_b15-014.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmsub.d_b15/fnmsub.d_b15-015.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmsub.d_b15/fnmsub.d_b15-016.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmsub.d_b15/fnmsub.d_b15-017.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmsub.d_b15/fnmsub.d_b15-018.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmsub.d_b15/fnmsub.d_b15-019.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmsub.d_b15/fnmsub.d_b15-020.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmsub.d_b15/fnmsub.d_b15-021.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmsub.d_b15/fnmsub.d_b15-022.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmsub.d_b15/fnmsub.d_b15-023.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmsub.d_b15/fnmsub.d_b15-024.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmsub.d_b15/fnmsub.d_b15-025.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmsub.d_b15/fnmsub.d_b15-026.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmsub.d_b15/fnmsub.d_b15-027.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmsub.d_b15/fnmsub.d_b15-028.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmsub.d_b15/fnmsub.d_b15-029.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmsub.d_b15/fnmsub.d_b15-030.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmsub.d_b15/fnmsub.d_b15-031.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmsub.d_b15/fnmsub.d_b15-032.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmsub.d_b15/fnmsub.d_b15-033.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmsub.d_b15/fnmsub.d_b15-034.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmsub.d_b15/fnmsub.d_b15-035.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmsub.d_b15/fnmsub.d_b15-036.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmsub.d_b15/fnmsub.d_b15-037.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmsub.d_b15/fnmsub.d_b15-038.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmsub.d_b15/fnmsub.d_b15-039.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmsub.d_b15/fnmsub.d_b15-040.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmsub.d_b15/fnmsub.d_b15-041.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmsub.d_b15/fnmsub.d_b15-042.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmsub.d_b15/fnmsub.d_b15-043.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmsub.d_b15/fnmsub.d_b15-044.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmsub.d_b15/fnmsub.d_b15-045.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmsub.d_b15/fnmsub.d_b15-046.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmsub.d_b15/fnmsub.d_b15-047.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmsub.d_b15/fnmsub.d_b15-048.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmsub.d_b15/fnmsub.d_b15-049.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmsub.d_b15/fnmsub.d_b15-050.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmsub.d_b15/fnmsub.d_b15-051.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmsub.d_b15/fnmsub.d_b15-052.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmsub.d_b15/fnmsub.d_b15-053.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmsub.d_b15/fnmsub.d_b15-054.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmsub.d_b15/fnmsub.d_b15-055.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmsub.d_b15/fnmsub.d_b15-056.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmsub.d_b15/fnmsub.d_b15-057.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmsub.d_b15/fnmsub.d_b15-058.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmsub.d_b15/fnmsub.d_b15-059.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmsub.d_b15/fnmsub.d_b15-060.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmsub.d_b15/fnmsub.d_b15-061.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmsub.d_b15/fnmsub.d_b15-062.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmsub.d_b15/fnmsub.d_b15-063.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmsub.d_b15/fnmsub.d_b15-064.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmsub.d_b15/fnmsub.d_b15-065.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmsub.d_b15/fnmsub.d_b15-066.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmsub.d_b15/fnmsub.d_b15-067.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmsub.d_b15/fnmsub.d_b15-068.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmsub.d_b15/fnmsub.d_b15-069.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmsub.d_b15/fnmsub.d_b15-070.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmsub.d_b15/fnmsub.d_b15-071.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmsub.d_b15/fnmsub.d_b15-072.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmsub.d_b15/fnmsub.d_b15-073.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmsub.d_b15/fnmsub.d_b15-074.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmsub.d_b15/fnmsub.d_b15-075.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmsub.d_b15/fnmsub.d_b15-076.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmsub.d_b15/fnmsub.d_b15-077.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmsub.d_b15/fnmsub.d_b15-078.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmsub.d_b15/fnmsub.d_b15-079.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmsub.d_b15/fnmsub.d_b15-080.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmsub.d_b15/fnmsub.d_b15-081.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmsub.d_b15/fnmsub.d_b15-082.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmsub.d_b15/fnmsub.d_b15-083.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmsub.d_b15/fnmsub.d_b15-084.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmsub.d_b15/fnmsub.d_b15-085.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmsub.d_b15/fnmsub.d_b15-086.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmsub.d_b15/fnmsub.d_b15-087.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmsub.d_b15/fnmsub.d_b15-088.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmsub.d_b15/fnmsub.d_b15-089.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmsub.d_b15/fnmsub.d_b15-090.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmsub.d_b15/fnmsub.d_b15-091.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmsub.d_b15/fnmsub.d_b15-092.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmsub.d_b15/fnmsub.d_b15-093.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmsub.d_b15/fnmsub.d_b15-094.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmsub.d_b15/fnmsub.d_b15-095.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmsub.d_b15/fnmsub.d_b15-096.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmsub.d_b15/fnmsub.d_b15-097.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmsub.d_b15/fnmsub.d_b15-098.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmsub.d_b15/fnmsub.d_b15-099.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmsub.d_b15/fnmsub.d_b15-100.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmsub.d_b15/fnmsub.d_b15-101.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmsub.d_b15/fnmsub.d_b15-102.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmsub.d_b15/fnmsub.d_b15-103.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmsub.d_b15/fnmsub.d_b15-104.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmsub.d_b15/fnmsub.d_b15-105.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmsub.d_b15/fnmsub.d_b15-106.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmsub.d_b15/fnmsub.d_b15-107.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmsub.d_b15/fnmsub.d_b15-108.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmsub.d_b15/fnmsub.d_b15-109.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmsub.d_b15/fnmsub.d_b15-110.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmsub.d_b15/fnmsub.d_b15-111.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmsub.d_b15/fnmsub.d_b15-112.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmsub.d_b15/fnmsub.d_b15-113.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmsub.d_b15/fnmsub.d_b15-114.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmsub.d_b15/fnmsub.d_b15-115.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmsub.d_b15/fnmsub.d_b15-116.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmsub.d_b15/fnmsub.d_b15-117.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmsub.d_b15/fnmsub.d_b15-118.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmsub.d_b15/fnmsub.d_b15-119.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmsub.d_b15/fnmsub.d_b15-120.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmsub.d_b15/fnmsub.d_b15-121.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmsub.d_b15/fnmsub.d_b15-122.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmsub.d_b15/fnmsub.d_b15-123.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmsub.d_b15/fnmsub.d_b15-124.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmsub.d_b15/fnmsub.d_b15-125.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmsub.d_b15/fnmsub.d_b15-126.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmsub.d_b15/fnmsub.d_b15-127.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmsub.d_b15/fnmsub.d_b15-128.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmsub.d_b15/fnmsub.d_b15-129.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmsub.d_b15/fnmsub.d_b15-130.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmsub.d_b15/fnmsub.d_b15-131.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmsub.d_b15/fnmsub.d_b15-132.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmsub.d_b15/fnmsub.d_b15-133.S
  : commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmsub.d_b16-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b16
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmsub.d_b17-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b17
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmsub.d_b18-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b18
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmsub.d_b2-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b2
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmsub.d_b3-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b3
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmsub.d_b4-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b4
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmsub.d_b5-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b5
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmsub.d_b6-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b6
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmsub.d_b7-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b7
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fnmsub.d_b8-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub.d_b8
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fsgnj.d_b1-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fsgnj.d_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fsgnjn.d_b1-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fsgnjn.d_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fsgnjx.d_b1-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fsgnjx.d_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fsqrt.d_b1-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fsqrt.d_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fsqrt.d_b2-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fsqrt.d_b2
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fsqrt.d_b20-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fsqrt.d_b20
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fsqrt.d_b3-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fsqrt.d_b3
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fsqrt.d_b4-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fsqrt.d_b4
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fsqrt.d_b5-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fsqrt.d_b5
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fsqrt.d_b7-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fsqrt.d_b7
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fsqrt.d_b8-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fsqrt.d_b8
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fsqrt.d_b9-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fsqrt.d_b9
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fsub.d_b1-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fsub.d_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fsub.d_b10-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fsub.d_b10
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fsub.d_b11-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fsub.d_b11
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fsub.d_b12-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fsub.d_b12
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fsub.d_b13-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fsub.d_b13
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fsub.d_b2-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fsub.d_b2
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fsub.d_b3-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fsub.d_b3
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fsub.d_b4-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fsub.d_b4
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fsub.d_b5-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fsub.d_b5
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fsub.d_b7-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fsub.d_b7
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zdinx/src/fsub.d_b8-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fsub.d_b8
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fadd_b1-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fadd_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fadd_b10-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fadd_b10
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fadd_b11-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fadd_b11
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fadd_b12-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fadd_b12
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fadd_b13-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fadd_b13
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fadd_b2-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fadd_b2
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fadd_b3-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fadd_b3
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fadd_b4-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fadd_b4
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fadd_b5-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fadd_b5
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fadd_b7-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fadd_b7
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fadd_b8-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fadd_b8
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fclass_b1-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fclass_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fcvt.d.h_b1-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr_Zfh
    - RV64IFD_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*D.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.d.h_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fcvt.d.h_b22-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr_Zfh
    - RV64IFD_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*D.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.d.h_b22
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fcvt.d.h_b23-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr_Zfh
    - RV64IFD_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*D.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.d.h_b23
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fcvt.d.h_b24-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr_Zfh
    - RV64IFD_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*D.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.d.h_b24
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fcvt.d.h_b27-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr_Zfh
    - RV64IFD_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*D.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.d.h_b27
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fcvt.d.h_b28-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr_Zfh
    - RV64IFD_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*D.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.d.h_b28
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fcvt.d.h_b29-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr_Zfh
    - RV64IFD_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*D.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.d.h_b29
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fcvt.h.d_b1-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr_Zfh
    - RV64IFD_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*D.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.h.d_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fcvt.h.d_b22-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr_Zfh
    - RV64IFD_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*D.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.h.d_b22
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fcvt.h.d_b23-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr_Zfh
    - RV64IFD_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*D.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.h.d_b23
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fcvt.h.d_b24-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr_Zfh
    - RV64IFD_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*D.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.h.d_b24
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fcvt.h.d_b27-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr_Zfh
    - RV64IFD_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*D.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.h.d_b27
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fcvt.h.d_b28-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr_Zfh
    - RV64IFD_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*D.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.h.d_b28
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fcvt.h.d_b29-01.S:
    commit_id: '-'
    isa:
    - RV32IFD_Zicsr_Zfh
    - RV64IFD_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*D.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.h.d_b29
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fcvt.h.s_b1-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.h.s_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fcvt.h.s_b22-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.h.s_b22
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fcvt.h.s_b23-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.h.s_b23
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fcvt.h.s_b24-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.h.s_b24
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fcvt.h.s_b27-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.h.s_b27
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fcvt.h.s_b28-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.h.s_b28
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fcvt.h.s_b29-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.h.s_b29
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fcvt.h.w_b25-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.h.w_b25
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fcvt.h.w_b26-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.h.w_b26
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fcvt.h.wu_b25-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.h.wu_b25
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fcvt.h.wu_b26-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.h.wu_b26
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fcvt.s.h_b22-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.s.h_b22
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fcvt.s.h_b23-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.s.h_b23
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fcvt.s.h_b24-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.s.h_b24
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fcvt.s.h_b27-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.s.h_b27
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fcvt.s.h_b28-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.s.h_b28
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fcvt.s.h_b29-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.s.h_b29
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fcvt.w.h_b1-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.w.h_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fcvt.w.h_b22-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.w.h_b22
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fcvt.w.h_b23-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.w.h_b23
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fcvt.w.h_b24-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.w.h_b24
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fcvt.w.h_b27-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.w.h_b27
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fcvt.w.h_b28-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.w.h_b28
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fcvt.w.h_b29-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.w.h_b29
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fcvt.wu.h_b1-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.wu.h_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fcvt.wu.h_b22-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.wu.h_b22
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fcvt.wu.h_b23-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.wu.h_b23
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fcvt.wu.h_b24-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.wu.h_b24
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fcvt.wu.h_b27-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.wu.h_b27
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fcvt.wu.h_b28-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.wu.h_b28
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fcvt.wu.h_b29-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.wu.h_b29
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fdiv_b1-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fdiv_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fdiv_b2-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fdiv_b2
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fdiv_b20-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fdiv_b20
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fdiv_b21-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fdiv_b21
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fdiv_b3-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fdiv_b3
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fdiv_b4-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fdiv_b4
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fdiv_b5-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fdiv_b5
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fdiv_b6-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fdiv_b6
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fdiv_b7-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fdiv_b7
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fdiv_b8-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fdiv_b8
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fdiv_b9-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fdiv_b9
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/feq_b1-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - feq_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/feq_b19-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - feq_b19
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fle_b1-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fle_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fle_b19-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fle_b19
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/flh-align-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - flh-align
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/flt_b1-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - flt_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/flt_b19-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - flt_b19
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fmadd_b1/fmadd_b1-001.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fmadd_b1/fmadd_b1-002.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fmadd_b1/fmadd_b1-003.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fmadd_b1/fmadd_b1-004.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fmadd_b1/fmadd_b1-005.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fmadd_b1/fmadd_b1-006.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fmadd_b1/fmadd_b1-007.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fmadd_b1/fmadd_b1-008.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fmadd_b1/fmadd_b1-009.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fmadd_b1/fmadd_b1-010.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fmadd_b1/fmadd_b1-011.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fmadd_b1/fmadd_b1-012.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fmadd_b1/fmadd_b1-013.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fmadd_b1/fmadd_b1-014.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fmadd_b1/fmadd_b1-015.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fmadd_b1/fmadd_b1-016.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fmadd_b1/fmadd_b1-017.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fmadd_b1/fmadd_b1-018.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fmadd_b14-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b14
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fmadd_b15/fmadd_b15-001.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fmadd_b15/fmadd_b15-002.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fmadd_b15/fmadd_b15-003.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fmadd_b15/fmadd_b15-004.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fmadd_b15/fmadd_b15-005.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fmadd_b15/fmadd_b15-006.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fmadd_b15/fmadd_b15-007.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fmadd_b15/fmadd_b15-008.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fmadd_b15/fmadd_b15-009.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fmadd_b15/fmadd_b15-010.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fmadd_b15/fmadd_b15-011.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fmadd_b15/fmadd_b15-012.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fmadd_b15/fmadd_b15-013.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fmadd_b16-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b16
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fmadd_b17-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b17
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fmadd_b18-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b18
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fmadd_b2-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b2
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fmadd_b3-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b3
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fmadd_b4-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b4
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fmadd_b5-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b5
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fmadd_b6-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b6
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fmadd_b7-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b7
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fmadd_b8-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b8
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fmax_b1-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmax_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fmax_b19-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmax_b19
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fmin_b1-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmin_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fmin_b19-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmin_b19
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fmsub_b1/fmsub_b1-001.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fmsub_b1/fmsub_b1-002.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fmsub_b1/fmsub_b1-003.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fmsub_b1/fmsub_b1-004.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fmsub_b1/fmsub_b1-005.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fmsub_b1/fmsub_b1-006.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fmsub_b1/fmsub_b1-007.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fmsub_b1/fmsub_b1-008.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fmsub_b1/fmsub_b1-009.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fmsub_b1/fmsub_b1-010.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fmsub_b1/fmsub_b1-011.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fmsub_b1/fmsub_b1-012.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fmsub_b1/fmsub_b1-013.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fmsub_b1/fmsub_b1-014.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fmsub_b1/fmsub_b1-015.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fmsub_b1/fmsub_b1-016.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fmsub_b1/fmsub_b1-017.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fmsub_b1/fmsub_b1-018.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fmsub_b14-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b14
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fmsub_b15/fmsub_b15-001.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fmsub_b15/fmsub_b15-002.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fmsub_b15/fmsub_b15-003.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fmsub_b15/fmsub_b15-004.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fmsub_b15/fmsub_b15-005.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fmsub_b15/fmsub_b15-006.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fmsub_b15/fmsub_b15-007.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fmsub_b15/fmsub_b15-008.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fmsub_b15/fmsub_b15-009.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fmsub_b15/fmsub_b15-010.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fmsub_b15/fmsub_b15-011.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fmsub_b15/fmsub_b15-012.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fmsub_b15/fmsub_b15-013.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fmsub_b16-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b16
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fmsub_b17-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b17
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fmsub_b18-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b18
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fmsub_b2-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b2
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fmsub_b3-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b3
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fmsub_b4-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b4
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fmsub_b5-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b5
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fmsub_b6-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b6
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fmsub_b7-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b7
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fmsub_b8-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b8
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fmul_b1-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmul_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fmul_b2-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmul_b2
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fmul_b3-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmul_b3
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fmul_b4-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmul_b4
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fmul_b5-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmul_b5
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fmul_b6-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmul_b6
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fmul_b7-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmul_b7
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fmul_b8-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmul_b8
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fmul_b9-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmul_b9
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fmv.h.x_b25-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmv.h.x_b25
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fmv.h.x_b26-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmv.h.x_b26
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fmv.x.h_b1-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmv.x.h_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fmv.x.h_b22-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmv.x.h_b22
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fmv.x.h_b23-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmv.x.h_b23
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fmv.x.h_b24-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmv.x.h_b24
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fmv.x.h_b27-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmv.x.h_b27
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fmv.x.h_b28-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmv.x.h_b28
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fmv.x.h_b29-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmv.x.h_b29
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fnmadd_b1/fnmadd_b1-001.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV32IFD_Zicsr
    - RV64IF_Zicsr_Zfh
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b1
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fnmadd_b1/fnmadd_b1-002.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV32IFD_Zicsr
    - RV64IF_Zicsr_Zfh
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b1
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fnmadd_b1/fnmadd_b1-003.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV32IFD_Zicsr
    - RV64IF_Zicsr_Zfh
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b1
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fnmadd_b1/fnmadd_b1-004.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV32IFD_Zicsr
    - RV64IF_Zicsr_Zfh
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b1
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fnmadd_b1/fnmadd_b1-005.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV32IFD_Zicsr
    - RV64IF_Zicsr_Zfh
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b1
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fnmadd_b1/fnmadd_b1-006.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV32IFD_Zicsr
    - RV64IF_Zicsr_Zfh
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b1
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fnmadd_b1/fnmadd_b1-007.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV32IFD_Zicsr
    - RV64IF_Zicsr_Zfh
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b1
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fnmadd_b1/fnmadd_b1-008.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV32IFD_Zicsr
    - RV64IF_Zicsr_Zfh
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b1
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fnmadd_b1/fnmadd_b1-009.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV32IFD_Zicsr
    - RV64IF_Zicsr_Zfh
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b1
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fnmadd_b1/fnmadd_b1-010.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV32IFD_Zicsr
    - RV64IF_Zicsr_Zfh
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b1
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fnmadd_b1/fnmadd_b1-011.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV32IFD_Zicsr
    - RV64IF_Zicsr_Zfh
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b1
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fnmadd_b1/fnmadd_b1-012.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV32IFD_Zicsr
    - RV64IF_Zicsr_Zfh
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b1
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fnmadd_b1/fnmadd_b1-013.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV32IFD_Zicsr
    - RV64IF_Zicsr_Zfh
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b1
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fnmadd_b1/fnmadd_b1-014.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV32IFD_Zicsr
    - RV64IF_Zicsr_Zfh
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b1
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fnmadd_b1/fnmadd_b1-015.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV32IFD_Zicsr
    - RV64IF_Zicsr_Zfh
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b1
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fnmadd_b1/fnmadd_b1-016.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV32IFD_Zicsr
    - RV64IF_Zicsr_Zfh
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b1
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fnmadd_b1/fnmadd_b1-017.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV32IFD_Zicsr
    - RV64IF_Zicsr_Zfh
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b1
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fnmadd_b1/fnmadd_b1-018.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV32IFD_Zicsr
    - RV64IF_Zicsr_Zfh
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fnmadd_b14-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV32IFD_Zicsr
    - RV64IF_Zicsr_Zfh
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b14
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fnmadd_b15/fnmadd_b15-001.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV32IFD_Zicsr
    - RV64IF_Zicsr_Zfh
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fnmadd_b15/fnmadd_b15-002.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV32IFD_Zicsr
    - RV64IF_Zicsr_Zfh
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fnmadd_b15/fnmadd_b15-003.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV32IFD_Zicsr
    - RV64IF_Zicsr_Zfh
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fnmadd_b15/fnmadd_b15-004.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV32IFD_Zicsr
    - RV64IF_Zicsr_Zfh
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fnmadd_b15/fnmadd_b15-005.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV32IFD_Zicsr
    - RV64IF_Zicsr_Zfh
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fnmadd_b15/fnmadd_b15-006.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV32IFD_Zicsr
    - RV64IF_Zicsr_Zfh
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fnmadd_b15/fnmadd_b15-007.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV32IFD_Zicsr
    - RV64IF_Zicsr_Zfh
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fnmadd_b15/fnmadd_b15-008.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV32IFD_Zicsr
    - RV64IF_Zicsr_Zfh
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fnmadd_b15/fnmadd_b15-009.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV32IFD_Zicsr
    - RV64IF_Zicsr_Zfh
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fnmadd_b15/fnmadd_b15-010.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV32IFD_Zicsr
    - RV64IF_Zicsr_Zfh
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fnmadd_b15/fnmadd_b15-011.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV32IFD_Zicsr
    - RV64IF_Zicsr_Zfh
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fnmadd_b15/fnmadd_b15-012.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV32IFD_Zicsr
    - RV64IF_Zicsr_Zfh
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fnmadd_b15/fnmadd_b15-013.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV32IFD_Zicsr
    - RV64IF_Zicsr_Zfh
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fnmadd_b16-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV32IFD_Zicsr
    - RV64IF_Zicsr_Zfh
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b16
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fnmadd_b17-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV32IFD_Zicsr
    - RV64IF_Zicsr_Zfh
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b17
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fnmadd_b18-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV32IFD_Zicsr
    - RV64IF_Zicsr_Zfh
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b18
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fnmadd_b2-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV32IFD_Zicsr
    - RV64IF_Zicsr_Zfh
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b2
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fnmadd_b3-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV32IFD_Zicsr
    - RV64IF_Zicsr_Zfh
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b3
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fnmadd_b4-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV32IFD_Zicsr
    - RV64IF_Zicsr_Zfh
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b4
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fnmadd_b5-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV32IFD_Zicsr
    - RV64IF_Zicsr_Zfh
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b5
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fnmadd_b6-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV32IFD_Zicsr
    - RV64IF_Zicsr_Zfh
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b6
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fnmadd_b7-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV32IFD_Zicsr
    - RV64IF_Zicsr_Zfh
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b7
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fnmadd_b8-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV32IFD_Zicsr
    - RV64IF_Zicsr_Zfh
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b8
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fnmsub_b1/fnmsub_b1-001.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV32IFD_Zicsr
    - RV64IF_Zicsr_Zfh
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b1
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fnmsub_b1/fnmsub_b1-002.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV32IFD_Zicsr
    - RV64IF_Zicsr_Zfh
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b1
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fnmsub_b1/fnmsub_b1-003.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV32IFD_Zicsr
    - RV64IF_Zicsr_Zfh
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b1
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fnmsub_b1/fnmsub_b1-004.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV32IFD_Zicsr
    - RV64IF_Zicsr_Zfh
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b1
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fnmsub_b1/fnmsub_b1-005.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV32IFD_Zicsr
    - RV64IF_Zicsr_Zfh
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b1
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fnmsub_b1/fnmsub_b1-006.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV32IFD_Zicsr
    - RV64IF_Zicsr_Zfh
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b1
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fnmsub_b1/fnmsub_b1-007.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV32IFD_Zicsr
    - RV64IF_Zicsr_Zfh
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b1
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fnmsub_b1/fnmsub_b1-008.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV32IFD_Zicsr
    - RV64IF_Zicsr_Zfh
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b1
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fnmsub_b1/fnmsub_b1-009.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV32IFD_Zicsr
    - RV64IF_Zicsr_Zfh
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b1
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fnmsub_b1/fnmsub_b1-010.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV32IFD_Zicsr
    - RV64IF_Zicsr_Zfh
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b1
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fnmsub_b1/fnmsub_b1-011.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV32IFD_Zicsr
    - RV64IF_Zicsr_Zfh
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b1
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fnmsub_b1/fnmsub_b1-012.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV32IFD_Zicsr
    - RV64IF_Zicsr_Zfh
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b1
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fnmsub_b1/fnmsub_b1-013.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV32IFD_Zicsr
    - RV64IF_Zicsr_Zfh
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b1
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fnmsub_b1/fnmsub_b1-014.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV32IFD_Zicsr
    - RV64IF_Zicsr_Zfh
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b1
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fnmsub_b1/fnmsub_b1-015.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV32IFD_Zicsr
    - RV64IF_Zicsr_Zfh
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b1
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fnmsub_b1/fnmsub_b1-016.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV32IFD_Zicsr
    - RV64IF_Zicsr_Zfh
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b1
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fnmsub_b1/fnmsub_b1-017.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV32IFD_Zicsr
    - RV64IF_Zicsr_Zfh
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b1
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fnmsub_b1/fnmsub_b1-018.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV32IFD_Zicsr
    - RV64IF_Zicsr_Zfh
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fnmsub_b14-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV32IFD_Zicsr
    - RV64IF_Zicsr_Zfh
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b14
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fnmsub_b15/fnmsub_b15-001.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV32IFD_Zicsr
    - RV64IF_Zicsr_Zfh
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fnmsub_b15/fnmsub_b15-002.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV32IFD_Zicsr
    - RV64IF_Zicsr_Zfh
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fnmsub_b15/fnmsub_b15-003.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV32IFD_Zicsr
    - RV64IF_Zicsr_Zfh
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fnmsub_b15/fnmsub_b15-004.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV32IFD_Zicsr
    - RV64IF_Zicsr_Zfh
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fnmsub_b15/fnmsub_b15-005.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV32IFD_Zicsr
    - RV64IF_Zicsr_Zfh
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fnmsub_b15/fnmsub_b15-006.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV32IFD_Zicsr
    - RV64IF_Zicsr_Zfh
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fnmsub_b15/fnmsub_b15-007.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV32IFD_Zicsr
    - RV64IF_Zicsr_Zfh
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fnmsub_b15/fnmsub_b15-008.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV32IFD_Zicsr
    - RV64IF_Zicsr_Zfh
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fnmsub_b15/fnmsub_b15-009.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV32IFD_Zicsr
    - RV64IF_Zicsr_Zfh
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fnmsub_b15/fnmsub_b15-010.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV32IFD_Zicsr
    - RV64IF_Zicsr_Zfh
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fnmsub_b15/fnmsub_b15-011.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV32IFD_Zicsr
    - RV64IF_Zicsr_Zfh
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fnmsub_b15/fnmsub_b15-012.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV32IFD_Zicsr
    - RV64IF_Zicsr_Zfh
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fnmsub_b15/fnmsub_b15-013.S
  : commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV32IFD_Zicsr
    - RV64IF_Zicsr_Zfh
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fnmsub_b16-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV32IFD_Zicsr
    - RV64IF_Zicsr_Zfh
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b16
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fnmsub_b17-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV32IFD_Zicsr
    - RV64IF_Zicsr_Zfh
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b17
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fnmsub_b18-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV32IFD_Zicsr
    - RV64IF_Zicsr_Zfh
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b18
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fnmsub_b2-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV32IFD_Zicsr
    - RV64IF_Zicsr_Zfh
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b2
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fnmsub_b3-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV32IFD_Zicsr
    - RV64IF_Zicsr_Zfh
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b3
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fnmsub_b4-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV32IFD_Zicsr
    - RV64IF_Zicsr_Zfh
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b4
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fnmsub_b5-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV32IFD_Zicsr
    - RV64IF_Zicsr_Zfh
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b5
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fnmsub_b6-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV32IFD_Zicsr
    - RV64IF_Zicsr_Zfh
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b6
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fnmsub_b7-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV32IFD_Zicsr
    - RV64IF_Zicsr_Zfh
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b7
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fnmsub_b8-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV32IFD_Zicsr
    - RV64IF_Zicsr_Zfh
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b8
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fsgnj_b1-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fsgnj_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fsgnjn_b1-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fsgnjn_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fsgnjx_b1-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fsgnjx_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fsh-align-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fsh-align
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fsqrt_b1-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fsqrt_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fsqrt_b2-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fsqrt_b2
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fsqrt_b20-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fsqrt_b20
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fsqrt_b3-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fsqrt_b3
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fsqrt_b4-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fsqrt_b4
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fsqrt_b5-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fsqrt_b5
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fsqrt_b7-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fsqrt_b7
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fsqrt_b8-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fsqrt_b8
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fsqrt_b9-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fsqrt_b9
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fsub_b1-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fsub_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fsub_b10-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fsub_b10
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fsub_b11-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fsub_b11
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fsub_b12-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fsub_b12
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fsub_b13-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fsub_b13
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fsub_b2-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fsub_b2
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fsub_b3-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fsub_b3
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fsub_b4-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fsub_b4
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fsub_b5-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fsub_b5
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fsub_b7-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fsub_b7
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zfh/src/fsub_b8-01.S:
    commit_id: '-'
    isa:
    - RV32IF_Zicsr_Zfh
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fsub_b8
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fadd_b1-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fadd_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fadd_b10-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fadd_b10
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fadd_b11-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fadd_b11
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fadd_b12-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fadd_b12
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fadd_b13-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fadd_b13
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fadd_b2-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fadd_b2
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fadd_b3-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fadd_b3
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fadd_b4-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fadd_b4
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fadd_b5-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fadd_b5
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fadd_b7-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fadd_b7
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fadd_b8-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fadd_b8
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fclass_b1-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fclass_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fcvt.w.h_b1-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.w.h_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fcvt.w.h_b22-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.w.h_b22
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fcvt.w.h_b23-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.w.h_b23
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fcvt.w.h_b24-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.w.h_b24
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fcvt.w.h_b27-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.w.h_b27
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fcvt.w.h_b28-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.w.h_b28
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fcvt.w.h_b29-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.w.h_b29
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fcvt.wu.h_b1-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.wu.h_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fcvt.wu.h_b22-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.wu.h_b22
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fcvt.wu.h_b23-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.wu.h_b23
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fcvt.wu.h_b24-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.wu.h_b24
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fcvt.wu.h_b27-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.wu.h_b27
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fcvt.wu.h_b28-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.wu.h_b28
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fcvt.wu.h_b29-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.wu.h_b29
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fdiv_b1-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fdiv_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fdiv_b2-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fdiv_b2
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fdiv_b20-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fdiv_b20
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fdiv_b21-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fdiv_b21
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fdiv_b3-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fdiv_b3
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fdiv_b4-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fdiv_b4
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fdiv_b5-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fdiv_b5
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fdiv_b6-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fdiv_b6
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fdiv_b7-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fdiv_b7
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fdiv_b8-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fdiv_b8
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fdiv_b9-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fdiv_b9
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/feq_b1-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - feq_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/feq_b19-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - feq_b19
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fle_b1-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fle_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fle_b19-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fle_b19
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/flt_b1-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - flt_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/flt_b19-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - flt_b19
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fmadd_b1-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fmadd_b14-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b14
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fmadd_b16-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b16
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fmadd_b17-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b17
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fmadd_b18-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b18
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fmadd_b2-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b2
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fmadd_b3-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b3
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fmadd_b4-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b4
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fmadd_b5-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b5
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fmadd_b6-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b6
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fmadd_b7-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b7
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fmadd_b8-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b8
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fmax_b1-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmax_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fmax_b19-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmax_b19
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fmin_b1-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmin_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fmin_b19-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmin_b19
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fmsub_b14-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b14
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fmsub_b16-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b16
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fmsub_b17-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b17
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fmsub_b18-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b18
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fmsub_b2-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b2
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fmsub_b3-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b3
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fmsub_b4-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b4
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fmsub_b5-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b5
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fmsub_b6-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b6
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fmsub_b7-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b7
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fmsub_b8-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b8
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fmul_b1-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmul_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fmul_b2-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmul_b2
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fmul_b3-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmul_b3
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fmul_b4-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmul_b4
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fmul_b5-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmul_b5
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fmul_b6-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmul_b6
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fmul_b7-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmul_b7
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fmul_b8-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmul_b8
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fmul_b9-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmul_b9
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fnmadd_b14-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b14
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fnmadd_b16-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b16
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fnmadd_b17-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b17
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fnmadd_b18-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b18
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fnmadd_b2-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b2
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fnmadd_b3-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b3
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fnmadd_b4-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b4
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fnmadd_b5-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b5
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fnmadd_b6-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b6
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fnmadd_b7-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b7
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fnmadd_b8-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b8
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fnmsub_b14-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b14
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fnmsub_b16-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b16
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fnmsub_b17-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b17
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fnmsub_b18-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b18
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fnmsub_b2-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b2
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fnmsub_b3-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b3
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fnmsub_b4-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b4
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fnmsub_b5-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b5
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fnmsub_b6-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b6
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fnmsub_b7-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b7
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fnmsub_b8-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b8
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fsgnj_b1-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fsgnj_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fsgnjn_b1-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fsgnjn_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fsgnjx_b1-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fsgnjx_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fsqrt_b1-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fsqrt_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fsqrt_b2-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fsqrt_b2
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fsqrt_b20-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fsqrt_b20
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fsqrt_b3-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fsqrt_b3
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fsqrt_b4-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fsqrt_b4
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fsqrt_b5-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fsqrt_b5
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fsqrt_b7-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fsqrt_b7
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fsqrt_b8-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fsqrt_b8
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fsqrt_b9-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fsqrt_b9
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fsub_b1-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fsub_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fsub_b10-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fsub_b10
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fsub_b11-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fsub_b11
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fsub_b12-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fsub_b12
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fsub_b13-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fsub_b13
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fsub_b2-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fsub_b2
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fsub_b3-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fsub_b3
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fsub_b4-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fsub_b4
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fsub_b5-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fsub_b5
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fsub_b7-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fsub_b7
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zhinx/src/fsub_b8-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zfinx_Zhinx
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fsub_b8
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zicond/src/czero.eqz-01.S:
    commit_id: '-'
    isa:
    - RV32IZicond
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*Zicond.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - czero.eqz
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zicond/src/czero.nez-01.S:
    commit_id: '-'
    isa:
    - RV32IZicond
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*Zicond.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - czero.nez
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zifencei/src/Fencei.S:
    commit_id: '-'
    isa:
    - RV32I_Zifencei
    parts: !!omap
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        - check ISA:=regex(.*Zifencei.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fencei
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zimop/src/mop.r.0-01.S:
    commit_id: '-'
    isa:
    - RV32IZimop
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*Zimop.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - mop.r.0
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zimop/src/mop.r.1-01.S:
    commit_id: '-'
    isa:
    - RV32IZimop
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*Zimop.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - mop.r.1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zimop/src/mop.r.10-01.S:
    commit_id: '-'
    isa:
    - RV32IZimop
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*Zimop.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - mop.r.10
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zimop/src/mop.r.11-01.S:
    commit_id: '-'
    isa:
    - RV32IZimop
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*Zimop.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - mop.r.11
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zimop/src/mop.r.12-01.S:
    commit_id: '-'
    isa:
    - RV32IZimop
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*Zimop.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - mop.r.12
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zimop/src/mop.r.13-01.S:
    commit_id: '-'
    isa:
    - RV32IZimop
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*Zimop.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - mop.r.13
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zimop/src/mop.r.14-01.S:
    commit_id: '-'
    isa:
    - RV32IZimop
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*Zimop.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - mop.r.14
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zimop/src/mop.r.15-01.S:
    commit_id: '-'
    isa:
    - RV32IZimop
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*Zimop.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - mop.r.15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zimop/src/mop.r.16-01.S:
    commit_id: '-'
    isa:
    - RV32IZimop
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*Zimop.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - mop.r.16
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zimop/src/mop.r.17-01.S:
    commit_id: '-'
    isa:
    - RV32IZimop
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*Zimop.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - mop.r.17
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zimop/src/mop.r.18-01.S:
    commit_id: '-'
    isa:
    - RV32IZimop
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*Zimop.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - mop.r.18
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zimop/src/mop.r.19-01.S:
    commit_id: '-'
    isa:
    - RV32IZimop
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*Zimop.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - mop.r.19
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zimop/src/mop.r.2-01.S:
    commit_id: '-'
    isa:
    - RV32IZimop
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*Zimop.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - mop.r.2
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zimop/src/mop.r.20-01.S:
    commit_id: '-'
    isa:
    - RV32IZimop
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*Zimop.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - mop.r.20
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zimop/src/mop.r.21-01.S:
    commit_id: '-'
    isa:
    - RV32IZimop
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*Zimop.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - mop.r.21
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zimop/src/mop.r.22-01.S:
    commit_id: '-'
    isa:
    - RV32IZimop
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*Zimop.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - mop.r.22
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zimop/src/mop.r.23-01.S:
    commit_id: '-'
    isa:
    - RV32IZimop
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*Zimop.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - mop.r.23
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zimop/src/mop.r.24-01.S:
    commit_id: '-'
    isa:
    - RV32IZimop
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*Zimop.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - mop.r.24
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zimop/src/mop.r.25-01.S:
    commit_id: '-'
    isa:
    - RV32IZimop
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*Zimop.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - mop.r.25
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zimop/src/mop.r.26-01.S:
    commit_id: '-'
    isa:
    - RV32IZimop
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*Zimop.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - mop.r.26
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zimop/src/mop.r.27-01.S:
    commit_id: '-'
    isa:
    - RV32IZimop
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*Zimop.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - mop.r.27
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zimop/src/mop.r.28-01.S:
    commit_id: '-'
    isa:
    - RV32IZimop
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*Zimop.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - mop.r.28
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zimop/src/mop.r.29-01.S:
    commit_id: '-'
    isa:
    - RV32IZimop
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*Zimop.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - mop.r.29
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zimop/src/mop.r.3-01.S:
    commit_id: '-'
    isa:
    - RV32IZimop
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*Zimop.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - mop.r.3
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zimop/src/mop.r.30-01.S:
    commit_id: '-'
    isa:
    - RV32IZimop
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*Zimop.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - mop.r.30
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zimop/src/mop.r.31-01.S:
    commit_id: '-'
    isa:
    - RV32IZimop
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*Zimop.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - mop.r.31
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zimop/src/mop.r.4-01.S:
    commit_id: '-'
    isa:
    - RV32IZimop
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*Zimop.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - mop.r.4
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zimop/src/mop.r.5-01.S:
    commit_id: '-'
    isa:
    - RV32IZimop
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*Zimop.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - mop.r.5
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zimop/src/mop.r.6-01.S:
    commit_id: '-'
    isa:
    - RV32IZimop
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*Zimop.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - mop.r.6
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zimop/src/mop.r.7-01.S:
    commit_id: '-'
    isa:
    - RV32IZimop
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*Zimop.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - mop.r.7
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zimop/src/mop.r.8-01.S:
    commit_id: '-'
    isa:
    - RV32IZimop
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*Zimop.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - mop.r.8
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zimop/src/mop.r.9-01.S:
    commit_id: '-'
    isa:
    - RV32IZimop
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*Zimop.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - mop.r.9
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zimop/src/mop.rr.0-01.S:
    commit_id: '-'
    isa:
    - RV32IZimop
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*Zimop.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - mop.rr.0
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zimop/src/mop.rr.1-01.S:
    commit_id: '-'
    isa:
    - RV32IZimop
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*Zimop.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - mop.rr.1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zimop/src/mop.rr.2-01.S:
    commit_id: '-'
    isa:
    - RV32IZimop
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*Zimop.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - mop.rr.2
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zimop/src/mop.rr.3-01.S:
    commit_id: '-'
    isa:
    - RV32IZimop
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*Zimop.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - mop.rr.3
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zimop/src/mop.rr.4-01.S:
    commit_id: '-'
    isa:
    - RV32IZimop
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*Zimop.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - mop.rr.4
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zimop/src/mop.rr.5-01.S:
    commit_id: '-'
    isa:
    - RV32IZimop
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*Zimop.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - mop.rr.5
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zimop/src/mop.rr.6-01.S:
    commit_id: '-'
    isa:
    - RV32IZimop
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*Zimop.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - mop.rr.6
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zimop/src/mop.rr.7-01.S:
    commit_id: '-'
    isa:
    - RV32IZimop
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*Zimop.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - mop.rr.7
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zvk/src/vaesdf.vs-01.S:
    commit_id: '-'
    isa:
    - RV32IV_Zicsr_Zvkned
    - RV64IV_Zicsr_Zvkned
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*V.*Zicsr.*Zvkned)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - vaesdf.vs
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zvk/src/vaesdf.vv-01.S:
    commit_id: '-'
    isa:
    - RV32IV_Zicsr_Zvkned
    - RV64IV_Zicsr_Zvkned
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*V.*Zicsr.*Zvkned)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - vaesdf.vv
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zvk/src/vaesdm.vs-01.S:
    commit_id: '-'
    isa:
    - RV32IV_Zicsr_Zvkned
    - RV64IV_Zicsr_Zvkned
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*V.*Zicsr.*Zvkned)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - vaesdm.vs
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zvk/src/vaesdm.vv-01.S:
    commit_id: '-'
    isa:
    - RV32IV_Zicsr_Zvkned
    - RV64IV_Zicsr_Zvkned
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*V.*Zicsr.*Zvkned)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - vaesdm.vv
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zvk/src/vaesef.vs-01.S:
    commit_id: '-'
    isa:
    - RV32IV_Zicsr_Zvkned
    - RV64IV_Zicsr_Zvkned
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*V.*Zicsr.*Zvkned)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - vaesef.vs
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zvk/src/vaesef.vv-01.S:
    commit_id: '-'
    isa:
    - RV32IV_Zicsr_Zvkned
    - RV64IV_Zicsr_Zvkned
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*V.*Zicsr.*Zvkned)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - vaesef.vv
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zvk/src/vaesem.vs-01.S:
    commit_id: '-'
    isa:
    - RV32IV_Zicsr_Zvkned
    - RV64IV_Zicsr_Zvkned
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*V.*Zicsr.*Zvkned)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - vaesem.vs
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zvk/src/vaesem.vv-01.S:
    commit_id: '-'
    isa:
    - RV32IV_Zicsr_Zvkned
    - RV64IV_Zicsr_Zvkned
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*V.*Zicsr.*Zvkned)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - vaesem.vv
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zvk/src/vaeskf1.vi-01.S:
    commit_id: '-'
    isa:
    - RV32IV_Zicsr_Zvkned
    - RV64IV_Zicsr_Zvkned
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*V.*Zicsr.*Zvkned)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - vaeskf1.vi
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zvk/src/vaeskf2.vi-01.S:
    commit_id: '-'
    isa:
    - RV32IV_Zicsr_Zvkned
    - RV64IV_Zicsr_Zvkned
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*V.*Zicsr.*Zvkned)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - vaeskf2.vi
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zvk/src/vaesz.vs-01.S:
    commit_id: '-'
    isa:
    - RV32IV_Zicsr_Zvkned
    - RV64IV_Zicsr_Zvkned
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*V.*Zicsr.*Zvkned)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - vaesz.vs
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zvk/src/vandn.vv-01.S:
    commit_id: '-'
    isa:
    - RV32IV_Zicsr_Zvkb
    - RV64IV_Zicsr_Zvkb
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*V.*Zicsr.*Zvkb)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - vandn.vv
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zvk/src/vandn.vx-01.S:
    commit_id: '-'
    isa:
    - RV32IV_Zicsr_Zvkb
    - RV64IV_Zicsr_Zvkb
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*V.*Zicsr.*Zvkb)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - vandn.vx
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zvk/src/vbrev8.v-01.S:
    commit_id: '-'
    isa:
    - RV32IV_Zicsr_Zvkb
    - RV64IV_Zicsr_Zvkb
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*V.*Zicsr.*Zvkb)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - vbrev8.v
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zvk/src/vclmul.vv-01.S:
    commit_id: '-'
    isa:
    - RV32IV_Zicsr_Zvbc
    - RV64IV_Zicsr_Zvbc
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*V.*Zicsr.*Zvbc)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - vclmul.vv
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zvk/src/vclmul.vx-01.S:
    commit_id: '-'
    isa:
    - RV32IV_Zicsr_Zvbc
    - RV64IV_Zicsr_Zvbc
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*V.*Zicsr.*Zvbc)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - vclmul.vx
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zvk/src/vclmulh.vv-01.S:
    commit_id: '-'
    isa:
    - RV32IV_Zicsr_Zvbc
    - RV64IV_Zicsr_Zvbc
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*V.*Zicsr.*Zvbc)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - vclmulh.vv
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zvk/src/vclmulh.vx-01.S:
    commit_id: '-'
    isa:
    - RV32IV_Zicsr_Zvbc
    - RV64IV_Zicsr_Zvbc
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*V.*Zicsr.*Zvbc)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - vclmulh.vx
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zvk/src/vghsh.vv-01.S:
    commit_id: '-'
    isa:
    - RV32IV_Zicsr_Zvkg
    - RV64IV_Zicsr_Zvkg
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*V.*Zicsr.*Zvkg)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - vghsh.vv
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zvk/src/vgmul.vv-01.S:
    commit_id: '-'
    isa:
    - RV32IV_Zicsr_Zvkg
    - RV64IV_Zicsr_Zvkg
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*V.*Zicsr.*Zvkg)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - vgmul.vv
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zvk/src/vrev8.v-01.S:
    commit_id: '-'
    isa:
    - RV32IV_Zicsr_Zvkb
    - RV64IV_Zicsr_Zvkb
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*V.*Zicsr.*Zvkb)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - vrev8.v
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zvk/src/vrol.vv-01.S:
    commit_id: '-'
    isa:
    - RV32IV_Zicsr_Zvkb
    - RV64IV_Zicsr_Zvkb
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*V.*Zicsr.*Zvkb)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - vrol.vv
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zvk/src/vrol.vx-01.S:
    commit_id: '-'
    isa:
    - RV32IV_Zicsr_Zvkb
    - RV64IV_Zicsr_Zvkb
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*V.*Zicsr.*Zvkb)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - vrol.vx
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zvk/src/vror.vi-01.S:
    commit_id: '-'
    isa:
    - RV32IV_Zicsr_Zvkb
    - RV64IV_Zicsr_Zvkb
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*V.*Zicsr.*Zvkb)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - vror.vi
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zvk/src/vror.vv-01.S:
    commit_id: '-'
    isa:
    - RV32IV_Zicsr_Zvkb
    - RV64IV_Zicsr_Zvkb
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*V.*Zicsr.*Zvkb)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - vror.vv
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zvk/src/vror.vx-01.S:
    commit_id: '-'
    isa:
    - RV32IV_Zicsr_Zvkb
    - RV64IV_Zicsr_Zvkb
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*V.*Zicsr.*Zvkb)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - vror.vx
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zvk/src/vsha2ch-e32.vv-01.S:
    commit_id: '-'
    isa:
    - RV32IV_Zicsr_Zvknha
    - RV64IV_Zicsr_Zvknha
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*V.*Zicsr.*Zvknha)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - vsha2ch.vv
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zvk/src/vsha2ch-e64.vv-01.S:
    commit_id: '-'
    isa:
    - RV32IV_Zicsr_Zvknhb
    - RV64IV_Zicsr_Zvknhb
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*V.*Zicsr.*Zvknhb)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - vsha2ch.vv
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zvk/src/vsha2cl-e32.vv-01.S:
    commit_id: '-'
    isa:
    - RV32IV_Zicsr_Zvknha
    - RV64IV_Zicsr_Zvknha
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*V.*Zicsr.*Zvknha)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - vsha2cl.vv
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zvk/src/vsha2cl-e64.vv-01.S:
    commit_id: '-'
    isa:
    - RV32IV_Zicsr_Zvknhb
    - RV64IV_Zicsr_Zvknhb
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*V.*Zicsr.*Zvknhb)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - vsha2cl.vv
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zvk/src/vsha2ms-e32.vv-01.S:
    commit_id: '-'
    isa:
    - RV32IV_Zicsr_Zvknha
    - RV64IV_Zicsr_Zvknha
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*V.*Zicsr.*Zvknha)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - vsha2ms.vv
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zvk/src/vsha2ms-e64.vv-01.S:
    commit_id: '-'
    isa:
    - RV32IV_Zicsr_Zvknhb
    - RV64IV_Zicsr_Zvknhb
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*V.*Zicsr.*Zvknhb)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - vsha2ms.vv
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zvk/src/vsm3c.vi-01.S:
    commit_id: '-'
    isa:
    - RV32IV_Zicsr_Zvksh
    - RV64IV_Zicsr_Zvksh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*V.*Zicsr.*Zvksh)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - vsm3c.vi
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zvk/src/vsm3me.vv-01.S:
    commit_id: '-'
    isa:
    - RV32IV_Zicsr_Zvksh
    - RV64IV_Zicsr_Zvksh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*V.*Zicsr.*Zvksh)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - vsm3me.vv
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zvk/src/vsm4k.vi-01.S:
    commit_id: '-'
    isa:
    - RV32IV_Zicsr_Zvksed
    - RV64IV_Zicsr_Zvksed
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*V.*Zicsr.*Zvksed)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - vsm4k.vi
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zvk/src/vsm4r.vs-01.S:
    commit_id: '-'
    isa:
    - RV32IV_Zicsr_Zvksed
    - RV64IV_Zicsr_Zvksed
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*V.*Zicsr.*Zvksed)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - vsm4r.vs
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/Zvk/src/vsm4r.vv-01.S:
    commit_id: '-'
    isa:
    - RV32IV_Zicsr_Zvksed
    - RV64IV_Zicsr_Zvksed
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*V.*Zicsr.*Zvksed)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - vsm4r.vv
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/hints/src/add-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zicsr)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - add
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/hints/src/addi-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zicsr)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - addi
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/hints/src/and-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zicsr)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - and
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/hints/src/andi-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zicsr)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - andi
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/hints/src/auipc-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zicsr)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - auipc
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/hints/src/fence-01.S:
    commit_id: '-'
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fence
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/hints/src/lui-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zicsr)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - lui
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/hints/src/or-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zicsr)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - or
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/hints/src/ori-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zicsr)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - ori
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/hints/src/sll-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zicsr)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sll
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/hints/src/slli-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zicsr)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - slli
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/hints/src/slt-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zicsr)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - slt
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/hints/src/slti-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zicsr)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - slti
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/hints/src/sltiu-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zicsr)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sltiu
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/hints/src/sltu-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zicsr)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sltu
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/hints/src/sra-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zicsr)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sra
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/hints/src/srai-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zicsr)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - srai
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/hints/src/srl-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - srl
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/hints/src/srli-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zicsr)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - srli
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/hints/src/sub-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zicsr)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sub
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/hints/src/xor-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zicsr)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - xor
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/hints/src/xori-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zicsr)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - xori
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmp32-CSR-ALL-MODES.S:
    commit_id: '-'
    isa:
    - RV32I_Zicsr
    parts: !!omap
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*S.*Zicsr.*)
        define:
        - def rvtest_mtrap_routine=True
        - def rvtest_strap_routine=True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - PMP_access_permission
        verify: []
    - '2':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I[^S]*Zicsr.*)
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - PMP_access_permission
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmp32-NA4-M.S:
    commit_id: '-'
    isa:
    - RV32I_Zicsr
    parts: !!omap
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I[^S]*Zicsr.*)
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        mac:
        - mac PMP_MACROS
        coverage_labels:
        - PMP_NA4_M
        verify:
        - verify (PMP['implemented'])
        - verify (PMP['pmp-grain'] == 0)
        - verify (PMP['pmp-writable'] >= 7)
    - '2':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*S.*Zicsr.*)
        define:
        - def rvtest_mtrap_routine=True
        - def rvtest_strap_routine=True
        - def TEST_CASE_1=True
        mac:
        - mac PMP_MACROS
        coverage_labels:
        - PMP_NA4_M
        verify:
        - verify (PMP['implemented'])
        - verify (PMP['pmp-grain'] == 0)
        - verify (PMP['pmp-writable'] >= 7)
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmp32-NA4-S.S:
    commit_id: '-'
    isa:
    - RV32I_Zicsr
    parts: !!omap
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*S.*Zicsr.*)
        define:
        - def rvtest_mtrap_routine=True
        - def rvtest_strap_routine=True
        - def TEST_CASE_1=True
        mac:
        - mac PMP_MACROS
        coverage_labels:
        - PMP_NA4_S_U
        verify:
        - verify (PMP['implemented'])
        - verify (PMP['pmp-grain'] == 0)
        - verify (PMP['pmp-writable'] >= 3)
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmp32-NA4-U.S:
    commit_id: '-'
    isa:
    - RV32I_Zicsr
    parts: !!omap
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I[^S]*Zicsr.*)
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        mac:
        - mac PMP_MACROS
        coverage_labels:
        - PMP_NA4_S_U
        verify:
        - verify (PMP['implemented'])
        - verify (PMP['pmp-grain'] == 0)
        - verify (PMP['pmp-writable'] >= 3)
    - '2':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*S.*Zicsr.*)
        define:
        - def rvtest_mtrap_routine=True
        - def rvtest_strap_routine=True
        - def TEST_CASE_1=True
        mac:
        - mac PMP_MACROS
        coverage_labels:
        - PMP_NA4_S_U
        verify:
        - verify (PMP['implemented'])
        - verify (PMP['pmp-grain'] == 0)
        - verify (PMP['pmp-writable'] >= 3)
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmp32-NAPOT-M.S:
    commit_id: '-'
    isa:
    - RV32I_Zicsr
    parts: !!omap
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I[^S]*Zicsr.*)
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        mac:
        - mac PMP_MACROS
        coverage_labels:
        - PMP_NAPOT_M
        verify:
        - verify (PMP['implemented'])
        - verify (PMP['pmp-writable'] >= 7)
    - '2':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*S.*Zicsr.*)
        define:
        - def rvtest_mtrap_routine=True
        - def rvtest_strap_routine=True
        - def TEST_CASE_1=True
        mac:
        - mac PMP_MACROS
        coverage_labels:
        - PMP_NAPOT_M
        verify:
        - verify (PMP['implemented'])
        - verify (PMP['pmp-writable'] >= 7)
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmp32-NAPOT-S.S:
    commit_id: '-'
    isa:
    - RV32I_Zicsr
    parts: !!omap
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*S.*Zicsr.*)
        define:
        - def rvtest_mtrap_routine=True
        - def rvtest_strap_routine=True
        - def TEST_CASE_1=True
        mac:
        - mac PMP_MACROS
        coverage_labels:
        - PMP_NAPOT_S_U
        verify:
        - verify (PMP['implemented'])
        - verify (PMP['pmp-writable'] >= 3)
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmp32-NAPOT-U.S:
    commit_id: '-'
    isa:
    - RV32I_Zicsr
    parts: !!omap
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I[^S]*Zicsr.*)
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        mac:
        - mac PMP_MACROS
        coverage_labels:
        - PMP_NAPOT_S_U
        verify:
        - verify (PMP['implemented'])
        - verify (PMP['pmp-writable'] >= 3)
    - '2':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*S.*Zicsr.*)
        define:
        - def rvtest_mtrap_routine=True
        - def rvtest_strap_routine=True
        - def TEST_CASE_1=True
        mac:
        - mac PMP_MACROS
        coverage_labels:
        - PMP_NAPOT_S_U
        verify:
        - verify (PMP['implemented'])
        - verify (PMP['pmp-writable'] >= 3)
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmp32-TOR-M.S:
    commit_id: '-'
    isa:
    - RV32I_Zicsr
    parts: !!omap
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I[^S]*Zicsr.*)
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        mac:
        - mac PMP_MACROS
        coverage_labels:
        - PMP_TOR_M
        verify:
        - verify (PMP['implemented'])
        - verify (PMP['pmp-writable'] >= 12)
    - '2':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*S.*Zicsr.*)
        define:
        - def rvtest_mtrap_routine=True
        - def rvtest_strap_routine=True
        - def TEST_CASE_1=True
        mac:
        - mac PMP_MACROS
        coverage_labels:
        - PMP_TOR_M
        verify:
        - verify (PMP['implemented'])
        - verify (PMP['pmp-writable'] >= 12)
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmp32-TOR-S.S:
    commit_id: '-'
    isa:
    - RV32I_Zicsr
    parts: !!omap
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*S.*Zicsr.*)
        define:
        - def rvtest_mtrap_routine=True
        - def rvtest_strap_routine=True
        - def TEST_CASE_1=True
        mac:
        - mac PMP_MACROS
        coverage_labels:
        - PMP_TOR_S_U
        verify:
        - verify (PMP['implemented'])
        - verify (PMP['pmp-writable'] >= 4)
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmp32-TOR-U.S:
    commit_id: '-'
    isa:
    - RV32I_Zicsr
    parts: !!omap
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I[^S]*Zicsr.*)
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        mac:
        - mac PMP_MACROS
        coverage_labels:
        - PMP_TOR_S_U
        verify:
        - verify (PMP['implemented'])
        - verify (PMP['pmp-writable'] >= 4)
    - '2':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*S.*Zicsr.*)
        define:
        - def rvtest_mtrap_routine=True
        - def rvtest_strap_routine=True
        - def TEST_CASE_1=True
        mac:
        - mac PMP_MACROS
        coverage_labels:
        - PMP_TOR_S_U
        verify:
        - verify (PMP['implemented'])
        - verify (PMP['pmp-writable'] >= 4)
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/ebreak.S:
    commit_id: '-'
    isa:
    - RV32I_Zicsr
    parts: !!omap
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zicsr.*)
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - ebreak
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/ecall.S:
    commit_id: '-'
    isa:
    - RV32I_Zicsr
    parts: !!omap
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zicsr.*)
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - ecall
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign-beq-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - misalign-beq
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zicsr.*)
        - check ISA:=regex(^[^C]+$)
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - misalign-beq
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign-bge-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - misalign-bge
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zicsr.*)
        - check ISA:=regex(^[^C]+$)
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - misalign-bge
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign-bgeu-01.S
  : commit_id: '-'
    isa:
    - RV32I_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - misalign-bgeu
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zicsr.*)
        - check ISA:=regex(^[^C]+$)
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - misalign-bgeu
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign-blt-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - misalign-blt
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zicsr.*)
        - check ISA:=regex(^[^C]+$)
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - misalign-blt
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign-bltu-01.S
  : commit_id: '-'
    isa:
    - RV32I_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - misalign-bltu
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zicsr.*)
        - check ISA:=regex(^[^C]+$)
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - misalign-bltu
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign-bne-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - misalign-bne
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zicsr.*)
        - check ISA:=regex(^[^C]+$)
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - misalign-bne
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign-jal-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - misalign-jal
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zicsr.*)
        - check ISA:=regex(^[^C]+$)
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - misalign-jal
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign-lh-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        - check hw_data_misaligned_support:=True
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - misalign-lh
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zicsr.*)
        - check hw_data_misaligned_support:=False
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - misalign-lh
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign-lhu-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        - check hw_data_misaligned_support:=True
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - misalign-lhu
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zicsr.*)
        - check hw_data_misaligned_support:=False
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - misalign-lhu
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign-lw-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        - check hw_data_misaligned_support:=True
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - misalign-lw
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zicsr.*)
        - check hw_data_misaligned_support:=False
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - misalign-lw
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign-sh-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        - check hw_data_misaligned_support:=True
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - misalign-sh
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zicsr.*)
        - check hw_data_misaligned_support:=False
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - misalign-sh
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign-sw-01.S:
    commit_id: '-'
    isa:
    - RV32I_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        - check hw_data_misaligned_support:=True
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - misalign-sw
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zicsr.*)
        - check hw_data_misaligned_support:=False
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - misalign-sw
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign1-cjalr-01.S
  : commit_id: '-'
    isa:
    - RV32IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - misalign1-cjalr
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign1-cjr-01.S
  : commit_id: '-'
    isa:
    - RV32IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - misalign1-cjr
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign1-jalr-01.S
  : commit_id: '-'
    isa:
    - RV32I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - misalign1-jalr
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign2-jalr-01.S
  : commit_id: '-'
    isa:
    - RV32I_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - misalign2-jalr
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*Zicsr.*)
        - check ISA:=regex(^[^C]+$)
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - misalign2-jalr
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/vm_sv32/src/mstatus_tvm_test.S:
    commit_id: '-'
    isa:
    - RV32I_Zicsr
    parts: !!omap
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*S.*Zicsr.*)
        define:
        - def rvtest_mtrap_routine=True
        - def rvtest_strap_routine=True
        - def TEST_CASE_1=True
        mac:
        - mac SV32_MACROS
        coverage_labels:
        - mstatus_tvm
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/vm_sv32/src/pmp_check_on_pa_S_mode.S
  : commit_id: '-'
    isa:
    - RV32I_Zicsr
    parts: !!omap
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*S.*Zicsr.*)
        define:
        - def rvtest_mtrap_routine=True
        - def rvtest_strap_routine=True
        - def TEST_CASE_1=True
        mac:
        - mac SV32_MACROS
        - mac PMP_MACROS
        coverage_labels:
        - pmp_check_pa
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/vm_sv32/src/pmp_check_on_pa_U_mode.S
  : commit_id: '-'
    isa:
    - RV32I_Zicsr
    parts: !!omap
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*S.*Zicsr.*)
        define:
        - def rvtest_mtrap_routine=True
        - def rvtest_strap_routine=True
        - def TEST_CASE_1=True
        mac:
        - mac SV32_MACROS
        - mac PMP_MACROS
        coverage_labels:
        - pmp_check_pa
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/vm_sv32/src/pmp_check_on_pte_S_mode.S
  : commit_id: '-'
    isa:
    - RV32I_Zicsr
    parts: !!omap
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*S.*Zicsr.*)
        define:
        - def rvtest_mtrap_routine=True
        - def rvtest_strap_routine=True
        - def TEST_CASE_1=True
        mac:
        - mac SV32_MACROS
        - mac PMP_MACROS
        coverage_labels:
        - pmp_check_pte
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/vm_sv32/src/pmp_check_on_pte_U_mode.S
  : commit_id: '-'
    isa:
    - RV32I_Zicsr
    parts: !!omap
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*S.*Zicsr.*)
        define:
        - def rvtest_mtrap_routine=True
        - def rvtest_strap_routine=True
        - def TEST_CASE_1=True
        mac:
        - mac SV32_MACROS
        - mac PMP_MACROS
        coverage_labels:
        - pmp_check_pte
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/vm_sv32/src/satp_access_tests.S:
    commit_id: '-'
    isa:
    - RV32I_Zicsr
    parts: !!omap
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*S.*Zicsr.*)
        define:
        - def rvtest_mtrap_routine=True
        - def rvtest_strap_routine=True
        - def TEST_CASE_1=True
        mac:
        - mac SV32_MACROS
        coverage_labels:
        - satp_access_all_modes
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/vm_sv32/src/vm_A_and_D_S_mode.S:
    commit_id: '-'
    isa:
    - RV32I_Zicsr
    parts: !!omap
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*S.*Zicsr.*)
        define:
        - def rvtest_mtrap_routine=True
        - def SOFTWARE_UPDATE_A_D=True
        - def rvtest_strap_routine=True
        - def TEST_CASE_1=True
        mac:
        - mac SV32_MACROS
        coverage_labels:
        - a_and_d_bit_soft_upd
        - a_and_d_bit_hart_upd
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/vm_sv32/src/vm_A_and_D_U_mode.S:
    commit_id: '-'
    isa:
    - RV32I_Zicsr
    parts: !!omap
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*S.*Zicsr.*)
        define:
        - def rvtest_mtrap_routine=True
        - def rvtest_strap_routine=True
        - def SOFTWARE_UPDATE_A_D=True
        - def TEST_CASE_1=True
        mac:
        - mac SV32_MACROS
        coverage_labels:
        - a_and_d_bit_soft_upd
        - a_and_d_bit_hart_upd
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/vm_sv32/src/vm_U_Bit_set_U_mode.S
  : commit_id: '-'
    isa:
    - RV32I_Zicsr
    parts: !!omap
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*S.*Zicsr.*)
        define:
        - def rvtest_mtrap_routine=True
        - def rvtest_strap_routine=True
        - def TEST_CASE_1=True
        mac:
        - mac SV32_MACROS
        coverage_labels:
        - U_bit_set_in_UMode
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/vm_sv32/src/vm_U_Bit_unset_S_mode.S
  : commit_id: '-'
    isa:
    - RV32I_Zicsr
    parts: !!omap
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*S.*Zicsr.*)
        define:
        - def rvtest_mtrap_routine=True
        - def rvtest_strap_routine=True
        - def TEST_CASE_1=True
        mac:
        - mac SV32_MACROS
        coverage_labels:
        - U_bit_unset_in_SMode
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/vm_sv32/src/vm_U_Bit_unset_U_mode.S
  : commit_id: '-'
    isa:
    - RV32I_Zicsr
    parts: !!omap
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*S.*Zicsr.*)
        define:
        - def rvtest_mtrap_routine=True
        - def rvtest_strap_routine=True
        - def TEST_CASE_1=True
        mac:
        - mac SV32_MACROS
        coverage_labels:
        - U_bit_unset_in_UMode
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/vm_sv32/src/vm_VA_all_ones_S_mode.S
  : commit_id: '-'
    isa:
    - RV32I_Zicsr
    parts: !!omap
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*S.*Zicsr.*)
        define:
        - def rvtest_mtrap_routine=True
        - def rvtest_strap_routine=True
        - def TEST_CASE_1=True
        mac:
        - mac SV32_MACROS
        coverage_labels:
        - VA_all_ones
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/vm_sv32/src/vm_global_pte_S_mode.S
  : commit_id: '-'
    isa:
    - RV32I_Zicsr
    parts: !!omap
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*S.*Zicsr.*)
        define:
        - def rvtest_mtrap_routine=True
        - def rvtest_strap_routine=True
        - def TEST_CASE_1=True
        mac:
        - mac SV32_MACROS
        coverage_labels:
        - global_pte
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/vm_sv32/src/vm_global_pte_U_mode.S
  : commit_id: '-'
    isa:
    - RV32I_Zicsr
    parts: !!omap
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*S.*Zicsr.*)
        define:
        - def rvtest_mtrap_routine=True
        - def rvtest_strap_routine=True
        - def TEST_CASE_1=True
        mac:
        - mac SV32_MACROS
        coverage_labels:
        - global_pte
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/vm_sv32/src/vm_invalid_pte_S_mode.S
  : commit_id: '-'
    isa:
    - RV32I_Zicsr
    parts: !!omap
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*S.*Zicsr.*)
        define:
        - def rvtest_mtrap_routine=True
        - def rvtest_strap_routine=True
        - def TEST_CASE_1=True
        mac:
        - mac SV32_MACROS
        coverage_labels:
        - invalid_pte
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/vm_sv32/src/vm_invalid_pte_U_mode.S
  : commit_id: '-'
    isa:
    - RV32I_Zicsr
    parts: !!omap
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*S.*Zicsr.*)
        define:
        - def rvtest_mtrap_routine=True
        - def rvtest_strap_routine=True
        - def TEST_CASE_1=True
        mac:
        - mac SV32_MACROS
        coverage_labels:
        - invalid_pte
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/vm_sv32/src/vm_misaligned_S_mode.S
  : commit_id: '-'
    isa:
    - RV32I_Zicsr
    parts: !!omap
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*S.*Zicsr.*)
        define:
        - def rvtest_mtrap_routine=True
        - def rvtest_strap_routine=True
        - def TEST_CASE_1=True
        mac:
        - mac SV32_MACROS
        coverage_labels:
        - misaligned_superpage
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/vm_sv32/src/vm_misaligned_U_mode.S
  : commit_id: '-'
    isa:
    - RV32I_Zicsr
    parts: !!omap
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*S.*Zicsr.*)
        define:
        - def rvtest_mtrap_routine=True
        - def rvtest_strap_routine=True
        - def TEST_CASE_1=True
        mac:
        - mac SV32_MACROS
        coverage_labels:
        - misaligned_superpage
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/vm_sv32/src/vm_mprv_S_mode.S:
    commit_id: '-'
    isa:
    - RV32I_Zicsr
    parts: !!omap
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*S.*Zicsr.*)
        define:
        - def rvtest_mtrap_routine=True
        - def rvtest_strap_routine=True
        - def TEST_CASE_1=True
        mac:
        - mac SV32_MACROS
        coverage_labels:
        - MPRV_bit
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/vm_sv32/src/vm_mprv_U_mode.S:
    commit_id: '-'
    isa:
    - RV32I_Zicsr
    parts: !!omap
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*S.*Zicsr.*)
        define:
        - def rvtest_mtrap_routine=True
        - def rvtest_strap_routine=True
        - def TEST_CASE_1=True
        mac:
        - mac SV32_MACROS
        coverage_labels:
        - MPRV_bit
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/vm_sv32/src/vm_mprv_U_set_sum_set_S_mode.S
  : commit_id: '-'
    isa:
    - RV32I_Zicsr
    parts: !!omap
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*S.*Zicsr.*)
        define:
        - def rvtest_mtrap_routine=True
        - def rvtest_strap_routine=True
        - def TEST_CASE_1=True
        mac:
        - mac SV32_MACROS
        coverage_labels:
        - MPRV_SUM_bit
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/vm_sv32/src/vm_mprv_U_set_sum_unset_S_mode.S
  : commit_id: '-'
    isa:
    - RV32I_Zicsr
    parts: !!omap
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*S.*Zicsr.*)
        define:
        - def rvtest_mtrap_routine=True
        - def rvtest_strap_routine=True
        - def TEST_CASE_1=True
        mac:
        - mac SV32_MACROS
        coverage_labels:
        - MPRV_SUM_bit
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/vm_sv32/src/vm_mprv_bare_mode.S:
    commit_id: '-'
    isa:
    - RV32I_Zicsr
    parts: !!omap
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*S.*Zicsr.*)
        define:
        - def rvtest_mtrap_routine=True
        - def rvtest_strap_routine=True
        - def TEST_CASE_1=True
        mac:
        - mac SV32_MACROS
        coverage_labels:
        - MPRV_set_bare_mode
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/vm_sv32/src/vm_mstatus_sbe_set_S_mode.S
  : commit_id: '-'
    isa:
    - RV32I_Zicsr
    parts: !!omap
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*S.*Zicsr.*)
        define:
        - def rvtest_mtrap_routine=True
        - def rvtest_strap_routine=True
        - def TEST_CASE_1=True
        mac:
        - mac SV32_MACROS
        coverage_labels:
        - mstatus_sbe_set
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/vm_sv32/src/vm_mstatus_sbe_set_sum_set_S_mode.S
  : commit_id: '-'
    isa:
    - RV32I_Zicsr
    parts: !!omap
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*S.*Zicsr.*)
        define:
        - def rvtest_mtrap_routine=True
        - def rvtest_strap_routine=True
        - def TEST_CASE_1=True
        mac:
        - mac SV32_MACROS
        coverage_labels:
        - mstatus_sbe_set
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/vm_sv32/src/vm_mxr_S_mode.S:
    commit_id: '-'
    isa:
    - RV32I_Zicsr
    parts: !!omap
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*S.*Zicsr.*)
        define:
        - def rvtest_mtrap_routine=True
        - def rvtest_strap_routine=True
        - def TEST_CASE_1=True
        mac:
        - mac SV32_MACROS
        coverage_labels:
        - MXR_bit
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/vm_sv32/src/vm_mxr_U_mode.S:
    commit_id: '-'
    isa:
    - RV32I_Zicsr
    parts: !!omap
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*S.*Zicsr.*)
        define:
        - def rvtest_mtrap_routine=True
        - def rvtest_strap_routine=True
        - def TEST_CASE_1=True
        mac:
        - mac SV32_MACROS
        coverage_labels:
        - MXR_bit
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/vm_sv32/src/vm_nleaf_pte_level0_S_mode.S
  : commit_id: '-'
    isa:
    - RV32I_Zicsr
    parts: !!omap
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*S.*Zicsr.*)
        define:
        - def rvtest_mtrap_routine=True
        - def rvtest_strap_routine=True
        - def TEST_CASE_1=True
        mac:
        - mac SV32_MACROS
        coverage_labels:
        - nonleaf_pte_level0
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/vm_sv32/src/vm_nleaf_pte_level0_U_mode.S
  : commit_id: '-'
    isa:
    - RV32I_Zicsr
    parts: !!omap
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*S.*Zicsr.*)
        define:
        - def rvtest_mtrap_routine=True
        - def rvtest_strap_routine=True
        - def TEST_CASE_1=True
        mac:
        - mac SV32_MACROS
        coverage_labels:
        - nonleaf_pte_level0
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/vm_sv32/src/vm_reserved_rsw_pte_S_mode.S
  : commit_id: '-'
    isa:
    - RV32I_Zicsr
    parts: !!omap
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*S.*Zicsr.*)
        define:
        - def rvtest_mtrap_routine=True
        - def rvtest_strap_routine=True
        - def TEST_CASE_1=True
        mac:
        - mac SV32_MACROS
        coverage_labels:
        - reserved_rsw_pte_perm
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/vm_sv32/src/vm_reserved_rsw_pte_U_mode.S
  : commit_id: '-'
    isa:
    - RV32I_Zicsr
    parts: !!omap
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*S.*Zicsr.*)
        define:
        - def rvtest_mtrap_routine=True
        - def rvtest_strap_routine=True
        - def TEST_CASE_1=True
        mac:
        - mac SV32_MACROS
        coverage_labels:
        - reserved_rsw_pte_perm
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/vm_sv32/src/vm_reserved_rwx_pte_S_mode.S
  : commit_id: '-'
    isa:
    - RV32I_Zicsr
    parts: !!omap
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*S.*Zicsr.*)
        define:
        - def rvtest_mtrap_routine=True
        - def rvtest_strap_routine=True
        - def TEST_CASE_1=True
        mac:
        - mac SV32_MACROS
        coverage_labels:
        - reserved_rwx_pte_perm
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/vm_sv32/src/vm_reserved_rwx_pte_U_mode.S
  : commit_id: '-'
    isa:
    - RV32I_Zicsr
    parts: !!omap
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*S.*Zicsr.*)
        define:
        - def rvtest_mtrap_routine=True
        - def rvtest_strap_routine=True
        - def TEST_CASE_1=True
        mac:
        - mac SV32_MACROS
        coverage_labels:
        - reserved_rwx_pte_perm
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/vm_sv32/src/vm_sum_set_S_mode.S:
    commit_id: '-'
    isa:
    - RV32I_Zicsr
    parts: !!omap
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*S.*Zicsr.*)
        define:
        - def rvtest_mtrap_routine=True
        - def rvtest_strap_routine=True
        - def TEST_CASE_1=True
        mac:
        - mac SV32_MACROS
        coverage_labels:
        - U_bit_sum_set_in_SMode
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/vm_sv32/src/vm_sum_set_U_Bit_unset_S_mode.S
  : commit_id: '-'
    isa:
    - RV32I_Zicsr
    parts: !!omap
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*S.*Zicsr.*)
        define:
        - def rvtest_mtrap_routine=True
        - def rvtest_strap_routine=True
        - def TEST_CASE_1=True
        mac:
        - mac SV32_MACROS
        coverage_labels:
        - sum_set_U_bit_unset_SMode
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv32i_m/vm_sv32/src/vm_sum_unset_S_mode.S
  : commit_id: '-'
    isa:
    - RV32I_Zicsr
    parts: !!omap
    - '1':
        check:
        - check ISA:=regex(.*32.*)
        - check ISA:=regex(.*I.*S.*Zicsr.*)
        define:
        - def rvtest_mtrap_routine=True
        - def rvtest_strap_routine=True
        - def TEST_CASE_1=True
        mac:
        - mac SV32_MACROS
        coverage_labels:
        - U_bit_no_sum_set_in_SMode
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/A/src/amoadd.d-01.S:
    commit_id: '-'
    isa:
    - RV64IA
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*A.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - amoadd.d
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/A/src/amoadd.w-01.S:
    commit_id: '-'
    isa:
    - RV64IA
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*A.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - amoadd.w
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/A/src/amoand.d-01.S:
    commit_id: '-'
    isa:
    - RV64IA
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*A.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - amoand.d
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/A/src/amoand.w-01.S:
    commit_id: '-'
    isa:
    - RV64IA
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*A.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - amoand.w
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/A/src/amomax.d-01.S:
    commit_id: '-'
    isa:
    - RV64IA
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*A.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - amomax.d
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/A/src/amomax.w-01.S:
    commit_id: '-'
    isa:
    - RV64IA
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*A.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - amomax.w
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/A/src/amomaxu.d-01.S:
    commit_id: '-'
    isa:
    - RV64IA
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*A.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - amomaxu.d
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/A/src/amomaxu.w-01.S:
    commit_id: '-'
    isa:
    - RV64IA
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*A.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - amomaxu.w
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/A/src/amomin.d-01.S:
    commit_id: '-'
    isa:
    - RV64IA
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*A.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - amomin.d
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/A/src/amomin.w-01.S:
    commit_id: '-'
    isa:
    - RV64IA
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*A.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - amomin.w
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/A/src/amominu.d-01.S:
    commit_id: '-'
    isa:
    - RV64IA
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*A.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - amominu.d
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/A/src/amominu.w-01.S:
    commit_id: '-'
    isa:
    - RV64IA
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*A.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - amominu.w
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/A/src/amoor.d-01.S:
    commit_id: '-'
    isa:
    - RV64IA
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*A.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - amoor.d
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/A/src/amoor.w-01.S:
    commit_id: '-'
    isa:
    - RV64IA
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*A.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - amoor.w
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/A/src/amoswap.d-01.S:
    commit_id: '-'
    isa:
    - RV64IA
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*A.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - amoswap.d
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/A/src/amoswap.w-01.S:
    commit_id: '-'
    isa:
    - RV64IA
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*A.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - amoswap.w
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/A/src/amoxor.d-01.S:
    commit_id: '-'
    isa:
    - RV64IA
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*A.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - amoxor.d
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/A/src/amoxor.w-01.S:
    commit_id: '-'
    isa:
    - RV64IA
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*A.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - amoxor.w
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/B/src/add.uw-01.S:
    commit_id: '-'
    isa:
    - RV64IZba
    - RV64IB
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*Zba.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - add.uw
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*B.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - add.uw
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/B/src/andn-01.S:
    commit_id: '-'
    isa:
    - RV64IZbb
    - RV64IZbkb
    - RV64IZk
    - RV64IZkn
    - RV64IZks
    - RV64IB
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zbb.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - andn
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zbkb.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - andn
        verify: []
    - '2':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zk.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - andn
        verify: []
    - '3':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zkn.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - andn
        verify: []
    - '4':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zks.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - andn
        verify: []
    - '5':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*B.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - andn
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/B/src/bclr-01.S:
    commit_id: '-'
    isa:
    - RV64IZbs
    - RV64IB
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zbs.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - bclr
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*B.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - bclr
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/B/src/bclri-01.S:
    commit_id: '-'
    isa:
    - RV64IZbs
    - RV64IB
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zbs.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - bclri
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*B.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - bclri
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/B/src/bext-01.S:
    commit_id: '-'
    isa:
    - RV64IZbs
    - RV64IB
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zbs.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - bext
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*B.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - bext
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/B/src/bexti-01.S:
    commit_id: '-'
    isa:
    - RV64IZbs
    - RV64IB
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zbs.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - bexti
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*B.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - bexti
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/B/src/binv-01.S:
    commit_id: '-'
    isa:
    - RV64IZbs
    - RV64IB
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zbs.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - binv
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*B.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - binv
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/B/src/binvi-01.S:
    commit_id: '-'
    isa:
    - RV64IZbs
    - RV64IB
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zbs.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - binvi
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*B.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - binvi
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/B/src/bset-01.S:
    commit_id: '-'
    isa:
    - RV64IZbs
    - RV64IB
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zbs.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - bset
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*B.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - bset
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/B/src/bseti-01.S:
    commit_id: '-'
    isa:
    - RV64IZbs
    - RV64IB
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zbs.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - bseti
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*B.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - bseti
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/B/src/clmul-01.S:
    commit_id: '-'
    isa:
    - RV64IZbc
    - RV64IZbkc
    - RV64IZk
    - RV64IZkn
    - RV64IZks
    - RV64IB
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zbc.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - clmul
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zbkc.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - clmul
        verify: []
    - '2':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zk.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - clmul
        verify: []
    - '3':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zkn.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - clmul
        verify: []
    - '4':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zks.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - clmul
        verify: []
    - '5':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*B.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - clmul
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/B/src/clmulh-01.S:
    commit_id: '-'
    isa:
    - RV64IZbc
    - RV64IZbkc
    - RV64IZk
    - RV64IZkn
    - RV64IZks
    - RV64IB
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zbc.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - clmulh
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zbkc.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - clmulh
        verify: []
    - '2':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zk.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - clmulh
        verify: []
    - '3':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zkn.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - clmulh
        verify: []
    - '4':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zks.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - clmulh
        verify: []
    - '5':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*B.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - clmulh
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/B/src/clmulr-01.S:
    commit_id: '-'
    isa:
    - RV64IZbc
    - RV64IB
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zbc.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - clmulr
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*B.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - clmulr
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/B/src/clz-01.S:
    commit_id: '-'
    isa:
    - RV64IZbb
    - RV64IB
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zbb.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - clz
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*B.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - clz
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/B/src/clzw-01.S:
    commit_id: '-'
    isa:
    - RV64IZbb
    - RV64IB
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*Zbb.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - clzw
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*B.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - clzw
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/B/src/cpop-01.S:
    commit_id: '-'
    isa:
    - RV64IZbb
    - RV64IB
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zbb.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - cpop
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*B.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - cpop
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/B/src/cpopw-01.S:
    commit_id: '-'
    isa:
    - RV64IZbb
    - RV64IB
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*Zbb.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - cpopw
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*B.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - cpopw
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/B/src/ctz-01.S:
    commit_id: '-'
    isa:
    - RV64IZbb
    - RV64IB
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zbb.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - ctz
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*B.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - ctz
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/B/src/ctzw-01.S:
    commit_id: '-'
    isa:
    - RV64IZbb
    - RV64IB
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*Zbb.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - ctzw
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*B.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - ctzw
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/B/src/max-01.S:
    commit_id: '-'
    isa:
    - RV64IZbb
    - RV64IB
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zbb.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - max
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*B.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - max
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/B/src/maxu-01.S:
    commit_id: '-'
    isa:
    - RV64IZbb
    - RV64IB
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zbb.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - maxu
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*B.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - maxu
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/B/src/min-01.S:
    commit_id: '-'
    isa:
    - RV64IZbb
    - RV64IB
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zbb.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - min
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*B.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - min
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/B/src/minu-01.S:
    commit_id: '-'
    isa:
    - RV64IZbb
    - RV64IB
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zbb.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - minu
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*B.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - minu
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/B/src/orcb_64-01.S:
    commit_id: '-'
    isa:
    - RV64IZbb
    - RV64IB
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zbb.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - orcb_64
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*B.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - orcb_64
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/B/src/orn-01.S:
    commit_id: '-'
    isa:
    - RV64IZbb
    - RV64IZbkb
    - RV64IZk
    - RV64IZkn
    - RV64IZks
    - RV64IB
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zbb.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - orn
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zbkb.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - orn
        verify: []
    - '2':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zk.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - orn
        verify: []
    - '3':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zkn.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - orn
        verify: []
    - '4':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zks.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - orn
        verify: []
    - '5':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*B.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - orn
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/B/src/rev8-01.S:
    commit_id: '-'
    isa:
    - RV64IZbb
    - RV64IZbkb
    - RV64IZk
    - RV64IZkn
    - RV64IZks
    - RV64IB
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zbb.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - rev8
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zbkb.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - rev8
        verify: []
    - '2':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zk.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - rev8
        verify: []
    - '3':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zkn.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - rev8
        verify: []
    - '4':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zks.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - rev8
        verify: []
    - '5':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*B.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - rev8
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/B/src/rol-01.S:
    commit_id: '-'
    isa:
    - RV64IZbb
    - RV64IZbkb
    - RV64IZk
    - RV64IZkn
    - RV64IZks
    - RV64IB
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zbb.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - rol
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zbkb.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - rol
        verify: []
    - '2':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zk.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - rol
        verify: []
    - '3':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zkn.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - rol
        verify: []
    - '4':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zks.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - rol
        verify: []
    - '5':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*B.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - rol
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/B/src/rolw-01.S:
    commit_id: '-'
    isa:
    - RV64IZbb
    - RV64IZbkb
    - RV64IZk
    - RV64IZkn
    - RV64IZks
    - RV64IB
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*Zbb.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - rolw
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*Zbkb.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - rolw
        verify: []
    - '2':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*Zk.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - rolw
        verify: []
    - '3':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*Zkn.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - rolw
        verify: []
    - '4':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*Zks.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - rolw
        verify: []
    - '5':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*B.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - rolw
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/B/src/ror-01.S:
    commit_id: '-'
    isa:
    - RV64IZbb
    - RV64IZbkb
    - RV64IZk
    - RV64IZkn
    - RV64IZks
    - RV64IB
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zbb.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - ror
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zbkb.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - ror
        verify: []
    - '2':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zk.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - ror
        verify: []
    - '3':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zkn.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - ror
        verify: []
    - '4':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zks.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - ror
        verify: []
    - '5':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*B.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - ror
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/B/src/rori-01.S:
    commit_id: '-'
    isa:
    - RV64IZbb
    - RV64IZbkb
    - RV64IZk
    - RV64IZkn
    - RV64IZks
    - RV64IB
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zbb.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - rori
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zbkb.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - rori
        verify: []
    - '2':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zk.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - rori
        verify: []
    - '3':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zkn.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - rori
        verify: []
    - '4':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zks.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - rori
        verify: []
    - '5':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*B.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - rori
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/B/src/roriw-01.S:
    commit_id: '-'
    isa:
    - RV64IZbb
    - RV64IZbkb
    - RV64IZk
    - RV64IZkn
    - RV64IZks
    - RV64IB
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*Zbb.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - roriw
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*Zbkb.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - roriw
        verify: []
    - '2':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*Zk.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - roriw
        verify: []
    - '3':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*Zkn.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - roriw
        verify: []
    - '4':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*Zks.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - roriw
        verify: []
    - '5':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*B.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - roriw
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/B/src/rorw-01.S:
    commit_id: '-'
    isa:
    - RV64IZbb
    - RV64IZbkb
    - RV64IZk
    - RV64IZkn
    - RV64IZks
    - RV64IB
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*Zbb.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - rorw
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*Zbkb.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - rorw
        verify: []
    - '2':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*Zk.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - rorw
        verify: []
    - '3':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*Zkn.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - rorw
        verify: []
    - '4':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*Zks.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - rorw
        verify: []
    - '5':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*B.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - rorw
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/B/src/sext.b-01.S:
    commit_id: '-'
    isa:
    - RV64IZbb
    - RV64IB
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zbb.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sext.b
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*B.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sext.b
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/B/src/sext.h-01.S:
    commit_id: '-'
    isa:
    - RV64IZbb
    - RV64IB
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zbb.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sext.h
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*B.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sext.h
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/B/src/sh1add-01.S:
    commit_id: '-'
    isa:
    - RV64IZba
    - RV64IB
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zba.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sh1add
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*B.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sh1add
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/B/src/sh1add.uw-01.S:
    commit_id: '-'
    isa:
    - RV64IZba
    - RV64IB
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*Zba.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sh1add.uw
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*B.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sh1add.uw
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/B/src/sh2add-01.S:
    commit_id: '-'
    isa:
    - RV64IZba
    - RV64IB
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zba.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sh2add
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*B.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sh2add
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/B/src/sh2add.uw-01.S:
    commit_id: '-'
    isa:
    - RV64IZba
    - RV64IB
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*Zba.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sh2add.uw
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*B.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sh2add.uw
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/B/src/sh3add-01.S:
    commit_id: '-'
    isa:
    - RV64IZba
    - RV64IB
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zba.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sh3add
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*B.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sh3add
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/B/src/sh3add.uw-01.S:
    commit_id: '-'
    isa:
    - RV64IZba
    - RV64IB
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*Zba.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sh3add.uw
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*B.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sh3add.uw
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/B/src/slli.uw-01.S:
    commit_id: '-'
    isa:
    - RV64IZba
    - RV64IB
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*Zba.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - slli.uw
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*B.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - slli.uw
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/B/src/xnor-01.S:
    commit_id: '-'
    isa:
    - RV64IZbb
    - RV64IZbkb
    - RV64IZk
    - RV64IZkn
    - RV64IZks
    - RV64IB
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zbb.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - xnor
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zbkb.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - xnor
        verify: []
    - '2':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zk.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - xnor
        verify: []
    - '3':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zkn.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - xnor
        verify: []
    - '4':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zks.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - xnor
        verify: []
    - '5':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*B.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - xnor
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/B/src/zext.h_64-01.S:
    commit_id: '-'
    isa:
    - RV64IZbb
    - RV64IB
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zbb.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - zext.h_64
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*B.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - zext.h_64
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/C/src/cadd-01.S:
    commit_id: '-'
    isa:
    - RV64IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - cadd
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/C/src/caddi-01.S:
    commit_id: '-'
    isa:
    - RV64IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - caddi
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/C/src/caddi16sp-01.S:
    commit_id: '-'
    isa:
    - RV64IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - caddi16sp
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/C/src/caddi4spn-01.S:
    commit_id: '-'
    isa:
    - RV64IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - caddi4spn
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/C/src/caddiw-01.S:
    commit_id: '-'
    isa:
    - RV64IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - caddiw
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/C/src/caddw-01.S:
    commit_id: '-'
    isa:
    - RV64IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - caddw
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/C/src/cand-01.S:
    commit_id: '-'
    isa:
    - RV64IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - cand
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/C/src/candi-01.S:
    commit_id: '-'
    isa:
    - RV64IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - candi
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/C/src/cbeqz-01.S:
    commit_id: '-'
    isa:
    - RV64IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - cbeqz
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/C/src/cbnez-01.S:
    commit_id: '-'
    isa:
    - RV64IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - cbnez
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/C/src/cebreak-01.S:
    commit_id: '-'
    isa:
    - RV64IC_Zicsr
    parts: !!omap
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*C.*Zicsr)
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - cebreak
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/C/src/cj-01.S:
    commit_id: '-'
    isa:
    - RV64IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - cj
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/C/src/cjalr-01.S:
    commit_id: '-'
    isa:
    - RV64IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - cjalr
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/C/src/cjr-01.S:
    commit_id: '-'
    isa:
    - RV64IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - cjr
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/C/src/clbu-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zca_Zcb
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*I.*Zca.*Zcb.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - clbu
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/C/src/cld-01.S:
    commit_id: '-'
    isa:
    - RV64IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - cld
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/C/src/cldsp-01.S:
    commit_id: '-'
    isa:
    - RV64IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - cldsp
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/C/src/clh-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zca_Zcb
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*I.*Zca.*Zcb.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - clh
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/C/src/clhu-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zca_Zcb
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*I.*Zca.*Zcb.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - clhu
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/C/src/cli-01.S:
    commit_id: '-'
    isa:
    - RV64IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - cli
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/C/src/clui-01.S:
    commit_id: '-'
    isa:
    - RV64IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - clui
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/C/src/clw-01.S:
    commit_id: '-'
    isa:
    - RV64IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - clw
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/C/src/clwsp-01.S:
    commit_id: '-'
    isa:
    - RV64IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - clwsp
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/C/src/cmul-01.S:
    commit_id: '-'
    isa:
    - RV64IM_Zca_Zcb
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*I.*M.*Zca.*Zcb.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - cmul
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/C/src/cmv-01.S:
    commit_id: '-'
    isa:
    - RV64IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - cmv
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/C/src/cnop-01.S:
    commit_id: '-'
    isa:
    - RV64IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - cnop
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/C/src/cnot-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zca_Zcb
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*I.*Zca.*Zcb.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - cnot
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/C/src/cor-01.S:
    commit_id: '-'
    isa:
    - RV64IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - cor
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/C/src/csb-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zca_Zcb
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*I.*Zca.*Zcb.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - csb
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/C/src/csd-01.S:
    commit_id: '-'
    isa:
    - RV64IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - csd
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/C/src/csdsp-01.S:
    commit_id: '-'
    isa:
    - RV64IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - csdsp
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/C/src/csext.b-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zca_Zcb_Zbb
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*I.*Zca.*Zcb.*.Zbb.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - csext.b
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/C/src/csext.h-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zca_Zcb_Zbb
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*I.*Zca.*Zcb.*.Zbb.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - csext.h
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/C/src/csh-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zca_Zcb
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*I.*Zca.*Zcb.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - csh
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/C/src/cslli-01.S:
    commit_id: '-'
    isa:
    - RV64IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - cslli
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/C/src/csrai-01.S:
    commit_id: '-'
    isa:
    - RV64IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - csrai
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/C/src/csrli-01.S:
    commit_id: '-'
    isa:
    - RV64IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - csrli
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/C/src/csub-01.S:
    commit_id: '-'
    isa:
    - RV64IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - csub
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/C/src/csubw-01.S:
    commit_id: '-'
    isa:
    - RV64IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - csubw
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/C/src/csw-01.S:
    commit_id: '-'
    isa:
    - RV64IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - csw
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/C/src/cswsp-01.S:
    commit_id: '-'
    isa:
    - RV64IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - cswsp
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/C/src/cxor-01.S:
    commit_id: '-'
    isa:
    - RV64IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - cxor
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/C/src/czext.b-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zca_Zcb
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*I.*Zca.*Zcb.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - czext.b
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/C/src/czext.h-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zca_Zcb_Zbb
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*I.*Zca.*Zcb.*.Zbb.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - czext.h
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/C/src/czext.w-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zca_Zcb_Zba
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*I.*Zca.*Zcb.*.Zba.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - czext.w
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/CMO/src/cbo.zero-01.S:
    commit_id: '-'
    isa:
    - RV64IZicboz_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*I.*Zicboz.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - cbozero
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/D/src/fcvt.d.l_b25-01.S:
    commit_id: '-'
    isa:
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.d.l_b25
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/D/src/fcvt.d.l_b26-01.S:
    commit_id: '-'
    isa:
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.d.l_b26
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/D/src/fcvt.d.lu_b25-01.S:
    commit_id: '-'
    isa:
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.d.lu_b25
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/D/src/fcvt.d.lu_b26-01.S:
    commit_id: '-'
    isa:
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.d.lu_b26
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/D/src/fcvt.l.d_b1-01.S:
    commit_id: '-'
    isa:
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.l.d_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/D/src/fcvt.l.d_b22-01.S:
    commit_id: '-'
    isa:
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.l.d_b22
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/D/src/fcvt.l.d_b23-01.S:
    commit_id: '-'
    isa:
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.l.d_b23
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/D/src/fcvt.l.d_b24-01.S:
    commit_id: '-'
    isa:
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.l.d_b24
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/D/src/fcvt.l.d_b27-01.S:
    commit_id: '-'
    isa:
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.l.d_b27
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/D/src/fcvt.l.d_b28-01.S:
    commit_id: '-'
    isa:
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.l.d_b28
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/D/src/fcvt.l.d_b29-01.S:
    commit_id: '-'
    isa:
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.l.d_b29
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/D/src/fcvt.lu.d_b1-01.S:
    commit_id: '-'
    isa:
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.lu.d_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/D/src/fcvt.lu.d_b22-01.S:
    commit_id: '-'
    isa:
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.lu.d_b22
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/D/src/fcvt.lu.d_b23-01.S:
    commit_id: '-'
    isa:
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.lu.d_b23
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/D/src/fcvt.lu.d_b24-01.S:
    commit_id: '-'
    isa:
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.lu.d_b24
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/D/src/fcvt.lu.d_b27-01.S:
    commit_id: '-'
    isa:
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.lu.d_b27
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/D/src/fcvt.lu.d_b28-01.S:
    commit_id: '-'
    isa:
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.lu.d_b28
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/D/src/fcvt.lu.d_b29-01.S:
    commit_id: '-'
    isa:
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.lu.d_b29
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/D/src/fmv.d.x_b25-01.S:
    commit_id: '-'
    isa:
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmv.d.x_b25
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/D/src/fmv.d.x_b26-01.S:
    commit_id: '-'
    isa:
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmv.d.x_b26
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/D/src/fmv.x.d_b1-01.S:
    commit_id: '-'
    isa:
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmv.x.d_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/D/src/fmv.x.d_b22-01.S:
    commit_id: '-'
    isa:
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmv.x.d_b22
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/D/src/fmv.x.d_b23-01.S:
    commit_id: '-'
    isa:
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmv.x.d_b23
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/D/src/fmv.x.d_b24-01.S:
    commit_id: '-'
    isa:
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmv.x.d_b24
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/D/src/fmv.x.d_b27-01.S:
    commit_id: '-'
    isa:
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmv.x.d_b27
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/D/src/fmv.x.d_b28-01.S:
    commit_id: '-'
    isa:
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmv.x.d_b28
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/D/src/fmv.x.d_b29-01.S:
    commit_id: '-'
    isa:
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*D.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmv.x.d_b29
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/D_Zcd/src/c.fld-01.S:
    commit_id: '-'
    isa:
    - RV64IFD_Zcd
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*F.*D.*Zcd.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - c.fld
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/D_Zcd/src/c.fldsp-01.S:
    commit_id: '-'
    isa:
    - RV64IFD_Zcd
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*F.*D.*Zcd.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - c.fldsp
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/D_Zcd/src/c.fsd-01.S:
    commit_id: '-'
    isa:
    - RV64IFD_Zcd
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*F.*D.*Zcd.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - c.fsd
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/D_Zcd/src/c.fsdsp-01.S:
    commit_id: '-'
    isa:
    - RV64IFD_Zcd
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*F.*D.*Zcd.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - c.fsdsp
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/D_Zfa/src/fcvtmod.w.d_b1-01.S:
    commit_id: '-'
    isa:
    - RV64IFD_Zicsr_Zfa
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*D.*Zfa.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvtmod.w.d_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/D_Zfa/src/fcvtmod.w.d_b22-01.S:
    commit_id: '-'
    isa:
    - RV64IFD_Zicsr_Zfa
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*D.*Zfa.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvtmod.w.d_b22
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/D_Zfa/src/fcvtmod.w.d_b23-01.S:
    commit_id: '-'
    isa:
    - RV64IFD_Zicsr_Zfa
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*D.*Zfa.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvtmod.w.d_b23
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/D_Zfa/src/fcvtmod.w.d_b24-01.S:
    commit_id: '-'
    isa:
    - RV64IFD_Zicsr_Zfa
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*D.*Zfa.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvtmod.w.d_b24
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/D_Zfa/src/fcvtmod.w.d_b27-01.S:
    commit_id: '-'
    isa:
    - RV64IFD_Zicsr_Zfa
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*D.*Zfa.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvtmod.w.d_b27
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/D_Zfa/src/fcvtmod.w.d_b28-01.S:
    commit_id: '-'
    isa:
    - RV64IFD_Zicsr_Zfa
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*D.*Zfa.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvtmod.w.d_b28
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/D_Zfa/src/fcvtmod.w.d_b29-01.S:
    commit_id: '-'
    isa:
    - RV64IFD_Zicsr_Zfa
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*D.*Zfa.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvtmod.w.d_b29
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/D_Zfa/src/fleq.d_b1-01.S:
    commit_id: '-'
    isa:
    - RV64IFD_Zicsr_Zfa
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*D.*Zfa.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fleq.d_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/D_Zfa/src/fleq.d_b19-01.S:
    commit_id: '-'
    isa:
    - RV64IFD_Zicsr_Zfa
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*D.*Zfa.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fleq.d_b19
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/D_Zfa/src/fleq_b1-01.S:
    commit_id: '-'
    isa:
    - RV64IF_Zicsr_Zfa
    - RV64IFD_Zicsr_Zfa
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*F.*Zfa.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fleq_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/D_Zfa/src/fleq_b19-01.S:
    commit_id: '-'
    isa:
    - RV64IF_Zicsr_Zfa
    - RV64IFD_Zicsr_Zfa
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*F.*Zfa.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fleq_b19
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/D_Zfa/src/fli.d-01.S:
    commit_id: '-'
    isa:
    - RV64ID_Zfa
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*D.*Zfa.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fli.d_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/D_Zfa/src/fltq.d_b1-01.S:
    commit_id: '-'
    isa:
    - RV64IFD_Zicsr_Zfa
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*D.*Zfa.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fltq.d_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/D_Zfa/src/fltq.d_b19-01.S:
    commit_id: '-'
    isa:
    - RV64IFD_Zicsr_Zfa
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*D.*Zfa.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fltq.d_b19
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/D_Zfa/src/fltq_b1-01.S:
    commit_id: '-'
    isa:
    - RV64IF_Zicsr_Zfa
    - RV64IFD_Zicsr_Zfa
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*F.*Zfa.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fltq_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/D_Zfa/src/fltq_b19-01.S:
    commit_id: '-'
    isa:
    - RV64IF_Zicsr_Zfa
    - RV64IFD_Zicsr_Zfa
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*F.*Zfa.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fltq_b19
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/D_Zfa/src/fmaxm.d_b1-01.S:
    commit_id: '-'
    isa:
    - RV64IFD_Zicsr_Zfa
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*D.*Zfa.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmaxm.d_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/D_Zfa/src/fmaxm.d_b19-01.S:
    commit_id: '-'
    isa:
    - RV64IFD_Zicsr_Zfa
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*D.*Zfa.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmaxm.d_b19
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/D_Zfa/src/fmaxm_b1-01.S:
    commit_id: '-'
    isa:
    - RV64IF_Zicsr_Zfa
    - RV64IFD_Zicsr_Zfa
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*F.*Zfa.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmaxm_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/D_Zfa/src/fmaxm_b19-01.S:
    commit_id: '-'
    isa:
    - RV64IF_Zicsr_Zfa
    - RV64IFD_Zicsr_Zfa
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*F.*Zfa.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmaxm_b19
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/D_Zfa/src/fminm.d_b1-01.S:
    commit_id: '-'
    isa:
    - RV64IFD_Zicsr_Zfa
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*D.*Zfa.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fminm.d_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/D_Zfa/src/fminm.d_b19-01.S:
    commit_id: '-'
    isa:
    - RV64IFD_Zicsr_Zfa
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*D.*Zfa.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fminm.d_b19
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/D_Zfa/src/fminm_b1-01.S:
    commit_id: '-'
    isa:
    - RV64IF_Zicsr_Zfa
    - RV64IFD_Zicsr_Zfa
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*F.*Zfa.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fminm_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/D_Zfa/src/fminm_b19-01.S:
    commit_id: '-'
    isa:
    - RV64IF_Zicsr_Zfa
    - RV64IFD_Zicsr_Zfa
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*F.*Zfa.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fminm_b19
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/D_Zfa/src/fround.d_b1-01.S:
    commit_id: '-'
    isa:
    - RV64IFD_Zicsr_Zfa
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*D.*Zfa.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fround.d_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/D_Zfa/src/fround_b1-01.S:
    commit_id: '-'
    isa:
    - RV64IF_Zicsr_Zfa
    - RV64IFD_Zicsr_Zfa
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*F.*Zfa.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fround_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/D_Zfa/src/froundnx.d_b1-01.S:
    commit_id: '-'
    isa:
    - RV64IFD_Zicsr_Zfa
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*D.*Zfa.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - froundnx.d_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/D_Zfa/src/froundnx_b1-01.S:
    commit_id: '-'
    isa:
    - RV64IF_Zicsr_Zfa
    - RV64IFD_Zicsr_Zfa
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*F.*Zfa.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - froundnx_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/F/src/fcvt.l.s_b1-01.S:
    commit_id: '-'
    isa:
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.l.s_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/F/src/fcvt.l.s_b22-01.S:
    commit_id: '-'
    isa:
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.l.s_b22
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/F/src/fcvt.l.s_b23-01.S:
    commit_id: '-'
    isa:
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.l.s_b23
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/F/src/fcvt.l.s_b24-01.S:
    commit_id: '-'
    isa:
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.l.s_b24
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/F/src/fcvt.l.s_b27-01.S:
    commit_id: '-'
    isa:
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.l.s_b27
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/F/src/fcvt.l.s_b28-01.S:
    commit_id: '-'
    isa:
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.l.s_b28
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/F/src/fcvt.l.s_b29-01.S:
    commit_id: '-'
    isa:
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.l.s_b29
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/F/src/fcvt.lu.s_b1-01.S:
    commit_id: '-'
    isa:
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.lu.s_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/F/src/fcvt.lu.s_b22-01.S:
    commit_id: '-'
    isa:
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.lu.s_b22
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/F/src/fcvt.lu.s_b23-01.S:
    commit_id: '-'
    isa:
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.lu.s_b23
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/F/src/fcvt.lu.s_b24-01.S:
    commit_id: '-'
    isa:
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.lu.s_b24
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/F/src/fcvt.lu.s_b27-01.S:
    commit_id: '-'
    isa:
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.lu.s_b27
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/F/src/fcvt.lu.s_b28-01.S:
    commit_id: '-'
    isa:
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.lu.s_b28
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/F/src/fcvt.lu.s_b29-01.S:
    commit_id: '-'
    isa:
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.lu.s_b29
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/F/src/fcvt.s.l_b25-01.S:
    commit_id: '-'
    isa:
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.s.l_b25
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/F/src/fcvt.s.l_b26-01.S:
    commit_id: '-'
    isa:
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.s.l_b26
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/F/src/fcvt.s.lu_b25-01.S:
    commit_id: '-'
    isa:
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.s.lu_b25
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/F/src/fcvt.s.lu_b26-01.S:
    commit_id: '-'
    isa:
    - RV64IF_Zicsr
    - RV64IFD_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*F.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.s.lu_b26
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/F_Zfa/src/fleq_b1-01.S:
    commit_id: '-'
    isa:
    - RV64IF_Zicsr_Zfa
    - RV64IFD_Zicsr_Zfa
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*F.*Zfa.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fleq_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/F_Zfa/src/fleq_b19-01.S:
    commit_id: '-'
    isa:
    - RV64IF_Zicsr_Zfa
    - RV64IFD_Zicsr_Zfa
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*F.*Zfa.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fleq_b19
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/F_Zfa/src/fli.s-01.S:
    commit_id: '-'
    isa:
    - RV64IF_Zfa
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*F.*Zfa.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fli_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/F_Zfa/src/fltq_b1-01.S:
    commit_id: '-'
    isa:
    - RV64IF_Zicsr_Zfa
    - RV64IFD_Zicsr_Zfa
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*F.*Zfa.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fltq_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/F_Zfa/src/fltq_b19-01.S:
    commit_id: '-'
    isa:
    - RV64IF_Zicsr_Zfa
    - RV64IFD_Zicsr_Zfa
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*F.*Zfa.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fltq_b19
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/F_Zfa/src/fmaxm_b1-01.S:
    commit_id: '-'
    isa:
    - RV64IF_Zicsr_Zfa
    - RV64IFD_Zicsr_Zfa
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*F.*Zfa.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmaxm_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/F_Zfa/src/fmaxm_b19-01.S:
    commit_id: '-'
    isa:
    - RV64IF_Zicsr_Zfa
    - RV64IFD_Zicsr_Zfa
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*F.*Zfa.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmaxm_b19
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/F_Zfa/src/fminm_b1-01.S:
    commit_id: '-'
    isa:
    - RV64IF_Zicsr_Zfa
    - RV64IFD_Zicsr_Zfa
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*F.*Zfa.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fminm_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/F_Zfa/src/fminm_b19-01.S:
    commit_id: '-'
    isa:
    - RV64IF_Zicsr_Zfa
    - RV64IFD_Zicsr_Zfa
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*F.*Zfa.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fminm_b19
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/F_Zfa/src/fround_b1-01.S:
    commit_id: '-'
    isa:
    - RV64IF_Zicsr_Zfa
    - RV64IFD_Zicsr_Zfa
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*F.*Zfa.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fround_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/F_Zfa/src/froundnx_b1-01.S:
    commit_id: '-'
    isa:
    - RV64IF_Zicsr_Zfa
    - RV64IFD_Zicsr_Zfa
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*F.*Zfa.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - froundnx_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/add-01.S:
    commit_id: '-'
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - add
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/addi-01.S:
    commit_id: '-'
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - addi
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/addiw-01.S:
    commit_id: '-'
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - addiw
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/addw-01.S:
    commit_id: '-'
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - addw
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/and-01.S:
    commit_id: '-'
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - and
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/andi-01.S:
    commit_id: '-'
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - andi
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/auipc-01.S:
    commit_id: '-'
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - auipc
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/beq-01.S:
    commit_id: '-'
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - beq
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/bge-01.S:
    commit_id: '-'
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - bge
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/bgeu-01.S:
    commit_id: '-'
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - bgeu
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/blt-01.S:
    commit_id: '-'
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - blt
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/bltu-01.S:
    commit_id: '-'
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - bltu
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/bne-01.S:
    commit_id: '-'
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - bne
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/fence-01.S:
    commit_id: '-'
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fence
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/jal-01.S:
    commit_id: '-'
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - jal
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/jalr-01.S:
    commit_id: '-'
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - jalr
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/lb-align-01.S:
    commit_id: '-'
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - lb-align
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/lbu-align-01.S:
    commit_id: '-'
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - lbu-align
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/ld-align-01.S:
    commit_id: '-'
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - ld-align
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/lh-align-01.S:
    commit_id: '-'
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - lh-align
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/lhu-align-01.S:
    commit_id: '-'
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - lhu-align
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/lui-01.S:
    commit_id: '-'
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - lui
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/lw-align-01.S:
    commit_id: '-'
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - lw-align
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/lwu-align-01.S:
    commit_id: '-'
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - lwu-align
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/or-01.S:
    commit_id: '-'
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - or
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/ori-01.S:
    commit_id: '-'
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - ori
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/sb-align-01.S:
    commit_id: '-'
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sb-align
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/sd-align-01.S:
    commit_id: '-'
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sd-align
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/sh-align-01.S:
    commit_id: '-'
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sh-align
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/sll-01.S:
    commit_id: '-'
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sll
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/slli-01.S:
    commit_id: '-'
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - slli
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/slliw-01.S:
    commit_id: '-'
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - slliw
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/sllw-01.S:
    commit_id: '-'
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sllw
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/slt-01.S:
    commit_id: '-'
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - slt
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/slti-01.S:
    commit_id: '-'
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - slti
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/sltiu-01.S:
    commit_id: '-'
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sltiu
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/sltu-01.S:
    commit_id: '-'
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sltu
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/sra-01.S:
    commit_id: '-'
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sra
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/srai-01.S:
    commit_id: '-'
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - srai
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/sraiw-01.S:
    commit_id: '-'
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sraiw
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/sraw-01.S:
    commit_id: '-'
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sraw
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/srl-01.S:
    commit_id: '-'
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - srl
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/srli-01.S:
    commit_id: '-'
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - srli
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/srliw-01.S:
    commit_id: '-'
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - srliw
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/srlw-01.S:
    commit_id: '-'
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - srlw
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/sub-01.S:
    commit_id: '-'
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sub
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/subw-01.S:
    commit_id: '-'
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - subw
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/sw-align-01.S:
    commit_id: '-'
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sw-align
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/xor-01.S:
    commit_id: '-'
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - xor
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/I/src/xori-01.S:
    commit_id: '-'
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - xori
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/K/src/aes64ds-01.S:
    commit_id: '-'
    isa:
    - RV64IZk
    - RV64IZkn
    - RV64IZknd
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*Zk.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - aes64ds
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*Zkn.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - aes64ds
        verify: []
    - '2':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*Zknd.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - aes64ds
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/K/src/aes64ds-rwp1.S:
    commit_id: '-'
    isa:
    - RV64IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - aes64ds
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - aes64ds
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/K/src/aes64dsm-01.S:
    commit_id: '-'
    isa:
    - RV64IZk
    - RV64IZkn
    - RV64IZknd
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*Zk.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - aes64dsm
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*Zkn.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - aes64dsm
        verify: []
    - '2':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*Zknd.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - aes64dsm
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/K/src/aes64dsm-rwp1.S:
    commit_id: '-'
    isa:
    - RV64IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - aes64dsm
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - aes64dsm
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/K/src/aes64es-01.S:
    commit_id: '-'
    isa:
    - RV64IZk
    - RV64IZkn
    - RV64IZkne
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*Zk.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - aes64es
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*Zkn.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - aes64es
        verify: []
    - '2':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*Zkne.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - aes64es
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/K/src/aes64es-rwp1.S:
    commit_id: '-'
    isa:
    - RV64IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - aes64es
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - aes64es
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/K/src/aes64esm-01.S:
    commit_id: '-'
    isa:
    - RV64IZk
    - RV64IZkn
    - RV64IZkne
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*Zk.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - aes64esm
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*Zkn.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - aes64esm
        verify: []
    - '2':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*Zkne.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - aes64esm
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/K/src/aes64esm-rwp1.S:
    commit_id: '-'
    isa:
    - RV64IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - aes64esm
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - aes64esm
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/K/src/aes64im-01.S:
    commit_id: '-'
    isa:
    - RV64IZk
    - RV64IZkn
    - RV64IZknd
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*Zk.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - aes64im
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*Zkn.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - aes64im
        verify: []
    - '2':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*Zknd.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - aes64im
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/K/src/aes64im-rwp1.S:
    commit_id: '-'
    isa:
    - RV64IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - aes64im
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - aes64im
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/K/src/aes64im-rwp2.S:
    commit_id: '-'
    isa:
    - RV64IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - aes64im
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - aes64im
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/K/src/aes64ks1i-01.S:
    commit_id: '-'
    isa:
    - RV64IZk
    - RV64IZkn
    - RV64IZknd
    - RV64IZkne
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*Zk.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - aes64ks1i
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*Zkn.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - aes64ks1i
        verify: []
    - '2':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*Zknd.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - aes64ks1i
        verify: []
    - '3':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*Zkne.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - aes64ks1i
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/K/src/aes64ks2-01.S:
    commit_id: '-'
    isa:
    - RV64IZk
    - RV64IZkn
    - RV64IZknd
    - RV64IZkne
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*Zk.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - aes64ks2
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*Zkn.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - aes64ks2
        verify: []
    - '2':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*Zknd.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - aes64ks2
        verify: []
    - '3':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*Zkne.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - aes64ks2
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/K/src/brev8-01.S:
    commit_id: '-'
    isa:
    - RV64IZbkb
    - RV64IZk
    - RV64IZkn
    - RV64IZks
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zk.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - brev8
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zks.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - brev8
        verify: []
    - '2':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zkn.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - brev8
        verify: []
    - '3':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zbkb.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - brev8
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/K/src/pack-01.S:
    commit_id: '-'
    isa:
    - RV64IZk
    - RV64IZbkb
    - RV64IZkn
    - RV64IZks
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zk.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - pack
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zks.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - pack
        verify: []
    - '2':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zkn.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - pack
        verify: []
    - '3':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zbkb.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - pack
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/K/src/packh-01.S:
    commit_id: '-'
    isa:
    - RV64IZk
    - RV64IZbkb
    - RV64IZkn
    - RV64IZks
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zk.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - packh
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zks.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - packh
        verify: []
    - '2':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zkn.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - packh
        verify: []
    - '3':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zbkb.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - packh
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/K/src/packw-01.S:
    commit_id: '-'
    isa:
    - RV64IZk
    - RV64IZbkb
    - RV64IZkn
    - RV64IZks
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*Zk.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - packw
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*Zks.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - packw
        verify: []
    - '2':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*Zkn.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - packw
        verify: []
    - '3':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*Zbkb.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - packw
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/K/src/sha256sig0-01.S:
    commit_id: '-'
    isa:
    - RV64IZk
    - RV64IZkn
    - RV64IZknh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zk.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sha256sig0
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zkn.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sha256sig0
        verify: []
    - '2':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zknh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sha256sig0
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/K/src/sha256sig0-rwp1.S:
    commit_id: '-'
    isa:
    - RV64IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sha256sig0
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sha256sig0
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/K/src/sha256sig0-rwp2.S:
    commit_id: '-'
    isa:
    - RV64IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sha256sig0
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sha256sig0
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/K/src/sha256sig1-01.S:
    commit_id: '-'
    isa:
    - RV64IZk
    - RV64IZkn
    - RV64IZknh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zk.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sha256sig1
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zkn.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sha256sig1
        verify: []
    - '2':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zknh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sha256sig1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/K/src/sha256sig1-rwp1.S:
    commit_id: '-'
    isa:
    - RV64IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sha256sig1
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sha256sig1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/K/src/sha256sig1-rwp2.S:
    commit_id: '-'
    isa:
    - RV64IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sha256sig1
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sha256sig1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/K/src/sha256sum0-01.S:
    commit_id: '-'
    isa:
    - RV64IZk
    - RV64IZkn
    - RV64IZknh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zk.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sha256sum0
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zkn.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sha256sum0
        verify: []
    - '2':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zknh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sha256sum0
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/K/src/sha256sum0-rwp1.S:
    commit_id: '-'
    isa:
    - RV64IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sha256sum0
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sha256sum0
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/K/src/sha256sum0-rwp2.S:
    commit_id: '-'
    isa:
    - RV64IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sha256sum0
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sha256sum0
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/K/src/sha256sum1-01.S:
    commit_id: '-'
    isa:
    - RV64IZk
    - RV64IZkn
    - RV64IZknh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zk.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sha256sum1
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zkn.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sha256sum1
        verify: []
    - '2':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zknh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sha256sum1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/K/src/sha256sum1-rwp1.S:
    commit_id: '-'
    isa:
    - RV64IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sha256sum1
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sha256sum1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/K/src/sha256sum1-rwp2.S:
    commit_id: '-'
    isa:
    - RV64IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sha256sum1
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sha256sum1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/K/src/sha512sig0-01.S:
    commit_id: '-'
    isa:
    - RV64IZk
    - RV64IZkn
    - RV64IZknh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*Zk.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sha512sig0
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*Zkn.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sha512sig0
        verify: []
    - '2':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*Zknh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sha512sig0
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/K/src/sha512sig0-rwp1.S:
    commit_id: '-'
    isa:
    - RV64IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sha512sig0
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sha512sig0
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/K/src/sha512sig0-rwp2.S:
    commit_id: '-'
    isa:
    - RV64IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sha512sig0
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sha512sig0
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/K/src/sha512sig1-01.S:
    commit_id: '-'
    isa:
    - RV64IZk
    - RV64IZkn
    - RV64IZknh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*Zk.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sha512sig1
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*Zkn.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sha512sig1
        verify: []
    - '2':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*Zknh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sha512sig1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/K/src/sha512sig1-rwp1.S:
    commit_id: '-'
    isa:
    - RV64IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sha512sig1
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sha512sig1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/K/src/sha512sig1-rwp2.S:
    commit_id: '-'
    isa:
    - RV64IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sha512sig1
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sha512sig1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/K/src/sha512sum0-01.S:
    commit_id: '-'
    isa:
    - RV64IZk
    - RV64IZkn
    - RV64IZknh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*Zk.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sha512sum0
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*Zkn.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sha512sum0
        verify: []
    - '2':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*Zknh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sha512sum0
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/K/src/sha512sum0-rwp1.S:
    commit_id: '-'
    isa:
    - RV64IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sha512sum0
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sha512sum0
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/K/src/sha512sum0-rwp2.S:
    commit_id: '-'
    isa:
    - RV64IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sha512sum0
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sha512sum0
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/K/src/sha512sum1-01.S:
    commit_id: '-'
    isa:
    - RV64IZk
    - RV64IZkn
    - RV64IZknh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*Zk.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sha512sum1
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*Zkn.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sha512sum1
        verify: []
    - '2':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*Zknh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sha512sum1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/K/src/sha512sum1-rwp1.S:
    commit_id: '-'
    isa:
    - RV64IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sha512sum1
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sha512sum1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/K/src/sha512sum1-rwp2.S:
    commit_id: '-'
    isa:
    - RV64IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sha512sum1
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*ZKn.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sha512sum1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/K/src/sm3p0-01.S:
    commit_id: '-'
    isa:
    - RV64IZks
    - RV64IZksh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zks.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sm3p0
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zksh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sm3p0
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/K/src/sm3p0-rwp1.S:
    commit_id: '-'
    isa:
    - RV64IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sm3p0
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*ZKs.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sm3p0
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/K/src/sm3p0-rwp2.S:
    commit_id: '-'
    isa:
    - RV64IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sm3p0
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*ZKs.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sm3p0
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/K/src/sm3p1-01.S:
    commit_id: '-'
    isa:
    - RV64IZks
    - RV64IZksh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zks.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sm3p1
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zksh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sm3p1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/K/src/sm3p1-rwp1.S:
    commit_id: '-'
    isa:
    - RV64IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sm3p1
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*ZKs.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sm3p1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/K/src/sm3p1-rwp2.S:
    commit_id: '-'
    isa:
    - RV64IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sm3p1
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*ZKs.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sm3p1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/K/src/sm4ed-01.S:
    commit_id: '-'
    isa:
    - RV64IZks
    - RV64IZksed
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zks.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sm4ed
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zksed.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sm4ed
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/K/src/sm4ed-rwp1.S:
    commit_id: '-'
    isa:
    - RV64IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sm4ed
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*ZKs.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sm4ed
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/K/src/sm4ks-01.S:
    commit_id: '-'
    isa:
    - RV64IZks
    - RV64IZksed
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zks.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sm4ks
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zksed.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sm4ks
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/K/src/sm4ks-rwp1.S:
    commit_id: '-'
    isa:
    - RV64IK
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*K.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sm4ks
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*ZKs.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sm4ks
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/K/src/xperm4-01.S:
    commit_id: '-'
    isa:
    - RV64IZk
    - RV64IZbkx
    - RV64IZkn
    - RV64IZks
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zk.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - xperm4
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zks.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - xperm4
        verify: []
    - '2':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zkn.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - xperm4
        verify: []
    - '3':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zbkx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - xperm4
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/K/src/xperm8-01.S:
    commit_id: '-'
    isa:
    - RV64IZk
    - RV64IZbkx
    - RV64IZkn
    - RV64IZks
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zk.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - xperm8
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zks.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - xperm8
        verify: []
    - '2':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zkn.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - xperm8
        verify: []
    - '3':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zbkx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - xperm8
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/M/src/div-01.S:
    commit_id: '-'
    isa:
    - RV64IM
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*M.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - div
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/M/src/divu-01.S:
    commit_id: '-'
    isa:
    - RV64IM
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*M.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - divu
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/M/src/divuw-01.S:
    commit_id: '-'
    isa:
    - RV64IM
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*M.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - divuw
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/M/src/divw-01.S:
    commit_id: '-'
    isa:
    - RV64IM
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*M.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - divw
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/M/src/mul-01.S:
    commit_id: '-'
    isa:
    - RV64IM
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*M.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - mul
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/M/src/mulh-01.S:
    commit_id: '-'
    isa:
    - RV64IM
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*M.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - mulh
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/M/src/mulhsu-01.S:
    commit_id: '-'
    isa:
    - RV64IM
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*M.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - mulhsu
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/M/src/mulhu-01.S:
    commit_id: '-'
    isa:
    - RV64IM
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*M.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - mulhu
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/M/src/mulw-01.S:
    commit_id: '-'
    isa:
    - RV64IM
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*M.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - mulw
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/M/src/rem-01.S:
    commit_id: '-'
    isa:
    - RV64IM
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*M.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - rem
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/M/src/remu-01.S:
    commit_id: '-'
    isa:
    - RV64IM
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*M.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - remu
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/M/src/remuw-01.S:
    commit_id: '-'
    isa:
    - RV64IM
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*M.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - remuw
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/M/src/remw-01.S:
    commit_id: '-'
    isa:
    - RV64IM
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*M.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - remw
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/add16-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - add16
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/add32-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - add32
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/add8-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - add8
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/ave-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - ave
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/clrs16-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - clrs16
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/clrs32-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - clrs32
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/clrs8-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - clrs8
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/clz16-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - clz16
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/clz32-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - clz32
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/clz8-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - clz8
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/cmpeq16-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - cmpeq16
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/cmpeq8-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - cmpeq8
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/cras16-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - cras16
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/cras32-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - cras32
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/crsa16-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - crsa16
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/crsa32-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - crsa32
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/insb-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - insb
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/kabs16-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - kabs16
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/kabs32-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - kabs32
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/kabs8-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - kabs8
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/kabsw-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - kabsw
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/kadd16-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - kadd16
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/kadd32-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - kadd32
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/kadd64-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - kadd64
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/kadd8-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - kadd8
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/kaddh-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - kaddh
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/kaddw-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - kaddw
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/kcras16-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - kcras16
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/kcras32-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - kcras32
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/kcrsa16-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - kcrsa16
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/kcrsa32-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - kcrsa32
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/kdmabb-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - kdmabb
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/kdmabb16-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - kdmabb16
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/kdmabt-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - kdmabt
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/kdmabt16-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - kdmabt16
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/kdmatt-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - kdmatt
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/kdmatt16-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - kdmatt16
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/kdmbb-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - kdmbb
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/kdmbb16-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - kdmbb16
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/kdmbt-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - kdmbt
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/kdmbt16-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - kdmbt16
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/kdmtt-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - kdmtt
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/kdmtt16-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - kdmtt16
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/khm16-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - khm16
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/khm8-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - khm8
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/khmbb-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - khmbb
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/khmbb16-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - khmbb16
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/khmbt-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - khmbt
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/khmbt16-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - khmbt16
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/khmtt-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - khmtt
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/khmtt16-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - khmtt16
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/khmx16-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - khmx16
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/khmx8-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - khmx8
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/kmabb-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - kmabb
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/kmabb32-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - kmabb32
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/kmabt-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - kmabt
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/kmabt32-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - kmabt32
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/kmada-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - kmada
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/kmadrs-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - kmadrs
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/kmadrs32-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - kmadrs32
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/kmads-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - kmads
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/kmads32-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - kmads32
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/kmar64-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - kmar64
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/kmatt-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - kmatt
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/kmatt32-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - kmatt32
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/kmaxda-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - kmaxda
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/kmaxda32-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - kmaxda32
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/kmaxds-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - kmaxds
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/kmaxds32-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - kmaxds32
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/kmda-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - kmda
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/kmda32-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - kmda32
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/kmmac-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - kmmac
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/kmmac.u-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - kmmac.u
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/kmmawb-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - kmmawb
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/kmmawb.u-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - kmmawb.u
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/kmmawb2-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - kmmawb2
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/kmmawb2.u-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - kmmawb2.u
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/kmmawt-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - kmmawt
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/kmmawt.u-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - kmmawt.u
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/kmmawt2-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - kmmawt2
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/kmmawt2.u-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - kmmawt2.u
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/kmmsb-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - kmmsb
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/kmmsb.u-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - kmmsb.u
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/kmmwb2-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - kmmwb2
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/kmmwb2.u-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - kmmwb2.u
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/kmmwt2-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - kmmwt2
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/kmmwt2.u-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - kmmwt2.u
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/kmsda-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - kmsda
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/kmsda32-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - kmsda32
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/kmsr64-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - kmsr64
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/kmsxda-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - kmsxda
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/kmsxda32-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - kmsxda32
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/kmxda-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - kmxda
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/kmxda32-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - kmxda32
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/ksll16-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - ksll16
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/ksll32-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - ksll32
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/ksll8-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - ksll8
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/kslli16-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - kslli16
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/kslli32-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - kslli32
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/kslli8-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - kslli8
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/kslliw-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - kslliw
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/ksllw-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - ksllw
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/kslra16-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - kslra16
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/kslra16.u-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - kslra16.u
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/kslra32-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - kslra32
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/kslra32.u-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - kslra32.u
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/kslra8-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - kslra8
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/kslra8.u-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - kslra8.u
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/kslraw-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - kslraw
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/kslraw.u-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - kslraw.u
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/kstas16-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - kstas16
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/kstas32-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - kstas32
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/kstsa16-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - kstsa16
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/kstsa32-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - kstsa32
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/ksub16-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - ksub16
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/ksub32-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - ksub32
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/ksub64-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - ksub64
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/ksub8-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - ksub8
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/ksubh-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - ksubh
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/ksubw-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - ksubw
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/kwmmul-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - kwmmul
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/kwmmul.u-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - kwmmul.u
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/maddr32-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - maddr32
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/msubr32-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - msubr32
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/mulr64-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - mulr64
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/mulsr64-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - mulsr64
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/pbsad-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - pbsad
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/pbsada-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - pbsada
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/pkbb16-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - pkbb16
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/pkbt16-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - pkbt16
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/pkbt32-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - pkbt32
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/pktb16-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - pktb16
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/pktb32-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - pktb32
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/pktt16-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - pktt16
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/radd16-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - radd16
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/radd32-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - radd32
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/radd64-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - radd64
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/radd8-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - radd8
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/raddw-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - raddw
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/rcras16-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - rcras16
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/rcras32-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - rcras32
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/rcrsa16-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - rcrsa16
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/rcrsa32-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - rcrsa32
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/rstas16-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - rstas16
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/rstas32-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - rstas32
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/rstsa16-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - rstsa16
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/rstsa32-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - rstsa32
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/rsub16-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - rsub16
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/rsub32-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - rsub32
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/rsub64-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - rsub64
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/rsub8-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - rsub8
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/rsubw-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - rsubw
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/sclip16-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sclip16
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/sclip32-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sclip32
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/sclip8-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sclip8
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/scmple16-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - scmple16
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/scmple8-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - scmple8
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/scmplt16-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - scmplt16
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/scmplt8-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - scmplt8
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/sll16-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sll16
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/sll32-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sll32
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/sll8-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sll8
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/slli16-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - slli16
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/slli32-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - slli32
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/slli8-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - slli8
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/smal-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - smal
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/smalbb-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - smalbb
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/smalbt-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - smalbt
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/smalda-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - smalda
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/smaldrs-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - smaldrs
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/smalds-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - smalds
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/smaltt-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - smaltt
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/smalxda-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - smalxda
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/smalxds-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - smalxds
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/smaqa-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - smaqa
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/smaqa.su-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - smaqa.su
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/smar64-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - smar64
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/smax16-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - smax16
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/smax32-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - smax32
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/smax8-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - smax8
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/smbb16-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - smbb16
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/smbt16-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - smbt16
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/smbt32-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - smbt32
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/smdrs-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - smdrs
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/smdrs32-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - smdrs32
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/smds-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - smds
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/smds32-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - smds32
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/smin16-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - smin16
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/smin32-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - smin32
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/smin8-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - smin8
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/smmul-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - smmul
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/smmul.u-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - smmul.u
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/smmwb-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - smmwb
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/smmwb.u-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - smmwb.u
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/smmwt-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - smmwt
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/smmwt.u-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - smmwt.u
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/smslda-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - smslda
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/smslxda-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - smslxda
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/smsr64-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - smsr64
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/smtt16-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - smtt16
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/smtt32-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - smtt32
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/smul16-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - smul16
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/smul8-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - smul8
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/smulx16-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - smulx16
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/smulx8-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - smulx8
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/smxds-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - smxds
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/smxds32-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - smxds32
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/sra.u-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sra.u
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/sra16-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sra16
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/sra16.u-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sra16.u
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/sra32-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sra32
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/sra32.u-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sra32.u
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/sra8-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sra8
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/sra8.u-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sra8.u
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/srai.u-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - srai.u
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/srai16-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - srai16
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/srai16.u-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - srai16.u
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/srai32-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - srai32
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/srai32.u-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - srai32.u
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/srai8-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - srai8
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/srai8.u-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - srai8.u
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/sraiw.u-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sraiw.u
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/srl16-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - srl16
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/srl16.u-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - srl16.u
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/srl32-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - srl32
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/srl32.u-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - srl32.u
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/srl8-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - srl8
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/srl8.u-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - srl8.u
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/srli16-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - srli16
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/srli16.u-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - srli16.u
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/srli32-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - srli32
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/srli32.u-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - srli32.u
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/srli8-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - srli8
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/srli8.u-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - srli8.u
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/stas16-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - stas16
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/stas32-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - stas32
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/stsa16-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - stsa16
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/stsa32-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - stsa32
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/sub16-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sub16
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/sub32-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sub32
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/sub8-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sub8
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/sunpkd810-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sunpkd810
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/sunpkd820-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sunpkd820
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/sunpkd830-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sunpkd830
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/sunpkd831-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sunpkd831
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/sunpkd832-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sunpkd832
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/uclip16-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - uclip16
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/uclip32-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - uclip32
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/uclip8-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - uclip8
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/ucmple16-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - ucmple16
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/ucmple8-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - ucmple8
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/ucmplt16-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - ucmplt16
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/ucmplt8-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - ucmplt8
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/ukadd16-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - ukadd16
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/ukadd32-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - ukadd32
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/ukadd64-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - ukadd64
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/ukadd8-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - ukadd8
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/ukaddh-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - ukaddh
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/ukaddw-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - ukaddw
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/ukcras16-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - ukcras16
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/ukcras32-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - ukcras32
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/ukcrsa16-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - ukcrsa16
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/ukcrsa32-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - ukcrsa32
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/ukmar64-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - ukmar64
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/ukmsr64-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - ukmsr64
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/ukstas16-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - ukstas16
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/ukstas32-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - ukstas32
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/ukstsa16-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - ukstsa16
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/ukstsa32-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - ukstsa32
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/uksub16-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - uksub16
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/uksub32-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - uksub32
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/uksub64-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - uksub64
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/uksub8-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - uksub8
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/uksubh-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - uksubh
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/uksubw-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - uksubw
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/umaqa-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - umaqa
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/umar64-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - umar64
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/umax16-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - umax16
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/umax32-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - umax32
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/umax8-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - umax8
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/umin16-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - umin16
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/umin32-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - umin32
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/umin8-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - umin8
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/umsr64-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - umsr64
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/umul16-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - umul16
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/umul8-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - umul8
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/umulx16-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - umulx16
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/umulx8-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - umulx8
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/uradd16-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - uradd16
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/uradd32-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - uradd32
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/uradd64-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - uradd64
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/uradd8-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - uradd8
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/uraddw-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - uraddw
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/urcras16-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - urcras16
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/urcras32-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - urcras32
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/urcrsa16-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - urcrsa16
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/urcrsa32-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - urcrsa32
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/urstas16-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - urstas16
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/urstas32-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - urstas32
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/urstsa16-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - urstsa16
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/urstsa32-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - urstsa32
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/ursub16-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - ursub16
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/ursub32-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - ursub32
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/ursub64-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - ursub64
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/ursub8-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - ursub8
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/ursubw-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - ursubw
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/zunpkd810-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - zunpkd810
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/zunpkd820-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - zunpkd820
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/zunpkd830-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - zunpkd830
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/zunpkd831-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - zunpkd831
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/P_unratified/src/zunpkd832-01.S:
    commit_id: '-'
    isa:
    - RV64IPZicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*P.*Zicsr.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - zunpkd832
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Svadu/src/svadu_sv39.S:
    commit_id: '-'
    isa:
    - RV64I_Zicsr
    parts: !!omap
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*)
        - check ISA:=regex(.*Svadu.*)
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - svadu_sv39
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Svadu/src/svadu_sv48.S:
    commit_id: '-'
    isa:
    - RV64I_Zicsr
    parts: !!omap
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*)
        - check ISA:=regex(.*Svadu.*)
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - svadu_sv48
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Svadu/src/svadu_sv57.S:
    commit_id: '-'
    isa:
    - RV64I_Zicsr
    parts: !!omap
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*)
        - check ISA:=regex(.*Svadu.*)
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - svadu_sv57
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zacas/src/amocas.d_64-01.S:
    commit_id: '-'
    isa:
    - RV64IZacas
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*Zacas.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - amocas.d_64
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zacas/src/amocas.q-01.S:
    commit_id: '-'
    isa:
    - RV64IZacas
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*Zacas.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - amocas.q
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zacas/src/amocas.w-01.S:
    commit_id: '-'
    isa:
    - RV64IZacas
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*Zacas.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - amocas.w
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zcmop/src/c.mop.1-01.S:
    commit_id: '-'
    isa:
    - RV64ICZcmop
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*C.*Zcmop.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - c.mop.1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zcmop/src/c.mop.11-01.S:
    commit_id: '-'
    isa:
    - RV64ICZcmop
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*C.*Zcmop.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - c.mop.11
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zcmop/src/c.mop.13-01.S:
    commit_id: '-'
    isa:
    - RV64ICZcmop
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*C.*Zcmop.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - c.mop.13
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zcmop/src/c.mop.15-01.S:
    commit_id: '-'
    isa:
    - RV64ICZcmop
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*C.*Zcmop.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - c.mop.15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zcmop/src/c.mop.3-01.S:
    commit_id: '-'
    isa:
    - RV64ICZcmop
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*C.*Zcmop.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - c.mop.3
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zcmop/src/c.mop.5-01.S:
    commit_id: '-'
    isa:
    - RV64ICZcmop
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*C.*Zcmop.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - c.mop.5
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zcmop/src/c.mop.7-01.S:
    commit_id: '-'
    isa:
    - RV64ICZcmop
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*C.*Zcmop.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - c.mop.7
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zcmop/src/c.mop.9-01.S:
    commit_id: '-'
    isa:
    - RV64ICZcmop
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*C.*Zcmop.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - c.mop.9
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zdinx/src/fcvt.d.lu_b25-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.d.lu_b25
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zdinx/src/fcvt.l.d_b1-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.l.d_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zdinx/src/fcvt.l.d_b22-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.l.d_b22
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zdinx/src/fcvt.l.d_b23-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.l.d_b23
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zdinx/src/fcvt.l.d_b24-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.l.d_b24
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zdinx/src/fcvt.l.d_b27-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.l.d_b27
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zdinx/src/fcvt.l.d_b28-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.l.d_b28
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zdinx/src/fcvt.l.d_b29-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.l.d_b29
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zdinx/src/fcvt.lu.d_b1-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.lu.d_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zdinx/src/fcvt.lu.d_b22-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.lu.d_b22
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zdinx/src/fcvt.lu.d_b23-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.lu.d_b23
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zdinx/src/fcvt.lu.d_b24-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.lu.d_b24
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zdinx/src/fcvt.lu.d_b27-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.lu.d_b27
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zdinx/src/fcvt.lu.d_b28-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.lu.d_b28
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zdinx/src/fcvt.lu.d_b29-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zdinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.lu.d_b29
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfh/src/fcvt.h.l_b25-01.S:
    commit_id: '-'
    isa:
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.h.l_b25
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfh/src/fcvt.h.l_b26-01.S:
    commit_id: '-'
    isa:
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.h.l_b26
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfh/src/fcvt.h.lu_b25-01.S:
    commit_id: '-'
    isa:
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.h.lu_b25
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfh/src/fcvt.h.lu_b26-01.S:
    commit_id: '-'
    isa:
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.h.lu_b26
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfh/src/fcvt.l.h_b1-01.S:
    commit_id: '-'
    isa:
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*F.*D.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.l.h_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfh/src/fcvt.l.h_b22-01.S:
    commit_id: '-'
    isa:
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*F.*D.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.l.h_b22
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfh/src/fcvt.l.h_b23-01.S:
    commit_id: '-'
    isa:
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*F.*D.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.l.h_b23
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfh/src/fcvt.l.h_b24-01.S:
    commit_id: '-'
    isa:
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*F.*D.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.l.h_b24
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfh/src/fcvt.l.h_b27-01.S:
    commit_id: '-'
    isa:
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*F.*D.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.l.h_b27
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfh/src/fcvt.l.h_b28-01.S:
    commit_id: '-'
    isa:
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*F.*D.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.l.h_b28
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfh/src/fcvt.l.h_b29-01.S:
    commit_id: '-'
    isa:
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*F.*D.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.l.h_b29
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfh/src/fcvt.lu.h_b1-01.S:
    commit_id: '-'
    isa:
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.lu.h_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfh/src/fcvt.lu.h_b22-01.S:
    commit_id: '-'
    isa:
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.lu.h_b22
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfh/src/fcvt.lu.h_b23-01.S:
    commit_id: '-'
    isa:
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.lu.h_b23
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfh/src/fcvt.lu.h_b24-01.S:
    commit_id: '-'
    isa:
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.lu.h_b24
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfh/src/fcvt.lu.h_b27-01.S:
    commit_id: '-'
    isa:
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.lu.h_b27
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfh/src/fcvt.lu.h_b28-01.S:
    commit_id: '-'
    isa:
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.lu.h_b28
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfh/src/fcvt.lu.h_b29-01.S:
    commit_id: '-'
    isa:
    - RV64IF_Zicsr_Zfh
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*F.*Zfh.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.lu.h_b29
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fadd_b1-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fadd_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fadd_b10-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fadd_b10
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fadd_b11-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fadd_b11
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fadd_b12-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fadd_b12
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fadd_b13-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fadd_b13
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fadd_b2-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fadd_b2
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fadd_b3-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fadd_b3
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fadd_b4-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fadd_b4
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fadd_b5-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fadd_b5
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fadd_b7-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fadd_b7
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fadd_b8-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fadd_b8
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fclass_b1-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fclass_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fcvt.lu.s_b1-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.lu.s_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fcvt.lu.s_b22-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.lu.s_b22
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fcvt.lu.s_b23-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.lu.s_b23
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fcvt.lu.s_b24-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.lu.s_b24
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fcvt.lu.s_b27-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.lu.s_b27
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fcvt.lu.s_b28-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.lu.s_b28
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fcvt.lu.s_b29-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*RV64.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.lu.s_b29
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fcvt.w.s_b1-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.w.s_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fcvt.w.s_b22-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.w.s_b22
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fcvt.w.s_b23-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.w.s_b23
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fcvt.w.s_b24-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.w.s_b24
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fcvt.w.s_b27-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.w.s_b27
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fcvt.w.s_b28-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.w.s_b28
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fcvt.w.s_b29-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.w.s_b29
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fcvt.wu.s_b1-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.wu.s_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fcvt.wu.s_b22-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.wu.s_b22
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fcvt.wu.s_b23-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.wu.s_b23
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fcvt.wu.s_b24-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.wu.s_b24
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fcvt.wu.s_b27-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.wu.s_b27
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fcvt.wu.s_b28-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.wu.s_b28
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fcvt.wu.s_b29-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.wu.s_b29
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fdiv_b1-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fdiv_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fdiv_b2-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fdiv_b2
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fdiv_b20-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fdiv_b20
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fdiv_b21-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fdiv_b21
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fdiv_b3-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fdiv_b3
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fdiv_b4-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fdiv_b4
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fdiv_b5-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fdiv_b5
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fdiv_b6-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fdiv_b6
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fdiv_b7-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fdiv_b7
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fdiv_b8-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fdiv_b8
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fdiv_b9-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fdiv_b9
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/feq_b1-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - feq_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/feq_b19-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - feq_b19
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fle_b1-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fle_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fle_b19-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fle_b19
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/flt_b1-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - flt_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/flt_b19-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - flt_b19
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fmadd/fmadd_b15-001.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fmadd/fmadd_b15-002.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fmadd/fmadd_b15-003.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fmadd/fmadd_b15-004.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fmadd/fmadd_b15-005.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fmadd/fmadd_b15-006.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fmadd/fmadd_b15-007.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fmadd/fmadd_b15-008.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fmadd/fmadd_b15-009.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fmadd/fmadd_b15-010.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fmadd/fmadd_b15-011.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fmadd/fmadd_b15-012.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fmadd/fmadd_b15-013.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fmadd/fmadd_b15-014.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fmadd/fmadd_b15-015.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fmadd/fmadd_b15-016.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fmadd/fmadd_b15-017.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fmadd/fmadd_b15-018.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fmadd/fmadd_b15-019.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fmadd/fmadd_b15-020.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fmadd/fmadd_b15-021.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fmadd/fmadd_b15-022.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fmadd/fmadd_b15-023.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fmadd/fmadd_b15-024.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fmadd/fmadd_b15-025.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fmadd/fmadd_b15-026.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fmadd/fmadd_b15-027.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fmadd/fmadd_b15-028.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fmadd/fmadd_b15-029.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fmadd/fmadd_b15-030.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fmadd/fmadd_b15-031.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fmadd/fmadd_b15-032.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fmadd/fmadd_b15-033.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fmadd/fmadd_b15-034.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fmadd/fmadd_b15-035.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fmadd/fmadd_b15-036.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fmadd/fmadd_b15-037.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fmadd/fmadd_b15-038.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fmadd/fmadd_b15-039.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fmadd/fmadd_b15-040.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fmadd/fmadd_b15-041.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fmadd/fmadd_b15-042.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fmadd/fmadd_b15-043.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fmadd/fmadd_b15-044.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fmadd/fmadd_b15-045.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fmadd/fmadd_b15-046.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fmadd/fmadd_b15-047.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fmadd/fmadd_b15-048.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fmadd/fmadd_b15-049.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fmadd_b1-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fmadd_b14-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b14
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fmadd_b16-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b16
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fmadd_b17-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b17
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fmadd_b18-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b18
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fmadd_b2-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b2
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fmadd_b3-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b3
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fmadd_b4-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b4
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fmadd_b5-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b5
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fmadd_b6-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b6
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fmadd_b7-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b7
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fmadd_b8-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmadd_b8
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fmax_b1-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmax_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fmax_b19-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmax_b19
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fmin_b1-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmin_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fmin_b19-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmin_b19
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fmsub/fmsub_b15-001.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fmsub/fmsub_b15-002.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fmsub/fmsub_b15-003.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fmsub/fmsub_b15-004.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fmsub/fmsub_b15-005.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fmsub/fmsub_b15-006.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fmsub/fmsub_b15-007.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fmsub/fmsub_b15-008.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fmsub/fmsub_b15-009.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fmsub/fmsub_b15-010.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fmsub/fmsub_b15-011.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fmsub/fmsub_b15-012.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fmsub/fmsub_b15-013.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fmsub/fmsub_b15-014.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fmsub/fmsub_b15-015.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fmsub/fmsub_b15-016.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fmsub/fmsub_b15-017.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fmsub/fmsub_b15-018.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fmsub/fmsub_b15-019.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fmsub/fmsub_b15-020.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fmsub/fmsub_b15-021.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fmsub/fmsub_b15-022.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fmsub/fmsub_b15-023.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fmsub/fmsub_b15-024.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fmsub/fmsub_b15-025.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fmsub/fmsub_b15-026.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fmsub/fmsub_b15-027.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fmsub/fmsub_b15-028.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fmsub/fmsub_b15-029.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fmsub/fmsub_b15-030.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fmsub/fmsub_b15-031.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fmsub/fmsub_b15-032.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fmsub/fmsub_b15-033.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fmsub/fmsub_b15-034.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fmsub/fmsub_b15-035.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fmsub/fmsub_b15-036.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fmsub/fmsub_b15-037.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fmsub/fmsub_b15-038.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fmsub/fmsub_b15-039.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fmsub/fmsub_b15-040.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fmsub/fmsub_b15-041.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fmsub/fmsub_b15-042.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fmsub/fmsub_b15-043.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fmsub/fmsub_b15-044.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fmsub/fmsub_b15-045.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fmsub/fmsub_b15-046.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fmsub/fmsub_b15-047.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fmsub/fmsub_b15-048.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fmsub/fmsub_b15-049.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fmsub/fmsub_b15-051.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fmsub/fmsub_b15-052.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fmsub/fmsub_b15-053.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fmsub/fmsub_b15-054.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fmsub/fmsub_b15-055.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fmsub_b1-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fmsub_b14-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b14
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fmsub_b16-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b16
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fmsub_b17-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b17
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fmsub_b18-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b18
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fmsub_b2-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b2
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fmsub_b3-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b3
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fmsub_b4-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b4
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fmsub_b5-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b5
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fmsub_b6-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b6
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fmsub_b7-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b7
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fmsub_b8-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmsub_b8
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fmul_b1-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmul_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fmul_b2-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmul_b2
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fmul_b3-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmul_b3
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fmul_b4-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmul_b4
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fmul_b5-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmul_b5
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fmul_b6-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmul_b6
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fmul_b7-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmul_b7
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fmul_b8-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmul_b8
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fmul_b9-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fmul_b9
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fnmadd/fnmadd_b15-001.S
  : commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fnmadd/fnmadd_b15-0010.S
  : commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fnmadd/fnmadd_b15-0011.S
  : commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fnmadd/fnmadd_b15-002.S
  : commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fnmadd/fnmadd_b15-003.S
  : commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fnmadd/fnmadd_b15-004.S
  : commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fnmadd/fnmadd_b15-005.S
  : commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fnmadd/fnmadd_b15-006.S
  : commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fnmadd/fnmadd_b15-007.S
  : commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fnmadd/fnmadd_b15-008.S
  : commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fnmadd/fnmadd_b15-009.S
  : commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fnmadd/fnmadd_b15-010.S
  : commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fnmadd/fnmadd_b15-011.S
  : commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fnmadd/fnmadd_b15-012.S
  : commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fnmadd/fnmadd_b15-013.S
  : commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fnmadd/fnmadd_b15-014.S
  : commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fnmadd/fnmadd_b15-015.S
  : commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fnmadd/fnmadd_b15-016.S
  : commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fnmadd/fnmadd_b15-017.S
  : commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fnmadd/fnmadd_b15-018.S
  : commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fnmadd/fnmadd_b15-019.S
  : commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fnmadd/fnmadd_b15-020.S
  : commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fnmadd/fnmadd_b15-021.S
  : commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fnmadd/fnmadd_b15-022.S
  : commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fnmadd/fnmadd_b15-023.S
  : commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fnmadd/fnmadd_b15-024.S
  : commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fnmadd/fnmadd_b15-025.S
  : commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fnmadd/fnmadd_b15-026.S
  : commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fnmadd/fnmadd_b15-027.S
  : commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fnmadd/fnmadd_b15-028.S
  : commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fnmadd/fnmadd_b15-029.S
  : commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fnmadd/fnmadd_b15-030.S
  : commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fnmadd/fnmadd_b15-031.S
  : commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fnmadd/fnmadd_b15-032.S
  : commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fnmadd/fnmadd_b15-033.S
  : commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fnmadd/fnmadd_b15-034.S
  : commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fnmadd/fnmadd_b15-035.S
  : commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fnmadd/fnmadd_b15-036.S
  : commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fnmadd/fnmadd_b15-037.S
  : commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fnmadd/fnmadd_b15-038.S
  : commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fnmadd/fnmadd_b15-039.S
  : commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fnmadd/fnmadd_b15-040.S
  : commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fnmadd/fnmadd_b15-041.S
  : commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fnmadd/fnmadd_b15-042.S
  : commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fnmadd/fnmadd_b15-043.S
  : commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fnmadd/fnmadd_b15-044.S
  : commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fnmadd/fnmadd_b15-045.S
  : commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fnmadd/fnmadd_b15-046.S
  : commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fnmadd/fnmadd_b15-047.S
  : commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fnmadd/fnmadd_b15-048.S
  : commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fnmadd/fnmadd_b15-049.S
  : commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fnmadd_b1-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fnmadd_b14-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b14
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fnmadd_b16-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b16
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fnmadd_b17-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b17
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fnmadd_b18-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b18
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fnmadd_b2-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b2
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fnmadd_b3-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b3
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fnmadd_b4-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b4
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fnmadd_b5-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b5
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fnmadd_b6-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b6
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fnmadd_b7-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b7
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fnmadd_b8-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmadd_b8
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fnmsub/fnmsub_b15-001.S
  : commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fnmsub/fnmsub_b15-002.S
  : commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fnmsub/fnmsub_b15-003.S
  : commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fnmsub/fnmsub_b15-004.S
  : commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fnmsub/fnmsub_b15-005.S
  : commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fnmsub/fnmsub_b15-006.S
  : commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fnmsub/fnmsub_b15-007.S
  : commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fnmsub/fnmsub_b15-008.S
  : commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fnmsub/fnmsub_b15-009.S
  : commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fnmsub/fnmsub_b15-010.S
  : commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fnmsub/fnmsub_b15-011.S
  : commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fnmsub/fnmsub_b15-012.S
  : commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fnmsub/fnmsub_b15-013.S
  : commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fnmsub/fnmsub_b15-014.S
  : commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fnmsub/fnmsub_b15-015.S
  : commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fnmsub/fnmsub_b15-016.S
  : commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fnmsub/fnmsub_b15-017.S
  : commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fnmsub/fnmsub_b15-018.S
  : commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fnmsub/fnmsub_b15-019.S
  : commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fnmsub/fnmsub_b15-020.S
  : commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fnmsub/fnmsub_b15-021.S
  : commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fnmsub/fnmsub_b15-022.S
  : commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fnmsub/fnmsub_b15-023.S
  : commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fnmsub/fnmsub_b15-024.S
  : commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fnmsub/fnmsub_b15-025.S
  : commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fnmsub/fnmsub_b15-026.S
  : commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fnmsub/fnmsub_b15-027.S
  : commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fnmsub/fnmsub_b15-028.S
  : commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fnmsub/fnmsub_b15-029.S
  : commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fnmsub/fnmsub_b15-030.S
  : commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fnmsub/fnmsub_b15-031.S
  : commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fnmsub/fnmsub_b15-032.S
  : commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fnmsub/fnmsub_b15-033.S
  : commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fnmsub/fnmsub_b15-034.S
  : commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fnmsub/fnmsub_b15-035.S
  : commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fnmsub/fnmsub_b15-036.S
  : commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fnmsub/fnmsub_b15-037.S
  : commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fnmsub/fnmsub_b15-038.S
  : commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fnmsub/fnmsub_b15-039.S
  : commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fnmsub/fnmsub_b15-040.S
  : commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fnmsub/fnmsub_b15-041.S
  : commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fnmsub/fnmsub_b15-042.S
  : commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fnmsub/fnmsub_b15-043.S
  : commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fnmsub/fnmsub_b15-044.S
  : commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fnmsub/fnmsub_b15-045.S
  : commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fnmsub/fnmsub_b15-046.S
  : commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fnmsub/fnmsub_b15-047.S
  : commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fnmsub/fnmsub_b15-048.S
  : commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b15
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fnmsub/fnmsub_b15-049.S
  : commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fnmsub_b1-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fnmsub_b14-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b14
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fnmsub_b16-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b16
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fnmsub_b17-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b17
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fnmsub_b18-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b18
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fnmsub_b2-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b2
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fnmsub_b3-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b3
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fnmsub_b4-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b4
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fnmsub_b5-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b5
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fnmsub_b6-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b6
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fnmsub_b7-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b7
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fnmsub_b8-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fnmsub_b8
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fsgnj_b1-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fsgnj_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fsgnjn_b1-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fsgnjn_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fsgnjx_b1-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fsgnjx_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fsqrt_b1-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fsqrt_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fsqrt_b2-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fsqrt_b2
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fsqrt_b20-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fsqrt_b20
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fsqrt_b3-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fsqrt_b3
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fsqrt_b4-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fsqrt_b4
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fsqrt_b5-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fsqrt_b5
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fsqrt_b7-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fsqrt_b7
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fsqrt_b8-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fsqrt_b8
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fsqrt_b9-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fsqrt_b9
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fsub_b1-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fsub_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fsub_b10-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fsub_b10
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fsub_b11-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fsub_b11
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fsub_b12-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fsub_b12
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fsub_b13-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fsub_b13
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fsub_b2-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fsub_b2
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fsub_b3-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fsub_b3
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fsub_b4-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fsub_b4
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fsub_b5-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fsub_b5
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fsub_b7-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fsub_b7
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zfinx/src/fsub_b8-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx
    - RV64I_Zdinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fsub_b8
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zhinx/src/fcvt.l.h_b1-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.l.h_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zhinx/src/fcvt.l.h_b22-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.l.h_b22
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zhinx/src/fcvt.l.h_b23-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.l.h_b23
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zhinx/src/fcvt.l.h_b24-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.l.h_b24
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zhinx/src/fcvt.l.h_b27-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.l.h_b27
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zhinx/src/fcvt.l.h_b28-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.l.h_b28
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zhinx/src/fcvt.l.h_b29-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.l.h_b29
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zhinx/src/fcvt.lu.h_b1-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.lu.h_b1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zhinx/src/fcvt.lu.h_b22-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.lu.h_b22
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zhinx/src/fcvt.lu.h_b23-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.lu.h_b23
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zhinx/src/fcvt.lu.h_b24-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.lu.h_b24
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zhinx/src/fcvt.lu.h_b27-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.lu.h_b27
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zhinx/src/fcvt.lu.h_b28-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.lu.h_b28
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zhinx/src/fcvt.lu.h_b29-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zfinx_Zhinx
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*I.*Zfinx.*Zhinx.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fcvt.lu.h_b29
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zicond/src/czero.eqz-01.S:
    commit_id: '-'
    isa:
    - RV64IZicond
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*Zicond.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - czero.eqz
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zicond/src/czero.nez-01.S:
    commit_id: '-'
    isa:
    - RV64IZicond
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*Zicond.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - czero.nez
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zifencei/src/Fencei.S:
    commit_id: '-'
    isa:
    - RV64I_Zifencei
    parts: !!omap
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*)
        - check ISA:=regex(.*Zifencei.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fencei
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zimop/src/mop.r.0-01.S:
    commit_id: '-'
    isa:
    - RV64IZimop
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*Zimop.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - mop.r.0
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zimop/src/mop.r.1-01.S:
    commit_id: '-'
    isa:
    - RV64IZimop
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*Zimop.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - mop.r.1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zimop/src/mop.r.10-01.S:
    commit_id: '-'
    isa:
    - RV64IZimop
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*Zimop.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - mop.r.10
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zimop/src/mop.r.11-01.S:
    commit_id: '-'
    isa:
    - RV64IZimop
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*Zimop.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - mop.r.11
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zimop/src/mop.r.12-01.S:
    commit_id: '-'
    isa:
    - RV64IZimop
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*Zimop.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - mop.r.12
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zimop/src/mop.r.13-01.S:
    commit_id: '-'
    isa:
    - RV64IZimop
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*Zimop.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - mop.r.13
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zimop/src/mop.r.14-01.S:
    commit_id: '-'
    isa:
    - RV64IZimop
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*Zimop.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - mop.r.14
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zimop/src/mop.r.15-01.S:
    commit_id: '-'
    isa:
    - RV64IZimop
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*Zimop.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - mop.r.15
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zimop/src/mop.r.16-01.S:
    commit_id: '-'
    isa:
    - RV64IZimop
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*Zimop.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - mop.r.16
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zimop/src/mop.r.17-01.S:
    commit_id: '-'
    isa:
    - RV64IZimop
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*Zimop.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - mop.r.17
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zimop/src/mop.r.18-01.S:
    commit_id: '-'
    isa:
    - RV64IZimop
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*Zimop.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - mop.r.18
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zimop/src/mop.r.19-01.S:
    commit_id: '-'
    isa:
    - RV64IZimop
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*Zimop.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - mop.r.19
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zimop/src/mop.r.2-01.S:
    commit_id: '-'
    isa:
    - RV64IZimop
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*Zimop.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - mop.r.2
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zimop/src/mop.r.20-01.S:
    commit_id: '-'
    isa:
    - RV64IZimop
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*Zimop.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - mop.r.20
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zimop/src/mop.r.21-01.S:
    commit_id: '-'
    isa:
    - RV64IZimop
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*Zimop.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - mop.r.21
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zimop/src/mop.r.22-01.S:
    commit_id: '-'
    isa:
    - RV64IZimop
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*Zimop.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - mop.r.22
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zimop/src/mop.r.23-01.S:
    commit_id: '-'
    isa:
    - RV64IZimop
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*Zimop.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - mop.r.23
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zimop/src/mop.r.24-01.S:
    commit_id: '-'
    isa:
    - RV64IZimop
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*Zimop.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - mop.r.24
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zimop/src/mop.r.25-01.S:
    commit_id: '-'
    isa:
    - RV64IZimop
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*Zimop.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - mop.r.25
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zimop/src/mop.r.26-01.S:
    commit_id: '-'
    isa:
    - RV64IZimop
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*Zimop.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - mop.r.26
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zimop/src/mop.r.27-01.S:
    commit_id: '-'
    isa:
    - RV64IZimop
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*Zimop.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - mop.r.27
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zimop/src/mop.r.28-01.S:
    commit_id: '-'
    isa:
    - RV64IZimop
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*Zimop.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - mop.r.28
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zimop/src/mop.r.29-01.S:
    commit_id: '-'
    isa:
    - RV64IZimop
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*Zimop.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - mop.r.29
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zimop/src/mop.r.3-01.S:
    commit_id: '-'
    isa:
    - RV64IZimop
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*Zimop.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - mop.r.3
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zimop/src/mop.r.30-01.S:
    commit_id: '-'
    isa:
    - RV64IZimop
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*Zimop.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - mop.r.30
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zimop/src/mop.r.31-01.S:
    commit_id: '-'
    isa:
    - RV64IZimop
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*Zimop.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - mop.r.31
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zimop/src/mop.r.4-01.S:
    commit_id: '-'
    isa:
    - RV64IZimop
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*Zimop.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - mop.r.4
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zimop/src/mop.r.5-01.S:
    commit_id: '-'
    isa:
    - RV64IZimop
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*Zimop.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - mop.r.5
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zimop/src/mop.r.6-01.S:
    commit_id: '-'
    isa:
    - RV64IZimop
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*Zimop.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - mop.r.6
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zimop/src/mop.r.7-01.S:
    commit_id: '-'
    isa:
    - RV64IZimop
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*Zimop.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - mop.r.7
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zimop/src/mop.r.8-01.S:
    commit_id: '-'
    isa:
    - RV64IZimop
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*Zimop.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - mop.r.8
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zimop/src/mop.r.9-01.S:
    commit_id: '-'
    isa:
    - RV64IZimop
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*Zimop.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - mop.r.9
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zimop/src/mop.rr.0-01.S:
    commit_id: '-'
    isa:
    - RV64IZimop
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*Zimop.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - mop.rr.0
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zimop/src/mop.rr.1-01.S:
    commit_id: '-'
    isa:
    - RV64IZimop
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*Zimop.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - mop.rr.1
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zimop/src/mop.rr.2-01.S:
    commit_id: '-'
    isa:
    - RV64IZimop
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*Zimop.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - mop.rr.2
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zimop/src/mop.rr.3-01.S:
    commit_id: '-'
    isa:
    - RV64IZimop
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*Zimop.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - mop.rr.3
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zimop/src/mop.rr.4-01.S:
    commit_id: '-'
    isa:
    - RV64IZimop
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*Zimop.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - mop.rr.4
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zimop/src/mop.rr.5-01.S:
    commit_id: '-'
    isa:
    - RV64IZimop
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*Zimop.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - mop.rr.5
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zimop/src/mop.rr.6-01.S:
    commit_id: '-'
    isa:
    - RV64IZimop
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*Zimop.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - mop.rr.6
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/Zimop/src/mop.rr.7-01.S:
    commit_id: '-'
    isa:
    - RV64IZimop
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*Zimop.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - mop.rr.7
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/hints/src/add-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zicsr)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - add
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/hints/src/addi-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zicsr)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - addi
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/hints/src/addiw-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*Zicsr)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - addiw
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/hints/src/addw-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*Zicsr)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - addw
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/hints/src/and-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zicsr)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - and
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/hints/src/andi-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zicsr)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - andi
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/hints/src/auipc-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zicsr)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - auipc
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/hints/src/fence-01.S:
    commit_id: '-'
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - fence
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/hints/src/lui-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zicsr)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - lui
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/hints/src/or-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zicsr)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - or
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/hints/src/ori-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zicsr)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - ori
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/hints/src/sll-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zicsr)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sll
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/hints/src/slli-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zicsr)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - slli
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/hints/src/slliw-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*Zicsr)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - slliw
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/hints/src/sllw-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*Zicsr)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sllw
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/hints/src/slt-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zicsr)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - slt
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/hints/src/slti-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zicsr)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - slti
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/hints/src/sltiu-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zicsr)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sltiu
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/hints/src/sltu-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zicsr)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sltu
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/hints/src/sra-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zicsr)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sra
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/hints/src/srai-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zicsr)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - srai
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/hints/src/sraiw-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*Zicsr)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sraiw
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/hints/src/sraw-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*Zicsr)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sraw
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/hints/src/srl-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zicsr)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - srl
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/hints/src/srli-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zicsr)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - srli
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/hints/src/srliw-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*Zicsr)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - srliw
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/hints/src/srlw-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*Zicsr)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - srlw
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/hints/src/sub-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zicsr)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - sub
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/hints/src/subw-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*RV64.*I.*Zicsr)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - subw
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/hints/src/xor-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zicsr)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - xor
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/hints/src/xori-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zicsr)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - xori
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/pmp/src/pmp64-CSR-ALL-MODES.S:
    commit_id: '-'
    isa:
    - RV64I_Zicsr
    parts: !!omap
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*S.*Zicsr.*)
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - PMP_access_permission
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/pmp/src/pmp64-NA4-M.S:
    commit_id: '-'
    isa:
    - RV64I_Zicsr
    parts: !!omap
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zicsr.*)
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        mac:
        - mac PMP_MACROS
        coverage_labels:
        - PMP_NA4_M
        verify:
        - verify (PMP['implemented'])
        - verify (PMP['pmp-grain'] == 0)
        - verify (PMP['pmp-writable'] >= 7)
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/pmp/src/pmp64-NA4-S.S:
    commit_id: '-'
    isa:
    - RV64I_Zicsr
    parts: !!omap
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*S.*Zicsr.*)
        define:
        - def rvtest_mtrap_routine=True
        - def rvtest_strap_routine=True
        - def TEST_CASE_1=True
        mac:
        - mac PMP_MACROS
        coverage_labels:
        - PMP_NA4_S_U
        verify:
        - verify (PMP['implemented'])
        - verify (PMP['pmp-grain'] == 0)
        - verify (PMP['pmp-writable'] >= 3)
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/pmp/src/pmp64-NA4-U.S:
    commit_id: '-'
    isa:
    - RV64I_Zicsr
    parts: !!omap
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zicsr.*)
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        mac:
        - mac PMP_MACROS
        coverage_labels:
        - PMP_NA4_S_U
        verify:
        - verify (PMP['implemented'])
        - verify (PMP['pmp-grain'] == 0)
        - verify (PMP['pmp-writable'] >= 3)
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/pmp/src/pmp64-NAPOT-M.S:
    commit_id: '-'
    isa:
    - RV64I_Zicsr
    parts: !!omap
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zicsr.*)
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        mac:
        - mac PMP_MACROS
        coverage_labels:
        - PMP_NAPOT_M
        verify:
        - verify (PMP['implemented'])
        - verify (PMP['pmp-writable'] >= 7)
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/pmp/src/pmp64-NAPOT-S.S:
    commit_id: '-'
    isa:
    - RV64I_Zicsr
    parts: !!omap
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*S.*Zicsr.*)
        define:
        - def rvtest_mtrap_routine=True
        - def rvtest_strap_routine=True
        - def TEST_CASE_1=True
        mac:
        - mac PMP_MACROS
        coverage_labels:
        - PMP_NAPOT_S_U
        verify:
        - verify (PMP['implemented'])
        - verify (PMP['pmp-writable'] >= 3)
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/pmp/src/pmp64-NAPOT-U.S:
    commit_id: '-'
    isa:
    - RV64I_Zicsr
    parts: !!omap
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zicsr.*)
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        mac:
        - mac PMP_MACROS
        coverage_labels:
        - PMP_NAPOT_S_U
        verify:
        - verify (PMP['implemented'])
        - verify (PMP['pmp-writable'] >= 3)
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/pmp/src/pmp64-TOR-M.S:
    commit_id: '-'
    isa:
    - RV64I_Zicsr
    parts: !!omap
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zicsr.*)
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        mac:
        - mac PMP_MACROS
        coverage_labels:
        - PMP_TOR_M
        verify:
        - verify (PMP['implemented'])
        - verify (PMP['pmp-writable'] >= 12)
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/pmp/src/pmp64-TOR-S.S:
    commit_id: '-'
    isa:
    - RV64I_Zicsr
    parts: !!omap
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*S.*Zicsr.*)
        define:
        - def rvtest_mtrap_routine=True
        - def rvtest_strap_routine=True
        - def TEST_CASE_1=True
        mac:
        - mac PMP_MACROS
        coverage_labels:
        - PMP_TOR_S_U
        verify:
        - verify (PMP['implemented'])
        - verify (PMP['pmp-writable'] >= 4)
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/pmp/src/pmp64-TOR-U.S:
    commit_id: '-'
    isa:
    - RV64I_Zicsr
    parts: !!omap
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zicsr.*)
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        mac:
        - mac PMP_MACROS
        coverage_labels:
        - PMP_TOR_S_U
        verify:
        - verify (PMP['implemented'])
        - verify (PMP['pmp-writable'] >= 4)
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/privilege/src/ebreak.S:
    commit_id: '-'
    isa:
    - RV64I_Zicsr
    parts: !!omap
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zicsr.*)
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - ebreak
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/privilege/src/ecall.S:
    commit_id: '-'
    isa:
    - RV64I_Zicsr
    parts: !!omap
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zicsr.*)
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - ecall
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/privilege/src/misalign-beq-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - misalign-beq
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zicsr.*)
        - check ISA:=regex(^[^C]+$)
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - misalign-beq
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/privilege/src/misalign-bge-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - misalign-bge
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zicsr.*)
        - check ISA:=regex(^[^C]+$)
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - misalign-bge
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/privilege/src/misalign-bgeu-01.S
  : commit_id: '-'
    isa:
    - RV64I_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - misalign-bgeu
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zicsr.*)
        - check ISA:=regex(^[^C]+$)
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - misalign-bgeu
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/privilege/src/misalign-blt-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - misalign-blt
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zicsr.*)
        - check ISA:=regex(^[^C]+$)
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - misalign-blt
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/privilege/src/misalign-bltu-01.S
  : commit_id: '-'
    isa:
    - RV64I_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - misalign-bltu
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zicsr.*)
        - check ISA:=regex(^[^C]+$)
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - misalign-bltu
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/privilege/src/misalign-bne-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - misalign-bne
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zicsr.*)
        - check ISA:=regex(^[^C]+$)
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - misalign-bne
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/privilege/src/misalign-jal-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - misalign-jal
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zicsr.*)
        - check ISA:=regex(^[^C]+$)
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - misalign-jal
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/privilege/src/misalign-ld-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*)
        - check hw_data_misaligned_support:=True
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - misalign-ld
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zicsr.*)
        - check hw_data_misaligned_support:=False
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - misalign-ld
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/privilege/src/misalign-lh-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*)
        - check hw_data_misaligned_support:=True
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - misalign-lh
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zicsr.*)
        - check hw_data_misaligned_support:=False
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - misalign-lh
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/privilege/src/misalign-lhu-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*)
        - check hw_data_misaligned_support:=True
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - misalign-lhu
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zicsr.*)
        - check hw_data_misaligned_support:=False
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - misalign-lhu
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/privilege/src/misalign-lw-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*)
        - check hw_data_misaligned_support:=True
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - misalign-lw
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zicsr.*)
        - check hw_data_misaligned_support:=False
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - misalign-lw
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/privilege/src/misalign-lwu-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*)
        - check hw_data_misaligned_support:=True
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - misalign-lwu
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zicsr.*)
        - check hw_data_misaligned_support:=False
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - misalign-lwu
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/privilege/src/misalign-sd-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*)
        - check hw_data_misaligned_support:=True
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - misalign-sd
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zicsr.*)
        - check hw_data_misaligned_support:=False
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - misalign-sd
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/privilege/src/misalign-sh-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*)
        - check hw_data_misaligned_support:=True
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - misalign-sh
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zicsr.*)
        - check hw_data_misaligned_support:=False
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - misalign-sh
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/privilege/src/misalign-sw-01.S:
    commit_id: '-'
    isa:
    - RV64I_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*)
        - check hw_data_misaligned_support:=True
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - misalign-sw
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zicsr.*)
        - check hw_data_misaligned_support:=False
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - misalign-sw
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/privilege/src/misalign1-cjalr-01.S
  : commit_id: '-'
    isa:
    - RV64IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - misalign1-cjalr
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/privilege/src/misalign1-cjr-01.S
  : commit_id: '-'
    isa:
    - RV64IC
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - misalign1-cjr
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/privilege/src/misalign1-jalr-01.S
  : commit_id: '-'
    isa:
    - RV64I
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*)
        define:
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - misalign1-jalr
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/privilege/src/misalign2-jalr-01.S
  : commit_id: '-'
    isa:
    - RV64I_Zicsr
    parts: !!omap
    - '0':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*C.*)
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - misalign2-jalr
        verify: []
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*Zicsr.*)
        - check ISA:=regex(^[^C]+$)
        define:
        - def rvtest_mtrap_routine=True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - misalign2-jalr
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/vm_sv39/src/vm_A_and_D_S_mode.S:
    commit_id: '-'
    isa:
    - RV64I_Zicsr
    parts: !!omap
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*S.*Zicsr.*)
        define:
        - def rvtest_mtrap_routine=True
        - def rvtest_strap_routine=True
        - def TEST_CASE_1=True
        mac:
        - mac SV39_MACROS
        coverage_labels:
        - a_and_d_bit_soft_upd
        - a_and_d_bit_hart_upd
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/vm_sv39/src/vm_A_and_D_U_mode.S:
    commit_id: '-'
    isa:
    - RV64I_Zicsr
    parts: !!omap
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*S.*Zicsr.*)
        define:
        - def rvtest_mtrap_routine=True
        - def rvtest_strap_routine=True
        - def TEST_CASE_1=True
        mac:
        - mac SV39_MACROS
        coverage_labels:
        - a_and_d_bit_soft_upd
        - a_and_d_bit_hart_upd
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/vm_sv39/src/vm_VA_all_ones_S_mode.S
  : commit_id: '-'
    isa:
    - RV64I_Zicsr
    parts: !!omap
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*S.*Zicsr.*)
        define:
        - def rvtest_mtrap_routine=True
        - def rvtest_strap_routine=True
        - def TEST_CASE_1=True
        mac:
        - mac SV39_MACROS
        coverage_labels:
        - sv39_template
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/vm_sv39/src/vm_canonical_S_mode.S
  : commit_id: '-'
    isa:
    - RV64I_Zicsr
    parts: !!omap
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*S.*Zicsr.*)
        define:
        - def rvtest_mtrap_routine=True
        - def rvtest_strap_routine=True
        - def TEST_CASE_1=True
        mac:
        - mac SV39_MACROS
        coverage_labels:
        - reserved_rwx_pte_perm
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/vm_sv39/src/vm_canonical_U_mode.S
  : commit_id: '-'
    isa:
    - RV64I_Zicsr
    parts: !!omap
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*S.*Zicsr.*)
        define:
        - def rvtest_mtrap_routine=True
        - def rvtest_strap_routine=True
        - def TEST_CASE_1=True
        mac:
        - mac SV39_MACROS
        coverage_labels:
        - reserved_rwx_pte_perm
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/vm_sv39/src/vm_invalid_pte_S_mode.S
  : commit_id: '-'
    isa:
    - RV64I_Zicsr
    parts: !!omap
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*S.*Zicsr.*)
        define:
        - def rvtest_mtrap_routine=True
        - def rvtest_strap_routine=True
        - def TEST_CASE_1=True
        mac:
        - mac SV39_MACROS
        coverage_labels:
        - invalid_pte
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/vm_sv39/src/vm_invalid_pte_U_mode.S
  : commit_id: '-'
    isa:
    - RV64I_Zicsr
    parts: !!omap
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*S.*Zicsr.*)
        define:
        - def rvtest_mtrap_routine=True
        - def rvtest_strap_routine=True
        - def TEST_CASE_1=True
        mac:
        - mac SV39_MACROS
        coverage_labels:
        - invalid_pte
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/vm_sv39/src/vm_misaligned_S_mode.S
  : commit_id: '-'
    isa:
    - RV64I_Zicsr
    parts: !!omap
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*S.*Zicsr.*)
        define:
        - def rvtest_mtrap_routine=True
        - def rvtest_strap_routine=True
        - def TEST_CASE_1=True
        mac:
        - mac SV39_MACROS
        coverage_labels:
        - sv39_template
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/vm_sv39/src/vm_misaligned_U_mode.S
  : commit_id: '-'
    isa:
    - RV64I_Zicsr
    parts: !!omap
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*S.*Zicsr.*)
        define:
        - def rvtest_mtrap_routine=True
        - def rvtest_strap_routine=True
        - def TEST_CASE_1=True
        mac:
        - mac SV39_MACROS
        coverage_labels:
        - sv39_template
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/vm_sv39/src/vm_mprv_S_mode.S:
    commit_id: '-'
    isa:
    - RV64I_Zicsr
    parts: !!omap
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*S.*Zicsr.*)
        define:
        - def rvtest_mtrap_routine=True
        - def rvtest_strap_routine=True
        - def TEST_CASE_1=True
        mac:
        - mac SV39_MACROS
        coverage_labels:
        - sv39_template
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/vm_sv39/src/vm_mprv_U_mode.S:
    commit_id: '-'
    isa:
    - RV64I_Zicsr
    parts: !!omap
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*S.*Zicsr.*)
        define:
        - def rvtest_mtrap_routine=True
        - def rvtest_strap_routine=True
        - def TEST_CASE_1=True
        mac:
        - mac SV39_MACROS
        coverage_labels:
        - sv39_template
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/vm_sv39/src/vm_mprv_U_set_sum_set_S_mode.S
  : commit_id: '-'
    isa:
    - RV64I_Zicsr
    parts: !!omap
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*S.*Zicsr.*)
        define:
        - def rvtest_mtrap_routine=True
        - def rvtest_strap_routine=True
        - def TEST_CASE_1=True
        mac:
        - mac SV39_MACROS
        coverage_labels:
        - sv39_template
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/vm_sv39/src/vm_mprv_U_set_sum_unset_S_mode.S
  : commit_id: '-'
    isa:
    - RV64I_Zicsr
    parts: !!omap
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*S.*Zicsr.*)
        define:
        - def rvtest_mtrap_routine=True
        - def rvtest_strap_routine=True
        - def TEST_CASE_1=True
        mac:
        - mac SV39_MACROS
        coverage_labels:
        - sv39_template
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/vm_sv39/src/vm_mprv_bare_mode.S:
    commit_id: '-'
    isa:
    - RV64I_Zicsr
    parts: !!omap
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*S.*Zicsr.*)
        define:
        - def rvtest_mtrap_routine=True
        - def rvtest_strap_routine=True
        - def TEST_CASE_1=True
        mac:
        - mac SV39_MACROS
        coverage_labels:
        - sv39_template
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/vm_sv39/src/vm_mstatus_sbe_set_S_mode.S
  : commit_id: '-'
    isa:
    - RV64I_Zicsr
    parts: !!omap
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*S.*Zicsr.*)
        define:
        - def rvtest_mtrap_routine=True
        - def rvtest_strap_routine=True
        - def TEST_CASE_1=True
        mac:
        - mac SV39_MACROS
        coverage_labels:
        - sv39_template
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/vm_sv39/src/vm_mstatus_sbe_set_sum_set_S_mode.S
  : commit_id: '-'
    isa:
    - RV64I_Zicsr
    parts: !!omap
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*S.*Zicsr.*)
        define:
        - def rvtest_mtrap_routine=True
        - def rvtest_strap_routine=True
        - def TEST_CASE_1=True
        mac:
        - mac SV39_MACROS
        coverage_labels:
        - sv39_template
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/vm_sv39/src/vm_mstatus_tvm_test.S
  : commit_id: '-'
    isa:
    - RV64I_Zicsr
    parts: !!omap
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*S.*Zicsr.*)
        define:
        - def rvtest_mtrap_routine=True
        - def rvtest_strap_routine=True
        - def TEST_CASE_1=True
        mac:
        - mac SV39_MACROS
        coverage_labels:
        - sv39_template
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/vm_sv39/src/vm_mxr_S_mode.S:
    commit_id: '-'
    isa:
    - RV64I_Zicsr
    parts: !!omap
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*S.*Zicsr.*)
        define:
        - def rvtest_mtrap_routine=True
        - def rvtest_strap_routine=True
        - def TEST_CASE_1=True
        mac:
        - mac SV39_MACROS
        coverage_labels:
        - MXR_bit
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/vm_sv39/src/vm_mxr_U_mode.S:
    commit_id: '-'
    isa:
    - RV64I_Zicsr
    parts: !!omap
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*S.*Zicsr.*)
        define:
        - def rvtest_mtrap_routine=True
        - def rvtest_strap_routine=True
        - def TEST_CASE_1=True
        mac:
        - mac SV39_MACROS
        coverage_labels:
        - MXR_bit
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/vm_sv39/src/vm_nleaf_pte_level0_S_mode.S
  : commit_id: '-'
    isa:
    - RV64I_Zicsr
    parts: !!omap
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*S.*Zicsr.*)
        define:
        - def rvtest_mtrap_routine=True
        - def rvtest_strap_routine=True
        - def TEST_CASE_1=True
        mac:
        - mac SV39_MACROS
        coverage_labels:
        - nonleaf_pte_level0
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/vm_sv39/src/vm_nleaf_pte_level0_U_mode.S
  : commit_id: '-'
    isa:
    - RV64I_Zicsr
    parts: !!omap
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*S.*Zicsr.*)
        define:
        - def rvtest_mtrap_routine=True
        - def rvtest_strap_routine=True
        - def TEST_CASE_1=True
        mac:
        - mac SV39_MACROS
        coverage_labels:
        - nonleaf_pte_level0
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/vm_sv39/src/vm_res_global_pte_S_mode.S
  : commit_id: '-'
    isa:
    - RV64I_Zicsr
    parts: !!omap
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*S.*Zicsr.*)
        define:
        - def rvtest_mtrap_routine=True
        - def rvtest_strap_routine=True
        - def TEST_CASE_1=True
        mac:
        - mac SV39_MACROS
        coverage_labels:
        - sv39_template
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/vm_sv39/src/vm_res_global_pte_U_mode.S
  : commit_id: '-'
    isa:
    - RV64I_Zicsr
    parts: !!omap
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*S.*Zicsr.*)
        define:
        - def rvtest_mtrap_routine=True
        - def rvtest_strap_routine=True
        - def TEST_CASE_1=True
        mac:
        - mac SV39_MACROS
        coverage_labels:
        - sv39_template
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/vm_sv39/src/vm_reserved_rsw_pte_S_mode.S
  : commit_id: '-'
    isa:
    - RV64I_Zicsr
    parts: !!omap
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*S.*Zicsr.*)
        define:
        - def rvtest_mtrap_routine=True
        - def rvtest_strap_routine=True
        - def TEST_CASE_1=True
        mac:
        - mac SV39_MACROS
        coverage_labels:
        - reserved_rsw_pte_perm
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/vm_sv39/src/vm_reserved_rsw_pte_U_mode.S
  : commit_id: '-'
    isa:
    - RV64I_Zicsr
    parts: !!omap
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*S.*Zicsr.*)
        define:
        - def rvtest_mtrap_routine=True
        - def rvtest_strap_routine=True
        - def TEST_CASE_1=True
        mac:
        - mac SV39_MACROS
        coverage_labels:
        - reserved_rsw_pte_perm
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/vm_sv39/src/vm_reserved_rwx_pte_S_mode.S
  : commit_id: '-'
    isa:
    - RV64I_Zicsr
    parts: !!omap
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*S.*Zicsr.*)
        define:
        - def rvtest_mtrap_routine=True
        - def rvtest_strap_routine=True
        - def TEST_CASE_1=True
        mac:
        - mac SV39_MACROS
        coverage_labels:
        - reserved_rwx_pte_perm
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/vm_sv39/src/vm_reserved_rwx_pte_U_mode.S
  : commit_id: '-'
    isa:
    - RV64I_Zicsr
    parts: !!omap
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*S.*Zicsr.*)
        define:
        - def rvtest_mtrap_routine=True
        - def rvtest_strap_routine=True
        - def TEST_CASE_1=True
        mac:
        - mac SV39_MACROS
        coverage_labels:
        - reserved_rwx_pte_perm
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/vm_sv39/src/vm_reserved_svnapot_S_mode.S
  : commit_id: '-'
    isa:
    - RV64I_Zicsr
    parts: !!omap
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*S.*Zicsr.*)
        define:
        - def rvtest_mtrap_routine=True
        - def rvtest_strap_routine=True
        - def TEST_CASE_1=True
        mac:
        - mac SV39_MACROS
        coverage_labels:
        - add_feature
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/vm_sv39/src/vm_reserved_svpbmt_S_mode.S
  : commit_id: '-'
    isa:
    - RV64I_Zicsr
    parts: !!omap
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*S.*Zicsr.*)
        define:
        - def rvtest_mtrap_routine=True
        - def rvtest_strap_routine=True
        - def TEST_CASE_1=True
        mac:
        - mac SV39_MACROS
        coverage_labels:
        - add_feature
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/vm_sv39/src/vm_satp_access_tests.S
  : commit_id: '-'
    isa:
    - RV64I_Zicsr
    parts: !!omap
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*S.*Zicsr.*)
        define:
        - def rvtest_mtrap_routine=True
        - def rvtest_strap_routine=True
        - def TEST_CASE_1=True
        mac: []
        coverage_labels:
        - satp_access_all_modes
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/vm_sv39/src/vm_spage_access_U_mode.S
  : commit_id: '-'
    isa:
    - RV64I_Zicsr
    parts: !!omap
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*S.*Zicsr.*)
        define:
        - def rvtest_mtrap_routine=True
        - def rvtest_strap_routine=True
        - def TEST_CASE_1=True
        mac:
        - mac SV39_MACROS
        coverage_labels:
        - reserved_rwx_pte_perm
        verify: []
- /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/vm_sv39/src/vm_sum_set_S_mode.S:
    commit_id: '-'
    isa:
    - RV64I_Zicsr
    parts: !!omap
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*S.*Zicsr.*)
        define:
        - def rvtest_mtrap_routine=True
        - def rvtest_strap_routine=True
        - def TEST_CASE_1=True
        mac:
        - mac SV39_MACROS
        coverage_labels:
        - U_bit_sum_set_in_SMode
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/vm_sv39/src/vm_sum_set_U_bit_unset_S_mode.S
  : commit_id: '-'
    isa:
    - RV64I_Zicsr
    parts: !!omap
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*S.*Zicsr.*)
        define:
        - def rvtest_mtrap_routine=True
        - def rvtest_strap_routine=True
        - def TEST_CASE_1=True
        mac:
        - mac SV39_MACROS
        coverage_labels:
        - U_bit_sum_set_in_SMode
        verify: []
- ? /home/qarinaatif/RISC-V-Pipeline-Processor/riscof/riscv-arch-test/riscv-test-suite/rv64i_m/vm_sv39/src/vm_sum_unset_S_mode.S
  : commit_id: '-'
    isa:
    - RV64I_Zicsr
    parts: !!omap
    - '1':
        check:
        - check ISA:=regex(.*64.*)
        - check ISA:=regex(.*I.*S.*Zicsr.*)
        define:
        - def rvtest_mtrap_routine=True
        - def rvtest_strap_routine=True
        - def TEST_CASE_1=True
        mac:
        - mac SV39_MACROS
        coverage_labels:
        - U_bit_no_sum_set_in_SMode
        verify: []
