Classic Timing Analyzer report for Cyclops
Sat Aug 22 15:33:54 2009
Quartus II Version 9.0 Build 132 02/25/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. Clock Setup: 'IFCLK'
  8. Clock Hold: 'clock'
  9. Clock Hold: 'IFCLK'
 10. tsu
 11. tco
 12. tpd
 13. th
 14. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                         ;
+------------------------------+-----------+----------------------------------+----------------------------------+----------------------------+----------------------------+------------+----------+--------------+
; Type                         ; Slack     ; Required Time                    ; Actual Time                      ; From                       ; To                         ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-----------+----------------------------------+----------------------------------+----------------------------+----------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A       ; None                             ; 6.630 ns                         ; FLAGA                      ; SLOE~reg0                  ; --         ; IFCLK    ; 0            ;
; Worst-case tco               ; N/A       ; None                             ; 13.106 ns                        ; SPI_state[1]               ; LE1                        ; IFCLK      ; --       ; 0            ;
; Worst-case tpd               ; N/A       ; None                             ; 10.650 ns                        ; FLAGA                      ; DEBUG_LED1                 ; --         ; --       ; 0            ;
; Worst-case th                ; N/A       ; None                             ; -5.079 ns                        ; FX2_FD[10]                 ; Rx_register[2]             ; --         ; IFCLK    ; 0            ;
; Clock Setup: 'clock'         ; 7.205 ns  ; 4.80 MHz ( period = 208.330 ns ) ; N/A                              ; Rx_register[9]             ; SPI2_state[0]              ; IFCLK      ; clock    ; 0            ;
; Clock Setup: 'IFCLK'         ; 17.349 ns ; 48.00 MHz ( period = 20.833 ns ) ; 287.03 MHz ( period = 3.484 ns ) ; state_FX[2]                ; Rx_register[12]            ; IFCLK      ; IFCLK    ; 0            ;
; Clock Hold: 'clock'          ; 0.499 ns  ; 4.80 MHz ( period = 208.330 ns ) ; N/A                              ; ADF4112_SPI:ADF4112|SPI_LE ; ADF4112_SPI:ADF4112|SPI_LE ; clock      ; clock    ; 0            ;
; Clock Hold: 'IFCLK'          ; 0.499 ns  ; 48.00 MHz ( period = 20.833 ns ) ; N/A                              ; SLOE~reg0                  ; SLOE~reg0                  ; IFCLK      ; IFCLK    ; 0            ;
; Total number of failed paths ;           ;                                  ;                                  ;                            ;                            ;            ;          ; 0            ;
+------------------------------+-----------+----------------------------------+----------------------------------+----------------------------+----------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                              ;
+---------------------------------------------------------------------+--------------------+------+-------+-------------+
; Option                                                              ; Setting            ; From ; To    ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+-------+-------------+
; Device Name                                                         ; EP2C8Q208C8        ;      ;       ;             ;
; Timing Models                                                       ; Final              ;      ;       ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;       ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;       ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;       ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;       ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;       ;             ;
; fmax Requirement                                                    ; 48 MHz             ;      ;       ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;       ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;       ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;       ;             ;
; Enable Clock Latency                                                ; Off                ;      ;       ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;       ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;       ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;       ;             ;
; Number of paths to report                                           ; 200                ;      ;       ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;       ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;       ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;       ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;       ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;       ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;       ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;       ;             ;
; Clock Settings                                                      ; IFCLK              ;      ; IFCLK ;             ;
; Clock Settings                                                      ; clock              ;      ; clock ;             ;
+---------------------------------------------------------------------+--------------------+------+-------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                    ;
+-----------------+--------------------+---------------+------------------+---------------+--------------+----------+-----------------------+---------------------+----------+--------------+
; Clock Node Name ; Clock Setting Name ; Type          ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset   ; Phase offset ;
+-----------------+--------------------+---------------+------------------+---------------+--------------+----------+-----------------------+---------------------+----------+--------------+
; clock           ; clock              ; Internal Node ; 4.8 MHz          ; 0.000 ns      ; 0.000 ns     ; IFCLK    ; 1                     ; 10                  ; 3.116 ns ;              ;
; IFCLK           ; IFCLK              ; User Pin      ; 48.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A      ;              ;
+-----------------+--------------------+---------------+------------------+---------------+--------------+----------+-----------------------+---------------------+----------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                                                           ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+---------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                             ; To                              ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+---------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; 7.205 ns                                ; None                                                ; Rx_register[9]                   ; SPI2_state[0]                   ; IFCLK      ; clock    ; 13.533 ns                   ; 12.759 ns                 ; 5.554 ns                ;
; 7.272 ns                                ; None                                                ; Rx_register[1]                   ; SPI2_state[0]                   ; IFCLK      ; clock    ; 13.533 ns                   ; 12.759 ns                 ; 5.487 ns                ;
; 7.456 ns                                ; None                                                ; Rx_register[9]                   ; SPI2_state[3]                   ; IFCLK      ; clock    ; 13.533 ns                   ; 12.771 ns                 ; 5.315 ns                ;
; 7.523 ns                                ; None                                                ; Rx_register[1]                   ; SPI2_state[3]                   ; IFCLK      ; clock    ; 13.533 ns                   ; 12.771 ns                 ; 5.248 ns                ;
; 7.583 ns                                ; None                                                ; Rx_register[9]                   ; SPI2_state[2]                   ; IFCLK      ; clock    ; 13.533 ns                   ; 12.759 ns                 ; 5.176 ns                ;
; 7.650 ns                                ; None                                                ; Rx_register[1]                   ; SPI2_state[2]                   ; IFCLK      ; clock    ; 13.533 ns                   ; 12.759 ns                 ; 5.109 ns                ;
; 8.212 ns                                ; None                                                ; Rx_register[8]                   ; SPI2_state[0]                   ; IFCLK      ; clock    ; 13.533 ns                   ; 12.761 ns                 ; 4.549 ns                ;
; 8.266 ns                                ; None                                                ; Rx_register[4]                   ; SPI2_state[0]                   ; IFCLK      ; clock    ; 13.533 ns                   ; 12.761 ns                 ; 4.495 ns                ;
; 8.308 ns                                ; None                                                ; Rx_register[14]                  ; SPI2_state[0]                   ; IFCLK      ; clock    ; 13.533 ns                   ; 12.761 ns                 ; 4.453 ns                ;
; 8.346 ns                                ; None                                                ; Rx_register[13]                  ; SPI2_state[0]                   ; IFCLK      ; clock    ; 13.533 ns                   ; 12.761 ns                 ; 4.415 ns                ;
; 8.422 ns                                ; None                                                ; Rx_register[15]                  ; SPI2_state[0]                   ; IFCLK      ; clock    ; 13.533 ns                   ; 12.759 ns                 ; 4.337 ns                ;
; 8.463 ns                                ; None                                                ; Rx_register[8]                   ; SPI2_state[3]                   ; IFCLK      ; clock    ; 13.533 ns                   ; 12.773 ns                 ; 4.310 ns                ;
; 8.517 ns                                ; None                                                ; Rx_register[4]                   ; SPI2_state[3]                   ; IFCLK      ; clock    ; 13.533 ns                   ; 12.773 ns                 ; 4.256 ns                ;
; 8.529 ns                                ; None                                                ; Rx_register[12]                  ; SPI2_state[0]                   ; IFCLK      ; clock    ; 13.533 ns                   ; 12.761 ns                 ; 4.232 ns                ;
; 8.559 ns                                ; None                                                ; Rx_register[14]                  ; SPI2_state[3]                   ; IFCLK      ; clock    ; 13.533 ns                   ; 12.773 ns                 ; 4.214 ns                ;
; 8.563 ns                                ; None                                                ; Rx_register[11]                  ; SPI2_state[0]                   ; IFCLK      ; clock    ; 13.533 ns                   ; 12.759 ns                 ; 4.196 ns                ;
; 8.590 ns                                ; None                                                ; Rx_register[8]                   ; SPI2_state[2]                   ; IFCLK      ; clock    ; 13.533 ns                   ; 12.761 ns                 ; 4.171 ns                ;
; 8.597 ns                                ; None                                                ; Rx_register[13]                  ; SPI2_state[3]                   ; IFCLK      ; clock    ; 13.533 ns                   ; 12.773 ns                 ; 4.176 ns                ;
; 8.610 ns                                ; None                                                ; Rx_register[7]                   ; SPI2_state[0]                   ; IFCLK      ; clock    ; 13.533 ns                   ; 12.761 ns                 ; 4.151 ns                ;
; 8.644 ns                                ; None                                                ; Rx_register[4]                   ; SPI2_state[2]                   ; IFCLK      ; clock    ; 13.533 ns                   ; 12.761 ns                 ; 4.117 ns                ;
; 8.673 ns                                ; None                                                ; Rx_register[15]                  ; SPI2_state[3]                   ; IFCLK      ; clock    ; 13.533 ns                   ; 12.771 ns                 ; 4.098 ns                ;
; 8.686 ns                                ; None                                                ; Rx_register[14]                  ; SPI2_state[2]                   ; IFCLK      ; clock    ; 13.533 ns                   ; 12.761 ns                 ; 4.075 ns                ;
; 8.724 ns                                ; None                                                ; Rx_register[13]                  ; SPI2_state[2]                   ; IFCLK      ; clock    ; 13.533 ns                   ; 12.761 ns                 ; 4.037 ns                ;
; 8.740 ns                                ; None                                                ; Rx_register[2]                   ; SPI2_state[0]                   ; IFCLK      ; clock    ; 13.533 ns                   ; 12.759 ns                 ; 4.019 ns                ;
; 8.780 ns                                ; None                                                ; Rx_register[12]                  ; SPI2_state[3]                   ; IFCLK      ; clock    ; 13.533 ns                   ; 12.773 ns                 ; 3.993 ns                ;
; 8.800 ns                                ; None                                                ; Rx_register[15]                  ; SPI2_state[2]                   ; IFCLK      ; clock    ; 13.533 ns                   ; 12.759 ns                 ; 3.959 ns                ;
; 8.814 ns                                ; None                                                ; Rx_register[11]                  ; SPI2_state[3]                   ; IFCLK      ; clock    ; 13.533 ns                   ; 12.771 ns                 ; 3.957 ns                ;
; 8.819 ns                                ; None                                                ; Rx_register[10]                  ; SPI2_state[0]                   ; IFCLK      ; clock    ; 13.533 ns                   ; 12.759 ns                 ; 3.940 ns                ;
; 8.861 ns                                ; None                                                ; Rx_register[7]                   ; SPI2_state[3]                   ; IFCLK      ; clock    ; 13.533 ns                   ; 12.773 ns                 ; 3.912 ns                ;
; 8.907 ns                                ; None                                                ; Rx_register[12]                  ; SPI2_state[2]                   ; IFCLK      ; clock    ; 13.533 ns                   ; 12.761 ns                 ; 3.854 ns                ;
; 8.941 ns                                ; None                                                ; Rx_register[11]                  ; SPI2_state[2]                   ; IFCLK      ; clock    ; 13.533 ns                   ; 12.759 ns                 ; 3.818 ns                ;
; 8.988 ns                                ; None                                                ; Rx_register[7]                   ; SPI2_state[2]                   ; IFCLK      ; clock    ; 13.533 ns                   ; 12.761 ns                 ; 3.773 ns                ;
; 8.991 ns                                ; None                                                ; Rx_register[2]                   ; SPI2_state[3]                   ; IFCLK      ; clock    ; 13.533 ns                   ; 12.771 ns                 ; 3.780 ns                ;
; 8.996 ns                                ; None                                                ; Rx_register[0]                   ; SPI2_state[0]                   ; IFCLK      ; clock    ; 13.533 ns                   ; 12.759 ns                 ; 3.763 ns                ;
; 9.015 ns                                ; None                                                ; Rx_register[6]                   ; SPI2_state[0]                   ; IFCLK      ; clock    ; 13.533 ns                   ; 12.761 ns                 ; 3.746 ns                ;
; 9.070 ns                                ; None                                                ; Rx_register[10]                  ; SPI2_state[3]                   ; IFCLK      ; clock    ; 13.533 ns                   ; 12.771 ns                 ; 3.701 ns                ;
; 9.118 ns                                ; None                                                ; Rx_register[2]                   ; SPI2_state[2]                   ; IFCLK      ; clock    ; 13.533 ns                   ; 12.759 ns                 ; 3.641 ns                ;
; 9.153 ns                                ; None                                                ; Rx_register[3]                   ; SPI2_state[0]                   ; IFCLK      ; clock    ; 13.533 ns                   ; 12.759 ns                 ; 3.606 ns                ;
; 9.197 ns                                ; None                                                ; Rx_register[10]                  ; SPI2_state[2]                   ; IFCLK      ; clock    ; 13.533 ns                   ; 12.759 ns                 ; 3.562 ns                ;
; 9.247 ns                                ; None                                                ; Rx_register[0]                   ; SPI2_state[3]                   ; IFCLK      ; clock    ; 13.533 ns                   ; 12.771 ns                 ; 3.524 ns                ;
; 9.266 ns                                ; None                                                ; Rx_register[6]                   ; SPI2_state[3]                   ; IFCLK      ; clock    ; 13.533 ns                   ; 12.773 ns                 ; 3.507 ns                ;
; 9.374 ns                                ; None                                                ; Rx_register[0]                   ; SPI2_state[2]                   ; IFCLK      ; clock    ; 13.533 ns                   ; 12.759 ns                 ; 3.385 ns                ;
; 9.393 ns                                ; None                                                ; Rx_register[6]                   ; SPI2_state[2]                   ; IFCLK      ; clock    ; 13.533 ns                   ; 12.761 ns                 ; 3.368 ns                ;
; 9.404 ns                                ; None                                                ; Rx_register[3]                   ; SPI2_state[3]                   ; IFCLK      ; clock    ; 13.533 ns                   ; 12.771 ns                 ; 3.367 ns                ;
; 9.531 ns                                ; None                                                ; Rx_register[3]                   ; SPI2_state[2]                   ; IFCLK      ; clock    ; 13.533 ns                   ; 12.759 ns                 ; 3.228 ns                ;
; 9.731 ns                                ; None                                                ; Rx_register[5]                   ; SPI2_state[0]                   ; IFCLK      ; clock    ; 13.533 ns                   ; 12.759 ns                 ; 3.028 ns                ;
; 9.982 ns                                ; None                                                ; Rx_register[5]                   ; SPI2_state[3]                   ; IFCLK      ; clock    ; 13.533 ns                   ; 12.771 ns                 ; 2.789 ns                ;
; 10.054 ns                               ; None                                                ; Rx_register[3]                   ; First_LO_data[5]                ; IFCLK      ; clock    ; 13.533 ns                   ; 12.743 ns                 ; 2.689 ns                ;
; 10.109 ns                               ; None                                                ; Rx_register[5]                   ; SPI2_state[2]                   ; IFCLK      ; clock    ; 13.533 ns                   ; 12.759 ns                 ; 2.650 ns                ;
; 10.138 ns                               ; None                                                ; Rx_register[12]                  ; First_LO_data[14]               ; IFCLK      ; clock    ; 13.533 ns                   ; 12.772 ns                 ; 2.634 ns                ;
; 10.152 ns                               ; None                                                ; Rx_register[0]                   ; First_LO_data[2]                ; IFCLK      ; clock    ; 13.533 ns                   ; 12.770 ns                 ; 2.618 ns                ;
; 10.162 ns                               ; None                                                ; Rx_register[2]                   ; First_LO_data[4]                ; IFCLK      ; clock    ; 13.533 ns                   ; 12.770 ns                 ; 2.608 ns                ;
; 10.168 ns                               ; None                                                ; Rx_register[6]                   ; First_LO_data[8]                ; IFCLK      ; clock    ; 13.533 ns                   ; 12.772 ns                 ; 2.604 ns                ;
; 10.214 ns                               ; None                                                ; Rx_register[10]                  ; First_LO_data[12]               ; IFCLK      ; clock    ; 13.533 ns                   ; 12.770 ns                 ; 2.556 ns                ;
; 10.367 ns                               ; None                                                ; Rx_register[4]                   ; First_LO_data[6]                ; IFCLK      ; clock    ; 13.533 ns                   ; 12.772 ns                 ; 2.405 ns                ;
; 10.371 ns                               ; None                                                ; Rx_register[8]                   ; First_LO_data[10]               ; IFCLK      ; clock    ; 13.533 ns                   ; 12.772 ns                 ; 2.401 ns                ;
; 10.376 ns                               ; None                                                ; Rx_register[7]                   ; First_LO_data[9]                ; IFCLK      ; clock    ; 13.533 ns                   ; 12.772 ns                 ; 2.396 ns                ;
; 10.472 ns                               ; None                                                ; Rx_register[11]                  ; First_LO_data[13]               ; IFCLK      ; clock    ; 13.533 ns                   ; 12.743 ns                 ; 2.271 ns                ;
; 10.646 ns                               ; None                                                ; Rx_register[5]                   ; First_LO_data[7]                ; IFCLK      ; clock    ; 13.533 ns                   ; 12.743 ns                 ; 2.097 ns                ;
; 10.676 ns                               ; None                                                ; Rx_register[9]                   ; First_LO_data[11]               ; IFCLK      ; clock    ; 13.533 ns                   ; 12.743 ns                 ; 2.067 ns                ;
; 10.688 ns                               ; None                                                ; Rx_register[1]                   ; First_LO_data[3]                ; IFCLK      ; clock    ; 13.533 ns                   ; 12.743 ns                 ; 2.055 ns                ;
; 10.703 ns                               ; None                                                ; Rx_register[14]                  ; First_LO_data[16]               ; IFCLK      ; clock    ; 13.533 ns                   ; 12.759 ns                 ; 2.056 ns                ;
; 10.722 ns                               ; None                                                ; Rx_register[13]                  ; First_LO_data[15]               ; IFCLK      ; clock    ; 13.533 ns                   ; 12.759 ns                 ; 2.037 ns                ;
; 10.908 ns                               ; None                                                ; Rx_register[15]                  ; First_LO_data[17]               ; IFCLK      ; clock    ; 13.533 ns                   ; 12.757 ns                 ; 1.849 ns                ;
; 11.128 ns                               ; None                                                ; Rx_register[1]                   ; Previous_Rx_Register[1]         ; IFCLK      ; clock    ; 13.533 ns                   ; 12.757 ns                 ; 1.629 ns                ;
; 11.133 ns                               ; None                                                ; Rx_register[11]                  ; Previous_Rx_Register[11]        ; IFCLK      ; clock    ; 13.533 ns                   ; 12.757 ns                 ; 1.624 ns                ;
; 11.138 ns                               ; None                                                ; Rx_register[0]                   ; Previous_Rx_Register[0]         ; IFCLK      ; clock    ; 13.533 ns                   ; 12.757 ns                 ; 1.619 ns                ;
; 11.143 ns                               ; None                                                ; Rx_register[10]                  ; Previous_Rx_Register[10]        ; IFCLK      ; clock    ; 13.533 ns                   ; 12.757 ns                 ; 1.614 ns                ;
; 11.264 ns                               ; None                                                ; Rx_register[2]                   ; Previous_Rx_Register[2]         ; IFCLK      ; clock    ; 13.533 ns                   ; 12.757 ns                 ; 1.493 ns                ;
; 11.286 ns                               ; None                                                ; Rx_register[15]                  ; Previous_Rx_Register[15]        ; IFCLK      ; clock    ; 13.533 ns                   ; 12.757 ns                 ; 1.471 ns                ;
; 11.296 ns                               ; None                                                ; Rx_register[3]                   ; Previous_Rx_Register[3]         ; IFCLK      ; clock    ; 13.533 ns                   ; 12.757 ns                 ; 1.461 ns                ;
; 11.691 ns                               ; None                                                ; Rx_register[9]                   ; Previous_Rx_Register[9]         ; IFCLK      ; clock    ; 13.533 ns                   ; 12.757 ns                 ; 1.066 ns                ;
; 11.714 ns                               ; None                                                ; Rx_register[5]                   ; Previous_Rx_Register[5]         ; IFCLK      ; clock    ; 13.533 ns                   ; 12.757 ns                 ; 1.043 ns                ;
; 11.848 ns                               ; None                                                ; Rx_register[7]                   ; Previous_Rx_Register[7]         ; IFCLK      ; clock    ; 13.533 ns                   ; 12.759 ns                 ; 0.911 ns                ;
; 11.849 ns                               ; None                                                ; Rx_register[12]                  ; Previous_Rx_Register[12]        ; IFCLK      ; clock    ; 13.533 ns                   ; 12.759 ns                 ; 0.910 ns                ;
; 11.992 ns                               ; None                                                ; Rx_register[14]                  ; Previous_Rx_Register[14]        ; IFCLK      ; clock    ; 13.533 ns                   ; 12.759 ns                 ; 0.767 ns                ;
; 11.995 ns                               ; None                                                ; Rx_register[13]                  ; Previous_Rx_Register[13]        ; IFCLK      ; clock    ; 13.533 ns                   ; 12.759 ns                 ; 0.764 ns                ;
; 11.997 ns                               ; None                                                ; Rx_register[4]                   ; Previous_Rx_Register[4]         ; IFCLK      ; clock    ; 13.533 ns                   ; 12.759 ns                 ; 0.762 ns                ;
; 11.998 ns                               ; None                                                ; Rx_register[8]                   ; Previous_Rx_Register[8]         ; IFCLK      ; clock    ; 13.533 ns                   ; 12.759 ns                 ; 0.761 ns                ;
; 11.999 ns                               ; None                                                ; Rx_register[6]                   ; Previous_Rx_Register[6]         ; IFCLK      ; clock    ; 13.533 ns                   ; 12.759 ns                 ; 0.760 ns                ;
; 196.179 ns                              ; 82.30 MHz ( period = 12.151 ns )                    ; SPI_state[1]                     ; ADF4112_SPI:ADF4112|SPI_data    ; clock      ; clock    ; 208.330 ns                  ; 208.076 ns                ; 11.897 ns               ;
; 196.740 ns                              ; 86.28 MHz ( period = 11.590 ns )                    ; SPI_state[3]                     ; ADF4112_SPI:ADF4112|SPI_data    ; clock      ; clock    ; 208.330 ns                  ; 208.076 ns                ; 11.336 ns               ;
; 197.170 ns                              ; 89.61 MHz ( period = 11.160 ns )                    ; SPI_state[2]                     ; ADF4112_SPI:ADF4112|SPI_data    ; clock      ; clock    ; 208.330 ns                  ; 208.070 ns                ; 10.900 ns               ;
; 197.484 ns                              ; 92.20 MHz ( period = 10.846 ns )                    ; Second_LO_data[1]                ; ADF4112_SPI:ADF4112|SPI_data    ; clock      ; clock    ; 208.330 ns                  ; 208.076 ns                ; 10.592 ns               ;
; 197.921 ns                              ; 96.07 MHz ( period = 10.409 ns )                    ; ADF4112_SPI:ADF4112|bit_count[3] ; ADF4112_SPI:ADF4112|SPI_data    ; clock      ; clock    ; 208.330 ns                  ; 208.073 ns                ; 10.152 ns               ;
; 198.174 ns                              ; 98.46 MHz ( period = 10.156 ns )                    ; First_LO_data[1]                 ; ADF4112_SPI:ADF4112|SPI_data    ; clock      ; clock    ; 208.330 ns                  ; 208.062 ns                ; 9.888 ns                ;
; 199.274 ns                              ; 110.42 MHz ( period = 9.056 ns )                    ; First_LO_data[9]                 ; ADF4112_SPI:ADF4112|SPI_data    ; clock      ; clock    ; 208.330 ns                  ; 208.063 ns                ; 8.789 ns                ;
; 199.542 ns                              ; 113.79 MHz ( period = 8.788 ns )                    ; Second_LO_data[8]                ; ADF4112_SPI:ADF4112|SPI_data    ; clock      ; clock    ; 208.330 ns                  ; 208.070 ns                ; 8.528 ns                ;
; 199.634 ns                              ; 115.00 MHz ( period = 8.696 ns )                    ; First_LO_data[2]                 ; ADF4112_SPI:ADF4112|SPI_data    ; clock      ; clock    ; 208.330 ns                  ; 208.063 ns                ; 8.429 ns                ;
; 199.740 ns                              ; 116.41 MHz ( period = 8.590 ns )                    ; First_LO_data[6]                 ; ADF4112_SPI:ADF4112|SPI_data    ; clock      ; clock    ; 208.330 ns                  ; 208.063 ns                ; 8.323 ns                ;
; 199.888 ns                              ; 118.46 MHz ( period = 8.442 ns )                    ; ADF4112_SPI:ADF4112|bit_count[2] ; ADF4112_SPI:ADF4112|SPI_data    ; clock      ; clock    ; 208.330 ns                  ; 208.073 ns                ; 8.185 ns                ;
; 199.985 ns                              ; 119.83 MHz ( period = 8.345 ns )                    ; First_LO_data[3]                 ; ADF4112_SPI:ADF4112|SPI_data    ; clock      ; clock    ; 208.330 ns                  ; 208.090 ns                ; 8.105 ns                ;
; 200.237 ns                              ; 123.56 MHz ( period = 8.093 ns )                    ; ADF4112_SPI:ADF4112|bit_count[1] ; ADF4112_SPI:ADF4112|SPI_data    ; clock      ; clock    ; 208.330 ns                  ; 208.073 ns                ; 7.836 ns                ;
; 200.262 ns                              ; 123.95 MHz ( period = 8.068 ns )                    ; ADF4112_SPI:ADF4112|bit_count[0] ; ADF4112_SPI:ADF4112|SPI_data    ; clock      ; clock    ; 208.330 ns                  ; 208.073 ns                ; 7.811 ns                ;
; 200.404 ns                              ; 126.17 MHz ( period = 7.926 ns )                    ; Second_LO_data[3]                ; ADF4112_SPI:ADF4112|SPI_data    ; clock      ; clock    ; 208.330 ns                  ; 208.090 ns                ; 7.686 ns                ;
; 200.621 ns                              ; 129.72 MHz ( period = 7.709 ns )                    ; Second_LO_data[0]                ; ADF4112_SPI:ADF4112|SPI_data    ; clock      ; clock    ; 208.330 ns                  ; 208.090 ns                ; 7.469 ns                ;
; 200.812 ns                              ; 133.01 MHz ( period = 7.518 ns )                    ; Second_LO_data[5]                ; ADF4112_SPI:ADF4112|SPI_data    ; clock      ; clock    ; 208.330 ns                  ; 208.090 ns                ; 7.278 ns                ;
; 200.870 ns                              ; 134.05 MHz ( period = 7.460 ns )                    ; SPI_state[1]                     ; First_LO_data[3]                ; clock      ; clock    ; 208.330 ns                  ; 208.052 ns                ; 7.182 ns                ;
; 200.870 ns                              ; 134.05 MHz ( period = 7.460 ns )                    ; SPI_state[1]                     ; First_LO_data[7]                ; clock      ; clock    ; 208.330 ns                  ; 208.052 ns                ; 7.182 ns                ;
; 200.870 ns                              ; 134.05 MHz ( period = 7.460 ns )                    ; SPI_state[1]                     ; First_LO_data[11]               ; clock      ; clock    ; 208.330 ns                  ; 208.052 ns                ; 7.182 ns                ;
; 200.870 ns                              ; 134.05 MHz ( period = 7.460 ns )                    ; SPI_state[1]                     ; First_LO_data[5]                ; clock      ; clock    ; 208.330 ns                  ; 208.052 ns                ; 7.182 ns                ;
; 200.870 ns                              ; 134.05 MHz ( period = 7.460 ns )                    ; SPI_state[1]                     ; First_LO_data[20]               ; clock      ; clock    ; 208.330 ns                  ; 208.052 ns                ; 7.182 ns                ;
; 200.870 ns                              ; 134.05 MHz ( period = 7.460 ns )                    ; SPI_state[1]                     ; First_LO_data[13]               ; clock      ; clock    ; 208.330 ns                  ; 208.052 ns                ; 7.182 ns                ;
; 201.006 ns                              ; 136.54 MHz ( period = 7.324 ns )                    ; SPI_state[0]                     ; First_LO_data[3]                ; clock      ; clock    ; 208.330 ns                  ; 208.052 ns                ; 7.046 ns                ;
; 201.006 ns                              ; 136.54 MHz ( period = 7.324 ns )                    ; SPI_state[0]                     ; First_LO_data[7]                ; clock      ; clock    ; 208.330 ns                  ; 208.052 ns                ; 7.046 ns                ;
; 201.006 ns                              ; 136.54 MHz ( period = 7.324 ns )                    ; SPI_state[0]                     ; First_LO_data[11]               ; clock      ; clock    ; 208.330 ns                  ; 208.052 ns                ; 7.046 ns                ;
; 201.006 ns                              ; 136.54 MHz ( period = 7.324 ns )                    ; SPI_state[0]                     ; First_LO_data[5]                ; clock      ; clock    ; 208.330 ns                  ; 208.052 ns                ; 7.046 ns                ;
; 201.006 ns                              ; 136.54 MHz ( period = 7.324 ns )                    ; SPI_state[0]                     ; First_LO_data[20]               ; clock      ; clock    ; 208.330 ns                  ; 208.052 ns                ; 7.046 ns                ;
; 201.006 ns                              ; 136.54 MHz ( period = 7.324 ns )                    ; SPI_state[0]                     ; First_LO_data[13]               ; clock      ; clock    ; 208.330 ns                  ; 208.052 ns                ; 7.046 ns                ;
; 201.025 ns                              ; 136.89 MHz ( period = 7.305 ns )                    ; First_LO_data[7]                 ; ADF4112_SPI:ADF4112|SPI_data    ; clock      ; clock    ; 208.330 ns                  ; 208.090 ns                ; 7.065 ns                ;
; 201.160 ns                              ; 139.47 MHz ( period = 7.170 ns )                    ; SPI_state[2]                     ; First_LO_data[3]                ; clock      ; clock    ; 208.330 ns                  ; 208.046 ns                ; 6.886 ns                ;
; 201.160 ns                              ; 139.47 MHz ( period = 7.170 ns )                    ; SPI_state[2]                     ; First_LO_data[7]                ; clock      ; clock    ; 208.330 ns                  ; 208.046 ns                ; 6.886 ns                ;
; 201.160 ns                              ; 139.47 MHz ( period = 7.170 ns )                    ; SPI_state[2]                     ; First_LO_data[11]               ; clock      ; clock    ; 208.330 ns                  ; 208.046 ns                ; 6.886 ns                ;
; 201.160 ns                              ; 139.47 MHz ( period = 7.170 ns )                    ; SPI_state[2]                     ; First_LO_data[5]                ; clock      ; clock    ; 208.330 ns                  ; 208.046 ns                ; 6.886 ns                ;
; 201.160 ns                              ; 139.47 MHz ( period = 7.170 ns )                    ; SPI_state[2]                     ; First_LO_data[20]               ; clock      ; clock    ; 208.330 ns                  ; 208.046 ns                ; 6.886 ns                ;
; 201.160 ns                              ; 139.47 MHz ( period = 7.170 ns )                    ; SPI_state[2]                     ; First_LO_data[13]               ; clock      ; clock    ; 208.330 ns                  ; 208.046 ns                ; 6.886 ns                ;
; 201.279 ns                              ; 141.82 MHz ( period = 7.051 ns )                    ; First_LO_data[15]                ; ADF4112_SPI:ADF4112|SPI_data    ; clock      ; clock    ; 208.330 ns                  ; 208.076 ns                ; 6.797 ns                ;
; 201.302 ns                              ; 142.29 MHz ( period = 7.028 ns )                    ; SPI_state[1]                     ; First_LO_data[16]               ; clock      ; clock    ; 208.330 ns                  ; 208.066 ns                ; 6.764 ns                ;
; 201.302 ns                              ; 142.29 MHz ( period = 7.028 ns )                    ; SPI_state[1]                     ; First_LO_data[15]               ; clock      ; clock    ; 208.330 ns                  ; 208.066 ns                ; 6.764 ns                ;
; 201.302 ns                              ; 142.29 MHz ( period = 7.028 ns )                    ; SPI_state[1]                     ; First_LO_data[17]               ; clock      ; clock    ; 208.330 ns                  ; 208.066 ns                ; 6.764 ns                ;
; 201.403 ns                              ; 144.36 MHz ( period = 6.927 ns )                    ; SPI_state[3]                     ; First_LO_data[3]                ; clock      ; clock    ; 208.330 ns                  ; 208.052 ns                ; 6.649 ns                ;
; 201.403 ns                              ; 144.36 MHz ( period = 6.927 ns )                    ; SPI_state[3]                     ; First_LO_data[7]                ; clock      ; clock    ; 208.330 ns                  ; 208.052 ns                ; 6.649 ns                ;
; 201.403 ns                              ; 144.36 MHz ( period = 6.927 ns )                    ; SPI_state[3]                     ; First_LO_data[11]               ; clock      ; clock    ; 208.330 ns                  ; 208.052 ns                ; 6.649 ns                ;
; 201.403 ns                              ; 144.36 MHz ( period = 6.927 ns )                    ; SPI_state[3]                     ; First_LO_data[5]                ; clock      ; clock    ; 208.330 ns                  ; 208.052 ns                ; 6.649 ns                ;
; 201.403 ns                              ; 144.36 MHz ( period = 6.927 ns )                    ; SPI_state[3]                     ; First_LO_data[20]               ; clock      ; clock    ; 208.330 ns                  ; 208.052 ns                ; 6.649 ns                ;
; 201.403 ns                              ; 144.36 MHz ( period = 6.927 ns )                    ; SPI_state[3]                     ; First_LO_data[13]               ; clock      ; clock    ; 208.330 ns                  ; 208.052 ns                ; 6.649 ns                ;
; 201.438 ns                              ; 145.10 MHz ( period = 6.892 ns )                    ; SPI_state[0]                     ; First_LO_data[16]               ; clock      ; clock    ; 208.330 ns                  ; 208.066 ns                ; 6.628 ns                ;
; 201.438 ns                              ; 145.10 MHz ( period = 6.892 ns )                    ; SPI_state[0]                     ; First_LO_data[15]               ; clock      ; clock    ; 208.330 ns                  ; 208.066 ns                ; 6.628 ns                ;
; 201.438 ns                              ; 145.10 MHz ( period = 6.892 ns )                    ; SPI_state[0]                     ; First_LO_data[17]               ; clock      ; clock    ; 208.330 ns                  ; 208.066 ns                ; 6.628 ns                ;
; 201.592 ns                              ; 148.41 MHz ( period = 6.738 ns )                    ; SPI_state[2]                     ; First_LO_data[16]               ; clock      ; clock    ; 208.330 ns                  ; 208.060 ns                ; 6.468 ns                ;
; 201.592 ns                              ; 148.41 MHz ( period = 6.738 ns )                    ; SPI_state[2]                     ; First_LO_data[15]               ; clock      ; clock    ; 208.330 ns                  ; 208.060 ns                ; 6.468 ns                ;
; 201.592 ns                              ; 148.41 MHz ( period = 6.738 ns )                    ; SPI_state[2]                     ; First_LO_data[17]               ; clock      ; clock    ; 208.330 ns                  ; 208.060 ns                ; 6.468 ns                ;
; 201.593 ns                              ; 148.43 MHz ( period = 6.737 ns )                    ; First_LO_data[16]                ; ADF4112_SPI:ADF4112|SPI_data    ; clock      ; clock    ; 208.330 ns                  ; 208.076 ns                ; 6.483 ns                ;
; 201.644 ns                              ; 149.57 MHz ( period = 6.686 ns )                    ; ADF4112_SPI:ADF4112|ready        ; First_LO_data[3]                ; clock      ; clock    ; 208.330 ns                  ; 208.042 ns                ; 6.398 ns                ;
; 201.644 ns                              ; 149.57 MHz ( period = 6.686 ns )                    ; ADF4112_SPI:ADF4112|ready        ; First_LO_data[7]                ; clock      ; clock    ; 208.330 ns                  ; 208.042 ns                ; 6.398 ns                ;
; 201.644 ns                              ; 149.57 MHz ( period = 6.686 ns )                    ; ADF4112_SPI:ADF4112|ready        ; First_LO_data[11]               ; clock      ; clock    ; 208.330 ns                  ; 208.042 ns                ; 6.398 ns                ;
; 201.644 ns                              ; 149.57 MHz ( period = 6.686 ns )                    ; ADF4112_SPI:ADF4112|ready        ; First_LO_data[5]                ; clock      ; clock    ; 208.330 ns                  ; 208.042 ns                ; 6.398 ns                ;
; 201.644 ns                              ; 149.57 MHz ( period = 6.686 ns )                    ; ADF4112_SPI:ADF4112|ready        ; First_LO_data[20]               ; clock      ; clock    ; 208.330 ns                  ; 208.042 ns                ; 6.398 ns                ;
; 201.644 ns                              ; 149.57 MHz ( period = 6.686 ns )                    ; ADF4112_SPI:ADF4112|ready        ; First_LO_data[13]               ; clock      ; clock    ; 208.330 ns                  ; 208.042 ns                ; 6.398 ns                ;
; 201.704 ns                              ; 150.92 MHz ( period = 6.626 ns )                    ; SPI_state[1]                     ; First_LO_data[0]                ; clock      ; clock    ; 208.330 ns                  ; 208.079 ns                ; 6.375 ns                ;
; 201.704 ns                              ; 150.92 MHz ( period = 6.626 ns )                    ; SPI_state[1]                     ; First_LO_data[4]                ; clock      ; clock    ; 208.330 ns                  ; 208.079 ns                ; 6.375 ns                ;
; 201.704 ns                              ; 150.92 MHz ( period = 6.626 ns )                    ; SPI_state[1]                     ; First_LO_data[12]               ; clock      ; clock    ; 208.330 ns                  ; 208.079 ns                ; 6.375 ns                ;
; 201.704 ns                              ; 150.92 MHz ( period = 6.626 ns )                    ; SPI_state[1]                     ; First_LO_data[8]                ; clock      ; clock    ; 208.330 ns                  ; 208.079 ns                ; 6.375 ns                ;
; 201.704 ns                              ; 150.92 MHz ( period = 6.626 ns )                    ; SPI_state[1]                     ; First_LO_data[6]                ; clock      ; clock    ; 208.330 ns                  ; 208.079 ns                ; 6.375 ns                ;
; 201.704 ns                              ; 150.92 MHz ( period = 6.626 ns )                    ; SPI_state[1]                     ; First_LO_data[2]                ; clock      ; clock    ; 208.330 ns                  ; 208.079 ns                ; 6.375 ns                ;
; 201.704 ns                              ; 150.92 MHz ( period = 6.626 ns )                    ; SPI_state[1]                     ; First_LO_data[9]                ; clock      ; clock    ; 208.330 ns                  ; 208.079 ns                ; 6.375 ns                ;
; 201.704 ns                              ; 150.92 MHz ( period = 6.626 ns )                    ; SPI_state[1]                     ; First_LO_data[14]               ; clock      ; clock    ; 208.330 ns                  ; 208.079 ns                ; 6.375 ns                ;
; 201.704 ns                              ; 150.92 MHz ( period = 6.626 ns )                    ; SPI_state[1]                     ; First_LO_data[10]               ; clock      ; clock    ; 208.330 ns                  ; 208.079 ns                ; 6.375 ns                ;
; 201.799 ns                              ; 153.12 MHz ( period = 6.531 ns )                    ; SPI_state[1]                     ; SPI2_state[0]                   ; clock      ; clock    ; 208.330 ns                  ; 208.068 ns                ; 6.269 ns                ;
; 201.825 ns                              ; 153.73 MHz ( period = 6.505 ns )                    ; First_LO_data[20]                ; ADF4112_SPI:ADF4112|SPI_data    ; clock      ; clock    ; 208.330 ns                  ; 208.090 ns                ; 6.265 ns                ;
; 201.835 ns                              ; 153.96 MHz ( period = 6.495 ns )                    ; SPI_state[3]                     ; First_LO_data[16]               ; clock      ; clock    ; 208.330 ns                  ; 208.066 ns                ; 6.231 ns                ;
; 201.835 ns                              ; 153.96 MHz ( period = 6.495 ns )                    ; SPI_state[3]                     ; First_LO_data[15]               ; clock      ; clock    ; 208.330 ns                  ; 208.066 ns                ; 6.231 ns                ;
; 201.835 ns                              ; 153.96 MHz ( period = 6.495 ns )                    ; SPI_state[3]                     ; First_LO_data[17]               ; clock      ; clock    ; 208.330 ns                  ; 208.066 ns                ; 6.231 ns                ;
; 201.840 ns                              ; 154.08 MHz ( period = 6.490 ns )                    ; SPI_state[0]                     ; First_LO_data[0]                ; clock      ; clock    ; 208.330 ns                  ; 208.079 ns                ; 6.239 ns                ;
; 201.840 ns                              ; 154.08 MHz ( period = 6.490 ns )                    ; SPI_state[0]                     ; First_LO_data[4]                ; clock      ; clock    ; 208.330 ns                  ; 208.079 ns                ; 6.239 ns                ;
; 201.840 ns                              ; 154.08 MHz ( period = 6.490 ns )                    ; SPI_state[0]                     ; First_LO_data[12]               ; clock      ; clock    ; 208.330 ns                  ; 208.079 ns                ; 6.239 ns                ;
; 201.840 ns                              ; 154.08 MHz ( period = 6.490 ns )                    ; SPI_state[0]                     ; First_LO_data[8]                ; clock      ; clock    ; 208.330 ns                  ; 208.079 ns                ; 6.239 ns                ;
; 201.840 ns                              ; 154.08 MHz ( period = 6.490 ns )                    ; SPI_state[0]                     ; First_LO_data[6]                ; clock      ; clock    ; 208.330 ns                  ; 208.079 ns                ; 6.239 ns                ;
; 201.840 ns                              ; 154.08 MHz ( period = 6.490 ns )                    ; SPI_state[0]                     ; First_LO_data[2]                ; clock      ; clock    ; 208.330 ns                  ; 208.079 ns                ; 6.239 ns                ;
; 201.840 ns                              ; 154.08 MHz ( period = 6.490 ns )                    ; SPI_state[0]                     ; First_LO_data[9]                ; clock      ; clock    ; 208.330 ns                  ; 208.079 ns                ; 6.239 ns                ;
; 201.840 ns                              ; 154.08 MHz ( period = 6.490 ns )                    ; SPI_state[0]                     ; First_LO_data[14]               ; clock      ; clock    ; 208.330 ns                  ; 208.079 ns                ; 6.239 ns                ;
; 201.840 ns                              ; 154.08 MHz ( period = 6.490 ns )                    ; SPI_state[0]                     ; First_LO_data[10]               ; clock      ; clock    ; 208.330 ns                  ; 208.079 ns                ; 6.239 ns                ;
; 201.935 ns                              ; 156.37 MHz ( period = 6.395 ns )                    ; SPI_state[0]                     ; SPI2_state[0]                   ; clock      ; clock    ; 208.330 ns                  ; 208.068 ns                ; 6.133 ns                ;
; 201.973 ns                              ; 157.31 MHz ( period = 6.357 ns )                    ; First_LO_data[11]                ; ADF4112_SPI:ADF4112|SPI_data    ; clock      ; clock    ; 208.330 ns                  ; 208.090 ns                ; 6.117 ns                ;
; 201.994 ns                              ; 157.83 MHz ( period = 6.336 ns )                    ; SPI_state[2]                     ; First_LO_data[0]                ; clock      ; clock    ; 208.330 ns                  ; 208.073 ns                ; 6.079 ns                ;
; 201.994 ns                              ; 157.83 MHz ( period = 6.336 ns )                    ; SPI_state[2]                     ; First_LO_data[4]                ; clock      ; clock    ; 208.330 ns                  ; 208.073 ns                ; 6.079 ns                ;
; 201.994 ns                              ; 157.83 MHz ( period = 6.336 ns )                    ; SPI_state[2]                     ; First_LO_data[12]               ; clock      ; clock    ; 208.330 ns                  ; 208.073 ns                ; 6.079 ns                ;
; 201.994 ns                              ; 157.83 MHz ( period = 6.336 ns )                    ; SPI_state[2]                     ; First_LO_data[8]                ; clock      ; clock    ; 208.330 ns                  ; 208.073 ns                ; 6.079 ns                ;
; 201.994 ns                              ; 157.83 MHz ( period = 6.336 ns )                    ; SPI_state[2]                     ; First_LO_data[6]                ; clock      ; clock    ; 208.330 ns                  ; 208.073 ns                ; 6.079 ns                ;
; 201.994 ns                              ; 157.83 MHz ( period = 6.336 ns )                    ; SPI_state[2]                     ; First_LO_data[2]                ; clock      ; clock    ; 208.330 ns                  ; 208.073 ns                ; 6.079 ns                ;
; 201.994 ns                              ; 157.83 MHz ( period = 6.336 ns )                    ; SPI_state[2]                     ; First_LO_data[9]                ; clock      ; clock    ; 208.330 ns                  ; 208.073 ns                ; 6.079 ns                ;
; 201.994 ns                              ; 157.83 MHz ( period = 6.336 ns )                    ; SPI_state[2]                     ; First_LO_data[14]               ; clock      ; clock    ; 208.330 ns                  ; 208.073 ns                ; 6.079 ns                ;
; 201.994 ns                              ; 157.83 MHz ( period = 6.336 ns )                    ; SPI_state[2]                     ; First_LO_data[10]               ; clock      ; clock    ; 208.330 ns                  ; 208.073 ns                ; 6.079 ns                ;
; 202.030 ns                              ; 158.73 MHz ( period = 6.300 ns )                    ; ADF4112_SPI:ADF4112|bit_count[0] ; ADF4112_SPI:ADF4112|SPI_LE      ; clock      ; clock    ; 208.330 ns                  ; 208.073 ns                ; 6.043 ns                ;
; 202.030 ns                              ; 158.73 MHz ( period = 6.300 ns )                    ; SPI_state[1]                     ; start1                          ; clock      ; clock    ; 208.330 ns                  ; 208.080 ns                ; 6.050 ns                ;
; 202.031 ns                              ; 158.76 MHz ( period = 6.299 ns )                    ; ADF4112_SPI:ADF4112|bit_count[0] ; ADF4112_SPI:ADF4112|SPI_state~8 ; clock      ; clock    ; 208.330 ns                  ; 208.073 ns                ; 6.042 ns                ;
; 202.057 ns                              ; 159.41 MHz ( period = 6.273 ns )                    ; First_LO_data[17]                ; ADF4112_SPI:ADF4112|SPI_data    ; clock      ; clock    ; 208.330 ns                  ; 208.076 ns                ; 6.019 ns                ;
; 202.076 ns                              ; 159.90 MHz ( period = 6.254 ns )                    ; ADF4112_SPI:ADF4112|ready        ; First_LO_data[16]               ; clock      ; clock    ; 208.330 ns                  ; 208.056 ns                ; 5.980 ns                ;
; 202.076 ns                              ; 159.90 MHz ( period = 6.254 ns )                    ; ADF4112_SPI:ADF4112|ready        ; First_LO_data[15]               ; clock      ; clock    ; 208.330 ns                  ; 208.056 ns                ; 5.980 ns                ;
; 202.076 ns                              ; 159.90 MHz ( period = 6.254 ns )                    ; ADF4112_SPI:ADF4112|ready        ; First_LO_data[17]               ; clock      ; clock    ; 208.330 ns                  ; 208.056 ns                ; 5.980 ns                ;
; 202.089 ns                              ; 160.23 MHz ( period = 6.241 ns )                    ; SPI_state[2]                     ; SPI2_state[0]                   ; clock      ; clock    ; 208.330 ns                  ; 208.062 ns                ; 5.973 ns                ;
; 202.112 ns                              ; 160.82 MHz ( period = 6.218 ns )                    ; First_LO_data[8]                 ; ADF4112_SPI:ADF4112|SPI_data    ; clock      ; clock    ; 208.330 ns                  ; 208.063 ns                ; 5.951 ns                ;
; 202.140 ns                              ; 161.55 MHz ( period = 6.190 ns )                    ; First_LO_data[10]                ; ADF4112_SPI:ADF4112|SPI_data    ; clock      ; clock    ; 208.330 ns                  ; 208.063 ns                ; 5.923 ns                ;
; 202.166 ns                              ; 162.23 MHz ( period = 6.164 ns )                    ; SPI_state[0]                     ; start1                          ; clock      ; clock    ; 208.330 ns                  ; 208.080 ns                ; 5.914 ns                ;
; 202.198 ns                              ; 163.08 MHz ( period = 6.132 ns )                    ; First_LO_data[5]                 ; ADF4112_SPI:ADF4112|SPI_data    ; clock      ; clock    ; 208.330 ns                  ; 208.090 ns                ; 5.892 ns                ;
; 202.219 ns                              ; 163.64 MHz ( period = 6.111 ns )                    ; ADF4112_SPI:ADF4112|bit_count[1] ; ADF4112_SPI:ADF4112|SPI_LE      ; clock      ; clock    ; 208.330 ns                  ; 208.073 ns                ; 5.854 ns                ;
; 202.220 ns                              ; 163.67 MHz ( period = 6.110 ns )                    ; ADF4112_SPI:ADF4112|bit_count[1] ; ADF4112_SPI:ADF4112|SPI_state~8 ; clock      ; clock    ; 208.330 ns                  ; 208.073 ns                ; 5.853 ns                ;
; 202.231 ns                              ; 163.96 MHz ( period = 6.099 ns )                    ; ADF4112_SPI:ADF4112|ready        ; SPI2_state[0]                   ; clock      ; clock    ; 208.330 ns                  ; 208.058 ns                ; 5.827 ns                ;
; 202.237 ns                              ; 164.12 MHz ( period = 6.093 ns )                    ; SPI_state[3]                     ; First_LO_data[0]                ; clock      ; clock    ; 208.330 ns                  ; 208.079 ns                ; 5.842 ns                ;
; 202.237 ns                              ; 164.12 MHz ( period = 6.093 ns )                    ; SPI_state[3]                     ; First_LO_data[4]                ; clock      ; clock    ; 208.330 ns                  ; 208.079 ns                ; 5.842 ns                ;
; 202.237 ns                              ; 164.12 MHz ( period = 6.093 ns )                    ; SPI_state[3]                     ; First_LO_data[12]               ; clock      ; clock    ; 208.330 ns                  ; 208.079 ns                ; 5.842 ns                ;
; 202.237 ns                              ; 164.12 MHz ( period = 6.093 ns )                    ; SPI_state[3]                     ; First_LO_data[8]                ; clock      ; clock    ; 208.330 ns                  ; 208.079 ns                ; 5.842 ns                ;
; 202.237 ns                              ; 164.12 MHz ( period = 6.093 ns )                    ; SPI_state[3]                     ; First_LO_data[6]                ; clock      ; clock    ; 208.330 ns                  ; 208.079 ns                ; 5.842 ns                ;
; 202.237 ns                              ; 164.12 MHz ( period = 6.093 ns )                    ; SPI_state[3]                     ; First_LO_data[2]                ; clock      ; clock    ; 208.330 ns                  ; 208.079 ns                ; 5.842 ns                ;
; 202.237 ns                              ; 164.12 MHz ( period = 6.093 ns )                    ; SPI_state[3]                     ; First_LO_data[9]                ; clock      ; clock    ; 208.330 ns                  ; 208.079 ns                ; 5.842 ns                ;
; 202.237 ns                              ; 164.12 MHz ( period = 6.093 ns )                    ; SPI_state[3]                     ; First_LO_data[14]               ; clock      ; clock    ; 208.330 ns                  ; 208.079 ns                ; 5.842 ns                ;
; 202.237 ns                              ; 164.12 MHz ( period = 6.093 ns )                    ; SPI_state[3]                     ; First_LO_data[10]               ; clock      ; clock    ; 208.330 ns                  ; 208.079 ns                ; 5.842 ns                ;
; 202.320 ns                              ; 166.39 MHz ( period = 6.010 ns )                    ; SPI_state[2]                     ; start1                          ; clock      ; clock    ; 208.330 ns                  ; 208.074 ns                ; 5.754 ns                ;
; 202.332 ns                              ; 166.72 MHz ( period = 5.998 ns )                    ; SPI_state[3]                     ; SPI2_state[0]                   ; clock      ; clock    ; 208.330 ns                  ; 208.068 ns                ; 5.736 ns                ;
; 202.399 ns                              ; 168.61 MHz ( period = 5.931 ns )                    ; SPI_state[1]                     ; First_LO_data[1]                ; clock      ; clock    ; 208.330 ns                  ; 208.080 ns                ; 5.681 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                  ;                                 ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+---------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'IFCLK'                                                                                                                                                                                   ;
+-----------+-----------------------------------------------+--------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack     ; Actual fmax (period)                          ; From         ; To              ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------+-----------------------------------------------+--------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; 17.349 ns ; 287.03 MHz ( period = 3.484 ns )              ; state_FX[2]  ; Rx_register[12] ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.537 ns                 ; 3.188 ns                ;
; 17.349 ns ; 287.03 MHz ( period = 3.484 ns )              ; state_FX[2]  ; Rx_register[4]  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.537 ns                 ; 3.188 ns                ;
; 17.349 ns ; 287.03 MHz ( period = 3.484 ns )              ; state_FX[2]  ; Rx_register[8]  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.537 ns                 ; 3.188 ns                ;
; 17.349 ns ; 287.03 MHz ( period = 3.484 ns )              ; state_FX[2]  ; Rx_register[6]  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.537 ns                 ; 3.188 ns                ;
; 17.349 ns ; 287.03 MHz ( period = 3.484 ns )              ; state_FX[2]  ; Rx_register[14] ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.537 ns                 ; 3.188 ns                ;
; 17.349 ns ; 287.03 MHz ( period = 3.484 ns )              ; state_FX[2]  ; Rx_register[13] ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.537 ns                 ; 3.188 ns                ;
; 17.349 ns ; 287.03 MHz ( period = 3.484 ns )              ; state_FX[2]  ; Rx_register[7]  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.537 ns                 ; 3.188 ns                ;
; 17.363 ns ; 288.18 MHz ( period = 3.470 ns )              ; state_FX[0]  ; Rx_register[12] ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.537 ns                 ; 3.174 ns                ;
; 17.363 ns ; 288.18 MHz ( period = 3.470 ns )              ; state_FX[0]  ; Rx_register[4]  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.537 ns                 ; 3.174 ns                ;
; 17.363 ns ; 288.18 MHz ( period = 3.470 ns )              ; state_FX[0]  ; Rx_register[8]  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.537 ns                 ; 3.174 ns                ;
; 17.363 ns ; 288.18 MHz ( period = 3.470 ns )              ; state_FX[0]  ; Rx_register[6]  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.537 ns                 ; 3.174 ns                ;
; 17.363 ns ; 288.18 MHz ( period = 3.470 ns )              ; state_FX[0]  ; Rx_register[14] ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.537 ns                 ; 3.174 ns                ;
; 17.363 ns ; 288.18 MHz ( period = 3.470 ns )              ; state_FX[0]  ; Rx_register[13] ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.537 ns                 ; 3.174 ns                ;
; 17.363 ns ; 288.18 MHz ( period = 3.470 ns )              ; state_FX[0]  ; Rx_register[7]  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.537 ns                 ; 3.174 ns                ;
; 17.415 ns ; 292.57 MHz ( period = 3.418 ns )              ; state_FX[2]  ; SLOE~reg0       ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.569 ns                 ; 3.154 ns                ;
; 17.574 ns ; 306.84 MHz ( period = 3.259 ns )              ; state_FX[2]  ; Rx_register[3]  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.539 ns                 ; 2.965 ns                ;
; 17.574 ns ; 306.84 MHz ( period = 3.259 ns )              ; state_FX[2]  ; Rx_register[15] ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.539 ns                 ; 2.965 ns                ;
; 17.574 ns ; 306.84 MHz ( period = 3.259 ns )              ; state_FX[2]  ; Rx_register[2]  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.539 ns                 ; 2.965 ns                ;
; 17.574 ns ; 306.84 MHz ( period = 3.259 ns )              ; state_FX[2]  ; Rx_register[0]  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.539 ns                 ; 2.965 ns                ;
; 17.574 ns ; 306.84 MHz ( period = 3.259 ns )              ; state_FX[2]  ; Rx_register[11] ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.539 ns                 ; 2.965 ns                ;
; 17.574 ns ; 306.84 MHz ( period = 3.259 ns )              ; state_FX[2]  ; Rx_register[10] ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.539 ns                 ; 2.965 ns                ;
; 17.574 ns ; 306.84 MHz ( period = 3.259 ns )              ; state_FX[2]  ; Rx_register[1]  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.539 ns                 ; 2.965 ns                ;
; 17.574 ns ; 306.84 MHz ( period = 3.259 ns )              ; state_FX[2]  ; Rx_register[9]  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.539 ns                 ; 2.965 ns                ;
; 17.574 ns ; 306.84 MHz ( period = 3.259 ns )              ; state_FX[2]  ; Rx_register[5]  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.539 ns                 ; 2.965 ns                ;
; 17.584 ns ; 307.79 MHz ( period = 3.249 ns )              ; state_FX[1]  ; SLRD~reg0       ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.569 ns                 ; 2.985 ns                ;
; 17.588 ns ; 308.17 MHz ( period = 3.245 ns )              ; state_FX[0]  ; Rx_register[3]  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.539 ns                 ; 2.951 ns                ;
; 17.588 ns ; 308.17 MHz ( period = 3.245 ns )              ; state_FX[0]  ; Rx_register[15] ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.539 ns                 ; 2.951 ns                ;
; 17.588 ns ; 308.17 MHz ( period = 3.245 ns )              ; state_FX[0]  ; Rx_register[2]  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.539 ns                 ; 2.951 ns                ;
; 17.588 ns ; 308.17 MHz ( period = 3.245 ns )              ; state_FX[0]  ; Rx_register[0]  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.539 ns                 ; 2.951 ns                ;
; 17.588 ns ; 308.17 MHz ( period = 3.245 ns )              ; state_FX[0]  ; Rx_register[11] ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.539 ns                 ; 2.951 ns                ;
; 17.588 ns ; 308.17 MHz ( period = 3.245 ns )              ; state_FX[0]  ; Rx_register[10] ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.539 ns                 ; 2.951 ns                ;
; 17.588 ns ; 308.17 MHz ( period = 3.245 ns )              ; state_FX[0]  ; Rx_register[1]  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.539 ns                 ; 2.951 ns                ;
; 17.588 ns ; 308.17 MHz ( period = 3.245 ns )              ; state_FX[0]  ; Rx_register[9]  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.539 ns                 ; 2.951 ns                ;
; 17.588 ns ; 308.17 MHz ( period = 3.245 ns )              ; state_FX[0]  ; Rx_register[5]  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.539 ns                 ; 2.951 ns                ;
; 17.596 ns ; 308.93 MHz ( period = 3.237 ns )              ; state_FX[3]  ; Rx_register[12] ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.537 ns                 ; 2.941 ns                ;
; 17.596 ns ; 308.93 MHz ( period = 3.237 ns )              ; state_FX[3]  ; Rx_register[4]  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.537 ns                 ; 2.941 ns                ;
; 17.596 ns ; 308.93 MHz ( period = 3.237 ns )              ; state_FX[3]  ; Rx_register[8]  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.537 ns                 ; 2.941 ns                ;
; 17.596 ns ; 308.93 MHz ( period = 3.237 ns )              ; state_FX[3]  ; Rx_register[6]  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.537 ns                 ; 2.941 ns                ;
; 17.596 ns ; 308.93 MHz ( period = 3.237 ns )              ; state_FX[3]  ; Rx_register[14] ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.537 ns                 ; 2.941 ns                ;
; 17.596 ns ; 308.93 MHz ( period = 3.237 ns )              ; state_FX[3]  ; Rx_register[13] ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.537 ns                 ; 2.941 ns                ;
; 17.596 ns ; 308.93 MHz ( period = 3.237 ns )              ; state_FX[3]  ; Rx_register[7]  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.537 ns                 ; 2.941 ns                ;
; 17.735 ns ; 322.79 MHz ( period = 3.098 ns )              ; state_FX[3]  ; SLOE~reg0       ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.569 ns                 ; 2.834 ns                ;
; 17.769 ns ; 326.37 MHz ( period = 3.064 ns )              ; state_FX[1]  ; Rx_register[12] ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.537 ns                 ; 2.768 ns                ;
; 17.769 ns ; 326.37 MHz ( period = 3.064 ns )              ; state_FX[1]  ; Rx_register[4]  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.537 ns                 ; 2.768 ns                ;
; 17.769 ns ; 326.37 MHz ( period = 3.064 ns )              ; state_FX[1]  ; Rx_register[8]  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.537 ns                 ; 2.768 ns                ;
; 17.769 ns ; 326.37 MHz ( period = 3.064 ns )              ; state_FX[1]  ; Rx_register[6]  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.537 ns                 ; 2.768 ns                ;
; 17.769 ns ; 326.37 MHz ( period = 3.064 ns )              ; state_FX[1]  ; Rx_register[14] ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.537 ns                 ; 2.768 ns                ;
; 17.769 ns ; 326.37 MHz ( period = 3.064 ns )              ; state_FX[1]  ; Rx_register[13] ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.537 ns                 ; 2.768 ns                ;
; 17.769 ns ; 326.37 MHz ( period = 3.064 ns )              ; state_FX[1]  ; Rx_register[7]  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.537 ns                 ; 2.768 ns                ;
; 17.821 ns ; 332.01 MHz ( period = 3.012 ns )              ; state_FX[3]  ; Rx_register[3]  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.539 ns                 ; 2.718 ns                ;
; 17.821 ns ; 332.01 MHz ( period = 3.012 ns )              ; state_FX[3]  ; Rx_register[15] ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.539 ns                 ; 2.718 ns                ;
; 17.821 ns ; 332.01 MHz ( period = 3.012 ns )              ; state_FX[3]  ; Rx_register[2]  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.539 ns                 ; 2.718 ns                ;
; 17.821 ns ; 332.01 MHz ( period = 3.012 ns )              ; state_FX[3]  ; Rx_register[0]  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.539 ns                 ; 2.718 ns                ;
; 17.821 ns ; 332.01 MHz ( period = 3.012 ns )              ; state_FX[3]  ; Rx_register[11] ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.539 ns                 ; 2.718 ns                ;
; 17.821 ns ; 332.01 MHz ( period = 3.012 ns )              ; state_FX[3]  ; Rx_register[10] ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.539 ns                 ; 2.718 ns                ;
; 17.821 ns ; 332.01 MHz ( period = 3.012 ns )              ; state_FX[3]  ; Rx_register[1]  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.539 ns                 ; 2.718 ns                ;
; 17.821 ns ; 332.01 MHz ( period = 3.012 ns )              ; state_FX[3]  ; Rx_register[9]  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.539 ns                 ; 2.718 ns                ;
; 17.821 ns ; 332.01 MHz ( period = 3.012 ns )              ; state_FX[3]  ; Rx_register[5]  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.539 ns                 ; 2.718 ns                ;
; 17.873 ns ; 337.84 MHz ( period = 2.960 ns )              ; state_FX[1]  ; SLOE~reg0       ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.569 ns                 ; 2.696 ns                ;
; 17.994 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; state_FX[1]  ; Rx_register[3]  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.539 ns                 ; 2.545 ns                ;
; 17.994 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; state_FX[1]  ; Rx_register[15] ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.539 ns                 ; 2.545 ns                ;
; 17.994 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; state_FX[1]  ; Rx_register[2]  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.539 ns                 ; 2.545 ns                ;
; 17.994 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; state_FX[1]  ; Rx_register[0]  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.539 ns                 ; 2.545 ns                ;
; 17.994 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; state_FX[1]  ; Rx_register[11] ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.539 ns                 ; 2.545 ns                ;
; 17.994 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; state_FX[1]  ; Rx_register[10] ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.539 ns                 ; 2.545 ns                ;
; 17.994 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; state_FX[1]  ; Rx_register[1]  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.539 ns                 ; 2.545 ns                ;
; 17.994 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; state_FX[1]  ; Rx_register[9]  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.539 ns                 ; 2.545 ns                ;
; 17.994 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; state_FX[1]  ; Rx_register[5]  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.539 ns                 ; 2.545 ns                ;
; 18.073 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; state_FX[2]  ; SLWR~reg0       ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.569 ns                 ; 2.496 ns                ;
; 18.345 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; SLOE~reg0    ; SLOE~reg0       ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.569 ns                 ; 2.224 ns                ;
; 18.388 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; state_FX[3]  ; SLRD~reg0       ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.569 ns                 ; 2.181 ns                ;
; 18.393 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; state_FX[3]  ; SLWR~reg0       ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.569 ns                 ; 2.176 ns                ;
; 18.638 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; state_FX[2]  ; state_FX[1]     ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.569 ns                 ; 1.931 ns                ;
; 18.665 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; state_FX[1]  ; SLWR~reg0       ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.569 ns                 ; 1.904 ns                ;
; 18.667 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; state_FX[1]  ; state_FX[0]     ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.569 ns                 ; 1.902 ns                ;
; 18.756 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; state_FX[0]  ; SLOE~reg0       ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.569 ns                 ; 1.813 ns                ;
; 18.850 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; state_FX[2]  ; state_FX[0]     ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.569 ns                 ; 1.719 ns                ;
; 19.170 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; state_FX[3]  ; state_FX[0]     ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.569 ns                 ; 1.399 ns                ;
; 19.332 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; state_FX[1]  ; state_FX[3]     ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.569 ns                 ; 1.237 ns                ;
; 19.333 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; state_FX[1]  ; state_FX[2]     ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.569 ns                 ; 1.236 ns                ;
; 19.348 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; state_FX[0]  ; state_FX[2]     ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.569 ns                 ; 1.221 ns                ;
; 19.357 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; state_FX[0]  ; state_FX[1]     ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.569 ns                 ; 1.212 ns                ;
; 19.368 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; state_FX[2]  ; SLRD~reg0       ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.569 ns                 ; 1.201 ns                ;
; 19.368 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; state_FX[2]  ; state_FX[3]     ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.569 ns                 ; 1.201 ns                ;
; 19.386 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; spi_clock[1] ; spi_clock[0]    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.569 ns                 ; 1.183 ns                ;
; 19.387 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; spi_clock[1] ; spi_clock[2]    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.569 ns                 ; 1.182 ns                ;
; 19.771 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; state_FX[3]  ; state_FX[2]     ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.569 ns                 ; 0.798 ns                ;
; 19.772 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; state_FX[0]  ; SLRD~reg0       ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.569 ns                 ; 0.797 ns                ;
; 19.772 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; state_FX[0]  ; SLWR~reg0       ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.569 ns                 ; 0.797 ns                ;
; 19.772 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; state_FX[0]  ; state_FX[3]     ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.569 ns                 ; 0.797 ns                ;
; 19.774 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; state_FX[3]  ; state_FX[1]     ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.569 ns                 ; 0.795 ns                ;
; 19.808 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; spi_clock[0] ; spi_clock[1]    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.569 ns                 ; 0.761 ns                ;
; 19.811 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; spi_clock[0] ; spi_clock[2]    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.569 ns                 ; 0.758 ns                ;
; 19.822 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; spi_clock[2] ; spi_clock[0]    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.569 ns                 ; 0.747 ns                ;
; 20.068 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; SLRD~reg0    ; SLRD~reg0       ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.569 ns                 ; 0.501 ns                ;
; 20.068 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; SLWR~reg0    ; SLWR~reg0       ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.569 ns                 ; 0.501 ns                ;
; 20.068 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; state_FX[1]  ; state_FX[1]     ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.569 ns                 ; 0.501 ns                ;
; 20.068 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; state_FX[3]  ; state_FX[3]     ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.569 ns                 ; 0.501 ns                ;
; 20.068 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; state_FX[2]  ; state_FX[2]     ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.569 ns                 ; 0.501 ns                ;
; 20.068 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; state_FX[0]  ; state_FX[0]     ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.569 ns                 ; 0.501 ns                ;
; 20.068 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; spi_clock[0] ; spi_clock[0]    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.569 ns                 ; 0.501 ns                ;
; 20.068 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; spi_clock[1] ; spi_clock[1]    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.569 ns                 ; 0.501 ns                ;
; 20.068 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; spi_clock[2] ; spi_clock[2]    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.569 ns                 ; 0.501 ns                ;
+-----------+-----------------------------------------------+--------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clock'                                                                                                                                                                                                                           ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                ; To                               ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; 0.499 ns                                ; ADF4112_SPI:ADF4112|SPI_LE                          ; ADF4112_SPI:ADF4112|SPI_LE       ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Second_LO_data[8]                                   ; Second_LO_data[8]                ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; ADF4112_SPI:ADF4112|SPI_clock                       ; ADF4112_SPI:ADF4112|SPI_clock    ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SPI2_state[1]                                       ; SPI2_state[1]                    ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SPI2_state[0]                                       ; SPI2_state[0]                    ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SPI2_state[2]                                       ; SPI2_state[2]                    ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SPI2_state[3]                                       ; SPI2_state[3]                    ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; ADF4112_SPI:ADF4112|SPI_state~8                     ; ADF4112_SPI:ADF4112|SPI_state~8  ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; ADF4112_SPI:ADF4112|SPI_state~7                     ; ADF4112_SPI:ADF4112|SPI_state~7  ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; start1                                              ; start1                           ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; start2                                              ; start2                           ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; ADF4112_SPI:ADF4112|ready                           ; ADF4112_SPI:ADF4112|ready        ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SPI_state[3]                                        ; SPI_state[3]                     ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SPI_state[0]                                        ; SPI_state[0]                     ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SPI_state[1]                                        ; SPI_state[1]                     ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.758 ns                                ; SPI2_state[0]                                       ; SPI2_state[2]                    ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 0.760 ns                 ;
; 0.772 ns                                ; SPI_state[0]                                        ; SPI_state[1]                     ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 0.774 ns                 ;
; 0.781 ns                                ; SPI_state[1]                                        ; SPI_state[3]                     ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 0.783 ns                 ;
; 1.065 ns                                ; ADF4112_SPI:ADF4112|SPI_state~7                     ; ADF4112_SPI:ADF4112|SPI_LE       ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.067 ns                 ;
; 1.089 ns                                ; start2                                              ; ADF4112_SPI:ADF4112|SPI_state~7  ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.091 ns                 ;
; 1.132 ns                                ; ADF4112_SPI:ADF4112|bit_count[1]                    ; ADF4112_SPI:ADF4112|bit_count[1] ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.134 ns                 ;
; 1.134 ns                                ; SPI2_state[1]                                       ; First_LO_data[6]                 ; clock      ; clock    ; 0.000 ns                   ; 0.003 ns                   ; 1.137 ns                 ;
; 1.134 ns                                ; SPI2_state[1]                                       ; First_LO_data[14]                ; clock      ; clock    ; 0.000 ns                   ; 0.003 ns                   ; 1.137 ns                 ;
; 1.137 ns                                ; SPI2_state[1]                                       ; First_LO_data[4]                 ; clock      ; clock    ; 0.000 ns                   ; 0.003 ns                   ; 1.140 ns                 ;
; 1.137 ns                                ; SPI2_state[1]                                       ; First_LO_data[2]                 ; clock      ; clock    ; 0.000 ns                   ; 0.003 ns                   ; 1.140 ns                 ;
; 1.138 ns                                ; SPI2_state[1]                                       ; First_LO_data[8]                 ; clock      ; clock    ; 0.000 ns                   ; 0.003 ns                   ; 1.141 ns                 ;
; 1.141 ns                                ; SPI2_state[1]                                       ; First_LO_data[12]                ; clock      ; clock    ; 0.000 ns                   ; 0.003 ns                   ; 1.144 ns                 ;
; 1.142 ns                                ; SPI2_state[1]                                       ; First_LO_data[9]                 ; clock      ; clock    ; 0.000 ns                   ; 0.003 ns                   ; 1.145 ns                 ;
; 1.143 ns                                ; SPI2_state[1]                                       ; First_LO_data[10]                ; clock      ; clock    ; 0.000 ns                   ; 0.003 ns                   ; 1.146 ns                 ;
; 1.167 ns                                ; ADF4112_SPI:ADF4112|bit_count[0]                    ; ADF4112_SPI:ADF4112|bit_count[0] ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.169 ns                 ;
; 1.172 ns                                ; ADF4112_SPI:ADF4112|bit_count[4]                    ; ADF4112_SPI:ADF4112|bit_count[4] ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.174 ns                 ;
; 1.181 ns                                ; ADF4112_SPI:ADF4112|bit_count[3]                    ; ADF4112_SPI:ADF4112|bit_count[3] ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.183 ns                 ;
; 1.182 ns                                ; ADF4112_SPI:ADF4112|bit_count[2]                    ; ADF4112_SPI:ADF4112|bit_count[2] ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.184 ns                 ;
; 1.195 ns                                ; SPI2_state[3]                                       ; start1                           ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.197 ns                 ;
; 1.202 ns                                ; SPI_state[0]                                        ; SPI_state[3]                     ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.204 ns                 ;
; 1.250 ns                                ; start2                                              ; ADF4112_SPI:ADF4112|ready        ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.252 ns                 ;
; 1.259 ns                                ; ADF4112_SPI:ADF4112|SPI_state~8                     ; ADF4112_SPI:ADF4112|SPI_state~7  ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.261 ns                 ;
; 1.265 ns                                ; ADF4112_SPI:ADF4112|SPI_state~8                     ; ADF4112_SPI:ADF4112|SPI_clock    ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.267 ns                 ;
; 1.300 ns                                ; SPI_state[2]                                        ; SPI_state[2]                     ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.302 ns                 ;
; 1.331 ns                                ; ADF4112_SPI:ADF4112|SPI_data                        ; ADF4112_SPI:ADF4112|SPI_data     ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.333 ns                 ;
; 1.412 ns                                ; SPI2_state[0]                                       ; SPI2_state[3]                    ; clock      ; clock    ; 0.000 ns                   ; 0.014 ns                   ; 1.426 ns                 ;
; 1.544 ns                                ; ADF4112_SPI:ADF4112|SPI_state~8                     ; ADF4112_SPI:ADF4112|ready        ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.546 ns                 ;
; 1.562 ns                                ; SPI_state[2]                                        ; Second_LO_data[8]                ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.564 ns                 ;
; 1.645 ns                                ; ADF4112_SPI:ADF4112|bit_count[0]                    ; ADF4112_SPI:ADF4112|bit_count[1] ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.647 ns                 ;
; 1.645 ns                                ; ADF4112_SPI:ADF4112|bit_count[1]                    ; ADF4112_SPI:ADF4112|bit_count[2] ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.647 ns                 ;
; 1.655 ns                                ; start2                                              ; ADF4112_SPI:ADF4112|SPI_LE       ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.657 ns                 ;
; 1.660 ns                                ; ADF4112_SPI:ADF4112|bit_count[2]                    ; ADF4112_SPI:ADF4112|bit_count[3] ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.662 ns                 ;
; 1.681 ns                                ; SPI2_state[0]                                       ; First_LO_data[1]                 ; clock      ; clock    ; 0.000 ns                   ; 0.014 ns                   ; 1.695 ns                 ;
; 1.693 ns                                ; ADF4112_SPI:ADF4112|bit_count[3]                    ; ADF4112_SPI:ADF4112|bit_count[4] ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.695 ns                 ;
; 1.731 ns                                ; ADF4112_SPI:ADF4112|bit_count[1]                    ; ADF4112_SPI:ADF4112|bit_count[3] ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.733 ns                 ;
; 1.731 ns                                ; ADF4112_SPI:ADF4112|bit_count[0]                    ; ADF4112_SPI:ADF4112|bit_count[2] ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.733 ns                 ;
; 1.745 ns                                ; SPI_state[1]                                        ; SPI_state[0]                     ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.747 ns                 ;
; 1.746 ns                                ; ADF4112_SPI:ADF4112|bit_count[2]                    ; ADF4112_SPI:ADF4112|bit_count[4] ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.748 ns                 ;
; 1.817 ns                                ; ADF4112_SPI:ADF4112|bit_count[1]                    ; ADF4112_SPI:ADF4112|bit_count[4] ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.819 ns                 ;
; 1.817 ns                                ; ADF4112_SPI:ADF4112|bit_count[0]                    ; ADF4112_SPI:ADF4112|bit_count[3] ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.819 ns                 ;
; 1.825 ns                                ; ADF4112_SPI:ADF4112|SPI_state~8                     ; ADF4112_SPI:ADF4112|SPI_LE       ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.827 ns                 ;
; 1.840 ns                                ; SPI2_state[1]                                       ; First_LO_data[16]                ; clock      ; clock    ; 0.000 ns                   ; -0.010 ns                  ; 1.830 ns                 ;
; 1.843 ns                                ; SPI2_state[1]                                       ; First_LO_data[15]                ; clock      ; clock    ; 0.000 ns                   ; -0.010 ns                  ; 1.833 ns                 ;
; 1.843 ns                                ; SPI2_state[1]                                       ; First_LO_data[17]                ; clock      ; clock    ; 0.000 ns                   ; -0.010 ns                  ; 1.833 ns                 ;
; 1.883 ns                                ; SPI_state[3]                                        ; Second_LO_data[8]                ; clock      ; clock    ; 0.000 ns                   ; 0.008 ns                   ; 1.891 ns                 ;
; 1.885 ns                                ; ADF4112_SPI:ADF4112|SPI_state~7                     ; ADF4112_SPI:ADF4112|SPI_state~8  ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.887 ns                 ;
; 1.888 ns                                ; ADF4112_SPI:ADF4112|SPI_state~7                     ; ADF4112_SPI:ADF4112|SPI_clock    ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.890 ns                 ;
; 1.899 ns                                ; SPI2_state[3]                                       ; First_LO_data[1]                 ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.901 ns                 ;
; 1.903 ns                                ; ADF4112_SPI:ADF4112|bit_count[0]                    ; ADF4112_SPI:ADF4112|bit_count[4] ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.905 ns                 ;
; 1.914 ns                                ; ADF4112_SPI:ADF4112|ready                           ; start2                           ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 1.916 ns                 ;
; 1.921 ns                                ; SPI2_state[1]                                       ; First_LO_data[3]                 ; clock      ; clock    ; 0.000 ns                   ; -0.024 ns                  ; 1.897 ns                 ;
; 1.922 ns                                ; SPI_state[0]                                        ; Second_LO_data[3]                ; clock      ; clock    ; 0.000 ns                   ; -0.012 ns                  ; 1.910 ns                 ;
; 1.922 ns                                ; SPI2_state[1]                                       ; First_LO_data[11]                ; clock      ; clock    ; 0.000 ns                   ; -0.024 ns                  ; 1.898 ns                 ;
; 1.924 ns                                ; SPI2_state[1]                                       ; First_LO_data[5]                 ; clock      ; clock    ; 0.000 ns                   ; -0.024 ns                  ; 1.900 ns                 ;
; 1.925 ns                                ; SPI2_state[1]                                       ; First_LO_data[7]                 ; clock      ; clock    ; 0.000 ns                   ; -0.024 ns                  ; 1.901 ns                 ;
; 1.926 ns                                ; SPI2_state[1]                                       ; First_LO_data[13]                ; clock      ; clock    ; 0.000 ns                   ; -0.024 ns                  ; 1.902 ns                 ;
; 1.928 ns                                ; SPI2_state[1]                                       ; First_LO_data[1]                 ; clock      ; clock    ; 0.000 ns                   ; 0.004 ns                   ; 1.932 ns                 ;
; 1.956 ns                                ; SPI_state[0]                                        ; Second_LO_data[5]                ; clock      ; clock    ; 0.000 ns                   ; -0.012 ns                  ; 1.944 ns                 ;
; 1.968 ns                                ; SPI_state[2]                                        ; SPI_state[0]                     ; clock      ; clock    ; 0.000 ns                   ; -0.004 ns                  ; 1.964 ns                 ;
; 1.971 ns                                ; SPI_state[0]                                        ; Second_LO_data[0]                ; clock      ; clock    ; 0.000 ns                   ; -0.012 ns                  ; 1.959 ns                 ;
; 1.978 ns                                ; SPI_state[2]                                        ; SPI_state[3]                     ; clock      ; clock    ; 0.000 ns                   ; -0.004 ns                  ; 1.974 ns                 ;
; 1.980 ns                                ; SPI_state[2]                                        ; SPI_state[1]                     ; clock      ; clock    ; 0.000 ns                   ; -0.004 ns                  ; 1.976 ns                 ;
; 2.055 ns                                ; SPI_state[3]                                        ; SPI_state[0]                     ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 2.057 ns                 ;
; 2.063 ns                                ; SPI2_state[3]                                       ; SPI2_state[0]                    ; clock      ; clock    ; 0.000 ns                   ; -0.010 ns                  ; 2.053 ns                 ;
; 2.085 ns                                ; SPI2_state[3]                                       ; SPI2_state[1]                    ; clock      ; clock    ; 0.000 ns                   ; 0.000 ns                   ; 2.085 ns                 ;
; 2.112 ns                                ; SPI_state[0]                                        ; Second_LO_data[8]                ; clock      ; clock    ; 0.000 ns                   ; 0.008 ns                   ; 2.120 ns                 ;
; 2.118 ns                                ; SPI2_state[0]                                       ; First_LO_data[5]                 ; clock      ; clock    ; 0.000 ns                   ; -0.014 ns                  ; 2.104 ns                 ;
; 2.119 ns                                ; SPI_state[0]                                        ; SPI_state[2]                     ; clock      ; clock    ; 0.000 ns                   ; 0.008 ns                   ; 2.127 ns                 ;
; 2.151 ns                                ; SPI2_state[0]                                       ; First_LO_data[20]                ; clock      ; clock    ; 0.000 ns                   ; -0.014 ns                  ; 2.137 ns                 ;
; 2.160 ns                                ; SPI_state[3]                                        ; SPI_state[2]                     ; clock      ; clock    ; 0.000 ns                   ; 0.008 ns                   ; 2.168 ns                 ;
; 2.172 ns                                ; SPI2_state[0]                                       ; First_LO_data[13]                ; clock      ; clock    ; 0.000 ns                   ; -0.014 ns                  ; 2.158 ns                 ;
; 2.207 ns                                ; SPI_state[1]                                        ; Second_LO_data[3]                ; clock      ; clock    ; 0.000 ns                   ; -0.012 ns                  ; 2.195 ns                 ;
; 2.209 ns                                ; ADF4112_SPI:ADF4112|SPI_state~8                     ; ADF4112_SPI:ADF4112|SPI_data     ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 2.211 ns                 ;
; 2.216 ns                                ; SPI2_state[0]                                       ; First_LO_data[17]                ; clock      ; clock    ; 0.000 ns                   ; 0.000 ns                   ; 2.216 ns                 ;
; 2.241 ns                                ; ADF4112_SPI:ADF4112|bit_count[4]                    ; ADF4112_SPI:ADF4112|SPI_data     ; clock      ; clock    ; 0.000 ns                   ; 0.009 ns                   ; 2.250 ns                 ;
; 2.243 ns                                ; SPI_state[2]                                        ; start2                           ; clock      ; clock    ; 0.000 ns                   ; 0.006 ns                   ; 2.249 ns                 ;
; 2.244 ns                                ; SPI_state[3]                                        ; SPI_state[1]                     ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 2.246 ns                 ;
; 2.254 ns                                ; SPI2_state[0]                                       ; First_LO_data[15]                ; clock      ; clock    ; 0.000 ns                   ; 0.000 ns                   ; 2.254 ns                 ;
; 2.255 ns                                ; SPI2_state[0]                                       ; First_LO_data[16]                ; clock      ; clock    ; 0.000 ns                   ; 0.000 ns                   ; 2.255 ns                 ;
; 2.257 ns                                ; SPI2_state[0]                                       ; SPI2_state[1]                    ; clock      ; clock    ; 0.000 ns                   ; 0.012 ns                   ; 2.269 ns                 ;
; 2.319 ns                                ; SPI2_state[0]                                       ; First_LO_data[11]                ; clock      ; clock    ; 0.000 ns                   ; -0.014 ns                  ; 2.305 ns                 ;
; 2.323 ns                                ; SPI2_state[0]                                       ; First_LO_data[7]                 ; clock      ; clock    ; 0.000 ns                   ; -0.014 ns                  ; 2.309 ns                 ;
; 2.329 ns                                ; SPI2_state[1]                                       ; SPI2_state[2]                    ; clock      ; clock    ; 0.000 ns                   ; -0.008 ns                  ; 2.321 ns                 ;
; 2.336 ns                                ; SPI2_state[1]                                       ; start1                           ; clock      ; clock    ; 0.000 ns                   ; 0.004 ns                   ; 2.340 ns                 ;
; 2.393 ns                                ; ADF4112_SPI:ADF4112|SPI_state~7                     ; ADF4112_SPI:ADF4112|ready        ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 2.395 ns                 ;
; 2.443 ns                                ; SPI2_state[0]                                       ; First_LO_data[2]                 ; clock      ; clock    ; 0.000 ns                   ; 0.013 ns                   ; 2.456 ns                 ;
; 2.444 ns                                ; SPI2_state[0]                                       ; First_LO_data[4]                 ; clock      ; clock    ; 0.000 ns                   ; 0.013 ns                   ; 2.457 ns                 ;
; 2.445 ns                                ; SPI2_state[0]                                       ; First_LO_data[8]                 ; clock      ; clock    ; 0.000 ns                   ; 0.013 ns                   ; 2.458 ns                 ;
; 2.448 ns                                ; SPI2_state[0]                                       ; First_LO_data[12]                ; clock      ; clock    ; 0.000 ns                   ; 0.013 ns                   ; 2.461 ns                 ;
; 2.450 ns                                ; SPI2_state[0]                                       ; First_LO_data[0]                 ; clock      ; clock    ; 0.000 ns                   ; 0.013 ns                   ; 2.463 ns                 ;
; 2.459 ns                                ; ADF4112_SPI:ADF4112|ready                           ; SPI_state[0]                     ; clock      ; clock    ; 0.000 ns                   ; -0.008 ns                  ; 2.451 ns                 ;
; 2.471 ns                                ; SPI2_state[0]                                       ; First_LO_data[3]                 ; clock      ; clock    ; 0.000 ns                   ; -0.014 ns                  ; 2.457 ns                 ;
; 2.474 ns                                ; ADF4112_SPI:ADF4112|ready                           ; SPI_state[2]                     ; clock      ; clock    ; 0.000 ns                   ; -0.002 ns                  ; 2.472 ns                 ;
; 2.488 ns                                ; SPI_state[1]                                        ; Second_LO_data[1]                ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 2.490 ns                 ;
; 2.508 ns                                ; SPI2_state[2]                                       ; start1                           ; clock      ; clock    ; 0.000 ns                   ; 0.014 ns                   ; 2.522 ns                 ;
; 2.512 ns                                ; SPI2_state[0]                                       ; start1                           ; clock      ; clock    ; 0.000 ns                   ; 0.014 ns                   ; 2.526 ns                 ;
; 2.591 ns                                ; SPI_state[1]                                        ; SPI_state[2]                     ; clock      ; clock    ; 0.000 ns                   ; 0.008 ns                   ; 2.599 ns                 ;
; 2.594 ns                                ; SPI2_state[3]                                       ; First_LO_data[0]                 ; clock      ; clock    ; 0.000 ns                   ; 0.001 ns                   ; 2.595 ns                 ;
; 2.594 ns                                ; SPI2_state[3]                                       ; First_LO_data[4]                 ; clock      ; clock    ; 0.000 ns                   ; 0.001 ns                   ; 2.595 ns                 ;
; 2.594 ns                                ; SPI2_state[3]                                       ; First_LO_data[12]                ; clock      ; clock    ; 0.000 ns                   ; 0.001 ns                   ; 2.595 ns                 ;
; 2.594 ns                                ; SPI2_state[3]                                       ; First_LO_data[8]                 ; clock      ; clock    ; 0.000 ns                   ; 0.001 ns                   ; 2.595 ns                 ;
; 2.594 ns                                ; SPI2_state[0]                                       ; First_LO_data[6]                 ; clock      ; clock    ; 0.000 ns                   ; 0.013 ns                   ; 2.607 ns                 ;
; 2.594 ns                                ; SPI2_state[3]                                       ; First_LO_data[6]                 ; clock      ; clock    ; 0.000 ns                   ; 0.001 ns                   ; 2.595 ns                 ;
; 2.594 ns                                ; SPI2_state[3]                                       ; First_LO_data[2]                 ; clock      ; clock    ; 0.000 ns                   ; 0.001 ns                   ; 2.595 ns                 ;
; 2.594 ns                                ; SPI2_state[3]                                       ; First_LO_data[9]                 ; clock      ; clock    ; 0.000 ns                   ; 0.001 ns                   ; 2.595 ns                 ;
; 2.594 ns                                ; SPI2_state[3]                                       ; First_LO_data[14]                ; clock      ; clock    ; 0.000 ns                   ; 0.001 ns                   ; 2.595 ns                 ;
; 2.594 ns                                ; SPI2_state[3]                                       ; First_LO_data[10]                ; clock      ; clock    ; 0.000 ns                   ; 0.001 ns                   ; 2.595 ns                 ;
; 2.601 ns                                ; SPI2_state[0]                                       ; First_LO_data[9]                 ; clock      ; clock    ; 0.000 ns                   ; 0.013 ns                   ; 2.614 ns                 ;
; 2.603 ns                                ; SPI2_state[0]                                       ; First_LO_data[10]                ; clock      ; clock    ; 0.000 ns                   ; 0.013 ns                   ; 2.616 ns                 ;
; 2.617 ns                                ; SPI_state[1]                                        ; Second_LO_data[8]                ; clock      ; clock    ; 0.000 ns                   ; 0.008 ns                   ; 2.625 ns                 ;
; 2.630 ns                                ; SPI2_state[0]                                       ; First_LO_data[14]                ; clock      ; clock    ; 0.000 ns                   ; 0.013 ns                   ; 2.643 ns                 ;
; 2.673 ns                                ; start1                                              ; ADF4112_SPI:ADF4112|SPI_state~7  ; clock      ; clock    ; 0.000 ns                   ; -0.002 ns                  ; 2.671 ns                 ;
; 2.675 ns                                ; start1                                              ; ADF4112_SPI:ADF4112|ready        ; clock      ; clock    ; 0.000 ns                   ; -0.002 ns                  ; 2.673 ns                 ;
; 2.687 ns                                ; SPI_state[3]                                        ; start2                           ; clock      ; clock    ; 0.000 ns                   ; 0.012 ns                   ; 2.699 ns                 ;
; 2.748 ns                                ; SPI2_state[1]                                       ; SPI2_state[3]                    ; clock      ; clock    ; 0.000 ns                   ; 0.004 ns                   ; 2.752 ns                 ;
; 2.793 ns                                ; SPI_state[0]                                        ; start2                           ; clock      ; clock    ; 0.000 ns                   ; 0.012 ns                   ; 2.805 ns                 ;
; 2.823 ns                                ; ADF4112_SPI:ADF4112|bit_count[4]                    ; ADF4112_SPI:ADF4112|SPI_state~8  ; clock      ; clock    ; 0.000 ns                   ; 0.009 ns                   ; 2.832 ns                 ;
; 2.824 ns                                ; ADF4112_SPI:ADF4112|bit_count[4]                    ; ADF4112_SPI:ADF4112|SPI_LE       ; clock      ; clock    ; 0.000 ns                   ; 0.009 ns                   ; 2.833 ns                 ;
; 2.862 ns                                ; SPI_state[0]                                        ; Second_LO_data[1]                ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 2.864 ns                 ;
; 2.877 ns                                ; SPI_state[1]                                        ; Second_LO_data[0]                ; clock      ; clock    ; 0.000 ns                   ; -0.012 ns                  ; 2.865 ns                 ;
; 2.877 ns                                ; SPI_state[1]                                        ; Second_LO_data[5]                ; clock      ; clock    ; 0.000 ns                   ; -0.012 ns                  ; 2.865 ns                 ;
; 2.882 ns                                ; SPI2_state[2]                                       ; SPI2_state[0]                    ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 2.884 ns                 ;
; 2.884 ns                                ; ADF4112_SPI:ADF4112|ready                           ; SPI_state[1]                     ; clock      ; clock    ; 0.000 ns                   ; -0.008 ns                  ; 2.876 ns                 ;
; 2.904 ns                                ; SPI2_state[2]                                       ; SPI2_state[1]                    ; clock      ; clock    ; 0.000 ns                   ; 0.012 ns                   ; 2.916 ns                 ;
; 2.905 ns                                ; ADF4112_SPI:ADF4112|bit_count[3]                    ; ADF4112_SPI:ADF4112|SPI_state~8  ; clock      ; clock    ; 0.000 ns                   ; 0.009 ns                   ; 2.914 ns                 ;
; 2.906 ns                                ; ADF4112_SPI:ADF4112|bit_count[3]                    ; ADF4112_SPI:ADF4112|SPI_LE       ; clock      ; clock    ; 0.000 ns                   ; 0.009 ns                   ; 2.915 ns                 ;
; 2.925 ns                                ; SPI2_state[2]                                       ; SPI2_state[3]                    ; clock      ; clock    ; 0.000 ns                   ; 0.014 ns                   ; 2.939 ns                 ;
; 2.946 ns                                ; ADF4112_SPI:ADF4112|SPI_state~7                     ; ADF4112_SPI:ADF4112|SPI_data     ; clock      ; clock    ; 0.000 ns                   ; 0.002 ns                   ; 2.948 ns                 ;
; 2.954 ns                                ; SPI2_state[3]                                       ; SPI2_state[2]                    ; clock      ; clock    ; 0.000 ns                   ; -0.010 ns                  ; 2.944 ns                 ;
; 2.996 ns                                ; SPI2_state[3]                                       ; First_LO_data[16]                ; clock      ; clock    ; 0.000 ns                   ; -0.012 ns                  ; 2.984 ns                 ;
; 2.996 ns                                ; SPI2_state[3]                                       ; First_LO_data[15]                ; clock      ; clock    ; 0.000 ns                   ; -0.012 ns                  ; 2.984 ns                 ;
; 2.996 ns                                ; SPI2_state[3]                                       ; First_LO_data[17]                ; clock      ; clock    ; 0.000 ns                   ; -0.012 ns                  ; 2.984 ns                 ;
; 3.008 ns                                ; SPI2_state[3]                                       ; Previous_Rx_Register[0]          ; clock      ; clock    ; 0.000 ns                   ; -0.012 ns                  ; 2.996 ns                 ;
; 3.008 ns                                ; SPI2_state[3]                                       ; Previous_Rx_Register[2]          ; clock      ; clock    ; 0.000 ns                   ; -0.012 ns                  ; 2.996 ns                 ;
; 3.008 ns                                ; SPI2_state[3]                                       ; Previous_Rx_Register[11]         ; clock      ; clock    ; 0.000 ns                   ; -0.012 ns                  ; 2.996 ns                 ;
; 3.008 ns                                ; SPI2_state[3]                                       ; Previous_Rx_Register[10]         ; clock      ; clock    ; 0.000 ns                   ; -0.012 ns                  ; 2.996 ns                 ;
; 3.008 ns                                ; SPI2_state[3]                                       ; Previous_Rx_Register[1]          ; clock      ; clock    ; 0.000 ns                   ; -0.012 ns                  ; 2.996 ns                 ;
; 3.027 ns                                ; ADF4112_SPI:ADF4112|SPI_state~8                     ; ADF4112_SPI:ADF4112|bit_count[0] ; clock      ; clock    ; 0.000 ns                   ; -0.005 ns                  ; 3.022 ns                 ;
; 3.027 ns                                ; ADF4112_SPI:ADF4112|SPI_state~8                     ; ADF4112_SPI:ADF4112|bit_count[1] ; clock      ; clock    ; 0.000 ns                   ; -0.005 ns                  ; 3.022 ns                 ;
; 3.027 ns                                ; ADF4112_SPI:ADF4112|SPI_state~8                     ; ADF4112_SPI:ADF4112|bit_count[4] ; clock      ; clock    ; 0.000 ns                   ; -0.005 ns                  ; 3.022 ns                 ;
; 3.027 ns                                ; ADF4112_SPI:ADF4112|SPI_state~8                     ; ADF4112_SPI:ADF4112|bit_count[3] ; clock      ; clock    ; 0.000 ns                   ; -0.005 ns                  ; 3.022 ns                 ;
; 3.027 ns                                ; ADF4112_SPI:ADF4112|SPI_state~8                     ; ADF4112_SPI:ADF4112|bit_count[2] ; clock      ; clock    ; 0.000 ns                   ; -0.005 ns                  ; 3.022 ns                 ;
; 3.184 ns                                ; start2                                              ; ADF4112_SPI:ADF4112|bit_count[0] ; clock      ; clock    ; 0.000 ns                   ; -0.005 ns                  ; 3.179 ns                 ;
; 3.184 ns                                ; start2                                              ; ADF4112_SPI:ADF4112|bit_count[1] ; clock      ; clock    ; 0.000 ns                   ; -0.005 ns                  ; 3.179 ns                 ;
; 3.184 ns                                ; start2                                              ; ADF4112_SPI:ADF4112|bit_count[4] ; clock      ; clock    ; 0.000 ns                   ; -0.005 ns                  ; 3.179 ns                 ;
; 3.184 ns                                ; start2                                              ; ADF4112_SPI:ADF4112|bit_count[3] ; clock      ; clock    ; 0.000 ns                   ; -0.005 ns                  ; 3.179 ns                 ;
; 3.184 ns                                ; start2                                              ; ADF4112_SPI:ADF4112|bit_count[2] ; clock      ; clock    ; 0.000 ns                   ; -0.005 ns                  ; 3.179 ns                 ;
; 3.239 ns                                ; start1                                              ; ADF4112_SPI:ADF4112|SPI_LE       ; clock      ; clock    ; 0.000 ns                   ; -0.002 ns                  ; 3.237 ns                 ;
; 3.252 ns                                ; SPI2_state[1]                                       ; SPI2_state[0]                    ; clock      ; clock    ; 0.000 ns                   ; -0.008 ns                  ; 3.244 ns                 ;
; 3.257 ns                                ; SPI_state[1]                                        ; start2                           ; clock      ; clock    ; 0.000 ns                   ; 0.012 ns                   ; 3.269 ns                 ;
; 3.266 ns                                ; ADF4112_SPI:ADF4112|bit_count[2]                    ; ADF4112_SPI:ADF4112|SPI_state~8  ; clock      ; clock    ; 0.000 ns                   ; 0.009 ns                   ; 3.275 ns                 ;
; 3.267 ns                                ; ADF4112_SPI:ADF4112|bit_count[2]                    ; ADF4112_SPI:ADF4112|SPI_LE       ; clock      ; clock    ; 0.000 ns                   ; 0.009 ns                   ; 3.276 ns                 ;
; 3.383 ns                                ; SPI_state[2]                                        ; Second_LO_data[1]                ; clock      ; clock    ; 0.000 ns                   ; -0.004 ns                  ; 3.379 ns                 ;
; 3.401 ns                                ; SPI2_state[3]                                       ; Previous_Rx_Register[3]          ; clock      ; clock    ; 0.000 ns                   ; -0.012 ns                  ; 3.389 ns                 ;
; 3.401 ns                                ; SPI2_state[3]                                       ; Previous_Rx_Register[15]         ; clock      ; clock    ; 0.000 ns                   ; -0.012 ns                  ; 3.389 ns                 ;
; 3.412 ns                                ; SPI2_state[2]                                       ; First_LO_data[1]                 ; clock      ; clock    ; 0.000 ns                   ; 0.014 ns                   ; 3.426 ns                 ;
; 3.417 ns                                ; SPI2_state[3]                                       ; Previous_Rx_Register[12]         ; clock      ; clock    ; 0.000 ns                   ; -0.012 ns                  ; 3.405 ns                 ;
; 3.417 ns                                ; SPI2_state[3]                                       ; Previous_Rx_Register[4]          ; clock      ; clock    ; 0.000 ns                   ; -0.012 ns                  ; 3.405 ns                 ;
; 3.417 ns                                ; SPI2_state[3]                                       ; Previous_Rx_Register[9]          ; clock      ; clock    ; 0.000 ns                   ; -0.012 ns                  ; 3.405 ns                 ;
; 3.417 ns                                ; SPI2_state[3]                                       ; Previous_Rx_Register[8]          ; clock      ; clock    ; 0.000 ns                   ; -0.012 ns                  ; 3.405 ns                 ;
; 3.417 ns                                ; SPI2_state[3]                                       ; Previous_Rx_Register[5]          ; clock      ; clock    ; 0.000 ns                   ; -0.012 ns                  ; 3.405 ns                 ;
; 3.417 ns                                ; SPI2_state[3]                                       ; Previous_Rx_Register[14]         ; clock      ; clock    ; 0.000 ns                   ; -0.012 ns                  ; 3.405 ns                 ;
; 3.417 ns                                ; SPI2_state[3]                                       ; Previous_Rx_Register[6]          ; clock      ; clock    ; 0.000 ns                   ; -0.012 ns                  ; 3.405 ns                 ;
; 3.417 ns                                ; SPI2_state[3]                                       ; Previous_Rx_Register[13]         ; clock      ; clock    ; 0.000 ns                   ; -0.012 ns                  ; 3.405 ns                 ;
; 3.417 ns                                ; SPI2_state[3]                                       ; Previous_Rx_Register[7]          ; clock      ; clock    ; 0.000 ns                   ; -0.012 ns                  ; 3.405 ns                 ;
; 3.428 ns                                ; SPI2_state[3]                                       ; First_LO_data[3]                 ; clock      ; clock    ; 0.000 ns                   ; -0.026 ns                  ; 3.402 ns                 ;
; 3.428 ns                                ; SPI2_state[3]                                       ; First_LO_data[7]                 ; clock      ; clock    ; 0.000 ns                   ; -0.026 ns                  ; 3.402 ns                 ;
; 3.428 ns                                ; SPI2_state[3]                                       ; First_LO_data[11]                ; clock      ; clock    ; 0.000 ns                   ; -0.026 ns                  ; 3.402 ns                 ;
; 3.428 ns                                ; SPI2_state[3]                                       ; First_LO_data[5]                 ; clock      ; clock    ; 0.000 ns                   ; -0.026 ns                  ; 3.402 ns                 ;
; 3.428 ns                                ; SPI2_state[3]                                       ; First_LO_data[20]                ; clock      ; clock    ; 0.000 ns                   ; -0.026 ns                  ; 3.402 ns                 ;
; 3.428 ns                                ; SPI2_state[3]                                       ; First_LO_data[13]                ; clock      ; clock    ; 0.000 ns                   ; -0.026 ns                  ; 3.402 ns                 ;
; 3.462 ns                                ; ADF4112_SPI:ADF4112|ready                           ; Second_LO_data[8]                ; clock      ; clock    ; 0.000 ns                   ; -0.002 ns                  ; 3.460 ns                 ;
; 3.544 ns                                ; SPI2_state[1]                                       ; First_LO_data[0]                 ; clock      ; clock    ; 0.000 ns                   ; 0.003 ns                   ; 3.547 ns                 ;
; 3.610 ns                                ; Previous_Rx_Register[14]                            ; SPI2_state[2]                    ; clock      ; clock    ; 0.000 ns                   ; 0.004 ns                   ; 3.614 ns                 ;
; 3.669 ns                                ; Previous_Rx_Register[5]                             ; SPI2_state[2]                    ; clock      ; clock    ; 0.000 ns                   ; 0.004 ns                   ; 3.673 ns                 ;
; 3.709 ns                                ; ADF4112_SPI:ADF4112|bit_count[3]                    ; ADF4112_SPI:ADF4112|SPI_data     ; clock      ; clock    ; 0.000 ns                   ; 0.009 ns                   ; 3.718 ns                 ;
; 3.734 ns                                ; ADF4112_SPI:ADF4112|SPI_state~7                     ; ADF4112_SPI:ADF4112|bit_count[0] ; clock      ; clock    ; 0.000 ns                   ; -0.005 ns                  ; 3.729 ns                 ;
; 3.734 ns                                ; ADF4112_SPI:ADF4112|SPI_state~7                     ; ADF4112_SPI:ADF4112|bit_count[1] ; clock      ; clock    ; 0.000 ns                   ; -0.005 ns                  ; 3.729 ns                 ;
; 3.734 ns                                ; ADF4112_SPI:ADF4112|SPI_state~7                     ; ADF4112_SPI:ADF4112|bit_count[4] ; clock      ; clock    ; 0.000 ns                   ; -0.005 ns                  ; 3.729 ns                 ;
; 3.734 ns                                ; ADF4112_SPI:ADF4112|SPI_state~7                     ; ADF4112_SPI:ADF4112|bit_count[3] ; clock      ; clock    ; 0.000 ns                   ; -0.005 ns                  ; 3.729 ns                 ;
; 3.734 ns                                ; ADF4112_SPI:ADF4112|SPI_state~7                     ; ADF4112_SPI:ADF4112|bit_count[2] ; clock      ; clock    ; 0.000 ns                   ; -0.005 ns                  ; 3.729 ns                 ;
; 3.737 ns                                ; Previous_Rx_Register[14]                            ; SPI2_state[3]                    ; clock      ; clock    ; 0.000 ns                   ; 0.016 ns                   ; 3.753 ns                 ;
; 3.772 ns                                ; SPI_state[2]                                        ; Second_LO_data[3]                ; clock      ; clock    ; 0.000 ns                   ; -0.018 ns                  ; 3.754 ns                 ;
; 3.772 ns                                ; SPI_state[2]                                        ; Second_LO_data[0]                ; clock      ; clock    ; 0.000 ns                   ; -0.018 ns                  ; 3.754 ns                 ;
; 3.772 ns                                ; SPI_state[2]                                        ; Second_LO_data[5]                ; clock      ; clock    ; 0.000 ns                   ; -0.018 ns                  ; 3.754 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                  ;            ;          ;                            ;                            ;                          ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'IFCLK'                                                                                                                                         ;
+---------------+--------------+-----------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack ; From         ; To              ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+---------------+--------------+-----------------+------------+----------+----------------------------+----------------------------+--------------------------+
; 0.499 ns      ; SLOE~reg0    ; SLOE~reg0       ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns      ; SLRD~reg0    ; SLRD~reg0       ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns      ; SLWR~reg0    ; SLWR~reg0       ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns      ; state_FX[1]  ; state_FX[1]     ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns      ; state_FX[3]  ; state_FX[3]     ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns      ; state_FX[2]  ; state_FX[2]     ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns      ; state_FX[0]  ; state_FX[0]     ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns      ; spi_clock[0] ; spi_clock[0]    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns      ; spi_clock[1] ; spi_clock[1]    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns      ; spi_clock[2] ; spi_clock[2]    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.745 ns      ; spi_clock[2] ; spi_clock[0]    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.747 ns                 ;
; 0.756 ns      ; spi_clock[0] ; spi_clock[2]    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.758 ns                 ;
; 0.759 ns      ; spi_clock[0] ; spi_clock[1]    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.761 ns                 ;
; 0.768 ns      ; state_FX[2]  ; SLOE~reg0       ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.770 ns                 ;
; 0.793 ns      ; state_FX[3]  ; state_FX[1]     ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.795 ns                 ;
; 0.795 ns      ; state_FX[0]  ; SLRD~reg0       ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.797 ns                 ;
; 0.795 ns      ; state_FX[0]  ; SLWR~reg0       ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.797 ns                 ;
; 0.795 ns      ; state_FX[0]  ; state_FX[3]     ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.797 ns                 ;
; 0.796 ns      ; state_FX[3]  ; state_FX[2]     ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.798 ns                 ;
; 1.180 ns      ; spi_clock[1] ; spi_clock[2]    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.182 ns                 ;
; 1.181 ns      ; spi_clock[1] ; spi_clock[0]    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.183 ns                 ;
; 1.199 ns      ; state_FX[2]  ; SLRD~reg0       ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.201 ns                 ;
; 1.199 ns      ; state_FX[2]  ; state_FX[3]     ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.201 ns                 ;
; 1.210 ns      ; state_FX[0]  ; state_FX[1]     ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.212 ns                 ;
; 1.219 ns      ; state_FX[0]  ; state_FX[2]     ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.221 ns                 ;
; 1.234 ns      ; state_FX[1]  ; state_FX[2]     ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.236 ns                 ;
; 1.235 ns      ; state_FX[1]  ; state_FX[3]     ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.237 ns                 ;
; 1.397 ns      ; state_FX[3]  ; state_FX[0]     ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.399 ns                 ;
; 1.717 ns      ; state_FX[2]  ; state_FX[0]     ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.719 ns                 ;
; 1.811 ns      ; state_FX[0]  ; SLOE~reg0       ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.813 ns                 ;
; 1.839 ns      ; state_FX[3]  ; SLOE~reg0       ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.841 ns                 ;
; 1.900 ns      ; state_FX[1]  ; state_FX[0]     ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.902 ns                 ;
; 1.902 ns      ; state_FX[1]  ; SLWR~reg0       ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.904 ns                 ;
; 1.929 ns      ; state_FX[2]  ; state_FX[1]     ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.931 ns                 ;
; 2.174 ns      ; state_FX[3]  ; SLWR~reg0       ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 2.176 ns                 ;
; 2.179 ns      ; state_FX[3]  ; SLRD~reg0       ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 2.181 ns                 ;
; 2.494 ns      ; state_FX[2]  ; SLWR~reg0       ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 2.496 ns                 ;
; 2.573 ns      ; state_FX[1]  ; Rx_register[3]  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.028 ns                  ; 2.545 ns                 ;
; 2.573 ns      ; state_FX[1]  ; Rx_register[15] ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.028 ns                  ; 2.545 ns                 ;
; 2.573 ns      ; state_FX[1]  ; Rx_register[2]  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.028 ns                  ; 2.545 ns                 ;
; 2.573 ns      ; state_FX[1]  ; Rx_register[0]  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.028 ns                  ; 2.545 ns                 ;
; 2.573 ns      ; state_FX[1]  ; Rx_register[11] ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.028 ns                  ; 2.545 ns                 ;
; 2.573 ns      ; state_FX[1]  ; Rx_register[10] ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.028 ns                  ; 2.545 ns                 ;
; 2.573 ns      ; state_FX[1]  ; Rx_register[1]  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.028 ns                  ; 2.545 ns                 ;
; 2.573 ns      ; state_FX[1]  ; Rx_register[9]  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.028 ns                  ; 2.545 ns                 ;
; 2.573 ns      ; state_FX[1]  ; Rx_register[5]  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.028 ns                  ; 2.545 ns                 ;
; 2.694 ns      ; state_FX[1]  ; SLOE~reg0       ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 2.696 ns                 ;
; 2.746 ns      ; state_FX[3]  ; Rx_register[3]  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.028 ns                  ; 2.718 ns                 ;
; 2.746 ns      ; state_FX[3]  ; Rx_register[15] ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.028 ns                  ; 2.718 ns                 ;
; 2.746 ns      ; state_FX[3]  ; Rx_register[2]  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.028 ns                  ; 2.718 ns                 ;
; 2.746 ns      ; state_FX[3]  ; Rx_register[0]  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.028 ns                  ; 2.718 ns                 ;
; 2.746 ns      ; state_FX[3]  ; Rx_register[11] ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.028 ns                  ; 2.718 ns                 ;
; 2.746 ns      ; state_FX[3]  ; Rx_register[10] ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.028 ns                  ; 2.718 ns                 ;
; 2.746 ns      ; state_FX[3]  ; Rx_register[1]  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.028 ns                  ; 2.718 ns                 ;
; 2.746 ns      ; state_FX[3]  ; Rx_register[9]  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.028 ns                  ; 2.718 ns                 ;
; 2.746 ns      ; state_FX[3]  ; Rx_register[5]  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.028 ns                  ; 2.718 ns                 ;
; 2.798 ns      ; state_FX[1]  ; Rx_register[12] ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.030 ns                  ; 2.768 ns                 ;
; 2.798 ns      ; state_FX[1]  ; Rx_register[4]  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.030 ns                  ; 2.768 ns                 ;
; 2.798 ns      ; state_FX[1]  ; Rx_register[8]  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.030 ns                  ; 2.768 ns                 ;
; 2.798 ns      ; state_FX[1]  ; Rx_register[6]  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.030 ns                  ; 2.768 ns                 ;
; 2.798 ns      ; state_FX[1]  ; Rx_register[14] ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.030 ns                  ; 2.768 ns                 ;
; 2.798 ns      ; state_FX[1]  ; Rx_register[13] ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.030 ns                  ; 2.768 ns                 ;
; 2.798 ns      ; state_FX[1]  ; Rx_register[7]  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.030 ns                  ; 2.768 ns                 ;
; 2.971 ns      ; state_FX[3]  ; Rx_register[12] ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.030 ns                  ; 2.941 ns                 ;
; 2.971 ns      ; state_FX[3]  ; Rx_register[4]  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.030 ns                  ; 2.941 ns                 ;
; 2.971 ns      ; state_FX[3]  ; Rx_register[8]  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.030 ns                  ; 2.941 ns                 ;
; 2.971 ns      ; state_FX[3]  ; Rx_register[6]  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.030 ns                  ; 2.941 ns                 ;
; 2.971 ns      ; state_FX[3]  ; Rx_register[14] ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.030 ns                  ; 2.941 ns                 ;
; 2.971 ns      ; state_FX[3]  ; Rx_register[13] ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.030 ns                  ; 2.941 ns                 ;
; 2.971 ns      ; state_FX[3]  ; Rx_register[7]  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.030 ns                  ; 2.941 ns                 ;
; 2.979 ns      ; state_FX[0]  ; Rx_register[3]  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.028 ns                  ; 2.951 ns                 ;
; 2.979 ns      ; state_FX[0]  ; Rx_register[15] ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.028 ns                  ; 2.951 ns                 ;
; 2.979 ns      ; state_FX[0]  ; Rx_register[2]  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.028 ns                  ; 2.951 ns                 ;
; 2.979 ns      ; state_FX[0]  ; Rx_register[0]  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.028 ns                  ; 2.951 ns                 ;
; 2.979 ns      ; state_FX[0]  ; Rx_register[11] ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.028 ns                  ; 2.951 ns                 ;
; 2.979 ns      ; state_FX[0]  ; Rx_register[10] ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.028 ns                  ; 2.951 ns                 ;
; 2.979 ns      ; state_FX[0]  ; Rx_register[1]  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.028 ns                  ; 2.951 ns                 ;
; 2.979 ns      ; state_FX[0]  ; Rx_register[9]  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.028 ns                  ; 2.951 ns                 ;
; 2.979 ns      ; state_FX[0]  ; Rx_register[5]  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.028 ns                  ; 2.951 ns                 ;
; 2.983 ns      ; state_FX[1]  ; SLRD~reg0       ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 2.985 ns                 ;
; 2.993 ns      ; state_FX[2]  ; Rx_register[3]  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.028 ns                  ; 2.965 ns                 ;
; 2.993 ns      ; state_FX[2]  ; Rx_register[15] ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.028 ns                  ; 2.965 ns                 ;
; 2.993 ns      ; state_FX[2]  ; Rx_register[2]  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.028 ns                  ; 2.965 ns                 ;
; 2.993 ns      ; state_FX[2]  ; Rx_register[0]  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.028 ns                  ; 2.965 ns                 ;
; 2.993 ns      ; state_FX[2]  ; Rx_register[11] ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.028 ns                  ; 2.965 ns                 ;
; 2.993 ns      ; state_FX[2]  ; Rx_register[10] ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.028 ns                  ; 2.965 ns                 ;
; 2.993 ns      ; state_FX[2]  ; Rx_register[1]  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.028 ns                  ; 2.965 ns                 ;
; 2.993 ns      ; state_FX[2]  ; Rx_register[9]  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.028 ns                  ; 2.965 ns                 ;
; 2.993 ns      ; state_FX[2]  ; Rx_register[5]  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.028 ns                  ; 2.965 ns                 ;
; 3.204 ns      ; state_FX[0]  ; Rx_register[12] ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.030 ns                  ; 3.174 ns                 ;
; 3.204 ns      ; state_FX[0]  ; Rx_register[4]  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.030 ns                  ; 3.174 ns                 ;
; 3.204 ns      ; state_FX[0]  ; Rx_register[8]  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.030 ns                  ; 3.174 ns                 ;
; 3.204 ns      ; state_FX[0]  ; Rx_register[6]  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.030 ns                  ; 3.174 ns                 ;
; 3.204 ns      ; state_FX[0]  ; Rx_register[14] ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.030 ns                  ; 3.174 ns                 ;
; 3.204 ns      ; state_FX[0]  ; Rx_register[13] ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.030 ns                  ; 3.174 ns                 ;
; 3.204 ns      ; state_FX[0]  ; Rx_register[7]  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.030 ns                  ; 3.174 ns                 ;
; 3.218 ns      ; state_FX[2]  ; Rx_register[12] ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.030 ns                  ; 3.188 ns                 ;
; 3.218 ns      ; state_FX[2]  ; Rx_register[4]  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.030 ns                  ; 3.188 ns                 ;
; 3.218 ns      ; state_FX[2]  ; Rx_register[8]  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.030 ns                  ; 3.188 ns                 ;
; 3.218 ns      ; state_FX[2]  ; Rx_register[6]  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.030 ns                  ; 3.188 ns                 ;
; 3.218 ns      ; state_FX[2]  ; Rx_register[14] ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.030 ns                  ; 3.188 ns                 ;
; 3.218 ns      ; state_FX[2]  ; Rx_register[13] ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.030 ns                  ; 3.188 ns                 ;
; 3.218 ns      ; state_FX[2]  ; Rx_register[7]  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.030 ns                  ; 3.188 ns                 ;
+---------------+--------------+-----------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------+
; tsu                                                                         ;
+-------+--------------+------------+------------+-----------------+----------+
; Slack ; Required tsu ; Actual tsu ; From       ; To              ; To Clock ;
+-------+--------------+------------+------------+-----------------+----------+
; N/A   ; None         ; 6.630 ns   ; FLAGA      ; SLOE~reg0       ; IFCLK    ;
; N/A   ; None         ; 6.111 ns   ; FX2_FD[11] ; Rx_register[3]  ; IFCLK    ;
; N/A   ; None         ; 6.095 ns   ; FX2_FD[2]  ; Rx_register[10] ; IFCLK    ;
; N/A   ; None         ; 6.067 ns   ; FX2_FD[7]  ; Rx_register[15] ; IFCLK    ;
; N/A   ; None         ; 5.965 ns   ; FX2_FD[4]  ; Rx_register[12] ; IFCLK    ;
; N/A   ; None         ; 5.914 ns   ; FX2_FD[1]  ; Rx_register[9]  ; IFCLK    ;
; N/A   ; None         ; 5.903 ns   ; FX2_FD[3]  ; Rx_register[11] ; IFCLK    ;
; N/A   ; None         ; 5.857 ns   ; FX2_FD[12] ; Rx_register[4]  ; IFCLK    ;
; N/A   ; None         ; 5.834 ns   ; FX2_FD[8]  ; Rx_register[0]  ; IFCLK    ;
; N/A   ; None         ; 5.824 ns   ; FX2_FD[6]  ; Rx_register[14] ; IFCLK    ;
; N/A   ; None         ; 5.804 ns   ; FX2_FD[15] ; Rx_register[7]  ; IFCLK    ;
; N/A   ; None         ; 5.645 ns   ; FLAGA      ; state_FX[0]     ; IFCLK    ;
; N/A   ; None         ; 5.624 ns   ; FX2_FD[5]  ; Rx_register[13] ; IFCLK    ;
; N/A   ; None         ; 5.619 ns   ; FX2_FD[0]  ; Rx_register[8]  ; IFCLK    ;
; N/A   ; None         ; 5.519 ns   ; FX2_FD[14] ; Rx_register[6]  ; IFCLK    ;
; N/A   ; None         ; 5.430 ns   ; FX2_FD[9]  ; Rx_register[1]  ; IFCLK    ;
; N/A   ; None         ; 5.374 ns   ; FX2_FD[13] ; Rx_register[5]  ; IFCLK    ;
; N/A   ; None         ; 5.345 ns   ; FX2_FD[10] ; Rx_register[2]  ; IFCLK    ;
+-------+--------------+------------+------------+-----------------+----------+


+----------------------------------------------------------------------------------------------------+
; tco                                                                                                ;
+-------+--------------+------------+-------------------------------+-------------------+------------+
; Slack ; Required tco ; Actual tco ; From                          ; To                ; From Clock ;
+-------+--------------+------------+-------------------------------+-------------------+------------+
; N/A   ; None         ; 13.106 ns  ; SPI_state[1]                  ; LE1               ; IFCLK      ;
; N/A   ; None         ; 12.970 ns  ; SPI_state[0]                  ; LE1               ; IFCLK      ;
; N/A   ; None         ; 12.931 ns  ; SPI_state[1]                  ; LE2               ; IFCLK      ;
; N/A   ; None         ; 12.825 ns  ; SPI_state[3]                  ; LE2               ; IFCLK      ;
; N/A   ; None         ; 12.816 ns  ; ADF4112_SPI:ADF4112|SPI_LE    ; LE1               ; IFCLK      ;
; N/A   ; None         ; 12.648 ns  ; SPI_state[3]                  ; LE1               ; IFCLK      ;
; N/A   ; None         ; 12.442 ns  ; ADF4112_SPI:ADF4112|ready     ; DEBUG_LED0        ; IFCLK      ;
; N/A   ; None         ; 12.320 ns  ; ADF4112_SPI:ADF4112|SPI_LE    ; LE2               ; IFCLK      ;
; N/A   ; None         ; 12.275 ns  ; SPI_state[2]                  ; LE1               ; IFCLK      ;
; N/A   ; None         ; 11.898 ns  ; SPI_state[2]                  ; LE2               ; IFCLK      ;
; N/A   ; None         ; 10.633 ns  ; ADF4112_SPI:ADF4112|SPI_clock ; ADF4112_SPI_clock ; IFCLK      ;
; N/A   ; None         ; 10.617 ns  ; ADF4112_SPI:ADF4112|SPI_data  ; ADF4112_SPI_data  ; IFCLK      ;
; N/A   ; None         ; 9.744 ns   ; SLRD~reg0                     ; SLRD              ; IFCLK      ;
; N/A   ; None         ; 9.009 ns   ; SLWR~reg0                     ; SLWR              ; IFCLK      ;
; N/A   ; None         ; 8.852 ns   ; SLOE~reg0                     ; SLOE              ; IFCLK      ;
+-------+--------------+------------+-------------------------------+-------------------+------------+


+------------------------------------------------------------------+
; tpd                                                              ;
+-------+-------------------+-----------------+-------+------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From  ; To         ;
+-------+-------------------+-----------------+-------+------------+
; N/A   ; None              ; 10.650 ns       ; FLAGA ; DEBUG_LED1 ;
+-------+-------------------+-----------------+-------+------------+


+-----------------------------------------------------------------------------------+
; th                                                                                ;
+---------------+-------------+-----------+------------+-----------------+----------+
; Minimum Slack ; Required th ; Actual th ; From       ; To              ; To Clock ;
+---------------+-------------+-----------+------------+-----------------+----------+
; N/A           ; None        ; -5.079 ns ; FX2_FD[10] ; Rx_register[2]  ; IFCLK    ;
; N/A           ; None        ; -5.108 ns ; FX2_FD[13] ; Rx_register[5]  ; IFCLK    ;
; N/A           ; None        ; -5.164 ns ; FX2_FD[9]  ; Rx_register[1]  ; IFCLK    ;
; N/A           ; None        ; -5.253 ns ; FX2_FD[14] ; Rx_register[6]  ; IFCLK    ;
; N/A           ; None        ; -5.353 ns ; FX2_FD[0]  ; Rx_register[8]  ; IFCLK    ;
; N/A           ; None        ; -5.358 ns ; FX2_FD[5]  ; Rx_register[13] ; IFCLK    ;
; N/A           ; None        ; -5.379 ns ; FLAGA      ; state_FX[0]     ; IFCLK    ;
; N/A           ; None        ; -5.538 ns ; FX2_FD[15] ; Rx_register[7]  ; IFCLK    ;
; N/A           ; None        ; -5.558 ns ; FX2_FD[6]  ; Rx_register[14] ; IFCLK    ;
; N/A           ; None        ; -5.568 ns ; FX2_FD[8]  ; Rx_register[0]  ; IFCLK    ;
; N/A           ; None        ; -5.591 ns ; FX2_FD[12] ; Rx_register[4]  ; IFCLK    ;
; N/A           ; None        ; -5.637 ns ; FX2_FD[3]  ; Rx_register[11] ; IFCLK    ;
; N/A           ; None        ; -5.648 ns ; FX2_FD[1]  ; Rx_register[9]  ; IFCLK    ;
; N/A           ; None        ; -5.699 ns ; FX2_FD[4]  ; Rx_register[12] ; IFCLK    ;
; N/A           ; None        ; -5.801 ns ; FX2_FD[7]  ; Rx_register[15] ; IFCLK    ;
; N/A           ; None        ; -5.829 ns ; FX2_FD[2]  ; Rx_register[10] ; IFCLK    ;
; N/A           ; None        ; -5.845 ns ; FX2_FD[11] ; Rx_register[3]  ; IFCLK    ;
; N/A           ; None        ; -6.364 ns ; FLAGA      ; SLOE~reg0       ; IFCLK    ;
+---------------+-------------+-----------+------------+-----------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition
    Info: Processing started: Sat Aug 22 15:33:54 2009
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Cyclops -c Cyclops --timing_analysis_only
Info: Found timing assignments -- calculating delays
Info: Using auto detected offset of 3.12 ns between base clock "IFCLK" and derived clock "clock" because no offset is specified
Info: Slack time is 7.205 ns for clock "clock" between source register "Rx_register[9]" and destination register "SPI2_state[0]"
    Info: + Largest register to register requirement is 12.759 ns
        Info: + Setup relationship between source and destination is 13.533 ns
            Info: + Latch edge is 23.949 ns
                Info: Clock period of Destination clock "clock" is 208.330 ns with  offset of 3.116 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 10.416 ns
                Info: Clock period of Source clock "IFCLK" is 20.833 ns with inverted offset of 10.416 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -0.510 ns
            Info: + Shortest clock path from clock "clock" to destination register is 2.330 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y10_N7; Fanout = 2; CLK Node = 'clock'
                Info: 2: + IC(0.756 ns) + CELL(0.000 ns) = 0.756 ns; Loc. = CLKCTRL_G6; Fanout = 61; COMB Node = 'clock~clkctrl'
                Info: 3: + IC(0.908 ns) + CELL(0.666 ns) = 2.330 ns; Loc. = LCFF_X19_Y18_N3; Fanout = 28; REG Node = 'SPI2_state[0]'
                Info: Total cell delay = 0.666 ns ( 28.58 % )
                Info: Total interconnect delay = 1.664 ns ( 71.42 % )
            Info: - Longest clock path from clock "IFCLK" to source register is 2.840 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'
                Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 27; COMB Node = 'IFCLK~clkctrl'
                Info: 3: + IC(0.908 ns) + CELL(0.666 ns) = 2.840 ns; Loc. = LCFF_X19_Y18_N5; Fanout = 3; REG Node = 'Rx_register[9]'
                Info: Total cell delay = 1.796 ns ( 63.24 % )
                Info: Total interconnect delay = 1.044 ns ( 36.76 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 5.554 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y18_N5; Fanout = 3; REG Node = 'Rx_register[9]'
        Info: 2: + IC(0.784 ns) + CELL(0.614 ns) = 1.398 ns; Loc. = LCCOMB_X18_Y18_N12; Fanout = 1; COMB Node = 'Equal1~1'
        Info: 3: + IC(0.737 ns) + CELL(0.614 ns) = 2.749 ns; Loc. = LCCOMB_X19_Y18_N24; Fanout = 1; COMB Node = 'Equal1~4'
        Info: 4: + IC(0.372 ns) + CELL(0.370 ns) = 3.491 ns; Loc. = LCCOMB_X19_Y18_N10; Fanout = 3; COMB Node = 'Equal1~10'
        Info: 5: + IC(0.415 ns) + CELL(0.499 ns) = 4.405 ns; Loc. = LCCOMB_X19_Y18_N20; Fanout = 1; COMB Node = 'Mux32~0'
        Info: 6: + IC(0.394 ns) + CELL(0.647 ns) = 5.446 ns; Loc. = LCCOMB_X19_Y18_N2; Fanout = 1; COMB Node = 'Mux32~3'
        Info: 7: + IC(0.000 ns) + CELL(0.108 ns) = 5.554 ns; Loc. = LCFF_X19_Y18_N3; Fanout = 28; REG Node = 'SPI2_state[0]'
        Info: Total cell delay = 2.852 ns ( 51.35 % )
        Info: Total interconnect delay = 2.702 ns ( 48.65 % )
Info: Slack time is 17.349 ns for clock "IFCLK" between source register "state_FX[2]" and destination register "Rx_register[12]"
    Info: Fmax is 287.03 MHz (period= 3.484 ns)
    Info: + Largest register to register requirement is 20.537 ns
        Info: + Setup relationship between source and destination is 20.833 ns
            Info: + Latch edge is 31.249 ns
                Info: Clock period of Destination clock "IFCLK" is 20.833 ns with inverted offset of 10.416 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 10.416 ns
                Info: Clock period of Source clock "IFCLK" is 20.833 ns with inverted offset of 10.416 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -0.032 ns
            Info: + Shortest clock path from clock "IFCLK" to destination register is 2.838 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'
                Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 27; COMB Node = 'IFCLK~clkctrl'
                Info: 3: + IC(0.906 ns) + CELL(0.666 ns) = 2.838 ns; Loc. = LCFF_X18_Y18_N17; Fanout = 3; REG Node = 'Rx_register[12]'
                Info: Total cell delay = 1.796 ns ( 63.28 % )
                Info: Total interconnect delay = 1.042 ns ( 36.72 % )
            Info: - Longest clock path from clock "IFCLK" to source register is 2.870 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'
                Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 27; COMB Node = 'IFCLK~clkctrl'
                Info: 3: + IC(0.938 ns) + CELL(0.666 ns) = 2.870 ns; Loc. = LCFF_X17_Y18_N1; Fanout = 7; REG Node = 'state_FX[2]'
                Info: Total cell delay = 1.796 ns ( 62.58 % )
                Info: Total interconnect delay = 1.074 ns ( 37.42 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 3.188 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y18_N1; Fanout = 7; REG Node = 'state_FX[2]'
        Info: 2: + IC(1.168 ns) + CELL(0.615 ns) = 1.783 ns; Loc. = LCCOMB_X19_Y18_N14; Fanout = 16; COMB Node = 'Decoder1~1'
        Info: 3: + IC(0.550 ns) + CELL(0.855 ns) = 3.188 ns; Loc. = LCFF_X18_Y18_N17; Fanout = 3; REG Node = 'Rx_register[12]'
        Info: Total cell delay = 1.470 ns ( 46.11 % )
        Info: Total interconnect delay = 1.718 ns ( 53.89 % )
Info: Minimum slack time is 499 ps for clock "clock" between source register "ADF4112_SPI:ADF4112|SPI_LE" and destination register "ADF4112_SPI:ADF4112|SPI_LE"
    Info: + Shortest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X28_Y14_N21; Fanout = 3; REG Node = 'ADF4112_SPI:ADF4112|SPI_LE'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X28_Y14_N20; Fanout = 1; COMB Node = 'ADF4112_SPI:ADF4112|SPI_LE~2'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X28_Y14_N21; Fanout = 3; REG Node = 'ADF4112_SPI:ADF4112|SPI_LE'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.002 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 3.116 ns
                Info: Clock period of Destination clock "clock" is 208.330 ns with  offset of 3.116 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 3.116 ns
                Info: Clock period of Source clock "clock" is 208.330 ns with  offset of 3.116 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "clock" to destination register is 2.338 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y10_N7; Fanout = 2; CLK Node = 'clock'
                Info: 2: + IC(0.756 ns) + CELL(0.000 ns) = 0.756 ns; Loc. = CLKCTRL_G6; Fanout = 61; COMB Node = 'clock~clkctrl'
                Info: 3: + IC(0.916 ns) + CELL(0.666 ns) = 2.338 ns; Loc. = LCFF_X28_Y14_N21; Fanout = 3; REG Node = 'ADF4112_SPI:ADF4112|SPI_LE'
                Info: Total cell delay = 0.666 ns ( 28.49 % )
                Info: Total interconnect delay = 1.672 ns ( 71.51 % )
            Info: - Shortest clock path from clock "clock" to source register is 2.338 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y10_N7; Fanout = 2; CLK Node = 'clock'
                Info: 2: + IC(0.756 ns) + CELL(0.000 ns) = 0.756 ns; Loc. = CLKCTRL_G6; Fanout = 61; COMB Node = 'clock~clkctrl'
                Info: 3: + IC(0.916 ns) + CELL(0.666 ns) = 2.338 ns; Loc. = LCFF_X28_Y14_N21; Fanout = 3; REG Node = 'ADF4112_SPI:ADF4112|SPI_LE'
                Info: Total cell delay = 0.666 ns ( 28.49 % )
                Info: Total interconnect delay = 1.672 ns ( 71.51 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Info: Minimum slack time is 499 ps for clock "IFCLK" between source register "SLOE~reg0" and destination register "SLOE~reg0"
    Info: + Shortest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y18_N5; Fanout = 4; REG Node = 'SLOE~reg0'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X17_Y18_N4; Fanout = 1; COMB Node = 'SLOE~3'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X17_Y18_N5; Fanout = 4; REG Node = 'SLOE~reg0'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.002 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 10.416 ns
                Info: Clock period of Destination clock "IFCLK" is 20.833 ns with inverted offset of 10.416 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 10.416 ns
                Info: Clock period of Source clock "IFCLK" is 20.833 ns with inverted offset of 10.416 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "IFCLK" to destination register is 2.870 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'
                Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 27; COMB Node = 'IFCLK~clkctrl'
                Info: 3: + IC(0.938 ns) + CELL(0.666 ns) = 2.870 ns; Loc. = LCFF_X17_Y18_N5; Fanout = 4; REG Node = 'SLOE~reg0'
                Info: Total cell delay = 1.796 ns ( 62.58 % )
                Info: Total interconnect delay = 1.074 ns ( 37.42 % )
            Info: - Shortest clock path from clock "IFCLK" to source register is 2.870 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'
                Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 27; COMB Node = 'IFCLK~clkctrl'
                Info: 3: + IC(0.938 ns) + CELL(0.666 ns) = 2.870 ns; Loc. = LCFF_X17_Y18_N5; Fanout = 4; REG Node = 'SLOE~reg0'
                Info: Total cell delay = 1.796 ns ( 62.58 % )
                Info: Total interconnect delay = 1.074 ns ( 37.42 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Info: tsu for register "SLOE~reg0" (data pin = "FLAGA", clock pin = "IFCLK") is 6.630 ns
    Info: + Longest pin to register delay is 9.540 ns
        Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_198; Fanout = 3; PIN Node = 'FLAGA'
        Info: 2: + IC(6.816 ns) + CELL(0.615 ns) = 8.415 ns; Loc. = LCCOMB_X17_Y18_N28; Fanout = 1; COMB Node = 'SLOE~2'
        Info: 3: + IC(0.393 ns) + CELL(0.624 ns) = 9.432 ns; Loc. = LCCOMB_X17_Y18_N4; Fanout = 1; COMB Node = 'SLOE~3'
        Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 9.540 ns; Loc. = LCFF_X17_Y18_N5; Fanout = 4; REG Node = 'SLOE~reg0'
        Info: Total cell delay = 2.331 ns ( 24.43 % )
        Info: Total interconnect delay = 7.209 ns ( 75.57 % )
    Info: + Micro setup delay of destination is -0.040 ns
    Info: - Shortest clock path from clock "IFCLK" to destination register is 2.870 ns
        Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'
        Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 27; COMB Node = 'IFCLK~clkctrl'
        Info: 3: + IC(0.938 ns) + CELL(0.666 ns) = 2.870 ns; Loc. = LCFF_X17_Y18_N5; Fanout = 4; REG Node = 'SLOE~reg0'
        Info: Total cell delay = 1.796 ns ( 62.58 % )
        Info: Total interconnect delay = 1.074 ns ( 37.42 % )
Info: tco from clock "IFCLK" to destination pin "LE1" through register "SPI_state[1]" is 13.106 ns
    Info: + Longest clock path from clock "IFCLK" to source register is 5.444 ns
        Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'
        Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 27; COMB Node = 'IFCLK~clkctrl'
        Info: 3: + IC(0.880 ns) + CELL(0.970 ns) = 3.116 ns; Loc. = LCFF_X33_Y10_N7; Fanout = 2; CLK Node = 'clock'
        Info: 4: + IC(0.756 ns) + CELL(0.000 ns) = 3.872 ns; Loc. = CLKCTRL_G6; Fanout = 61; COMB Node = 'clock~clkctrl'
        Info: 5: + IC(0.906 ns) + CELL(0.666 ns) = 5.444 ns; Loc. = LCFF_X26_Y13_N3; Fanout = 22; REG Node = 'SPI_state[1]'
        Info: Total cell delay = 2.766 ns ( 50.81 % )
        Info: Total interconnect delay = 2.678 ns ( 49.19 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 7.358 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y13_N3; Fanout = 22; REG Node = 'SPI_state[1]'
        Info: 2: + IC(1.263 ns) + CELL(0.206 ns) = 1.469 ns; Loc. = LCCOMB_X26_Y14_N10; Fanout = 3; COMB Node = 'Second_LO_data[8]~40'
        Info: 3: + IC(0.370 ns) + CELL(0.206 ns) = 2.045 ns; Loc. = LCCOMB_X26_Y14_N12; Fanout = 1; COMB Node = 'LE1~1'
        Info: 4: + IC(2.207 ns) + CELL(3.106 ns) = 7.358 ns; Loc. = PIN_118; Fanout = 0; PIN Node = 'LE1'
        Info: Total cell delay = 3.518 ns ( 47.81 % )
        Info: Total interconnect delay = 3.840 ns ( 52.19 % )
Info: Longest tpd from source pin "FLAGA" to destination pin "DEBUG_LED1" is 10.650 ns
    Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_198; Fanout = 3; PIN Node = 'FLAGA'
    Info: 2: + IC(6.570 ns) + CELL(3.096 ns) = 10.650 ns; Loc. = PIN_33; Fanout = 0; PIN Node = 'DEBUG_LED1'
    Info: Total cell delay = 4.080 ns ( 38.31 % )
    Info: Total interconnect delay = 6.570 ns ( 61.69 % )
Info: th for register "Rx_register[2]" (data pin = "FX2_FD[10]", clock pin = "IFCLK") is -5.079 ns
    Info: + Longest clock path from clock "IFCLK" to destination register is 2.840 ns
        Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'
        Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 27; COMB Node = 'IFCLK~clkctrl'
        Info: 3: + IC(0.908 ns) + CELL(0.666 ns) = 2.840 ns; Loc. = LCFF_X19_Y18_N19; Fanout = 3; REG Node = 'Rx_register[2]'
        Info: Total cell delay = 1.796 ns ( 63.24 % )
        Info: Total interconnect delay = 1.044 ns ( 36.76 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 8.225 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_206; Fanout = 1; PIN Node = 'FX2_FD[10]'
        Info: 2: + IC(0.000 ns) + CELL(1.004 ns) = 1.004 ns; Loc. = IOC_X1_Y19_N1; Fanout = 1; COMB Node = 'FX2_FD[10]~22'
        Info: 3: + IC(6.761 ns) + CELL(0.460 ns) = 8.225 ns; Loc. = LCFF_X19_Y18_N19; Fanout = 3; REG Node = 'Rx_register[2]'
        Info: Total cell delay = 1.464 ns ( 17.80 % )
        Info: Total interconnect delay = 6.761 ns ( 82.20 % )
Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details.
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 135 megabytes
    Info: Processing ended: Sat Aug 22 15:33:54 2009
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


