LIBRARY ieee;
USE ieee.std logic 1164.all;

ENTITY flipflop IS
    PORT ( D, Clock : IN STD LOGIC ;
        Q : OUT STD LOGIC ) ;
END flipflop ;

ARCHITECTURE Behavior OF flipflop IS
    BEGIN
    PROCESS(Clock)
    BEGIN
        IF Clock’EVENT AND Clock  ’1’ THEN
            Q <= D;
        END IF ;
    END PROCESS ;
END Behavior ;
