<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="src/srcnn.cpp:344:21" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 5184 has been inferred" BundleName="gmem_w1" VarName="conv1_weights" LoopLoc="src/srcnn.cpp:344:21" LoopName="VITIS_LOOP_344_1" ParentFunc="srcnn(float (*) [255][255], float (*) [1][9][9], float*, float (*) [64][1][1], float*, float (*) [32][5][5], float*, float (*) [255][255])" Length="5184" Direction="read" AccessID="conv1_weights6seq" OrigID="for.inc.load.5" OrigAccess-DebugLoc="src/srcnn.cpp:350:33" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="src/srcnn.cpp:344:21" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 64 has been inferred" BundleName="gmem_w1" VarName="conv1_biases" LoopLoc="src/srcnn.cpp:344:21" LoopName="VITIS_LOOP_344_1" ParentFunc="srcnn(float (*) [255][255], float (*) [1][9][9], float*, float (*) [64][1][1], float*, float (*) [32][5][5], float*, float (*) [255][255])" Length="64" Direction="read" AccessID="conv1_biases7seq" OrigID="VITIS_LOOP_346_2.load.6" OrigAccess-DebugLoc="src/srcnn.cpp:345:18" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="src/srcnn.cpp:356:23" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 2048 has been inferred" BundleName="gmem_w2" VarName="conv2_weights" LoopLoc="src/srcnn.cpp:356:23" LoopName="VITIS_LOOP_356_4" ParentFunc="srcnn(float (*) [255][255], float (*) [1][9][9], float*, float (*) [64][1][1], float*, float (*) [32][5][5], float*, float (*) [255][255])" Length="2048" Direction="read" AccessID="conv2_weights8seq" OrigID="VITIS_LOOP_360_6.load.11" OrigAccess-DebugLoc="src/srcnn.cpp:364:46" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="src/srcnn.cpp:356:23" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 32 has been inferred" BundleName="gmem_w2" VarName="conv2_biases" LoopLoc="src/srcnn.cpp:356:23" LoopName="VITIS_LOOP_356_4" ParentFunc="srcnn(float (*) [255][255], float (*) [1][9][9], float*, float (*) [64][1][1], float*, float (*) [32][5][5], float*, float (*) [255][255])" Length="32" Direction="read" AccessID="conv2_biases9seq" OrigID="VITIS_LOOP_359_5.load.8" OrigAccess-DebugLoc="src/srcnn.cpp:358:15" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="src/srcnn.cpp:374:23" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 800 has been inferred" BundleName="gmem_w3" VarName="conv3_weights" LoopLoc="src/srcnn.cpp:374:23" LoopName="VITIS_LOOP_374_8" ParentFunc="srcnn(float (*) [255][255], float (*) [1][9][9], float*, float (*) [64][1][1], float*, float (*) [32][5][5], float*, float (*) [255][255])" Length="800" Direction="read" AccessID="conv3_weights10seq" OrigID="for.inc109.load.5" OrigAccess-DebugLoc="src/srcnn.cpp:379:41" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="src/srcnn.cpp:48:26" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" BundleName="gmem_in" VarName="in" LoopLoc="src/srcnn.cpp:48:26" LoopName="VITIS_LOOP_48_2" ParentFunc="load_tile_mm(float (*) [255][255], int, int, int, int, float (*) [28])" OrigID="for.body10.load.14" OrigAccess-DebugLoc="src/srcnn.cpp:53:31" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="src/srcnn.cpp:225:20" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of variable length has been inferred" BundleName="gmem_out" VarName="out" LoopLoc="src/srcnn.cpp:225:20" LoopName="VITIS_LOOP_225_2" ParentFunc="store_tile_mm(float (*) [16], float (*) [255][255], int, int, int, int)" Length="variable" Direction="write" AccessID="scevgepseq" OrigID="for.inc.store.9" OrigAccess-DebugLoc="src/srcnn.cpp:226:30" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="IncompatibleStrideMissed" src_info="src/srcnn.cpp:223:20" msg_id="214-230" msg_severity="INFO" msg_body="Stride is incompatible" resolution="214-230" BundleName="gmem_out" VarName="out" LoopLoc="src/srcnn.cpp:223:20" LoopName="VITIS_LOOP_223_1" ParentFunc="store_tile_mm(float (*) [16], float (*) [255][255], int, int, int, int)" OrigID="scevgepseq" OrigAccess-DebugLoc="src/srcnn.cpp:225:20" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="src/srcnn.cpp:377:32" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem_w3" VarName="conv3_weights" LoopLoc="src/srcnn.cpp:377:32" LoopName="VITIS_LOOP_377_10" ParentFunc="srcnn(float (*) [255][255], float (*) [1][9][9], float*, float (*) [64][1][1], float*, float (*) [32][5][5], float*, float (*) [255][255])" OrigID="conv3_weights10seq" OrigAccess-DebugLoc="src/srcnn.cpp:374:23" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="src/srcnn.cpp:359:27" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem_w2" VarName="conv2_weights" LoopLoc="src/srcnn.cpp:359:27" LoopName="VITIS_LOOP_359_5" ParentFunc="srcnn(float (*) [255][255], float (*) [1][9][9], float*, float (*) [64][1][1], float*, float (*) [32][5][5], float*, float (*) [255][255])" OrigID="conv2_weights8seq" OrigAccess-DebugLoc="src/srcnn.cpp:356:23" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="src/srcnn.cpp:356:23" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem_w2" VarName="conv2_biases" LoopLoc="src/srcnn.cpp:356:23" LoopName="VITIS_LOOP_356_4" ParentFunc="srcnn(float (*) [255][255], float (*) [1][9][9], float*, float (*) [64][1][1], float*, float (*) [32][5][5], float*, float (*) [255][255])" OrigID="conv2_biases9seq" OrigAccess-DebugLoc="src/srcnn.cpp:356:23" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="src/srcnn.cpp:348:25" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem_w1" VarName="conv1_weights" LoopLoc="src/srcnn.cpp:348:25" LoopName="VITIS_LOOP_348_3" ParentFunc="srcnn(float (*) [255][255], float (*) [1][9][9], float*, float (*) [64][1][1], float*, float (*) [32][5][5], float*, float (*) [255][255])" OrigID="conv1_weights6seq" OrigAccess-DebugLoc="src/srcnn.cpp:344:21" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="src/srcnn.cpp:344:21" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem_w1" VarName="conv1_biases" LoopLoc="src/srcnn.cpp:344:21" LoopName="VITIS_LOOP_344_1" ParentFunc="srcnn(float (*) [255][255], float (*) [1][9][9], float*, float (*) [64][1][1], float*, float (*) [32][5][5], float*, float (*) [255][255])" OrigID="conv1_biases7seq" OrigAccess-DebugLoc="src/srcnn.cpp:344:21" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="src/srcnn.cpp:225:20" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem_out" VarName="out" LoopLoc="src/srcnn.cpp:225:20" LoopName="VITIS_LOOP_225_2" ParentFunc="store_tile_mm(float (*) [16], float (*) [255][255], int, int, int, int)" OrigID="scevgepseq" OrigAccess-DebugLoc="src/srcnn.cpp:225:20" OrigDirection="write"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="src/srcnn.cpp:225:20" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of variable length and bit width 32 in loop 'VITIS_LOOP_225_2' has been inferred on bundle 'gmem_out'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem_out" LoopLoc="src/srcnn.cpp:225:20" LoopName="VITIS_LOOP_225_2" Length="variable" Width="32" Direction="write"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="BurstConflictMissed" src_info="src/srcnn.cpp:344:21" msg_id="214-224" msg_severity="INFO" msg_body="Could not burst due to multiple potential reads to the same bundle in the same region." resolution="214-224" BundleName="gmem_w1" ParentFunc="srcnn(float (*) [255][255], float (*) [1][9][9], float*, float (*) [64][1][1], float*, float (*) [32][5][5], float*, float (*) [255][255])" Direction="read" OrigID="seq" OrigAccess-DebugLoc="src/srcnn.cpp:344:21" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="BurstConflictMissed" src_info="src/srcnn.cpp:356:23" msg_id="214-224" msg_severity="INFO" msg_body="Could not burst due to multiple potential reads to the same bundle in the same region." resolution="214-224" BundleName="gmem_w2" ParentFunc="srcnn(float (*) [255][255], float (*) [1][9][9], float*, float (*) [64][1][1], float*, float (*) [32][5][5], float*, float (*) [255][255])" Direction="read" OrigID="seq2" OrigAccess-DebugLoc="src/srcnn.cpp:356:23" OrigDirection="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="src/srcnn.cpp:374:23" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 800 and bit width 32 in loop 'VITIS_LOOP_374_8' has been inferred on bundle 'gmem_w3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem_w3" LoopLoc="src/srcnn.cpp:374:23" LoopName="VITIS_LOOP_374_8" Length="800" Width="32" Direction="read"/>
</VitisHLS:BurstInfo>

