ARM GAS  /tmp/ccpeMysx.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.Error_Handler,"ax",%progbits
  18              		.align	1
  19              		.global	Error_Handler
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  24              	Error_Handler:
  25              	.LFB67:
  26              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * <h2><center>&copy; Copyright (c) 2022 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.</center></h2>
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:Core/Src/main.c ****   * the "License"; You may not use this file except in compliance with the
  14:Core/Src/main.c ****   * License. You may obtain a copy of the License at:
  15:Core/Src/main.c ****   *                        opensource.org/licenses/BSD-3-Clause
  16:Core/Src/main.c ****   *
  17:Core/Src/main.c ****   ******************************************************************************
  18:Core/Src/main.c ****   */
  19:Core/Src/main.c **** /* USER CODE END Header */
  20:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/main.c **** #include "main.h"
  22:Core/Src/main.c **** 
  23:Core/Src/main.c **** /**
  24:Core/Src/main.c ****   * @brief  The application entry point.
  25:Core/Src/main.c ****   * @retval int
  26:Core/Src/main.c ****   */
  27:Core/Src/main.c **** int main(void)
  28:Core/Src/main.c **** {
  29:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  30:Core/Src/main.c ****   HAL_Init();
  31:Core/Src/main.c **** 
  32:Core/Src/main.c ****   /* Configure the system clock */
ARM GAS  /tmp/ccpeMysx.s 			page 2


  33:Core/Src/main.c ****   SystemClock_Config();
  34:Core/Src/main.c **** 
  35:Core/Src/main.c ****   MX_GPIO_Init();
  36:Core/Src/main.c **** 
  37:Core/Src/main.c ****   while (1)
  38:Core/Src/main.c ****   {
  39:Core/Src/main.c ****     /* USER CODE END WHILE */
  40:Core/Src/main.c ****     HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
  41:Core/Src/main.c ****     HAL_Delay(500);
  42:Core/Src/main.c ****     HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
  43:Core/Src/main.c ****     HAL_Delay(500);
  44:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
  45:Core/Src/main.c ****   }
  46:Core/Src/main.c ****   /* USER CODE END 3 */
  47:Core/Src/main.c **** }
  48:Core/Src/main.c **** 
  49:Core/Src/main.c **** /**
  50:Core/Src/main.c ****   * @brief System Clock Configuration
  51:Core/Src/main.c ****   * @retval None
  52:Core/Src/main.c ****   */
  53:Core/Src/main.c **** void SystemClock_Config(void)
  54:Core/Src/main.c **** {
  55:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
  56:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
  57:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
  58:Core/Src/main.c **** 
  59:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
  60:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
  61:Core/Src/main.c ****   */
  62:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
  63:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  64:Core/Src/main.c ****   RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
  65:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  66:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  67:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
  68:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
  69:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
  70:Core/Src/main.c ****   {
  71:Core/Src/main.c ****     Error_Handler();
  72:Core/Src/main.c ****   }
  73:Core/Src/main.c **** 
  74:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
  75:Core/Src/main.c ****   */
  76:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
  77:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  78:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  79:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  80:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
  81:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
  82:Core/Src/main.c **** 
  83:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
  84:Core/Src/main.c ****   {
  85:Core/Src/main.c ****     Error_Handler();
  86:Core/Src/main.c ****   }
  87:Core/Src/main.c ****   PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC|RCC_PERIPHCLK_USB;
  88:Core/Src/main.c ****   PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV8;
  89:Core/Src/main.c ****   PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL_DIV1_5;
ARM GAS  /tmp/ccpeMysx.s 			page 3


  90:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
  91:Core/Src/main.c ****   {
  92:Core/Src/main.c ****     Error_Handler();
  93:Core/Src/main.c ****   }
  94:Core/Src/main.c **** }
  95:Core/Src/main.c **** 
  96:Core/Src/main.c **** 
  97:Core/Src/main.c **** /**
  98:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
  99:Core/Src/main.c ****   * @retval None
 100:Core/Src/main.c ****   */
 101:Core/Src/main.c **** void Error_Handler(void)
 102:Core/Src/main.c **** {
  27              		.loc 1 102 1 view -0
  28              		.cfi_startproc
  29              		@ Volatile: function does not return.
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
 103:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 104:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 105:Core/Src/main.c ****   __disable_irq();
  33              		.loc 1 105 3 view .LVU1
  34              	.LBB4:
  35              	.LBI4:
  36              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
ARM GAS  /tmp/ccpeMysx.s 			page 4


  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
ARM GAS  /tmp/ccpeMysx.s 			page 5


  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
  37              		.loc 2 140 27 view .LVU2
  38              	.LBB5:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
  39              		.loc 2 142 3 view .LVU3
ARM GAS  /tmp/ccpeMysx.s 			page 6


  40              		.syntax unified
  41              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
  42 0000 72B6     		cpsid i
  43              	@ 0 "" 2
  44              		.thumb
  45              		.syntax unified
  46              	.L2:
  47              	.LBE5:
  48              	.LBE4:
 106:Core/Src/main.c ****   while (1)
  49              		.loc 1 106 3 discriminator 1 view .LVU4
 107:Core/Src/main.c ****   {
 108:Core/Src/main.c ****   }
  50              		.loc 1 108 3 discriminator 1 view .LVU5
 106:Core/Src/main.c ****   while (1)
  51              		.loc 1 106 9 discriminator 1 view .LVU6
  52 0002 FEE7     		b	.L2
  53              		.cfi_endproc
  54              	.LFE67:
  56              		.section	.text.SystemClock_Config,"ax",%progbits
  57              		.align	1
  58              		.global	SystemClock_Config
  59              		.syntax unified
  60              		.thumb
  61              		.thumb_func
  63              	SystemClock_Config:
  64              	.LFB66:
  54:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
  65              		.loc 1 54 1 view -0
  66              		.cfi_startproc
  67              		@ args = 0, pretend = 0, frame = 80
  68              		@ frame_needed = 0, uses_anonymous_args = 0
  69 0000 00B5     		push	{lr}
  70              	.LCFI0:
  71              		.cfi_def_cfa_offset 4
  72              		.cfi_offset 14, -4
  73 0002 95B0     		sub	sp, sp, #84
  74              	.LCFI1:
  75              		.cfi_def_cfa_offset 88
  55:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
  76              		.loc 1 55 3 view .LVU8
  55:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
  77              		.loc 1 55 22 is_stmt 0 view .LVU9
  78 0004 2822     		movs	r2, #40
  79 0006 0021     		movs	r1, #0
  80 0008 0DEB0200 		add	r0, sp, r2
  81 000c FFF7FEFF 		bl	memset
  82              	.LVL0:
  56:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
  83              		.loc 1 56 3 is_stmt 1 view .LVU10
  56:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
  84              		.loc 1 56 22 is_stmt 0 view .LVU11
  85 0010 0023     		movs	r3, #0
  86 0012 0593     		str	r3, [sp, #20]
  87 0014 0693     		str	r3, [sp, #24]
  88 0016 0793     		str	r3, [sp, #28]
  89 0018 0893     		str	r3, [sp, #32]
ARM GAS  /tmp/ccpeMysx.s 			page 7


  90 001a 0993     		str	r3, [sp, #36]
  57:Core/Src/main.c **** 
  91              		.loc 1 57 3 is_stmt 1 view .LVU12
  57:Core/Src/main.c **** 
  92              		.loc 1 57 28 is_stmt 0 view .LVU13
  93 001c 0193     		str	r3, [sp, #4]
  94 001e 0293     		str	r3, [sp, #8]
  95 0020 0393     		str	r3, [sp, #12]
  96 0022 0493     		str	r3, [sp, #16]
  62:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  97              		.loc 1 62 3 is_stmt 1 view .LVU14
  62:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  98              		.loc 1 62 36 is_stmt 0 view .LVU15
  99 0024 0122     		movs	r2, #1
 100 0026 0A92     		str	r2, [sp, #40]
  63:Core/Src/main.c ****   RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 101              		.loc 1 63 3 is_stmt 1 view .LVU16
  63:Core/Src/main.c ****   RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 102              		.loc 1 63 30 is_stmt 0 view .LVU17
 103 0028 4FF48033 		mov	r3, #65536
 104 002c 0B93     		str	r3, [sp, #44]
  64:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 105              		.loc 1 64 3 is_stmt 1 view .LVU18
  65:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 106              		.loc 1 65 3 view .LVU19
  65:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 107              		.loc 1 65 30 is_stmt 0 view .LVU20
 108 002e 0E92     		str	r2, [sp, #56]
  66:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 109              		.loc 1 66 3 is_stmt 1 view .LVU21
  66:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 110              		.loc 1 66 34 is_stmt 0 view .LVU22
 111 0030 0222     		movs	r2, #2
 112 0032 1192     		str	r2, [sp, #68]
  67:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 113              		.loc 1 67 3 is_stmt 1 view .LVU23
  67:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 114              		.loc 1 67 35 is_stmt 0 view .LVU24
 115 0034 1293     		str	r3, [sp, #72]
  68:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 116              		.loc 1 68 3 is_stmt 1 view .LVU25
  68:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 117              		.loc 1 68 32 is_stmt 0 view .LVU26
 118 0036 4FF4E013 		mov	r3, #1835008
 119 003a 1393     		str	r3, [sp, #76]
  69:Core/Src/main.c ****   {
 120              		.loc 1 69 3 is_stmt 1 view .LVU27
  69:Core/Src/main.c ****   {
 121              		.loc 1 69 7 is_stmt 0 view .LVU28
 122 003c 0AA8     		add	r0, sp, #40
 123 003e FFF7FEFF 		bl	HAL_RCC_OscConfig
 124              	.LVL1:
  69:Core/Src/main.c ****   {
 125              		.loc 1 69 6 view .LVU29
 126 0042 D8B9     		cbnz	r0, .L8
  76:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 127              		.loc 1 76 3 is_stmt 1 view .LVU30
ARM GAS  /tmp/ccpeMysx.s 			page 8


  76:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 128              		.loc 1 76 31 is_stmt 0 view .LVU31
 129 0044 0F23     		movs	r3, #15
 130 0046 0593     		str	r3, [sp, #20]
  78:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 131              		.loc 1 78 3 is_stmt 1 view .LVU32
  78:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 132              		.loc 1 78 34 is_stmt 0 view .LVU33
 133 0048 0221     		movs	r1, #2
 134 004a 0691     		str	r1, [sp, #24]
  79:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 135              		.loc 1 79 3 is_stmt 1 view .LVU34
  79:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 136              		.loc 1 79 35 is_stmt 0 view .LVU35
 137 004c 0023     		movs	r3, #0
 138 004e 0793     		str	r3, [sp, #28]
  80:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 139              		.loc 1 80 3 is_stmt 1 view .LVU36
  80:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 140              		.loc 1 80 36 is_stmt 0 view .LVU37
 141 0050 4FF48062 		mov	r2, #1024
 142 0054 0892     		str	r2, [sp, #32]
  81:Core/Src/main.c **** 
 143              		.loc 1 81 3 is_stmt 1 view .LVU38
  81:Core/Src/main.c **** 
 144              		.loc 1 81 36 is_stmt 0 view .LVU39
 145 0056 0993     		str	r3, [sp, #36]
  83:Core/Src/main.c ****   {
 146              		.loc 1 83 3 is_stmt 1 view .LVU40
  83:Core/Src/main.c ****   {
 147              		.loc 1 83 7 is_stmt 0 view .LVU41
 148 0058 05A8     		add	r0, sp, #20
 149 005a FFF7FEFF 		bl	HAL_RCC_ClockConfig
 150              	.LVL2:
  83:Core/Src/main.c ****   {
 151              		.loc 1 83 6 view .LVU42
 152 005e 78B9     		cbnz	r0, .L9
  87:Core/Src/main.c ****   PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV8;
 153              		.loc 1 87 3 is_stmt 1 view .LVU43
  87:Core/Src/main.c ****   PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV8;
 154              		.loc 1 87 38 is_stmt 0 view .LVU44
 155 0060 1223     		movs	r3, #18
 156 0062 0193     		str	r3, [sp, #4]
  88:Core/Src/main.c ****   PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL_DIV1_5;
 157              		.loc 1 88 3 is_stmt 1 view .LVU45
  88:Core/Src/main.c ****   PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL_DIV1_5;
 158              		.loc 1 88 35 is_stmt 0 view .LVU46
 159 0064 4FF44043 		mov	r3, #49152
 160 0068 0393     		str	r3, [sp, #12]
  89:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 161              		.loc 1 89 3 is_stmt 1 view .LVU47
  89:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 162              		.loc 1 89 35 is_stmt 0 view .LVU48
 163 006a 0023     		movs	r3, #0
 164 006c 0493     		str	r3, [sp, #16]
  90:Core/Src/main.c ****   {
 165              		.loc 1 90 3 is_stmt 1 view .LVU49
ARM GAS  /tmp/ccpeMysx.s 			page 9


  90:Core/Src/main.c ****   {
 166              		.loc 1 90 7 is_stmt 0 view .LVU50
 167 006e 01A8     		add	r0, sp, #4
 168 0070 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 169              	.LVL3:
  90:Core/Src/main.c ****   {
 170              		.loc 1 90 6 view .LVU51
 171 0074 30B9     		cbnz	r0, .L10
  94:Core/Src/main.c **** 
 172              		.loc 1 94 1 view .LVU52
 173 0076 15B0     		add	sp, sp, #84
 174              	.LCFI2:
 175              		.cfi_remember_state
 176              		.cfi_def_cfa_offset 4
 177              		@ sp needed
 178 0078 5DF804FB 		ldr	pc, [sp], #4
 179              	.L8:
 180              	.LCFI3:
 181              		.cfi_restore_state
  71:Core/Src/main.c ****   }
 182              		.loc 1 71 5 is_stmt 1 view .LVU53
 183 007c FFF7FEFF 		bl	Error_Handler
 184              	.LVL4:
 185              	.L9:
  85:Core/Src/main.c ****   }
 186              		.loc 1 85 5 view .LVU54
 187 0080 FFF7FEFF 		bl	Error_Handler
 188              	.LVL5:
 189              	.L10:
  92:Core/Src/main.c ****   }
 190              		.loc 1 92 5 view .LVU55
 191 0084 FFF7FEFF 		bl	Error_Handler
 192              	.LVL6:
 193              		.cfi_endproc
 194              	.LFE66:
 196              		.section	.text.main,"ax",%progbits
 197              		.align	1
 198              		.global	main
 199              		.syntax unified
 200              		.thumb
 201              		.thumb_func
 203              	main:
 204              	.LFB65:
  28:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 205              		.loc 1 28 1 view -0
 206              		.cfi_startproc
 207              		@ Volatile: function does not return.
 208              		@ args = 0, pretend = 0, frame = 0
 209              		@ frame_needed = 0, uses_anonymous_args = 0
 210 0000 08B5     		push	{r3, lr}
 211              	.LCFI4:
 212              		.cfi_def_cfa_offset 8
 213              		.cfi_offset 3, -8
 214              		.cfi_offset 14, -4
  30:Core/Src/main.c **** 
 215              		.loc 1 30 3 view .LVU57
 216 0002 FFF7FEFF 		bl	HAL_Init
ARM GAS  /tmp/ccpeMysx.s 			page 10


 217              	.LVL7:
  33:Core/Src/main.c **** 
 218              		.loc 1 33 3 view .LVU58
 219 0006 FFF7FEFF 		bl	SystemClock_Config
 220              	.LVL8:
  35:Core/Src/main.c **** 
 221              		.loc 1 35 3 view .LVU59
 222 000a FFF7FEFF 		bl	MX_GPIO_Init
 223              	.LVL9:
 224              	.L12:
  37:Core/Src/main.c ****   {
 225              		.loc 1 37 3 discriminator 1 view .LVU60
  40:Core/Src/main.c ****     HAL_Delay(500);
 226              		.loc 1 40 5 discriminator 1 view .LVU61
 227 000e 0B4C     		ldr	r4, .L14
 228 0010 0122     		movs	r2, #1
 229 0012 4FF40051 		mov	r1, #8192
 230 0016 2046     		mov	r0, r4
 231 0018 FFF7FEFF 		bl	HAL_GPIO_WritePin
 232              	.LVL10:
  41:Core/Src/main.c ****     HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 233              		.loc 1 41 5 discriminator 1 view .LVU62
 234 001c 4FF4FA70 		mov	r0, #500
 235 0020 FFF7FEFF 		bl	HAL_Delay
 236              	.LVL11:
  42:Core/Src/main.c ****     HAL_Delay(500);
 237              		.loc 1 42 5 discriminator 1 view .LVU63
 238 0024 0022     		movs	r2, #0
 239 0026 4FF40051 		mov	r1, #8192
 240 002a 2046     		mov	r0, r4
 241 002c FFF7FEFF 		bl	HAL_GPIO_WritePin
 242              	.LVL12:
  43:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 243              		.loc 1 43 5 discriminator 1 view .LVU64
 244 0030 4FF4FA70 		mov	r0, #500
 245 0034 FFF7FEFF 		bl	HAL_Delay
 246              	.LVL13:
  37:Core/Src/main.c ****   {
 247              		.loc 1 37 9 discriminator 1 view .LVU65
 248 0038 E9E7     		b	.L12
 249              	.L15:
 250 003a 00BF     		.align	2
 251              	.L14:
 252 003c 00100140 		.word	1073811456
 253              		.cfi_endproc
 254              	.LFE65:
 256              		.text
 257              	.Letext0:
 258              		.file 3 "/home/callum/.config/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-tools/arm-no
 259              		.file 4 "/home/callum/.config/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-tools/arm-no
 260              		.file 5 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 261              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h"
 262              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h"
 263              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 264              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 265              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h"
 266              		.file 11 "<built-in>"
ARM GAS  /tmp/ccpeMysx.s 			page 11


ARM GAS  /tmp/ccpeMysx.s 			page 12


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
     /tmp/ccpeMysx.s:18     .text.Error_Handler:0000000000000000 $t
     /tmp/ccpeMysx.s:24     .text.Error_Handler:0000000000000000 Error_Handler
     /tmp/ccpeMysx.s:57     .text.SystemClock_Config:0000000000000000 $t
     /tmp/ccpeMysx.s:63     .text.SystemClock_Config:0000000000000000 SystemClock_Config
     /tmp/ccpeMysx.s:197    .text.main:0000000000000000 $t
     /tmp/ccpeMysx.s:203    .text.main:0000000000000000 main
     /tmp/ccpeMysx.s:252    .text.main:000000000000003c $d

UNDEFINED SYMBOLS
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_RCCEx_PeriphCLKConfig
HAL_Init
MX_GPIO_Init
HAL_GPIO_WritePin
HAL_Delay
