// Seed: 3432026998
module module_0 (
    output tri id_0
);
  always assign id_0 = 1'b0;
endmodule
module module_1 (
    input  tri1 id_0,
    input  tri1 id_1,
    output wor  id_2
);
  wire id_4, id_5, id_6, id_7, id_8, id_9, id_10, id_11;
  module_0 modCall_1 (id_2);
  assign modCall_1.type_2 = 0;
  wire id_12;
  assign id_8 = id_9;
endmodule
module module_2 (
    output uwire id_0,
    output tri id_1,
    input wand id_2,
    output supply1 id_3,
    input uwire id_4,
    output wand id_5,
    output tri1 id_6,
    input tri1 id_7,
    input supply1 id_8,
    output wand id_9,
    input wire id_10,
    input uwire id_11,
    output tri1 id_12
);
  assign id_1 = id_7;
  module_0 modCall_1 (id_0);
  assign modCall_1.type_2 = 0;
  assign id_6 = id_10;
endmodule
