/* File autogenerated with svd2groov_multi */
#pragma once

#include <groov/groov.hpp>

#include <stm32/common/access.hpp>

namespace stm32::registers {

// GPTIM peripheral register templates
// Total unique registers: 39

// gptim_arr_v1: ARR (version 1)
// Used by: TIM2.ARR@stm32wl5xcm0p, TIM2.ARR@stm32wl5xcm4, TIM2.ARR@stm32wle5cm4
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using gptim_arr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"arr_h", std::uint16_t, 31, 16>,
             groov::field<"arr_l", std::uint16_t, 15, 0>>;

// gptim_arr_v2: ARR (version 2)
// Used by: TIM16.ARR@stm32wl5xcm0p, TIM17.ARR@stm32wl5xcm0p, TIM16.ARR@stm32wl5xcm4, TIM17.ARR@stm32wl5xcm4, TIM16.ARR@stm32wle5cm4, ... +1 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using gptim_arr_v2_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved0", std::uint16_t, 31, 16, access::ro>,
             groov::field<"arr", std::uint16_t, 15, 0>>;

// gptim_bdtr_v1: BDTR (version 1)
// Used by: TIM16.BDTR@stm32wl5xcm0p, TIM17.BDTR@stm32wl5xcm0p, TIM16.BDTR@stm32wl5xcm4, TIM17.BDTR@stm32wl5xcm4, TIM16.BDTR@stm32wle5cm4, ... +1 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using gptim_bdtr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved2", std::uint8_t, 31, 29, access::ro>,
             groov::field<"bkbid", bool, 28, 28>,
             groov::field<"reserved1", bool, 27, 27, access::ro>,
             groov::field<"bkdsrm", bool, 26, 26>,
             groov::field<"reserved0", std::uint8_t, 25, 20, access::ro>,
             groov::field<"bkf", std::uint8_t, 19, 16>,
             groov::field<"moe", bool, 15, 15>,
             groov::field<"aoe", bool, 14, 14>,
             groov::field<"bkp", bool, 13, 13>,
             groov::field<"bke", bool, 12, 12>,
             groov::field<"ossr", bool, 11, 11>,
             groov::field<"ossi", bool, 10, 10>,
             groov::field<"lock", std::uint8_t, 9, 8>,
             groov::field<"dt", std::uint8_t, 7, 0>>;

// gptim_ccer_v1: CCER (version 1)
// Used by: TIM2.CCER@stm32wl5xcm0p, TIM2.CCER@stm32wl5xcm4, TIM2.CCER@stm32wle5cm4
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using gptim_ccer_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved4", std::uint16_t, 31, 16, access::ro>,
             groov::field<"cc4np", bool, 15, 15>,
             groov::field<"reserved3", bool, 14, 14, access::ro>,
             groov::field<"cc4p", bool, 13, 13>,
             groov::field<"cc4e", bool, 12, 12>,
             groov::field<"cc3np", bool, 11, 11>,
             groov::field<"reserved2", bool, 10, 10, access::ro>,
             groov::field<"cc3p", bool, 9, 9>,
             groov::field<"cc3e", bool, 8, 8>,
             groov::field<"cc2np", bool, 7, 7>,
             groov::field<"reserved1", bool, 6, 6, access::ro>,
             groov::field<"cc2p", bool, 5, 5>,
             groov::field<"cc2e", bool, 4, 4>,
             groov::field<"cc1np", bool, 3, 3>,
             groov::field<"reserved0", bool, 2, 2, access::ro>,
             groov::field<"cc1p", bool, 1, 1>,
             groov::field<"cc1e", bool, 0, 0>>;

// gptim_ccer_v2: CCER (version 2)
// Used by: TIM16.CCER@stm32wl5xcm0p, TIM17.CCER@stm32wl5xcm0p, TIM16.CCER@stm32wl5xcm4, TIM17.CCER@stm32wl5xcm4, TIM16.CCER@stm32wle5cm4, ... +1 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using gptim_ccer_v2_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved0", std::uint32_t, 31, 4, access::ro>,
             groov::field<"cc1np", bool, 3, 3>,
             groov::field<"cc1ne", bool, 2, 2>,
             groov::field<"cc1p", bool, 1, 1>,
             groov::field<"cc1e", bool, 0, 0>>;

// gptim_ccmr1_input_v1: CCMR1_INPUT (version 1)
// Used by: TIM2.CCMR1_Input@stm32wl5xcm0p, TIM2.CCMR1_Input@stm32wl5xcm4, TIM2.CCMR1_Input@stm32wle5cm4
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using gptim_ccmr1_input_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved0", std::uint16_t, 31, 16, access::ro>,
             groov::field<"ic2f", std::uint8_t, 15, 12>,
             groov::field<"ic2psc", std::uint8_t, 11, 10>,
             groov::field<"cc2s", std::uint8_t, 9, 8>,
             groov::field<"ic1f", std::uint8_t, 7, 4>,
             groov::field<"ic1psc", std::uint8_t, 3, 2>,
             groov::field<"cc1s", std::uint8_t, 1, 0>>;

// gptim_ccmr1_input_v2: CCMR1_INPUT (version 2)
// Used by: TIM16.CCMR1_Input@stm32wl5xcm0p, TIM17.CCMR1_Input@stm32wl5xcm0p, TIM16.CCMR1_Input@stm32wl5xcm4, TIM17.CCMR1_Input@stm32wl5xcm4, TIM16.CCMR1_Input@stm32wle5cm4, ... +1 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using gptim_ccmr1_input_v2_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved0", std::uint32_t, 31, 8, access::ro>,
             groov::field<"ic1f", std::uint8_t, 7, 4>,
             groov::field<"ic1psc", std::uint8_t, 3, 2>,
             groov::field<"cc1s", std::uint8_t, 1, 0>>;

// gptim_ccmr1_output_v1: CCMR1_OUTPUT (version 1)
// Used by: TIM2.CCMR1_Output@stm32wl5xcm0p, TIM2.CCMR1_Output@stm32wl5xcm4, TIM2.CCMR1_Output@stm32wle5cm4
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using gptim_ccmr1_output_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved1", std::uint8_t, 31, 25, access::ro>,
             groov::field<"oc2m_3", bool, 24, 24>,
             groov::field<"reserved0", std::uint8_t, 23, 17, access::ro>,
             groov::field<"oc1m_3", bool, 16, 16>,
             groov::field<"oc2ce", bool, 15, 15>,
             groov::field<"oc2m", std::uint8_t, 14, 12>,
             groov::field<"oc2pe", bool, 11, 11>,
             groov::field<"oc2fe", bool, 10, 10>,
             groov::field<"cc2s", std::uint8_t, 9, 8>,
             groov::field<"oc1ce", bool, 7, 7>,
             groov::field<"oc1m", std::uint8_t, 6, 4>,
             groov::field<"oc1pe", bool, 3, 3>,
             groov::field<"oc1fe", bool, 2, 2>,
             groov::field<"cc1s", std::uint8_t, 1, 0>>;

// gptim_ccmr1_output_v2: CCMR1_OUTPUT (version 2)
// Used by: TIM16.CCMR1_Output@stm32wl5xcm0p, TIM17.CCMR1_Output@stm32wl5xcm0p, TIM16.CCMR1_Output@stm32wl5xcm4, TIM17.CCMR1_Output@stm32wl5xcm4, TIM16.CCMR1_Output@stm32wle5cm4, ... +1 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using gptim_ccmr1_output_v2_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved1", std::uint16_t, 31, 17, access::ro>,
             groov::field<"oc1m_3", bool, 16, 16>,
             groov::field<"reserved0", std::uint16_t, 15, 7, access::ro>,
             groov::field<"oc1m", std::uint8_t, 6, 4>,
             groov::field<"oc1pe", bool, 3, 3>,
             groov::field<"oc1fe", bool, 2, 2>,
             groov::field<"cc1s", std::uint8_t, 1, 0>>;

// gptim_ccmr2_input_v1: CCMR2_INPUT (version 1)
// Used by: TIM2.CCMR2_Input@stm32wl5xcm0p, TIM2.CCMR2_Input@stm32wl5xcm4, TIM2.CCMR2_Input@stm32wle5cm4
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using gptim_ccmr2_input_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved0", std::uint16_t, 31, 16, access::ro>,
             groov::field<"ic4f", std::uint8_t, 15, 12>,
             groov::field<"ic4psc", std::uint8_t, 11, 10>,
             groov::field<"cc4s", std::uint8_t, 9, 8>,
             groov::field<"ic3f", std::uint8_t, 7, 4>,
             groov::field<"ic3psc", std::uint8_t, 3, 2>,
             groov::field<"cc3s", std::uint8_t, 1, 0>>;

// gptim_ccmr2_output_v1: CCMR2_OUTPUT (version 1)
// Used by: TIM2.CCMR2_Output@stm32wl5xcm0p, TIM2.CCMR2_Output@stm32wl5xcm4, TIM2.CCMR2_Output@stm32wle5cm4
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using gptim_ccmr2_output_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved1", std::uint8_t, 31, 25, access::ro>,
             groov::field<"oc4m_3", bool, 24, 24>,
             groov::field<"reserved0", std::uint8_t, 23, 17, access::ro>,
             groov::field<"oc3m_3", bool, 16, 16>,
             groov::field<"oc4ce", bool, 15, 15>,
             groov::field<"oc4m", std::uint8_t, 14, 12>,
             groov::field<"oc4pe", bool, 11, 11>,
             groov::field<"oc4fe", bool, 10, 10>,
             groov::field<"cc4s", std::uint8_t, 9, 8>,
             groov::field<"oc3ce", bool, 7, 7>,
             groov::field<"oc3m", std::uint8_t, 6, 4>,
             groov::field<"oc3pe", bool, 3, 3>,
             groov::field<"oc3fe", bool, 2, 2>,
             groov::field<"cc3s", std::uint8_t, 1, 0>>;

// gptim_ccr1_v1: CCR1 (version 1)
// Used by: TIM2.CCR1@stm32wl5xcm0p, TIM2.CCR1@stm32wl5xcm4, TIM2.CCR1@stm32wle5cm4
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using gptim_ccr1_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"ccr1_h", std::uint16_t, 31, 16>,
             groov::field<"ccr1_l", std::uint16_t, 15, 0>>;

// gptim_ccr1_v2: CCR1 (version 2)
// Used by: TIM16.CCR1@stm32wl5xcm0p, TIM17.CCR1@stm32wl5xcm0p, TIM16.CCR1@stm32wl5xcm4, TIM17.CCR1@stm32wl5xcm4, TIM16.CCR1@stm32wle5cm4, ... +1 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using gptim_ccr1_v2_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved0", std::uint16_t, 31, 16, access::ro>,
             groov::field<"ccr1", std::uint16_t, 15, 0>>;

// gptim_ccr2_v1: CCR2 (version 1)
// Used by: TIM2.CCR2@stm32wl5xcm0p, TIM2.CCR2@stm32wl5xcm4, TIM2.CCR2@stm32wle5cm4
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using gptim_ccr2_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"ccr2_h", std::uint16_t, 31, 16>,
             groov::field<"ccr2_l", std::uint16_t, 15, 0>>;

// gptim_ccr3_v1: CCR3 (version 1)
// Used by: TIM2.CCR3@stm32wl5xcm0p, TIM2.CCR3@stm32wl5xcm4, TIM2.CCR3@stm32wle5cm4
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using gptim_ccr3_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"ccr3_h", std::uint16_t, 31, 16>,
             groov::field<"ccr3_l", std::uint16_t, 15, 0>>;

// gptim_ccr4_v1: CCR4 (version 1)
// Used by: TIM2.CCR4@stm32wl5xcm0p, TIM2.CCR4@stm32wl5xcm4, TIM2.CCR4@stm32wle5cm4
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using gptim_ccr4_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"ccr4_h", std::uint16_t, 31, 16>,
             groov::field<"ccr4_l", std::uint16_t, 15, 0>>;

// gptim_cnt_v1: CNT (version 1)
// Used by: TIM2.CNT@stm32wl5xcm0p, TIM2.CNT@stm32wl5xcm4, TIM2.CNT@stm32wle5cm4
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using gptim_cnt_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"cnt_h", std::uint16_t, 31, 16>,
             groov::field<"cnt_l", std::uint16_t, 15, 0>>;

// gptim_cnt_v2: CNT (version 2)
// Used by: TIM16.CNT@stm32wl5xcm0p, TIM17.CNT@stm32wl5xcm0p, TIM16.CNT@stm32wl5xcm4, TIM17.CNT@stm32wl5xcm4, TIM16.CNT@stm32wle5cm4, ... +1 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using gptim_cnt_v2_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"uifcpyorres", bool, 31, 31, access::ro>,
             groov::field<"reserved0", std::uint16_t, 30, 16, access::ro>,
             groov::field<"cnt", std::uint16_t, 15, 0>>;

// gptim_cr1_v1: CR1 (version 1)
// Used by: TIM2.CR1@stm32wl5xcm0p, TIM2.CR1@stm32wl5xcm4, TIM2.CR1@stm32wle5cm4
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using gptim_cr1_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved1", std::uint32_t, 31, 12, access::ro>,
             groov::field<"uifremap", bool, 11, 11>,
             groov::field<"reserved0", bool, 10, 10, access::ro>,
             groov::field<"ckd", std::uint8_t, 9, 8>,
             groov::field<"arpe", bool, 7, 7>,
             groov::field<"cms", std::uint8_t, 6, 5>,
             groov::field<"dir", bool, 4, 4>,
             groov::field<"opm", bool, 3, 3>,
             groov::field<"urs", bool, 2, 2>,
             groov::field<"udis", bool, 1, 1>,
             groov::field<"cen", bool, 0, 0>>;

// gptim_cr1_v2: CR1 (version 2)
// Used by: TIM16.CR1@stm32wl5xcm0p, TIM17.CR1@stm32wl5xcm0p, TIM16.CR1@stm32wl5xcm4, TIM17.CR1@stm32wl5xcm4, TIM16.CR1@stm32wle5cm4, ... +1 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using gptim_cr1_v2_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved2", std::uint32_t, 31, 12, access::ro>,
             groov::field<"uifremap", bool, 11, 11>,
             groov::field<"reserved1", bool, 10, 10, access::ro>,
             groov::field<"ckd", std::uint8_t, 9, 8>,
             groov::field<"arpe", bool, 7, 7>,
             groov::field<"reserved0", std::uint8_t, 6, 4, access::ro>,
             groov::field<"opm", bool, 3, 3>,
             groov::field<"urs", bool, 2, 2>,
             groov::field<"udis", bool, 1, 1>,
             groov::field<"cen", bool, 0, 0>>;

// gptim_cr2_v1: CR2 (version 1)
// Used by: TIM2.CR2@stm32wl5xcm0p, TIM2.CR2@stm32wl5xcm4, TIM2.CR2@stm32wle5cm4
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using gptim_cr2_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved1", std::uint32_t, 31, 8, access::ro>,
             groov::field<"ti1s", bool, 7, 7>,
             groov::field<"mms", std::uint8_t, 6, 4>,
             groov::field<"ccds", bool, 3, 3>,
             groov::field<"reserved0", std::uint8_t, 2, 0, access::ro>>;

// gptim_cr2_v2: CR2 (version 2)
// Used by: TIM16.CR2@stm32wl5xcm0p, TIM17.CR2@stm32wl5xcm0p, TIM16.CR2@stm32wl5xcm4, TIM17.CR2@stm32wl5xcm4, TIM16.CR2@stm32wle5cm4, ... +1 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using gptim_cr2_v2_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved2", std::uint32_t, 31, 10, access::ro>,
             groov::field<"ois1n", bool, 9, 9>,
             groov::field<"ois1", bool, 8, 8>,
             groov::field<"reserved1", std::uint8_t, 7, 4, access::ro>,
             groov::field<"ccds", bool, 3, 3>,
             groov::field<"ccus", bool, 2, 2>,
             groov::field<"reserved0", bool, 1, 1, access::ro>,
             groov::field<"ccpc", bool, 0, 0>>;

// gptim_dcr_v1: DCR (version 1)
// Used by: TIM2.DCR@stm32wl5xcm0p, TIM16.DCR@stm32wl5xcm0p, TIM17.DCR@stm32wl5xcm0p, TIM2.DCR@stm32wl5xcm4, TIM16.DCR@stm32wl5xcm4, ... +4 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using gptim_dcr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved1", std::uint32_t, 31, 13, access::ro>,
             groov::field<"dbl", std::uint8_t, 12, 8>,
             groov::field<"reserved0", std::uint8_t, 7, 5, access::ro>,
             groov::field<"dba", std::uint8_t, 4, 0>>;

// gptim_dier_v1: DIER (version 1)
// Used by: TIM2.DIER@stm32wl5xcm0p, TIM2.DIER@stm32wl5xcm4, TIM2.DIER@stm32wle5cm4
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using gptim_dier_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved2", std::uint32_t, 31, 13, access::ro>,
             groov::field<"cc4de", bool, 12, 12>,
             groov::field<"cc3de", bool, 11, 11>,
             groov::field<"cc2de", bool, 10, 10>,
             groov::field<"cc1de", bool, 9, 9>,
             groov::field<"ude", bool, 8, 8>,
             groov::field<"reserved1", bool, 7, 7, access::ro>,
             groov::field<"tie", bool, 6, 6>,
             groov::field<"reserved0", bool, 5, 5, access::ro>,
             groov::field<"cc4ie", bool, 4, 4>,
             groov::field<"cc3ie", bool, 3, 3>,
             groov::field<"cc2ie", bool, 2, 2>,
             groov::field<"cc1ie", bool, 1, 1>,
             groov::field<"uie", bool, 0, 0>>;

// gptim_dier_v2: DIER (version 2)
// Used by: TIM16.DIER@stm32wl5xcm0p, TIM17.DIER@stm32wl5xcm0p, TIM16.DIER@stm32wl5xcm4, TIM17.DIER@stm32wl5xcm4, TIM16.DIER@stm32wle5cm4, ... +1 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using gptim_dier_v2_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved3", std::uint32_t, 31, 14, access::ro>,
             groov::field<"comde", bool, 13, 13>,
             groov::field<"reserved2", std::uint8_t, 12, 10, access::ro>,
             groov::field<"cc1de", bool, 9, 9>,
             groov::field<"ude", bool, 8, 8>,
             groov::field<"bie", bool, 7, 7>,
             groov::field<"reserved1", bool, 6, 6, access::ro>,
             groov::field<"comie", bool, 5, 5>,
             groov::field<"reserved0", std::uint8_t, 4, 2, access::ro>,
             groov::field<"cc1ie", bool, 1, 1>,
             groov::field<"uie", bool, 0, 0>>;

// gptim_dmar_v1: DMAR (version 1)
// Used by: TIM2.DMAR@stm32wl5xcm0p, TIM16.DMAR@stm32wl5xcm0p, TIM17.DMAR@stm32wl5xcm0p, TIM2.DMAR@stm32wl5xcm4, TIM16.DMAR@stm32wl5xcm4, ... +4 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using gptim_dmar_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved0", std::uint16_t, 31, 16, access::ro>,
             groov::field<"dmab", std::uint16_t, 15, 0>>;

// gptim_egr_v1: EGR (version 1)
// Used by: TIM2.EGR@stm32wl5xcm0p, TIM2.EGR@stm32wl5xcm4, TIM2.EGR@stm32wle5cm4
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using gptim_egr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::wo,
             groov::field<"reserved1", std::uint32_t, 31, 7, access::ro>,
             groov::field<"tg", bool, 6, 6>,
             groov::field<"reserved0", bool, 5, 5, access::ro>,
             groov::field<"cc4g", bool, 4, 4>,
             groov::field<"cc3g", bool, 3, 3>,
             groov::field<"cc2g", bool, 2, 2>,
             groov::field<"cc1g", bool, 1, 1>,
             groov::field<"ug", bool, 0, 0>>;

// gptim_egr_v2: EGR (version 2)
// Used by: TIM16.EGR@stm32wl5xcm0p, TIM17.EGR@stm32wl5xcm0p, TIM16.EGR@stm32wl5xcm4, TIM17.EGR@stm32wl5xcm4, TIM16.EGR@stm32wle5cm4, ... +1 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using gptim_egr_v2_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::wo,
             groov::field<"reserved2", std::uint32_t, 31, 8, access::ro>,
             groov::field<"bg", bool, 7, 7>,
             groov::field<"reserved1", bool, 6, 6, access::ro>,
             groov::field<"comg", bool, 5, 5>,
             groov::field<"reserved0", std::uint8_t, 4, 2, access::ro>,
             groov::field<"cc1g", bool, 1, 1>,
             groov::field<"ug", bool, 0, 0>>;

// gptim_psc_v1: PSC (version 1)
// Used by: TIM2.PSC@stm32wl5xcm0p, TIM16.PSC@stm32wl5xcm0p, TIM17.PSC@stm32wl5xcm0p, TIM2.PSC@stm32wl5xcm4, TIM16.PSC@stm32wl5xcm4, ... +4 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using gptim_psc_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved0", std::uint16_t, 31, 16, access::ro>,
             groov::field<"psc", std::uint16_t, 15, 0>>;

// gptim_rcr_v1: RCR (version 1)
// Used by: TIM16.RCR@stm32wl5xcm0p, TIM17.RCR@stm32wl5xcm0p, TIM16.RCR@stm32wl5xcm4, TIM17.RCR@stm32wl5xcm4, TIM16.RCR@stm32wle5cm4, ... +1 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using gptim_rcr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved0", std::uint32_t, 31, 8, access::ro>,
             groov::field<"rep", std::uint8_t, 7, 0>>;

// gptim_smcr_v1: SMCR (version 1)
// Used by: TIM2.SMCR@stm32wl5xcm0p, TIM2.SMCR@stm32wl5xcm4, TIM2.SMCR@stm32wle5cm4
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using gptim_smcr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved0", std::uint16_t, 31, 17, access::ro>,
             groov::field<"sms_3", bool, 16, 16>,
             groov::field<"etp", bool, 15, 15>,
             groov::field<"ece", bool, 14, 14>,
             groov::field<"etps", std::uint8_t, 13, 12>,
             groov::field<"etf", std::uint8_t, 11, 8>,
             groov::field<"msm", bool, 7, 7>,
             groov::field<"ts", std::uint8_t, 6, 4>,
             groov::field<"occs", bool, 3, 3>,
             groov::field<"sms", std::uint8_t, 2, 0>>;

// gptim_sr_v1: SR (version 1)
// Used by: TIM2.SR@stm32wl5xcm0p, TIM2.SR@stm32wl5xcm4, TIM2.SR@stm32wle5cm4
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using gptim_sr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved2", std::uint32_t, 31, 13, access::ro>,
             groov::field<"cc4of", bool, 12, 12>,
             groov::field<"cc3of", bool, 11, 11>,
             groov::field<"cc2of", bool, 10, 10>,
             groov::field<"cc1of", bool, 9, 9>,
             groov::field<"reserved1", std::uint8_t, 8, 7, access::ro>,
             groov::field<"tif", bool, 6, 6>,
             groov::field<"reserved0", bool, 5, 5, access::ro>,
             groov::field<"cc4if", bool, 4, 4>,
             groov::field<"cc3if", bool, 3, 3>,
             groov::field<"cc2if", bool, 2, 2>,
             groov::field<"cc1if", bool, 1, 1>,
             groov::field<"uif", bool, 0, 0>>;

// gptim_sr_v2: SR (version 2)
// Used by: TIM16.SR@stm32wl5xcm0p, TIM17.SR@stm32wl5xcm0p, TIM16.SR@stm32wl5xcm4, TIM17.SR@stm32wl5xcm4, TIM16.SR@stm32wle5cm4, ... +1 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using gptim_sr_v2_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved3", std::uint32_t, 31, 10, access::ro>,
             groov::field<"cc1of", bool, 9, 9>,
             groov::field<"reserved2", bool, 8, 8, access::ro>,
             groov::field<"bif", bool, 7, 7>,
             groov::field<"reserved1", bool, 6, 6, access::ro>,
             groov::field<"comif", bool, 5, 5>,
             groov::field<"reserved0", std::uint8_t, 4, 2, access::ro>,
             groov::field<"cc1if", bool, 1, 1>,
             groov::field<"uif", bool, 0, 0>>;

// gptim_tim17_af1_v1: TIM17_AF1 (version 1)
// Used by: TIM17.TIM17_AF1@stm32wl5xcm0p, TIM17.TIM17_AF1@stm32wl5xcm4, TIM17.TIM17_AF1@stm32wle5cm4
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using gptim_tim17_af1_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved1", std::uint32_t, 31, 12, access::ro>,
             groov::field<"bkcmp2p", bool, 11, 11>,
             groov::field<"bkcmp1p", bool, 10, 10>,
             groov::field<"bkinp", bool, 9, 9>,
             groov::field<"reserved0", std::uint8_t, 8, 3, access::ro>,
             groov::field<"bkcmp2e", bool, 2, 2>,
             groov::field<"bkcmp1e", bool, 1, 1>,
             groov::field<"bkine", bool, 0, 0>>;

// gptim_tim17_or1_v1: TIM17_OR1 (version 1)
// Used by: TIM17.TIM17_OR1@stm32wl5xcm0p, TIM17.TIM17_OR1@stm32wl5xcm4, TIM17.TIM17_OR1@stm32wle5cm4
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using gptim_tim17_or1_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved0", std::uint32_t, 31, 2, access::ro>,
             groov::field<"ti1_rmp", std::uint8_t, 1, 0>>;

// gptim_tim17_tisel_v1: TIM17_TISEL (version 1)
// Used by: TIM17.TIM17_TISEL@stm32wl5xcm0p, TIM17.TIM17_TISEL@stm32wl5xcm4, TIM17.TIM17_TISEL@stm32wle5cm4
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using gptim_tim17_tisel_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved0", std::uint32_t, 31, 4, access::ro>,
             groov::field<"tisel", std::uint8_t, 3, 0>>;

// gptim_tim2_af1_v1: TIM2_AF1 (version 1)
// Used by: TIM2.TIM2_AF1@stm32wl5xcm0p, TIM2.TIM2_AF1@stm32wl5xcm4, TIM2.TIM2_AF1@stm32wle5cm4
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using gptim_tim2_af1_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved1", std::uint16_t, 31, 18, access::ro>,
             groov::field<"etrsel", std::uint8_t, 17, 14>,
             groov::field<"reserved0", std::uint16_t, 13, 0, access::ro>>;

// gptim_tim2_or1_v1: TIM2_OR1 (version 1)
// Used by: TIM2.TIM2_OR1@stm32wl5xcm0p, TIM2.TIM2_OR1@stm32wl5xcm4, TIM2.TIM2_OR1@stm32wle5cm4
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using gptim_tim2_or1_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved1", std::uint32_t, 31, 4, access::ro>,
             groov::field<"ti4_rmp", std::uint8_t, 3, 2>,
             groov::field<"etr_rmp", bool, 1, 1>,
             groov::field<"reserved0", bool, 0, 0, access::ro>>;

// gptim_tim2_tisel_v1: TIM2_TISEL (version 1)
// Used by: TIM2.TIM2_TISEL@stm32wl5xcm0p, TIM2.TIM2_TISEL@stm32wl5xcm4, TIM2.TIM2_TISEL@stm32wle5cm4
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using gptim_tim2_tisel_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved1", std::uint32_t, 31, 12, access::ro>,
             groov::field<"ti2sel", std::uint8_t, 11, 8>,
             groov::field<"reserved0", std::uint8_t, 7, 4, access::ro>,
             groov::field<"ti1sel", std::uint8_t, 3, 0>>;

} // namespace stm32::registers
