# FPGA-dev-tool
Tools for synthesis and running simulations files on Icarus verilog platform. 

run.py script automagicaly gets all source files (.v, .vh), compiled it and runs simulation tool (GTKWave). 
rebuild.py script just recompile all changes in code. 

NOTE: All source files must be in subdirectory "src"

