TimeQuest Timing Analyzer report for image_processing_test
Tue Dec 27 14:57:58 2022
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'cam_pclk'
 13. Slow 1200mV 85C Model Setup: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'sccb_dri:u_sccb_dri|dri_clk'
 15. Slow 1200mV 85C Model Setup: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[2]'
 16. Slow 1200mV 85C Model Setup: 'sys_clk'
 17. Slow 1200mV 85C Model Hold: 'cam_pclk'
 18. Slow 1200mV 85C Model Hold: 'sccb_dri:u_sccb_dri|dri_clk'
 19. Slow 1200mV 85C Model Hold: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[2]'
 20. Slow 1200mV 85C Model Hold: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'
 21. Slow 1200mV 85C Model Hold: 'sys_clk'
 22. Slow 1200mV 85C Model Recovery: 'cam_pclk'
 23. Slow 1200mV 85C Model Removal: 'cam_pclk'
 24. Slow 1200mV 85C Model Minimum Pulse Width: 'cam_pclk'
 25. Slow 1200mV 85C Model Minimum Pulse Width: 'sccb_dri:u_sccb_dri|dri_clk'
 26. Slow 1200mV 85C Model Minimum Pulse Width: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'
 27. Slow 1200mV 85C Model Minimum Pulse Width: 'sys_clk'
 28. Slow 1200mV 85C Model Minimum Pulse Width: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[2]'
 29. Setup Times
 30. Hold Times
 31. Clock to Output Times
 32. Minimum Clock to Output Times
 33. Output Enable Times
 34. Minimum Output Enable Times
 35. Output Disable Times
 36. Minimum Output Disable Times
 37. Slow 1200mV 85C Model Metastability Report
 38. Slow 1200mV 0C Model Fmax Summary
 39. Slow 1200mV 0C Model Setup Summary
 40. Slow 1200mV 0C Model Hold Summary
 41. Slow 1200mV 0C Model Recovery Summary
 42. Slow 1200mV 0C Model Removal Summary
 43. Slow 1200mV 0C Model Minimum Pulse Width Summary
 44. Slow 1200mV 0C Model Setup: 'cam_pclk'
 45. Slow 1200mV 0C Model Setup: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'
 46. Slow 1200mV 0C Model Setup: 'sccb_dri:u_sccb_dri|dri_clk'
 47. Slow 1200mV 0C Model Setup: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[2]'
 48. Slow 1200mV 0C Model Setup: 'sys_clk'
 49. Slow 1200mV 0C Model Hold: 'cam_pclk'
 50. Slow 1200mV 0C Model Hold: 'sccb_dri:u_sccb_dri|dri_clk'
 51. Slow 1200mV 0C Model Hold: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[2]'
 52. Slow 1200mV 0C Model Hold: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'
 53. Slow 1200mV 0C Model Hold: 'sys_clk'
 54. Slow 1200mV 0C Model Recovery: 'cam_pclk'
 55. Slow 1200mV 0C Model Removal: 'cam_pclk'
 56. Slow 1200mV 0C Model Minimum Pulse Width: 'cam_pclk'
 57. Slow 1200mV 0C Model Minimum Pulse Width: 'sccb_dri:u_sccb_dri|dri_clk'
 58. Slow 1200mV 0C Model Minimum Pulse Width: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'
 59. Slow 1200mV 0C Model Minimum Pulse Width: 'sys_clk'
 60. Slow 1200mV 0C Model Minimum Pulse Width: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[2]'
 61. Setup Times
 62. Hold Times
 63. Clock to Output Times
 64. Minimum Clock to Output Times
 65. Output Enable Times
 66. Minimum Output Enable Times
 67. Output Disable Times
 68. Minimum Output Disable Times
 69. Slow 1200mV 0C Model Metastability Report
 70. Fast 1200mV 0C Model Setup Summary
 71. Fast 1200mV 0C Model Hold Summary
 72. Fast 1200mV 0C Model Recovery Summary
 73. Fast 1200mV 0C Model Removal Summary
 74. Fast 1200mV 0C Model Minimum Pulse Width Summary
 75. Fast 1200mV 0C Model Setup: 'cam_pclk'
 76. Fast 1200mV 0C Model Setup: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'
 77. Fast 1200mV 0C Model Setup: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[2]'
 78. Fast 1200mV 0C Model Setup: 'sccb_dri:u_sccb_dri|dri_clk'
 79. Fast 1200mV 0C Model Setup: 'sys_clk'
 80. Fast 1200mV 0C Model Hold: 'cam_pclk'
 81. Fast 1200mV 0C Model Hold: 'sccb_dri:u_sccb_dri|dri_clk'
 82. Fast 1200mV 0C Model Hold: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[2]'
 83. Fast 1200mV 0C Model Hold: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'
 84. Fast 1200mV 0C Model Hold: 'sys_clk'
 85. Fast 1200mV 0C Model Recovery: 'cam_pclk'
 86. Fast 1200mV 0C Model Removal: 'cam_pclk'
 87. Fast 1200mV 0C Model Minimum Pulse Width: 'cam_pclk'
 88. Fast 1200mV 0C Model Minimum Pulse Width: 'sccb_dri:u_sccb_dri|dri_clk'
 89. Fast 1200mV 0C Model Minimum Pulse Width: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'
 90. Fast 1200mV 0C Model Minimum Pulse Width: 'sys_clk'
 91. Fast 1200mV 0C Model Minimum Pulse Width: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[2]'
 92. Setup Times
 93. Hold Times
 94. Clock to Output Times
 95. Minimum Clock to Output Times
 96. Output Enable Times
 97. Minimum Output Enable Times
 98. Output Disable Times
 99. Minimum Output Disable Times
100. Fast 1200mV 0C Model Metastability Report
101. Multicorner Timing Analysis Summary
102. Setup Times
103. Hold Times
104. Clock to Output Times
105. Minimum Clock to Output Times
106. Board Trace Model Assignments
107. Input Transition Times
108. Signal Integrity Metrics (Slow 1200mv 0c Model)
109. Signal Integrity Metrics (Slow 1200mv 85c Model)
110. Signal Integrity Metrics (Fast 1200mv 0c Model)
111. Setup Transfers
112. Hold Transfers
113. Recovery Transfers
114. Removal Transfers
115. Report TCCS
116. Report RSKM
117. Unconstrained Paths
118. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name      ; image_processing_test                               ;
; Device Family      ; Cyclone IV E                                        ;
; Device Name        ; EP4CE10F17C8                                        ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Enabled                                             ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------+-----------+--------+------------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+---------------------------------------------------------+-----------------------------------------------------------+
; Clock Name                                            ; Type      ; Period ; Frequency  ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master  ; Source                                                  ; Targets                                                   ;
+-------------------------------------------------------+-----------+--------+------------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+---------------------------------------------------------+-----------------------------------------------------------+
; cam_pclk                                              ; Base      ; 1.000  ; 1000.0 MHz ; 0.000  ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                         ; { cam_pclk }                                              ;
; sccb_dri:u_sccb_dri|dri_clk                           ; Base      ; 1.000  ; 1000.0 MHz ; 0.000  ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                         ; { sccb_dri:u_sccb_dri|dri_clk }                           ;
; sys_clk                                               ; Base      ; 20.000 ; 50.0 MHz   ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                         ; { sys_clk }                                               ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 10.000 ; 100.0 MHz  ; 0.000  ; 5.000  ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; sys_clk ; u_pll_clk|altpll_component|auto_generated|pll1|inclk[0] ; { u_pll_clk|altpll_component|auto_generated|pll1|clk[0] } ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 10.000 ; 100.0 MHz  ; -2.083 ; 2.917  ; 50.00      ; 1         ; 2           ; -75.0 ;        ;           ;            ; false    ; sys_clk ; u_pll_clk|altpll_component|auto_generated|pll1|inclk[0] ; { u_pll_clk|altpll_component|auto_generated|pll1|clk[1] } ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Generated ; 40.000 ; 25.0 MHz   ; 0.000  ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; sys_clk ; u_pll_clk|altpll_component|auto_generated|pll1|inclk[0] ; { u_pll_clk|altpll_component|auto_generated|pll1|clk[2] } ;
+-------------------------------------------------------+-----------+--------+------------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+---------------------------------------------------------+-----------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                          ;
+------------+-----------------+-------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                            ; Note ;
+------------+-----------------+-------------------------------------------------------+------+
; 39.62 MHz  ; 39.62 MHz       ; cam_pclk                                              ;      ;
; 54.22 MHz  ; 54.22 MHz       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;      ;
; 127.94 MHz ; 127.94 MHz      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 194.74 MHz ; 194.74 MHz      ; sccb_dri:u_sccb_dri|dri_clk                           ;      ;
; 206.61 MHz ; 206.61 MHz      ; sys_clk                                               ;      ;
+------------+-----------------+-------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                             ;
+-------------------------------------------------------+---------+---------------+
; Clock                                                 ; Slack   ; End Point TNS ;
+-------------------------------------------------------+---------+---------------+
; cam_pclk                                              ; -24.238 ; -2386.494     ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; -4.536  ; -8.706        ;
; sccb_dri:u_sccb_dri|dri_clk                           ; -4.135  ; -185.006      ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; -3.542  ; -3.677        ;
; sys_clk                                               ; 15.160  ; 0.000         ;
+-------------------------------------------------------+---------+---------------+


+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                             ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; cam_pclk                                              ; -1.079 ; -2.041        ;
; sccb_dri:u_sccb_dri|dri_clk                           ; -0.583 ; -0.998        ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; -0.206 ; -0.206        ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.422  ; 0.000         ;
; sys_clk                                               ; 0.435  ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+----------------------------------------+
; Slow 1200mV 85C Model Recovery Summary ;
+----------+--------+--------------------+
; Clock    ; Slack  ; End Point TNS      ;
+----------+--------+--------------------+
; cam_pclk ; -1.201 ; -37.228            ;
+----------+--------+--------------------+


+---------------------------------------+
; Slow 1200mV 85C Model Removal Summary ;
+----------+--------+-------------------+
; Clock    ; Slack  ; End Point TNS     ;
+----------+--------+-------------------+
; cam_pclk ; -0.196 ; -1.754            ;
+----------+--------+-------------------+


+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                              ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; cam_pclk                                              ; -3.201 ; -1183.132     ;
; sccb_dri:u_sccb_dri|dri_clk                           ; -3.201 ; -102.830      ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 4.700  ; 0.000         ;
; sys_clk                                               ; 9.765  ; 0.000         ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 19.717 ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'cam_pclk'                                                                                                                                                                                                                                                                                                          ;
+---------+--------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                  ; To Node                                                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -24.238 ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[20] ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|post_img_bit_r                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.397      ; 25.656     ;
; -24.039 ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[18] ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|post_img_bit_r                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.397      ; 25.457     ;
; -23.853 ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[19] ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|post_img_bit_r                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.397      ; 25.271     ;
; -23.585 ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[17] ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|post_img_bit_r                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.397      ; 25.003     ;
; -23.478 ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[16] ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|post_img_bit_r                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.397      ; 24.896     ;
; -21.466 ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[14] ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|post_img_bit_r                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.397      ; 22.884     ;
; -21.271 ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[15] ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|post_img_bit_r                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.397      ; 22.689     ;
; -19.071 ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[12] ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|post_img_bit_r                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.397      ; 20.489     ;
; -18.928 ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[13] ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|post_img_bit_r                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.397      ; 20.346     ;
; -16.196 ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[10] ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|post_img_bit_r                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.277      ; 17.494     ;
; -16.116 ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[11] ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|post_img_bit_r                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.397      ; 17.534     ;
; -14.199 ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[8]  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|post_img_bit_r                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.277      ; 15.497     ;
; -14.037 ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[9]  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|post_img_bit_r                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.277      ; 15.335     ;
; -11.134 ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[6]  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|post_img_bit_r                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.277      ; 12.432     ;
; -10.995 ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[7]  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|post_img_bit_r                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.277      ; 12.293     ;
; -7.826  ; Image_Processor:u_Image_Processor|post_frame_valid                                         ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6 ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.527     ; 8.320      ;
; -7.556  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gy_data[8]     ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[19]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.179      ; 8.756      ;
; -7.541  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gy_data[8]     ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[20]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.179      ; 8.741      ;
; -7.529  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gy_data[2]     ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[19]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.179      ; 8.729      ;
; -7.514  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gy_data[2]     ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[20]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.179      ; 8.714      ;
; -7.497  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gy_data[1]     ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[19]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.179      ; 8.697      ;
; -7.493  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gy_data[6]     ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[19]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.179      ; 8.693      ;
; -7.487  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gy_data[5]     ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[19]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.179      ; 8.687      ;
; -7.482  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gy_data[1]     ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[20]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.179      ; 8.682      ;
; -7.478  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gy_data[6]     ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[20]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.179      ; 8.678      ;
; -7.472  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gy_data[5]     ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[20]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.179      ; 8.672      ;
; -7.463  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gx_data[8]     ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[19]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.248      ; 8.732      ;
; -7.457  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gx_data[3]     ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[19]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.248      ; 8.726      ;
; -7.453  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gx_data[5]     ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[19]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.248      ; 8.722      ;
; -7.414  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[4]  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|post_img_bit_r                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.277      ; 8.712      ;
; -7.413  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gx_data[8]     ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[20]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.248      ; 8.682      ;
; -7.410  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gy_data[8]     ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[17]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.179      ; 8.610      ;
; -7.409  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gy_data[8]     ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[18]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.179      ; 8.609      ;
; -7.407  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gx_data[3]     ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[20]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.248      ; 8.676      ;
; -7.403  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gx_data[5]     ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[20]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.248      ; 8.672      ;
; -7.401  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gy_data[8]     ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[2]                                                                           ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.600      ; 9.022      ;
; -7.383  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gy_data[2]     ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[17]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.179      ; 8.583      ;
; -7.382  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gy_data[2]     ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[18]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.179      ; 8.582      ;
; -7.374  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gy_data[2]     ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[2]                                                                           ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.600      ; 8.995      ;
; -7.351  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gy_data[1]     ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[17]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.179      ; 8.551      ;
; -7.350  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gy_data[1]     ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[18]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.179      ; 8.550      ;
; -7.347  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gy_data[6]     ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[17]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.179      ; 8.547      ;
; -7.346  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gy_data[6]     ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[18]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.179      ; 8.546      ;
; -7.342  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gy_data[1]     ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[2]                                                                           ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.600      ; 8.963      ;
; -7.341  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gy_data[5]     ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[17]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.179      ; 8.541      ;
; -7.340  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gy_data[5]     ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[18]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.179      ; 8.540      ;
; -7.338  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gy_data[6]     ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[2]                                                                           ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.600      ; 8.959      ;
; -7.332  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gy_data[5]     ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[2]                                                                           ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.600      ; 8.953      ;
; -7.317  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gx_data[8]     ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[17]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.248      ; 8.586      ;
; -7.311  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gx_data[3]     ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[17]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.248      ; 8.580      ;
; -7.308  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gx_data[8]     ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[2]                                                                           ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.669      ; 8.998      ;
; -7.307  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gx_data[5]     ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[17]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.248      ; 8.576      ;
; -7.302  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gx_data[3]     ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[2]                                                                           ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.669      ; 8.992      ;
; -7.298  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gx_data[5]     ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[2]                                                                           ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.669      ; 8.988      ;
; -7.297  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[5]  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|post_img_bit_r                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.277      ; 8.595      ;
; -7.287  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gx_data[8]     ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[18]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.248      ; 8.556      ;
; -7.281  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gx_data[3]     ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[18]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.248      ; 8.550      ;
; -7.277  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gx_data[5]     ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[18]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.248      ; 8.546      ;
; -7.264  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gy_data[8]     ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[15]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.179      ; 8.464      ;
; -7.263  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gy_data[8]     ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[16]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.179      ; 8.463      ;
; -7.249  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gy_data[7]     ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[19]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.179      ; 8.449      ;
; -7.243  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gx_data[4]     ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[19]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.248      ; 8.512      ;
; -7.237  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gy_data[2]     ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[15]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.179      ; 8.437      ;
; -7.236  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gy_data[2]     ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[16]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.179      ; 8.436      ;
; -7.234  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gy_data[7]     ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[20]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.179      ; 8.434      ;
; -7.232  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gx_data[2]     ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[19]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.248      ; 8.501      ;
; -7.230  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gy_data[3]     ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[19]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.179      ; 8.430      ;
; -7.230  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gx_data[0]     ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[19]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.248      ; 8.499      ;
; -7.227  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gx_data[6]     ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[19]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.248      ; 8.496      ;
; -7.227  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gx_data[9]     ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[19]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.248      ; 8.496      ;
; -7.215  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gy_data[3]     ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[20]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.179      ; 8.415      ;
; -7.214  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gy_data[0]     ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[19]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.179      ; 8.414      ;
; -7.212  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gx_data[1]     ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[19]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.248      ; 8.481      ;
; -7.210  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gy_data[4]     ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[19]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.179      ; 8.410      ;
; -7.208  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gx_data[7]     ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[19]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.248      ; 8.477      ;
; -7.205  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gy_data[1]     ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[15]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.179      ; 8.405      ;
; -7.204  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gy_data[1]     ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[16]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.179      ; 8.404      ;
; -7.203  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gy_data[9]     ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[19]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.179      ; 8.403      ;
; -7.201  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gy_data[6]     ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[15]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.179      ; 8.401      ;
; -7.200  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gy_data[6]     ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[16]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.179      ; 8.400      ;
; -7.199  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gy_data[0]     ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[20]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.179      ; 8.399      ;
; -7.195  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gy_data[4]     ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[20]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.179      ; 8.395      ;
; -7.195  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gy_data[5]     ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[15]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.179      ; 8.395      ;
; -7.194  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gy_data[5]     ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[16]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.179      ; 8.394      ;
; -7.193  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gx_data[4]     ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[20]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.248      ; 8.462      ;
; -7.188  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gy_data[9]     ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[20]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.179      ; 8.388      ;
; -7.182  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gx_data[2]     ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[20]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.248      ; 8.451      ;
; -7.180  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gx_data[0]     ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[20]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.248      ; 8.449      ;
; -7.177  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gx_data[6]     ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[20]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.248      ; 8.446      ;
; -7.177  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gx_data[9]     ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[20]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.248      ; 8.446      ;
; -7.171  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gx_data[8]     ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[15]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.248      ; 8.440      ;
; -7.165  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gx_data[3]     ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[15]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.248      ; 8.434      ;
; -7.162  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gx_data[1]     ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[20]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.248      ; 8.431      ;
; -7.161  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gx_data[5]     ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[15]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.248      ; 8.430      ;
; -7.158  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gx_data[7]     ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[20]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.248      ; 8.427      ;
; -7.141  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gx_data[8]     ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[16]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.248      ; 8.410      ;
; -7.135  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gx_data[3]     ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[16]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.248      ; 8.404      ;
; -7.131  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gx_data[5]     ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[16]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.248      ; 8.400      ;
; -7.118  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gy_data[8]     ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[13]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.179      ; 8.318      ;
; -7.117  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gy_data[8]     ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[14]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.179      ; 8.317      ;
+---------+--------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                        ; To Node                                                                                                                                                              ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; -4.536 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|delayed_wrptr_g[2]  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; cam_pclk                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.869     ; 2.608      ;
; -4.506 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|delayed_wrptr_g[4]  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; cam_pclk                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.869     ; 2.578      ;
; -4.424 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|delayed_wrptr_g[3]  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; cam_pclk                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.869     ; 2.496      ;
; -4.387 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|delayed_wrptr_g[0]  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; cam_pclk                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.869     ; 2.459      ;
; -4.299 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|delayed_wrptr_g[5]  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; cam_pclk                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.869     ; 2.371      ;
; -4.281 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|delayed_wrptr_g[1]  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; cam_pclk                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.869     ; 2.353      ;
; -4.170 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|delayed_wrptr_g[9]  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdemp_eq_comp_msb_aeb                   ; cam_pclk                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.886     ; 2.225      ;
; -3.995 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|delayed_wrptr_g[6]  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdemp_eq_comp_msb_aeb                   ; cam_pclk                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.886     ; 2.050      ;
; -3.985 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|delayed_wrptr_g[8]  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdemp_eq_comp_msb_aeb                   ; cam_pclk                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.886     ; 2.040      ;
; -3.849 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|delayed_wrptr_g[10] ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdemp_eq_comp_msb_aeb                   ; cam_pclk                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.886     ; 1.904      ;
; -3.712 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|delayed_wrptr_g[7]  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdemp_eq_comp_msb_aeb                   ; cam_pclk                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.886     ; 1.767      ;
; 2.184  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[3]                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 7.763      ;
; 2.184  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[1]                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 7.763      ;
; 2.184  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[0]                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 7.763      ;
; 2.184  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[2]                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 7.763      ;
; 2.184  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[4]                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 7.763      ;
; 2.184  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[5]                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 7.763      ;
; 2.191  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.729      ;
; 2.191  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.729      ;
; 2.191  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.729      ;
; 2.191  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.729      ;
; 2.191  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.729      ;
; 2.191  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.729      ;
; 2.191  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.729      ;
; 2.191  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.729      ;
; 2.191  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.729      ;
; 2.191  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.729      ;
; 2.369  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[3]                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 7.578      ;
; 2.369  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[1]                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 7.578      ;
; 2.369  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[0]                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 7.578      ;
; 2.369  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[2]                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 7.578      ;
; 2.369  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[4]                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 7.578      ;
; 2.369  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[5]                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 7.578      ;
; 2.370  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.550      ;
; 2.370  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.550      ;
; 2.370  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.550      ;
; 2.370  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.550      ;
; 2.370  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.550      ;
; 2.370  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.550      ;
; 2.370  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.550      ;
; 2.370  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.550      ;
; 2.370  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.550      ;
; 2.370  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.550      ;
; 2.449  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.425      ; 7.977      ;
; 2.452  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.425      ; 7.974      ;
; 2.461  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.425      ; 7.965      ;
; 2.467  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[3]                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 7.480      ;
; 2.467  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[1]                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 7.480      ;
; 2.467  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[0]                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 7.480      ;
; 2.467  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[2]                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 7.480      ;
; 2.467  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[4]                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 7.480      ;
; 2.467  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[5]                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 7.480      ;
; 2.480  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 7.461      ;
; 2.552  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.368      ;
; 2.552  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.368      ;
; 2.552  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.368      ;
; 2.552  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.368      ;
; 2.552  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.368      ;
; 2.552  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.368      ;
; 2.552  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.368      ;
; 2.552  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.368      ;
; 2.552  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.368      ;
; 2.552  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.368      ;
; 2.634  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.425      ; 7.792      ;
; 2.637  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.425      ; 7.789      ;
; 2.646  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.425      ; 7.780      ;
; 2.660  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[3]                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 7.287      ;
; 2.660  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[1]                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 7.287      ;
; 2.660  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[0]                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 7.287      ;
; 2.660  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[2]                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 7.287      ;
; 2.660  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[4]                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 7.287      ;
; 2.660  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[5]                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 7.287      ;
; 2.665  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 7.276      ;
; 2.676  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 7.236      ;
; 2.676  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 7.236      ;
; 2.676  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 7.236      ;
; 2.676  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 7.236      ;
; 2.676  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 7.236      ;
; 2.676  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 7.236      ;
; 2.676  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 7.236      ;
; 2.676  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 7.236      ;
; 2.676  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 7.236      ;
; 2.676  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 7.236      ;
; 2.685  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 7.210      ;
; 2.687  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 7.208      ;
; 2.696  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 7.199      ;
; 2.701  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.219      ;
; 2.701  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.219      ;
; 2.701  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.219      ;
; 2.701  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.219      ;
; 2.701  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.219      ;
; 2.701  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.219      ;
; 2.701  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.219      ;
; 2.701  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.219      ;
; 2.701  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.219      ;
; 2.701  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.219      ;
; 2.707  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 7.188      ;
; 2.709  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 7.186      ;
; 2.718  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 7.177      ;
; 2.732  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.425      ; 7.694      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'sccb_dri:u_sccb_dri|dri_clk'                                                                                                                                                                                                                         ;
+--------+------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                              ; To Node                                     ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; -4.135 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|altsyncram:Ram0_rtl_0|altsyncram_5i91:auto_generated|ram_block1a0~porta_address_reg0 ; sccb_dri:u_sccb_dri|addr[6]                 ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.475     ; 4.661      ;
; -3.922 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|altsyncram:Ram0_rtl_0|altsyncram_5i91:auto_generated|ram_block1a0~porta_address_reg0 ; sccb_dri:u_sccb_dri|addr[7]                 ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.475     ; 4.448      ;
; -3.919 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|altsyncram:Ram0_rtl_0|altsyncram_5i91:auto_generated|ram_block1a0~porta_address_reg0 ; sccb_dri:u_sccb_dri|addr[1]                 ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.475     ; 4.445      ;
; -3.917 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|altsyncram:Ram0_rtl_0|altsyncram_5i91:auto_generated|ram_block1a0~porta_address_reg0 ; sccb_dri:u_sccb_dri|addr[5]                 ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.475     ; 4.443      ;
; -3.873 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|altsyncram:Ram0_rtl_0|altsyncram_5i91:auto_generated|ram_block1a0~porta_address_reg0 ; sccb_dri:u_sccb_dri|addr[2]                 ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.475     ; 4.399      ;
; -3.765 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|altsyncram:Ram0_rtl_0|altsyncram_5i91:auto_generated|ram_block1a0~porta_address_reg0 ; sccb_dri:u_sccb_dri|addr[0]                 ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.475     ; 4.291      ;
; -3.762 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|altsyncram:Ram0_rtl_0|altsyncram_5i91:auto_generated|ram_block1a0~porta_address_reg0 ; sccb_dri:u_sccb_dri|addr[11]                ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.475     ; 4.288      ;
; -3.760 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|altsyncram:Ram0_rtl_0|altsyncram_5i91:auto_generated|ram_block1a0~porta_address_reg0 ; sccb_dri:u_sccb_dri|addr[15]                ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.475     ; 4.286      ;
; -3.760 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|altsyncram:Ram0_rtl_0|altsyncram_5i91:auto_generated|ram_block1a0~porta_address_reg0 ; sccb_dri:u_sccb_dri|addr[3]                 ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.475     ; 4.286      ;
; -3.739 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|altsyncram:Ram0_rtl_0|altsyncram_5i91:auto_generated|ram_block1a0~porta_address_reg0 ; sccb_dri:u_sccb_dri|addr[13]                ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.025     ; 4.715      ;
; -3.728 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|altsyncram:Ram0_rtl_0|altsyncram_5i91:auto_generated|ram_block1a0~porta_address_reg0 ; sccb_dri:u_sccb_dri|addr[4]                 ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.475     ; 4.254      ;
; -3.724 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|altsyncram:Ram0_rtl_0|altsyncram_5i91:auto_generated|ram_block1a0~porta_address_reg0 ; sccb_dri:u_sccb_dri|addr[9]                 ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.475     ; 4.250      ;
; -3.713 ; sccb_dri:u_sccb_dri|sda_out                                                                                            ; sccb_dri:u_sccb_dri|sda_out                 ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.101     ; 4.613      ;
; -3.710 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|altsyncram:Ram0_rtl_0|altsyncram_5i91:auto_generated|ram_block1a0~porta_address_reg0 ; sccb_dri:u_sccb_dri|addr[14]                ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.005     ; 4.706      ;
; -3.707 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|altsyncram:Ram0_rtl_0|altsyncram_5i91:auto_generated|ram_block1a0~porta_address_reg0 ; sccb_dri:u_sccb_dri|addr[12]                ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.005     ; 4.703      ;
; -3.705 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|altsyncram:Ram0_rtl_0|altsyncram_5i91:auto_generated|ram_block1a0~porta_address_reg0 ; sccb_dri:u_sccb_dri|addr[10]                ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.005     ; 4.701      ;
; -3.612 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|altsyncram:Ram0_rtl_0|altsyncram_5i91:auto_generated|ram_block1a0~porta_address_reg0 ; sccb_dri:u_sccb_dri|data_wr[3]              ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.005     ; 4.608      ;
; -3.611 ; sccb_dri:u_sccb_dri|cnt[6]                                                                                             ; sccb_dri:u_sccb_dri|cnt[1]                  ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.081     ; 4.531      ;
; -3.611 ; sccb_dri:u_sccb_dri|cnt[6]                                                                                             ; sccb_dri:u_sccb_dri|cnt[5]                  ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.081     ; 4.531      ;
; -3.611 ; sccb_dri:u_sccb_dri|cnt[6]                                                                                             ; sccb_dri:u_sccb_dri|cnt[0]                  ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.081     ; 4.531      ;
; -3.611 ; sccb_dri:u_sccb_dri|cnt[6]                                                                                             ; sccb_dri:u_sccb_dri|cnt[2]                  ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.081     ; 4.531      ;
; -3.611 ; sccb_dri:u_sccb_dri|cnt[6]                                                                                             ; sccb_dri:u_sccb_dri|cnt[3]                  ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.081     ; 4.531      ;
; -3.611 ; sccb_dri:u_sccb_dri|cnt[6]                                                                                             ; sccb_dri:u_sccb_dri|cnt[4]                  ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.081     ; 4.531      ;
; -3.611 ; sccb_dri:u_sccb_dri|cnt[6]                                                                                             ; sccb_dri:u_sccb_dri|cnt[6]                  ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.081     ; 4.531      ;
; -3.593 ; sccb_dri:u_sccb_dri|cnt[2]                                                                                             ; sccb_dri:u_sccb_dri|sda_out                 ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; 0.387      ; 4.981      ;
; -3.591 ; sccb_dri:u_sccb_dri|cnt[3]                                                                                             ; sccb_dri:u_sccb_dri|cnt[1]                  ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.081     ; 4.511      ;
; -3.591 ; sccb_dri:u_sccb_dri|cnt[3]                                                                                             ; sccb_dri:u_sccb_dri|cnt[5]                  ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.081     ; 4.511      ;
; -3.591 ; sccb_dri:u_sccb_dri|cnt[3]                                                                                             ; sccb_dri:u_sccb_dri|cnt[0]                  ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.081     ; 4.511      ;
; -3.591 ; sccb_dri:u_sccb_dri|cnt[3]                                                                                             ; sccb_dri:u_sccb_dri|cnt[2]                  ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.081     ; 4.511      ;
; -3.591 ; sccb_dri:u_sccb_dri|cnt[3]                                                                                             ; sccb_dri:u_sccb_dri|cnt[3]                  ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.081     ; 4.511      ;
; -3.591 ; sccb_dri:u_sccb_dri|cnt[3]                                                                                             ; sccb_dri:u_sccb_dri|cnt[4]                  ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.081     ; 4.511      ;
; -3.591 ; sccb_dri:u_sccb_dri|cnt[3]                                                                                             ; sccb_dri:u_sccb_dri|cnt[6]                  ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.081     ; 4.511      ;
; -3.572 ; sccb_dri:u_sccb_dri|cnt[0]                                                                                             ; sccb_dri:u_sccb_dri|sda_out                 ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; 0.387      ; 4.960      ;
; -3.530 ; sccb_dri:u_sccb_dri|fsm_c.DATA_WR                                                                                      ; sccb_dri:u_sccb_dri|cnt[1]                  ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.081     ; 4.450      ;
; -3.530 ; sccb_dri:u_sccb_dri|fsm_c.DATA_WR                                                                                      ; sccb_dri:u_sccb_dri|cnt[5]                  ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.081     ; 4.450      ;
; -3.530 ; sccb_dri:u_sccb_dri|fsm_c.DATA_WR                                                                                      ; sccb_dri:u_sccb_dri|cnt[0]                  ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.081     ; 4.450      ;
; -3.530 ; sccb_dri:u_sccb_dri|fsm_c.DATA_WR                                                                                      ; sccb_dri:u_sccb_dri|cnt[2]                  ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.081     ; 4.450      ;
; -3.530 ; sccb_dri:u_sccb_dri|fsm_c.DATA_WR                                                                                      ; sccb_dri:u_sccb_dri|cnt[3]                  ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.081     ; 4.450      ;
; -3.530 ; sccb_dri:u_sccb_dri|fsm_c.DATA_WR                                                                                      ; sccb_dri:u_sccb_dri|cnt[4]                  ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.081     ; 4.450      ;
; -3.530 ; sccb_dri:u_sccb_dri|fsm_c.DATA_WR                                                                                      ; sccb_dri:u_sccb_dri|cnt[6]                  ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.081     ; 4.450      ;
; -3.439 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|altsyncram:Ram0_rtl_0|altsyncram_5i91:auto_generated|ram_block1a0~porta_address_reg0 ; sccb_dri:u_sccb_dri|data_wr[2]              ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.005     ; 4.435      ;
; -3.404 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|altsyncram:Ram0_rtl_0|altsyncram_5i91:auto_generated|ram_block1a0~porta_address_reg0 ; sccb_dri:u_sccb_dri|data_wr[1]              ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.005     ; 4.400      ;
; -3.379 ; sccb_dri:u_sccb_dri|cnt[5]                                                                                             ; sccb_dri:u_sccb_dri|cnt[1]                  ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.081     ; 4.299      ;
; -3.379 ; sccb_dri:u_sccb_dri|cnt[5]                                                                                             ; sccb_dri:u_sccb_dri|cnt[5]                  ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.081     ; 4.299      ;
; -3.379 ; sccb_dri:u_sccb_dri|cnt[5]                                                                                             ; sccb_dri:u_sccb_dri|cnt[0]                  ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.081     ; 4.299      ;
; -3.379 ; sccb_dri:u_sccb_dri|cnt[5]                                                                                             ; sccb_dri:u_sccb_dri|cnt[2]                  ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.081     ; 4.299      ;
; -3.379 ; sccb_dri:u_sccb_dri|cnt[5]                                                                                             ; sccb_dri:u_sccb_dri|cnt[3]                  ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.081     ; 4.299      ;
; -3.379 ; sccb_dri:u_sccb_dri|cnt[5]                                                                                             ; sccb_dri:u_sccb_dri|cnt[4]                  ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.081     ; 4.299      ;
; -3.379 ; sccb_dri:u_sccb_dri|cnt[5]                                                                                             ; sccb_dri:u_sccb_dri|cnt[6]                  ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.081     ; 4.299      ;
; -3.353 ; sccb_dri:u_sccb_dri|fsm_c.ADDR8                                                                                        ; sccb_dri:u_sccb_dri|cnt[1]                  ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.081     ; 4.273      ;
; -3.353 ; sccb_dri:u_sccb_dri|fsm_c.ADDR8                                                                                        ; sccb_dri:u_sccb_dri|cnt[5]                  ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.081     ; 4.273      ;
; -3.353 ; sccb_dri:u_sccb_dri|fsm_c.ADDR8                                                                                        ; sccb_dri:u_sccb_dri|cnt[0]                  ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.081     ; 4.273      ;
; -3.353 ; sccb_dri:u_sccb_dri|fsm_c.ADDR8                                                                                        ; sccb_dri:u_sccb_dri|cnt[2]                  ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.081     ; 4.273      ;
; -3.353 ; sccb_dri:u_sccb_dri|fsm_c.ADDR8                                                                                        ; sccb_dri:u_sccb_dri|cnt[3]                  ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.081     ; 4.273      ;
; -3.353 ; sccb_dri:u_sccb_dri|fsm_c.ADDR8                                                                                        ; sccb_dri:u_sccb_dri|cnt[4]                  ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.081     ; 4.273      ;
; -3.353 ; sccb_dri:u_sccb_dri|fsm_c.ADDR8                                                                                        ; sccb_dri:u_sccb_dri|cnt[6]                  ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.081     ; 4.273      ;
; -3.346 ; sccb_dri:u_sccb_dri|cnt[3]                                                                                             ; sccb_dri:u_sccb_dri|sda_out                 ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; 0.387      ; 4.734      ;
; -3.309 ; sccb_dri:u_sccb_dri|fsm_c.ADDR16                                                                                       ; sccb_dri:u_sccb_dri|cnt[1]                  ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.081     ; 4.229      ;
; -3.309 ; sccb_dri:u_sccb_dri|fsm_c.ADDR16                                                                                       ; sccb_dri:u_sccb_dri|cnt[5]                  ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.081     ; 4.229      ;
; -3.309 ; sccb_dri:u_sccb_dri|fsm_c.ADDR16                                                                                       ; sccb_dri:u_sccb_dri|cnt[0]                  ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.081     ; 4.229      ;
; -3.309 ; sccb_dri:u_sccb_dri|fsm_c.ADDR16                                                                                       ; sccb_dri:u_sccb_dri|cnt[2]                  ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.081     ; 4.229      ;
; -3.309 ; sccb_dri:u_sccb_dri|fsm_c.ADDR16                                                                                       ; sccb_dri:u_sccb_dri|cnt[3]                  ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.081     ; 4.229      ;
; -3.309 ; sccb_dri:u_sccb_dri|fsm_c.ADDR16                                                                                       ; sccb_dri:u_sccb_dri|cnt[4]                  ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.081     ; 4.229      ;
; -3.309 ; sccb_dri:u_sccb_dri|fsm_c.ADDR16                                                                                       ; sccb_dri:u_sccb_dri|cnt[6]                  ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.081     ; 4.229      ;
; -3.281 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|altsyncram:Ram0_rtl_0|altsyncram_5i91:auto_generated|ram_block1a0~porta_address_reg0 ; sccb_dri:u_sccb_dri|addr[8]                 ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.005     ; 4.277      ;
; -3.281 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|altsyncram:Ram0_rtl_0|altsyncram_5i91:auto_generated|ram_block1a0~porta_address_reg0 ; sccb_dri:u_sccb_dri|data_wr[5]              ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.005     ; 4.277      ;
; -3.279 ; sccb_dri:u_sccb_dri|cnt[4]                                                                                             ; sccb_dri:u_sccb_dri|cnt[1]                  ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.081     ; 4.199      ;
; -3.279 ; sccb_dri:u_sccb_dri|cnt[4]                                                                                             ; sccb_dri:u_sccb_dri|cnt[5]                  ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.081     ; 4.199      ;
; -3.279 ; sccb_dri:u_sccb_dri|cnt[4]                                                                                             ; sccb_dri:u_sccb_dri|cnt[0]                  ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.081     ; 4.199      ;
; -3.279 ; sccb_dri:u_sccb_dri|cnt[4]                                                                                             ; sccb_dri:u_sccb_dri|cnt[2]                  ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.081     ; 4.199      ;
; -3.279 ; sccb_dri:u_sccb_dri|cnt[4]                                                                                             ; sccb_dri:u_sccb_dri|cnt[3]                  ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.081     ; 4.199      ;
; -3.279 ; sccb_dri:u_sccb_dri|cnt[4]                                                                                             ; sccb_dri:u_sccb_dri|cnt[4]                  ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.081     ; 4.199      ;
; -3.279 ; sccb_dri:u_sccb_dri|cnt[4]                                                                                             ; sccb_dri:u_sccb_dri|cnt[6]                  ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.081     ; 4.199      ;
; -3.264 ; sccb_dri:u_sccb_dri|cnt[1]                                                                                             ; sccb_dri:u_sccb_dri|sda_out                 ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; 0.387      ; 4.652      ;
; -3.249 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|altsyncram:Ram0_rtl_0|altsyncram_5i91:auto_generated|ram_block1a0~porta_address_reg0 ; sccb_dri:u_sccb_dri|data_wr[4]              ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.005     ; 4.245      ;
; -3.248 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|altsyncram:Ram0_rtl_0|altsyncram_5i91:auto_generated|ram_block1a0~porta_address_reg0 ; sccb_dri:u_sccb_dri|data_wr[0]              ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.005     ; 4.244      ;
; -3.248 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|altsyncram:Ram0_rtl_0|altsyncram_5i91:auto_generated|ram_block1a0~porta_address_reg0 ; sccb_dri:u_sccb_dri|data_wr[7]              ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.005     ; 4.244      ;
; -3.246 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|altsyncram:Ram0_rtl_0|altsyncram_5i91:auto_generated|ram_block1a0~porta_address_reg0 ; sccb_dri:u_sccb_dri|data_wr[6]              ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.005     ; 4.242      ;
; -3.224 ; sccb_dri:u_sccb_dri|cnt[4]                                                                                             ; sccb_dri:u_sccb_dri|sda_out                 ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; 0.387      ; 4.612      ;
; -3.207 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[5]                                                                    ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|sccb_exec ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.091     ; 4.117      ;
; -3.200 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[8]                                                                    ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|sccb_exec ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.091     ; 4.110      ;
; -3.183 ; sccb_dri:u_sccb_dri|fsm_c.DATA_WR                                                                                      ; sccb_dri:u_sccb_dri|scl                     ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.099     ; 4.085      ;
; -3.157 ; sccb_dri:u_sccb_dri|cnt[6]                                                                                             ; sccb_dri:u_sccb_dri|sda_out                 ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; 0.387      ; 4.545      ;
; -3.046 ; sccb_dri:u_sccb_dri|fsm_c.DATA_WR                                                                                      ; sccb_dri:u_sccb_dri|st_done                 ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.081     ; 3.966      ;
; -3.032 ; sccb_dri:u_sccb_dri|fsm_c.ADDR8                                                                                        ; sccb_dri:u_sccb_dri|scl                     ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.099     ; 3.934      ;
; -3.012 ; sccb_dri:u_sccb_dri|cnt[5]                                                                                             ; sccb_dri:u_sccb_dri|sda_out                 ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; 0.387      ; 4.400      ;
; -2.998 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[6]                                                                    ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|sccb_exec ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.091     ; 3.908      ;
; -2.972 ; sccb_dri:u_sccb_dri|fsm_c.ADDR16                                                                                       ; sccb_dri:u_sccb_dri|scl                     ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.099     ; 3.874      ;
; -2.961 ; sccb_dri:u_sccb_dri|data_wr[6]                                                                                         ; sccb_dri:u_sccb_dri|sda_out                 ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.111     ; 3.851      ;
; -2.944 ; sccb_dri:u_sccb_dri|data_wr[2]                                                                                         ; sccb_dri:u_sccb_dri|sda_out                 ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.111     ; 3.834      ;
; -2.937 ; sccb_dri:u_sccb_dri|data_wr[5]                                                                                         ; sccb_dri:u_sccb_dri|sda_out                 ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.111     ; 3.827      ;
; -2.924 ; sccb_dri:u_sccb_dri|data_wr[7]                                                                                         ; sccb_dri:u_sccb_dri|sda_out                 ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.111     ; 3.814      ;
; -2.895 ; sccb_dri:u_sccb_dri|fsm_c.ADDR8                                                                                        ; sccb_dri:u_sccb_dri|st_done                 ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.081     ; 3.815      ;
; -2.878 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[11]                                                                   ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|sccb_exec ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.091     ; 3.788      ;
; -2.866 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[7]                                                                    ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|sccb_exec ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.091     ; 3.776      ;
; -2.853 ; sccb_dri:u_sccb_dri|fsm_c.WR_ADDR                                                                                      ; sccb_dri:u_sccb_dri|sda_dir                 ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.065     ; 3.789      ;
; -2.845 ; sccb_dri:u_sccb_dri|cnt[0]                                                                                             ; sccb_dri:u_sccb_dri|cnt[1]                  ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.081     ; 3.765      ;
; -2.845 ; sccb_dri:u_sccb_dri|cnt[0]                                                                                             ; sccb_dri:u_sccb_dri|cnt[5]                  ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.081     ; 3.765      ;
; -2.845 ; sccb_dri:u_sccb_dri|cnt[0]                                                                                             ; sccb_dri:u_sccb_dri|cnt[0]                  ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.081     ; 3.765      ;
; -2.845 ; sccb_dri:u_sccb_dri|cnt[0]                                                                                             ; sccb_dri:u_sccb_dri|cnt[2]                  ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.081     ; 3.765      ;
+--------+------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                        ; To Node                                                                                                                                            ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; -3.542 ; sccb_dri:u_sccb_dri|cnt[0]                                                                                                                       ; sccb_dri:u_sccb_dri|sccb_done                                                                                                                      ; sccb_dri:u_sccb_dri|dri_clk                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.443     ; 2.050      ;
; -3.426 ; sccb_dri:u_sccb_dri|cnt[2]                                                                                                                       ; sccb_dri:u_sccb_dri|sccb_done                                                                                                                      ; sccb_dri:u_sccb_dri|dri_clk                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.443     ; 1.934      ;
; -3.179 ; sccb_dri:u_sccb_dri|cnt[3]                                                                                                                       ; sccb_dri:u_sccb_dri|sccb_done                                                                                                                      ; sccb_dri:u_sccb_dri|dri_clk                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.443     ; 1.687      ;
; -3.157 ; sccb_dri:u_sccb_dri|cnt[6]                                                                                                                       ; sccb_dri:u_sccb_dri|sccb_done                                                                                                                      ; sccb_dri:u_sccb_dri|dri_clk                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.443     ; 1.665      ;
; -3.057 ; sccb_dri:u_sccb_dri|cnt[4]                                                                                                                       ; sccb_dri:u_sccb_dri|sccb_done                                                                                                                      ; sccb_dri:u_sccb_dri|dri_clk                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.443     ; 1.565      ;
; -3.002 ; sccb_dri:u_sccb_dri|cnt[5]                                                                                                                       ; sccb_dri:u_sccb_dri|sccb_done                                                                                                                      ; sccb_dri:u_sccb_dri|dri_clk                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.443     ; 1.510      ;
; -2.922 ; sccb_dri:u_sccb_dri|fsm_c.STOP                                                                                                                   ; sccb_dri:u_sccb_dri|sccb_done                                                                                                                      ; sccb_dri:u_sccb_dri|dri_clk                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.446     ; 1.427      ;
; -2.854 ; sccb_dri:u_sccb_dri|cnt[1]                                                                                                                       ; sccb_dri:u_sccb_dri|sccb_done                                                                                                                      ; sccb_dri:u_sccb_dri|dri_clk                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.443     ; 1.362      ;
; -0.135 ; sccb_dri:u_sccb_dri|dri_clk                                                                                                                      ; sccb_dri:u_sccb_dri|dri_clk                                                                                                                        ; sccb_dri:u_sccb_dri|dri_clk                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.029     ; 0.818      ;
; 0.325  ; sccb_dri:u_sccb_dri|dri_clk                                                                                                                      ; sccb_dri:u_sccb_dri|dri_clk                                                                                                                        ; sccb_dri:u_sccb_dri|dri_clk                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.029     ; 0.858      ;
; 5.565  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|delayed_wrptr_g[0]  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdemp_eq_comp_lsb_aeb ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.181     ; 4.255      ;
; 6.177  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|delayed_wrptr_g[2]  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdemp_eq_comp_lsb_aeb ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.181     ; 3.643      ;
; 6.384  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|delayed_wrptr_g[6]  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdemp_eq_comp_msb_aeb ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.182     ; 3.435      ;
; 6.525  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|delayed_wrptr_g[5]  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdemp_eq_comp_lsb_aeb ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.181     ; 3.295      ;
; 6.726  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|delayed_wrptr_g[10] ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdemp_eq_comp_msb_aeb ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.182     ; 3.093      ;
; 6.795  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|delayed_wrptr_g[1]  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdemp_eq_comp_lsb_aeb ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.181     ; 3.025      ;
; 6.887  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|delayed_wrptr_g[9]  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdemp_eq_comp_msb_aeb ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.182     ; 2.932      ;
; 6.937  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|delayed_wrptr_g[4]  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdemp_eq_comp_lsb_aeb ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.181     ; 2.883      ;
; 7.112  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|delayed_wrptr_g[3]  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdemp_eq_comp_lsb_aeb ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.181     ; 2.708      ;
; 7.195  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|delayed_wrptr_g[8]  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdemp_eq_comp_msb_aeb ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.182     ; 2.624      ;
; 7.451  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|delayed_wrptr_g[7]  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdemp_eq_comp_msb_aeb ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.182     ; 2.368      ;
; 7.672  ; mode_selector:u_mode_selector|proc_cnt[0]                                                                                                        ; vga_disp:comb_11|pix_data[0]                                                                                                                       ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.640     ; 9.639      ;
; 7.673  ; mode_selector:u_mode_selector|proc_cnt[0]                                                                                                        ; vga_disp:comb_11|pix_data[1]                                                                                                                       ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.640     ; 9.638      ;
; 7.673  ; mode_selector:u_mode_selector|proc_cnt[0]                                                                                                        ; vga_disp:comb_11|pix_data[2]                                                                                                                       ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.640     ; 9.638      ;
; 7.674  ; mode_selector:u_mode_selector|proc_cnt[0]                                                                                                        ; vga_disp:comb_11|pix_data[4]                                                                                                                       ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.640     ; 9.637      ;
; 7.675  ; mode_selector:u_mode_selector|proc_cnt[0]                                                                                                        ; vga_disp:comb_11|pix_data[10]                                                                                                                      ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.640     ; 9.636      ;
; 7.676  ; mode_selector:u_mode_selector|proc_cnt[0]                                                                                                        ; vga_disp:comb_11|pix_data[7]                                                                                                                       ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.640     ; 9.635      ;
; 7.677  ; mode_selector:u_mode_selector|proc_cnt[0]                                                                                                        ; vga_disp:comb_11|pix_data[6]                                                                                                                       ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.640     ; 9.634      ;
; 7.678  ; mode_selector:u_mode_selector|proc_cnt[0]                                                                                                        ; vga_disp:comb_11|pix_data[5]                                                                                                                       ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.640     ; 9.633      ;
; 7.683  ; mode_selector:u_mode_selector|proc_cnt[0]                                                                                                        ; vga_disp:comb_11|pix_data[3]                                                                                                                       ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.643     ; 9.625      ;
; 7.684  ; mode_selector:u_mode_selector|proc_cnt[0]                                                                                                        ; vga_disp:comb_11|pix_data[12]                                                                                                                      ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.643     ; 9.624      ;
; 7.684  ; mode_selector:u_mode_selector|proc_cnt[0]                                                                                                        ; vga_disp:comb_11|pix_data[14]                                                                                                                      ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.643     ; 9.624      ;
; 7.685  ; mode_selector:u_mode_selector|proc_cnt[0]                                                                                                        ; vga_disp:comb_11|pix_data[11]                                                                                                                      ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.643     ; 9.623      ;
; 7.687  ; mode_selector:u_mode_selector|proc_cnt[0]                                                                                                        ; vga_disp:comb_11|pix_data[15]                                                                                                                      ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.643     ; 9.621      ;
; 7.688  ; mode_selector:u_mode_selector|proc_cnt[0]                                                                                                        ; vga_disp:comb_11|pix_data[9]                                                                                                                       ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.643     ; 9.620      ;
; 7.689  ; mode_selector:u_mode_selector|proc_cnt[0]                                                                                                        ; vga_disp:comb_11|pix_data[13]                                                                                                                      ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.643     ; 9.619      ;
; 7.690  ; mode_selector:u_mode_selector|proc_cnt[0]                                                                                                        ; vga_disp:comb_11|pix_data[8]                                                                                                                       ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.643     ; 9.618      ;
; 7.731  ; mode_selector:u_mode_selector|proc_cnt[3]                                                                                                        ; vga_disp:comb_11|pix_data[0]                                                                                                                       ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.640     ; 9.580      ;
; 7.732  ; mode_selector:u_mode_selector|proc_cnt[3]                                                                                                        ; vga_disp:comb_11|pix_data[1]                                                                                                                       ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.640     ; 9.579      ;
; 7.732  ; mode_selector:u_mode_selector|proc_cnt[3]                                                                                                        ; vga_disp:comb_11|pix_data[2]                                                                                                                       ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.640     ; 9.579      ;
; 7.733  ; mode_selector:u_mode_selector|proc_cnt[3]                                                                                                        ; vga_disp:comb_11|pix_data[4]                                                                                                                       ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.640     ; 9.578      ;
; 7.734  ; mode_selector:u_mode_selector|proc_cnt[3]                                                                                                        ; vga_disp:comb_11|pix_data[10]                                                                                                                      ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.640     ; 9.577      ;
; 7.735  ; mode_selector:u_mode_selector|proc_cnt[3]                                                                                                        ; vga_disp:comb_11|pix_data[7]                                                                                                                       ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.640     ; 9.576      ;
; 7.736  ; mode_selector:u_mode_selector|proc_cnt[3]                                                                                                        ; vga_disp:comb_11|pix_data[6]                                                                                                                       ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.640     ; 9.575      ;
; 7.737  ; mode_selector:u_mode_selector|proc_cnt[3]                                                                                                        ; vga_disp:comb_11|pix_data[5]                                                                                                                       ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.640     ; 9.574      ;
; 7.742  ; mode_selector:u_mode_selector|proc_cnt[3]                                                                                                        ; vga_disp:comb_11|pix_data[3]                                                                                                                       ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.643     ; 9.566      ;
; 7.743  ; mode_selector:u_mode_selector|proc_cnt[3]                                                                                                        ; vga_disp:comb_11|pix_data[12]                                                                                                                      ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.643     ; 9.565      ;
; 7.743  ; mode_selector:u_mode_selector|proc_cnt[3]                                                                                                        ; vga_disp:comb_11|pix_data[14]                                                                                                                      ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.643     ; 9.565      ;
; 7.744  ; mode_selector:u_mode_selector|proc_cnt[3]                                                                                                        ; vga_disp:comb_11|pix_data[11]                                                                                                                      ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.643     ; 9.564      ;
; 7.746  ; mode_selector:u_mode_selector|proc_cnt[3]                                                                                                        ; vga_disp:comb_11|pix_data[15]                                                                                                                      ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.643     ; 9.562      ;
; 7.747  ; mode_selector:u_mode_selector|proc_cnt[3]                                                                                                        ; vga_disp:comb_11|pix_data[9]                                                                                                                       ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.643     ; 9.561      ;
; 7.748  ; mode_selector:u_mode_selector|proc_cnt[3]                                                                                                        ; vga_disp:comb_11|pix_data[13]                                                                                                                      ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.643     ; 9.560      ;
; 7.749  ; mode_selector:u_mode_selector|proc_cnt[3]                                                                                                        ; vga_disp:comb_11|pix_data[8]                                                                                                                       ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.643     ; 9.559      ;
; 7.921  ; mode_selector:u_mode_selector|proc_cnt[1]                                                                                                        ; vga_disp:comb_11|pix_data[0]                                                                                                                       ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.640     ; 9.390      ;
; 7.922  ; mode_selector:u_mode_selector|proc_cnt[1]                                                                                                        ; vga_disp:comb_11|pix_data[1]                                                                                                                       ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.640     ; 9.389      ;
; 7.922  ; mode_selector:u_mode_selector|proc_cnt[1]                                                                                                        ; vga_disp:comb_11|pix_data[2]                                                                                                                       ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.640     ; 9.389      ;
; 7.923  ; mode_selector:u_mode_selector|proc_cnt[1]                                                                                                        ; vga_disp:comb_11|pix_data[4]                                                                                                                       ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.640     ; 9.388      ;
; 7.924  ; mode_selector:u_mode_selector|proc_cnt[1]                                                                                                        ; vga_disp:comb_11|pix_data[10]                                                                                                                      ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.640     ; 9.387      ;
; 7.925  ; mode_selector:u_mode_selector|proc_cnt[1]                                                                                                        ; vga_disp:comb_11|pix_data[7]                                                                                                                       ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.640     ; 9.386      ;
; 7.926  ; mode_selector:u_mode_selector|proc_cnt[1]                                                                                                        ; vga_disp:comb_11|pix_data[6]                                                                                                                       ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.640     ; 9.385      ;
; 7.927  ; mode_selector:u_mode_selector|proc_cnt[1]                                                                                                        ; vga_disp:comb_11|pix_data[5]                                                                                                                       ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.640     ; 9.384      ;
; 7.932  ; mode_selector:u_mode_selector|proc_cnt[1]                                                                                                        ; vga_disp:comb_11|pix_data[3]                                                                                                                       ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.643     ; 9.376      ;
; 7.933  ; mode_selector:u_mode_selector|proc_cnt[1]                                                                                                        ; vga_disp:comb_11|pix_data[12]                                                                                                                      ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.643     ; 9.375      ;
; 7.933  ; mode_selector:u_mode_selector|proc_cnt[1]                                                                                                        ; vga_disp:comb_11|pix_data[14]                                                                                                                      ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.643     ; 9.375      ;
; 7.934  ; mode_selector:u_mode_selector|proc_cnt[1]                                                                                                        ; vga_disp:comb_11|pix_data[11]                                                                                                                      ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.643     ; 9.374      ;
; 7.936  ; mode_selector:u_mode_selector|proc_cnt[1]                                                                                                        ; vga_disp:comb_11|pix_data[15]                                                                                                                      ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.643     ; 9.372      ;
; 7.937  ; mode_selector:u_mode_selector|proc_cnt[1]                                                                                                        ; vga_disp:comb_11|pix_data[9]                                                                                                                       ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.643     ; 9.371      ;
; 7.938  ; mode_selector:u_mode_selector|proc_cnt[1]                                                                                                        ; vga_disp:comb_11|pix_data[13]                                                                                                                      ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.643     ; 9.370      ;
; 7.939  ; mode_selector:u_mode_selector|proc_cnt[1]                                                                                                        ; vga_disp:comb_11|pix_data[8]                                                                                                                       ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.643     ; 9.369      ;
; 8.045  ; mode_selector:u_mode_selector|proc_cnt[2]                                                                                                        ; vga_disp:comb_11|pix_data[0]                                                                                                                       ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.640     ; 9.266      ;
; 8.046  ; mode_selector:u_mode_selector|proc_cnt[2]                                                                                                        ; vga_disp:comb_11|pix_data[1]                                                                                                                       ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.640     ; 9.265      ;
; 8.046  ; mode_selector:u_mode_selector|proc_cnt[2]                                                                                                        ; vga_disp:comb_11|pix_data[2]                                                                                                                       ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.640     ; 9.265      ;
; 8.047  ; mode_selector:u_mode_selector|proc_cnt[2]                                                                                                        ; vga_disp:comb_11|pix_data[4]                                                                                                                       ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.640     ; 9.264      ;
; 8.048  ; mode_selector:u_mode_selector|proc_cnt[2]                                                                                                        ; vga_disp:comb_11|pix_data[10]                                                                                                                      ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.640     ; 9.263      ;
; 8.049  ; mode_selector:u_mode_selector|proc_cnt[2]                                                                                                        ; vga_disp:comb_11|pix_data[7]                                                                                                                       ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.640     ; 9.262      ;
; 8.050  ; mode_selector:u_mode_selector|proc_cnt[2]                                                                                                        ; vga_disp:comb_11|pix_data[6]                                                                                                                       ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.640     ; 9.261      ;
; 8.051  ; mode_selector:u_mode_selector|proc_cnt[2]                                                                                                        ; vga_disp:comb_11|pix_data[5]                                                                                                                       ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.640     ; 9.260      ;
; 8.056  ; mode_selector:u_mode_selector|proc_cnt[2]                                                                                                        ; vga_disp:comb_11|pix_data[3]                                                                                                                       ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.643     ; 9.252      ;
; 8.057  ; mode_selector:u_mode_selector|proc_cnt[2]                                                                                                        ; vga_disp:comb_11|pix_data[12]                                                                                                                      ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.643     ; 9.251      ;
; 8.057  ; mode_selector:u_mode_selector|proc_cnt[2]                                                                                                        ; vga_disp:comb_11|pix_data[14]                                                                                                                      ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.643     ; 9.251      ;
; 8.058  ; mode_selector:u_mode_selector|proc_cnt[2]                                                                                                        ; vga_disp:comb_11|pix_data[11]                                                                                                                      ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.643     ; 9.250      ;
; 8.060  ; mode_selector:u_mode_selector|proc_cnt[2]                                                                                                        ; vga_disp:comb_11|pix_data[15]                                                                                                                      ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.643     ; 9.248      ;
; 8.061  ; mode_selector:u_mode_selector|proc_cnt[2]                                                                                                        ; vga_disp:comb_11|pix_data[9]                                                                                                                       ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.643     ; 9.247      ;
; 8.062  ; mode_selector:u_mode_selector|proc_cnt[2]                                                                                                        ; vga_disp:comb_11|pix_data[13]                                                                                                                      ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.643     ; 9.246      ;
; 8.063  ; mode_selector:u_mode_selector|proc_cnt[2]                                                                                                        ; vga_disp:comb_11|pix_data[8]                                                                                                                       ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.643     ; 9.245      ;
; 8.485  ; mode_selector:u_mode_selector|disp_cnt[2]                                                                                                        ; vga_disp:comb_11|pix_data[0]                                                                                                                       ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.676     ; 8.790      ;
; 8.486  ; mode_selector:u_mode_selector|disp_cnt[2]                                                                                                        ; vga_disp:comb_11|pix_data[1]                                                                                                                       ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.676     ; 8.789      ;
; 8.486  ; mode_selector:u_mode_selector|disp_cnt[2]                                                                                                        ; vga_disp:comb_11|pix_data[2]                                                                                                                       ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.676     ; 8.789      ;
; 8.487  ; mode_selector:u_mode_selector|disp_cnt[2]                                                                                                        ; vga_disp:comb_11|pix_data[4]                                                                                                                       ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.676     ; 8.788      ;
; 8.488  ; mode_selector:u_mode_selector|disp_cnt[2]                                                                                                        ; vga_disp:comb_11|pix_data[10]                                                                                                                      ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.676     ; 8.787      ;
; 8.489  ; mode_selector:u_mode_selector|disp_cnt[2]                                                                                                        ; vga_disp:comb_11|pix_data[7]                                                                                                                       ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.676     ; 8.786      ;
; 8.490  ; mode_selector:u_mode_selector|disp_cnt[2]                                                                                                        ; vga_disp:comb_11|pix_data[6]                                                                                                                       ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.676     ; 8.785      ;
; 8.491  ; mode_selector:u_mode_selector|disp_cnt[2]                                                                                                        ; vga_disp:comb_11|pix_data[5]                                                                                                                       ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.676     ; 8.784      ;
; 8.496  ; mode_selector:u_mode_selector|disp_cnt[2]                                                                                                        ; vga_disp:comb_11|pix_data[3]                                                                                                                       ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.679     ; 8.776      ;
; 8.497  ; mode_selector:u_mode_selector|disp_cnt[2]                                                                                                        ; vga_disp:comb_11|pix_data[12]                                                                                                                      ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.679     ; 8.775      ;
; 8.497  ; mode_selector:u_mode_selector|disp_cnt[2]                                                                                                        ; vga_disp:comb_11|pix_data[14]                                                                                                                      ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.679     ; 8.775      ;
; 8.498  ; mode_selector:u_mode_selector|disp_cnt[2]                                                                                                        ; vga_disp:comb_11|pix_data[11]                                                                                                                      ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.679     ; 8.774      ;
; 8.500  ; mode_selector:u_mode_selector|disp_cnt[2]                                                                                                        ; vga_disp:comb_11|pix_data[15]                                                                                                                      ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.679     ; 8.772      ;
; 8.501  ; mode_selector:u_mode_selector|disp_cnt[2]                                                                                                        ; vga_disp:comb_11|pix_data[9]                                                                                                                       ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.679     ; 8.771      ;
; 8.502  ; mode_selector:u_mode_selector|disp_cnt[2]                                                                                                        ; vga_disp:comb_11|pix_data[13]                                                                                                                      ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.679     ; 8.770      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'sys_clk'                                                                                           ;
+--------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; 15.160 ; key:u_key|delay_cnt[6]  ; key:u_key|delay_cnt[9]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 4.760      ;
; 15.160 ; key:u_key|delay_cnt[6]  ; key:u_key|delay_cnt[8]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 4.760      ;
; 15.160 ; key:u_key|delay_cnt[6]  ; key:u_key|delay_cnt[0]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 4.760      ;
; 15.160 ; key:u_key|delay_cnt[6]  ; key:u_key|delay_cnt[1]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 4.760      ;
; 15.160 ; key:u_key|delay_cnt[6]  ; key:u_key|delay_cnt[2]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 4.760      ;
; 15.160 ; key:u_key|delay_cnt[6]  ; key:u_key|delay_cnt[3]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 4.760      ;
; 15.160 ; key:u_key|delay_cnt[6]  ; key:u_key|delay_cnt[4]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 4.760      ;
; 15.160 ; key:u_key|delay_cnt[6]  ; key:u_key|delay_cnt[5]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 4.760      ;
; 15.160 ; key:u_key|delay_cnt[6]  ; key:u_key|delay_cnt[6]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 4.760      ;
; 15.160 ; key:u_key|delay_cnt[6]  ; key:u_key|delay_cnt[7]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 4.760      ;
; 15.500 ; key:u_key|delay_cnt[6]  ; key:u_key|key_value[2]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.067     ; 4.434      ;
; 15.500 ; key:u_key|delay_cnt[6]  ; key:u_key|key_value[1]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.067     ; 4.434      ;
; 15.500 ; key:u_key|delay_cnt[6]  ; key:u_key|key_value[0]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.067     ; 4.434      ;
; 15.526 ; key:u_key|delay_cnt[8]  ; key:u_key|delay_cnt[9]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 4.394      ;
; 15.526 ; key:u_key|delay_cnt[8]  ; key:u_key|delay_cnt[8]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 4.394      ;
; 15.526 ; key:u_key|delay_cnt[8]  ; key:u_key|delay_cnt[0]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 4.394      ;
; 15.526 ; key:u_key|delay_cnt[8]  ; key:u_key|delay_cnt[1]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 4.394      ;
; 15.526 ; key:u_key|delay_cnt[8]  ; key:u_key|delay_cnt[2]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 4.394      ;
; 15.526 ; key:u_key|delay_cnt[8]  ; key:u_key|delay_cnt[3]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 4.394      ;
; 15.526 ; key:u_key|delay_cnt[8]  ; key:u_key|delay_cnt[4]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 4.394      ;
; 15.526 ; key:u_key|delay_cnt[8]  ; key:u_key|delay_cnt[5]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 4.394      ;
; 15.526 ; key:u_key|delay_cnt[8]  ; key:u_key|delay_cnt[6]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 4.394      ;
; 15.526 ; key:u_key|delay_cnt[8]  ; key:u_key|delay_cnt[7]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 4.394      ;
; 15.552 ; key:u_key|delay_cnt[7]  ; key:u_key|delay_cnt[9]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 4.368      ;
; 15.552 ; key:u_key|delay_cnt[7]  ; key:u_key|delay_cnt[8]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 4.368      ;
; 15.552 ; key:u_key|delay_cnt[7]  ; key:u_key|delay_cnt[0]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 4.368      ;
; 15.552 ; key:u_key|delay_cnt[7]  ; key:u_key|delay_cnt[1]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 4.368      ;
; 15.552 ; key:u_key|delay_cnt[7]  ; key:u_key|delay_cnt[2]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 4.368      ;
; 15.552 ; key:u_key|delay_cnt[7]  ; key:u_key|delay_cnt[3]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 4.368      ;
; 15.552 ; key:u_key|delay_cnt[7]  ; key:u_key|delay_cnt[4]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 4.368      ;
; 15.552 ; key:u_key|delay_cnt[7]  ; key:u_key|delay_cnt[5]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 4.368      ;
; 15.552 ; key:u_key|delay_cnt[7]  ; key:u_key|delay_cnt[6]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 4.368      ;
; 15.552 ; key:u_key|delay_cnt[7]  ; key:u_key|delay_cnt[7]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.081     ; 4.368      ;
; 15.590 ; key:u_key|delay_cnt[11] ; key:u_key|delay_cnt[9]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.095     ; 4.316      ;
; 15.590 ; key:u_key|delay_cnt[11] ; key:u_key|delay_cnt[8]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.095     ; 4.316      ;
; 15.590 ; key:u_key|delay_cnt[11] ; key:u_key|delay_cnt[0]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.095     ; 4.316      ;
; 15.590 ; key:u_key|delay_cnt[11] ; key:u_key|delay_cnt[1]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.095     ; 4.316      ;
; 15.590 ; key:u_key|delay_cnt[11] ; key:u_key|delay_cnt[2]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.095     ; 4.316      ;
; 15.590 ; key:u_key|delay_cnt[11] ; key:u_key|delay_cnt[3]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.095     ; 4.316      ;
; 15.590 ; key:u_key|delay_cnt[11] ; key:u_key|delay_cnt[4]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.095     ; 4.316      ;
; 15.590 ; key:u_key|delay_cnt[11] ; key:u_key|delay_cnt[5]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.095     ; 4.316      ;
; 15.590 ; key:u_key|delay_cnt[11] ; key:u_key|delay_cnt[6]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.095     ; 4.316      ;
; 15.590 ; key:u_key|delay_cnt[11] ; key:u_key|delay_cnt[7]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.095     ; 4.316      ;
; 15.591 ; key:u_key|delay_cnt[13] ; key:u_key|delay_cnt[9]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.095     ; 4.315      ;
; 15.591 ; key:u_key|delay_cnt[13] ; key:u_key|delay_cnt[8]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.095     ; 4.315      ;
; 15.591 ; key:u_key|delay_cnt[13] ; key:u_key|delay_cnt[0]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.095     ; 4.315      ;
; 15.591 ; key:u_key|delay_cnt[13] ; key:u_key|delay_cnt[1]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.095     ; 4.315      ;
; 15.591 ; key:u_key|delay_cnt[13] ; key:u_key|delay_cnt[2]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.095     ; 4.315      ;
; 15.591 ; key:u_key|delay_cnt[13] ; key:u_key|delay_cnt[3]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.095     ; 4.315      ;
; 15.591 ; key:u_key|delay_cnt[13] ; key:u_key|delay_cnt[4]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.095     ; 4.315      ;
; 15.591 ; key:u_key|delay_cnt[13] ; key:u_key|delay_cnt[5]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.095     ; 4.315      ;
; 15.591 ; key:u_key|delay_cnt[13] ; key:u_key|delay_cnt[6]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.095     ; 4.315      ;
; 15.591 ; key:u_key|delay_cnt[13] ; key:u_key|delay_cnt[7]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.095     ; 4.315      ;
; 15.694 ; key:u_key|delay_cnt[6]  ; key:u_key|delay_cnt[15] ; sys_clk      ; sys_clk     ; 20.000       ; -0.067     ; 4.240      ;
; 15.694 ; key:u_key|delay_cnt[6]  ; key:u_key|delay_cnt[18] ; sys_clk      ; sys_clk     ; 20.000       ; -0.067     ; 4.240      ;
; 15.694 ; key:u_key|delay_cnt[6]  ; key:u_key|delay_cnt[19] ; sys_clk      ; sys_clk     ; 20.000       ; -0.067     ; 4.240      ;
; 15.694 ; key:u_key|delay_cnt[6]  ; key:u_key|delay_cnt[17] ; sys_clk      ; sys_clk     ; 20.000       ; -0.067     ; 4.240      ;
; 15.694 ; key:u_key|delay_cnt[6]  ; key:u_key|delay_cnt[16] ; sys_clk      ; sys_clk     ; 20.000       ; -0.067     ; 4.240      ;
; 15.694 ; key:u_key|delay_cnt[6]  ; key:u_key|delay_cnt[14] ; sys_clk      ; sys_clk     ; 20.000       ; -0.067     ; 4.240      ;
; 15.694 ; key:u_key|delay_cnt[6]  ; key:u_key|delay_cnt[13] ; sys_clk      ; sys_clk     ; 20.000       ; -0.067     ; 4.240      ;
; 15.694 ; key:u_key|delay_cnt[6]  ; key:u_key|delay_cnt[12] ; sys_clk      ; sys_clk     ; 20.000       ; -0.067     ; 4.240      ;
; 15.694 ; key:u_key|delay_cnt[6]  ; key:u_key|delay_cnt[11] ; sys_clk      ; sys_clk     ; 20.000       ; -0.067     ; 4.240      ;
; 15.694 ; key:u_key|delay_cnt[6]  ; key:u_key|delay_cnt[10] ; sys_clk      ; sys_clk     ; 20.000       ; -0.067     ; 4.240      ;
; 15.725 ; key:u_key|delay_cnt[3]  ; key:u_key|key_value[2]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.067     ; 4.209      ;
; 15.725 ; key:u_key|delay_cnt[3]  ; key:u_key|key_value[1]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.067     ; 4.209      ;
; 15.725 ; key:u_key|delay_cnt[3]  ; key:u_key|key_value[0]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.067     ; 4.209      ;
; 15.803 ; key:u_key|key_data_r[0] ; key:u_key|delay_cnt[9]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.095     ; 4.103      ;
; 15.803 ; key:u_key|key_data_r[0] ; key:u_key|delay_cnt[8]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.095     ; 4.103      ;
; 15.803 ; key:u_key|key_data_r[0] ; key:u_key|delay_cnt[0]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.095     ; 4.103      ;
; 15.803 ; key:u_key|key_data_r[0] ; key:u_key|delay_cnt[1]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.095     ; 4.103      ;
; 15.803 ; key:u_key|key_data_r[0] ; key:u_key|delay_cnt[2]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.095     ; 4.103      ;
; 15.803 ; key:u_key|key_data_r[0] ; key:u_key|delay_cnt[3]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.095     ; 4.103      ;
; 15.803 ; key:u_key|key_data_r[0] ; key:u_key|delay_cnt[4]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.095     ; 4.103      ;
; 15.803 ; key:u_key|key_data_r[0] ; key:u_key|delay_cnt[5]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.095     ; 4.103      ;
; 15.803 ; key:u_key|key_data_r[0] ; key:u_key|delay_cnt[6]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.095     ; 4.103      ;
; 15.803 ; key:u_key|key_data_r[0] ; key:u_key|delay_cnt[7]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.095     ; 4.103      ;
; 15.812 ; key:u_key|key_data_r[2] ; key:u_key|delay_cnt[9]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.095     ; 4.094      ;
; 15.812 ; key:u_key|key_data_r[2] ; key:u_key|delay_cnt[8]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.095     ; 4.094      ;
; 15.812 ; key:u_key|key_data_r[2] ; key:u_key|delay_cnt[0]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.095     ; 4.094      ;
; 15.812 ; key:u_key|key_data_r[2] ; key:u_key|delay_cnt[1]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.095     ; 4.094      ;
; 15.812 ; key:u_key|key_data_r[2] ; key:u_key|delay_cnt[2]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.095     ; 4.094      ;
; 15.812 ; key:u_key|key_data_r[2] ; key:u_key|delay_cnt[3]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.095     ; 4.094      ;
; 15.812 ; key:u_key|key_data_r[2] ; key:u_key|delay_cnt[4]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.095     ; 4.094      ;
; 15.812 ; key:u_key|key_data_r[2] ; key:u_key|delay_cnt[5]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.095     ; 4.094      ;
; 15.812 ; key:u_key|key_data_r[2] ; key:u_key|delay_cnt[6]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.095     ; 4.094      ;
; 15.812 ; key:u_key|key_data_r[2] ; key:u_key|delay_cnt[7]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.095     ; 4.094      ;
; 15.818 ; key:u_key|delay_cnt[12] ; key:u_key|delay_cnt[9]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.095     ; 4.088      ;
; 15.818 ; key:u_key|delay_cnt[12] ; key:u_key|delay_cnt[8]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.095     ; 4.088      ;
; 15.818 ; key:u_key|delay_cnt[12] ; key:u_key|delay_cnt[0]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.095     ; 4.088      ;
; 15.818 ; key:u_key|delay_cnt[12] ; key:u_key|delay_cnt[1]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.095     ; 4.088      ;
; 15.818 ; key:u_key|delay_cnt[12] ; key:u_key|delay_cnt[2]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.095     ; 4.088      ;
; 15.818 ; key:u_key|delay_cnt[12] ; key:u_key|delay_cnt[3]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.095     ; 4.088      ;
; 15.818 ; key:u_key|delay_cnt[12] ; key:u_key|delay_cnt[4]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.095     ; 4.088      ;
; 15.818 ; key:u_key|delay_cnt[12] ; key:u_key|delay_cnt[5]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.095     ; 4.088      ;
; 15.818 ; key:u_key|delay_cnt[12] ; key:u_key|delay_cnt[6]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.095     ; 4.088      ;
; 15.818 ; key:u_key|delay_cnt[12] ; key:u_key|delay_cnt[7]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.095     ; 4.088      ;
; 15.866 ; key:u_key|delay_cnt[8]  ; key:u_key|key_value[2]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.067     ; 4.068      ;
; 15.866 ; key:u_key|delay_cnt[8]  ; key:u_key|key_value[1]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.067     ; 4.068      ;
; 15.866 ; key:u_key|delay_cnt[8]  ; key:u_key|key_value[0]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.067     ; 4.068      ;
; 15.892 ; key:u_key|delay_cnt[7]  ; key:u_key|key_value[2]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.067     ; 4.042      ;
+--------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'cam_pclk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                 ; To Node                                                                                                                                                                                                                                                                              ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; -1.079 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[9]                                                                                                                                   ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                                                                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.392      ; 2.605      ;
; -1.062 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[10]                                                                                                                                  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                                                                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.392      ; 2.622      ;
; -0.998 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[8]                                                                                                                                   ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                                                                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.392      ; 2.686      ;
; -0.962 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[3]                                                                                                                                   ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                                                                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.278      ; 2.608      ;
; -0.897 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[1]                                                                                                                                   ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                                                                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.278      ; 2.673      ;
; -0.885 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[5]                                                                                                                                   ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                                                                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.278      ; 2.685      ;
; -0.554 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[0]                                                                                                                                   ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                                                                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.278      ; 3.016      ;
; -0.538 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[6]                                                                                                                                   ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                                                                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.392      ; 3.146      ;
; -0.493 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[7]                                                                                                                                   ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                                                                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.392      ; 3.191      ;
; -0.418 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[2]                                                                                                                                   ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                                                                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.278      ; 3.152      ;
; -0.390 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[4]                                                                                                                                   ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                                                                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.278      ; 3.180      ;
; 0.395  ; Image_Processor:u_Image_Processor|Erosion:u_Erosion|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|row3_data                                                                                                                                                         ; Image_Processor:u_Image_Processor|Erosion:u_Erosion|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|matrix_p33                                                                                                                                                                   ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.382      ; 0.989      ;
; 0.485  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                                                                                                       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                                                                                                                  ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                                                                                                       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                                                                                                                  ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                                                                                                       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                                                                                                                  ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                                                                                                       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                                                                                                                  ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                                                                                                      ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                                                                                                                 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                                                                                                       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                                                                                                                  ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                                                                                                       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                                                                                                                  ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                                                                                                                                      ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                                                                                                                                                 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                                                                                                                                      ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                                                                                                                                                 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                                                                                                                                      ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                                                                                                                                                 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                                                                                                                                      ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                                                                                                                                                 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                                                                                                                                      ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                                                                                                                                                 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; Image_Processor:u_Image_Processor|Erosion:u_Erosion|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|row3_data                                                                                                                                                         ; Image_Processor:u_Image_Processor|Erosion:u_Erosion|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|row3_data                                                                                                                                                                    ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|row3_data                                                                                                                                                       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|row3_data                                                                                                                                                                  ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.497  ; cmos_capture_data:u_cmos_capture_data|byte_flag                                                                                                                                                                                                                           ; cmos_capture_data:u_cmos_capture_data|byte_flag                                                                                                                                                                                                                                      ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.049      ; 0.758      ;
; 0.513  ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|d_s_ram_1024x8:u_d_s_ram_1024x8_1|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|q_b[1] ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|taps0x_d0[1]                                                                                                       ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.543      ; 1.268      ;
; 0.519  ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|d_s_ram_1024x8:u_d_s_ram_1024x8_2|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|q_b[6] ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p13[6]                                                                                                                                                ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.297      ; 1.028      ;
; 0.520  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[5]                                                                                                                                   ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0                                                                                                ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.405      ; 1.179      ;
; 0.524  ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|matrix_p31                                                                                                                                                      ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|row3                                                                                                                                                                                                                           ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.058      ; 0.794      ;
; 0.525  ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|pre_frame_hsync_r[1]                                                                                                                                            ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|pre_frame_hsync_r[0]                                                                                                                                                                                                           ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.056      ; 0.793      ;
; 0.525  ; Image_Processor:u_Image_Processor|Medium_Filter:u_Medium_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|shiftin_d0[6]                                                                                               ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|shiftin_d1[6]                                                                                                      ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.056      ; 0.793      ;
; 0.526  ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|pre_frame_hsync_r[1]                                                                                                                              ; Image_Processor:u_Image_Processor|Mean_Filter:u_Mean_Filter|pre_frame_hsync_r[0]                                                                                                                                                                                                     ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.056      ; 0.794      ;
; 0.526  ; Image_Processor:u_Image_Processor|Erosion:u_Erosion|row3                                                                                                                                                                                                                  ; Image_Processor:u_Image_Processor|Erosion:u_Erosion|erosion                                                                                                                                                                                                                          ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.056      ; 0.794      ;
; 0.526  ; Image_Processor:u_Image_Processor|Erosion:u_Erosion|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|shiftin_d1                                                                                                              ; Image_Processor:u_Image_Processor|Erosion:u_Erosion|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|shiftin_d2                                                                                                                         ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.055      ; 0.793      ;
; 0.528  ; Image_Processor:u_Image_Processor|Medium_Filter:u_Medium_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|shiftin_d0[4]                                                                                               ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|shiftin_d1[4]                                                                                                      ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.056      ; 0.796      ;
; 0.529  ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|pre_frame_valid_r[1]                                                                                                                                            ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|pre_frame_valid_r[0]                                                                                                                                                                                                           ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.055      ; 0.796      ;
; 0.536  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                                                                                                          ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                                                                                                                  ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.055      ; 0.803      ;
; 0.545  ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|d_s_ram_1024x8:u_d_s_ram_1024x8_2|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|q_b[5] ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p13[5]                                                                                                                                                ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.297      ; 1.054      ;
; 0.550  ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|ram_rd_addr_d0[0]                                                                                                     ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|ram_rd_addr_d1[0]                                                                                                                ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.058      ; 0.820      ;
; 0.550  ; Image_Processor:u_Image_Processor|Erosion:u_Erosion|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|ram_rd_addr_d0[1]                                                                                                       ; Image_Processor:u_Image_Processor|Erosion:u_Erosion|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|ram_rd_addr_d1[1]                                                                                                                  ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.056      ; 0.818      ;
; 0.552  ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|d_s_ram_1024x8:u_d_s_ram_1024x8_1|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|q_b[5] ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p23[5]                                                                                                                                                ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.619      ; 1.383      ;
; 0.552  ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|ram_rd_addr_d0[4]                                                                                       ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|ram_rd_addr_d1[4]                                                                                                  ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.054      ; 0.818      ;
; 0.553  ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|ram_rd_addr_d0[2]                                                                                       ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|ram_rd_addr_d1[2]                                                                                                  ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.056      ; 0.821      ;
; 0.553  ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|ram_rd_addr_d0[1]                                                                                       ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|ram_rd_addr_d1[1]                                                                                                  ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.054      ; 0.819      ;
; 0.554  ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|ram_rd_addr_d0[3]                                                                                                     ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|ram_rd_addr_d1[3]                                                                                                                ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.054      ; 0.820      ;
; 0.555  ; Image_Processor:u_Image_Processor|Erosion:u_Erosion|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|ram_rd_addr_d0[9]                                                                                                       ; Image_Processor:u_Image_Processor|Erosion:u_Erosion|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|ram_rd_addr_d1[9]                                                                                                                  ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.055      ; 0.822      ;
; 0.557  ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|ram_rd_addr_d0[9]                                                                                       ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|ram_rd_addr_d1[9]                                                                                                  ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.054      ; 0.823      ;
; 0.557  ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]                                                                                                                                                                                                                      ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                                                                                                                                                                                                ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.025      ; 0.794      ;
; 0.557  ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]                                                                                                                                                                                                                      ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                                                                                                                                                                                 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.026      ; 0.795      ;
; 0.558  ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]                                                                                                                                                                                                                      ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                                                                                                                                                                                                ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.025      ; 0.795      ;
; 0.560  ; Image_Processor:u_Image_Processor|Erosion:u_Erosion|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|ram_rd_addr[7]                                                                                                          ; Image_Processor:u_Image_Processor|Erosion:u_Erosion|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|ram_rd_addr_d0[7]                                                                                                                  ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.055      ; 0.827      ;
; 0.560  ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]                                                                                                                                                                                                                      ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                                                                                                                                                                                                ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.025      ; 0.797      ;
; 0.581  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                                                                                                      ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]                                                                                                             ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.157      ; 0.950      ;
; 0.592  ; Image_Processor:u_Image_Processor|Medium_Filter:u_Medium_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|shiftin_d0[7]                                                                                               ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|shiftin_d1[7]                                                                                                      ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.190      ; 0.994      ;
; 0.602  ; Image_Processor:u_Image_Processor|Medium_Filter:u_Medium_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|pre_frame_valid_r[0]                                                                                                                                  ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|pre_frame_valid_r[1]                                                                                                                                         ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.190      ; 1.004      ;
; 0.603  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                                                                                                       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[7]                                                                                                                                              ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.026      ; 0.841      ;
; 0.625  ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|ram_rd_addr_d0[9]                                                                                                     ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|d_s_ram_1024x1:u_d_s_ram_1024x1_2|altsyncram:altsyncram_component|altsyncram_vgn1:auto_generated|ram_block1a0~porta_address_reg0 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.523      ; 1.402      ;
; 0.627  ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]                                                                                                                                                                                                                      ; Image_Processor:u_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|rgb_b_t0[3]                                                                                                                                                                                                                  ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.487      ; 1.326      ;
; 0.650  ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|shiftin_d1[2]                                                                                           ; Image_Processor:u_Image_Processor|Mean_Filter:u_Mean_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|shiftin_d2[2]                                                                                                              ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.115      ; 0.977      ;
; 0.650  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]                                                                                                  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                                                                                                                     ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.055      ; 0.917      ;
; 0.655  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                                                                                                       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[9]                                                                                                                                              ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.157      ; 1.024      ;
; 0.656  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                                                                                                      ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[10]                                                                                                                                             ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.157      ; 1.025      ;
; 0.665  ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|row3_data                                                                                                                                                       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|matrix_p33                                                                                                                                                                 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.510      ; 1.387      ;
; 0.668  ; Image_Processor:u_Image_Processor|Erosion:u_Erosion|row2                                                                                                                                                                                                                  ; Image_Processor:u_Image_Processor|Erosion:u_Erosion|erosion                                                                                                                                                                                                                          ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.056      ; 0.936      ;
; 0.673  ; Image_Processor:u_Image_Processor|Mean_Filter:u_Mean_Filter|pre_frame_hsync_r[0]                                                                                                                                                                                          ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|pre_frame_hsync_r[1]                                                                                                                                                                                     ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.361      ; 1.246      ;
; 0.673  ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|row2                                                                                                                                                                                                                ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|dilation                                                                                                                                                                                                                       ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.056      ; 0.941      ;
; 0.676  ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|matrix_p12                                                                                                                                                      ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|matrix_p11                                                                                                                                                                 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.053      ; 0.941      ;
; 0.676  ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|matrix_p32                                                                                                                                                      ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|row3                                                                                                                                                                                                                           ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.058      ; 0.946      ;
; 0.677  ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|matrix_p32                                                                                                                                                      ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|matrix_p31                                                                                                                                                                 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.053      ; 0.942      ;
; 0.677  ; Image_Processor:u_Image_Processor|Erosion:u_Erosion|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|matrix_p22                                                                                                                                                        ; Image_Processor:u_Image_Processor|Erosion:u_Erosion|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|matrix_p21                                                                                                                                                                   ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.053      ; 0.942      ;
; 0.677  ; Image_Processor:u_Image_Processor|Erosion:u_Erosion|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|matrix_p32                                                                                                                                                        ; Image_Processor:u_Image_Processor|Erosion:u_Erosion|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|matrix_p31                                                                                                                                                                   ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.053      ; 0.942      ;
; 0.678  ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|matrix_p22                                                                                                                                                      ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|matrix_p21                                                                                                                                                                 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.053      ; 0.943      ;
; 0.678  ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|matrix_p33                                                                                                                                                      ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|matrix_p32                                                                                                                                                                 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.053      ; 0.943      ;
; 0.678  ; Image_Processor:u_Image_Processor|Erosion:u_Erosion|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|matrix_p13                                                                                                                                                        ; Image_Processor:u_Image_Processor|Erosion:u_Erosion|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|matrix_p12                                                                                                                                                                   ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.053      ; 0.943      ;
; 0.679  ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|matrix_p13                                                                                                                                                      ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|matrix_p12                                                                                                                                                                 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.053      ; 0.944      ;
; 0.679  ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|matrix_p23                                                                                                                                                      ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|matrix_p22                                                                                                                                                                 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.053      ; 0.944      ;
; 0.679  ; Image_Processor:u_Image_Processor|Erosion:u_Erosion|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|matrix_p23                                                                                                                                                        ; Image_Processor:u_Image_Processor|Erosion:u_Erosion|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|matrix_p22                                                                                                                                                                   ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.053      ; 0.944      ;
; 0.681  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                                                                                                       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[2]                                                                                                                                              ; cam_pclk                                              ; cam_pclk    ; 0.000        ; -0.071     ; 0.822      ;
; 0.688  ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|d_s_ram_1024x8:u_d_s_ram_1024x8_1|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|q_b[0] ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|taps0x_d0[0]                                                                                                       ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.593      ; 1.493      ;
; 0.689  ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|d_s_ram_1024x8:u_d_s_ram_1024x8_1|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|q_b[2] ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p23[2]                                                                                                                                                ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.473      ; 1.374      ;
; 0.691  ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p22[6]                                                                                                                                     ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p21[6]                                                                                                                                                ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.056      ; 0.959      ;
; 0.691  ; Image_Processor:u_Image_Processor|Medium_Filter:u_Medium_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p33[7]                                                                                                                                         ; Image_Processor:u_Image_Processor|Medium_Filter:u_Medium_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p32[7]                                                                                                                                                    ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.057      ; 0.960      ;
; 0.692  ; Image_Processor:u_Image_Processor|Erosion:u_Erosion|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|ram_rd_addr_d0[7]                                                                                                       ; Image_Processor:u_Image_Processor|Erosion:u_Erosion|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|ram_rd_addr_d1[7]                                                                                                                  ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.055      ; 0.959      ;
; 0.693  ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p22[4]                                                                                                                                     ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p21[4]                                                                                                                                                ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.057      ; 0.962      ;
; 0.693  ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p22[0]                                                                                                                                     ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p21[0]                                                                                                                                                ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.055      ; 0.960      ;
; 0.694  ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p23[5]                                                                                                                                     ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p22[5]                                                                                                                                                ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.055      ; 0.961      ;
; 0.694  ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p13[2]                                                                                                                                     ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p12[2]                                                                                                                                                ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.054      ; 0.960      ;
; 0.695  ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p12[7]                                                                                                                                     ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p11[7]                                                                                                                                                ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.052      ; 0.959      ;
; 0.697  ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p12[6]                                                                                                                                     ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p11[6]                                                                                                                                                ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.054      ; 0.963      ;
; 0.697  ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p12[5]                                                                                                                                     ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p11[5]                                                                                                                                                ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.054      ; 0.963      ;
; 0.701  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                                                                                                       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]                                                                                                             ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.157      ; 1.070      ;
; 0.701  ; Image_Processor:u_Image_Processor|Erosion:u_Erosion|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|ram_rd_addr[9]                                                                                                          ; Image_Processor:u_Image_Processor|Erosion:u_Erosion|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|ram_rd_addr_d0[9]                                                                                                                  ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.055      ; 0.968      ;
; 0.701  ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p22[2]                                                                                                                                     ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p21[2]                                                                                                                                                ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.055      ; 0.968      ;
; 0.703  ; Image_Processor:u_Image_Processor|Medium_Filter:u_Medium_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p32[3]                                                                                                                                         ; Image_Processor:u_Image_Processor|Medium_Filter:u_Medium_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p31[3]                                                                                                                                                    ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.054      ; 0.969      ;
; 0.705  ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|d_s_ram_1024x8:u_d_s_ram_1024x8_2|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|q_b[1] ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p13[1]                                                                                                                                                ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.297      ; 1.214      ;
; 0.708  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                                                                                                       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[0]                                                                                                                                              ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.055      ; 0.975      ;
; 0.708  ; Image_Processor:u_Image_Processor|Erosion:u_Erosion|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|shiftin_d0                                                                                                              ; Image_Processor:u_Image_Processor|Erosion:u_Erosion|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|shiftin_d1                                                                                                                         ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.069      ; 0.989      ;
; 0.712  ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p12[0]                                                                                                                                     ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p11[0]                                                                                                                                                ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.052      ; 0.976      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'sccb_dri:u_sccb_dri|dri_clk'                                                                                                                                                                                                                                                             ;
+--------+------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                                                                                                ; Launch Clock                                          ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-----------------------------+--------------+------------+------------+
; -0.583 ; sccb_dri:u_sccb_dri|sccb_done                        ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_done                                                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 2.429      ; 2.128      ;
; -0.415 ; sccb_dri:u_sccb_dri|sccb_done                        ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|sccb_exec                                                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 2.429      ; 2.296      ;
; 0.452  ; sccb_dri:u_sccb_dri|sda_dir                          ; sccb_dri:u_sccb_dri|sda_dir                                                                                            ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[0]  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[0]                                                                    ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.082      ; 0.746      ;
; 0.453  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_done          ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_done                                                                            ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sccb_dri:u_sccb_dri|fsm_c.IDLE                       ; sccb_dri:u_sccb_dri|fsm_c.IDLE                                                                                         ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sccb_dri:u_sccb_dri|fsm_c.WR_ADDR                    ; sccb_dri:u_sccb_dri|fsm_c.WR_ADDR                                                                                      ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[0]    ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[0]                                                                      ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.081      ; 0.746      ;
; 0.470  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[2]    ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|altsyncram:Ram0_rtl_0|altsyncram_5i91:auto_generated|ram_block1a0~porta_address_reg0 ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.496      ; 1.220      ;
; 0.470  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[6]    ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|altsyncram:Ram0_rtl_0|altsyncram_5i91:auto_generated|ram_block1a0~porta_address_reg0 ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.496      ; 1.220      ;
; 0.471  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[5]    ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|altsyncram:Ram0_rtl_0|altsyncram_5i91:auto_generated|ram_block1a0~porta_address_reg0 ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.496      ; 1.221      ;
; 0.480  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[1]    ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|altsyncram:Ram0_rtl_0|altsyncram_5i91:auto_generated|ram_block1a0~porta_address_reg0 ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.496      ; 1.230      ;
; 0.480  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[3]    ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|altsyncram:Ram0_rtl_0|altsyncram_5i91:auto_generated|ram_block1a0~porta_address_reg0 ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.496      ; 1.230      ;
; 0.515  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[7]    ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|altsyncram:Ram0_rtl_0|altsyncram_5i91:auto_generated|ram_block1a0~porta_address_reg0 ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.496      ; 1.265      ;
; 0.520  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[0]    ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|altsyncram:Ram0_rtl_0|altsyncram_5i91:auto_generated|ram_block1a0~porta_address_reg0 ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.496      ; 1.270      ;
; 0.532  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|sccb_exec          ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[0]                                                                      ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.081      ; 0.825      ;
; 0.549  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|sccb_exec          ; sccb_dri:u_sccb_dri|fsm_c.WR_ADDR                                                                                      ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.081      ; 0.842      ;
; 0.556  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|sccb_exec          ; sccb_dri:u_sccb_dri|fsm_c.IDLE                                                                                         ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.081      ; 0.849      ;
; 0.714  ; sccb_dri:u_sccb_dri|fsm_c.ADDR16                     ; sccb_dri:u_sccb_dri|fsm_c.ADDR8                                                                                        ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.082      ; 1.008      ;
; 0.746  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[8]  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[8]                                                                    ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.081      ; 1.039      ;
; 0.747  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[5]  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[5]                                                                    ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.081      ; 1.040      ;
; 0.747  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[6]  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[6]                                                                    ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.081      ; 1.040      ;
; 0.749  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[7]  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[7]                                                                    ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.081      ; 1.042      ;
; 0.761  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[2]  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[2]                                                                    ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.081      ; 1.054      ;
; 0.762  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[10] ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[10]                                                                   ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.081      ; 1.055      ;
; 0.762  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[4]  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[4]                                                                    ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.081      ; 1.055      ;
; 0.765  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[3]  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[3]                                                                    ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.081      ; 1.058      ;
; 0.766  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[11] ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[11]                                                                   ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.081      ; 1.059      ;
; 0.766  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[9]  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[9]                                                                    ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.081      ; 1.059      ;
; 0.769  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[12] ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[12]                                                                   ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.081      ; 1.062      ;
; 0.770  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[14] ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[14]                                                                   ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.081      ; 1.063      ;
; 0.771  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[4]    ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[4]                                                                      ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.081      ; 1.064      ;
; 0.771  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[2]    ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[2]                                                                      ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.081      ; 1.064      ;
; 0.772  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[6]    ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[6]                                                                      ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.081      ; 1.065      ;
; 0.772  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[3]    ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[3]                                                                      ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.081      ; 1.065      ;
; 0.772  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[13] ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[13]                                                                   ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.081      ; 1.065      ;
; 0.775  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[5]    ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[5]                                                                      ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.081      ; 1.068      ;
; 0.781  ; sccb_dri:u_sccb_dri|cnt[4]                           ; sccb_dri:u_sccb_dri|cnt[4]                                                                                             ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.081      ; 1.074      ;
; 0.782  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[1]  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[1]                                                                    ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.081      ; 1.075      ;
; 0.782  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[7]    ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_done                                                                            ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.081      ; 1.075      ;
; 0.784  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[7]    ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[7]                                                                      ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.081      ; 1.077      ;
; 0.789  ; sccb_dri:u_sccb_dri|cnt[6]                           ; sccb_dri:u_sccb_dri|cnt[6]                                                                                             ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.081      ; 1.082      ;
; 0.790  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[1]    ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[1]                                                                      ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.081      ; 1.083      ;
; 0.790  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[0]    ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[1]                                                                      ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.081      ; 1.083      ;
; 0.795  ; sccb_dri:u_sccb_dri|cnt[1]                           ; sccb_dri:u_sccb_dri|cnt[1]                                                                                             ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.081      ; 1.088      ;
; 0.803  ; sccb_dri:u_sccb_dri|cnt[1]                           ; sccb_dri:u_sccb_dri|st_done                                                                                            ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.081      ; 1.096      ;
; 0.803  ; sccb_dri:u_sccb_dri|fsm_c.IDLE                       ; sccb_dri:u_sccb_dri|fsm_c.WR_ADDR                                                                                      ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.081      ; 1.096      ;
; 0.809  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[7]    ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|sccb_exec                                                                            ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.081      ; 1.102      ;
; 0.850  ; sccb_dri:u_sccb_dri|fsm_c.DATA_WR                    ; sccb_dri:u_sccb_dri|sda_out                                                                                            ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.570      ; 1.632      ;
; 0.896  ; sccb_dri:u_sccb_dri|fsm_c.ADDR8                      ; sccb_dri:u_sccb_dri|sda_out                                                                                            ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.570      ; 1.678      ;
; 0.927  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[3]    ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|sccb_exec                                                                            ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.081      ; 1.220      ;
; 0.935  ; sccb_dri:u_sccb_dri|scl                              ; sccb_dri:u_sccb_dri|scl                                                                                                ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.081      ; 1.228      ;
; 0.969  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[0]  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[1]                                                                    ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.082      ; 1.263      ;
; 0.982  ; sccb_dri:u_sccb_dri|cnt[3]                           ; sccb_dri:u_sccb_dri|cnt[3]                                                                                             ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.081      ; 1.275      ;
; 1.010  ; sccb_dri:u_sccb_dri|cnt[2]                           ; sccb_dri:u_sccb_dri|cnt[2]                                                                                             ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.081      ; 1.303      ;
; 1.039  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[2]    ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_done                                                                            ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.081      ; 1.332      ;
; 1.048  ; sccb_dri:u_sccb_dri|cnt[5]                           ; sccb_dri:u_sccb_dri|cnt[5]                                                                                             ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.081      ; 1.341      ;
; 1.067  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[5]    ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|sccb_exec                                                                            ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.081      ; 1.360      ;
; 1.100  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[8]  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[9]                                                                    ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.081      ; 1.393      ;
; 1.101  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[6]  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[7]                                                                    ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.081      ; 1.394      ;
; 1.108  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[5]  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[6]                                                                    ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.081      ; 1.401      ;
; 1.110  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[7]  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[8]                                                                    ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.081      ; 1.403      ;
; 1.114  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[4]    ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|altsyncram:Ram0_rtl_0|altsyncram_5i91:auto_generated|ram_block1a0~porta_address_reg0 ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.496      ; 1.864      ;
; 1.116  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[2]  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[3]                                                                    ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.081      ; 1.409      ;
; 1.117  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[4]  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[5]                                                                    ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.081      ; 1.410      ;
; 1.117  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[10] ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[11]                                                                   ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.081      ; 1.410      ;
; 1.117  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[5]  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[7]                                                                    ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.081      ; 1.410      ;
; 1.119  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[7]  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[9]                                                                    ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.081      ; 1.412      ;
; 1.124  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[12] ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[13]                                                                   ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.081      ; 1.417      ;
; 1.125  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[2]    ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[3]                                                                      ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.081      ; 1.418      ;
; 1.125  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[1]  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[2]                                                                    ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.081      ; 1.418      ;
; 1.126  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[4]    ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[5]                                                                      ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.081      ; 1.419      ;
; 1.126  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[3]  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[4]                                                                    ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.081      ; 1.419      ;
; 1.126  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[6]    ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[7]                                                                      ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.081      ; 1.419      ;
; 1.127  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[9]  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[10]                                                                   ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.081      ; 1.420      ;
; 1.127  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[11] ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[12]                                                                   ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.081      ; 1.420      ;
; 1.132  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[1]    ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[2]                                                                      ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.081      ; 1.425      ;
; 1.133  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[13] ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[14]                                                                   ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.081      ; 1.426      ;
; 1.133  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[3]    ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[4]                                                                      ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.081      ; 1.426      ;
; 1.133  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[0]    ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[2]                                                                      ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.081      ; 1.426      ;
; 1.134  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[1]  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[3]                                                                    ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.081      ; 1.427      ;
; 1.135  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[3]  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[5]                                                                    ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.081      ; 1.428      ;
; 1.136  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[5]    ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[6]                                                                      ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.081      ; 1.429      ;
; 1.136  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[9]  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[11]                                                                   ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.081      ; 1.429      ;
; 1.136  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[11] ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[13]                                                                   ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.081      ; 1.429      ;
; 1.141  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[1]    ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[3]                                                                      ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.081      ; 1.434      ;
; 1.142  ; sccb_dri:u_sccb_dri|cnt[4]                           ; sccb_dri:u_sccb_dri|cnt[5]                                                                                             ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.081      ; 1.435      ;
; 1.142  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[3]    ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[5]                                                                      ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.081      ; 1.435      ;
; 1.142  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[0]    ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[3]                                                                      ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.081      ; 1.435      ;
; 1.145  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[5]    ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[7]                                                                      ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.081      ; 1.438      ;
; 1.149  ; sccb_dri:u_sccb_dri|cnt[1]                           ; sccb_dri:u_sccb_dri|cnt[2]                                                                                             ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.081      ; 1.442      ;
; 1.151  ; sccb_dri:u_sccb_dri|cnt[4]                           ; sccb_dri:u_sccb_dri|cnt[6]                                                                                             ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.081      ; 1.444      ;
; 1.167  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[4]    ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|sccb_exec                                                                            ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.081      ; 1.460      ;
; 1.168  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[6]    ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|sccb_exec                                                                            ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.081      ; 1.461      ;
; 1.179  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[1]    ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_done                                                                            ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.081      ; 1.472      ;
; 1.181  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[0]    ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_done                                                                            ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.081      ; 1.474      ;
; 1.196  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|Ram0~0             ; sccb_dri:u_sccb_dri|addr[4]                                                                                            ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; -0.387     ; 1.021      ;
; 1.201  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|Ram0~0             ; sccb_dri:u_sccb_dri|addr[0]                                                                                            ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; -0.387     ; 1.026      ;
; 1.210  ; sccb_dri:u_sccb_dri|fsm_c.ADDR8                      ; sccb_dri:u_sccb_dri|fsm_c.DATA_WR                                                                                      ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.082      ; 1.504      ;
; 1.231  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[8]  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[10]                                                                   ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.081      ; 1.524      ;
+--------+------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-----------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                ; To Node                                                                                                                                                                               ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; -0.206 ; sccb_dri:u_sccb_dri|dri_clk                                                                                                                                              ; sccb_dri:u_sccb_dri|dri_clk                                                                                                                                                           ; sccb_dri:u_sccb_dri|dri_clk                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.397      ; 0.764      ;
; 0.276  ; sccb_dri:u_sccb_dri|dri_clk                                                                                                                                              ; sccb_dri:u_sccb_dri|dri_clk                                                                                                                                                           ; sccb_dri:u_sccb_dri|dri_clk                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.397      ; 0.746      ;
; 0.453  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0      ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2      ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1      ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3      ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5      ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4      ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10     ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9      ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7      ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6      ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8      ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.519  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10     ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.811      ;
; 0.527  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|parity4         ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.820      ;
; 0.527  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8      ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.819      ;
; 0.528  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3      ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.820      ;
; 0.534  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7      ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.401      ; 1.189      ;
; 0.538  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6      ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.401      ; 1.193      ;
; 0.548  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8      ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.401      ; 1.203      ;
; 0.574  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1      ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.401      ; 1.229      ;
; 0.578  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4      ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.399      ; 1.231      ;
; 0.613  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4      ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.401      ; 1.268      ;
; 0.624  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1] ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.917      ;
; 0.724  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5      ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.016      ;
; 0.725  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5      ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.017      ;
; 0.741  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0] ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.034      ;
; 0.744  ; sccb_dri:u_sccb_dri|clk_cnt[5]                                                                                                                                           ; sccb_dri:u_sccb_dri|clk_cnt[5]                                                                                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.037      ;
; 0.745  ; sccb_dri:u_sccb_dri|clk_cnt[7]                                                                                                                                           ; sccb_dri:u_sccb_dri|clk_cnt[7]                                                                                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.038      ;
; 0.746  ; sccb_dri:u_sccb_dri|clk_cnt[1]                                                                                                                                           ; sccb_dri:u_sccb_dri|clk_cnt[1]                                                                                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.039      ;
; 0.747  ; sccb_dri:u_sccb_dri|clk_cnt[6]                                                                                                                                           ; sccb_dri:u_sccb_dri|clk_cnt[6]                                                                                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.040      ;
; 0.749  ; sccb_dri:u_sccb_dri|clk_cnt[4]                                                                                                                                           ; sccb_dri:u_sccb_dri|clk_cnt[4]                                                                                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.042      ;
; 0.763  ; vga_dri:u_vga_dri|cnt_v[7]                                                                                                                                               ; vga_dri:u_vga_dri|cnt_v[7]                                                                                                                                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.057      ;
; 0.763  ; vga_dri:u_vga_dri|cnt_h[1]                                                                                                                                               ; vga_dri:u_vga_dri|cnt_h[1]                                                                                                                                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.056      ;
; 0.763  ; vga_dri:u_vga_dri|cnt_h[3]                                                                                                                                               ; vga_dri:u_vga_dri|cnt_h[3]                                                                                                                                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.056      ;
; 0.764  ; sccb_dri:u_sccb_dri|clk_cnt[0]                                                                                                                                           ; sccb_dri:u_sccb_dri|clk_cnt[0]                                                                                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764  ; vga_dri:u_vga_dri|cnt_h[2]                                                                                                                                               ; vga_dri:u_vga_dri|cnt_h[2]                                                                                                                                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.057      ;
; 0.769  ; vga_dri:u_vga_dri|cnt_v[3]                                                                                                                                               ; vga_dri:u_vga_dri|cnt_v[3]                                                                                                                                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.063      ;
; 0.769  ; vga_dri:u_vga_dri|cnt_v[1]                                                                                                                                               ; vga_dri:u_vga_dri|cnt_v[1]                                                                                                                                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.063      ;
; 0.772  ; vga_dri:u_vga_dri|cnt_v[10]                                                                                                                                              ; vga_dri:u_vga_dri|cnt_v[10]                                                                                                                                                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.066      ;
; 0.773  ; vga_dri:u_vga_dri|cnt_v[4]                                                                                                                                               ; vga_dri:u_vga_dri|cnt_v[4]                                                                                                                                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.067      ;
; 0.775  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9      ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.067      ;
; 0.778  ; vga_dri:u_vga_dri|cnt_v[5]                                                                                                                                               ; vga_dri:u_vga_dri|cnt_v[5]                                                                                                                                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.072      ;
; 0.779  ; vga_dri:u_vga_dri|cnt_v[8]                                                                                                                                               ; vga_dri:u_vga_dri|cnt_v[8]                                                                                                                                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.073      ;
; 0.781  ; vga_dri:u_vga_dri|cnt_v[6]                                                                                                                                               ; vga_dri:u_vga_dri|cnt_v[6]                                                                                                                                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.075      ;
; 0.783  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8      ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.075      ;
; 0.785  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8      ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.077      ;
; 0.786  ; vga_dri:u_vga_dri|cnt_h[5]                                                                                                                                               ; vga_dri:u_vga_dri|cnt_h[5]                                                                                                                                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.079      ;
; 0.787  ; vga_dri:u_vga_dri|cnt_v[0]                                                                                                                                               ; vga_dri:u_vga_dri|cnt_v[0]                                                                                                                                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.081      ;
; 0.787  ; vga_dri:u_vga_dri|cnt_v[2]                                                                                                                                               ; vga_dri:u_vga_dri|cnt_v[2]                                                                                                                                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.081      ;
; 0.787  ; vga_dri:u_vga_dri|cnt_h[0]                                                                                                                                               ; vga_dri:u_vga_dri|cnt_h[0]                                                                                                                                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.080      ;
; 0.789  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2      ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.081      ;
; 0.790  ; vga_dri:u_vga_dri|cnt_h[6]                                                                                                                                               ; vga_dri:u_vga_dri|cnt_h[6]                                                                                                                                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.083      ;
; 0.791  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0      ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.084      ;
; 0.791  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2      ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.083      ;
; 0.795  ; vga_dri:u_vga_dri|cnt_h[4]                                                                                                                                               ; vga_dri:u_vga_dri|cnt_h[4]                                                                                                                                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.088      ;
; 0.795  ; vga_dri:u_vga_dri|cnt_h[7]                                                                                                                                               ; vga_dri:u_vga_dri|cnt_h[7]                                                                                                                                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.088      ;
; 0.805  ; vga_dri:u_vga_dri|cnt_h[8]                                                                                                                                               ; vga_dri:u_vga_dri|cnt_h[8]                                                                                                                                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.098      ;
; 0.806  ; vga_dri:u_vga_dri|cnt_h[10]                                                                                                                                              ; vga_dri:u_vga_dri|cnt_h[10]                                                                                                                                                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.099      ;
; 0.813  ; vga_dri:u_vga_dri|cnt_h[9]                                                                                                                                               ; vga_dri:u_vga_dri|cnt_h[9]                                                                                                                                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.106      ;
; 0.817  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0      ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdptr_g[0]                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.110      ;
; 0.829  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1      ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.399      ; 1.482      ;
; 0.844  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6      ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.136      ;
; 0.852  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5      ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.401      ; 1.507      ;
; 0.863  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2      ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.399      ; 1.516      ;
; 0.871  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5      ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.399      ; 1.524      ;
; 0.896  ; sccb_dri:u_sccb_dri|clk_cnt[4]                                                                                                                                           ; sccb_dri:u_sccb_dri|dri_clk                                                                                                                                                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.189      ;
; 0.896  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7      ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.399      ; 1.549      ;
; 0.901  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10     ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.401      ; 1.556      ;
; 0.918  ; sccb_dri:u_sccb_dri|clk_cnt[4]                                                                                                                                           ; sccb_dri:u_sccb_dri|clk_cnt[2]                                                                                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.211      ;
; 0.919  ; sccb_dri:u_sccb_dri|clk_cnt[4]                                                                                                                                           ; sccb_dri:u_sccb_dri|clk_cnt[3]                                                                                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.212      ;
; 0.927  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8      ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.399      ; 1.580      ;
; 0.935  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6      ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.399      ; 1.588      ;
; 0.980  ; vga_dri:u_vga_dri|cnt_v[9]                                                                                                                                               ; vga_dri:u_vga_dri|cnt_v[9]                                                                                                                                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.274      ;
; 1.027  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2] ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 1.326      ;
; 1.036  ; sccb_dri:u_sccb_dri|clk_cnt[5]                                                                                                                                           ; sccb_dri:u_sccb_dri|dri_clk                                                                                                                                                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.329      ;
; 1.047  ; sccb_dri:u_sccb_dri|clk_cnt[0]                                                                                                                                           ; sccb_dri:u_sccb_dri|clk_cnt[2]                                                                                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.340      ;
; 1.048  ; sccb_dri:u_sccb_dri|clk_cnt[0]                                                                                                                                           ; sccb_dri:u_sccb_dri|clk_cnt[3]                                                                                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.341      ;
; 1.058  ; sccb_dri:u_sccb_dri|clk_cnt[5]                                                                                                                                           ; sccb_dri:u_sccb_dri|clk_cnt[2]                                                                                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.351      ;
; 1.059  ; sccb_dri:u_sccb_dri|clk_cnt[5]                                                                                                                                           ; sccb_dri:u_sccb_dri|clk_cnt[3]                                                                                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.352      ;
; 1.070  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8      ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdptr_g[8]                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 1.369      ;
; 1.079  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4      ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 1.378      ;
; 1.099  ; sccb_dri:u_sccb_dri|clk_cnt[5]                                                                                                                                           ; sccb_dri:u_sccb_dri|clk_cnt[6]                                                                                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.392      ;
; 1.100  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5      ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.392      ;
; 1.101  ; sccb_dri:u_sccb_dri|clk_cnt[3]                                                                                                                                           ; sccb_dri:u_sccb_dri|clk_cnt[4]                                                                                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.394      ;
; 1.108  ; sccb_dri:u_sccb_dri|clk_cnt[6]                                                                                                                                           ; sccb_dri:u_sccb_dri|clk_cnt[7]                                                                                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.401      ;
; 1.108  ; sccb_dri:u_sccb_dri|clk_cnt[0]                                                                                                                                           ; sccb_dri:u_sccb_dri|clk_cnt[1]                                                                                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.401      ;
; 1.110  ; sccb_dri:u_sccb_dri|clk_cnt[4]                                                                                                                                           ; sccb_dri:u_sccb_dri|clk_cnt[5]                                                                                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.403      ;
; 1.117  ; vga_dri:u_vga_dri|cnt_h[1]                                                                                                                                               ; vga_dri:u_vga_dri|cnt_h[2]                                                                                                                                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.410      ;
; 1.117  ; vga_dri:u_vga_dri|cnt_v[7]                                                                                                                                               ; vga_dri:u_vga_dri|cnt_v[8]                                                                                                                                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.411      ;
; 1.117  ; vga_dri:u_vga_dri|cnt_h[3]                                                                                                                                               ; vga_dri:u_vga_dri|cnt_h[4]                                                                                                                                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.410      ;
; 1.119  ; sccb_dri:u_sccb_dri|clk_cnt[4]                                                                                                                                           ; sccb_dri:u_sccb_dri|clk_cnt[6]                                                                                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.412      ;
; 1.119  ; sccb_dri:u_sccb_dri|clk_cnt[2]                                                                                                                                           ; sccb_dri:u_sccb_dri|clk_cnt[4]                                                                                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.412      ;
; 1.123  ; vga_dri:u_vga_dri|cnt_v[1]                                                                                                                                               ; vga_dri:u_vga_dri|cnt_v[2]                                                                                                                                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.417      ;
; 1.124  ; vga_dri:u_vga_dri|cnt_v[3]                                                                                                                                               ; vga_dri:u_vga_dri|cnt_v[4]                                                                                                                                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.418      ;
; 1.125  ; vga_dri:u_vga_dri|cnt_h[0]                                                                                                                                               ; vga_dri:u_vga_dri|cnt_h[1]                                                                                                                                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.418      ;
; 1.125  ; vga_dri:u_vga_dri|cnt_h[2]                                                                                                                                               ; vga_dri:u_vga_dri|cnt_h[3]                                                                                                                                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.418      ;
; 1.131  ; vga_dri:u_vga_dri|cnt_v[0]                                                                                                                                               ; vga_dri:u_vga_dri|cnt_v[1]                                                                                                                                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.425      ;
; 1.132  ; vga_dri:u_vga_dri|cnt_v[5]                                                                                                                                               ; vga_dri:u_vga_dri|cnt_v[6]                                                                                                                                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.426      ;
; 1.134  ; vga_dri:u_vga_dri|cnt_v[4]                                                                                                                                               ; vga_dri:u_vga_dri|cnt_v[5]                                                                                                                                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.428      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                 ; To Node                                                                                                                                                                               ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.422 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_data:u_sdram_data|sdram_dout_r[10]                                                                                        ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.156      ;
; 0.422 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_data:u_sdram_data|sdram_dout_r[13]                                                                                        ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.156      ;
; 0.425 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_data:u_sdram_data|sdram_dout_r[14]                                                                                        ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.159      ;
; 0.431 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_data:u_sdram_data|sdram_dout_r[15]                                                                                        ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.165      ;
; 0.433 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_data:u_sdram_data|sdram_dout_r[11]                                                                                        ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.167      ;
; 0.433 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                      ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.746      ;
; 0.438 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_data:u_sdram_data|sdram_dout_r[9]                                                                                         ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.172      ;
; 0.448 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_data:u_sdram_data|sdram_dout_r[12]                                                                                        ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.182      ;
; 0.449 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_data:u_sdram_data|sdram_dout_r[0]                                                                                         ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.182      ;
; 0.452 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|rw_bank_flag                                                                                                                      ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|rw_bank_flag                                                                                                                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|sw_bank_en                                                                                                                        ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|sw_bank_en                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                      ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                                                           ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                                                           ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2]                                                                                           ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2]                                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[0]                                                                                           ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[0]                                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                                                             ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                          ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[0]                                                                                            ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[0]                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.456 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|wrptr_g[4]                                                   ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.183      ;
; 0.465 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                                                           ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                          ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.468 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|wrptr_g[0]                                                   ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.195      ;
; 0.483 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]                  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.777      ;
; 0.483 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[0]  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[0]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.777      ;
; 0.501 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|wrptr_g[5]                                                   ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.229      ;
; 0.501 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|read_valid_r1                                                                                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|read_valid_r2                                                                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.504 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[9]    ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[9]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.796      ;
; 0.515 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|wrptr_g[5]                                                   ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.476      ; 1.245      ;
; 0.526 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                          ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.819      ;
; 0.543 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|wrptr_g[4]                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.835      ;
; 0.549 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|wrptr_g[8]                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.842      ;
; 0.567 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|wrptr_g[2]                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.859      ;
; 0.575 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 1.224      ;
; 0.586 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 1.235      ;
; 0.626 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]                  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.919      ;
; 0.638 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[10] ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[8]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.932      ;
; 0.639 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[10]   ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[8]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.931      ;
; 0.640 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[9]  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[9]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.934      ;
; 0.641 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[3]    ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[2]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.934      ;
; 0.641 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[3]    ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[3]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.934      ;
; 0.657 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[6]  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[5]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.951      ;
; 0.668 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.960      ;
; 0.669 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|wrptr_g[0]                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.961      ;
; 0.688 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                                                           ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.981      ;
; 0.695 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[14]                                                                                           ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[14]                                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.988      ;
; 0.697 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                      ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.990      ;
; 0.706 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[2]  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[2]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 1.002      ;
; 0.715 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                      ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|wrptr_g[10]                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.008      ;
; 0.715 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.007      ;
; 0.719 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[8]    ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[8]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.012      ;
; 0.719 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.013      ;
; 0.719 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.013      ;
; 0.740 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|wrptr_g[1]                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.032      ;
; 0.744 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]                  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.037      ;
; 0.744 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.036      ;
; 0.745 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[5]                                                                                          ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[5]                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.038      ;
; 0.745 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[2]                                                                                            ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[2]                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.038      ;
; 0.747 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|wrptr_g[7]                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[7]                                                                                          ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[7]                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[6]                                                                                          ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[6]                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.040      ;
; 0.748 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|wr_ack_r2                                                                                                                         ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|sdram_wr_addr[16]                                                                                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.042      ;
; 0.748 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|wr_ack_r2                                                                                                                         ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|sdram_wr_addr[17]                                                                                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.042      ;
; 0.748 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[4]                                                                                          ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[4]                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.041      ;
; 0.749 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|wr_ack_r2                                                                                                                         ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|sdram_wr_addr[14]                                                                                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.043      ;
; 0.749 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|wr_ack_r2                                                                                                                         ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|sdram_wr_addr[15]                                                                                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.043      ;
; 0.749 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[8]  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[8]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.043      ;
; 0.750 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|wr_ack_r2                                                                                                                         ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|sdram_wr_addr[10]                                                                                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.044      ;
; 0.751 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[2]    ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[2]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.044      ;
; 0.751 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|wr_ack_r2                                                                                                                         ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|sdram_wr_addr[9]                                                                                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.045      ;
; 0.751 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[1]                                                                                          ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[1]                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.044      ;
; 0.751 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[3]                                                                                          ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[3]                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.044      ;
; 0.753 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|wr_ack_r2                                                                                                                         ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|sdram_wr_addr[18]                                                                                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.047      ;
; 0.753 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|wr_ack_r2                                                                                                                         ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|sdram_wr_addr[22]                                                                                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.047      ;
; 0.753 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[10] ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[9]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.047      ;
; 0.754 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|wr_ack_r2                                                                                                                         ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|sdram_wr_addr[13]                                                                                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.048      ;
; 0.754 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|wr_ack_r2                                                                                                                         ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|sdram_wr_addr[19]                                                                                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.048      ;
; 0.754 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[2]                                                                                          ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[2]                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.047      ;
; 0.754 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[13]                                                                                           ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[13]                                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.047      ;
; 0.755 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|wr_ack_r2                                                                                                                         ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|sdram_wr_addr[11]                                                                                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.049      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'sys_clk'                                                                                                                                     ;
+-------+----------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.435 ; mode_selector:u_mode_selector|sobel_grade[2] ; mode_selector:u_mode_selector|sobel_grade[2] ; sys_clk      ; sys_clk     ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; mode_selector:u_mode_selector|sobel_grade[1] ; mode_selector:u_mode_selector|sobel_grade[1] ; sys_clk      ; sys_clk     ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; mode_selector:u_mode_selector|sobel_grade[0] ; mode_selector:u_mode_selector|sobel_grade[0] ; sys_clk      ; sys_clk     ; 0.000        ; 0.099      ; 0.746      ;
; 0.452 ; mode_selector:u_mode_selector|disp_cnt[1]    ; mode_selector:u_mode_selector|disp_cnt[1]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.746      ;
; 0.454 ; mode_selector:u_mode_selector|proc_cnt[2]    ; mode_selector:u_mode_selector|proc_cnt[2]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; mode_selector:u_mode_selector|proc_cnt[1]    ; mode_selector:u_mode_selector|proc_cnt[1]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; mode_selector:u_mode_selector|proc_cnt[3]    ; mode_selector:u_mode_selector|proc_cnt[3]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 0.746      ;
; 0.464 ; mode_selector:u_mode_selector|disp_cnt[2]    ; mode_selector:u_mode_selector|disp_cnt[2]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.758      ;
; 0.464 ; mode_selector:u_mode_selector|disp_cnt[0]    ; mode_selector:u_mode_selector|disp_cnt[0]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.758      ;
; 0.466 ; mode_selector:u_mode_selector|proc_cnt[0]    ; mode_selector:u_mode_selector|proc_cnt[0]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 0.758      ;
; 0.492 ; key:u_key|delay_cnt[19]                      ; key:u_key|delay_cnt[19]                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.785      ;
; 0.508 ; key:u_key|key_data_r[0]                      ; key:u_key|key_value[0]                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.801      ;
; 0.510 ; key:u_key|key_data_r[1]                      ; key:u_key|key_value[1]                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.803      ;
; 0.542 ; mode_selector:u_mode_selector|disp_cnt[0]    ; mode_selector:u_mode_selector|disp_cnt[1]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.836      ;
; 0.556 ; mode_selector:u_mode_selector|disp_cnt[1]    ; mode_selector:u_mode_selector|disp_cnt[2]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.850      ;
; 0.709 ; key:u_key|key_data_r[2]                      ; key:u_key|key_value[2]                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.002      ;
; 0.724 ; mode_selector:u_mode_selector|proc_cnt[3]    ; mode_selector:u_mode_selector|proc_cnt[2]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 1.016      ;
; 0.728 ; mode_selector:u_mode_selector|proc_cnt[3]    ; mode_selector:u_mode_selector|proc_cnt[1]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 1.020      ;
; 0.743 ; key:u_key|delay_cnt[7]                       ; key:u_key|delay_cnt[7]                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.036      ;
; 0.744 ; key:u_key|delay_cnt[13]                      ; key:u_key|delay_cnt[13]                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.037      ;
; 0.744 ; key:u_key|delay_cnt[11]                      ; key:u_key|delay_cnt[11]                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.037      ;
; 0.746 ; key:u_key|delay_cnt[12]                      ; key:u_key|delay_cnt[12]                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.039      ;
; 0.746 ; key:u_key|delay_cnt[10]                      ; key:u_key|delay_cnt[10]                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.039      ;
; 0.746 ; key:u_key|delay_cnt[1]                       ; key:u_key|delay_cnt[1]                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.039      ;
; 0.747 ; key:u_key|delay_cnt[17]                      ; key:u_key|delay_cnt[17]                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; key:u_key|delay_cnt[16]                      ; key:u_key|delay_cnt[16]                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.040      ;
; 0.748 ; key:u_key|delay_cnt[2]                       ; key:u_key|delay_cnt[2]                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.041      ;
; 0.748 ; key:u_key|delay_cnt[4]                       ; key:u_key|delay_cnt[4]                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.041      ;
; 0.750 ; key:u_key|delay_cnt[18]                      ; key:u_key|delay_cnt[18]                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.043      ;
; 0.753 ; key:u_key|delay_cnt[15]                      ; key:u_key|delay_cnt[15]                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.046      ;
; 0.755 ; key:u_key|delay_cnt[14]                      ; key:u_key|delay_cnt[14]                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.048      ;
; 0.760 ; key:u_key|delay_cnt[9]                       ; key:u_key|delay_cnt[9]                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.053      ;
; 0.761 ; key:u_key|delay_cnt[5]                       ; key:u_key|delay_cnt[5]                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.054      ;
; 0.763 ; key:u_key|delay_cnt[3]                       ; key:u_key|delay_cnt[3]                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.056      ;
; 0.794 ; mode_selector:u_mode_selector|disp_cnt[0]    ; mode_selector:u_mode_selector|disp_cnt[2]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 1.088      ;
; 0.941 ; key:u_key|delay_cnt[8]                       ; key:u_key|delay_cnt[8]                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.234      ;
; 0.949 ; key:u_key|delay_cnt[6]                       ; key:u_key|delay_cnt[6]                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.242      ;
; 0.949 ; mode_selector:u_mode_selector|proc_cnt[2]    ; mode_selector:u_mode_selector|proc_cnt[3]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 1.241      ;
; 0.950 ; mode_selector:u_mode_selector|sobel_grade[0] ; mode_selector:u_mode_selector|sobel_grade[2] ; sys_clk      ; sys_clk     ; 0.000        ; 0.099      ; 1.261      ;
; 0.973 ; key:u_key|delay_cnt[0]                       ; key:u_key|delay_cnt[0]                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.266      ;
; 0.977 ; mode_selector:u_mode_selector|proc_cnt[2]    ; mode_selector:u_mode_selector|proc_cnt[0]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 1.269      ;
; 0.988 ; mode_selector:u_mode_selector|sobel_grade[1] ; mode_selector:u_mode_selector|sobel_grade[2] ; sys_clk      ; sys_clk     ; 0.000        ; 0.099      ; 1.299      ;
; 1.013 ; mode_selector:u_mode_selector|proc_cnt[3]    ; mode_selector:u_mode_selector|proc_cnt[0]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.080      ; 1.305      ;
; 1.039 ; mode_selector:u_mode_selector|disp_cnt[2]    ; mode_selector:u_mode_selector|disp_cnt[1]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 1.333      ;
; 1.041 ; mode_selector:u_mode_selector|disp_cnt[2]    ; mode_selector:u_mode_selector|disp_cnt[0]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 1.335      ;
; 1.053 ; key:u_key|delay_cnt[18]                      ; key:u_key|key_flag                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.346      ;
; 1.098 ; key:u_key|delay_cnt[11]                      ; key:u_key|delay_cnt[12]                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.391      ;
; 1.098 ; key:u_key|delay_cnt[7]                       ; key:u_key|delay_cnt[8]                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.391      ;
; 1.099 ; key:u_key|delay_cnt[13]                      ; key:u_key|delay_cnt[14]                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.392      ;
; 1.100 ; key:u_key|delay_cnt[1]                       ; key:u_key|delay_cnt[2]                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.393      ;
; 1.101 ; key:u_key|delay_cnt[9]                       ; key:u_key|delay_cnt[10]                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.095      ; 1.408      ;
; 1.101 ; key:u_key|delay_cnt[17]                      ; key:u_key|delay_cnt[18]                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.394      ;
; 1.107 ; key:u_key|delay_cnt[12]                      ; key:u_key|delay_cnt[13]                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.400      ;
; 1.107 ; key:u_key|delay_cnt[10]                      ; key:u_key|delay_cnt[11]                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.400      ;
; 1.108 ; key:u_key|delay_cnt[15]                      ; key:u_key|delay_cnt[16]                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.401      ;
; 1.108 ; key:u_key|delay_cnt[16]                      ; key:u_key|delay_cnt[17]                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.401      ;
; 1.109 ; key:u_key|delay_cnt[4]                       ; key:u_key|delay_cnt[5]                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.402      ;
; 1.109 ; key:u_key|delay_cnt[2]                       ; key:u_key|delay_cnt[3]                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.402      ;
; 1.111 ; key:u_key|delay_cnt[18]                      ; key:u_key|delay_cnt[19]                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.404      ;
; 1.116 ; key:u_key|delay_cnt[14]                      ; key:u_key|delay_cnt[15]                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.409      ;
; 1.116 ; key:u_key|delay_cnt[5]                       ; key:u_key|delay_cnt[6]                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.409      ;
; 1.116 ; key:u_key|delay_cnt[10]                      ; key:u_key|delay_cnt[12]                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.409      ;
; 1.116 ; key:u_key|delay_cnt[12]                      ; key:u_key|delay_cnt[14]                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.409      ;
; 1.117 ; key:u_key|delay_cnt[3]                       ; key:u_key|delay_cnt[4]                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.410      ;
; 1.117 ; key:u_key|delay_cnt[16]                      ; key:u_key|delay_cnt[18]                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.410      ;
; 1.118 ; key:u_key|delay_cnt[4]                       ; key:u_key|delay_cnt[6]                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.411      ;
; 1.118 ; key:u_key|delay_cnt[2]                       ; key:u_key|delay_cnt[4]                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.411      ;
; 1.125 ; key:u_key|delay_cnt[14]                      ; key:u_key|delay_cnt[16]                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.418      ;
; 1.169 ; key:u_key|delay_cnt[10]                      ; key:u_key|key_flag                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.462      ;
; 1.193 ; key:u_key|delay_cnt[17]                      ; key:u_key|key_flag                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.486      ;
; 1.215 ; mode_selector:u_mode_selector|sobel_grade[0] ; mode_selector:u_mode_selector|sobel_grade[1] ; sys_clk      ; sys_clk     ; 0.000        ; 0.099      ; 1.526      ;
; 1.224 ; key:u_key|delay_cnt[7]                       ; key:u_key|delay_cnt[10]                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.095      ; 1.531      ;
; 1.229 ; key:u_key|delay_cnt[7]                       ; key:u_key|delay_cnt[9]                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.522      ;
; 1.229 ; key:u_key|delay_cnt[11]                      ; key:u_key|delay_cnt[13]                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.522      ;
; 1.230 ; key:u_key|delay_cnt[13]                      ; key:u_key|delay_cnt[15]                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.523      ;
; 1.231 ; key:u_key|delay_cnt[1]                       ; key:u_key|delay_cnt[3]                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.524      ;
; 1.232 ; key:u_key|delay_cnt[9]                       ; key:u_key|delay_cnt[11]                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.095      ; 1.539      ;
; 1.232 ; key:u_key|delay_cnt[17]                      ; key:u_key|delay_cnt[19]                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.525      ;
; 1.238 ; key:u_key|delay_cnt[11]                      ; key:u_key|delay_cnt[14]                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.531      ;
; 1.239 ; key:u_key|delay_cnt[15]                      ; key:u_key|delay_cnt[17]                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.532      ;
; 1.239 ; key:u_key|delay_cnt[13]                      ; key:u_key|delay_cnt[16]                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.532      ;
; 1.240 ; key:u_key|delay_cnt[1]                       ; key:u_key|delay_cnt[4]                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.533      ;
; 1.241 ; key:u_key|delay_cnt[9]                       ; key:u_key|delay_cnt[12]                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.095      ; 1.548      ;
; 1.247 ; key:u_key|delay_cnt[5]                       ; key:u_key|delay_cnt[7]                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.540      ;
; 1.247 ; key:u_key|delay_cnt[10]                      ; key:u_key|delay_cnt[13]                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.540      ;
; 1.247 ; key:u_key|delay_cnt[12]                      ; key:u_key|delay_cnt[15]                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.540      ;
; 1.248 ; key:u_key|delay_cnt[3]                       ; key:u_key|delay_cnt[5]                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.541      ;
; 1.248 ; key:u_key|delay_cnt[15]                      ; key:u_key|delay_cnt[18]                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.541      ;
; 1.248 ; key:u_key|delay_cnt[16]                      ; key:u_key|delay_cnt[19]                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.541      ;
; 1.249 ; key:u_key|delay_cnt[4]                       ; key:u_key|delay_cnt[7]                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.542      ;
; 1.249 ; key:u_key|delay_cnt[2]                       ; key:u_key|delay_cnt[5]                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.542      ;
; 1.256 ; key:u_key|delay_cnt[5]                       ; key:u_key|delay_cnt[8]                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.549      ;
; 1.256 ; key:u_key|delay_cnt[10]                      ; key:u_key|delay_cnt[14]                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.549      ;
; 1.256 ; key:u_key|delay_cnt[14]                      ; key:u_key|delay_cnt[17]                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.549      ;
; 1.256 ; key:u_key|delay_cnt[12]                      ; key:u_key|delay_cnt[16]                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.549      ;
; 1.257 ; key:u_key|delay_cnt[3]                       ; key:u_key|delay_cnt[6]                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.550      ;
; 1.258 ; key:u_key|delay_cnt[4]                       ; key:u_key|delay_cnt[8]                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.551      ;
; 1.258 ; key:u_key|delay_cnt[2]                       ; key:u_key|delay_cnt[6]                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.551      ;
; 1.265 ; key:u_key|delay_cnt[14]                      ; key:u_key|delay_cnt[18]                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.558      ;
; 1.282 ; key:u_key|delay_cnt[8]                       ; key:u_key|delay_cnt[9]                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.575      ;
+-------+----------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'cam_pclk'                                                                                                                                                                                                                                      ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                       ; To Node                                               ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; -1.201 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_done                                                     ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; sccb_dri:u_sccb_dri|dri_clk                           ; cam_pclk    ; 1.000        ; 0.797      ; 2.989      ;
; -1.201 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_done                                                     ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; sccb_dri:u_sccb_dri|dri_clk                           ; cam_pclk    ; 1.000        ; 0.797      ; 2.989      ;
; -1.201 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_done                                                     ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; sccb_dri:u_sccb_dri|dri_clk                           ; cam_pclk    ; 1.000        ; 0.797      ; 2.989      ;
; -1.201 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_done                                                     ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; sccb_dri:u_sccb_dri|dri_clk                           ; cam_pclk    ; 1.000        ; 0.797      ; 2.989      ;
; -1.161 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_done                                                     ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; sccb_dri:u_sccb_dri|dri_clk                           ; cam_pclk    ; 1.000        ; 0.837      ; 2.989      ;
; -1.161 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_done                                                     ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; sccb_dri:u_sccb_dri|dri_clk                           ; cam_pclk    ; 1.000        ; 0.837      ; 2.989      ;
; -1.161 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_done                                                     ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; sccb_dri:u_sccb_dri|dri_clk                           ; cam_pclk    ; 1.000        ; 0.837      ; 2.989      ;
; -1.161 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_done                                                     ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; sccb_dri:u_sccb_dri|dri_clk                           ; cam_pclk    ; 1.000        ; 0.837      ; 2.989      ;
; -1.161 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_done                                                     ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; sccb_dri:u_sccb_dri|dri_clk                           ; cam_pclk    ; 1.000        ; 0.837      ; 2.989      ;
; -1.161 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_done                                                     ; cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; sccb_dri:u_sccb_dri|dri_clk                           ; cam_pclk    ; 1.000        ; 0.837      ; 2.989      ;
; -1.161 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_done                                                     ; cmos_capture_data:u_cmos_capture_data|cam_href_d0     ; sccb_dri:u_sccb_dri|dri_clk                           ; cam_pclk    ; 1.000        ; 0.837      ; 2.989      ;
; -1.161 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_done                                                     ; cmos_capture_data:u_cmos_capture_data|cam_href_d1     ; sccb_dri:u_sccb_dri|dri_clk                           ; cam_pclk    ; 1.000        ; 0.837      ; 2.989      ;
; -1.161 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_done                                                     ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; sccb_dri:u_sccb_dri|dri_clk                           ; cam_pclk    ; 1.000        ; 0.837      ; 2.989      ;
; -1.161 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_done                                                     ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; sccb_dri:u_sccb_dri|dri_clk                           ; cam_pclk    ; 1.000        ; 0.837      ; 2.989      ;
; -1.161 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_done                                                     ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; sccb_dri:u_sccb_dri|dri_clk                           ; cam_pclk    ; 1.000        ; 0.837      ; 2.989      ;
; -1.161 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_done                                                     ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; sccb_dri:u_sccb_dri|dri_clk                           ; cam_pclk    ; 1.000        ; 0.837      ; 2.989      ;
; -1.095 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_done                                                     ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; sccb_dri:u_sccb_dri|dri_clk                           ; cam_pclk    ; 1.000        ; 0.559      ; 2.645      ;
; -1.095 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_done                                                     ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; sccb_dri:u_sccb_dri|dri_clk                           ; cam_pclk    ; 1.000        ; 0.559      ; 2.645      ;
; -1.095 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_done                                                     ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; sccb_dri:u_sccb_dri|dri_clk                           ; cam_pclk    ; 1.000        ; 0.559      ; 2.645      ;
; -1.059 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_done                                                     ; cmos_capture_data:u_cmos_capture_data|byte_flag       ; sccb_dri:u_sccb_dri|dri_clk                           ; cam_pclk    ; 1.000        ; 0.598      ; 2.648      ;
; -1.040 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_done                                                     ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; sccb_dri:u_sccb_dri|dri_clk                           ; cam_pclk    ; 1.000        ; 0.614      ; 2.645      ;
; -0.980 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_done                                                     ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; sccb_dri:u_sccb_dri|dri_clk                           ; cam_pclk    ; 1.000        ; 0.777      ; 2.748      ;
; -0.952 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_done                                                     ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; sccb_dri:u_sccb_dri|dri_clk                           ; cam_pclk    ; 1.000        ; 0.684      ; 2.627      ;
; -0.952 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_done                                                     ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; sccb_dri:u_sccb_dri|dri_clk                           ; cam_pclk    ; 1.000        ; 0.684      ; 2.627      ;
; -0.952 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_done                                                     ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; sccb_dri:u_sccb_dri|dri_clk                           ; cam_pclk    ; 1.000        ; 0.684      ; 2.627      ;
; -0.952 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_done                                                     ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; sccb_dri:u_sccb_dri|dri_clk                           ; cam_pclk    ; 1.000        ; 0.684      ; 2.627      ;
; -0.952 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_done                                                     ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; sccb_dri:u_sccb_dri|dri_clk                           ; cam_pclk    ; 1.000        ; 0.684      ; 2.627      ;
; -0.952 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_done                                                     ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; sccb_dri:u_sccb_dri|dri_clk                           ; cam_pclk    ; 1.000        ; 0.684      ; 2.627      ;
; -0.952 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_done                                                     ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; sccb_dri:u_sccb_dri|dri_clk                           ; cam_pclk    ; 1.000        ; 0.684      ; 2.627      ;
; -0.940 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_done                                                     ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; sccb_dri:u_sccb_dri|dri_clk                           ; cam_pclk    ; 1.000        ; 0.817      ; 2.748      ;
; -0.912 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_done                                                     ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; sccb_dri:u_sccb_dri|dri_clk                           ; cam_pclk    ; 1.000        ; 0.724      ; 2.627      ;
; -0.912 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_done                                                     ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; sccb_dri:u_sccb_dri|dri_clk                           ; cam_pclk    ; 1.000        ; 0.724      ; 2.627      ;
; -0.912 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_done                                                     ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; sccb_dri:u_sccb_dri|dri_clk                           ; cam_pclk    ; 1.000        ; 0.724      ; 2.627      ;
; -0.912 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_done                                                     ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; sccb_dri:u_sccb_dri|dri_clk                           ; cam_pclk    ; 1.000        ; 0.724      ; 2.627      ;
; -0.876 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_done                                                     ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; sccb_dri:u_sccb_dri|dri_clk                           ; cam_pclk    ; 1.000        ; 0.781      ; 2.648      ;
; -0.454 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.812      ; 4.177      ;
; -0.454 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.812      ; 4.177      ;
; -0.454 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.812      ; 4.177      ;
; -0.454 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.812      ; 4.177      ;
; -0.414 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.852      ; 4.177      ;
; -0.414 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.852      ; 4.177      ;
; -0.414 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.852      ; 4.177      ;
; -0.414 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.852      ; 4.177      ;
; -0.414 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.852      ; 4.177      ;
; -0.414 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.852      ; 4.177      ;
; -0.414 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_href_d0     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.852      ; 4.177      ;
; -0.414 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_href_d1     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.852      ; 4.177      ;
; -0.414 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.852      ; 4.177      ;
; -0.414 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.852      ; 4.177      ;
; -0.414 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.852      ; 4.177      ;
; -0.414 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.852      ; 4.177      ;
; -0.348 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.574      ; 3.833      ;
; -0.348 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.574      ; 3.833      ;
; -0.348 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.574      ; 3.833      ;
; -0.312 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.613      ; 3.836      ;
; -0.306 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.812      ; 4.029      ;
; -0.306 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.812      ; 4.029      ;
; -0.306 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.812      ; 4.029      ;
; -0.306 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.812      ; 4.029      ;
; -0.293 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.629      ; 3.833      ;
; -0.279 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.812      ; 4.002      ;
; -0.279 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.812      ; 4.002      ;
; -0.279 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.812      ; 4.002      ;
; -0.279 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.812      ; 4.002      ;
; -0.266 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.852      ; 4.029      ;
; -0.266 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.852      ; 4.029      ;
; -0.266 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.852      ; 4.029      ;
; -0.266 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.852      ; 4.029      ;
; -0.266 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.852      ; 4.029      ;
; -0.266 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.852      ; 4.029      ;
; -0.266 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_href_d0     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.852      ; 4.029      ;
; -0.266 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_href_d1     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.852      ; 4.029      ;
; -0.266 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.852      ; 4.029      ;
; -0.266 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.852      ; 4.029      ;
; -0.266 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.852      ; 4.029      ;
; -0.266 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.852      ; 4.029      ;
; -0.239 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.852      ; 4.002      ;
; -0.239 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.852      ; 4.002      ;
; -0.239 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.852      ; 4.002      ;
; -0.239 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.852      ; 4.002      ;
; -0.239 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.852      ; 4.002      ;
; -0.239 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.852      ; 4.002      ;
; -0.239 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_href_d0     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.852      ; 4.002      ;
; -0.239 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_href_d1     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.852      ; 4.002      ;
; -0.239 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.852      ; 4.002      ;
; -0.239 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.852      ; 4.002      ;
; -0.239 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.852      ; 4.002      ;
; -0.239 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.852      ; 4.002      ;
; -0.233 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.792      ; 3.936      ;
; -0.205 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.699      ; 3.815      ;
; -0.205 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.699      ; 3.815      ;
; -0.205 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.699      ; 3.815      ;
; -0.205 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.699      ; 3.815      ;
; -0.205 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.699      ; 3.815      ;
; -0.205 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.699      ; 3.815      ;
; -0.205 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.699      ; 3.815      ;
; -0.200 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.574      ; 3.685      ;
; -0.200 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.574      ; 3.685      ;
; -0.200 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.574      ; 3.685      ;
; -0.193 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.832      ; 3.936      ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'cam_pclk'                                                                                                                                                                                                                                       ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                       ; To Node                                               ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; -0.196 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.355      ; 3.451      ;
; -0.146 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.296      ; 3.442      ;
; -0.146 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.296      ; 3.442      ;
; -0.146 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.296      ; 3.442      ;
; -0.146 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.296      ; 3.442      ;
; -0.139 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.355      ; 3.508      ;
; -0.124 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.392      ; 3.560      ;
; -0.104 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.254      ; 3.442      ;
; -0.104 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.254      ; 3.442      ;
; -0.104 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.254      ; 3.442      ;
; -0.104 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.254      ; 3.442      ;
; -0.104 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.254      ; 3.442      ;
; -0.104 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.254      ; 3.442      ;
; -0.104 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.254      ; 3.442      ;
; -0.094 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.296      ; 3.494      ;
; -0.094 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.296      ; 3.494      ;
; -0.094 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.296      ; 3.494      ;
; -0.094 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.296      ; 3.494      ;
; -0.082 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.350      ; 3.560      ;
; -0.075 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.355      ; 3.572      ;
; -0.073 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.392      ; 3.611      ;
; -0.052 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.254      ; 3.494      ;
; -0.052 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.254      ; 3.494      ;
; -0.052 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.254      ; 3.494      ;
; -0.052 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.254      ; 3.494      ;
; -0.052 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.254      ; 3.494      ;
; -0.052 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.254      ; 3.494      ;
; -0.052 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.254      ; 3.494      ;
; -0.034 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.181      ; 3.439      ;
; -0.031 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.350      ; 3.611      ;
; -0.025 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.296      ; 3.563      ;
; -0.025 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.296      ; 3.563      ;
; -0.025 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.296      ; 3.563      ;
; -0.025 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.296      ; 3.563      ;
; -0.006 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.165      ; 3.451      ;
; -0.003 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.392      ; 3.681      ;
; 0.017  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.254      ; 3.563      ;
; 0.017  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.254      ; 3.563      ;
; 0.017  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.254      ; 3.563      ;
; 0.017  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.254      ; 3.563      ;
; 0.017  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.254      ; 3.563      ;
; 0.017  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.254      ; 3.563      ;
; 0.017  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.254      ; 3.563      ;
; 0.023  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.124      ; 3.439      ;
; 0.023  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.124      ; 3.439      ;
; 0.023  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.124      ; 3.439      ;
; 0.023  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.181      ; 3.496      ;
; 0.024  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.413      ; 3.729      ;
; 0.024  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.413      ; 3.729      ;
; 0.024  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.413      ; 3.729      ;
; 0.024  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.413      ; 3.729      ;
; 0.024  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.413      ; 3.729      ;
; 0.024  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.413      ; 3.729      ;
; 0.024  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_href_d0     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.413      ; 3.729      ;
; 0.024  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_href_d1     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.413      ; 3.729      ;
; 0.024  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.413      ; 3.729      ;
; 0.024  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.413      ; 3.729      ;
; 0.024  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.413      ; 3.729      ;
; 0.024  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.413      ; 3.729      ;
; 0.039  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.350      ; 3.681      ;
; 0.051  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.165      ; 3.508      ;
; 0.065  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.372      ; 3.729      ;
; 0.065  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.372      ; 3.729      ;
; 0.065  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.372      ; 3.729      ;
; 0.065  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.372      ; 3.729      ;
; 0.080  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.124      ; 3.496      ;
; 0.080  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.124      ; 3.496      ;
; 0.080  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.124      ; 3.496      ;
; 0.081  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.413      ; 3.786      ;
; 0.081  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.413      ; 3.786      ;
; 0.081  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.413      ; 3.786      ;
; 0.081  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.413      ; 3.786      ;
; 0.081  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.413      ; 3.786      ;
; 0.081  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.413      ; 3.786      ;
; 0.081  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_href_d0     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.413      ; 3.786      ;
; 0.081  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_href_d1     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.413      ; 3.786      ;
; 0.081  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.413      ; 3.786      ;
; 0.081  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.413      ; 3.786      ;
; 0.081  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.413      ; 3.786      ;
; 0.081  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.413      ; 3.786      ;
; 0.087  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.181      ; 3.560      ;
; 0.115  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.165      ; 3.572      ;
; 0.122  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.372      ; 3.786      ;
; 0.122  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.372      ; 3.786      ;
; 0.122  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.372      ; 3.786      ;
; 0.122  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.372      ; 3.786      ;
; 0.144  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.124      ; 3.560      ;
; 0.144  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.124      ; 3.560      ;
; 0.144  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.124      ; 3.560      ;
; 0.145  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.413      ; 3.850      ;
; 0.145  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.413      ; 3.850      ;
; 0.145  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.413      ; 3.850      ;
; 0.145  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.413      ; 3.850      ;
; 0.145  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.413      ; 3.850      ;
; 0.145  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.413      ; 3.850      ;
; 0.145  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_href_d0     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.413      ; 3.850      ;
; 0.145  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_href_d1     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.413      ; 3.850      ;
; 0.145  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.413      ; 3.850      ;
; 0.145  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.413      ; 3.850      ;
; 0.145  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.413      ; 3.850      ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'cam_pclk'                                                                                                                                                                                                                                                                                                                            ;
+--------+--------------+----------------+------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock    ; Clock Edge ; Target                                                                                                                                                                                                                                                                                             ;
+--------+--------------+----------------+------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|d_s_ram_1024x1:u_d_s_ram_1024x1_1|altsyncram:altsyncram_component|altsyncram_vgn1:auto_generated|q_b[0]                                        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|d_s_ram_1024x1:u_d_s_ram_1024x1_1|altsyncram:altsyncram_component|altsyncram_vgn1:auto_generated|ram_block1a0~porta_address_reg0               ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|d_s_ram_1024x1:u_d_s_ram_1024x1_1|altsyncram:altsyncram_component|altsyncram_vgn1:auto_generated|ram_block1a0~porta_datain_reg0                ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|d_s_ram_1024x1:u_d_s_ram_1024x1_1|altsyncram:altsyncram_component|altsyncram_vgn1:auto_generated|ram_block1a0~porta_we_reg                     ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|d_s_ram_1024x1:u_d_s_ram_1024x1_1|altsyncram:altsyncram_component|altsyncram_vgn1:auto_generated|ram_block1a0~portb_address_reg0               ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|d_s_ram_1024x1:u_d_s_ram_1024x1_2|altsyncram:altsyncram_component|altsyncram_vgn1:auto_generated|q_b[0]                                        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|d_s_ram_1024x1:u_d_s_ram_1024x1_2|altsyncram:altsyncram_component|altsyncram_vgn1:auto_generated|ram_block1a0~porta_address_reg0               ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|d_s_ram_1024x1:u_d_s_ram_1024x1_2|altsyncram:altsyncram_component|altsyncram_vgn1:auto_generated|ram_block1a0~porta_datain_reg0                ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|d_s_ram_1024x1:u_d_s_ram_1024x1_2|altsyncram:altsyncram_component|altsyncram_vgn1:auto_generated|ram_block1a0~porta_we_reg                     ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|d_s_ram_1024x1:u_d_s_ram_1024x1_2|altsyncram:altsyncram_component|altsyncram_vgn1:auto_generated|ram_block1a0~portb_address_reg0               ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Erosion:u_Erosion|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|d_s_ram_1024x1:u_d_s_ram_1024x1_1|altsyncram:altsyncram_component|altsyncram_vgn1:auto_generated|q_b[0]                                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Erosion:u_Erosion|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|d_s_ram_1024x1:u_d_s_ram_1024x1_1|altsyncram:altsyncram_component|altsyncram_vgn1:auto_generated|ram_block1a0~porta_address_reg0                 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Erosion:u_Erosion|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|d_s_ram_1024x1:u_d_s_ram_1024x1_1|altsyncram:altsyncram_component|altsyncram_vgn1:auto_generated|ram_block1a0~porta_datain_reg0                  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Erosion:u_Erosion|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|d_s_ram_1024x1:u_d_s_ram_1024x1_1|altsyncram:altsyncram_component|altsyncram_vgn1:auto_generated|ram_block1a0~porta_we_reg                       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Erosion:u_Erosion|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|d_s_ram_1024x1:u_d_s_ram_1024x1_1|altsyncram:altsyncram_component|altsyncram_vgn1:auto_generated|ram_block1a0~portb_address_reg0                 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Erosion:u_Erosion|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|d_s_ram_1024x1:u_d_s_ram_1024x1_2|altsyncram:altsyncram_component|altsyncram_vgn1:auto_generated|q_b[0]                                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Erosion:u_Erosion|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|d_s_ram_1024x1:u_d_s_ram_1024x1_2|altsyncram:altsyncram_component|altsyncram_vgn1:auto_generated|ram_block1a0~porta_address_reg0                 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Erosion:u_Erosion|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|d_s_ram_1024x1:u_d_s_ram_1024x1_2|altsyncram:altsyncram_component|altsyncram_vgn1:auto_generated|ram_block1a0~porta_datain_reg0                  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Erosion:u_Erosion|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|d_s_ram_1024x1:u_d_s_ram_1024x1_2|altsyncram:altsyncram_component|altsyncram_vgn1:auto_generated|ram_block1a0~porta_we_reg                       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Erosion:u_Erosion|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|d_s_ram_1024x1:u_d_s_ram_1024x1_2|altsyncram:altsyncram_component|altsyncram_vgn1:auto_generated|ram_block1a0~portb_address_reg0                 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|d_s_ram_1024x8:u_d_s_ram_1024x8_1|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|q_b[0]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|d_s_ram_1024x8:u_d_s_ram_1024x8_1|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|q_b[1]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|d_s_ram_1024x8:u_d_s_ram_1024x8_1|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|q_b[2]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|d_s_ram_1024x8:u_d_s_ram_1024x8_1|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|q_b[3]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|d_s_ram_1024x8:u_d_s_ram_1024x8_1|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|q_b[4]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|d_s_ram_1024x8:u_d_s_ram_1024x8_1|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|q_b[5]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|d_s_ram_1024x8:u_d_s_ram_1024x8_1|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|q_b[6]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|d_s_ram_1024x8:u_d_s_ram_1024x8_1|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|q_b[7]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|d_s_ram_1024x8:u_d_s_ram_1024x8_1|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|d_s_ram_1024x8:u_d_s_ram_1024x8_1|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|d_s_ram_1024x8:u_d_s_ram_1024x8_1|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|ram_block1a0~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|d_s_ram_1024x8:u_d_s_ram_1024x8_1|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|d_s_ram_1024x8:u_d_s_ram_1024x8_2|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|q_b[0]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|d_s_ram_1024x8:u_d_s_ram_1024x8_2|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|q_b[1]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|d_s_ram_1024x8:u_d_s_ram_1024x8_2|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|q_b[2]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|d_s_ram_1024x8:u_d_s_ram_1024x8_2|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|q_b[3]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|d_s_ram_1024x8:u_d_s_ram_1024x8_2|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|q_b[4]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|d_s_ram_1024x8:u_d_s_ram_1024x8_2|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|q_b[5]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|d_s_ram_1024x8:u_d_s_ram_1024x8_2|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|q_b[6]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|d_s_ram_1024x8:u_d_s_ram_1024x8_2|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|q_b[7]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|d_s_ram_1024x8:u_d_s_ram_1024x8_2|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|d_s_ram_1024x8:u_d_s_ram_1024x8_2|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|d_s_ram_1024x8:u_d_s_ram_1024x8_2|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|ram_block1a0~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|d_s_ram_1024x8:u_d_s_ram_1024x8_2|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; cam_pclk ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0                                                                                                              ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; cam_pclk ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0                                                                                                               ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; cam_pclk ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_we_reg                                                                                                                    ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; cam_pclk ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0                                                                                                              ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; cam_pclk ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0                                                                                                               ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; cam_pclk ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_we_reg                                                                                                                    ;
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; cam_pclk ; Rise       ; cam_pclk                                                                                                                                                                                                                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|clken_dly[0]                                                                                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|clken_dly[1]                                                                                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|clken_dly[2]                                                                                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|ram_rd_addr[0]                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|ram_rd_addr[1]                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|ram_rd_addr[2]                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|ram_rd_addr[3]                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|ram_rd_addr[4]                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|ram_rd_addr[5]                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|ram_rd_addr[6]                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|ram_rd_addr[7]                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|ram_rd_addr[8]                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|ram_rd_addr[9]                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|ram_rd_addr_d0[0]                                                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|ram_rd_addr_d0[1]                                                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|ram_rd_addr_d0[2]                                                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|ram_rd_addr_d0[3]                                                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|ram_rd_addr_d0[4]                                                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|ram_rd_addr_d0[5]                                                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|ram_rd_addr_d0[6]                                                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|ram_rd_addr_d0[7]                                                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|ram_rd_addr_d0[8]                                                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|ram_rd_addr_d0[9]                                                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|ram_rd_addr_d1[0]                                                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|ram_rd_addr_d1[1]                                                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|ram_rd_addr_d1[2]                                                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|ram_rd_addr_d1[3]                                                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|ram_rd_addr_d1[4]                                                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|ram_rd_addr_d1[5]                                                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|ram_rd_addr_d1[6]                                                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|ram_rd_addr_d1[7]                                                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|ram_rd_addr_d1[8]                                                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|ram_rd_addr_d1[9]                                                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|shiftin_d0                                                                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|shiftin_d1                                                                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|shiftin_d2                                                                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|taps0x_d0                                                                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|matrix_p11                                                                                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|matrix_p12                                                                                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|matrix_p13                                                                                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|matrix_p21                                                                                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|matrix_p22                                                                                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|matrix_p23                                                                                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|matrix_p31                                                                                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|matrix_p32                                                                                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|matrix_p33                                                                                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|pre_frame_hsync_r[0]                                                                                                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|pre_frame_hsync_r[1]                                                                                                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|pre_frame_valid_r[0]                                                                                                                                                                     ;
+--------+--------------+----------------+------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'sccb_dri:u_sccb_dri|dri_clk'                                                                                                                                                      ;
+--------+--------------+----------------+------------------+-----------------------------+------------+------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                       ; Clock Edge ; Target                                                                                                                 ;
+--------+--------------+----------------+------------------+-----------------------------+------------+------------------------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|altsyncram:Ram0_rtl_0|altsyncram_5i91:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|addr[0]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|addr[10]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|addr[11]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|addr[12]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|addr[13]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|addr[14]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|addr[15]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|addr[1]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|addr[2]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|addr[3]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|addr[4]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|addr[5]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|addr[6]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|addr[7]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|addr[8]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|addr[9]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|cnt[0]                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|cnt[1]                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|cnt[2]                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|cnt[3]                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|cnt[4]                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|cnt[5]                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|cnt[6]                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|data_wr[0]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|data_wr[1]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|data_wr[2]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|data_wr[3]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|data_wr[4]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|data_wr[5]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|data_wr[6]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|data_wr[7]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|fsm_c.ADDR16                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|fsm_c.ADDR8                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|fsm_c.DATA_WR                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|fsm_c.IDLE                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|fsm_c.STOP                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|fsm_c.WR_ADDR                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|scl                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|sda_dir                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|sda_out                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|st_done                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|Ram0~0                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_done                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[0]                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[1]                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[2]                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[3]                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[4]                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[5]                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[6]                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[7]                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|sccb_exec                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[0]                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[10]                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[11]                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[12]                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[13]                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[14]                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[1]                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[2]                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[3]                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[4]                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[5]                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[6]                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[7]                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[8]                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[9]                                                                    ;
; 0.170  ; 0.405        ; 0.235          ; Low Pulse Width  ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|altsyncram:Ram0_rtl_0|altsyncram_5i91:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.258  ; 0.478        ; 0.220          ; High Pulse Width ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|Ram0~0                                                                               ;
; 0.259  ; 0.479        ; 0.220          ; High Pulse Width ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|sda_out                                                                                            ;
; 0.260  ; 0.480        ; 0.220          ; High Pulse Width ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|addr[13]                                                                                           ;
; 0.272  ; 0.492        ; 0.220          ; High Pulse Width ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|addr[10]                                                                                           ;
; 0.272  ; 0.492        ; 0.220          ; High Pulse Width ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|addr[12]                                                                                           ;
; 0.272  ; 0.492        ; 0.220          ; High Pulse Width ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|addr[14]                                                                                           ;
; 0.272  ; 0.492        ; 0.220          ; High Pulse Width ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|addr[8]                                                                                            ;
; 0.272  ; 0.492        ; 0.220          ; High Pulse Width ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|data_wr[0]                                                                                         ;
; 0.272  ; 0.492        ; 0.220          ; High Pulse Width ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|data_wr[1]                                                                                         ;
; 0.272  ; 0.492        ; 0.220          ; High Pulse Width ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|data_wr[2]                                                                                         ;
; 0.272  ; 0.492        ; 0.220          ; High Pulse Width ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|data_wr[3]                                                                                         ;
; 0.272  ; 0.492        ; 0.220          ; High Pulse Width ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|data_wr[4]                                                                                         ;
; 0.272  ; 0.492        ; 0.220          ; High Pulse Width ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|data_wr[5]                                                                                         ;
; 0.272  ; 0.492        ; 0.220          ; High Pulse Width ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|data_wr[6]                                                                                         ;
; 0.272  ; 0.492        ; 0.220          ; High Pulse Width ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|data_wr[7]                                                                                         ;
; 0.273  ; 0.493        ; 0.220          ; High Pulse Width ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[10]                                                                   ;
; 0.273  ; 0.493        ; 0.220          ; High Pulse Width ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[11]                                                                   ;
; 0.273  ; 0.493        ; 0.220          ; High Pulse Width ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[12]                                                                   ;
; 0.273  ; 0.493        ; 0.220          ; High Pulse Width ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[13]                                                                   ;
; 0.273  ; 0.493        ; 0.220          ; High Pulse Width ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[14]                                                                   ;
; 0.273  ; 0.493        ; 0.220          ; High Pulse Width ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[1]                                                                    ;
; 0.273  ; 0.493        ; 0.220          ; High Pulse Width ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[2]                                                                    ;
; 0.273  ; 0.493        ; 0.220          ; High Pulse Width ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[3]                                                                    ;
; 0.273  ; 0.493        ; 0.220          ; High Pulse Width ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[4]                                                                    ;
; 0.273  ; 0.493        ; 0.220          ; High Pulse Width ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[5]                                                                    ;
; 0.273  ; 0.493        ; 0.220          ; High Pulse Width ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[6]                                                                    ;
; 0.273  ; 0.493        ; 0.220          ; High Pulse Width ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[7]                                                                    ;
; 0.273  ; 0.493        ; 0.220          ; High Pulse Width ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[8]                                                                    ;
; 0.273  ; 0.493        ; 0.220          ; High Pulse Width ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[9]                                                                    ;
; 0.274  ; 0.494        ; 0.220          ; High Pulse Width ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[0]                                                                    ;
; 0.276  ; 0.496        ; 0.220          ; High Pulse Width ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|fsm_c.IDLE                                                                                         ;
+--------+--------------+----------------+------------------+-----------------------------+------------+------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                       ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                 ; Clock Edge ; Target                                                                                                                                                                                   ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[5] ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;
; 4.706 ; 4.926        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                     ;
; 4.706 ; 4.926        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                      ;
; 4.706 ; 4.926        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                      ;
; 4.706 ; 4.926        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                      ;
; 4.706 ; 4.926        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                      ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                                             ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                                             ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                                             ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                                             ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                                             ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                                             ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                                             ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                                             ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                                             ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                                             ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[0]                                                                                         ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[10]                                                                                        ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[1]                                                                                         ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[2]                                                                                         ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[3]                                                                                         ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[4]                                                                                         ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[5]                                                                                         ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[6]                                                                                         ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[7]                                                                                         ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[8]                                                                                         ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[9]                                                                                         ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|sdram_ref_req                                                                                          ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_data:u_sdram_data|sdram_din_r[9]                                                                                         ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_data:u_sdram_data|sdram_out_en                                                                                           ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|rd_ack_r1                                                                                                                        ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[0]                                                                                           ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[10]                                                                                          ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[11]                                                                                          ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[12]                                                                                          ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[13]                                                                                          ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[14]                                                                                          ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[1]                                                                                           ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[2]                                                                                           ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[3]                                                                                           ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[4]                                                                                           ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[5]                                                                                           ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[6]                                                                                           ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[7]                                                                                           ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[8]                                                                                           ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[9]                                                                                           ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[0]   ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[1]   ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[2]   ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[3]   ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[2]                               ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[3]                               ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[3]                                                                                           ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_data:u_sdram_data|sdram_dout_r[0]                                                                                        ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_data:u_sdram_data|sdram_dout_r[10]                                                                                       ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_data:u_sdram_data|sdram_dout_r[11]                                                                                       ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_data:u_sdram_data|sdram_dout_r[12]                                                                                       ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_data:u_sdram_data|sdram_dout_r[13]                                                                                       ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_data:u_sdram_data|sdram_dout_r[14]                                                                                       ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_data:u_sdram_data|sdram_dout_r[15]                                                                                       ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_data:u_sdram_data|sdram_dout_r[1]                                                                                        ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_data:u_sdram_data|sdram_dout_r[2]                                                                                        ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_data:u_sdram_data|sdram_dout_r[3]                                                                                        ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_data:u_sdram_data|sdram_dout_r[4]                                                                                        ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_data:u_sdram_data|sdram_dout_r[5]                                                                                        ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_data:u_sdram_data|sdram_dout_r[6]                                                                                        ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_data:u_sdram_data|sdram_dout_r[7]                                                                                        ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_data:u_sdram_data|sdram_dout_r[8]                                                                                        ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_data:u_sdram_data|sdram_dout_r[9]                                                                                        ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                     ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                      ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                      ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                      ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                      ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                         ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]                 ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]                 ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[10]  ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[4]   ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[5]   ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[6]   ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[7]   ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[8]   ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[9]   ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|delayed_wrptr_g[0]                                          ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|delayed_wrptr_g[10]                                         ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|delayed_wrptr_g[1]                                          ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|delayed_wrptr_g[2]                                          ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|delayed_wrptr_g[3]                                          ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|delayed_wrptr_g[4]                                          ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|delayed_wrptr_g[5]                                          ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|delayed_wrptr_g[6]                                          ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|delayed_wrptr_g[7]                                          ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|delayed_wrptr_g[8]                                          ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|delayed_wrptr_g[9]                                          ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[0]                               ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[1]                               ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[4]                               ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'sys_clk'                                                                                              ;
+-------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                          ;
+-------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------+
; 9.765 ; 9.985        ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; mode_selector:u_mode_selector|sobel_grade[0]                    ;
; 9.765 ; 9.985        ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; mode_selector:u_mode_selector|sobel_grade[1]                    ;
; 9.765 ; 9.985        ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; mode_selector:u_mode_selector|sobel_grade[2]                    ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; key:u_key|delay_cnt[0]                                          ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; key:u_key|delay_cnt[1]                                          ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; key:u_key|delay_cnt[2]                                          ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; key:u_key|delay_cnt[3]                                          ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; key:u_key|delay_cnt[4]                                          ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; key:u_key|delay_cnt[5]                                          ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; key:u_key|delay_cnt[6]                                          ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; key:u_key|delay_cnt[7]                                          ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; key:u_key|delay_cnt[8]                                          ;
; 9.783 ; 10.003       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; key:u_key|delay_cnt[9]                                          ;
; 9.786 ; 10.006       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; mode_selector:u_mode_selector|disp_cnt[0]                       ;
; 9.786 ; 10.006       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; mode_selector:u_mode_selector|disp_cnt[1]                       ;
; 9.786 ; 10.006       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; mode_selector:u_mode_selector|disp_cnt[2]                       ;
; 9.786 ; 10.006       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; mode_selector:u_mode_selector|proc_cnt[0]                       ;
; 9.786 ; 10.006       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; mode_selector:u_mode_selector|proc_cnt[1]                       ;
; 9.786 ; 10.006       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; mode_selector:u_mode_selector|proc_cnt[2]                       ;
; 9.786 ; 10.006       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; mode_selector:u_mode_selector|proc_cnt[3]                       ;
; 9.787 ; 10.007       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; key:u_key|delay_cnt[10]                                         ;
; 9.787 ; 10.007       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; key:u_key|delay_cnt[11]                                         ;
; 9.787 ; 10.007       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; key:u_key|delay_cnt[12]                                         ;
; 9.787 ; 10.007       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; key:u_key|delay_cnt[13]                                         ;
; 9.787 ; 10.007       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; key:u_key|delay_cnt[14]                                         ;
; 9.787 ; 10.007       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; key:u_key|delay_cnt[15]                                         ;
; 9.787 ; 10.007       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; key:u_key|delay_cnt[16]                                         ;
; 9.787 ; 10.007       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; key:u_key|delay_cnt[17]                                         ;
; 9.787 ; 10.007       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; key:u_key|delay_cnt[18]                                         ;
; 9.787 ; 10.007       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; key:u_key|delay_cnt[19]                                         ;
; 9.787 ; 10.007       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; key:u_key|key_flag                                              ;
; 9.788 ; 10.008       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; key:u_key|key_data_r[0]                                         ;
; 9.788 ; 10.008       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; key:u_key|key_data_r[1]                                         ;
; 9.788 ; 10.008       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; key:u_key|key_data_r[2]                                         ;
; 9.788 ; 10.008       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; key:u_key|key_value[0]                                          ;
; 9.788 ; 10.008       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; key:u_key|key_value[1]                                          ;
; 9.788 ; 10.008       ; 0.220          ; High Pulse Width ; sys_clk ; Rise       ; key:u_key|key_value[2]                                          ;
; 9.803 ; 9.991        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; key:u_key|key_data_r[0]                                         ;
; 9.803 ; 9.991        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; key:u_key|key_data_r[1]                                         ;
; 9.803 ; 9.991        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; key:u_key|key_data_r[2]                                         ;
; 9.803 ; 9.991        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; key:u_key|key_value[0]                                          ;
; 9.803 ; 9.991        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; key:u_key|key_value[1]                                          ;
; 9.803 ; 9.991        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; key:u_key|key_value[2]                                          ;
; 9.804 ; 9.992        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; key:u_key|delay_cnt[10]                                         ;
; 9.804 ; 9.992        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; key:u_key|delay_cnt[11]                                         ;
; 9.804 ; 9.992        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; key:u_key|delay_cnt[12]                                         ;
; 9.804 ; 9.992        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; key:u_key|delay_cnt[13]                                         ;
; 9.804 ; 9.992        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; key:u_key|delay_cnt[14]                                         ;
; 9.804 ; 9.992        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; key:u_key|delay_cnt[15]                                         ;
; 9.804 ; 9.992        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; key:u_key|delay_cnt[16]                                         ;
; 9.804 ; 9.992        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; key:u_key|delay_cnt[17]                                         ;
; 9.804 ; 9.992        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; key:u_key|delay_cnt[18]                                         ;
; 9.804 ; 9.992        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; key:u_key|delay_cnt[19]                                         ;
; 9.804 ; 9.992        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; key:u_key|key_flag                                              ;
; 9.805 ; 9.993        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; mode_selector:u_mode_selector|disp_cnt[0]                       ;
; 9.805 ; 9.993        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; mode_selector:u_mode_selector|disp_cnt[1]                       ;
; 9.805 ; 9.993        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; mode_selector:u_mode_selector|disp_cnt[2]                       ;
; 9.806 ; 9.994        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; mode_selector:u_mode_selector|proc_cnt[0]                       ;
; 9.806 ; 9.994        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; mode_selector:u_mode_selector|proc_cnt[1]                       ;
; 9.806 ; 9.994        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; mode_selector:u_mode_selector|proc_cnt[2]                       ;
; 9.806 ; 9.994        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; mode_selector:u_mode_selector|proc_cnt[3]                       ;
; 9.807 ; 9.995        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; key:u_key|delay_cnt[0]                                          ;
; 9.807 ; 9.995        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; key:u_key|delay_cnt[1]                                          ;
; 9.807 ; 9.995        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; key:u_key|delay_cnt[2]                                          ;
; 9.807 ; 9.995        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; key:u_key|delay_cnt[3]                                          ;
; 9.807 ; 9.995        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; key:u_key|delay_cnt[4]                                          ;
; 9.807 ; 9.995        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; key:u_key|delay_cnt[5]                                          ;
; 9.807 ; 9.995        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; key:u_key|delay_cnt[6]                                          ;
; 9.807 ; 9.995        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; key:u_key|delay_cnt[7]                                          ;
; 9.807 ; 9.995        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; key:u_key|delay_cnt[8]                                          ;
; 9.807 ; 9.995        ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; key:u_key|delay_cnt[9]                                          ;
; 9.825 ; 10.013       ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; mode_selector:u_mode_selector|sobel_grade[0]                    ;
; 9.825 ; 10.013       ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; mode_selector:u_mode_selector|sobel_grade[1]                    ;
; 9.825 ; 10.013       ; 0.188          ; Low Pulse Width  ; sys_clk ; Rise       ; mode_selector:u_mode_selector|sobel_grade[2]                    ;
; 9.934 ; 9.934        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.934 ; 9.934        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.934 ; 9.934        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2]           ;
; 9.934 ; 9.934        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.943 ; 9.943        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_key|key_data_r[0]|clk                                         ;
; 9.943 ; 9.943        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_key|key_data_r[1]|clk                                         ;
; 9.943 ; 9.943        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_key|key_data_r[2]|clk                                         ;
; 9.943 ; 9.943        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_key|key_value[0]|clk                                          ;
; 9.943 ; 9.943        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_key|key_value[1]|clk                                          ;
; 9.943 ; 9.943        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_key|key_value[2]|clk                                          ;
; 9.944 ; 9.944        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_key|delay_cnt[10]|clk                                         ;
; 9.944 ; 9.944        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_key|delay_cnt[11]|clk                                         ;
; 9.944 ; 9.944        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_key|delay_cnt[12]|clk                                         ;
; 9.944 ; 9.944        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_key|delay_cnt[13]|clk                                         ;
; 9.944 ; 9.944        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_key|delay_cnt[14]|clk                                         ;
; 9.944 ; 9.944        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_key|delay_cnt[15]|clk                                         ;
; 9.944 ; 9.944        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_key|delay_cnt[16]|clk                                         ;
; 9.944 ; 9.944        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_key|delay_cnt[17]|clk                                         ;
; 9.944 ; 9.944        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_key|delay_cnt[18]|clk                                         ;
; 9.944 ; 9.944        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_key|delay_cnt[19]|clk                                         ;
; 9.944 ; 9.944        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_key|key_flag|clk                                              ;
; 9.945 ; 9.945        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_mode_selector|disp_cnt[0]|clk                                 ;
; 9.945 ; 9.945        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_mode_selector|disp_cnt[1]|clk                                 ;
; 9.945 ; 9.945        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_mode_selector|disp_cnt[2]|clk                                 ;
; 9.945 ; 9.945        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_mode_selector|proc_cnt[0]|clk                                 ;
; 9.945 ; 9.945        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_mode_selector|proc_cnt[1]|clk                                 ;
+-------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+-------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                 ; Clock Edge ; Target                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+-------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.717 ; 19.937       ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sccb_dri:u_sccb_dri|sccb_done                                                                                                                                                         ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sccb_dri:u_sccb_dri|clk_cnt[0]                                                                                                                                                        ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sccb_dri:u_sccb_dri|clk_cnt[1]                                                                                                                                                        ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sccb_dri:u_sccb_dri|clk_cnt[2]                                                                                                                                                        ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sccb_dri:u_sccb_dri|clk_cnt[3]                                                                                                                                                        ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sccb_dri:u_sccb_dri|clk_cnt[4]                                                                                                                                                        ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sccb_dri:u_sccb_dri|clk_cnt[5]                                                                                                                                                        ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sccb_dri:u_sccb_dri|clk_cnt[6]                                                                                                                                                        ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sccb_dri:u_sccb_dri|clk_cnt[7]                                                                                                                                                        ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sccb_dri:u_sccb_dri|dri_clk                                                                                                                                                           ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_dri:u_vga_dri|cnt_v[0]                                                                                                                                                            ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_dri:u_vga_dri|cnt_v[10]                                                                                                                                                           ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_dri:u_vga_dri|cnt_v[1]                                                                                                                                                            ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_dri:u_vga_dri|cnt_v[2]                                                                                                                                                            ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_dri:u_vga_dri|cnt_v[3]                                                                                                                                                            ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_dri:u_vga_dri|cnt_v[4]                                                                                                                                                            ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_dri:u_vga_dri|cnt_v[5]                                                                                                                                                            ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_dri:u_vga_dri|cnt_v[6]                                                                                                                                                            ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_dri:u_vga_dri|cnt_v[7]                                                                                                                                                            ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_dri:u_vga_dri|cnt_v[8]                                                                                                                                                            ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_dri:u_vga_dri|cnt_v[9]                                                                                                                                                            ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]              ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdptr_g[0]                                               ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdptr_g[1]                                               ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_disp:comb_11|pix_data[11]                                                                                                                                                         ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_disp:comb_11|pix_data[12]                                                                                                                                                         ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_disp:comb_11|pix_data[13]                                                                                                                                                         ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_disp:comb_11|pix_data[14]                                                                                                                                                         ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_disp:comb_11|pix_data[15]                                                                                                                                                         ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_disp:comb_11|pix_data[3]                                                                                                                                                          ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_disp:comb_11|pix_data[8]                                                                                                                                                          ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_disp:comb_11|pix_data[9]                                                                                                                                                          ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_dri:u_vga_dri|cnt_h[0]                                                                                                                                                            ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_dri:u_vga_dri|cnt_h[10]                                                                                                                                                           ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_dri:u_vga_dri|cnt_h[1]                                                                                                                                                            ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_dri:u_vga_dri|cnt_h[2]                                                                                                                                                            ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_dri:u_vga_dri|cnt_h[3]                                                                                                                                                            ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_dri:u_vga_dri|cnt_h[4]                                                                                                                                                            ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_dri:u_vga_dri|cnt_h[5]                                                                                                                                                            ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_dri:u_vga_dri|cnt_h[6]                                                                                                                                                            ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_dri:u_vga_dri|cnt_h[7]                                                                                                                                                            ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_dri:u_vga_dri|cnt_h[8]                                                                                                                                                            ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_dri:u_vga_dri|cnt_h[9]                                                                                                                                                            ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdemp_eq_comp_msb_aeb                                    ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdptr_g[10]                                              ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdptr_g[2]                                               ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdptr_g[3]                                               ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdptr_g[4]                                               ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdptr_g[5]                                               ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdptr_g[6]                                               ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdptr_g[7]                                               ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdptr_g[8]                                               ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdptr_g[9]                                               ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                   ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                   ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]              ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_disp:comb_11|pix_data[0]                                                                                                                                                          ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_disp:comb_11|pix_data[10]                                                                                                                                                         ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_disp:comb_11|pix_data[1]                                                                                                                                                          ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_disp:comb_11|pix_data[2]                                                                                                                                                          ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_disp:comb_11|pix_data[4]                                                                                                                                                          ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_disp:comb_11|pix_data[5]                                                                                                                                                          ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_disp:comb_11|pix_data[6]                                                                                                                                                          ;
; 19.724 ; 19.944       ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_disp:comb_11|pix_data[7]                                                                                                                                                          ;
; 19.746 ; 19.981       ; 0.235          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_em31:fifo_ram|q_b[0]                          ;
; 19.746 ; 19.981       ; 0.235          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_em31:fifo_ram|q_b[10]                         ;
; 19.746 ; 19.981       ; 0.235          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_em31:fifo_ram|q_b[11]                         ;
; 19.746 ; 19.981       ; 0.235          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_em31:fifo_ram|q_b[12]                         ;
; 19.746 ; 19.981       ; 0.235          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_em31:fifo_ram|q_b[13]                         ;
; 19.746 ; 19.981       ; 0.235          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_em31:fifo_ram|q_b[14]                         ;
; 19.746 ; 19.981       ; 0.235          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_em31:fifo_ram|q_b[15]                         ;
; 19.746 ; 19.981       ; 0.235          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_em31:fifo_ram|q_b[1]                          ;
; 19.746 ; 19.981       ; 0.235          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_em31:fifo_ram|q_b[2]                          ;
; 19.746 ; 19.981       ; 0.235          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_em31:fifo_ram|q_b[3]                          ;
; 19.746 ; 19.981       ; 0.235          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_em31:fifo_ram|q_b[4]                          ;
; 19.746 ; 19.981       ; 0.235          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_em31:fifo_ram|q_b[5]                          ;
; 19.746 ; 19.981       ; 0.235          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_em31:fifo_ram|q_b[6]                          ;
; 19.746 ; 19.981       ; 0.235          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_em31:fifo_ram|q_b[7]                          ;
; 19.746 ; 19.981       ; 0.235          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_em31:fifo_ram|q_b[8]                          ;
; 19.746 ; 19.981       ; 0.235          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]                          ;
; 19.747 ; 19.982       ; 0.235          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ;
; 19.747 ; 19.982       ; 0.235          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ;
; 19.780 ; 20.015       ; 0.235          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ;
; 19.781 ; 20.016       ; 0.235          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ;
; 19.782 ; 20.017       ; 0.235          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_em31:fifo_ram|q_b[0]                          ;
; 19.782 ; 20.017       ; 0.235          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_em31:fifo_ram|q_b[1]                          ;
; 19.782 ; 20.017       ; 0.235          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_em31:fifo_ram|q_b[2]                          ;
; 19.782 ; 20.017       ; 0.235          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_em31:fifo_ram|q_b[3]                          ;
+--------+--------------+----------------+------------------+-------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                       ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+
; cam_data[*]     ; cam_pclk   ; 2.959 ; 3.171 ; Rise       ; cam_pclk                                              ;
;  cam_data[0]    ; cam_pclk   ; 2.710 ; 2.954 ; Rise       ; cam_pclk                                              ;
;  cam_data[1]    ; cam_pclk   ; 2.083 ; 2.381 ; Rise       ; cam_pclk                                              ;
;  cam_data[2]    ; cam_pclk   ; 2.959 ; 3.171 ; Rise       ; cam_pclk                                              ;
;  cam_data[3]    ; cam_pclk   ; 2.327 ; 2.621 ; Rise       ; cam_pclk                                              ;
;  cam_data[4]    ; cam_pclk   ; 2.522 ; 2.830 ; Rise       ; cam_pclk                                              ;
;  cam_data[5]    ; cam_pclk   ; 1.506 ; 1.750 ; Rise       ; cam_pclk                                              ;
;  cam_data[6]    ; cam_pclk   ; 2.205 ; 2.504 ; Rise       ; cam_pclk                                              ;
;  cam_data[7]    ; cam_pclk   ; 1.951 ; 2.250 ; Rise       ; cam_pclk                                              ;
; cam_href        ; cam_pclk   ; 3.701 ; 3.853 ; Rise       ; cam_pclk                                              ;
; cam_vsync       ; cam_pclk   ; 1.987 ; 2.209 ; Rise       ; cam_pclk                                              ;
; key[*]          ; sys_clk    ; 2.880 ; 3.024 ; Rise       ; sys_clk                                               ;
;  key[0]         ; sys_clk    ; 2.880 ; 2.965 ; Rise       ; sys_clk                                               ;
;  key[1]         ; sys_clk    ; 2.685 ; 2.908 ; Rise       ; sys_clk                                               ;
;  key[2]         ; sys_clk    ; 2.870 ; 3.024 ; Rise       ; sys_clk                                               ;
; sdram_data[*]   ; sys_clk    ; 5.292 ; 5.451 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 4.659 ; 4.909 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 5.292 ; 5.451 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 5.068 ; 5.220 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 5.020 ; 5.181 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 4.690 ; 4.871 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 4.710 ; 4.879 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 4.906 ; 5.164 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 5.088 ; 5.226 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 5.262 ; 5.420 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 4.270 ; 4.490 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 4.314 ; 4.521 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 4.659 ; 4.846 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 4.310 ; 4.515 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 4.470 ; 4.702 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 4.715 ; 4.898 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 4.705 ; 4.888 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sys_rst_n       ; sys_clk    ; 7.982 ; 8.308 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                          ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------------+
; cam_data[*]     ; cam_pclk   ; -0.963 ; -1.186 ; Rise       ; cam_pclk                                              ;
;  cam_data[0]    ; cam_pclk   ; -1.695 ; -1.991 ; Rise       ; cam_pclk                                              ;
;  cam_data[1]    ; cam_pclk   ; -1.466 ; -1.756 ; Rise       ; cam_pclk                                              ;
;  cam_data[2]    ; cam_pclk   ; -1.393 ; -1.605 ; Rise       ; cam_pclk                                              ;
;  cam_data[3]    ; cam_pclk   ; -1.691 ; -1.977 ; Rise       ; cam_pclk                                              ;
;  cam_data[4]    ; cam_pclk   ; -1.885 ; -2.185 ; Rise       ; cam_pclk                                              ;
;  cam_data[5]    ; cam_pclk   ; -0.963 ; -1.186 ; Rise       ; cam_pclk                                              ;
;  cam_data[6]    ; cam_pclk   ; -1.596 ; -1.887 ; Rise       ; cam_pclk                                              ;
;  cam_data[7]    ; cam_pclk   ; -1.347 ; -1.625 ; Rise       ; cam_pclk                                              ;
; cam_href        ; cam_pclk   ; -1.159 ; -1.406 ; Rise       ; cam_pclk                                              ;
; cam_vsync       ; cam_pclk   ; -1.471 ; -1.685 ; Rise       ; cam_pclk                                              ;
; key[*]          ; sys_clk    ; 0.848  ; 0.686  ; Rise       ; sys_clk                                               ;
;  key[0]         ; sys_clk    ; 0.683  ; 0.532  ; Rise       ; sys_clk                                               ;
;  key[1]         ; sys_clk    ; 0.848  ; 0.686  ; Rise       ; sys_clk                                               ;
;  key[2]         ; sys_clk    ; 0.750  ; 0.603  ; Rise       ; sys_clk                                               ;
; sdram_data[*]   ; sys_clk    ; -3.492 ; -3.688 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; -3.861 ; -4.090 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; -4.489 ; -4.638 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; -4.258 ; -4.389 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; -4.211 ; -4.351 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; -3.894 ; -4.054 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; -3.913 ; -4.061 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; -4.113 ; -4.361 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; -4.277 ; -4.394 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; -4.461 ; -4.609 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; -3.492 ; -3.688 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; -3.534 ; -3.718 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; -3.865 ; -4.030 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; -3.530 ; -3.712 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; -3.700 ; -3.919 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; -3.919 ; -4.080 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; -3.910 ; -4.070 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sys_rst_n       ; sys_clk    ; -6.958 ; -7.291 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                ;
+-----------------+-----------------------------+--------+--------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+-----------------+-----------------------------+--------+--------+------------+-------------------------------------------------------+
; cam_scl         ; sccb_dri:u_sccb_dri|dri_clk ; 7.207  ; 7.328  ; Rise       ; sccb_dri:u_sccb_dri|dri_clk                           ;
; cam_sda         ; sccb_dri:u_sccb_dri|dri_clk ; 8.987  ; 9.060  ; Rise       ; sccb_dri:u_sccb_dri|dri_clk                           ;
; sdram_addr[*]   ; sys_clk                     ; 6.046  ; 6.017  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[0]  ; sys_clk                     ; 5.373  ; 5.550  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[1]  ; sys_clk                     ; 5.112  ; 5.246  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[2]  ; sys_clk                     ; 4.824  ; 4.933  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[3]  ; sys_clk                     ; 4.826  ; 4.932  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[4]  ; sys_clk                     ; 5.093  ; 5.236  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[5]  ; sys_clk                     ; 5.358  ; 5.434  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[6]  ; sys_clk                     ; 4.528  ; 4.603  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[7]  ; sys_clk                     ; 4.623  ; 4.677  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[8]  ; sys_clk                     ; 4.679  ; 4.742  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[9]  ; sys_clk                     ; 4.671  ; 4.731  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[10] ; sys_clk                     ; 6.046  ; 6.017  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[11] ; sys_clk                     ; 4.671  ; 4.714  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[12] ; sys_clk                     ; 4.595  ; 4.640  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba[*]     ; sys_clk                     ; 4.832  ; 4.914  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[0]    ; sys_clk                     ; 4.832  ; 4.914  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[1]    ; sys_clk                     ; 4.550  ; 4.611  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n     ; sys_clk                     ; 4.625  ; 4.662  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cke       ; sys_clk                     ; 4.296  ; 4.275  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cs_n      ; sys_clk                     ; 4.365  ; 4.462  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]   ; sys_clk                     ; 6.701  ; 6.714  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk                     ; 5.676  ; 5.535  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk                     ; 5.632  ; 5.504  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk                     ; 5.655  ; 5.537  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk                     ; 5.866  ; 5.673  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk                     ; 5.550  ; 5.390  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk                     ; 6.701  ; 6.714  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk                     ; 5.354  ; 5.249  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk                     ; 5.957  ; 5.775  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk                     ; 4.988  ; 4.928  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk                     ; 4.833  ; 4.719  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk                     ; 5.389  ; 5.302  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk                     ; 5.685  ; 5.536  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk                     ; 5.339  ; 5.264  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk                     ; 5.332  ; 5.208  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk                     ; 5.733  ; 5.581  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk                     ; 5.670  ; 5.515  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n     ; sys_clk                     ; 5.229  ; 5.335  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n      ; sys_clk                     ; 4.562  ; 4.612  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk       ; sys_clk                     ; 1.223  ;        ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_clk       ; sys_clk                     ;        ; 1.115  ; Fall       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; vga_data[*]     ; sys_clk                     ; 12.463 ; 12.125 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_data[0]    ; sys_clk                     ; 12.463 ; 11.932 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_data[1]    ; sys_clk                     ; 12.224 ; 11.783 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_data[2]    ; sys_clk                     ; 12.354 ; 11.908 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_data[3]    ; sys_clk                     ; 12.344 ; 11.822 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_data[4]    ; sys_clk                     ; 11.125 ; 10.771 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_data[5]    ; sys_clk                     ; 12.227 ; 11.716 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_data[6]    ; sys_clk                     ; 11.882 ; 11.466 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_data[7]    ; sys_clk                     ; 11.472 ; 11.051 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_data[8]    ; sys_clk                     ; 11.475 ; 11.041 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_data[9]    ; sys_clk                     ; 10.811 ; 10.449 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_data[10]   ; sys_clk                     ; 11.217 ; 10.759 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_data[11]   ; sys_clk                     ; 10.940 ; 10.539 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_data[12]   ; sys_clk                     ; 11.223 ; 10.780 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_data[13]   ; sys_clk                     ; 11.065 ; 10.646 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_data[14]   ; sys_clk                     ; 12.419 ; 12.125 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_data[15]   ; sys_clk                     ; 11.260 ; 10.821 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
; vga_hs          ; sys_clk                     ; 7.147  ; 7.259  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
; vga_vs          ; sys_clk                     ; 7.078  ; 6.936  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+-----------------------------+--------+--------+------------+-------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                      ;
+-----------------+-----------------------------+-------+-------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+-----------------+-----------------------------+-------+-------+------------+-------------------------------------------------------+
; cam_scl         ; sccb_dri:u_sccb_dri|dri_clk ; 6.926 ; 7.045 ; Rise       ; sccb_dri:u_sccb_dri|dri_clk                           ;
; cam_sda         ; sccb_dri:u_sccb_dri|dri_clk ; 8.636 ; 8.708 ; Rise       ; sccb_dri:u_sccb_dri|dri_clk                           ;
; sdram_addr[*]   ; sys_clk                     ; 3.963 ; 4.036 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[0]  ; sys_clk                     ; 4.779 ; 4.951 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[1]  ; sys_clk                     ; 4.527 ; 4.658 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[2]  ; sys_clk                     ; 4.250 ; 4.357 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[3]  ; sys_clk                     ; 4.252 ; 4.356 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[4]  ; sys_clk                     ; 4.510 ; 4.649 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[5]  ; sys_clk                     ; 4.765 ; 4.840 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[6]  ; sys_clk                     ; 3.963 ; 4.036 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[7]  ; sys_clk                     ; 4.057 ; 4.110 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[8]  ; sys_clk                     ; 4.112 ; 4.173 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[9]  ; sys_clk                     ; 4.104 ; 4.163 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[10] ; sys_clk                     ; 5.481 ; 5.450 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[11] ; sys_clk                     ; 4.104 ; 4.146 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[12] ; sys_clk                     ; 4.030 ; 4.074 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba[*]     ; sys_clk                     ; 3.982 ; 4.043 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[0]    ; sys_clk                     ; 4.253 ; 4.334 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[1]    ; sys_clk                     ; 3.982 ; 4.043 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n     ; sys_clk                     ; 4.059 ; 4.096 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cke       ; sys_clk                     ; 3.744 ; 3.723 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cs_n      ; sys_clk                     ; 3.811 ; 3.906 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]   ; sys_clk                     ; 4.256 ; 4.145 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk                     ; 5.071 ; 4.934 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk                     ; 5.023 ; 4.899 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk                     ; 5.045 ; 4.930 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk                     ; 5.247 ; 5.060 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk                     ; 4.944 ; 4.789 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk                     ; 6.106 ; 6.122 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk                     ; 4.761 ; 4.658 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk                     ; 5.335 ; 5.158 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk                     ; 4.408 ; 4.350 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk                     ; 4.256 ; 4.145 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk                     ; 4.793 ; 4.709 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk                     ; 5.077 ; 4.933 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk                     ; 4.745 ; 4.672 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk                     ; 4.738 ; 4.618 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk                     ; 5.123 ; 4.977 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk                     ; 5.063 ; 4.913 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n     ; sys_clk                     ; 4.635 ; 4.738 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n      ; sys_clk                     ; 3.994 ; 4.043 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk       ; sys_clk                     ; 0.725 ;       ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_clk       ; sys_clk                     ;       ; 0.620 ; Fall       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; vga_data[*]     ; sys_clk                     ; 5.239 ; 5.136 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_data[0]    ; sys_clk                     ; 6.719 ; 6.432 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_data[1]    ; sys_clk                     ; 6.704 ; 6.524 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_data[2]    ; sys_clk                     ; 6.835 ; 6.651 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_data[3]    ; sys_clk                     ; 6.701 ; 6.444 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_data[4]    ; sys_clk                     ; 5.440 ; 5.323 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_data[5]    ; sys_clk                     ; 6.489 ; 6.221 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_data[6]    ; sys_clk                     ; 6.158 ; 5.981 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_data[7]    ; sys_clk                     ; 5.770 ; 5.588 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_data[8]    ; sys_clk                     ; 5.875 ; 5.705 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_data[9]    ; sys_clk                     ; 5.239 ; 5.136 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_data[10]   ; sys_clk                     ; 5.521 ; 5.304 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_data[11]   ; sys_clk                     ; 5.355 ; 5.216 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_data[12]   ; sys_clk                     ; 5.819 ; 5.594 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_data[13]   ; sys_clk                     ; 5.475 ; 5.317 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_data[14]   ; sys_clk                     ; 7.027 ; 6.948 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_data[15]   ; sys_clk                     ; 5.660 ; 5.484 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
; vga_hs          ; sys_clk                     ; 5.160 ; 5.361 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
; vga_vs          ; sys_clk                     ; 5.346 ; 5.162 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+-----------------------------+-------+-------+------------+-------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                                ;
+-----------------+-----------------------------+-------+-------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+-----------------+-----------------------------+-------+-------+------------+-------------------------------------------------------+
; cam_sda         ; sccb_dri:u_sccb_dri|dri_clk ; 7.455 ; 7.341 ; Rise       ; sccb_dri:u_sccb_dri|dri_clk                           ;
; sdram_data[*]   ; sys_clk                     ; 4.994 ; 4.917 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk                     ; 5.159 ; 5.045 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk                     ; 5.618 ; 5.520 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk                     ; 6.012 ; 5.914 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk                     ; 5.294 ; 5.196 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk                     ; 6.103 ; 6.005 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk                     ; 7.177 ; 7.179 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk                     ; 5.159 ; 5.045 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk                     ; 5.294 ; 5.196 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk                     ; 4.994 ; 4.917 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk                     ; 6.115 ; 6.017 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk                     ; 6.204 ; 6.127 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk                     ; 6.243 ; 6.166 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk                     ; 6.204 ; 6.127 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk                     ; 6.204 ; 6.127 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk                     ; 6.192 ; 6.115 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk                     ; 6.192 ; 6.115 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+-----------------------------+-------+-------+------------+-------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                        ;
+-----------------+-----------------------------+-------+-------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+-----------------+-----------------------------+-------+-------+------------+-------------------------------------------------------+
; cam_sda         ; sccb_dri:u_sccb_dri|dri_clk ; 7.141 ; 7.027 ; Rise       ; sccb_dri:u_sccb_dri|dri_clk                           ;
; sdram_data[*]   ; sys_clk                     ; 4.430 ; 4.353 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk                     ; 4.549 ; 4.435 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk                     ; 5.025 ; 4.927 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk                     ; 5.403 ; 5.305 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk                     ; 4.714 ; 4.616 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk                     ; 5.490 ; 5.392 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk                     ; 6.579 ; 6.581 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk                     ; 4.549 ; 4.435 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk                     ; 4.714 ; 4.616 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk                     ; 4.430 ; 4.353 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk                     ; 5.502 ; 5.404 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk                     ; 5.591 ; 5.514 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk                     ; 5.628 ; 5.551 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk                     ; 5.591 ; 5.514 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk                     ; 5.591 ; 5.514 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk                     ; 5.579 ; 5.502 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk                     ; 5.579 ; 5.502 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+-----------------------------+-------+-------+------------+-------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                       ;
+-----------------+-----------------------------+-----------+-----------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port                  ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                       ;
+-----------------+-----------------------------+-----------+-----------+------------+-------------------------------------------------------+
; cam_sda         ; sccb_dri:u_sccb_dri|dri_clk ; 7.278     ; 7.392     ; Rise       ; sccb_dri:u_sccb_dri|dri_clk                           ;
; sdram_data[*]   ; sys_clk                     ; 4.859     ; 4.936     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk                     ; 5.024     ; 5.138     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk                     ; 5.421     ; 5.519     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk                     ; 5.774     ; 5.872     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk                     ; 5.131     ; 5.229     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk                     ; 5.857     ; 5.955     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk                     ; 7.060     ; 7.058     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk                     ; 5.024     ; 5.138     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk                     ; 5.131     ; 5.229     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk                     ; 4.859     ; 4.936     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk                     ; 5.871     ; 5.969     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk                     ; 5.981     ; 6.058     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk                     ; 6.016     ; 6.093     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk                     ; 5.981     ; 6.058     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk                     ; 5.981     ; 6.058     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk                     ; 5.967     ; 6.044     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk                     ; 5.967     ; 6.044     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+-----------------------------+-----------+-----------+------------+-------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                               ;
+-----------------+-----------------------------+-----------+-----------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port                  ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                       ;
+-----------------+-----------------------------+-----------+-----------+------------+-------------------------------------------------------+
; cam_sda         ; sccb_dri:u_sccb_dri|dri_clk ; 6.966     ; 7.080     ; Rise       ; sccb_dri:u_sccb_dri|dri_clk                           ;
; sdram_data[*]   ; sys_clk                     ; 4.297     ; 4.374     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk                     ; 4.415     ; 4.529     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk                     ; 4.832     ; 4.930     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk                     ; 5.171     ; 5.269     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk                     ; 4.554     ; 4.652     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk                     ; 5.250     ; 5.348     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk                     ; 6.467     ; 6.465     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk                     ; 4.415     ; 4.529     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk                     ; 4.554     ; 4.652     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk                     ; 4.297     ; 4.374     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk                     ; 5.264     ; 5.362     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk                     ; 5.374     ; 5.451     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk                     ; 5.408     ; 5.485     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk                     ; 5.374     ; 5.451     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk                     ; 5.374     ; 5.451     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk                     ; 5.360     ; 5.437     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk                     ; 5.360     ; 5.437     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+-----------------------------+-----------+-----------+------------+-------------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                           ;
+------------+-----------------+-------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                            ; Note ;
+------------+-----------------+-------------------------------------------------------+------+
; 43.23 MHz  ; 43.23 MHz       ; cam_pclk                                              ;      ;
; 57.09 MHz  ; 57.09 MHz       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;      ;
; 135.65 MHz ; 135.65 MHz      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 212.09 MHz ; 212.09 MHz      ; sccb_dri:u_sccb_dri|dri_clk                           ;      ;
; 223.96 MHz ; 223.96 MHz      ; sys_clk                                               ;      ;
+------------+-----------------+-------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                              ;
+-------------------------------------------------------+---------+---------------+
; Clock                                                 ; Slack   ; End Point TNS ;
+-------------------------------------------------------+---------+---------------+
; cam_pclk                                              ; -22.134 ; -2188.120     ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; -4.134  ; -7.832        ;
; sccb_dri:u_sccb_dri|dri_clk                           ; -3.715  ; -166.283      ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; -2.987  ; -2.987        ;
; sys_clk                                               ; 15.535  ; 0.000         ;
+-------------------------------------------------------+---------+---------------+


+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                              ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; cam_pclk                                              ; -1.057 ; -2.010        ;
; sccb_dri:u_sccb_dri|dri_clk                           ; -0.420 ; -0.700        ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; -0.317 ; -0.317        ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.382  ; 0.000         ;
; sys_clk                                               ; 0.384  ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+---------------------------------------+
; Slow 1200mV 0C Model Recovery Summary ;
+----------+--------+-------------------+
; Clock    ; Slack  ; End Point TNS     ;
+----------+--------+-------------------+
; cam_pclk ; -0.917 ; -27.244           ;
+----------+--------+-------------------+


+--------------------------------------+
; Slow 1200mV 0C Model Removal Summary ;
+----------+--------+------------------+
; Clock    ; Slack  ; End Point TNS    ;
+----------+--------+------------------+
; cam_pclk ; -0.162 ; -1.206           ;
+----------+--------+------------------+


+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                               ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; cam_pclk                                              ; -3.201 ; -1187.784     ;
; sccb_dri:u_sccb_dri|dri_clk                           ; -3.201 ; -102.830      ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 4.674  ; 0.000         ;
; sys_clk                                               ; 9.728  ; 0.000         ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 19.717 ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'cam_pclk'                                                                                                                                                                                                                                                                                                                                                      ;
+---------+---------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                             ; To Node                                                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -22.134 ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[20]                                            ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|post_img_bit_r                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.371      ; 23.527     ;
; -21.907 ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[18]                                            ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|post_img_bit_r                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.371      ; 23.300     ;
; -21.752 ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[19]                                            ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|post_img_bit_r                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.371      ; 23.145     ;
; -21.488 ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[17]                                            ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|post_img_bit_r                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.371      ; 22.881     ;
; -21.392 ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[16]                                            ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|post_img_bit_r                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.371      ; 22.785     ;
; -19.519 ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[14]                                            ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|post_img_bit_r                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.371      ; 20.912     ;
; -19.311 ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[15]                                            ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|post_img_bit_r                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.371      ; 20.704     ;
; -17.386 ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[12]                                            ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|post_img_bit_r                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.371      ; 18.779     ;
; -17.265 ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[13]                                            ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|post_img_bit_r                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.371      ; 18.658     ;
; -14.728 ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[10]                                            ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|post_img_bit_r                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.277      ; 16.027     ;
; -14.649 ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[11]                                            ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|post_img_bit_r                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.371      ; 16.042     ;
; -12.903 ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[8]                                             ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|post_img_bit_r                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.277      ; 14.202     ;
; -12.749 ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[9]                                             ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|post_img_bit_r                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.277      ; 14.048     ;
; -10.046 ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[6]                                             ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|post_img_bit_r                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.277      ; 11.345     ;
; -9.883  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[7]                                             ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|post_img_bit_r                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.277      ; 11.182     ;
; -7.420  ; Image_Processor:u_Image_Processor|post_frame_valid                                                                                    ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6 ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.489     ; 7.953      ;
; -6.847  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gy_data[8]                                                ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[2]                                                                           ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.584      ; 8.453      ;
; -6.817  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gy_data[2]                                                ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[2]                                                                           ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.584      ; 8.423      ;
; -6.811  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gy_data[8]                                                ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[19]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.194      ; 8.027      ;
; -6.783  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gy_data[1]                                                ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[2]                                                                           ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.584      ; 8.389      ;
; -6.781  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gy_data[2]                                                ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[19]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.194      ; 7.997      ;
; -6.780  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gy_data[6]                                                ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[2]                                                                           ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.584      ; 8.386      ;
; -6.776  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gy_data[5]                                                ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[2]                                                                           ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.584      ; 8.382      ;
; -6.747  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gy_data[1]                                                ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[19]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.194      ; 7.963      ;
; -6.744  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gy_data[6]                                                ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[19]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.194      ; 7.960      ;
; -6.744  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gx_data[8]                                                ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[2]                                                                           ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.656      ; 8.422      ;
; -6.740  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gy_data[5]                                                ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[19]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.194      ; 7.956      ;
; -6.739  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gx_data[3]                                                ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[2]                                                                           ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.656      ; 8.417      ;
; -6.738  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gy_data[8]                                                ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[20]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.194      ; 7.954      ;
; -6.735  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gx_data[5]                                                ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[2]                                                                           ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.656      ; 8.413      ;
; -6.708  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gy_data[2]                                                ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[20]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.194      ; 7.924      ;
; -6.708  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gx_data[8]                                                ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[19]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.266      ; 7.996      ;
; -6.703  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gx_data[3]                                                ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[19]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.266      ; 7.991      ;
; -6.699  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gx_data[5]                                                ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[19]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.266      ; 7.987      ;
; -6.685  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gy_data[8]                                                ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[17]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.194      ; 7.901      ;
; -6.681  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[4]                                             ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|post_img_bit_r                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.277      ; 7.980      ;
; -6.674  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gy_data[1]                                                ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[20]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.194      ; 7.890      ;
; -6.671  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gy_data[6]                                                ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[20]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.194      ; 7.887      ;
; -6.667  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gy_data[5]                                                ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[20]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.194      ; 7.883      ;
; -6.655  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gy_data[2]                                                ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[17]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.194      ; 7.871      ;
; -6.646  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gy_data[8]                                                ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[18]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.194      ; 7.862      ;
; -6.635  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gx_data[8]                                                ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[20]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.266      ; 7.923      ;
; -6.630  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gx_data[3]                                                ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[20]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.266      ; 7.918      ;
; -6.626  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gx_data[5]                                                ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[20]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.266      ; 7.914      ;
; -6.621  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gy_data[1]                                                ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[17]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.194      ; 7.837      ;
; -6.618  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gy_data[6]                                                ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[17]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.194      ; 7.834      ;
; -6.616  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gy_data[2]                                                ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[18]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.194      ; 7.832      ;
; -6.614  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gy_data[5]                                                ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[17]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.194      ; 7.830      ;
; -6.582  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gy_data[1]                                                ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[18]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.194      ; 7.798      ;
; -6.582  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gx_data[8]                                                ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[17]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.266      ; 7.870      ;
; -6.579  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gy_data[6]                                                ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[18]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.194      ; 7.795      ;
; -6.577  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gx_data[3]                                                ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[17]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.266      ; 7.865      ;
; -6.575  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gy_data[5]                                                ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[18]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.194      ; 7.791      ;
; -6.573  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gx_data[5]                                                ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[17]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.266      ; 7.861      ;
; -6.569  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[5]                                             ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|post_img_bit_r                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.277      ; 7.868      ;
; -6.559  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gy_data[8]                                                ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[15]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.194      ; 7.775      ;
; -6.543  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gx_data[8]                                                ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[18]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.266      ; 7.831      ;
; -6.538  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gx_data[3]                                                ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[18]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.266      ; 7.826      ;
; -6.536  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gy_data[7]                                                ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[2]                                                                           ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.584      ; 8.142      ;
; -6.534  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gx_data[5]                                                ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[18]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.266      ; 7.822      ;
; -6.529  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gy_data[2]                                                ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[15]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.194      ; 7.745      ;
; -6.522  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gy_data[3]                                                ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[2]                                                                           ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.584      ; 8.128      ;
; -6.520  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gy_data[8]                                                ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[16]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.194      ; 7.736      ;
; -6.504  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gy_data[0]                                                ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[2]                                                                           ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.584      ; 8.110      ;
; -6.502  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gx_data[4]                                                ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[2]                                                                           ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.656      ; 8.180      ;
; -6.500  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gy_data[7]                                                ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[19]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.194      ; 7.716      ;
; -6.499  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gy_data[4]                                                ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[2]                                                                           ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.584      ; 8.105      ;
; -6.495  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gy_data[1]                                                ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[15]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.194      ; 7.711      ;
; -6.495  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gx_data[2]                                                ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[2]                                                                           ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.656      ; 8.173      ;
; -6.494  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gy_data[9]                                                ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[2]                                                                           ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.584      ; 8.100      ;
; -6.493  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gx_data[0]                                                ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[2]                                                                           ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.656      ; 8.171      ;
; -6.492  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gy_data[6]                                                ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[15]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.194      ; 7.708      ;
; -6.492  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gx_data[6]                                                ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[2]                                                                           ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.656      ; 8.170      ;
; -6.490  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gy_data[2]                                                ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[16]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.194      ; 7.706      ;
; -6.489  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gx_data[9]                                                ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[2]                                                                           ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.656      ; 8.167      ;
; -6.488  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gy_data[5]                                                ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[15]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.194      ; 7.704      ;
; -6.486  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gy_data[3]                                                ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[19]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.194      ; 7.702      ;
; -6.472  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gx_data[1]                                                ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[2]                                                                           ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.656      ; 8.150      ;
; -6.472  ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p22[0] ; Image_Processor:u_Image_Processor|Medium_Filter:u_Medium_Filter|sort3:u_sort3_row2|mid[4]                                                                           ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.481     ; 7.013      ;
; -6.469  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gx_data[7]                                                ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[2]                                                                           ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.656      ; 8.147      ;
; -6.468  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gy_data[0]                                                ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[19]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.194      ; 7.684      ;
; -6.466  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gx_data[4]                                                ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[19]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.266      ; 7.754      ;
; -6.463  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gy_data[4]                                                ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[19]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.194      ; 7.679      ;
; -6.459  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gx_data[2]                                                ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[19]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.266      ; 7.747      ;
; -6.458  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gy_data[9]                                                ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[19]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.194      ; 7.674      ;
; -6.457  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gx_data[0]                                                ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[19]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.266      ; 7.745      ;
; -6.456  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gy_data[1]                                                ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[16]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.194      ; 7.672      ;
; -6.456  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gx_data[8]                                                ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[15]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.266      ; 7.744      ;
; -6.456  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gx_data[6]                                                ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[19]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.266      ; 7.744      ;
; -6.453  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gy_data[6]                                                ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[16]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.194      ; 7.669      ;
; -6.453  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gx_data[9]                                                ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[19]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.266      ; 7.741      ;
; -6.451  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gx_data[3]                                                ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[15]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.266      ; 7.739      ;
; -6.449  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gy_data[5]                                                ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[16]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.194      ; 7.665      ;
; -6.447  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gx_data[5]                                                ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[15]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.266      ; 7.735      ;
; -6.436  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gx_data[1]                                                ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[19]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.266      ; 7.724      ;
; -6.433  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gy_data[8]                                                ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[13]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.194      ; 7.649      ;
; -6.433  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gx_data[7]                                                ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[19]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.266      ; 7.721      ;
; -6.427  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gy_data[7]                                                ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[20]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.194      ; 7.643      ;
; -6.417  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gx_data[8]                                                ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[16]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.266      ; 7.705      ;
; -6.413  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gy_data[3]                                                ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[20]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.194      ; 7.629      ;
+---------+---------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                        ; To Node                                                                                                                                                              ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; -4.134 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|delayed_wrptr_g[2]  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; cam_pclk                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.604     ; 2.472      ;
; -4.049 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|delayed_wrptr_g[4]  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; cam_pclk                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.604     ; 2.387      ;
; -4.031 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|delayed_wrptr_g[3]  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; cam_pclk                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.604     ; 2.369      ;
; -3.973 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|delayed_wrptr_g[0]  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; cam_pclk                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.604     ; 2.311      ;
; -3.892 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|delayed_wrptr_g[5]  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; cam_pclk                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.604     ; 2.230      ;
; -3.874 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|delayed_wrptr_g[1]  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; cam_pclk                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.604     ; 2.212      ;
; -3.698 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|delayed_wrptr_g[9]  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdemp_eq_comp_msb_aeb                   ; cam_pclk                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.615     ; 2.025      ;
; -3.565 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|delayed_wrptr_g[6]  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdemp_eq_comp_msb_aeb                   ; cam_pclk                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.615     ; 1.892      ;
; -3.558 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|delayed_wrptr_g[8]  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdemp_eq_comp_msb_aeb                   ; cam_pclk                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.615     ; 1.885      ;
; -3.432 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|delayed_wrptr_g[10] ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdemp_eq_comp_msb_aeb                   ; cam_pclk                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.615     ; 1.759      ;
; -3.283 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|delayed_wrptr_g[7]  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdemp_eq_comp_msb_aeb                   ; cam_pclk                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.615     ; 1.610      ;
; 2.628  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[3]                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 7.325      ;
; 2.628  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[1]                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 7.325      ;
; 2.628  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[0]                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 7.325      ;
; 2.628  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[2]                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 7.325      ;
; 2.628  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[4]                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 7.325      ;
; 2.628  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[5]                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 7.325      ;
; 2.729  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 7.201      ;
; 2.729  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 7.201      ;
; 2.729  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 7.201      ;
; 2.729  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 7.201      ;
; 2.729  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 7.201      ;
; 2.729  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 7.201      ;
; 2.729  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 7.201      ;
; 2.729  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 7.201      ;
; 2.729  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 7.201      ;
; 2.729  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 7.201      ;
; 2.791  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[3]                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 7.162      ;
; 2.791  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[1]                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 7.162      ;
; 2.791  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[0]                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 7.162      ;
; 2.791  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[2]                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 7.162      ;
; 2.791  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[4]                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 7.162      ;
; 2.791  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[5]                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 7.162      ;
; 2.850  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.402      ; 7.554      ;
; 2.854  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.402      ; 7.550      ;
; 2.860  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.402      ; 7.544      ;
; 2.874  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[3]                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 7.079      ;
; 2.874  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[1]                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 7.079      ;
; 2.874  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[0]                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 7.079      ;
; 2.874  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[2]                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 7.079      ;
; 2.874  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[4]                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 7.079      ;
; 2.874  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[5]                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 7.079      ;
; 2.931  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 7.021      ;
; 2.959  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.971      ;
; 2.959  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.971      ;
; 2.959  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.971      ;
; 2.959  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.971      ;
; 2.959  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.971      ;
; 2.959  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.971      ;
; 2.959  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.971      ;
; 2.959  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.971      ;
; 2.959  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.971      ;
; 2.959  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.971      ;
; 3.013  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.402      ; 7.391      ;
; 3.017  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.402      ; 7.387      ;
; 3.022  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 6.884      ;
; 3.023  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 6.883      ;
; 3.023  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.402      ; 7.381      ;
; 3.030  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 6.876      ;
; 3.053  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[3]                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 6.900      ;
; 3.053  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[1]                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 6.900      ;
; 3.053  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[0]                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 6.900      ;
; 3.053  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[2]                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 6.900      ;
; 3.053  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[4]                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 6.900      ;
; 3.053  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[5]                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 6.900      ;
; 3.094  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 6.858      ;
; 3.096  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.402      ; 7.308      ;
; 3.100  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.402      ; 7.304      ;
; 3.104  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[3]                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 6.838      ;
; 3.104  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[1]                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 6.838      ;
; 3.104  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[0]                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 6.838      ;
; 3.104  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[2]                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 6.838      ;
; 3.104  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[4]                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 6.838      ;
; 3.104  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[5]                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 6.838      ;
; 3.106  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.402      ; 7.298      ;
; 3.123  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 6.783      ;
; 3.124  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 6.782      ;
; 3.126  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[3]                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 6.827      ;
; 3.126  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[1]                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 6.827      ;
; 3.126  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[0]                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 6.827      ;
; 3.126  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[2]                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 6.827      ;
; 3.126  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[4]                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 6.827      ;
; 3.126  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[5]                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 6.827      ;
; 3.126  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.804      ;
; 3.126  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.804      ;
; 3.126  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.804      ;
; 3.126  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.804      ;
; 3.126  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.804      ;
; 3.126  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.804      ;
; 3.126  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.804      ;
; 3.126  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.804      ;
; 3.126  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.804      ;
; 3.126  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.804      ;
; 3.131  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 6.775      ;
; 3.133  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[3]                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 6.820      ;
; 3.133  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[1]                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 6.820      ;
; 3.133  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[0]                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 6.820      ;
; 3.133  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[2]                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 6.820      ;
; 3.133  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[4]                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 6.820      ;
; 3.133  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[5]                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 6.820      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'sccb_dri:u_sccb_dri|dri_clk'                                                                                                                                                                                                                          ;
+--------+------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                              ; To Node                                     ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; -3.715 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|altsyncram:Ram0_rtl_0|altsyncram_5i91:auto_generated|ram_block1a0~porta_address_reg0 ; sccb_dri:u_sccb_dri|addr[6]                 ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.419     ; 4.298      ;
; -3.504 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|altsyncram:Ram0_rtl_0|altsyncram_5i91:auto_generated|ram_block1a0~porta_address_reg0 ; sccb_dri:u_sccb_dri|addr[7]                 ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.419     ; 4.087      ;
; -3.501 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|altsyncram:Ram0_rtl_0|altsyncram_5i91:auto_generated|ram_block1a0~porta_address_reg0 ; sccb_dri:u_sccb_dri|addr[1]                 ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.419     ; 4.084      ;
; -3.500 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|altsyncram:Ram0_rtl_0|altsyncram_5i91:auto_generated|ram_block1a0~porta_address_reg0 ; sccb_dri:u_sccb_dri|addr[5]                 ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.419     ; 4.083      ;
; -3.452 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|altsyncram:Ram0_rtl_0|altsyncram_5i91:auto_generated|ram_block1a0~porta_address_reg0 ; sccb_dri:u_sccb_dri|addr[2]                 ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.419     ; 4.035      ;
; -3.358 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|altsyncram:Ram0_rtl_0|altsyncram_5i91:auto_generated|ram_block1a0~porta_address_reg0 ; sccb_dri:u_sccb_dri|addr[0]                 ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.419     ; 3.941      ;
; -3.356 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|altsyncram:Ram0_rtl_0|altsyncram_5i91:auto_generated|ram_block1a0~porta_address_reg0 ; sccb_dri:u_sccb_dri|addr[11]                ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.419     ; 3.939      ;
; -3.354 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|altsyncram:Ram0_rtl_0|altsyncram_5i91:auto_generated|ram_block1a0~porta_address_reg0 ; sccb_dri:u_sccb_dri|addr[15]                ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.419     ; 3.937      ;
; -3.354 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|altsyncram:Ram0_rtl_0|altsyncram_5i91:auto_generated|ram_block1a0~porta_address_reg0 ; sccb_dri:u_sccb_dri|addr[3]                 ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.419     ; 3.937      ;
; -3.347 ; sccb_dri:u_sccb_dri|sda_out                                                                                            ; sccb_dri:u_sccb_dri|sda_out                 ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.091     ; 4.258      ;
; -3.339 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|altsyncram:Ram0_rtl_0|altsyncram_5i91:auto_generated|ram_block1a0~porta_address_reg0 ; sccb_dri:u_sccb_dri|addr[13]                ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; 0.005      ; 4.346      ;
; -3.334 ; sccb_dri:u_sccb_dri|cnt[6]                                                                                             ; sccb_dri:u_sccb_dri|cnt[1]                  ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.074     ; 4.262      ;
; -3.334 ; sccb_dri:u_sccb_dri|cnt[6]                                                                                             ; sccb_dri:u_sccb_dri|cnt[5]                  ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.074     ; 4.262      ;
; -3.334 ; sccb_dri:u_sccb_dri|cnt[6]                                                                                             ; sccb_dri:u_sccb_dri|cnt[0]                  ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.074     ; 4.262      ;
; -3.334 ; sccb_dri:u_sccb_dri|cnt[6]                                                                                             ; sccb_dri:u_sccb_dri|cnt[2]                  ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.074     ; 4.262      ;
; -3.334 ; sccb_dri:u_sccb_dri|cnt[6]                                                                                             ; sccb_dri:u_sccb_dri|cnt[3]                  ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.074     ; 4.262      ;
; -3.334 ; sccb_dri:u_sccb_dri|cnt[6]                                                                                             ; sccb_dri:u_sccb_dri|cnt[4]                  ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.074     ; 4.262      ;
; -3.334 ; sccb_dri:u_sccb_dri|cnt[6]                                                                                             ; sccb_dri:u_sccb_dri|cnt[6]                  ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.074     ; 4.262      ;
; -3.320 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|altsyncram:Ram0_rtl_0|altsyncram_5i91:auto_generated|ram_block1a0~porta_address_reg0 ; sccb_dri:u_sccb_dri|addr[4]                 ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.419     ; 3.903      ;
; -3.317 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|altsyncram:Ram0_rtl_0|altsyncram_5i91:auto_generated|ram_block1a0~porta_address_reg0 ; sccb_dri:u_sccb_dri|addr[9]                 ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.419     ; 3.900      ;
; -3.317 ; sccb_dri:u_sccb_dri|cnt[3]                                                                                             ; sccb_dri:u_sccb_dri|cnt[1]                  ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.074     ; 4.245      ;
; -3.317 ; sccb_dri:u_sccb_dri|cnt[3]                                                                                             ; sccb_dri:u_sccb_dri|cnt[5]                  ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.074     ; 4.245      ;
; -3.317 ; sccb_dri:u_sccb_dri|cnt[3]                                                                                             ; sccb_dri:u_sccb_dri|cnt[0]                  ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.074     ; 4.245      ;
; -3.317 ; sccb_dri:u_sccb_dri|cnt[3]                                                                                             ; sccb_dri:u_sccb_dri|cnt[2]                  ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.074     ; 4.245      ;
; -3.317 ; sccb_dri:u_sccb_dri|cnt[3]                                                                                             ; sccb_dri:u_sccb_dri|cnt[3]                  ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.074     ; 4.245      ;
; -3.317 ; sccb_dri:u_sccb_dri|cnt[3]                                                                                             ; sccb_dri:u_sccb_dri|cnt[4]                  ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.074     ; 4.245      ;
; -3.317 ; sccb_dri:u_sccb_dri|cnt[3]                                                                                             ; sccb_dri:u_sccb_dri|cnt[6]                  ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.074     ; 4.245      ;
; -3.307 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|altsyncram:Ram0_rtl_0|altsyncram_5i91:auto_generated|ram_block1a0~porta_address_reg0 ; sccb_dri:u_sccb_dri|addr[14]                ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; 0.027      ; 4.336      ;
; -3.305 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|altsyncram:Ram0_rtl_0|altsyncram_5i91:auto_generated|ram_block1a0~porta_address_reg0 ; sccb_dri:u_sccb_dri|addr[12]                ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; 0.027      ; 4.334      ;
; -3.302 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|altsyncram:Ram0_rtl_0|altsyncram_5i91:auto_generated|ram_block1a0~porta_address_reg0 ; sccb_dri:u_sccb_dri|addr[10]                ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; 0.027      ; 4.331      ;
; -3.265 ; sccb_dri:u_sccb_dri|fsm_c.DATA_WR                                                                                      ; sccb_dri:u_sccb_dri|cnt[1]                  ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.073     ; 4.194      ;
; -3.265 ; sccb_dri:u_sccb_dri|fsm_c.DATA_WR                                                                                      ; sccb_dri:u_sccb_dri|cnt[5]                  ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.073     ; 4.194      ;
; -3.265 ; sccb_dri:u_sccb_dri|fsm_c.DATA_WR                                                                                      ; sccb_dri:u_sccb_dri|cnt[0]                  ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.073     ; 4.194      ;
; -3.265 ; sccb_dri:u_sccb_dri|fsm_c.DATA_WR                                                                                      ; sccb_dri:u_sccb_dri|cnt[2]                  ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.073     ; 4.194      ;
; -3.265 ; sccb_dri:u_sccb_dri|fsm_c.DATA_WR                                                                                      ; sccb_dri:u_sccb_dri|cnt[3]                  ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.073     ; 4.194      ;
; -3.265 ; sccb_dri:u_sccb_dri|fsm_c.DATA_WR                                                                                      ; sccb_dri:u_sccb_dri|cnt[4]                  ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.073     ; 4.194      ;
; -3.265 ; sccb_dri:u_sccb_dri|fsm_c.DATA_WR                                                                                      ; sccb_dri:u_sccb_dri|cnt[6]                  ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.073     ; 4.194      ;
; -3.217 ; sccb_dri:u_sccb_dri|cnt[2]                                                                                             ; sccb_dri:u_sccb_dri|sda_out                 ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; 0.367      ; 4.586      ;
; -3.215 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|altsyncram:Ram0_rtl_0|altsyncram_5i91:auto_generated|ram_block1a0~porta_address_reg0 ; sccb_dri:u_sccb_dri|data_wr[3]              ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; 0.027      ; 4.244      ;
; -3.189 ; sccb_dri:u_sccb_dri|cnt[0]                                                                                             ; sccb_dri:u_sccb_dri|sda_out                 ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; 0.367      ; 4.558      ;
; -3.148 ; sccb_dri:u_sccb_dri|fsm_c.ADDR8                                                                                        ; sccb_dri:u_sccb_dri|cnt[1]                  ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.073     ; 4.077      ;
; -3.148 ; sccb_dri:u_sccb_dri|fsm_c.ADDR8                                                                                        ; sccb_dri:u_sccb_dri|cnt[5]                  ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.073     ; 4.077      ;
; -3.148 ; sccb_dri:u_sccb_dri|fsm_c.ADDR8                                                                                        ; sccb_dri:u_sccb_dri|cnt[0]                  ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.073     ; 4.077      ;
; -3.148 ; sccb_dri:u_sccb_dri|fsm_c.ADDR8                                                                                        ; sccb_dri:u_sccb_dri|cnt[2]                  ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.073     ; 4.077      ;
; -3.148 ; sccb_dri:u_sccb_dri|fsm_c.ADDR8                                                                                        ; sccb_dri:u_sccb_dri|cnt[3]                  ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.073     ; 4.077      ;
; -3.148 ; sccb_dri:u_sccb_dri|fsm_c.ADDR8                                                                                        ; sccb_dri:u_sccb_dri|cnt[4]                  ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.073     ; 4.077      ;
; -3.148 ; sccb_dri:u_sccb_dri|fsm_c.ADDR8                                                                                        ; sccb_dri:u_sccb_dri|cnt[6]                  ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.073     ; 4.077      ;
; -3.143 ; sccb_dri:u_sccb_dri|cnt[5]                                                                                             ; sccb_dri:u_sccb_dri|cnt[1]                  ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.074     ; 4.071      ;
; -3.143 ; sccb_dri:u_sccb_dri|cnt[5]                                                                                             ; sccb_dri:u_sccb_dri|cnt[5]                  ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.074     ; 4.071      ;
; -3.143 ; sccb_dri:u_sccb_dri|cnt[5]                                                                                             ; sccb_dri:u_sccb_dri|cnt[0]                  ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.074     ; 4.071      ;
; -3.143 ; sccb_dri:u_sccb_dri|cnt[5]                                                                                             ; sccb_dri:u_sccb_dri|cnt[2]                  ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.074     ; 4.071      ;
; -3.143 ; sccb_dri:u_sccb_dri|cnt[5]                                                                                             ; sccb_dri:u_sccb_dri|cnt[3]                  ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.074     ; 4.071      ;
; -3.143 ; sccb_dri:u_sccb_dri|cnt[5]                                                                                             ; sccb_dri:u_sccb_dri|cnt[4]                  ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.074     ; 4.071      ;
; -3.143 ; sccb_dri:u_sccb_dri|cnt[5]                                                                                             ; sccb_dri:u_sccb_dri|cnt[6]                  ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.074     ; 4.071      ;
; -3.071 ; sccb_dri:u_sccb_dri|fsm_c.ADDR16                                                                                       ; sccb_dri:u_sccb_dri|cnt[1]                  ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.073     ; 4.000      ;
; -3.071 ; sccb_dri:u_sccb_dri|fsm_c.ADDR16                                                                                       ; sccb_dri:u_sccb_dri|cnt[5]                  ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.073     ; 4.000      ;
; -3.071 ; sccb_dri:u_sccb_dri|fsm_c.ADDR16                                                                                       ; sccb_dri:u_sccb_dri|cnt[0]                  ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.073     ; 4.000      ;
; -3.071 ; sccb_dri:u_sccb_dri|fsm_c.ADDR16                                                                                       ; sccb_dri:u_sccb_dri|cnt[2]                  ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.073     ; 4.000      ;
; -3.071 ; sccb_dri:u_sccb_dri|fsm_c.ADDR16                                                                                       ; sccb_dri:u_sccb_dri|cnt[3]                  ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.073     ; 4.000      ;
; -3.071 ; sccb_dri:u_sccb_dri|fsm_c.ADDR16                                                                                       ; sccb_dri:u_sccb_dri|cnt[4]                  ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.073     ; 4.000      ;
; -3.071 ; sccb_dri:u_sccb_dri|fsm_c.ADDR16                                                                                       ; sccb_dri:u_sccb_dri|cnt[6]                  ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.073     ; 4.000      ;
; -3.049 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|altsyncram:Ram0_rtl_0|altsyncram_5i91:auto_generated|ram_block1a0~porta_address_reg0 ; sccb_dri:u_sccb_dri|data_wr[2]              ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; 0.027      ; 4.078      ;
; -3.040 ; sccb_dri:u_sccb_dri|cnt[4]                                                                                             ; sccb_dri:u_sccb_dri|cnt[1]                  ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.074     ; 3.968      ;
; -3.040 ; sccb_dri:u_sccb_dri|cnt[4]                                                                                             ; sccb_dri:u_sccb_dri|cnt[5]                  ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.074     ; 3.968      ;
; -3.040 ; sccb_dri:u_sccb_dri|cnt[4]                                                                                             ; sccb_dri:u_sccb_dri|cnt[0]                  ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.074     ; 3.968      ;
; -3.040 ; sccb_dri:u_sccb_dri|cnt[4]                                                                                             ; sccb_dri:u_sccb_dri|cnt[2]                  ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.074     ; 3.968      ;
; -3.040 ; sccb_dri:u_sccb_dri|cnt[4]                                                                                             ; sccb_dri:u_sccb_dri|cnt[3]                  ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.074     ; 3.968      ;
; -3.040 ; sccb_dri:u_sccb_dri|cnt[4]                                                                                             ; sccb_dri:u_sccb_dri|cnt[4]                  ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.074     ; 3.968      ;
; -3.040 ; sccb_dri:u_sccb_dri|cnt[4]                                                                                             ; sccb_dri:u_sccb_dri|cnt[6]                  ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.074     ; 3.968      ;
; -3.009 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|altsyncram:Ram0_rtl_0|altsyncram_5i91:auto_generated|ram_block1a0~porta_address_reg0 ; sccb_dri:u_sccb_dri|data_wr[1]              ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; 0.027      ; 4.038      ;
; -3.007 ; sccb_dri:u_sccb_dri|cnt[3]                                                                                             ; sccb_dri:u_sccb_dri|sda_out                 ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; 0.367      ; 4.376      ;
; -2.965 ; sccb_dri:u_sccb_dri|cnt[1]                                                                                             ; sccb_dri:u_sccb_dri|sda_out                 ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; 0.367      ; 4.334      ;
; -2.937 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[5]                                                                    ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|sccb_exec ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.081     ; 3.858      ;
; -2.932 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[8]                                                                    ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|sccb_exec ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.081     ; 3.853      ;
; -2.924 ; sccb_dri:u_sccb_dri|fsm_c.DATA_WR                                                                                      ; sccb_dri:u_sccb_dri|scl                     ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.089     ; 3.837      ;
; -2.903 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|altsyncram:Ram0_rtl_0|altsyncram_5i91:auto_generated|ram_block1a0~porta_address_reg0 ; sccb_dri:u_sccb_dri|addr[8]                 ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; 0.027      ; 3.932      ;
; -2.903 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|altsyncram:Ram0_rtl_0|altsyncram_5i91:auto_generated|ram_block1a0~porta_address_reg0 ; sccb_dri:u_sccb_dri|data_wr[5]              ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; 0.027      ; 3.932      ;
; -2.890 ; sccb_dri:u_sccb_dri|cnt[4]                                                                                             ; sccb_dri:u_sccb_dri|sda_out                 ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; 0.367      ; 4.259      ;
; -2.869 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|altsyncram:Ram0_rtl_0|altsyncram_5i91:auto_generated|ram_block1a0~porta_address_reg0 ; sccb_dri:u_sccb_dri|data_wr[4]              ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; 0.027      ; 3.898      ;
; -2.869 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|altsyncram:Ram0_rtl_0|altsyncram_5i91:auto_generated|ram_block1a0~porta_address_reg0 ; sccb_dri:u_sccb_dri|data_wr[0]              ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; 0.027      ; 3.898      ;
; -2.869 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|altsyncram:Ram0_rtl_0|altsyncram_5i91:auto_generated|ram_block1a0~porta_address_reg0 ; sccb_dri:u_sccb_dri|data_wr[7]              ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; 0.027      ; 3.898      ;
; -2.867 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|altsyncram:Ram0_rtl_0|altsyncram_5i91:auto_generated|ram_block1a0~porta_address_reg0 ; sccb_dri:u_sccb_dri|data_wr[6]              ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; 0.027      ; 3.896      ;
; -2.844 ; sccb_dri:u_sccb_dri|fsm_c.DATA_WR                                                                                      ; sccb_dri:u_sccb_dri|st_done                 ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.073     ; 3.773      ;
; -2.807 ; sccb_dri:u_sccb_dri|fsm_c.ADDR8                                                                                        ; sccb_dri:u_sccb_dri|scl                     ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.089     ; 3.720      ;
; -2.805 ; sccb_dri:u_sccb_dri|cnt[6]                                                                                             ; sccb_dri:u_sccb_dri|sda_out                 ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; 0.367      ; 4.174      ;
; -2.761 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[6]                                                                    ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|sccb_exec ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.081     ; 3.682      ;
; -2.755 ; sccb_dri:u_sccb_dri|cnt[5]                                                                                             ; sccb_dri:u_sccb_dri|sda_out                 ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; 0.367      ; 4.124      ;
; -2.730 ; sccb_dri:u_sccb_dri|fsm_c.ADDR16                                                                                       ; sccb_dri:u_sccb_dri|scl                     ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.089     ; 3.643      ;
; -2.727 ; sccb_dri:u_sccb_dri|fsm_c.ADDR8                                                                                        ; sccb_dri:u_sccb_dri|st_done                 ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.073     ; 3.656      ;
; -2.720 ; sccb_dri:u_sccb_dri|data_wr[5]                                                                                         ; sccb_dri:u_sccb_dri|sda_out                 ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.103     ; 3.619      ;
; -2.679 ; sccb_dri:u_sccb_dri|data_wr[7]                                                                                         ; sccb_dri:u_sccb_dri|sda_out                 ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.103     ; 3.578      ;
; -2.672 ; sccb_dri:u_sccb_dri|data_wr[6]                                                                                         ; sccb_dri:u_sccb_dri|sda_out                 ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.103     ; 3.571      ;
; -2.671 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[11]                                                                   ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|sccb_exec ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.081     ; 3.592      ;
; -2.655 ; sccb_dri:u_sccb_dri|data_wr[2]                                                                                         ; sccb_dri:u_sccb_dri|sda_out                 ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.103     ; 3.554      ;
; -2.650 ; sccb_dri:u_sccb_dri|fsm_c.ADDR16                                                                                       ; sccb_dri:u_sccb_dri|st_done                 ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.073     ; 3.579      ;
; -2.637 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[7]                                                                    ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|sccb_exec ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.081     ; 3.558      ;
; -2.607 ; sccb_dri:u_sccb_dri|fsm_c.WR_ADDR                                                                                      ; sccb_dri:u_sccb_dri|sda_dir                 ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.060     ; 3.549      ;
; -2.593 ; sccb_dri:u_sccb_dri|cnt[0]                                                                                             ; sccb_dri:u_sccb_dri|cnt[1]                  ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.074     ; 3.521      ;
; -2.593 ; sccb_dri:u_sccb_dri|cnt[0]                                                                                             ; sccb_dri:u_sccb_dri|cnt[5]                  ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.074     ; 3.521      ;
; -2.593 ; sccb_dri:u_sccb_dri|cnt[0]                                                                                             ; sccb_dri:u_sccb_dri|cnt[0]                  ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.074     ; 3.521      ;
+--------+------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                        ; To Node                                                                                                                                            ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; -2.987 ; sccb_dri:u_sccb_dri|cnt[0]                                                                                                                       ; sccb_dri:u_sccb_dri|sccb_done                                                                                                                      ; sccb_dri:u_sccb_dri|dri_clk                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.092     ; 1.847      ;
; -2.904 ; sccb_dri:u_sccb_dri|cnt[2]                                                                                                                       ; sccb_dri:u_sccb_dri|sccb_done                                                                                                                      ; sccb_dri:u_sccb_dri|dri_clk                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.092     ; 1.764      ;
; -2.694 ; sccb_dri:u_sccb_dri|cnt[3]                                                                                                                       ; sccb_dri:u_sccb_dri|sccb_done                                                                                                                      ; sccb_dri:u_sccb_dri|dri_clk                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.092     ; 1.554      ;
; -2.668 ; sccb_dri:u_sccb_dri|cnt[6]                                                                                                                       ; sccb_dri:u_sccb_dri|sccb_done                                                                                                                      ; sccb_dri:u_sccb_dri|dri_clk                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.092     ; 1.528      ;
; -2.577 ; sccb_dri:u_sccb_dri|cnt[4]                                                                                                                       ; sccb_dri:u_sccb_dri|sccb_done                                                                                                                      ; sccb_dri:u_sccb_dri|dri_clk                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.092     ; 1.437      ;
; -2.530 ; sccb_dri:u_sccb_dri|cnt[5]                                                                                                                       ; sccb_dri:u_sccb_dri|sccb_done                                                                                                                      ; sccb_dri:u_sccb_dri|dri_clk                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.092     ; 1.390      ;
; -2.445 ; sccb_dri:u_sccb_dri|fsm_c.STOP                                                                                                                   ; sccb_dri:u_sccb_dri|sccb_done                                                                                                                      ; sccb_dri:u_sccb_dri|dri_clk                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.092     ; 1.305      ;
; -2.364 ; sccb_dri:u_sccb_dri|cnt[1]                                                                                                                       ; sccb_dri:u_sccb_dri|sccb_done                                                                                                                      ; sccb_dri:u_sccb_dri|dri_clk                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -2.092     ; 1.224      ;
; 0.057  ; sccb_dri:u_sccb_dri|dri_clk                                                                                                                      ; sccb_dri:u_sccb_dri|dri_clk                                                                                                                        ; sccb_dri:u_sccb_dri|dri_clk                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.101      ; 0.736      ;
; 0.523  ; sccb_dri:u_sccb_dri|dri_clk                                                                                                                      ; sccb_dri:u_sccb_dri|dri_clk                                                                                                                        ; sccb_dri:u_sccb_dri|dri_clk                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.101      ; 0.770      ;
; 5.859  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|delayed_wrptr_g[0]  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdemp_eq_comp_lsb_aeb ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.161     ; 3.982      ;
; 6.361  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|delayed_wrptr_g[2]  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdemp_eq_comp_lsb_aeb ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.161     ; 3.480      ;
; 6.586  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|delayed_wrptr_g[6]  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdemp_eq_comp_msb_aeb ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.162     ; 3.254      ;
; 6.727  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|delayed_wrptr_g[5]  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdemp_eq_comp_lsb_aeb ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.161     ; 3.114      ;
; 6.967  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|delayed_wrptr_g[10] ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdemp_eq_comp_msb_aeb ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.162     ; 2.873      ;
; 7.016  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|delayed_wrptr_g[1]  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdemp_eq_comp_lsb_aeb ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.161     ; 2.825      ;
; 7.094  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|delayed_wrptr_g[4]  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdemp_eq_comp_lsb_aeb ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.161     ; 2.747      ;
; 7.106  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|delayed_wrptr_g[9]  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdemp_eq_comp_msb_aeb ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.162     ; 2.734      ;
; 7.282  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|delayed_wrptr_g[3]  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdemp_eq_comp_lsb_aeb ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.161     ; 2.559      ;
; 7.334  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|delayed_wrptr_g[8]  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdemp_eq_comp_msb_aeb ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.162     ; 2.506      ;
; 7.632  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|delayed_wrptr_g[7]  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdemp_eq_comp_msb_aeb ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.162     ; 2.208      ;
; 8.606  ; mode_selector:u_mode_selector|proc_cnt[0]                                                                                                        ; vga_disp:comb_11|pix_data[0]                                                                                                                       ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.298     ; 9.048      ;
; 8.606  ; mode_selector:u_mode_selector|proc_cnt[0]                                                                                                        ; vga_disp:comb_11|pix_data[2]                                                                                                                       ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.298     ; 9.048      ;
; 8.607  ; mode_selector:u_mode_selector|proc_cnt[0]                                                                                                        ; vga_disp:comb_11|pix_data[1]                                                                                                                       ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.298     ; 9.047      ;
; 8.608  ; mode_selector:u_mode_selector|proc_cnt[0]                                                                                                        ; vga_disp:comb_11|pix_data[3]                                                                                                                       ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.303     ; 9.041      ;
; 8.608  ; mode_selector:u_mode_selector|proc_cnt[0]                                                                                                        ; vga_disp:comb_11|pix_data[4]                                                                                                                       ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.298     ; 9.046      ;
; 8.609  ; mode_selector:u_mode_selector|proc_cnt[0]                                                                                                        ; vga_disp:comb_11|pix_data[10]                                                                                                                      ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.298     ; 9.045      ;
; 8.609  ; mode_selector:u_mode_selector|proc_cnt[0]                                                                                                        ; vga_disp:comb_11|pix_data[12]                                                                                                                      ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.303     ; 9.040      ;
; 8.610  ; mode_selector:u_mode_selector|proc_cnt[0]                                                                                                        ; vga_disp:comb_11|pix_data[6]                                                                                                                       ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.298     ; 9.044      ;
; 8.610  ; mode_selector:u_mode_selector|proc_cnt[0]                                                                                                        ; vga_disp:comb_11|pix_data[7]                                                                                                                       ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.298     ; 9.044      ;
; 8.610  ; mode_selector:u_mode_selector|proc_cnt[0]                                                                                                        ; vga_disp:comb_11|pix_data[14]                                                                                                                      ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.303     ; 9.039      ;
; 8.611  ; mode_selector:u_mode_selector|proc_cnt[0]                                                                                                        ; vga_disp:comb_11|pix_data[5]                                                                                                                       ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.298     ; 9.043      ;
; 8.611  ; mode_selector:u_mode_selector|proc_cnt[0]                                                                                                        ; vga_disp:comb_11|pix_data[11]                                                                                                                      ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.303     ; 9.038      ;
; 8.612  ; mode_selector:u_mode_selector|proc_cnt[0]                                                                                                        ; vga_disp:comb_11|pix_data[15]                                                                                                                      ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.303     ; 9.037      ;
; 8.613  ; mode_selector:u_mode_selector|proc_cnt[0]                                                                                                        ; vga_disp:comb_11|pix_data[9]                                                                                                                       ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.303     ; 9.036      ;
; 8.614  ; mode_selector:u_mode_selector|proc_cnt[0]                                                                                                        ; vga_disp:comb_11|pix_data[13]                                                                                                                      ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.303     ; 9.035      ;
; 8.615  ; mode_selector:u_mode_selector|proc_cnt[0]                                                                                                        ; vga_disp:comb_11|pix_data[8]                                                                                                                       ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.303     ; 9.034      ;
; 8.656  ; mode_selector:u_mode_selector|proc_cnt[3]                                                                                                        ; vga_disp:comb_11|pix_data[0]                                                                                                                       ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.298     ; 8.998      ;
; 8.656  ; mode_selector:u_mode_selector|proc_cnt[3]                                                                                                        ; vga_disp:comb_11|pix_data[2]                                                                                                                       ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.298     ; 8.998      ;
; 8.657  ; mode_selector:u_mode_selector|proc_cnt[3]                                                                                                        ; vga_disp:comb_11|pix_data[1]                                                                                                                       ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.298     ; 8.997      ;
; 8.658  ; mode_selector:u_mode_selector|proc_cnt[3]                                                                                                        ; vga_disp:comb_11|pix_data[3]                                                                                                                       ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.303     ; 8.991      ;
; 8.658  ; mode_selector:u_mode_selector|proc_cnt[3]                                                                                                        ; vga_disp:comb_11|pix_data[4]                                                                                                                       ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.298     ; 8.996      ;
; 8.659  ; mode_selector:u_mode_selector|proc_cnt[3]                                                                                                        ; vga_disp:comb_11|pix_data[10]                                                                                                                      ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.298     ; 8.995      ;
; 8.659  ; mode_selector:u_mode_selector|proc_cnt[3]                                                                                                        ; vga_disp:comb_11|pix_data[12]                                                                                                                      ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.303     ; 8.990      ;
; 8.660  ; mode_selector:u_mode_selector|proc_cnt[3]                                                                                                        ; vga_disp:comb_11|pix_data[6]                                                                                                                       ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.298     ; 8.994      ;
; 8.660  ; mode_selector:u_mode_selector|proc_cnt[3]                                                                                                        ; vga_disp:comb_11|pix_data[7]                                                                                                                       ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.298     ; 8.994      ;
; 8.660  ; mode_selector:u_mode_selector|proc_cnt[3]                                                                                                        ; vga_disp:comb_11|pix_data[14]                                                                                                                      ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.303     ; 8.989      ;
; 8.661  ; mode_selector:u_mode_selector|proc_cnt[3]                                                                                                        ; vga_disp:comb_11|pix_data[5]                                                                                                                       ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.298     ; 8.993      ;
; 8.661  ; mode_selector:u_mode_selector|proc_cnt[3]                                                                                                        ; vga_disp:comb_11|pix_data[11]                                                                                                                      ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.303     ; 8.988      ;
; 8.662  ; mode_selector:u_mode_selector|proc_cnt[3]                                                                                                        ; vga_disp:comb_11|pix_data[15]                                                                                                                      ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.303     ; 8.987      ;
; 8.663  ; mode_selector:u_mode_selector|proc_cnt[3]                                                                                                        ; vga_disp:comb_11|pix_data[9]                                                                                                                       ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.303     ; 8.986      ;
; 8.664  ; mode_selector:u_mode_selector|proc_cnt[3]                                                                                                        ; vga_disp:comb_11|pix_data[13]                                                                                                                      ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.303     ; 8.985      ;
; 8.665  ; mode_selector:u_mode_selector|proc_cnt[3]                                                                                                        ; vga_disp:comb_11|pix_data[8]                                                                                                                       ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.303     ; 8.984      ;
; 8.819  ; mode_selector:u_mode_selector|proc_cnt[1]                                                                                                        ; vga_disp:comb_11|pix_data[0]                                                                                                                       ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.298     ; 8.835      ;
; 8.819  ; mode_selector:u_mode_selector|proc_cnt[1]                                                                                                        ; vga_disp:comb_11|pix_data[2]                                                                                                                       ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.298     ; 8.835      ;
; 8.820  ; mode_selector:u_mode_selector|proc_cnt[1]                                                                                                        ; vga_disp:comb_11|pix_data[1]                                                                                                                       ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.298     ; 8.834      ;
; 8.821  ; mode_selector:u_mode_selector|proc_cnt[1]                                                                                                        ; vga_disp:comb_11|pix_data[3]                                                                                                                       ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.303     ; 8.828      ;
; 8.821  ; mode_selector:u_mode_selector|proc_cnt[1]                                                                                                        ; vga_disp:comb_11|pix_data[4]                                                                                                                       ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.298     ; 8.833      ;
; 8.822  ; mode_selector:u_mode_selector|proc_cnt[1]                                                                                                        ; vga_disp:comb_11|pix_data[10]                                                                                                                      ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.298     ; 8.832      ;
; 8.822  ; mode_selector:u_mode_selector|proc_cnt[1]                                                                                                        ; vga_disp:comb_11|pix_data[12]                                                                                                                      ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.303     ; 8.827      ;
; 8.823  ; mode_selector:u_mode_selector|proc_cnt[1]                                                                                                        ; vga_disp:comb_11|pix_data[6]                                                                                                                       ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.298     ; 8.831      ;
; 8.823  ; mode_selector:u_mode_selector|proc_cnt[1]                                                                                                        ; vga_disp:comb_11|pix_data[7]                                                                                                                       ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.298     ; 8.831      ;
; 8.823  ; mode_selector:u_mode_selector|proc_cnt[1]                                                                                                        ; vga_disp:comb_11|pix_data[14]                                                                                                                      ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.303     ; 8.826      ;
; 8.824  ; mode_selector:u_mode_selector|proc_cnt[1]                                                                                                        ; vga_disp:comb_11|pix_data[5]                                                                                                                       ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.298     ; 8.830      ;
; 8.824  ; mode_selector:u_mode_selector|proc_cnt[1]                                                                                                        ; vga_disp:comb_11|pix_data[11]                                                                                                                      ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.303     ; 8.825      ;
; 8.825  ; mode_selector:u_mode_selector|proc_cnt[1]                                                                                                        ; vga_disp:comb_11|pix_data[15]                                                                                                                      ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.303     ; 8.824      ;
; 8.826  ; mode_selector:u_mode_selector|proc_cnt[1]                                                                                                        ; vga_disp:comb_11|pix_data[9]                                                                                                                       ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.303     ; 8.823      ;
; 8.827  ; mode_selector:u_mode_selector|proc_cnt[1]                                                                                                        ; vga_disp:comb_11|pix_data[13]                                                                                                                      ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.303     ; 8.822      ;
; 8.828  ; mode_selector:u_mode_selector|proc_cnt[1]                                                                                                        ; vga_disp:comb_11|pix_data[8]                                                                                                                       ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.303     ; 8.821      ;
; 8.935  ; mode_selector:u_mode_selector|proc_cnt[2]                                                                                                        ; vga_disp:comb_11|pix_data[0]                                                                                                                       ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.298     ; 8.719      ;
; 8.935  ; mode_selector:u_mode_selector|proc_cnt[2]                                                                                                        ; vga_disp:comb_11|pix_data[2]                                                                                                                       ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.298     ; 8.719      ;
; 8.936  ; mode_selector:u_mode_selector|proc_cnt[2]                                                                                                        ; vga_disp:comb_11|pix_data[1]                                                                                                                       ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.298     ; 8.718      ;
; 8.937  ; mode_selector:u_mode_selector|proc_cnt[2]                                                                                                        ; vga_disp:comb_11|pix_data[3]                                                                                                                       ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.303     ; 8.712      ;
; 8.937  ; mode_selector:u_mode_selector|proc_cnt[2]                                                                                                        ; vga_disp:comb_11|pix_data[4]                                                                                                                       ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.298     ; 8.717      ;
; 8.938  ; mode_selector:u_mode_selector|proc_cnt[2]                                                                                                        ; vga_disp:comb_11|pix_data[10]                                                                                                                      ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.298     ; 8.716      ;
; 8.938  ; mode_selector:u_mode_selector|proc_cnt[2]                                                                                                        ; vga_disp:comb_11|pix_data[12]                                                                                                                      ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.303     ; 8.711      ;
; 8.939  ; mode_selector:u_mode_selector|proc_cnt[2]                                                                                                        ; vga_disp:comb_11|pix_data[6]                                                                                                                       ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.298     ; 8.715      ;
; 8.939  ; mode_selector:u_mode_selector|proc_cnt[2]                                                                                                        ; vga_disp:comb_11|pix_data[7]                                                                                                                       ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.298     ; 8.715      ;
; 8.939  ; mode_selector:u_mode_selector|proc_cnt[2]                                                                                                        ; vga_disp:comb_11|pix_data[14]                                                                                                                      ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.303     ; 8.710      ;
; 8.940  ; mode_selector:u_mode_selector|proc_cnt[2]                                                                                                        ; vga_disp:comb_11|pix_data[5]                                                                                                                       ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.298     ; 8.714      ;
; 8.940  ; mode_selector:u_mode_selector|proc_cnt[2]                                                                                                        ; vga_disp:comb_11|pix_data[11]                                                                                                                      ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.303     ; 8.709      ;
; 8.941  ; mode_selector:u_mode_selector|proc_cnt[2]                                                                                                        ; vga_disp:comb_11|pix_data[15]                                                                                                                      ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.303     ; 8.708      ;
; 8.942  ; mode_selector:u_mode_selector|proc_cnt[2]                                                                                                        ; vga_disp:comb_11|pix_data[9]                                                                                                                       ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.303     ; 8.707      ;
; 8.943  ; mode_selector:u_mode_selector|proc_cnt[2]                                                                                                        ; vga_disp:comb_11|pix_data[13]                                                                                                                      ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.303     ; 8.706      ;
; 8.944  ; mode_selector:u_mode_selector|proc_cnt[2]                                                                                                        ; vga_disp:comb_11|pix_data[8]                                                                                                                       ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.303     ; 8.705      ;
; 9.394  ; mode_selector:u_mode_selector|disp_cnt[2]                                                                                                        ; vga_disp:comb_11|pix_data[0]                                                                                                                       ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.331     ; 8.227      ;
; 9.394  ; mode_selector:u_mode_selector|disp_cnt[2]                                                                                                        ; vga_disp:comb_11|pix_data[2]                                                                                                                       ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.331     ; 8.227      ;
; 9.395  ; mode_selector:u_mode_selector|disp_cnt[2]                                                                                                        ; vga_disp:comb_11|pix_data[1]                                                                                                                       ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.331     ; 8.226      ;
; 9.396  ; mode_selector:u_mode_selector|disp_cnt[2]                                                                                                        ; vga_disp:comb_11|pix_data[3]                                                                                                                       ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.336     ; 8.220      ;
; 9.396  ; mode_selector:u_mode_selector|disp_cnt[2]                                                                                                        ; vga_disp:comb_11|pix_data[4]                                                                                                                       ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.331     ; 8.225      ;
; 9.397  ; mode_selector:u_mode_selector|disp_cnt[2]                                                                                                        ; vga_disp:comb_11|pix_data[10]                                                                                                                      ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.331     ; 8.224      ;
; 9.397  ; mode_selector:u_mode_selector|disp_cnt[2]                                                                                                        ; vga_disp:comb_11|pix_data[12]                                                                                                                      ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.336     ; 8.219      ;
; 9.398  ; mode_selector:u_mode_selector|disp_cnt[2]                                                                                                        ; vga_disp:comb_11|pix_data[6]                                                                                                                       ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.331     ; 8.223      ;
; 9.398  ; mode_selector:u_mode_selector|disp_cnt[2]                                                                                                        ; vga_disp:comb_11|pix_data[7]                                                                                                                       ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.331     ; 8.223      ;
; 9.398  ; mode_selector:u_mode_selector|disp_cnt[2]                                                                                                        ; vga_disp:comb_11|pix_data[14]                                                                                                                      ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.336     ; 8.218      ;
; 9.399  ; mode_selector:u_mode_selector|disp_cnt[2]                                                                                                        ; vga_disp:comb_11|pix_data[5]                                                                                                                       ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.331     ; 8.222      ;
; 9.399  ; mode_selector:u_mode_selector|disp_cnt[2]                                                                                                        ; vga_disp:comb_11|pix_data[11]                                                                                                                      ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.336     ; 8.217      ;
; 9.400  ; mode_selector:u_mode_selector|disp_cnt[2]                                                                                                        ; vga_disp:comb_11|pix_data[15]                                                                                                                      ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.336     ; 8.216      ;
; 9.401  ; mode_selector:u_mode_selector|disp_cnt[2]                                                                                                        ; vga_disp:comb_11|pix_data[9]                                                                                                                       ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.336     ; 8.215      ;
; 9.402  ; mode_selector:u_mode_selector|disp_cnt[2]                                                                                                        ; vga_disp:comb_11|pix_data[13]                                                                                                                      ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.336     ; 8.214      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'sys_clk'                                                                                            ;
+--------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; 15.535 ; key:u_key|delay_cnt[6]  ; key:u_key|delay_cnt[9]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.072     ; 4.395      ;
; 15.535 ; key:u_key|delay_cnt[6]  ; key:u_key|delay_cnt[8]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.072     ; 4.395      ;
; 15.535 ; key:u_key|delay_cnt[6]  ; key:u_key|delay_cnt[0]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.072     ; 4.395      ;
; 15.535 ; key:u_key|delay_cnt[6]  ; key:u_key|delay_cnt[1]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.072     ; 4.395      ;
; 15.535 ; key:u_key|delay_cnt[6]  ; key:u_key|delay_cnt[2]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.072     ; 4.395      ;
; 15.535 ; key:u_key|delay_cnt[6]  ; key:u_key|delay_cnt[3]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.072     ; 4.395      ;
; 15.535 ; key:u_key|delay_cnt[6]  ; key:u_key|delay_cnt[4]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.072     ; 4.395      ;
; 15.535 ; key:u_key|delay_cnt[6]  ; key:u_key|delay_cnt[5]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.072     ; 4.395      ;
; 15.535 ; key:u_key|delay_cnt[6]  ; key:u_key|delay_cnt[6]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.072     ; 4.395      ;
; 15.535 ; key:u_key|delay_cnt[6]  ; key:u_key|delay_cnt[7]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.072     ; 4.395      ;
; 15.769 ; key:u_key|delay_cnt[6]  ; key:u_key|key_value[2]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.060     ; 4.173      ;
; 15.769 ; key:u_key|delay_cnt[6]  ; key:u_key|key_value[1]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.060     ; 4.173      ;
; 15.769 ; key:u_key|delay_cnt[6]  ; key:u_key|key_value[0]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.060     ; 4.173      ;
; 15.860 ; key:u_key|delay_cnt[8]  ; key:u_key|delay_cnt[9]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.072     ; 4.070      ;
; 15.860 ; key:u_key|delay_cnt[8]  ; key:u_key|delay_cnt[8]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.072     ; 4.070      ;
; 15.860 ; key:u_key|delay_cnt[8]  ; key:u_key|delay_cnt[0]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.072     ; 4.070      ;
; 15.860 ; key:u_key|delay_cnt[8]  ; key:u_key|delay_cnt[1]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.072     ; 4.070      ;
; 15.860 ; key:u_key|delay_cnt[8]  ; key:u_key|delay_cnt[2]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.072     ; 4.070      ;
; 15.860 ; key:u_key|delay_cnt[8]  ; key:u_key|delay_cnt[3]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.072     ; 4.070      ;
; 15.860 ; key:u_key|delay_cnt[8]  ; key:u_key|delay_cnt[4]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.072     ; 4.070      ;
; 15.860 ; key:u_key|delay_cnt[8]  ; key:u_key|delay_cnt[5]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.072     ; 4.070      ;
; 15.860 ; key:u_key|delay_cnt[8]  ; key:u_key|delay_cnt[6]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.072     ; 4.070      ;
; 15.860 ; key:u_key|delay_cnt[8]  ; key:u_key|delay_cnt[7]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.072     ; 4.070      ;
; 15.869 ; key:u_key|delay_cnt[7]  ; key:u_key|delay_cnt[9]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.072     ; 4.061      ;
; 15.869 ; key:u_key|delay_cnt[7]  ; key:u_key|delay_cnt[8]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.072     ; 4.061      ;
; 15.869 ; key:u_key|delay_cnt[7]  ; key:u_key|delay_cnt[0]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.072     ; 4.061      ;
; 15.869 ; key:u_key|delay_cnt[7]  ; key:u_key|delay_cnt[1]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.072     ; 4.061      ;
; 15.869 ; key:u_key|delay_cnt[7]  ; key:u_key|delay_cnt[2]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.072     ; 4.061      ;
; 15.869 ; key:u_key|delay_cnt[7]  ; key:u_key|delay_cnt[3]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.072     ; 4.061      ;
; 15.869 ; key:u_key|delay_cnt[7]  ; key:u_key|delay_cnt[4]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.072     ; 4.061      ;
; 15.869 ; key:u_key|delay_cnt[7]  ; key:u_key|delay_cnt[5]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.072     ; 4.061      ;
; 15.869 ; key:u_key|delay_cnt[7]  ; key:u_key|delay_cnt[6]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.072     ; 4.061      ;
; 15.869 ; key:u_key|delay_cnt[7]  ; key:u_key|delay_cnt[7]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.072     ; 4.061      ;
; 15.917 ; key:u_key|delay_cnt[11] ; key:u_key|delay_cnt[9]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.084     ; 4.001      ;
; 15.917 ; key:u_key|delay_cnt[11] ; key:u_key|delay_cnt[8]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.084     ; 4.001      ;
; 15.917 ; key:u_key|delay_cnt[11] ; key:u_key|delay_cnt[0]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.084     ; 4.001      ;
; 15.917 ; key:u_key|delay_cnt[11] ; key:u_key|delay_cnt[1]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.084     ; 4.001      ;
; 15.917 ; key:u_key|delay_cnt[11] ; key:u_key|delay_cnt[2]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.084     ; 4.001      ;
; 15.917 ; key:u_key|delay_cnt[11] ; key:u_key|delay_cnt[3]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.084     ; 4.001      ;
; 15.917 ; key:u_key|delay_cnt[11] ; key:u_key|delay_cnt[4]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.084     ; 4.001      ;
; 15.917 ; key:u_key|delay_cnt[11] ; key:u_key|delay_cnt[5]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.084     ; 4.001      ;
; 15.917 ; key:u_key|delay_cnt[11] ; key:u_key|delay_cnt[6]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.084     ; 4.001      ;
; 15.917 ; key:u_key|delay_cnt[11] ; key:u_key|delay_cnt[7]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.084     ; 4.001      ;
; 15.918 ; key:u_key|delay_cnt[13] ; key:u_key|delay_cnt[9]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.084     ; 4.000      ;
; 15.918 ; key:u_key|delay_cnt[13] ; key:u_key|delay_cnt[8]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.084     ; 4.000      ;
; 15.918 ; key:u_key|delay_cnt[13] ; key:u_key|delay_cnt[0]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.084     ; 4.000      ;
; 15.918 ; key:u_key|delay_cnt[13] ; key:u_key|delay_cnt[1]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.084     ; 4.000      ;
; 15.918 ; key:u_key|delay_cnt[13] ; key:u_key|delay_cnt[2]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.084     ; 4.000      ;
; 15.918 ; key:u_key|delay_cnt[13] ; key:u_key|delay_cnt[3]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.084     ; 4.000      ;
; 15.918 ; key:u_key|delay_cnt[13] ; key:u_key|delay_cnt[4]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.084     ; 4.000      ;
; 15.918 ; key:u_key|delay_cnt[13] ; key:u_key|delay_cnt[5]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.084     ; 4.000      ;
; 15.918 ; key:u_key|delay_cnt[13] ; key:u_key|delay_cnt[6]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.084     ; 4.000      ;
; 15.918 ; key:u_key|delay_cnt[13] ; key:u_key|delay_cnt[7]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.084     ; 4.000      ;
; 15.953 ; key:u_key|delay_cnt[3]  ; key:u_key|key_value[2]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.060     ; 3.989      ;
; 15.953 ; key:u_key|delay_cnt[3]  ; key:u_key|key_value[1]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.060     ; 3.989      ;
; 15.953 ; key:u_key|delay_cnt[3]  ; key:u_key|key_value[0]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.060     ; 3.989      ;
; 16.003 ; key:u_key|delay_cnt[6]  ; key:u_key|delay_cnt[15] ; sys_clk      ; sys_clk     ; 20.000       ; -0.061     ; 3.938      ;
; 16.003 ; key:u_key|delay_cnt[6]  ; key:u_key|delay_cnt[18] ; sys_clk      ; sys_clk     ; 20.000       ; -0.061     ; 3.938      ;
; 16.003 ; key:u_key|delay_cnt[6]  ; key:u_key|delay_cnt[19] ; sys_clk      ; sys_clk     ; 20.000       ; -0.061     ; 3.938      ;
; 16.003 ; key:u_key|delay_cnt[6]  ; key:u_key|delay_cnt[17] ; sys_clk      ; sys_clk     ; 20.000       ; -0.061     ; 3.938      ;
; 16.003 ; key:u_key|delay_cnt[6]  ; key:u_key|delay_cnt[16] ; sys_clk      ; sys_clk     ; 20.000       ; -0.061     ; 3.938      ;
; 16.003 ; key:u_key|delay_cnt[6]  ; key:u_key|delay_cnt[14] ; sys_clk      ; sys_clk     ; 20.000       ; -0.061     ; 3.938      ;
; 16.003 ; key:u_key|delay_cnt[6]  ; key:u_key|delay_cnt[13] ; sys_clk      ; sys_clk     ; 20.000       ; -0.061     ; 3.938      ;
; 16.003 ; key:u_key|delay_cnt[6]  ; key:u_key|delay_cnt[12] ; sys_clk      ; sys_clk     ; 20.000       ; -0.061     ; 3.938      ;
; 16.003 ; key:u_key|delay_cnt[6]  ; key:u_key|delay_cnt[11] ; sys_clk      ; sys_clk     ; 20.000       ; -0.061     ; 3.938      ;
; 16.003 ; key:u_key|delay_cnt[6]  ; key:u_key|delay_cnt[10] ; sys_clk      ; sys_clk     ; 20.000       ; -0.061     ; 3.938      ;
; 16.094 ; key:u_key|delay_cnt[8]  ; key:u_key|key_value[2]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.060     ; 3.848      ;
; 16.094 ; key:u_key|delay_cnt[8]  ; key:u_key|key_value[1]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.060     ; 3.848      ;
; 16.094 ; key:u_key|delay_cnt[8]  ; key:u_key|key_value[0]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.060     ; 3.848      ;
; 16.103 ; key:u_key|delay_cnt[7]  ; key:u_key|key_value[2]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.060     ; 3.839      ;
; 16.103 ; key:u_key|delay_cnt[7]  ; key:u_key|key_value[1]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.060     ; 3.839      ;
; 16.103 ; key:u_key|delay_cnt[7]  ; key:u_key|key_value[0]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.060     ; 3.839      ;
; 16.134 ; key:u_key|key_data_r[0] ; key:u_key|delay_cnt[9]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.085     ; 3.783      ;
; 16.134 ; key:u_key|key_data_r[0] ; key:u_key|delay_cnt[8]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.085     ; 3.783      ;
; 16.134 ; key:u_key|key_data_r[0] ; key:u_key|delay_cnt[0]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.085     ; 3.783      ;
; 16.134 ; key:u_key|key_data_r[0] ; key:u_key|delay_cnt[1]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.085     ; 3.783      ;
; 16.134 ; key:u_key|key_data_r[0] ; key:u_key|delay_cnt[2]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.085     ; 3.783      ;
; 16.134 ; key:u_key|key_data_r[0] ; key:u_key|delay_cnt[3]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.085     ; 3.783      ;
; 16.134 ; key:u_key|key_data_r[0] ; key:u_key|delay_cnt[4]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.085     ; 3.783      ;
; 16.134 ; key:u_key|key_data_r[0] ; key:u_key|delay_cnt[5]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.085     ; 3.783      ;
; 16.134 ; key:u_key|key_data_r[0] ; key:u_key|delay_cnt[6]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.085     ; 3.783      ;
; 16.134 ; key:u_key|key_data_r[0] ; key:u_key|delay_cnt[7]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.085     ; 3.783      ;
; 16.134 ; key:u_key|delay_cnt[12] ; key:u_key|delay_cnt[9]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.084     ; 3.784      ;
; 16.134 ; key:u_key|delay_cnt[12] ; key:u_key|delay_cnt[8]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.084     ; 3.784      ;
; 16.134 ; key:u_key|delay_cnt[12] ; key:u_key|delay_cnt[0]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.084     ; 3.784      ;
; 16.134 ; key:u_key|delay_cnt[12] ; key:u_key|delay_cnt[1]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.084     ; 3.784      ;
; 16.134 ; key:u_key|delay_cnt[12] ; key:u_key|delay_cnt[2]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.084     ; 3.784      ;
; 16.134 ; key:u_key|delay_cnt[12] ; key:u_key|delay_cnt[3]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.084     ; 3.784      ;
; 16.134 ; key:u_key|delay_cnt[12] ; key:u_key|delay_cnt[4]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.084     ; 3.784      ;
; 16.134 ; key:u_key|delay_cnt[12] ; key:u_key|delay_cnt[5]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.084     ; 3.784      ;
; 16.134 ; key:u_key|delay_cnt[12] ; key:u_key|delay_cnt[6]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.084     ; 3.784      ;
; 16.134 ; key:u_key|delay_cnt[12] ; key:u_key|delay_cnt[7]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.084     ; 3.784      ;
; 16.135 ; key:u_key|key_data_r[2] ; key:u_key|delay_cnt[9]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.085     ; 3.782      ;
; 16.135 ; key:u_key|key_data_r[2] ; key:u_key|delay_cnt[8]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.085     ; 3.782      ;
; 16.135 ; key:u_key|key_data_r[2] ; key:u_key|delay_cnt[0]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.085     ; 3.782      ;
; 16.135 ; key:u_key|key_data_r[2] ; key:u_key|delay_cnt[1]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.085     ; 3.782      ;
; 16.135 ; key:u_key|key_data_r[2] ; key:u_key|delay_cnt[2]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.085     ; 3.782      ;
; 16.135 ; key:u_key|key_data_r[2] ; key:u_key|delay_cnt[3]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.085     ; 3.782      ;
; 16.135 ; key:u_key|key_data_r[2] ; key:u_key|delay_cnt[4]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.085     ; 3.782      ;
; 16.135 ; key:u_key|key_data_r[2] ; key:u_key|delay_cnt[5]  ; sys_clk      ; sys_clk     ; 20.000       ; -0.085     ; 3.782      ;
+--------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'cam_pclk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                 ; To Node                                                                                                                                                                                                                                                                              ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; -1.057 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[9]                                                                                                                                   ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                                                                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.097      ; 2.315      ;
; -1.042 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[10]                                                                                                                                  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                                                                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.097      ; 2.330      ;
; -0.984 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[8]                                                                                                                                   ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                                                                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.097      ; 2.388      ;
; -0.953 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[3]                                                                                                                                   ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                                                                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.001      ; 2.323      ;
; -0.898 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[1]                                                                                                                                   ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                                                                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.001      ; 2.378      ;
; -0.886 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[5]                                                                                                                                   ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                                                                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.001      ; 2.390      ;
; -0.560 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[6]                                                                                                                                   ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                                                                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.097      ; 2.812      ;
; -0.558 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[0]                                                                                                                                   ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                                                                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.001      ; 2.718      ;
; -0.519 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[7]                                                                                                                                   ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                                                                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.097      ; 2.853      ;
; -0.459 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[2]                                                                                                                                   ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                                                                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.001      ; 2.817      ;
; -0.451 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[4]                                                                                                                                   ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                                                                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.001      ; 2.825      ;
; 0.322  ; Image_Processor:u_Image_Processor|Erosion:u_Erosion|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|row3_data                                                                                                                                                         ; Image_Processor:u_Image_Processor|Erosion:u_Erosion|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|matrix_p33                                                                                                                                                                   ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.371      ; 0.888      ;
; 0.377  ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|d_s_ram_1024x8:u_d_s_ram_1024x8_1|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|q_b[1] ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|taps0x_d0[1]                                                                                                       ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.568      ; 1.140      ;
; 0.387  ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|d_s_ram_1024x8:u_d_s_ram_1024x8_2|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|q_b[6] ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p13[6]                                                                                                                                                ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.326      ; 0.908      ;
; 0.408  ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|d_s_ram_1024x8:u_d_s_ram_1024x8_2|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|q_b[5] ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p13[5]                                                                                                                                                ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.326      ; 0.929      ;
; 0.410  ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|d_s_ram_1024x8:u_d_s_ram_1024x8_1|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|q_b[5] ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p23[5]                                                                                                                                                ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.624      ; 1.229      ;
; 0.430  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                                                                                                       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                                                                                                                  ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                                                                                                       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                                                                                                                  ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                                                                                                       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                                                                                                                  ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                                                                                                       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                                                                                                                  ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                                                                                                      ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                                                                                                                 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                                                                                                       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                                                                                                                  ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                                                                                                       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                                                                                                                  ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                                                                                                                                      ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                                                                                                                                                 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                                                                                                                                      ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                                                                                                                                                 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                                                                                                                                      ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                                                                                                                                                 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                                                                                                                                      ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                                                                                                                                                 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; Image_Processor:u_Image_Processor|Erosion:u_Erosion|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|row3_data                                                                                                                                                         ; Image_Processor:u_Image_Processor|Erosion:u_Erosion|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|row3_data                                                                                                                                                                    ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                                                                                                                                      ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                                                                                                                                                 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|row3_data                                                                                                                                                       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|row3_data                                                                                                                                                                  ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.445  ; cmos_capture_data:u_cmos_capture_data|byte_flag                                                                                                                                                                                                                           ; cmos_capture_data:u_cmos_capture_data|byte_flag                                                                                                                                                                                                                                      ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.044      ; 0.684      ;
; 0.478  ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|matrix_p31                                                                                                                                                      ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|row3                                                                                                                                                                                                                           ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.065      ; 0.738      ;
; 0.492  ; Image_Processor:u_Image_Processor|Erosion:u_Erosion|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|shiftin_d1                                                                                                              ; Image_Processor:u_Image_Processor|Erosion:u_Erosion|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|shiftin_d2                                                                                                                         ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.050      ; 0.737      ;
; 0.493  ; Image_Processor:u_Image_Processor|Medium_Filter:u_Medium_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|shiftin_d0[6]                                                                                               ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|shiftin_d1[6]                                                                                                      ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.049      ; 0.737      ;
; 0.494  ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|pre_frame_hsync_r[1]                                                                                                                                            ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|pre_frame_hsync_r[0]                                                                                                                                                                                                           ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.048      ; 0.737      ;
; 0.494  ; Image_Processor:u_Image_Processor|Erosion:u_Erosion|row3                                                                                                                                                                                                                  ; Image_Processor:u_Image_Processor|Erosion:u_Erosion|erosion                                                                                                                                                                                                                          ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.049      ; 0.738      ;
; 0.495  ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|pre_frame_hsync_r[1]                                                                                                                              ; Image_Processor:u_Image_Processor|Mean_Filter:u_Mean_Filter|pre_frame_hsync_r[0]                                                                                                                                                                                                     ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.048      ; 0.738      ;
; 0.495  ; Image_Processor:u_Image_Processor|Medium_Filter:u_Medium_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|shiftin_d0[4]                                                                                               ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|shiftin_d1[4]                                                                                                      ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.049      ; 0.739      ;
; 0.496  ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|pre_frame_valid_r[1]                                                                                                                                            ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|pre_frame_valid_r[0]                                                                                                                                                                                                           ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.049      ; 0.740      ;
; 0.501  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                                                                                                          ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                                                                                                                  ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.049      ; 0.745      ;
; 0.506  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[5]                                                                                                                                   ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0                                                                                                ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.343      ; 1.079      ;
; 0.510  ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]                                                                                                                                                                                                                      ; Image_Processor:u_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|rgb_b_t0[3]                                                                                                                                                                                                                  ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.483      ; 1.188      ;
; 0.511  ; Image_Processor:u_Image_Processor|Erosion:u_Erosion|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|ram_rd_addr_d0[1]                                                                                                       ; Image_Processor:u_Image_Processor|Erosion:u_Erosion|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|ram_rd_addr_d1[1]                                                                                                                  ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.052      ; 0.758      ;
; 0.514  ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|ram_rd_addr_d0[4]                                                                                       ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|ram_rd_addr_d1[4]                                                                                                  ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.049      ; 0.758      ;
; 0.514  ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|ram_rd_addr_d0[0]                                                                                                     ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|ram_rd_addr_d1[0]                                                                                                                ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.051      ; 0.760      ;
; 0.514  ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|ram_rd_addr_d0[2]                                                                                       ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|ram_rd_addr_d1[2]                                                                                                  ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.052      ; 0.761      ;
; 0.515  ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|ram_rd_addr_d0[1]                                                                                       ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|ram_rd_addr_d1[1]                                                                                                  ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.049      ; 0.759      ;
; 0.516  ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|ram_rd_addr_d0[3]                                                                                                     ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|ram_rd_addr_d1[3]                                                                                                                ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.049      ; 0.760      ;
; 0.518  ; Image_Processor:u_Image_Processor|Medium_Filter:u_Medium_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|shiftin_d0[7]                                                                                               ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|shiftin_d1[7]                                                                                                      ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.179      ; 0.892      ;
; 0.518  ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|ram_rd_addr_d0[9]                                                                                       ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|ram_rd_addr_d1[9]                                                                                                  ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.049      ; 0.762      ;
; 0.519  ; Image_Processor:u_Image_Processor|Erosion:u_Erosion|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|ram_rd_addr_d0[9]                                                                                                       ; Image_Processor:u_Image_Processor|Erosion:u_Erosion|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|ram_rd_addr_d1[9]                                                                                                                  ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.048      ; 0.762      ;
; 0.524  ; Image_Processor:u_Image_Processor|Erosion:u_Erosion|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|ram_rd_addr[7]                                                                                                          ; Image_Processor:u_Image_Processor|Erosion:u_Erosion|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|ram_rd_addr_d0[7]                                                                                                                  ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.048      ; 0.767      ;
; 0.524  ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]                                                                                                                                                                                                                      ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                                                                                                                                                                                                ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.018      ; 0.737      ;
; 0.526  ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]                                                                                                                                                                                                                      ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                                                                                                                                                                                                ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.018      ; 0.739      ;
; 0.526  ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]                                                                                                                                                                                                                      ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                                                                                                                                                                                 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.018      ; 0.739      ;
; 0.527  ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|d_s_ram_1024x8:u_d_s_ram_1024x8_1|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|q_b[2] ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p23[2]                                                                                                                                                ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.498      ; 1.220      ;
; 0.527  ; Image_Processor:u_Image_Processor|Medium_Filter:u_Medium_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|pre_frame_valid_r[0]                                                                                                                                  ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|pre_frame_valid_r[1]                                                                                                                                         ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.179      ; 0.901      ;
; 0.528  ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]                                                                                                                                                                                                                      ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                                                                                                                                                                                                ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.018      ; 0.741      ;
; 0.539  ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|d_s_ram_1024x8:u_d_s_ram_1024x8_1|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|q_b[0] ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|taps0x_d0[0]                                                                                                       ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.607      ; 1.341      ;
; 0.545  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                                                                                                      ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]                                                                                                             ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.135      ; 0.875      ;
; 0.559  ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|d_s_ram_1024x8:u_d_s_ram_1024x8_2|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|q_b[1] ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p13[1]                                                                                                                                                ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.326      ; 1.080      ;
; 0.569  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                                                                                                       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[7]                                                                                                                                              ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.018      ; 0.782      ;
; 0.574  ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|row3_data                                                                                                                                                       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|matrix_p33                                                                                                                                                                 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.477      ; 1.246      ;
; 0.574  ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|shiftin_d1[2]                                                                                           ; Image_Processor:u_Image_Processor|Mean_Filter:u_Mean_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|shiftin_d2[2]                                                                                                              ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.105      ; 0.874      ;
; 0.594  ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|d_s_ram_1024x8:u_d_s_ram_1024x8_1|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|q_b[0] ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p23[0]                                                                                                                                                ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.624      ; 1.413      ;
; 0.601  ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|d_s_ram_1024x8:u_d_s_ram_1024x8_1|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|q_b[3] ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|taps0x_d0[3]                                                                                                       ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.633      ; 1.429      ;
; 0.601  ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|ram_rd_addr_d0[9]                                                                                                     ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|d_s_ram_1024x1:u_d_s_ram_1024x1_2|altsyncram:altsyncram_component|altsyncram_vgn1:auto_generated|ram_block1a0~porta_address_reg0 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.440      ; 1.271      ;
; 0.601  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]                                                                                                  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                                                                                                                     ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.049      ; 0.845      ;
; 0.602  ; Image_Processor:u_Image_Processor|Mean_Filter:u_Mean_Filter|pre_frame_hsync_r[0]                                                                                                                                                                                          ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|pre_frame_hsync_r[1]                                                                                                                                                                                     ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.347      ; 1.144      ;
; 0.612  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                                                                                                      ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[10]                                                                                                                                             ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.135      ; 0.942      ;
; 0.612  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                                                                                                       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[9]                                                                                                                                              ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.135      ; 0.942      ;
; 0.613  ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|d_s_ram_1024x8:u_d_s_ram_1024x8_1|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|q_b[1] ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p23[1]                                                                                                                                                ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.274      ; 1.082      ;
; 0.616  ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|matrix_p32                                                                                                                                                      ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|row3                                                                                                                                                                                                                           ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.065      ; 0.876      ;
; 0.624  ; Image_Processor:u_Image_Processor|Erosion:u_Erosion|row2                                                                                                                                                                                                                  ; Image_Processor:u_Image_Processor|Erosion:u_Erosion|erosion                                                                                                                                                                                                                          ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.049      ; 0.868      ;
; 0.626  ; Image_Processor:u_Image_Processor|Erosion:u_Erosion|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|shiftin_d0                                                                                                              ; Image_Processor:u_Image_Processor|Erosion:u_Erosion|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|shiftin_d1                                                                                                                         ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.067      ; 0.888      ;
; 0.628  ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|row2                                                                                                                                                                                                                ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|dilation                                                                                                                                                                                                                       ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.049      ; 0.872      ;
; 0.629  ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|matrix_p12                                                                                                                                                      ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|matrix_p11                                                                                                                                                                 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.049      ; 0.873      ;
; 0.630  ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|matrix_p32                                                                                                                                                      ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|matrix_p31                                                                                                                                                                 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.049      ; 0.874      ;
; 0.631  ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|matrix_p22                                                                                                                                                      ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|matrix_p21                                                                                                                                                                 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.049      ; 0.875      ;
; 0.631  ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|matrix_p23                                                                                                                                                      ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|matrix_p22                                                                                                                                                                 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.049      ; 0.875      ;
; 0.631  ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|matrix_p33                                                                                                                                                      ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|matrix_p32                                                                                                                                                                 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.049      ; 0.875      ;
; 0.631  ; Image_Processor:u_Image_Processor|Erosion:u_Erosion|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|matrix_p13                                                                                                                                                        ; Image_Processor:u_Image_Processor|Erosion:u_Erosion|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|matrix_p12                                                                                                                                                                   ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.048      ; 0.874      ;
; 0.631  ; Image_Processor:u_Image_Processor|Erosion:u_Erosion|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|matrix_p22                                                                                                                                                        ; Image_Processor:u_Image_Processor|Erosion:u_Erosion|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|matrix_p21                                                                                                                                                                   ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.048      ; 0.874      ;
; 0.632  ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|matrix_p13                                                                                                                                                      ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|matrix_p12                                                                                                                                                                 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.049      ; 0.876      ;
; 0.632  ; Image_Processor:u_Image_Processor|Erosion:u_Erosion|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|matrix_p32                                                                                                                                                        ; Image_Processor:u_Image_Processor|Erosion:u_Erosion|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|matrix_p31                                                                                                                                                                   ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.048      ; 0.875      ;
; 0.633  ; Image_Processor:u_Image_Processor|Erosion:u_Erosion|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|matrix_p23                                                                                                                                                        ; Image_Processor:u_Image_Processor|Erosion:u_Erosion|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|matrix_p22                                                                                                                                                                   ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.048      ; 0.876      ;
; 0.635  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|pre_frame_valid_r[3]                                                                                                                                                                          ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|pre_frame_valid_r[4]                                                                                                                                                                                     ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.040      ; 0.870      ;
; 0.640  ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p22[3]                                                                                                                                     ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p21[3]                                                                                                                                                ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.333      ; 1.168      ;
; 0.641  ; Image_Processor:u_Image_Processor|Medium_Filter:u_Medium_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p33[7]                                                                                                                                         ; Image_Processor:u_Image_Processor|Medium_Filter:u_Medium_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p32[7]                                                                                                                                                    ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.051      ; 0.887      ;
; 0.641  ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p22[0]                                                                                                                                     ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p21[0]                                                                                                                                                ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.051      ; 0.887      ;
; 0.642  ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p22[6]                                                                                                                                     ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p21[6]                                                                                                                                                ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.050      ; 0.887      ;
; 0.642  ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p23[5]                                                                                                                                     ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p22[5]                                                                                                                                                ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.051      ; 0.888      ;
; 0.642  ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p13[2]                                                                                                                                     ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p12[2]                                                                                                                                                ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.050      ; 0.887      ;
; 0.643  ; Image_Processor:u_Image_Processor|Erosion:u_Erosion|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|ram_rd_addr_d0[7]                                                                                                       ; Image_Processor:u_Image_Processor|Erosion:u_Erosion|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|ram_rd_addr_d1[7]                                                                                                                  ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.048      ; 0.886      ;
; 0.643  ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p22[4]                                                                                                                                     ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p21[4]                                                                                                                                                ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.052      ; 0.890      ;
; 0.643  ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p12[7]                                                                                                                                     ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p11[7]                                                                                                                                                ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.049      ; 0.887      ;
; 0.646  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                                                                                                       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[2]                                                                                                                                              ; cam_pclk                                              ; cam_pclk    ; 0.000        ; -0.080     ; 0.761      ;
; 0.646  ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p12[5]                                                                                                                                     ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p11[5]                                                                                                                                                ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.049      ; 0.890      ;
; 0.647  ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|ram_rd_addr[9]                                                                                          ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|ram_rd_addr[9]                                                                                                     ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.044      ; 0.886      ;
; 0.648  ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p12[6]                                                                                                                                     ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p11[6]                                                                                                                                                ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.047      ; 0.890      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'sccb_dri:u_sccb_dri|dri_clk'                                                                                                                                                                                                                                                              ;
+--------+------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                                                                                                ; Launch Clock                                          ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-----------------------------+--------------+------------+------------+
; -0.420 ; sccb_dri:u_sccb_dri|sccb_done                        ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_done                                                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 2.079      ; 1.924      ;
; -0.280 ; sccb_dri:u_sccb_dri|sccb_done                        ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|sccb_exec                                                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 2.079      ; 2.064      ;
; 0.401  ; sccb_dri:u_sccb_dri|sda_dir                          ; sccb_dri:u_sccb_dri|sda_dir                                                                                            ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[0]  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[0]                                                                    ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.073      ; 0.669      ;
; 0.402  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_done          ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_done                                                                            ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; sccb_dri:u_sccb_dri|fsm_c.IDLE                       ; sccb_dri:u_sccb_dri|fsm_c.IDLE                                                                                         ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; sccb_dri:u_sccb_dri|fsm_c.WR_ADDR                    ; sccb_dri:u_sccb_dri|fsm_c.WR_ADDR                                                                                      ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[0]    ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[0]                                                                      ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.072      ; 0.669      ;
; 0.447  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[2]    ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|altsyncram:Ram0_rtl_0|altsyncram_5i91:auto_generated|ram_block1a0~porta_address_reg0 ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.436      ; 1.113      ;
; 0.448  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[6]    ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|altsyncram:Ram0_rtl_0|altsyncram_5i91:auto_generated|ram_block1a0~porta_address_reg0 ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.436      ; 1.114      ;
; 0.449  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[5]    ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|altsyncram:Ram0_rtl_0|altsyncram_5i91:auto_generated|ram_block1a0~porta_address_reg0 ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.436      ; 1.115      ;
; 0.456  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[1]    ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|altsyncram:Ram0_rtl_0|altsyncram_5i91:auto_generated|ram_block1a0~porta_address_reg0 ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.436      ; 1.122      ;
; 0.458  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[3]    ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|altsyncram:Ram0_rtl_0|altsyncram_5i91:auto_generated|ram_block1a0~porta_address_reg0 ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.436      ; 1.124      ;
; 0.488  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[7]    ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|altsyncram:Ram0_rtl_0|altsyncram_5i91:auto_generated|ram_block1a0~porta_address_reg0 ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.436      ; 1.154      ;
; 0.488  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|sccb_exec          ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[0]                                                                      ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.072      ; 0.755      ;
; 0.492  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[0]    ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|altsyncram:Ram0_rtl_0|altsyncram_5i91:auto_generated|ram_block1a0~porta_address_reg0 ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.436      ; 1.158      ;
; 0.511  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|sccb_exec          ; sccb_dri:u_sccb_dri|fsm_c.WR_ADDR                                                                                      ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.072      ; 0.778      ;
; 0.518  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|sccb_exec          ; sccb_dri:u_sccb_dri|fsm_c.IDLE                                                                                         ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.072      ; 0.785      ;
; 0.662  ; sccb_dri:u_sccb_dri|fsm_c.ADDR16                     ; sccb_dri:u_sccb_dri|fsm_c.ADDR8                                                                                        ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.073      ; 0.930      ;
; 0.696  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[5]  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[5]                                                                    ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.072      ; 0.963      ;
; 0.696  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[6]  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[6]                                                                    ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.072      ; 0.963      ;
; 0.696  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[8]  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[8]                                                                    ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.072      ; 0.963      ;
; 0.698  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[7]  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[7]                                                                    ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.072      ; 0.965      ;
; 0.706  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[2]  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[2]                                                                    ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.072      ; 0.973      ;
; 0.706  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[4]  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[4]                                                                    ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.072      ; 0.973      ;
; 0.707  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[10] ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[10]                                                                   ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.072      ; 0.974      ;
; 0.712  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[11] ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[11]                                                                   ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.072      ; 0.979      ;
; 0.712  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[9]  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[9]                                                                    ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.072      ; 0.979      ;
; 0.712  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[3]  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[3]                                                                    ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.072      ; 0.979      ;
; 0.713  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[12] ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[12]                                                                   ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.072      ; 0.980      ;
; 0.715  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[3]    ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[3]                                                                      ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.072      ; 0.982      ;
; 0.715  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[14] ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[14]                                                                   ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.072      ; 0.982      ;
; 0.716  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[4]    ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[4]                                                                      ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.072      ; 0.983      ;
; 0.717  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[2]    ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[2]                                                                      ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.072      ; 0.984      ;
; 0.719  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[6]    ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[6]                                                                      ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.072      ; 0.986      ;
; 0.719  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[13] ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[13]                                                                   ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.072      ; 0.986      ;
; 0.721  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[5]    ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[5]                                                                      ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.072      ; 0.988      ;
; 0.723  ; sccb_dri:u_sccb_dri|cnt[4]                           ; sccb_dri:u_sccb_dri|cnt[4]                                                                                             ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.074      ; 0.992      ;
; 0.728  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[7]    ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_done                                                                            ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.072      ; 0.995      ;
; 0.730  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[1]  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[1]                                                                    ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.072      ; 0.997      ;
; 0.731  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[7]    ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[7]                                                                      ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.072      ; 0.998      ;
; 0.732  ; sccb_dri:u_sccb_dri|cnt[6]                           ; sccb_dri:u_sccb_dri|cnt[6]                                                                                             ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.074      ; 1.001      ;
; 0.738  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[0]    ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[1]                                                                      ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.072      ; 1.005      ;
; 0.739  ; sccb_dri:u_sccb_dri|cnt[1]                           ; sccb_dri:u_sccb_dri|cnt[1]                                                                                             ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.074      ; 1.008      ;
; 0.739  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[1]    ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[1]                                                                      ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.072      ; 1.006      ;
; 0.748  ; sccb_dri:u_sccb_dri|cnt[1]                           ; sccb_dri:u_sccb_dri|st_done                                                                                            ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.074      ; 1.017      ;
; 0.748  ; sccb_dri:u_sccb_dri|fsm_c.IDLE                       ; sccb_dri:u_sccb_dri|fsm_c.WR_ADDR                                                                                      ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.072      ; 1.015      ;
; 0.757  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[7]    ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|sccb_exec                                                                            ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.072      ; 1.024      ;
; 0.782  ; sccb_dri:u_sccb_dri|fsm_c.DATA_WR                    ; sccb_dri:u_sccb_dri|sda_out                                                                                            ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.532      ; 1.509      ;
; 0.822  ; sccb_dri:u_sccb_dri|fsm_c.ADDR8                      ; sccb_dri:u_sccb_dri|sda_out                                                                                            ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.532      ; 1.549      ;
; 0.858  ; sccb_dri:u_sccb_dri|scl                              ; sccb_dri:u_sccb_dri|scl                                                                                                ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.072      ; 1.125      ;
; 0.866  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[0]  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[1]                                                                    ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.073      ; 1.134      ;
; 0.869  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[3]    ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|sccb_exec                                                                            ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.072      ; 1.136      ;
; 0.901  ; sccb_dri:u_sccb_dri|cnt[3]                           ; sccb_dri:u_sccb_dri|cnt[3]                                                                                             ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.074      ; 1.170      ;
; 0.913  ; sccb_dri:u_sccb_dri|cnt[2]                           ; sccb_dri:u_sccb_dri|cnt[2]                                                                                             ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.074      ; 1.182      ;
; 0.952  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[2]    ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_done                                                                            ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.072      ; 1.219      ;
; 0.976  ; sccb_dri:u_sccb_dri|cnt[5]                           ; sccb_dri:u_sccb_dri|cnt[5]                                                                                             ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.074      ; 1.245      ;
; 0.996  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[5]    ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|sccb_exec                                                                            ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.072      ; 1.263      ;
; 1.015  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[5]  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[6]                                                                    ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.072      ; 1.282      ;
; 1.017  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[7]  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[8]                                                                    ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.072      ; 1.284      ;
; 1.020  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[6]  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[7]                                                                    ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.072      ; 1.287      ;
; 1.020  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[8]  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[9]                                                                    ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.072      ; 1.287      ;
; 1.024  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[4]    ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|altsyncram:Ram0_rtl_0|altsyncram_5i91:auto_generated|ram_block1a0~porta_address_reg0 ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.436      ; 1.690      ;
; 1.028  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[4]  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[5]                                                                    ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.072      ; 1.295      ;
; 1.028  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[2]  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[3]                                                                    ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.072      ; 1.295      ;
; 1.029  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[1]  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[2]                                                                    ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.072      ; 1.296      ;
; 1.029  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[3]  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[4]                                                                    ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.072      ; 1.296      ;
; 1.029  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[10] ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[11]                                                                   ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.072      ; 1.296      ;
; 1.030  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[9]  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[10]                                                                   ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.072      ; 1.297      ;
; 1.030  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[11] ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[12]                                                                   ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.072      ; 1.297      ;
; 1.030  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[5]  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[7]                                                                    ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.072      ; 1.297      ;
; 1.032  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[7]  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[9]                                                                    ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.072      ; 1.299      ;
; 1.034  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[3]    ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[4]                                                                      ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.072      ; 1.301      ;
; 1.035  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[12] ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[13]                                                                   ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.072      ; 1.302      ;
; 1.035  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[1]    ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[2]                                                                      ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.072      ; 1.302      ;
; 1.038  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[4]    ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[5]                                                                      ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.072      ; 1.305      ;
; 1.038  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[13] ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[14]                                                                   ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.072      ; 1.305      ;
; 1.038  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[0]    ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[2]                                                                      ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.072      ; 1.305      ;
; 1.040  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[5]    ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[6]                                                                      ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.072      ; 1.307      ;
; 1.041  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[2]    ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[3]                                                                      ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.072      ; 1.308      ;
; 1.042  ; sccb_dri:u_sccb_dri|cnt[4]                           ; sccb_dri:u_sccb_dri|cnt[5]                                                                                             ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.074      ; 1.311      ;
; 1.043  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[6]    ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[7]                                                                      ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.072      ; 1.310      ;
; 1.045  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[1]  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[3]                                                                    ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.072      ; 1.312      ;
; 1.046  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[3]  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[5]                                                                    ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.072      ; 1.313      ;
; 1.046  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[9]  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[11]                                                                   ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.072      ; 1.313      ;
; 1.046  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[11] ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[13]                                                                   ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.072      ; 1.313      ;
; 1.049  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[3]    ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[5]                                                                      ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.072      ; 1.316      ;
; 1.050  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[1]    ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[3]                                                                      ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.072      ; 1.317      ;
; 1.053  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[0]    ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[3]                                                                      ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.072      ; 1.320      ;
; 1.055  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[5]    ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[7]                                                                      ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.072      ; 1.322      ;
; 1.057  ; sccb_dri:u_sccb_dri|cnt[4]                           ; sccb_dri:u_sccb_dri|cnt[6]                                                                                             ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.074      ; 1.326      ;
; 1.063  ; sccb_dri:u_sccb_dri|cnt[1]                           ; sccb_dri:u_sccb_dri|cnt[2]                                                                                             ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.074      ; 1.332      ;
; 1.087  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[4]    ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|sccb_exec                                                                            ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.072      ; 1.354      ;
; 1.088  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[1]    ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_done                                                                            ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.072      ; 1.355      ;
; 1.088  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[0]    ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_done                                                                            ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.072      ; 1.355      ;
; 1.090  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[6]    ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|sccb_exec                                                                            ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.072      ; 1.357      ;
; 1.097  ; sccb_dri:u_sccb_dri|fsm_c.ADDR8                      ; sccb_dri:u_sccb_dri|fsm_c.DATA_WR                                                                                      ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.073      ; 1.365      ;
; 1.112  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|Ram0~0             ; sccb_dri:u_sccb_dri|data_wr[2]                                                                                         ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.094      ; 1.401      ;
; 1.117  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[6]  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[8]                                                                    ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.072      ; 1.384      ;
; 1.117  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[8]  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[10]                                                                   ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.072      ; 1.384      ;
+--------+------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-----------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                ; To Node                                                                                                                                                                               ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; -0.317 ; sccb_dri:u_sccb_dri|dri_clk                                                                                                                                              ; sccb_dri:u_sccb_dri|dri_clk                                                                                                                                                           ; sccb_dri:u_sccb_dri|dri_clk                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.475      ; 0.693      ;
; 0.159  ; sccb_dri:u_sccb_dri|dri_clk                                                                                                                                              ; sccb_dri:u_sccb_dri|dri_clk                                                                                                                                                           ; sccb_dri:u_sccb_dri|dri_clk                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.475      ; 0.669      ;
; 0.401  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0      ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2      ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1      ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3      ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5      ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4      ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10     ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9      ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7      ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6      ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8      ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.477  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10     ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.744      ;
; 0.488  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|parity4         ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.756      ;
; 0.489  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3      ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.756      ;
; 0.489  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8      ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.756      ;
; 0.502  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7      ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.351      ; 1.083      ;
; 0.504  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6      ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.351      ; 1.085      ;
; 0.514  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8      ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.351      ; 1.095      ;
; 0.538  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1      ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.351      ; 1.119      ;
; 0.542  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4      ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.351      ; 1.123      ;
; 0.572  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4      ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.351      ; 1.153      ;
; 0.578  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1] ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.846      ;
; 0.658  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5      ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.925      ;
; 0.659  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5      ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.926      ;
; 0.689  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0] ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.957      ;
; 0.693  ; sccb_dri:u_sccb_dri|clk_cnt[5]                                                                                                                                           ; sccb_dri:u_sccb_dri|clk_cnt[5]                                                                                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.960      ;
; 0.694  ; sccb_dri:u_sccb_dri|clk_cnt[7]                                                                                                                                           ; sccb_dri:u_sccb_dri|clk_cnt[7]                                                                                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.961      ;
; 0.696  ; sccb_dri:u_sccb_dri|clk_cnt[1]                                                                                                                                           ; sccb_dri:u_sccb_dri|clk_cnt[1]                                                                                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.963      ;
; 0.698  ; sccb_dri:u_sccb_dri|clk_cnt[6]                                                                                                                                           ; sccb_dri:u_sccb_dri|clk_cnt[6]                                                                                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.965      ;
; 0.698  ; sccb_dri:u_sccb_dri|clk_cnt[4]                                                                                                                                           ; sccb_dri:u_sccb_dri|clk_cnt[4]                                                                                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.965      ;
; 0.707  ; vga_dri:u_vga_dri|cnt_h[1]                                                                                                                                               ; vga_dri:u_vga_dri|cnt_h[1]                                                                                                                                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707  ; vga_dri:u_vga_dri|cnt_h[2]                                                                                                                                               ; vga_dri:u_vga_dri|cnt_h[2]                                                                                                                                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.975      ;
; 0.708  ; vga_dri:u_vga_dri|cnt_h[3]                                                                                                                                               ; vga_dri:u_vga_dri|cnt_h[3]                                                                                                                                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.976      ;
; 0.709  ; vga_dri:u_vga_dri|cnt_v[7]                                                                                                                                               ; vga_dri:u_vga_dri|cnt_v[7]                                                                                                                                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.977      ;
; 0.714  ; vga_dri:u_vga_dri|cnt_v[3]                                                                                                                                               ; vga_dri:u_vga_dri|cnt_v[3]                                                                                                                                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.982      ;
; 0.715  ; sccb_dri:u_sccb_dri|clk_cnt[0]                                                                                                                                           ; sccb_dri:u_sccb_dri|clk_cnt[0]                                                                                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.982      ;
; 0.715  ; vga_dri:u_vga_dri|cnt_v[1]                                                                                                                                               ; vga_dri:u_vga_dri|cnt_v[1]                                                                                                                                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.983      ;
; 0.716  ; vga_dri:u_vga_dri|cnt_v[10]                                                                                                                                              ; vga_dri:u_vga_dri|cnt_v[10]                                                                                                                                                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.984      ;
; 0.719  ; vga_dri:u_vga_dri|cnt_v[4]                                                                                                                                               ; vga_dri:u_vga_dri|cnt_v[4]                                                                                                                                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.987      ;
; 0.720  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9      ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.987      ;
; 0.723  ; vga_dri:u_vga_dri|cnt_v[8]                                                                                                                                               ; vga_dri:u_vga_dri|cnt_v[8]                                                                                                                                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.991      ;
; 0.725  ; vga_dri:u_vga_dri|cnt_v[6]                                                                                                                                               ; vga_dri:u_vga_dri|cnt_v[6]                                                                                                                                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.993      ;
; 0.725  ; vga_dri:u_vga_dri|cnt_v[5]                                                                                                                                               ; vga_dri:u_vga_dri|cnt_v[5]                                                                                                                                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.993      ;
; 0.726  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8      ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.993      ;
; 0.728  ; vga_dri:u_vga_dri|cnt_h[5]                                                                                                                                               ; vga_dri:u_vga_dri|cnt_h[5]                                                                                                                                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.996      ;
; 0.728  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8      ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.995      ;
; 0.729  ; vga_dri:u_vga_dri|cnt_v[2]                                                                                                                                               ; vga_dri:u_vga_dri|cnt_v[2]                                                                                                                                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.997      ;
; 0.733  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2      ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.000      ;
; 0.734  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0      ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.002      ;
; 0.734  ; vga_dri:u_vga_dri|cnt_v[0]                                                                                                                                               ; vga_dri:u_vga_dri|cnt_v[0]                                                                                                                                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.002      ;
; 0.734  ; vga_dri:u_vga_dri|cnt_h[0]                                                                                                                                               ; vga_dri:u_vga_dri|cnt_h[0]                                                                                                                                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.002      ;
; 0.734  ; vga_dri:u_vga_dri|cnt_h[6]                                                                                                                                               ; vga_dri:u_vga_dri|cnt_h[6]                                                                                                                                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.002      ;
; 0.735  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2      ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.002      ;
; 0.738  ; vga_dri:u_vga_dri|cnt_h[4]                                                                                                                                               ; vga_dri:u_vga_dri|cnt_h[4]                                                                                                                                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.006      ;
; 0.739  ; vga_dri:u_vga_dri|cnt_h[7]                                                                                                                                               ; vga_dri:u_vga_dri|cnt_h[7]                                                                                                                                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.007      ;
; 0.748  ; vga_dri:u_vga_dri|cnt_h[10]                                                                                                                                              ; vga_dri:u_vga_dri|cnt_h[10]                                                                                                                                                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.016      ;
; 0.750  ; vga_dri:u_vga_dri|cnt_h[8]                                                                                                                                               ; vga_dri:u_vga_dri|cnt_h[8]                                                                                                                                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.018      ;
; 0.752  ; vga_dri:u_vga_dri|cnt_h[9]                                                                                                                                               ; vga_dri:u_vga_dri|cnt_h[9]                                                                                                                                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.020      ;
; 0.760  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1      ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.351      ; 1.341      ;
; 0.761  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0      ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdptr_g[0]                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.029      ;
; 0.783  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6      ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.050      ;
; 0.790  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5      ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.351      ; 1.371      ;
; 0.794  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2      ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.351      ; 1.375      ;
; 0.799  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5      ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.351      ; 1.380      ;
; 0.820  ; sccb_dri:u_sccb_dri|clk_cnt[4]                                                                                                                                           ; sccb_dri:u_sccb_dri|dri_clk                                                                                                                                                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.087      ;
; 0.823  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7      ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.351      ; 1.404      ;
; 0.843  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10     ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.351      ; 1.424      ;
; 0.844  ; sccb_dri:u_sccb_dri|clk_cnt[4]                                                                                                                                           ; sccb_dri:u_sccb_dri|clk_cnt[2]                                                                                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.111      ;
; 0.845  ; sccb_dri:u_sccb_dri|clk_cnt[4]                                                                                                                                           ; sccb_dri:u_sccb_dri|clk_cnt[3]                                                                                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.112      ;
; 0.848  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8      ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.351      ; 1.429      ;
; 0.852  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6      ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.351      ; 1.433      ;
; 0.894  ; vga_dri:u_vga_dri|cnt_v[9]                                                                                                                                               ; vga_dri:u_vga_dri|cnt_v[9]                                                                                                                                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.162      ;
; 0.918  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2] ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 1.190      ;
; 0.951  ; sccb_dri:u_sccb_dri|clk_cnt[5]                                                                                                                                           ; sccb_dri:u_sccb_dri|dri_clk                                                                                                                                                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.218      ;
; 0.954  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8      ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdptr_g[8]                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 1.226      ;
; 0.964  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4      ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 1.236      ;
; 0.975  ; sccb_dri:u_sccb_dri|clk_cnt[5]                                                                                                                                           ; sccb_dri:u_sccb_dri|clk_cnt[2]                                                                                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.242      ;
; 0.976  ; sccb_dri:u_sccb_dri|clk_cnt[5]                                                                                                                                           ; sccb_dri:u_sccb_dri|clk_cnt[3]                                                                                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.243      ;
; 0.983  ; sccb_dri:u_sccb_dri|clk_cnt[0]                                                                                                                                           ; sccb_dri:u_sccb_dri|clk_cnt[2]                                                                                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.250      ;
; 0.985  ; sccb_dri:u_sccb_dri|clk_cnt[0]                                                                                                                                           ; sccb_dri:u_sccb_dri|clk_cnt[3]                                                                                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.252      ;
; 1.013  ; sccb_dri:u_sccb_dri|clk_cnt[0]                                                                                                                                           ; sccb_dri:u_sccb_dri|clk_cnt[1]                                                                                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.280      ;
; 1.015  ; sccb_dri:u_sccb_dri|clk_cnt[5]                                                                                                                                           ; sccb_dri:u_sccb_dri|clk_cnt[6]                                                                                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.282      ;
; 1.017  ; sccb_dri:u_sccb_dri|clk_cnt[3]                                                                                                                                           ; sccb_dri:u_sccb_dri|clk_cnt[4]                                                                                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.284      ;
; 1.017  ; sccb_dri:u_sccb_dri|clk_cnt[4]                                                                                                                                           ; sccb_dri:u_sccb_dri|clk_cnt[5]                                                                                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.284      ;
; 1.017  ; sccb_dri:u_sccb_dri|clk_cnt[6]                                                                                                                                           ; sccb_dri:u_sccb_dri|clk_cnt[7]                                                                                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.284      ;
; 1.020  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5      ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.287      ;
; 1.026  ; vga_dri:u_vga_dri|cnt_h[2]                                                                                                                                               ; vga_dri:u_vga_dri|cnt_h[3]                                                                                                                                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.294      ;
; 1.027  ; vga_dri:u_vga_dri|cnt_h[0]                                                                                                                                               ; vga_dri:u_vga_dri|cnt_h[1]                                                                                                                                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.295      ;
; 1.031  ; vga_dri:u_vga_dri|cnt_h[1]                                                                                                                                               ; vga_dri:u_vga_dri|cnt_h[2]                                                                                                                                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.299      ;
; 1.032  ; sccb_dri:u_sccb_dri|clk_cnt[4]                                                                                                                                           ; sccb_dri:u_sccb_dri|clk_cnt[6]                                                                                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.299      ;
; 1.032  ; vga_dri:u_vga_dri|cnt_h[3]                                                                                                                                               ; vga_dri:u_vga_dri|cnt_h[4]                                                                                                                                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.300      ;
; 1.032  ; vga_dri:u_vga_dri|cnt_v[0]                                                                                                                                               ; vga_dri:u_vga_dri|cnt_v[1]                                                                                                                                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.300      ;
; 1.033  ; vga_dri:u_vga_dri|cnt_v[7]                                                                                                                                               ; vga_dri:u_vga_dri|cnt_v[8]                                                                                                                                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.301      ;
; 1.034  ; sccb_dri:u_sccb_dri|clk_cnt[2]                                                                                                                                           ; sccb_dri:u_sccb_dri|clk_cnt[4]                                                                                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.301      ;
; 1.036  ; vga_dri:u_vga_dri|cnt_v[3]                                                                                                                                               ; vga_dri:u_vga_dri|cnt_v[4]                                                                                                                                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.304      ;
; 1.038  ; vga_dri:u_vga_dri|cnt_v[4]                                                                                                                                               ; vga_dri:u_vga_dri|cnt_v[5]                                                                                                                                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.306      ;
; 1.039  ; vga_dri:u_vga_dri|cnt_v[1]                                                                                                                                               ; vga_dri:u_vga_dri|cnt_v[2]                                                                                                                                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.307      ;
; 1.039  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5      ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 1.311      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                 ; To Node                                                                                                                                                                               ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.382 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                      ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.401 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|rw_bank_flag                                                                                                                      ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|rw_bank_flag                                                                                                                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|sw_bank_en                                                                                                                        ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|sw_bank_en                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2]                                                                                           ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2]                                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[0]                                                                                           ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[0]                                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                                                             ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                          ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                      ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                                                           ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                                                           ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[0]                                                                                            ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[0]                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.404 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_data:u_sdram_data|sdram_dout_r[10]                                                                                        ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.057      ;
; 0.404 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_data:u_sdram_data|sdram_dout_r[13]                                                                                        ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.057      ;
; 0.407 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_data:u_sdram_data|sdram_dout_r[14]                                                                                        ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.060      ;
; 0.413 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_data:u_sdram_data|sdram_dout_r[11]                                                                                        ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.066      ;
; 0.413 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_data:u_sdram_data|sdram_dout_r[15]                                                                                        ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.066      ;
; 0.416 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                                                           ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                          ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.419 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_data:u_sdram_data|sdram_dout_r[9]                                                                                         ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.072      ;
; 0.426 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_data:u_sdram_data|sdram_dout_r[12]                                                                                        ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.079      ;
; 0.426 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_data:u_sdram_data|sdram_dout_r[0]                                                                                         ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.079      ;
; 0.434 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|wrptr_g[4]                                                   ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.082      ;
; 0.442 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|wrptr_g[0]                                                   ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.090      ;
; 0.447 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]                  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.716      ;
; 0.447 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[0]  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[0]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.716      ;
; 0.469 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[9]    ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[9]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.736      ;
; 0.469 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|wrptr_g[5]                                                   ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.118      ;
; 0.470 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|read_valid_r1                                                                                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|read_valid_r2                                                                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.483 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                          ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.751      ;
; 0.485 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|wrptr_g[5]                                                   ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.134      ;
; 0.508 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|wrptr_g[4]                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.775      ;
; 0.517 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|wrptr_g[8]                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.784      ;
; 0.534 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|wrptr_g[2]                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.801      ;
; 0.538 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.345      ; 1.113      ;
; 0.551 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.345      ; 1.126      ;
; 0.581 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]                  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.848      ;
; 0.594 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[9]  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[9]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.863      ;
; 0.594 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[10] ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[8]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.863      ;
; 0.595 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[3]    ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[2]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.863      ;
; 0.595 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[3]    ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[3]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.863      ;
; 0.595 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[10]   ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[8]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.862      ;
; 0.607 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[6]  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[5]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.876      ;
; 0.617 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.884      ;
; 0.621 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|wrptr_g[0]                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.888      ;
; 0.629 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[2]  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[2]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.901      ;
; 0.631 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[14]                                                                                           ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[14]                                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.898      ;
; 0.635 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                      ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.902      ;
; 0.636 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                      ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|wrptr_g[10]                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.903      ;
; 0.636 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[8]    ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[8]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.903      ;
; 0.640 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                                                           ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.907      ;
; 0.644 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.911      ;
; 0.651 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.919      ;
; 0.652 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.920      ;
; 0.671 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|wrptr_g[3]                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.938      ;
; 0.671 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.938      ;
; 0.683 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|wrptr_g[1]                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.950      ;
; 0.691 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[5]                                                                                          ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[5]                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.959      ;
; 0.693 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|wrptr_g[7]                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.960      ;
; 0.693 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]                  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.960      ;
; 0.695 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[6]                                                                                          ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[6]                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.963      ;
; 0.695 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[2]                                                                                            ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[2]                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.962      ;
; 0.695 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[8]  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[8]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.964      ;
; 0.696 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[7]                                                                                          ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[7]                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.964      ;
; 0.697 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[4]                                                                                          ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[4]                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.965      ;
; 0.699 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[2]    ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[2]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.967      ;
; 0.700 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[1]                                                                                          ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[1]                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.968      ;
; 0.700 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[3]                                                                                          ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[3]                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.968      ;
; 0.701 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[10] ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[9]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.970      ;
; 0.702 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[12]                                                                                           ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[12]                                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.969      ;
; 0.703 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_data:u_sdram_data|sdram_dout_r[2]                                                                                         ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.356      ;
; 0.703 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|wr_ack_r2                                                                                                                         ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|sdram_wr_addr[16]                                                                                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.971      ;
; 0.703 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|wr_ack_r2                                                                                                                         ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|sdram_wr_addr[17]                                                                                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.971      ;
; 0.703 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[13]                                                                                           ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[13]                                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.970      ;
; 0.704 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|wr_ack_r2                                                                                                                         ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|sdram_wr_addr[14]                                                                                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.972      ;
; 0.704 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                                              ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.971      ;
; 0.704 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[2]                                                                                          ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[2]                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.972      ;
; 0.705 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|wr_ack_r2                                                                                                                         ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|sdram_wr_addr[15]                                                                                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.973      ;
; 0.706 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|wr_ack_r2                                                                                                                         ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|sdram_wr_addr[10]                                                                                                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                                              ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.973      ;
; 0.707 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|wrptr_g[4]                                                   ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.355      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'sys_clk'                                                                                                                                      ;
+-------+----------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.384 ; mode_selector:u_mode_selector|sobel_grade[2] ; mode_selector:u_mode_selector|sobel_grade[2] ; sys_clk      ; sys_clk     ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; mode_selector:u_mode_selector|sobel_grade[1] ; mode_selector:u_mode_selector|sobel_grade[1] ; sys_clk      ; sys_clk     ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; mode_selector:u_mode_selector|sobel_grade[0] ; mode_selector:u_mode_selector|sobel_grade[0] ; sys_clk      ; sys_clk     ; 0.000        ; 0.090      ; 0.669      ;
; 0.400 ; mode_selector:u_mode_selector|disp_cnt[1]    ; mode_selector:u_mode_selector|disp_cnt[1]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.074      ; 0.669      ;
; 0.402 ; mode_selector:u_mode_selector|proc_cnt[2]    ; mode_selector:u_mode_selector|proc_cnt[2]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; mode_selector:u_mode_selector|proc_cnt[1]    ; mode_selector:u_mode_selector|proc_cnt[1]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; mode_selector:u_mode_selector|proc_cnt[3]    ; mode_selector:u_mode_selector|proc_cnt[3]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.415 ; mode_selector:u_mode_selector|disp_cnt[2]    ; mode_selector:u_mode_selector|disp_cnt[2]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.074      ; 0.684      ;
; 0.415 ; mode_selector:u_mode_selector|disp_cnt[0]    ; mode_selector:u_mode_selector|disp_cnt[0]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.074      ; 0.684      ;
; 0.417 ; mode_selector:u_mode_selector|proc_cnt[0]    ; mode_selector:u_mode_selector|proc_cnt[0]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.684      ;
; 0.456 ; key:u_key|delay_cnt[19]                      ; key:u_key|delay_cnt[19]                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.724      ;
; 0.477 ; key:u_key|key_data_r[1]                      ; key:u_key|key_value[1]                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.745      ;
; 0.477 ; key:u_key|key_data_r[0]                      ; key:u_key|key_value[0]                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.745      ;
; 0.505 ; mode_selector:u_mode_selector|disp_cnt[0]    ; mode_selector:u_mode_selector|disp_cnt[1]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.074      ; 0.774      ;
; 0.516 ; mode_selector:u_mode_selector|disp_cnt[1]    ; mode_selector:u_mode_selector|disp_cnt[2]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.074      ; 0.785      ;
; 0.656 ; key:u_key|key_data_r[2]                      ; key:u_key|key_value[2]                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.924      ;
; 0.681 ; mode_selector:u_mode_selector|proc_cnt[3]    ; mode_selector:u_mode_selector|proc_cnt[2]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.948      ;
; 0.685 ; mode_selector:u_mode_selector|proc_cnt[3]    ; mode_selector:u_mode_selector|proc_cnt[1]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.952      ;
; 0.691 ; key:u_key|delay_cnt[7]                       ; key:u_key|delay_cnt[7]                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.958      ;
; 0.692 ; key:u_key|delay_cnt[13]                      ; key:u_key|delay_cnt[13]                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.960      ;
; 0.693 ; key:u_key|delay_cnt[11]                      ; key:u_key|delay_cnt[11]                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.961      ;
; 0.695 ; key:u_key|delay_cnt[10]                      ; key:u_key|delay_cnt[10]                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.963      ;
; 0.695 ; key:u_key|delay_cnt[1]                       ; key:u_key|delay_cnt[1]                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.962      ;
; 0.696 ; key:u_key|delay_cnt[17]                      ; key:u_key|delay_cnt[17]                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.964      ;
; 0.696 ; key:u_key|delay_cnt[16]                      ; key:u_key|delay_cnt[16]                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.964      ;
; 0.696 ; key:u_key|delay_cnt[12]                      ; key:u_key|delay_cnt[12]                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.964      ;
; 0.697 ; key:u_key|delay_cnt[4]                       ; key:u_key|delay_cnt[4]                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.964      ;
; 0.698 ; key:u_key|delay_cnt[18]                      ; key:u_key|delay_cnt[18]                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.966      ;
; 0.699 ; key:u_key|delay_cnt[2]                       ; key:u_key|delay_cnt[2]                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.966      ;
; 0.700 ; key:u_key|delay_cnt[15]                      ; key:u_key|delay_cnt[15]                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.968      ;
; 0.705 ; key:u_key|delay_cnt[14]                      ; key:u_key|delay_cnt[14]                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; key:u_key|delay_cnt[9]                       ; key:u_key|delay_cnt[9]                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.972      ;
; 0.706 ; key:u_key|delay_cnt[5]                       ; key:u_key|delay_cnt[5]                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.973      ;
; 0.709 ; key:u_key|delay_cnt[3]                       ; key:u_key|delay_cnt[3]                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.976      ;
; 0.740 ; mode_selector:u_mode_selector|disp_cnt[0]    ; mode_selector:u_mode_selector|disp_cnt[2]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.074      ; 1.009      ;
; 0.836 ; mode_selector:u_mode_selector|proc_cnt[2]    ; mode_selector:u_mode_selector|proc_cnt[3]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 1.103      ;
; 0.846 ; mode_selector:u_mode_selector|sobel_grade[0] ; mode_selector:u_mode_selector|sobel_grade[2] ; sys_clk      ; sys_clk     ; 0.000        ; 0.090      ; 1.131      ;
; 0.850 ; key:u_key|delay_cnt[8]                       ; key:u_key|delay_cnt[8]                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 1.117      ;
; 0.859 ; key:u_key|delay_cnt[6]                       ; key:u_key|delay_cnt[6]                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 1.126      ;
; 0.866 ; mode_selector:u_mode_selector|proc_cnt[2]    ; mode_selector:u_mode_selector|proc_cnt[0]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 1.133      ;
; 0.884 ; key:u_key|delay_cnt[0]                       ; key:u_key|delay_cnt[0]                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 1.151      ;
; 0.914 ; mode_selector:u_mode_selector|proc_cnt[3]    ; mode_selector:u_mode_selector|proc_cnt[0]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 1.181      ;
; 0.921 ; mode_selector:u_mode_selector|sobel_grade[1] ; mode_selector:u_mode_selector|sobel_grade[2] ; sys_clk      ; sys_clk     ; 0.000        ; 0.090      ; 1.206      ;
; 0.947 ; mode_selector:u_mode_selector|disp_cnt[2]    ; mode_selector:u_mode_selector|disp_cnt[1]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.074      ; 1.216      ;
; 0.949 ; mode_selector:u_mode_selector|disp_cnt[2]    ; mode_selector:u_mode_selector|disp_cnt[0]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.074      ; 1.218      ;
; 0.992 ; key:u_key|delay_cnt[18]                      ; key:u_key|key_flag                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.260      ;
; 1.013 ; key:u_key|delay_cnt[7]                       ; key:u_key|delay_cnt[8]                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 1.280      ;
; 1.014 ; key:u_key|delay_cnt[10]                      ; key:u_key|delay_cnt[11]                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.282      ;
; 1.014 ; key:u_key|delay_cnt[13]                      ; key:u_key|delay_cnt[14]                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.282      ;
; 1.015 ; key:u_key|delay_cnt[12]                      ; key:u_key|delay_cnt[13]                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.283      ;
; 1.015 ; key:u_key|delay_cnt[9]                       ; key:u_key|delay_cnt[10]                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.084      ; 1.294      ;
; 1.015 ; key:u_key|delay_cnt[16]                      ; key:u_key|delay_cnt[17]                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.283      ;
; 1.016 ; key:u_key|delay_cnt[4]                       ; key:u_key|delay_cnt[5]                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 1.283      ;
; 1.017 ; key:u_key|delay_cnt[18]                      ; key:u_key|delay_cnt[19]                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.285      ;
; 1.017 ; key:u_key|delay_cnt[11]                      ; key:u_key|delay_cnt[12]                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.285      ;
; 1.018 ; key:u_key|delay_cnt[2]                       ; key:u_key|delay_cnt[3]                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 1.285      ;
; 1.019 ; key:u_key|delay_cnt[1]                       ; key:u_key|delay_cnt[2]                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 1.286      ;
; 1.020 ; key:u_key|delay_cnt[17]                      ; key:u_key|delay_cnt[18]                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.288      ;
; 1.022 ; key:u_key|delay_cnt[15]                      ; key:u_key|delay_cnt[16]                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.290      ;
; 1.024 ; key:u_key|delay_cnt[14]                      ; key:u_key|delay_cnt[15]                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.292      ;
; 1.028 ; key:u_key|delay_cnt[5]                       ; key:u_key|delay_cnt[6]                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 1.295      ;
; 1.029 ; key:u_key|delay_cnt[10]                      ; key:u_key|delay_cnt[12]                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.297      ;
; 1.030 ; key:u_key|delay_cnt[12]                      ; key:u_key|delay_cnt[14]                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.298      ;
; 1.030 ; key:u_key|delay_cnt[16]                      ; key:u_key|delay_cnt[18]                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.298      ;
; 1.031 ; key:u_key|delay_cnt[4]                       ; key:u_key|delay_cnt[6]                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 1.298      ;
; 1.033 ; key:u_key|delay_cnt[3]                       ; key:u_key|delay_cnt[4]                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 1.300      ;
; 1.033 ; key:u_key|delay_cnt[2]                       ; key:u_key|delay_cnt[4]                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 1.300      ;
; 1.039 ; key:u_key|delay_cnt[14]                      ; key:u_key|delay_cnt[16]                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.307      ;
; 1.062 ; key:u_key|delay_cnt[10]                      ; key:u_key|key_flag                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.330      ;
; 1.085 ; mode_selector:u_mode_selector|sobel_grade[0] ; mode_selector:u_mode_selector|sobel_grade[1] ; sys_clk      ; sys_clk     ; 0.000        ; 0.090      ; 1.370      ;
; 1.108 ; key:u_key|delay_cnt[7]                       ; key:u_key|delay_cnt[9]                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 1.375      ;
; 1.108 ; key:u_key|delay_cnt[9]                       ; key:u_key|delay_cnt[11]                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.084      ; 1.387      ;
; 1.110 ; key:u_key|delay_cnt[13]                      ; key:u_key|delay_cnt[15]                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.378      ;
; 1.113 ; key:u_key|delay_cnt[11]                      ; key:u_key|delay_cnt[13]                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.381      ;
; 1.116 ; key:u_key|delay_cnt[1]                       ; key:u_key|delay_cnt[3]                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 1.383      ;
; 1.117 ; key:u_key|delay_cnt[17]                      ; key:u_key|delay_cnt[19]                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.385      ;
; 1.120 ; key:u_key|delay_cnt[17]                      ; key:u_key|key_flag                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.388      ;
; 1.121 ; key:u_key|delay_cnt[5]                       ; key:u_key|delay_cnt[7]                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 1.388      ;
; 1.121 ; key:u_key|delay_cnt[15]                      ; key:u_key|delay_cnt[17]                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.389      ;
; 1.123 ; key:u_key|delay_cnt[7]                       ; key:u_key|delay_cnt[10]                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.084      ; 1.402      ;
; 1.128 ; key:u_key|delay_cnt[3]                       ; key:u_key|delay_cnt[5]                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 1.395      ;
; 1.136 ; key:u_key|delay_cnt[13]                      ; key:u_key|delay_cnt[16]                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.404      ;
; 1.136 ; key:u_key|delay_cnt[10]                      ; key:u_key|delay_cnt[13]                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.404      ;
; 1.137 ; key:u_key|delay_cnt[9]                       ; key:u_key|delay_cnt[12]                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.084      ; 1.416      ;
; 1.137 ; key:u_key|delay_cnt[12]                      ; key:u_key|delay_cnt[15]                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.405      ;
; 1.137 ; key:u_key|delay_cnt[16]                      ; key:u_key|delay_cnt[19]                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.405      ;
; 1.138 ; key:u_key|delay_cnt[4]                       ; key:u_key|delay_cnt[7]                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 1.405      ;
; 1.139 ; key:u_key|delay_cnt[11]                      ; key:u_key|delay_cnt[14]                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.407      ;
; 1.140 ; key:u_key|delay_cnt[2]                       ; key:u_key|delay_cnt[5]                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 1.407      ;
; 1.141 ; key:u_key|delay_cnt[1]                       ; key:u_key|delay_cnt[4]                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 1.408      ;
; 1.144 ; key:u_key|delay_cnt[15]                      ; key:u_key|delay_cnt[18]                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.412      ;
; 1.146 ; key:u_key|delay_cnt[8]                       ; key:u_key|delay_cnt[9]                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 1.413      ;
; 1.146 ; key:u_key|delay_cnt[14]                      ; key:u_key|delay_cnt[17]                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.414      ;
; 1.150 ; key:u_key|delay_cnt[5]                       ; key:u_key|delay_cnt[8]                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 1.417      ;
; 1.151 ; key:u_key|delay_cnt[10]                      ; key:u_key|delay_cnt[14]                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.419      ;
; 1.152 ; key:u_key|delay_cnt[12]                      ; key:u_key|delay_cnt[16]                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 1.420      ;
; 1.153 ; key:u_key|delay_cnt[4]                       ; key:u_key|delay_cnt[8]                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 1.420      ;
; 1.155 ; key:u_key|delay_cnt[3]                       ; key:u_key|delay_cnt[6]                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 1.422      ;
; 1.155 ; key:u_key|delay_cnt[2]                       ; key:u_key|delay_cnt[6]                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 1.422      ;
; 1.157 ; key:u_key|delay_cnt[0]                       ; key:u_key|delay_cnt[1]                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 1.424      ;
+-------+----------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'cam_pclk'                                                                                                                                                                                                                                       ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                       ; To Node                                               ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; -0.917 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_done                                                     ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; sccb_dri:u_sccb_dri|dri_clk                           ; cam_pclk    ; 1.000        ; 0.856      ; 2.765      ;
; -0.917 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_done                                                     ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; sccb_dri:u_sccb_dri|dri_clk                           ; cam_pclk    ; 1.000        ; 0.856      ; 2.765      ;
; -0.917 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_done                                                     ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; sccb_dri:u_sccb_dri|dri_clk                           ; cam_pclk    ; 1.000        ; 0.856      ; 2.765      ;
; -0.917 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_done                                                     ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; sccb_dri:u_sccb_dri|dri_clk                           ; cam_pclk    ; 1.000        ; 0.856      ; 2.765      ;
; -0.876 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_done                                                     ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; sccb_dri:u_sccb_dri|dri_clk                           ; cam_pclk    ; 1.000        ; 0.897      ; 2.765      ;
; -0.876 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_done                                                     ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; sccb_dri:u_sccb_dri|dri_clk                           ; cam_pclk    ; 1.000        ; 0.897      ; 2.765      ;
; -0.876 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_done                                                     ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; sccb_dri:u_sccb_dri|dri_clk                           ; cam_pclk    ; 1.000        ; 0.897      ; 2.765      ;
; -0.876 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_done                                                     ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; sccb_dri:u_sccb_dri|dri_clk                           ; cam_pclk    ; 1.000        ; 0.897      ; 2.765      ;
; -0.876 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_done                                                     ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; sccb_dri:u_sccb_dri|dri_clk                           ; cam_pclk    ; 1.000        ; 0.897      ; 2.765      ;
; -0.876 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_done                                                     ; cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; sccb_dri:u_sccb_dri|dri_clk                           ; cam_pclk    ; 1.000        ; 0.897      ; 2.765      ;
; -0.876 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_done                                                     ; cmos_capture_data:u_cmos_capture_data|cam_href_d0     ; sccb_dri:u_sccb_dri|dri_clk                           ; cam_pclk    ; 1.000        ; 0.897      ; 2.765      ;
; -0.876 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_done                                                     ; cmos_capture_data:u_cmos_capture_data|cam_href_d1     ; sccb_dri:u_sccb_dri|dri_clk                           ; cam_pclk    ; 1.000        ; 0.897      ; 2.765      ;
; -0.876 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_done                                                     ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; sccb_dri:u_sccb_dri|dri_clk                           ; cam_pclk    ; 1.000        ; 0.897      ; 2.765      ;
; -0.876 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_done                                                     ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; sccb_dri:u_sccb_dri|dri_clk                           ; cam_pclk    ; 1.000        ; 0.897      ; 2.765      ;
; -0.876 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_done                                                     ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; sccb_dri:u_sccb_dri|dri_clk                           ; cam_pclk    ; 1.000        ; 0.897      ; 2.765      ;
; -0.876 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_done                                                     ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; sccb_dri:u_sccb_dri|dri_clk                           ; cam_pclk    ; 1.000        ; 0.897      ; 2.765      ;
; -0.801 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_done                                                     ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; sccb_dri:u_sccb_dri|dri_clk                           ; cam_pclk    ; 1.000        ; 0.645      ; 2.438      ;
; -0.801 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_done                                                     ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; sccb_dri:u_sccb_dri|dri_clk                           ; cam_pclk    ; 1.000        ; 0.645      ; 2.438      ;
; -0.801 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_done                                                     ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; sccb_dri:u_sccb_dri|dri_clk                           ; cam_pclk    ; 1.000        ; 0.645      ; 2.438      ;
; -0.768 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_done                                                     ; cmos_capture_data:u_cmos_capture_data|byte_flag       ; sccb_dri:u_sccb_dri|dri_clk                           ; cam_pclk    ; 1.000        ; 0.684      ; 2.444      ;
; -0.744 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_done                                                     ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; sccb_dri:u_sccb_dri|dri_clk                           ; cam_pclk    ; 1.000        ; 0.702      ; 2.438      ;
; -0.721 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_done                                                     ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; sccb_dri:u_sccb_dri|dri_clk                           ; cam_pclk    ; 1.000        ; 0.836      ; 2.549      ;
; -0.680 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_done                                                     ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; sccb_dri:u_sccb_dri|dri_clk                           ; cam_pclk    ; 1.000        ; 0.877      ; 2.549      ;
; -0.665 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_done                                                     ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; sccb_dri:u_sccb_dri|dri_clk                           ; cam_pclk    ; 1.000        ; 0.763      ; 2.420      ;
; -0.665 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_done                                                     ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; sccb_dri:u_sccb_dri|dri_clk                           ; cam_pclk    ; 1.000        ; 0.763      ; 2.420      ;
; -0.665 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_done                                                     ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; sccb_dri:u_sccb_dri|dri_clk                           ; cam_pclk    ; 1.000        ; 0.763      ; 2.420      ;
; -0.665 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_done                                                     ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; sccb_dri:u_sccb_dri|dri_clk                           ; cam_pclk    ; 1.000        ; 0.763      ; 2.420      ;
; -0.665 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_done                                                     ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; sccb_dri:u_sccb_dri|dri_clk                           ; cam_pclk    ; 1.000        ; 0.763      ; 2.420      ;
; -0.665 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_done                                                     ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; sccb_dri:u_sccb_dri|dri_clk                           ; cam_pclk    ; 1.000        ; 0.763      ; 2.420      ;
; -0.665 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_done                                                     ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; sccb_dri:u_sccb_dri|dri_clk                           ; cam_pclk    ; 1.000        ; 0.763      ; 2.420      ;
; -0.624 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_done                                                     ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; sccb_dri:u_sccb_dri|dri_clk                           ; cam_pclk    ; 1.000        ; 0.804      ; 2.420      ;
; -0.624 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_done                                                     ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; sccb_dri:u_sccb_dri|dri_clk                           ; cam_pclk    ; 1.000        ; 0.804      ; 2.420      ;
; -0.624 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_done                                                     ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; sccb_dri:u_sccb_dri|dri_clk                           ; cam_pclk    ; 1.000        ; 0.804      ; 2.420      ;
; -0.624 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_done                                                     ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; sccb_dri:u_sccb_dri|dri_clk                           ; cam_pclk    ; 1.000        ; 0.804      ; 2.420      ;
; -0.597 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_done                                                     ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; sccb_dri:u_sccb_dri|dri_clk                           ; cam_pclk    ; 1.000        ; 0.855      ; 2.444      ;
; -0.348 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.570      ; 3.830      ;
; -0.348 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.570      ; 3.830      ;
; -0.348 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.570      ; 3.830      ;
; -0.348 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.570      ; 3.830      ;
; -0.307 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.611      ; 3.830      ;
; -0.307 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.611      ; 3.830      ;
; -0.307 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.611      ; 3.830      ;
; -0.307 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.611      ; 3.830      ;
; -0.307 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.611      ; 3.830      ;
; -0.307 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.611      ; 3.830      ;
; -0.307 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_href_d0     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.611      ; 3.830      ;
; -0.307 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_href_d1     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.611      ; 3.830      ;
; -0.307 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.611      ; 3.830      ;
; -0.307 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.611      ; 3.830      ;
; -0.307 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.611      ; 3.830      ;
; -0.307 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.611      ; 3.830      ;
; -0.232 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.359      ; 3.503      ;
; -0.232 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.359      ; 3.503      ;
; -0.232 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.359      ; 3.503      ;
; -0.221 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.570      ; 3.703      ;
; -0.221 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.570      ; 3.703      ;
; -0.221 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.570      ; 3.703      ;
; -0.221 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.570      ; 3.703      ;
; -0.199 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.398      ; 3.509      ;
; -0.188 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.570      ; 3.670      ;
; -0.188 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.570      ; 3.670      ;
; -0.188 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.570      ; 3.670      ;
; -0.188 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.570      ; 3.670      ;
; -0.180 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.611      ; 3.703      ;
; -0.180 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.611      ; 3.703      ;
; -0.180 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.611      ; 3.703      ;
; -0.180 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.611      ; 3.703      ;
; -0.180 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.611      ; 3.703      ;
; -0.180 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.611      ; 3.703      ;
; -0.180 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_href_d0     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.611      ; 3.703      ;
; -0.180 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_href_d1     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.611      ; 3.703      ;
; -0.180 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.611      ; 3.703      ;
; -0.180 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.611      ; 3.703      ;
; -0.180 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.611      ; 3.703      ;
; -0.180 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.611      ; 3.703      ;
; -0.175 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.416      ; 3.503      ;
; -0.152 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.550      ; 3.614      ;
; -0.147 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.611      ; 3.670      ;
; -0.147 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.611      ; 3.670      ;
; -0.147 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.611      ; 3.670      ;
; -0.147 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.611      ; 3.670      ;
; -0.147 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.611      ; 3.670      ;
; -0.147 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.611      ; 3.670      ;
; -0.147 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_href_d0     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.611      ; 3.670      ;
; -0.147 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_href_d1     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.611      ; 3.670      ;
; -0.147 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.611      ; 3.670      ;
; -0.147 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.611      ; 3.670      ;
; -0.147 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.611      ; 3.670      ;
; -0.147 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.611      ; 3.670      ;
; -0.111 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.591      ; 3.614      ;
; -0.111 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.359      ; 3.382      ;
; -0.111 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.359      ; 3.382      ;
; -0.111 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.359      ; 3.382      ;
; -0.105 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.359      ; 3.376      ;
; -0.105 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.359      ; 3.376      ;
; -0.105 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.359      ; 3.376      ;
; -0.096 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.477      ; 3.485      ;
; -0.096 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.477      ; 3.485      ;
; -0.096 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.477      ; 3.485      ;
; -0.096 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.477      ; 3.485      ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'cam_pclk'                                                                                                                                                                                                                                        ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                       ; To Node                                               ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; -0.162 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.068      ; 3.181      ;
; -0.130 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.068      ; 3.213      ;
; -0.110 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.015      ; 3.180      ;
; -0.110 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.015      ; 3.180      ;
; -0.110 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.015      ; 3.180      ;
; -0.110 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.015      ; 3.180      ;
; -0.100 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.015      ; 3.190      ;
; -0.100 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.015      ; 3.190      ;
; -0.100 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.015      ; 3.190      ;
; -0.100 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.015      ; 3.190      ;
; -0.086 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.091      ; 3.280      ;
; -0.067 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.972      ; 3.180      ;
; -0.067 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.972      ; 3.180      ;
; -0.067 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.972      ; 3.180      ;
; -0.067 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.972      ; 3.180      ;
; -0.067 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.972      ; 3.180      ;
; -0.067 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.972      ; 3.180      ;
; -0.067 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.972      ; 3.180      ;
; -0.057 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.972      ; 3.190      ;
; -0.057 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.972      ; 3.190      ;
; -0.057 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.972      ; 3.190      ;
; -0.057 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.972      ; 3.190      ;
; -0.057 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.972      ; 3.190      ;
; -0.057 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.972      ; 3.190      ;
; -0.057 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.972      ; 3.190      ;
; -0.052 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.091      ; 3.314      ;
; -0.052 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.068      ; 3.291      ;
; -0.043 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.048      ; 3.280      ;
; -0.009 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.048      ; 3.314      ;
; -0.006 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.908      ; 3.177      ;
; 0.000  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.015      ; 3.290      ;
; 0.000  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.015      ; 3.290      ;
; 0.000  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.015      ; 3.290      ;
; 0.000  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.015      ; 3.290      ;
; 0.016  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.890      ; 3.181      ;
; 0.024  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.908      ; 3.207      ;
; 0.024  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.091      ; 3.390      ;
; 0.043  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.112      ; 3.430      ;
; 0.043  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.112      ; 3.430      ;
; 0.043  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.112      ; 3.430      ;
; 0.043  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.112      ; 3.430      ;
; 0.043  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.112      ; 3.430      ;
; 0.043  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.112      ; 3.430      ;
; 0.043  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_href_d0     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.112      ; 3.430      ;
; 0.043  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_href_d1     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.112      ; 3.430      ;
; 0.043  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.112      ; 3.430      ;
; 0.043  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.112      ; 3.430      ;
; 0.043  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.112      ; 3.430      ;
; 0.043  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.112      ; 3.430      ;
; 0.043  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.972      ; 3.290      ;
; 0.043  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.972      ; 3.290      ;
; 0.043  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.972      ; 3.290      ;
; 0.043  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.972      ; 3.290      ;
; 0.043  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.972      ; 3.290      ;
; 0.043  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.972      ; 3.290      ;
; 0.043  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.972      ; 3.290      ;
; 0.048  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.890      ; 3.213      ;
; 0.053  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.849      ; 3.177      ;
; 0.053  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.849      ; 3.177      ;
; 0.053  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.849      ; 3.177      ;
; 0.067  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.048      ; 3.390      ;
; 0.083  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.849      ; 3.207      ;
; 0.083  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.849      ; 3.207      ;
; 0.083  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.849      ; 3.207      ;
; 0.086  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.069      ; 3.430      ;
; 0.086  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.069      ; 3.430      ;
; 0.086  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.069      ; 3.430      ;
; 0.086  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.069      ; 3.430      ;
; 0.104  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.908      ; 3.287      ;
; 0.113  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.112      ; 3.500      ;
; 0.113  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.112      ; 3.500      ;
; 0.113  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.112      ; 3.500      ;
; 0.113  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.112      ; 3.500      ;
; 0.113  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.112      ; 3.500      ;
; 0.113  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.112      ; 3.500      ;
; 0.113  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_href_d0     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.112      ; 3.500      ;
; 0.113  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_href_d1     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.112      ; 3.500      ;
; 0.113  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.112      ; 3.500      ;
; 0.113  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.112      ; 3.500      ;
; 0.113  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.112      ; 3.500      ;
; 0.113  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.112      ; 3.500      ;
; 0.126  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.890      ; 3.291      ;
; 0.153  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.112      ; 3.540      ;
; 0.153  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.112      ; 3.540      ;
; 0.153  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.112      ; 3.540      ;
; 0.153  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.112      ; 3.540      ;
; 0.153  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.112      ; 3.540      ;
; 0.153  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.112      ; 3.540      ;
; 0.153  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_href_d0     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.112      ; 3.540      ;
; 0.153  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_href_d1     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.112      ; 3.540      ;
; 0.153  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.112      ; 3.540      ;
; 0.153  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.112      ; 3.540      ;
; 0.153  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.112      ; 3.540      ;
; 0.153  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.112      ; 3.540      ;
; 0.156  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.069      ; 3.500      ;
; 0.156  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.069      ; 3.500      ;
; 0.156  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.069      ; 3.500      ;
; 0.156  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 3.069      ; 3.500      ;
; 0.163  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.849      ; 3.287      ;
; 0.163  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.849      ; 3.287      ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'cam_pclk'                                                                                                                                                                                                                                                                                                                             ;
+--------+--------------+----------------+------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock    ; Clock Edge ; Target                                                                                                                                                                                                                                                                                             ;
+--------+--------------+----------------+------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|d_s_ram_1024x1:u_d_s_ram_1024x1_1|altsyncram:altsyncram_component|altsyncram_vgn1:auto_generated|q_b[0]                                        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|d_s_ram_1024x1:u_d_s_ram_1024x1_1|altsyncram:altsyncram_component|altsyncram_vgn1:auto_generated|ram_block1a0~porta_address_reg0               ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|d_s_ram_1024x1:u_d_s_ram_1024x1_1|altsyncram:altsyncram_component|altsyncram_vgn1:auto_generated|ram_block1a0~porta_datain_reg0                ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|d_s_ram_1024x1:u_d_s_ram_1024x1_1|altsyncram:altsyncram_component|altsyncram_vgn1:auto_generated|ram_block1a0~porta_we_reg                     ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|d_s_ram_1024x1:u_d_s_ram_1024x1_1|altsyncram:altsyncram_component|altsyncram_vgn1:auto_generated|ram_block1a0~portb_address_reg0               ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|d_s_ram_1024x1:u_d_s_ram_1024x1_2|altsyncram:altsyncram_component|altsyncram_vgn1:auto_generated|q_b[0]                                        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|d_s_ram_1024x1:u_d_s_ram_1024x1_2|altsyncram:altsyncram_component|altsyncram_vgn1:auto_generated|ram_block1a0~porta_address_reg0               ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|d_s_ram_1024x1:u_d_s_ram_1024x1_2|altsyncram:altsyncram_component|altsyncram_vgn1:auto_generated|ram_block1a0~porta_datain_reg0                ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|d_s_ram_1024x1:u_d_s_ram_1024x1_2|altsyncram:altsyncram_component|altsyncram_vgn1:auto_generated|ram_block1a0~porta_we_reg                     ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|d_s_ram_1024x1:u_d_s_ram_1024x1_2|altsyncram:altsyncram_component|altsyncram_vgn1:auto_generated|ram_block1a0~portb_address_reg0               ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Erosion:u_Erosion|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|d_s_ram_1024x1:u_d_s_ram_1024x1_1|altsyncram:altsyncram_component|altsyncram_vgn1:auto_generated|q_b[0]                                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Erosion:u_Erosion|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|d_s_ram_1024x1:u_d_s_ram_1024x1_1|altsyncram:altsyncram_component|altsyncram_vgn1:auto_generated|ram_block1a0~porta_address_reg0                 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Erosion:u_Erosion|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|d_s_ram_1024x1:u_d_s_ram_1024x1_1|altsyncram:altsyncram_component|altsyncram_vgn1:auto_generated|ram_block1a0~porta_datain_reg0                  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Erosion:u_Erosion|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|d_s_ram_1024x1:u_d_s_ram_1024x1_1|altsyncram:altsyncram_component|altsyncram_vgn1:auto_generated|ram_block1a0~porta_we_reg                       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Erosion:u_Erosion|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|d_s_ram_1024x1:u_d_s_ram_1024x1_1|altsyncram:altsyncram_component|altsyncram_vgn1:auto_generated|ram_block1a0~portb_address_reg0                 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Erosion:u_Erosion|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|d_s_ram_1024x1:u_d_s_ram_1024x1_2|altsyncram:altsyncram_component|altsyncram_vgn1:auto_generated|q_b[0]                                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Erosion:u_Erosion|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|d_s_ram_1024x1:u_d_s_ram_1024x1_2|altsyncram:altsyncram_component|altsyncram_vgn1:auto_generated|ram_block1a0~porta_address_reg0                 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Erosion:u_Erosion|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|d_s_ram_1024x1:u_d_s_ram_1024x1_2|altsyncram:altsyncram_component|altsyncram_vgn1:auto_generated|ram_block1a0~porta_datain_reg0                  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Erosion:u_Erosion|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|d_s_ram_1024x1:u_d_s_ram_1024x1_2|altsyncram:altsyncram_component|altsyncram_vgn1:auto_generated|ram_block1a0~porta_we_reg                       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Erosion:u_Erosion|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|d_s_ram_1024x1:u_d_s_ram_1024x1_2|altsyncram:altsyncram_component|altsyncram_vgn1:auto_generated|ram_block1a0~portb_address_reg0                 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|d_s_ram_1024x8:u_d_s_ram_1024x8_1|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|q_b[0]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|d_s_ram_1024x8:u_d_s_ram_1024x8_1|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|q_b[1]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|d_s_ram_1024x8:u_d_s_ram_1024x8_1|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|q_b[2]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|d_s_ram_1024x8:u_d_s_ram_1024x8_1|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|q_b[3]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|d_s_ram_1024x8:u_d_s_ram_1024x8_1|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|q_b[4]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|d_s_ram_1024x8:u_d_s_ram_1024x8_1|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|q_b[5]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|d_s_ram_1024x8:u_d_s_ram_1024x8_1|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|q_b[6]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|d_s_ram_1024x8:u_d_s_ram_1024x8_1|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|q_b[7]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|d_s_ram_1024x8:u_d_s_ram_1024x8_1|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|d_s_ram_1024x8:u_d_s_ram_1024x8_1|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|d_s_ram_1024x8:u_d_s_ram_1024x8_1|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|ram_block1a0~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|d_s_ram_1024x8:u_d_s_ram_1024x8_1|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|d_s_ram_1024x8:u_d_s_ram_1024x8_2|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|q_b[0]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|d_s_ram_1024x8:u_d_s_ram_1024x8_2|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|q_b[1]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|d_s_ram_1024x8:u_d_s_ram_1024x8_2|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|q_b[2]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|d_s_ram_1024x8:u_d_s_ram_1024x8_2|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|q_b[3]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|d_s_ram_1024x8:u_d_s_ram_1024x8_2|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|q_b[4]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|d_s_ram_1024x8:u_d_s_ram_1024x8_2|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|q_b[5]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|d_s_ram_1024x8:u_d_s_ram_1024x8_2|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|q_b[6]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|d_s_ram_1024x8:u_d_s_ram_1024x8_2|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|q_b[7]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|d_s_ram_1024x8:u_d_s_ram_1024x8_2|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|d_s_ram_1024x8:u_d_s_ram_1024x8_2|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|d_s_ram_1024x8:u_d_s_ram_1024x8_2|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|ram_block1a0~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|d_s_ram_1024x8:u_d_s_ram_1024x8_2|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; cam_pclk ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0                                                                                                              ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; cam_pclk ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0                                                                                                               ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; cam_pclk ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_we_reg                                                                                                                    ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; cam_pclk ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0                                                                                                              ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; cam_pclk ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0                                                                                                               ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; cam_pclk ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_we_reg                                                                                                                    ;
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; cam_pclk ; Rise       ; cam_pclk                                                                                                                                                                                                                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|clken_dly[0]                                                                                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|clken_dly[1]                                                                                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|clken_dly[2]                                                                                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|ram_rd_addr[0]                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|ram_rd_addr[1]                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|ram_rd_addr[2]                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|ram_rd_addr[3]                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|ram_rd_addr[4]                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|ram_rd_addr[5]                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|ram_rd_addr[6]                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|ram_rd_addr[7]                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|ram_rd_addr[8]                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|ram_rd_addr[9]                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|ram_rd_addr_d0[0]                                                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|ram_rd_addr_d0[1]                                                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|ram_rd_addr_d0[2]                                                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|ram_rd_addr_d0[3]                                                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|ram_rd_addr_d0[4]                                                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|ram_rd_addr_d0[5]                                                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|ram_rd_addr_d0[6]                                                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|ram_rd_addr_d0[7]                                                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|ram_rd_addr_d0[8]                                                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|ram_rd_addr_d0[9]                                                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|ram_rd_addr_d1[0]                                                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|ram_rd_addr_d1[1]                                                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|ram_rd_addr_d1[2]                                                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|ram_rd_addr_d1[3]                                                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|ram_rd_addr_d1[4]                                                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|ram_rd_addr_d1[5]                                                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|ram_rd_addr_d1[6]                                                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|ram_rd_addr_d1[7]                                                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|ram_rd_addr_d1[8]                                                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|ram_rd_addr_d1[9]                                                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|shiftin_d0                                                                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|shiftin_d1                                                                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|shiftin_d2                                                                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|taps0x_d0                                                                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|matrix_p11                                                                                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|matrix_p12                                                                                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|matrix_p13                                                                                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|matrix_p21                                                                                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|matrix_p22                                                                                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|matrix_p23                                                                                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|matrix_p31                                                                                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|matrix_p32                                                                                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|matrix_p33                                                                                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|pre_frame_hsync_r[0]                                                                                                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|pre_frame_hsync_r[1]                                                                                                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|pre_frame_valid_r[0]                                                                                                                                                                     ;
+--------+--------------+----------------+------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'sccb_dri:u_sccb_dri|dri_clk'                                                                                                                                                       ;
+--------+--------------+----------------+------------------+-----------------------------+------------+------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                       ; Clock Edge ; Target                                                                                                                 ;
+--------+--------------+----------------+------------------+-----------------------------+------------+------------------------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|altsyncram:Ram0_rtl_0|altsyncram_5i91:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|addr[0]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|addr[10]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|addr[11]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|addr[12]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|addr[13]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|addr[14]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|addr[15]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|addr[1]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|addr[2]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|addr[3]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|addr[4]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|addr[5]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|addr[6]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|addr[7]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|addr[8]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|addr[9]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|cnt[0]                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|cnt[1]                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|cnt[2]                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|cnt[3]                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|cnt[4]                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|cnt[5]                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|cnt[6]                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|data_wr[0]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|data_wr[1]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|data_wr[2]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|data_wr[3]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|data_wr[4]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|data_wr[5]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|data_wr[6]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|data_wr[7]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|fsm_c.ADDR16                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|fsm_c.ADDR8                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|fsm_c.DATA_WR                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|fsm_c.IDLE                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|fsm_c.STOP                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|fsm_c.WR_ADDR                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|scl                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|sda_dir                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|sda_out                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|st_done                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|Ram0~0                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_done                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[0]                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[1]                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[2]                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[3]                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[4]                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[5]                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[6]                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[7]                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|sccb_exec                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[0]                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[10]                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[11]                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[12]                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[13]                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[14]                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[1]                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[2]                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[3]                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[4]                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[5]                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[6]                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[7]                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[8]                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[9]                                                                    ;
; 0.177  ; 0.407        ; 0.230          ; Low Pulse Width  ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|altsyncram:Ram0_rtl_0|altsyncram_5i91:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.215  ; 0.431        ; 0.216          ; High Pulse Width ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|Ram0~0                                                                               ;
; 0.219  ; 0.435        ; 0.216          ; High Pulse Width ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|addr[13]                                                                                           ;
; 0.220  ; 0.436        ; 0.216          ; High Pulse Width ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|sda_out                                                                                            ;
; 0.223  ; 0.439        ; 0.216          ; High Pulse Width ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|addr[10]                                                                                           ;
; 0.223  ; 0.439        ; 0.216          ; High Pulse Width ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|addr[12]                                                                                           ;
; 0.223  ; 0.439        ; 0.216          ; High Pulse Width ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|addr[14]                                                                                           ;
; 0.223  ; 0.439        ; 0.216          ; High Pulse Width ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|addr[8]                                                                                            ;
; 0.223  ; 0.439        ; 0.216          ; High Pulse Width ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|data_wr[0]                                                                                         ;
; 0.223  ; 0.439        ; 0.216          ; High Pulse Width ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|data_wr[1]                                                                                         ;
; 0.223  ; 0.439        ; 0.216          ; High Pulse Width ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|data_wr[2]                                                                                         ;
; 0.223  ; 0.439        ; 0.216          ; High Pulse Width ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|data_wr[3]                                                                                         ;
; 0.223  ; 0.439        ; 0.216          ; High Pulse Width ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|data_wr[4]                                                                                         ;
; 0.223  ; 0.439        ; 0.216          ; High Pulse Width ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|data_wr[5]                                                                                         ;
; 0.223  ; 0.439        ; 0.216          ; High Pulse Width ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|data_wr[6]                                                                                         ;
; 0.223  ; 0.439        ; 0.216          ; High Pulse Width ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|data_wr[7]                                                                                         ;
; 0.263  ; 0.479        ; 0.216          ; High Pulse Width ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[0]                                                                    ;
; 0.264  ; 0.480        ; 0.216          ; High Pulse Width ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|fsm_c.IDLE                                                                                         ;
; 0.264  ; 0.480        ; 0.216          ; High Pulse Width ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|fsm_c.WR_ADDR                                                                                      ;
; 0.264  ; 0.480        ; 0.216          ; High Pulse Width ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_done                                                                            ;
; 0.264  ; 0.480        ; 0.216          ; High Pulse Width ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[0]                                                                      ;
; 0.264  ; 0.480        ; 0.216          ; High Pulse Width ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[1]                                                                      ;
; 0.264  ; 0.480        ; 0.216          ; High Pulse Width ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[2]                                                                      ;
; 0.264  ; 0.480        ; 0.216          ; High Pulse Width ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[3]                                                                      ;
; 0.264  ; 0.480        ; 0.216          ; High Pulse Width ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[4]                                                                      ;
; 0.264  ; 0.480        ; 0.216          ; High Pulse Width ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[5]                                                                      ;
; 0.264  ; 0.480        ; 0.216          ; High Pulse Width ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[6]                                                                      ;
; 0.264  ; 0.480        ; 0.216          ; High Pulse Width ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[7]                                                                      ;
; 0.264  ; 0.480        ; 0.216          ; High Pulse Width ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|sccb_exec                                                                            ;
; 0.264  ; 0.480        ; 0.216          ; High Pulse Width ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[10]                                                                   ;
; 0.264  ; 0.480        ; 0.216          ; High Pulse Width ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[11]                                                                   ;
; 0.264  ; 0.480        ; 0.216          ; High Pulse Width ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[12]                                                                   ;
+--------+--------------+----------------+------------------+-----------------------------+------------+------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                        ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                 ; Clock Edge ; Target                                                                                                                                                                                   ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.674 ; 4.890        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[5] ;
; 4.674 ; 4.890        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;
; 4.674 ; 4.890        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;
; 4.675 ; 4.891        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                     ;
; 4.675 ; 4.891        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                      ;
; 4.675 ; 4.891        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                      ;
; 4.675 ; 4.891        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                      ;
; 4.675 ; 4.891        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                      ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|sdram_ref_req                                                                                          ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[0]                                                                                           ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[10]                                                                                          ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[11]                                                                                          ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[12]                                                                                          ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[13]                                                                                          ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[14]                                                                                          ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[1]                                                                                           ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[2]                                                                                           ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[3]                                                                                           ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[4]                                                                                           ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[5]                                                                                           ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[6]                                                                                           ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[7]                                                                                           ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[8]                                                                                           ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[9]                                                                                           ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                                             ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                                             ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                                             ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                                             ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                                             ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                                             ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                                             ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                                             ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                                             ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                                             ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[0]                                                                                         ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[10]                                                                                        ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[1]                                                                                         ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[2]                                                                                         ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[3]                                                                                         ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[4]                                                                                         ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[5]                                                                                         ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[6]                                                                                         ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[7]                                                                                         ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[8]                                                                                         ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[9]                                                                                         ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_data:u_sdram_data|sdram_din_r[9]                                                                                         ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_data:u_sdram_data|sdram_out_en                                                                                           ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                      ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                      ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                      ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                      ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                      ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                      ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|dffpipe_pe9:rs_brp|dffe10a[0]                               ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|dffpipe_pe9:rs_brp|dffe10a[2]                               ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|dffpipe_pe9:rs_brp|dffe10a[3]                               ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|rd_ack_r1                                                                                                                        ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_cmd:u_sdram_cmd|sdram_ba[0]                                                                                              ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_cmd:u_sdram_cmd|sdram_ba[1]                                                                                              ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[0]                                                                                           ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[1]                                                                                           ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[2]                                                                                           ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                                                            ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_data:u_sdram_data|sdram_dout_r[10]                                                                                       ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_data:u_sdram_data|sdram_dout_r[11]                                                                                       ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_data:u_sdram_data|sdram_dout_r[12]                                                                                       ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_data:u_sdram_data|sdram_dout_r[13]                                                                                       ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_data:u_sdram_data|sdram_dout_r[14]                                                                                       ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_data:u_sdram_data|sdram_dout_r[15]                                                                                       ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_data:u_sdram_data|sdram_dout_r[1]                                                                                        ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_data:u_sdram_data|sdram_dout_r[2]                                                                                        ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_data:u_sdram_data|sdram_dout_r[3]                                                                                        ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_data:u_sdram_data|sdram_dout_r[4]                                                                                        ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_data:u_sdram_data|sdram_dout_r[5]                                                                                        ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_data:u_sdram_data|sdram_dout_r[6]                                                                                        ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_data:u_sdram_data|sdram_dout_r[7]                                                                                        ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_data:u_sdram_data|sdram_dout_r[8]                                                                                        ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_data:u_sdram_data|sdram_dout_r[9]                                                                                        ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                      ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                      ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                     ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                      ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                      ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                      ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                      ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                      ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                      ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                      ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                      ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                         ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]                 ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]                 ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]                 ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[0]   ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[10]  ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[1]   ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[2]   ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[3]   ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[4]   ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[5]   ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'sys_clk'                                                                                               ;
+-------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                          ;
+-------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------+
; 9.728 ; 9.944        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; mode_selector:u_mode_selector|sobel_grade[0]                    ;
; 9.728 ; 9.944        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; mode_selector:u_mode_selector|sobel_grade[1]                    ;
; 9.728 ; 9.944        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; mode_selector:u_mode_selector|sobel_grade[2]                    ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; mode_selector:u_mode_selector|disp_cnt[0]                       ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; mode_selector:u_mode_selector|disp_cnt[1]                       ;
; 9.773 ; 9.989        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; mode_selector:u_mode_selector|disp_cnt[2]                       ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; key:u_key|delay_cnt[0]                                          ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; key:u_key|delay_cnt[1]                                          ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; key:u_key|delay_cnt[2]                                          ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; key:u_key|delay_cnt[3]                                          ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; key:u_key|delay_cnt[4]                                          ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; key:u_key|delay_cnt[5]                                          ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; key:u_key|delay_cnt[6]                                          ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; key:u_key|delay_cnt[7]                                          ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; key:u_key|delay_cnt[8]                                          ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; key:u_key|delay_cnt[9]                                          ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; mode_selector:u_mode_selector|proc_cnt[0]                       ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; mode_selector:u_mode_selector|proc_cnt[1]                       ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; mode_selector:u_mode_selector|proc_cnt[2]                       ;
; 9.775 ; 9.991        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; mode_selector:u_mode_selector|proc_cnt[3]                       ;
; 9.776 ; 9.992        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; key:u_key|delay_cnt[10]                                         ;
; 9.776 ; 9.992        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; key:u_key|delay_cnt[11]                                         ;
; 9.776 ; 9.992        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; key:u_key|delay_cnt[12]                                         ;
; 9.776 ; 9.992        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; key:u_key|delay_cnt[13]                                         ;
; 9.776 ; 9.992        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; key:u_key|delay_cnt[14]                                         ;
; 9.776 ; 9.992        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; key:u_key|delay_cnt[15]                                         ;
; 9.776 ; 9.992        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; key:u_key|delay_cnt[16]                                         ;
; 9.776 ; 9.992        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; key:u_key|delay_cnt[17]                                         ;
; 9.776 ; 9.992        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; key:u_key|delay_cnt[18]                                         ;
; 9.776 ; 9.992        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; key:u_key|delay_cnt[19]                                         ;
; 9.776 ; 9.992        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; key:u_key|key_data_r[0]                                         ;
; 9.776 ; 9.992        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; key:u_key|key_data_r[1]                                         ;
; 9.776 ; 9.992        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; key:u_key|key_data_r[2]                                         ;
; 9.776 ; 9.992        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; key:u_key|key_flag                                              ;
; 9.776 ; 9.992        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; key:u_key|key_value[0]                                          ;
; 9.776 ; 9.992        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; key:u_key|key_value[1]                                          ;
; 9.776 ; 9.992        ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; key:u_key|key_value[2]                                          ;
; 9.821 ; 10.005       ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; key:u_key|key_data_r[0]                                         ;
; 9.821 ; 10.005       ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; key:u_key|key_data_r[1]                                         ;
; 9.821 ; 10.005       ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; key:u_key|key_data_r[2]                                         ;
; 9.821 ; 10.005       ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; key:u_key|key_value[0]                                          ;
; 9.821 ; 10.005       ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; key:u_key|key_value[1]                                          ;
; 9.821 ; 10.005       ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; key:u_key|key_value[2]                                          ;
; 9.822 ; 10.006       ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; key:u_key|delay_cnt[10]                                         ;
; 9.822 ; 10.006       ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; key:u_key|delay_cnt[11]                                         ;
; 9.822 ; 10.006       ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; key:u_key|delay_cnt[12]                                         ;
; 9.822 ; 10.006       ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; key:u_key|delay_cnt[13]                                         ;
; 9.822 ; 10.006       ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; key:u_key|delay_cnt[14]                                         ;
; 9.822 ; 10.006       ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; key:u_key|delay_cnt[15]                                         ;
; 9.822 ; 10.006       ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; key:u_key|delay_cnt[16]                                         ;
; 9.822 ; 10.006       ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; key:u_key|delay_cnt[17]                                         ;
; 9.822 ; 10.006       ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; key:u_key|delay_cnt[18]                                         ;
; 9.822 ; 10.006       ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; key:u_key|delay_cnt[19]                                         ;
; 9.822 ; 10.006       ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; key:u_key|key_flag                                              ;
; 9.823 ; 10.007       ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; mode_selector:u_mode_selector|proc_cnt[0]                       ;
; 9.823 ; 10.007       ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; mode_selector:u_mode_selector|proc_cnt[1]                       ;
; 9.823 ; 10.007       ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; mode_selector:u_mode_selector|proc_cnt[2]                       ;
; 9.823 ; 10.007       ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; mode_selector:u_mode_selector|proc_cnt[3]                       ;
; 9.824 ; 10.008       ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; key:u_key|delay_cnt[0]                                          ;
; 9.824 ; 10.008       ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; key:u_key|delay_cnt[1]                                          ;
; 9.824 ; 10.008       ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; key:u_key|delay_cnt[2]                                          ;
; 9.824 ; 10.008       ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; key:u_key|delay_cnt[3]                                          ;
; 9.824 ; 10.008       ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; key:u_key|delay_cnt[4]                                          ;
; 9.824 ; 10.008       ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; key:u_key|delay_cnt[5]                                          ;
; 9.824 ; 10.008       ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; key:u_key|delay_cnt[6]                                          ;
; 9.824 ; 10.008       ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; key:u_key|delay_cnt[7]                                          ;
; 9.824 ; 10.008       ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; key:u_key|delay_cnt[8]                                          ;
; 9.824 ; 10.008       ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; key:u_key|delay_cnt[9]                                          ;
; 9.824 ; 10.008       ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; mode_selector:u_mode_selector|disp_cnt[0]                       ;
; 9.824 ; 10.008       ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; mode_selector:u_mode_selector|disp_cnt[1]                       ;
; 9.824 ; 10.008       ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; mode_selector:u_mode_selector|disp_cnt[2]                       ;
; 9.868 ; 10.052       ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; mode_selector:u_mode_selector|sobel_grade[0]                    ;
; 9.868 ; 10.052       ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; mode_selector:u_mode_selector|sobel_grade[1]                    ;
; 9.868 ; 10.052       ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; mode_selector:u_mode_selector|sobel_grade[2]                    ;
; 9.943 ; 9.943        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.943 ; 9.943        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.943 ; 9.943        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2]           ;
; 9.943 ; 9.943        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.954 ; 9.954        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_key|delay_cnt[10]|clk                                         ;
; 9.954 ; 9.954        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_key|delay_cnt[11]|clk                                         ;
; 9.954 ; 9.954        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_key|delay_cnt[12]|clk                                         ;
; 9.954 ; 9.954        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_key|delay_cnt[13]|clk                                         ;
; 9.954 ; 9.954        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_key|delay_cnt[14]|clk                                         ;
; 9.954 ; 9.954        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_key|delay_cnt[15]|clk                                         ;
; 9.954 ; 9.954        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_key|delay_cnt[16]|clk                                         ;
; 9.954 ; 9.954        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_key|delay_cnt[17]|clk                                         ;
; 9.954 ; 9.954        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_key|delay_cnt[18]|clk                                         ;
; 9.954 ; 9.954        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_key|delay_cnt[19]|clk                                         ;
; 9.954 ; 9.954        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_key|key_data_r[0]|clk                                         ;
; 9.954 ; 9.954        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_key|key_data_r[1]|clk                                         ;
; 9.954 ; 9.954        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_key|key_data_r[2]|clk                                         ;
; 9.954 ; 9.954        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_key|key_flag|clk                                              ;
; 9.954 ; 9.954        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_key|key_value[0]|clk                                          ;
; 9.954 ; 9.954        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_key|key_value[1]|clk                                          ;
; 9.954 ; 9.954        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_key|key_value[2]|clk                                          ;
; 9.955 ; 9.955        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_key|delay_cnt[0]|clk                                          ;
; 9.955 ; 9.955        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_key|delay_cnt[1]|clk                                          ;
; 9.955 ; 9.955        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_key|delay_cnt[2]|clk                                          ;
; 9.955 ; 9.955        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_key|delay_cnt[3]|clk                                          ;
; 9.955 ; 9.955        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_key|delay_cnt[4]|clk                                          ;
+-------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                      ;
+--------+--------------+----------------+------------------+-------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                 ; Clock Edge ; Target                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+-------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sccb_dri:u_sccb_dri|sccb_done                                                                                                                                                         ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_dri:u_vga_dri|cnt_h[0]                                                                                                                                                            ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_dri:u_vga_dri|cnt_h[10]                                                                                                                                                           ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_dri:u_vga_dri|cnt_h[1]                                                                                                                                                            ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_dri:u_vga_dri|cnt_h[2]                                                                                                                                                            ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_dri:u_vga_dri|cnt_h[3]                                                                                                                                                            ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_dri:u_vga_dri|cnt_h[4]                                                                                                                                                            ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_dri:u_vga_dri|cnt_h[5]                                                                                                                                                            ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_dri:u_vga_dri|cnt_h[6]                                                                                                                                                            ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_dri:u_vga_dri|cnt_h[7]                                                                                                                                                            ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_dri:u_vga_dri|cnt_h[8]                                                                                                                                                            ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_dri:u_vga_dri|cnt_h[9]                                                                                                                                                            ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_dri:u_vga_dri|cnt_v[0]                                                                                                                                                            ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_dri:u_vga_dri|cnt_v[10]                                                                                                                                                           ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_dri:u_vga_dri|cnt_v[1]                                                                                                                                                            ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_dri:u_vga_dri|cnt_v[2]                                                                                                                                                            ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_dri:u_vga_dri|cnt_v[3]                                                                                                                                                            ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_dri:u_vga_dri|cnt_v[4]                                                                                                                                                            ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_dri:u_vga_dri|cnt_v[5]                                                                                                                                                            ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_dri:u_vga_dri|cnt_v[6]                                                                                                                                                            ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_dri:u_vga_dri|cnt_v[7]                                                                                                                                                            ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_dri:u_vga_dri|cnt_v[8]                                                                                                                                                            ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_dri:u_vga_dri|cnt_v[9]                                                                                                                                                            ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sccb_dri:u_sccb_dri|clk_cnt[0]                                                                                                                                                        ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sccb_dri:u_sccb_dri|clk_cnt[1]                                                                                                                                                        ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sccb_dri:u_sccb_dri|clk_cnt[2]                                                                                                                                                        ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sccb_dri:u_sccb_dri|clk_cnt[3]                                                                                                                                                        ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sccb_dri:u_sccb_dri|clk_cnt[4]                                                                                                                                                        ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sccb_dri:u_sccb_dri|clk_cnt[5]                                                                                                                                                        ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sccb_dri:u_sccb_dri|clk_cnt[6]                                                                                                                                                        ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sccb_dri:u_sccb_dri|clk_cnt[7]                                                                                                                                                        ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sccb_dri:u_sccb_dri|dri_clk                                                                                                                                                           ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]              ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdptr_g[0]                                               ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdptr_g[10]                                              ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdptr_g[1]                                               ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdptr_g[2]                                               ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdptr_g[3]                                               ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdptr_g[4]                                               ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdptr_g[5]                                               ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdptr_g[6]                                               ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdptr_g[7]                                               ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdptr_g[8]                                               ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdptr_g[9]                                               ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_disp:comb_11|pix_data[11]                                                                                                                                                         ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_disp:comb_11|pix_data[12]                                                                                                                                                         ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_disp:comb_11|pix_data[13]                                                                                                                                                         ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_disp:comb_11|pix_data[14]                                                                                                                                                         ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_disp:comb_11|pix_data[15]                                                                                                                                                         ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_disp:comb_11|pix_data[3]                                                                                                                                                          ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_disp:comb_11|pix_data[8]                                                                                                                                                          ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_disp:comb_11|pix_data[9]                                                                                                                                                          ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                   ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                   ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]              ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdemp_eq_comp_msb_aeb                                    ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_disp:comb_11|pix_data[0]                                                                                                                                                          ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_disp:comb_11|pix_data[10]                                                                                                                                                         ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_disp:comb_11|pix_data[1]                                                                                                                                                          ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_disp:comb_11|pix_data[2]                                                                                                                                                          ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_disp:comb_11|pix_data[4]                                                                                                                                                          ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_disp:comb_11|pix_data[5]                                                                                                                                                          ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_disp:comb_11|pix_data[6]                                                                                                                                                          ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_disp:comb_11|pix_data[7]                                                                                                                                                          ;
; 19.743 ; 19.973       ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_em31:fifo_ram|q_b[0]                          ;
; 19.743 ; 19.973       ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_em31:fifo_ram|q_b[1]                          ;
; 19.743 ; 19.973       ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_em31:fifo_ram|q_b[2]                          ;
; 19.743 ; 19.973       ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_em31:fifo_ram|q_b[3]                          ;
; 19.743 ; 19.973       ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_em31:fifo_ram|q_b[4]                          ;
; 19.743 ; 19.973       ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_em31:fifo_ram|q_b[5]                          ;
; 19.743 ; 19.973       ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_em31:fifo_ram|q_b[6]                          ;
; 19.743 ; 19.973       ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_em31:fifo_ram|q_b[7]                          ;
; 19.743 ; 19.973       ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_em31:fifo_ram|q_b[8]                          ;
; 19.743 ; 19.973       ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ;
; 19.744 ; 19.974       ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_em31:fifo_ram|q_b[10]                         ;
; 19.744 ; 19.974       ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_em31:fifo_ram|q_b[11]                         ;
; 19.744 ; 19.974       ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_em31:fifo_ram|q_b[12]                         ;
; 19.744 ; 19.974       ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_em31:fifo_ram|q_b[13]                         ;
; 19.744 ; 19.974       ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_em31:fifo_ram|q_b[14]                         ;
; 19.744 ; 19.974       ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_em31:fifo_ram|q_b[15]                         ;
; 19.744 ; 19.974       ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]                          ;
; 19.744 ; 19.974       ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ;
; 19.794 ; 20.024       ; 0.230          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_em31:fifo_ram|q_b[0]                          ;
; 19.794 ; 20.024       ; 0.230          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_em31:fifo_ram|q_b[1]                          ;
; 19.794 ; 20.024       ; 0.230          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_em31:fifo_ram|q_b[2]                          ;
; 19.794 ; 20.024       ; 0.230          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_em31:fifo_ram|q_b[3]                          ;
; 19.794 ; 20.024       ; 0.230          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_em31:fifo_ram|q_b[4]                          ;
; 19.794 ; 20.024       ; 0.230          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_em31:fifo_ram|q_b[5]                          ;
+--------+--------------+----------------+------------------+-------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                       ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+
; cam_data[*]     ; cam_pclk   ; 2.560 ; 2.577 ; Rise       ; cam_pclk                                              ;
;  cam_data[0]    ; cam_pclk   ; 2.368 ; 2.367 ; Rise       ; cam_pclk                                              ;
;  cam_data[1]    ; cam_pclk   ; 1.748 ; 1.880 ; Rise       ; cam_pclk                                              ;
;  cam_data[2]    ; cam_pclk   ; 2.560 ; 2.577 ; Rise       ; cam_pclk                                              ;
;  cam_data[3]    ; cam_pclk   ; 1.980 ; 2.093 ; Rise       ; cam_pclk                                              ;
;  cam_data[4]    ; cam_pclk   ; 2.183 ; 2.280 ; Rise       ; cam_pclk                                              ;
;  cam_data[5]    ; cam_pclk   ; 1.204 ; 1.286 ; Rise       ; cam_pclk                                              ;
;  cam_data[6]    ; cam_pclk   ; 1.852 ; 1.984 ; Rise       ; cam_pclk                                              ;
;  cam_data[7]    ; cam_pclk   ; 1.625 ; 1.730 ; Rise       ; cam_pclk                                              ;
; cam_href        ; cam_pclk   ; 3.274 ; 3.204 ; Rise       ; cam_pclk                                              ;
; cam_vsync       ; cam_pclk   ; 1.660 ; 1.725 ; Rise       ; cam_pclk                                              ;
; key[*]          ; sys_clk    ; 2.673 ; 2.894 ; Rise       ; sys_clk                                               ;
;  key[0]         ; sys_clk    ; 2.673 ; 2.840 ; Rise       ; sys_clk                                               ;
;  key[1]         ; sys_clk    ; 2.490 ; 2.793 ; Rise       ; sys_clk                                               ;
;  key[2]         ; sys_clk    ; 2.673 ; 2.894 ; Rise       ; sys_clk                                               ;
; sdram_data[*]   ; sys_clk    ; 4.684 ; 4.680 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 4.090 ; 4.168 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 4.684 ; 4.680 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 4.483 ; 4.447 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 4.432 ; 4.411 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 4.117 ; 4.130 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 4.135 ; 4.139 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 4.302 ; 4.411 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 4.498 ; 4.459 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 4.650 ; 4.650 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 3.711 ; 3.792 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 3.756 ; 3.820 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 4.086 ; 4.109 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 3.752 ; 3.814 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 3.888 ; 3.999 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 4.146 ; 4.153 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 4.133 ; 4.145 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sys_rst_n       ; sys_clk    ; 7.139 ; 7.336 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                          ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------------+
; cam_data[*]     ; cam_pclk   ; -0.707 ; -0.777 ; Rise       ; cam_pclk                                              ;
;  cam_data[0]    ; cam_pclk   ; -1.387 ; -1.531 ; Rise       ; cam_pclk                                              ;
;  cam_data[1]    ; cam_pclk   ; -1.188 ; -1.302 ; Rise       ; cam_pclk                                              ;
;  cam_data[2]    ; cam_pclk   ; -1.095 ; -1.173 ; Rise       ; cam_pclk                                              ;
;  cam_data[3]    ; cam_pclk   ; -1.390 ; -1.512 ; Rise       ; cam_pclk                                              ;
;  cam_data[4]    ; cam_pclk   ; -1.604 ; -1.683 ; Rise       ; cam_pclk                                              ;
;  cam_data[5]    ; cam_pclk   ; -0.707 ; -0.777 ; Rise       ; cam_pclk                                              ;
;  cam_data[6]    ; cam_pclk   ; -1.300 ; -1.414 ; Rise       ; cam_pclk                                              ;
;  cam_data[7]    ; cam_pclk   ; -1.073 ; -1.168 ; Rise       ; cam_pclk                                              ;
; cam_href        ; cam_pclk   ; -0.872 ; -0.985 ; Rise       ; cam_pclk                                              ;
; cam_vsync       ; cam_pclk   ; -1.193 ; -1.255 ; Rise       ; cam_pclk                                              ;
; key[*]          ; sys_clk    ; 0.773  ; 0.536  ; Rise       ; sys_clk                                               ;
;  key[0]         ; sys_clk    ; 0.618  ; 0.392  ; Rise       ; sys_clk                                               ;
;  key[1]         ; sys_clk    ; 0.773  ; 0.536  ; Rise       ; sys_clk                                               ;
;  key[2]         ; sys_clk    ; 0.680  ; 0.462  ; Rise       ; sys_clk                                               ;
; sdram_data[*]   ; sys_clk    ; -3.020 ; -3.085 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; -3.380 ; -3.447 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; -3.970 ; -3.963 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; -3.761 ; -3.714 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; -3.711 ; -3.679 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; -3.409 ; -3.410 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; -3.426 ; -3.419 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; -3.600 ; -3.705 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; -3.775 ; -3.726 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; -3.937 ; -3.935 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; -3.020 ; -3.085 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; -3.063 ; -3.112 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; -3.379 ; -3.390 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; -3.059 ; -3.106 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; -3.205 ; -3.309 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; -3.437 ; -3.433 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; -3.425 ; -3.425 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sys_rst_n       ; sys_clk    ; -6.210 ; -6.428 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                ;
+-----------------+-----------------------------+--------+--------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+-----------------+-----------------------------+--------+--------+------------+-------------------------------------------------------+
; cam_scl         ; sccb_dri:u_sccb_dri|dri_clk ; 6.479  ; 6.668  ; Rise       ; sccb_dri:u_sccb_dri|dri_clk                           ;
; cam_sda         ; sccb_dri:u_sccb_dri|dri_clk ; 8.123  ; 8.289  ; Rise       ; sccb_dri:u_sccb_dri|dri_clk                           ;
; sdram_addr[*]   ; sys_clk                     ; 5.458  ; 5.507  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[0]  ; sys_clk                     ; 4.915  ; 5.220  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[1]  ; sys_clk                     ; 4.686  ; 4.903  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[2]  ; sys_clk                     ; 4.433  ; 4.598  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[3]  ; sys_clk                     ; 4.433  ; 4.597  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[4]  ; sys_clk                     ; 4.670  ; 4.897  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[5]  ; sys_clk                     ; 4.908  ; 5.093  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[6]  ; sys_clk                     ; 4.166  ; 4.276  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[7]  ; sys_clk                     ; 4.241  ; 4.363  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[8]  ; sys_clk                     ; 4.294  ; 4.427  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[9]  ; sys_clk                     ; 4.283  ; 4.416  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[10] ; sys_clk                     ; 5.458  ; 5.507  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[11] ; sys_clk                     ; 4.282  ; 4.399  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[12] ; sys_clk                     ; 4.214  ; 4.326  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba[*]     ; sys_clk                     ; 4.439  ; 4.577  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[0]    ; sys_clk                     ; 4.439  ; 4.577  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[1]    ; sys_clk                     ; 4.185  ; 4.287  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n     ; sys_clk                     ; 4.247  ; 4.353  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cke       ; sys_clk                     ; 3.996  ; 3.932  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cs_n      ; sys_clk                     ; 4.019  ; 4.153  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]   ; sys_clk                     ; 6.174  ; 6.046  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk                     ; 5.313  ; 5.070  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk                     ; 5.273  ; 5.030  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk                     ; 5.298  ; 5.065  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk                     ; 5.498  ; 5.183  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk                     ; 5.185  ; 4.941  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk                     ; 6.174  ; 6.046  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk                     ; 5.000  ; 4.812  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk                     ; 5.574  ; 5.287  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk                     ; 4.675  ; 4.514  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk                     ; 4.501  ; 4.333  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk                     ; 5.056  ; 4.851  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk                     ; 5.331  ; 5.058  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk                     ; 5.008  ; 4.802  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk                     ; 4.993  ; 4.765  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk                     ; 5.381  ; 5.100  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk                     ; 5.316  ; 5.042  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n     ; sys_clk                     ; 4.799  ; 4.978  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n      ; sys_clk                     ; 4.198  ; 4.287  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk       ; sys_clk                     ; 0.997  ;        ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_clk       ; sys_clk                     ;        ; 0.868  ; Fall       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; vga_data[*]     ; sys_clk                     ; 11.801 ; 10.953 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_data[0]    ; sys_clk                     ; 11.801 ; 10.842 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_data[1]    ; sys_clk                     ; 11.542 ; 10.716 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_data[2]    ; sys_clk                     ; 11.654 ; 10.823 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_data[3]    ; sys_clk                     ; 11.670 ; 10.744 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_data[4]    ; sys_clk                     ; 10.498 ; 9.801  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_data[5]    ; sys_clk                     ; 11.588 ; 10.634 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_data[6]    ; sys_clk                     ; 11.220 ; 10.431 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_data[7]    ; sys_clk                     ; 10.835 ; 10.053 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_data[8]    ; sys_clk                     ; 10.820 ; 10.050 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_data[9]    ; sys_clk                     ; 10.184 ; 9.517  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_data[10]   ; sys_clk                     ; 10.609 ; 9.779  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_data[11]   ; sys_clk                     ; 10.339 ; 9.579  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_data[12]   ; sys_clk                     ; 10.593 ; 9.805  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_data[13]   ; sys_clk                     ; 10.419 ; 9.702  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_data[14]   ; sys_clk                     ; 11.606 ; 10.953 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_data[15]   ; sys_clk                     ; 10.629 ; 9.845  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
; vga_hs          ; sys_clk                     ; 6.582  ; 6.754  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
; vga_vs          ; sys_clk                     ; 6.650  ; 6.365  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+-----------------------------+--------+--------+------------+-------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                      ;
+-----------------+-----------------------------+-------+-------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+-----------------+-----------------------------+-------+-------+------------+-------------------------------------------------------+
; cam_scl         ; sccb_dri:u_sccb_dri|dri_clk ; 6.206 ; 6.389 ; Rise       ; sccb_dri:u_sccb_dri|dri_clk                           ;
; cam_sda         ; sccb_dri:u_sccb_dri|dri_clk ; 7.784 ; 7.946 ; Rise       ; sccb_dri:u_sccb_dri|dri_clk                           ;
; sdram_addr[*]   ; sys_clk                     ; 3.647 ; 3.753 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[0]  ; sys_clk                     ; 4.369 ; 4.663 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[1]  ; sys_clk                     ; 4.147 ; 4.357 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[2]  ; sys_clk                     ; 3.905 ; 4.065 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[3]  ; sys_clk                     ; 3.905 ; 4.064 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[4]  ; sys_clk                     ; 4.134 ; 4.353 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[5]  ; sys_clk                     ; 4.363 ; 4.542 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[6]  ; sys_clk                     ; 3.647 ; 3.753 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[7]  ; sys_clk                     ; 3.722 ; 3.841 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[8]  ; sys_clk                     ; 3.773 ; 3.903 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[9]  ; sys_clk                     ; 3.762 ; 3.892 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[10] ; sys_clk                     ; 4.939 ; 4.984 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[11] ; sys_clk                     ; 3.762 ; 3.875 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[12] ; sys_clk                     ; 3.695 ; 3.805 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba[*]     ; sys_clk                     ; 3.665 ; 3.763 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[0]    ; sys_clk                     ; 3.909 ; 4.042 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[1]    ; sys_clk                     ; 3.665 ; 3.763 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n     ; sys_clk                     ; 3.727 ; 3.830 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cke       ; sys_clk                     ; 3.488 ; 3.425 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cs_n      ; sys_clk                     ; 3.508 ; 3.638 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]   ; sys_clk                     ; 3.969 ; 3.807 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk                     ; 4.752 ; 4.517 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk                     ; 4.710 ; 4.476 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk                     ; 4.733 ; 4.509 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk                     ; 4.925 ; 4.622 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk                     ; 4.625 ; 4.389 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk                     ; 5.625 ; 5.504 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk                     ; 4.451 ; 4.269 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk                     ; 4.998 ; 4.722 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk                     ; 4.139 ; 3.984 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk                     ; 3.969 ; 3.807 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk                     ; 4.506 ; 4.307 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk                     ; 4.769 ; 4.505 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk                     ; 4.459 ; 4.260 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk                     ; 4.445 ; 4.225 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk                     ; 4.817 ; 4.546 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk                     ; 4.755 ; 4.491 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n     ; sys_clk                     ; 4.254 ; 4.426 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n      ; sys_clk                     ; 3.676 ; 3.763 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk       ; sys_clk                     ; 0.536 ;       ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_clk       ; sys_clk                     ;       ; 0.412 ; Fall       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; vga_data[*]     ; sys_clk                     ; 4.920 ; 4.691 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_data[0]    ; sys_clk                     ; 6.363 ; 5.851 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_data[1]    ; sys_clk                     ; 6.319 ; 5.940 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_data[2]    ; sys_clk                     ; 6.431 ; 6.049 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_data[3]    ; sys_clk                     ; 6.340 ; 5.863 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_data[4]    ; sys_clk                     ; 5.118 ; 4.857 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_data[5]    ; sys_clk                     ; 6.157 ; 5.651 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_data[6]    ; sys_clk                     ; 5.805 ; 5.457 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_data[7]    ; sys_clk                     ; 5.438 ; 5.096 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_data[8]    ; sys_clk                     ; 5.531 ; 5.204 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_data[9]    ; sys_clk                     ; 4.920 ; 4.691 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_data[10]   ; sys_clk                     ; 5.218 ; 4.832 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_data[11]   ; sys_clk                     ; 5.065 ; 4.746 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_data[12]   ; sys_clk                     ; 5.501 ; 5.092 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_data[13]   ; sys_clk                     ; 5.138 ; 4.860 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_data[14]   ; sys_clk                     ; 6.531 ; 6.246 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_data[15]   ; sys_clk                     ; 5.340 ; 5.000 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
; vga_hs          ; sys_clk                     ; 4.748 ; 5.014 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
; vga_vs          ; sys_clk                     ; 5.030 ; 4.710 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+-----------------------------+-------+-------+------------+-------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                                ;
+-----------------+-----------------------------+-------+-------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+-----------------+-----------------------------+-------+-------+------------+-------------------------------------------------------+
; cam_sda         ; sccb_dri:u_sccb_dri|dri_clk ; 6.787 ; 6.694 ; Rise       ; sccb_dri:u_sccb_dri|dri_clk                           ;
; sdram_data[*]   ; sys_clk                     ; 4.649 ; 4.550 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk                     ; 4.793 ; 4.700 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk                     ; 5.238 ; 5.163 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk                     ; 5.615 ; 5.540 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk                     ; 4.922 ; 4.847 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk                     ; 5.693 ; 5.618 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk                     ; 6.606 ; 6.579 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk                     ; 4.793 ; 4.700 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk                     ; 4.922 ; 4.847 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk                     ; 4.649 ; 4.550 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk                     ; 5.706 ; 5.631 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk                     ; 5.807 ; 5.708 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk                     ; 5.847 ; 5.748 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk                     ; 5.807 ; 5.708 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk                     ; 5.807 ; 5.708 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk                     ; 5.794 ; 5.695 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk                     ; 5.794 ; 5.695 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+-----------------------------+-------+-------+------------+-------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                        ;
+-----------------+-----------------------------+-------+-------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+-----------------+-----------------------------+-------+-------+------------+-------------------------------------------------------+
; cam_sda         ; sccb_dri:u_sccb_dri|dri_clk ; 6.488 ; 6.395 ; Rise       ; sccb_dri:u_sccb_dri|dri_clk                           ;
; sdram_data[*]   ; sys_clk                     ; 4.146 ; 4.047 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk                     ; 4.238 ; 4.145 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk                     ; 4.707 ; 4.632 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk                     ; 5.069 ; 4.994 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk                     ; 4.404 ; 4.329 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk                     ; 5.145 ; 5.070 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk                     ; 6.072 ; 6.045 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk                     ; 4.238 ; 4.145 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk                     ; 4.404 ; 4.329 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk                     ; 4.146 ; 4.047 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk                     ; 5.157 ; 5.082 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk                     ; 5.258 ; 5.159 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk                     ; 5.296 ; 5.197 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk                     ; 5.258 ; 5.159 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk                     ; 5.258 ; 5.159 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk                     ; 5.246 ; 5.147 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk                     ; 5.246 ; 5.147 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+-----------------------------+-------+-------+------------+-------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                       ;
+-----------------+-----------------------------+-----------+-----------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port                  ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                       ;
+-----------------+-----------------------------+-----------+-----------+------------+-------------------------------------------------------+
; cam_sda         ; sccb_dri:u_sccb_dri|dri_clk ; 6.518     ; 6.611     ; Rise       ; sccb_dri:u_sccb_dri|dri_clk                           ;
; sdram_data[*]   ; sys_clk                     ; 4.414     ; 4.513     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk                     ; 4.593     ; 4.686     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk                     ; 4.934     ; 5.009     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk                     ; 5.249     ; 5.324     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk                     ; 4.675     ; 4.750     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk                     ; 5.325     ; 5.400     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk                     ; 6.334     ; 6.361     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk                     ; 4.593     ; 4.686     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk                     ; 4.675     ; 4.750     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk                     ; 4.414     ; 4.513     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk                     ; 5.339     ; 5.414     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk                     ; 5.416     ; 5.515     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk                     ; 5.448     ; 5.547     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk                     ; 5.416     ; 5.515     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk                     ; 5.416     ; 5.515     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk                     ; 5.402     ; 5.501     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk                     ; 5.402     ; 5.501     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+-----------------------------+-----------+-----------+------------+-------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                               ;
+-----------------+-----------------------------+-----------+-----------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port                  ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                       ;
+-----------------+-----------------------------+-----------+-----------+------------+-------------------------------------------------------+
; cam_sda         ; sccb_dri:u_sccb_dri|dri_clk ; 6.226     ; 6.319     ; Rise       ; sccb_dri:u_sccb_dri|dri_clk                           ;
; sdram_data[*]   ; sys_clk                     ; 3.916     ; 4.015     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk                     ; 4.042     ; 4.135     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk                     ; 4.413     ; 4.488     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk                     ; 4.715     ; 4.790     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk                     ; 4.164     ; 4.239     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk                     ; 4.788     ; 4.863     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk                     ; 5.809     ; 5.836     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk                     ; 4.042     ; 4.135     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk                     ; 4.164     ; 4.239     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk                     ; 3.916     ; 4.015     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk                     ; 4.802     ; 4.877     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk                     ; 4.879     ; 4.978     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk                     ; 4.909     ; 5.008     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk                     ; 4.879     ; 4.978     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk                     ; 4.879     ; 4.978     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk                     ; 4.865     ; 4.964     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk                     ; 4.865     ; 4.964     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+-----------------------------+-----------+-----------+------------+-------------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                              ;
+-------------------------------------------------------+---------+---------------+
; Clock                                                 ; Slack   ; End Point TNS ;
+-------------------------------------------------------+---------+---------------+
; cam_pclk                                              ; -10.022 ; -677.255      ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; -1.531  ; -2.905        ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; -1.179  ; -1.179        ;
; sccb_dri:u_sccb_dri|dri_clk                           ; -1.164  ; -38.432       ;
; sys_clk                                               ; 17.944  ; 0.000         ;
+-------------------------------------------------------+---------+---------------+


+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                              ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; cam_pclk                                              ; -0.686 ; -1.293        ;
; sccb_dri:u_sccb_dri|dri_clk                           ; -0.488 ; -0.901        ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; -0.051 ; -0.051        ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.145  ; 0.000         ;
; sys_clk                                               ; 0.179  ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+---------------------------------------+
; Fast 1200mV 0C Model Recovery Summary ;
+----------+-------+--------------------+
; Clock    ; Slack ; End Point TNS      ;
+----------+-------+--------------------+
; cam_pclk ; 0.014 ; 0.000              ;
+----------+-------+--------------------+


+--------------------------------------+
; Fast 1200mV 0C Model Removal Summary ;
+----------+--------+------------------+
; Clock    ; Slack  ; End Point TNS    ;
+----------+--------+------------------+
; cam_pclk ; -0.259 ; -5.647           ;
+----------+--------+------------------+


+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                               ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; cam_pclk                                              ; -3.000 ; -843.276      ;
; sccb_dri:u_sccb_dri|dri_clk                           ; -1.000 ; -68.000       ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 4.734  ; 0.000         ;
; sys_clk                                               ; 9.420  ; 0.000         ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 19.736 ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'cam_pclk'                                                                                                                                                                                                                                                                                                           ;
+---------+--------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                  ; To Node                                                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -10.022 ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[20] ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|post_img_bit_r                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.169      ; 11.198     ;
; -9.971  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[18] ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|post_img_bit_r                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.169      ; 11.147     ;
; -9.894  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[19] ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|post_img_bit_r                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.169      ; 11.070     ;
; -9.746  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[17] ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|post_img_bit_r                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.169      ; 10.922     ;
; -9.692  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[16] ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|post_img_bit_r                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.169      ; 10.868     ;
; -8.803  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[14] ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|post_img_bit_r                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.169      ; 9.979      ;
; -8.722  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[15] ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|post_img_bit_r                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.169      ; 9.898      ;
; -7.731  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[12] ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|post_img_bit_r                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.169      ; 8.907      ;
; -7.683  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[13] ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|post_img_bit_r                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.169      ; 8.859      ;
; -6.505  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[10] ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|post_img_bit_r                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.100      ; 7.612      ;
; -6.460  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[11] ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|post_img_bit_r                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.169      ; 7.636      ;
; -5.589  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[8]  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|post_img_bit_r                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.100      ; 6.696      ;
; -5.576  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[9]  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|post_img_bit_r                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.100      ; 6.683      ;
; -4.259  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[6]  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|post_img_bit_r                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.100      ; 5.366      ;
; -4.216  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[7]  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|post_img_bit_r                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.100      ; 5.323      ;
; -3.053  ; Image_Processor:u_Image_Processor|post_frame_valid                                         ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6 ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.224     ; 3.836      ;
; -2.844  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gy_data[8]     ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[20]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.053      ; 3.904      ;
; -2.837  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gy_data[2]     ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[20]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.053      ; 3.897      ;
; -2.826  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gy_data[1]     ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[20]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.053      ; 3.886      ;
; -2.821  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gy_data[6]     ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[20]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.053      ; 3.881      ;
; -2.802  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gy_data[5]     ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[20]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.053      ; 3.862      ;
; -2.799  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gx_data[8]     ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[20]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.075      ; 3.881      ;
; -2.798  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gx_data[3]     ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[20]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.075      ; 3.880      ;
; -2.795  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gx_data[5]     ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[20]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.075      ; 3.877      ;
; -2.780  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gy_data[8]     ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[19]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.053      ; 3.840      ;
; -2.776  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gy_data[8]     ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[18]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.053      ; 3.836      ;
; -2.773  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gy_data[2]     ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[19]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.053      ; 3.833      ;
; -2.769  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gy_data[2]     ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[18]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.053      ; 3.829      ;
; -2.762  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gy_data[1]     ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[19]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.053      ; 3.822      ;
; -2.758  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gy_data[1]     ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[18]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.053      ; 3.818      ;
; -2.757  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gy_data[6]     ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[19]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.053      ; 3.817      ;
; -2.753  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gy_data[6]     ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[18]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.053      ; 3.813      ;
; -2.738  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gy_data[5]     ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[19]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.053      ; 3.798      ;
; -2.735  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gx_data[8]     ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[19]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.075      ; 3.817      ;
; -2.734  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gy_data[5]     ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[18]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.053      ; 3.794      ;
; -2.734  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gx_data[3]     ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[19]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.075      ; 3.816      ;
; -2.731  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gx_data[8]     ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[18]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.075      ; 3.813      ;
; -2.731  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gx_data[5]     ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[19]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.075      ; 3.813      ;
; -2.730  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gx_data[3]     ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[18]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.075      ; 3.812      ;
; -2.727  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gx_data[5]     ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[18]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.075      ; 3.809      ;
; -2.716  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gy_data[7]     ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[20]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.053      ; 3.776      ;
; -2.712  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gy_data[8]     ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[17]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.053      ; 3.772      ;
; -2.708  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gy_data[8]     ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[16]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.053      ; 3.768      ;
; -2.708  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gx_data[4]     ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[20]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.075      ; 3.790      ;
; -2.706  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gy_data[3]     ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[20]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.053      ; 3.766      ;
; -2.705  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gy_data[2]     ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[17]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.053      ; 3.765      ;
; -2.703  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gy_data[8]     ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[2]                                                                           ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.242      ; 3.952      ;
; -2.703  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gx_data[2]     ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[20]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.075      ; 3.785      ;
; -2.702  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gx_data[0]     ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[20]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.075      ; 3.784      ;
; -2.701  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gy_data[2]     ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[16]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.053      ; 3.761      ;
; -2.701  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gx_data[6]     ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[20]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.075      ; 3.783      ;
; -2.700  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gx_data[9]     ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[20]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.075      ; 3.782      ;
; -2.698  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gy_data[4]     ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[20]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.053      ; 3.758      ;
; -2.697  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gy_data[0]     ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[20]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.053      ; 3.757      ;
; -2.696  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gy_data[2]     ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[2]                                                                           ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.242      ; 3.945      ;
; -2.694  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gy_data[1]     ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[17]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.053      ; 3.754      ;
; -2.693  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gy_data[9]     ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[20]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.053      ; 3.753      ;
; -2.693  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gx_data[1]     ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[20]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.075      ; 3.775      ;
; -2.691  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gx_data[7]     ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[20]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.075      ; 3.773      ;
; -2.690  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gy_data[1]     ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[16]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.053      ; 3.750      ;
; -2.689  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gy_data[6]     ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[17]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.053      ; 3.749      ;
; -2.685  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gy_data[6]     ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[16]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.053      ; 3.745      ;
; -2.685  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gy_data[1]     ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[2]                                                                           ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.242      ; 3.934      ;
; -2.680  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gy_data[6]     ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[2]                                                                           ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.242      ; 3.929      ;
; -2.670  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gy_data[5]     ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[17]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.053      ; 3.730      ;
; -2.667  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gx_data[8]     ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[17]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.075      ; 3.749      ;
; -2.666  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gy_data[5]     ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[16]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.053      ; 3.726      ;
; -2.666  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gx_data[3]     ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[17]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.075      ; 3.748      ;
; -2.663  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gx_data[8]     ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[16]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.075      ; 3.745      ;
; -2.663  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gx_data[5]     ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[17]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.075      ; 3.745      ;
; -2.662  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gx_data[3]     ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[16]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.075      ; 3.744      ;
; -2.661  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gy_data[5]     ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[2]                                                                           ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.242      ; 3.910      ;
; -2.659  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gx_data[5]     ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[16]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.075      ; 3.741      ;
; -2.652  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gy_data[7]     ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[19]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.053      ; 3.712      ;
; -2.651  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gx_data[8]     ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[2]                                                                           ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.264      ; 3.922      ;
; -2.650  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gx_data[3]     ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[2]                                                                           ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.264      ; 3.921      ;
; -2.648  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gy_data[7]     ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[18]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.053      ; 3.708      ;
; -2.647  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gx_data[5]     ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[2]                                                                           ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.264      ; 3.918      ;
; -2.644  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gy_data[8]     ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[15]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.053      ; 3.704      ;
; -2.644  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gx_data[4]     ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[19]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.075      ; 3.726      ;
; -2.642  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gy_data[3]     ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[19]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.053      ; 3.702      ;
; -2.640  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gy_data[8]     ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[14]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.053      ; 3.700      ;
; -2.640  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gx_data[4]     ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[18]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.075      ; 3.722      ;
; -2.639  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gx_data[2]     ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[19]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.075      ; 3.721      ;
; -2.638  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gy_data[3]     ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[18]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.053      ; 3.698      ;
; -2.638  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gx_data[0]     ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[19]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.075      ; 3.720      ;
; -2.637  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gy_data[2]     ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[15]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.053      ; 3.697      ;
; -2.637  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gx_data[6]     ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[19]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.075      ; 3.719      ;
; -2.636  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gx_data[9]     ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[19]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.075      ; 3.718      ;
; -2.635  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gx_data[2]     ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[18]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.075      ; 3.717      ;
; -2.634  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gy_data[4]     ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[19]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.053      ; 3.694      ;
; -2.634  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gx_data[0]     ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[18]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.075      ; 3.716      ;
; -2.633  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gy_data[0]     ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[19]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.053      ; 3.693      ;
; -2.633  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gy_data[2]     ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[14]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.053      ; 3.693      ;
; -2.633  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gx_data[6]     ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[18]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.075      ; 3.715      ;
; -2.632  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gx_data[9]     ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[18]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.075      ; 3.714      ;
; -2.630  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gy_data[4]     ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[18]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.053      ; 3.690      ;
; -2.629  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gy_data[9]     ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[19]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.053      ; 3.689      ;
; -2.629  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gy_data[0]     ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[18]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.053      ; 3.689      ;
; -2.629  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gx_data[1]     ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|Gxy_square[19]                                                                          ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.075      ; 3.711      ;
+---------+--------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                        ; To Node                                                                                                                                                              ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; -1.531 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|delayed_wrptr_g[4]  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; cam_pclk                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.370     ; 1.088      ;
; -1.497 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|delayed_wrptr_g[2]  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; cam_pclk                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.370     ; 1.054      ;
; -1.464 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|delayed_wrptr_g[3]  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; cam_pclk                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.370     ; 1.021      ;
; -1.456 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|delayed_wrptr_g[5]  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; cam_pclk                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.370     ; 1.013      ;
; -1.453 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|delayed_wrptr_g[0]  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; cam_pclk                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.370     ; 1.010      ;
; -1.423 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|delayed_wrptr_g[1]  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; cam_pclk                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.370     ; 0.980      ;
; -1.374 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|delayed_wrptr_g[9]  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdemp_eq_comp_msb_aeb                   ; cam_pclk                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.373     ; 0.928      ;
; -1.300 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|delayed_wrptr_g[8]  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdemp_eq_comp_msb_aeb                   ; cam_pclk                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.373     ; 0.854      ;
; -1.299 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|delayed_wrptr_g[6]  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdemp_eq_comp_msb_aeb                   ; cam_pclk                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.373     ; 0.853      ;
; -1.226 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|delayed_wrptr_g[10] ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdemp_eq_comp_msb_aeb                   ; cam_pclk                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.373     ; 0.780      ;
; -1.194 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|delayed_wrptr_g[7]  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdemp_eq_comp_msb_aeb                   ; cam_pclk                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.373     ; 0.748      ;
; 6.653  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[3]                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 3.309      ;
; 6.653  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[1]                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 3.309      ;
; 6.653  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[0]                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 3.309      ;
; 6.653  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[2]                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 3.309      ;
; 6.653  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[4]                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 3.309      ;
; 6.653  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[5]                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 3.309      ;
; 6.689  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.261      ;
; 6.689  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.261      ;
; 6.689  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.261      ;
; 6.689  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.261      ;
; 6.689  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.261      ;
; 6.689  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.261      ;
; 6.689  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.261      ;
; 6.689  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.261      ;
; 6.689  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.261      ;
; 6.689  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.261      ;
; 6.731  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[3]                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 3.231      ;
; 6.731  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[1]                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 3.231      ;
; 6.731  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[0]                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 3.231      ;
; 6.731  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[2]                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 3.231      ;
; 6.731  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[4]                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 3.231      ;
; 6.731  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[5]                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 3.231      ;
; 6.744  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.026     ; 3.217      ;
; 6.747  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.169      ; 3.409      ;
; 6.750  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.169      ; 3.406      ;
; 6.759  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.169      ; 3.397      ;
; 6.770  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[3]                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 3.192      ;
; 6.770  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[1]                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 3.192      ;
; 6.770  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[0]                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 3.192      ;
; 6.770  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[2]                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 3.192      ;
; 6.770  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[4]                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 3.192      ;
; 6.770  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[5]                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 3.192      ;
; 6.777  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.173      ;
; 6.777  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.173      ;
; 6.777  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.173      ;
; 6.777  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.173      ;
; 6.777  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.173      ;
; 6.777  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.173      ;
; 6.777  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.173      ;
; 6.777  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.173      ;
; 6.777  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.173      ;
; 6.777  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.173      ;
; 6.778  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 3.159      ;
; 6.779  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 3.158      ;
; 6.786  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 3.151      ;
; 6.813  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[3]                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 3.142      ;
; 6.813  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[1]                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 3.142      ;
; 6.813  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[0]                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 3.142      ;
; 6.813  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[2]                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 3.142      ;
; 6.813  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[4]                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 3.142      ;
; 6.813  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[5]                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 3.142      ;
; 6.822  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.026     ; 3.139      ;
; 6.825  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.169      ; 3.331      ;
; 6.828  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.169      ; 3.328      ;
; 6.837  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[3]                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 3.125      ;
; 6.837  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[1]                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 3.125      ;
; 6.837  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[0]                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 3.125      ;
; 6.837  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[2]                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 3.125      ;
; 6.837  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[4]                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 3.125      ;
; 6.837  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[5]                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 3.125      ;
; 6.837  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.169      ; 3.319      ;
; 6.838  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 3.098      ;
; 6.839  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 3.097      ;
; 6.846  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 3.090      ;
; 6.861  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.026     ; 3.100      ;
; 6.862  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.088      ;
; 6.862  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.088      ;
; 6.862  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.088      ;
; 6.862  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.088      ;
; 6.862  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.088      ;
; 6.862  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.088      ;
; 6.862  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.088      ;
; 6.862  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.088      ;
; 6.862  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.088      ;
; 6.862  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.088      ;
; 6.864  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.169      ; 3.292      ;
; 6.867  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.169      ; 3.289      ;
; 6.876  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.169      ; 3.280      ;
; 6.881  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[3]                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 3.081      ;
; 6.881  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[1]                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 3.081      ;
; 6.881  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[0]                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 3.081      ;
; 6.881  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[2]                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 3.081      ;
; 6.881  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[4]                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 3.081      ;
; 6.881  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[5]                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 3.081      ;
; 6.884  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 3.052      ;
; 6.885  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.051     ; 3.051      ;
; 6.887  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[3]                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 3.075      ;
; 6.887  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[1]                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 3.075      ;
; 6.887  ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[0]                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 3.075      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                        ; To Node                                                                                                                                            ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; -1.179 ; sccb_dri:u_sccb_dri|cnt[0]                                                                                                                       ; sccb_dri:u_sccb_dri|sccb_done                                                                                                                      ; sccb_dri:u_sccb_dri|dri_clk                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.222     ; 0.894      ;
; -1.096 ; sccb_dri:u_sccb_dri|cnt[2]                                                                                                                       ; sccb_dri:u_sccb_dri|sccb_done                                                                                                                      ; sccb_dri:u_sccb_dri|dri_clk                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.222     ; 0.811      ;
; -0.976 ; sccb_dri:u_sccb_dri|cnt[6]                                                                                                                       ; sccb_dri:u_sccb_dri|sccb_done                                                                                                                      ; sccb_dri:u_sccb_dri|dri_clk                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.222     ; 0.691      ;
; -0.973 ; sccb_dri:u_sccb_dri|cnt[3]                                                                                                                       ; sccb_dri:u_sccb_dri|sccb_done                                                                                                                      ; sccb_dri:u_sccb_dri|dri_clk                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.222     ; 0.688      ;
; -0.928 ; sccb_dri:u_sccb_dri|cnt[4]                                                                                                                       ; sccb_dri:u_sccb_dri|sccb_done                                                                                                                      ; sccb_dri:u_sccb_dri|dri_clk                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.222     ; 0.643      ;
; -0.911 ; sccb_dri:u_sccb_dri|fsm_c.STOP                                                                                                                   ; sccb_dri:u_sccb_dri|sccb_done                                                                                                                      ; sccb_dri:u_sccb_dri|dri_clk                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.223     ; 0.625      ;
; -0.898 ; sccb_dri:u_sccb_dri|cnt[5]                                                                                                                       ; sccb_dri:u_sccb_dri|sccb_done                                                                                                                      ; sccb_dri:u_sccb_dri|dri_clk                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.222     ; 0.613      ;
; -0.866 ; sccb_dri:u_sccb_dri|cnt[1]                                                                                                                       ; sccb_dri:u_sccb_dri|sccb_done                                                                                                                      ; sccb_dri:u_sccb_dri|dri_clk                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -1.222     ; 0.581      ;
; 0.055  ; sccb_dri:u_sccb_dri|dri_clk                                                                                                                      ; sccb_dri:u_sccb_dri|dri_clk                                                                                                                        ; sccb_dri:u_sccb_dri|dri_clk                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.137     ; 0.350      ;
; 0.546  ; sccb_dri:u_sccb_dri|dri_clk                                                                                                                      ; sccb_dri:u_sccb_dri|dri_clk                                                                                                                        ; sccb_dri:u_sccb_dri|dri_clk                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.137     ; 0.359      ;
; 8.027  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|delayed_wrptr_g[0]  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdemp_eq_comp_lsb_aeb ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.087     ; 1.873      ;
; 8.334  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|delayed_wrptr_g[2]  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdemp_eq_comp_lsb_aeb ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.087     ; 1.566      ;
; 8.403  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|delayed_wrptr_g[6]  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdemp_eq_comp_msb_aeb ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.088     ; 1.496      ;
; 8.522  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|delayed_wrptr_g[5]  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdemp_eq_comp_lsb_aeb ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.087     ; 1.378      ;
; 8.550  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|delayed_wrptr_g[10] ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdemp_eq_comp_msb_aeb ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.088     ; 1.349      ;
; 8.609  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|delayed_wrptr_g[1]  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdemp_eq_comp_lsb_aeb ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.087     ; 1.291      ;
; 8.629  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|delayed_wrptr_g[9]  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdemp_eq_comp_msb_aeb ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.088     ; 1.270      ;
; 8.703  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|delayed_wrptr_g[4]  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdemp_eq_comp_lsb_aeb ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.087     ; 1.197      ;
; 8.753  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|delayed_wrptr_g[3]  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdemp_eq_comp_lsb_aeb ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.087     ; 1.147      ;
; 8.779  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|delayed_wrptr_g[8]  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdemp_eq_comp_msb_aeb ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.088     ; 1.120      ;
; 8.902  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|delayed_wrptr_g[7]  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdemp_eq_comp_msb_aeb ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.088     ; 0.997      ;
; 14.338 ; mode_selector:u_mode_selector|proc_cnt[3]                                                                                                        ; vga_disp:comb_11|pix_data[3]                                                                                                                       ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.327     ; 4.272      ;
; 14.338 ; mode_selector:u_mode_selector|proc_cnt[3]                                                                                                        ; vga_disp:comb_11|pix_data[12]                                                                                                                      ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.327     ; 4.272      ;
; 14.339 ; mode_selector:u_mode_selector|proc_cnt[3]                                                                                                        ; vga_disp:comb_11|pix_data[0]                                                                                                                       ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.323     ; 4.275      ;
; 14.339 ; mode_selector:u_mode_selector|proc_cnt[3]                                                                                                        ; vga_disp:comb_11|pix_data[2]                                                                                                                       ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.323     ; 4.275      ;
; 14.339 ; mode_selector:u_mode_selector|proc_cnt[3]                                                                                                        ; vga_disp:comb_11|pix_data[14]                                                                                                                      ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.327     ; 4.271      ;
; 14.340 ; mode_selector:u_mode_selector|proc_cnt[3]                                                                                                        ; vga_disp:comb_11|pix_data[1]                                                                                                                       ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.323     ; 4.274      ;
; 14.340 ; mode_selector:u_mode_selector|proc_cnt[3]                                                                                                        ; vga_disp:comb_11|pix_data[11]                                                                                                                      ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.327     ; 4.270      ;
; 14.341 ; mode_selector:u_mode_selector|proc_cnt[3]                                                                                                        ; vga_disp:comb_11|pix_data[4]                                                                                                                       ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.323     ; 4.273      ;
; 14.341 ; mode_selector:u_mode_selector|proc_cnt[3]                                                                                                        ; vga_disp:comb_11|pix_data[15]                                                                                                                      ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.327     ; 4.269      ;
; 14.342 ; mode_selector:u_mode_selector|proc_cnt[3]                                                                                                        ; vga_disp:comb_11|pix_data[7]                                                                                                                       ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.323     ; 4.272      ;
; 14.342 ; mode_selector:u_mode_selector|proc_cnt[3]                                                                                                        ; vga_disp:comb_11|pix_data[9]                                                                                                                       ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.327     ; 4.268      ;
; 14.342 ; mode_selector:u_mode_selector|proc_cnt[3]                                                                                                        ; vga_disp:comb_11|pix_data[10]                                                                                                                      ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.323     ; 4.272      ;
; 14.343 ; mode_selector:u_mode_selector|proc_cnt[3]                                                                                                        ; vga_disp:comb_11|pix_data[6]                                                                                                                       ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.323     ; 4.271      ;
; 14.343 ; mode_selector:u_mode_selector|proc_cnt[3]                                                                                                        ; vga_disp:comb_11|pix_data[13]                                                                                                                      ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.327     ; 4.267      ;
; 14.344 ; mode_selector:u_mode_selector|proc_cnt[3]                                                                                                        ; vga_disp:comb_11|pix_data[5]                                                                                                                       ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.323     ; 4.270      ;
; 14.344 ; mode_selector:u_mode_selector|proc_cnt[3]                                                                                                        ; vga_disp:comb_11|pix_data[8]                                                                                                                       ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.327     ; 4.266      ;
; 14.382 ; mode_selector:u_mode_selector|proc_cnt[0]                                                                                                        ; vga_disp:comb_11|pix_data[3]                                                                                                                       ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.327     ; 4.228      ;
; 14.382 ; mode_selector:u_mode_selector|proc_cnt[0]                                                                                                        ; vga_disp:comb_11|pix_data[12]                                                                                                                      ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.327     ; 4.228      ;
; 14.383 ; mode_selector:u_mode_selector|proc_cnt[0]                                                                                                        ; vga_disp:comb_11|pix_data[0]                                                                                                                       ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.323     ; 4.231      ;
; 14.383 ; mode_selector:u_mode_selector|proc_cnt[0]                                                                                                        ; vga_disp:comb_11|pix_data[2]                                                                                                                       ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.323     ; 4.231      ;
; 14.383 ; mode_selector:u_mode_selector|proc_cnt[0]                                                                                                        ; vga_disp:comb_11|pix_data[14]                                                                                                                      ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.327     ; 4.227      ;
; 14.384 ; mode_selector:u_mode_selector|proc_cnt[0]                                                                                                        ; vga_disp:comb_11|pix_data[1]                                                                                                                       ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.323     ; 4.230      ;
; 14.384 ; mode_selector:u_mode_selector|proc_cnt[0]                                                                                                        ; vga_disp:comb_11|pix_data[11]                                                                                                                      ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.327     ; 4.226      ;
; 14.385 ; mode_selector:u_mode_selector|proc_cnt[0]                                                                                                        ; vga_disp:comb_11|pix_data[4]                                                                                                                       ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.323     ; 4.229      ;
; 14.385 ; mode_selector:u_mode_selector|proc_cnt[0]                                                                                                        ; vga_disp:comb_11|pix_data[15]                                                                                                                      ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.327     ; 4.225      ;
; 14.386 ; mode_selector:u_mode_selector|proc_cnt[0]                                                                                                        ; vga_disp:comb_11|pix_data[7]                                                                                                                       ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.323     ; 4.228      ;
; 14.386 ; mode_selector:u_mode_selector|proc_cnt[0]                                                                                                        ; vga_disp:comb_11|pix_data[9]                                                                                                                       ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.327     ; 4.224      ;
; 14.386 ; mode_selector:u_mode_selector|proc_cnt[0]                                                                                                        ; vga_disp:comb_11|pix_data[10]                                                                                                                      ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.323     ; 4.228      ;
; 14.387 ; mode_selector:u_mode_selector|proc_cnt[0]                                                                                                        ; vga_disp:comb_11|pix_data[6]                                                                                                                       ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.323     ; 4.227      ;
; 14.387 ; mode_selector:u_mode_selector|proc_cnt[0]                                                                                                        ; vga_disp:comb_11|pix_data[13]                                                                                                                      ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.327     ; 4.223      ;
; 14.388 ; mode_selector:u_mode_selector|proc_cnt[0]                                                                                                        ; vga_disp:comb_11|pix_data[5]                                                                                                                       ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.323     ; 4.226      ;
; 14.388 ; mode_selector:u_mode_selector|proc_cnt[0]                                                                                                        ; vga_disp:comb_11|pix_data[8]                                                                                                                       ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.327     ; 4.222      ;
; 14.433 ; mode_selector:u_mode_selector|proc_cnt[1]                                                                                                        ; vga_disp:comb_11|pix_data[3]                                                                                                                       ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.327     ; 4.177      ;
; 14.433 ; mode_selector:u_mode_selector|proc_cnt[1]                                                                                                        ; vga_disp:comb_11|pix_data[12]                                                                                                                      ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.327     ; 4.177      ;
; 14.434 ; mode_selector:u_mode_selector|proc_cnt[1]                                                                                                        ; vga_disp:comb_11|pix_data[0]                                                                                                                       ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.323     ; 4.180      ;
; 14.434 ; mode_selector:u_mode_selector|proc_cnt[1]                                                                                                        ; vga_disp:comb_11|pix_data[2]                                                                                                                       ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.323     ; 4.180      ;
; 14.434 ; mode_selector:u_mode_selector|proc_cnt[1]                                                                                                        ; vga_disp:comb_11|pix_data[14]                                                                                                                      ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.327     ; 4.176      ;
; 14.435 ; mode_selector:u_mode_selector|proc_cnt[1]                                                                                                        ; vga_disp:comb_11|pix_data[1]                                                                                                                       ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.323     ; 4.179      ;
; 14.435 ; mode_selector:u_mode_selector|proc_cnt[1]                                                                                                        ; vga_disp:comb_11|pix_data[11]                                                                                                                      ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.327     ; 4.175      ;
; 14.436 ; mode_selector:u_mode_selector|proc_cnt[1]                                                                                                        ; vga_disp:comb_11|pix_data[4]                                                                                                                       ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.323     ; 4.178      ;
; 14.436 ; mode_selector:u_mode_selector|proc_cnt[1]                                                                                                        ; vga_disp:comb_11|pix_data[15]                                                                                                                      ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.327     ; 4.174      ;
; 14.437 ; mode_selector:u_mode_selector|proc_cnt[1]                                                                                                        ; vga_disp:comb_11|pix_data[7]                                                                                                                       ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.323     ; 4.177      ;
; 14.437 ; mode_selector:u_mode_selector|proc_cnt[1]                                                                                                        ; vga_disp:comb_11|pix_data[9]                                                                                                                       ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.327     ; 4.173      ;
; 14.437 ; mode_selector:u_mode_selector|proc_cnt[1]                                                                                                        ; vga_disp:comb_11|pix_data[10]                                                                                                                      ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.323     ; 4.177      ;
; 14.438 ; mode_selector:u_mode_selector|proc_cnt[1]                                                                                                        ; vga_disp:comb_11|pix_data[6]                                                                                                                       ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.323     ; 4.176      ;
; 14.438 ; mode_selector:u_mode_selector|proc_cnt[1]                                                                                                        ; vga_disp:comb_11|pix_data[13]                                                                                                                      ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.327     ; 4.172      ;
; 14.439 ; mode_selector:u_mode_selector|proc_cnt[1]                                                                                                        ; vga_disp:comb_11|pix_data[5]                                                                                                                       ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.323     ; 4.175      ;
; 14.439 ; mode_selector:u_mode_selector|proc_cnt[1]                                                                                                        ; vga_disp:comb_11|pix_data[8]                                                                                                                       ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.327     ; 4.171      ;
; 14.503 ; mode_selector:u_mode_selector|proc_cnt[2]                                                                                                        ; vga_disp:comb_11|pix_data[3]                                                                                                                       ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.327     ; 4.107      ;
; 14.503 ; mode_selector:u_mode_selector|proc_cnt[2]                                                                                                        ; vga_disp:comb_11|pix_data[12]                                                                                                                      ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.327     ; 4.107      ;
; 14.504 ; mode_selector:u_mode_selector|proc_cnt[2]                                                                                                        ; vga_disp:comb_11|pix_data[0]                                                                                                                       ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.323     ; 4.110      ;
; 14.504 ; mode_selector:u_mode_selector|proc_cnt[2]                                                                                                        ; vga_disp:comb_11|pix_data[2]                                                                                                                       ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.323     ; 4.110      ;
; 14.504 ; mode_selector:u_mode_selector|proc_cnt[2]                                                                                                        ; vga_disp:comb_11|pix_data[14]                                                                                                                      ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.327     ; 4.106      ;
; 14.505 ; mode_selector:u_mode_selector|proc_cnt[2]                                                                                                        ; vga_disp:comb_11|pix_data[1]                                                                                                                       ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.323     ; 4.109      ;
; 14.505 ; mode_selector:u_mode_selector|proc_cnt[2]                                                                                                        ; vga_disp:comb_11|pix_data[11]                                                                                                                      ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.327     ; 4.105      ;
; 14.506 ; mode_selector:u_mode_selector|proc_cnt[2]                                                                                                        ; vga_disp:comb_11|pix_data[4]                                                                                                                       ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.323     ; 4.108      ;
; 14.506 ; mode_selector:u_mode_selector|proc_cnt[2]                                                                                                        ; vga_disp:comb_11|pix_data[15]                                                                                                                      ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.327     ; 4.104      ;
; 14.507 ; mode_selector:u_mode_selector|proc_cnt[2]                                                                                                        ; vga_disp:comb_11|pix_data[7]                                                                                                                       ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.323     ; 4.107      ;
; 14.507 ; mode_selector:u_mode_selector|proc_cnt[2]                                                                                                        ; vga_disp:comb_11|pix_data[9]                                                                                                                       ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.327     ; 4.103      ;
; 14.507 ; mode_selector:u_mode_selector|proc_cnt[2]                                                                                                        ; vga_disp:comb_11|pix_data[10]                                                                                                                      ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.323     ; 4.107      ;
; 14.508 ; mode_selector:u_mode_selector|proc_cnt[2]                                                                                                        ; vga_disp:comb_11|pix_data[6]                                                                                                                       ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.323     ; 4.106      ;
; 14.508 ; mode_selector:u_mode_selector|proc_cnt[2]                                                                                                        ; vga_disp:comb_11|pix_data[13]                                                                                                                      ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.327     ; 4.102      ;
; 14.509 ; mode_selector:u_mode_selector|proc_cnt[2]                                                                                                        ; vga_disp:comb_11|pix_data[5]                                                                                                                       ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.323     ; 4.105      ;
; 14.509 ; mode_selector:u_mode_selector|proc_cnt[2]                                                                                                        ; vga_disp:comb_11|pix_data[8]                                                                                                                       ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.327     ; 4.101      ;
; 14.787 ; mode_selector:u_mode_selector|disp_cnt[2]                                                                                                        ; vga_disp:comb_11|pix_data[3]                                                                                                                       ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.346     ; 3.804      ;
; 14.787 ; mode_selector:u_mode_selector|disp_cnt[2]                                                                                                        ; vga_disp:comb_11|pix_data[12]                                                                                                                      ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.346     ; 3.804      ;
; 14.788 ; mode_selector:u_mode_selector|disp_cnt[2]                                                                                                        ; vga_disp:comb_11|pix_data[0]                                                                                                                       ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.342     ; 3.807      ;
; 14.788 ; mode_selector:u_mode_selector|disp_cnt[2]                                                                                                        ; vga_disp:comb_11|pix_data[2]                                                                                                                       ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.342     ; 3.807      ;
; 14.788 ; mode_selector:u_mode_selector|disp_cnt[2]                                                                                                        ; vga_disp:comb_11|pix_data[14]                                                                                                                      ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.346     ; 3.803      ;
; 14.789 ; mode_selector:u_mode_selector|disp_cnt[2]                                                                                                        ; vga_disp:comb_11|pix_data[1]                                                                                                                       ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.342     ; 3.806      ;
; 14.789 ; mode_selector:u_mode_selector|disp_cnt[2]                                                                                                        ; vga_disp:comb_11|pix_data[11]                                                                                                                      ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.346     ; 3.802      ;
; 14.790 ; mode_selector:u_mode_selector|disp_cnt[2]                                                                                                        ; vga_disp:comb_11|pix_data[4]                                                                                                                       ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.342     ; 3.805      ;
; 14.790 ; mode_selector:u_mode_selector|disp_cnt[2]                                                                                                        ; vga_disp:comb_11|pix_data[15]                                                                                                                      ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.346     ; 3.801      ;
; 14.791 ; mode_selector:u_mode_selector|disp_cnt[2]                                                                                                        ; vga_disp:comb_11|pix_data[7]                                                                                                                       ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.342     ; 3.804      ;
; 14.791 ; mode_selector:u_mode_selector|disp_cnt[2]                                                                                                        ; vga_disp:comb_11|pix_data[9]                                                                                                                       ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.346     ; 3.800      ;
; 14.791 ; mode_selector:u_mode_selector|disp_cnt[2]                                                                                                        ; vga_disp:comb_11|pix_data[10]                                                                                                                      ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.342     ; 3.804      ;
; 14.792 ; mode_selector:u_mode_selector|disp_cnt[2]                                                                                                        ; vga_disp:comb_11|pix_data[6]                                                                                                                       ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.342     ; 3.803      ;
; 14.792 ; mode_selector:u_mode_selector|disp_cnt[2]                                                                                                        ; vga_disp:comb_11|pix_data[13]                                                                                                                      ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.346     ; 3.799      ;
; 14.793 ; mode_selector:u_mode_selector|disp_cnt[2]                                                                                                        ; vga_disp:comb_11|pix_data[5]                                                                                                                       ; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.342     ; 3.802      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'sccb_dri:u_sccb_dri|dri_clk'                                                                                                                                                                                                                          ;
+--------+------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                              ; To Node                                     ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; -1.164 ; sccb_dri:u_sccb_dri|sda_out                                                                                            ; sccb_dri:u_sccb_dri|sda_out                 ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.045     ; 2.106      ;
; -0.997 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|altsyncram:Ram0_rtl_0|altsyncram_5i91:auto_generated|ram_block1a0~porta_address_reg0 ; sccb_dri:u_sccb_dri|addr[6]                 ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.219     ; 1.765      ;
; -0.983 ; sccb_dri:u_sccb_dri|cnt[2]                                                                                             ; sccb_dri:u_sccb_dri|sda_out                 ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; 0.152      ; 2.122      ;
; -0.970 ; sccb_dri:u_sccb_dri|cnt[0]                                                                                             ; sccb_dri:u_sccb_dri|sda_out                 ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; 0.152      ; 2.109      ;
; -0.963 ; sccb_dri:u_sccb_dri|fsm_c.DATA_WR                                                                                      ; sccb_dri:u_sccb_dri|cnt[1]                  ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.036     ; 1.914      ;
; -0.963 ; sccb_dri:u_sccb_dri|fsm_c.DATA_WR                                                                                      ; sccb_dri:u_sccb_dri|cnt[5]                  ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.036     ; 1.914      ;
; -0.963 ; sccb_dri:u_sccb_dri|fsm_c.DATA_WR                                                                                      ; sccb_dri:u_sccb_dri|cnt[0]                  ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.036     ; 1.914      ;
; -0.963 ; sccb_dri:u_sccb_dri|fsm_c.DATA_WR                                                                                      ; sccb_dri:u_sccb_dri|cnt[2]                  ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.036     ; 1.914      ;
; -0.963 ; sccb_dri:u_sccb_dri|fsm_c.DATA_WR                                                                                      ; sccb_dri:u_sccb_dri|cnt[3]                  ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.036     ; 1.914      ;
; -0.963 ; sccb_dri:u_sccb_dri|fsm_c.DATA_WR                                                                                      ; sccb_dri:u_sccb_dri|cnt[4]                  ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.036     ; 1.914      ;
; -0.963 ; sccb_dri:u_sccb_dri|fsm_c.DATA_WR                                                                                      ; sccb_dri:u_sccb_dri|cnt[6]                  ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.036     ; 1.914      ;
; -0.956 ; sccb_dri:u_sccb_dri|cnt[4]                                                                                             ; sccb_dri:u_sccb_dri|sda_out                 ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; 0.152      ; 2.095      ;
; -0.920 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|altsyncram:Ram0_rtl_0|altsyncram_5i91:auto_generated|ram_block1a0~porta_address_reg0 ; sccb_dri:u_sccb_dri|addr[7]                 ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.219     ; 1.688      ;
; -0.916 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|altsyncram:Ram0_rtl_0|altsyncram_5i91:auto_generated|ram_block1a0~porta_address_reg0 ; sccb_dri:u_sccb_dri|addr[1]                 ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.219     ; 1.684      ;
; -0.913 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|altsyncram:Ram0_rtl_0|altsyncram_5i91:auto_generated|ram_block1a0~porta_address_reg0 ; sccb_dri:u_sccb_dri|addr[5]                 ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.219     ; 1.681      ;
; -0.907 ; sccb_dri:u_sccb_dri|cnt[6]                                                                                             ; sccb_dri:u_sccb_dri|cnt[1]                  ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.037     ; 1.857      ;
; -0.907 ; sccb_dri:u_sccb_dri|cnt[6]                                                                                             ; sccb_dri:u_sccb_dri|cnt[5]                  ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.037     ; 1.857      ;
; -0.907 ; sccb_dri:u_sccb_dri|cnt[6]                                                                                             ; sccb_dri:u_sccb_dri|cnt[0]                  ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.037     ; 1.857      ;
; -0.907 ; sccb_dri:u_sccb_dri|cnt[6]                                                                                             ; sccb_dri:u_sccb_dri|cnt[2]                  ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.037     ; 1.857      ;
; -0.907 ; sccb_dri:u_sccb_dri|cnt[6]                                                                                             ; sccb_dri:u_sccb_dri|cnt[3]                  ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.037     ; 1.857      ;
; -0.907 ; sccb_dri:u_sccb_dri|cnt[6]                                                                                             ; sccb_dri:u_sccb_dri|cnt[4]                  ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.037     ; 1.857      ;
; -0.907 ; sccb_dri:u_sccb_dri|cnt[6]                                                                                             ; sccb_dri:u_sccb_dri|cnt[6]                  ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.037     ; 1.857      ;
; -0.900 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|altsyncram:Ram0_rtl_0|altsyncram_5i91:auto_generated|ram_block1a0~porta_address_reg0 ; sccb_dri:u_sccb_dri|addr[2]                 ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.219     ; 1.668      ;
; -0.893 ; sccb_dri:u_sccb_dri|cnt[3]                                                                                             ; sccb_dri:u_sccb_dri|cnt[1]                  ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.037     ; 1.843      ;
; -0.893 ; sccb_dri:u_sccb_dri|cnt[3]                                                                                             ; sccb_dri:u_sccb_dri|cnt[5]                  ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.037     ; 1.843      ;
; -0.893 ; sccb_dri:u_sccb_dri|cnt[3]                                                                                             ; sccb_dri:u_sccb_dri|cnt[0]                  ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.037     ; 1.843      ;
; -0.893 ; sccb_dri:u_sccb_dri|cnt[3]                                                                                             ; sccb_dri:u_sccb_dri|cnt[2]                  ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.037     ; 1.843      ;
; -0.893 ; sccb_dri:u_sccb_dri|cnt[3]                                                                                             ; sccb_dri:u_sccb_dri|cnt[3]                  ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.037     ; 1.843      ;
; -0.893 ; sccb_dri:u_sccb_dri|cnt[3]                                                                                             ; sccb_dri:u_sccb_dri|cnt[4]                  ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.037     ; 1.843      ;
; -0.893 ; sccb_dri:u_sccb_dri|cnt[3]                                                                                             ; sccb_dri:u_sccb_dri|cnt[6]                  ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.037     ; 1.843      ;
; -0.892 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|altsyncram:Ram0_rtl_0|altsyncram_5i91:auto_generated|ram_block1a0~porta_address_reg0 ; sccb_dri:u_sccb_dri|addr[13]                ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.045     ; 1.834      ;
; -0.887 ; sccb_dri:u_sccb_dri|cnt[5]                                                                                             ; sccb_dri:u_sccb_dri|cnt[1]                  ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.037     ; 1.837      ;
; -0.887 ; sccb_dri:u_sccb_dri|cnt[5]                                                                                             ; sccb_dri:u_sccb_dri|cnt[5]                  ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.037     ; 1.837      ;
; -0.887 ; sccb_dri:u_sccb_dri|cnt[5]                                                                                             ; sccb_dri:u_sccb_dri|cnt[0]                  ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.037     ; 1.837      ;
; -0.887 ; sccb_dri:u_sccb_dri|cnt[5]                                                                                             ; sccb_dri:u_sccb_dri|cnt[2]                  ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.037     ; 1.837      ;
; -0.887 ; sccb_dri:u_sccb_dri|cnt[5]                                                                                             ; sccb_dri:u_sccb_dri|cnt[3]                  ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.037     ; 1.837      ;
; -0.887 ; sccb_dri:u_sccb_dri|cnt[5]                                                                                             ; sccb_dri:u_sccb_dri|cnt[4]                  ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.037     ; 1.837      ;
; -0.887 ; sccb_dri:u_sccb_dri|cnt[5]                                                                                             ; sccb_dri:u_sccb_dri|cnt[6]                  ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.037     ; 1.837      ;
; -0.877 ; sccb_dri:u_sccb_dri|cnt[1]                                                                                             ; sccb_dri:u_sccb_dri|sda_out                 ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; 0.152      ; 2.016      ;
; -0.867 ; sccb_dri:u_sccb_dri|fsm_c.ADDR8                                                                                        ; sccb_dri:u_sccb_dri|cnt[1]                  ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.036     ; 1.818      ;
; -0.867 ; sccb_dri:u_sccb_dri|fsm_c.ADDR8                                                                                        ; sccb_dri:u_sccb_dri|cnt[5]                  ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.036     ; 1.818      ;
; -0.867 ; sccb_dri:u_sccb_dri|fsm_c.ADDR8                                                                                        ; sccb_dri:u_sccb_dri|cnt[0]                  ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.036     ; 1.818      ;
; -0.867 ; sccb_dri:u_sccb_dri|fsm_c.ADDR8                                                                                        ; sccb_dri:u_sccb_dri|cnt[2]                  ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.036     ; 1.818      ;
; -0.867 ; sccb_dri:u_sccb_dri|fsm_c.ADDR8                                                                                        ; sccb_dri:u_sccb_dri|cnt[3]                  ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.036     ; 1.818      ;
; -0.867 ; sccb_dri:u_sccb_dri|fsm_c.ADDR8                                                                                        ; sccb_dri:u_sccb_dri|cnt[4]                  ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.036     ; 1.818      ;
; -0.867 ; sccb_dri:u_sccb_dri|fsm_c.ADDR8                                                                                        ; sccb_dri:u_sccb_dri|cnt[6]                  ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.036     ; 1.818      ;
; -0.864 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|altsyncram:Ram0_rtl_0|altsyncram_5i91:auto_generated|ram_block1a0~porta_address_reg0 ; sccb_dri:u_sccb_dri|addr[12]                ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.032     ; 1.819      ;
; -0.864 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|altsyncram:Ram0_rtl_0|altsyncram_5i91:auto_generated|ram_block1a0~porta_address_reg0 ; sccb_dri:u_sccb_dri|addr[14]                ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.032     ; 1.819      ;
; -0.860 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|altsyncram:Ram0_rtl_0|altsyncram_5i91:auto_generated|ram_block1a0~porta_address_reg0 ; sccb_dri:u_sccb_dri|addr[10]                ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.032     ; 1.815      ;
; -0.860 ; sccb_dri:u_sccb_dri|cnt[3]                                                                                             ; sccb_dri:u_sccb_dri|sda_out                 ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; 0.152      ; 1.999      ;
; -0.859 ; sccb_dri:u_sccb_dri|fsm_c.ADDR16                                                                                       ; sccb_dri:u_sccb_dri|cnt[1]                  ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.036     ; 1.810      ;
; -0.859 ; sccb_dri:u_sccb_dri|fsm_c.ADDR16                                                                                       ; sccb_dri:u_sccb_dri|cnt[5]                  ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.036     ; 1.810      ;
; -0.859 ; sccb_dri:u_sccb_dri|fsm_c.ADDR16                                                                                       ; sccb_dri:u_sccb_dri|cnt[0]                  ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.036     ; 1.810      ;
; -0.859 ; sccb_dri:u_sccb_dri|fsm_c.ADDR16                                                                                       ; sccb_dri:u_sccb_dri|cnt[2]                  ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.036     ; 1.810      ;
; -0.859 ; sccb_dri:u_sccb_dri|fsm_c.ADDR16                                                                                       ; sccb_dri:u_sccb_dri|cnt[3]                  ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.036     ; 1.810      ;
; -0.859 ; sccb_dri:u_sccb_dri|fsm_c.ADDR16                                                                                       ; sccb_dri:u_sccb_dri|cnt[4]                  ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.036     ; 1.810      ;
; -0.859 ; sccb_dri:u_sccb_dri|fsm_c.ADDR16                                                                                       ; sccb_dri:u_sccb_dri|cnt[6]                  ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.036     ; 1.810      ;
; -0.856 ; sccb_dri:u_sccb_dri|fsm_c.DATA_WR                                                                                      ; sccb_dri:u_sccb_dri|scl                     ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.046     ; 1.797      ;
; -0.853 ; sccb_dri:u_sccb_dri|fsm_c.DATA_WR                                                                                      ; sccb_dri:u_sccb_dri|st_done                 ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.036     ; 1.804      ;
; -0.842 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|altsyncram:Ram0_rtl_0|altsyncram_5i91:auto_generated|ram_block1a0~porta_address_reg0 ; sccb_dri:u_sccb_dri|addr[0]                 ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.219     ; 1.610      ;
; -0.840 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|altsyncram:Ram0_rtl_0|altsyncram_5i91:auto_generated|ram_block1a0~porta_address_reg0 ; sccb_dri:u_sccb_dri|addr[11]                ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.219     ; 1.608      ;
; -0.838 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|altsyncram:Ram0_rtl_0|altsyncram_5i91:auto_generated|ram_block1a0~porta_address_reg0 ; sccb_dri:u_sccb_dri|addr[3]                 ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.219     ; 1.606      ;
; -0.837 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|altsyncram:Ram0_rtl_0|altsyncram_5i91:auto_generated|ram_block1a0~porta_address_reg0 ; sccb_dri:u_sccb_dri|addr[15]                ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.219     ; 1.605      ;
; -0.827 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|altsyncram:Ram0_rtl_0|altsyncram_5i91:auto_generated|ram_block1a0~porta_address_reg0 ; sccb_dri:u_sccb_dri|addr[4]                 ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.219     ; 1.595      ;
; -0.822 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|altsyncram:Ram0_rtl_0|altsyncram_5i91:auto_generated|ram_block1a0~porta_address_reg0 ; sccb_dri:u_sccb_dri|addr[9]                 ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.219     ; 1.590      ;
; -0.811 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[8]                                                                    ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|sccb_exec ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.044     ; 1.754      ;
; -0.810 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[5]                                                                    ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|sccb_exec ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.044     ; 1.753      ;
; -0.808 ; sccb_dri:u_sccb_dri|cnt[6]                                                                                             ; sccb_dri:u_sccb_dri|sda_out                 ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; 0.152      ; 1.947      ;
; -0.778 ; sccb_dri:u_sccb_dri|cnt[5]                                                                                             ; sccb_dri:u_sccb_dri|sda_out                 ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; 0.152      ; 1.917      ;
; -0.771 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|altsyncram:Ram0_rtl_0|altsyncram_5i91:auto_generated|ram_block1a0~porta_address_reg0 ; sccb_dri:u_sccb_dri|data_wr[3]              ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.032     ; 1.726      ;
; -0.765 ; sccb_dri:u_sccb_dri|cnt[4]                                                                                             ; sccb_dri:u_sccb_dri|cnt[1]                  ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.037     ; 1.715      ;
; -0.765 ; sccb_dri:u_sccb_dri|cnt[4]                                                                                             ; sccb_dri:u_sccb_dri|cnt[5]                  ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.037     ; 1.715      ;
; -0.765 ; sccb_dri:u_sccb_dri|cnt[4]                                                                                             ; sccb_dri:u_sccb_dri|cnt[0]                  ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.037     ; 1.715      ;
; -0.765 ; sccb_dri:u_sccb_dri|cnt[4]                                                                                             ; sccb_dri:u_sccb_dri|cnt[2]                  ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.037     ; 1.715      ;
; -0.765 ; sccb_dri:u_sccb_dri|cnt[4]                                                                                             ; sccb_dri:u_sccb_dri|cnt[3]                  ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.037     ; 1.715      ;
; -0.765 ; sccb_dri:u_sccb_dri|cnt[4]                                                                                             ; sccb_dri:u_sccb_dri|cnt[4]                  ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.037     ; 1.715      ;
; -0.765 ; sccb_dri:u_sccb_dri|cnt[4]                                                                                             ; sccb_dri:u_sccb_dri|cnt[6]                  ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.037     ; 1.715      ;
; -0.760 ; sccb_dri:u_sccb_dri|fsm_c.ADDR8                                                                                        ; sccb_dri:u_sccb_dri|scl                     ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.046     ; 1.701      ;
; -0.757 ; sccb_dri:u_sccb_dri|fsm_c.ADDR8                                                                                        ; sccb_dri:u_sccb_dri|st_done                 ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.036     ; 1.708      ;
; -0.752 ; sccb_dri:u_sccb_dri|fsm_c.ADDR16                                                                                       ; sccb_dri:u_sccb_dri|scl                     ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.046     ; 1.693      ;
; -0.749 ; sccb_dri:u_sccb_dri|fsm_c.ADDR16                                                                                       ; sccb_dri:u_sccb_dri|st_done                 ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.036     ; 1.700      ;
; -0.723 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|altsyncram:Ram0_rtl_0|altsyncram_5i91:auto_generated|ram_block1a0~porta_address_reg0 ; sccb_dri:u_sccb_dri|data_wr[2]              ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.032     ; 1.678      ;
; -0.723 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[6]                                                                    ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|sccb_exec ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.044     ; 1.666      ;
; -0.714 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[11]                                                                   ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|sccb_exec ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.044     ; 1.657      ;
; -0.705 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|altsyncram:Ram0_rtl_0|altsyncram_5i91:auto_generated|ram_block1a0~porta_address_reg0 ; sccb_dri:u_sccb_dri|data_wr[1]              ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.032     ; 1.660      ;
; -0.702 ; sccb_dri:u_sccb_dri|fsm_c.WR_ADDR                                                                                      ; sccb_dri:u_sccb_dri|sda_dir                 ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.029     ; 1.660      ;
; -0.671 ; sccb_dri:u_sccb_dri|data_wr[6]                                                                                         ; sccb_dri:u_sccb_dri|sda_out                 ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.050     ; 1.608      ;
; -0.666 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[7]                                                                    ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|sccb_exec ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.044     ; 1.609      ;
; -0.663 ; sccb_dri:u_sccb_dri|data_wr[2]                                                                                         ; sccb_dri:u_sccb_dri|sda_out                 ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.050     ; 1.600      ;
; -0.660 ; sccb_dri:u_sccb_dri|cnt[0]                                                                                             ; sccb_dri:u_sccb_dri|cnt[1]                  ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.037     ; 1.610      ;
; -0.660 ; sccb_dri:u_sccb_dri|cnt[0]                                                                                             ; sccb_dri:u_sccb_dri|cnt[5]                  ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.037     ; 1.610      ;
; -0.660 ; sccb_dri:u_sccb_dri|cnt[0]                                                                                             ; sccb_dri:u_sccb_dri|cnt[0]                  ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.037     ; 1.610      ;
; -0.660 ; sccb_dri:u_sccb_dri|cnt[0]                                                                                             ; sccb_dri:u_sccb_dri|cnt[2]                  ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.037     ; 1.610      ;
; -0.660 ; sccb_dri:u_sccb_dri|cnt[0]                                                                                             ; sccb_dri:u_sccb_dri|cnt[3]                  ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.037     ; 1.610      ;
; -0.660 ; sccb_dri:u_sccb_dri|cnt[0]                                                                                             ; sccb_dri:u_sccb_dri|cnt[4]                  ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.037     ; 1.610      ;
; -0.660 ; sccb_dri:u_sccb_dri|cnt[0]                                                                                             ; sccb_dri:u_sccb_dri|cnt[6]                  ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.037     ; 1.610      ;
; -0.649 ; sccb_dri:u_sccb_dri|addr[14]                                                                                           ; sccb_dri:u_sccb_dri|sda_out                 ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.050     ; 1.586      ;
; -0.649 ; sccb_dri:u_sccb_dri|data_wr[5]                                                                                         ; sccb_dri:u_sccb_dri|sda_out                 ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.050     ; 1.586      ;
; -0.647 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|altsyncram:Ram0_rtl_0|altsyncram_5i91:auto_generated|ram_block1a0~porta_address_reg0 ; sccb_dri:u_sccb_dri|data_wr[5]              ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.032     ; 1.602      ;
; -0.647 ; sccb_dri:u_sccb_dri|data_wr[7]                                                                                         ; sccb_dri:u_sccb_dri|sda_out                 ; sccb_dri:u_sccb_dri|dri_clk ; sccb_dri:u_sccb_dri|dri_clk ; 1.000        ; -0.050     ; 1.584      ;
+--------+------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'sys_clk'                                                                                                              ;
+--------+-------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.944 ; key:u_key|delay_cnt[6]  ; key:u_key|delay_cnt[9]                    ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 2.007      ;
; 17.944 ; key:u_key|delay_cnt[6]  ; key:u_key|delay_cnt[8]                    ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 2.007      ;
; 17.944 ; key:u_key|delay_cnt[6]  ; key:u_key|delay_cnt[0]                    ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 2.007      ;
; 17.944 ; key:u_key|delay_cnt[6]  ; key:u_key|delay_cnt[1]                    ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 2.007      ;
; 17.944 ; key:u_key|delay_cnt[6]  ; key:u_key|delay_cnt[2]                    ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 2.007      ;
; 17.944 ; key:u_key|delay_cnt[6]  ; key:u_key|delay_cnt[3]                    ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 2.007      ;
; 17.944 ; key:u_key|delay_cnt[6]  ; key:u_key|delay_cnt[4]                    ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 2.007      ;
; 17.944 ; key:u_key|delay_cnt[6]  ; key:u_key|delay_cnt[5]                    ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 2.007      ;
; 17.944 ; key:u_key|delay_cnt[6]  ; key:u_key|delay_cnt[6]                    ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 2.007      ;
; 17.944 ; key:u_key|delay_cnt[6]  ; key:u_key|delay_cnt[7]                    ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 2.007      ;
; 18.112 ; key:u_key|delay_cnt[8]  ; key:u_key|delay_cnt[9]                    ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 1.839      ;
; 18.112 ; key:u_key|delay_cnt[8]  ; key:u_key|delay_cnt[8]                    ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 1.839      ;
; 18.112 ; key:u_key|delay_cnt[8]  ; key:u_key|delay_cnt[0]                    ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 1.839      ;
; 18.112 ; key:u_key|delay_cnt[8]  ; key:u_key|delay_cnt[1]                    ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 1.839      ;
; 18.112 ; key:u_key|delay_cnt[8]  ; key:u_key|delay_cnt[2]                    ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 1.839      ;
; 18.112 ; key:u_key|delay_cnt[8]  ; key:u_key|delay_cnt[3]                    ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 1.839      ;
; 18.112 ; key:u_key|delay_cnt[8]  ; key:u_key|delay_cnt[4]                    ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 1.839      ;
; 18.112 ; key:u_key|delay_cnt[8]  ; key:u_key|delay_cnt[5]                    ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 1.839      ;
; 18.112 ; key:u_key|delay_cnt[8]  ; key:u_key|delay_cnt[6]                    ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 1.839      ;
; 18.112 ; key:u_key|delay_cnt[8]  ; key:u_key|delay_cnt[7]                    ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 1.839      ;
; 18.125 ; key:u_key|delay_cnt[13] ; key:u_key|delay_cnt[9]                    ; sys_clk      ; sys_clk     ; 20.000       ; -0.043     ; 1.819      ;
; 18.125 ; key:u_key|delay_cnt[13] ; key:u_key|delay_cnt[8]                    ; sys_clk      ; sys_clk     ; 20.000       ; -0.043     ; 1.819      ;
; 18.125 ; key:u_key|delay_cnt[13] ; key:u_key|delay_cnt[0]                    ; sys_clk      ; sys_clk     ; 20.000       ; -0.043     ; 1.819      ;
; 18.125 ; key:u_key|delay_cnt[13] ; key:u_key|delay_cnt[1]                    ; sys_clk      ; sys_clk     ; 20.000       ; -0.043     ; 1.819      ;
; 18.125 ; key:u_key|delay_cnt[13] ; key:u_key|delay_cnt[2]                    ; sys_clk      ; sys_clk     ; 20.000       ; -0.043     ; 1.819      ;
; 18.125 ; key:u_key|delay_cnt[13] ; key:u_key|delay_cnt[3]                    ; sys_clk      ; sys_clk     ; 20.000       ; -0.043     ; 1.819      ;
; 18.125 ; key:u_key|delay_cnt[13] ; key:u_key|delay_cnt[4]                    ; sys_clk      ; sys_clk     ; 20.000       ; -0.043     ; 1.819      ;
; 18.125 ; key:u_key|delay_cnt[13] ; key:u_key|delay_cnt[5]                    ; sys_clk      ; sys_clk     ; 20.000       ; -0.043     ; 1.819      ;
; 18.125 ; key:u_key|delay_cnt[13] ; key:u_key|delay_cnt[6]                    ; sys_clk      ; sys_clk     ; 20.000       ; -0.043     ; 1.819      ;
; 18.125 ; key:u_key|delay_cnt[13] ; key:u_key|delay_cnt[7]                    ; sys_clk      ; sys_clk     ; 20.000       ; -0.043     ; 1.819      ;
; 18.128 ; key:u_key|delay_cnt[3]  ; key:u_key|key_value[2]                    ; sys_clk      ; sys_clk     ; 20.000       ; -0.029     ; 1.830      ;
; 18.128 ; key:u_key|delay_cnt[3]  ; key:u_key|key_value[1]                    ; sys_clk      ; sys_clk     ; 20.000       ; -0.029     ; 1.830      ;
; 18.128 ; key:u_key|delay_cnt[3]  ; key:u_key|key_value[0]                    ; sys_clk      ; sys_clk     ; 20.000       ; -0.029     ; 1.830      ;
; 18.130 ; key:u_key|delay_cnt[11] ; key:u_key|delay_cnt[9]                    ; sys_clk      ; sys_clk     ; 20.000       ; -0.043     ; 1.814      ;
; 18.130 ; key:u_key|delay_cnt[11] ; key:u_key|delay_cnt[8]                    ; sys_clk      ; sys_clk     ; 20.000       ; -0.043     ; 1.814      ;
; 18.130 ; key:u_key|delay_cnt[11] ; key:u_key|delay_cnt[0]                    ; sys_clk      ; sys_clk     ; 20.000       ; -0.043     ; 1.814      ;
; 18.130 ; key:u_key|delay_cnt[11] ; key:u_key|delay_cnt[1]                    ; sys_clk      ; sys_clk     ; 20.000       ; -0.043     ; 1.814      ;
; 18.130 ; key:u_key|delay_cnt[11] ; key:u_key|delay_cnt[2]                    ; sys_clk      ; sys_clk     ; 20.000       ; -0.043     ; 1.814      ;
; 18.130 ; key:u_key|delay_cnt[11] ; key:u_key|delay_cnt[3]                    ; sys_clk      ; sys_clk     ; 20.000       ; -0.043     ; 1.814      ;
; 18.130 ; key:u_key|delay_cnt[11] ; key:u_key|delay_cnt[4]                    ; sys_clk      ; sys_clk     ; 20.000       ; -0.043     ; 1.814      ;
; 18.130 ; key:u_key|delay_cnt[11] ; key:u_key|delay_cnt[5]                    ; sys_clk      ; sys_clk     ; 20.000       ; -0.043     ; 1.814      ;
; 18.130 ; key:u_key|delay_cnt[11] ; key:u_key|delay_cnt[6]                    ; sys_clk      ; sys_clk     ; 20.000       ; -0.043     ; 1.814      ;
; 18.130 ; key:u_key|delay_cnt[11] ; key:u_key|delay_cnt[7]                    ; sys_clk      ; sys_clk     ; 20.000       ; -0.043     ; 1.814      ;
; 18.135 ; key:u_key|delay_cnt[7]  ; key:u_key|delay_cnt[9]                    ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 1.816      ;
; 18.135 ; key:u_key|delay_cnt[7]  ; key:u_key|delay_cnt[8]                    ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 1.816      ;
; 18.135 ; key:u_key|delay_cnt[7]  ; key:u_key|delay_cnt[0]                    ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 1.816      ;
; 18.135 ; key:u_key|delay_cnt[7]  ; key:u_key|delay_cnt[1]                    ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 1.816      ;
; 18.135 ; key:u_key|delay_cnt[7]  ; key:u_key|delay_cnt[2]                    ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 1.816      ;
; 18.135 ; key:u_key|delay_cnt[7]  ; key:u_key|delay_cnt[3]                    ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 1.816      ;
; 18.135 ; key:u_key|delay_cnt[7]  ; key:u_key|delay_cnt[4]                    ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 1.816      ;
; 18.135 ; key:u_key|delay_cnt[7]  ; key:u_key|delay_cnt[5]                    ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 1.816      ;
; 18.135 ; key:u_key|delay_cnt[7]  ; key:u_key|delay_cnt[6]                    ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 1.816      ;
; 18.135 ; key:u_key|delay_cnt[7]  ; key:u_key|delay_cnt[7]                    ; sys_clk      ; sys_clk     ; 20.000       ; -0.036     ; 1.816      ;
; 18.138 ; key:u_key|delay_cnt[6]  ; key:u_key|key_value[2]                    ; sys_clk      ; sys_clk     ; 20.000       ; -0.029     ; 1.820      ;
; 18.138 ; key:u_key|delay_cnt[6]  ; key:u_key|key_value[1]                    ; sys_clk      ; sys_clk     ; 20.000       ; -0.029     ; 1.820      ;
; 18.138 ; key:u_key|delay_cnt[6]  ; key:u_key|key_value[0]                    ; sys_clk      ; sys_clk     ; 20.000       ; -0.029     ; 1.820      ;
; 18.201 ; key:u_key|delay_cnt[6]  ; key:u_key|delay_cnt[15]                   ; sys_clk      ; sys_clk     ; 20.000       ; -0.030     ; 1.756      ;
; 18.201 ; key:u_key|delay_cnt[6]  ; key:u_key|delay_cnt[18]                   ; sys_clk      ; sys_clk     ; 20.000       ; -0.030     ; 1.756      ;
; 18.201 ; key:u_key|delay_cnt[6]  ; key:u_key|delay_cnt[19]                   ; sys_clk      ; sys_clk     ; 20.000       ; -0.030     ; 1.756      ;
; 18.201 ; key:u_key|delay_cnt[6]  ; key:u_key|delay_cnt[17]                   ; sys_clk      ; sys_clk     ; 20.000       ; -0.030     ; 1.756      ;
; 18.201 ; key:u_key|delay_cnt[6]  ; key:u_key|delay_cnt[16]                   ; sys_clk      ; sys_clk     ; 20.000       ; -0.030     ; 1.756      ;
; 18.201 ; key:u_key|delay_cnt[6]  ; key:u_key|delay_cnt[14]                   ; sys_clk      ; sys_clk     ; 20.000       ; -0.030     ; 1.756      ;
; 18.201 ; key:u_key|delay_cnt[6]  ; key:u_key|delay_cnt[13]                   ; sys_clk      ; sys_clk     ; 20.000       ; -0.030     ; 1.756      ;
; 18.201 ; key:u_key|delay_cnt[6]  ; key:u_key|delay_cnt[12]                   ; sys_clk      ; sys_clk     ; 20.000       ; -0.030     ; 1.756      ;
; 18.201 ; key:u_key|delay_cnt[6]  ; key:u_key|delay_cnt[11]                   ; sys_clk      ; sys_clk     ; 20.000       ; -0.030     ; 1.756      ;
; 18.201 ; key:u_key|delay_cnt[6]  ; key:u_key|delay_cnt[10]                   ; sys_clk      ; sys_clk     ; 20.000       ; -0.030     ; 1.756      ;
; 18.214 ; key:u_key|delay_cnt[2]  ; key:u_key|key_value[2]                    ; sys_clk      ; sys_clk     ; 20.000       ; -0.029     ; 1.744      ;
; 18.214 ; key:u_key|delay_cnt[2]  ; key:u_key|key_value[1]                    ; sys_clk      ; sys_clk     ; 20.000       ; -0.029     ; 1.744      ;
; 18.214 ; key:u_key|delay_cnt[2]  ; key:u_key|key_value[0]                    ; sys_clk      ; sys_clk     ; 20.000       ; -0.029     ; 1.744      ;
; 18.217 ; key:u_key|key_data_r[0] ; key:u_key|delay_cnt[9]                    ; sys_clk      ; sys_clk     ; 20.000       ; -0.044     ; 1.726      ;
; 18.217 ; key:u_key|key_data_r[0] ; key:u_key|delay_cnt[8]                    ; sys_clk      ; sys_clk     ; 20.000       ; -0.044     ; 1.726      ;
; 18.217 ; key:u_key|key_data_r[0] ; key:u_key|delay_cnt[0]                    ; sys_clk      ; sys_clk     ; 20.000       ; -0.044     ; 1.726      ;
; 18.217 ; key:u_key|key_data_r[0] ; key:u_key|delay_cnt[1]                    ; sys_clk      ; sys_clk     ; 20.000       ; -0.044     ; 1.726      ;
; 18.217 ; key:u_key|key_data_r[0] ; key:u_key|delay_cnt[2]                    ; sys_clk      ; sys_clk     ; 20.000       ; -0.044     ; 1.726      ;
; 18.217 ; key:u_key|key_data_r[0] ; key:u_key|delay_cnt[3]                    ; sys_clk      ; sys_clk     ; 20.000       ; -0.044     ; 1.726      ;
; 18.217 ; key:u_key|key_data_r[0] ; key:u_key|delay_cnt[4]                    ; sys_clk      ; sys_clk     ; 20.000       ; -0.044     ; 1.726      ;
; 18.217 ; key:u_key|key_data_r[0] ; key:u_key|delay_cnt[5]                    ; sys_clk      ; sys_clk     ; 20.000       ; -0.044     ; 1.726      ;
; 18.217 ; key:u_key|key_data_r[0] ; key:u_key|delay_cnt[6]                    ; sys_clk      ; sys_clk     ; 20.000       ; -0.044     ; 1.726      ;
; 18.217 ; key:u_key|key_data_r[0] ; key:u_key|delay_cnt[7]                    ; sys_clk      ; sys_clk     ; 20.000       ; -0.044     ; 1.726      ;
; 18.228 ; key:u_key|delay_cnt[12] ; key:u_key|delay_cnt[9]                    ; sys_clk      ; sys_clk     ; 20.000       ; -0.043     ; 1.716      ;
; 18.228 ; key:u_key|delay_cnt[12] ; key:u_key|delay_cnt[8]                    ; sys_clk      ; sys_clk     ; 20.000       ; -0.043     ; 1.716      ;
; 18.228 ; key:u_key|delay_cnt[12] ; key:u_key|delay_cnt[0]                    ; sys_clk      ; sys_clk     ; 20.000       ; -0.043     ; 1.716      ;
; 18.228 ; key:u_key|delay_cnt[12] ; key:u_key|delay_cnt[1]                    ; sys_clk      ; sys_clk     ; 20.000       ; -0.043     ; 1.716      ;
; 18.228 ; key:u_key|delay_cnt[12] ; key:u_key|delay_cnt[2]                    ; sys_clk      ; sys_clk     ; 20.000       ; -0.043     ; 1.716      ;
; 18.228 ; key:u_key|delay_cnt[12] ; key:u_key|delay_cnt[3]                    ; sys_clk      ; sys_clk     ; 20.000       ; -0.043     ; 1.716      ;
; 18.228 ; key:u_key|delay_cnt[12] ; key:u_key|delay_cnt[4]                    ; sys_clk      ; sys_clk     ; 20.000       ; -0.043     ; 1.716      ;
; 18.228 ; key:u_key|delay_cnt[12] ; key:u_key|delay_cnt[5]                    ; sys_clk      ; sys_clk     ; 20.000       ; -0.043     ; 1.716      ;
; 18.228 ; key:u_key|delay_cnt[12] ; key:u_key|delay_cnt[6]                    ; sys_clk      ; sys_clk     ; 20.000       ; -0.043     ; 1.716      ;
; 18.228 ; key:u_key|delay_cnt[12] ; key:u_key|delay_cnt[7]                    ; sys_clk      ; sys_clk     ; 20.000       ; -0.043     ; 1.716      ;
; 18.236 ; key:u_key|key_data_r[2] ; key:u_key|delay_cnt[9]                    ; sys_clk      ; sys_clk     ; 20.000       ; -0.044     ; 1.707      ;
; 18.236 ; key:u_key|key_data_r[2] ; key:u_key|delay_cnt[8]                    ; sys_clk      ; sys_clk     ; 20.000       ; -0.044     ; 1.707      ;
; 18.236 ; key:u_key|key_data_r[2] ; key:u_key|delay_cnt[0]                    ; sys_clk      ; sys_clk     ; 20.000       ; -0.044     ; 1.707      ;
; 18.236 ; key:u_key|key_data_r[2] ; key:u_key|delay_cnt[1]                    ; sys_clk      ; sys_clk     ; 20.000       ; -0.044     ; 1.707      ;
; 18.236 ; key:u_key|key_data_r[2] ; key:u_key|delay_cnt[2]                    ; sys_clk      ; sys_clk     ; 20.000       ; -0.044     ; 1.707      ;
; 18.236 ; key:u_key|key_data_r[2] ; key:u_key|delay_cnt[3]                    ; sys_clk      ; sys_clk     ; 20.000       ; -0.044     ; 1.707      ;
; 18.236 ; key:u_key|key_data_r[2] ; key:u_key|delay_cnt[4]                    ; sys_clk      ; sys_clk     ; 20.000       ; -0.044     ; 1.707      ;
; 18.236 ; key:u_key|key_data_r[2] ; key:u_key|delay_cnt[5]                    ; sys_clk      ; sys_clk     ; 20.000       ; -0.044     ; 1.707      ;
; 18.236 ; key:u_key|key_data_r[2] ; key:u_key|delay_cnt[6]                    ; sys_clk      ; sys_clk     ; 20.000       ; -0.044     ; 1.707      ;
; 18.236 ; key:u_key|key_data_r[2] ; key:u_key|delay_cnt[7]                    ; sys_clk      ; sys_clk     ; 20.000       ; -0.044     ; 1.707      ;
; 18.243 ; key:u_key|key_flag      ; mode_selector:u_mode_selector|disp_cnt[1] ; sys_clk      ; sys_clk     ; 20.000       ; -0.026     ; 1.718      ;
+--------+-------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'cam_pclk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                 ; To Node                                                                                                                                                                                                                                                                              ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; -0.686 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[9]                                                                                                                                   ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                                                                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.580      ; 1.058      ;
; -0.671 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[8]                                                                                                                                   ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                                                                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.580      ; 1.073      ;
; -0.669 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[10]                                                                                                                                  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                                                                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.580      ; 1.075      ;
; -0.607 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[3]                                                                                                                                   ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                                                                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.513      ; 1.070      ;
; -0.579 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[5]                                                                                                                                   ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                                                                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.513      ; 1.098      ;
; -0.579 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[1]                                                                                                                                   ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                                                                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.513      ; 1.098      ;
; -0.499 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[6]                                                                                                                                   ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                                                                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.580      ; 1.245      ;
; -0.436 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[0]                                                                                                                                   ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                                                                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.513      ; 1.241      ;
; -0.415 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[2]                                                                                                                                   ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                                                                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.513      ; 1.262      ;
; -0.392 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[4]                                                                                                                                   ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                                                                                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.513      ; 1.285      ;
; -0.356 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[7]                                                                                                                                   ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrfull_eq_comp_msb_mux_reg                                                                                                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.580      ; 1.388      ;
; 0.155  ; Image_Processor:u_Image_Processor|Erosion:u_Erosion|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|row3_data                                                                                                                                                         ; Image_Processor:u_Image_Processor|Erosion:u_Erosion|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|matrix_p33                                                                                                                                                                   ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.143      ; 0.382      ;
; 0.178  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[5]                                                                                                                                   ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0                                                                                                ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.202      ; 0.484      ;
; 0.193  ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|matrix_p31                                                                                                                                                      ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|row3                                                                                                                                                                                                                           ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.037      ; 0.314      ;
; 0.197  ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|ram_rd_addr_d0[9]                                                                                                     ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|d_s_ram_1024x1:u_d_s_ram_1024x1_2|altsyncram:altsyncram_component|altsyncram_vgn1:auto_generated|ram_block1a0~porta_address_reg0 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.284      ; 0.585      ;
; 0.201  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                                                                                                       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                                                                                                                  ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                                                                                                       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                                                                                                                  ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                                                                                                       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                                                                                                                  ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                                                                                                       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                                                                                                                  ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                                                                                                      ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                                                                                                                 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                                                                                                       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                                                                                                                  ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                                                                                                       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                                                                                                                  ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                                                                                                                                      ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                                                                                                                                                 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                                                                                                                                      ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                                                                                                                                                 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                                                                                                                                      ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                                                                                                                                                 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                                                                                                                                      ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                                                                                                                                                 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                                                                                                                                      ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                                                                                                                                                 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; Image_Processor:u_Image_Processor|Erosion:u_Erosion|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|row3_data                                                                                                                                                         ; Image_Processor:u_Image_Processor|Erosion:u_Erosion|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|row3_data                                                                                                                                                                    ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|row3_data                                                                                                                                                       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|row3_data                                                                                                                                                                  ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.204  ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|pre_frame_hsync_r[1]                                                                                                                                            ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|pre_frame_hsync_r[0]                                                                                                                                                                                                           ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.025      ; 0.313      ;
; 0.204  ; Image_Processor:u_Image_Processor|Medium_Filter:u_Medium_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|shiftin_d0[6]                                                                                               ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|shiftin_d1[6]                                                                                                      ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.025      ; 0.313      ;
; 0.205  ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|pre_frame_hsync_r[1]                                                                                                                              ; Image_Processor:u_Image_Processor|Mean_Filter:u_Mean_Filter|pre_frame_hsync_r[0]                                                                                                                                                                                                     ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.025      ; 0.314      ;
; 0.206  ; Image_Processor:u_Image_Processor|Erosion:u_Erosion|row3                                                                                                                                                                                                                  ; Image_Processor:u_Image_Processor|Erosion:u_Erosion|erosion                                                                                                                                                                                                                          ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.024      ; 0.314      ;
; 0.206  ; Image_Processor:u_Image_Processor|Erosion:u_Erosion|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|shiftin_d1                                                                                                              ; Image_Processor:u_Image_Processor|Erosion:u_Erosion|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|shiftin_d2                                                                                                                         ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.023      ; 0.313      ;
; 0.208  ; cmos_capture_data:u_cmos_capture_data|byte_flag                                                                                                                                                                                                                           ; cmos_capture_data:u_cmos_capture_data|byte_flag                                                                                                                                                                                                                                      ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.022      ; 0.314      ;
; 0.208  ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|pre_frame_valid_r[1]                                                                                                                                            ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|pre_frame_valid_r[0]                                                                                                                                                                                                           ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.024      ; 0.316      ;
; 0.208  ; Image_Processor:u_Image_Processor|Medium_Filter:u_Medium_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|shiftin_d0[4]                                                                                               ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|shiftin_d1[4]                                                                                                      ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.024      ; 0.316      ;
; 0.211  ; Image_Processor:u_Image_Processor|Medium_Filter:u_Medium_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|shiftin_d0[7]                                                                                               ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|shiftin_d1[7]                                                                                                      ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.089      ; 0.384      ;
; 0.215  ; Image_Processor:u_Image_Processor|Medium_Filter:u_Medium_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|pre_frame_valid_r[0]                                                                                                                                  ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|pre_frame_valid_r[1]                                                                                                                                         ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.089      ; 0.388      ;
; 0.216  ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]                                                                                                                                                                                                                      ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                                                                                                                                                                                                ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.013      ; 0.313      ;
; 0.217  ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|ram_rd_addr_d0[4]                                                                                       ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|ram_rd_addr_d1[4]                                                                                                  ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.023      ; 0.324      ;
; 0.217  ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|ram_rd_addr_d0[1]                                                                                       ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|ram_rd_addr_d1[1]                                                                                                  ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.025      ; 0.326      ;
; 0.218  ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|ram_rd_addr_d0[0]                                                                                                     ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|ram_rd_addr_d1[0]                                                                                                                ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.024      ; 0.326      ;
; 0.218  ; Image_Processor:u_Image_Processor|Erosion:u_Erosion|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|ram_rd_addr_d0[1]                                                                                                       ; Image_Processor:u_Image_Processor|Erosion:u_Erosion|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|ram_rd_addr_d1[1]                                                                                                                  ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.023      ; 0.325      ;
; 0.218  ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]                                                                                                                                                                                                                      ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                                                                                                                                                                                                ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.013      ; 0.315      ;
; 0.219  ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|ram_rd_addr_d0[3]                                                                                                     ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|ram_rd_addr_d1[3]                                                                                                                ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.023      ; 0.326      ;
; 0.219  ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|ram_rd_addr_d0[9]                                                                                       ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|ram_rd_addr_d1[9]                                                                                                  ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.025      ; 0.328      ;
; 0.219  ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]                                                                                                                                                                                                                      ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                                                                                                                                                                                 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.012      ; 0.315      ;
; 0.220  ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|ram_rd_addr_d0[2]                                                                                       ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|ram_rd_addr_d1[2]                                                                                                  ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.023      ; 0.327      ;
; 0.220  ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]                                                                                                                                                                                                                      ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                                                                                                                                                                                                ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.013      ; 0.317      ;
; 0.221  ; Image_Processor:u_Image_Processor|Erosion:u_Erosion|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|ram_rd_addr_d0[9]                                                                                                       ; Image_Processor:u_Image_Processor|Erosion:u_Erosion|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|ram_rd_addr_d1[9]                                                                                                                  ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.023      ; 0.328      ;
; 0.223  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                                                                                                      ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]                                                                                                             ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.081      ; 0.388      ;
; 0.223  ; Image_Processor:u_Image_Processor|Erosion:u_Erosion|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|ram_rd_addr[7]                                                                                                          ; Image_Processor:u_Image_Processor|Erosion:u_Erosion|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|ram_rd_addr_d0[7]                                                                                                                  ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.023      ; 0.330      ;
; 0.224  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                                                                                                          ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                                                                                                                  ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.023      ; 0.331      ;
; 0.238  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                                                                                                      ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[10]                                                                                                                                             ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.081      ; 0.403      ;
; 0.238  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                                                                                                       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[9]                                                                                                                                              ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.081      ; 0.403      ;
; 0.238  ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|d_s_ram_1024x8:u_d_s_ram_1024x8_1|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|q_b[1] ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|taps0x_d0[1]                                                                                                       ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.192      ; 0.514      ;
; 0.241  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                                                                                                       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[7]                                                                                                                                              ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.013      ; 0.338      ;
; 0.250  ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|d_s_ram_1024x8:u_d_s_ram_1024x8_2|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|q_b[6] ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p13[6]                                                                                                                                                ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.101      ; 0.435      ;
; 0.250  ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|shiftin_d1[2]                                                                                           ; Image_Processor:u_Image_Processor|Mean_Filter:u_Mean_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|shiftin_d2[2]                                                                                                              ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.046      ; 0.380      ;
; 0.250  ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|ram_rd_addr_d1[9]                                                                                                     ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|d_s_ram_1024x1:u_d_s_ram_1024x1_1|altsyncram:altsyncram_component|altsyncram_vgn1:auto_generated|ram_block1a0~porta_address_reg0 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.241      ; 0.595      ;
; 0.253  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                                                                                                       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[2]                                                                                                                                              ; cam_pclk                                              ; cam_pclk    ; 0.000        ; -0.010     ; 0.327      ;
; 0.254  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                                                                                                       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[8]                                                                                                                                              ; cam_pclk                                              ; cam_pclk    ; 0.000        ; -0.011     ; 0.327      ;
; 0.257  ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|matrix_p32                                                                                                                                                      ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|row3                                                                                                                                                                                                                           ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.037      ; 0.378      ;
; 0.259  ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|d_s_ram_1024x8:u_d_s_ram_1024x8_2|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|q_b[5] ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p13[5]                                                                                                                                                ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.101      ; 0.444      ;
; 0.260  ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|row3_data                                                                                                                                                       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|matrix_p33                                                                                                                                                                 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.203      ; 0.547      ;
; 0.265  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]                                                                                                  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                                                                                                                     ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.023      ; 0.372      ;
; 0.267  ; Image_Processor:u_Image_Processor|Erosion:u_Erosion|row2                                                                                                                                                                                                                  ; Image_Processor:u_Image_Processor|Erosion:u_Erosion|erosion                                                                                                                                                                                                                          ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.024      ; 0.375      ;
; 0.267  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|wrptr_g[8]                                                                                                                                   ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0                                                                                                ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.228      ; 0.599      ;
; 0.268  ; Image_Processor:u_Image_Processor|Erosion:u_Erosion|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|shiftin_d0                                                                                                              ; Image_Processor:u_Image_Processor|Erosion:u_Erosion|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|shiftin_d1                                                                                                                         ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.030      ; 0.382      ;
; 0.269  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                                                                                                       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]                                                                                                             ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.081      ; 0.434      ;
; 0.269  ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|matrix_p12                                                                                                                                                      ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|matrix_p11                                                                                                                                                                 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.024      ; 0.377      ;
; 0.269  ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|row2                                                                                                                                                                                                                ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|dilation                                                                                                                                                                                                                       ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.024      ; 0.377      ;
; 0.270  ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|matrix_p32                                                                                                                                                      ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|matrix_p31                                                                                                                                                                 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.024      ; 0.378      ;
; 0.270  ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|matrix_p33                                                                                                                                                      ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|matrix_p32                                                                                                                                                                 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.024      ; 0.378      ;
; 0.270  ; Image_Processor:u_Image_Processor|Erosion:u_Erosion|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|matrix_p13                                                                                                                                                        ; Image_Processor:u_Image_Processor|Erosion:u_Erosion|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|matrix_p12                                                                                                                                                                   ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.024      ; 0.378      ;
; 0.270  ; Image_Processor:u_Image_Processor|Erosion:u_Erosion|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|matrix_p22                                                                                                                                                        ; Image_Processor:u_Image_Processor|Erosion:u_Erosion|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|matrix_p21                                                                                                                                                                   ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.024      ; 0.378      ;
; 0.270  ; Image_Processor:u_Image_Processor|Erosion:u_Erosion|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|matrix_p32                                                                                                                                                        ; Image_Processor:u_Image_Processor|Erosion:u_Erosion|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|matrix_p31                                                                                                                                                                   ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.024      ; 0.378      ;
; 0.270  ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|ram_rd_addr_d1[3]                                                                                                     ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|d_s_ram_1024x1:u_d_s_ram_1024x1_1|altsyncram:altsyncram_component|altsyncram_vgn1:auto_generated|ram_block1a0~porta_address_reg0 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.256      ; 0.630      ;
; 0.271  ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|matrix_p22                                                                                                                                                      ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|matrix_p21                                                                                                                                                                 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.024      ; 0.379      ;
; 0.271  ; Image_Processor:u_Image_Processor|Erosion:u_Erosion|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|matrix_p23                                                                                                                                                        ; Image_Processor:u_Image_Processor|Erosion:u_Erosion|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|matrix_p22                                                                                                                                                                   ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.024      ; 0.379      ;
; 0.272  ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|matrix_p13                                                                                                                                                      ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|matrix_p12                                                                                                                                                                 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.024      ; 0.380      ;
; 0.272  ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|matrix_p23                                                                                                                                                      ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|matrix_p22                                                                                                                                                                 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.024      ; 0.380      ;
; 0.274  ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]                                                                                                                                                                                                                      ; Image_Processor:u_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|rgb_b_t0[3]                                                                                                                                                                                                                  ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.178      ; 0.536      ;
; 0.275  ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p22[6]                                                                                                                                     ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p21[6]                                                                                                                                                ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.025      ; 0.384      ;
; 0.275  ; Image_Processor:u_Image_Processor|Medium_Filter:u_Medium_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p33[7]                                                                                                                                         ; Image_Processor:u_Image_Processor|Medium_Filter:u_Medium_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p32[7]                                                                                                                                                    ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.025      ; 0.384      ;
; 0.275  ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p13[2]                                                                                                                                     ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p12[2]                                                                                                                                                ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.025      ; 0.384      ;
; 0.276  ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p22[4]                                                                                                                                     ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p21[4]                                                                                                                                                ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.027      ; 0.387      ;
; 0.276  ; Image_Processor:u_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|pre_frame_valid_d[0]                                                                                                                                                                                              ; Image_Processor:u_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|pre_frame_valid_d[1]                                                                                                                                                                                                         ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.027      ; 0.387      ;
; 0.277  ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|ram_rd_addr[9]                                                                                          ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|ram_rd_addr[9]                                                                                                     ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.022      ; 0.383      ;
; 0.277  ; Image_Processor:u_Image_Processor|Medium_Filter:u_Medium_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|shiftin_d0[3]                                                                                               ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|shiftin_d1[3]                                                                                                      ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.025      ; 0.386      ;
; 0.277  ; Image_Processor:u_Image_Processor|Erosion:u_Erosion|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|ram_rd_addr_d0[7]                                                                                                       ; Image_Processor:u_Image_Processor|Erosion:u_Erosion|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|ram_rd_addr_d1[7]                                                                                                                  ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.023      ; 0.384      ;
; 0.278  ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|pre_frame_hsync_r[0]                                                                                                                                                                                                ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|pre_frame_hsync_r[1]                                                                                                                                                                                                           ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.025      ; 0.387      ;
; 0.278  ; Image_Processor:u_Image_Processor|Erosion:u_Erosion|pre_frame_valid_r[0]                                                                                                                                                                                                  ; Image_Processor:u_Image_Processor|Erosion:u_Erosion|pre_frame_valid_r[1]                                                                                                                                                                                                             ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.024      ; 0.386      ;
; 0.278  ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p23[5]                                                                                                                                     ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p22[5]                                                                                                                                                ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.023      ; 0.385      ;
; 0.278  ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p22[0]                                                                                                                                     ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p21[0]                                                                                                                                                ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.023      ; 0.385      ;
; 0.278  ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p12[7]                                                                                                                                     ; Image_Processor:u_Image_Processor|Gaussian_Filter:u_Gaussian_Filter|Matrix_Generate_3X3_8Bit:u_Matrix_Generate_3X3_8Bit|matrix_p11[7]                                                                                                                                                ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.022      ; 0.384      ;
; 0.279  ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|pre_frame_valid_r[3]                                                                                                                                                                          ; Image_Processor:u_Image_Processor|Sobel_Edge_Detector:u_Sobel_Edge_Detector|pre_frame_valid_r[4]                                                                                                                                                                                     ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.014      ; 0.377      ;
; 0.279  ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|clken_dly[0]                                                                                                          ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|clken_dly[1]                                                                                                                     ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.024      ; 0.387      ;
; 0.279  ; Image_Processor:u_Image_Processor|Erosion:u_Erosion|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|pre_frame_valid_r[1]                                                                                                                                              ; Image_Processor:u_Image_Processor|Erosion:u_Erosion|pre_frame_valid_r[0]                                                                                                                                                                                                             ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.024      ; 0.387      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'sccb_dri:u_sccb_dri|dri_clk'                                                                                                                                                                                                                                                              ;
+--------+------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                                                                                                ; Launch Clock                                          ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-----------------------------+--------------+------------+------------+
; -0.488 ; sccb_dri:u_sccb_dri|sccb_done                        ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_done                                                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 1.215      ; 0.881      ;
; -0.413 ; sccb_dri:u_sccb_dri|sccb_done                        ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|sccb_exec                                                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 1.215      ; 0.956      ;
; 0.163  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[2]    ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|altsyncram:Ram0_rtl_0|altsyncram_5i91:auto_generated|ram_block1a0~porta_address_reg0 ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.232      ; 0.499      ;
; 0.163  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[5]    ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|altsyncram:Ram0_rtl_0|altsyncram_5i91:auto_generated|ram_block1a0~porta_address_reg0 ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.232      ; 0.499      ;
; 0.163  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[6]    ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|altsyncram:Ram0_rtl_0|altsyncram_5i91:auto_generated|ram_block1a0~porta_address_reg0 ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.232      ; 0.499      ;
; 0.167  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[1]    ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|altsyncram:Ram0_rtl_0|altsyncram_5i91:auto_generated|ram_block1a0~porta_address_reg0 ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.232      ; 0.503      ;
; 0.168  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[3]    ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|altsyncram:Ram0_rtl_0|altsyncram_5i91:auto_generated|ram_block1a0~porta_address_reg0 ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.232      ; 0.504      ;
; 0.179  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[7]    ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|altsyncram:Ram0_rtl_0|altsyncram_5i91:auto_generated|ram_block1a0~porta_address_reg0 ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.232      ; 0.515      ;
; 0.182  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[0]    ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|altsyncram:Ram0_rtl_0|altsyncram_5i91:auto_generated|ram_block1a0~porta_address_reg0 ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.232      ; 0.518      ;
; 0.186  ; sccb_dri:u_sccb_dri|sda_dir                          ; sccb_dri:u_sccb_dri|sda_dir                                                                                            ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[0]  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[0]                                                                    ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.037      ; 0.307      ;
; 0.187  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_done          ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_done                                                                            ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sccb_dri:u_sccb_dri|fsm_c.IDLE                       ; sccb_dri:u_sccb_dri|fsm_c.IDLE                                                                                         ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sccb_dri:u_sccb_dri|fsm_c.WR_ADDR                    ; sccb_dri:u_sccb_dri|fsm_c.WR_ADDR                                                                                      ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[0]    ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[0]                                                                      ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.036      ; 0.307      ;
; 0.214  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|sccb_exec          ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[0]                                                                      ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.036      ; 0.334      ;
; 0.215  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|sccb_exec          ; sccb_dri:u_sccb_dri|fsm_c.WR_ADDR                                                                                      ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.036      ; 0.335      ;
; 0.221  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|sccb_exec          ; sccb_dri:u_sccb_dri|fsm_c.IDLE                                                                                         ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.036      ; 0.341      ;
; 0.277  ; sccb_dri:u_sccb_dri|fsm_c.ADDR16                     ; sccb_dri:u_sccb_dri|fsm_c.ADDR8                                                                                        ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.036      ; 0.397      ;
; 0.298  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[6]  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[6]                                                                    ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.037      ; 0.419      ;
; 0.298  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[8]  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[8]                                                                    ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.037      ; 0.419      ;
; 0.299  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[7]  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[7]                                                                    ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.037      ; 0.420      ;
; 0.299  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[5]  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[5]                                                                    ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.037      ; 0.420      ;
; 0.304  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[10] ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[10]                                                                   ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.037      ; 0.425      ;
; 0.304  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[2]  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[2]                                                                    ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.037      ; 0.425      ;
; 0.304  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[4]  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[4]                                                                    ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.037      ; 0.425      ;
; 0.306  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[3]  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[3]                                                                    ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.037      ; 0.427      ;
; 0.307  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[11] ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[11]                                                                   ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.037      ; 0.428      ;
; 0.307  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[14] ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[14]                                                                   ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.037      ; 0.428      ;
; 0.307  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[9]  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[9]                                                                    ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.037      ; 0.428      ;
; 0.308  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[12] ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[12]                                                                   ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.037      ; 0.429      ;
; 0.310  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[4]    ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[4]                                                                      ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.036      ; 0.430      ;
; 0.310  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[3]    ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[3]                                                                      ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.036      ; 0.430      ;
; 0.310  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[13] ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[13]                                                                   ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.037      ; 0.431      ;
; 0.311  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[6]    ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[6]                                                                      ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.036      ; 0.431      ;
; 0.311  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[2]    ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[2]                                                                      ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.036      ; 0.431      ;
; 0.311  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[1]  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[1]                                                                    ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.037      ; 0.432      ;
; 0.312  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[5]    ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[5]                                                                      ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.036      ; 0.432      ;
; 0.314  ; sccb_dri:u_sccb_dri|cnt[4]                           ; sccb_dri:u_sccb_dri|cnt[4]                                                                                             ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.037      ; 0.435      ;
; 0.316  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[0]    ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[1]                                                                      ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.036      ; 0.436      ;
; 0.316  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[7]    ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_done                                                                            ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.036      ; 0.436      ;
; 0.317  ; sccb_dri:u_sccb_dri|cnt[6]                           ; sccb_dri:u_sccb_dri|cnt[6]                                                                                             ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.037      ; 0.438      ;
; 0.317  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[7]    ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[7]                                                                      ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.036      ; 0.437      ;
; 0.317  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[1]    ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[1]                                                                      ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.036      ; 0.437      ;
; 0.323  ; sccb_dri:u_sccb_dri|cnt[1]                           ; sccb_dri:u_sccb_dri|cnt[1]                                                                                             ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.037      ; 0.444      ;
; 0.325  ; sccb_dri:u_sccb_dri|fsm_c.IDLE                       ; sccb_dri:u_sccb_dri|fsm_c.WR_ADDR                                                                                      ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.036      ; 0.445      ;
; 0.328  ; sccb_dri:u_sccb_dri|cnt[1]                           ; sccb_dri:u_sccb_dri|st_done                                                                                            ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.037      ; 0.449      ;
; 0.330  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[7]    ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|sccb_exec                                                                            ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.036      ; 0.450      ;
; 0.349  ; sccb_dri:u_sccb_dri|fsm_c.DATA_WR                    ; sccb_dri:u_sccb_dri|sda_out                                                                                            ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.234      ; 0.667      ;
; 0.364  ; sccb_dri:u_sccb_dri|fsm_c.ADDR8                      ; sccb_dri:u_sccb_dri|sda_out                                                                                            ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.234      ; 0.682      ;
; 0.371  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[0]  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[1]                                                                    ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.038      ; 0.493      ;
; 0.375  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[3]    ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|sccb_exec                                                                            ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.036      ; 0.495      ;
; 0.386  ; sccb_dri:u_sccb_dri|cnt[3]                           ; sccb_dri:u_sccb_dri|cnt[3]                                                                                             ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.037      ; 0.507      ;
; 0.392  ; sccb_dri:u_sccb_dri|scl                              ; sccb_dri:u_sccb_dri|scl                                                                                                ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.036      ; 0.512      ;
; 0.394  ; sccb_dri:u_sccb_dri|cnt[2]                           ; sccb_dri:u_sccb_dri|cnt[2]                                                                                             ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.037      ; 0.515      ;
; 0.423  ; sccb_dri:u_sccb_dri|cnt[5]                           ; sccb_dri:u_sccb_dri|cnt[5]                                                                                             ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.037      ; 0.544      ;
; 0.433  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[5]    ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|sccb_exec                                                                            ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.036      ; 0.553      ;
; 0.434  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[2]    ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_done                                                                            ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.036      ; 0.554      ;
; 0.447  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[6]  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[7]                                                                    ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.037      ; 0.568      ;
; 0.447  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[8]  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[9]                                                                    ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.037      ; 0.568      ;
; 0.453  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[4]  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[5]                                                                    ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.037      ; 0.574      ;
; 0.453  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[2]  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[3]                                                                    ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.037      ; 0.574      ;
; 0.453  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[10] ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[11]                                                                   ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.037      ; 0.574      ;
; 0.457  ; sccb_dri:u_sccb_dri|fsm_c.ADDR8                      ; sccb_dri:u_sccb_dri|fsm_c.DATA_WR                                                                                      ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.036      ; 0.577      ;
; 0.457  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[5]  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[6]                                                                    ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.037      ; 0.578      ;
; 0.457  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[7]  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[8]                                                                    ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.037      ; 0.578      ;
; 0.457  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[12] ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[13]                                                                   ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.037      ; 0.578      ;
; 0.459  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[4]    ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[5]                                                                      ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.036      ; 0.579      ;
; 0.460  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[2]    ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[3]                                                                      ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.036      ; 0.580      ;
; 0.460  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[6]    ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[7]                                                                      ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.036      ; 0.580      ;
; 0.460  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[5]  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[7]                                                                    ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.037      ; 0.581      ;
; 0.460  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[7]  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[9]                                                                    ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.037      ; 0.581      ;
; 0.464  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[1]  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[2]                                                                    ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.037      ; 0.585      ;
; 0.464  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[3]  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[4]                                                                    ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.037      ; 0.585      ;
; 0.465  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[9]  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[10]                                                                   ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.037      ; 0.586      ;
; 0.465  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[11] ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[12]                                                                   ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.037      ; 0.586      ;
; 0.467  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[3]  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[5]                                                                    ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.037      ; 0.588      ;
; 0.467  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[1]  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[3]                                                                    ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.037      ; 0.588      ;
; 0.468  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[13] ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[14]                                                                   ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.037      ; 0.589      ;
; 0.468  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[3]    ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[4]                                                                      ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.036      ; 0.588      ;
; 0.468  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[9]  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[11]                                                                   ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.037      ; 0.589      ;
; 0.468  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[11] ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[13]                                                                   ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.037      ; 0.589      ;
; 0.469  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[4]    ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|altsyncram:Ram0_rtl_0|altsyncram_5i91:auto_generated|ram_block1a0~porta_address_reg0 ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.232      ; 0.805      ;
; 0.469  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[1]    ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[2]                                                                      ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.036      ; 0.589      ;
; 0.469  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[0]    ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[2]                                                                      ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.036      ; 0.589      ;
; 0.470  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[5]    ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[6]                                                                      ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.036      ; 0.590      ;
; 0.471  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[3]    ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[5]                                                                      ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.036      ; 0.591      ;
; 0.472  ; sccb_dri:u_sccb_dri|cnt[1]                           ; sccb_dri:u_sccb_dri|cnt[2]                                                                                             ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.037      ; 0.593      ;
; 0.472  ; sccb_dri:u_sccb_dri|cnt[4]                           ; sccb_dri:u_sccb_dri|cnt[5]                                                                                             ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.037      ; 0.593      ;
; 0.472  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[1]    ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[3]                                                                      ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.036      ; 0.592      ;
; 0.472  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[0]    ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[3]                                                                      ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.036      ; 0.592      ;
; 0.473  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[5]    ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[7]                                                                      ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.036      ; 0.593      ;
; 0.475  ; sccb_dri:u_sccb_dri|cnt[4]                           ; sccb_dri:u_sccb_dri|cnt[6]                                                                                             ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.037      ; 0.596      ;
; 0.476  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[4]    ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|sccb_exec                                                                            ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.036      ; 0.596      ;
; 0.476  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[6]    ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|sccb_exec                                                                            ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.036      ; 0.596      ;
; 0.486  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|Ram0~0             ; sccb_dri:u_sccb_dri|addr[4]                                                                                            ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; -0.152     ; 0.418      ;
; 0.487  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|Ram0~0             ; sccb_dri:u_sccb_dri|addr[7]                                                                                            ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; -0.152     ; 0.419      ;
; 0.487  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|Ram0~0             ; sccb_dri:u_sccb_dri|addr[2]                                                                                            ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; -0.152     ; 0.419      ;
; 0.488  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|Ram0~0             ; sccb_dri:u_sccb_dri|addr[5]                                                                                            ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; -0.152     ; 0.420      ;
; 0.488  ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[1]    ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_done                                                                            ; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk ; 0.000        ; 0.036      ; 0.608      ;
+--------+------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-----------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                ; To Node                                                                                                                                                                               ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; -0.051 ; sccb_dri:u_sccb_dri|dri_clk                                                                                                                                              ; sccb_dri:u_sccb_dri|dri_clk                                                                                                                                                           ; sccb_dri:u_sccb_dri|dri_clk                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 0.307      ;
; 0.186  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0      ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2      ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1      ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3      ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5      ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4      ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10     ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9      ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7      ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6      ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8      ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.205  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6      ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.181      ; 0.490      ;
; 0.205  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7      ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.181      ; 0.490      ;
; 0.209  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10     ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.329      ;
; 0.209  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8      ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.181      ; 0.494      ;
; 0.216  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|parity4         ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.337      ;
; 0.216  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8      ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.336      ;
; 0.217  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3      ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.337      ;
; 0.219  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4      ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.181      ; 0.504      ;
; 0.220  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1      ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.181      ; 0.505      ;
; 0.231  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4      ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.181      ; 0.516      ;
; 0.251  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1] ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.372      ;
; 0.279  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5      ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.399      ;
; 0.280  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5      ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.400      ;
; 0.295  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0] ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.416      ;
; 0.297  ; sccb_dri:u_sccb_dri|clk_cnt[7]                                                                                                                                           ; sccb_dri:u_sccb_dri|clk_cnt[7]                                                                                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.418      ;
; 0.297  ; sccb_dri:u_sccb_dri|clk_cnt[5]                                                                                                                                           ; sccb_dri:u_sccb_dri|clk_cnt[5]                                                                                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.418      ;
; 0.298  ; sccb_dri:u_sccb_dri|clk_cnt[1]                                                                                                                                           ; sccb_dri:u_sccb_dri|clk_cnt[1]                                                                                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.419      ;
; 0.299  ; sccb_dri:u_sccb_dri|clk_cnt[6]                                                                                                                                           ; sccb_dri:u_sccb_dri|clk_cnt[6]                                                                                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.420      ;
; 0.299  ; sccb_dri:u_sccb_dri|clk_cnt[4]                                                                                                                                           ; sccb_dri:u_sccb_dri|clk_cnt[4]                                                                                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.420      ;
; 0.305  ; vga_dri:u_vga_dri|cnt_h[1]                                                                                                                                               ; vga_dri:u_vga_dri|cnt_h[1]                                                                                                                                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305  ; vga_dri:u_vga_dri|cnt_h[2]                                                                                                                                               ; vga_dri:u_vga_dri|cnt_h[2]                                                                                                                                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305  ; vga_dri:u_vga_dri|cnt_h[3]                                                                                                                                               ; vga_dri:u_vga_dri|cnt_h[3]                                                                                                                                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.426      ;
; 0.306  ; vga_dri:u_vga_dri|cnt_v[7]                                                                                                                                               ; vga_dri:u_vga_dri|cnt_v[7]                                                                                                                                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.427      ;
; 0.307  ; sccb_dri:u_sccb_dri|clk_cnt[0]                                                                                                                                           ; sccb_dri:u_sccb_dri|clk_cnt[0]                                                                                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.428      ;
; 0.309  ; vga_dri:u_vga_dri|cnt_v[3]                                                                                                                                               ; vga_dri:u_vga_dri|cnt_v[3]                                                                                                                                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.430      ;
; 0.309  ; vga_dri:u_vga_dri|cnt_v[1]                                                                                                                                               ; vga_dri:u_vga_dri|cnt_v[1]                                                                                                                                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.430      ;
; 0.309  ; vga_dri:u_vga_dri|cnt_v[10]                                                                                                                                              ; vga_dri:u_vga_dri|cnt_v[10]                                                                                                                                                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.430      ;
; 0.310  ; vga_dri:u_vga_dri|cnt_v[4]                                                                                                                                               ; vga_dri:u_vga_dri|cnt_v[4]                                                                                                                                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.431      ;
; 0.312  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9      ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.432      ;
; 0.314  ; vga_dri:u_vga_dri|cnt_v[6]                                                                                                                                               ; vga_dri:u_vga_dri|cnt_v[6]                                                                                                                                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.435      ;
; 0.314  ; vga_dri:u_vga_dri|cnt_v[5]                                                                                                                                               ; vga_dri:u_vga_dri|cnt_v[5]                                                                                                                                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.435      ;
; 0.315  ; vga_dri:u_vga_dri|cnt_v[8]                                                                                                                                               ; vga_dri:u_vga_dri|cnt_v[8]                                                                                                                                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.436      ;
; 0.316  ; vga_dri:u_vga_dri|cnt_h[5]                                                                                                                                               ; vga_dri:u_vga_dri|cnt_h[5]                                                                                                                                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.437      ;
; 0.316  ; vga_dri:u_vga_dri|cnt_h[0]                                                                                                                                               ; vga_dri:u_vga_dri|cnt_h[0]                                                                                                                                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.437      ;
; 0.317  ; vga_dri:u_vga_dri|cnt_v[0]                                                                                                                                               ; vga_dri:u_vga_dri|cnt_v[0]                                                                                                                                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.438      ;
; 0.317  ; vga_dri:u_vga_dri|cnt_v[2]                                                                                                                                               ; vga_dri:u_vga_dri|cnt_v[2]                                                                                                                                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.438      ;
; 0.317  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8      ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.437      ;
; 0.317  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8      ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.437      ;
; 0.318  ; vga_dri:u_vga_dri|cnt_h[6]                                                                                                                                               ; vga_dri:u_vga_dri|cnt_h[6]                                                                                                                                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.439      ;
; 0.319  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0      ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.440      ;
; 0.319  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2      ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.439      ;
; 0.320  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1      ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.181      ; 0.605      ;
; 0.321  ; vga_dri:u_vga_dri|cnt_h[4]                                                                                                                                               ; vga_dri:u_vga_dri|cnt_h[4]                                                                                                                                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.442      ;
; 0.321  ; vga_dri:u_vga_dri|cnt_h[7]                                                                                                                                               ; vga_dri:u_vga_dri|cnt_h[7]                                                                                                                                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.442      ;
; 0.322  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2      ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.442      ;
; 0.327  ; vga_dri:u_vga_dri|cnt_h[10]                                                                                                                                              ; vga_dri:u_vga_dri|cnt_h[10]                                                                                                                                                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.448      ;
; 0.328  ; vga_dri:u_vga_dri|cnt_h[8]                                                                                                                                               ; vga_dri:u_vga_dri|cnt_h[8]                                                                                                                                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.449      ;
; 0.330  ; vga_dri:u_vga_dri|cnt_h[9]                                                                                                                                               ; vga_dri:u_vga_dri|cnt_h[9]                                                                                                                                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.451      ;
; 0.333  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0      ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdptr_g[0]                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.454      ;
; 0.345  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6      ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.465      ;
; 0.348  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5      ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.181      ; 0.633      ;
; 0.351  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2      ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.181      ; 0.636      ;
; 0.352  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5      ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.181      ; 0.637      ;
; 0.362  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7      ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.181      ; 0.647      ;
; 0.369  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10     ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.181      ; 0.654      ;
; 0.374  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6      ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.181      ; 0.659      ;
; 0.374  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8      ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.181      ; 0.659      ;
; 0.380  ; sccb_dri:u_sccb_dri|clk_cnt[4]                                                                                                                                           ; sccb_dri:u_sccb_dri|dri_clk                                                                                                                                                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.501      ;
; 0.380  ; sccb_dri:u_sccb_dri|clk_cnt[4]                                                                                                                                           ; sccb_dri:u_sccb_dri|clk_cnt[2]                                                                                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.501      ;
; 0.380  ; vga_dri:u_vga_dri|cnt_v[9]                                                                                                                                               ; vga_dri:u_vga_dri|cnt_v[9]                                                                                                                                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.501      ;
; 0.381  ; sccb_dri:u_sccb_dri|clk_cnt[4]                                                                                                                                           ; sccb_dri:u_sccb_dri|clk_cnt[3]                                                                                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.502      ;
; 0.416  ; sccb_dri:u_sccb_dri|clk_cnt[0]                                                                                                                                           ; sccb_dri:u_sccb_dri|clk_cnt[2]                                                                                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.537      ;
; 0.418  ; sccb_dri:u_sccb_dri|clk_cnt[0]                                                                                                                                           ; sccb_dri:u_sccb_dri|clk_cnt[3]                                                                                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.539      ;
; 0.419  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2] ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.543      ;
; 0.435  ; sccb_dri:u_sccb_dri|clk_cnt[5]                                                                                                                                           ; sccb_dri:u_sccb_dri|dri_clk                                                                                                                                                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.556      ;
; 0.435  ; sccb_dri:u_sccb_dri|clk_cnt[5]                                                                                                                                           ; sccb_dri:u_sccb_dri|clk_cnt[2]                                                                                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.556      ;
; 0.436  ; sccb_dri:u_sccb_dri|clk_cnt[5]                                                                                                                                           ; sccb_dri:u_sccb_dri|clk_cnt[3]                                                                                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.557      ;
; 0.439  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4      ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.563      ;
; 0.440  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8      ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdptr_g[8]                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.564      ;
; 0.446  ; sccb_dri:u_sccb_dri|clk_cnt[5]                                                                                                                                           ; sccb_dri:u_sccb_dri|clk_cnt[6]                                                                                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.567      ;
; 0.447  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5      ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.567      ;
; 0.448  ; sccb_dri:u_sccb_dri|clk_cnt[3]                                                                                                                                           ; sccb_dri:u_sccb_dri|clk_cnt[4]                                                                                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.569      ;
; 0.454  ; vga_dri:u_vga_dri|cnt_h[1]                                                                                                                                               ; vga_dri:u_vga_dri|cnt_h[2]                                                                                                                                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.575      ;
; 0.454  ; vga_dri:u_vga_dri|cnt_h[3]                                                                                                                                               ; vga_dri:u_vga_dri|cnt_h[4]                                                                                                                                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.575      ;
; 0.455  ; vga_dri:u_vga_dri|cnt_v[7]                                                                                                                                               ; vga_dri:u_vga_dri|cnt_v[8]                                                                                                                                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.576      ;
; 0.456  ; sccb_dri:u_sccb_dri|clk_cnt[0]                                                                                                                                           ; sccb_dri:u_sccb_dri|clk_cnt[1]                                                                                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.577      ;
; 0.456  ; sccb_dri:u_sccb_dri|dri_clk                                                                                                                                              ; sccb_dri:u_sccb_dri|dri_clk                                                                                                                                                           ; sccb_dri:u_sccb_dri|dri_clk                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.069      ; 0.314      ;
; 0.457  ; sccb_dri:u_sccb_dri|clk_cnt[6]                                                                                                                                           ; sccb_dri:u_sccb_dri|clk_cnt[7]                                                                                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.578      ;
; 0.457  ; sccb_dri:u_sccb_dri|clk_cnt[4]                                                                                                                                           ; sccb_dri:u_sccb_dri|clk_cnt[5]                                                                                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.578      ;
; 0.458  ; vga_dri:u_vga_dri|cnt_v[3]                                                                                                                                               ; vga_dri:u_vga_dri|cnt_v[4]                                                                                                                                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.579      ;
; 0.458  ; vga_dri:u_vga_dri|cnt_v[1]                                                                                                                                               ; vga_dri:u_vga_dri|cnt_v[2]                                                                                                                                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.579      ;
; 0.460  ; sccb_dri:u_sccb_dri|clk_cnt[4]                                                                                                                                           ; sccb_dri:u_sccb_dri|clk_cnt[6]                                                                                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.581      ;
; 0.463  ; sccb_dri:u_sccb_dri|clk_cnt[2]                                                                                                                                           ; sccb_dri:u_sccb_dri|clk_cnt[4]                                                                                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.584      ;
; 0.463  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.583      ;
; 0.463  ; vga_dri:u_vga_dri|cnt_h[0]                                                                                                                                               ; vga_dri:u_vga_dri|cnt_h[1]                                                                                                                                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.584      ;
; 0.463  ; vga_dri:u_vga_dri|cnt_h[2]                                                                                                                                               ; vga_dri:u_vga_dri|cnt_h[3]                                                                                                                                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.584      ;
; 0.463  ; vga_dri:u_vga_dri|cnt_v[5]                                                                                                                                               ; vga_dri:u_vga_dri|cnt_v[6]                                                                                                                                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.584      ;
; 0.464  ; sccb_dri:u_sccb_dri|clk_cnt[0]                                                                                                                                           ; sccb_dri:u_sccb_dri|dri_clk                                                                                                                                                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.585      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                 ; To Node                                                                                                                                                                               ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.145 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_data:u_sdram_data|sdram_dout_r[10]                                                                                        ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.469      ;
; 0.150 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_data:u_sdram_data|sdram_dout_r[15]                                                                                        ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.474      ;
; 0.151 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_data:u_sdram_data|sdram_dout_r[13]                                                                                        ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.475      ;
; 0.154 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_data:u_sdram_data|sdram_dout_r[12]                                                                                        ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.478      ;
; 0.155 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_data:u_sdram_data|sdram_dout_r[14]                                                                                        ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.479      ;
; 0.155 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_data:u_sdram_data|sdram_dout_r[0]                                                                                         ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.479      ;
; 0.157 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_data:u_sdram_data|sdram_dout_r[9]                                                                                         ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.481      ;
; 0.158 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_data:u_sdram_data|sdram_dout_r[11]                                                                                        ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.482      ;
; 0.159 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|wrptr_g[4]                                                   ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.482      ;
; 0.167 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|wrptr_g[0]                                                   ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.490      ;
; 0.172 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|wrptr_g[5]                                                   ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.495      ;
; 0.178 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                      ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.185 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|wrptr_g[5]                                                   ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.508      ;
; 0.186 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                                                           ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                                                           ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2]                                                                                           ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2]                                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[0]                                                                                           ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[0]                                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                                                             ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                          ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                      ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|rw_bank_flag                                                                                                                      ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|rw_bank_flag                                                                                                                  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|sw_bank_en                                                                                                                        ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|sw_bank_en                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[0]                                                                                            ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[0]                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                                                           ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]                  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|read_valid_r1                                                                                                                     ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|read_valid_r2                                                                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[0]  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[0]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                          ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.207 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[9]    ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[9]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.327      ;
; 0.212 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                          ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.333      ;
; 0.214 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|wrptr_g[4]                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.334      ;
; 0.218 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|wrptr_g[8]                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.338      ;
; 0.221 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 0.503      ;
; 0.225 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 0.507      ;
; 0.228 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|wrptr_g[2]                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.348      ;
; 0.254 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]                  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.374      ;
; 0.260 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[3]    ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[3]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.381      ;
; 0.260 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[10]   ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[8]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.380      ;
; 0.261 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[10] ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[8]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.382      ;
; 0.262 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[3]    ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[2]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.383      ;
; 0.262 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[9]  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[9]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.383      ;
; 0.266 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[6]  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[5]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.387      ;
; 0.269 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[2]  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[2]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.393      ;
; 0.269 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[14]                                                                                           ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[14]                                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.389      ;
; 0.270 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                      ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.390      ;
; 0.271 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                      ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|wrptr_g[10]                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.391      ;
; 0.272 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[8]    ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[8]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.392      ;
; 0.274 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.394      ;
; 0.276 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|wrptr_g[0]                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.396      ;
; 0.277 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.397      ;
; 0.279 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.400      ;
; 0.279 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.400      ;
; 0.282 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|wrptr_g[4]                                                   ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.605      ;
; 0.285 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                                                           ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.406      ;
; 0.287 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|wrptr_g[1]                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.407      ;
; 0.288 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.408      ;
; 0.289 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|wrptr_g[3]                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.409      ;
; 0.292 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|wrptr_g[7]                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.412      ;
; 0.293 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdptr_g[7]                                                   ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|wrfull_eq_comp_msb_mux_reg                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 0.481      ;
; 0.294 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_data:u_sdram_data|sdram_dout_r[2]                                                                                         ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.618      ;
; 0.298 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]                  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[5]                                                                                          ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[5]                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.418      ;
; 0.299 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_data:u_sdram_data|sdram_dout_r[5]                                                                                         ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.623      ;
; 0.299 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|wrptr_g[8]                                                   ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.622      ;
; 0.299 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[8]  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[8]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.420      ;
; 0.300 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[7]                                                                                          ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[7]                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[6]                                                                                          ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[6]                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[2]                                                                                            ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[2]                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]                  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.421      ;
; 0.301 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[2]    ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|dffpipe_pe9:ws_brp|dffe10a[2]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.422      ;
; 0.301 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[4]                                                                                          ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[4]                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.421      ;
; 0.302 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_data:u_sdram_data|sdram_dout_r[1]                                                                                         ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.626      ;
; 0.302 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|wrptr_g[1]                                                   ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.625      ;
; 0.302 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                                              ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.423      ;
; 0.302 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[1]                                                                                          ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[1]                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.422      ;
; 0.302 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]                  ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.423      ;
; 0.302 ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[10] ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|dffpipe_pe9:rs_bwp|dffe10a[9]                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.423      ;
; 0.303 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[3]                                                                                          ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[3]                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.423      ;
; 0.303 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[12]                                                                                           ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[12]                                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.423      ;
; 0.304 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                                              ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                                          ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'sys_clk'                                                                                                                                      ;
+-------+----------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.179 ; mode_selector:u_mode_selector|sobel_grade[2] ; mode_selector:u_mode_selector|sobel_grade[2] ; sys_clk      ; sys_clk     ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; mode_selector:u_mode_selector|sobel_grade[1] ; mode_selector:u_mode_selector|sobel_grade[1] ; sys_clk      ; sys_clk     ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; mode_selector:u_mode_selector|sobel_grade[0] ; mode_selector:u_mode_selector|sobel_grade[0] ; sys_clk      ; sys_clk     ; 0.000        ; 0.044      ; 0.307      ;
; 0.186 ; mode_selector:u_mode_selector|disp_cnt[1]    ; mode_selector:u_mode_selector|disp_cnt[1]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; mode_selector:u_mode_selector|proc_cnt[2]    ; mode_selector:u_mode_selector|proc_cnt[2]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; mode_selector:u_mode_selector|proc_cnt[1]    ; mode_selector:u_mode_selector|proc_cnt[1]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; mode_selector:u_mode_selector|proc_cnt[3]    ; mode_selector:u_mode_selector|proc_cnt[3]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; mode_selector:u_mode_selector|disp_cnt[2]    ; mode_selector:u_mode_selector|disp_cnt[2]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; mode_selector:u_mode_selector|disp_cnt[0]    ; mode_selector:u_mode_selector|disp_cnt[0]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; mode_selector:u_mode_selector|proc_cnt[0]    ; mode_selector:u_mode_selector|proc_cnt[0]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.314      ;
; 0.197 ; key:u_key|delay_cnt[19]                      ; key:u_key|delay_cnt[19]                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.318      ;
; 0.198 ; key:u_key|key_data_r[1]                      ; key:u_key|key_value[1]                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.319      ;
; 0.198 ; key:u_key|key_data_r[0]                      ; key:u_key|key_value[0]                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.319      ;
; 0.219 ; mode_selector:u_mode_selector|disp_cnt[1]    ; mode_selector:u_mode_selector|disp_cnt[2]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.340      ;
; 0.224 ; mode_selector:u_mode_selector|disp_cnt[0]    ; mode_selector:u_mode_selector|disp_cnt[1]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.345      ;
; 0.274 ; key:u_key|key_data_r[2]                      ; key:u_key|key_value[2]                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.395      ;
; 0.284 ; mode_selector:u_mode_selector|proc_cnt[3]    ; mode_selector:u_mode_selector|proc_cnt[2]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.404      ;
; 0.288 ; mode_selector:u_mode_selector|proc_cnt[3]    ; mode_selector:u_mode_selector|proc_cnt[1]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.408      ;
; 0.297 ; key:u_key|delay_cnt[13]                      ; key:u_key|delay_cnt[13]                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; key:u_key|delay_cnt[11]                      ; key:u_key|delay_cnt[11]                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; key:u_key|delay_cnt[10]                      ; key:u_key|delay_cnt[10]                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; key:u_key|delay_cnt[7]                       ; key:u_key|delay_cnt[7]                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.417      ;
; 0.299 ; key:u_key|delay_cnt[18]                      ; key:u_key|delay_cnt[18]                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; key:u_key|delay_cnt[17]                      ; key:u_key|delay_cnt[17]                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; key:u_key|delay_cnt[16]                      ; key:u_key|delay_cnt[16]                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; key:u_key|delay_cnt[12]                      ; key:u_key|delay_cnt[12]                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; key:u_key|delay_cnt[1]                       ; key:u_key|delay_cnt[1]                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.419      ;
; 0.300 ; key:u_key|delay_cnt[2]                       ; key:u_key|delay_cnt[2]                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; key:u_key|delay_cnt[4]                       ; key:u_key|delay_cnt[4]                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.420      ;
; 0.302 ; key:u_key|delay_cnt[15]                      ; key:u_key|delay_cnt[15]                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.423      ;
; 0.304 ; key:u_key|delay_cnt[14]                      ; key:u_key|delay_cnt[14]                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; key:u_key|delay_cnt[9]                       ; key:u_key|delay_cnt[9]                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.424      ;
; 0.305 ; key:u_key|delay_cnt[5]                       ; key:u_key|delay_cnt[5]                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; key:u_key|delay_cnt[3]                       ; key:u_key|delay_cnt[3]                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.426      ;
; 0.325 ; mode_selector:u_mode_selector|disp_cnt[0]    ; mode_selector:u_mode_selector|disp_cnt[2]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.446      ;
; 0.366 ; key:u_key|delay_cnt[8]                       ; key:u_key|delay_cnt[8]                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.486      ;
; 0.367 ; key:u_key|delay_cnt[6]                       ; key:u_key|delay_cnt[6]                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.487      ;
; 0.374 ; mode_selector:u_mode_selector|proc_cnt[2]    ; mode_selector:u_mode_selector|proc_cnt[3]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.494      ;
; 0.378 ; mode_selector:u_mode_selector|sobel_grade[0] ; mode_selector:u_mode_selector|sobel_grade[2] ; sys_clk      ; sys_clk     ; 0.000        ; 0.044      ; 0.506      ;
; 0.380 ; key:u_key|delay_cnt[0]                       ; key:u_key|delay_cnt[0]                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.500      ;
; 0.382 ; mode_selector:u_mode_selector|proc_cnt[2]    ; mode_selector:u_mode_selector|proc_cnt[0]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.502      ;
; 0.389 ; mode_selector:u_mode_selector|sobel_grade[1] ; mode_selector:u_mode_selector|sobel_grade[2] ; sys_clk      ; sys_clk     ; 0.000        ; 0.044      ; 0.517      ;
; 0.399 ; mode_selector:u_mode_selector|proc_cnt[3]    ; mode_selector:u_mode_selector|proc_cnt[0]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.519      ;
; 0.410 ; mode_selector:u_mode_selector|disp_cnt[2]    ; mode_selector:u_mode_selector|disp_cnt[1]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.531      ;
; 0.412 ; mode_selector:u_mode_selector|disp_cnt[2]    ; mode_selector:u_mode_selector|disp_cnt[0]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.533      ;
; 0.413 ; key:u_key|delay_cnt[18]                      ; key:u_key|key_flag                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.534      ;
; 0.446 ; key:u_key|delay_cnt[9]                       ; key:u_key|delay_cnt[10]                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.043      ; 0.573      ;
; 0.446 ; key:u_key|delay_cnt[11]                      ; key:u_key|delay_cnt[12]                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.567      ;
; 0.446 ; key:u_key|delay_cnt[13]                      ; key:u_key|delay_cnt[14]                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.567      ;
; 0.446 ; key:u_key|delay_cnt[7]                       ; key:u_key|delay_cnt[8]                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.566      ;
; 0.448 ; key:u_key|delay_cnt[17]                      ; key:u_key|delay_cnt[18]                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.569      ;
; 0.448 ; key:u_key|delay_cnt[1]                       ; key:u_key|delay_cnt[2]                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.568      ;
; 0.451 ; key:u_key|delay_cnt[15]                      ; key:u_key|delay_cnt[16]                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.572      ;
; 0.454 ; key:u_key|delay_cnt[5]                       ; key:u_key|delay_cnt[6]                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.574      ;
; 0.455 ; key:u_key|delay_cnt[10]                      ; key:u_key|delay_cnt[11]                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.576      ;
; 0.455 ; key:u_key|delay_cnt[3]                       ; key:u_key|delay_cnt[4]                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.575      ;
; 0.457 ; key:u_key|delay_cnt[18]                      ; key:u_key|delay_cnt[19]                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.578      ;
; 0.457 ; key:u_key|delay_cnt[12]                      ; key:u_key|delay_cnt[13]                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.578      ;
; 0.457 ; key:u_key|delay_cnt[16]                      ; key:u_key|delay_cnt[17]                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.578      ;
; 0.458 ; key:u_key|delay_cnt[4]                       ; key:u_key|delay_cnt[5]                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.578      ;
; 0.458 ; key:u_key|delay_cnt[2]                       ; key:u_key|delay_cnt[3]                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.578      ;
; 0.458 ; key:u_key|delay_cnt[10]                      ; key:u_key|delay_cnt[12]                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.579      ;
; 0.460 ; key:u_key|delay_cnt[12]                      ; key:u_key|delay_cnt[14]                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.581      ;
; 0.460 ; key:u_key|delay_cnt[16]                      ; key:u_key|delay_cnt[18]                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.581      ;
; 0.461 ; key:u_key|delay_cnt[4]                       ; key:u_key|delay_cnt[6]                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.581      ;
; 0.461 ; key:u_key|delay_cnt[2]                       ; key:u_key|delay_cnt[4]                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.581      ;
; 0.462 ; key:u_key|delay_cnt[14]                      ; key:u_key|delay_cnt[15]                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.583      ;
; 0.465 ; key:u_key|delay_cnt[14]                      ; key:u_key|delay_cnt[16]                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.586      ;
; 0.473 ; key:u_key|delay_cnt[17]                      ; key:u_key|key_flag                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.594      ;
; 0.480 ; mode_selector:u_mode_selector|sobel_grade[0] ; mode_selector:u_mode_selector|sobel_grade[1] ; sys_clk      ; sys_clk     ; 0.000        ; 0.044      ; 0.608      ;
; 0.500 ; key:u_key|delay_cnt[10]                      ; key:u_key|key_flag                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.621      ;
; 0.505 ; key:u_key|delay_cnt[7]                       ; key:u_key|delay_cnt[10]                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.043      ; 0.632      ;
; 0.509 ; key:u_key|delay_cnt[7]                       ; key:u_key|delay_cnt[9]                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.629      ;
; 0.509 ; key:u_key|delay_cnt[9]                       ; key:u_key|delay_cnt[11]                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.043      ; 0.636      ;
; 0.509 ; key:u_key|delay_cnt[11]                      ; key:u_key|delay_cnt[13]                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.630      ;
; 0.509 ; key:u_key|delay_cnt[13]                      ; key:u_key|delay_cnt[15]                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.630      ;
; 0.511 ; key:u_key|delay_cnt[17]                      ; key:u_key|delay_cnt[19]                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.632      ;
; 0.511 ; key:u_key|delay_cnt[1]                       ; key:u_key|delay_cnt[3]                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.631      ;
; 0.512 ; key:u_key|delay_cnt[9]                       ; key:u_key|delay_cnt[12]                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.043      ; 0.639      ;
; 0.512 ; key:u_key|delay_cnt[11]                      ; key:u_key|delay_cnt[14]                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.633      ;
; 0.512 ; key:u_key|delay_cnt[13]                      ; key:u_key|delay_cnt[16]                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.633      ;
; 0.514 ; key:u_key|delay_cnt[15]                      ; key:u_key|delay_cnt[17]                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.635      ;
; 0.514 ; key:u_key|delay_cnt[1]                       ; key:u_key|delay_cnt[4]                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.634      ;
; 0.515 ; mode_selector:u_mode_selector|proc_cnt[0]    ; mode_selector:u_mode_selector|proc_cnt[3]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.635      ;
; 0.515 ; key:u_key|delay_cnt[19]                      ; key:u_key|key_flag                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.636      ;
; 0.516 ; key:u_key|delay_cnt[16]                      ; key:u_key|key_flag                           ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.637      ;
; 0.517 ; key:u_key|delay_cnt[5]                       ; key:u_key|delay_cnt[7]                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.637      ;
; 0.517 ; key:u_key|delay_cnt[15]                      ; key:u_key|delay_cnt[18]                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.638      ;
; 0.518 ; key:u_key|delay_cnt[3]                       ; key:u_key|delay_cnt[5]                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.638      ;
; 0.520 ; key:u_key|delay_cnt[5]                       ; key:u_key|delay_cnt[8]                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.640      ;
; 0.520 ; key:u_key|delay_cnt[8]                       ; key:u_key|delay_cnt[10]                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.043      ; 0.647      ;
; 0.521 ; key:u_key|delay_cnt[3]                       ; key:u_key|delay_cnt[6]                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.641      ;
; 0.521 ; key:u_key|delay_cnt[10]                      ; key:u_key|delay_cnt[13]                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.642      ;
; 0.523 ; key:u_key|delay_cnt[12]                      ; key:u_key|delay_cnt[15]                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.644      ;
; 0.523 ; key:u_key|delay_cnt[16]                      ; key:u_key|delay_cnt[19]                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.644      ;
; 0.524 ; key:u_key|delay_cnt[8]                       ; key:u_key|delay_cnt[9]                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.644      ;
; 0.524 ; key:u_key|delay_cnt[10]                      ; key:u_key|delay_cnt[14]                      ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.645      ;
; 0.524 ; key:u_key|delay_cnt[4]                       ; key:u_key|delay_cnt[7]                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.644      ;
; 0.524 ; key:u_key|delay_cnt[2]                       ; key:u_key|delay_cnt[5]                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.644      ;
; 0.525 ; key:u_key|delay_cnt[6]                       ; key:u_key|delay_cnt[7]                       ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.645      ;
+-------+----------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'cam_pclk'                                                                                                                                                                                                                                      ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                               ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; 0.014 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_done                                                     ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; sccb_dri:u_sccb_dri|dri_clk                           ; cam_pclk    ; 1.000        ; 0.171      ; 1.134      ;
; 0.014 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_done                                                     ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; sccb_dri:u_sccb_dri|dri_clk                           ; cam_pclk    ; 1.000        ; 0.171      ; 1.134      ;
; 0.014 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_done                                                     ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; sccb_dri:u_sccb_dri|dri_clk                           ; cam_pclk    ; 1.000        ; 0.171      ; 1.134      ;
; 0.017 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_done                                                     ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; sccb_dri:u_sccb_dri|dri_clk                           ; cam_pclk    ; 1.000        ; 0.294      ; 1.254      ;
; 0.017 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_done                                                     ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; sccb_dri:u_sccb_dri|dri_clk                           ; cam_pclk    ; 1.000        ; 0.294      ; 1.254      ;
; 0.017 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_done                                                     ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; sccb_dri:u_sccb_dri|dri_clk                           ; cam_pclk    ; 1.000        ; 0.294      ; 1.254      ;
; 0.017 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_done                                                     ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; sccb_dri:u_sccb_dri|dri_clk                           ; cam_pclk    ; 1.000        ; 0.294      ; 1.254      ;
; 0.030 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_done                                                     ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; sccb_dri:u_sccb_dri|dri_clk                           ; cam_pclk    ; 1.000        ; 0.187      ; 1.134      ;
; 0.032 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_done                                                     ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; sccb_dri:u_sccb_dri|dri_clk                           ; cam_pclk    ; 1.000        ; 0.309      ; 1.254      ;
; 0.032 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_done                                                     ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; sccb_dri:u_sccb_dri|dri_clk                           ; cam_pclk    ; 1.000        ; 0.309      ; 1.254      ;
; 0.032 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_done                                                     ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; sccb_dri:u_sccb_dri|dri_clk                           ; cam_pclk    ; 1.000        ; 0.309      ; 1.254      ;
; 0.032 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_done                                                     ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; sccb_dri:u_sccb_dri|dri_clk                           ; cam_pclk    ; 1.000        ; 0.309      ; 1.254      ;
; 0.032 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_done                                                     ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; sccb_dri:u_sccb_dri|dri_clk                           ; cam_pclk    ; 1.000        ; 0.309      ; 1.254      ;
; 0.032 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_done                                                     ; cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; sccb_dri:u_sccb_dri|dri_clk                           ; cam_pclk    ; 1.000        ; 0.309      ; 1.254      ;
; 0.032 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_done                                                     ; cmos_capture_data:u_cmos_capture_data|cam_href_d0     ; sccb_dri:u_sccb_dri|dri_clk                           ; cam_pclk    ; 1.000        ; 0.309      ; 1.254      ;
; 0.032 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_done                                                     ; cmos_capture_data:u_cmos_capture_data|cam_href_d1     ; sccb_dri:u_sccb_dri|dri_clk                           ; cam_pclk    ; 1.000        ; 0.309      ; 1.254      ;
; 0.032 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_done                                                     ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; sccb_dri:u_sccb_dri|dri_clk                           ; cam_pclk    ; 1.000        ; 0.309      ; 1.254      ;
; 0.032 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_done                                                     ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; sccb_dri:u_sccb_dri|dri_clk                           ; cam_pclk    ; 1.000        ; 0.309      ; 1.254      ;
; 0.032 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_done                                                     ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; sccb_dri:u_sccb_dri|dri_clk                           ; cam_pclk    ; 1.000        ; 0.309      ; 1.254      ;
; 0.032 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_done                                                     ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; sccb_dri:u_sccb_dri|dri_clk                           ; cam_pclk    ; 1.000        ; 0.309      ; 1.254      ;
; 0.045 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_done                                                     ; cmos_capture_data:u_cmos_capture_data|byte_flag       ; sccb_dri:u_sccb_dri|dri_clk                           ; cam_pclk    ; 1.000        ; 0.181      ; 1.113      ;
; 0.063 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_done                                                     ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; sccb_dri:u_sccb_dri|dri_clk                           ; cam_pclk    ; 1.000        ; 0.218      ; 1.132      ;
; 0.063 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_done                                                     ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; sccb_dri:u_sccb_dri|dri_clk                           ; cam_pclk    ; 1.000        ; 0.218      ; 1.132      ;
; 0.063 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_done                                                     ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; sccb_dri:u_sccb_dri|dri_clk                           ; cam_pclk    ; 1.000        ; 0.218      ; 1.132      ;
; 0.063 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_done                                                     ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; sccb_dri:u_sccb_dri|dri_clk                           ; cam_pclk    ; 1.000        ; 0.218      ; 1.132      ;
; 0.063 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_done                                                     ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; sccb_dri:u_sccb_dri|dri_clk                           ; cam_pclk    ; 1.000        ; 0.218      ; 1.132      ;
; 0.063 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_done                                                     ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; sccb_dri:u_sccb_dri|dri_clk                           ; cam_pclk    ; 1.000        ; 0.218      ; 1.132      ;
; 0.063 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_done                                                     ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; sccb_dri:u_sccb_dri|dri_clk                           ; cam_pclk    ; 1.000        ; 0.218      ; 1.132      ;
; 0.065 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_done                                                     ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; sccb_dri:u_sccb_dri|dri_clk                           ; cam_pclk    ; 1.000        ; 0.275      ; 1.187      ;
; 0.078 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_done                                                     ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; sccb_dri:u_sccb_dri|dri_clk                           ; cam_pclk    ; 1.000        ; 0.233      ; 1.132      ;
; 0.078 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_done                                                     ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; sccb_dri:u_sccb_dri|dri_clk                           ; cam_pclk    ; 1.000        ; 0.233      ; 1.132      ;
; 0.078 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_done                                                     ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; sccb_dri:u_sccb_dri|dri_clk                           ; cam_pclk    ; 1.000        ; 0.233      ; 1.132      ;
; 0.078 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_done                                                     ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; sccb_dri:u_sccb_dri|dri_clk                           ; cam_pclk    ; 1.000        ; 0.233      ; 1.132      ;
; 0.081 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_done                                                     ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; sccb_dri:u_sccb_dri|dri_clk                           ; cam_pclk    ; 1.000        ; 0.291      ; 1.187      ;
; 0.146 ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_done                                                     ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; sccb_dri:u_sccb_dri|dri_clk                           ; cam_pclk    ; 1.000        ; 0.282      ; 1.113      ;
; 0.406 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.186      ; 1.677      ;
; 0.406 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.186      ; 1.677      ;
; 0.406 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.186      ; 1.677      ;
; 0.416 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.309      ; 1.790      ;
; 0.416 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.309      ; 1.790      ;
; 0.416 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.309      ; 1.790      ;
; 0.416 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.309      ; 1.790      ;
; 0.422 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.202      ; 1.677      ;
; 0.431 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.324      ; 1.790      ;
; 0.431 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.324      ; 1.790      ;
; 0.431 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.324      ; 1.790      ;
; 0.431 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.324      ; 1.790      ;
; 0.431 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.324      ; 1.790      ;
; 0.431 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.324      ; 1.790      ;
; 0.431 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_href_d0     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.324      ; 1.790      ;
; 0.431 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_href_d1     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.324      ; 1.790      ;
; 0.431 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.324      ; 1.790      ;
; 0.431 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.324      ; 1.790      ;
; 0.431 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.324      ; 1.790      ;
; 0.431 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.324      ; 1.790      ;
; 0.437 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.196      ; 1.656      ;
; 0.455 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.233      ; 1.675      ;
; 0.455 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.233      ; 1.675      ;
; 0.455 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.233      ; 1.675      ;
; 0.455 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.233      ; 1.675      ;
; 0.455 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.233      ; 1.675      ;
; 0.455 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.233      ; 1.675      ;
; 0.455 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.233      ; 1.675      ;
; 0.470 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.248      ; 1.675      ;
; 0.470 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.248      ; 1.675      ;
; 0.470 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.248      ; 1.675      ;
; 0.470 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.248      ; 1.675      ;
; 0.476 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.186      ; 1.607      ;
; 0.476 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.186      ; 1.607      ;
; 0.476 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.186      ; 1.607      ;
; 0.477 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.290      ; 1.710      ;
; 0.479 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.186      ; 1.604      ;
; 0.479 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.186      ; 1.604      ;
; 0.479 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.186      ; 1.604      ;
; 0.486 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.309      ; 1.720      ;
; 0.486 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.309      ; 1.720      ;
; 0.486 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.309      ; 1.720      ;
; 0.486 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.309      ; 1.720      ;
; 0.489 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.309      ; 1.717      ;
; 0.489 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.309      ; 1.717      ;
; 0.489 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.309      ; 1.717      ;
; 0.489 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.309      ; 1.717      ;
; 0.492 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.202      ; 1.607      ;
; 0.493 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.306      ; 1.710      ;
; 0.495 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.202      ; 1.604      ;
; 0.501 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.324      ; 1.720      ;
; 0.501 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.324      ; 1.720      ;
; 0.501 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.324      ; 1.720      ;
; 0.501 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.324      ; 1.720      ;
; 0.501 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.324      ; 1.720      ;
; 0.501 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.324      ; 1.720      ;
; 0.501 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_href_d0     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.324      ; 1.720      ;
; 0.501 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_href_d1     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.324      ; 1.720      ;
; 0.501 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.324      ; 1.720      ;
; 0.501 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.324      ; 1.720      ;
; 0.501 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.324      ; 1.720      ;
; 0.501 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.324      ; 1.720      ;
; 0.504 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.324      ; 1.717      ;
; 0.504 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.324      ; 1.717      ;
; 0.504 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.324      ; 1.717      ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'cam_pclk'                                                                                                                                                                                                                                        ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                       ; To Node                                               ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; -0.259 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.562      ; 1.467      ;
; -0.253 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.562      ; 1.473      ;
; -0.207 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.562      ; 1.519      ;
; -0.196 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.570      ; 1.538      ;
; -0.190 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.510      ; 1.484      ;
; -0.190 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.510      ; 1.484      ;
; -0.190 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.510      ; 1.484      ;
; -0.190 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.510      ; 1.484      ;
; -0.190 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.570      ; 1.544      ;
; -0.184 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.510      ; 1.490      ;
; -0.184 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.510      ; 1.490      ;
; -0.184 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.510      ; 1.490      ;
; -0.184 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.510      ; 1.490      ;
; -0.181 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.555      ; 1.538      ;
; -0.175 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.495      ; 1.484      ;
; -0.175 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.495      ; 1.484      ;
; -0.175 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.495      ; 1.484      ;
; -0.175 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.495      ; 1.484      ;
; -0.175 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.495      ; 1.484      ;
; -0.175 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.495      ; 1.484      ;
; -0.175 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.495      ; 1.484      ;
; -0.175 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.555      ; 1.544      ;
; -0.169 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.495      ; 1.490      ;
; -0.169 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.495      ; 1.490      ;
; -0.169 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.495      ; 1.490      ;
; -0.169 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.495      ; 1.490      ;
; -0.169 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.495      ; 1.490      ;
; -0.169 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.495      ; 1.490      ;
; -0.169 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.495      ; 1.490      ;
; -0.154 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.457      ; 1.467      ;
; -0.150 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.589      ; 1.603      ;
; -0.150 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.589      ; 1.603      ;
; -0.150 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.589      ; 1.603      ;
; -0.150 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.589      ; 1.603      ;
; -0.150 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.589      ; 1.603      ;
; -0.150 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.589      ; 1.603      ;
; -0.150 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_href_d0     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.589      ; 1.603      ;
; -0.150 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_href_d1     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.589      ; 1.603      ;
; -0.150 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.589      ; 1.603      ;
; -0.150 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.589      ; 1.603      ;
; -0.150 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.589      ; 1.603      ;
; -0.150 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.589      ; 1.603      ;
; -0.148 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.457      ; 1.473      ;
; -0.145 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.462      ; 1.481      ;
; -0.144 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.570      ; 1.590      ;
; -0.144 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.589      ; 1.609      ;
; -0.144 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.589      ; 1.609      ;
; -0.144 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.589      ; 1.609      ;
; -0.144 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.589      ; 1.609      ;
; -0.144 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.589      ; 1.609      ;
; -0.144 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.589      ; 1.609      ;
; -0.144 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_href_d0     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.589      ; 1.609      ;
; -0.144 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_href_d1     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.589      ; 1.609      ;
; -0.144 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.589      ; 1.609      ;
; -0.144 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.589      ; 1.609      ;
; -0.144 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.589      ; 1.609      ;
; -0.144 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.589      ; 1.609      ;
; -0.139 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.462      ; 1.487      ;
; -0.138 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.510      ; 1.536      ;
; -0.138 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.510      ; 1.536      ;
; -0.138 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.510      ; 1.536      ;
; -0.138 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.510      ; 1.536      ;
; -0.135 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.574      ; 1.603      ;
; -0.135 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.574      ; 1.603      ;
; -0.135 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.574      ; 1.603      ;
; -0.135 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.574      ; 1.603      ;
; -0.129 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.446      ; 1.481      ;
; -0.129 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.446      ; 1.481      ;
; -0.129 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.446      ; 1.481      ;
; -0.129 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.555      ; 1.590      ;
; -0.129 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.574      ; 1.609      ;
; -0.129 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.574      ; 1.609      ;
; -0.129 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.574      ; 1.609      ;
; -0.129 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.574      ; 1.609      ;
; -0.123 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.495      ; 1.536      ;
; -0.123 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.495      ; 1.536      ;
; -0.123 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.495      ; 1.536      ;
; -0.123 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.495      ; 1.536      ;
; -0.123 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.495      ; 1.536      ;
; -0.123 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.495      ; 1.536      ;
; -0.123 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.495      ; 1.536      ;
; -0.123 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.446      ; 1.487      ;
; -0.123 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.446      ; 1.487      ;
; -0.123 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.446      ; 1.487      ;
; -0.102 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.457      ; 1.519      ;
; -0.098 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.589      ; 1.655      ;
; -0.098 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.589      ; 1.655      ;
; -0.098 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.589      ; 1.655      ;
; -0.098 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.589      ; 1.655      ;
; -0.098 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.589      ; 1.655      ;
; -0.098 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.589      ; 1.655      ;
; -0.098 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_href_d0     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.589      ; 1.655      ;
; -0.098 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_href_d1     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.589      ; 1.655      ;
; -0.098 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.589      ; 1.655      ;
; -0.098 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.589      ; 1.655      ;
; -0.098 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.589      ; 1.655      ;
; -0.098 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.589      ; 1.655      ;
; -0.093 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.462      ; 1.533      ;
; -0.083 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.574      ; 1.655      ;
; -0.083 ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.574      ; 1.655      ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'cam_pclk'                                                                                                                                                                                                                                                                                                               ;
+--------+--------------+----------------+------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock    ; Clock Edge ; Target                                                                                                                                                                                                                                                                               ;
+--------+--------------+----------------+------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; cam_pclk ; Rise       ; cam_pclk                                                                                                                                                                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|clken_dly[0]                                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|clken_dly[1]                                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|clken_dly[2]                                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|d_s_ram_1024x1:u_d_s_ram_1024x1_1|altsyncram:altsyncram_component|altsyncram_vgn1:auto_generated|q_b[0]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|d_s_ram_1024x1:u_d_s_ram_1024x1_1|altsyncram:altsyncram_component|altsyncram_vgn1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|d_s_ram_1024x1:u_d_s_ram_1024x1_1|altsyncram:altsyncram_component|altsyncram_vgn1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|d_s_ram_1024x1:u_d_s_ram_1024x1_1|altsyncram:altsyncram_component|altsyncram_vgn1:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|d_s_ram_1024x1:u_d_s_ram_1024x1_1|altsyncram:altsyncram_component|altsyncram_vgn1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|d_s_ram_1024x1:u_d_s_ram_1024x1_2|altsyncram:altsyncram_component|altsyncram_vgn1:auto_generated|q_b[0]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|d_s_ram_1024x1:u_d_s_ram_1024x1_2|altsyncram:altsyncram_component|altsyncram_vgn1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|d_s_ram_1024x1:u_d_s_ram_1024x1_2|altsyncram:altsyncram_component|altsyncram_vgn1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|d_s_ram_1024x1:u_d_s_ram_1024x1_2|altsyncram:altsyncram_component|altsyncram_vgn1:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|d_s_ram_1024x1:u_d_s_ram_1024x1_2|altsyncram:altsyncram_component|altsyncram_vgn1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|ram_rd_addr[0]                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|ram_rd_addr[1]                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|ram_rd_addr[2]                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|ram_rd_addr[3]                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|ram_rd_addr[4]                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|ram_rd_addr[5]                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|ram_rd_addr[6]                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|ram_rd_addr[7]                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|ram_rd_addr[8]                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|ram_rd_addr[9]                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|ram_rd_addr_d0[0]                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|ram_rd_addr_d0[1]                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|ram_rd_addr_d0[2]                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|ram_rd_addr_d0[3]                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|ram_rd_addr_d0[4]                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|ram_rd_addr_d0[5]                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|ram_rd_addr_d0[6]                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|ram_rd_addr_d0[7]                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|ram_rd_addr_d0[8]                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|ram_rd_addr_d0[9]                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|ram_rd_addr_d1[0]                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|ram_rd_addr_d1[1]                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|ram_rd_addr_d1[2]                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|ram_rd_addr_d1[3]                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|ram_rd_addr_d1[4]                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|ram_rd_addr_d1[5]                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|ram_rd_addr_d1[6]                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|ram_rd_addr_d1[7]                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|ram_rd_addr_d1[8]                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|ram_rd_addr_d1[9]                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|shiftin_d0                                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|shiftin_d1                                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|shiftin_d2                                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|taps0x_d0                                                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|matrix_p11                                                                                                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|matrix_p12                                                                                                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|matrix_p13                                                                                                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|matrix_p21                                                                                                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|matrix_p22                                                                                                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|matrix_p23                                                                                                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|matrix_p31                                                                                                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|matrix_p32                                                                                                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|matrix_p33                                                                                                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|pre_frame_hsync_r[0]                                                                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|pre_frame_hsync_r[1]                                                                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|pre_frame_valid_r[0]                                                                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|pre_frame_valid_r[1]                                                                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|row3_data                                                                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|dilation                                                                                                                                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|pre_frame_hsync_r[0]                                                                                                                                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|pre_frame_hsync_r[1]                                                                                                                                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|pre_frame_valid_r[0]                                                                                                                                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|pre_frame_valid_r[1]                                                                                                                                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|row1                                                                                                                                                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|row2                                                                                                                                                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Dilation:u_Dilation|row3                                                                                                                                                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Erosion:u_Erosion|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|clken_dly[0]                                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Erosion:u_Erosion|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|clken_dly[1]                                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Erosion:u_Erosion|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|clken_dly[2]                                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Erosion:u_Erosion|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|d_s_ram_1024x1:u_d_s_ram_1024x1_1|altsyncram:altsyncram_component|altsyncram_vgn1:auto_generated|q_b[0]                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Erosion:u_Erosion|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|d_s_ram_1024x1:u_d_s_ram_1024x1_1|altsyncram:altsyncram_component|altsyncram_vgn1:auto_generated|ram_block1a0~porta_address_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Erosion:u_Erosion|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|d_s_ram_1024x1:u_d_s_ram_1024x1_1|altsyncram:altsyncram_component|altsyncram_vgn1:auto_generated|ram_block1a0~porta_datain_reg0    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Erosion:u_Erosion|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|d_s_ram_1024x1:u_d_s_ram_1024x1_1|altsyncram:altsyncram_component|altsyncram_vgn1:auto_generated|ram_block1a0~porta_we_reg         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Erosion:u_Erosion|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|d_s_ram_1024x1:u_d_s_ram_1024x1_1|altsyncram:altsyncram_component|altsyncram_vgn1:auto_generated|ram_block1a0~portb_address_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Erosion:u_Erosion|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|d_s_ram_1024x1:u_d_s_ram_1024x1_2|altsyncram:altsyncram_component|altsyncram_vgn1:auto_generated|q_b[0]                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Erosion:u_Erosion|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|d_s_ram_1024x1:u_d_s_ram_1024x1_2|altsyncram:altsyncram_component|altsyncram_vgn1:auto_generated|ram_block1a0~porta_address_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Erosion:u_Erosion|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|d_s_ram_1024x1:u_d_s_ram_1024x1_2|altsyncram:altsyncram_component|altsyncram_vgn1:auto_generated|ram_block1a0~porta_datain_reg0    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Erosion:u_Erosion|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|d_s_ram_1024x1:u_d_s_ram_1024x1_2|altsyncram:altsyncram_component|altsyncram_vgn1:auto_generated|ram_block1a0~porta_we_reg         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Erosion:u_Erosion|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|d_s_ram_1024x1:u_d_s_ram_1024x1_2|altsyncram:altsyncram_component|altsyncram_vgn1:auto_generated|ram_block1a0~portb_address_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Erosion:u_Erosion|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|ram_rd_addr[0]                                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Erosion:u_Erosion|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|ram_rd_addr[1]                                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Erosion:u_Erosion|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|ram_rd_addr[2]                                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Erosion:u_Erosion|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|ram_rd_addr[3]                                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Erosion:u_Erosion|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|ram_rd_addr[4]                                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Erosion:u_Erosion|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|ram_rd_addr[5]                                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Erosion:u_Erosion|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|ram_rd_addr[6]                                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Erosion:u_Erosion|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|ram_rd_addr[7]                                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Erosion:u_Erosion|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|ram_rd_addr[8]                                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Erosion:u_Erosion|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|ram_rd_addr[9]                                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Erosion:u_Erosion|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|ram_rd_addr_d0[0]                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Erosion:u_Erosion|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|ram_rd_addr_d0[1]                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Erosion:u_Erosion|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|ram_rd_addr_d0[2]                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Erosion:u_Erosion|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|ram_rd_addr_d0[3]                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Erosion:u_Erosion|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|ram_rd_addr_d0[4]                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Erosion:u_Erosion|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|ram_rd_addr_d0[5]                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; Image_Processor:u_Image_Processor|Erosion:u_Erosion|Matrix_Generate_3X3_1Bit:u_Matrix_Generate_3X3_1Bit|line_shift_RAM_1bit:u_line_shift_RAM_1bit|ram_rd_addr_d0[6]                                                                                                                  ;
+--------+--------------+----------------+------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'sccb_dri:u_sccb_dri|dri_clk'                                                                                                                                                      ;
+--------+--------------+----------------+-----------------+-----------------------------+------------+------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock                       ; Clock Edge ; Target                                                                                                                 ;
+--------+--------------+----------------+-----------------+-----------------------------+------------+------------------------------------------------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|addr[0]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|addr[10]                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|addr[11]                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|addr[12]                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|addr[13]                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|addr[14]                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|addr[15]                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|addr[1]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|addr[2]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|addr[3]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|addr[4]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|addr[5]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|addr[6]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|addr[7]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|addr[8]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|addr[9]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|cnt[0]                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|cnt[1]                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|cnt[2]                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|cnt[3]                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|cnt[4]                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|cnt[5]                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|cnt[6]                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|data_wr[0]                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|data_wr[1]                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|data_wr[2]                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|data_wr[3]                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|data_wr[4]                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|data_wr[5]                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|data_wr[6]                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|data_wr[7]                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|fsm_c.ADDR16                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|fsm_c.ADDR8                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|fsm_c.DATA_WR                                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|fsm_c.IDLE                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|fsm_c.STOP                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|fsm_c.WR_ADDR                                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|scl                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|sda_dir                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|sda_out                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|st_done                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|Ram0~0                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|altsyncram:Ram0_rtl_0|altsyncram_5i91:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_done                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[0]                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[1]                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[2]                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[3]                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[4]                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[5]                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[6]                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|init_reg_cnt[7]                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|sccb_exec                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[0]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[10]                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[11]                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[12]                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[13]                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[14]                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[1]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[2]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[3]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[4]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[5]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[6]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[7]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[8]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|start_init_cnt[9]                                                                    ;
; 0.205  ; 0.435        ; 0.230          ; Low Pulse Width ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|altsyncram:Ram0_rtl_0|altsyncram_5i91:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.239  ; 0.423        ; 0.184          ; Low Pulse Width ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|addr[10]                                                                                           ;
; 0.239  ; 0.423        ; 0.184          ; Low Pulse Width ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|addr[12]                                                                                           ;
; 0.239  ; 0.423        ; 0.184          ; Low Pulse Width ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|addr[14]                                                                                           ;
; 0.239  ; 0.423        ; 0.184          ; Low Pulse Width ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|addr[8]                                                                                            ;
; 0.239  ; 0.423        ; 0.184          ; Low Pulse Width ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|data_wr[0]                                                                                         ;
; 0.239  ; 0.423        ; 0.184          ; Low Pulse Width ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|data_wr[1]                                                                                         ;
; 0.239  ; 0.423        ; 0.184          ; Low Pulse Width ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|data_wr[2]                                                                                         ;
; 0.239  ; 0.423        ; 0.184          ; Low Pulse Width ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|data_wr[3]                                                                                         ;
; 0.239  ; 0.423        ; 0.184          ; Low Pulse Width ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|data_wr[4]                                                                                         ;
; 0.239  ; 0.423        ; 0.184          ; Low Pulse Width ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|data_wr[5]                                                                                         ;
; 0.239  ; 0.423        ; 0.184          ; Low Pulse Width ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|data_wr[6]                                                                                         ;
; 0.239  ; 0.423        ; 0.184          ; Low Pulse Width ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|data_wr[7]                                                                                         ;
; 0.243  ; 0.427        ; 0.184          ; Low Pulse Width ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|addr[13]                                                                                           ;
; 0.248  ; 0.432        ; 0.184          ; Low Pulse Width ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|sda_out                                                                                            ;
; 0.248  ; 0.432        ; 0.184          ; Low Pulse Width ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_ov5640_rgb565_cfg:u_sccb_cfg|Ram0~0                                                                               ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|addr[0]                                                                                            ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|addr[11]                                                                                           ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|addr[15]                                                                                           ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|addr[1]                                                                                            ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|addr[2]                                                                                            ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|addr[3]                                                                                            ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|addr[4]                                                                                            ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|addr[5]                                                                                            ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|addr[6]                                                                                            ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|addr[7]                                                                                            ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|addr[9]                                                                                            ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|cnt[0]                                                                                             ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|cnt[1]                                                                                             ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|cnt[2]                                                                                             ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|cnt[3]                                                                                             ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width ; sccb_dri:u_sccb_dri|dri_clk ; Rise       ; sccb_dri:u_sccb_dri|cnt[4]                                                                                             ;
+--------+--------------+----------------+-----------------+-----------------------------+------------+------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                       ;
+-------+--------------+----------------+-----------------+-------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock                                                 ; Clock Edge ; Target                                                                                                                                                                                   ;
+-------+--------------+----------------+-----------------+-------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_address_reg0    ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_we_reg          ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_address_reg0    ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_we_reg          ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_em31:fifo_ram|q_b[10]                            ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_em31:fifo_ram|q_b[11]                            ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_em31:fifo_ram|q_b[12]                            ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_em31:fifo_ram|q_b[13]                            ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_em31:fifo_ram|q_b[14]                            ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_em31:fifo_ram|q_b[15]                            ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]                             ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0    ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~porta_datain_reg0     ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~porta_datain_reg0     ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_em31:fifo_ram|q_b[0]                             ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_em31:fifo_ram|q_b[1]                             ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_em31:fifo_ram|q_b[2]                             ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_em31:fifo_ram|q_b[3]                             ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_em31:fifo_ram|q_b[4]                             ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_em31:fifo_ram|q_b[5]                             ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_em31:fifo_ram|q_b[6]                             ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_em31:fifo_ram|q_b[7]                             ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_em31:fifo_ram|q_b[8]                             ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0    ;
; 4.774 ; 4.958        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a[5] ;
; 4.774 ; 4.958        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;
; 4.774 ; 4.958        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;
; 4.776 ; 4.960        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                     ;
; 4.776 ; 4.960        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                      ;
; 4.776 ; 4.960        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                      ;
; 4.776 ; 4.960        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                      ;
; 4.776 ; 4.960        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                      ;
; 4.794 ; 4.978        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|sdram_rd_addr[19]                                                                                                                ;
; 4.794 ; 4.978        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|sdram_rd_addr[20]                                                                                                                ;
; 4.794 ; 4.978        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|sdram_rd_addr[23]                                                                                                                ;
; 4.794 ; 4.978        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|sdram_wr_addr[20]                                                                                                                ;
; 4.794 ; 4.978        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|sdram_wr_addr[21]                                                                                                                ;
; 4.795 ; 4.979        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_data:u_sdram_data|sdram_din_r[13]                                                                                        ;
; 4.795 ; 4.979        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                         ;
; 4.795 ; 4.979        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]                 ;
; 4.795 ; 4.979        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]                 ;
; 4.795 ; 4.979        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]                 ;
; 4.795 ; 4.979        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[10]                                                 ;
; 4.795 ; 4.979        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[6]                                                  ;
; 4.795 ; 4.979        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[7]                                                  ;
; 4.795 ; 4.979        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[8]                                                  ;
; 4.795 ; 4.979        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_wr:u_fifo_wr|dcfifo:dcfifo_component|dcfifo_ilj1:auto_generated|rdptr_g[9]                                                  ;
; 4.795 ; 4.979        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|sdram_rd_addr[10]                                                                                                                ;
; 4.795 ; 4.979        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|sdram_rd_addr[11]                                                                                                                ;
; 4.795 ; 4.979        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|sdram_rd_addr[12]                                                                                                                ;
; 4.795 ; 4.979        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|sdram_rd_addr[13]                                                                                                                ;
; 4.795 ; 4.979        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|sdram_rd_addr[14]                                                                                                                ;
; 4.795 ; 4.979        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|sdram_rd_addr[15]                                                                                                                ;
; 4.795 ; 4.979        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|sdram_rd_addr[21]                                                                                                                ;
; 4.795 ; 4.979        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|sdram_rd_addr[22]                                                                                                                ;
; 4.795 ; 4.979        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|sdram_rd_addr[9]                                                                                                                 ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_cmd:u_sdram_cmd|sdram_addr[0]                                                                                            ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_cmd:u_sdram_cmd|sdram_addr[10]                                                                                           ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_cmd:u_sdram_cmd|sdram_addr[11]                                                                                           ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_cmd:u_sdram_cmd|sdram_addr[12]                                                                                           ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_cmd:u_sdram_cmd|sdram_addr[1]                                                                                            ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_cmd:u_sdram_cmd|sdram_addr[2]                                                                                            ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_cmd:u_sdram_cmd|sdram_addr[3]                                                                                            ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_cmd:u_sdram_cmd|sdram_addr[4]                                                                                            ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_cmd:u_sdram_cmd|sdram_addr[5]                                                                                            ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_cmd:u_sdram_cmd|sdram_addr[6]                                                                                            ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_cmd:u_sdram_cmd|sdram_addr[7]                                                                                            ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_cmd:u_sdram_cmd|sdram_addr[8]                                                                                            ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_cmd:u_sdram_cmd|sdram_addr[9]                                                                                            ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[0]                                                                                         ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[10]                                                                                        ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[1]                                                                                         ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[2]                                                                                         ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[3]                                                                                         ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[4]                                                                                         ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[5]                                                                                         ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[6]                                                                                         ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[7]                                                                                         ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[8]                                                                                         ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[9]                                                                                         ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_ctrl:u_sdram_ctrl|sdram_ref_req                                                                                          ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_data:u_sdram_data|sdram_din_r[9]                                                                                         ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_data:u_sdram_data|sdram_dout_r[0]                                                                                        ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_Controller:u_SDRAM_Controller|sdram_data:u_sdram_data|sdram_out_en                                                                                           ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                      ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                      ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                      ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                      ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                      ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                      ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]                 ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|delayed_wrptr_g[0]                                          ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|delayed_wrptr_g[1]                                          ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|delayed_wrptr_g[2]                                          ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|delayed_wrptr_g[3]                                          ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|delayed_wrptr_g[4]                                          ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|delayed_wrptr_g[5]                                          ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                  ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|wrptr_g[0]                                                  ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|wrptr_g[1]                                                  ;
+-------+--------------+----------------+-----------------+-------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'sys_clk'                                                                                                ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                          ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------+
; 9.420  ; 9.604        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; mode_selector:u_mode_selector|sobel_grade[0]                    ;
; 9.420  ; 9.604        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; mode_selector:u_mode_selector|sobel_grade[1]                    ;
; 9.420  ; 9.604        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; mode_selector:u_mode_selector|sobel_grade[2]                    ;
; 9.435  ; 9.619        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; key:u_key|delay_cnt[10]                                         ;
; 9.435  ; 9.619        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; key:u_key|delay_cnt[11]                                         ;
; 9.435  ; 9.619        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; key:u_key|delay_cnt[12]                                         ;
; 9.435  ; 9.619        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; key:u_key|delay_cnt[13]                                         ;
; 9.435  ; 9.619        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; key:u_key|delay_cnt[14]                                         ;
; 9.435  ; 9.619        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; key:u_key|delay_cnt[15]                                         ;
; 9.435  ; 9.619        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; key:u_key|delay_cnt[16]                                         ;
; 9.435  ; 9.619        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; key:u_key|delay_cnt[17]                                         ;
; 9.435  ; 9.619        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; key:u_key|delay_cnt[18]                                         ;
; 9.435  ; 9.619        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; key:u_key|delay_cnt[19]                                         ;
; 9.435  ; 9.619        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; key:u_key|key_flag                                              ;
; 9.435  ; 9.619        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; mode_selector:u_mode_selector|disp_cnt[0]                       ;
; 9.435  ; 9.619        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; mode_selector:u_mode_selector|disp_cnt[1]                       ;
; 9.435  ; 9.619        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; mode_selector:u_mode_selector|disp_cnt[2]                       ;
; 9.436  ; 9.620        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; key:u_key|delay_cnt[0]                                          ;
; 9.436  ; 9.620        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; key:u_key|delay_cnt[1]                                          ;
; 9.436  ; 9.620        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; key:u_key|delay_cnt[2]                                          ;
; 9.436  ; 9.620        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; key:u_key|delay_cnt[3]                                          ;
; 9.436  ; 9.620        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; key:u_key|delay_cnt[4]                                          ;
; 9.436  ; 9.620        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; key:u_key|delay_cnt[5]                                          ;
; 9.436  ; 9.620        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; key:u_key|delay_cnt[6]                                          ;
; 9.436  ; 9.620        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; key:u_key|delay_cnt[7]                                          ;
; 9.436  ; 9.620        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; key:u_key|delay_cnt[8]                                          ;
; 9.436  ; 9.620        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; key:u_key|delay_cnt[9]                                          ;
; 9.436  ; 9.620        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; key:u_key|key_data_r[0]                                         ;
; 9.436  ; 9.620        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; key:u_key|key_data_r[1]                                         ;
; 9.436  ; 9.620        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; key:u_key|key_data_r[2]                                         ;
; 9.436  ; 9.620        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; key:u_key|key_value[0]                                          ;
; 9.436  ; 9.620        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; key:u_key|key_value[1]                                          ;
; 9.436  ; 9.620        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; key:u_key|key_value[2]                                          ;
; 9.436  ; 9.620        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; mode_selector:u_mode_selector|proc_cnt[0]                       ;
; 9.436  ; 9.620        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; mode_selector:u_mode_selector|proc_cnt[1]                       ;
; 9.436  ; 9.620        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; mode_selector:u_mode_selector|proc_cnt[2]                       ;
; 9.436  ; 9.620        ; 0.184          ; Low Pulse Width  ; sys_clk ; Rise       ; mode_selector:u_mode_selector|proc_cnt[3]                       ;
; 9.594  ; 9.594        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.594  ; 9.594        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.594  ; 9.594        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2]           ;
; 9.594  ; 9.594        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.600  ; 9.600        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_mode_selector|sobel_grade[0]|clk                              ;
; 9.600  ; 9.600        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_mode_selector|sobel_grade[1]|clk                              ;
; 9.600  ; 9.600        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_mode_selector|sobel_grade[2]|clk                              ;
; 9.615  ; 9.615        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_key|delay_cnt[10]|clk                                         ;
; 9.615  ; 9.615        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_key|delay_cnt[11]|clk                                         ;
; 9.615  ; 9.615        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_key|delay_cnt[12]|clk                                         ;
; 9.615  ; 9.615        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_key|delay_cnt[13]|clk                                         ;
; 9.615  ; 9.615        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_key|delay_cnt[14]|clk                                         ;
; 9.615  ; 9.615        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_key|delay_cnt[15]|clk                                         ;
; 9.615  ; 9.615        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_key|delay_cnt[16]|clk                                         ;
; 9.615  ; 9.615        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_key|delay_cnt[17]|clk                                         ;
; 9.615  ; 9.615        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_key|delay_cnt[18]|clk                                         ;
; 9.615  ; 9.615        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_key|delay_cnt[19]|clk                                         ;
; 9.615  ; 9.615        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_key|key_flag|clk                                              ;
; 9.615  ; 9.615        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_mode_selector|disp_cnt[0]|clk                                 ;
; 9.615  ; 9.615        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_mode_selector|disp_cnt[1]|clk                                 ;
; 9.615  ; 9.615        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_mode_selector|disp_cnt[2]|clk                                 ;
; 9.616  ; 9.616        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_key|delay_cnt[0]|clk                                          ;
; 9.616  ; 9.616        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_key|delay_cnt[1]|clk                                          ;
; 9.616  ; 9.616        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_key|delay_cnt[2]|clk                                          ;
; 9.616  ; 9.616        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_key|delay_cnt[3]|clk                                          ;
; 9.616  ; 9.616        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_key|delay_cnt[4]|clk                                          ;
; 9.616  ; 9.616        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_key|delay_cnt[5]|clk                                          ;
; 9.616  ; 9.616        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_key|delay_cnt[6]|clk                                          ;
; 9.616  ; 9.616        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_key|delay_cnt[7]|clk                                          ;
; 9.616  ; 9.616        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_key|delay_cnt[8]|clk                                          ;
; 9.616  ; 9.616        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_key|delay_cnt[9]|clk                                          ;
; 9.616  ; 9.616        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_key|key_data_r[0]|clk                                         ;
; 9.616  ; 9.616        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_key|key_data_r[1]|clk                                         ;
; 9.616  ; 9.616        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_key|key_data_r[2]|clk                                         ;
; 9.616  ; 9.616        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_key|key_value[0]|clk                                          ;
; 9.616  ; 9.616        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_key|key_value[1]|clk                                          ;
; 9.616  ; 9.616        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_key|key_value[2]|clk                                          ;
; 9.616  ; 9.616        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_mode_selector|proc_cnt[0]|clk                                 ;
; 9.616  ; 9.616        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_mode_selector|proc_cnt[1]|clk                                 ;
; 9.616  ; 9.616        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_mode_selector|proc_cnt[2]|clk                                 ;
; 9.616  ; 9.616        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_mode_selector|proc_cnt[3]|clk                                 ;
; 9.620  ; 9.620        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|o                                                 ;
; 9.622  ; 9.622        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.639  ; 9.639        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~inputclkctrl|inclk[0]                                   ;
; 9.639  ; 9.639        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~inputclkctrl|outclk                                     ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|i                                                 ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|i                                                 ;
; 10.161 ; 10.377       ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; key:u_key|delay_cnt[0]                                          ;
; 10.161 ; 10.377       ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; key:u_key|delay_cnt[1]                                          ;
; 10.161 ; 10.377       ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; key:u_key|delay_cnt[2]                                          ;
; 10.161 ; 10.377       ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; key:u_key|delay_cnt[3]                                          ;
; 10.161 ; 10.377       ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; key:u_key|delay_cnt[4]                                          ;
; 10.161 ; 10.377       ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; key:u_key|delay_cnt[5]                                          ;
; 10.161 ; 10.377       ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; key:u_key|delay_cnt[6]                                          ;
; 10.161 ; 10.377       ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; key:u_key|delay_cnt[7]                                          ;
; 10.161 ; 10.377       ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; key:u_key|delay_cnt[8]                                          ;
; 10.161 ; 10.377       ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; key:u_key|delay_cnt[9]                                          ;
; 10.161 ; 10.377       ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; mode_selector:u_mode_selector|proc_cnt[0]                       ;
; 10.161 ; 10.377       ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; mode_selector:u_mode_selector|proc_cnt[1]                       ;
; 10.161 ; 10.377       ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; mode_selector:u_mode_selector|proc_cnt[2]                       ;
; 10.161 ; 10.377       ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; mode_selector:u_mode_selector|proc_cnt[3]                       ;
; 10.162 ; 10.378       ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; key:u_key|delay_cnt[10]                                         ;
; 10.162 ; 10.378       ; 0.216          ; High Pulse Width ; sys_clk ; Rise       ; key:u_key|delay_cnt[11]                                         ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                      ;
+--------+--------------+----------------+------------------+-------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                 ; Clock Edge ; Target                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+-------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_em31:fifo_ram|q_b[0]                          ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_em31:fifo_ram|q_b[10]                         ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_em31:fifo_ram|q_b[11]                         ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_em31:fifo_ram|q_b[12]                         ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_em31:fifo_ram|q_b[13]                         ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_em31:fifo_ram|q_b[14]                         ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_em31:fifo_ram|q_b[15]                         ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_em31:fifo_ram|q_b[1]                          ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_em31:fifo_ram|q_b[2]                          ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_em31:fifo_ram|q_b[3]                          ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_em31:fifo_ram|q_b[4]                          ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_em31:fifo_ram|q_b[5]                          ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_em31:fifo_ram|q_b[6]                          ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_em31:fifo_ram|q_b[7]                          ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_em31:fifo_ram|q_b[8]                          ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]                          ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a0~portb_address_reg0 ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_em31:fifo_ram|ram_block9a9~portb_address_reg0 ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdptr_g[2]                                               ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdptr_g[3]                                               ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdptr_g[4]                                               ;
; 19.796 ; 19.980       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdptr_g[5]                                               ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                   ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                   ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]              ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]              ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdemp_eq_comp_msb_aeb                                    ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdptr_g[0]                                               ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdptr_g[10]                                              ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdptr_g[1]                                               ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdptr_g[6]                                               ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdptr_g[7]                                               ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdptr_g[8]                                               ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|rdptr_g[9]                                               ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sccb_dri:u_sccb_dri|clk_cnt[0]                                                                                                                                                        ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sccb_dri:u_sccb_dri|clk_cnt[1]                                                                                                                                                        ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sccb_dri:u_sccb_dri|clk_cnt[2]                                                                                                                                                        ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sccb_dri:u_sccb_dri|clk_cnt[3]                                                                                                                                                        ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sccb_dri:u_sccb_dri|clk_cnt[4]                                                                                                                                                        ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sccb_dri:u_sccb_dri|clk_cnt[5]                                                                                                                                                        ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sccb_dri:u_sccb_dri|clk_cnt[6]                                                                                                                                                        ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sccb_dri:u_sccb_dri|clk_cnt[7]                                                                                                                                                        ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sccb_dri:u_sccb_dri|dri_clk                                                                                                                                                           ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sccb_dri:u_sccb_dri|sccb_done                                                                                                                                                         ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_disp:comb_11|pix_data[0]                                                                                                                                                          ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_disp:comb_11|pix_data[10]                                                                                                                                                         ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_disp:comb_11|pix_data[11]                                                                                                                                                         ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_disp:comb_11|pix_data[12]                                                                                                                                                         ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_disp:comb_11|pix_data[13]                                                                                                                                                         ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_disp:comb_11|pix_data[14]                                                                                                                                                         ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_disp:comb_11|pix_data[15]                                                                                                                                                         ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_disp:comb_11|pix_data[1]                                                                                                                                                          ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_disp:comb_11|pix_data[2]                                                                                                                                                          ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_disp:comb_11|pix_data[3]                                                                                                                                                          ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_disp:comb_11|pix_data[4]                                                                                                                                                          ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_disp:comb_11|pix_data[5]                                                                                                                                                          ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_disp:comb_11|pix_data[6]                                                                                                                                                          ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_disp:comb_11|pix_data[7]                                                                                                                                                          ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_disp:comb_11|pix_data[8]                                                                                                                                                          ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_disp:comb_11|pix_data[9]                                                                                                                                                          ;
; 19.798 ; 20.028       ; 0.230          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_em31:fifo_ram|q_b[0]                          ;
; 19.798 ; 20.028       ; 0.230          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_em31:fifo_ram|q_b[10]                         ;
; 19.798 ; 20.028       ; 0.230          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_em31:fifo_ram|q_b[11]                         ;
; 19.798 ; 20.028       ; 0.230          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_em31:fifo_ram|q_b[12]                         ;
; 19.798 ; 20.028       ; 0.230          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_em31:fifo_ram|q_b[13]                         ;
; 19.798 ; 20.028       ; 0.230          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_em31:fifo_ram|q_b[14]                         ;
; 19.798 ; 20.028       ; 0.230          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_em31:fifo_ram|q_b[15]                         ;
; 19.798 ; 20.028       ; 0.230          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_em31:fifo_ram|q_b[1]                          ;
; 19.798 ; 20.028       ; 0.230          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_em31:fifo_ram|q_b[2]                          ;
; 19.798 ; 20.028       ; 0.230          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_em31:fifo_ram|q_b[3]                          ;
; 19.798 ; 20.028       ; 0.230          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_em31:fifo_ram|q_b[4]                          ;
; 19.798 ; 20.028       ; 0.230          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_em31:fifo_ram|q_b[5]                          ;
; 19.798 ; 20.028       ; 0.230          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_em31:fifo_ram|q_b[6]                          ;
; 19.798 ; 20.028       ; 0.230          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_em31:fifo_ram|q_b[7]                          ;
; 19.798 ; 20.028       ; 0.230          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_em31:fifo_ram|q_b[8]                          ;
; 19.798 ; 20.028       ; 0.230          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; SDRAM_Top:u_SDRAM_Top|SDRAM_FIFO_Ctrl:u_SDRAM_FIFO_Ctrl|fifo_rd:u_fifo_rd|dcfifo:dcfifo_component|dcfifo_5mj1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]                          ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_dri:u_vga_dri|cnt_h[0]                                                                                                                                                            ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_dri:u_vga_dri|cnt_h[10]                                                                                                                                                           ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_dri:u_vga_dri|cnt_h[1]                                                                                                                                                            ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_dri:u_vga_dri|cnt_h[2]                                                                                                                                                            ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_dri:u_vga_dri|cnt_h[3]                                                                                                                                                            ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_dri:u_vga_dri|cnt_h[4]                                                                                                                                                            ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_dri:u_vga_dri|cnt_h[5]                                                                                                                                                            ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_dri:u_vga_dri|cnt_h[6]                                                                                                                                                            ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_dri:u_vga_dri|cnt_h[7]                                                                                                                                                            ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_dri:u_vga_dri|cnt_h[8]                                                                                                                                                            ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_dri:u_vga_dri|cnt_h[9]                                                                                                                                                            ;
; 19.798 ; 19.982       ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_dri:u_vga_dri|cnt_v[0]                                                                                                                                                            ;
+--------+--------------+----------------+------------------+-------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                       ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+
; cam_data[*]     ; cam_pclk   ; 1.399 ; 2.047 ; Rise       ; cam_pclk                                              ;
;  cam_data[0]    ; cam_pclk   ; 1.335 ; 2.045 ; Rise       ; cam_pclk                                              ;
;  cam_data[1]    ; cam_pclk   ; 1.038 ; 1.678 ; Rise       ; cam_pclk                                              ;
;  cam_data[2]    ; cam_pclk   ; 1.399 ; 2.047 ; Rise       ; cam_pclk                                              ;
;  cam_data[3]    ; cam_pclk   ; 1.159 ; 1.855 ; Rise       ; cam_pclk                                              ;
;  cam_data[4]    ; cam_pclk   ; 1.227 ; 1.906 ; Rise       ; cam_pclk                                              ;
;  cam_data[5]    ; cam_pclk   ; 0.815 ; 1.417 ; Rise       ; cam_pclk                                              ;
;  cam_data[6]    ; cam_pclk   ; 1.132 ; 1.773 ; Rise       ; cam_pclk                                              ;
;  cam_data[7]    ; cam_pclk   ; 1.004 ; 1.653 ; Rise       ; cam_pclk                                              ;
; cam_href        ; cam_pclk   ; 1.753 ; 2.428 ; Rise       ; cam_pclk                                              ;
; cam_vsync       ; cam_pclk   ; 0.991 ; 1.604 ; Rise       ; cam_pclk                                              ;
; key[*]          ; sys_clk    ; 1.204 ; 1.511 ; Rise       ; sys_clk                                               ;
;  key[0]         ; sys_clk    ; 1.204 ; 1.504 ; Rise       ; sys_clk                                               ;
;  key[1]         ; sys_clk    ; 1.128 ; 1.481 ; Rise       ; sys_clk                                               ;
;  key[2]         ; sys_clk    ; 1.184 ; 1.511 ; Rise       ; sys_clk                                               ;
; sdram_data[*]   ; sys_clk    ; 2.502 ; 3.098 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 2.257 ; 2.862 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 2.502 ; 3.098 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 2.407 ; 3.011 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 2.385 ; 2.987 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 2.236 ; 2.821 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 2.245 ; 2.828 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 2.347 ; 2.950 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 2.417 ; 3.022 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 2.490 ; 3.081 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 2.072 ; 2.630 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 2.091 ; 2.652 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 2.230 ; 2.812 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 2.088 ; 2.647 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 2.148 ; 2.698 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 2.252 ; 2.838 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 2.250 ; 2.835 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sys_rst_n       ; sys_clk    ; 3.752 ; 4.329 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                          ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------------+
; cam_data[*]     ; cam_pclk   ; -0.586 ; -1.172 ; Rise       ; cam_pclk                                              ;
;  cam_data[0]    ; cam_pclk   ; -0.916 ; -1.555 ; Rise       ; cam_pclk                                              ;
;  cam_data[1]    ; cam_pclk   ; -0.783 ; -1.422 ; Rise       ; cam_pclk                                              ;
;  cam_data[2]    ; cam_pclk   ; -0.731 ; -1.321 ; Rise       ; cam_pclk                                              ;
;  cam_data[3]    ; cam_pclk   ; -0.921 ; -1.573 ; Rise       ; cam_pclk                                              ;
;  cam_data[4]    ; cam_pclk   ; -0.961 ; -1.637 ; Rise       ; cam_pclk                                              ;
;  cam_data[5]    ; cam_pclk   ; -0.586 ; -1.172 ; Rise       ; cam_pclk                                              ;
;  cam_data[6]    ; cam_pclk   ; -0.883 ; -1.524 ; Rise       ; cam_pclk                                              ;
;  cam_data[7]    ; cam_pclk   ; -0.738 ; -1.355 ; Rise       ; cam_pclk                                              ;
; cam_href        ; cam_pclk   ; -0.660 ; -1.274 ; Rise       ; cam_pclk                                              ;
; cam_vsync       ; cam_pclk   ; -0.769 ; -1.371 ; Rise       ; cam_pclk                                              ;
; key[*]          ; sys_clk    ; 0.351  ; 0.020  ; Rise       ; sys_clk                                               ;
;  key[0]         ; sys_clk    ; 0.290  ; -0.031 ; Rise       ; sys_clk                                               ;
;  key[1]         ; sys_clk    ; 0.351  ; 0.020  ; Rise       ; sys_clk                                               ;
;  key[2]         ; sys_clk    ; 0.334  ; 0.010  ; Rise       ; sys_clk                                               ;
; sdram_data[*]   ; sys_clk    ; -1.714 ; -2.260 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; -1.894 ; -2.483 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; -2.132 ; -2.721 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; -2.035 ; -2.626 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; -2.014 ; -2.602 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; -1.872 ; -2.443 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; -1.880 ; -2.450 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; -1.985 ; -2.579 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; -2.046 ; -2.637 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; -2.121 ; -2.705 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; -1.714 ; -2.260 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; -1.732 ; -2.282 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; -1.866 ; -2.434 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; -1.729 ; -2.277 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; -1.791 ; -2.336 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; -1.887 ; -2.460 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; -1.886 ; -2.457 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sys_rst_n       ; sys_clk    ; -3.276 ; -3.861 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                ;
+-----------------+-----------------------------+--------+--------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+-----------------+-----------------------------+--------+--------+------------+-------------------------------------------------------+
; cam_scl         ; sccb_dri:u_sccb_dri|dri_clk ; 3.486  ; 3.394  ; Rise       ; sccb_dri:u_sccb_dri|dri_clk                           ;
; cam_sda         ; sccb_dri:u_sccb_dri|dri_clk ; 4.456  ; 4.238  ; Rise       ; sccb_dri:u_sccb_dri|dri_clk                           ;
; sdram_addr[*]   ; sys_clk                     ; 3.085  ; 2.972  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[0]  ; sys_clk                     ; 2.573  ; 2.475  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[1]  ; sys_clk                     ; 2.428  ; 2.341  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[2]  ; sys_clk                     ; 2.284  ; 2.212  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[3]  ; sys_clk                     ; 2.283  ; 2.213  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[4]  ; sys_clk                     ; 2.430  ; 2.349  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[5]  ; sys_clk                     ; 2.562  ; 2.453  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[6]  ; sys_clk                     ; 2.137  ; 2.082  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[7]  ; sys_clk                     ; 2.199  ; 2.120  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[8]  ; sys_clk                     ; 2.239  ; 2.155  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[9]  ; sys_clk                     ; 2.226  ; 2.142  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[10] ; sys_clk                     ; 3.085  ; 2.972  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[11] ; sys_clk                     ; 2.226  ; 2.137  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[12] ; sys_clk                     ; 2.178  ; 2.095  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba[*]     ; sys_clk                     ; 2.286  ; 2.205  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[0]    ; sys_clk                     ; 2.286  ; 2.205  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[1]    ; sys_clk                     ; 2.143  ; 2.074  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n     ; sys_clk                     ; 2.206  ; 2.119  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cke       ; sys_clk                     ; 1.959  ; 2.020  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cs_n      ; sys_clk                     ; 2.045  ; 2.005  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]   ; sys_clk                     ; 3.274  ; 3.424  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk                     ; 2.542  ; 2.657  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk                     ; 2.500  ; 2.608  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk                     ; 2.512  ; 2.640  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk                     ; 2.582  ; 2.707  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk                     ; 2.468  ; 2.576  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk                     ; 3.274  ; 3.424  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk                     ; 2.400  ; 2.503  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk                     ; 2.656  ; 2.780  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk                     ; 2.250  ; 2.348  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk                     ; 2.146  ; 2.218  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk                     ; 2.427  ; 2.547  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk                     ; 2.535  ; 2.662  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk                     ; 2.398  ; 2.512  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk                     ; 2.381  ; 2.494  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk                     ; 2.563  ; 2.697  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk                     ; 2.534  ; 2.661  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n     ; sys_clk                     ; 2.493  ; 2.388  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n      ; sys_clk                     ; 2.146  ; 2.071  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk       ; sys_clk                     ; -0.544 ;        ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_clk       ; sys_clk                     ;        ; -0.498 ; Fall       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; vga_data[*]     ; sys_clk                     ; 5.613  ; 5.922  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_data[0]    ; sys_clk                     ; 5.317  ; 5.648  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_data[1]    ; sys_clk                     ; 5.218  ; 5.547  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_data[2]    ; sys_clk                     ; 5.281  ; 5.608  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_data[3]    ; sys_clk                     ; 5.252  ; 5.586  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_data[4]    ; sys_clk                     ; 4.782  ; 5.049  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_data[5]    ; sys_clk                     ; 5.206  ; 5.508  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_data[6]    ; sys_clk                     ; 5.104  ; 5.414  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_data[7]    ; sys_clk                     ; 4.914  ; 5.186  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_data[8]    ; sys_clk                     ; 4.919  ; 5.195  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_data[9]    ; sys_clk                     ; 4.635  ; 4.887  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_data[10]   ; sys_clk                     ; 4.784  ; 5.036  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_data[11]   ; sys_clk                     ; 4.660  ; 4.923  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_data[12]   ; sys_clk                     ; 4.775  ; 5.036  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_data[13]   ; sys_clk                     ; 4.744  ; 4.994  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_data[14]   ; sys_clk                     ; 5.613  ; 5.922  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_data[15]   ; sys_clk                     ; 4.805  ; 5.066  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
; vga_hs          ; sys_clk                     ; 3.276  ; 3.216  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
; vga_vs          ; sys_clk                     ; 3.093  ; 3.209  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+-----------------------------+--------+--------+------------+-------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                        ;
+-----------------+-----------------------------+--------+--------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+-----------------+-----------------------------+--------+--------+------------+-------------------------------------------------------+
; cam_scl         ; sccb_dri:u_sccb_dri|dri_clk ; 3.359  ; 3.271  ; Rise       ; sccb_dri:u_sccb_dri|dri_clk                           ;
; cam_sda         ; sccb_dri:u_sccb_dri|dri_clk ; 4.290  ; 4.080  ; Rise       ; sccb_dri:u_sccb_dri|dri_clk                           ;
; sdram_addr[*]   ; sys_clk                     ; 1.874  ; 1.821  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[0]  ; sys_clk                     ; 2.290  ; 2.196  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[1]  ; sys_clk                     ; 2.149  ; 2.066  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[2]  ; sys_clk                     ; 2.012  ; 1.943  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[3]  ; sys_clk                     ; 2.012  ; 1.944  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[4]  ; sys_clk                     ; 2.153  ; 2.075  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[5]  ; sys_clk                     ; 2.281  ; 2.176  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[6]  ; sys_clk                     ; 1.874  ; 1.821  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[7]  ; sys_clk                     ; 1.935  ; 1.859  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[8]  ; sys_clk                     ; 1.974  ; 1.893  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[9]  ; sys_clk                     ; 1.961  ; 1.880  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[10] ; sys_clk                     ; 2.822  ; 2.711  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[11] ; sys_clk                     ; 1.962  ; 1.875  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[12] ; sys_clk                     ; 1.915  ; 1.835  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba[*]     ; sys_clk                     ; 1.878  ; 1.812  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[0]    ; sys_clk                     ; 2.016  ; 1.938  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[1]    ; sys_clk                     ; 1.878  ; 1.812  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n     ; sys_clk                     ; 1.941  ; 1.858  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cke       ; sys_clk                     ; 1.703  ; 1.764  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cs_n      ; sys_clk                     ; 1.784  ; 1.745  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]   ; sys_clk                     ; 1.881  ; 1.951  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk                     ; 2.260  ; 2.371  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk                     ; 2.221  ; 2.324  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk                     ; 2.232  ; 2.355  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk                     ; 2.299  ; 2.419  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk                     ; 2.190  ; 2.294  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk                     ; 3.000  ; 3.147  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk                     ; 2.123  ; 2.222  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk                     ; 2.370  ; 2.490  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk                     ; 1.983  ; 2.078  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk                     ; 1.881  ; 1.951  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk                     ; 2.153  ; 2.269  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk                     ; 2.256  ; 2.379  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk                     ; 2.125  ; 2.235  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk                     ; 2.109  ; 2.218  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk                     ; 2.283  ; 2.413  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk                     ; 2.255  ; 2.379  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n     ; sys_clk                     ; 2.214  ; 2.113  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n      ; sys_clk                     ; 1.880  ; 1.809  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk       ; sys_clk                     ; -0.779 ;        ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_clk       ; sys_clk                     ;        ; -0.734 ; Fall       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; vga_data[*]     ; sys_clk                     ; 2.314  ; 2.443  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_data[0]    ; sys_clk                     ; 2.909  ; 3.107  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_data[1]    ; sys_clk                     ; 2.906  ; 3.126  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_data[2]    ; sys_clk                     ; 2.967  ; 3.186  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_data[3]    ; sys_clk                     ; 2.902  ; 3.112  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_data[4]    ; sys_clk                     ; 2.400  ; 2.535  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_data[5]    ; sys_clk                     ; 2.805  ; 2.975  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_data[6]    ; sys_clk                     ; 2.706  ; 2.885  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_data[7]    ; sys_clk                     ; 2.523  ; 2.665  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_data[8]    ; sys_clk                     ; 2.585  ; 2.740  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_data[9]    ; sys_clk                     ; 2.314  ; 2.443  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_data[10]   ; sys_clk                     ; 2.400  ; 2.523  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_data[11]   ; sys_clk                     ; 2.335  ; 2.476  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_data[12]   ; sys_clk                     ; 2.510  ; 2.657  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_data[13]   ; sys_clk                     ; 2.410  ; 2.538  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_data[14]   ; sys_clk                     ; 3.352  ; 3.548  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_data[15]   ; sys_clk                     ; 2.472  ; 2.612  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
; vga_hs          ; sys_clk                     ; 2.417  ; 2.389  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
; vga_vs          ; sys_clk                     ; 2.333  ; 2.444  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+-----------------------------+--------+--------+------------+-------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                                ;
+-----------------+-----------------------------+-------+-------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+-----------------+-----------------------------+-------+-------+------------+-------------------------------------------------------+
; cam_sda         ; sccb_dri:u_sccb_dri|dri_clk ; 3.466 ; 3.452 ; Rise       ; sccb_dri:u_sccb_dri|dri_clk                           ;
; sdram_data[*]   ; sys_clk                     ; 2.268 ; 2.267 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk                     ; 2.338 ; 2.324 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk                     ; 2.513 ; 2.500 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk                     ; 2.680 ; 2.667 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk                     ; 2.380 ; 2.367 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk                     ; 2.714 ; 2.701 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk                     ; 3.492 ; 3.527 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk                     ; 2.338 ; 2.324 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk                     ; 2.380 ; 2.367 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk                     ; 2.268 ; 2.267 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk                     ; 2.726 ; 2.713 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk                     ; 2.781 ; 2.780 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk                     ; 2.797 ; 2.796 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk                     ; 2.781 ; 2.780 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk                     ; 2.781 ; 2.780 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk                     ; 2.769 ; 2.768 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk                     ; 2.769 ; 2.768 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+-----------------------------+-------+-------+------------+-------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                        ;
+-----------------+-----------------------------+-------+-------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+-----------------+-----------------------------+-------+-------+------------+-------------------------------------------------------+
; cam_sda         ; sccb_dri:u_sccb_dri|dri_clk ; 3.339 ; 3.325 ; Rise       ; sccb_dri:u_sccb_dri|dri_clk                           ;
; sdram_data[*]   ; sys_clk                     ; 2.007 ; 2.006 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk                     ; 2.065 ; 2.051 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk                     ; 2.240 ; 2.227 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk                     ; 2.400 ; 2.387 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk                     ; 2.113 ; 2.100 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk                     ; 2.434 ; 2.421 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk                     ; 3.218 ; 3.253 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk                     ; 2.065 ; 2.051 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk                     ; 2.113 ; 2.100 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk                     ; 2.007 ; 2.006 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk                     ; 2.444 ; 2.431 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk                     ; 2.499 ; 2.498 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk                     ; 2.515 ; 2.514 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk                     ; 2.499 ; 2.498 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk                     ; 2.499 ; 2.498 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk                     ; 2.489 ; 2.488 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk                     ; 2.489 ; 2.488 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+-----------------------------+-------+-------+------------+-------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                       ;
+-----------------+-----------------------------+-----------+-----------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port                  ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                       ;
+-----------------+-----------------------------+-----------+-----------+------------+-------------------------------------------------------+
; cam_sda         ; sccb_dri:u_sccb_dri|dri_clk ; 3.544     ; 3.558     ; Rise       ; sccb_dri:u_sccb_dri|dri_clk                           ;
; sdram_data[*]   ; sys_clk                     ; 2.337     ; 2.338     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk                     ; 2.415     ; 2.429     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk                     ; 2.615     ; 2.628     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk                     ; 2.796     ; 2.809     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk                     ; 2.471     ; 2.484     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk                     ; 2.839     ; 2.852     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk                     ; 3.648     ; 3.613     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk                     ; 2.415     ; 2.429     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk                     ; 2.471     ; 2.484     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk                     ; 2.337     ; 2.338     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk                     ; 2.852     ; 2.865     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk                     ; 2.919     ; 2.920     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk                     ; 2.940     ; 2.941     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk                     ; 2.919     ; 2.920     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk                     ; 2.919     ; 2.920     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk                     ; 2.906     ; 2.907     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk                     ; 2.906     ; 2.907     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+-----------------------------+-----------+-----------+------------+-------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                               ;
+-----------------+-----------------------------+-----------+-----------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port                  ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                       ;
+-----------------+-----------------------------+-----------+-----------+------------+-------------------------------------------------------+
; cam_sda         ; sccb_dri:u_sccb_dri|dri_clk ; 3.414     ; 3.428     ; Rise       ; sccb_dri:u_sccb_dri|dri_clk                           ;
; sdram_data[*]   ; sys_clk                     ; 2.074     ; 2.075     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk                     ; 2.139     ; 2.153     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk                     ; 2.338     ; 2.351     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk                     ; 2.511     ; 2.524     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk                     ; 2.199     ; 2.212     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk                     ; 2.553     ; 2.566     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk                     ; 3.369     ; 3.334     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk                     ; 2.139     ; 2.153     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk                     ; 2.199     ; 2.212     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk                     ; 2.074     ; 2.075     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk                     ; 2.565     ; 2.578     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk                     ; 2.632     ; 2.633     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk                     ; 2.652     ; 2.653     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk                     ; 2.632     ; 2.633     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk                     ; 2.632     ; 2.633     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk                     ; 2.620     ; 2.621     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk                     ; 2.620     ; 2.621     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+-----------------------------+-----------+-----------+------------+-------------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                    ;
+--------------------------------------------------------+-----------+--------+----------+---------+---------------------+
; Clock                                                  ; Setup     ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------------+-----------+--------+----------+---------+---------------------+
; Worst-case Slack                                       ; -24.238   ; -1.079 ; -1.201   ; -0.259  ; -3.201              ;
;  cam_pclk                                              ; -24.238   ; -1.079 ; -1.201   ; -0.259  ; -3.201              ;
;  sccb_dri:u_sccb_dri|dri_clk                           ; -4.135    ; -0.583 ; N/A      ; N/A     ; -3.201              ;
;  sys_clk                                               ; 15.160    ; 0.179  ; N/A      ; N/A     ; 9.420               ;
;  u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; -4.536    ; 0.145  ; N/A      ; N/A     ; 4.674               ;
;  u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; -3.542    ; -0.317 ; N/A      ; N/A     ; 19.717              ;
; Design-wide TNS                                        ; -2583.883 ; -3.245 ; -37.228  ; -5.647  ; -1290.614           ;
;  cam_pclk                                              ; -2386.494 ; -2.041 ; -37.228  ; -5.647  ; -1187.784           ;
;  sccb_dri:u_sccb_dri|dri_clk                           ; -185.006  ; -0.998 ; N/A      ; N/A     ; -102.830            ;
;  sys_clk                                               ; 0.000     ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; -8.706    ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; -3.677    ; -0.317 ; N/A      ; N/A     ; 0.000               ;
+--------------------------------------------------------+-----------+--------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                       ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+
; cam_data[*]     ; cam_pclk   ; 2.959 ; 3.171 ; Rise       ; cam_pclk                                              ;
;  cam_data[0]    ; cam_pclk   ; 2.710 ; 2.954 ; Rise       ; cam_pclk                                              ;
;  cam_data[1]    ; cam_pclk   ; 2.083 ; 2.381 ; Rise       ; cam_pclk                                              ;
;  cam_data[2]    ; cam_pclk   ; 2.959 ; 3.171 ; Rise       ; cam_pclk                                              ;
;  cam_data[3]    ; cam_pclk   ; 2.327 ; 2.621 ; Rise       ; cam_pclk                                              ;
;  cam_data[4]    ; cam_pclk   ; 2.522 ; 2.830 ; Rise       ; cam_pclk                                              ;
;  cam_data[5]    ; cam_pclk   ; 1.506 ; 1.750 ; Rise       ; cam_pclk                                              ;
;  cam_data[6]    ; cam_pclk   ; 2.205 ; 2.504 ; Rise       ; cam_pclk                                              ;
;  cam_data[7]    ; cam_pclk   ; 1.951 ; 2.250 ; Rise       ; cam_pclk                                              ;
; cam_href        ; cam_pclk   ; 3.701 ; 3.853 ; Rise       ; cam_pclk                                              ;
; cam_vsync       ; cam_pclk   ; 1.987 ; 2.209 ; Rise       ; cam_pclk                                              ;
; key[*]          ; sys_clk    ; 2.880 ; 3.024 ; Rise       ; sys_clk                                               ;
;  key[0]         ; sys_clk    ; 2.880 ; 2.965 ; Rise       ; sys_clk                                               ;
;  key[1]         ; sys_clk    ; 2.685 ; 2.908 ; Rise       ; sys_clk                                               ;
;  key[2]         ; sys_clk    ; 2.870 ; 3.024 ; Rise       ; sys_clk                                               ;
; sdram_data[*]   ; sys_clk    ; 5.292 ; 5.451 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 4.659 ; 4.909 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 5.292 ; 5.451 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 5.068 ; 5.220 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 5.020 ; 5.181 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 4.690 ; 4.871 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 4.710 ; 4.879 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 4.906 ; 5.164 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 5.088 ; 5.226 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 5.262 ; 5.420 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 4.270 ; 4.490 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 4.314 ; 4.521 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 4.659 ; 4.846 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 4.310 ; 4.515 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 4.470 ; 4.702 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 4.715 ; 4.898 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 4.705 ; 4.888 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sys_rst_n       ; sys_clk    ; 7.982 ; 8.308 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                          ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------------+
; cam_data[*]     ; cam_pclk   ; -0.586 ; -0.777 ; Rise       ; cam_pclk                                              ;
;  cam_data[0]    ; cam_pclk   ; -0.916 ; -1.531 ; Rise       ; cam_pclk                                              ;
;  cam_data[1]    ; cam_pclk   ; -0.783 ; -1.302 ; Rise       ; cam_pclk                                              ;
;  cam_data[2]    ; cam_pclk   ; -0.731 ; -1.173 ; Rise       ; cam_pclk                                              ;
;  cam_data[3]    ; cam_pclk   ; -0.921 ; -1.512 ; Rise       ; cam_pclk                                              ;
;  cam_data[4]    ; cam_pclk   ; -0.961 ; -1.637 ; Rise       ; cam_pclk                                              ;
;  cam_data[5]    ; cam_pclk   ; -0.586 ; -0.777 ; Rise       ; cam_pclk                                              ;
;  cam_data[6]    ; cam_pclk   ; -0.883 ; -1.414 ; Rise       ; cam_pclk                                              ;
;  cam_data[7]    ; cam_pclk   ; -0.738 ; -1.168 ; Rise       ; cam_pclk                                              ;
; cam_href        ; cam_pclk   ; -0.660 ; -0.985 ; Rise       ; cam_pclk                                              ;
; cam_vsync       ; cam_pclk   ; -0.769 ; -1.255 ; Rise       ; cam_pclk                                              ;
; key[*]          ; sys_clk    ; 0.848  ; 0.686  ; Rise       ; sys_clk                                               ;
;  key[0]         ; sys_clk    ; 0.683  ; 0.532  ; Rise       ; sys_clk                                               ;
;  key[1]         ; sys_clk    ; 0.848  ; 0.686  ; Rise       ; sys_clk                                               ;
;  key[2]         ; sys_clk    ; 0.750  ; 0.603  ; Rise       ; sys_clk                                               ;
; sdram_data[*]   ; sys_clk    ; -1.714 ; -2.260 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; -1.894 ; -2.483 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; -2.132 ; -2.721 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; -2.035 ; -2.626 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; -2.014 ; -2.602 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; -1.872 ; -2.443 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; -1.880 ; -2.450 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; -1.985 ; -2.579 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; -2.046 ; -2.637 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; -2.121 ; -2.705 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; -1.714 ; -2.260 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; -1.732 ; -2.282 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; -1.866 ; -2.434 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; -1.729 ; -2.277 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; -1.791 ; -2.336 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; -1.887 ; -2.460 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; -1.886 ; -2.457 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sys_rst_n       ; sys_clk    ; -3.276 ; -3.861 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                ;
+-----------------+-----------------------------+--------+--------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+-----------------+-----------------------------+--------+--------+------------+-------------------------------------------------------+
; cam_scl         ; sccb_dri:u_sccb_dri|dri_clk ; 7.207  ; 7.328  ; Rise       ; sccb_dri:u_sccb_dri|dri_clk                           ;
; cam_sda         ; sccb_dri:u_sccb_dri|dri_clk ; 8.987  ; 9.060  ; Rise       ; sccb_dri:u_sccb_dri|dri_clk                           ;
; sdram_addr[*]   ; sys_clk                     ; 6.046  ; 6.017  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[0]  ; sys_clk                     ; 5.373  ; 5.550  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[1]  ; sys_clk                     ; 5.112  ; 5.246  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[2]  ; sys_clk                     ; 4.824  ; 4.933  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[3]  ; sys_clk                     ; 4.826  ; 4.932  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[4]  ; sys_clk                     ; 5.093  ; 5.236  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[5]  ; sys_clk                     ; 5.358  ; 5.434  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[6]  ; sys_clk                     ; 4.528  ; 4.603  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[7]  ; sys_clk                     ; 4.623  ; 4.677  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[8]  ; sys_clk                     ; 4.679  ; 4.742  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[9]  ; sys_clk                     ; 4.671  ; 4.731  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[10] ; sys_clk                     ; 6.046  ; 6.017  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[11] ; sys_clk                     ; 4.671  ; 4.714  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[12] ; sys_clk                     ; 4.595  ; 4.640  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba[*]     ; sys_clk                     ; 4.832  ; 4.914  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[0]    ; sys_clk                     ; 4.832  ; 4.914  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[1]    ; sys_clk                     ; 4.550  ; 4.611  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n     ; sys_clk                     ; 4.625  ; 4.662  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cke       ; sys_clk                     ; 4.296  ; 4.275  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cs_n      ; sys_clk                     ; 4.365  ; 4.462  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]   ; sys_clk                     ; 6.701  ; 6.714  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk                     ; 5.676  ; 5.535  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk                     ; 5.632  ; 5.504  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk                     ; 5.655  ; 5.537  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk                     ; 5.866  ; 5.673  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk                     ; 5.550  ; 5.390  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk                     ; 6.701  ; 6.714  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk                     ; 5.354  ; 5.249  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk                     ; 5.957  ; 5.775  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk                     ; 4.988  ; 4.928  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk                     ; 4.833  ; 4.719  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk                     ; 5.389  ; 5.302  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk                     ; 5.685  ; 5.536  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk                     ; 5.339  ; 5.264  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk                     ; 5.332  ; 5.208  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk                     ; 5.733  ; 5.581  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk                     ; 5.670  ; 5.515  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n     ; sys_clk                     ; 5.229  ; 5.335  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n      ; sys_clk                     ; 4.562  ; 4.612  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk       ; sys_clk                     ; 1.223  ;        ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_clk       ; sys_clk                     ;        ; 1.115  ; Fall       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; vga_data[*]     ; sys_clk                     ; 12.463 ; 12.125 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_data[0]    ; sys_clk                     ; 12.463 ; 11.932 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_data[1]    ; sys_clk                     ; 12.224 ; 11.783 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_data[2]    ; sys_clk                     ; 12.354 ; 11.908 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_data[3]    ; sys_clk                     ; 12.344 ; 11.822 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_data[4]    ; sys_clk                     ; 11.125 ; 10.771 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_data[5]    ; sys_clk                     ; 12.227 ; 11.716 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_data[6]    ; sys_clk                     ; 11.882 ; 11.466 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_data[7]    ; sys_clk                     ; 11.472 ; 11.051 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_data[8]    ; sys_clk                     ; 11.475 ; 11.041 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_data[9]    ; sys_clk                     ; 10.811 ; 10.449 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_data[10]   ; sys_clk                     ; 11.217 ; 10.759 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_data[11]   ; sys_clk                     ; 10.940 ; 10.539 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_data[12]   ; sys_clk                     ; 11.223 ; 10.780 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_data[13]   ; sys_clk                     ; 11.065 ; 10.646 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_data[14]   ; sys_clk                     ; 12.419 ; 12.125 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_data[15]   ; sys_clk                     ; 11.260 ; 10.821 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
; vga_hs          ; sys_clk                     ; 7.147  ; 7.259  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
; vga_vs          ; sys_clk                     ; 7.078  ; 6.936  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+-----------------------------+--------+--------+------------+-------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                        ;
+-----------------+-----------------------------+--------+--------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+-----------------+-----------------------------+--------+--------+------------+-------------------------------------------------------+
; cam_scl         ; sccb_dri:u_sccb_dri|dri_clk ; 3.359  ; 3.271  ; Rise       ; sccb_dri:u_sccb_dri|dri_clk                           ;
; cam_sda         ; sccb_dri:u_sccb_dri|dri_clk ; 4.290  ; 4.080  ; Rise       ; sccb_dri:u_sccb_dri|dri_clk                           ;
; sdram_addr[*]   ; sys_clk                     ; 1.874  ; 1.821  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[0]  ; sys_clk                     ; 2.290  ; 2.196  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[1]  ; sys_clk                     ; 2.149  ; 2.066  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[2]  ; sys_clk                     ; 2.012  ; 1.943  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[3]  ; sys_clk                     ; 2.012  ; 1.944  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[4]  ; sys_clk                     ; 2.153  ; 2.075  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[5]  ; sys_clk                     ; 2.281  ; 2.176  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[6]  ; sys_clk                     ; 1.874  ; 1.821  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[7]  ; sys_clk                     ; 1.935  ; 1.859  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[8]  ; sys_clk                     ; 1.974  ; 1.893  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[9]  ; sys_clk                     ; 1.961  ; 1.880  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[10] ; sys_clk                     ; 2.822  ; 2.711  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[11] ; sys_clk                     ; 1.962  ; 1.875  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[12] ; sys_clk                     ; 1.915  ; 1.835  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba[*]     ; sys_clk                     ; 1.878  ; 1.812  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[0]    ; sys_clk                     ; 2.016  ; 1.938  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[1]    ; sys_clk                     ; 1.878  ; 1.812  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n     ; sys_clk                     ; 1.941  ; 1.858  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cke       ; sys_clk                     ; 1.703  ; 1.764  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cs_n      ; sys_clk                     ; 1.784  ; 1.745  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]   ; sys_clk                     ; 1.881  ; 1.951  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk                     ; 2.260  ; 2.371  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk                     ; 2.221  ; 2.324  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk                     ; 2.232  ; 2.355  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk                     ; 2.299  ; 2.419  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk                     ; 2.190  ; 2.294  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk                     ; 3.000  ; 3.147  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk                     ; 2.123  ; 2.222  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk                     ; 2.370  ; 2.490  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk                     ; 1.983  ; 2.078  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk                     ; 1.881  ; 1.951  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk                     ; 2.153  ; 2.269  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk                     ; 2.256  ; 2.379  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk                     ; 2.125  ; 2.235  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk                     ; 2.109  ; 2.218  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk                     ; 2.283  ; 2.413  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk                     ; 2.255  ; 2.379  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n     ; sys_clk                     ; 2.214  ; 2.113  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n      ; sys_clk                     ; 1.880  ; 1.809  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk       ; sys_clk                     ; -0.779 ;        ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_clk       ; sys_clk                     ;        ; -0.734 ; Fall       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; vga_data[*]     ; sys_clk                     ; 2.314  ; 2.443  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_data[0]    ; sys_clk                     ; 2.909  ; 3.107  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_data[1]    ; sys_clk                     ; 2.906  ; 3.126  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_data[2]    ; sys_clk                     ; 2.967  ; 3.186  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_data[3]    ; sys_clk                     ; 2.902  ; 3.112  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_data[4]    ; sys_clk                     ; 2.400  ; 2.535  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_data[5]    ; sys_clk                     ; 2.805  ; 2.975  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_data[6]    ; sys_clk                     ; 2.706  ; 2.885  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_data[7]    ; sys_clk                     ; 2.523  ; 2.665  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_data[8]    ; sys_clk                     ; 2.585  ; 2.740  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_data[9]    ; sys_clk                     ; 2.314  ; 2.443  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_data[10]   ; sys_clk                     ; 2.400  ; 2.523  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_data[11]   ; sys_clk                     ; 2.335  ; 2.476  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_data[12]   ; sys_clk                     ; 2.510  ; 2.657  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_data[13]   ; sys_clk                     ; 2.410  ; 2.538  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_data[14]   ; sys_clk                     ; 3.352  ; 3.548  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_data[15]   ; sys_clk                     ; 2.472  ; 2.612  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
; vga_hs          ; sys_clk                     ; 2.417  ; 2.389  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
; vga_vs          ; sys_clk                     ; 2.333  ; 2.444  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+-----------------------------+--------+--------+------------+-------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin            ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; cam_rst_n      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cam_pwdn       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cam_scl        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_clk      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cke      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cs_n     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ras_n    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cas_n    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_we_n     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ba[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ba[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dqm[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dqm[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[4]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[5]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[6]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[7]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[8]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[9]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[10] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[11] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[12] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_hs         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_vs         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_data[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_data[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_data[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_data[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_data[4]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_data[5]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_data[6]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_data[7]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_data[8]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_data[9]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_data[10]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_data[11]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_data[12]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_data[13]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_data[14]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_data[15]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cam_sda        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[4]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[5]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[6]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[7]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[8]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[9]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[10] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[11] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[12] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[13] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[14] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[15] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; cam_sda                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[0]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[1]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[2]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[3]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[4]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[5]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[6]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[7]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[8]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[9]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[10]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[11]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[12]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[13]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[14]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[15]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sys_rst_n               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sys_clk                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; key[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; key[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; key[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam_pclk                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam_data[0]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam_href                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam_data[1]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam_data[2]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam_data[3]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam_data[4]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam_data[5]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam_data[6]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam_data[7]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam_vsync               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; cam_rst_n      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; cam_pwdn       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; cam_scl        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_clk      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cke      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cs_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ras_n    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_cas_n    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_we_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_ba[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_ba[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_dqm[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; sdram_addr[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; vga_hs         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; vga_vs         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_data[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_data[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; vga_data[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_data[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; vga_data[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_data[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; vga_data[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; vga_data[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_data[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_data[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_data[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; vga_data[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; vga_data[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; vga_data[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_data[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; vga_data[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; cam_sda        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_data[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_data[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_data[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_data[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; sdram_data[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_data[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_data[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; cam_rst_n      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; cam_pwdn       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; cam_scl        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_clk      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cke      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cs_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ras_n    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cas_n    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_we_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; sdram_addr[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; vga_hs         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; vga_vs         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_data[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_data[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; vga_data[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_data[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; vga_data[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_data[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; vga_data[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; vga_data[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_data[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_data[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_data[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; vga_data[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; vga_data[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; vga_data[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_data[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; vga_data[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; cam_sda        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; sdram_data[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; cam_rst_n      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; cam_pwdn       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; cam_scl        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_clk      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cke      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_cs_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ras_n    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cas_n    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_we_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_dqm[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; sdram_addr[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; vga_hs         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; vga_vs         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_data[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_data[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; vga_data[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_data[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; vga_data[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_data[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; vga_data[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; vga_data[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_data[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_data[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_data[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; vga_data[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; vga_data[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; vga_data[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_data[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; vga_data[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; cam_sda        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; sdram_data[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_data[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_data[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_data[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_data[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_data[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_data[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                            ;
+-------------------------------------------------------+-------------------------------------------------------+-----------+----------+----------+----------+
; From Clock                                            ; To Clock                                              ; RR Paths  ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------+-------------------------------------------------------+-----------+----------+----------+----------+
; cam_pclk                                              ; cam_pclk                                              ; 258354994 ; 0        ; 0        ; 0        ;
; sys_clk                                               ; cam_pclk                                              ; 803       ; 0        ; 0        ; 0        ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk                                              ; 21        ; 0        ; 0        ; 0        ;
; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk                           ; 822       ; 0        ; 0        ; 0        ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; sccb_dri:u_sccb_dri|dri_clk                           ; 2         ; 0        ; 0        ; 0        ;
; sys_clk                                               ; sys_clk                                               ; 723       ; 0        ; 0        ; 0        ;
; cam_pclk                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 33        ; 0        ; 0        ; 0        ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 5713      ; 0        ; 0        ; 0        ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 33        ; 0        ; 0        ; 0        ;
; sccb_dri:u_sccb_dri|dri_clk                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 9         ; 1        ; 0        ; 0        ;
; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 1664      ; 0        ; 0        ; 0        ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 22        ; 0        ; 0        ; 0        ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 1085130   ; 0        ; 0        ; 0        ;
+-------------------------------------------------------+-------------------------------------------------------+-----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                             ;
+-------------------------------------------------------+-------------------------------------------------------+-----------+----------+----------+----------+
; From Clock                                            ; To Clock                                              ; RR Paths  ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------+-------------------------------------------------------+-----------+----------+----------+----------+
; cam_pclk                                              ; cam_pclk                                              ; 258354994 ; 0        ; 0        ; 0        ;
; sys_clk                                               ; cam_pclk                                              ; 803       ; 0        ; 0        ; 0        ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk                                              ; 21        ; 0        ; 0        ; 0        ;
; sccb_dri:u_sccb_dri|dri_clk                           ; sccb_dri:u_sccb_dri|dri_clk                           ; 822       ; 0        ; 0        ; 0        ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; sccb_dri:u_sccb_dri|dri_clk                           ; 2         ; 0        ; 0        ; 0        ;
; sys_clk                                               ; sys_clk                                               ; 723       ; 0        ; 0        ; 0        ;
; cam_pclk                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 33        ; 0        ; 0        ; 0        ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 5713      ; 0        ; 0        ; 0        ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 33        ; 0        ; 0        ; 0        ;
; sccb_dri:u_sccb_dri|dri_clk                           ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 9         ; 1        ; 0        ; 0        ;
; sys_clk                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 1664      ; 0        ; 0        ; 0        ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 22        ; 0        ; 0        ; 0        ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 1085130   ; 0        ; 0        ; 0        ;
+-------------------------------------------------------+-------------------------------------------------------+-----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                           ;
+-------------------------------------------------------+----------+----------+----------+----------+----------+
; From Clock                                            ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------+----------+----------+----------+----------+----------+
; sccb_dri:u_sccb_dri|dri_clk                           ; cam_pclk ; 35       ; 0        ; 0        ; 0        ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk ; 105      ; 0        ; 0        ; 0        ;
+-------------------------------------------------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                            ;
+-------------------------------------------------------+----------+----------+----------+----------+----------+
; From Clock                                            ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------+----------+----------+----------+----------+----------+
; sccb_dri:u_sccb_dri|dri_clk                           ; cam_pclk ; 35       ; 0        ; 0        ; 0        ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk ; 105      ; 0        ; 0        ; 0        ;
+-------------------------------------------------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 30    ; 30   ;
; Unconstrained Input Port Paths  ; 1140  ; 1140 ;
; Unconstrained Output Ports      ; 57    ; 57   ;
; Unconstrained Output Port Paths ; 376   ; 376  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Tue Dec 27 14:57:55 2022
Info: Command: quartus_sta image_processing_test -c image_processing_test
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_5mj1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_re9:dffpipe4|dffe5a* 
    Info (332165): Entity dcfifo_ilj1
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_qe9:dffpipe11|dffe12a* 
Critical Warning (332012): Synopsys Design Constraints File file not found: 'image_processing_test.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name sys_clk sys_clk
    Info (332110): create_generated_clock -source {u_pll_clk|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {u_pll_clk|altpll_component|auto_generated|pll1|clk[0]} {u_pll_clk|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {u_pll_clk|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -phase -75.00 -duty_cycle 50.00 -name {u_pll_clk|altpll_component|auto_generated|pll1|clk[1]} {u_pll_clk|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {u_pll_clk|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {u_pll_clk|altpll_component|auto_generated|pll1|clk[2]} {u_pll_clk|altpll_component|auto_generated|pll1|clk[2]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name sccb_dri:u_sccb_dri|dri_clk sccb_dri:u_sccb_dri|dri_clk
    Info (332105): create_clock -period 1.000 -name cam_pclk cam_pclk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -24.238
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -24.238           -2386.494 cam_pclk 
    Info (332119):    -4.536              -8.706 u_pll_clk|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -4.135            -185.006 sccb_dri:u_sccb_dri|dri_clk 
    Info (332119):    -3.542              -3.677 u_pll_clk|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    15.160               0.000 sys_clk 
Info (332146): Worst-case hold slack is -1.079
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.079              -2.041 cam_pclk 
    Info (332119):    -0.583              -0.998 sccb_dri:u_sccb_dri|dri_clk 
    Info (332119):    -0.206              -0.206 u_pll_clk|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.422               0.000 u_pll_clk|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.435               0.000 sys_clk 
Info (332146): Worst-case recovery slack is -1.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.201             -37.228 cam_pclk 
Info (332146): Worst-case removal slack is -0.196
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.196              -1.754 cam_pclk 
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201           -1183.132 cam_pclk 
    Info (332119):    -3.201            -102.830 sccb_dri:u_sccb_dri|dri_clk 
    Info (332119):     4.700               0.000 u_pll_clk|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.765               0.000 sys_clk 
    Info (332119):    19.717               0.000 u_pll_clk|altpll_component|auto_generated|pll1|clk[2] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -22.134
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -22.134           -2188.120 cam_pclk 
    Info (332119):    -4.134              -7.832 u_pll_clk|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -3.715            -166.283 sccb_dri:u_sccb_dri|dri_clk 
    Info (332119):    -2.987              -2.987 u_pll_clk|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    15.535               0.000 sys_clk 
Info (332146): Worst-case hold slack is -1.057
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.057              -2.010 cam_pclk 
    Info (332119):    -0.420              -0.700 sccb_dri:u_sccb_dri|dri_clk 
    Info (332119):    -0.317              -0.317 u_pll_clk|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.382               0.000 u_pll_clk|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.384               0.000 sys_clk 
Info (332146): Worst-case recovery slack is -0.917
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.917             -27.244 cam_pclk 
Info (332146): Worst-case removal slack is -0.162
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.162              -1.206 cam_pclk 
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201           -1187.784 cam_pclk 
    Info (332119):    -3.201            -102.830 sccb_dri:u_sccb_dri|dri_clk 
    Info (332119):     4.674               0.000 u_pll_clk|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.728               0.000 sys_clk 
    Info (332119):    19.717               0.000 u_pll_clk|altpll_component|auto_generated|pll1|clk[2] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -10.022
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -10.022            -677.255 cam_pclk 
    Info (332119):    -1.531              -2.905 u_pll_clk|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.179              -1.179 u_pll_clk|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    -1.164             -38.432 sccb_dri:u_sccb_dri|dri_clk 
    Info (332119):    17.944               0.000 sys_clk 
Info (332146): Worst-case hold slack is -0.686
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.686              -1.293 cam_pclk 
    Info (332119):    -0.488              -0.901 sccb_dri:u_sccb_dri|dri_clk 
    Info (332119):    -0.051              -0.051 u_pll_clk|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.145               0.000 u_pll_clk|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.179               0.000 sys_clk 
Info (332146): Worst-case recovery slack is 0.014
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.014               0.000 cam_pclk 
Info (332146): Worst-case removal slack is -0.259
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.259              -5.647 cam_pclk 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -843.276 cam_pclk 
    Info (332119):    -1.000             -68.000 sccb_dri:u_sccb_dri|dri_clk 
    Info (332119):     4.734               0.000 u_pll_clk|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.420               0.000 sys_clk 
    Info (332119):    19.736               0.000 u_pll_clk|altpll_component|auto_generated|pll1|clk[2] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4710 megabytes
    Info: Processing ended: Tue Dec 27 14:57:58 2022
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:04


