{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1649205932849 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1649205932850 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 05 19:45:32 2022 " "Processing started: Tue Apr 05 19:45:32 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1649205932850 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649205932850 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off binaryCounter -c binaryCounter " "Command: quartus_map --read_settings_files=on --write_settings_files=off binaryCounter -c binaryCounter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649205932850 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1649205933151 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1649205933151 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "binaryCounter.v(7) " "Verilog HDL information at binaryCounter.v(7): always construct contains both blocking and non-blocking assignments" {  } { { "binaryCounter.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/binaryCounter/binaryCounter.v" 7 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1649205938692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binarycounter.v 1 1 " "Found 1 design units, including 1 entities, in source file binarycounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 binaryCounter " "Found entity 1: binaryCounter" {  } { { "binaryCounter.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/binaryCounter/binaryCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649205938692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649205938692 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "binaryCounter " "Elaborating entity \"binaryCounter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1649205938716 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 binaryCounter.v(15) " "Verilog HDL assignment warning at binaryCounter.v(15): truncated value with size 32 to match size of target (4)" {  } { { "binaryCounter.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/binaryCounter/binaryCounter.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649205938717 "|binaryCounter"}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Q\[0\]~reg0 Q\[0\]~reg0_emulated Q\[0\]~1 " "Register \"Q\[0\]~reg0\" is converted into an equivalent circuit using register \"Q\[0\]~reg0_emulated\" and latch \"Q\[0\]~1\"" {  } { { "binaryCounter.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/binaryCounter/binaryCounter.v" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1649205938936 "|binaryCounter|Q[0]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Q\[1\]~reg0 Q\[1\]~reg0_emulated Q\[1\]~6 " "Register \"Q\[1\]~reg0\" is converted into an equivalent circuit using register \"Q\[1\]~reg0_emulated\" and latch \"Q\[1\]~6\"" {  } { { "binaryCounter.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/binaryCounter/binaryCounter.v" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1649205938936 "|binaryCounter|Q[1]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Q\[2\]~reg0 Q\[2\]~reg0_emulated Q\[2\]~11 " "Register \"Q\[2\]~reg0\" is converted into an equivalent circuit using register \"Q\[2\]~reg0_emulated\" and latch \"Q\[2\]~11\"" {  } { { "binaryCounter.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/binaryCounter/binaryCounter.v" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1649205938936 "|binaryCounter|Q[2]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Q\[3\]~reg0 Q\[3\]~reg0_emulated Q\[3\]~16 " "Register \"Q\[3\]~reg0\" is converted into an equivalent circuit using register \"Q\[3\]~reg0_emulated\" and latch \"Q\[3\]~16\"" {  } { { "binaryCounter.v" "" { Text "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/binaryCounter/binaryCounter.v" 15 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1649205938936 "|binaryCounter|Q[3]~reg0"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1649205938936 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1649205938983 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/binaryCounter/output_files/binaryCounter.map.smsg " "Generated suppressed messages file C:/Users/Sho/OneDrive/Desktop/DigitalLogicVerilog/binaryCounter/output_files/binaryCounter.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649205939202 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1649205939265 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649205939265 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "30 " "Implemented 30 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1649205939287 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1649205939287 ""} { "Info" "ICUT_CUT_TM_LCELLS" "19 " "Implemented 19 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1649205939287 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1649205939287 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4817 " "Peak virtual memory: 4817 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1649205939302 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 05 19:45:39 2022 " "Processing ended: Tue Apr 05 19:45:39 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1649205939302 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1649205939302 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1649205939302 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1649205939302 ""}
