# ALU-Verification-using-Systemverilog
ITI Digital IC Verification Graduation Project
This repo includes the ALU design , Verification plan, Testbench and coverage reports

![WhatsApp Image 2023-09-30 at 09 50 31](https://github.com/michealsafwat/ALU-Verification-using-Systemverilog/assets/51376282/d734502a-7d08-4f1c-bdfd-9209d9f07dc8)
