// Seed: 14955001
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  logic id_5;
  ;
  wire id_6;
  wire id_7;
  assign id_6 = id_4;
  wire id_8;
endmodule
module module_1 #(
    parameter id_12 = 32'd28,
    parameter id_5  = 32'd62
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  inout wire id_11;
  output wire id_10;
  input wire id_9;
  output logic [7:0] id_8;
  input wire id_7;
  output wire id_6;
  input wire _id_5;
  output logic [7:0] id_4;
  output wire id_3;
  output wire id_2;
  input logic [7:0] id_1;
  wire _id_12;
  assign id_2 = id_9;
  logic id_13;
  wire [-1  >  id_12 : id_5] id_14;
  module_0 modCall_1 (
      id_11,
      id_3,
      id_3,
      id_13
  );
  tri [1 : 1  ==  -1] id_15;
  assign id_8[1] = id_9 >= id_1[1];
  assign id_4[1] = -1;
  assign id_15   = id_14 < id_7;
  initial begin : LABEL_0
    if ("") $unsigned(71);
    ;
  end
  wire id_16;
  wire id_17, id_18;
  wire [-1 : -1] id_19;
endmodule
