
AVRASM ver. 2.1.30  D:\Mydata\Work\Tan Phat\Bien doi nguon 3 phase\Firmware_2\AC-power-supply_fix\Debug\List\AC_Power_Supply_Fix_Protect.asm Mon Dec 03 12:04:49 2018

D:\Mydata\Work\Tan Phat\Bien doi nguon 3 phase\Firmware_2\AC-power-supply_fix\Debug\List\AC_Power_Supply_Fix_Protect.asm(987): warning: Register r3 already defined by the .DEF directive
D:\Mydata\Work\Tan Phat\Bien doi nguon 3 phase\Firmware_2\AC-power-supply_fix\Debug\List\AC_Power_Supply_Fix_Protect.asm(988): warning: Register r2 already defined by the .DEF directive
D:\Mydata\Work\Tan Phat\Bien doi nguon 3 phase\Firmware_2\AC-power-supply_fix\Debug\List\AC_Power_Supply_Fix_Protect.asm(989): warning: Register r5 already defined by the .DEF directive
D:\Mydata\Work\Tan Phat\Bien doi nguon 3 phase\Firmware_2\AC-power-supply_fix\Debug\List\AC_Power_Supply_Fix_Protect.asm(990): warning: Register r4 already defined by the .DEF directive
D:\Mydata\Work\Tan Phat\Bien doi nguon 3 phase\Firmware_2\AC-power-supply_fix\Debug\List\AC_Power_Supply_Fix_Protect.asm(991): warning: Register r7 already defined by the .DEF directive
D:\Mydata\Work\Tan Phat\Bien doi nguon 3 phase\Firmware_2\AC-power-supply_fix\Debug\List\AC_Power_Supply_Fix_Protect.asm(992): warning: Register r6 already defined by the .DEF directive
D:\Mydata\Work\Tan Phat\Bien doi nguon 3 phase\Firmware_2\AC-power-supply_fix\Debug\List\AC_Power_Supply_Fix_Protect.asm(993): warning: Register r9 already defined by the .DEF directive
D:\Mydata\Work\Tan Phat\Bien doi nguon 3 phase\Firmware_2\AC-power-supply_fix\Debug\List\AC_Power_Supply_Fix_Protect.asm(994): warning: Register r8 already defined by the .DEF directive
D:\Mydata\Work\Tan Phat\Bien doi nguon 3 phase\Firmware_2\AC-power-supply_fix\Debug\List\AC_Power_Supply_Fix_Protect.asm(995): warning: Register r11 already defined by the .DEF directive
D:\Mydata\Work\Tan Phat\Bien doi nguon 3 phase\Firmware_2\AC-power-supply_fix\Debug\List\AC_Power_Supply_Fix_Protect.asm(996): warning: Register r10 already defined by the .DEF directive
D:\Mydata\Work\Tan Phat\Bien doi nguon 3 phase\Firmware_2\AC-power-supply_fix\Debug\List\AC_Power_Supply_Fix_Protect.asm(997): warning: Register r12 already defined by the .DEF directive
D:\Mydata\Work\Tan Phat\Bien doi nguon 3 phase\Firmware_2\AC-power-supply_fix\Debug\List\AC_Power_Supply_Fix_Protect.asm(998): warning: Register r13 already defined by the .DEF directive
                 
                 
                 ;CodeVisionAVR C Compiler V3.12 Advanced
                 ;(C) Copyright 1998-2014 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 
                 ;Build configuration    : Debug
                 ;Chip type              : ATtiny24
                 ;Program type           : Application
                 ;Clock frequency        : 8,000000 MHz
                 ;Memory model           : Tiny
                 ;Optimize for           : Size
                 ;(s)printf features     : int, width
                 ;(s)scanf features      : int, width
                 ;External RAM size      : 0
                 ;Data Stack size        : 32 byte(s)
                 ;Heap size              : 0 byte(s)
                 ;Promote 'char' to 'int': Yes
                 ;'char' is unsigned     : Yes
                 ;8 bit enums            : Yes
                 ;Global 'const' stored in FLASH: Yes
                 ;Enhanced function parameter passing: Yes
                 ;Enhanced core instructions: On
                 ;Automatic register allocation for global variables: On
                 ;Smart register allocation: On
                 
                 	#define _MODEL_TINY_
                 
                 	#pragma AVRPART ADMIN PART_NAME ATtiny24
                 	#pragma AVRPART MEMORY PROG_FLASH 2048
                 	#pragma AVRPART MEMORY EEPROM 128
                 	#pragma AVRPART MEMORY INT_SRAM SIZE 128
                 	#pragma AVRPART MEMORY INT_SRAM START_ADDR 0x60
                 
                 	.LISTMAC
                 	.EQU EERE=0x0
                 	.EQU EEWE=0x1
                 	.EQU EEMWE=0x2
                 	.EQU EECR=0x1C
                 	.EQU EEDR=0x1D
                 	.EQU EEARL=0x1E
                 
                 	.EQU WDTCSR=0x21
                 	.EQU MCUSR=0x34
                 	.EQU MCUCR=0x35
                 	.EQU SPL=0x3D
                 	.EQU SREG=0x3F
                 	.EQU GPIOR0=0x13
                 	.EQU GPIOR1=0x14
                 	.EQU GPIOR2=0x15
                 
                 	.DEF R0X0=R0
                 	.DEF R0X1=R1
                 	.DEF R0X2=R2
                 	.DEF R0X3=R3
                 	.DEF R0X4=R4
                 	.DEF R0X5=R5
                 	.DEF R0X6=R6
                 	.DEF R0X7=R7
                 	.DEF R0X8=R8
                 	.DEF R0X9=R9
                 	.DEF R0XA=R10
                 	.DEF R0XB=R11
                 	.DEF R0XC=R12
                 	.DEF R0XD=R13
                 	.DEF R0XE=R14
                 	.DEF R0XF=R15
                 	.DEF R0X10=R16
                 	.DEF R0X11=R17
                 	.DEF R0X12=R18
                 	.DEF R0X13=R19
                 	.DEF R0X14=R20
                 	.DEF R0X15=R21
                 	.DEF R0X16=R22
                 	.DEF R0X17=R23
                 	.DEF R0X18=R24
                 	.DEF R0X19=R25
                 	.DEF R0X1A=R26
                 	.DEF R0X1B=R27
                 	.DEF R0X1C=R28
                 	.DEF R0X1D=R29
                 	.DEF R0X1E=R30
                 	.DEF R0X1F=R31
                 
                 	.EQU __SRAM_START=0x0060
                 	.EQU __SRAM_END=0x00DF
                 	.EQU __DSTACK_SIZE=0x0020
                 	.EQU __HEAP_SIZE=0x0000
                 	.EQU __CLEAR_SRAM_SIZE=__SRAM_END-__SRAM_START+1
                 
                 	.MACRO __CPD1N
                 	CPI  R30,LOW(@0)
                 	LDI  R26,HIGH(@0)
                 	CPC  R31,R26
                 	LDI  R26,BYTE3(@0)
                 	CPC  R22,R26
                 	LDI  R26,BYTE4(@0)
                 	CPC  R23,R26
                 	.ENDM
                 
                 	.MACRO __CPD2N
                 	CPI  R26,LOW(@0)
                 	LDI  R30,HIGH(@0)
                 	CPC  R27,R30
                 	LDI  R30,BYTE3(@0)
                 	CPC  R24,R30
                 	LDI  R30,BYTE4(@0)
                 	CPC  R25,R30
                 	.ENDM
                 
                 	.MACRO __CPWRR
                 	CP   R@0,R@2
                 	CPC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __CPWRN
                 	CPI  R@0,LOW(@2)
                 	LDI  R30,HIGH(@2)
                 	CPC  R@1,R30
                 	.ENDM
                 
                 	.MACRO __ADDB1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDB2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	SBCI R31,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	SBCI R27,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	SBCI R22,BYTE3(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1N
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	SBCI R22,BYTE3(-@0)
                 	SBCI R23,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __ADDD2N
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	SBCI R24,BYTE3(-@0)
                 	SBCI R25,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __SUBD1N
                 	SUBI R30,LOW(@0)
                 	SBCI R31,HIGH(@0)
                 	SBCI R22,BYTE3(@0)
                 	SBCI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __SUBD2N
                 	SUBI R26,LOW(@0)
                 	SBCI R27,HIGH(@0)
                 	SBCI R24,BYTE3(@0)
                 	SBCI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDBMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ANDWMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ANDI R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ANDD1N
                 	ANDI R30,LOW(@0)
                 	ANDI R31,HIGH(@0)
                 	ANDI R22,BYTE3(@0)
                 	ANDI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDD2N
                 	ANDI R26,LOW(@0)
                 	ANDI R27,HIGH(@0)
                 	ANDI R24,BYTE3(@0)
                 	ANDI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORBMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ORWMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ORI  R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ORD1N
                 	ORI  R30,LOW(@0)
                 	ORI  R31,HIGH(@0)
                 	ORI  R22,BYTE3(@0)
                 	ORI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORD2N
                 	ORI  R26,LOW(@0)
                 	ORI  R27,HIGH(@0)
                 	ORI  R24,BYTE3(@0)
                 	ORI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __DELAY_USB
                 	LDI  R24,LOW(@0)
                 __DELAY_USB_LOOP:
                 	DEC  R24
                 	BRNE __DELAY_USB_LOOP
                 	.ENDM
                 
                 	.MACRO __DELAY_USW
                 	LDI  R24,LOW(@0)
                 	LDI  R25,HIGH(@0)
                 __DELAY_USW_LOOP:
                 	SBIW R24,1
                 	BRNE __DELAY_USW_LOOP
                 	.ENDM
                 
                 	.MACRO __GETD1S
                 	LDD  R30,Y+@0
                 	LDD  R31,Y+@0+1
                 	LDD  R22,Y+@0+2
                 	LDD  R23,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __GETD2S
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	LDD  R24,Y+@0+2
                 	LDD  R25,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __PUTD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R31
                 	STD  Y+@0+2,R22
                 	STD  Y+@0+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTD2S
                 	STD  Y+@0,R26
                 	STD  Y+@0+1,R27
                 	STD  Y+@0+2,R24
                 	STD  Y+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __PUTDZ2
                 	STD  Z+@0,R26
                 	STD  Z+@0+1,R27
                 	STD  Z+@0+2,R24
                 	STD  Z+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __CLRD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R30
                 	STD  Y+@0+2,R30
                 	STD  Y+@0+3,R30
                 	.ENDM
                 
                 	.MACRO __POINTB1MN
                 	LDI  R30,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW1MN
                 	LDI  R30,LOW(@0+(@1))
                 	LDI  R31,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1M
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __POINTW1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	LDI  R22,BYTE3(2*@0+(@1))
                 	LDI  R23,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTB2MN
                 	LDI  R26,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2MN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	LDI  R24,BYTE3(2*@0+(@1))
                 	LDI  R25,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTBRM
                 	LDI  R@0,LOW(@1)
                 	.ENDM
                 
                 	.MACRO __POINTWRM
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __POINTBRMN
                 	LDI  R@0,LOW(@1+(@2))
                 	.ENDM
                 
                 	.MACRO __POINTWRMN
                 	LDI  R@0,LOW(@2+(@3))
                 	LDI  R@1,HIGH(@2+(@3))
                 	.ENDM
                 
                 	.MACRO __POINTWRFN
                 	LDI  R@0,LOW(@2*2+(@3))
                 	LDI  R@1,HIGH(@2*2+(@3))
                 	.ENDM
                 
                 	.MACRO __GETD1N
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETD2N
                 	LDI  R26,LOW(@0)
                 	LDI  R27,HIGH(@0)
                 	LDI  R24,BYTE3(@0)
                 	LDI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETB1MN
                 	LDS  R30,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETB1HMN
                 	LDS  R31,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	LDS  R22,@0+(@1)+2
                 	LDS  R23,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __GETBRMN
                 	LDS  R@0,@1+(@2)
                 	.ENDM
                 
                 	.MACRO __GETWRMN
                 	LDS  R@0,@2+(@3)
                 	LDS  R@1,@2+(@3)+1
                 	.ENDM
                 
                 	.MACRO __GETWRZ
                 	LDD  R@0,Z+@2
                 	LDD  R@1,Z+@2+1
                 	.ENDM
                 
                 	.MACRO __GETD2Z
                 	LDD  R26,Z+@0
                 	LDD  R27,Z+@0+1
                 	LDD  R24,Z+@0+2
                 	LDD  R25,Z+@0+3
                 	.ENDM
                 
                 	.MACRO __GETB2MN
                 	LDS  R26,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	LDS  R24,@0+(@1)+2
                 	LDS  R25,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __PUTB1MN
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __PUTW1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	STS  @0+(@1)+2,R22
                 	STS  @0+(@1)+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTB1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	RCALL __EEPROMWRB
                 	.ENDM
                 
                 	.MACRO __PUTW1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	RCALL __EEPROMWRW
                 	.ENDM
                 
                 	.MACRO __PUTD1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	RCALL __EEPROMWRD
                 	.ENDM
                 
                 	.MACRO __PUTBR0MN
                 	STS  @0+(@1),R0
                 	.ENDM
                 
                 	.MACRO __PUTBMRN
                 	STS  @0+(@1),R@2
                 	.ENDM
                 
                 	.MACRO __PUTWMRN
                 	STS  @0+(@1),R@2
                 	STS  @0+(@1)+1,R@3
                 	.ENDM
                 
                 	.MACRO __PUTBZR
                 	STD  Z+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWZR
                 	STD  Z+@2,R@0
                 	STD  Z+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __GETW1R
                 	MOV  R30,R@0
                 	MOV  R31,R@1
                 	.ENDM
                 
                 	.MACRO __GETW2R
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	.ENDM
                 
                 	.MACRO __GETWRN
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __PUTW1R
                 	MOV  R@0,R30
                 	MOV  R@1,R31
                 	.ENDM
                 
                 	.MACRO __PUTW2R
                 	MOV  R@0,R26
                 	MOV  R@1,R27
                 	.ENDM
                 
                 	.MACRO __ADDWRN
                 	SUBI R@0,LOW(-@2)
                 	SBCI R@1,HIGH(-@2)
                 	.ENDM
                 
                 	.MACRO __ADDWRR
                 	ADD  R@0,R@2
                 	ADC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __SUBWRN
                 	SUBI R@0,LOW(@2)
                 	SBCI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __SUBWRR
                 	SUB  R@0,R@2
                 	SBC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ANDWRN
                 	ANDI R@0,LOW(@2)
                 	ANDI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ANDWRR
                 	AND  R@0,R@2
                 	AND  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ORWRN
                 	ORI  R@0,LOW(@2)
                 	ORI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ORWRR
                 	OR   R@0,R@2
                 	OR   R@1,R@3
                 	.ENDM
                 
                 	.MACRO __EORWRR
                 	EOR  R@0,R@2
                 	EOR  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __GETWRS
                 	LDD  R@0,Y+@2
                 	LDD  R@1,Y+@2+1
                 	.ENDM
                 
                 	.MACRO __PUTBSR
                 	STD  Y+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSR
                 	STD  Y+@2,R@0
                 	STD  Y+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __MOVEWRR
                 	MOV  R@0,R@2
                 	MOV  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __INWR
                 	IN   R@0,@2
                 	IN   R@1,@2+1
                 	.ENDM
                 
                 	.MACRO __OUTWR
                 	OUT  @2+1,R@1
                 	OUT  @2,R@0
                 	.ENDM
                 
                 	.MACRO __CALL1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	RCALL __GETW1PF
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EN
                 	PUSH R26
                 	PUSH R27
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	RCALL __EEPROMRDW
                 	POP  R27
                 	POP  R26
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EX
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	RCALL __EEPROMRDD
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __GETW1STACK
                 	IN   R30,SPL
                 	IN   R31,SPH
                 	ADIW R30,@0+1
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1STACK
                 	IN   R30,SPL
                 	IN   R31,SPH
                 	ADIW R30,@0+1
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __NBST
                 	BST  R@0,@1
                 	IN   R30,SREG
                 	LDI  R31,0x40
                 	EOR  R30,R31
                 	OUT  SREG,R30
                 	.ENDM
                 
                 
                 	.MACRO __PUTB1SN
                 	LDD  R26,Y+@0
                 	SUBI R26,-@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SN
                 	LDD  R26,Y+@0
                 	SUBI R26,-@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SN
                 	LDD  R26,Y+@0
                 	SUBI R26,-@1
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNS
                 	LDD  R26,Y+@0
                 	SUBI R26,-@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNS
                 	LDD  R26,Y+@0
                 	SUBI R26,-@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNS
                 	LDD  R26,Y+@0
                 	SUBI R26,-@1
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RN
                 	MOV  R26,R@0
                 	SUBI R26,-@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RN
                 	MOV  R26,R@0
                 	SUBI R26,-@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RN
                 	MOV  R26,R@0
                 	SUBI R26,-@1
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RNS
                 	MOV  R26,R@0
                 	SUBI R26,-@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RNS
                 	MOV  R26,R@0
                 	SUBI R26,-@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RNS
                 	MOV  R26,R@0
                 	SUBI R26,-@1
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMN
                 	LDS  R26,@0
                 	SUBI R26,-@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMN
                 	LDS  R26,@0
                 	SUBI R26,-@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMN
                 	LDS  R26,@0
                 	SUBI R26,-@1
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMNS
                 	LDS  R26,@0
                 	SUBI R26,-@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMNS
                 	LDS  R26,@0
                 	SUBI R26,-@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMNS
                 	LDS  R26,@0
                 	SUBI R26,-@1
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __GETB1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R30,Z
                 	.ENDM
                 
                 	.MACRO __GETB1HSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	.ENDM
                 
                 	.MACRO __GETW1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z+
                 	LD   R23,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __GETB2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R26,X
                 	.ENDM
                 
                 	.MACRO __GETW2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	.ENDM
                 
                 	.MACRO __GETD2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R1,X+
                 	LD   R24,X+
                 	LD   R25,X
                 	MOVW R26,R0
                 	.ENDM
                 
                 	.MACRO __GETBRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	LD   R@0,Z
                 	.ENDM
                 
                 	.MACRO __GETWRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	LD   R@0,Z+
                 	LD   R@1,Z
                 	.ENDM
                 
                 	.MACRO __GETBRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	LD   R@0,X
                 	.ENDM
                 
                 	.MACRO __GETWRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	LD   R@0,X+
                 	LD   R@1,X
                 	.ENDM
                 
                 	.MACRO __LSLW8SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	CLR  R30
                 	.ENDM
                 
                 	.MACRO __PUTB1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __CLRW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __CLRD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTB2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z,R26
                 	.ENDM
                 
                 	.MACRO __PUTW2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z,R27
                 	.ENDM
                 
                 	.MACRO __PUTD2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z+,R27
                 	ST   Z+,R24
                 	ST   Z,R25
                 	.ENDM
                 
                 	.MACRO __PUTBSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	ST   Z,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	ST   Z+,R@0
                 	ST   Z,R@1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 ;NAME DEFINITIONS FOR GLOBAL VARIABLES ALLOCATED TO REGISTERS
                 	.DEF _Uc_Positive_24_Over=R3
                 	.DEF _Uc_Positive_24_Under=R2
                 	.DEF _Uc_Positive_12_Over=R5
                 	.DEF _Uc_Positive_12_Under=R4
                 	.DEF _Uc_Positive_6_Over=R7
                 	.DEF _Uc_Positive_6_Under=R6
                 	.DEF _Uc_Negative_12_Over=R9
                 	.DEF _Uc_Negative_12_Under=R8
                 	.DEF _Uc_Negative_6_Over=R11
                 	.DEF _Uc_Negative_6_Under=R10
                 	.DEF _Uint_Warning_Count=R12
                 	.DEF _Uint_Warning_Count_msb=R13
                 
                 ;GPIOR0-GPIOR2 INITIALIZATION VALUES
                 	.EQU __GPIOR0_INIT=0x00
                 	.EQU __GPIOR1_INIT=0x00
                 	.EQU __GPIOR2_INIT=0x00
                 
                 	.CSEG
                 	.ORG 0x00
                 
                 ;START OF CODE MARKER
                 __START_OF_CODE:
                 
                 ;INTERRUPT VECTORS
000000 c01a      	RJMP __RESET
000001 cffe      	RJMP 0x00
000002 cffd      	RJMP 0x00
000003 cffc      	RJMP 0x00
000004 cffb      	RJMP 0x00
000005 cffa      	RJMP 0x00
000006 cff9      	RJMP 0x00
000007 cff8      	RJMP 0x00
000008 cff7      	RJMP 0x00
000009 cff6      	RJMP 0x00
00000a cff5      	RJMP 0x00
00000b cff4      	RJMP 0x00
00000c cff3      	RJMP 0x00
00000d cff2      	RJMP 0x00
00000e cff1      	RJMP 0x00
00000f cff0      	RJMP 0x00
000010 cfef      	RJMP 0x00
                 
                 ;GLOBAL REGISTER VARIABLES INITIALIZATION
                 __REG_VARS:
000011 0000
000012 0000      	.DB  0x0,0x0,0x0,0x0
000013 0000
000014 0000      	.DB  0x0,0x0,0x0,0x0
000015 0000
000016 0190      	.DB  0x0,0x0,0x90,0x1
                 
                 
                 __GLOBAL_INI_TBL:
000017 000c      	.DW  0x0C
000018 0002      	.DW  0x02
000019 0022      	.DW  __REG_VARS*2
                 
                 _0xFFFFFFFF:
00001a 0000      	.DW  0
                 
                 #define __GLOBAL_INI_TBL_PRESENT 1
                 
                 __RESET:
00001b 94f8      	CLI
00001c 27ee      	CLR  R30
00001d bbec      	OUT  EECR,R30
00001e bfe5      	OUT  MCUCR,R30
                 
                 ;CLEAR R2-R14
00001f e08d      	LDI  R24,(14-2)+1
000020 e0a2      	LDI  R26,2
                 __CLEAR_REG:
000021 93ed      	ST   X+,R30
000022 958a      	DEC  R24
000023 f7e9      	BRNE __CLEAR_REG
                 
                 ;CLEAR SRAM
000024 e880      	LDI  R24,__CLEAR_SRAM_SIZE
000025 e6a0      	LDI  R26,__SRAM_START
                 __CLEAR_SRAM:
000026 93ed      	ST   X+,R30
000027 958a      	DEC  R24
000028 f7e9      	BRNE __CLEAR_SRAM
                 
                 ;GLOBAL VARIABLES INITIALIZATION
000029 e2ee      	LDI  R30,LOW(__GLOBAL_INI_TBL*2)
00002a e0f0      	LDI  R31,HIGH(__GLOBAL_INI_TBL*2)
                 __GLOBAL_INI_NEXT:
00002b 9185      	LPM  R24,Z+
00002c 9195      	LPM  R25,Z+
00002d 9700      	SBIW R24,0
00002e f061      	BREQ __GLOBAL_INI_END
00002f 91a5      	LPM  R26,Z+
000030 91b5      	LPM  R27,Z+
000031 9005      	LPM  R0,Z+
000032 9015      	LPM  R1,Z+
000033 01bf      	MOVW R22,R30
000034 01f0      	MOVW R30,R0
                 __GLOBAL_INI_LOOP:
000035 9005      	LPM  R0,Z+
000036 920d      	ST   X+,R0
000037 9701      	SBIW R24,1
000038 f7e1      	BRNE __GLOBAL_INI_LOOP
000039 01fb      	MOVW R30,R22
00003a cff0      	RJMP __GLOBAL_INI_NEXT
                 __GLOBAL_INI_END:
                 
                 ;GPIOR0-GPIOR2 INITIALIZATION
00003b e0e0      	LDI  R30,__GPIOR0_INIT
00003c bbe3      	OUT  GPIOR0,R30
                 	;__GPIOR1_INIT = __GPIOR0_INIT
00003d bbe4      	OUT  GPIOR1,R30
                 	;__GPIOR2_INIT = __GPIOR0_INIT
00003e bbe5      	OUT  GPIOR2,R30
                 
                 ;HARDWARE STACK POINTER INITIALIZATION
00003f edef      	LDI  R30,LOW(__SRAM_END-__HEAP_SIZE)
000040 bfed      	OUT  SPL,R30
                 
                 ;DATA STACK POINTER INITIALIZATION
000041 e8c0      	LDI  R28,LOW(__SRAM_START+__DSTACK_SIZE)
                 
000042 c0ae      	RJMP _main
                 
                 	.ESEG
                 	.ORG 0
                 
                 	.DSEG
                 	.ORG 0x80
                 
                 	.CSEG
                 ;/*******************************************************
                 ;This program was created by the
                 ;CodeWizardAVR V3.12 Advanced
                 ;Automatic Program Generator
                 ;� Copyright 1998-2014 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 ;
                 ;Project : AC_Power_Supply_Fix_Protect
                 ;Version : 1.0
                 ;Date    : 11/28/2018
                 ;Author  :
                 ;Company :
                 ;Comments:
                 ;Bao ve nguon AC 6VAC/1A, 12VAC/1A, 24VAC/6A
                 ;Phat canh bao va bao ve nguon khi dong dien vuot 20%
                 ;
                 ;Chip type               : ATtiny24
                 ;AVR Core Clock frequency: 8.000000 MHz
                 ;Memory model            : Tiny
                 ;External RAM size       : 0
                 ;Data Stack size         : 32
                 ;*******************************************************/
                 ;
                 ;#include <tiny24.h>
                 	#ifndef __SLEEP_DEFINED__
                 	#define __SLEEP_DEFINED__
                 	.EQU __se_bit=0x20
                 	.EQU __sm_mask=0x18
                 	.EQU __sm_adc_noise_red=0x08
                 	.EQU __sm_powerdown=0x10
                 	.EQU __sm_standby=0x18
                 	.SET power_ctrl_reg=mcucr
                 	#endif
                 ;
                 ;#include <delay.h>
                 ;
                 ;
                 ;#define ADC_POSITIVE_24 1
                 ;#define ADC_POSITIVE_12 2
                 ;#define ADC_POSITIVE_6  3
                 ;#define ADC_NEGATIVE_6  4
                 ;#define ADC_NEGATIVE_12 5
                 ;#define ADC_SET 7
                 ;
                 ;#define CONTROL_24  PORTB.0
                 ;#define CONTROL_UNDER_24    PORTB.2
                 ;#define CONTROL_BUZZER  PORTB.1
                 ;
                 ;#define CONTROL_24_ON   CONTROL_24 = 0
                 ;#define CONTROL_24_OFF  CONTROL_24 = 1
                 ;
                 ;#define CONTROL_UNDER_24_ON     CONTROL_UNDER_24 = 0
                 ;#define CONTROL_UNDER_24_OFF    CONTROL_UNDER_24 = 1
                 ;
                 ;#define CONTROL_BUZZER_ON   CONTROL_BUZZER = 1
                 ;#define CONTROL_BUZZER_OFF  CONTROL_BUZZER = 0
                 ;
                 ;#define ADC_POSITIVE_24_SET_OVER   300
                 ;#define ADC_POSITIVE_12_SET_OVER   50
                 ;#define ADC_POSITIVE_6_SET_OVER    52
                 ;#define ADC_NEGATIVE_6_SET_OVER    52
                 ;#define ADC_NEGATIVE_12_SET_OVER   52
                 ;
                 ;#define TIME_WARNING    400
                 ;#define TIME_BUZZER     50
                 ;
                 ;bit Bit_Positive_24_Warning = 0;
                 ;bit Bit_Positive_12_Warning = 0;
                 ;bit Bit_Positive_6_Warning = 0;
                 ;bit Bit_Negative_12_Warning = 0;
                 ;bit Bit_Negative_6_Warning = 0;
                 ;
                 ;unsigned char   Uc_Positive_24_Over = 0;
                 ;unsigned char   Uc_Positive_24_Under = 0;
                 ;
                 ;unsigned char   Uc_Positive_12_Over = 0;
                 ;unsigned char   Uc_Positive_12_Under = 0;
                 ;
                 ;unsigned char   Uc_Positive_6_Over = 0;
                 ;unsigned char   Uc_Positive_6_Under = 0;
                 ;
                 ;unsigned char   Uc_Negative_12_Over = 0;
                 ;unsigned char   Uc_Negative_12_Under = 0;
                 ;
                 ;unsigned char   Uc_Negative_6_Over = 0;
                 ;unsigned char   Uc_Negative_6_Under = 0;
                 ;
                 ;unsigned int    Uint_Warning_Count = TIME_WARNING;
                 ;
                 ;// Declare your global variables here
                 ;
                 ;// // Voltage Reference: AVCC pin
                 ;// #define ADC_VREF_TYPE ((0<<REFS1) | (0<<REFS0))
                 ;
                 ;// // Read the AD conversion result
                 ;// unsigned int read_adc(unsigned char adc_input)
                 ;// {
                 ;//     ADMUX=(adc_input & 0x3f) | ADC_VREF_TYPE;
                 ;//     // Delay needed for the stabilization of the ADC input voltage
                 ;//     delay_us(10);
                 ;//     // Start the AD conversion
                 ;//     ADCSRA|=(1<<ADSC);
                 ;//     // Wait for the AD conversion to complete
                 ;//     while ((ADCSRA & (1<<ADIF))==0);
                 ;//     ADCSRA|=(1<<ADIF);
                 ;//     return ADCW;
                 ;// }
                 ;
                 ;// Voltage Reference: 1.1V, AREF discon.
                 ;#define ADC_VREF_TYPE ((1<<REFS1) | (0<<REFS0))
                 ;
                 ;// Read the AD conversion result
                 ;unsigned int read_adc(unsigned char adc_input)
                 ; 0000 0069 {
                 
                 	.CSEG
                 _read_adc:
                 ; .FSTART _read_adc
                 ; 0000 006A ADMUX=(adc_input & 0x3f) | ADC_VREF_TYPE;
000043 93aa      	ST   -Y,R26
                 ;	adc_input -> Y+0
000044 81e8      	LD   R30,Y
000045 73ef      	ANDI R30,LOW(0x3F)
000046 68e0      	ORI  R30,0x80
000047 b9e7      	OUT  0x7,R30
                 ; 0000 006B // Delay needed for the stabilization of the ADC input voltage
                 ; 0000 006C delay_us(10);
                +
000048 e18b     +LDI R24 , LOW ( 27 )
                +__DELAY_USB_LOOP :
000049 958a     +DEC R24
00004a f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 27
                 ; 0000 006D // Start the AD conversion
                 ; 0000 006E ADCSRA|=(1<<ADSC);
00004b 9a36      	SBI  0x6,6
                 ; 0000 006F // Wait for the AD conversion to complete
                 ; 0000 0070 while ((ADCSRA & (1<<ADIF))==0);
                 _0x3:
00004c 9b34      	SBIS 0x6,4
00004d cffe      	RJMP _0x3
                 ; 0000 0071 ADCSRA|=(1<<ADIF);
00004e 9a34      	SBI  0x6,4
                 ; 0000 0072 return ADCW;
00004f b1e4      	IN   R30,0x4
000050 b1f5      	IN   R31,0x4+1
000051 9621      	ADIW R28,1
000052 9508      	RET
                 ; 0000 0073 }
                 ; .FEND
                 ;
                 ;void    PROTECT(void)
                 ; 0000 0076 {
                 _PROTECT:
                 ; .FSTART _PROTECT
                 ; 0000 0077     unsigned int Uint_ADC_value;
                 ; 0000 0078     unsigned int Uint_ADC_set_value;
                 ; 0000 0079 
                 ; 0000 007A     Uint_ADC_value = read_adc(ADC_POSITIVE_24);
000053 d0fd      	RCALL __SAVELOCR4
                 ;	Uint_ADC_value -> R16,R17
                 ;	Uint_ADC_set_value -> R18,R19
000054 e0a1      	LDI  R26,LOW(1)
000055 d0cf      	RCALL SUBOPT_0x0
                 ; 0000 007B     if(Uint_ADC_value > ADC_POSITIVE_24_SET_OVER)
                +
000056 320d     +CPI R16 , LOW ( 301 )
000057 e0e1     +LDI R30 , HIGH ( 301 )
000058 071e     +CPC R17 , R30
                 	__CPWRN 16,17,301
000059 f048      	BRLO _0x6
                 ; 0000 007C     {
                 ; 0000 007D         Uc_Positive_24_Over++;
00005a 9433      	INC  R3
                 ; 0000 007E         if(Uc_Positive_24_Over > 10)
00005b e0ea      	LDI  R30,LOW(10)
00005c 15e3      	CP   R30,R3
00005d f420      	BRSH _0x7
                 ; 0000 007F         {
                 ; 0000 0080             Uc_Positive_24_Over = 11;
00005e e0eb      	LDI  R30,LOW(11)
00005f 2e3e      	MOV  R3,R30
                 ; 0000 0081             Uc_Positive_24_Under = 0;
000060 2422      	CLR  R2
                 ; 0000 0082             Bit_Positive_24_Warning = 1;
000061 9a98      	SBI  0x13,0
                 ; 0000 0083         }
                 ; 0000 0084     }
                 _0x7:
                 ; 0000 0085     else
000062 c008      	RJMP _0xA
                 _0x6:
                 ; 0000 0086     {
                 ; 0000 0087         Uc_Positive_24_Under++;
000063 9423      	INC  R2
                 ; 0000 0088         if(Uc_Positive_24_Under > 10)
000064 e0ea      	LDI  R30,LOW(10)
000065 15e2      	CP   R30,R2
000066 f420      	BRSH _0xB
                 ; 0000 0089         {
                 ; 0000 008A             Uc_Positive_24_Under = 11;
000067 e0eb      	LDI  R30,LOW(11)
000068 2e2e      	MOV  R2,R30
                 ; 0000 008B             Uc_Positive_24_Over = 0;
000069 2433      	CLR  R3
                 ; 0000 008C             Bit_Positive_24_Warning = 0;
00006a 9898      	CBI  0x13,0
                 ; 0000 008D         }
                 ; 0000 008E     }
                 _0xB:
                 _0xA:
                 ; 0000 008F 
                 ; 0000 0090     Uint_ADC_value = read_adc(ADC_POSITIVE_12);
00006b e0a2      	LDI  R26,LOW(2)
00006c d0b8      	RCALL SUBOPT_0x0
                 ; 0000 0091     if(Uint_ADC_value > ADC_POSITIVE_12_SET_OVER)
                +
00006d 3303     +CPI R16 , LOW ( 51 )
00006e e0e0     +LDI R30 , HIGH ( 51 )
00006f 071e     +CPC R17 , R30
                 	__CPWRN 16,17,51
000070 f048      	BRLO _0xE
                 ; 0000 0092     {
                 ; 0000 0093         Uc_Positive_12_Over++;
000071 9453      	INC  R5
                 ; 0000 0094         if(Uc_Positive_12_Over > 10)
000072 e0ea      	LDI  R30,LOW(10)
000073 15e5      	CP   R30,R5
000074 f420      	BRSH _0xF
                 ; 0000 0095         {
                 ; 0000 0096             Uc_Positive_12_Over = 11;
000075 e0eb      	LDI  R30,LOW(11)
000076 2e5e      	MOV  R5,R30
                 ; 0000 0097             Uc_Positive_12_Under = 0;
000077 2444      	CLR  R4
                 ; 0000 0098             Bit_Positive_12_Warning = 1;
000078 9a99      	SBI  0x13,1
                 ; 0000 0099         }
                 ; 0000 009A     }
                 _0xF:
                 ; 0000 009B     else
000079 c008      	RJMP _0x12
                 _0xE:
                 ; 0000 009C     {
                 ; 0000 009D         Uc_Positive_12_Under++;
00007a 9443      	INC  R4
                 ; 0000 009E         if(Uc_Positive_12_Under > 10)
00007b e0ea      	LDI  R30,LOW(10)
00007c 15e4      	CP   R30,R4
00007d f420      	BRSH _0x13
                 ; 0000 009F         {
                 ; 0000 00A0             Uc_Positive_12_Under = 11;
00007e e0eb      	LDI  R30,LOW(11)
00007f 2e4e      	MOV  R4,R30
                 ; 0000 00A1             Uc_Positive_12_Over = 0;
000080 2455      	CLR  R5
                 ; 0000 00A2             Bit_Positive_12_Warning = 0;
000081 9899      	CBI  0x13,1
                 ; 0000 00A3         }
                 ; 0000 00A4     }
                 _0x13:
                 _0x12:
                 ; 0000 00A5 
                 ; 0000 00A6     Uint_ADC_value = read_adc(ADC_POSITIVE_6);
000082 e0a3      	LDI  R26,LOW(3)
000083 d0a1      	RCALL SUBOPT_0x0
                 ; 0000 00A7     if(Uint_ADC_value > ADC_POSITIVE_6_SET_OVER)
000084 d0a3      	RCALL SUBOPT_0x1
000085 f048      	BRLO _0x16
                 ; 0000 00A8     {
                 ; 0000 00A9         Uc_Positive_6_Over++;
000086 9473      	INC  R7
                 ; 0000 00AA         if(Uc_Positive_6_Over > 10)
000087 e0ea      	LDI  R30,LOW(10)
000088 15e7      	CP   R30,R7
000089 f420      	BRSH _0x17
                 ; 0000 00AB         {
                 ; 0000 00AC             Uc_Positive_6_Over = 11;
00008a e0eb      	LDI  R30,LOW(11)
00008b 2e7e      	MOV  R7,R30
                 ; 0000 00AD             Uc_Positive_6_Under = 0;
00008c 2466      	CLR  R6
                 ; 0000 00AE             Bit_Positive_6_Warning = 1;
00008d 9a9a      	SBI  0x13,2
                 ; 0000 00AF         }
                 ; 0000 00B0     }
                 _0x17:
                 ; 0000 00B1     else
00008e c008      	RJMP _0x1A
                 _0x16:
                 ; 0000 00B2     {
                 ; 0000 00B3         Uc_Positive_6_Under++;
00008f 9463      	INC  R6
                 ; 0000 00B4         if(Uc_Positive_6_Under > 10)
000090 e0ea      	LDI  R30,LOW(10)
000091 15e6      	CP   R30,R6
000092 f420      	BRSH _0x1B
                 ; 0000 00B5         {
                 ; 0000 00B6             Uc_Positive_6_Under = 11;
000093 e0eb      	LDI  R30,LOW(11)
000094 2e6e      	MOV  R6,R30
                 ; 0000 00B7             Uc_Positive_6_Over = 0;
000095 2477      	CLR  R7
                 ; 0000 00B8             Bit_Positive_6_Warning = 0;
000096 989a      	CBI  0x13,2
                 ; 0000 00B9         }
                 ; 0000 00BA     }
                 _0x1B:
                 _0x1A:
                 ; 0000 00BB 
                 ; 0000 00BC 
                 ; 0000 00BD     Uint_ADC_value = read_adc(ADC_NEGATIVE_12);
000097 e0a5      	LDI  R26,LOW(5)
000098 d08c      	RCALL SUBOPT_0x0
                 ; 0000 00BE     if(Uint_ADC_value > ADC_NEGATIVE_12_SET_OVER)
000099 d08e      	RCALL SUBOPT_0x1
00009a f048      	BRLO _0x1E
                 ; 0000 00BF     {
                 ; 0000 00C0         Uc_Negative_12_Over++;
00009b 9493      	INC  R9
                 ; 0000 00C1         if(Uc_Negative_12_Over > 10)
00009c e0ea      	LDI  R30,LOW(10)
00009d 15e9      	CP   R30,R9
00009e f420      	BRSH _0x1F
                 ; 0000 00C2         {
                 ; 0000 00C3             Uc_Negative_12_Over = 11;
00009f e0eb      	LDI  R30,LOW(11)
0000a0 2e9e      	MOV  R9,R30
                 ; 0000 00C4             Uc_Negative_12_Under = 0;
0000a1 2488      	CLR  R8
                 ; 0000 00C5             Bit_Negative_12_Warning = 1;
0000a2 9a9b      	SBI  0x13,3
                 ; 0000 00C6         }
                 ; 0000 00C7     }
                 _0x1F:
                 ; 0000 00C8     else
0000a3 c008      	RJMP _0x22
                 _0x1E:
                 ; 0000 00C9     {
                 ; 0000 00CA         Uc_Negative_12_Under++;
0000a4 9483      	INC  R8
                 ; 0000 00CB         if(Uc_Negative_12_Under > 10)
0000a5 e0ea      	LDI  R30,LOW(10)
0000a6 15e8      	CP   R30,R8
0000a7 f420      	BRSH _0x23
                 ; 0000 00CC         {
                 ; 0000 00CD             Uc_Negative_12_Under = 11;
0000a8 e0eb      	LDI  R30,LOW(11)
0000a9 2e8e      	MOV  R8,R30
                 ; 0000 00CE             Uc_Negative_12_Over = 0;
0000aa 2499      	CLR  R9
                 ; 0000 00CF             Bit_Negative_12_Warning = 0;
0000ab 989b      	CBI  0x13,3
                 ; 0000 00D0         }
                 ; 0000 00D1     }
                 _0x23:
                 _0x22:
                 ; 0000 00D2 
                 ; 0000 00D3 
                 ; 0000 00D4     Uint_ADC_value = read_adc(ADC_NEGATIVE_6);
0000ac e0a4      	LDI  R26,LOW(4)
0000ad d077      	RCALL SUBOPT_0x0
                 ; 0000 00D5     if(Uint_ADC_value > ADC_NEGATIVE_6_SET_OVER)
0000ae d079      	RCALL SUBOPT_0x1
0000af f048      	BRLO _0x26
                 ; 0000 00D6     {
                 ; 0000 00D7         Uc_Negative_6_Over++;
0000b0 94b3      	INC  R11
                 ; 0000 00D8         if(Uc_Negative_6_Over > 10)
0000b1 e0ea      	LDI  R30,LOW(10)
0000b2 15eb      	CP   R30,R11
0000b3 f420      	BRSH _0x27
                 ; 0000 00D9         {
                 ; 0000 00DA             Uc_Negative_6_Over = 11;
0000b4 e0eb      	LDI  R30,LOW(11)
0000b5 2ebe      	MOV  R11,R30
                 ; 0000 00DB             Uc_Negative_6_Under = 0;
0000b6 24aa      	CLR  R10
                 ; 0000 00DC             Bit_Negative_6_Warning = 1;
0000b7 9a9c      	SBI  0x13,4
                 ; 0000 00DD         }
                 ; 0000 00DE     }
                 _0x27:
                 ; 0000 00DF     else
0000b8 c008      	RJMP _0x2A
                 _0x26:
                 ; 0000 00E0     {
                 ; 0000 00E1         Uc_Negative_6_Under++;
0000b9 94a3      	INC  R10
                 ; 0000 00E2         if(Uc_Negative_6_Under > 10)
0000ba e0ea      	LDI  R30,LOW(10)
0000bb 15ea      	CP   R30,R10
0000bc f420      	BRSH _0x2B
                 ; 0000 00E3         {
                 ; 0000 00E4             Uc_Negative_6_Under = 11;
0000bd e0eb      	LDI  R30,LOW(11)
0000be 2eae      	MOV  R10,R30
                 ; 0000 00E5             Uc_Negative_6_Over = 0;
0000bf 24bb      	CLR  R11
                 ; 0000 00E6             Bit_Negative_6_Warning = 0;
0000c0 989c      	CBI  0x13,4
                 ; 0000 00E7         }
                 ; 0000 00E8     }
                 _0x2B:
                 _0x2A:
                 ; 0000 00E9 
                 ; 0000 00EA     if(Bit_Negative_6_Warning || Bit_Negative_12_Warning || Bit_Positive_12_Warning || Bit_Positive_6_Warning)
0000c1 999c      	SBIC 0x13,4
0000c2 c006      	RJMP _0x2F
0000c3 999b      	SBIC 0x13,3
0000c4 c004      	RJMP _0x2F
0000c5 9999      	SBIC 0x13,1
0000c6 c002      	RJMP _0x2F
0000c7 9b9a      	SBIS 0x13,2
0000c8 c004      	RJMP _0x2E
                 _0x2F:
                 ; 0000 00EB     {
                 ; 0000 00EC         CONTROL_UNDER_24_OFF;
0000c9 9ac2      	SBI  0x18,2
                 ; 0000 00ED         Uint_Warning_Count = 0;
0000ca 24cc      	CLR  R12
0000cb 24dd      	CLR  R13
                 ; 0000 00EE     }
                 ; 0000 00EF     else if(Uint_Warning_Count >= TIME_WARNING)
0000cc c003      	RJMP _0x33
                 _0x2E:
0000cd d05e      	RCALL SUBOPT_0x2
0000ce f008      	BRLO _0x34
                 ; 0000 00F0     {
                 ; 0000 00F1         CONTROL_UNDER_24_ON;
0000cf 98c2      	CBI  0x18,2
                 ; 0000 00F2     }
                 ; 0000 00F3 
                 ; 0000 00F4     if(Bit_Positive_24_Warning)
                 _0x34:
                 _0x33:
0000d0 9b98      	SBIS 0x13,0
0000d1 c004      	RJMP _0x37
                 ; 0000 00F5     {
                 ; 0000 00F6         CONTROL_24_OFF;
0000d2 9ac0      	SBI  0x18,0
                 ; 0000 00F7         Uint_Warning_Count = 0;
0000d3 24cc      	CLR  R12
0000d4 24dd      	CLR  R13
                 ; 0000 00F8     }
                 ; 0000 00F9     else if(Uint_Warning_Count >= TIME_WARNING)
0000d5 c003      	RJMP _0x3A
                 _0x37:
0000d6 d055      	RCALL SUBOPT_0x2
0000d7 f008      	BRLO _0x3B
                 ; 0000 00FA     {
                 ; 0000 00FB         CONTROL_24_ON;
0000d8 98c0      	CBI  0x18,0
                 ; 0000 00FC     }
                 ; 0000 00FD 
                 ; 0000 00FE      if(Uint_Warning_Count < TIME_WARNING)
                 _0x3B:
                 _0x3A:
0000d9 d052      	RCALL SUBOPT_0x2
0000da f478      	BRSH _0x3E
                 ; 0000 00FF      {
                 ; 0000 0100 
                 ; 0000 0101         if(Uint_Warning_Count % TIME_BUZZER == 0)   CONTROL_BUZZER = !CONTROL_BUZZER;
0000db 01d6      	MOVW R26,R12
0000dc e3e2      	LDI  R30,LOW(50)
0000dd e0f0      	LDI  R31,HIGH(50)
0000de d06f      	RCALL __MODW21U
0000df 9730      	SBIW R30,0
0000e0 f429      	BRNE _0x3F
0000e1 9bc1      	SBIS 0x18,1
0000e2 c002      	RJMP _0x40
0000e3 98c1      	CBI  0x18,1
0000e4 c001      	RJMP _0x41
                 _0x40:
0000e5 9ac1      	SBI  0x18,1
                 _0x41:
                 ; 0000 0102         Uint_Warning_Count++;
                 _0x3F:
0000e6 01f6      	MOVW R30,R12
0000e7 9631      	ADIW R30,1
0000e8 016f      	MOVW R12,R30
                 ; 0000 0103      }
                 ; 0000 0104      else
0000e9 c001      	RJMP _0x42
                 _0x3E:
                 ; 0000 0105      {
                 ; 0000 0106         CONTROL_BUZZER_OFF;
0000ea 98c1      	CBI  0x18,1
                 ; 0000 0107      }
                 _0x42:
                 ; 0000 0108      delay_ms(10);
0000eb e0aa      	LDI  R26,LOW(10)
0000ec e0b0      	LDI  R27,0
0000ed d043      	RCALL _delay_ms
                 ; 0000 0109 }
0000ee d067      	RCALL __LOADLOCR4
0000ef 9624      	ADIW R28,4
0000f0 9508      	RET
                 ; .FEND
                 ;
                 ;void main(void)
                 ; 0000 010C {
                 _main:
                 ; .FSTART _main
                 ; 0000 010D // Declare your local variables here
                 ; 0000 010E 
                 ; 0000 010F // Crystal Oscillator division factor: 1
                 ; 0000 0110 #pragma optsize-
                 ; 0000 0111 CLKPR=(1<<CLKPCE);
0000f1 e8e0      	LDI  R30,LOW(128)
0000f2 bde6      	OUT  0x26,R30
                 ; 0000 0112 CLKPR=(0<<CLKPCE) | (0<<CLKPS3) | (0<<CLKPS2) | (0<<CLKPS1) | (0<<CLKPS0);
0000f3 e0e0      	LDI  R30,LOW(0)
0000f4 bde6      	OUT  0x26,R30
                 ; 0000 0113 #ifdef _OPTIMIZE_SIZE_
                 ; 0000 0114 #pragma optsize+
                 ; 0000 0115 #endif
                 ; 0000 0116 
                 ; 0000 0117 // Input/Output Ports initialization
                 ; 0000 0118 // Port A initialization
                 ; 0000 0119 // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 011A DDRA=(0<<DDA7) | (0<<DDA6) | (0<<DDA5) | (0<<DDA4) | (0<<DDA3) | (0<<DDA2) | (0<<DDA1) | (0<<DDA0);
0000f5 bbea      	OUT  0x1A,R30
                 ; 0000 011B // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 011C PORTA=(0<<PORTA7) | (0<<PORTA6) | (0<<PORTA5) | (0<<PORTA4) | (0<<PORTA3) | (0<<PORTA2) | (0<<PORTA1) | (0<<PORTA0);
0000f6 bbeb      	OUT  0x1B,R30
                 ; 0000 011D 
                 ; 0000 011E // Port B initialization
                 ; 0000 011F // Function: Bit3=In Bit2=Out Bit1=Out Bit0=Out
                 ; 0000 0120 DDRB=(0<<DDB3) | (1<<DDB2) | (1<<DDB1) | (1<<DDB0);
0000f7 e0e7      	LDI  R30,LOW(7)
0000f8 bbe7      	OUT  0x17,R30
                 ; 0000 0121 // State: Bit3=T Bit2=T Bit1=0 Bit0=0
                 ; 0000 0122 PORTB=(0<<PORTB3) | (0<<PORTB2) | (0<<PORTB1) | (0<<PORTB0);
0000f9 e0e0      	LDI  R30,LOW(0)
0000fa bbe8      	OUT  0x18,R30
                 ; 0000 0123 
                 ; 0000 0124 // Timer/Counter 0 initialization
                 ; 0000 0125 // Clock source: System Clock
                 ; 0000 0126 // Clock value: Timer 0 Stopped
                 ; 0000 0127 // Mode: Normal top=0xFF
                 ; 0000 0128 // OC0A output: Disconnected
                 ; 0000 0129 // OC0B output: Disconnected
                 ; 0000 012A TCCR0A=(0<<COM0A1) | (0<<COM0A0) | (0<<COM0B1) | (0<<COM0B0) | (0<<WGM01) | (0<<WGM00);
0000fb bfe0      	OUT  0x30,R30
                 ; 0000 012B TCCR0B=(0<<WGM02) | (0<<CS02) | (0<<CS01) | (0<<CS00);
0000fc bfe3      	OUT  0x33,R30
                 ; 0000 012C TCNT0=0x00;
0000fd bfe2      	OUT  0x32,R30
                 ; 0000 012D OCR0A=0x00;
0000fe bfe6      	OUT  0x36,R30
                 ; 0000 012E OCR0B=0x00;
0000ff bfec      	OUT  0x3C,R30
                 ; 0000 012F 
                 ; 0000 0130 // Timer/Counter 1 initialization
                 ; 0000 0131 // Clock source: System Clock
                 ; 0000 0132 // Clock value: Timer1 Stopped
                 ; 0000 0133 // Mode: Normal top=0xFFFF
                 ; 0000 0134 // OC1A output: Disconnected
                 ; 0000 0135 // OC1B output: Disconnected
                 ; 0000 0136 // Noise Canceler: Off
                 ; 0000 0137 // Input Capture on Falling Edge
                 ; 0000 0138 // Timer1 Overflow Interrupt: Off
                 ; 0000 0139 // Input Capture Interrupt: Off
                 ; 0000 013A // Compare A Match Interrupt: Off
                 ; 0000 013B // Compare B Match Interrupt: Off
                 ; 0000 013C TCCR1A=(0<<COM1A1) | (0<<COM1A0) | (0<<COM1B1) | (0<<COM1B0) | (0<<WGM11) | (0<<WGM10);
000100 bdef      	OUT  0x2F,R30
                 ; 0000 013D TCCR1B=(0<<ICNC1) | (0<<ICES1) | (0<<WGM13) | (0<<WGM12) | (0<<CS12) | (0<<CS11) | (0<<CS10);
000101 bdee      	OUT  0x2E,R30
                 ; 0000 013E TCNT1H=0x00;
000102 bded      	OUT  0x2D,R30
                 ; 0000 013F TCNT1L=0x00;
000103 bdec      	OUT  0x2C,R30
                 ; 0000 0140 ICR1H=0x00;
000104 bde5      	OUT  0x25,R30
                 ; 0000 0141 ICR1L=0x00;
000105 bde4      	OUT  0x24,R30
                 ; 0000 0142 OCR1AH=0x00;
000106 bdeb      	OUT  0x2B,R30
                 ; 0000 0143 OCR1AL=0x00;
000107 bdea      	OUT  0x2A,R30
                 ; 0000 0144 OCR1BH=0x00;
000108 bde9      	OUT  0x29,R30
                 ; 0000 0145 OCR1BL=0x00;
000109 bde8      	OUT  0x28,R30
                 ; 0000 0146 
                 ; 0000 0147 // Timer/Counter 0 Interrupt(s) initialization
                 ; 0000 0148 TIMSK0=(0<<OCIE0B) | (0<<OCIE0A) | (0<<TOIE0);
00010a bfe9      	OUT  0x39,R30
                 ; 0000 0149 
                 ; 0000 014A // Timer/Counter 1 Interrupt(s) initialization
                 ; 0000 014B TIMSK1=(0<<ICIE1) | (0<<OCIE1B) | (0<<OCIE1A) | (0<<TOIE1);
00010b b9ec      	OUT  0xC,R30
                 ; 0000 014C 
                 ; 0000 014D // External Interrupt(s) initialization
                 ; 0000 014E // INT0: Off
                 ; 0000 014F // Interrupt on any change on pins PCINT0-7: Off
                 ; 0000 0150 // Interrupt on any change on pins PCINT8-11: Off
                 ; 0000 0151 MCUCR=(0<<ISC01) | (0<<ISC00);
00010c bfe5      	OUT  0x35,R30
                 ; 0000 0152 GIMSK=(0<<INT0) | (0<<PCIE1) | (0<<PCIE0);
00010d bfeb      	OUT  0x3B,R30
                 ; 0000 0153 
                 ; 0000 0154 // USI initialization
                 ; 0000 0155 // Mode: Disabled
                 ; 0000 0156 // Clock source: Register & Counter=no clk.
                 ; 0000 0157 // USI Counter Overflow Interrupt: Off
                 ; 0000 0158 USICR=(0<<USISIE) | (0<<USIOIE) | (0<<USIWM1) | (0<<USIWM0) | (0<<USICS1) | (0<<USICS0) | (0<<USICLK) | (0<<USITC);
00010e b9ed      	OUT  0xD,R30
                 ; 0000 0159 
                 ; 0000 015A // Analog Comparator initialization
                 ; 0000 015B // Analog Comparator: Off
                 ; 0000 015C // The Analog Comparator's positive input is
                 ; 0000 015D // connected to the AIN0 pin
                 ; 0000 015E // The Analog Comparator's negative input is
                 ; 0000 015F // connected to the AIN1 pin
                 ; 0000 0160 ACSR=(1<<ACD) | (0<<ACBG) | (0<<ACO) | (0<<ACI) | (0<<ACIE) | (0<<ACIC) | (0<<ACIS1) | (0<<ACIS0);
00010f e8e0      	LDI  R30,LOW(128)
000110 b9e8      	OUT  0x8,R30
                 ; 0000 0161 // Digital input buffer on AIN0: On
                 ; 0000 0162 // Digital input buffer on AIN1: On
                 ; 0000 0163 DIDR0=(0<<ADC1D) | (0<<ADC2D);
000111 e0e0      	LDI  R30,LOW(0)
000112 b9e1      	OUT  0x1,R30
                 ; 0000 0164 
                 ; 0000 0165 // // ADC initialization
                 ; 0000 0166 // // ADC Clock frequency: 1000.000 kHz
                 ; 0000 0167 // // ADC Voltage Reference: AVCC pin
                 ; 0000 0168 // // ADC Bipolar Input Mode: Off
                 ; 0000 0169 // // ADC Auto Trigger Source: ADC Stopped
                 ; 0000 016A // // Digital input buffers on ADC0: On, ADC1: On, ADC2: On, ADC3: On
                 ; 0000 016B // // ADC4: On, ADC5: On, ADC6: On, ADC7: On
                 ; 0000 016C // DIDR0=(0<<ADC7D) | (0<<ADC6D) | (0<<ADC5D) | (0<<ADC4D) | (0<<ADC3D) | (0<<ADC2D) | (0<<ADC1D) | (0<<ADC0D);
                 ; 0000 016D // ADMUX=ADC_VREF_TYPE;
                 ; 0000 016E // ADCSRA=(1<<ADEN) | (0<<ADSC) | (0<<ADATE) | (0<<ADIF) | (0<<ADIE) | (0<<ADPS2) | (1<<ADPS1) | (1<<ADPS0);
                 ; 0000 016F // ADCSRB=(0<<BIN) | (0<<ADLAR) | (0<<ADTS2) | (0<<ADTS1) | (0<<ADTS0);
                 ; 0000 0170 // ADC initialization
                 ; 0000 0171 // ADC Clock frequency: 1000,000 kHz
                 ; 0000 0172 // ADC Voltage Reference: 1.1V, AREF discon.
                 ; 0000 0173 // ADC Bipolar Input Mode: Off
                 ; 0000 0174 // ADC Auto Trigger Source: ADC Stopped
                 ; 0000 0175 // Digital input buffers on ADC0: On, ADC1: On, ADC2: On, ADC3: On
                 ; 0000 0176 // ADC4: On, ADC5: On, ADC6: On, ADC7: On
                 ; 0000 0177 DIDR0=(0<<ADC7D) | (0<<ADC6D) | (0<<ADC5D) | (0<<ADC4D) | (0<<ADC3D) | (0<<ADC2D) | (0<<ADC1D) | (0<<ADC0D);
000113 b9e1      	OUT  0x1,R30
                 ; 0000 0178 ADMUX=ADC_VREF_TYPE;
000114 e8e0      	LDI  R30,LOW(128)
000115 b9e7      	OUT  0x7,R30
                 ; 0000 0179 ADCSRA=(1<<ADEN) | (0<<ADSC) | (0<<ADATE) | (0<<ADIF) | (0<<ADIE) | (0<<ADPS2) | (1<<ADPS1) | (1<<ADPS0);
000116 e8e3      	LDI  R30,LOW(131)
000117 b9e6      	OUT  0x6,R30
                 ; 0000 017A ADCSRB=(0<<BIN) | (0<<ADLAR) | (0<<ADTS2) | (0<<ADTS1) | (0<<ADTS0);
000118 e0e0      	LDI  R30,LOW(0)
000119 b9e3      	OUT  0x3,R30
                 ; 0000 017B 
                 ; 0000 017C 
                 ; 0000 017D CONTROL_BUZZER_ON;
00011a 9ac1      	SBI  0x18,1
                 ; 0000 017E delay_ms(200);
00011b eca8      	LDI  R26,LOW(200)
00011c e0b0      	LDI  R27,0
00011d d013      	RCALL _delay_ms
                 ; 0000 017F CONTROL_BUZZER_OFF;
00011e 98c1      	CBI  0x18,1
                 ; 0000 0180 delay_ms(200);
00011f eca8      	LDI  R26,LOW(200)
000120 e0b0      	LDI  R27,0
000121 d00f      	RCALL _delay_ms
                 ; 0000 0181 
                 ; 0000 0182 while (1)
                 _0x49:
                 ; 0000 0183       {
                 ; 0000 0184       // Place your code here
                 ; 0000 0185         PROTECT();
000122 df30      	RCALL _PROTECT
                 ; 0000 0186       }
000123 cffe      	RJMP _0x49
                 ; 0000 0187 }
                 _0x4C:
000124 cfff      	RJMP _0x4C
                 ; .FEND
                 
                 	.CSEG
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 5 TIMES, CODE SIZE REDUCTION:2 WORDS
                 SUBOPT_0x0:
000125 df1d      	RCALL _read_adc
000126 018f      	MOVW R16,R30
000127 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:2 WORDS
                 SUBOPT_0x1:
                +
000128 3305     +CPI R16 , LOW ( 53 )
000129 e0e0     +LDI R30 , HIGH ( 53 )
00012a 071e     +CPC R17 , R30
                 	__CPWRN 16,17,53
00012b 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:4 WORDS
                 SUBOPT_0x2:
00012c e9e0      	LDI  R30,LOW(400)
00012d e0f1      	LDI  R31,HIGH(400)
00012e 16ce      	CP   R12,R30
00012f 06df      	CPC  R13,R31
000130 9508      	RET
                 
                 
                 	.CSEG
                 _delay_ms:
000131 9610      	adiw r26,0
000132 f039      	breq __delay_ms1
                 __delay_ms0:
                +
000133 ed80     +LDI R24 , LOW ( 0x7D0 )
000134 e097     +LDI R25 , HIGH ( 0x7D0 )
                +__DELAY_USW_LOOP :
000135 9701     +SBIW R24 , 1
000136 f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 0x7D0
000137 95a8      	wdr
000138 9711      	sbiw r26,1
000139 f7c9      	brne __delay_ms0
                 __delay_ms1:
00013a 9508      	ret
                 
                 __DIVW21U:
00013b 2400      	CLR  R0
00013c 2411      	CLR  R1
00013d e190      	LDI  R25,16
                 __DIVW21U1:
00013e 0faa      	LSL  R26
00013f 1fbb      	ROL  R27
000140 1c00      	ROL  R0
000141 1c11      	ROL  R1
000142 1a0e      	SUB  R0,R30
000143 0a1f      	SBC  R1,R31
000144 f418      	BRCC __DIVW21U2
000145 0e0e      	ADD  R0,R30
000146 1e1f      	ADC  R1,R31
000147 c001      	RJMP __DIVW21U3
                 __DIVW21U2:
000148 60a1      	SBR  R26,1
                 __DIVW21U3:
000149 959a      	DEC  R25
00014a f799      	BRNE __DIVW21U1
00014b 01fd      	MOVW R30,R26
00014c 01d0      	MOVW R26,R0
00014d 9508      	RET
                 
                 __MODW21U:
00014e dfec      	RCALL __DIVW21U
00014f 01fd      	MOVW R30,R26
000150 9508      	RET
                 
                 __SAVELOCR4:
000151 933a      	ST   -Y,R19
                 __SAVELOCR3:
000152 932a      	ST   -Y,R18
                 __SAVELOCR2:
000153 931a      	ST   -Y,R17
000154 930a      	ST   -Y,R16
000155 9508      	RET
                 
                 __LOADLOCR4:
000156 813b      	LDD  R19,Y+3
                 __LOADLOCR3:
000157 812a      	LDD  R18,Y+2
                 __LOADLOCR2:
000158 8119      	LDD  R17,Y+1
000159 8108      	LD   R16,Y
00015a 9508      	RET
                 
                 ;END OF CODE MARKER
                 __END_OF_CODE:


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

ATtiny24 register use summary:
r0 :   9 r1 :   5 r2 :   4 r3 :   4 r4 :   4 r5 :   4 r6 :   4 r7 :   4 
r8 :   4 r9 :   4 r10:   4 r11:   4 r12:   6 r13:   3 r14:   0 r15:   0 
r16:   6 r17:   5 r18:   2 r19:   2 r20:   0 r21:   0 r22:   2 r23:   0 
r24:  11 r25:   4 r26:  20 r27:   5 r28:   3 r29:   0 r30: 119 r31:   7 
x  :   3 y  :  10 z  :   7 
Registers used: 29 out of 35 (82.9%)

ATtiny24 instruction use summary:
.lds  :   0 .lds.l:   0 .sts  :   0 .sts.l:   0 adc   :   1 add   :   1 
adiw  :   4 and   :   0 andi  :   1 asr   :   0 bclr  :   0 bld   :   0 
brbc  :   0 brbs  :   0 brcc  :   1 brcs  :   0 break :   0 breq  :   2 
brge  :   0 brhc  :   0 brhs  :   0 brid  :   0 brie  :   0 brlo  :   7 
brlt  :   0 brmi  :   0 brne  :   8 brpl  :   0 brsh  :  11 brtc  :   0 
brts  :   0 brvc  :   0 brvs  :   0 bset  :   0 bst   :   0 cbi   :  10 
cbr   :   0 clc   :   0 clh   :   0 cli   :   1 cln   :   0 clr   :  17 
cls   :   0 clt   :   0 clv   :   0 clz   :   0 com   :   0 cp    :  11 
cpc   :   4 cpi   :   3 cpse  :   0 dec   :   4 des   :   0 eor   :   0 
fmul  :   0 fmuls :   0 fmulsu:   0 icall :   0 ijmp  :   0 in    :   2 
inc   :  10 ld    :   2 ldd   :   3 ldi   :  60 lds   :   0 lpm   :   7 
lsl   :   1 lsr   :   0 mov   :  10 movw  :  10 mul   :   0 muls  :   0 
mulsu :   0 neg   :   0 nop   :   0 or    :   0 ori   :   1 out   :  39 
pop   :   0 push  :   0 rcall :  20 ret   :  10 reti  :   0 rjmp  :  38 
rol   :   3 ror   :   0 sbc   :   1 sbci  :   0 sbi   :  11 sbic  :   3 
sbis  :   4 sbiw  :   5 sbr   :   1 sbrc  :   0 sbrs  :   0 sec   :   0 
seh   :   0 sei   :   0 sen   :   0 ser   :   0 ses   :   0 set   :   0 
sev   :   0 sez   :   0 sleep :   0 spm   :   0 st    :   8 std   :   0 
sts   :   0 sub   :   1 subi  :   0 swap  :   0 tst   :   0 wdr   :   1 

Instructions used: 40 out of 114 (35.1%)

ATtiny24 memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x0002b6    674     20    694    2048  33.9%
[.dseg] 0x000060 0x000080      0      0      0     128   0.0%
[.eseg] 0x000000 0x000000      0      0      0     128   0.0%

Assembly complete, 0 errors, 12 warnings
