<ns0:svg xmlns:ns0="http://www.w3.org/2000/svg" xmlns:ns1="http://www.w3.org/1999/xlink" width="576pt" height="60pt" viewBox="0.00 0.00 576.00 59.65">
<ns0:g id="graph0" class="graph" transform="scale(1.07 1.07) rotate(0) translate(4 60)">
<ns0:title>inheritancee30643d748</ns0:title>

<ns0:g id="node1" class="node">
<ns0:title>BaseExpression</ns0:title>
<ns0:g id="a_node1"><ns0:a ns1:href="https://vhdl.github.io/pyVHDLModel/pyVHDLModel/pyVHDLModel.Expression.html#pyVHDLModel.Expression.BaseExpression" ns1:title="A ``BaseExpression`` is a base-class for all expressions." target="_top">
<ns0:polygon fill="white" stroke="#1e90ff" points="205,-19 111,-19 111,0 205,0 205,-19" />
<ns0:text text-anchor="middle" x="158" y="-7" font-family="Vera Sans, DejaVu Sans, Liberation Sans, Arial, Helvetica, sans" font-size="10.00">BaseExpression</ns0:text>
</ns0:a>
</ns0:g>
</ns0:g>

<ns0:g id="node3" class="node">
<ns0:title>BinaryExpression</ns0:title>
<ns0:g id="a_node3"><ns0:a ns1:href="https://vhdl.github.io/pyVHDLModel/pyVHDLModel/pyVHDLModel.Expression.html#pyVHDLModel.Expression.BinaryExpression" ns1:title="A ``BinaryExpression`` is a base-class for all binary expressions." target="_top">
<ns0:polygon fill="white" stroke="#1e90ff" points="342,-19 241,-19 241,0 342,0 342,-19" />
<ns0:text text-anchor="middle" x="291.5" y="-7" font-family="Vera Sans, DejaVu Sans, Liberation Sans, Arial, Helvetica, sans" font-size="10.00">BinaryExpression</ns0:text>
</ns0:a>
</ns0:g>
</ns0:g>

<ns0:g id="edge2" class="edge">
<ns0:title>BaseExpression-&gt;BinaryExpression</ns0:title>
<ns0:path fill="none" stroke="black" stroke-width="0.5" d="M205.36,-9.5C215.19,-9.5 225.64,-9.5 235.74,-9.5" />
<ns0:polygon fill="black" stroke="black" stroke-width="0.5" points="235.99,-11.25 240.99,-9.5 235.99,-7.75 235.99,-11.25" />
</ns0:g>

<ns0:g id="node2" class="node">
<ns0:title>ModelEntity</ns0:title>
<ns0:g id="a_node2"><ns0:a ns1:href="https://vhdl.github.io/pyVHDLModel/pyVHDLModel/pyVHDLModel.Base.html#pyVHDLModel.Base.ModelEntity" ns1:title="``ModelEntity`` is the base-class for all classes in the VHDL language model, except for mixin classes (see multiple" target="_top">
<ns0:polygon fill="white" stroke="#1e90ff" points="75,-19 0,-19 0,0 75,0 75,-19" />
<ns0:text text-anchor="middle" x="37.5" y="-7" font-family="Vera Sans, DejaVu Sans, Liberation Sans, Arial, Helvetica, sans" font-size="10.00">ModelEntity</ns0:text>
</ns0:a>
</ns0:g>
</ns0:g>

<ns0:g id="edge1" class="edge">
<ns0:title>ModelEntity-&gt;BaseExpression</ns0:title>
<ns0:path fill="none" stroke="black" stroke-width="0.5" d="M75.02,-9.5C84.72,-9.5 95.38,-9.5 105.71,-9.5" />
<ns0:polygon fill="black" stroke="black" stroke-width="0.5" points="105.75,-11.25 110.75,-9.5 105.75,-7.75 105.75,-11.25" />
</ns0:g>

<ns0:g id="node5" class="node">
<ns0:title>LogicalExpression</ns0:title>
<ns0:g id="a_node5"><ns0:a ns1:href="https://vhdl.github.io/pyVHDLModel/pyVHDLModel/pyVHDLModel.Expression.html#pyVHDLModel.Expression.LogicalExpression" ns1:title="A ``LogicalExpression`` is a base-class for all logical expressions." target="_top">
<ns0:polygon fill="white" stroke="#1e90ff" points="482,-19 378,-19 378,0 482,0 482,-19" />
<ns0:text text-anchor="middle" x="430" y="-7" font-family="Vera Sans, DejaVu Sans, Liberation Sans, Arial, Helvetica, sans" font-size="10.00">LogicalExpression</ns0:text>
</ns0:a>
</ns0:g>
</ns0:g>

<ns0:g id="edge3" class="edge">
<ns0:title>BinaryExpression-&gt;LogicalExpression</ns0:title>
<ns0:path fill="none" stroke="black" stroke-width="0.5" d="M342.17,-9.5C352.03,-9.5 362.46,-9.5 372.53,-9.5" />
<ns0:polygon fill="black" stroke="black" stroke-width="0.5" points="372.77,-11.25 377.77,-9.5 372.77,-7.75 372.77,-11.25" />
</ns0:g>

<ns0:g id="node4" class="node">
<ns0:title>DOMMixin</ns0:title>
<ns0:g id="a_node4"><ns0:a ns1:href="../pyGHDL/pyGHDL.dom.html#pyGHDL.dom.DOMMixin" ns1:title="DOMMixin" target="_top">
<ns0:polygon fill="white" stroke="#1e90ff" points="464,-56 396,-56 396,-37 464,-37 464,-56" />
<ns0:text text-anchor="middle" x="430" y="-44" font-family="Vera Sans, DejaVu Sans, Liberation Sans, Arial, Helvetica, sans" font-size="10.00">DOMMixin</ns0:text>
</ns0:a>
</ns0:g>
</ns0:g>

<ns0:g id="node6" class="node">
<ns0:title>XnorExpression</ns0:title>
<ns0:g id="a_node6"><ns0:a ns1:href="https://vhdl.github.io/pyVHDLModel/pyVHDLModel/pyVHDLModel.Expression.html#pyVHDLModel.Expression.XnorExpression" ns1:title="XnorExpression" target="_top">
<ns0:polygon fill="white" stroke="#1e90ff" points="610,-37 518,-37 518,-18 610,-18 610,-37" />
<ns0:text text-anchor="middle" x="564" y="-25" font-family="Vera Sans, DejaVu Sans, Liberation Sans, Arial, Helvetica, sans" font-size="10.00">XnorExpression</ns0:text>
</ns0:a>
</ns0:g>
</ns0:g>

<ns0:g id="edge5" class="edge">
<ns0:title>DOMMixin-&gt;XnorExpression</ns0:title>
<ns0:path fill="none" stroke="black" stroke-width="0.5" d="M464.31,-41.71C478.98,-39.59 496.54,-37.07 512.75,-34.73" />
<ns0:polygon fill="black" stroke="black" stroke-width="0.5" points="513.04,-36.46 517.73,-34.02 512.54,-33 513.04,-36.46" />
</ns0:g>

<ns0:g id="edge6" class="edge">
<ns0:title>LogicalExpression-&gt;XnorExpression</ns0:title>
<ns0:path fill="none" stroke="black" stroke-width="0.5" d="M482.03,-16.46C492.04,-17.82 502.54,-19.25 512.53,-20.62" />
<ns0:polygon fill="black" stroke="black" stroke-width="0.5" points="512.51,-22.38 517.7,-21.32 512.98,-18.91 512.51,-22.38" />
</ns0:g>

<ns0:g id="edge4" class="edge">
<ns0:title>XnorExpression-&gt;XnorExpression</ns0:title>
<ns0:path fill="none" stroke="black" stroke-width="0.5" d="M543.35,-37.08C533.3,-45.73 540.18,-55 564,-55 584.1,-55 592.14,-48.4 588.12,-41.15" />
<ns0:polygon fill="black" stroke="black" stroke-width="0.5" points="589.23,-39.75 584.65,-37.08 586.57,-42.02 589.23,-39.75" />
</ns0:g>
</ns0:g>
</ns0:svg>