
13-UART.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00006584  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00406584  00406584  00016584  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009bc  20400000  0040658c  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          0000019c  204009bc  00406f48  000209bc  2**2
                  ALLOC
  4 .stack        00002000  20400b58  004070e4  000209bc  2**0
                  ALLOC
  5 .heap         00000200  20402b58  004090e4  000209bc  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  000209bc  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  000209ea  2**0
                  CONTENTS, READONLY
  8 .debug_info   0000f911  00000000  00000000  00020a43  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00001cb6  00000000  00000000  00030354  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    000062f4  00000000  00000000  0003200a  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000a70  00000000  00000000  000382fe  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000009b0  00000000  00000000  00038d6e  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  0001d39a  00000000  00000000  0003971e  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00008eb7  00000000  00000000  00056ab8  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0008aea5  00000000  00000000  0005f96f  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  0000382c  00000000  00000000  000ea814  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	58 2b 40 20 dd 10 40 00 8d 11 40 00 8d 11 40 00     X+@ ..@...@...@.
  400010:	8d 11 40 00 8d 11 40 00 8d 11 40 00 00 00 00 00     ..@...@...@.....
	...
  40002c:	8d 11 40 00 8d 11 40 00 00 00 00 00 8d 11 40 00     ..@...@.......@.
  40003c:	8d 11 40 00 8d 11 40 00 8d 11 40 00 8d 11 40 00     ..@...@...@...@.
  40004c:	8d 11 40 00 8d 11 40 00 8d 11 40 00 8d 11 40 00     ..@...@...@...@.
  40005c:	8d 11 40 00 8d 11 40 00 00 00 00 00 d1 09 40 00     ..@...@.......@.
  40006c:	e9 09 40 00 01 0a 40 00 8d 11 40 00 8d 16 40 00     ..@...@...@...@.
  40007c:	8d 11 40 00 19 0a 40 00 31 0a 40 00 8d 11 40 00     ..@...@.1.@...@.
  40008c:	8d 11 40 00 8d 11 40 00 8d 11 40 00 8d 11 40 00     ..@...@...@...@.
  40009c:	8d 11 40 00 8d 11 40 00 8d 11 40 00 8d 11 40 00     ..@...@...@...@.
  4000ac:	8d 11 40 00 8d 11 40 00 8d 11 40 00 8d 11 40 00     ..@...@...@...@.
  4000bc:	8d 11 40 00 8d 11 40 00 8d 11 40 00 8d 11 40 00     ..@...@...@...@.
  4000cc:	8d 11 40 00 00 00 00 00 8d 11 40 00 00 00 00 00     ..@.......@.....
  4000dc:	8d 11 40 00 8d 11 40 00 8d 11 40 00 8d 11 40 00     ..@...@...@...@.
  4000ec:	8d 11 40 00 8d 11 40 00 8d 11 40 00 8d 11 40 00     ..@...@...@...@.
  4000fc:	8d 11 40 00 8d 11 40 00 8d 11 40 00 8d 11 40 00     ..@...@...@...@.
  40010c:	8d 11 40 00 8d 11 40 00 00 00 00 00 00 00 00 00     ..@...@.........
  40011c:	00 00 00 00 8d 11 40 00 8d 11 40 00 8d 11 40 00     ......@...@...@.
  40012c:	8d 11 40 00 8d 11 40 00 00 00 00 00 8d 11 40 00     ..@...@.......@.
  40013c:	8d 11 40 00                                         ..@.

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	204009bc 	.word	0x204009bc
  40015c:	00000000 	.word	0x00000000
  400160:	0040658c 	.word	0x0040658c

00400164 <frame_dummy>:
  400164:	4b0c      	ldr	r3, [pc, #48]	; (400198 <frame_dummy+0x34>)
  400166:	b143      	cbz	r3, 40017a <frame_dummy+0x16>
  400168:	480c      	ldr	r0, [pc, #48]	; (40019c <frame_dummy+0x38>)
  40016a:	490d      	ldr	r1, [pc, #52]	; (4001a0 <frame_dummy+0x3c>)
  40016c:	b510      	push	{r4, lr}
  40016e:	f3af 8000 	nop.w
  400172:	480c      	ldr	r0, [pc, #48]	; (4001a4 <frame_dummy+0x40>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b923      	cbnz	r3, 400182 <frame_dummy+0x1e>
  400178:	bd10      	pop	{r4, pc}
  40017a:	480a      	ldr	r0, [pc, #40]	; (4001a4 <frame_dummy+0x40>)
  40017c:	6803      	ldr	r3, [r0, #0]
  40017e:	b933      	cbnz	r3, 40018e <frame_dummy+0x2a>
  400180:	4770      	bx	lr
  400182:	4b09      	ldr	r3, [pc, #36]	; (4001a8 <frame_dummy+0x44>)
  400184:	2b00      	cmp	r3, #0
  400186:	d0f7      	beq.n	400178 <frame_dummy+0x14>
  400188:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40018c:	4718      	bx	r3
  40018e:	4b06      	ldr	r3, [pc, #24]	; (4001a8 <frame_dummy+0x44>)
  400190:	2b00      	cmp	r3, #0
  400192:	d0f5      	beq.n	400180 <frame_dummy+0x1c>
  400194:	4718      	bx	r3
  400196:	bf00      	nop
  400198:	00000000 	.word	0x00000000
  40019c:	0040658c 	.word	0x0040658c
  4001a0:	204009c0 	.word	0x204009c0
  4001a4:	0040658c 	.word	0x0040658c
  4001a8:	00000000 	.word	0x00000000

004001ac <osc_enable>:
#define OSC_MAINCK_XTAL_HZ      BOARD_FREQ_MAINCK_XTAL    //!< External crystal oscillator.
#define OSC_MAINCK_BYPASS_HZ    BOARD_FREQ_MAINCK_BYPASS  //!< External bypass oscillator.
//@}

static inline void osc_enable(uint32_t ul_id)
{
  4001ac:	b580      	push	{r7, lr}
  4001ae:	b082      	sub	sp, #8
  4001b0:	af00      	add	r7, sp, #0
  4001b2:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4001b4:	687b      	ldr	r3, [r7, #4]
  4001b6:	2b07      	cmp	r3, #7
  4001b8:	d831      	bhi.n	40021e <osc_enable+0x72>
  4001ba:	a201      	add	r2, pc, #4	; (adr r2, 4001c0 <osc_enable+0x14>)
  4001bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4001c0:	0040021d 	.word	0x0040021d
  4001c4:	004001e1 	.word	0x004001e1
  4001c8:	004001e9 	.word	0x004001e9
  4001cc:	004001f1 	.word	0x004001f1
  4001d0:	004001f9 	.word	0x004001f9
  4001d4:	00400201 	.word	0x00400201
  4001d8:	00400209 	.word	0x00400209
  4001dc:	00400213 	.word	0x00400213
	case OSC_SLCK_32K_RC:
		break;

	case OSC_SLCK_32K_XTAL:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_XTAL);
  4001e0:	2000      	movs	r0, #0
  4001e2:	4b11      	ldr	r3, [pc, #68]	; (400228 <osc_enable+0x7c>)
  4001e4:	4798      	blx	r3
		break;
  4001e6:	e01a      	b.n	40021e <osc_enable+0x72>

	case OSC_SLCK_32K_BYPASS:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_BYPASS);
  4001e8:	2001      	movs	r0, #1
  4001ea:	4b0f      	ldr	r3, [pc, #60]	; (400228 <osc_enable+0x7c>)
  4001ec:	4798      	blx	r3
		break;
  4001ee:	e016      	b.n	40021e <osc_enable+0x72>


	case OSC_MAINCK_4M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_4_MHz);
  4001f0:	2000      	movs	r0, #0
  4001f2:	4b0e      	ldr	r3, [pc, #56]	; (40022c <osc_enable+0x80>)
  4001f4:	4798      	blx	r3
		break;
  4001f6:	e012      	b.n	40021e <osc_enable+0x72>

	case OSC_MAINCK_8M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_8_MHz);
  4001f8:	2010      	movs	r0, #16
  4001fa:	4b0c      	ldr	r3, [pc, #48]	; (40022c <osc_enable+0x80>)
  4001fc:	4798      	blx	r3
		break;
  4001fe:	e00e      	b.n	40021e <osc_enable+0x72>

	case OSC_MAINCK_12M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
  400200:	2020      	movs	r0, #32
  400202:	4b0a      	ldr	r3, [pc, #40]	; (40022c <osc_enable+0x80>)
  400204:	4798      	blx	r3
		break;
  400206:	e00a      	b.n	40021e <osc_enable+0x72>


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  400208:	213e      	movs	r1, #62	; 0x3e
  40020a:	2000      	movs	r0, #0
  40020c:	4b08      	ldr	r3, [pc, #32]	; (400230 <osc_enable+0x84>)
  40020e:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  400210:	e005      	b.n	40021e <osc_enable+0x72>

	case OSC_MAINCK_BYPASS:
		pmc_switch_mainck_to_xtal(PMC_OSC_BYPASS,
  400212:	213e      	movs	r1, #62	; 0x3e
  400214:	2001      	movs	r0, #1
  400216:	4b06      	ldr	r3, [pc, #24]	; (400230 <osc_enable+0x84>)
  400218:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  40021a:	e000      	b.n	40021e <osc_enable+0x72>
		break;
  40021c:	bf00      	nop
	}
}
  40021e:	bf00      	nop
  400220:	3708      	adds	r7, #8
  400222:	46bd      	mov	sp, r7
  400224:	bd80      	pop	{r7, pc}
  400226:	bf00      	nop
  400228:	00400b49 	.word	0x00400b49
  40022c:	00400bb5 	.word	0x00400bb5
  400230:	00400c25 	.word	0x00400c25

00400234 <osc_is_ready>:
		break;
	}
}

static inline bool osc_is_ready(uint32_t ul_id)
{
  400234:	b580      	push	{r7, lr}
  400236:	b082      	sub	sp, #8
  400238:	af00      	add	r7, sp, #0
  40023a:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  40023c:	687b      	ldr	r3, [r7, #4]
  40023e:	2b07      	cmp	r3, #7
  400240:	d826      	bhi.n	400290 <osc_is_ready+0x5c>
  400242:	a201      	add	r2, pc, #4	; (adr r2, 400248 <osc_is_ready+0x14>)
  400244:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400248:	00400269 	.word	0x00400269
  40024c:	0040026d 	.word	0x0040026d
  400250:	0040026d 	.word	0x0040026d
  400254:	0040027f 	.word	0x0040027f
  400258:	0040027f 	.word	0x0040027f
  40025c:	0040027f 	.word	0x0040027f
  400260:	0040027f 	.word	0x0040027f
  400264:	0040027f 	.word	0x0040027f
	case OSC_SLCK_32K_RC:
		return 1;
  400268:	2301      	movs	r3, #1
  40026a:	e012      	b.n	400292 <osc_is_ready+0x5e>

	case OSC_SLCK_32K_XTAL:
	case OSC_SLCK_32K_BYPASS:
		return pmc_osc_is_ready_32kxtal();
  40026c:	4b0b      	ldr	r3, [pc, #44]	; (40029c <osc_is_ready+0x68>)
  40026e:	4798      	blx	r3
  400270:	4603      	mov	r3, r0
  400272:	2b00      	cmp	r3, #0
  400274:	bf14      	ite	ne
  400276:	2301      	movne	r3, #1
  400278:	2300      	moveq	r3, #0
  40027a:	b2db      	uxtb	r3, r3
  40027c:	e009      	b.n	400292 <osc_is_ready+0x5e>
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  40027e:	4b08      	ldr	r3, [pc, #32]	; (4002a0 <osc_is_ready+0x6c>)
  400280:	4798      	blx	r3
  400282:	4603      	mov	r3, r0
  400284:	2b00      	cmp	r3, #0
  400286:	bf14      	ite	ne
  400288:	2301      	movne	r3, #1
  40028a:	2300      	moveq	r3, #0
  40028c:	b2db      	uxtb	r3, r3
  40028e:	e000      	b.n	400292 <osc_is_ready+0x5e>
	}

	return 0;
  400290:	2300      	movs	r3, #0
}
  400292:	4618      	mov	r0, r3
  400294:	3708      	adds	r7, #8
  400296:	46bd      	mov	sp, r7
  400298:	bd80      	pop	{r7, pc}
  40029a:	bf00      	nop
  40029c:	00400b81 	.word	0x00400b81
  4002a0:	00400c9d 	.word	0x00400c9d

004002a4 <osc_get_rate>:

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  4002a4:	b480      	push	{r7}
  4002a6:	b083      	sub	sp, #12
  4002a8:	af00      	add	r7, sp, #0
  4002aa:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4002ac:	687b      	ldr	r3, [r7, #4]
  4002ae:	2b07      	cmp	r3, #7
  4002b0:	d825      	bhi.n	4002fe <osc_get_rate+0x5a>
  4002b2:	a201      	add	r2, pc, #4	; (adr r2, 4002b8 <osc_get_rate+0x14>)
  4002b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4002b8:	004002d9 	.word	0x004002d9
  4002bc:	004002df 	.word	0x004002df
  4002c0:	004002e5 	.word	0x004002e5
  4002c4:	004002eb 	.word	0x004002eb
  4002c8:	004002ef 	.word	0x004002ef
  4002cc:	004002f3 	.word	0x004002f3
  4002d0:	004002f7 	.word	0x004002f7
  4002d4:	004002fb 	.word	0x004002fb
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  4002d8:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  4002dc:	e010      	b.n	400300 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  4002de:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4002e2:	e00d      	b.n	400300 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  4002e4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4002e8:	e00a      	b.n	400300 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  4002ea:	4b08      	ldr	r3, [pc, #32]	; (40030c <osc_get_rate+0x68>)
  4002ec:	e008      	b.n	400300 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  4002ee:	4b08      	ldr	r3, [pc, #32]	; (400310 <osc_get_rate+0x6c>)
  4002f0:	e006      	b.n	400300 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  4002f2:	4b08      	ldr	r3, [pc, #32]	; (400314 <osc_get_rate+0x70>)
  4002f4:	e004      	b.n	400300 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  4002f6:	4b07      	ldr	r3, [pc, #28]	; (400314 <osc_get_rate+0x70>)
  4002f8:	e002      	b.n	400300 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  4002fa:	4b06      	ldr	r3, [pc, #24]	; (400314 <osc_get_rate+0x70>)
  4002fc:	e000      	b.n	400300 <osc_get_rate+0x5c>
	}

	return 0;
  4002fe:	2300      	movs	r3, #0
}
  400300:	4618      	mov	r0, r3
  400302:	370c      	adds	r7, #12
  400304:	46bd      	mov	sp, r7
  400306:	f85d 7b04 	ldr.w	r7, [sp], #4
  40030a:	4770      	bx	lr
  40030c:	003d0900 	.word	0x003d0900
  400310:	007a1200 	.word	0x007a1200
  400314:	00b71b00 	.word	0x00b71b00

00400318 <osc_wait_ready>:
 * to become stable and ready to use as a clock source.
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
  400318:	b580      	push	{r7, lr}
  40031a:	b082      	sub	sp, #8
  40031c:	af00      	add	r7, sp, #0
  40031e:	4603      	mov	r3, r0
  400320:	71fb      	strb	r3, [r7, #7]
	while (!osc_is_ready(id)) {
  400322:	bf00      	nop
  400324:	79fb      	ldrb	r3, [r7, #7]
  400326:	4618      	mov	r0, r3
  400328:	4b05      	ldr	r3, [pc, #20]	; (400340 <osc_wait_ready+0x28>)
  40032a:	4798      	blx	r3
  40032c:	4603      	mov	r3, r0
  40032e:	f083 0301 	eor.w	r3, r3, #1
  400332:	b2db      	uxtb	r3, r3
  400334:	2b00      	cmp	r3, #0
  400336:	d1f5      	bne.n	400324 <osc_wait_ready+0xc>
		/* Do nothing */
	}
}
  400338:	bf00      	nop
  40033a:	3708      	adds	r7, #8
  40033c:	46bd      	mov	sp, r7
  40033e:	bd80      	pop	{r7, pc}
  400340:	00400235 	.word	0x00400235

00400344 <pll_config_init>:
 * hardware mul+1 is hidden in this implementation. Use mul as mul effective
 * value.
 */
static inline void pll_config_init(struct pll_config *p_cfg,
		enum pll_source e_src, uint32_t ul_div, uint32_t ul_mul)
{
  400344:	b580      	push	{r7, lr}
  400346:	b086      	sub	sp, #24
  400348:	af00      	add	r7, sp, #0
  40034a:	60f8      	str	r0, [r7, #12]
  40034c:	607a      	str	r2, [r7, #4]
  40034e:	603b      	str	r3, [r7, #0]
  400350:	460b      	mov	r3, r1
  400352:	72fb      	strb	r3, [r7, #11]
	uint32_t vco_hz;

	Assert(e_src < PLL_NR_SOURCES);

	if (ul_div == 0 && ul_mul == 0) { /* Must only be true for UTMI PLL */
  400354:	687b      	ldr	r3, [r7, #4]
  400356:	2b00      	cmp	r3, #0
  400358:	d107      	bne.n	40036a <pll_config_init+0x26>
  40035a:	683b      	ldr	r3, [r7, #0]
  40035c:	2b00      	cmp	r3, #0
  40035e:	d104      	bne.n	40036a <pll_config_init+0x26>
		p_cfg->ctrl = CKGR_UCKR_UPLLCOUNT(PLL_COUNT);
  400360:	68fb      	ldr	r3, [r7, #12]
  400362:	f44f 0270 	mov.w	r2, #15728640	; 0xf00000
  400366:	601a      	str	r2, [r3, #0]
  400368:	e019      	b.n	40039e <pll_config_init+0x5a>
	} else { /* PLLA */
	/* Calculate internal VCO frequency */
	vco_hz = osc_get_rate(e_src) / ul_div;
  40036a:	7afb      	ldrb	r3, [r7, #11]
  40036c:	4618      	mov	r0, r3
  40036e:	4b0e      	ldr	r3, [pc, #56]	; (4003a8 <pll_config_init+0x64>)
  400370:	4798      	blx	r3
  400372:	4602      	mov	r2, r0
  400374:	687b      	ldr	r3, [r7, #4]
  400376:	fbb2 f3f3 	udiv	r3, r2, r3
  40037a:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_INPUT_MIN_HZ);
	Assert(vco_hz <= PLL_INPUT_MAX_HZ);

	vco_hz *= ul_mul;
  40037c:	697b      	ldr	r3, [r7, #20]
  40037e:	683a      	ldr	r2, [r7, #0]
  400380:	fb02 f303 	mul.w	r3, r2, r3
  400384:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_OUTPUT_MIN_HZ);
	Assert(vco_hz <= PLL_OUTPUT_MAX_HZ);

	/* PMC hardware will automatically make it mul+1 */
		p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div)  \
  400386:	683b      	ldr	r3, [r7, #0]
  400388:	3b01      	subs	r3, #1
  40038a:	041a      	lsls	r2, r3, #16
  40038c:	4b07      	ldr	r3, [pc, #28]	; (4003ac <pll_config_init+0x68>)
  40038e:	4013      	ands	r3, r2
  400390:	687a      	ldr	r2, [r7, #4]
  400392:	b2d2      	uxtb	r2, r2
  400394:	4313      	orrs	r3, r2
		| CKGR_PLLAR_PLLACOUNT(PLL_COUNT);
  400396:	f443 527c 	orr.w	r2, r3, #16128	; 0x3f00
		p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div)  \
  40039a:	68fb      	ldr	r3, [r7, #12]
  40039c:	601a      	str	r2, [r3, #0]
	}
}
  40039e:	bf00      	nop
  4003a0:	3718      	adds	r7, #24
  4003a2:	46bd      	mov	sp, r7
  4003a4:	bd80      	pop	{r7, pc}
  4003a6:	bf00      	nop
  4003a8:	004002a5 	.word	0x004002a5
  4003ac:	07ff0000 	.word	0x07ff0000

004003b0 <pll_enable>:
		PMC->CKGR_UCKR = p_cfg->ctrl;
	}
}

static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
  4003b0:	b580      	push	{r7, lr}
  4003b2:	b082      	sub	sp, #8
  4003b4:	af00      	add	r7, sp, #0
  4003b6:	6078      	str	r0, [r7, #4]
  4003b8:	6039      	str	r1, [r7, #0]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  4003ba:	683b      	ldr	r3, [r7, #0]
  4003bc:	2b00      	cmp	r3, #0
  4003be:	d108      	bne.n	4003d2 <pll_enable+0x22>
		pmc_disable_pllack(); // Always stop PLL first!
  4003c0:	4b09      	ldr	r3, [pc, #36]	; (4003e8 <pll_enable+0x38>)
  4003c2:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  4003c4:	4a09      	ldr	r2, [pc, #36]	; (4003ec <pll_enable+0x3c>)
  4003c6:	687b      	ldr	r3, [r7, #4]
  4003c8:	681b      	ldr	r3, [r3, #0]
  4003ca:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
  4003ce:	6293      	str	r3, [r2, #40]	; 0x28
	} else {
		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
	}
}
  4003d0:	e005      	b.n	4003de <pll_enable+0x2e>
		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
  4003d2:	4a06      	ldr	r2, [pc, #24]	; (4003ec <pll_enable+0x3c>)
  4003d4:	687b      	ldr	r3, [r7, #4]
  4003d6:	681b      	ldr	r3, [r3, #0]
  4003d8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  4003dc:	61d3      	str	r3, [r2, #28]
}
  4003de:	bf00      	nop
  4003e0:	3708      	adds	r7, #8
  4003e2:	46bd      	mov	sp, r7
  4003e4:	bd80      	pop	{r7, pc}
  4003e6:	bf00      	nop
  4003e8:	00400cb9 	.word	0x00400cb9
  4003ec:	400e0600 	.word	0x400e0600

004003f0 <pll_is_locked>:
		PMC->CKGR_UCKR &= ~CKGR_UCKR_UPLLEN;
	}
}

static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
  4003f0:	b580      	push	{r7, lr}
  4003f2:	b082      	sub	sp, #8
  4003f4:	af00      	add	r7, sp, #0
  4003f6:	6078      	str	r0, [r7, #4]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  4003f8:	687b      	ldr	r3, [r7, #4]
  4003fa:	2b00      	cmp	r3, #0
  4003fc:	d103      	bne.n	400406 <pll_is_locked+0x16>
	return pmc_is_locked_pllack();
  4003fe:	4b05      	ldr	r3, [pc, #20]	; (400414 <pll_is_locked+0x24>)
  400400:	4798      	blx	r3
  400402:	4603      	mov	r3, r0
  400404:	e002      	b.n	40040c <pll_is_locked+0x1c>
	} else {
		return pmc_is_locked_upll();
  400406:	4b04      	ldr	r3, [pc, #16]	; (400418 <pll_is_locked+0x28>)
  400408:	4798      	blx	r3
  40040a:	4603      	mov	r3, r0
	}
}
  40040c:	4618      	mov	r0, r3
  40040e:	3708      	adds	r7, #8
  400410:	46bd      	mov	sp, r7
  400412:	bd80      	pop	{r7, pc}
  400414:	00400cd5 	.word	0x00400cd5
  400418:	00400cf1 	.word	0x00400cf1

0040041c <pll_enable_source>:

static inline void pll_enable_source(enum pll_source e_src)
{
  40041c:	b580      	push	{r7, lr}
  40041e:	b082      	sub	sp, #8
  400420:	af00      	add	r7, sp, #0
  400422:	4603      	mov	r3, r0
  400424:	71fb      	strb	r3, [r7, #7]
	switch (e_src) {
  400426:	79fb      	ldrb	r3, [r7, #7]
  400428:	3b03      	subs	r3, #3
  40042a:	2b04      	cmp	r3, #4
  40042c:	d808      	bhi.n	400440 <pll_enable_source+0x24>
	case PLL_SRC_MAINCK_4M_RC:
	case PLL_SRC_MAINCK_8M_RC:
	case PLL_SRC_MAINCK_12M_RC:
	case PLL_SRC_MAINCK_XTAL:
	case PLL_SRC_MAINCK_BYPASS:
		osc_enable(e_src);
  40042e:	79fb      	ldrb	r3, [r7, #7]
  400430:	4618      	mov	r0, r3
  400432:	4b06      	ldr	r3, [pc, #24]	; (40044c <pll_enable_source+0x30>)
  400434:	4798      	blx	r3
		osc_wait_ready(e_src);
  400436:	79fb      	ldrb	r3, [r7, #7]
  400438:	4618      	mov	r0, r3
  40043a:	4b05      	ldr	r3, [pc, #20]	; (400450 <pll_enable_source+0x34>)
  40043c:	4798      	blx	r3
		break;
  40043e:	e000      	b.n	400442 <pll_enable_source+0x26>

	default:
		Assert(false);
		break;
  400440:	bf00      	nop
	}
}
  400442:	bf00      	nop
  400444:	3708      	adds	r7, #8
  400446:	46bd      	mov	sp, r7
  400448:	bd80      	pop	{r7, pc}
  40044a:	bf00      	nop
  40044c:	004001ad 	.word	0x004001ad
  400450:	00400319 	.word	0x00400319

00400454 <pll_wait_for_lock>:
 *
 * \retval STATUS_OK The PLL is now locked.
 * \retval ERR_TIMEOUT Timed out waiting for PLL to become locked.
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
  400454:	b580      	push	{r7, lr}
  400456:	b082      	sub	sp, #8
  400458:	af00      	add	r7, sp, #0
  40045a:	6078      	str	r0, [r7, #4]
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  40045c:	bf00      	nop
  40045e:	6878      	ldr	r0, [r7, #4]
  400460:	4b04      	ldr	r3, [pc, #16]	; (400474 <pll_wait_for_lock+0x20>)
  400462:	4798      	blx	r3
  400464:	4603      	mov	r3, r0
  400466:	2b00      	cmp	r3, #0
  400468:	d0f9      	beq.n	40045e <pll_wait_for_lock+0xa>
		/* Do nothing */
	}

	return 0;
  40046a:	2300      	movs	r3, #0
}
  40046c:	4618      	mov	r0, r3
  40046e:	3708      	adds	r7, #8
  400470:	46bd      	mov	sp, r7
  400472:	bd80      	pop	{r7, pc}
  400474:	004003f1 	.word	0x004003f1

00400478 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  400478:	b580      	push	{r7, lr}
  40047a:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  40047c:	2006      	movs	r0, #6
  40047e:	4b05      	ldr	r3, [pc, #20]	; (400494 <sysclk_get_main_hz+0x1c>)
  400480:	4798      	blx	r3
  400482:	4602      	mov	r2, r0
  400484:	4613      	mov	r3, r2
  400486:	009b      	lsls	r3, r3, #2
  400488:	4413      	add	r3, r2
  40048a:	009a      	lsls	r2, r3, #2
  40048c:	4413      	add	r3, r2
#endif
	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  40048e:	4618      	mov	r0, r3
  400490:	bd80      	pop	{r7, pc}
  400492:	bf00      	nop
  400494:	004002a5 	.word	0x004002a5

00400498 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  400498:	b580      	push	{r7, lr}
  40049a:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  40049c:	4b02      	ldr	r3, [pc, #8]	; (4004a8 <sysclk_get_cpu_hz+0x10>)
  40049e:	4798      	blx	r3
  4004a0:	4603      	mov	r3, r0
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  4004a2:	4618      	mov	r0, r3
  4004a4:	bd80      	pop	{r7, pc}
  4004a6:	bf00      	nop
  4004a8:	00400479 	.word	0x00400479

004004ac <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  4004ac:	b590      	push	{r4, r7, lr}
  4004ae:	b083      	sub	sp, #12
  4004b0:	af00      	add	r7, sp, #0
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  4004b2:	4813      	ldr	r0, [pc, #76]	; (400500 <sysclk_init+0x54>)
  4004b4:	4b13      	ldr	r3, [pc, #76]	; (400504 <sysclk_init+0x58>)
  4004b6:	4798      	blx	r3
		pmc_switch_mck_to_mainck(CONFIG_SYSCLK_PRES);
	}

#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
  4004b8:	2006      	movs	r0, #6
  4004ba:	4b13      	ldr	r3, [pc, #76]	; (400508 <sysclk_init+0x5c>)
  4004bc:	4798      	blx	r3
		pll_config_defaults(&pllcfg, 0);
  4004be:	1d38      	adds	r0, r7, #4
  4004c0:	2319      	movs	r3, #25
  4004c2:	2201      	movs	r2, #1
  4004c4:	2106      	movs	r1, #6
  4004c6:	4c11      	ldr	r4, [pc, #68]	; (40050c <sysclk_init+0x60>)
  4004c8:	47a0      	blx	r4
		pll_enable(&pllcfg, 0);
  4004ca:	1d3b      	adds	r3, r7, #4
  4004cc:	2100      	movs	r1, #0
  4004ce:	4618      	mov	r0, r3
  4004d0:	4b0f      	ldr	r3, [pc, #60]	; (400510 <sysclk_init+0x64>)
  4004d2:	4798      	blx	r3
		pll_wait_for_lock(0);
  4004d4:	2000      	movs	r0, #0
  4004d6:	4b0f      	ldr	r3, [pc, #60]	; (400514 <sysclk_init+0x68>)
  4004d8:	4798      	blx	r3
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  4004da:	2002      	movs	r0, #2
  4004dc:	4b0e      	ldr	r3, [pc, #56]	; (400518 <sysclk_init+0x6c>)
  4004de:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  4004e0:	2000      	movs	r0, #0
  4004e2:	4b0e      	ldr	r3, [pc, #56]	; (40051c <sysclk_init+0x70>)
  4004e4:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  4004e6:	4b0e      	ldr	r3, [pc, #56]	; (400520 <sysclk_init+0x74>)
  4004e8:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  4004ea:	4b0e      	ldr	r3, [pc, #56]	; (400524 <sysclk_init+0x78>)
  4004ec:	4798      	blx	r3
  4004ee:	4603      	mov	r3, r0
  4004f0:	4618      	mov	r0, r3
  4004f2:	4b04      	ldr	r3, [pc, #16]	; (400504 <sysclk_init+0x58>)
  4004f4:	4798      	blx	r3

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = 1;
#endif
}
  4004f6:	bf00      	nop
  4004f8:	370c      	adds	r7, #12
  4004fa:	46bd      	mov	sp, r7
  4004fc:	bd90      	pop	{r4, r7, pc}
  4004fe:	bf00      	nop
  400500:	11e1a300 	.word	0x11e1a300
  400504:	004012fd 	.word	0x004012fd
  400508:	0040041d 	.word	0x0040041d
  40050c:	00400345 	.word	0x00400345
  400510:	004003b1 	.word	0x004003b1
  400514:	00400455 	.word	0x00400455
  400518:	00400a49 	.word	0x00400a49
  40051c:	00400ac5 	.word	0x00400ac5
  400520:	00401195 	.word	0x00401195
  400524:	00400499 	.word	0x00400499

00400528 <pio_pull_up>:
 * \param ul_pull_up_enable Indicates if the pin(s) internal pull-up shall be
 * configured.
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
  400528:	b480      	push	{r7}
  40052a:	b085      	sub	sp, #20
  40052c:	af00      	add	r7, sp, #0
  40052e:	60f8      	str	r0, [r7, #12]
  400530:	60b9      	str	r1, [r7, #8]
  400532:	607a      	str	r2, [r7, #4]
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400534:	687b      	ldr	r3, [r7, #4]
  400536:	2b00      	cmp	r3, #0
  400538:	d003      	beq.n	400542 <pio_pull_up+0x1a>
		p_pio->PIO_PUER = ul_mask;
  40053a:	68fb      	ldr	r3, [r7, #12]
  40053c:	68ba      	ldr	r2, [r7, #8]
  40053e:	665a      	str	r2, [r3, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
	}
}
  400540:	e002      	b.n	400548 <pio_pull_up+0x20>
		p_pio->PIO_PUDR = ul_mask;
  400542:	68fb      	ldr	r3, [r7, #12]
  400544:	68ba      	ldr	r2, [r7, #8]
  400546:	661a      	str	r2, [r3, #96]	; 0x60
}
  400548:	bf00      	nop
  40054a:	3714      	adds	r7, #20
  40054c:	46bd      	mov	sp, r7
  40054e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400552:	4770      	bx	lr

00400554 <pio_set>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set(Pio *p_pio, const uint32_t ul_mask)
{
  400554:	b480      	push	{r7}
  400556:	b083      	sub	sp, #12
  400558:	af00      	add	r7, sp, #0
  40055a:	6078      	str	r0, [r7, #4]
  40055c:	6039      	str	r1, [r7, #0]
	p_pio->PIO_SODR = ul_mask;
  40055e:	687b      	ldr	r3, [r7, #4]
  400560:	683a      	ldr	r2, [r7, #0]
  400562:	631a      	str	r2, [r3, #48]	; 0x30
}
  400564:	bf00      	nop
  400566:	370c      	adds	r7, #12
  400568:	46bd      	mov	sp, r7
  40056a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40056e:	4770      	bx	lr

00400570 <pio_clear>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_clear(Pio *p_pio, const uint32_t ul_mask)
{
  400570:	b480      	push	{r7}
  400572:	b083      	sub	sp, #12
  400574:	af00      	add	r7, sp, #0
  400576:	6078      	str	r0, [r7, #4]
  400578:	6039      	str	r1, [r7, #0]
	p_pio->PIO_CODR = ul_mask;
  40057a:	687b      	ldr	r3, [r7, #4]
  40057c:	683a      	ldr	r2, [r7, #0]
  40057e:	635a      	str	r2, [r3, #52]	; 0x34
}
  400580:	bf00      	nop
  400582:	370c      	adds	r7, #12
  400584:	46bd      	mov	sp, r7
  400586:	f85d 7b04 	ldr.w	r7, [sp], #4
  40058a:	4770      	bx	lr

0040058c <pio_set_peripheral>:
 * \param ul_type PIO type.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set_peripheral(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
  40058c:	b480      	push	{r7}
  40058e:	b087      	sub	sp, #28
  400590:	af00      	add	r7, sp, #0
  400592:	60f8      	str	r0, [r7, #12]
  400594:	60b9      	str	r1, [r7, #8]
  400596:	607a      	str	r2, [r7, #4]
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  400598:	68fb      	ldr	r3, [r7, #12]
  40059a:	687a      	ldr	r2, [r7, #4]
  40059c:	645a      	str	r2, [r3, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  40059e:	68bb      	ldr	r3, [r7, #8]
  4005a0:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  4005a4:	d04a      	beq.n	40063c <pio_set_peripheral+0xb0>
  4005a6:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  4005aa:	d808      	bhi.n	4005be <pio_set_peripheral+0x32>
  4005ac:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  4005b0:	d016      	beq.n	4005e0 <pio_set_peripheral+0x54>
  4005b2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  4005b6:	d02c      	beq.n	400612 <pio_set_peripheral+0x86>
  4005b8:	2b00      	cmp	r3, #0
  4005ba:	d069      	beq.n	400690 <pio_set_peripheral+0x104>
  4005bc:	e064      	b.n	400688 <pio_set_peripheral+0xfc>
  4005be:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  4005c2:	d065      	beq.n	400690 <pio_set_peripheral+0x104>
  4005c4:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  4005c8:	d803      	bhi.n	4005d2 <pio_set_peripheral+0x46>
  4005ca:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  4005ce:	d04a      	beq.n	400666 <pio_set_peripheral+0xda>
  4005d0:	e05a      	b.n	400688 <pio_set_peripheral+0xfc>
  4005d2:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  4005d6:	d05b      	beq.n	400690 <pio_set_peripheral+0x104>
  4005d8:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  4005dc:	d058      	beq.n	400690 <pio_set_peripheral+0x104>
  4005de:	e053      	b.n	400688 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4005e0:	68fb      	ldr	r3, [r7, #12]
  4005e2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  4005e4:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  4005e6:	68fb      	ldr	r3, [r7, #12]
  4005e8:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  4005ea:	687b      	ldr	r3, [r7, #4]
  4005ec:	43d9      	mvns	r1, r3
  4005ee:	697b      	ldr	r3, [r7, #20]
  4005f0:	400b      	ands	r3, r1
  4005f2:	401a      	ands	r2, r3
  4005f4:	68fb      	ldr	r3, [r7, #12]
  4005f6:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4005f8:	68fb      	ldr	r3, [r7, #12]
  4005fa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  4005fc:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  4005fe:	68fb      	ldr	r3, [r7, #12]
  400600:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400602:	687b      	ldr	r3, [r7, #4]
  400604:	43d9      	mvns	r1, r3
  400606:	697b      	ldr	r3, [r7, #20]
  400608:	400b      	ands	r3, r1
  40060a:	401a      	ands	r2, r3
  40060c:	68fb      	ldr	r3, [r7, #12]
  40060e:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  400610:	e03a      	b.n	400688 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400612:	68fb      	ldr	r3, [r7, #12]
  400614:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  400616:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400618:	687a      	ldr	r2, [r7, #4]
  40061a:	697b      	ldr	r3, [r7, #20]
  40061c:	431a      	orrs	r2, r3
  40061e:	68fb      	ldr	r3, [r7, #12]
  400620:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400622:	68fb      	ldr	r3, [r7, #12]
  400624:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  400626:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400628:	68fb      	ldr	r3, [r7, #12]
  40062a:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  40062c:	687b      	ldr	r3, [r7, #4]
  40062e:	43d9      	mvns	r1, r3
  400630:	697b      	ldr	r3, [r7, #20]
  400632:	400b      	ands	r3, r1
  400634:	401a      	ands	r2, r3
  400636:	68fb      	ldr	r3, [r7, #12]
  400638:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  40063a:	e025      	b.n	400688 <pio_set_peripheral+0xfc>
#if (!SAMG)
	case PIO_PERIPH_C:
		ul_sr = p_pio->PIO_ABCDSR[0];
  40063c:	68fb      	ldr	r3, [r7, #12]
  40063e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  400640:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400642:	68fb      	ldr	r3, [r7, #12]
  400644:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400646:	687b      	ldr	r3, [r7, #4]
  400648:	43d9      	mvns	r1, r3
  40064a:	697b      	ldr	r3, [r7, #20]
  40064c:	400b      	ands	r3, r1
  40064e:	401a      	ands	r2, r3
  400650:	68fb      	ldr	r3, [r7, #12]
  400652:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400654:	68fb      	ldr	r3, [r7, #12]
  400656:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  400658:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  40065a:	687a      	ldr	r2, [r7, #4]
  40065c:	697b      	ldr	r3, [r7, #20]
  40065e:	431a      	orrs	r2, r3
  400660:	68fb      	ldr	r3, [r7, #12]
  400662:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  400664:	e010      	b.n	400688 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_D:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400666:	68fb      	ldr	r3, [r7, #12]
  400668:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  40066a:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  40066c:	687a      	ldr	r2, [r7, #4]
  40066e:	697b      	ldr	r3, [r7, #20]
  400670:	431a      	orrs	r2, r3
  400672:	68fb      	ldr	r3, [r7, #12]
  400674:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400676:	68fb      	ldr	r3, [r7, #12]
  400678:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  40067a:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  40067c:	687a      	ldr	r2, [r7, #4]
  40067e:	697b      	ldr	r3, [r7, #20]
  400680:	431a      	orrs	r2, r3
  400682:	68fb      	ldr	r3, [r7, #12]
  400684:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  400686:	bf00      	nop
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  400688:	68fb      	ldr	r3, [r7, #12]
  40068a:	687a      	ldr	r2, [r7, #4]
  40068c:	605a      	str	r2, [r3, #4]
  40068e:	e000      	b.n	400692 <pio_set_peripheral+0x106>
		return;
  400690:	bf00      	nop
}
  400692:	371c      	adds	r7, #28
  400694:	46bd      	mov	sp, r7
  400696:	f85d 7b04 	ldr.w	r7, [sp], #4
  40069a:	4770      	bx	lr

0040069c <pio_set_input>:
 * \param ul_mask Bitmask indicating which pin(s) to configure as input(s).
 * \param ul_attribute PIO attribute(s).
 */
void pio_set_input(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attribute)
{
  40069c:	b580      	push	{r7, lr}
  40069e:	b084      	sub	sp, #16
  4006a0:	af00      	add	r7, sp, #0
  4006a2:	60f8      	str	r0, [r7, #12]
  4006a4:	60b9      	str	r1, [r7, #8]
  4006a6:	607a      	str	r2, [r7, #4]
	pio_disable_interrupt(p_pio, ul_mask);
  4006a8:	68b9      	ldr	r1, [r7, #8]
  4006aa:	68f8      	ldr	r0, [r7, #12]
  4006ac:	4b19      	ldr	r3, [pc, #100]	; (400714 <pio_set_input+0x78>)
  4006ae:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);
  4006b0:	687b      	ldr	r3, [r7, #4]
  4006b2:	f003 0301 	and.w	r3, r3, #1
  4006b6:	461a      	mov	r2, r3
  4006b8:	68b9      	ldr	r1, [r7, #8]
  4006ba:	68f8      	ldr	r0, [r7, #12]
  4006bc:	4b16      	ldr	r3, [pc, #88]	; (400718 <pio_set_input+0x7c>)
  4006be:	4798      	blx	r3

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  4006c0:	687b      	ldr	r3, [r7, #4]
  4006c2:	f003 030a 	and.w	r3, r3, #10
  4006c6:	2b00      	cmp	r3, #0
  4006c8:	d003      	beq.n	4006d2 <pio_set_input+0x36>
		p_pio->PIO_IFER = ul_mask;
  4006ca:	68fb      	ldr	r3, [r7, #12]
  4006cc:	68ba      	ldr	r2, [r7, #8]
  4006ce:	621a      	str	r2, [r3, #32]
  4006d0:	e002      	b.n	4006d8 <pio_set_input+0x3c>
	} else {
		p_pio->PIO_IFDR = ul_mask;
  4006d2:	68fb      	ldr	r3, [r7, #12]
  4006d4:	68ba      	ldr	r2, [r7, #8]
  4006d6:	625a      	str	r2, [r3, #36]	; 0x24
	}

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
  4006d8:	687b      	ldr	r3, [r7, #4]
  4006da:	f003 0302 	and.w	r3, r3, #2
  4006de:	2b00      	cmp	r3, #0
  4006e0:	d004      	beq.n	4006ec <pio_set_input+0x50>
		p_pio->PIO_IFSCDR = ul_mask;
  4006e2:	68fb      	ldr	r3, [r7, #12]
  4006e4:	68ba      	ldr	r2, [r7, #8]
  4006e6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  4006ea:	e008      	b.n	4006fe <pio_set_input+0x62>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
  4006ec:	687b      	ldr	r3, [r7, #4]
  4006ee:	f003 0308 	and.w	r3, r3, #8
  4006f2:	2b00      	cmp	r3, #0
  4006f4:	d003      	beq.n	4006fe <pio_set_input+0x62>
			p_pio->PIO_IFSCER = ul_mask;
  4006f6:	68fb      	ldr	r3, [r7, #12]
  4006f8:	68ba      	ldr	r2, [r7, #8]
  4006fa:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
  4006fe:	68fb      	ldr	r3, [r7, #12]
  400700:	68ba      	ldr	r2, [r7, #8]
  400702:	615a      	str	r2, [r3, #20]
	p_pio->PIO_PER = ul_mask;
  400704:	68fb      	ldr	r3, [r7, #12]
  400706:	68ba      	ldr	r2, [r7, #8]
  400708:	601a      	str	r2, [r3, #0]
}
  40070a:	bf00      	nop
  40070c:	3710      	adds	r7, #16
  40070e:	46bd      	mov	sp, r7
  400710:	bd80      	pop	{r7, pc}
  400712:	bf00      	nop
  400714:	00400831 	.word	0x00400831
  400718:	00400529 	.word	0x00400529

0040071c <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
  40071c:	b580      	push	{r7, lr}
  40071e:	b084      	sub	sp, #16
  400720:	af00      	add	r7, sp, #0
  400722:	60f8      	str	r0, [r7, #12]
  400724:	60b9      	str	r1, [r7, #8]
  400726:	607a      	str	r2, [r7, #4]
  400728:	603b      	str	r3, [r7, #0]
	pio_disable_interrupt(p_pio, ul_mask);
  40072a:	68b9      	ldr	r1, [r7, #8]
  40072c:	68f8      	ldr	r0, [r7, #12]
  40072e:	4b12      	ldr	r3, [pc, #72]	; (400778 <pio_set_output+0x5c>)
  400730:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);
  400732:	69ba      	ldr	r2, [r7, #24]
  400734:	68b9      	ldr	r1, [r7, #8]
  400736:	68f8      	ldr	r0, [r7, #12]
  400738:	4b10      	ldr	r3, [pc, #64]	; (40077c <pio_set_output+0x60>)
  40073a:	4798      	blx	r3

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
  40073c:	683b      	ldr	r3, [r7, #0]
  40073e:	2b00      	cmp	r3, #0
  400740:	d003      	beq.n	40074a <pio_set_output+0x2e>
		p_pio->PIO_MDER = ul_mask;
  400742:	68fb      	ldr	r3, [r7, #12]
  400744:	68ba      	ldr	r2, [r7, #8]
  400746:	651a      	str	r2, [r3, #80]	; 0x50
  400748:	e002      	b.n	400750 <pio_set_output+0x34>
	} else {
		p_pio->PIO_MDDR = ul_mask;
  40074a:	68fb      	ldr	r3, [r7, #12]
  40074c:	68ba      	ldr	r2, [r7, #8]
  40074e:	655a      	str	r2, [r3, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
  400750:	687b      	ldr	r3, [r7, #4]
  400752:	2b00      	cmp	r3, #0
  400754:	d003      	beq.n	40075e <pio_set_output+0x42>
		p_pio->PIO_SODR = ul_mask;
  400756:	68fb      	ldr	r3, [r7, #12]
  400758:	68ba      	ldr	r2, [r7, #8]
  40075a:	631a      	str	r2, [r3, #48]	; 0x30
  40075c:	e002      	b.n	400764 <pio_set_output+0x48>
	} else {
		p_pio->PIO_CODR = ul_mask;
  40075e:	68fb      	ldr	r3, [r7, #12]
  400760:	68ba      	ldr	r2, [r7, #8]
  400762:	635a      	str	r2, [r3, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
  400764:	68fb      	ldr	r3, [r7, #12]
  400766:	68ba      	ldr	r2, [r7, #8]
  400768:	611a      	str	r2, [r3, #16]
	p_pio->PIO_PER = ul_mask;
  40076a:	68fb      	ldr	r3, [r7, #12]
  40076c:	68ba      	ldr	r2, [r7, #8]
  40076e:	601a      	str	r2, [r3, #0]
}
  400770:	bf00      	nop
  400772:	3710      	adds	r7, #16
  400774:	46bd      	mov	sp, r7
  400776:	bd80      	pop	{r7, pc}
  400778:	00400831 	.word	0x00400831
  40077c:	00400529 	.word	0x00400529

00400780 <pio_get_output_data_status>:
 * \retval 1 At least one PIO is configured to output a high level.
 * \retval 0 All PIOs are configured to output a low level.
 */
uint32_t pio_get_output_data_status(const Pio *p_pio,
		const uint32_t ul_mask)
{
  400780:	b480      	push	{r7}
  400782:	b083      	sub	sp, #12
  400784:	af00      	add	r7, sp, #0
  400786:	6078      	str	r0, [r7, #4]
  400788:	6039      	str	r1, [r7, #0]
	if ((p_pio->PIO_ODSR & ul_mask) == 0) {
  40078a:	687b      	ldr	r3, [r7, #4]
  40078c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  40078e:	683b      	ldr	r3, [r7, #0]
  400790:	4013      	ands	r3, r2
  400792:	2b00      	cmp	r3, #0
  400794:	d101      	bne.n	40079a <pio_get_output_data_status+0x1a>
		return 0;
  400796:	2300      	movs	r3, #0
  400798:	e000      	b.n	40079c <pio_get_output_data_status+0x1c>
	} else {
		return 1;
  40079a:	2301      	movs	r3, #1
	}
}
  40079c:	4618      	mov	r0, r3
  40079e:	370c      	adds	r7, #12
  4007a0:	46bd      	mov	sp, r7
  4007a2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4007a6:	4770      	bx	lr

004007a8 <pio_configure_interrupt>:
 * \param ul_mask Interrupt source bit map.
 * \param ul_attr Interrupt source attributes.
 */
void pio_configure_interrupt(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attr)
{
  4007a8:	b480      	push	{r7}
  4007aa:	b085      	sub	sp, #20
  4007ac:	af00      	add	r7, sp, #0
  4007ae:	60f8      	str	r0, [r7, #12]
  4007b0:	60b9      	str	r1, [r7, #8]
  4007b2:	607a      	str	r2, [r7, #4]
	/* Configure additional interrupt mode registers. */
	if (ul_attr & PIO_IT_AIME) {
  4007b4:	687b      	ldr	r3, [r7, #4]
  4007b6:	f003 0310 	and.w	r3, r3, #16
  4007ba:	2b00      	cmp	r3, #0
  4007bc:	d020      	beq.n	400800 <pio_configure_interrupt+0x58>
		/* Enable additional interrupt mode. */
		p_pio->PIO_AIMER = ul_mask;
  4007be:	68fb      	ldr	r3, [r7, #12]
  4007c0:	68ba      	ldr	r2, [r7, #8]
  4007c2:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0

		/* If bit field of the selected pin is 1, set as
		   Rising Edge/High level detection event. */
		if (ul_attr & PIO_IT_RE_OR_HL) {
  4007c6:	687b      	ldr	r3, [r7, #4]
  4007c8:	f003 0320 	and.w	r3, r3, #32
  4007cc:	2b00      	cmp	r3, #0
  4007ce:	d004      	beq.n	4007da <pio_configure_interrupt+0x32>
			/* Rising Edge or High Level */
			p_pio->PIO_REHLSR = ul_mask;
  4007d0:	68fb      	ldr	r3, [r7, #12]
  4007d2:	68ba      	ldr	r2, [r7, #8]
  4007d4:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  4007d8:	e003      	b.n	4007e2 <pio_configure_interrupt+0x3a>
		} else {
			/* Falling Edge or Low Level */
			p_pio->PIO_FELLSR = ul_mask;
  4007da:	68fb      	ldr	r3, [r7, #12]
  4007dc:	68ba      	ldr	r2, [r7, #8]
  4007de:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
		}

		/* If bit field of the selected pin is 1, set as
		   edge detection source. */
		if (ul_attr & PIO_IT_EDGE) {
  4007e2:	687b      	ldr	r3, [r7, #4]
  4007e4:	f003 0340 	and.w	r3, r3, #64	; 0x40
  4007e8:	2b00      	cmp	r3, #0
  4007ea:	d004      	beq.n	4007f6 <pio_configure_interrupt+0x4e>
			/* Edge select */
			p_pio->PIO_ESR = ul_mask;
  4007ec:	68fb      	ldr	r3, [r7, #12]
  4007ee:	68ba      	ldr	r2, [r7, #8]
  4007f0:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		}
	} else {
		/* Disable additional interrupt mode. */
		p_pio->PIO_AIMDR = ul_mask;
	}
}
  4007f4:	e008      	b.n	400808 <pio_configure_interrupt+0x60>
			p_pio->PIO_LSR = ul_mask;
  4007f6:	68fb      	ldr	r3, [r7, #12]
  4007f8:	68ba      	ldr	r2, [r7, #8]
  4007fa:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
}
  4007fe:	e003      	b.n	400808 <pio_configure_interrupt+0x60>
		p_pio->PIO_AIMDR = ul_mask;
  400800:	68fb      	ldr	r3, [r7, #12]
  400802:	68ba      	ldr	r2, [r7, #8]
  400804:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
}
  400808:	bf00      	nop
  40080a:	3714      	adds	r7, #20
  40080c:	46bd      	mov	sp, r7
  40080e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400812:	4770      	bx	lr

00400814 <pio_enable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_enable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  400814:	b480      	push	{r7}
  400816:	b083      	sub	sp, #12
  400818:	af00      	add	r7, sp, #0
  40081a:	6078      	str	r0, [r7, #4]
  40081c:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IER = ul_mask;
  40081e:	687b      	ldr	r3, [r7, #4]
  400820:	683a      	ldr	r2, [r7, #0]
  400822:	641a      	str	r2, [r3, #64]	; 0x40
}
  400824:	bf00      	nop
  400826:	370c      	adds	r7, #12
  400828:	46bd      	mov	sp, r7
  40082a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40082e:	4770      	bx	lr

00400830 <pio_disable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  400830:	b480      	push	{r7}
  400832:	b083      	sub	sp, #12
  400834:	af00      	add	r7, sp, #0
  400836:	6078      	str	r0, [r7, #4]
  400838:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IDR = ul_mask;
  40083a:	687b      	ldr	r3, [r7, #4]
  40083c:	683a      	ldr	r2, [r7, #0]
  40083e:	645a      	str	r2, [r3, #68]	; 0x44
}
  400840:	bf00      	nop
  400842:	370c      	adds	r7, #12
  400844:	46bd      	mov	sp, r7
  400846:	f85d 7b04 	ldr.w	r7, [sp], #4
  40084a:	4770      	bx	lr

0040084c <pio_get_interrupt_status>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
  40084c:	b480      	push	{r7}
  40084e:	b083      	sub	sp, #12
  400850:	af00      	add	r7, sp, #0
  400852:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_ISR;
  400854:	687b      	ldr	r3, [r7, #4]
  400856:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
  400858:	4618      	mov	r0, r3
  40085a:	370c      	adds	r7, #12
  40085c:	46bd      	mov	sp, r7
  40085e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400862:	4770      	bx	lr

00400864 <pio_get_interrupt_mask>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
  400864:	b480      	push	{r7}
  400866:	b083      	sub	sp, #12
  400868:	af00      	add	r7, sp, #0
  40086a:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_IMR;
  40086c:	687b      	ldr	r3, [r7, #4]
  40086e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
}
  400870:	4618      	mov	r0, r3
  400872:	370c      	adds	r7, #12
  400874:	46bd      	mov	sp, r7
  400876:	f85d 7b04 	ldr.w	r7, [sp], #4
  40087a:	4770      	bx	lr

0040087c <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  40087c:	b580      	push	{r7, lr}
  40087e:	b084      	sub	sp, #16
  400880:	af00      	add	r7, sp, #0
  400882:	6078      	str	r0, [r7, #4]
  400884:	6039      	str	r1, [r7, #0]
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  400886:	6878      	ldr	r0, [r7, #4]
  400888:	4b26      	ldr	r3, [pc, #152]	; (400924 <pio_handler_process+0xa8>)
  40088a:	4798      	blx	r3
  40088c:	60f8      	str	r0, [r7, #12]
	status &= pio_get_interrupt_mask(p_pio);
  40088e:	6878      	ldr	r0, [r7, #4]
  400890:	4b25      	ldr	r3, [pc, #148]	; (400928 <pio_handler_process+0xac>)
  400892:	4798      	blx	r3
  400894:	4602      	mov	r2, r0
  400896:	68fb      	ldr	r3, [r7, #12]
  400898:	4013      	ands	r3, r2
  40089a:	60fb      	str	r3, [r7, #12]

	/* Check pending events */
	if (status != 0) {
  40089c:	68fb      	ldr	r3, [r7, #12]
  40089e:	2b00      	cmp	r3, #0
  4008a0:	d03c      	beq.n	40091c <pio_handler_process+0xa0>
		/* Find triggering source */
		i = 0;
  4008a2:	2300      	movs	r3, #0
  4008a4:	60bb      	str	r3, [r7, #8]
		while (status != 0) {
  4008a6:	e034      	b.n	400912 <pio_handler_process+0x96>
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  4008a8:	4a20      	ldr	r2, [pc, #128]	; (40092c <pio_handler_process+0xb0>)
  4008aa:	68bb      	ldr	r3, [r7, #8]
  4008ac:	011b      	lsls	r3, r3, #4
  4008ae:	4413      	add	r3, r2
  4008b0:	681a      	ldr	r2, [r3, #0]
  4008b2:	683b      	ldr	r3, [r7, #0]
  4008b4:	429a      	cmp	r2, r3
  4008b6:	d126      	bne.n	400906 <pio_handler_process+0x8a>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  4008b8:	4a1c      	ldr	r2, [pc, #112]	; (40092c <pio_handler_process+0xb0>)
  4008ba:	68bb      	ldr	r3, [r7, #8]
  4008bc:	011b      	lsls	r3, r3, #4
  4008be:	4413      	add	r3, r2
  4008c0:	3304      	adds	r3, #4
  4008c2:	681a      	ldr	r2, [r3, #0]
  4008c4:	68fb      	ldr	r3, [r7, #12]
  4008c6:	4013      	ands	r3, r2
  4008c8:	2b00      	cmp	r3, #0
  4008ca:	d01c      	beq.n	400906 <pio_handler_process+0x8a>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  4008cc:	4a17      	ldr	r2, [pc, #92]	; (40092c <pio_handler_process+0xb0>)
  4008ce:	68bb      	ldr	r3, [r7, #8]
  4008d0:	011b      	lsls	r3, r3, #4
  4008d2:	4413      	add	r3, r2
  4008d4:	330c      	adds	r3, #12
  4008d6:	681b      	ldr	r3, [r3, #0]
  4008d8:	4914      	ldr	r1, [pc, #80]	; (40092c <pio_handler_process+0xb0>)
  4008da:	68ba      	ldr	r2, [r7, #8]
  4008dc:	0112      	lsls	r2, r2, #4
  4008de:	440a      	add	r2, r1
  4008e0:	6810      	ldr	r0, [r2, #0]
  4008e2:	4912      	ldr	r1, [pc, #72]	; (40092c <pio_handler_process+0xb0>)
  4008e4:	68ba      	ldr	r2, [r7, #8]
  4008e6:	0112      	lsls	r2, r2, #4
  4008e8:	440a      	add	r2, r1
  4008ea:	3204      	adds	r2, #4
  4008ec:	6812      	ldr	r2, [r2, #0]
  4008ee:	4611      	mov	r1, r2
  4008f0:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  4008f2:	4a0e      	ldr	r2, [pc, #56]	; (40092c <pio_handler_process+0xb0>)
  4008f4:	68bb      	ldr	r3, [r7, #8]
  4008f6:	011b      	lsls	r3, r3, #4
  4008f8:	4413      	add	r3, r2
  4008fa:	3304      	adds	r3, #4
  4008fc:	681b      	ldr	r3, [r3, #0]
  4008fe:	43db      	mvns	r3, r3
  400900:	68fa      	ldr	r2, [r7, #12]
  400902:	4013      	ands	r3, r2
  400904:	60fb      	str	r3, [r7, #12]
				}
			}
			i++;
  400906:	68bb      	ldr	r3, [r7, #8]
  400908:	3301      	adds	r3, #1
  40090a:	60bb      	str	r3, [r7, #8]
			if (i >= MAX_INTERRUPT_SOURCES) {
  40090c:	68bb      	ldr	r3, [r7, #8]
  40090e:	2b06      	cmp	r3, #6
  400910:	d803      	bhi.n	40091a <pio_handler_process+0x9e>
		while (status != 0) {
  400912:	68fb      	ldr	r3, [r7, #12]
  400914:	2b00      	cmp	r3, #0
  400916:	d1c7      	bne.n	4008a8 <pio_handler_process+0x2c>
		if (pio_capture_handler) {
			pio_capture_handler(p_pio);
		}
	}
#endif
}
  400918:	e000      	b.n	40091c <pio_handler_process+0xa0>
				break;
  40091a:	bf00      	nop
}
  40091c:	bf00      	nop
  40091e:	3710      	adds	r7, #16
  400920:	46bd      	mov	sp, r7
  400922:	bd80      	pop	{r7, pc}
  400924:	0040084d 	.word	0x0040084d
  400928:	00400865 	.word	0x00400865
  40092c:	204009d8 	.word	0x204009d8

00400930 <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  400930:	b580      	push	{r7, lr}
  400932:	b086      	sub	sp, #24
  400934:	af00      	add	r7, sp, #0
  400936:	60f8      	str	r0, [r7, #12]
  400938:	60b9      	str	r1, [r7, #8]
  40093a:	607a      	str	r2, [r7, #4]
  40093c:	603b      	str	r3, [r7, #0]
    uint8_t i;
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  40093e:	4b21      	ldr	r3, [pc, #132]	; (4009c4 <pio_handler_set+0x94>)
  400940:	681b      	ldr	r3, [r3, #0]
  400942:	2b06      	cmp	r3, #6
  400944:	d901      	bls.n	40094a <pio_handler_set+0x1a>
		return 1;
  400946:	2301      	movs	r3, #1
  400948:	e038      	b.n	4009bc <pio_handler_set+0x8c>

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  40094a:	2300      	movs	r3, #0
  40094c:	75fb      	strb	r3, [r7, #23]
  40094e:	e011      	b.n	400974 <pio_handler_set+0x44>
		pSource = &(gs_interrupt_sources[i]);
  400950:	7dfb      	ldrb	r3, [r7, #23]
  400952:	011b      	lsls	r3, r3, #4
  400954:	4a1c      	ldr	r2, [pc, #112]	; (4009c8 <pio_handler_set+0x98>)
  400956:	4413      	add	r3, r2
  400958:	613b      	str	r3, [r7, #16]
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  40095a:	693b      	ldr	r3, [r7, #16]
  40095c:	681a      	ldr	r2, [r3, #0]
  40095e:	68bb      	ldr	r3, [r7, #8]
  400960:	429a      	cmp	r2, r3
  400962:	d104      	bne.n	40096e <pio_handler_set+0x3e>
  400964:	693b      	ldr	r3, [r7, #16]
  400966:	685a      	ldr	r2, [r3, #4]
  400968:	687b      	ldr	r3, [r7, #4]
  40096a:	429a      	cmp	r2, r3
  40096c:	d008      	beq.n	400980 <pio_handler_set+0x50>
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  40096e:	7dfb      	ldrb	r3, [r7, #23]
  400970:	3301      	adds	r3, #1
  400972:	75fb      	strb	r3, [r7, #23]
  400974:	7dfa      	ldrb	r2, [r7, #23]
  400976:	4b13      	ldr	r3, [pc, #76]	; (4009c4 <pio_handler_set+0x94>)
  400978:	681b      	ldr	r3, [r3, #0]
  40097a:	429a      	cmp	r2, r3
  40097c:	d9e8      	bls.n	400950 <pio_handler_set+0x20>
  40097e:	e000      	b.n	400982 <pio_handler_set+0x52>
			break;
  400980:	bf00      	nop
		}
	}

	/* Define new source */
	pSource->id = ul_id;
  400982:	693b      	ldr	r3, [r7, #16]
  400984:	68ba      	ldr	r2, [r7, #8]
  400986:	601a      	str	r2, [r3, #0]
	pSource->mask = ul_mask;
  400988:	693b      	ldr	r3, [r7, #16]
  40098a:	687a      	ldr	r2, [r7, #4]
  40098c:	605a      	str	r2, [r3, #4]
	pSource->attr = ul_attr;
  40098e:	693b      	ldr	r3, [r7, #16]
  400990:	683a      	ldr	r2, [r7, #0]
  400992:	609a      	str	r2, [r3, #8]
	pSource->handler = p_handler;
  400994:	693b      	ldr	r3, [r7, #16]
  400996:	6a3a      	ldr	r2, [r7, #32]
  400998:	60da      	str	r2, [r3, #12]
	if (i == gs_ul_nb_sources + 1) {
  40099a:	7dfa      	ldrb	r2, [r7, #23]
  40099c:	4b09      	ldr	r3, [pc, #36]	; (4009c4 <pio_handler_set+0x94>)
  40099e:	681b      	ldr	r3, [r3, #0]
  4009a0:	3301      	adds	r3, #1
  4009a2:	429a      	cmp	r2, r3
  4009a4:	d104      	bne.n	4009b0 <pio_handler_set+0x80>
		gs_ul_nb_sources++;
  4009a6:	4b07      	ldr	r3, [pc, #28]	; (4009c4 <pio_handler_set+0x94>)
  4009a8:	681b      	ldr	r3, [r3, #0]
  4009aa:	3301      	adds	r3, #1
  4009ac:	4a05      	ldr	r2, [pc, #20]	; (4009c4 <pio_handler_set+0x94>)
  4009ae:	6013      	str	r3, [r2, #0]
	}

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  4009b0:	683a      	ldr	r2, [r7, #0]
  4009b2:	6879      	ldr	r1, [r7, #4]
  4009b4:	68f8      	ldr	r0, [r7, #12]
  4009b6:	4b05      	ldr	r3, [pc, #20]	; (4009cc <pio_handler_set+0x9c>)
  4009b8:	4798      	blx	r3

	return 0;
  4009ba:	2300      	movs	r3, #0
}
  4009bc:	4618      	mov	r0, r3
  4009be:	3718      	adds	r7, #24
  4009c0:	46bd      	mov	sp, r7
  4009c2:	bd80      	pop	{r7, pc}
  4009c4:	20400a48 	.word	0x20400a48
  4009c8:	204009d8 	.word	0x204009d8
  4009cc:	004007a9 	.word	0x004007a9

004009d0 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  4009d0:	b580      	push	{r7, lr}
  4009d2:	af00      	add	r7, sp, #0
	pio_handler_process(PIOA, ID_PIOA);
  4009d4:	210a      	movs	r1, #10
  4009d6:	4802      	ldr	r0, [pc, #8]	; (4009e0 <PIOA_Handler+0x10>)
  4009d8:	4b02      	ldr	r3, [pc, #8]	; (4009e4 <PIOA_Handler+0x14>)
  4009da:	4798      	blx	r3
}
  4009dc:	bf00      	nop
  4009de:	bd80      	pop	{r7, pc}
  4009e0:	400e0e00 	.word	0x400e0e00
  4009e4:	0040087d 	.word	0x0040087d

004009e8 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  4009e8:	b580      	push	{r7, lr}
  4009ea:	af00      	add	r7, sp, #0
    pio_handler_process(PIOB, ID_PIOB);
  4009ec:	210b      	movs	r1, #11
  4009ee:	4802      	ldr	r0, [pc, #8]	; (4009f8 <PIOB_Handler+0x10>)
  4009f0:	4b02      	ldr	r3, [pc, #8]	; (4009fc <PIOB_Handler+0x14>)
  4009f2:	4798      	blx	r3
}
  4009f4:	bf00      	nop
  4009f6:	bd80      	pop	{r7, pc}
  4009f8:	400e1000 	.word	0x400e1000
  4009fc:	0040087d 	.word	0x0040087d

00400a00 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  400a00:	b580      	push	{r7, lr}
  400a02:	af00      	add	r7, sp, #0
	pio_handler_process(PIOC, ID_PIOC);
  400a04:	210c      	movs	r1, #12
  400a06:	4802      	ldr	r0, [pc, #8]	; (400a10 <PIOC_Handler+0x10>)
  400a08:	4b02      	ldr	r3, [pc, #8]	; (400a14 <PIOC_Handler+0x14>)
  400a0a:	4798      	blx	r3
}
  400a0c:	bf00      	nop
  400a0e:	bd80      	pop	{r7, pc}
  400a10:	400e1200 	.word	0x400e1200
  400a14:	0040087d 	.word	0x0040087d

00400a18 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  400a18:	b580      	push	{r7, lr}
  400a1a:	af00      	add	r7, sp, #0
	pio_handler_process(PIOD, ID_PIOD);
  400a1c:	2110      	movs	r1, #16
  400a1e:	4802      	ldr	r0, [pc, #8]	; (400a28 <PIOD_Handler+0x10>)
  400a20:	4b02      	ldr	r3, [pc, #8]	; (400a2c <PIOD_Handler+0x14>)
  400a22:	4798      	blx	r3
}
  400a24:	bf00      	nop
  400a26:	bd80      	pop	{r7, pc}
  400a28:	400e1400 	.word	0x400e1400
  400a2c:	0040087d 	.word	0x0040087d

00400a30 <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  400a30:	b580      	push	{r7, lr}
  400a32:	af00      	add	r7, sp, #0
	pio_handler_process(PIOE, ID_PIOE);
  400a34:	2111      	movs	r1, #17
  400a36:	4802      	ldr	r0, [pc, #8]	; (400a40 <PIOE_Handler+0x10>)
  400a38:	4b02      	ldr	r3, [pc, #8]	; (400a44 <PIOE_Handler+0x14>)
  400a3a:	4798      	blx	r3
}
  400a3c:	bf00      	nop
  400a3e:	bd80      	pop	{r7, pc}
  400a40:	400e1600 	.word	0x400e1600
  400a44:	0040087d 	.word	0x0040087d

00400a48 <pmc_mck_set_division>:
 * \brief Set the division of the MCK.
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
  400a48:	b480      	push	{r7}
  400a4a:	b083      	sub	sp, #12
  400a4c:	af00      	add	r7, sp, #0
  400a4e:	6078      	str	r0, [r7, #4]
	switch (ul_div) {
  400a50:	687b      	ldr	r3, [r7, #4]
  400a52:	3b01      	subs	r3, #1
  400a54:	2b03      	cmp	r3, #3
  400a56:	d81a      	bhi.n	400a8e <pmc_mck_set_division+0x46>
  400a58:	a201      	add	r2, pc, #4	; (adr r2, 400a60 <pmc_mck_set_division+0x18>)
  400a5a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400a5e:	bf00      	nop
  400a60:	00400a71 	.word	0x00400a71
  400a64:	00400a77 	.word	0x00400a77
  400a68:	00400a7f 	.word	0x00400a7f
  400a6c:	00400a87 	.word	0x00400a87
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  400a70:	2300      	movs	r3, #0
  400a72:	607b      	str	r3, [r7, #4]
			break;
  400a74:	e00e      	b.n	400a94 <pmc_mck_set_division+0x4c>
		case 2:
			ul_div = PMC_MCKR_MDIV_PCK_DIV2;
  400a76:	f44f 7380 	mov.w	r3, #256	; 0x100
  400a7a:	607b      	str	r3, [r7, #4]
			break;
  400a7c:	e00a      	b.n	400a94 <pmc_mck_set_division+0x4c>
		case 3:
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  400a7e:	f44f 7340 	mov.w	r3, #768	; 0x300
  400a82:	607b      	str	r3, [r7, #4]
			break;
  400a84:	e006      	b.n	400a94 <pmc_mck_set_division+0x4c>
		case 4:
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  400a86:	f44f 7300 	mov.w	r3, #512	; 0x200
  400a8a:	607b      	str	r3, [r7, #4]
			break;
  400a8c:	e002      	b.n	400a94 <pmc_mck_set_division+0x4c>
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  400a8e:	2300      	movs	r3, #0
  400a90:	607b      	str	r3, [r7, #4]
			break;
  400a92:	bf00      	nop
	}
	PMC->PMC_MCKR =
  400a94:	490a      	ldr	r1, [pc, #40]	; (400ac0 <pmc_mck_set_division+0x78>)
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  400a96:	4b0a      	ldr	r3, [pc, #40]	; (400ac0 <pmc_mck_set_division+0x78>)
  400a98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400a9a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
  400a9e:	687b      	ldr	r3, [r7, #4]
  400aa0:	4313      	orrs	r3, r2
	PMC->PMC_MCKR =
  400aa2:	630b      	str	r3, [r1, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  400aa4:	bf00      	nop
  400aa6:	4b06      	ldr	r3, [pc, #24]	; (400ac0 <pmc_mck_set_division+0x78>)
  400aa8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400aaa:	f003 0308 	and.w	r3, r3, #8
  400aae:	2b00      	cmp	r3, #0
  400ab0:	d0f9      	beq.n	400aa6 <pmc_mck_set_division+0x5e>
}
  400ab2:	bf00      	nop
  400ab4:	370c      	adds	r7, #12
  400ab6:	46bd      	mov	sp, r7
  400ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
  400abc:	4770      	bx	lr
  400abe:	bf00      	nop
  400ac0:	400e0600 	.word	0x400e0600

00400ac4 <pmc_switch_mck_to_pllack>:
 *
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
  400ac4:	b480      	push	{r7}
  400ac6:	b085      	sub	sp, #20
  400ac8:	af00      	add	r7, sp, #0
  400aca:	6078      	str	r0, [r7, #4]
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  400acc:	491d      	ldr	r1, [pc, #116]	; (400b44 <pmc_switch_mck_to_pllack+0x80>)
  400ace:	4b1d      	ldr	r3, [pc, #116]	; (400b44 <pmc_switch_mck_to_pllack+0x80>)
  400ad0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400ad2:	f023 0270 	bic.w	r2, r3, #112	; 0x70
  400ad6:	687b      	ldr	r3, [r7, #4]
  400ad8:	4313      	orrs	r3, r2
  400ada:	630b      	str	r3, [r1, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400adc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400ae0:	60fb      	str	r3, [r7, #12]
  400ae2:	e007      	b.n	400af4 <pmc_switch_mck_to_pllack+0x30>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400ae4:	68fb      	ldr	r3, [r7, #12]
  400ae6:	2b00      	cmp	r3, #0
  400ae8:	d101      	bne.n	400aee <pmc_switch_mck_to_pllack+0x2a>
			return 1;
  400aea:	2301      	movs	r3, #1
  400aec:	e023      	b.n	400b36 <pmc_switch_mck_to_pllack+0x72>
			--ul_timeout) {
  400aee:	68fb      	ldr	r3, [r7, #12]
  400af0:	3b01      	subs	r3, #1
  400af2:	60fb      	str	r3, [r7, #12]
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400af4:	4b13      	ldr	r3, [pc, #76]	; (400b44 <pmc_switch_mck_to_pllack+0x80>)
  400af6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400af8:	f003 0308 	and.w	r3, r3, #8
  400afc:	2b00      	cmp	r3, #0
  400afe:	d0f1      	beq.n	400ae4 <pmc_switch_mck_to_pllack+0x20>
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  400b00:	4a10      	ldr	r2, [pc, #64]	; (400b44 <pmc_switch_mck_to_pllack+0x80>)
  400b02:	4b10      	ldr	r3, [pc, #64]	; (400b44 <pmc_switch_mck_to_pllack+0x80>)
  400b04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400b06:	f023 0303 	bic.w	r3, r3, #3
  400b0a:	f043 0302 	orr.w	r3, r3, #2
  400b0e:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400b10:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400b14:	60fb      	str	r3, [r7, #12]
  400b16:	e007      	b.n	400b28 <pmc_switch_mck_to_pllack+0x64>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400b18:	68fb      	ldr	r3, [r7, #12]
  400b1a:	2b00      	cmp	r3, #0
  400b1c:	d101      	bne.n	400b22 <pmc_switch_mck_to_pllack+0x5e>
			return 1;
  400b1e:	2301      	movs	r3, #1
  400b20:	e009      	b.n	400b36 <pmc_switch_mck_to_pllack+0x72>
			--ul_timeout) {
  400b22:	68fb      	ldr	r3, [r7, #12]
  400b24:	3b01      	subs	r3, #1
  400b26:	60fb      	str	r3, [r7, #12]
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400b28:	4b06      	ldr	r3, [pc, #24]	; (400b44 <pmc_switch_mck_to_pllack+0x80>)
  400b2a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400b2c:	f003 0308 	and.w	r3, r3, #8
  400b30:	2b00      	cmp	r3, #0
  400b32:	d0f1      	beq.n	400b18 <pmc_switch_mck_to_pllack+0x54>
		}
	}

	return 0;
  400b34:	2300      	movs	r3, #0
}
  400b36:	4618      	mov	r0, r3
  400b38:	3714      	adds	r7, #20
  400b3a:	46bd      	mov	sp, r7
  400b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
  400b40:	4770      	bx	lr
  400b42:	bf00      	nop
  400b44:	400e0600 	.word	0x400e0600

00400b48 <pmc_switch_sclk_to_32kxtal>:
 *       VDDIO power supply.
 *
 * \param ul_bypass 0 for Xtal, 1 for bypass.
 */
void pmc_switch_sclk_to_32kxtal(uint32_t ul_bypass)
{
  400b48:	b480      	push	{r7}
  400b4a:	b083      	sub	sp, #12
  400b4c:	af00      	add	r7, sp, #0
  400b4e:	6078      	str	r0, [r7, #4]
	/* Set Bypass mode if required */
	if (ul_bypass == 1) {
  400b50:	687b      	ldr	r3, [r7, #4]
  400b52:	2b01      	cmp	r3, #1
  400b54:	d105      	bne.n	400b62 <pmc_switch_sclk_to_32kxtal+0x1a>
		SUPC->SUPC_MR |= SUPC_MR_KEY_PASSWD |
  400b56:	4907      	ldr	r1, [pc, #28]	; (400b74 <pmc_switch_sclk_to_32kxtal+0x2c>)
  400b58:	4b06      	ldr	r3, [pc, #24]	; (400b74 <pmc_switch_sclk_to_32kxtal+0x2c>)
  400b5a:	689a      	ldr	r2, [r3, #8]
  400b5c:	4b06      	ldr	r3, [pc, #24]	; (400b78 <pmc_switch_sclk_to_32kxtal+0x30>)
  400b5e:	4313      	orrs	r3, r2
  400b60:	608b      	str	r3, [r1, #8]
			SUPC_MR_OSCBYPASS;
	}

	SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_XTALSEL;
  400b62:	4b04      	ldr	r3, [pc, #16]	; (400b74 <pmc_switch_sclk_to_32kxtal+0x2c>)
  400b64:	4a05      	ldr	r2, [pc, #20]	; (400b7c <pmc_switch_sclk_to_32kxtal+0x34>)
  400b66:	601a      	str	r2, [r3, #0]
}
  400b68:	bf00      	nop
  400b6a:	370c      	adds	r7, #12
  400b6c:	46bd      	mov	sp, r7
  400b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400b72:	4770      	bx	lr
  400b74:	400e1810 	.word	0x400e1810
  400b78:	a5100000 	.word	0xa5100000
  400b7c:	a5000008 	.word	0xa5000008

00400b80 <pmc_osc_is_ready_32kxtal>:
 *
 * \retval 1 External 32k Xtal is ready.
 * \retval 0 External 32k Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_32kxtal(void)
{
  400b80:	b480      	push	{r7}
  400b82:	af00      	add	r7, sp, #0
	return ((SUPC->SUPC_SR & SUPC_SR_OSCSEL)
  400b84:	4b09      	ldr	r3, [pc, #36]	; (400bac <pmc_osc_is_ready_32kxtal+0x2c>)
  400b86:	695b      	ldr	r3, [r3, #20]
  400b88:	f003 0380 	and.w	r3, r3, #128	; 0x80
			&& (PMC->PMC_SR & PMC_SR_OSCSELS));
  400b8c:	2b00      	cmp	r3, #0
  400b8e:	d007      	beq.n	400ba0 <pmc_osc_is_ready_32kxtal+0x20>
  400b90:	4b07      	ldr	r3, [pc, #28]	; (400bb0 <pmc_osc_is_ready_32kxtal+0x30>)
  400b92:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400b94:	f003 0380 	and.w	r3, r3, #128	; 0x80
  400b98:	2b00      	cmp	r3, #0
  400b9a:	d001      	beq.n	400ba0 <pmc_osc_is_ready_32kxtal+0x20>
  400b9c:	2301      	movs	r3, #1
  400b9e:	e000      	b.n	400ba2 <pmc_osc_is_ready_32kxtal+0x22>
  400ba0:	2300      	movs	r3, #0
}
  400ba2:	4618      	mov	r0, r3
  400ba4:	46bd      	mov	sp, r7
  400ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
  400baa:	4770      	bx	lr
  400bac:	400e1810 	.word	0x400e1810
  400bb0:	400e0600 	.word	0x400e0600

00400bb4 <pmc_switch_mainck_to_fastrc>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 * \retval 2 Invalid frequency.
 */
void pmc_switch_mainck_to_fastrc(uint32_t ul_moscrcf)
{
  400bb4:	b480      	push	{r7}
  400bb6:	b083      	sub	sp, #12
  400bb8:	af00      	add	r7, sp, #0
  400bba:	6078      	str	r0, [r7, #4]
	/* Enable Fast RC oscillator but DO NOT switch to RC now */
	PMC->CKGR_MOR |= (CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCRCEN);
  400bbc:	4915      	ldr	r1, [pc, #84]	; (400c14 <pmc_switch_mainck_to_fastrc+0x60>)
  400bbe:	4b15      	ldr	r3, [pc, #84]	; (400c14 <pmc_switch_mainck_to_fastrc+0x60>)
  400bc0:	6a1a      	ldr	r2, [r3, #32]
  400bc2:	4b15      	ldr	r3, [pc, #84]	; (400c18 <pmc_switch_mainck_to_fastrc+0x64>)
  400bc4:	4313      	orrs	r3, r2
  400bc6:	620b      	str	r3, [r1, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  400bc8:	bf00      	nop
  400bca:	4b12      	ldr	r3, [pc, #72]	; (400c14 <pmc_switch_mainck_to_fastrc+0x60>)
  400bcc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400bce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  400bd2:	2b00      	cmp	r3, #0
  400bd4:	d0f9      	beq.n	400bca <pmc_switch_mainck_to_fastrc+0x16>

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  400bd6:	490f      	ldr	r1, [pc, #60]	; (400c14 <pmc_switch_mainck_to_fastrc+0x60>)
  400bd8:	4b0e      	ldr	r3, [pc, #56]	; (400c14 <pmc_switch_mainck_to_fastrc+0x60>)
  400bda:	6a1a      	ldr	r2, [r3, #32]
  400bdc:	4b0f      	ldr	r3, [pc, #60]	; (400c1c <pmc_switch_mainck_to_fastrc+0x68>)
  400bde:	4013      	ands	r3, r2
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;
  400be0:	687a      	ldr	r2, [r7, #4]
  400be2:	4313      	orrs	r3, r2
  400be4:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  400be8:	620b      	str	r3, [r1, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  400bea:	bf00      	nop
  400bec:	4b09      	ldr	r3, [pc, #36]	; (400c14 <pmc_switch_mainck_to_fastrc+0x60>)
  400bee:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400bf0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  400bf4:	2b00      	cmp	r3, #0
  400bf6:	d0f9      	beq.n	400bec <pmc_switch_mainck_to_fastrc+0x38>

	/* Switch to Fast RC */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  400bf8:	4906      	ldr	r1, [pc, #24]	; (400c14 <pmc_switch_mainck_to_fastrc+0x60>)
  400bfa:	4b06      	ldr	r3, [pc, #24]	; (400c14 <pmc_switch_mainck_to_fastrc+0x60>)
  400bfc:	6a1a      	ldr	r2, [r3, #32]
  400bfe:	4b08      	ldr	r3, [pc, #32]	; (400c20 <pmc_switch_mainck_to_fastrc+0x6c>)
  400c00:	4013      	ands	r3, r2
  400c02:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  400c06:	620b      	str	r3, [r1, #32]
			CKGR_MOR_KEY_PASSWD;
}
  400c08:	bf00      	nop
  400c0a:	370c      	adds	r7, #12
  400c0c:	46bd      	mov	sp, r7
  400c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400c12:	4770      	bx	lr
  400c14:	400e0600 	.word	0x400e0600
  400c18:	00370008 	.word	0x00370008
  400c1c:	ffc8ff8f 	.word	0xffc8ff8f
  400c20:	fec8ffff 	.word	0xfec8ffff

00400c24 <pmc_switch_mainck_to_xtal>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
  400c24:	b480      	push	{r7}
  400c26:	b083      	sub	sp, #12
  400c28:	af00      	add	r7, sp, #0
  400c2a:	6078      	str	r0, [r7, #4]
  400c2c:	6039      	str	r1, [r7, #0]
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  400c2e:	687b      	ldr	r3, [r7, #4]
  400c30:	2b00      	cmp	r3, #0
  400c32:	d008      	beq.n	400c46 <pmc_switch_mainck_to_xtal+0x22>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400c34:	4913      	ldr	r1, [pc, #76]	; (400c84 <pmc_switch_mainck_to_xtal+0x60>)
  400c36:	4b13      	ldr	r3, [pc, #76]	; (400c84 <pmc_switch_mainck_to_xtal+0x60>)
  400c38:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  400c3a:	4a13      	ldr	r2, [pc, #76]	; (400c88 <pmc_switch_mainck_to_xtal+0x64>)
  400c3c:	401a      	ands	r2, r3
  400c3e:	4b13      	ldr	r3, [pc, #76]	; (400c8c <pmc_switch_mainck_to_xtal+0x68>)
  400c40:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400c42:	620b      	str	r3, [r1, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
	}
}
  400c44:	e018      	b.n	400c78 <pmc_switch_mainck_to_xtal+0x54>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400c46:	490f      	ldr	r1, [pc, #60]	; (400c84 <pmc_switch_mainck_to_xtal+0x60>)
  400c48:	4b0e      	ldr	r3, [pc, #56]	; (400c84 <pmc_switch_mainck_to_xtal+0x60>)
  400c4a:	6a1a      	ldr	r2, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  400c4c:	4b10      	ldr	r3, [pc, #64]	; (400c90 <pmc_switch_mainck_to_xtal+0x6c>)
  400c4e:	4013      	ands	r3, r2
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  400c50:	683a      	ldr	r2, [r7, #0]
  400c52:	0212      	lsls	r2, r2, #8
  400c54:	b292      	uxth	r2, r2
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  400c56:	431a      	orrs	r2, r3
  400c58:	4b0e      	ldr	r3, [pc, #56]	; (400c94 <pmc_switch_mainck_to_xtal+0x70>)
  400c5a:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400c5c:	620b      	str	r3, [r1, #32]
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  400c5e:	bf00      	nop
  400c60:	4b08      	ldr	r3, [pc, #32]	; (400c84 <pmc_switch_mainck_to_xtal+0x60>)
  400c62:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400c64:	f003 0301 	and.w	r3, r3, #1
  400c68:	2b00      	cmp	r3, #0
  400c6a:	d0f9      	beq.n	400c60 <pmc_switch_mainck_to_xtal+0x3c>
		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  400c6c:	4905      	ldr	r1, [pc, #20]	; (400c84 <pmc_switch_mainck_to_xtal+0x60>)
  400c6e:	4b05      	ldr	r3, [pc, #20]	; (400c84 <pmc_switch_mainck_to_xtal+0x60>)
  400c70:	6a1a      	ldr	r2, [r3, #32]
  400c72:	4b09      	ldr	r3, [pc, #36]	; (400c98 <pmc_switch_mainck_to_xtal+0x74>)
  400c74:	4313      	orrs	r3, r2
  400c76:	620b      	str	r3, [r1, #32]
}
  400c78:	bf00      	nop
  400c7a:	370c      	adds	r7, #12
  400c7c:	46bd      	mov	sp, r7
  400c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400c82:	4770      	bx	lr
  400c84:	400e0600 	.word	0x400e0600
  400c88:	fec8fffc 	.word	0xfec8fffc
  400c8c:	01370002 	.word	0x01370002
  400c90:	ffc8fffc 	.word	0xffc8fffc
  400c94:	00370001 	.word	0x00370001
  400c98:	01370000 	.word	0x01370000

00400c9c <pmc_osc_is_ready_mainck>:
 *
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
  400c9c:	b480      	push	{r7}
  400c9e:	af00      	add	r7, sp, #0
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  400ca0:	4b04      	ldr	r3, [pc, #16]	; (400cb4 <pmc_osc_is_ready_mainck+0x18>)
  400ca2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400ca4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
}
  400ca8:	4618      	mov	r0, r3
  400caa:	46bd      	mov	sp, r7
  400cac:	f85d 7b04 	ldr.w	r7, [sp], #4
  400cb0:	4770      	bx	lr
  400cb2:	bf00      	nop
  400cb4:	400e0600 	.word	0x400e0600

00400cb8 <pmc_disable_pllack>:

/**
 * \brief Disable PLLA clock.
 */
void pmc_disable_pllack(void)
{
  400cb8:	b480      	push	{r7}
  400cba:	af00      	add	r7, sp, #0
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  400cbc:	4b04      	ldr	r3, [pc, #16]	; (400cd0 <pmc_disable_pllack+0x18>)
  400cbe:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  400cc2:	629a      	str	r2, [r3, #40]	; 0x28
#endif
}
  400cc4:	bf00      	nop
  400cc6:	46bd      	mov	sp, r7
  400cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
  400ccc:	4770      	bx	lr
  400cce:	bf00      	nop
  400cd0:	400e0600 	.word	0x400e0600

00400cd4 <pmc_is_locked_pllack>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
  400cd4:	b480      	push	{r7}
  400cd6:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  400cd8:	4b04      	ldr	r3, [pc, #16]	; (400cec <pmc_is_locked_pllack+0x18>)
  400cda:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400cdc:	f003 0302 	and.w	r3, r3, #2
}
  400ce0:	4618      	mov	r0, r3
  400ce2:	46bd      	mov	sp, r7
  400ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
  400ce8:	4770      	bx	lr
  400cea:	bf00      	nop
  400cec:	400e0600 	.word	0x400e0600

00400cf0 <pmc_is_locked_upll>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_upll(void)
{
  400cf0:	b480      	push	{r7}
  400cf2:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKU);
  400cf4:	4b04      	ldr	r3, [pc, #16]	; (400d08 <pmc_is_locked_upll+0x18>)
  400cf6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400cf8:	f003 0340 	and.w	r3, r3, #64	; 0x40
}
  400cfc:	4618      	mov	r0, r3
  400cfe:	46bd      	mov	sp, r7
  400d00:	f85d 7b04 	ldr.w	r7, [sp], #4
  400d04:	4770      	bx	lr
  400d06:	bf00      	nop
  400d08:	400e0600 	.word	0x400e0600

00400d0c <pmc_enable_periph_clk>:
 *
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
  400d0c:	b480      	push	{r7}
  400d0e:	b083      	sub	sp, #12
  400d10:	af00      	add	r7, sp, #0
  400d12:	6078      	str	r0, [r7, #4]
	if (ul_id > MAX_PERIPH_ID) {
  400d14:	687b      	ldr	r3, [r7, #4]
  400d16:	2b3f      	cmp	r3, #63	; 0x3f
  400d18:	d901      	bls.n	400d1e <pmc_enable_periph_clk+0x12>
		return 1;
  400d1a:	2301      	movs	r3, #1
  400d1c:	e02f      	b.n	400d7e <pmc_enable_periph_clk+0x72>
	}

	if (ul_id < 32) {
  400d1e:	687b      	ldr	r3, [r7, #4]
  400d20:	2b1f      	cmp	r3, #31
  400d22:	d813      	bhi.n	400d4c <pmc_enable_periph_clk+0x40>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  400d24:	4b19      	ldr	r3, [pc, #100]	; (400d8c <pmc_enable_periph_clk+0x80>)
  400d26:	699a      	ldr	r2, [r3, #24]
  400d28:	2101      	movs	r1, #1
  400d2a:	687b      	ldr	r3, [r7, #4]
  400d2c:	fa01 f303 	lsl.w	r3, r1, r3
  400d30:	401a      	ands	r2, r3
  400d32:	2101      	movs	r1, #1
  400d34:	687b      	ldr	r3, [r7, #4]
  400d36:	fa01 f303 	lsl.w	r3, r1, r3
  400d3a:	429a      	cmp	r2, r3
  400d3c:	d01e      	beq.n	400d7c <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER0 = 1 << ul_id;
  400d3e:	4a13      	ldr	r2, [pc, #76]	; (400d8c <pmc_enable_periph_clk+0x80>)
  400d40:	2101      	movs	r1, #1
  400d42:	687b      	ldr	r3, [r7, #4]
  400d44:	fa01 f303 	lsl.w	r3, r1, r3
  400d48:	6113      	str	r3, [r2, #16]
  400d4a:	e017      	b.n	400d7c <pmc_enable_periph_clk+0x70>
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
  400d4c:	687b      	ldr	r3, [r7, #4]
  400d4e:	3b20      	subs	r3, #32
  400d50:	607b      	str	r3, [r7, #4]
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  400d52:	4b0e      	ldr	r3, [pc, #56]	; (400d8c <pmc_enable_periph_clk+0x80>)
  400d54:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  400d58:	2101      	movs	r1, #1
  400d5a:	687b      	ldr	r3, [r7, #4]
  400d5c:	fa01 f303 	lsl.w	r3, r1, r3
  400d60:	401a      	ands	r2, r3
  400d62:	2101      	movs	r1, #1
  400d64:	687b      	ldr	r3, [r7, #4]
  400d66:	fa01 f303 	lsl.w	r3, r1, r3
  400d6a:	429a      	cmp	r2, r3
  400d6c:	d006      	beq.n	400d7c <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER1 = 1 << ul_id;
  400d6e:	4a07      	ldr	r2, [pc, #28]	; (400d8c <pmc_enable_periph_clk+0x80>)
  400d70:	2101      	movs	r1, #1
  400d72:	687b      	ldr	r3, [r7, #4]
  400d74:	fa01 f303 	lsl.w	r3, r1, r3
  400d78:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
		}
#endif
	}

	return 0;
  400d7c:	2300      	movs	r3, #0
}
  400d7e:	4618      	mov	r0, r3
  400d80:	370c      	adds	r7, #12
  400d82:	46bd      	mov	sp, r7
  400d84:	f85d 7b04 	ldr.w	r7, [sp], #4
  400d88:	4770      	bx	lr
  400d8a:	bf00      	nop
  400d8c:	400e0600 	.word	0x400e0600

00400d90 <uart_is_tx_empty>:
 *
 * \retval 1 Transmitter is empty.
 * \retval 0 Transmitter is not empty.
 */
uint32_t uart_is_tx_empty(Uart *p_uart)
{
  400d90:	b480      	push	{r7}
  400d92:	b083      	sub	sp, #12
  400d94:	af00      	add	r7, sp, #0
  400d96:	6078      	str	r0, [r7, #4]
	return (p_uart->UART_SR & UART_SR_TXEMPTY) > 0;
  400d98:	687b      	ldr	r3, [r7, #4]
  400d9a:	695b      	ldr	r3, [r3, #20]
  400d9c:	f403 7300 	and.w	r3, r3, #512	; 0x200
  400da0:	2b00      	cmp	r3, #0
  400da2:	bf14      	ite	ne
  400da4:	2301      	movne	r3, #1
  400da6:	2300      	moveq	r3, #0
  400da8:	b2db      	uxtb	r3, r3
}
  400daa:	4618      	mov	r0, r3
  400dac:	370c      	adds	r7, #12
  400dae:	46bd      	mov	sp, r7
  400db0:	f85d 7b04 	ldr.w	r7, [sp], #4
  400db4:	4770      	bx	lr

00400db6 <uart_write>:
 *
 * \retval 0 Success.
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
  400db6:	b480      	push	{r7}
  400db8:	b083      	sub	sp, #12
  400dba:	af00      	add	r7, sp, #0
  400dbc:	6078      	str	r0, [r7, #4]
  400dbe:	460b      	mov	r3, r1
  400dc0:	70fb      	strb	r3, [r7, #3]
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  400dc2:	687b      	ldr	r3, [r7, #4]
  400dc4:	695b      	ldr	r3, [r3, #20]
  400dc6:	f003 0302 	and.w	r3, r3, #2
  400dca:	2b00      	cmp	r3, #0
  400dcc:	d101      	bne.n	400dd2 <uart_write+0x1c>
		return 1;
  400dce:	2301      	movs	r3, #1
  400dd0:	e003      	b.n	400dda <uart_write+0x24>

	/* Send character */
	p_uart->UART_THR = uc_data;
  400dd2:	78fa      	ldrb	r2, [r7, #3]
  400dd4:	687b      	ldr	r3, [r7, #4]
  400dd6:	61da      	str	r2, [r3, #28]
	return 0;
  400dd8:	2300      	movs	r3, #0
}
  400dda:	4618      	mov	r0, r3
  400ddc:	370c      	adds	r7, #12
  400dde:	46bd      	mov	sp, r7
  400de0:	f85d 7b04 	ldr.w	r7, [sp], #4
  400de4:	4770      	bx	lr

00400de6 <usart_set_async_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
uint32_t usart_set_async_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
  400de6:	b480      	push	{r7}
  400de8:	b089      	sub	sp, #36	; 0x24
  400dea:	af00      	add	r7, sp, #0
  400dec:	60f8      	str	r0, [r7, #12]
  400dee:	60b9      	str	r1, [r7, #8]
  400df0:	607a      	str	r2, [r7, #4]
	uint32_t cd_fp;
	uint32_t cd;
	uint32_t fp;

	/* Calculate the receiver sampling divide of baudrate clock. */
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
  400df2:	68bb      	ldr	r3, [r7, #8]
  400df4:	011a      	lsls	r2, r3, #4
  400df6:	687b      	ldr	r3, [r7, #4]
  400df8:	429a      	cmp	r2, r3
  400dfa:	d802      	bhi.n	400e02 <usart_set_async_baudrate+0x1c>
		over = HIGH_FRQ_SAMPLE_DIV;
  400dfc:	2310      	movs	r3, #16
  400dfe:	61fb      	str	r3, [r7, #28]
  400e00:	e001      	b.n	400e06 <usart_set_async_baudrate+0x20>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
  400e02:	2308      	movs	r3, #8
  400e04:	61fb      	str	r3, [r7, #28]
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  400e06:	687b      	ldr	r3, [r7, #4]
  400e08:	00da      	lsls	r2, r3, #3
  400e0a:	69fb      	ldr	r3, [r7, #28]
  400e0c:	68b9      	ldr	r1, [r7, #8]
  400e0e:	fb01 f303 	mul.w	r3, r1, r3
  400e12:	085b      	lsrs	r3, r3, #1
  400e14:	441a      	add	r2, r3
  400e16:	69fb      	ldr	r3, [r7, #28]
  400e18:	68b9      	ldr	r1, [r7, #8]
  400e1a:	fb01 f303 	mul.w	r3, r1, r3
  400e1e:	fbb2 f3f3 	udiv	r3, r2, r3
  400e22:	61bb      	str	r3, [r7, #24]
	cd = cd_fp >> 3;
  400e24:	69bb      	ldr	r3, [r7, #24]
  400e26:	08db      	lsrs	r3, r3, #3
  400e28:	617b      	str	r3, [r7, #20]
	fp = cd_fp & 0x07;
  400e2a:	69bb      	ldr	r3, [r7, #24]
  400e2c:	f003 0307 	and.w	r3, r3, #7
  400e30:	613b      	str	r3, [r7, #16]
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  400e32:	697b      	ldr	r3, [r7, #20]
  400e34:	2b00      	cmp	r3, #0
  400e36:	d003      	beq.n	400e40 <usart_set_async_baudrate+0x5a>
  400e38:	697b      	ldr	r3, [r7, #20]
  400e3a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
  400e3e:	d301      	bcc.n	400e44 <usart_set_async_baudrate+0x5e>
		return 1;
  400e40:	2301      	movs	r3, #1
  400e42:	e00f      	b.n	400e64 <usart_set_async_baudrate+0x7e>
	}

	/* Configure the OVER bit in MR register. */
	if (over == 8) {
  400e44:	69fb      	ldr	r3, [r7, #28]
  400e46:	2b08      	cmp	r3, #8
  400e48:	d105      	bne.n	400e56 <usart_set_async_baudrate+0x70>
		p_usart->US_MR |= US_MR_OVER;
  400e4a:	68fb      	ldr	r3, [r7, #12]
  400e4c:	685b      	ldr	r3, [r3, #4]
  400e4e:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
  400e52:	68fb      	ldr	r3, [r7, #12]
  400e54:	605a      	str	r2, [r3, #4]
	}

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
  400e56:	693b      	ldr	r3, [r7, #16]
  400e58:	041a      	lsls	r2, r3, #16
  400e5a:	697b      	ldr	r3, [r7, #20]
  400e5c:	431a      	orrs	r2, r3
  400e5e:	68fb      	ldr	r3, [r7, #12]
  400e60:	621a      	str	r2, [r3, #32]

	return 0;
  400e62:	2300      	movs	r3, #0
}
  400e64:	4618      	mov	r0, r3
  400e66:	3724      	adds	r7, #36	; 0x24
  400e68:	46bd      	mov	sp, r7
  400e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
  400e6e:	4770      	bx	lr

00400e70 <usart_reset>:
 * \brief Reset the USART and disable TX and RX.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset(Usart *p_usart)
{
  400e70:	b580      	push	{r7, lr}
  400e72:	b082      	sub	sp, #8
  400e74:	af00      	add	r7, sp, #0
  400e76:	6078      	str	r0, [r7, #4]
	/* Disable the Write Protect. */
	usart_disable_writeprotect(p_usart);
  400e78:	6878      	ldr	r0, [r7, #4]
  400e7a:	4b0d      	ldr	r3, [pc, #52]	; (400eb0 <usart_reset+0x40>)
  400e7c:	4798      	blx	r3

	/* Reset registers that could cause unpredictable behavior after reset. */
	p_usart->US_MR = 0;
  400e7e:	687b      	ldr	r3, [r7, #4]
  400e80:	2200      	movs	r2, #0
  400e82:	605a      	str	r2, [r3, #4]
	p_usart->US_RTOR = 0;
  400e84:	687b      	ldr	r3, [r7, #4]
  400e86:	2200      	movs	r2, #0
  400e88:	625a      	str	r2, [r3, #36]	; 0x24
	p_usart->US_TTGR = 0;
  400e8a:	687b      	ldr	r3, [r7, #4]
  400e8c:	2200      	movs	r2, #0
  400e8e:	629a      	str	r2, [r3, #40]	; 0x28

	/* Disable TX and RX. */
	usart_reset_tx(p_usart);
  400e90:	6878      	ldr	r0, [r7, #4]
  400e92:	4b08      	ldr	r3, [pc, #32]	; (400eb4 <usart_reset+0x44>)
  400e94:	4798      	blx	r3
	usart_reset_rx(p_usart);
  400e96:	6878      	ldr	r0, [r7, #4]
  400e98:	4b07      	ldr	r3, [pc, #28]	; (400eb8 <usart_reset+0x48>)
  400e9a:	4798      	blx	r3
	/* Reset status bits. */
	usart_reset_status(p_usart);
  400e9c:	6878      	ldr	r0, [r7, #4]
  400e9e:	4b07      	ldr	r3, [pc, #28]	; (400ebc <usart_reset+0x4c>)
  400ea0:	4798      	blx	r3
	/* Turn off RTS and DTR if exist. */
	usart_drive_RTS_pin_high(p_usart);
  400ea2:	6878      	ldr	r0, [r7, #4]
  400ea4:	4b06      	ldr	r3, [pc, #24]	; (400ec0 <usart_reset+0x50>)
  400ea6:	4798      	blx	r3
#if (SAM3S || SAM4S || SAM3U || SAM4L || SAM4E)
	usart_drive_DTR_pin_high(p_usart);
#endif
}
  400ea8:	bf00      	nop
  400eaa:	3708      	adds	r7, #8
  400eac:	46bd      	mov	sp, r7
  400eae:	bd80      	pop	{r7, pc}
  400eb0:	00401035 	.word	0x00401035
  400eb4:	00400f63 	.word	0x00400f63
  400eb8:	00400f97 	.word	0x00400f97
  400ebc:	00400fc9 	.word	0x00400fc9
  400ec0:	00400fe5 	.word	0x00400fe5

00400ec4 <usart_init_rs232>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_init_rs232(Usart *p_usart,
		const sam_usart_opt_t *p_usart_opt, uint32_t ul_mck)
{
  400ec4:	b580      	push	{r7, lr}
  400ec6:	b084      	sub	sp, #16
  400ec8:	af00      	add	r7, sp, #0
  400eca:	60f8      	str	r0, [r7, #12]
  400ecc:	60b9      	str	r1, [r7, #8]
  400ece:	607a      	str	r2, [r7, #4]
	static uint32_t ul_reg_val;

	/* Reset the USART and shut down TX and RX. */
	usart_reset(p_usart);
  400ed0:	68f8      	ldr	r0, [r7, #12]
  400ed2:	4b1a      	ldr	r3, [pc, #104]	; (400f3c <usart_init_rs232+0x78>)
  400ed4:	4798      	blx	r3

	ul_reg_val = 0;
  400ed6:	4b1a      	ldr	r3, [pc, #104]	; (400f40 <usart_init_rs232+0x7c>)
  400ed8:	2200      	movs	r2, #0
  400eda:	601a      	str	r2, [r3, #0]
	/* Check whether the input values are legal. */
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
  400edc:	68bb      	ldr	r3, [r7, #8]
  400ede:	2b00      	cmp	r3, #0
  400ee0:	d009      	beq.n	400ef6 <usart_init_rs232+0x32>
  400ee2:	68bb      	ldr	r3, [r7, #8]
  400ee4:	681b      	ldr	r3, [r3, #0]
  400ee6:	687a      	ldr	r2, [r7, #4]
  400ee8:	4619      	mov	r1, r3
  400eea:	68f8      	ldr	r0, [r7, #12]
  400eec:	4b15      	ldr	r3, [pc, #84]	; (400f44 <usart_init_rs232+0x80>)
  400eee:	4798      	blx	r3
  400ef0:	4603      	mov	r3, r0
  400ef2:	2b00      	cmp	r3, #0
  400ef4:	d001      	beq.n	400efa <usart_init_rs232+0x36>
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
  400ef6:	2301      	movs	r3, #1
  400ef8:	e01b      	b.n	400f32 <usart_init_rs232+0x6e>
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  400efa:	68bb      	ldr	r3, [r7, #8]
  400efc:	685a      	ldr	r2, [r3, #4]
  400efe:	68bb      	ldr	r3, [r7, #8]
  400f00:	689b      	ldr	r3, [r3, #8]
  400f02:	431a      	orrs	r2, r3
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  400f04:	68bb      	ldr	r3, [r7, #8]
  400f06:	691b      	ldr	r3, [r3, #16]
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  400f08:	431a      	orrs	r2, r3
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  400f0a:	68bb      	ldr	r3, [r7, #8]
  400f0c:	68db      	ldr	r3, [r3, #12]
  400f0e:	431a      	orrs	r2, r3
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  400f10:	4b0b      	ldr	r3, [pc, #44]	; (400f40 <usart_init_rs232+0x7c>)
  400f12:	681b      	ldr	r3, [r3, #0]
  400f14:	4313      	orrs	r3, r2
  400f16:	4a0a      	ldr	r2, [pc, #40]	; (400f40 <usart_init_rs232+0x7c>)
  400f18:	6013      	str	r3, [r2, #0]

	/* Configure the USART mode as normal mode. */
	ul_reg_val |= US_MR_USART_MODE_NORMAL;
  400f1a:	4b09      	ldr	r3, [pc, #36]	; (400f40 <usart_init_rs232+0x7c>)
  400f1c:	681b      	ldr	r3, [r3, #0]
  400f1e:	4a08      	ldr	r2, [pc, #32]	; (400f40 <usart_init_rs232+0x7c>)
  400f20:	6013      	str	r3, [r2, #0]

	p_usart->US_MR |= ul_reg_val;
  400f22:	68fb      	ldr	r3, [r7, #12]
  400f24:	685a      	ldr	r2, [r3, #4]
  400f26:	4b06      	ldr	r3, [pc, #24]	; (400f40 <usart_init_rs232+0x7c>)
  400f28:	681b      	ldr	r3, [r3, #0]
  400f2a:	431a      	orrs	r2, r3
  400f2c:	68fb      	ldr	r3, [r7, #12]
  400f2e:	605a      	str	r2, [r3, #4]

	return 0;
  400f30:	2300      	movs	r3, #0
}
  400f32:	4618      	mov	r0, r3
  400f34:	3710      	adds	r7, #16
  400f36:	46bd      	mov	sp, r7
  400f38:	bd80      	pop	{r7, pc}
  400f3a:	bf00      	nop
  400f3c:	00400e71 	.word	0x00400e71
  400f40:	20400a4c 	.word	0x20400a4c
  400f44:	00400de7 	.word	0x00400de7

00400f48 <usart_enable_tx>:
 * \brief Enable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_tx(Usart *p_usart)
{
  400f48:	b480      	push	{r7}
  400f4a:	b083      	sub	sp, #12
  400f4c:	af00      	add	r7, sp, #0
  400f4e:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_TXEN;
  400f50:	687b      	ldr	r3, [r7, #4]
  400f52:	2240      	movs	r2, #64	; 0x40
  400f54:	601a      	str	r2, [r3, #0]
}
  400f56:	bf00      	nop
  400f58:	370c      	adds	r7, #12
  400f5a:	46bd      	mov	sp, r7
  400f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
  400f60:	4770      	bx	lr

00400f62 <usart_reset_tx>:
 * \brief Immediately stop and disable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_tx(Usart *p_usart)
{
  400f62:	b480      	push	{r7}
  400f64:	b083      	sub	sp, #12
  400f66:	af00      	add	r7, sp, #0
  400f68:	6078      	str	r0, [r7, #4]
	/* Reset transmitter */
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
  400f6a:	687b      	ldr	r3, [r7, #4]
  400f6c:	2288      	movs	r2, #136	; 0x88
  400f6e:	601a      	str	r2, [r3, #0]
}
  400f70:	bf00      	nop
  400f72:	370c      	adds	r7, #12
  400f74:	46bd      	mov	sp, r7
  400f76:	f85d 7b04 	ldr.w	r7, [sp], #4
  400f7a:	4770      	bx	lr

00400f7c <usart_enable_rx>:
 * \brief Enable USART receiver.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_rx(Usart *p_usart)
{
  400f7c:	b480      	push	{r7}
  400f7e:	b083      	sub	sp, #12
  400f80:	af00      	add	r7, sp, #0
  400f82:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RXEN;
  400f84:	687b      	ldr	r3, [r7, #4]
  400f86:	2210      	movs	r2, #16
  400f88:	601a      	str	r2, [r3, #0]
}
  400f8a:	bf00      	nop
  400f8c:	370c      	adds	r7, #12
  400f8e:	46bd      	mov	sp, r7
  400f90:	f85d 7b04 	ldr.w	r7, [sp], #4
  400f94:	4770      	bx	lr

00400f96 <usart_reset_rx>:
 * \brief Immediately stop and disable USART receiver.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_rx(Usart *p_usart)
{
  400f96:	b480      	push	{r7}
  400f98:	b083      	sub	sp, #12
  400f9a:	af00      	add	r7, sp, #0
  400f9c:	6078      	str	r0, [r7, #4]
	/* Reset Receiver */
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
  400f9e:	687b      	ldr	r3, [r7, #4]
  400fa0:	2224      	movs	r2, #36	; 0x24
  400fa2:	601a      	str	r2, [r3, #0]
}
  400fa4:	bf00      	nop
  400fa6:	370c      	adds	r7, #12
  400fa8:	46bd      	mov	sp, r7
  400faa:	f85d 7b04 	ldr.w	r7, [sp], #4
  400fae:	4770      	bx	lr

00400fb0 <usart_get_status>:
 * \param p_usart Pointer to a USART instance.
 *
 * \return The current USART status.
 */
uint32_t usart_get_status(Usart *p_usart)
{
  400fb0:	b480      	push	{r7}
  400fb2:	b083      	sub	sp, #12
  400fb4:	af00      	add	r7, sp, #0
  400fb6:	6078      	str	r0, [r7, #4]
	return p_usart->US_CSR;
  400fb8:	687b      	ldr	r3, [r7, #4]
  400fba:	695b      	ldr	r3, [r3, #20]
}
  400fbc:	4618      	mov	r0, r3
  400fbe:	370c      	adds	r7, #12
  400fc0:	46bd      	mov	sp, r7
  400fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
  400fc6:	4770      	bx	lr

00400fc8 <usart_reset_status>:
 * \brief Reset status bits (PARE, OVER, MANERR, UNRE and PXBRK in US_CSR).
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_status(Usart *p_usart)
{
  400fc8:	b480      	push	{r7}
  400fca:	b083      	sub	sp, #12
  400fcc:	af00      	add	r7, sp, #0
  400fce:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RSTSTA;
  400fd0:	687b      	ldr	r3, [r7, #4]
  400fd2:	f44f 7280 	mov.w	r2, #256	; 0x100
  400fd6:	601a      	str	r2, [r3, #0]
}
  400fd8:	bf00      	nop
  400fda:	370c      	adds	r7, #12
  400fdc:	46bd      	mov	sp, r7
  400fde:	f85d 7b04 	ldr.w	r7, [sp], #4
  400fe2:	4770      	bx	lr

00400fe4 <usart_drive_RTS_pin_high>:
 * \brief Drive the pin RTS to 1.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_drive_RTS_pin_high(Usart *p_usart)
{
  400fe4:	b480      	push	{r7}
  400fe6:	b083      	sub	sp, #12
  400fe8:	af00      	add	r7, sp, #0
  400fea:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RTSDIS;
  400fec:	687b      	ldr	r3, [r7, #4]
  400fee:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  400ff2:	601a      	str	r2, [r3, #0]
}
  400ff4:	bf00      	nop
  400ff6:	370c      	adds	r7, #12
  400ff8:	46bd      	mov	sp, r7
  400ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
  400ffe:	4770      	bx	lr

00401000 <usart_write>:
 *
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
  401000:	b480      	push	{r7}
  401002:	b083      	sub	sp, #12
  401004:	af00      	add	r7, sp, #0
  401006:	6078      	str	r0, [r7, #4]
  401008:	6039      	str	r1, [r7, #0]
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  40100a:	687b      	ldr	r3, [r7, #4]
  40100c:	695b      	ldr	r3, [r3, #20]
  40100e:	f003 0302 	and.w	r3, r3, #2
  401012:	2b00      	cmp	r3, #0
  401014:	d101      	bne.n	40101a <usart_write+0x1a>
		return 1;
  401016:	2301      	movs	r3, #1
  401018:	e005      	b.n	401026 <usart_write+0x26>
	}

	p_usart->US_THR = US_THR_TXCHR(c);
  40101a:	683b      	ldr	r3, [r7, #0]
  40101c:	f3c3 0208 	ubfx	r2, r3, #0, #9
  401020:	687b      	ldr	r3, [r7, #4]
  401022:	61da      	str	r2, [r3, #28]
	return 0;
  401024:	2300      	movs	r3, #0
}
  401026:	4618      	mov	r0, r3
  401028:	370c      	adds	r7, #12
  40102a:	46bd      	mov	sp, r7
  40102c:	f85d 7b04 	ldr.w	r7, [sp], #4
  401030:	4770      	bx	lr
	...

00401034 <usart_disable_writeprotect>:
 * \brief Disable write protect of USART registers.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
  401034:	b480      	push	{r7}
  401036:	b083      	sub	sp, #12
  401038:	af00      	add	r7, sp, #0
  40103a:	6078      	str	r0, [r7, #4]
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
  40103c:	687b      	ldr	r3, [r7, #4]
  40103e:	4a04      	ldr	r2, [pc, #16]	; (401050 <usart_disable_writeprotect+0x1c>)
  401040:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
}
  401044:	bf00      	nop
  401046:	370c      	adds	r7, #12
  401048:	46bd      	mov	sp, r7
  40104a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40104e:	4770      	bx	lr
  401050:	55534100 	.word	0x55534100

00401054 <cpu_irq_save>:

static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
  401054:	b480      	push	{r7}
  401056:	b083      	sub	sp, #12
  401058:	af00      	add	r7, sp, #0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  40105a:	f3ef 8310 	mrs	r3, PRIMASK
  40105e:	607b      	str	r3, [r7, #4]
  return(result);
  401060:	687b      	ldr	r3, [r7, #4]
	volatile irqflags_t flags = cpu_irq_is_enabled();
  401062:	2b00      	cmp	r3, #0
  401064:	bf0c      	ite	eq
  401066:	2301      	moveq	r3, #1
  401068:	2300      	movne	r3, #0
  40106a:	b2db      	uxtb	r3, r3
  40106c:	603b      	str	r3, [r7, #0]
  __ASM volatile ("cpsid i" : : : "memory");
  40106e:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
  401070:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  401074:	4b04      	ldr	r3, [pc, #16]	; (401088 <cpu_irq_save+0x34>)
  401076:	2200      	movs	r2, #0
  401078:	701a      	strb	r2, [r3, #0]
	return flags;
  40107a:	683b      	ldr	r3, [r7, #0]
}
  40107c:	4618      	mov	r0, r3
  40107e:	370c      	adds	r7, #12
  401080:	46bd      	mov	sp, r7
  401082:	f85d 7b04 	ldr.w	r7, [sp], #4
  401086:	4770      	bx	lr
  401088:	2040000a 	.word	0x2040000a

0040108c <cpu_irq_is_enabled_flags>:

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
  40108c:	b480      	push	{r7}
  40108e:	b083      	sub	sp, #12
  401090:	af00      	add	r7, sp, #0
  401092:	6078      	str	r0, [r7, #4]
	return (flags);
  401094:	687b      	ldr	r3, [r7, #4]
  401096:	2b00      	cmp	r3, #0
  401098:	bf14      	ite	ne
  40109a:	2301      	movne	r3, #1
  40109c:	2300      	moveq	r3, #0
  40109e:	b2db      	uxtb	r3, r3
}
  4010a0:	4618      	mov	r0, r3
  4010a2:	370c      	adds	r7, #12
  4010a4:	46bd      	mov	sp, r7
  4010a6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4010aa:	4770      	bx	lr

004010ac <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
  4010ac:	b580      	push	{r7, lr}
  4010ae:	b082      	sub	sp, #8
  4010b0:	af00      	add	r7, sp, #0
  4010b2:	6078      	str	r0, [r7, #4]
	if (cpu_irq_is_enabled_flags(flags))
  4010b4:	6878      	ldr	r0, [r7, #4]
  4010b6:	4b07      	ldr	r3, [pc, #28]	; (4010d4 <cpu_irq_restore+0x28>)
  4010b8:	4798      	blx	r3
  4010ba:	4603      	mov	r3, r0
  4010bc:	2b00      	cmp	r3, #0
  4010be:	d005      	beq.n	4010cc <cpu_irq_restore+0x20>
		cpu_irq_enable();
  4010c0:	4b05      	ldr	r3, [pc, #20]	; (4010d8 <cpu_irq_restore+0x2c>)
  4010c2:	2201      	movs	r2, #1
  4010c4:	701a      	strb	r2, [r3, #0]
  4010c6:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  4010ca:	b662      	cpsie	i
}
  4010cc:	bf00      	nop
  4010ce:	3708      	adds	r7, #8
  4010d0:	46bd      	mov	sp, r7
  4010d2:	bd80      	pop	{r7, pc}
  4010d4:	0040108d 	.word	0x0040108d
  4010d8:	2040000a 	.word	0x2040000a

004010dc <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  4010dc:	b580      	push	{r7, lr}
  4010de:	b084      	sub	sp, #16
  4010e0:	af00      	add	r7, sp, #0
        uint32_t *pSrc, *pDest;

        /* Initialize the relocate segment */
        pSrc = &_etext;
  4010e2:	4b1e      	ldr	r3, [pc, #120]	; (40115c <Reset_Handler+0x80>)
  4010e4:	60fb      	str	r3, [r7, #12]
        pDest = &_srelocate;
  4010e6:	4b1e      	ldr	r3, [pc, #120]	; (401160 <Reset_Handler+0x84>)
  4010e8:	60bb      	str	r3, [r7, #8]

        if (pSrc != pDest) {
  4010ea:	68fa      	ldr	r2, [r7, #12]
  4010ec:	68bb      	ldr	r3, [r7, #8]
  4010ee:	429a      	cmp	r2, r3
  4010f0:	d00c      	beq.n	40110c <Reset_Handler+0x30>
                for (; pDest < &_erelocate;) {
  4010f2:	e007      	b.n	401104 <Reset_Handler+0x28>
                        *pDest++ = *pSrc++;
  4010f4:	68bb      	ldr	r3, [r7, #8]
  4010f6:	1d1a      	adds	r2, r3, #4
  4010f8:	60ba      	str	r2, [r7, #8]
  4010fa:	68fa      	ldr	r2, [r7, #12]
  4010fc:	1d11      	adds	r1, r2, #4
  4010fe:	60f9      	str	r1, [r7, #12]
  401100:	6812      	ldr	r2, [r2, #0]
  401102:	601a      	str	r2, [r3, #0]
                for (; pDest < &_erelocate;) {
  401104:	68bb      	ldr	r3, [r7, #8]
  401106:	4a17      	ldr	r2, [pc, #92]	; (401164 <Reset_Handler+0x88>)
  401108:	4293      	cmp	r3, r2
  40110a:	d3f3      	bcc.n	4010f4 <Reset_Handler+0x18>
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
  40110c:	4b16      	ldr	r3, [pc, #88]	; (401168 <Reset_Handler+0x8c>)
  40110e:	60bb      	str	r3, [r7, #8]
  401110:	e004      	b.n	40111c <Reset_Handler+0x40>
                *pDest++ = 0;
  401112:	68bb      	ldr	r3, [r7, #8]
  401114:	1d1a      	adds	r2, r3, #4
  401116:	60ba      	str	r2, [r7, #8]
  401118:	2200      	movs	r2, #0
  40111a:	601a      	str	r2, [r3, #0]
        for (pDest = &_szero; pDest < &_ezero;) {
  40111c:	68bb      	ldr	r3, [r7, #8]
  40111e:	4a13      	ldr	r2, [pc, #76]	; (40116c <Reset_Handler+0x90>)
  401120:	4293      	cmp	r3, r2
  401122:	d3f6      	bcc.n	401112 <Reset_Handler+0x36>
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
  401124:	4b12      	ldr	r3, [pc, #72]	; (401170 <Reset_Handler+0x94>)
  401126:	60fb      	str	r3, [r7, #12]
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  401128:	4a12      	ldr	r2, [pc, #72]	; (401174 <Reset_Handler+0x98>)
  40112a:	68fb      	ldr	r3, [r7, #12]
  40112c:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  401130:	6093      	str	r3, [r2, #8]
 * \brief Enable FPU
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
  401132:	4b11      	ldr	r3, [pc, #68]	; (401178 <Reset_Handler+0x9c>)
  401134:	4798      	blx	r3
  401136:	6078      	str	r0, [r7, #4]
	REG_CPACR |=  (0xFu << 20);
  401138:	4a10      	ldr	r2, [pc, #64]	; (40117c <Reset_Handler+0xa0>)
  40113a:	4b10      	ldr	r3, [pc, #64]	; (40117c <Reset_Handler+0xa0>)
  40113c:	681b      	ldr	r3, [r3, #0]
  40113e:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  401142:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb");
  401144:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  401148:	f3bf 8f6f 	isb	sy
	__DSB();
	__ISB();
	cpu_irq_restore(flags);
  40114c:	6878      	ldr	r0, [r7, #4]
  40114e:	4b0c      	ldr	r3, [pc, #48]	; (401180 <Reset_Handler+0xa4>)
  401150:	4798      	blx	r3
#if __FPU_USED
	fpu_enable();
#endif

        /* Initialize the C library */
        __libc_init_array();
  401152:	4b0c      	ldr	r3, [pc, #48]	; (401184 <Reset_Handler+0xa8>)
  401154:	4798      	blx	r3

        /* Branch to main function */
        main();
  401156:	4b0c      	ldr	r3, [pc, #48]	; (401188 <Reset_Handler+0xac>)
  401158:	4798      	blx	r3

        /* Infinite loop */
        while (1);
  40115a:	e7fe      	b.n	40115a <Reset_Handler+0x7e>
  40115c:	0040658c 	.word	0x0040658c
  401160:	20400000 	.word	0x20400000
  401164:	204009bc 	.word	0x204009bc
  401168:	204009bc 	.word	0x204009bc
  40116c:	20400b58 	.word	0x20400b58
  401170:	00400000 	.word	0x00400000
  401174:	e000ed00 	.word	0xe000ed00
  401178:	00401055 	.word	0x00401055
  40117c:	e000ed88 	.word	0xe000ed88
  401180:	004010ad 	.word	0x004010ad
  401184:	00401cf5 	.word	0x00401cf5
  401188:	004018f5 	.word	0x004018f5

0040118c <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  40118c:	b480      	push	{r7}
  40118e:	af00      	add	r7, sp, #0
        while (1) {
  401190:	e7fe      	b.n	401190 <Dummy_Handler+0x4>
	...

00401194 <SystemCoreClockUpdate>:

  SystemCoreClock = CHIP_FREQ_CPU_MAX;
}

void SystemCoreClockUpdate( void )
{
  401194:	b480      	push	{r7}
  401196:	af00      	add	r7, sp, #0
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  401198:	4b52      	ldr	r3, [pc, #328]	; (4012e4 <SystemCoreClockUpdate+0x150>)
  40119a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40119c:	f003 0303 	and.w	r3, r3, #3
  4011a0:	2b01      	cmp	r3, #1
  4011a2:	d014      	beq.n	4011ce <SystemCoreClockUpdate+0x3a>
  4011a4:	2b01      	cmp	r3, #1
  4011a6:	d302      	bcc.n	4011ae <SystemCoreClockUpdate+0x1a>
  4011a8:	2b02      	cmp	r3, #2
  4011aa:	d038      	beq.n	40121e <SystemCoreClockUpdate+0x8a>
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
      }
    break;

    default:
    break;
  4011ac:	e07a      	b.n	4012a4 <SystemCoreClockUpdate+0x110>
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  4011ae:	4b4e      	ldr	r3, [pc, #312]	; (4012e8 <SystemCoreClockUpdate+0x154>)
  4011b0:	695b      	ldr	r3, [r3, #20]
  4011b2:	f003 0380 	and.w	r3, r3, #128	; 0x80
  4011b6:	2b00      	cmp	r3, #0
  4011b8:	d004      	beq.n	4011c4 <SystemCoreClockUpdate+0x30>
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  4011ba:	4b4c      	ldr	r3, [pc, #304]	; (4012ec <SystemCoreClockUpdate+0x158>)
  4011bc:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  4011c0:	601a      	str	r2, [r3, #0]
    break;
  4011c2:	e06f      	b.n	4012a4 <SystemCoreClockUpdate+0x110>
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  4011c4:	4b49      	ldr	r3, [pc, #292]	; (4012ec <SystemCoreClockUpdate+0x158>)
  4011c6:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
  4011ca:	601a      	str	r2, [r3, #0]
    break;
  4011cc:	e06a      	b.n	4012a4 <SystemCoreClockUpdate+0x110>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  4011ce:	4b45      	ldr	r3, [pc, #276]	; (4012e4 <SystemCoreClockUpdate+0x150>)
  4011d0:	6a1b      	ldr	r3, [r3, #32]
  4011d2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  4011d6:	2b00      	cmp	r3, #0
  4011d8:	d003      	beq.n	4011e2 <SystemCoreClockUpdate+0x4e>
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  4011da:	4b44      	ldr	r3, [pc, #272]	; (4012ec <SystemCoreClockUpdate+0x158>)
  4011dc:	4a44      	ldr	r2, [pc, #272]	; (4012f0 <SystemCoreClockUpdate+0x15c>)
  4011de:	601a      	str	r2, [r3, #0]
    break;
  4011e0:	e060      	b.n	4012a4 <SystemCoreClockUpdate+0x110>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4011e2:	4b42      	ldr	r3, [pc, #264]	; (4012ec <SystemCoreClockUpdate+0x158>)
  4011e4:	4a43      	ldr	r2, [pc, #268]	; (4012f4 <SystemCoreClockUpdate+0x160>)
  4011e6:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  4011e8:	4b3e      	ldr	r3, [pc, #248]	; (4012e4 <SystemCoreClockUpdate+0x150>)
  4011ea:	6a1b      	ldr	r3, [r3, #32]
  4011ec:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4011f0:	2b10      	cmp	r3, #16
  4011f2:	d004      	beq.n	4011fe <SystemCoreClockUpdate+0x6a>
  4011f4:	2b20      	cmp	r3, #32
  4011f6:	d008      	beq.n	40120a <SystemCoreClockUpdate+0x76>
  4011f8:	2b00      	cmp	r3, #0
  4011fa:	d00e      	beq.n	40121a <SystemCoreClockUpdate+0x86>
          break;
  4011fc:	e00e      	b.n	40121c <SystemCoreClockUpdate+0x88>
            SystemCoreClock *= 2U;
  4011fe:	4b3b      	ldr	r3, [pc, #236]	; (4012ec <SystemCoreClockUpdate+0x158>)
  401200:	681b      	ldr	r3, [r3, #0]
  401202:	005b      	lsls	r3, r3, #1
  401204:	4a39      	ldr	r2, [pc, #228]	; (4012ec <SystemCoreClockUpdate+0x158>)
  401206:	6013      	str	r3, [r2, #0]
          break;
  401208:	e008      	b.n	40121c <SystemCoreClockUpdate+0x88>
            SystemCoreClock *= 3U;
  40120a:	4b38      	ldr	r3, [pc, #224]	; (4012ec <SystemCoreClockUpdate+0x158>)
  40120c:	681a      	ldr	r2, [r3, #0]
  40120e:	4613      	mov	r3, r2
  401210:	005b      	lsls	r3, r3, #1
  401212:	4413      	add	r3, r2
  401214:	4a35      	ldr	r2, [pc, #212]	; (4012ec <SystemCoreClockUpdate+0x158>)
  401216:	6013      	str	r3, [r2, #0]
          break;
  401218:	e000      	b.n	40121c <SystemCoreClockUpdate+0x88>
          break;
  40121a:	bf00      	nop
    break;
  40121c:	e042      	b.n	4012a4 <SystemCoreClockUpdate+0x110>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  40121e:	4b31      	ldr	r3, [pc, #196]	; (4012e4 <SystemCoreClockUpdate+0x150>)
  401220:	6a1b      	ldr	r3, [r3, #32]
  401222:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  401226:	2b00      	cmp	r3, #0
  401228:	d003      	beq.n	401232 <SystemCoreClockUpdate+0x9e>
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  40122a:	4b30      	ldr	r3, [pc, #192]	; (4012ec <SystemCoreClockUpdate+0x158>)
  40122c:	4a30      	ldr	r2, [pc, #192]	; (4012f0 <SystemCoreClockUpdate+0x15c>)
  40122e:	601a      	str	r2, [r3, #0]
  401230:	e01c      	b.n	40126c <SystemCoreClockUpdate+0xd8>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  401232:	4b2e      	ldr	r3, [pc, #184]	; (4012ec <SystemCoreClockUpdate+0x158>)
  401234:	4a2f      	ldr	r2, [pc, #188]	; (4012f4 <SystemCoreClockUpdate+0x160>)
  401236:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  401238:	4b2a      	ldr	r3, [pc, #168]	; (4012e4 <SystemCoreClockUpdate+0x150>)
  40123a:	6a1b      	ldr	r3, [r3, #32]
  40123c:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401240:	2b10      	cmp	r3, #16
  401242:	d004      	beq.n	40124e <SystemCoreClockUpdate+0xba>
  401244:	2b20      	cmp	r3, #32
  401246:	d008      	beq.n	40125a <SystemCoreClockUpdate+0xc6>
  401248:	2b00      	cmp	r3, #0
  40124a:	d00e      	beq.n	40126a <SystemCoreClockUpdate+0xd6>
          break;
  40124c:	e00e      	b.n	40126c <SystemCoreClockUpdate+0xd8>
            SystemCoreClock *= 2U;
  40124e:	4b27      	ldr	r3, [pc, #156]	; (4012ec <SystemCoreClockUpdate+0x158>)
  401250:	681b      	ldr	r3, [r3, #0]
  401252:	005b      	lsls	r3, r3, #1
  401254:	4a25      	ldr	r2, [pc, #148]	; (4012ec <SystemCoreClockUpdate+0x158>)
  401256:	6013      	str	r3, [r2, #0]
          break;
  401258:	e008      	b.n	40126c <SystemCoreClockUpdate+0xd8>
            SystemCoreClock *= 3U;
  40125a:	4b24      	ldr	r3, [pc, #144]	; (4012ec <SystemCoreClockUpdate+0x158>)
  40125c:	681a      	ldr	r2, [r3, #0]
  40125e:	4613      	mov	r3, r2
  401260:	005b      	lsls	r3, r3, #1
  401262:	4413      	add	r3, r2
  401264:	4a21      	ldr	r2, [pc, #132]	; (4012ec <SystemCoreClockUpdate+0x158>)
  401266:	6013      	str	r3, [r2, #0]
          break;
  401268:	e000      	b.n	40126c <SystemCoreClockUpdate+0xd8>
          break;
  40126a:	bf00      	nop
      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  40126c:	4b1d      	ldr	r3, [pc, #116]	; (4012e4 <SystemCoreClockUpdate+0x150>)
  40126e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401270:	f003 0303 	and.w	r3, r3, #3
  401274:	2b02      	cmp	r3, #2
  401276:	d114      	bne.n	4012a2 <SystemCoreClockUpdate+0x10e>
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  401278:	4b1a      	ldr	r3, [pc, #104]	; (4012e4 <SystemCoreClockUpdate+0x150>)
  40127a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  40127c:	0c1b      	lsrs	r3, r3, #16
  40127e:	f3c3 030a 	ubfx	r3, r3, #0, #11
  401282:	3301      	adds	r3, #1
  401284:	4a19      	ldr	r2, [pc, #100]	; (4012ec <SystemCoreClockUpdate+0x158>)
  401286:	6812      	ldr	r2, [r2, #0]
  401288:	fb02 f303 	mul.w	r3, r2, r3
  40128c:	4a17      	ldr	r2, [pc, #92]	; (4012ec <SystemCoreClockUpdate+0x158>)
  40128e:	6013      	str	r3, [r2, #0]
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  401290:	4b14      	ldr	r3, [pc, #80]	; (4012e4 <SystemCoreClockUpdate+0x150>)
  401292:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  401294:	b2db      	uxtb	r3, r3
  401296:	4a15      	ldr	r2, [pc, #84]	; (4012ec <SystemCoreClockUpdate+0x158>)
  401298:	6812      	ldr	r2, [r2, #0]
  40129a:	fbb2 f3f3 	udiv	r3, r2, r3
  40129e:	4a13      	ldr	r2, [pc, #76]	; (4012ec <SystemCoreClockUpdate+0x158>)
  4012a0:	6013      	str	r3, [r2, #0]
    break;
  4012a2:	bf00      	nop
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  4012a4:	4b0f      	ldr	r3, [pc, #60]	; (4012e4 <SystemCoreClockUpdate+0x150>)
  4012a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4012a8:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4012ac:	2b70      	cmp	r3, #112	; 0x70
  4012ae:	d108      	bne.n	4012c2 <SystemCoreClockUpdate+0x12e>
  {
    SystemCoreClock /= 3U;
  4012b0:	4b0e      	ldr	r3, [pc, #56]	; (4012ec <SystemCoreClockUpdate+0x158>)
  4012b2:	681b      	ldr	r3, [r3, #0]
  4012b4:	4a10      	ldr	r2, [pc, #64]	; (4012f8 <SystemCoreClockUpdate+0x164>)
  4012b6:	fba2 2303 	umull	r2, r3, r2, r3
  4012ba:	085b      	lsrs	r3, r3, #1
  4012bc:	4a0b      	ldr	r2, [pc, #44]	; (4012ec <SystemCoreClockUpdate+0x158>)
  4012be:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  }
}
  4012c0:	e00a      	b.n	4012d8 <SystemCoreClockUpdate+0x144>
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  4012c2:	4b08      	ldr	r3, [pc, #32]	; (4012e4 <SystemCoreClockUpdate+0x150>)
  4012c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4012c6:	091b      	lsrs	r3, r3, #4
  4012c8:	f003 0307 	and.w	r3, r3, #7
  4012cc:	4a07      	ldr	r2, [pc, #28]	; (4012ec <SystemCoreClockUpdate+0x158>)
  4012ce:	6812      	ldr	r2, [r2, #0]
  4012d0:	fa22 f303 	lsr.w	r3, r2, r3
  4012d4:	4a05      	ldr	r2, [pc, #20]	; (4012ec <SystemCoreClockUpdate+0x158>)
  4012d6:	6013      	str	r3, [r2, #0]
}
  4012d8:	bf00      	nop
  4012da:	46bd      	mov	sp, r7
  4012dc:	f85d 7b04 	ldr.w	r7, [sp], #4
  4012e0:	4770      	bx	lr
  4012e2:	bf00      	nop
  4012e4:	400e0600 	.word	0x400e0600
  4012e8:	400e1810 	.word	0x400e1810
  4012ec:	2040000c 	.word	0x2040000c
  4012f0:	00b71b00 	.word	0x00b71b00
  4012f4:	003d0900 	.word	0x003d0900
  4012f8:	aaaaaaab 	.word	0xaaaaaaab

004012fc <system_init_flash>:
/**
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  4012fc:	b480      	push	{r7}
  4012fe:	b083      	sub	sp, #12
  401300:	af00      	add	r7, sp, #0
  401302:	6078      	str	r0, [r7, #4]
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  401304:	687b      	ldr	r3, [r7, #4]
  401306:	4a19      	ldr	r2, [pc, #100]	; (40136c <system_init_flash+0x70>)
  401308:	4293      	cmp	r3, r2
  40130a:	d804      	bhi.n	401316 <system_init_flash+0x1a>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  40130c:	4b18      	ldr	r3, [pc, #96]	; (401370 <system_init_flash+0x74>)
  40130e:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  401312:	601a      	str	r2, [r3, #0]
          }
        }
      }
    }
  }
}
  401314:	e023      	b.n	40135e <system_init_flash+0x62>
    if (ul_clk < CHIP_FREQ_FWS_1)
  401316:	687b      	ldr	r3, [r7, #4]
  401318:	4a16      	ldr	r2, [pc, #88]	; (401374 <system_init_flash+0x78>)
  40131a:	4293      	cmp	r3, r2
  40131c:	d803      	bhi.n	401326 <system_init_flash+0x2a>
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  40131e:	4b14      	ldr	r3, [pc, #80]	; (401370 <system_init_flash+0x74>)
  401320:	4a15      	ldr	r2, [pc, #84]	; (401378 <system_init_flash+0x7c>)
  401322:	601a      	str	r2, [r3, #0]
}
  401324:	e01b      	b.n	40135e <system_init_flash+0x62>
      if (ul_clk < CHIP_FREQ_FWS_2)
  401326:	687b      	ldr	r3, [r7, #4]
  401328:	4a14      	ldr	r2, [pc, #80]	; (40137c <system_init_flash+0x80>)
  40132a:	4293      	cmp	r3, r2
  40132c:	d803      	bhi.n	401336 <system_init_flash+0x3a>
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  40132e:	4b10      	ldr	r3, [pc, #64]	; (401370 <system_init_flash+0x74>)
  401330:	4a13      	ldr	r2, [pc, #76]	; (401380 <system_init_flash+0x84>)
  401332:	601a      	str	r2, [r3, #0]
}
  401334:	e013      	b.n	40135e <system_init_flash+0x62>
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  401336:	687b      	ldr	r3, [r7, #4]
  401338:	4a12      	ldr	r2, [pc, #72]	; (401384 <system_init_flash+0x88>)
  40133a:	4293      	cmp	r3, r2
  40133c:	d803      	bhi.n	401346 <system_init_flash+0x4a>
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  40133e:	4b0c      	ldr	r3, [pc, #48]	; (401370 <system_init_flash+0x74>)
  401340:	4a11      	ldr	r2, [pc, #68]	; (401388 <system_init_flash+0x8c>)
  401342:	601a      	str	r2, [r3, #0]
}
  401344:	e00b      	b.n	40135e <system_init_flash+0x62>
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  401346:	687b      	ldr	r3, [r7, #4]
  401348:	4a10      	ldr	r2, [pc, #64]	; (40138c <system_init_flash+0x90>)
  40134a:	4293      	cmp	r3, r2
  40134c:	d804      	bhi.n	401358 <system_init_flash+0x5c>
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  40134e:	4b08      	ldr	r3, [pc, #32]	; (401370 <system_init_flash+0x74>)
  401350:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  401354:	601a      	str	r2, [r3, #0]
}
  401356:	e002      	b.n	40135e <system_init_flash+0x62>
            EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  401358:	4b05      	ldr	r3, [pc, #20]	; (401370 <system_init_flash+0x74>)
  40135a:	4a0d      	ldr	r2, [pc, #52]	; (401390 <system_init_flash+0x94>)
  40135c:	601a      	str	r2, [r3, #0]
}
  40135e:	bf00      	nop
  401360:	370c      	adds	r7, #12
  401362:	46bd      	mov	sp, r7
  401364:	f85d 7b04 	ldr.w	r7, [sp], #4
  401368:	4770      	bx	lr
  40136a:	bf00      	nop
  40136c:	01312cff 	.word	0x01312cff
  401370:	400e0c00 	.word	0x400e0c00
  401374:	026259ff 	.word	0x026259ff
  401378:	04000100 	.word	0x04000100
  40137c:	039386ff 	.word	0x039386ff
  401380:	04000200 	.word	0x04000200
  401384:	04c4b3ff 	.word	0x04c4b3ff
  401388:	04000300 	.word	0x04000300
  40138c:	05f5e0ff 	.word	0x05f5e0ff
  401390:	04000500 	.word	0x04000500

00401394 <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
  401394:	b480      	push	{r7}
  401396:	b085      	sub	sp, #20
  401398:	af00      	add	r7, sp, #0
  40139a:	6078      	str	r0, [r7, #4]
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;
  40139c:	4b10      	ldr	r3, [pc, #64]	; (4013e0 <_sbrk+0x4c>)
  40139e:	60fb      	str	r3, [r7, #12]

	if (heap == NULL) {
  4013a0:	4b10      	ldr	r3, [pc, #64]	; (4013e4 <_sbrk+0x50>)
  4013a2:	681b      	ldr	r3, [r3, #0]
  4013a4:	2b00      	cmp	r3, #0
  4013a6:	d102      	bne.n	4013ae <_sbrk+0x1a>
		heap = (unsigned char *)&_end;
  4013a8:	4b0e      	ldr	r3, [pc, #56]	; (4013e4 <_sbrk+0x50>)
  4013aa:	4a0f      	ldr	r2, [pc, #60]	; (4013e8 <_sbrk+0x54>)
  4013ac:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
  4013ae:	4b0d      	ldr	r3, [pc, #52]	; (4013e4 <_sbrk+0x50>)
  4013b0:	681b      	ldr	r3, [r3, #0]
  4013b2:	60bb      	str	r3, [r7, #8]

	if (((int)prev_heap + incr) > ramend) {
  4013b4:	68ba      	ldr	r2, [r7, #8]
  4013b6:	687b      	ldr	r3, [r7, #4]
  4013b8:	441a      	add	r2, r3
  4013ba:	68fb      	ldr	r3, [r7, #12]
  4013bc:	429a      	cmp	r2, r3
  4013be:	dd02      	ble.n	4013c6 <_sbrk+0x32>
		return (caddr_t) -1;	
  4013c0:	f04f 33ff 	mov.w	r3, #4294967295
  4013c4:	e006      	b.n	4013d4 <_sbrk+0x40>
	}

	heap += incr;
  4013c6:	4b07      	ldr	r3, [pc, #28]	; (4013e4 <_sbrk+0x50>)
  4013c8:	681a      	ldr	r2, [r3, #0]
  4013ca:	687b      	ldr	r3, [r7, #4]
  4013cc:	4413      	add	r3, r2
  4013ce:	4a05      	ldr	r2, [pc, #20]	; (4013e4 <_sbrk+0x50>)
  4013d0:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap;
  4013d2:	68bb      	ldr	r3, [r7, #8]
}
  4013d4:	4618      	mov	r0, r3
  4013d6:	3714      	adds	r7, #20
  4013d8:	46bd      	mov	sp, r7
  4013da:	f85d 7b04 	ldr.w	r7, [sp], #4
  4013de:	4770      	bx	lr
  4013e0:	2045fffc 	.word	0x2045fffc
  4013e4:	20400a50 	.word	0x20400a50
  4013e8:	20402d58 	.word	0x20402d58

004013ec <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  4013ec:	b480      	push	{r7}
  4013ee:	b083      	sub	sp, #12
  4013f0:	af00      	add	r7, sp, #0
  4013f2:	4603      	mov	r3, r0
  4013f4:	71fb      	strb	r3, [r7, #7]
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  4013f6:	4909      	ldr	r1, [pc, #36]	; (40141c <NVIC_EnableIRQ+0x30>)
  4013f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
  4013fc:	095b      	lsrs	r3, r3, #5
  4013fe:	79fa      	ldrb	r2, [r7, #7]
  401400:	f002 021f 	and.w	r2, r2, #31
  401404:	2001      	movs	r0, #1
  401406:	fa00 f202 	lsl.w	r2, r0, r2
  40140a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  40140e:	bf00      	nop
  401410:	370c      	adds	r7, #12
  401412:	46bd      	mov	sp, r7
  401414:	f85d 7b04 	ldr.w	r7, [sp], #4
  401418:	4770      	bx	lr
  40141a:	bf00      	nop
  40141c:	e000e100 	.word	0xe000e100

00401420 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  401420:	b480      	push	{r7}
  401422:	b083      	sub	sp, #12
  401424:	af00      	add	r7, sp, #0
  401426:	4603      	mov	r3, r0
  401428:	6039      	str	r1, [r7, #0]
  40142a:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
  40142c:	f997 3007 	ldrsb.w	r3, [r7, #7]
  401430:	2b00      	cmp	r3, #0
  401432:	da0b      	bge.n	40144c <NVIC_SetPriority+0x2c>
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  401434:	490d      	ldr	r1, [pc, #52]	; (40146c <NVIC_SetPriority+0x4c>)
  401436:	79fb      	ldrb	r3, [r7, #7]
  401438:	f003 030f 	and.w	r3, r3, #15
  40143c:	3b04      	subs	r3, #4
  40143e:	683a      	ldr	r2, [r7, #0]
  401440:	b2d2      	uxtb	r2, r2
  401442:	0152      	lsls	r2, r2, #5
  401444:	b2d2      	uxtb	r2, r2
  401446:	440b      	add	r3, r1
  401448:	761a      	strb	r2, [r3, #24]
  else {
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
}
  40144a:	e009      	b.n	401460 <NVIC_SetPriority+0x40>
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  40144c:	4908      	ldr	r1, [pc, #32]	; (401470 <NVIC_SetPriority+0x50>)
  40144e:	f997 3007 	ldrsb.w	r3, [r7, #7]
  401452:	683a      	ldr	r2, [r7, #0]
  401454:	b2d2      	uxtb	r2, r2
  401456:	0152      	lsls	r2, r2, #5
  401458:	b2d2      	uxtb	r2, r2
  40145a:	440b      	add	r3, r1
  40145c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
  401460:	bf00      	nop
  401462:	370c      	adds	r7, #12
  401464:	46bd      	mov	sp, r7
  401466:	f85d 7b04 	ldr.w	r7, [sp], #4
  40146a:	4770      	bx	lr
  40146c:	e000ed00 	.word	0xe000ed00
  401470:	e000e100 	.word	0xe000e100

00401474 <osc_get_rate>:
{
  401474:	b480      	push	{r7}
  401476:	b083      	sub	sp, #12
  401478:	af00      	add	r7, sp, #0
  40147a:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  40147c:	687b      	ldr	r3, [r7, #4]
  40147e:	2b07      	cmp	r3, #7
  401480:	d825      	bhi.n	4014ce <osc_get_rate+0x5a>
  401482:	a201      	add	r2, pc, #4	; (adr r2, 401488 <osc_get_rate+0x14>)
  401484:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  401488:	004014a9 	.word	0x004014a9
  40148c:	004014af 	.word	0x004014af
  401490:	004014b5 	.word	0x004014b5
  401494:	004014bb 	.word	0x004014bb
  401498:	004014bf 	.word	0x004014bf
  40149c:	004014c3 	.word	0x004014c3
  4014a0:	004014c7 	.word	0x004014c7
  4014a4:	004014cb 	.word	0x004014cb
		return OSC_SLCK_32K_RC_HZ;
  4014a8:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  4014ac:	e010      	b.n	4014d0 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_XTAL;
  4014ae:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4014b2:	e00d      	b.n	4014d0 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_BYPASS;
  4014b4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4014b8:	e00a      	b.n	4014d0 <osc_get_rate+0x5c>
		return OSC_MAINCK_4M_RC_HZ;
  4014ba:	4b08      	ldr	r3, [pc, #32]	; (4014dc <osc_get_rate+0x68>)
  4014bc:	e008      	b.n	4014d0 <osc_get_rate+0x5c>
		return OSC_MAINCK_8M_RC_HZ;
  4014be:	4b08      	ldr	r3, [pc, #32]	; (4014e0 <osc_get_rate+0x6c>)
  4014c0:	e006      	b.n	4014d0 <osc_get_rate+0x5c>
		return OSC_MAINCK_12M_RC_HZ;
  4014c2:	4b08      	ldr	r3, [pc, #32]	; (4014e4 <osc_get_rate+0x70>)
  4014c4:	e004      	b.n	4014d0 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_XTAL;
  4014c6:	4b07      	ldr	r3, [pc, #28]	; (4014e4 <osc_get_rate+0x70>)
  4014c8:	e002      	b.n	4014d0 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_BYPASS;
  4014ca:	4b06      	ldr	r3, [pc, #24]	; (4014e4 <osc_get_rate+0x70>)
  4014cc:	e000      	b.n	4014d0 <osc_get_rate+0x5c>
	return 0;
  4014ce:	2300      	movs	r3, #0
}
  4014d0:	4618      	mov	r0, r3
  4014d2:	370c      	adds	r7, #12
  4014d4:	46bd      	mov	sp, r7
  4014d6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4014da:	4770      	bx	lr
  4014dc:	003d0900 	.word	0x003d0900
  4014e0:	007a1200 	.word	0x007a1200
  4014e4:	00b71b00 	.word	0x00b71b00

004014e8 <sysclk_get_main_hz>:
{
  4014e8:	b580      	push	{r7, lr}
  4014ea:	af00      	add	r7, sp, #0
		return pll_get_default_rate(0);
  4014ec:	2006      	movs	r0, #6
  4014ee:	4b05      	ldr	r3, [pc, #20]	; (401504 <sysclk_get_main_hz+0x1c>)
  4014f0:	4798      	blx	r3
  4014f2:	4602      	mov	r2, r0
  4014f4:	4613      	mov	r3, r2
  4014f6:	009b      	lsls	r3, r3, #2
  4014f8:	4413      	add	r3, r2
  4014fa:	009a      	lsls	r2, r3, #2
  4014fc:	4413      	add	r3, r2
}
  4014fe:	4618      	mov	r0, r3
  401500:	bd80      	pop	{r7, pc}
  401502:	bf00      	nop
  401504:	00401475 	.word	0x00401475

00401508 <sysclk_get_cpu_hz>:
{
  401508:	b580      	push	{r7, lr}
  40150a:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
  40150c:	4b02      	ldr	r3, [pc, #8]	; (401518 <sysclk_get_cpu_hz+0x10>)
  40150e:	4798      	blx	r3
  401510:	4603      	mov	r3, r0
}
  401512:	4618      	mov	r0, r3
  401514:	bd80      	pop	{r7, pc}
  401516:	bf00      	nop
  401518:	004014e9 	.word	0x004014e9

0040151c <sysclk_get_peripheral_hz>:
 * \brief Retrieves the current rate in Hz of the peripheral clocks.
 *
 * \return Frequency of the peripheral clocks, in Hz.
 */
static inline uint32_t sysclk_get_peripheral_hz(void)
{
  40151c:	b580      	push	{r7, lr}
  40151e:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  401520:	4b02      	ldr	r3, [pc, #8]	; (40152c <sysclk_get_peripheral_hz+0x10>)
  401522:	4798      	blx	r3
  401524:	4603      	mov	r3, r0
  401526:	085b      	lsrs	r3, r3, #1
		(((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 : (1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos))) * CONFIG_SYSCLK_DIV);
}
  401528:	4618      	mov	r0, r3
  40152a:	bd80      	pop	{r7, pc}
  40152c:	004014e9 	.word	0x004014e9

00401530 <sysclk_enable_peripheral_clock>:
 * \brief Enable a peripheral's clock.
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
  401530:	b580      	push	{r7, lr}
  401532:	b082      	sub	sp, #8
  401534:	af00      	add	r7, sp, #0
  401536:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  401538:	6878      	ldr	r0, [r7, #4]
  40153a:	4b03      	ldr	r3, [pc, #12]	; (401548 <sysclk_enable_peripheral_clock+0x18>)
  40153c:	4798      	blx	r3
}
  40153e:	bf00      	nop
  401540:	3708      	adds	r7, #8
  401542:	46bd      	mov	sp, r7
  401544:	bd80      	pop	{r7, pc}
  401546:	bf00      	nop
  401548:	00400d0d 	.word	0x00400d0d

0040154c <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
  40154c:	b580      	push	{r7, lr}
  40154e:	b082      	sub	sp, #8
  401550:	af00      	add	r7, sp, #0
  401552:	6078      	str	r0, [r7, #4]
  401554:	460b      	mov	r3, r1
  401556:	70fb      	strb	r3, [r7, #3]
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  401558:	687b      	ldr	r3, [r7, #4]
  40155a:	4a36      	ldr	r2, [pc, #216]	; (401634 <usart_serial_putchar+0xe8>)
  40155c:	4293      	cmp	r3, r2
  40155e:	d10a      	bne.n	401576 <usart_serial_putchar+0x2a>
		while (uart_write((Uart*)p_usart, c)!=0);
  401560:	bf00      	nop
  401562:	78fb      	ldrb	r3, [r7, #3]
  401564:	4619      	mov	r1, r3
  401566:	6878      	ldr	r0, [r7, #4]
  401568:	4b33      	ldr	r3, [pc, #204]	; (401638 <usart_serial_putchar+0xec>)
  40156a:	4798      	blx	r3
  40156c:	4603      	mov	r3, r0
  40156e:	2b00      	cmp	r3, #0
  401570:	d1f7      	bne.n	401562 <usart_serial_putchar+0x16>
		return 1;
  401572:	2301      	movs	r3, #1
  401574:	e05a      	b.n	40162c <usart_serial_putchar+0xe0>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  401576:	687b      	ldr	r3, [r7, #4]
  401578:	4a30      	ldr	r2, [pc, #192]	; (40163c <usart_serial_putchar+0xf0>)
  40157a:	4293      	cmp	r3, r2
  40157c:	d10a      	bne.n	401594 <usart_serial_putchar+0x48>
		while (uart_write((Uart*)p_usart, c)!=0);
  40157e:	bf00      	nop
  401580:	78fb      	ldrb	r3, [r7, #3]
  401582:	4619      	mov	r1, r3
  401584:	6878      	ldr	r0, [r7, #4]
  401586:	4b2c      	ldr	r3, [pc, #176]	; (401638 <usart_serial_putchar+0xec>)
  401588:	4798      	blx	r3
  40158a:	4603      	mov	r3, r0
  40158c:	2b00      	cmp	r3, #0
  40158e:	d1f7      	bne.n	401580 <usart_serial_putchar+0x34>
		return 1;
  401590:	2301      	movs	r3, #1
  401592:	e04b      	b.n	40162c <usart_serial_putchar+0xe0>
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  401594:	687b      	ldr	r3, [r7, #4]
  401596:	4a2a      	ldr	r2, [pc, #168]	; (401640 <usart_serial_putchar+0xf4>)
  401598:	4293      	cmp	r3, r2
  40159a:	d10a      	bne.n	4015b2 <usart_serial_putchar+0x66>
		while (uart_write((Uart*)p_usart, c)!=0);
  40159c:	bf00      	nop
  40159e:	78fb      	ldrb	r3, [r7, #3]
  4015a0:	4619      	mov	r1, r3
  4015a2:	6878      	ldr	r0, [r7, #4]
  4015a4:	4b24      	ldr	r3, [pc, #144]	; (401638 <usart_serial_putchar+0xec>)
  4015a6:	4798      	blx	r3
  4015a8:	4603      	mov	r3, r0
  4015aa:	2b00      	cmp	r3, #0
  4015ac:	d1f7      	bne.n	40159e <usart_serial_putchar+0x52>
		return 1;
  4015ae:	2301      	movs	r3, #1
  4015b0:	e03c      	b.n	40162c <usart_serial_putchar+0xe0>
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  4015b2:	687b      	ldr	r3, [r7, #4]
  4015b4:	4a23      	ldr	r2, [pc, #140]	; (401644 <usart_serial_putchar+0xf8>)
  4015b6:	4293      	cmp	r3, r2
  4015b8:	d10a      	bne.n	4015d0 <usart_serial_putchar+0x84>
		while (uart_write((Uart*)p_usart, c)!=0);
  4015ba:	bf00      	nop
  4015bc:	78fb      	ldrb	r3, [r7, #3]
  4015be:	4619      	mov	r1, r3
  4015c0:	6878      	ldr	r0, [r7, #4]
  4015c2:	4b1d      	ldr	r3, [pc, #116]	; (401638 <usart_serial_putchar+0xec>)
  4015c4:	4798      	blx	r3
  4015c6:	4603      	mov	r3, r0
  4015c8:	2b00      	cmp	r3, #0
  4015ca:	d1f7      	bne.n	4015bc <usart_serial_putchar+0x70>
		return 1;
  4015cc:	2301      	movs	r3, #1
  4015ce:	e02d      	b.n	40162c <usart_serial_putchar+0xe0>
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  4015d0:	687b      	ldr	r3, [r7, #4]
  4015d2:	4a1d      	ldr	r2, [pc, #116]	; (401648 <usart_serial_putchar+0xfc>)
  4015d4:	4293      	cmp	r3, r2
  4015d6:	d10a      	bne.n	4015ee <usart_serial_putchar+0xa2>
		while (usart_write(p_usart, c)!=0);
  4015d8:	bf00      	nop
  4015da:	78fb      	ldrb	r3, [r7, #3]
  4015dc:	4619      	mov	r1, r3
  4015de:	6878      	ldr	r0, [r7, #4]
  4015e0:	4b1a      	ldr	r3, [pc, #104]	; (40164c <usart_serial_putchar+0x100>)
  4015e2:	4798      	blx	r3
  4015e4:	4603      	mov	r3, r0
  4015e6:	2b00      	cmp	r3, #0
  4015e8:	d1f7      	bne.n	4015da <usart_serial_putchar+0x8e>
		return 1;
  4015ea:	2301      	movs	r3, #1
  4015ec:	e01e      	b.n	40162c <usart_serial_putchar+0xe0>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  4015ee:	687b      	ldr	r3, [r7, #4]
  4015f0:	4a17      	ldr	r2, [pc, #92]	; (401650 <usart_serial_putchar+0x104>)
  4015f2:	4293      	cmp	r3, r2
  4015f4:	d10a      	bne.n	40160c <usart_serial_putchar+0xc0>
		while (usart_write(p_usart, c)!=0);
  4015f6:	bf00      	nop
  4015f8:	78fb      	ldrb	r3, [r7, #3]
  4015fa:	4619      	mov	r1, r3
  4015fc:	6878      	ldr	r0, [r7, #4]
  4015fe:	4b13      	ldr	r3, [pc, #76]	; (40164c <usart_serial_putchar+0x100>)
  401600:	4798      	blx	r3
  401602:	4603      	mov	r3, r0
  401604:	2b00      	cmp	r3, #0
  401606:	d1f7      	bne.n	4015f8 <usart_serial_putchar+0xac>
		return 1;
  401608:	2301      	movs	r3, #1
  40160a:	e00f      	b.n	40162c <usart_serial_putchar+0xe0>
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  40160c:	687b      	ldr	r3, [r7, #4]
  40160e:	4a11      	ldr	r2, [pc, #68]	; (401654 <usart_serial_putchar+0x108>)
  401610:	4293      	cmp	r3, r2
  401612:	d10a      	bne.n	40162a <usart_serial_putchar+0xde>
		while (usart_write(p_usart, c)!=0);
  401614:	bf00      	nop
  401616:	78fb      	ldrb	r3, [r7, #3]
  401618:	4619      	mov	r1, r3
  40161a:	6878      	ldr	r0, [r7, #4]
  40161c:	4b0b      	ldr	r3, [pc, #44]	; (40164c <usart_serial_putchar+0x100>)
  40161e:	4798      	blx	r3
  401620:	4603      	mov	r3, r0
  401622:	2b00      	cmp	r3, #0
  401624:	d1f7      	bne.n	401616 <usart_serial_putchar+0xca>
		return 1;
  401626:	2301      	movs	r3, #1
  401628:	e000      	b.n	40162c <usart_serial_putchar+0xe0>
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
  40162a:	2300      	movs	r3, #0
}
  40162c:	4618      	mov	r0, r3
  40162e:	3708      	adds	r7, #8
  401630:	46bd      	mov	sp, r7
  401632:	bd80      	pop	{r7, pc}
  401634:	400e0800 	.word	0x400e0800
  401638:	00400db7 	.word	0x00400db7
  40163c:	400e0a00 	.word	0x400e0a00
  401640:	400e1a00 	.word	0x400e1a00
  401644:	400e1c00 	.word	0x400e1c00
  401648:	40024000 	.word	0x40024000
  40164c:	00401001 	.word	0x00401001
  401650:	40028000 	.word	0x40028000
  401654:	4002c000 	.word	0x4002c000

00401658 <Button1_Handler>:

/**
 *  Handle Interrupcao botao 1
 */
static void Button1_Handler(uint32_t id, uint32_t mask)
{
  401658:	b580      	push	{r7, lr}
  40165a:	b082      	sub	sp, #8
  40165c:	af00      	add	r7, sp, #0
  40165e:	6078      	str	r0, [r7, #4]
  401660:	6039      	str	r1, [r7, #0]
  pin_toggle(PIOD, (1<<28));
  401662:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  401666:	4806      	ldr	r0, [pc, #24]	; (401680 <Button1_Handler+0x28>)
  401668:	4b06      	ldr	r3, [pc, #24]	; (401684 <Button1_Handler+0x2c>)
  40166a:	4798      	blx	r3
  pin_toggle(LED_PIO, LED_PIN_MASK);
  40166c:	f44f 7180 	mov.w	r1, #256	; 0x100
  401670:	4805      	ldr	r0, [pc, #20]	; (401688 <Button1_Handler+0x30>)
  401672:	4b04      	ldr	r3, [pc, #16]	; (401684 <Button1_Handler+0x2c>)
  401674:	4798      	blx	r3
}
  401676:	bf00      	nop
  401678:	3708      	adds	r7, #8
  40167a:	46bd      	mov	sp, r7
  40167c:	bd80      	pop	{r7, pc}
  40167e:	bf00      	nop
  401680:	400e1400 	.word	0x400e1400
  401684:	00401711 	.word	0x00401711
  401688:	400e1200 	.word	0x400e1200

0040168c <USART1_Handler>:

void USART1_Handler(void){
  40168c:	b580      	push	{r7, lr}
  40168e:	b082      	sub	sp, #8
  401690:	af00      	add	r7, sp, #0
  uint32_t ret = usart_get_status(USART_COM);
  401692:	4819      	ldr	r0, [pc, #100]	; (4016f8 <USART1_Handler+0x6c>)
  401694:	4b19      	ldr	r3, [pc, #100]	; (4016fc <USART1_Handler+0x70>)
  401696:	4798      	blx	r3
  401698:	6078      	str	r0, [r7, #4]
  uint8_t  c;
  
  
  // Verifica por qual motivo entrou na interrupcao
  if(ret & US_IER_RXRDY){                     // Dado disponvel para leitura
  40169a:	687b      	ldr	r3, [r7, #4]
  40169c:	f003 0301 	and.w	r3, r3, #1
  4016a0:	2b00      	cmp	r3, #0
  4016a2:	d024      	beq.n	4016ee <USART1_Handler+0x62>
	usart_serial_putchar(USART1, &c);
  4016a4:	1cfb      	adds	r3, r7, #3
  4016a6:	b2db      	uxtb	r3, r3
  4016a8:	4619      	mov	r1, r3
  4016aa:	4813      	ldr	r0, [pc, #76]	; (4016f8 <USART1_Handler+0x6c>)
  4016ac:	4b14      	ldr	r3, [pc, #80]	; (401700 <USART1_Handler+0x74>)
  4016ae:	4798      	blx	r3
	if(c!='\n'){
  4016b0:	78fb      	ldrb	r3, [r7, #3]
  4016b2:	2b0a      	cmp	r3, #10
  4016b4:	d00f      	beq.n	4016d6 <USART1_Handler+0x4a>
		bufferRX[counter] = c;
  4016b6:	4b13      	ldr	r3, [pc, #76]	; (401704 <USART1_Handler+0x78>)
  4016b8:	781b      	ldrb	r3, [r3, #0]
  4016ba:	461a      	mov	r2, r3
  4016bc:	78f9      	ldrb	r1, [r7, #3]
  4016be:	4b12      	ldr	r3, [pc, #72]	; (401708 <USART1_Handler+0x7c>)
  4016c0:	5499      	strb	r1, [r3, r2]
		counter++;
  4016c2:	4b10      	ldr	r3, [pc, #64]	; (401704 <USART1_Handler+0x78>)
  4016c4:	781b      	ldrb	r3, [r3, #0]
  4016c6:	3301      	adds	r3, #1
  4016c8:	b2da      	uxtb	r2, r3
  4016ca:	4b0e      	ldr	r3, [pc, #56]	; (401704 <USART1_Handler+0x78>)
  4016cc:	701a      	strb	r2, [r3, #0]
		buffer_montado = 0;
  4016ce:	4b0f      	ldr	r3, [pc, #60]	; (40170c <USART1_Handler+0x80>)
  4016d0:	2200      	movs	r2, #0
  4016d2:	701a      	strb	r2, [r3, #0]
		counter = 0;
		buffer_montado =1; 
	}
  } else if(ret & US_IER_TXRDY){              // Transmisso finalizada
  }
}
  4016d4:	e00b      	b.n	4016ee <USART1_Handler+0x62>
		bufferRX[counter]=NULL;
  4016d6:	4b0b      	ldr	r3, [pc, #44]	; (401704 <USART1_Handler+0x78>)
  4016d8:	781b      	ldrb	r3, [r3, #0]
  4016da:	461a      	mov	r2, r3
  4016dc:	4b0a      	ldr	r3, [pc, #40]	; (401708 <USART1_Handler+0x7c>)
  4016de:	2100      	movs	r1, #0
  4016e0:	5499      	strb	r1, [r3, r2]
		counter = 0;
  4016e2:	4b08      	ldr	r3, [pc, #32]	; (401704 <USART1_Handler+0x78>)
  4016e4:	2200      	movs	r2, #0
  4016e6:	701a      	strb	r2, [r3, #0]
		buffer_montado =1; 
  4016e8:	4b08      	ldr	r3, [pc, #32]	; (40170c <USART1_Handler+0x80>)
  4016ea:	2201      	movs	r2, #1
  4016ec:	701a      	strb	r2, [r3, #0]
}
  4016ee:	bf00      	nop
  4016f0:	3708      	adds	r7, #8
  4016f2:	46bd      	mov	sp, r7
  4016f4:	bd80      	pop	{r7, pc}
  4016f6:	bf00      	nop
  4016f8:	40028000 	.word	0x40028000
  4016fc:	00400fb1 	.word	0x00400fb1
  401700:	0040154d 	.word	0x0040154d
  401704:	20400a55 	.word	0x20400a55
  401708:	20400a8c 	.word	0x20400a8c
  40170c:	20400a54 	.word	0x20400a54

00401710 <pin_toggle>:
/************************************************************************/

/** 
 *  Toggle pin controlado pelo PIO (out)
 */
void pin_toggle(Pio *pio, uint32_t mask){
  401710:	b580      	push	{r7, lr}
  401712:	b082      	sub	sp, #8
  401714:	af00      	add	r7, sp, #0
  401716:	6078      	str	r0, [r7, #4]
  401718:	6039      	str	r1, [r7, #0]
   if(pio_get_output_data_status(pio, mask))
  40171a:	6839      	ldr	r1, [r7, #0]
  40171c:	6878      	ldr	r0, [r7, #4]
  40171e:	4b09      	ldr	r3, [pc, #36]	; (401744 <pin_toggle+0x34>)
  401720:	4798      	blx	r3
  401722:	4603      	mov	r3, r0
  401724:	2b00      	cmp	r3, #0
  401726:	d004      	beq.n	401732 <pin_toggle+0x22>
    pio_clear(pio, mask);
  401728:	6839      	ldr	r1, [r7, #0]
  40172a:	6878      	ldr	r0, [r7, #4]
  40172c:	4b06      	ldr	r3, [pc, #24]	; (401748 <pin_toggle+0x38>)
  40172e:	4798      	blx	r3
   else
    pio_set(pio,mask);
}
  401730:	e003      	b.n	40173a <pin_toggle+0x2a>
    pio_set(pio,mask);
  401732:	6839      	ldr	r1, [r7, #0]
  401734:	6878      	ldr	r0, [r7, #4]
  401736:	4b05      	ldr	r3, [pc, #20]	; (40174c <pin_toggle+0x3c>)
  401738:	4798      	blx	r3
}
  40173a:	bf00      	nop
  40173c:	3708      	adds	r7, #8
  40173e:	46bd      	mov	sp, r7
  401740:	bd80      	pop	{r7, pc}
  401742:	bf00      	nop
  401744:	00400781 	.word	0x00400781
  401748:	00400571 	.word	0x00400571
  40174c:	00400555 	.word	0x00400555

00401750 <BUT_init>:

/**
 * @Brief Inicializa o pino do BUT
 */
void BUT_init(void){
  401750:	b590      	push	{r4, r7, lr}
  401752:	b083      	sub	sp, #12
  401754:	af02      	add	r7, sp, #8
    /* config. pino botao em modo de entrada */
    pmc_enable_periph_clk(BUT_PIO_ID);
  401756:	200a      	movs	r0, #10
  401758:	4b10      	ldr	r3, [pc, #64]	; (40179c <BUT_init+0x4c>)
  40175a:	4798      	blx	r3
    pio_set_input(BUT_PIO, BUT_PIN_MASK, PIO_PULLUP | PIO_DEBOUNCE);
  40175c:	2209      	movs	r2, #9
  40175e:	f44f 6100 	mov.w	r1, #2048	; 0x800
  401762:	480f      	ldr	r0, [pc, #60]	; (4017a0 <BUT_init+0x50>)
  401764:	4b0f      	ldr	r3, [pc, #60]	; (4017a4 <BUT_init+0x54>)
  401766:	4798      	blx	r3
    
    /* config. interrupcao em borda de descida no botao do kit */
    /* indica funcao (but_Handler) a ser chamada quando houver uma interrupo */
    pio_enable_interrupt(BUT_PIO, BUT_PIN_MASK);
  401768:	f44f 6100 	mov.w	r1, #2048	; 0x800
  40176c:	480c      	ldr	r0, [pc, #48]	; (4017a0 <BUT_init+0x50>)
  40176e:	4b0e      	ldr	r3, [pc, #56]	; (4017a8 <BUT_init+0x58>)
  401770:	4798      	blx	r3
    pio_handler_set(BUT_PIO, BUT_PIO_ID, BUT_PIN_MASK, PIO_IT_FALL_EDGE, Button1_Handler);
  401772:	4b0e      	ldr	r3, [pc, #56]	; (4017ac <BUT_init+0x5c>)
  401774:	9300      	str	r3, [sp, #0]
  401776:	2350      	movs	r3, #80	; 0x50
  401778:	f44f 6200 	mov.w	r2, #2048	; 0x800
  40177c:	210a      	movs	r1, #10
  40177e:	4808      	ldr	r0, [pc, #32]	; (4017a0 <BUT_init+0x50>)
  401780:	4c0b      	ldr	r4, [pc, #44]	; (4017b0 <BUT_init+0x60>)
  401782:	47a0      	blx	r4
    
    /* habilita interrupco do PIO que controla o botao */
    /* e configura sua prioridade                        */
    NVIC_EnableIRQ(BUT_PIO_ID);
  401784:	200a      	movs	r0, #10
  401786:	4b0b      	ldr	r3, [pc, #44]	; (4017b4 <BUT_init+0x64>)
  401788:	4798      	blx	r3
    NVIC_SetPriority(BUT_PIO_ID, 1);
  40178a:	2101      	movs	r1, #1
  40178c:	200a      	movs	r0, #10
  40178e:	4b0a      	ldr	r3, [pc, #40]	; (4017b8 <BUT_init+0x68>)
  401790:	4798      	blx	r3
};
  401792:	bf00      	nop
  401794:	3704      	adds	r7, #4
  401796:	46bd      	mov	sp, r7
  401798:	bd90      	pop	{r4, r7, pc}
  40179a:	bf00      	nop
  40179c:	00400d0d 	.word	0x00400d0d
  4017a0:	400e0e00 	.word	0x400e0e00
  4017a4:	0040069d 	.word	0x0040069d
  4017a8:	00400815 	.word	0x00400815
  4017ac:	00401659 	.word	0x00401659
  4017b0:	00400931 	.word	0x00400931
  4017b4:	004013ed 	.word	0x004013ed
  4017b8:	00401421 	.word	0x00401421

004017bc <LED_init>:

/**
 * @Brief Inicializa o pino do LED
 */
void LED_init(int estado){
  4017bc:	b590      	push	{r4, r7, lr}
  4017be:	b085      	sub	sp, #20
  4017c0:	af02      	add	r7, sp, #8
  4017c2:	6078      	str	r0, [r7, #4]
    pmc_enable_periph_clk(LED_PIO_ID);
  4017c4:	200c      	movs	r0, #12
  4017c6:	4b07      	ldr	r3, [pc, #28]	; (4017e4 <LED_init+0x28>)
  4017c8:	4798      	blx	r3
    pio_set_output(LED_PIO, LED_PIN_MASK, estado, 0, 0 );
  4017ca:	687a      	ldr	r2, [r7, #4]
  4017cc:	2300      	movs	r3, #0
  4017ce:	9300      	str	r3, [sp, #0]
  4017d0:	2300      	movs	r3, #0
  4017d2:	f44f 7180 	mov.w	r1, #256	; 0x100
  4017d6:	4804      	ldr	r0, [pc, #16]	; (4017e8 <LED_init+0x2c>)
  4017d8:	4c04      	ldr	r4, [pc, #16]	; (4017ec <LED_init+0x30>)
  4017da:	47a0      	blx	r4
};
  4017dc:	bf00      	nop
  4017de:	370c      	adds	r7, #12
  4017e0:	46bd      	mov	sp, r7
  4017e2:	bd90      	pop	{r4, r7, pc}
  4017e4:	00400d0d 	.word	0x00400d0d
  4017e8:	400e1200 	.word	0x400e1200
  4017ec:	0040071d 	.word	0x0040071d

004017f0 <USART1_init>:

/**
 * \brief Configure UART console.
 */
static void USART1_init(void){
  4017f0:	b580      	push	{r7, lr}
  4017f2:	b086      	sub	sp, #24
  4017f4:	af00      	add	r7, sp, #0
  
  /* Configura USART1 Pinos */
 sysclk_enable_peripheral_clock(ID_PIOB);
  4017f6:	200b      	movs	r0, #11
  4017f8:	4b1f      	ldr	r3, [pc, #124]	; (401878 <USART1_init+0x88>)
  4017fa:	4798      	blx	r3
 sysclk_enable_peripheral_clock(ID_PIOA);
  4017fc:	200a      	movs	r0, #10
  4017fe:	4b1e      	ldr	r3, [pc, #120]	; (401878 <USART1_init+0x88>)
  401800:	4798      	blx	r3
 pio_set_peripheral(PIOB, PIO_PERIPH_D, PIO_PB4);  // RX
  401802:	2210      	movs	r2, #16
  401804:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  401808:	481c      	ldr	r0, [pc, #112]	; (40187c <USART1_init+0x8c>)
  40180a:	4b1d      	ldr	r3, [pc, #116]	; (401880 <USART1_init+0x90>)
  40180c:	4798      	blx	r3
 pio_set_peripheral(PIOA, PIO_PERIPH_A, PIO_PA21); // TX
  40180e:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  401812:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  401816:	481b      	ldr	r0, [pc, #108]	; (401884 <USART1_init+0x94>)
  401818:	4b19      	ldr	r3, [pc, #100]	; (401880 <USART1_init+0x90>)
  40181a:	4798      	blx	r3
 MATRIX->CCFG_SYSIO |= CCFG_SYSIO_SYSIO4;
  40181c:	4a1a      	ldr	r2, [pc, #104]	; (401888 <USART1_init+0x98>)
  40181e:	4b1a      	ldr	r3, [pc, #104]	; (401888 <USART1_init+0x98>)
  401820:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
  401824:	f043 0310 	orr.w	r3, r3, #16
  401828:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114
  
  /* Configura opcoes USART */
  const sam_usart_opt_t usart_settings = {
  40182c:	463b      	mov	r3, r7
  40182e:	2200      	movs	r2, #0
  401830:	601a      	str	r2, [r3, #0]
  401832:	605a      	str	r2, [r3, #4]
  401834:	609a      	str	r2, [r3, #8]
  401836:	60da      	str	r2, [r3, #12]
  401838:	611a      	str	r2, [r3, #16]
  40183a:	615a      	str	r2, [r3, #20]
  40183c:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  401840:	603b      	str	r3, [r7, #0]
  401842:	23c0      	movs	r3, #192	; 0xc0
  401844:	607b      	str	r3, [r7, #4]
  401846:	f44f 6300 	mov.w	r3, #2048	; 0x800
  40184a:	60bb      	str	r3, [r7, #8]
    .stop_bits    = US_MR_NBSTOP_1_BIT    ,
    .channel_mode = US_MR_CHMODE_NORMAL
  };

  /* Ativa Clock periferico USART0 */
  sysclk_enable_peripheral_clock(USART_COM_ID);
  40184c:	200e      	movs	r0, #14
  40184e:	4b0a      	ldr	r3, [pc, #40]	; (401878 <USART1_init+0x88>)
  401850:	4798      	blx	r3
  
  /* Configura USART para operar em modo RS232 */
  usart_init_rs232(USART_COM, &usart_settings, sysclk_get_peripheral_hz());
  401852:	4b0e      	ldr	r3, [pc, #56]	; (40188c <USART1_init+0x9c>)
  401854:	4798      	blx	r3
  401856:	4602      	mov	r2, r0
  401858:	463b      	mov	r3, r7
  40185a:	4619      	mov	r1, r3
  40185c:	480c      	ldr	r0, [pc, #48]	; (401890 <USART1_init+0xa0>)
  40185e:	4b0d      	ldr	r3, [pc, #52]	; (401894 <USART1_init+0xa4>)
  401860:	4798      	blx	r3
  
  /* Enable the receiver and transmitter. */
	usart_enable_tx(USART_COM);
  401862:	480b      	ldr	r0, [pc, #44]	; (401890 <USART1_init+0xa0>)
  401864:	4b0c      	ldr	r3, [pc, #48]	; (401898 <USART1_init+0xa8>)
  401866:	4798      	blx	r3
	usart_enable_rx(USART_COM);
  401868:	4809      	ldr	r0, [pc, #36]	; (401890 <USART1_init+0xa0>)
  40186a:	4b0c      	ldr	r3, [pc, #48]	; (40189c <USART1_init+0xac>)
  40186c:	4798      	blx	r3
 }
  40186e:	bf00      	nop
  401870:	3718      	adds	r7, #24
  401872:	46bd      	mov	sp, r7
  401874:	bd80      	pop	{r7, pc}
  401876:	bf00      	nop
  401878:	00401531 	.word	0x00401531
  40187c:	400e1000 	.word	0x400e1000
  401880:	0040058d 	.word	0x0040058d
  401884:	400e0e00 	.word	0x400e0e00
  401888:	40088000 	.word	0x40088000
  40188c:	0040151d 	.word	0x0040151d
  401890:	40028000 	.word	0x40028000
  401894:	00400ec5 	.word	0x00400ec5
  401898:	00400f49 	.word	0x00400f49
  40189c:	00400f7d 	.word	0x00400f7d

004018a0 <usart_puts>:
 * envia todos os dados do vetor at
 * encontrar o \NULL (0x00)
 *
 * Retorna a quantidade de char escritos
 */
uint32_t usart_puts(uint8_t *pstring){
  4018a0:	b580      	push	{r7, lr}
  4018a2:	b084      	sub	sp, #16
  4018a4:	af00      	add	r7, sp, #0
  4018a6:	6078      	str	r0, [r7, #4]
	uint32_t i = 0;
  4018a8:	2300      	movs	r3, #0
  4018aa:	60fb      	str	r3, [r7, #12]
	while(pstring[i]!=NULL){
  4018ac:	e011      	b.n	4018d2 <usart_puts+0x32>
		usart_serial_putchar(USART1,pstring[i]);
  4018ae:	687a      	ldr	r2, [r7, #4]
  4018b0:	68fb      	ldr	r3, [r7, #12]
  4018b2:	4413      	add	r3, r2
  4018b4:	781b      	ldrb	r3, [r3, #0]
  4018b6:	4619      	mov	r1, r3
  4018b8:	480b      	ldr	r0, [pc, #44]	; (4018e8 <usart_puts+0x48>)
  4018ba:	4b0c      	ldr	r3, [pc, #48]	; (4018ec <usart_puts+0x4c>)
  4018bc:	4798      	blx	r3
		while (uart_is_tx_empty(ID_USART1)){
  4018be:	bf00      	nop
  4018c0:	200e      	movs	r0, #14
  4018c2:	4b0b      	ldr	r3, [pc, #44]	; (4018f0 <usart_puts+0x50>)
  4018c4:	4798      	blx	r3
  4018c6:	4603      	mov	r3, r0
  4018c8:	2b00      	cmp	r3, #0
  4018ca:	d1f9      	bne.n	4018c0 <usart_puts+0x20>
			//espernado a transmisso ser concluda antes do envio do prxima byte
		}
		i++;
  4018cc:	68fb      	ldr	r3, [r7, #12]
  4018ce:	3301      	adds	r3, #1
  4018d0:	60fb      	str	r3, [r7, #12]
	while(pstring[i]!=NULL){
  4018d2:	687a      	ldr	r2, [r7, #4]
  4018d4:	68fb      	ldr	r3, [r7, #12]
  4018d6:	4413      	add	r3, r2
  4018d8:	781b      	ldrb	r3, [r3, #0]
  4018da:	2b00      	cmp	r3, #0
  4018dc:	d1e7      	bne.n	4018ae <usart_puts+0xe>
	}
	return i;
  4018de:	68fb      	ldr	r3, [r7, #12]
}
  4018e0:	4618      	mov	r0, r3
  4018e2:	3710      	adds	r7, #16
  4018e4:	46bd      	mov	sp, r7
  4018e6:	bd80      	pop	{r7, pc}
  4018e8:	40028000 	.word	0x40028000
  4018ec:	0040154d 	.word	0x0040154d
  4018f0:	00400d91 	.word	0x00400d91

004018f4 <main>:
}

/************************************************************************/
/* Main Code	                                                        */
/************************************************************************/
int main(void){
  4018f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4018f8:	b083      	sub	sp, #12
  4018fa:	af00      	add	r7, sp, #0


  /* Initialize the SAM system */
  sysclk_init();
  4018fc:	4b2b      	ldr	r3, [pc, #172]	; (4019ac <main+0xb8>)
  4018fe:	4798      	blx	r3
   
  /* Disable the watchdog */
  WDT->WDT_MR = WDT_MR_WDDIS;
  401900:	4b2b      	ldr	r3, [pc, #172]	; (4019b0 <main+0xbc>)
  401902:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  401906:	605a      	str	r2, [r3, #4]

  /* Configura Leds */
  LED_init(1);
  401908:	2001      	movs	r0, #1
  40190a:	4b2a      	ldr	r3, [pc, #168]	; (4019b4 <main+0xc0>)
  40190c:	4798      	blx	r3
  
  /* Configura os botes */
  BUT_init();  
  40190e:	4b2a      	ldr	r3, [pc, #168]	; (4019b8 <main+0xc4>)
  401910:	4798      	blx	r3
  
  /* Inicializa com serial com PC*/
  USART1_init();
  401912:	4b2a      	ldr	r3, [pc, #168]	; (4019bc <main+0xc8>)
  401914:	4798      	blx	r3
 
  /* Inicializa funcao de delay */
  delay_init( sysclk_get_cpu_hz());
        
	while (1) {
    sprintf(bufferTX, "%s \n", "Ola Voce");
  401916:	4a2a      	ldr	r2, [pc, #168]	; (4019c0 <main+0xcc>)
  401918:	492a      	ldr	r1, [pc, #168]	; (4019c4 <main+0xd0>)
  40191a:	482b      	ldr	r0, [pc, #172]	; (4019c8 <main+0xd4>)
  40191c:	4b2b      	ldr	r3, [pc, #172]	; (4019cc <main+0xd8>)
  40191e:	4798      	blx	r3
	if(buffer_montado == 1){
  401920:	4b2b      	ldr	r3, [pc, #172]	; (4019d0 <main+0xdc>)
  401922:	781b      	ldrb	r3, [r3, #0]
  401924:	2b01      	cmp	r3, #1
  401926:	d102      	bne.n	40192e <main+0x3a>
		usart_puts(bufferTX);
  401928:	4827      	ldr	r0, [pc, #156]	; (4019c8 <main+0xd4>)
  40192a:	4b2a      	ldr	r3, [pc, #168]	; (4019d4 <main+0xe0>)
  40192c:	4798      	blx	r3
	}
    delay_s(1);
  40192e:	4b2a      	ldr	r3, [pc, #168]	; (4019d8 <main+0xe4>)
  401930:	4798      	blx	r3
  401932:	4603      	mov	r3, r0
  401934:	4619      	mov	r1, r3
  401936:	f04f 0200 	mov.w	r2, #0
  40193a:	460b      	mov	r3, r1
  40193c:	4614      	mov	r4, r2
  40193e:	ea4f 1b44 	mov.w	fp, r4, lsl #5
  401942:	ea4b 6bd3 	orr.w	fp, fp, r3, lsr #27
  401946:	ea4f 1a43 	mov.w	sl, r3, lsl #5
  40194a:	4653      	mov	r3, sl
  40194c:	465c      	mov	r4, fp
  40194e:	1a5b      	subs	r3, r3, r1
  401950:	eb64 0402 	sbc.w	r4, r4, r2
  401954:	ea4f 0984 	mov.w	r9, r4, lsl #2
  401958:	ea49 7993 	orr.w	r9, r9, r3, lsr #30
  40195c:	ea4f 0883 	mov.w	r8, r3, lsl #2
  401960:	4643      	mov	r3, r8
  401962:	464c      	mov	r4, r9
  401964:	185b      	adds	r3, r3, r1
  401966:	eb44 0402 	adc.w	r4, r4, r2
  40196a:	00e2      	lsls	r2, r4, #3
  40196c:	607a      	str	r2, [r7, #4]
  40196e:	687a      	ldr	r2, [r7, #4]
  401970:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
  401974:	607a      	str	r2, [r7, #4]
  401976:	00db      	lsls	r3, r3, #3
  401978:	603b      	str	r3, [r7, #0]
  40197a:	e9d7 3400 	ldrd	r3, r4, [r7]
  40197e:	4619      	mov	r1, r3
  401980:	4622      	mov	r2, r4
  401982:	f241 732b 	movw	r3, #5931	; 0x172b
  401986:	f04f 0400 	mov.w	r4, #0
  40198a:	18cd      	adds	r5, r1, r3
  40198c:	eb42 0604 	adc.w	r6, r2, r4
  401990:	4628      	mov	r0, r5
  401992:	4631      	mov	r1, r6
  401994:	4c11      	ldr	r4, [pc, #68]	; (4019dc <main+0xe8>)
  401996:	f241 722c 	movw	r2, #5932	; 0x172c
  40199a:	f04f 0300 	mov.w	r3, #0
  40199e:	47a0      	blx	r4
  4019a0:	4603      	mov	r3, r0
  4019a2:	460c      	mov	r4, r1
  4019a4:	4618      	mov	r0, r3
  4019a6:	4b0e      	ldr	r3, [pc, #56]	; (4019e0 <main+0xec>)
  4019a8:	4798      	blx	r3
    sprintf(bufferTX, "%s \n", "Ola Voce");
  4019aa:	e7b4      	b.n	401916 <main+0x22>
  4019ac:	004004ad 	.word	0x004004ad
  4019b0:	400e1850 	.word	0x400e1850
  4019b4:	004017bd 	.word	0x004017bd
  4019b8:	00401751 	.word	0x00401751
  4019bc:	004017f1 	.word	0x004017f1
  4019c0:	004062c4 	.word	0x004062c4
  4019c4:	004062d0 	.word	0x004062d0
  4019c8:	20400af0 	.word	0x20400af0
  4019cc:	00401de1 	.word	0x00401de1
  4019d0:	20400a54 	.word	0x20400a54
  4019d4:	004018a1 	.word	0x004018a1
  4019d8:	00401509 	.word	0x00401509
  4019dc:	004019e5 	.word	0x004019e5
  4019e0:	20400001 	.word	0x20400001

004019e4 <__aeabi_uldivmod>:
  4019e4:	b953      	cbnz	r3, 4019fc <__aeabi_uldivmod+0x18>
  4019e6:	b94a      	cbnz	r2, 4019fc <__aeabi_uldivmod+0x18>
  4019e8:	2900      	cmp	r1, #0
  4019ea:	bf08      	it	eq
  4019ec:	2800      	cmpeq	r0, #0
  4019ee:	bf1c      	itt	ne
  4019f0:	f04f 31ff 	movne.w	r1, #4294967295
  4019f4:	f04f 30ff 	movne.w	r0, #4294967295
  4019f8:	f000 b97a 	b.w	401cf0 <__aeabi_idiv0>
  4019fc:	f1ad 0c08 	sub.w	ip, sp, #8
  401a00:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  401a04:	f000 f806 	bl	401a14 <__udivmoddi4>
  401a08:	f8dd e004 	ldr.w	lr, [sp, #4]
  401a0c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  401a10:	b004      	add	sp, #16
  401a12:	4770      	bx	lr

00401a14 <__udivmoddi4>:
  401a14:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  401a18:	468c      	mov	ip, r1
  401a1a:	460d      	mov	r5, r1
  401a1c:	4604      	mov	r4, r0
  401a1e:	9e08      	ldr	r6, [sp, #32]
  401a20:	2b00      	cmp	r3, #0
  401a22:	d151      	bne.n	401ac8 <__udivmoddi4+0xb4>
  401a24:	428a      	cmp	r2, r1
  401a26:	4617      	mov	r7, r2
  401a28:	d96d      	bls.n	401b06 <__udivmoddi4+0xf2>
  401a2a:	fab2 fe82 	clz	lr, r2
  401a2e:	f1be 0f00 	cmp.w	lr, #0
  401a32:	d00b      	beq.n	401a4c <__udivmoddi4+0x38>
  401a34:	f1ce 0c20 	rsb	ip, lr, #32
  401a38:	fa01 f50e 	lsl.w	r5, r1, lr
  401a3c:	fa20 fc0c 	lsr.w	ip, r0, ip
  401a40:	fa02 f70e 	lsl.w	r7, r2, lr
  401a44:	ea4c 0c05 	orr.w	ip, ip, r5
  401a48:	fa00 f40e 	lsl.w	r4, r0, lr
  401a4c:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  401a50:	0c25      	lsrs	r5, r4, #16
  401a52:	fbbc f8fa 	udiv	r8, ip, sl
  401a56:	fa1f f987 	uxth.w	r9, r7
  401a5a:	fb0a cc18 	mls	ip, sl, r8, ip
  401a5e:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  401a62:	fb08 f309 	mul.w	r3, r8, r9
  401a66:	42ab      	cmp	r3, r5
  401a68:	d90a      	bls.n	401a80 <__udivmoddi4+0x6c>
  401a6a:	19ed      	adds	r5, r5, r7
  401a6c:	f108 32ff 	add.w	r2, r8, #4294967295
  401a70:	f080 8123 	bcs.w	401cba <__udivmoddi4+0x2a6>
  401a74:	42ab      	cmp	r3, r5
  401a76:	f240 8120 	bls.w	401cba <__udivmoddi4+0x2a6>
  401a7a:	f1a8 0802 	sub.w	r8, r8, #2
  401a7e:	443d      	add	r5, r7
  401a80:	1aed      	subs	r5, r5, r3
  401a82:	b2a4      	uxth	r4, r4
  401a84:	fbb5 f0fa 	udiv	r0, r5, sl
  401a88:	fb0a 5510 	mls	r5, sl, r0, r5
  401a8c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  401a90:	fb00 f909 	mul.w	r9, r0, r9
  401a94:	45a1      	cmp	r9, r4
  401a96:	d909      	bls.n	401aac <__udivmoddi4+0x98>
  401a98:	19e4      	adds	r4, r4, r7
  401a9a:	f100 33ff 	add.w	r3, r0, #4294967295
  401a9e:	f080 810a 	bcs.w	401cb6 <__udivmoddi4+0x2a2>
  401aa2:	45a1      	cmp	r9, r4
  401aa4:	f240 8107 	bls.w	401cb6 <__udivmoddi4+0x2a2>
  401aa8:	3802      	subs	r0, #2
  401aaa:	443c      	add	r4, r7
  401aac:	eba4 0409 	sub.w	r4, r4, r9
  401ab0:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  401ab4:	2100      	movs	r1, #0
  401ab6:	2e00      	cmp	r6, #0
  401ab8:	d061      	beq.n	401b7e <__udivmoddi4+0x16a>
  401aba:	fa24 f40e 	lsr.w	r4, r4, lr
  401abe:	2300      	movs	r3, #0
  401ac0:	6034      	str	r4, [r6, #0]
  401ac2:	6073      	str	r3, [r6, #4]
  401ac4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  401ac8:	428b      	cmp	r3, r1
  401aca:	d907      	bls.n	401adc <__udivmoddi4+0xc8>
  401acc:	2e00      	cmp	r6, #0
  401ace:	d054      	beq.n	401b7a <__udivmoddi4+0x166>
  401ad0:	2100      	movs	r1, #0
  401ad2:	e886 0021 	stmia.w	r6, {r0, r5}
  401ad6:	4608      	mov	r0, r1
  401ad8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  401adc:	fab3 f183 	clz	r1, r3
  401ae0:	2900      	cmp	r1, #0
  401ae2:	f040 808e 	bne.w	401c02 <__udivmoddi4+0x1ee>
  401ae6:	42ab      	cmp	r3, r5
  401ae8:	d302      	bcc.n	401af0 <__udivmoddi4+0xdc>
  401aea:	4282      	cmp	r2, r0
  401aec:	f200 80fa 	bhi.w	401ce4 <__udivmoddi4+0x2d0>
  401af0:	1a84      	subs	r4, r0, r2
  401af2:	eb65 0503 	sbc.w	r5, r5, r3
  401af6:	2001      	movs	r0, #1
  401af8:	46ac      	mov	ip, r5
  401afa:	2e00      	cmp	r6, #0
  401afc:	d03f      	beq.n	401b7e <__udivmoddi4+0x16a>
  401afe:	e886 1010 	stmia.w	r6, {r4, ip}
  401b02:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  401b06:	b912      	cbnz	r2, 401b0e <__udivmoddi4+0xfa>
  401b08:	2701      	movs	r7, #1
  401b0a:	fbb7 f7f2 	udiv	r7, r7, r2
  401b0e:	fab7 fe87 	clz	lr, r7
  401b12:	f1be 0f00 	cmp.w	lr, #0
  401b16:	d134      	bne.n	401b82 <__udivmoddi4+0x16e>
  401b18:	1beb      	subs	r3, r5, r7
  401b1a:	0c3a      	lsrs	r2, r7, #16
  401b1c:	fa1f fc87 	uxth.w	ip, r7
  401b20:	2101      	movs	r1, #1
  401b22:	fbb3 f8f2 	udiv	r8, r3, r2
  401b26:	0c25      	lsrs	r5, r4, #16
  401b28:	fb02 3318 	mls	r3, r2, r8, r3
  401b2c:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  401b30:	fb0c f308 	mul.w	r3, ip, r8
  401b34:	42ab      	cmp	r3, r5
  401b36:	d907      	bls.n	401b48 <__udivmoddi4+0x134>
  401b38:	19ed      	adds	r5, r5, r7
  401b3a:	f108 30ff 	add.w	r0, r8, #4294967295
  401b3e:	d202      	bcs.n	401b46 <__udivmoddi4+0x132>
  401b40:	42ab      	cmp	r3, r5
  401b42:	f200 80d1 	bhi.w	401ce8 <__udivmoddi4+0x2d4>
  401b46:	4680      	mov	r8, r0
  401b48:	1aed      	subs	r5, r5, r3
  401b4a:	b2a3      	uxth	r3, r4
  401b4c:	fbb5 f0f2 	udiv	r0, r5, r2
  401b50:	fb02 5510 	mls	r5, r2, r0, r5
  401b54:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  401b58:	fb0c fc00 	mul.w	ip, ip, r0
  401b5c:	45a4      	cmp	ip, r4
  401b5e:	d907      	bls.n	401b70 <__udivmoddi4+0x15c>
  401b60:	19e4      	adds	r4, r4, r7
  401b62:	f100 33ff 	add.w	r3, r0, #4294967295
  401b66:	d202      	bcs.n	401b6e <__udivmoddi4+0x15a>
  401b68:	45a4      	cmp	ip, r4
  401b6a:	f200 80b8 	bhi.w	401cde <__udivmoddi4+0x2ca>
  401b6e:	4618      	mov	r0, r3
  401b70:	eba4 040c 	sub.w	r4, r4, ip
  401b74:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  401b78:	e79d      	b.n	401ab6 <__udivmoddi4+0xa2>
  401b7a:	4631      	mov	r1, r6
  401b7c:	4630      	mov	r0, r6
  401b7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  401b82:	f1ce 0420 	rsb	r4, lr, #32
  401b86:	fa05 f30e 	lsl.w	r3, r5, lr
  401b8a:	fa07 f70e 	lsl.w	r7, r7, lr
  401b8e:	fa20 f804 	lsr.w	r8, r0, r4
  401b92:	0c3a      	lsrs	r2, r7, #16
  401b94:	fa25 f404 	lsr.w	r4, r5, r4
  401b98:	ea48 0803 	orr.w	r8, r8, r3
  401b9c:	fbb4 f1f2 	udiv	r1, r4, r2
  401ba0:	ea4f 4518 	mov.w	r5, r8, lsr #16
  401ba4:	fb02 4411 	mls	r4, r2, r1, r4
  401ba8:	fa1f fc87 	uxth.w	ip, r7
  401bac:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  401bb0:	fb01 f30c 	mul.w	r3, r1, ip
  401bb4:	42ab      	cmp	r3, r5
  401bb6:	fa00 f40e 	lsl.w	r4, r0, lr
  401bba:	d909      	bls.n	401bd0 <__udivmoddi4+0x1bc>
  401bbc:	19ed      	adds	r5, r5, r7
  401bbe:	f101 30ff 	add.w	r0, r1, #4294967295
  401bc2:	f080 808a 	bcs.w	401cda <__udivmoddi4+0x2c6>
  401bc6:	42ab      	cmp	r3, r5
  401bc8:	f240 8087 	bls.w	401cda <__udivmoddi4+0x2c6>
  401bcc:	3902      	subs	r1, #2
  401bce:	443d      	add	r5, r7
  401bd0:	1aeb      	subs	r3, r5, r3
  401bd2:	fa1f f588 	uxth.w	r5, r8
  401bd6:	fbb3 f0f2 	udiv	r0, r3, r2
  401bda:	fb02 3310 	mls	r3, r2, r0, r3
  401bde:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  401be2:	fb00 f30c 	mul.w	r3, r0, ip
  401be6:	42ab      	cmp	r3, r5
  401be8:	d907      	bls.n	401bfa <__udivmoddi4+0x1e6>
  401bea:	19ed      	adds	r5, r5, r7
  401bec:	f100 38ff 	add.w	r8, r0, #4294967295
  401bf0:	d26f      	bcs.n	401cd2 <__udivmoddi4+0x2be>
  401bf2:	42ab      	cmp	r3, r5
  401bf4:	d96d      	bls.n	401cd2 <__udivmoddi4+0x2be>
  401bf6:	3802      	subs	r0, #2
  401bf8:	443d      	add	r5, r7
  401bfa:	1aeb      	subs	r3, r5, r3
  401bfc:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  401c00:	e78f      	b.n	401b22 <__udivmoddi4+0x10e>
  401c02:	f1c1 0720 	rsb	r7, r1, #32
  401c06:	fa22 f807 	lsr.w	r8, r2, r7
  401c0a:	408b      	lsls	r3, r1
  401c0c:	fa05 f401 	lsl.w	r4, r5, r1
  401c10:	ea48 0303 	orr.w	r3, r8, r3
  401c14:	fa20 fe07 	lsr.w	lr, r0, r7
  401c18:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  401c1c:	40fd      	lsrs	r5, r7
  401c1e:	ea4e 0e04 	orr.w	lr, lr, r4
  401c22:	fbb5 f9fc 	udiv	r9, r5, ip
  401c26:	ea4f 441e 	mov.w	r4, lr, lsr #16
  401c2a:	fb0c 5519 	mls	r5, ip, r9, r5
  401c2e:	fa1f f883 	uxth.w	r8, r3
  401c32:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  401c36:	fb09 f408 	mul.w	r4, r9, r8
  401c3a:	42ac      	cmp	r4, r5
  401c3c:	fa02 f201 	lsl.w	r2, r2, r1
  401c40:	fa00 fa01 	lsl.w	sl, r0, r1
  401c44:	d908      	bls.n	401c58 <__udivmoddi4+0x244>
  401c46:	18ed      	adds	r5, r5, r3
  401c48:	f109 30ff 	add.w	r0, r9, #4294967295
  401c4c:	d243      	bcs.n	401cd6 <__udivmoddi4+0x2c2>
  401c4e:	42ac      	cmp	r4, r5
  401c50:	d941      	bls.n	401cd6 <__udivmoddi4+0x2c2>
  401c52:	f1a9 0902 	sub.w	r9, r9, #2
  401c56:	441d      	add	r5, r3
  401c58:	1b2d      	subs	r5, r5, r4
  401c5a:	fa1f fe8e 	uxth.w	lr, lr
  401c5e:	fbb5 f0fc 	udiv	r0, r5, ip
  401c62:	fb0c 5510 	mls	r5, ip, r0, r5
  401c66:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  401c6a:	fb00 f808 	mul.w	r8, r0, r8
  401c6e:	45a0      	cmp	r8, r4
  401c70:	d907      	bls.n	401c82 <__udivmoddi4+0x26e>
  401c72:	18e4      	adds	r4, r4, r3
  401c74:	f100 35ff 	add.w	r5, r0, #4294967295
  401c78:	d229      	bcs.n	401cce <__udivmoddi4+0x2ba>
  401c7a:	45a0      	cmp	r8, r4
  401c7c:	d927      	bls.n	401cce <__udivmoddi4+0x2ba>
  401c7e:	3802      	subs	r0, #2
  401c80:	441c      	add	r4, r3
  401c82:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  401c86:	eba4 0408 	sub.w	r4, r4, r8
  401c8a:	fba0 8902 	umull	r8, r9, r0, r2
  401c8e:	454c      	cmp	r4, r9
  401c90:	46c6      	mov	lr, r8
  401c92:	464d      	mov	r5, r9
  401c94:	d315      	bcc.n	401cc2 <__udivmoddi4+0x2ae>
  401c96:	d012      	beq.n	401cbe <__udivmoddi4+0x2aa>
  401c98:	b156      	cbz	r6, 401cb0 <__udivmoddi4+0x29c>
  401c9a:	ebba 030e 	subs.w	r3, sl, lr
  401c9e:	eb64 0405 	sbc.w	r4, r4, r5
  401ca2:	fa04 f707 	lsl.w	r7, r4, r7
  401ca6:	40cb      	lsrs	r3, r1
  401ca8:	431f      	orrs	r7, r3
  401caa:	40cc      	lsrs	r4, r1
  401cac:	6037      	str	r7, [r6, #0]
  401cae:	6074      	str	r4, [r6, #4]
  401cb0:	2100      	movs	r1, #0
  401cb2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  401cb6:	4618      	mov	r0, r3
  401cb8:	e6f8      	b.n	401aac <__udivmoddi4+0x98>
  401cba:	4690      	mov	r8, r2
  401cbc:	e6e0      	b.n	401a80 <__udivmoddi4+0x6c>
  401cbe:	45c2      	cmp	sl, r8
  401cc0:	d2ea      	bcs.n	401c98 <__udivmoddi4+0x284>
  401cc2:	ebb8 0e02 	subs.w	lr, r8, r2
  401cc6:	eb69 0503 	sbc.w	r5, r9, r3
  401cca:	3801      	subs	r0, #1
  401ccc:	e7e4      	b.n	401c98 <__udivmoddi4+0x284>
  401cce:	4628      	mov	r0, r5
  401cd0:	e7d7      	b.n	401c82 <__udivmoddi4+0x26e>
  401cd2:	4640      	mov	r0, r8
  401cd4:	e791      	b.n	401bfa <__udivmoddi4+0x1e6>
  401cd6:	4681      	mov	r9, r0
  401cd8:	e7be      	b.n	401c58 <__udivmoddi4+0x244>
  401cda:	4601      	mov	r1, r0
  401cdc:	e778      	b.n	401bd0 <__udivmoddi4+0x1bc>
  401cde:	3802      	subs	r0, #2
  401ce0:	443c      	add	r4, r7
  401ce2:	e745      	b.n	401b70 <__udivmoddi4+0x15c>
  401ce4:	4608      	mov	r0, r1
  401ce6:	e708      	b.n	401afa <__udivmoddi4+0xe6>
  401ce8:	f1a8 0802 	sub.w	r8, r8, #2
  401cec:	443d      	add	r5, r7
  401cee:	e72b      	b.n	401b48 <__udivmoddi4+0x134>

00401cf0 <__aeabi_idiv0>:
  401cf0:	4770      	bx	lr
  401cf2:	bf00      	nop

00401cf4 <__libc_init_array>:
  401cf4:	b570      	push	{r4, r5, r6, lr}
  401cf6:	4e0f      	ldr	r6, [pc, #60]	; (401d34 <__libc_init_array+0x40>)
  401cf8:	4d0f      	ldr	r5, [pc, #60]	; (401d38 <__libc_init_array+0x44>)
  401cfa:	1b76      	subs	r6, r6, r5
  401cfc:	10b6      	asrs	r6, r6, #2
  401cfe:	bf18      	it	ne
  401d00:	2400      	movne	r4, #0
  401d02:	d005      	beq.n	401d10 <__libc_init_array+0x1c>
  401d04:	3401      	adds	r4, #1
  401d06:	f855 3b04 	ldr.w	r3, [r5], #4
  401d0a:	4798      	blx	r3
  401d0c:	42a6      	cmp	r6, r4
  401d0e:	d1f9      	bne.n	401d04 <__libc_init_array+0x10>
  401d10:	4e0a      	ldr	r6, [pc, #40]	; (401d3c <__libc_init_array+0x48>)
  401d12:	4d0b      	ldr	r5, [pc, #44]	; (401d40 <__libc_init_array+0x4c>)
  401d14:	1b76      	subs	r6, r6, r5
  401d16:	f004 fc23 	bl	406560 <_init>
  401d1a:	10b6      	asrs	r6, r6, #2
  401d1c:	bf18      	it	ne
  401d1e:	2400      	movne	r4, #0
  401d20:	d006      	beq.n	401d30 <__libc_init_array+0x3c>
  401d22:	3401      	adds	r4, #1
  401d24:	f855 3b04 	ldr.w	r3, [r5], #4
  401d28:	4798      	blx	r3
  401d2a:	42a6      	cmp	r6, r4
  401d2c:	d1f9      	bne.n	401d22 <__libc_init_array+0x2e>
  401d2e:	bd70      	pop	{r4, r5, r6, pc}
  401d30:	bd70      	pop	{r4, r5, r6, pc}
  401d32:	bf00      	nop
  401d34:	0040656c 	.word	0x0040656c
  401d38:	0040656c 	.word	0x0040656c
  401d3c:	00406574 	.word	0x00406574
  401d40:	0040656c 	.word	0x0040656c

00401d44 <memset>:
  401d44:	b470      	push	{r4, r5, r6}
  401d46:	0786      	lsls	r6, r0, #30
  401d48:	d046      	beq.n	401dd8 <memset+0x94>
  401d4a:	1e54      	subs	r4, r2, #1
  401d4c:	2a00      	cmp	r2, #0
  401d4e:	d041      	beq.n	401dd4 <memset+0x90>
  401d50:	b2ca      	uxtb	r2, r1
  401d52:	4603      	mov	r3, r0
  401d54:	e002      	b.n	401d5c <memset+0x18>
  401d56:	f114 34ff 	adds.w	r4, r4, #4294967295
  401d5a:	d33b      	bcc.n	401dd4 <memset+0x90>
  401d5c:	f803 2b01 	strb.w	r2, [r3], #1
  401d60:	079d      	lsls	r5, r3, #30
  401d62:	d1f8      	bne.n	401d56 <memset+0x12>
  401d64:	2c03      	cmp	r4, #3
  401d66:	d92e      	bls.n	401dc6 <memset+0x82>
  401d68:	b2cd      	uxtb	r5, r1
  401d6a:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  401d6e:	2c0f      	cmp	r4, #15
  401d70:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  401d74:	d919      	bls.n	401daa <memset+0x66>
  401d76:	f103 0210 	add.w	r2, r3, #16
  401d7a:	4626      	mov	r6, r4
  401d7c:	3e10      	subs	r6, #16
  401d7e:	2e0f      	cmp	r6, #15
  401d80:	f842 5c10 	str.w	r5, [r2, #-16]
  401d84:	f842 5c0c 	str.w	r5, [r2, #-12]
  401d88:	f842 5c08 	str.w	r5, [r2, #-8]
  401d8c:	f842 5c04 	str.w	r5, [r2, #-4]
  401d90:	f102 0210 	add.w	r2, r2, #16
  401d94:	d8f2      	bhi.n	401d7c <memset+0x38>
  401d96:	f1a4 0210 	sub.w	r2, r4, #16
  401d9a:	f022 020f 	bic.w	r2, r2, #15
  401d9e:	f004 040f 	and.w	r4, r4, #15
  401da2:	3210      	adds	r2, #16
  401da4:	2c03      	cmp	r4, #3
  401da6:	4413      	add	r3, r2
  401da8:	d90d      	bls.n	401dc6 <memset+0x82>
  401daa:	461e      	mov	r6, r3
  401dac:	4622      	mov	r2, r4
  401dae:	3a04      	subs	r2, #4
  401db0:	2a03      	cmp	r2, #3
  401db2:	f846 5b04 	str.w	r5, [r6], #4
  401db6:	d8fa      	bhi.n	401dae <memset+0x6a>
  401db8:	1f22      	subs	r2, r4, #4
  401dba:	f022 0203 	bic.w	r2, r2, #3
  401dbe:	3204      	adds	r2, #4
  401dc0:	4413      	add	r3, r2
  401dc2:	f004 0403 	and.w	r4, r4, #3
  401dc6:	b12c      	cbz	r4, 401dd4 <memset+0x90>
  401dc8:	b2c9      	uxtb	r1, r1
  401dca:	441c      	add	r4, r3
  401dcc:	f803 1b01 	strb.w	r1, [r3], #1
  401dd0:	429c      	cmp	r4, r3
  401dd2:	d1fb      	bne.n	401dcc <memset+0x88>
  401dd4:	bc70      	pop	{r4, r5, r6}
  401dd6:	4770      	bx	lr
  401dd8:	4614      	mov	r4, r2
  401dda:	4603      	mov	r3, r0
  401ddc:	e7c2      	b.n	401d64 <memset+0x20>
  401dde:	bf00      	nop

00401de0 <sprintf>:
  401de0:	b40e      	push	{r1, r2, r3}
  401de2:	b5f0      	push	{r4, r5, r6, r7, lr}
  401de4:	b09c      	sub	sp, #112	; 0x70
  401de6:	ab21      	add	r3, sp, #132	; 0x84
  401de8:	490f      	ldr	r1, [pc, #60]	; (401e28 <sprintf+0x48>)
  401dea:	f853 2b04 	ldr.w	r2, [r3], #4
  401dee:	9301      	str	r3, [sp, #4]
  401df0:	4605      	mov	r5, r0
  401df2:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
  401df6:	6808      	ldr	r0, [r1, #0]
  401df8:	9502      	str	r5, [sp, #8]
  401dfa:	f44f 7702 	mov.w	r7, #520	; 0x208
  401dfe:	f64f 76ff 	movw	r6, #65535	; 0xffff
  401e02:	a902      	add	r1, sp, #8
  401e04:	9506      	str	r5, [sp, #24]
  401e06:	f8ad 7014 	strh.w	r7, [sp, #20]
  401e0a:	9404      	str	r4, [sp, #16]
  401e0c:	9407      	str	r4, [sp, #28]
  401e0e:	f8ad 6016 	strh.w	r6, [sp, #22]
  401e12:	f000 f80b 	bl	401e2c <_svfprintf_r>
  401e16:	9b02      	ldr	r3, [sp, #8]
  401e18:	2200      	movs	r2, #0
  401e1a:	701a      	strb	r2, [r3, #0]
  401e1c:	b01c      	add	sp, #112	; 0x70
  401e1e:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  401e22:	b003      	add	sp, #12
  401e24:	4770      	bx	lr
  401e26:	bf00      	nop
  401e28:	20400010 	.word	0x20400010

00401e2c <_svfprintf_r>:
  401e2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401e30:	b0c3      	sub	sp, #268	; 0x10c
  401e32:	460c      	mov	r4, r1
  401e34:	910b      	str	r1, [sp, #44]	; 0x2c
  401e36:	4692      	mov	sl, r2
  401e38:	930f      	str	r3, [sp, #60]	; 0x3c
  401e3a:	900c      	str	r0, [sp, #48]	; 0x30
  401e3c:	f002 fa04 	bl	404248 <_localeconv_r>
  401e40:	6803      	ldr	r3, [r0, #0]
  401e42:	931a      	str	r3, [sp, #104]	; 0x68
  401e44:	4618      	mov	r0, r3
  401e46:	f003 f8db 	bl	405000 <strlen>
  401e4a:	89a3      	ldrh	r3, [r4, #12]
  401e4c:	9019      	str	r0, [sp, #100]	; 0x64
  401e4e:	0619      	lsls	r1, r3, #24
  401e50:	d503      	bpl.n	401e5a <_svfprintf_r+0x2e>
  401e52:	6923      	ldr	r3, [r4, #16]
  401e54:	2b00      	cmp	r3, #0
  401e56:	f001 8001 	beq.w	402e5c <_svfprintf_r+0x1030>
  401e5a:	2300      	movs	r3, #0
  401e5c:	f10d 09c8 	add.w	r9, sp, #200	; 0xc8
  401e60:	9313      	str	r3, [sp, #76]	; 0x4c
  401e62:	9314      	str	r3, [sp, #80]	; 0x50
  401e64:	9315      	str	r3, [sp, #84]	; 0x54
  401e66:	9327      	str	r3, [sp, #156]	; 0x9c
  401e68:	9326      	str	r3, [sp, #152]	; 0x98
  401e6a:	9318      	str	r3, [sp, #96]	; 0x60
  401e6c:	931b      	str	r3, [sp, #108]	; 0x6c
  401e6e:	9309      	str	r3, [sp, #36]	; 0x24
  401e70:	f8cd 9094 	str.w	r9, [sp, #148]	; 0x94
  401e74:	46c8      	mov	r8, r9
  401e76:	9316      	str	r3, [sp, #88]	; 0x58
  401e78:	9317      	str	r3, [sp, #92]	; 0x5c
  401e7a:	f89a 3000 	ldrb.w	r3, [sl]
  401e7e:	4654      	mov	r4, sl
  401e80:	b1e3      	cbz	r3, 401ebc <_svfprintf_r+0x90>
  401e82:	2b25      	cmp	r3, #37	; 0x25
  401e84:	d102      	bne.n	401e8c <_svfprintf_r+0x60>
  401e86:	e019      	b.n	401ebc <_svfprintf_r+0x90>
  401e88:	2b25      	cmp	r3, #37	; 0x25
  401e8a:	d003      	beq.n	401e94 <_svfprintf_r+0x68>
  401e8c:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  401e90:	2b00      	cmp	r3, #0
  401e92:	d1f9      	bne.n	401e88 <_svfprintf_r+0x5c>
  401e94:	eba4 050a 	sub.w	r5, r4, sl
  401e98:	b185      	cbz	r5, 401ebc <_svfprintf_r+0x90>
  401e9a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  401e9c:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  401e9e:	f8c8 a000 	str.w	sl, [r8]
  401ea2:	3301      	adds	r3, #1
  401ea4:	442a      	add	r2, r5
  401ea6:	2b07      	cmp	r3, #7
  401ea8:	f8c8 5004 	str.w	r5, [r8, #4]
  401eac:	9227      	str	r2, [sp, #156]	; 0x9c
  401eae:	9326      	str	r3, [sp, #152]	; 0x98
  401eb0:	dc7f      	bgt.n	401fb2 <_svfprintf_r+0x186>
  401eb2:	f108 0808 	add.w	r8, r8, #8
  401eb6:	9b09      	ldr	r3, [sp, #36]	; 0x24
  401eb8:	442b      	add	r3, r5
  401eba:	9309      	str	r3, [sp, #36]	; 0x24
  401ebc:	7823      	ldrb	r3, [r4, #0]
  401ebe:	2b00      	cmp	r3, #0
  401ec0:	d07f      	beq.n	401fc2 <_svfprintf_r+0x196>
  401ec2:	2300      	movs	r3, #0
  401ec4:	461a      	mov	r2, r3
  401ec6:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  401eca:	4619      	mov	r1, r3
  401ecc:	930d      	str	r3, [sp, #52]	; 0x34
  401ece:	469b      	mov	fp, r3
  401ed0:	f04f 30ff 	mov.w	r0, #4294967295
  401ed4:	7863      	ldrb	r3, [r4, #1]
  401ed6:	900a      	str	r0, [sp, #40]	; 0x28
  401ed8:	f104 0a01 	add.w	sl, r4, #1
  401edc:	f10a 0a01 	add.w	sl, sl, #1
  401ee0:	f1a3 0020 	sub.w	r0, r3, #32
  401ee4:	2858      	cmp	r0, #88	; 0x58
  401ee6:	f200 83c0 	bhi.w	40266a <_svfprintf_r+0x83e>
  401eea:	e8df f010 	tbh	[pc, r0, lsl #1]
  401eee:	0238      	.short	0x0238
  401ef0:	03be03be 	.word	0x03be03be
  401ef4:	03be0240 	.word	0x03be0240
  401ef8:	03be03be 	.word	0x03be03be
  401efc:	03be03be 	.word	0x03be03be
  401f00:	024503be 	.word	0x024503be
  401f04:	03be0203 	.word	0x03be0203
  401f08:	026b005d 	.word	0x026b005d
  401f0c:	028603be 	.word	0x028603be
  401f10:	039c039c 	.word	0x039c039c
  401f14:	039c039c 	.word	0x039c039c
  401f18:	039c039c 	.word	0x039c039c
  401f1c:	039c039c 	.word	0x039c039c
  401f20:	03be039c 	.word	0x03be039c
  401f24:	03be03be 	.word	0x03be03be
  401f28:	03be03be 	.word	0x03be03be
  401f2c:	03be03be 	.word	0x03be03be
  401f30:	03be03be 	.word	0x03be03be
  401f34:	033703be 	.word	0x033703be
  401f38:	03be0357 	.word	0x03be0357
  401f3c:	03be0357 	.word	0x03be0357
  401f40:	03be03be 	.word	0x03be03be
  401f44:	039703be 	.word	0x039703be
  401f48:	03be03be 	.word	0x03be03be
  401f4c:	03be03ac 	.word	0x03be03ac
  401f50:	03be03be 	.word	0x03be03be
  401f54:	03be03be 	.word	0x03be03be
  401f58:	03be0259 	.word	0x03be0259
  401f5c:	031e03be 	.word	0x031e03be
  401f60:	03be03be 	.word	0x03be03be
  401f64:	03be03be 	.word	0x03be03be
  401f68:	03be03be 	.word	0x03be03be
  401f6c:	03be03be 	.word	0x03be03be
  401f70:	03be03be 	.word	0x03be03be
  401f74:	02db02c6 	.word	0x02db02c6
  401f78:	03570357 	.word	0x03570357
  401f7c:	028b0357 	.word	0x028b0357
  401f80:	03be02db 	.word	0x03be02db
  401f84:	029003be 	.word	0x029003be
  401f88:	029d03be 	.word	0x029d03be
  401f8c:	02b401cc 	.word	0x02b401cc
  401f90:	03be0208 	.word	0x03be0208
  401f94:	03be01e1 	.word	0x03be01e1
  401f98:	03be007e 	.word	0x03be007e
  401f9c:	020d03be 	.word	0x020d03be
  401fa0:	980d      	ldr	r0, [sp, #52]	; 0x34
  401fa2:	930f      	str	r3, [sp, #60]	; 0x3c
  401fa4:	4240      	negs	r0, r0
  401fa6:	900d      	str	r0, [sp, #52]	; 0x34
  401fa8:	f04b 0b04 	orr.w	fp, fp, #4
  401fac:	f89a 3000 	ldrb.w	r3, [sl]
  401fb0:	e794      	b.n	401edc <_svfprintf_r+0xb0>
  401fb2:	aa25      	add	r2, sp, #148	; 0x94
  401fb4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  401fb6:	980c      	ldr	r0, [sp, #48]	; 0x30
  401fb8:	f003 f890 	bl	4050dc <__ssprint_r>
  401fbc:	b940      	cbnz	r0, 401fd0 <_svfprintf_r+0x1a4>
  401fbe:	46c8      	mov	r8, r9
  401fc0:	e779      	b.n	401eb6 <_svfprintf_r+0x8a>
  401fc2:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  401fc4:	b123      	cbz	r3, 401fd0 <_svfprintf_r+0x1a4>
  401fc6:	980c      	ldr	r0, [sp, #48]	; 0x30
  401fc8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  401fca:	aa25      	add	r2, sp, #148	; 0x94
  401fcc:	f003 f886 	bl	4050dc <__ssprint_r>
  401fd0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  401fd2:	899b      	ldrh	r3, [r3, #12]
  401fd4:	f013 0f40 	tst.w	r3, #64	; 0x40
  401fd8:	9b09      	ldr	r3, [sp, #36]	; 0x24
  401fda:	bf18      	it	ne
  401fdc:	f04f 33ff 	movne.w	r3, #4294967295
  401fe0:	9309      	str	r3, [sp, #36]	; 0x24
  401fe2:	9809      	ldr	r0, [sp, #36]	; 0x24
  401fe4:	b043      	add	sp, #268	; 0x10c
  401fe6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401fea:	f01b 0f20 	tst.w	fp, #32
  401fee:	9311      	str	r3, [sp, #68]	; 0x44
  401ff0:	f040 81dd 	bne.w	4023ae <_svfprintf_r+0x582>
  401ff4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  401ff6:	f01b 0f10 	tst.w	fp, #16
  401ffa:	4613      	mov	r3, r2
  401ffc:	f040 856c 	bne.w	402ad8 <_svfprintf_r+0xcac>
  402000:	f01b 0f40 	tst.w	fp, #64	; 0x40
  402004:	f000 8568 	beq.w	402ad8 <_svfprintf_r+0xcac>
  402008:	8814      	ldrh	r4, [r2, #0]
  40200a:	3204      	adds	r2, #4
  40200c:	2500      	movs	r5, #0
  40200e:	2301      	movs	r3, #1
  402010:	920f      	str	r2, [sp, #60]	; 0x3c
  402012:	2700      	movs	r7, #0
  402014:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  402018:	990a      	ldr	r1, [sp, #40]	; 0x28
  40201a:	1c4a      	adds	r2, r1, #1
  40201c:	f000 8265 	beq.w	4024ea <_svfprintf_r+0x6be>
  402020:	f02b 0280 	bic.w	r2, fp, #128	; 0x80
  402024:	9207      	str	r2, [sp, #28]
  402026:	ea54 0205 	orrs.w	r2, r4, r5
  40202a:	f040 8264 	bne.w	4024f6 <_svfprintf_r+0x6ca>
  40202e:	2900      	cmp	r1, #0
  402030:	f040 8439 	bne.w	4028a6 <_svfprintf_r+0xa7a>
  402034:	2b00      	cmp	r3, #0
  402036:	f040 84d4 	bne.w	4029e2 <_svfprintf_r+0xbb6>
  40203a:	f01b 0301 	ands.w	r3, fp, #1
  40203e:	930e      	str	r3, [sp, #56]	; 0x38
  402040:	f000 8602 	beq.w	402c48 <_svfprintf_r+0xe1c>
  402044:	ae42      	add	r6, sp, #264	; 0x108
  402046:	2330      	movs	r3, #48	; 0x30
  402048:	f806 3d41 	strb.w	r3, [r6, #-65]!
  40204c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40204e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  402050:	4293      	cmp	r3, r2
  402052:	bfb8      	it	lt
  402054:	4613      	movlt	r3, r2
  402056:	9308      	str	r3, [sp, #32]
  402058:	2300      	movs	r3, #0
  40205a:	9312      	str	r3, [sp, #72]	; 0x48
  40205c:	b117      	cbz	r7, 402064 <_svfprintf_r+0x238>
  40205e:	9b08      	ldr	r3, [sp, #32]
  402060:	3301      	adds	r3, #1
  402062:	9308      	str	r3, [sp, #32]
  402064:	9b07      	ldr	r3, [sp, #28]
  402066:	f013 0302 	ands.w	r3, r3, #2
  40206a:	9310      	str	r3, [sp, #64]	; 0x40
  40206c:	d002      	beq.n	402074 <_svfprintf_r+0x248>
  40206e:	9b08      	ldr	r3, [sp, #32]
  402070:	3302      	adds	r3, #2
  402072:	9308      	str	r3, [sp, #32]
  402074:	9b07      	ldr	r3, [sp, #28]
  402076:	f013 0584 	ands.w	r5, r3, #132	; 0x84
  40207a:	f040 830d 	bne.w	402698 <_svfprintf_r+0x86c>
  40207e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  402080:	9a08      	ldr	r2, [sp, #32]
  402082:	eba3 0b02 	sub.w	fp, r3, r2
  402086:	f1bb 0f00 	cmp.w	fp, #0
  40208a:	f340 8305 	ble.w	402698 <_svfprintf_r+0x86c>
  40208e:	f1bb 0f10 	cmp.w	fp, #16
  402092:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402094:	9a26      	ldr	r2, [sp, #152]	; 0x98
  402096:	dd29      	ble.n	4020ec <_svfprintf_r+0x2c0>
  402098:	4643      	mov	r3, r8
  40209a:	4621      	mov	r1, r4
  40209c:	46a8      	mov	r8, r5
  40209e:	2710      	movs	r7, #16
  4020a0:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4020a2:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  4020a4:	e006      	b.n	4020b4 <_svfprintf_r+0x288>
  4020a6:	f1ab 0b10 	sub.w	fp, fp, #16
  4020aa:	f1bb 0f10 	cmp.w	fp, #16
  4020ae:	f103 0308 	add.w	r3, r3, #8
  4020b2:	dd18      	ble.n	4020e6 <_svfprintf_r+0x2ba>
  4020b4:	3201      	adds	r2, #1
  4020b6:	48b7      	ldr	r0, [pc, #732]	; (402394 <_svfprintf_r+0x568>)
  4020b8:	9226      	str	r2, [sp, #152]	; 0x98
  4020ba:	3110      	adds	r1, #16
  4020bc:	2a07      	cmp	r2, #7
  4020be:	9127      	str	r1, [sp, #156]	; 0x9c
  4020c0:	e883 0081 	stmia.w	r3, {r0, r7}
  4020c4:	ddef      	ble.n	4020a6 <_svfprintf_r+0x27a>
  4020c6:	aa25      	add	r2, sp, #148	; 0x94
  4020c8:	4629      	mov	r1, r5
  4020ca:	4620      	mov	r0, r4
  4020cc:	f003 f806 	bl	4050dc <__ssprint_r>
  4020d0:	2800      	cmp	r0, #0
  4020d2:	f47f af7d 	bne.w	401fd0 <_svfprintf_r+0x1a4>
  4020d6:	f1ab 0b10 	sub.w	fp, fp, #16
  4020da:	f1bb 0f10 	cmp.w	fp, #16
  4020de:	9927      	ldr	r1, [sp, #156]	; 0x9c
  4020e0:	9a26      	ldr	r2, [sp, #152]	; 0x98
  4020e2:	464b      	mov	r3, r9
  4020e4:	dce6      	bgt.n	4020b4 <_svfprintf_r+0x288>
  4020e6:	4645      	mov	r5, r8
  4020e8:	460c      	mov	r4, r1
  4020ea:	4698      	mov	r8, r3
  4020ec:	3201      	adds	r2, #1
  4020ee:	4ba9      	ldr	r3, [pc, #676]	; (402394 <_svfprintf_r+0x568>)
  4020f0:	9226      	str	r2, [sp, #152]	; 0x98
  4020f2:	445c      	add	r4, fp
  4020f4:	2a07      	cmp	r2, #7
  4020f6:	9427      	str	r4, [sp, #156]	; 0x9c
  4020f8:	e888 0808 	stmia.w	r8, {r3, fp}
  4020fc:	f300 8495 	bgt.w	402a2a <_svfprintf_r+0xbfe>
  402100:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  402104:	f108 0808 	add.w	r8, r8, #8
  402108:	b177      	cbz	r7, 402128 <_svfprintf_r+0x2fc>
  40210a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40210c:	3301      	adds	r3, #1
  40210e:	3401      	adds	r4, #1
  402110:	f10d 0177 	add.w	r1, sp, #119	; 0x77
  402114:	2201      	movs	r2, #1
  402116:	2b07      	cmp	r3, #7
  402118:	9427      	str	r4, [sp, #156]	; 0x9c
  40211a:	9326      	str	r3, [sp, #152]	; 0x98
  40211c:	e888 0006 	stmia.w	r8, {r1, r2}
  402120:	f300 83d8 	bgt.w	4028d4 <_svfprintf_r+0xaa8>
  402124:	f108 0808 	add.w	r8, r8, #8
  402128:	9b10      	ldr	r3, [sp, #64]	; 0x40
  40212a:	b16b      	cbz	r3, 402148 <_svfprintf_r+0x31c>
  40212c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40212e:	3301      	adds	r3, #1
  402130:	3402      	adds	r4, #2
  402132:	a91e      	add	r1, sp, #120	; 0x78
  402134:	2202      	movs	r2, #2
  402136:	2b07      	cmp	r3, #7
  402138:	9427      	str	r4, [sp, #156]	; 0x9c
  40213a:	9326      	str	r3, [sp, #152]	; 0x98
  40213c:	e888 0006 	stmia.w	r8, {r1, r2}
  402140:	f300 83d3 	bgt.w	4028ea <_svfprintf_r+0xabe>
  402144:	f108 0808 	add.w	r8, r8, #8
  402148:	2d80      	cmp	r5, #128	; 0x80
  40214a:	f000 8313 	beq.w	402774 <_svfprintf_r+0x948>
  40214e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402150:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  402152:	1a9f      	subs	r7, r3, r2
  402154:	2f00      	cmp	r7, #0
  402156:	dd36      	ble.n	4021c6 <_svfprintf_r+0x39a>
  402158:	2f10      	cmp	r7, #16
  40215a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40215c:	4d8e      	ldr	r5, [pc, #568]	; (402398 <_svfprintf_r+0x56c>)
  40215e:	dd27      	ble.n	4021b0 <_svfprintf_r+0x384>
  402160:	4642      	mov	r2, r8
  402162:	4621      	mov	r1, r4
  402164:	46b0      	mov	r8, r6
  402166:	f04f 0b10 	mov.w	fp, #16
  40216a:	462e      	mov	r6, r5
  40216c:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  40216e:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  402170:	e004      	b.n	40217c <_svfprintf_r+0x350>
  402172:	3f10      	subs	r7, #16
  402174:	2f10      	cmp	r7, #16
  402176:	f102 0208 	add.w	r2, r2, #8
  40217a:	dd15      	ble.n	4021a8 <_svfprintf_r+0x37c>
  40217c:	3301      	adds	r3, #1
  40217e:	3110      	adds	r1, #16
  402180:	2b07      	cmp	r3, #7
  402182:	9127      	str	r1, [sp, #156]	; 0x9c
  402184:	9326      	str	r3, [sp, #152]	; 0x98
  402186:	e882 0840 	stmia.w	r2, {r6, fp}
  40218a:	ddf2      	ble.n	402172 <_svfprintf_r+0x346>
  40218c:	aa25      	add	r2, sp, #148	; 0x94
  40218e:	4629      	mov	r1, r5
  402190:	4620      	mov	r0, r4
  402192:	f002 ffa3 	bl	4050dc <__ssprint_r>
  402196:	2800      	cmp	r0, #0
  402198:	f47f af1a 	bne.w	401fd0 <_svfprintf_r+0x1a4>
  40219c:	3f10      	subs	r7, #16
  40219e:	2f10      	cmp	r7, #16
  4021a0:	9927      	ldr	r1, [sp, #156]	; 0x9c
  4021a2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4021a4:	464a      	mov	r2, r9
  4021a6:	dce9      	bgt.n	40217c <_svfprintf_r+0x350>
  4021a8:	4635      	mov	r5, r6
  4021aa:	460c      	mov	r4, r1
  4021ac:	4646      	mov	r6, r8
  4021ae:	4690      	mov	r8, r2
  4021b0:	3301      	adds	r3, #1
  4021b2:	443c      	add	r4, r7
  4021b4:	2b07      	cmp	r3, #7
  4021b6:	9427      	str	r4, [sp, #156]	; 0x9c
  4021b8:	9326      	str	r3, [sp, #152]	; 0x98
  4021ba:	e888 00a0 	stmia.w	r8, {r5, r7}
  4021be:	f300 837e 	bgt.w	4028be <_svfprintf_r+0xa92>
  4021c2:	f108 0808 	add.w	r8, r8, #8
  4021c6:	9b07      	ldr	r3, [sp, #28]
  4021c8:	05df      	lsls	r7, r3, #23
  4021ca:	f100 8267 	bmi.w	40269c <_svfprintf_r+0x870>
  4021ce:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4021d0:	990e      	ldr	r1, [sp, #56]	; 0x38
  4021d2:	f8c8 6000 	str.w	r6, [r8]
  4021d6:	3301      	adds	r3, #1
  4021d8:	440c      	add	r4, r1
  4021da:	2b07      	cmp	r3, #7
  4021dc:	9427      	str	r4, [sp, #156]	; 0x9c
  4021de:	f8c8 1004 	str.w	r1, [r8, #4]
  4021e2:	9326      	str	r3, [sp, #152]	; 0x98
  4021e4:	f300 834a 	bgt.w	40287c <_svfprintf_r+0xa50>
  4021e8:	f108 0808 	add.w	r8, r8, #8
  4021ec:	9b07      	ldr	r3, [sp, #28]
  4021ee:	075b      	lsls	r3, r3, #29
  4021f0:	d53a      	bpl.n	402268 <_svfprintf_r+0x43c>
  4021f2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4021f4:	9a08      	ldr	r2, [sp, #32]
  4021f6:	1a9d      	subs	r5, r3, r2
  4021f8:	2d00      	cmp	r5, #0
  4021fa:	dd35      	ble.n	402268 <_svfprintf_r+0x43c>
  4021fc:	2d10      	cmp	r5, #16
  4021fe:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402200:	dd20      	ble.n	402244 <_svfprintf_r+0x418>
  402202:	2610      	movs	r6, #16
  402204:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  402206:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
  40220a:	e004      	b.n	402216 <_svfprintf_r+0x3ea>
  40220c:	3d10      	subs	r5, #16
  40220e:	2d10      	cmp	r5, #16
  402210:	f108 0808 	add.w	r8, r8, #8
  402214:	dd16      	ble.n	402244 <_svfprintf_r+0x418>
  402216:	3301      	adds	r3, #1
  402218:	4a5e      	ldr	r2, [pc, #376]	; (402394 <_svfprintf_r+0x568>)
  40221a:	9326      	str	r3, [sp, #152]	; 0x98
  40221c:	3410      	adds	r4, #16
  40221e:	2b07      	cmp	r3, #7
  402220:	9427      	str	r4, [sp, #156]	; 0x9c
  402222:	e888 0044 	stmia.w	r8, {r2, r6}
  402226:	ddf1      	ble.n	40220c <_svfprintf_r+0x3e0>
  402228:	aa25      	add	r2, sp, #148	; 0x94
  40222a:	4659      	mov	r1, fp
  40222c:	4638      	mov	r0, r7
  40222e:	f002 ff55 	bl	4050dc <__ssprint_r>
  402232:	2800      	cmp	r0, #0
  402234:	f47f aecc 	bne.w	401fd0 <_svfprintf_r+0x1a4>
  402238:	3d10      	subs	r5, #16
  40223a:	2d10      	cmp	r5, #16
  40223c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40223e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402240:	46c8      	mov	r8, r9
  402242:	dce8      	bgt.n	402216 <_svfprintf_r+0x3ea>
  402244:	3301      	adds	r3, #1
  402246:	4a53      	ldr	r2, [pc, #332]	; (402394 <_svfprintf_r+0x568>)
  402248:	9326      	str	r3, [sp, #152]	; 0x98
  40224a:	442c      	add	r4, r5
  40224c:	2b07      	cmp	r3, #7
  40224e:	9427      	str	r4, [sp, #156]	; 0x9c
  402250:	e888 0024 	stmia.w	r8, {r2, r5}
  402254:	dd08      	ble.n	402268 <_svfprintf_r+0x43c>
  402256:	aa25      	add	r2, sp, #148	; 0x94
  402258:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40225a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40225c:	f002 ff3e 	bl	4050dc <__ssprint_r>
  402260:	2800      	cmp	r0, #0
  402262:	f47f aeb5 	bne.w	401fd0 <_svfprintf_r+0x1a4>
  402266:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402268:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40226a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  40226c:	9908      	ldr	r1, [sp, #32]
  40226e:	428a      	cmp	r2, r1
  402270:	bfac      	ite	ge
  402272:	189b      	addge	r3, r3, r2
  402274:	185b      	addlt	r3, r3, r1
  402276:	9309      	str	r3, [sp, #36]	; 0x24
  402278:	2c00      	cmp	r4, #0
  40227a:	f040 830a 	bne.w	402892 <_svfprintf_r+0xa66>
  40227e:	2300      	movs	r3, #0
  402280:	9326      	str	r3, [sp, #152]	; 0x98
  402282:	46c8      	mov	r8, r9
  402284:	e5f9      	b.n	401e7a <_svfprintf_r+0x4e>
  402286:	9311      	str	r3, [sp, #68]	; 0x44
  402288:	f01b 0320 	ands.w	r3, fp, #32
  40228c:	f040 81e2 	bne.w	402654 <_svfprintf_r+0x828>
  402290:	f01b 0210 	ands.w	r2, fp, #16
  402294:	f040 842c 	bne.w	402af0 <_svfprintf_r+0xcc4>
  402298:	f01b 0340 	ands.w	r3, fp, #64	; 0x40
  40229c:	f000 8428 	beq.w	402af0 <_svfprintf_r+0xcc4>
  4022a0:	990f      	ldr	r1, [sp, #60]	; 0x3c
  4022a2:	4613      	mov	r3, r2
  4022a4:	460a      	mov	r2, r1
  4022a6:	3204      	adds	r2, #4
  4022a8:	880c      	ldrh	r4, [r1, #0]
  4022aa:	920f      	str	r2, [sp, #60]	; 0x3c
  4022ac:	2500      	movs	r5, #0
  4022ae:	e6b0      	b.n	402012 <_svfprintf_r+0x1e6>
  4022b0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4022b2:	9311      	str	r3, [sp, #68]	; 0x44
  4022b4:	6816      	ldr	r6, [r2, #0]
  4022b6:	2400      	movs	r4, #0
  4022b8:	f88d 4077 	strb.w	r4, [sp, #119]	; 0x77
  4022bc:	1d15      	adds	r5, r2, #4
  4022be:	2e00      	cmp	r6, #0
  4022c0:	f000 86a5 	beq.w	40300e <_svfprintf_r+0x11e2>
  4022c4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4022c6:	1c53      	adds	r3, r2, #1
  4022c8:	f000 8607 	beq.w	402eda <_svfprintf_r+0x10ae>
  4022cc:	4621      	mov	r1, r4
  4022ce:	4630      	mov	r0, r6
  4022d0:	f002 fa7e 	bl	4047d0 <memchr>
  4022d4:	2800      	cmp	r0, #0
  4022d6:	f000 86df 	beq.w	403098 <_svfprintf_r+0x126c>
  4022da:	1b83      	subs	r3, r0, r6
  4022dc:	930e      	str	r3, [sp, #56]	; 0x38
  4022de:	940a      	str	r4, [sp, #40]	; 0x28
  4022e0:	950f      	str	r5, [sp, #60]	; 0x3c
  4022e2:	f8cd b01c 	str.w	fp, [sp, #28]
  4022e6:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4022ea:	9308      	str	r3, [sp, #32]
  4022ec:	9412      	str	r4, [sp, #72]	; 0x48
  4022ee:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4022f2:	e6b3      	b.n	40205c <_svfprintf_r+0x230>
  4022f4:	f89a 3000 	ldrb.w	r3, [sl]
  4022f8:	2201      	movs	r2, #1
  4022fa:	212b      	movs	r1, #43	; 0x2b
  4022fc:	e5ee      	b.n	401edc <_svfprintf_r+0xb0>
  4022fe:	f04b 0b20 	orr.w	fp, fp, #32
  402302:	f89a 3000 	ldrb.w	r3, [sl]
  402306:	e5e9      	b.n	401edc <_svfprintf_r+0xb0>
  402308:	9311      	str	r3, [sp, #68]	; 0x44
  40230a:	2a00      	cmp	r2, #0
  40230c:	f040 878d 	bne.w	40322a <_svfprintf_r+0x13fe>
  402310:	4b22      	ldr	r3, [pc, #136]	; (40239c <_svfprintf_r+0x570>)
  402312:	9318      	str	r3, [sp, #96]	; 0x60
  402314:	f01b 0f20 	tst.w	fp, #32
  402318:	f040 8111 	bne.w	40253e <_svfprintf_r+0x712>
  40231c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40231e:	f01b 0f10 	tst.w	fp, #16
  402322:	4613      	mov	r3, r2
  402324:	f040 83df 	bne.w	402ae6 <_svfprintf_r+0xcba>
  402328:	f01b 0f40 	tst.w	fp, #64	; 0x40
  40232c:	f000 83db 	beq.w	402ae6 <_svfprintf_r+0xcba>
  402330:	3304      	adds	r3, #4
  402332:	8814      	ldrh	r4, [r2, #0]
  402334:	930f      	str	r3, [sp, #60]	; 0x3c
  402336:	2500      	movs	r5, #0
  402338:	f01b 0f01 	tst.w	fp, #1
  40233c:	f000 810c 	beq.w	402558 <_svfprintf_r+0x72c>
  402340:	ea54 0305 	orrs.w	r3, r4, r5
  402344:	f000 8108 	beq.w	402558 <_svfprintf_r+0x72c>
  402348:	2330      	movs	r3, #48	; 0x30
  40234a:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
  40234e:	f88d 3078 	strb.w	r3, [sp, #120]	; 0x78
  402352:	f88d 2079 	strb.w	r2, [sp, #121]	; 0x79
  402356:	f04b 0b02 	orr.w	fp, fp, #2
  40235a:	2302      	movs	r3, #2
  40235c:	e659      	b.n	402012 <_svfprintf_r+0x1e6>
  40235e:	f89a 3000 	ldrb.w	r3, [sl]
  402362:	2900      	cmp	r1, #0
  402364:	f47f adba 	bne.w	401edc <_svfprintf_r+0xb0>
  402368:	2201      	movs	r2, #1
  40236a:	2120      	movs	r1, #32
  40236c:	e5b6      	b.n	401edc <_svfprintf_r+0xb0>
  40236e:	f04b 0b01 	orr.w	fp, fp, #1
  402372:	f89a 3000 	ldrb.w	r3, [sl]
  402376:	e5b1      	b.n	401edc <_svfprintf_r+0xb0>
  402378:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  40237a:	6823      	ldr	r3, [r4, #0]
  40237c:	930d      	str	r3, [sp, #52]	; 0x34
  40237e:	4618      	mov	r0, r3
  402380:	2800      	cmp	r0, #0
  402382:	4623      	mov	r3, r4
  402384:	f103 0304 	add.w	r3, r3, #4
  402388:	f6ff ae0a 	blt.w	401fa0 <_svfprintf_r+0x174>
  40238c:	930f      	str	r3, [sp, #60]	; 0x3c
  40238e:	f89a 3000 	ldrb.w	r3, [sl]
  402392:	e5a3      	b.n	401edc <_svfprintf_r+0xb0>
  402394:	00406320 	.word	0x00406320
  402398:	00406330 	.word	0x00406330
  40239c:	00406300 	.word	0x00406300
  4023a0:	f04b 0b10 	orr.w	fp, fp, #16
  4023a4:	f01b 0f20 	tst.w	fp, #32
  4023a8:	9311      	str	r3, [sp, #68]	; 0x44
  4023aa:	f43f ae23 	beq.w	401ff4 <_svfprintf_r+0x1c8>
  4023ae:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  4023b0:	3507      	adds	r5, #7
  4023b2:	f025 0307 	bic.w	r3, r5, #7
  4023b6:	f103 0208 	add.w	r2, r3, #8
  4023ba:	e9d3 4500 	ldrd	r4, r5, [r3]
  4023be:	920f      	str	r2, [sp, #60]	; 0x3c
  4023c0:	2301      	movs	r3, #1
  4023c2:	e626      	b.n	402012 <_svfprintf_r+0x1e6>
  4023c4:	f89a 3000 	ldrb.w	r3, [sl]
  4023c8:	2b2a      	cmp	r3, #42	; 0x2a
  4023ca:	f10a 0401 	add.w	r4, sl, #1
  4023ce:	f000 871f 	beq.w	403210 <_svfprintf_r+0x13e4>
  4023d2:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  4023d6:	2809      	cmp	r0, #9
  4023d8:	46a2      	mov	sl, r4
  4023da:	f200 86ab 	bhi.w	403134 <_svfprintf_r+0x1308>
  4023de:	2300      	movs	r3, #0
  4023e0:	461c      	mov	r4, r3
  4023e2:	f81a 3b01 	ldrb.w	r3, [sl], #1
  4023e6:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  4023ea:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  4023ee:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  4023f2:	2809      	cmp	r0, #9
  4023f4:	d9f5      	bls.n	4023e2 <_svfprintf_r+0x5b6>
  4023f6:	940a      	str	r4, [sp, #40]	; 0x28
  4023f8:	e572      	b.n	401ee0 <_svfprintf_r+0xb4>
  4023fa:	f04b 0b80 	orr.w	fp, fp, #128	; 0x80
  4023fe:	f89a 3000 	ldrb.w	r3, [sl]
  402402:	e56b      	b.n	401edc <_svfprintf_r+0xb0>
  402404:	f04b 0b40 	orr.w	fp, fp, #64	; 0x40
  402408:	f89a 3000 	ldrb.w	r3, [sl]
  40240c:	e566      	b.n	401edc <_svfprintf_r+0xb0>
  40240e:	f89a 3000 	ldrb.w	r3, [sl]
  402412:	2b6c      	cmp	r3, #108	; 0x6c
  402414:	bf03      	ittte	eq
  402416:	f89a 3001 	ldrbeq.w	r3, [sl, #1]
  40241a:	f04b 0b20 	orreq.w	fp, fp, #32
  40241e:	f10a 0a01 	addeq.w	sl, sl, #1
  402422:	f04b 0b10 	orrne.w	fp, fp, #16
  402426:	e559      	b.n	401edc <_svfprintf_r+0xb0>
  402428:	2a00      	cmp	r2, #0
  40242a:	f040 8709 	bne.w	403240 <_svfprintf_r+0x1414>
  40242e:	f01b 0f20 	tst.w	fp, #32
  402432:	f040 84f7 	bne.w	402e24 <_svfprintf_r+0xff8>
  402436:	f01b 0f10 	tst.w	fp, #16
  40243a:	f040 84aa 	bne.w	402d92 <_svfprintf_r+0xf66>
  40243e:	f01b 0f40 	tst.w	fp, #64	; 0x40
  402442:	f000 84a6 	beq.w	402d92 <_svfprintf_r+0xf66>
  402446:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402448:	6813      	ldr	r3, [r2, #0]
  40244a:	3204      	adds	r2, #4
  40244c:	920f      	str	r2, [sp, #60]	; 0x3c
  40244e:	f8bd 2024 	ldrh.w	r2, [sp, #36]	; 0x24
  402452:	801a      	strh	r2, [r3, #0]
  402454:	e511      	b.n	401e7a <_svfprintf_r+0x4e>
  402456:	990f      	ldr	r1, [sp, #60]	; 0x3c
  402458:	4bb2      	ldr	r3, [pc, #712]	; (402724 <_svfprintf_r+0x8f8>)
  40245a:	680c      	ldr	r4, [r1, #0]
  40245c:	9318      	str	r3, [sp, #96]	; 0x60
  40245e:	2230      	movs	r2, #48	; 0x30
  402460:	2378      	movs	r3, #120	; 0x78
  402462:	3104      	adds	r1, #4
  402464:	f88d 3079 	strb.w	r3, [sp, #121]	; 0x79
  402468:	9311      	str	r3, [sp, #68]	; 0x44
  40246a:	f04b 0b02 	orr.w	fp, fp, #2
  40246e:	910f      	str	r1, [sp, #60]	; 0x3c
  402470:	2500      	movs	r5, #0
  402472:	f88d 2078 	strb.w	r2, [sp, #120]	; 0x78
  402476:	2302      	movs	r3, #2
  402478:	e5cb      	b.n	402012 <_svfprintf_r+0x1e6>
  40247a:	990f      	ldr	r1, [sp, #60]	; 0x3c
  40247c:	9311      	str	r3, [sp, #68]	; 0x44
  40247e:	680a      	ldr	r2, [r1, #0]
  402480:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  402484:	2300      	movs	r3, #0
  402486:	460a      	mov	r2, r1
  402488:	461f      	mov	r7, r3
  40248a:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  40248e:	3204      	adds	r2, #4
  402490:	2301      	movs	r3, #1
  402492:	9308      	str	r3, [sp, #32]
  402494:	f8cd b01c 	str.w	fp, [sp, #28]
  402498:	970a      	str	r7, [sp, #40]	; 0x28
  40249a:	9712      	str	r7, [sp, #72]	; 0x48
  40249c:	920f      	str	r2, [sp, #60]	; 0x3c
  40249e:	930e      	str	r3, [sp, #56]	; 0x38
  4024a0:	ae28      	add	r6, sp, #160	; 0xa0
  4024a2:	e5df      	b.n	402064 <_svfprintf_r+0x238>
  4024a4:	9311      	str	r3, [sp, #68]	; 0x44
  4024a6:	2a00      	cmp	r2, #0
  4024a8:	f040 86e2 	bne.w	403270 <_svfprintf_r+0x1444>
  4024ac:	f01b 0f20 	tst.w	fp, #32
  4024b0:	d15d      	bne.n	40256e <_svfprintf_r+0x742>
  4024b2:	f01b 0f10 	tst.w	fp, #16
  4024b6:	f040 8306 	bne.w	402ac6 <_svfprintf_r+0xc9a>
  4024ba:	f01b 0f40 	tst.w	fp, #64	; 0x40
  4024be:	f000 8302 	beq.w	402ac6 <_svfprintf_r+0xc9a>
  4024c2:	990f      	ldr	r1, [sp, #60]	; 0x3c
  4024c4:	f9b1 4000 	ldrsh.w	r4, [r1]
  4024c8:	3104      	adds	r1, #4
  4024ca:	17e5      	asrs	r5, r4, #31
  4024cc:	4622      	mov	r2, r4
  4024ce:	462b      	mov	r3, r5
  4024d0:	910f      	str	r1, [sp, #60]	; 0x3c
  4024d2:	2a00      	cmp	r2, #0
  4024d4:	f173 0300 	sbcs.w	r3, r3, #0
  4024d8:	db58      	blt.n	40258c <_svfprintf_r+0x760>
  4024da:	990a      	ldr	r1, [sp, #40]	; 0x28
  4024dc:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4024e0:	1c4a      	adds	r2, r1, #1
  4024e2:	f04f 0301 	mov.w	r3, #1
  4024e6:	f47f ad9b 	bne.w	402020 <_svfprintf_r+0x1f4>
  4024ea:	ea54 0205 	orrs.w	r2, r4, r5
  4024ee:	f000 81dc 	beq.w	4028aa <_svfprintf_r+0xa7e>
  4024f2:	f8cd b01c 	str.w	fp, [sp, #28]
  4024f6:	2b01      	cmp	r3, #1
  4024f8:	f000 8278 	beq.w	4029ec <_svfprintf_r+0xbc0>
  4024fc:	2b02      	cmp	r3, #2
  4024fe:	f040 8203 	bne.w	402908 <_svfprintf_r+0xadc>
  402502:	9818      	ldr	r0, [sp, #96]	; 0x60
  402504:	464e      	mov	r6, r9
  402506:	0923      	lsrs	r3, r4, #4
  402508:	f004 010f 	and.w	r1, r4, #15
  40250c:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
  402510:	092a      	lsrs	r2, r5, #4
  402512:	461c      	mov	r4, r3
  402514:	4615      	mov	r5, r2
  402516:	5c43      	ldrb	r3, [r0, r1]
  402518:	f806 3d01 	strb.w	r3, [r6, #-1]!
  40251c:	ea54 0305 	orrs.w	r3, r4, r5
  402520:	d1f1      	bne.n	402506 <_svfprintf_r+0x6da>
  402522:	eba9 0306 	sub.w	r3, r9, r6
  402526:	930e      	str	r3, [sp, #56]	; 0x38
  402528:	e590      	b.n	40204c <_svfprintf_r+0x220>
  40252a:	9311      	str	r3, [sp, #68]	; 0x44
  40252c:	2a00      	cmp	r2, #0
  40252e:	f040 869b 	bne.w	403268 <_svfprintf_r+0x143c>
  402532:	4b7d      	ldr	r3, [pc, #500]	; (402728 <_svfprintf_r+0x8fc>)
  402534:	9318      	str	r3, [sp, #96]	; 0x60
  402536:	f01b 0f20 	tst.w	fp, #32
  40253a:	f43f aeef 	beq.w	40231c <_svfprintf_r+0x4f0>
  40253e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  402540:	3507      	adds	r5, #7
  402542:	f025 0307 	bic.w	r3, r5, #7
  402546:	f103 0208 	add.w	r2, r3, #8
  40254a:	f01b 0f01 	tst.w	fp, #1
  40254e:	920f      	str	r2, [sp, #60]	; 0x3c
  402550:	e9d3 4500 	ldrd	r4, r5, [r3]
  402554:	f47f aef4 	bne.w	402340 <_svfprintf_r+0x514>
  402558:	2302      	movs	r3, #2
  40255a:	e55a      	b.n	402012 <_svfprintf_r+0x1e6>
  40255c:	9311      	str	r3, [sp, #68]	; 0x44
  40255e:	2a00      	cmp	r2, #0
  402560:	f040 867e 	bne.w	403260 <_svfprintf_r+0x1434>
  402564:	f04b 0b10 	orr.w	fp, fp, #16
  402568:	f01b 0f20 	tst.w	fp, #32
  40256c:	d0a1      	beq.n	4024b2 <_svfprintf_r+0x686>
  40256e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  402570:	3507      	adds	r5, #7
  402572:	f025 0507 	bic.w	r5, r5, #7
  402576:	e9d5 2300 	ldrd	r2, r3, [r5]
  40257a:	2a00      	cmp	r2, #0
  40257c:	f105 0108 	add.w	r1, r5, #8
  402580:	461d      	mov	r5, r3
  402582:	f173 0300 	sbcs.w	r3, r3, #0
  402586:	910f      	str	r1, [sp, #60]	; 0x3c
  402588:	4614      	mov	r4, r2
  40258a:	daa6      	bge.n	4024da <_svfprintf_r+0x6ae>
  40258c:	272d      	movs	r7, #45	; 0x2d
  40258e:	4264      	negs	r4, r4
  402590:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  402594:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  402598:	2301      	movs	r3, #1
  40259a:	e53d      	b.n	402018 <_svfprintf_r+0x1ec>
  40259c:	9311      	str	r3, [sp, #68]	; 0x44
  40259e:	2a00      	cmp	r2, #0
  4025a0:	f040 865a 	bne.w	403258 <_svfprintf_r+0x142c>
  4025a4:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  4025a6:	3507      	adds	r5, #7
  4025a8:	f025 0307 	bic.w	r3, r5, #7
  4025ac:	f103 0208 	add.w	r2, r3, #8
  4025b0:	920f      	str	r2, [sp, #60]	; 0x3c
  4025b2:	681a      	ldr	r2, [r3, #0]
  4025b4:	9214      	str	r2, [sp, #80]	; 0x50
  4025b6:	685b      	ldr	r3, [r3, #4]
  4025b8:	9315      	str	r3, [sp, #84]	; 0x54
  4025ba:	9b15      	ldr	r3, [sp, #84]	; 0x54
  4025bc:	9d14      	ldr	r5, [sp, #80]	; 0x50
  4025be:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
  4025c2:	4628      	mov	r0, r5
  4025c4:	4621      	mov	r1, r4
  4025c6:	f04f 32ff 	mov.w	r2, #4294967295
  4025ca:	4b58      	ldr	r3, [pc, #352]	; (40272c <_svfprintf_r+0x900>)
  4025cc:	f003 fe3c 	bl	406248 <__aeabi_dcmpun>
  4025d0:	2800      	cmp	r0, #0
  4025d2:	f040 8348 	bne.w	402c66 <_svfprintf_r+0xe3a>
  4025d6:	4628      	mov	r0, r5
  4025d8:	4621      	mov	r1, r4
  4025da:	f04f 32ff 	mov.w	r2, #4294967295
  4025de:	4b53      	ldr	r3, [pc, #332]	; (40272c <_svfprintf_r+0x900>)
  4025e0:	f003 fe14 	bl	40620c <__aeabi_dcmple>
  4025e4:	2800      	cmp	r0, #0
  4025e6:	f040 833e 	bne.w	402c66 <_svfprintf_r+0xe3a>
  4025ea:	a814      	add	r0, sp, #80	; 0x50
  4025ec:	c80f      	ldmia	r0, {r0, r1, r2, r3}
  4025ee:	f003 fe03 	bl	4061f8 <__aeabi_dcmplt>
  4025f2:	2800      	cmp	r0, #0
  4025f4:	f040 852f 	bne.w	403056 <_svfprintf_r+0x122a>
  4025f8:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4025fc:	4e4c      	ldr	r6, [pc, #304]	; (402730 <_svfprintf_r+0x904>)
  4025fe:	4b4d      	ldr	r3, [pc, #308]	; (402734 <_svfprintf_r+0x908>)
  402600:	f02b 0080 	bic.w	r0, fp, #128	; 0x80
  402604:	9007      	str	r0, [sp, #28]
  402606:	9811      	ldr	r0, [sp, #68]	; 0x44
  402608:	2203      	movs	r2, #3
  40260a:	2100      	movs	r1, #0
  40260c:	9208      	str	r2, [sp, #32]
  40260e:	910a      	str	r1, [sp, #40]	; 0x28
  402610:	2847      	cmp	r0, #71	; 0x47
  402612:	bfd8      	it	le
  402614:	461e      	movle	r6, r3
  402616:	920e      	str	r2, [sp, #56]	; 0x38
  402618:	9112      	str	r1, [sp, #72]	; 0x48
  40261a:	e51f      	b.n	40205c <_svfprintf_r+0x230>
  40261c:	f04b 0b08 	orr.w	fp, fp, #8
  402620:	f89a 3000 	ldrb.w	r3, [sl]
  402624:	e45a      	b.n	401edc <_svfprintf_r+0xb0>
  402626:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  40262a:	2300      	movs	r3, #0
  40262c:	461c      	mov	r4, r3
  40262e:	f81a 3b01 	ldrb.w	r3, [sl], #1
  402632:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  402636:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  40263a:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  40263e:	2809      	cmp	r0, #9
  402640:	d9f5      	bls.n	40262e <_svfprintf_r+0x802>
  402642:	940d      	str	r4, [sp, #52]	; 0x34
  402644:	e44c      	b.n	401ee0 <_svfprintf_r+0xb4>
  402646:	f04b 0b10 	orr.w	fp, fp, #16
  40264a:	9311      	str	r3, [sp, #68]	; 0x44
  40264c:	f01b 0320 	ands.w	r3, fp, #32
  402650:	f43f ae1e 	beq.w	402290 <_svfprintf_r+0x464>
  402654:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  402656:	3507      	adds	r5, #7
  402658:	f025 0307 	bic.w	r3, r5, #7
  40265c:	f103 0208 	add.w	r2, r3, #8
  402660:	e9d3 4500 	ldrd	r4, r5, [r3]
  402664:	920f      	str	r2, [sp, #60]	; 0x3c
  402666:	2300      	movs	r3, #0
  402668:	e4d3      	b.n	402012 <_svfprintf_r+0x1e6>
  40266a:	9311      	str	r3, [sp, #68]	; 0x44
  40266c:	2a00      	cmp	r2, #0
  40266e:	f040 85e0 	bne.w	403232 <_svfprintf_r+0x1406>
  402672:	9a11      	ldr	r2, [sp, #68]	; 0x44
  402674:	2a00      	cmp	r2, #0
  402676:	f43f aca4 	beq.w	401fc2 <_svfprintf_r+0x196>
  40267a:	2300      	movs	r3, #0
  40267c:	2101      	movs	r1, #1
  40267e:	461f      	mov	r7, r3
  402680:	9108      	str	r1, [sp, #32]
  402682:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  402686:	f8cd b01c 	str.w	fp, [sp, #28]
  40268a:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  40268e:	930a      	str	r3, [sp, #40]	; 0x28
  402690:	9312      	str	r3, [sp, #72]	; 0x48
  402692:	910e      	str	r1, [sp, #56]	; 0x38
  402694:	ae28      	add	r6, sp, #160	; 0xa0
  402696:	e4e5      	b.n	402064 <_svfprintf_r+0x238>
  402698:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40269a:	e535      	b.n	402108 <_svfprintf_r+0x2dc>
  40269c:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40269e:	2b65      	cmp	r3, #101	; 0x65
  4026a0:	f340 80a6 	ble.w	4027f0 <_svfprintf_r+0x9c4>
  4026a4:	a814      	add	r0, sp, #80	; 0x50
  4026a6:	c80f      	ldmia	r0, {r0, r1, r2, r3}
  4026a8:	f003 fd9c 	bl	4061e4 <__aeabi_dcmpeq>
  4026ac:	2800      	cmp	r0, #0
  4026ae:	f000 814f 	beq.w	402950 <_svfprintf_r+0xb24>
  4026b2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4026b4:	4a20      	ldr	r2, [pc, #128]	; (402738 <_svfprintf_r+0x90c>)
  4026b6:	f8c8 2000 	str.w	r2, [r8]
  4026ba:	3301      	adds	r3, #1
  4026bc:	3401      	adds	r4, #1
  4026be:	2201      	movs	r2, #1
  4026c0:	2b07      	cmp	r3, #7
  4026c2:	9427      	str	r4, [sp, #156]	; 0x9c
  4026c4:	9326      	str	r3, [sp, #152]	; 0x98
  4026c6:	f8c8 2004 	str.w	r2, [r8, #4]
  4026ca:	f300 836a 	bgt.w	402da2 <_svfprintf_r+0xf76>
  4026ce:	f108 0808 	add.w	r8, r8, #8
  4026d2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  4026d4:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  4026d6:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4026d8:	4293      	cmp	r3, r2
  4026da:	db03      	blt.n	4026e4 <_svfprintf_r+0x8b8>
  4026dc:	9b07      	ldr	r3, [sp, #28]
  4026de:	07dd      	lsls	r5, r3, #31
  4026e0:	f57f ad84 	bpl.w	4021ec <_svfprintf_r+0x3c0>
  4026e4:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4026e6:	9919      	ldr	r1, [sp, #100]	; 0x64
  4026e8:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  4026ea:	f8c8 2000 	str.w	r2, [r8]
  4026ee:	3301      	adds	r3, #1
  4026f0:	440c      	add	r4, r1
  4026f2:	2b07      	cmp	r3, #7
  4026f4:	f8c8 1004 	str.w	r1, [r8, #4]
  4026f8:	9427      	str	r4, [sp, #156]	; 0x9c
  4026fa:	9326      	str	r3, [sp, #152]	; 0x98
  4026fc:	f300 839e 	bgt.w	402e3c <_svfprintf_r+0x1010>
  402700:	f108 0808 	add.w	r8, r8, #8
  402704:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402706:	1e5e      	subs	r6, r3, #1
  402708:	2e00      	cmp	r6, #0
  40270a:	f77f ad6f 	ble.w	4021ec <_svfprintf_r+0x3c0>
  40270e:	2e10      	cmp	r6, #16
  402710:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402712:	4d0a      	ldr	r5, [pc, #40]	; (40273c <_svfprintf_r+0x910>)
  402714:	f340 81f5 	ble.w	402b02 <_svfprintf_r+0xcd6>
  402718:	4622      	mov	r2, r4
  40271a:	2710      	movs	r7, #16
  40271c:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  402720:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  402722:	e013      	b.n	40274c <_svfprintf_r+0x920>
  402724:	00406300 	.word	0x00406300
  402728:	004062ec 	.word	0x004062ec
  40272c:	7fefffff 	.word	0x7fefffff
  402730:	004062e0 	.word	0x004062e0
  402734:	004062dc 	.word	0x004062dc
  402738:	0040631c 	.word	0x0040631c
  40273c:	00406330 	.word	0x00406330
  402740:	f108 0808 	add.w	r8, r8, #8
  402744:	3e10      	subs	r6, #16
  402746:	2e10      	cmp	r6, #16
  402748:	f340 81da 	ble.w	402b00 <_svfprintf_r+0xcd4>
  40274c:	3301      	adds	r3, #1
  40274e:	3210      	adds	r2, #16
  402750:	2b07      	cmp	r3, #7
  402752:	9227      	str	r2, [sp, #156]	; 0x9c
  402754:	9326      	str	r3, [sp, #152]	; 0x98
  402756:	e888 00a0 	stmia.w	r8, {r5, r7}
  40275a:	ddf1      	ble.n	402740 <_svfprintf_r+0x914>
  40275c:	aa25      	add	r2, sp, #148	; 0x94
  40275e:	4621      	mov	r1, r4
  402760:	4658      	mov	r0, fp
  402762:	f002 fcbb 	bl	4050dc <__ssprint_r>
  402766:	2800      	cmp	r0, #0
  402768:	f47f ac32 	bne.w	401fd0 <_svfprintf_r+0x1a4>
  40276c:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  40276e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402770:	46c8      	mov	r8, r9
  402772:	e7e7      	b.n	402744 <_svfprintf_r+0x918>
  402774:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  402776:	9a08      	ldr	r2, [sp, #32]
  402778:	1a9f      	subs	r7, r3, r2
  40277a:	2f00      	cmp	r7, #0
  40277c:	f77f ace7 	ble.w	40214e <_svfprintf_r+0x322>
  402780:	2f10      	cmp	r7, #16
  402782:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402784:	4db6      	ldr	r5, [pc, #728]	; (402a60 <_svfprintf_r+0xc34>)
  402786:	dd27      	ble.n	4027d8 <_svfprintf_r+0x9ac>
  402788:	4642      	mov	r2, r8
  40278a:	4621      	mov	r1, r4
  40278c:	46b0      	mov	r8, r6
  40278e:	f04f 0b10 	mov.w	fp, #16
  402792:	462e      	mov	r6, r5
  402794:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  402796:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  402798:	e004      	b.n	4027a4 <_svfprintf_r+0x978>
  40279a:	3f10      	subs	r7, #16
  40279c:	2f10      	cmp	r7, #16
  40279e:	f102 0208 	add.w	r2, r2, #8
  4027a2:	dd15      	ble.n	4027d0 <_svfprintf_r+0x9a4>
  4027a4:	3301      	adds	r3, #1
  4027a6:	3110      	adds	r1, #16
  4027a8:	2b07      	cmp	r3, #7
  4027aa:	9127      	str	r1, [sp, #156]	; 0x9c
  4027ac:	9326      	str	r3, [sp, #152]	; 0x98
  4027ae:	e882 0840 	stmia.w	r2, {r6, fp}
  4027b2:	ddf2      	ble.n	40279a <_svfprintf_r+0x96e>
  4027b4:	aa25      	add	r2, sp, #148	; 0x94
  4027b6:	4629      	mov	r1, r5
  4027b8:	4620      	mov	r0, r4
  4027ba:	f002 fc8f 	bl	4050dc <__ssprint_r>
  4027be:	2800      	cmp	r0, #0
  4027c0:	f47f ac06 	bne.w	401fd0 <_svfprintf_r+0x1a4>
  4027c4:	3f10      	subs	r7, #16
  4027c6:	2f10      	cmp	r7, #16
  4027c8:	9927      	ldr	r1, [sp, #156]	; 0x9c
  4027ca:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4027cc:	464a      	mov	r2, r9
  4027ce:	dce9      	bgt.n	4027a4 <_svfprintf_r+0x978>
  4027d0:	4635      	mov	r5, r6
  4027d2:	460c      	mov	r4, r1
  4027d4:	4646      	mov	r6, r8
  4027d6:	4690      	mov	r8, r2
  4027d8:	3301      	adds	r3, #1
  4027da:	443c      	add	r4, r7
  4027dc:	2b07      	cmp	r3, #7
  4027de:	9427      	str	r4, [sp, #156]	; 0x9c
  4027e0:	9326      	str	r3, [sp, #152]	; 0x98
  4027e2:	e888 00a0 	stmia.w	r8, {r5, r7}
  4027e6:	f300 8232 	bgt.w	402c4e <_svfprintf_r+0xe22>
  4027ea:	f108 0808 	add.w	r8, r8, #8
  4027ee:	e4ae      	b.n	40214e <_svfprintf_r+0x322>
  4027f0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4027f2:	9f26      	ldr	r7, [sp, #152]	; 0x98
  4027f4:	2b01      	cmp	r3, #1
  4027f6:	f340 81fe 	ble.w	402bf6 <_svfprintf_r+0xdca>
  4027fa:	3701      	adds	r7, #1
  4027fc:	3401      	adds	r4, #1
  4027fe:	2301      	movs	r3, #1
  402800:	2f07      	cmp	r7, #7
  402802:	9427      	str	r4, [sp, #156]	; 0x9c
  402804:	9726      	str	r7, [sp, #152]	; 0x98
  402806:	f8c8 6000 	str.w	r6, [r8]
  40280a:	f8c8 3004 	str.w	r3, [r8, #4]
  40280e:	f300 8203 	bgt.w	402c18 <_svfprintf_r+0xdec>
  402812:	f108 0808 	add.w	r8, r8, #8
  402816:	9a19      	ldr	r2, [sp, #100]	; 0x64
  402818:	9b1a      	ldr	r3, [sp, #104]	; 0x68
  40281a:	f8c8 3000 	str.w	r3, [r8]
  40281e:	3701      	adds	r7, #1
  402820:	4414      	add	r4, r2
  402822:	2f07      	cmp	r7, #7
  402824:	9427      	str	r4, [sp, #156]	; 0x9c
  402826:	9726      	str	r7, [sp, #152]	; 0x98
  402828:	f8c8 2004 	str.w	r2, [r8, #4]
  40282c:	f300 8200 	bgt.w	402c30 <_svfprintf_r+0xe04>
  402830:	f108 0808 	add.w	r8, r8, #8
  402834:	a814      	add	r0, sp, #80	; 0x50
  402836:	c80f      	ldmia	r0, {r0, r1, r2, r3}
  402838:	f003 fcd4 	bl	4061e4 <__aeabi_dcmpeq>
  40283c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40283e:	2800      	cmp	r0, #0
  402840:	f040 8101 	bne.w	402a46 <_svfprintf_r+0xc1a>
  402844:	3b01      	subs	r3, #1
  402846:	3701      	adds	r7, #1
  402848:	3601      	adds	r6, #1
  40284a:	441c      	add	r4, r3
  40284c:	2f07      	cmp	r7, #7
  40284e:	9726      	str	r7, [sp, #152]	; 0x98
  402850:	9427      	str	r4, [sp, #156]	; 0x9c
  402852:	f8c8 6000 	str.w	r6, [r8]
  402856:	f8c8 3004 	str.w	r3, [r8, #4]
  40285a:	f300 8128 	bgt.w	402aae <_svfprintf_r+0xc82>
  40285e:	f108 0808 	add.w	r8, r8, #8
  402862:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
  402864:	f8c8 2004 	str.w	r2, [r8, #4]
  402868:	3701      	adds	r7, #1
  40286a:	4414      	add	r4, r2
  40286c:	ab21      	add	r3, sp, #132	; 0x84
  40286e:	2f07      	cmp	r7, #7
  402870:	9427      	str	r4, [sp, #156]	; 0x9c
  402872:	9726      	str	r7, [sp, #152]	; 0x98
  402874:	f8c8 3000 	str.w	r3, [r8]
  402878:	f77f acb6 	ble.w	4021e8 <_svfprintf_r+0x3bc>
  40287c:	aa25      	add	r2, sp, #148	; 0x94
  40287e:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402880:	980c      	ldr	r0, [sp, #48]	; 0x30
  402882:	f002 fc2b 	bl	4050dc <__ssprint_r>
  402886:	2800      	cmp	r0, #0
  402888:	f47f aba2 	bne.w	401fd0 <_svfprintf_r+0x1a4>
  40288c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40288e:	46c8      	mov	r8, r9
  402890:	e4ac      	b.n	4021ec <_svfprintf_r+0x3c0>
  402892:	aa25      	add	r2, sp, #148	; 0x94
  402894:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402896:	980c      	ldr	r0, [sp, #48]	; 0x30
  402898:	f002 fc20 	bl	4050dc <__ssprint_r>
  40289c:	2800      	cmp	r0, #0
  40289e:	f43f acee 	beq.w	40227e <_svfprintf_r+0x452>
  4028a2:	f7ff bb95 	b.w	401fd0 <_svfprintf_r+0x1a4>
  4028a6:	f8dd b01c 	ldr.w	fp, [sp, #28]
  4028aa:	2b01      	cmp	r3, #1
  4028ac:	f000 8135 	beq.w	402b1a <_svfprintf_r+0xcee>
  4028b0:	2b02      	cmp	r3, #2
  4028b2:	d125      	bne.n	402900 <_svfprintf_r+0xad4>
  4028b4:	f8cd b01c 	str.w	fp, [sp, #28]
  4028b8:	2400      	movs	r4, #0
  4028ba:	2500      	movs	r5, #0
  4028bc:	e621      	b.n	402502 <_svfprintf_r+0x6d6>
  4028be:	aa25      	add	r2, sp, #148	; 0x94
  4028c0:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4028c2:	980c      	ldr	r0, [sp, #48]	; 0x30
  4028c4:	f002 fc0a 	bl	4050dc <__ssprint_r>
  4028c8:	2800      	cmp	r0, #0
  4028ca:	f47f ab81 	bne.w	401fd0 <_svfprintf_r+0x1a4>
  4028ce:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4028d0:	46c8      	mov	r8, r9
  4028d2:	e478      	b.n	4021c6 <_svfprintf_r+0x39a>
  4028d4:	aa25      	add	r2, sp, #148	; 0x94
  4028d6:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4028d8:	980c      	ldr	r0, [sp, #48]	; 0x30
  4028da:	f002 fbff 	bl	4050dc <__ssprint_r>
  4028de:	2800      	cmp	r0, #0
  4028e0:	f47f ab76 	bne.w	401fd0 <_svfprintf_r+0x1a4>
  4028e4:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4028e6:	46c8      	mov	r8, r9
  4028e8:	e41e      	b.n	402128 <_svfprintf_r+0x2fc>
  4028ea:	aa25      	add	r2, sp, #148	; 0x94
  4028ec:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4028ee:	980c      	ldr	r0, [sp, #48]	; 0x30
  4028f0:	f002 fbf4 	bl	4050dc <__ssprint_r>
  4028f4:	2800      	cmp	r0, #0
  4028f6:	f47f ab6b 	bne.w	401fd0 <_svfprintf_r+0x1a4>
  4028fa:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4028fc:	46c8      	mov	r8, r9
  4028fe:	e423      	b.n	402148 <_svfprintf_r+0x31c>
  402900:	f8cd b01c 	str.w	fp, [sp, #28]
  402904:	2400      	movs	r4, #0
  402906:	2500      	movs	r5, #0
  402908:	4649      	mov	r1, r9
  40290a:	e000      	b.n	40290e <_svfprintf_r+0xae2>
  40290c:	4631      	mov	r1, r6
  40290e:	08e2      	lsrs	r2, r4, #3
  402910:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
  402914:	08e8      	lsrs	r0, r5, #3
  402916:	f004 0307 	and.w	r3, r4, #7
  40291a:	4605      	mov	r5, r0
  40291c:	4614      	mov	r4, r2
  40291e:	3330      	adds	r3, #48	; 0x30
  402920:	ea54 0205 	orrs.w	r2, r4, r5
  402924:	f801 3c01 	strb.w	r3, [r1, #-1]
  402928:	f101 36ff 	add.w	r6, r1, #4294967295
  40292c:	d1ee      	bne.n	40290c <_svfprintf_r+0xae0>
  40292e:	9a07      	ldr	r2, [sp, #28]
  402930:	07d2      	lsls	r2, r2, #31
  402932:	f57f adf6 	bpl.w	402522 <_svfprintf_r+0x6f6>
  402936:	2b30      	cmp	r3, #48	; 0x30
  402938:	f43f adf3 	beq.w	402522 <_svfprintf_r+0x6f6>
  40293c:	3902      	subs	r1, #2
  40293e:	2330      	movs	r3, #48	; 0x30
  402940:	f806 3c01 	strb.w	r3, [r6, #-1]
  402944:	eba9 0301 	sub.w	r3, r9, r1
  402948:	930e      	str	r3, [sp, #56]	; 0x38
  40294a:	460e      	mov	r6, r1
  40294c:	f7ff bb7e 	b.w	40204c <_svfprintf_r+0x220>
  402950:	991f      	ldr	r1, [sp, #124]	; 0x7c
  402952:	2900      	cmp	r1, #0
  402954:	f340 822f 	ble.w	402db6 <_svfprintf_r+0xf8a>
  402958:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40295a:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  40295c:	4293      	cmp	r3, r2
  40295e:	bfa8      	it	ge
  402960:	4613      	movge	r3, r2
  402962:	2b00      	cmp	r3, #0
  402964:	461f      	mov	r7, r3
  402966:	dd0d      	ble.n	402984 <_svfprintf_r+0xb58>
  402968:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40296a:	f8c8 6000 	str.w	r6, [r8]
  40296e:	3301      	adds	r3, #1
  402970:	443c      	add	r4, r7
  402972:	2b07      	cmp	r3, #7
  402974:	9427      	str	r4, [sp, #156]	; 0x9c
  402976:	f8c8 7004 	str.w	r7, [r8, #4]
  40297a:	9326      	str	r3, [sp, #152]	; 0x98
  40297c:	f300 8320 	bgt.w	402fc0 <_svfprintf_r+0x1194>
  402980:	f108 0808 	add.w	r8, r8, #8
  402984:	9b12      	ldr	r3, [sp, #72]	; 0x48
  402986:	2f00      	cmp	r7, #0
  402988:	bfa8      	it	ge
  40298a:	1bdb      	subge	r3, r3, r7
  40298c:	2b00      	cmp	r3, #0
  40298e:	461f      	mov	r7, r3
  402990:	f340 80d7 	ble.w	402b42 <_svfprintf_r+0xd16>
  402994:	2f10      	cmp	r7, #16
  402996:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402998:	4d31      	ldr	r5, [pc, #196]	; (402a60 <_svfprintf_r+0xc34>)
  40299a:	f340 81ee 	ble.w	402d7a <_svfprintf_r+0xf4e>
  40299e:	4642      	mov	r2, r8
  4029a0:	4621      	mov	r1, r4
  4029a2:	46b0      	mov	r8, r6
  4029a4:	f04f 0b10 	mov.w	fp, #16
  4029a8:	462e      	mov	r6, r5
  4029aa:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4029ac:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  4029ae:	e004      	b.n	4029ba <_svfprintf_r+0xb8e>
  4029b0:	3208      	adds	r2, #8
  4029b2:	3f10      	subs	r7, #16
  4029b4:	2f10      	cmp	r7, #16
  4029b6:	f340 81dc 	ble.w	402d72 <_svfprintf_r+0xf46>
  4029ba:	3301      	adds	r3, #1
  4029bc:	3110      	adds	r1, #16
  4029be:	2b07      	cmp	r3, #7
  4029c0:	9127      	str	r1, [sp, #156]	; 0x9c
  4029c2:	9326      	str	r3, [sp, #152]	; 0x98
  4029c4:	e882 0840 	stmia.w	r2, {r6, fp}
  4029c8:	ddf2      	ble.n	4029b0 <_svfprintf_r+0xb84>
  4029ca:	aa25      	add	r2, sp, #148	; 0x94
  4029cc:	4629      	mov	r1, r5
  4029ce:	4620      	mov	r0, r4
  4029d0:	f002 fb84 	bl	4050dc <__ssprint_r>
  4029d4:	2800      	cmp	r0, #0
  4029d6:	f47f aafb 	bne.w	401fd0 <_svfprintf_r+0x1a4>
  4029da:	9927      	ldr	r1, [sp, #156]	; 0x9c
  4029dc:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4029de:	464a      	mov	r2, r9
  4029e0:	e7e7      	b.n	4029b2 <_svfprintf_r+0xb86>
  4029e2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4029e4:	930e      	str	r3, [sp, #56]	; 0x38
  4029e6:	464e      	mov	r6, r9
  4029e8:	f7ff bb30 	b.w	40204c <_svfprintf_r+0x220>
  4029ec:	2d00      	cmp	r5, #0
  4029ee:	bf08      	it	eq
  4029f0:	2c0a      	cmpeq	r4, #10
  4029f2:	f0c0 8090 	bcc.w	402b16 <_svfprintf_r+0xcea>
  4029f6:	464e      	mov	r6, r9
  4029f8:	4620      	mov	r0, r4
  4029fa:	4629      	mov	r1, r5
  4029fc:	220a      	movs	r2, #10
  4029fe:	2300      	movs	r3, #0
  402a00:	f7fe fff0 	bl	4019e4 <__aeabi_uldivmod>
  402a04:	3230      	adds	r2, #48	; 0x30
  402a06:	f806 2d01 	strb.w	r2, [r6, #-1]!
  402a0a:	4620      	mov	r0, r4
  402a0c:	4629      	mov	r1, r5
  402a0e:	2300      	movs	r3, #0
  402a10:	220a      	movs	r2, #10
  402a12:	f7fe ffe7 	bl	4019e4 <__aeabi_uldivmod>
  402a16:	4604      	mov	r4, r0
  402a18:	460d      	mov	r5, r1
  402a1a:	ea54 0305 	orrs.w	r3, r4, r5
  402a1e:	d1eb      	bne.n	4029f8 <_svfprintf_r+0xbcc>
  402a20:	eba9 0306 	sub.w	r3, r9, r6
  402a24:	930e      	str	r3, [sp, #56]	; 0x38
  402a26:	f7ff bb11 	b.w	40204c <_svfprintf_r+0x220>
  402a2a:	aa25      	add	r2, sp, #148	; 0x94
  402a2c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402a2e:	980c      	ldr	r0, [sp, #48]	; 0x30
  402a30:	f002 fb54 	bl	4050dc <__ssprint_r>
  402a34:	2800      	cmp	r0, #0
  402a36:	f47f aacb 	bne.w	401fd0 <_svfprintf_r+0x1a4>
  402a3a:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  402a3e:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402a40:	46c8      	mov	r8, r9
  402a42:	f7ff bb61 	b.w	402108 <_svfprintf_r+0x2dc>
  402a46:	1e5e      	subs	r6, r3, #1
  402a48:	2e00      	cmp	r6, #0
  402a4a:	f77f af0a 	ble.w	402862 <_svfprintf_r+0xa36>
  402a4e:	2e10      	cmp	r6, #16
  402a50:	4d03      	ldr	r5, [pc, #12]	; (402a60 <_svfprintf_r+0xc34>)
  402a52:	dd23      	ble.n	402a9c <_svfprintf_r+0xc70>
  402a54:	4622      	mov	r2, r4
  402a56:	f04f 0b10 	mov.w	fp, #16
  402a5a:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  402a5c:	e007      	b.n	402a6e <_svfprintf_r+0xc42>
  402a5e:	bf00      	nop
  402a60:	00406330 	.word	0x00406330
  402a64:	3e10      	subs	r6, #16
  402a66:	2e10      	cmp	r6, #16
  402a68:	f108 0808 	add.w	r8, r8, #8
  402a6c:	dd15      	ble.n	402a9a <_svfprintf_r+0xc6e>
  402a6e:	3701      	adds	r7, #1
  402a70:	3210      	adds	r2, #16
  402a72:	2f07      	cmp	r7, #7
  402a74:	9227      	str	r2, [sp, #156]	; 0x9c
  402a76:	9726      	str	r7, [sp, #152]	; 0x98
  402a78:	e888 0820 	stmia.w	r8, {r5, fp}
  402a7c:	ddf2      	ble.n	402a64 <_svfprintf_r+0xc38>
  402a7e:	aa25      	add	r2, sp, #148	; 0x94
  402a80:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402a82:	4620      	mov	r0, r4
  402a84:	f002 fb2a 	bl	4050dc <__ssprint_r>
  402a88:	2800      	cmp	r0, #0
  402a8a:	f47f aaa1 	bne.w	401fd0 <_svfprintf_r+0x1a4>
  402a8e:	3e10      	subs	r6, #16
  402a90:	2e10      	cmp	r6, #16
  402a92:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  402a94:	9f26      	ldr	r7, [sp, #152]	; 0x98
  402a96:	46c8      	mov	r8, r9
  402a98:	dce9      	bgt.n	402a6e <_svfprintf_r+0xc42>
  402a9a:	4614      	mov	r4, r2
  402a9c:	3701      	adds	r7, #1
  402a9e:	4434      	add	r4, r6
  402aa0:	2f07      	cmp	r7, #7
  402aa2:	9427      	str	r4, [sp, #156]	; 0x9c
  402aa4:	9726      	str	r7, [sp, #152]	; 0x98
  402aa6:	e888 0060 	stmia.w	r8, {r5, r6}
  402aaa:	f77f aed8 	ble.w	40285e <_svfprintf_r+0xa32>
  402aae:	aa25      	add	r2, sp, #148	; 0x94
  402ab0:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402ab2:	980c      	ldr	r0, [sp, #48]	; 0x30
  402ab4:	f002 fb12 	bl	4050dc <__ssprint_r>
  402ab8:	2800      	cmp	r0, #0
  402aba:	f47f aa89 	bne.w	401fd0 <_svfprintf_r+0x1a4>
  402abe:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402ac0:	9f26      	ldr	r7, [sp, #152]	; 0x98
  402ac2:	46c8      	mov	r8, r9
  402ac4:	e6cd      	b.n	402862 <_svfprintf_r+0xa36>
  402ac6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402ac8:	6814      	ldr	r4, [r2, #0]
  402aca:	4613      	mov	r3, r2
  402acc:	3304      	adds	r3, #4
  402ace:	17e5      	asrs	r5, r4, #31
  402ad0:	930f      	str	r3, [sp, #60]	; 0x3c
  402ad2:	4622      	mov	r2, r4
  402ad4:	462b      	mov	r3, r5
  402ad6:	e4fc      	b.n	4024d2 <_svfprintf_r+0x6a6>
  402ad8:	3204      	adds	r2, #4
  402ada:	681c      	ldr	r4, [r3, #0]
  402adc:	920f      	str	r2, [sp, #60]	; 0x3c
  402ade:	2301      	movs	r3, #1
  402ae0:	2500      	movs	r5, #0
  402ae2:	f7ff ba96 	b.w	402012 <_svfprintf_r+0x1e6>
  402ae6:	681c      	ldr	r4, [r3, #0]
  402ae8:	3304      	adds	r3, #4
  402aea:	930f      	str	r3, [sp, #60]	; 0x3c
  402aec:	2500      	movs	r5, #0
  402aee:	e423      	b.n	402338 <_svfprintf_r+0x50c>
  402af0:	990f      	ldr	r1, [sp, #60]	; 0x3c
  402af2:	460a      	mov	r2, r1
  402af4:	3204      	adds	r2, #4
  402af6:	680c      	ldr	r4, [r1, #0]
  402af8:	920f      	str	r2, [sp, #60]	; 0x3c
  402afa:	2500      	movs	r5, #0
  402afc:	f7ff ba89 	b.w	402012 <_svfprintf_r+0x1e6>
  402b00:	4614      	mov	r4, r2
  402b02:	3301      	adds	r3, #1
  402b04:	4434      	add	r4, r6
  402b06:	2b07      	cmp	r3, #7
  402b08:	9427      	str	r4, [sp, #156]	; 0x9c
  402b0a:	9326      	str	r3, [sp, #152]	; 0x98
  402b0c:	e888 0060 	stmia.w	r8, {r5, r6}
  402b10:	f77f ab6a 	ble.w	4021e8 <_svfprintf_r+0x3bc>
  402b14:	e6b2      	b.n	40287c <_svfprintf_r+0xa50>
  402b16:	f8dd b01c 	ldr.w	fp, [sp, #28]
  402b1a:	f8cd b01c 	str.w	fp, [sp, #28]
  402b1e:	ae42      	add	r6, sp, #264	; 0x108
  402b20:	3430      	adds	r4, #48	; 0x30
  402b22:	2301      	movs	r3, #1
  402b24:	f806 4d41 	strb.w	r4, [r6, #-65]!
  402b28:	930e      	str	r3, [sp, #56]	; 0x38
  402b2a:	f7ff ba8f 	b.w	40204c <_svfprintf_r+0x220>
  402b2e:	aa25      	add	r2, sp, #148	; 0x94
  402b30:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402b32:	980c      	ldr	r0, [sp, #48]	; 0x30
  402b34:	f002 fad2 	bl	4050dc <__ssprint_r>
  402b38:	2800      	cmp	r0, #0
  402b3a:	f47f aa49 	bne.w	401fd0 <_svfprintf_r+0x1a4>
  402b3e:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402b40:	46c8      	mov	r8, r9
  402b42:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  402b44:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402b46:	429a      	cmp	r2, r3
  402b48:	db44      	blt.n	402bd4 <_svfprintf_r+0xda8>
  402b4a:	9b07      	ldr	r3, [sp, #28]
  402b4c:	07d9      	lsls	r1, r3, #31
  402b4e:	d441      	bmi.n	402bd4 <_svfprintf_r+0xda8>
  402b50:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402b52:	9812      	ldr	r0, [sp, #72]	; 0x48
  402b54:	1a9a      	subs	r2, r3, r2
  402b56:	1a1d      	subs	r5, r3, r0
  402b58:	4295      	cmp	r5, r2
  402b5a:	bfa8      	it	ge
  402b5c:	4615      	movge	r5, r2
  402b5e:	2d00      	cmp	r5, #0
  402b60:	dd0e      	ble.n	402b80 <_svfprintf_r+0xd54>
  402b62:	9926      	ldr	r1, [sp, #152]	; 0x98
  402b64:	f8c8 5004 	str.w	r5, [r8, #4]
  402b68:	3101      	adds	r1, #1
  402b6a:	4406      	add	r6, r0
  402b6c:	442c      	add	r4, r5
  402b6e:	2907      	cmp	r1, #7
  402b70:	f8c8 6000 	str.w	r6, [r8]
  402b74:	9427      	str	r4, [sp, #156]	; 0x9c
  402b76:	9126      	str	r1, [sp, #152]	; 0x98
  402b78:	f300 823b 	bgt.w	402ff2 <_svfprintf_r+0x11c6>
  402b7c:	f108 0808 	add.w	r8, r8, #8
  402b80:	2d00      	cmp	r5, #0
  402b82:	bfac      	ite	ge
  402b84:	1b56      	subge	r6, r2, r5
  402b86:	4616      	movlt	r6, r2
  402b88:	2e00      	cmp	r6, #0
  402b8a:	f77f ab2f 	ble.w	4021ec <_svfprintf_r+0x3c0>
  402b8e:	2e10      	cmp	r6, #16
  402b90:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402b92:	4db0      	ldr	r5, [pc, #704]	; (402e54 <_svfprintf_r+0x1028>)
  402b94:	ddb5      	ble.n	402b02 <_svfprintf_r+0xcd6>
  402b96:	4622      	mov	r2, r4
  402b98:	2710      	movs	r7, #16
  402b9a:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  402b9e:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  402ba0:	e004      	b.n	402bac <_svfprintf_r+0xd80>
  402ba2:	f108 0808 	add.w	r8, r8, #8
  402ba6:	3e10      	subs	r6, #16
  402ba8:	2e10      	cmp	r6, #16
  402baa:	dda9      	ble.n	402b00 <_svfprintf_r+0xcd4>
  402bac:	3301      	adds	r3, #1
  402bae:	3210      	adds	r2, #16
  402bb0:	2b07      	cmp	r3, #7
  402bb2:	9227      	str	r2, [sp, #156]	; 0x9c
  402bb4:	9326      	str	r3, [sp, #152]	; 0x98
  402bb6:	e888 00a0 	stmia.w	r8, {r5, r7}
  402bba:	ddf2      	ble.n	402ba2 <_svfprintf_r+0xd76>
  402bbc:	aa25      	add	r2, sp, #148	; 0x94
  402bbe:	4621      	mov	r1, r4
  402bc0:	4658      	mov	r0, fp
  402bc2:	f002 fa8b 	bl	4050dc <__ssprint_r>
  402bc6:	2800      	cmp	r0, #0
  402bc8:	f47f aa02 	bne.w	401fd0 <_svfprintf_r+0x1a4>
  402bcc:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  402bce:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402bd0:	46c8      	mov	r8, r9
  402bd2:	e7e8      	b.n	402ba6 <_svfprintf_r+0xd7a>
  402bd4:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402bd6:	9819      	ldr	r0, [sp, #100]	; 0x64
  402bd8:	991a      	ldr	r1, [sp, #104]	; 0x68
  402bda:	f8c8 1000 	str.w	r1, [r8]
  402bde:	3301      	adds	r3, #1
  402be0:	4404      	add	r4, r0
  402be2:	2b07      	cmp	r3, #7
  402be4:	9427      	str	r4, [sp, #156]	; 0x9c
  402be6:	f8c8 0004 	str.w	r0, [r8, #4]
  402bea:	9326      	str	r3, [sp, #152]	; 0x98
  402bec:	f300 81f5 	bgt.w	402fda <_svfprintf_r+0x11ae>
  402bf0:	f108 0808 	add.w	r8, r8, #8
  402bf4:	e7ac      	b.n	402b50 <_svfprintf_r+0xd24>
  402bf6:	9b07      	ldr	r3, [sp, #28]
  402bf8:	07da      	lsls	r2, r3, #31
  402bfa:	f53f adfe 	bmi.w	4027fa <_svfprintf_r+0x9ce>
  402bfe:	3701      	adds	r7, #1
  402c00:	3401      	adds	r4, #1
  402c02:	2301      	movs	r3, #1
  402c04:	2f07      	cmp	r7, #7
  402c06:	9427      	str	r4, [sp, #156]	; 0x9c
  402c08:	9726      	str	r7, [sp, #152]	; 0x98
  402c0a:	f8c8 6000 	str.w	r6, [r8]
  402c0e:	f8c8 3004 	str.w	r3, [r8, #4]
  402c12:	f77f ae24 	ble.w	40285e <_svfprintf_r+0xa32>
  402c16:	e74a      	b.n	402aae <_svfprintf_r+0xc82>
  402c18:	aa25      	add	r2, sp, #148	; 0x94
  402c1a:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402c1c:	980c      	ldr	r0, [sp, #48]	; 0x30
  402c1e:	f002 fa5d 	bl	4050dc <__ssprint_r>
  402c22:	2800      	cmp	r0, #0
  402c24:	f47f a9d4 	bne.w	401fd0 <_svfprintf_r+0x1a4>
  402c28:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402c2a:	9f26      	ldr	r7, [sp, #152]	; 0x98
  402c2c:	46c8      	mov	r8, r9
  402c2e:	e5f2      	b.n	402816 <_svfprintf_r+0x9ea>
  402c30:	aa25      	add	r2, sp, #148	; 0x94
  402c32:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402c34:	980c      	ldr	r0, [sp, #48]	; 0x30
  402c36:	f002 fa51 	bl	4050dc <__ssprint_r>
  402c3a:	2800      	cmp	r0, #0
  402c3c:	f47f a9c8 	bne.w	401fd0 <_svfprintf_r+0x1a4>
  402c40:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402c42:	9f26      	ldr	r7, [sp, #152]	; 0x98
  402c44:	46c8      	mov	r8, r9
  402c46:	e5f5      	b.n	402834 <_svfprintf_r+0xa08>
  402c48:	464e      	mov	r6, r9
  402c4a:	f7ff b9ff 	b.w	40204c <_svfprintf_r+0x220>
  402c4e:	aa25      	add	r2, sp, #148	; 0x94
  402c50:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402c52:	980c      	ldr	r0, [sp, #48]	; 0x30
  402c54:	f002 fa42 	bl	4050dc <__ssprint_r>
  402c58:	2800      	cmp	r0, #0
  402c5a:	f47f a9b9 	bne.w	401fd0 <_svfprintf_r+0x1a4>
  402c5e:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402c60:	46c8      	mov	r8, r9
  402c62:	f7ff ba74 	b.w	40214e <_svfprintf_r+0x322>
  402c66:	9c14      	ldr	r4, [sp, #80]	; 0x50
  402c68:	4622      	mov	r2, r4
  402c6a:	4620      	mov	r0, r4
  402c6c:	9c15      	ldr	r4, [sp, #84]	; 0x54
  402c6e:	4623      	mov	r3, r4
  402c70:	4621      	mov	r1, r4
  402c72:	f003 fae9 	bl	406248 <__aeabi_dcmpun>
  402c76:	2800      	cmp	r0, #0
  402c78:	f040 8286 	bne.w	403188 <_svfprintf_r+0x135c>
  402c7c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402c7e:	3301      	adds	r3, #1
  402c80:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402c82:	f023 0320 	bic.w	r3, r3, #32
  402c86:	930e      	str	r3, [sp, #56]	; 0x38
  402c88:	f000 81e2 	beq.w	403050 <_svfprintf_r+0x1224>
  402c8c:	2b47      	cmp	r3, #71	; 0x47
  402c8e:	f000 811e 	beq.w	402ece <_svfprintf_r+0x10a2>
  402c92:	f44b 7380 	orr.w	r3, fp, #256	; 0x100
  402c96:	9307      	str	r3, [sp, #28]
  402c98:	9b15      	ldr	r3, [sp, #84]	; 0x54
  402c9a:	1e1f      	subs	r7, r3, #0
  402c9c:	9b14      	ldr	r3, [sp, #80]	; 0x50
  402c9e:	9308      	str	r3, [sp, #32]
  402ca0:	bfbb      	ittet	lt
  402ca2:	463b      	movlt	r3, r7
  402ca4:	f103 4700 	addlt.w	r7, r3, #2147483648	; 0x80000000
  402ca8:	2300      	movge	r3, #0
  402caa:	232d      	movlt	r3, #45	; 0x2d
  402cac:	9310      	str	r3, [sp, #64]	; 0x40
  402cae:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402cb0:	2b66      	cmp	r3, #102	; 0x66
  402cb2:	f000 81bb 	beq.w	40302c <_svfprintf_r+0x1200>
  402cb6:	2b46      	cmp	r3, #70	; 0x46
  402cb8:	f000 80df 	beq.w	402e7a <_svfprintf_r+0x104e>
  402cbc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  402cbe:	9a08      	ldr	r2, [sp, #32]
  402cc0:	2b45      	cmp	r3, #69	; 0x45
  402cc2:	bf0c      	ite	eq
  402cc4:	9b0a      	ldreq	r3, [sp, #40]	; 0x28
  402cc6:	9d0a      	ldrne	r5, [sp, #40]	; 0x28
  402cc8:	a823      	add	r0, sp, #140	; 0x8c
  402cca:	a920      	add	r1, sp, #128	; 0x80
  402ccc:	bf08      	it	eq
  402cce:	1c5d      	addeq	r5, r3, #1
  402cd0:	9004      	str	r0, [sp, #16]
  402cd2:	9103      	str	r1, [sp, #12]
  402cd4:	a81f      	add	r0, sp, #124	; 0x7c
  402cd6:	2102      	movs	r1, #2
  402cd8:	463b      	mov	r3, r7
  402cda:	9002      	str	r0, [sp, #8]
  402cdc:	9501      	str	r5, [sp, #4]
  402cde:	9100      	str	r1, [sp, #0]
  402ce0:	980c      	ldr	r0, [sp, #48]	; 0x30
  402ce2:	f000 fb6d 	bl	4033c0 <_dtoa_r>
  402ce6:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402ce8:	2b67      	cmp	r3, #103	; 0x67
  402cea:	4606      	mov	r6, r0
  402cec:	f040 81e0 	bne.w	4030b0 <_svfprintf_r+0x1284>
  402cf0:	f01b 0f01 	tst.w	fp, #1
  402cf4:	f000 8246 	beq.w	403184 <_svfprintf_r+0x1358>
  402cf8:	1974      	adds	r4, r6, r5
  402cfa:	9a16      	ldr	r2, [sp, #88]	; 0x58
  402cfc:	9808      	ldr	r0, [sp, #32]
  402cfe:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  402d00:	4639      	mov	r1, r7
  402d02:	f003 fa6f 	bl	4061e4 <__aeabi_dcmpeq>
  402d06:	2800      	cmp	r0, #0
  402d08:	f040 8165 	bne.w	402fd6 <_svfprintf_r+0x11aa>
  402d0c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  402d0e:	42a3      	cmp	r3, r4
  402d10:	d206      	bcs.n	402d20 <_svfprintf_r+0xef4>
  402d12:	2130      	movs	r1, #48	; 0x30
  402d14:	1c5a      	adds	r2, r3, #1
  402d16:	9223      	str	r2, [sp, #140]	; 0x8c
  402d18:	7019      	strb	r1, [r3, #0]
  402d1a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  402d1c:	429c      	cmp	r4, r3
  402d1e:	d8f9      	bhi.n	402d14 <_svfprintf_r+0xee8>
  402d20:	1b9b      	subs	r3, r3, r6
  402d22:	9313      	str	r3, [sp, #76]	; 0x4c
  402d24:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  402d26:	2b47      	cmp	r3, #71	; 0x47
  402d28:	f000 80e9 	beq.w	402efe <_svfprintf_r+0x10d2>
  402d2c:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402d2e:	2b65      	cmp	r3, #101	; 0x65
  402d30:	f340 81cd 	ble.w	4030ce <_svfprintf_r+0x12a2>
  402d34:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402d36:	2b66      	cmp	r3, #102	; 0x66
  402d38:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  402d3a:	9312      	str	r3, [sp, #72]	; 0x48
  402d3c:	f000 819e 	beq.w	40307c <_svfprintf_r+0x1250>
  402d40:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402d42:	9a12      	ldr	r2, [sp, #72]	; 0x48
  402d44:	4619      	mov	r1, r3
  402d46:	4291      	cmp	r1, r2
  402d48:	f300 818a 	bgt.w	403060 <_svfprintf_r+0x1234>
  402d4c:	f01b 0f01 	tst.w	fp, #1
  402d50:	f040 8213 	bne.w	40317a <_svfprintf_r+0x134e>
  402d54:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  402d58:	9308      	str	r3, [sp, #32]
  402d5a:	2367      	movs	r3, #103	; 0x67
  402d5c:	920e      	str	r2, [sp, #56]	; 0x38
  402d5e:	9311      	str	r3, [sp, #68]	; 0x44
  402d60:	9b10      	ldr	r3, [sp, #64]	; 0x40
  402d62:	2b00      	cmp	r3, #0
  402d64:	f040 80c4 	bne.w	402ef0 <_svfprintf_r+0x10c4>
  402d68:	930a      	str	r3, [sp, #40]	; 0x28
  402d6a:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  402d6e:	f7ff b975 	b.w	40205c <_svfprintf_r+0x230>
  402d72:	4635      	mov	r5, r6
  402d74:	460c      	mov	r4, r1
  402d76:	4646      	mov	r6, r8
  402d78:	4690      	mov	r8, r2
  402d7a:	3301      	adds	r3, #1
  402d7c:	443c      	add	r4, r7
  402d7e:	2b07      	cmp	r3, #7
  402d80:	9427      	str	r4, [sp, #156]	; 0x9c
  402d82:	9326      	str	r3, [sp, #152]	; 0x98
  402d84:	e888 00a0 	stmia.w	r8, {r5, r7}
  402d88:	f73f aed1 	bgt.w	402b2e <_svfprintf_r+0xd02>
  402d8c:	f108 0808 	add.w	r8, r8, #8
  402d90:	e6d7      	b.n	402b42 <_svfprintf_r+0xd16>
  402d92:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402d94:	6813      	ldr	r3, [r2, #0]
  402d96:	3204      	adds	r2, #4
  402d98:	920f      	str	r2, [sp, #60]	; 0x3c
  402d9a:	9a09      	ldr	r2, [sp, #36]	; 0x24
  402d9c:	601a      	str	r2, [r3, #0]
  402d9e:	f7ff b86c 	b.w	401e7a <_svfprintf_r+0x4e>
  402da2:	aa25      	add	r2, sp, #148	; 0x94
  402da4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402da6:	980c      	ldr	r0, [sp, #48]	; 0x30
  402da8:	f002 f998 	bl	4050dc <__ssprint_r>
  402dac:	2800      	cmp	r0, #0
  402dae:	f47f a90f 	bne.w	401fd0 <_svfprintf_r+0x1a4>
  402db2:	46c8      	mov	r8, r9
  402db4:	e48d      	b.n	4026d2 <_svfprintf_r+0x8a6>
  402db6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402db8:	4a27      	ldr	r2, [pc, #156]	; (402e58 <_svfprintf_r+0x102c>)
  402dba:	f8c8 2000 	str.w	r2, [r8]
  402dbe:	3301      	adds	r3, #1
  402dc0:	3401      	adds	r4, #1
  402dc2:	2201      	movs	r2, #1
  402dc4:	2b07      	cmp	r3, #7
  402dc6:	9427      	str	r4, [sp, #156]	; 0x9c
  402dc8:	9326      	str	r3, [sp, #152]	; 0x98
  402dca:	f8c8 2004 	str.w	r2, [r8, #4]
  402dce:	dc72      	bgt.n	402eb6 <_svfprintf_r+0x108a>
  402dd0:	f108 0808 	add.w	r8, r8, #8
  402dd4:	b929      	cbnz	r1, 402de2 <_svfprintf_r+0xfb6>
  402dd6:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402dd8:	b91b      	cbnz	r3, 402de2 <_svfprintf_r+0xfb6>
  402dda:	9b07      	ldr	r3, [sp, #28]
  402ddc:	07d8      	lsls	r0, r3, #31
  402dde:	f57f aa05 	bpl.w	4021ec <_svfprintf_r+0x3c0>
  402de2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402de4:	9819      	ldr	r0, [sp, #100]	; 0x64
  402de6:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  402de8:	f8c8 2000 	str.w	r2, [r8]
  402dec:	3301      	adds	r3, #1
  402dee:	4602      	mov	r2, r0
  402df0:	4422      	add	r2, r4
  402df2:	2b07      	cmp	r3, #7
  402df4:	9227      	str	r2, [sp, #156]	; 0x9c
  402df6:	f8c8 0004 	str.w	r0, [r8, #4]
  402dfa:	9326      	str	r3, [sp, #152]	; 0x98
  402dfc:	f300 818d 	bgt.w	40311a <_svfprintf_r+0x12ee>
  402e00:	f108 0808 	add.w	r8, r8, #8
  402e04:	2900      	cmp	r1, #0
  402e06:	f2c0 8165 	blt.w	4030d4 <_svfprintf_r+0x12a8>
  402e0a:	9913      	ldr	r1, [sp, #76]	; 0x4c
  402e0c:	f8c8 6000 	str.w	r6, [r8]
  402e10:	3301      	adds	r3, #1
  402e12:	188c      	adds	r4, r1, r2
  402e14:	2b07      	cmp	r3, #7
  402e16:	9427      	str	r4, [sp, #156]	; 0x9c
  402e18:	9326      	str	r3, [sp, #152]	; 0x98
  402e1a:	f8c8 1004 	str.w	r1, [r8, #4]
  402e1e:	f77f a9e3 	ble.w	4021e8 <_svfprintf_r+0x3bc>
  402e22:	e52b      	b.n	40287c <_svfprintf_r+0xa50>
  402e24:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402e26:	9909      	ldr	r1, [sp, #36]	; 0x24
  402e28:	6813      	ldr	r3, [r2, #0]
  402e2a:	17cd      	asrs	r5, r1, #31
  402e2c:	4608      	mov	r0, r1
  402e2e:	3204      	adds	r2, #4
  402e30:	4629      	mov	r1, r5
  402e32:	920f      	str	r2, [sp, #60]	; 0x3c
  402e34:	e9c3 0100 	strd	r0, r1, [r3]
  402e38:	f7ff b81f 	b.w	401e7a <_svfprintf_r+0x4e>
  402e3c:	aa25      	add	r2, sp, #148	; 0x94
  402e3e:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402e40:	980c      	ldr	r0, [sp, #48]	; 0x30
  402e42:	f002 f94b 	bl	4050dc <__ssprint_r>
  402e46:	2800      	cmp	r0, #0
  402e48:	f47f a8c2 	bne.w	401fd0 <_svfprintf_r+0x1a4>
  402e4c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402e4e:	46c8      	mov	r8, r9
  402e50:	e458      	b.n	402704 <_svfprintf_r+0x8d8>
  402e52:	bf00      	nop
  402e54:	00406330 	.word	0x00406330
  402e58:	0040631c 	.word	0x0040631c
  402e5c:	2140      	movs	r1, #64	; 0x40
  402e5e:	980c      	ldr	r0, [sp, #48]	; 0x30
  402e60:	f001 fa00 	bl	404264 <_malloc_r>
  402e64:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  402e66:	6010      	str	r0, [r2, #0]
  402e68:	6110      	str	r0, [r2, #16]
  402e6a:	2800      	cmp	r0, #0
  402e6c:	f000 81ec 	beq.w	403248 <_svfprintf_r+0x141c>
  402e70:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  402e72:	2340      	movs	r3, #64	; 0x40
  402e74:	6153      	str	r3, [r2, #20]
  402e76:	f7fe bff0 	b.w	401e5a <_svfprintf_r+0x2e>
  402e7a:	a823      	add	r0, sp, #140	; 0x8c
  402e7c:	a920      	add	r1, sp, #128	; 0x80
  402e7e:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  402e80:	9004      	str	r0, [sp, #16]
  402e82:	9103      	str	r1, [sp, #12]
  402e84:	a81f      	add	r0, sp, #124	; 0x7c
  402e86:	2103      	movs	r1, #3
  402e88:	9002      	str	r0, [sp, #8]
  402e8a:	9a08      	ldr	r2, [sp, #32]
  402e8c:	9401      	str	r4, [sp, #4]
  402e8e:	463b      	mov	r3, r7
  402e90:	9100      	str	r1, [sp, #0]
  402e92:	980c      	ldr	r0, [sp, #48]	; 0x30
  402e94:	f000 fa94 	bl	4033c0 <_dtoa_r>
  402e98:	4625      	mov	r5, r4
  402e9a:	4606      	mov	r6, r0
  402e9c:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402e9e:	2b46      	cmp	r3, #70	; 0x46
  402ea0:	eb06 0405 	add.w	r4, r6, r5
  402ea4:	f47f af29 	bne.w	402cfa <_svfprintf_r+0xece>
  402ea8:	7833      	ldrb	r3, [r6, #0]
  402eaa:	2b30      	cmp	r3, #48	; 0x30
  402eac:	f000 8172 	beq.w	403194 <_svfprintf_r+0x1368>
  402eb0:	9d1f      	ldr	r5, [sp, #124]	; 0x7c
  402eb2:	442c      	add	r4, r5
  402eb4:	e721      	b.n	402cfa <_svfprintf_r+0xece>
  402eb6:	aa25      	add	r2, sp, #148	; 0x94
  402eb8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402eba:	980c      	ldr	r0, [sp, #48]	; 0x30
  402ebc:	f002 f90e 	bl	4050dc <__ssprint_r>
  402ec0:	2800      	cmp	r0, #0
  402ec2:	f47f a885 	bne.w	401fd0 <_svfprintf_r+0x1a4>
  402ec6:	991f      	ldr	r1, [sp, #124]	; 0x7c
  402ec8:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402eca:	46c8      	mov	r8, r9
  402ecc:	e782      	b.n	402dd4 <_svfprintf_r+0xfa8>
  402ece:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402ed0:	2b00      	cmp	r3, #0
  402ed2:	bf08      	it	eq
  402ed4:	2301      	moveq	r3, #1
  402ed6:	930a      	str	r3, [sp, #40]	; 0x28
  402ed8:	e6db      	b.n	402c92 <_svfprintf_r+0xe66>
  402eda:	4630      	mov	r0, r6
  402edc:	940a      	str	r4, [sp, #40]	; 0x28
  402ede:	f002 f88f 	bl	405000 <strlen>
  402ee2:	950f      	str	r5, [sp, #60]	; 0x3c
  402ee4:	900e      	str	r0, [sp, #56]	; 0x38
  402ee6:	f8cd b01c 	str.w	fp, [sp, #28]
  402eea:	4603      	mov	r3, r0
  402eec:	f7ff b9fb 	b.w	4022e6 <_svfprintf_r+0x4ba>
  402ef0:	272d      	movs	r7, #45	; 0x2d
  402ef2:	2300      	movs	r3, #0
  402ef4:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  402ef8:	930a      	str	r3, [sp, #40]	; 0x28
  402efa:	f7ff b8b0 	b.w	40205e <_svfprintf_r+0x232>
  402efe:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  402f00:	9312      	str	r3, [sp, #72]	; 0x48
  402f02:	461a      	mov	r2, r3
  402f04:	3303      	adds	r3, #3
  402f06:	db04      	blt.n	402f12 <_svfprintf_r+0x10e6>
  402f08:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402f0a:	4619      	mov	r1, r3
  402f0c:	4291      	cmp	r1, r2
  402f0e:	f6bf af17 	bge.w	402d40 <_svfprintf_r+0xf14>
  402f12:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402f14:	3b02      	subs	r3, #2
  402f16:	9311      	str	r3, [sp, #68]	; 0x44
  402f18:	f89d 3044 	ldrb.w	r3, [sp, #68]	; 0x44
  402f1c:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
  402f20:	9b12      	ldr	r3, [sp, #72]	; 0x48
  402f22:	3b01      	subs	r3, #1
  402f24:	2b00      	cmp	r3, #0
  402f26:	931f      	str	r3, [sp, #124]	; 0x7c
  402f28:	bfbd      	ittte	lt
  402f2a:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
  402f2c:	f1c3 0301 	rsblt	r3, r3, #1
  402f30:	222d      	movlt	r2, #45	; 0x2d
  402f32:	222b      	movge	r2, #43	; 0x2b
  402f34:	2b09      	cmp	r3, #9
  402f36:	f88d 2085 	strb.w	r2, [sp, #133]	; 0x85
  402f3a:	f340 8116 	ble.w	40316a <_svfprintf_r+0x133e>
  402f3e:	f10d 0493 	add.w	r4, sp, #147	; 0x93
  402f42:	4620      	mov	r0, r4
  402f44:	4dad      	ldr	r5, [pc, #692]	; (4031fc <_svfprintf_r+0x13d0>)
  402f46:	e000      	b.n	402f4a <_svfprintf_r+0x111e>
  402f48:	4610      	mov	r0, r2
  402f4a:	fb85 1203 	smull	r1, r2, r5, r3
  402f4e:	17d9      	asrs	r1, r3, #31
  402f50:	ebc1 01a2 	rsb	r1, r1, r2, asr #2
  402f54:	eb01 0281 	add.w	r2, r1, r1, lsl #2
  402f58:	eba3 0242 	sub.w	r2, r3, r2, lsl #1
  402f5c:	3230      	adds	r2, #48	; 0x30
  402f5e:	2909      	cmp	r1, #9
  402f60:	f800 2c01 	strb.w	r2, [r0, #-1]
  402f64:	460b      	mov	r3, r1
  402f66:	f100 32ff 	add.w	r2, r0, #4294967295
  402f6a:	dced      	bgt.n	402f48 <_svfprintf_r+0x111c>
  402f6c:	3330      	adds	r3, #48	; 0x30
  402f6e:	3802      	subs	r0, #2
  402f70:	b2d9      	uxtb	r1, r3
  402f72:	4284      	cmp	r4, r0
  402f74:	f802 1c01 	strb.w	r1, [r2, #-1]
  402f78:	f240 815f 	bls.w	40323a <_svfprintf_r+0x140e>
  402f7c:	f10d 0086 	add.w	r0, sp, #134	; 0x86
  402f80:	4613      	mov	r3, r2
  402f82:	e001      	b.n	402f88 <_svfprintf_r+0x115c>
  402f84:	f813 1b01 	ldrb.w	r1, [r3], #1
  402f88:	f800 1b01 	strb.w	r1, [r0], #1
  402f8c:	42a3      	cmp	r3, r4
  402f8e:	d1f9      	bne.n	402f84 <_svfprintf_r+0x1158>
  402f90:	3301      	adds	r3, #1
  402f92:	1a9b      	subs	r3, r3, r2
  402f94:	f10d 0286 	add.w	r2, sp, #134	; 0x86
  402f98:	4413      	add	r3, r2
  402f9a:	aa21      	add	r2, sp, #132	; 0x84
  402f9c:	1a9b      	subs	r3, r3, r2
  402f9e:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  402fa0:	931b      	str	r3, [sp, #108]	; 0x6c
  402fa2:	2a01      	cmp	r2, #1
  402fa4:	4413      	add	r3, r2
  402fa6:	930e      	str	r3, [sp, #56]	; 0x38
  402fa8:	f340 8113 	ble.w	4031d2 <_svfprintf_r+0x13a6>
  402fac:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  402fae:	9a19      	ldr	r2, [sp, #100]	; 0x64
  402fb0:	4413      	add	r3, r2
  402fb2:	930e      	str	r3, [sp, #56]	; 0x38
  402fb4:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  402fb8:	9308      	str	r3, [sp, #32]
  402fba:	2300      	movs	r3, #0
  402fbc:	9312      	str	r3, [sp, #72]	; 0x48
  402fbe:	e6cf      	b.n	402d60 <_svfprintf_r+0xf34>
  402fc0:	aa25      	add	r2, sp, #148	; 0x94
  402fc2:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402fc4:	980c      	ldr	r0, [sp, #48]	; 0x30
  402fc6:	f002 f889 	bl	4050dc <__ssprint_r>
  402fca:	2800      	cmp	r0, #0
  402fcc:	f47f a800 	bne.w	401fd0 <_svfprintf_r+0x1a4>
  402fd0:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402fd2:	46c8      	mov	r8, r9
  402fd4:	e4d6      	b.n	402984 <_svfprintf_r+0xb58>
  402fd6:	4623      	mov	r3, r4
  402fd8:	e6a2      	b.n	402d20 <_svfprintf_r+0xef4>
  402fda:	aa25      	add	r2, sp, #148	; 0x94
  402fdc:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402fde:	980c      	ldr	r0, [sp, #48]	; 0x30
  402fe0:	f002 f87c 	bl	4050dc <__ssprint_r>
  402fe4:	2800      	cmp	r0, #0
  402fe6:	f47e aff3 	bne.w	401fd0 <_svfprintf_r+0x1a4>
  402fea:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  402fec:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402fee:	46c8      	mov	r8, r9
  402ff0:	e5ae      	b.n	402b50 <_svfprintf_r+0xd24>
  402ff2:	aa25      	add	r2, sp, #148	; 0x94
  402ff4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402ff6:	980c      	ldr	r0, [sp, #48]	; 0x30
  402ff8:	f002 f870 	bl	4050dc <__ssprint_r>
  402ffc:	2800      	cmp	r0, #0
  402ffe:	f47e afe7 	bne.w	401fd0 <_svfprintf_r+0x1a4>
  403002:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  403004:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  403006:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403008:	1a9a      	subs	r2, r3, r2
  40300a:	46c8      	mov	r8, r9
  40300c:	e5b8      	b.n	402b80 <_svfprintf_r+0xd54>
  40300e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403010:	9612      	str	r6, [sp, #72]	; 0x48
  403012:	2b06      	cmp	r3, #6
  403014:	bf28      	it	cs
  403016:	2306      	movcs	r3, #6
  403018:	960a      	str	r6, [sp, #40]	; 0x28
  40301a:	4637      	mov	r7, r6
  40301c:	9308      	str	r3, [sp, #32]
  40301e:	950f      	str	r5, [sp, #60]	; 0x3c
  403020:	f8cd b01c 	str.w	fp, [sp, #28]
  403024:	930e      	str	r3, [sp, #56]	; 0x38
  403026:	4e76      	ldr	r6, [pc, #472]	; (403200 <_svfprintf_r+0x13d4>)
  403028:	f7ff b818 	b.w	40205c <_svfprintf_r+0x230>
  40302c:	a823      	add	r0, sp, #140	; 0x8c
  40302e:	a920      	add	r1, sp, #128	; 0x80
  403030:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  403032:	9004      	str	r0, [sp, #16]
  403034:	9103      	str	r1, [sp, #12]
  403036:	a81f      	add	r0, sp, #124	; 0x7c
  403038:	2103      	movs	r1, #3
  40303a:	9002      	str	r0, [sp, #8]
  40303c:	9a08      	ldr	r2, [sp, #32]
  40303e:	9501      	str	r5, [sp, #4]
  403040:	463b      	mov	r3, r7
  403042:	9100      	str	r1, [sp, #0]
  403044:	980c      	ldr	r0, [sp, #48]	; 0x30
  403046:	f000 f9bb 	bl	4033c0 <_dtoa_r>
  40304a:	4606      	mov	r6, r0
  40304c:	1944      	adds	r4, r0, r5
  40304e:	e72b      	b.n	402ea8 <_svfprintf_r+0x107c>
  403050:	2306      	movs	r3, #6
  403052:	930a      	str	r3, [sp, #40]	; 0x28
  403054:	e61d      	b.n	402c92 <_svfprintf_r+0xe66>
  403056:	272d      	movs	r7, #45	; 0x2d
  403058:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  40305c:	f7ff bace 	b.w	4025fc <_svfprintf_r+0x7d0>
  403060:	9a19      	ldr	r2, [sp, #100]	; 0x64
  403062:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  403064:	4413      	add	r3, r2
  403066:	9a12      	ldr	r2, [sp, #72]	; 0x48
  403068:	930e      	str	r3, [sp, #56]	; 0x38
  40306a:	2a00      	cmp	r2, #0
  40306c:	f340 80aa 	ble.w	4031c4 <_svfprintf_r+0x1398>
  403070:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  403074:	9308      	str	r3, [sp, #32]
  403076:	2367      	movs	r3, #103	; 0x67
  403078:	9311      	str	r3, [sp, #68]	; 0x44
  40307a:	e671      	b.n	402d60 <_svfprintf_r+0xf34>
  40307c:	2b00      	cmp	r3, #0
  40307e:	f340 80b2 	ble.w	4031e6 <_svfprintf_r+0x13ba>
  403082:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  403084:	2a00      	cmp	r2, #0
  403086:	f040 8093 	bne.w	4031b0 <_svfprintf_r+0x1384>
  40308a:	f01b 0f01 	tst.w	fp, #1
  40308e:	f040 808f 	bne.w	4031b0 <_svfprintf_r+0x1384>
  403092:	9308      	str	r3, [sp, #32]
  403094:	930e      	str	r3, [sp, #56]	; 0x38
  403096:	e663      	b.n	402d60 <_svfprintf_r+0xf34>
  403098:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40309a:	9308      	str	r3, [sp, #32]
  40309c:	930e      	str	r3, [sp, #56]	; 0x38
  40309e:	900a      	str	r0, [sp, #40]	; 0x28
  4030a0:	950f      	str	r5, [sp, #60]	; 0x3c
  4030a2:	f8cd b01c 	str.w	fp, [sp, #28]
  4030a6:	9012      	str	r0, [sp, #72]	; 0x48
  4030a8:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4030ac:	f7fe bfd6 	b.w	40205c <_svfprintf_r+0x230>
  4030b0:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4030b2:	2b47      	cmp	r3, #71	; 0x47
  4030b4:	f47f ae20 	bne.w	402cf8 <_svfprintf_r+0xecc>
  4030b8:	f01b 0f01 	tst.w	fp, #1
  4030bc:	f47f aeee 	bne.w	402e9c <_svfprintf_r+0x1070>
  4030c0:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  4030c2:	1b9b      	subs	r3, r3, r6
  4030c4:	9313      	str	r3, [sp, #76]	; 0x4c
  4030c6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4030c8:	2b47      	cmp	r3, #71	; 0x47
  4030ca:	f43f af18 	beq.w	402efe <_svfprintf_r+0x10d2>
  4030ce:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  4030d0:	9312      	str	r3, [sp, #72]	; 0x48
  4030d2:	e721      	b.n	402f18 <_svfprintf_r+0x10ec>
  4030d4:	424f      	negs	r7, r1
  4030d6:	3110      	adds	r1, #16
  4030d8:	4d4a      	ldr	r5, [pc, #296]	; (403204 <_svfprintf_r+0x13d8>)
  4030da:	da2f      	bge.n	40313c <_svfprintf_r+0x1310>
  4030dc:	2410      	movs	r4, #16
  4030de:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  4030e2:	e004      	b.n	4030ee <_svfprintf_r+0x12c2>
  4030e4:	f108 0808 	add.w	r8, r8, #8
  4030e8:	3f10      	subs	r7, #16
  4030ea:	2f10      	cmp	r7, #16
  4030ec:	dd26      	ble.n	40313c <_svfprintf_r+0x1310>
  4030ee:	3301      	adds	r3, #1
  4030f0:	3210      	adds	r2, #16
  4030f2:	2b07      	cmp	r3, #7
  4030f4:	9227      	str	r2, [sp, #156]	; 0x9c
  4030f6:	9326      	str	r3, [sp, #152]	; 0x98
  4030f8:	f8c8 5000 	str.w	r5, [r8]
  4030fc:	f8c8 4004 	str.w	r4, [r8, #4]
  403100:	ddf0      	ble.n	4030e4 <_svfprintf_r+0x12b8>
  403102:	aa25      	add	r2, sp, #148	; 0x94
  403104:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403106:	4658      	mov	r0, fp
  403108:	f001 ffe8 	bl	4050dc <__ssprint_r>
  40310c:	2800      	cmp	r0, #0
  40310e:	f47e af5f 	bne.w	401fd0 <_svfprintf_r+0x1a4>
  403112:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  403114:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403116:	46c8      	mov	r8, r9
  403118:	e7e6      	b.n	4030e8 <_svfprintf_r+0x12bc>
  40311a:	aa25      	add	r2, sp, #148	; 0x94
  40311c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40311e:	980c      	ldr	r0, [sp, #48]	; 0x30
  403120:	f001 ffdc 	bl	4050dc <__ssprint_r>
  403124:	2800      	cmp	r0, #0
  403126:	f47e af53 	bne.w	401fd0 <_svfprintf_r+0x1a4>
  40312a:	991f      	ldr	r1, [sp, #124]	; 0x7c
  40312c:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  40312e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403130:	46c8      	mov	r8, r9
  403132:	e667      	b.n	402e04 <_svfprintf_r+0xfd8>
  403134:	2000      	movs	r0, #0
  403136:	900a      	str	r0, [sp, #40]	; 0x28
  403138:	f7fe bed2 	b.w	401ee0 <_svfprintf_r+0xb4>
  40313c:	3301      	adds	r3, #1
  40313e:	443a      	add	r2, r7
  403140:	2b07      	cmp	r3, #7
  403142:	e888 00a0 	stmia.w	r8, {r5, r7}
  403146:	9227      	str	r2, [sp, #156]	; 0x9c
  403148:	9326      	str	r3, [sp, #152]	; 0x98
  40314a:	f108 0808 	add.w	r8, r8, #8
  40314e:	f77f ae5c 	ble.w	402e0a <_svfprintf_r+0xfde>
  403152:	aa25      	add	r2, sp, #148	; 0x94
  403154:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403156:	980c      	ldr	r0, [sp, #48]	; 0x30
  403158:	f001 ffc0 	bl	4050dc <__ssprint_r>
  40315c:	2800      	cmp	r0, #0
  40315e:	f47e af37 	bne.w	401fd0 <_svfprintf_r+0x1a4>
  403162:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  403164:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403166:	46c8      	mov	r8, r9
  403168:	e64f      	b.n	402e0a <_svfprintf_r+0xfde>
  40316a:	3330      	adds	r3, #48	; 0x30
  40316c:	2230      	movs	r2, #48	; 0x30
  40316e:	f88d 3087 	strb.w	r3, [sp, #135]	; 0x87
  403172:	f88d 2086 	strb.w	r2, [sp, #134]	; 0x86
  403176:	ab22      	add	r3, sp, #136	; 0x88
  403178:	e70f      	b.n	402f9a <_svfprintf_r+0x116e>
  40317a:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40317c:	9a19      	ldr	r2, [sp, #100]	; 0x64
  40317e:	4413      	add	r3, r2
  403180:	930e      	str	r3, [sp, #56]	; 0x38
  403182:	e775      	b.n	403070 <_svfprintf_r+0x1244>
  403184:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  403186:	e5cb      	b.n	402d20 <_svfprintf_r+0xef4>
  403188:	4e1f      	ldr	r6, [pc, #124]	; (403208 <_svfprintf_r+0x13dc>)
  40318a:	4b20      	ldr	r3, [pc, #128]	; (40320c <_svfprintf_r+0x13e0>)
  40318c:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  403190:	f7ff ba36 	b.w	402600 <_svfprintf_r+0x7d4>
  403194:	9a16      	ldr	r2, [sp, #88]	; 0x58
  403196:	9808      	ldr	r0, [sp, #32]
  403198:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  40319a:	4639      	mov	r1, r7
  40319c:	f003 f822 	bl	4061e4 <__aeabi_dcmpeq>
  4031a0:	2800      	cmp	r0, #0
  4031a2:	f47f ae85 	bne.w	402eb0 <_svfprintf_r+0x1084>
  4031a6:	f1c5 0501 	rsb	r5, r5, #1
  4031aa:	951f      	str	r5, [sp, #124]	; 0x7c
  4031ac:	442c      	add	r4, r5
  4031ae:	e5a4      	b.n	402cfa <_svfprintf_r+0xece>
  4031b0:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4031b2:	9a19      	ldr	r2, [sp, #100]	; 0x64
  4031b4:	4413      	add	r3, r2
  4031b6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4031b8:	441a      	add	r2, r3
  4031ba:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  4031be:	920e      	str	r2, [sp, #56]	; 0x38
  4031c0:	9308      	str	r3, [sp, #32]
  4031c2:	e5cd      	b.n	402d60 <_svfprintf_r+0xf34>
  4031c4:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4031c6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4031c8:	f1c3 0301 	rsb	r3, r3, #1
  4031cc:	441a      	add	r2, r3
  4031ce:	4613      	mov	r3, r2
  4031d0:	e7d6      	b.n	403180 <_svfprintf_r+0x1354>
  4031d2:	f01b 0301 	ands.w	r3, fp, #1
  4031d6:	9312      	str	r3, [sp, #72]	; 0x48
  4031d8:	f47f aee8 	bne.w	402fac <_svfprintf_r+0x1180>
  4031dc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4031de:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4031e2:	9308      	str	r3, [sp, #32]
  4031e4:	e5bc      	b.n	402d60 <_svfprintf_r+0xf34>
  4031e6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4031e8:	b913      	cbnz	r3, 4031f0 <_svfprintf_r+0x13c4>
  4031ea:	f01b 0f01 	tst.w	fp, #1
  4031ee:	d002      	beq.n	4031f6 <_svfprintf_r+0x13ca>
  4031f0:	9b19      	ldr	r3, [sp, #100]	; 0x64
  4031f2:	3301      	adds	r3, #1
  4031f4:	e7df      	b.n	4031b6 <_svfprintf_r+0x138a>
  4031f6:	2301      	movs	r3, #1
  4031f8:	e74b      	b.n	403092 <_svfprintf_r+0x1266>
  4031fa:	bf00      	nop
  4031fc:	66666667 	.word	0x66666667
  403200:	00406314 	.word	0x00406314
  403204:	00406330 	.word	0x00406330
  403208:	004062e8 	.word	0x004062e8
  40320c:	004062e4 	.word	0x004062e4
  403210:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  403212:	f89a 3001 	ldrb.w	r3, [sl, #1]
  403216:	6828      	ldr	r0, [r5, #0]
  403218:	ea40 70e0 	orr.w	r0, r0, r0, asr #31
  40321c:	900a      	str	r0, [sp, #40]	; 0x28
  40321e:	4628      	mov	r0, r5
  403220:	3004      	adds	r0, #4
  403222:	46a2      	mov	sl, r4
  403224:	900f      	str	r0, [sp, #60]	; 0x3c
  403226:	f7fe be59 	b.w	401edc <_svfprintf_r+0xb0>
  40322a:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  40322e:	f7ff b86f 	b.w	402310 <_svfprintf_r+0x4e4>
  403232:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  403236:	f7ff ba1c 	b.w	402672 <_svfprintf_r+0x846>
  40323a:	f10d 0386 	add.w	r3, sp, #134	; 0x86
  40323e:	e6ac      	b.n	402f9a <_svfprintf_r+0x116e>
  403240:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  403244:	f7ff b8f3 	b.w	40242e <_svfprintf_r+0x602>
  403248:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  40324a:	230c      	movs	r3, #12
  40324c:	6013      	str	r3, [r2, #0]
  40324e:	f04f 33ff 	mov.w	r3, #4294967295
  403252:	9309      	str	r3, [sp, #36]	; 0x24
  403254:	f7fe bec5 	b.w	401fe2 <_svfprintf_r+0x1b6>
  403258:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  40325c:	f7ff b9a2 	b.w	4025a4 <_svfprintf_r+0x778>
  403260:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  403264:	f7ff b97e 	b.w	402564 <_svfprintf_r+0x738>
  403268:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  40326c:	f7ff b961 	b.w	402532 <_svfprintf_r+0x706>
  403270:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  403274:	f7ff b91a 	b.w	4024ac <_svfprintf_r+0x680>

00403278 <register_fini>:
  403278:	4b02      	ldr	r3, [pc, #8]	; (403284 <register_fini+0xc>)
  40327a:	b113      	cbz	r3, 403282 <register_fini+0xa>
  40327c:	4802      	ldr	r0, [pc, #8]	; (403288 <register_fini+0x10>)
  40327e:	f000 b805 	b.w	40328c <atexit>
  403282:	4770      	bx	lr
  403284:	00000000 	.word	0x00000000
  403288:	00404215 	.word	0x00404215

0040328c <atexit>:
  40328c:	2300      	movs	r3, #0
  40328e:	4601      	mov	r1, r0
  403290:	461a      	mov	r2, r3
  403292:	4618      	mov	r0, r3
  403294:	f001 bfa0 	b.w	4051d8 <__register_exitproc>

00403298 <quorem>:
  403298:	6902      	ldr	r2, [r0, #16]
  40329a:	690b      	ldr	r3, [r1, #16]
  40329c:	4293      	cmp	r3, r2
  40329e:	f300 808d 	bgt.w	4033bc <quorem+0x124>
  4032a2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4032a6:	f103 38ff 	add.w	r8, r3, #4294967295
  4032aa:	f101 0714 	add.w	r7, r1, #20
  4032ae:	f100 0b14 	add.w	fp, r0, #20
  4032b2:	f857 2028 	ldr.w	r2, [r7, r8, lsl #2]
  4032b6:	f85b 3028 	ldr.w	r3, [fp, r8, lsl #2]
  4032ba:	ea4f 0488 	mov.w	r4, r8, lsl #2
  4032be:	b083      	sub	sp, #12
  4032c0:	3201      	adds	r2, #1
  4032c2:	fbb3 f9f2 	udiv	r9, r3, r2
  4032c6:	eb0b 0304 	add.w	r3, fp, r4
  4032ca:	9400      	str	r4, [sp, #0]
  4032cc:	eb07 0a04 	add.w	sl, r7, r4
  4032d0:	9301      	str	r3, [sp, #4]
  4032d2:	f1b9 0f00 	cmp.w	r9, #0
  4032d6:	d039      	beq.n	40334c <quorem+0xb4>
  4032d8:	2500      	movs	r5, #0
  4032da:	462e      	mov	r6, r5
  4032dc:	46bc      	mov	ip, r7
  4032de:	46de      	mov	lr, fp
  4032e0:	f85c 4b04 	ldr.w	r4, [ip], #4
  4032e4:	f8de 3000 	ldr.w	r3, [lr]
  4032e8:	b2a2      	uxth	r2, r4
  4032ea:	fb09 5502 	mla	r5, r9, r2, r5
  4032ee:	0c22      	lsrs	r2, r4, #16
  4032f0:	0c2c      	lsrs	r4, r5, #16
  4032f2:	fb09 4202 	mla	r2, r9, r2, r4
  4032f6:	b2ad      	uxth	r5, r5
  4032f8:	1b75      	subs	r5, r6, r5
  4032fa:	b296      	uxth	r6, r2
  4032fc:	ebc6 4613 	rsb	r6, r6, r3, lsr #16
  403300:	fa15 f383 	uxtah	r3, r5, r3
  403304:	eb06 4623 	add.w	r6, r6, r3, asr #16
  403308:	b29b      	uxth	r3, r3
  40330a:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
  40330e:	45e2      	cmp	sl, ip
  403310:	ea4f 4512 	mov.w	r5, r2, lsr #16
  403314:	f84e 3b04 	str.w	r3, [lr], #4
  403318:	ea4f 4626 	mov.w	r6, r6, asr #16
  40331c:	d2e0      	bcs.n	4032e0 <quorem+0x48>
  40331e:	9b00      	ldr	r3, [sp, #0]
  403320:	f85b 3003 	ldr.w	r3, [fp, r3]
  403324:	b993      	cbnz	r3, 40334c <quorem+0xb4>
  403326:	9c01      	ldr	r4, [sp, #4]
  403328:	1f23      	subs	r3, r4, #4
  40332a:	459b      	cmp	fp, r3
  40332c:	d20c      	bcs.n	403348 <quorem+0xb0>
  40332e:	f854 3c04 	ldr.w	r3, [r4, #-4]
  403332:	b94b      	cbnz	r3, 403348 <quorem+0xb0>
  403334:	f1a4 0308 	sub.w	r3, r4, #8
  403338:	e002      	b.n	403340 <quorem+0xa8>
  40333a:	681a      	ldr	r2, [r3, #0]
  40333c:	3b04      	subs	r3, #4
  40333e:	b91a      	cbnz	r2, 403348 <quorem+0xb0>
  403340:	459b      	cmp	fp, r3
  403342:	f108 38ff 	add.w	r8, r8, #4294967295
  403346:	d3f8      	bcc.n	40333a <quorem+0xa2>
  403348:	f8c0 8010 	str.w	r8, [r0, #16]
  40334c:	4604      	mov	r4, r0
  40334e:	f001 fd2b 	bl	404da8 <__mcmp>
  403352:	2800      	cmp	r0, #0
  403354:	db2e      	blt.n	4033b4 <quorem+0x11c>
  403356:	f109 0901 	add.w	r9, r9, #1
  40335a:	465d      	mov	r5, fp
  40335c:	2300      	movs	r3, #0
  40335e:	f857 1b04 	ldr.w	r1, [r7], #4
  403362:	6828      	ldr	r0, [r5, #0]
  403364:	b28a      	uxth	r2, r1
  403366:	1a9a      	subs	r2, r3, r2
  403368:	0c0b      	lsrs	r3, r1, #16
  40336a:	fa12 f280 	uxtah	r2, r2, r0
  40336e:	ebc3 4310 	rsb	r3, r3, r0, lsr #16
  403372:	eb03 4322 	add.w	r3, r3, r2, asr #16
  403376:	b292      	uxth	r2, r2
  403378:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  40337c:	45ba      	cmp	sl, r7
  40337e:	f845 2b04 	str.w	r2, [r5], #4
  403382:	ea4f 4323 	mov.w	r3, r3, asr #16
  403386:	d2ea      	bcs.n	40335e <quorem+0xc6>
  403388:	f85b 2028 	ldr.w	r2, [fp, r8, lsl #2]
  40338c:	eb0b 0388 	add.w	r3, fp, r8, lsl #2
  403390:	b982      	cbnz	r2, 4033b4 <quorem+0x11c>
  403392:	1f1a      	subs	r2, r3, #4
  403394:	4593      	cmp	fp, r2
  403396:	d20b      	bcs.n	4033b0 <quorem+0x118>
  403398:	f853 2c04 	ldr.w	r2, [r3, #-4]
  40339c:	b942      	cbnz	r2, 4033b0 <quorem+0x118>
  40339e:	3b08      	subs	r3, #8
  4033a0:	e002      	b.n	4033a8 <quorem+0x110>
  4033a2:	681a      	ldr	r2, [r3, #0]
  4033a4:	3b04      	subs	r3, #4
  4033a6:	b91a      	cbnz	r2, 4033b0 <quorem+0x118>
  4033a8:	459b      	cmp	fp, r3
  4033aa:	f108 38ff 	add.w	r8, r8, #4294967295
  4033ae:	d3f8      	bcc.n	4033a2 <quorem+0x10a>
  4033b0:	f8c4 8010 	str.w	r8, [r4, #16]
  4033b4:	4648      	mov	r0, r9
  4033b6:	b003      	add	sp, #12
  4033b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4033bc:	2000      	movs	r0, #0
  4033be:	4770      	bx	lr

004033c0 <_dtoa_r>:
  4033c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4033c4:	6c01      	ldr	r1, [r0, #64]	; 0x40
  4033c6:	b09b      	sub	sp, #108	; 0x6c
  4033c8:	4604      	mov	r4, r0
  4033ca:	9e27      	ldr	r6, [sp, #156]	; 0x9c
  4033cc:	4692      	mov	sl, r2
  4033ce:	469b      	mov	fp, r3
  4033d0:	b141      	cbz	r1, 4033e4 <_dtoa_r+0x24>
  4033d2:	6c42      	ldr	r2, [r0, #68]	; 0x44
  4033d4:	604a      	str	r2, [r1, #4]
  4033d6:	2301      	movs	r3, #1
  4033d8:	4093      	lsls	r3, r2
  4033da:	608b      	str	r3, [r1, #8]
  4033dc:	f001 fb0c 	bl	4049f8 <_Bfree>
  4033e0:	2300      	movs	r3, #0
  4033e2:	6423      	str	r3, [r4, #64]	; 0x40
  4033e4:	f1bb 0f00 	cmp.w	fp, #0
  4033e8:	465d      	mov	r5, fp
  4033ea:	db35      	blt.n	403458 <_dtoa_r+0x98>
  4033ec:	2300      	movs	r3, #0
  4033ee:	6033      	str	r3, [r6, #0]
  4033f0:	4b9d      	ldr	r3, [pc, #628]	; (403668 <_dtoa_r+0x2a8>)
  4033f2:	43ab      	bics	r3, r5
  4033f4:	d015      	beq.n	403422 <_dtoa_r+0x62>
  4033f6:	4650      	mov	r0, sl
  4033f8:	4659      	mov	r1, fp
  4033fa:	2200      	movs	r2, #0
  4033fc:	2300      	movs	r3, #0
  4033fe:	f002 fef1 	bl	4061e4 <__aeabi_dcmpeq>
  403402:	4680      	mov	r8, r0
  403404:	2800      	cmp	r0, #0
  403406:	d02d      	beq.n	403464 <_dtoa_r+0xa4>
  403408:	9a26      	ldr	r2, [sp, #152]	; 0x98
  40340a:	2301      	movs	r3, #1
  40340c:	6013      	str	r3, [r2, #0]
  40340e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  403410:	2b00      	cmp	r3, #0
  403412:	f000 80bd 	beq.w	403590 <_dtoa_r+0x1d0>
  403416:	4895      	ldr	r0, [pc, #596]	; (40366c <_dtoa_r+0x2ac>)
  403418:	6018      	str	r0, [r3, #0]
  40341a:	3801      	subs	r0, #1
  40341c:	b01b      	add	sp, #108	; 0x6c
  40341e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403422:	9a26      	ldr	r2, [sp, #152]	; 0x98
  403424:	f242 730f 	movw	r3, #9999	; 0x270f
  403428:	6013      	str	r3, [r2, #0]
  40342a:	f1ba 0f00 	cmp.w	sl, #0
  40342e:	d10d      	bne.n	40344c <_dtoa_r+0x8c>
  403430:	f3c5 0513 	ubfx	r5, r5, #0, #20
  403434:	b955      	cbnz	r5, 40344c <_dtoa_r+0x8c>
  403436:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  403438:	488d      	ldr	r0, [pc, #564]	; (403670 <_dtoa_r+0x2b0>)
  40343a:	2b00      	cmp	r3, #0
  40343c:	d0ee      	beq.n	40341c <_dtoa_r+0x5c>
  40343e:	f100 0308 	add.w	r3, r0, #8
  403442:	9a28      	ldr	r2, [sp, #160]	; 0xa0
  403444:	6013      	str	r3, [r2, #0]
  403446:	b01b      	add	sp, #108	; 0x6c
  403448:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40344c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  40344e:	4889      	ldr	r0, [pc, #548]	; (403674 <_dtoa_r+0x2b4>)
  403450:	2b00      	cmp	r3, #0
  403452:	d0e3      	beq.n	40341c <_dtoa_r+0x5c>
  403454:	1cc3      	adds	r3, r0, #3
  403456:	e7f4      	b.n	403442 <_dtoa_r+0x82>
  403458:	2301      	movs	r3, #1
  40345a:	f02b 4500 	bic.w	r5, fp, #2147483648	; 0x80000000
  40345e:	6033      	str	r3, [r6, #0]
  403460:	46ab      	mov	fp, r5
  403462:	e7c5      	b.n	4033f0 <_dtoa_r+0x30>
  403464:	aa18      	add	r2, sp, #96	; 0x60
  403466:	ab19      	add	r3, sp, #100	; 0x64
  403468:	9201      	str	r2, [sp, #4]
  40346a:	9300      	str	r3, [sp, #0]
  40346c:	4652      	mov	r2, sl
  40346e:	465b      	mov	r3, fp
  403470:	4620      	mov	r0, r4
  403472:	f001 fd39 	bl	404ee8 <__d2b>
  403476:	0d2b      	lsrs	r3, r5, #20
  403478:	4681      	mov	r9, r0
  40347a:	d071      	beq.n	403560 <_dtoa_r+0x1a0>
  40347c:	f3cb 0213 	ubfx	r2, fp, #0, #20
  403480:	f042 517f 	orr.w	r1, r2, #1069547520	; 0x3fc00000
  403484:	9f18      	ldr	r7, [sp, #96]	; 0x60
  403486:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
  40348a:	4650      	mov	r0, sl
  40348c:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
  403490:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  403494:	2200      	movs	r2, #0
  403496:	4b78      	ldr	r3, [pc, #480]	; (403678 <_dtoa_r+0x2b8>)
  403498:	f002 fa88 	bl	4059ac <__aeabi_dsub>
  40349c:	a36c      	add	r3, pc, #432	; (adr r3, 403650 <_dtoa_r+0x290>)
  40349e:	e9d3 2300 	ldrd	r2, r3, [r3]
  4034a2:	f002 fc37 	bl	405d14 <__aeabi_dmul>
  4034a6:	a36c      	add	r3, pc, #432	; (adr r3, 403658 <_dtoa_r+0x298>)
  4034a8:	e9d3 2300 	ldrd	r2, r3, [r3]
  4034ac:	f002 fa80 	bl	4059b0 <__adddf3>
  4034b0:	e9cd 0102 	strd	r0, r1, [sp, #8]
  4034b4:	4630      	mov	r0, r6
  4034b6:	f002 fbc7 	bl	405c48 <__aeabi_i2d>
  4034ba:	a369      	add	r3, pc, #420	; (adr r3, 403660 <_dtoa_r+0x2a0>)
  4034bc:	e9d3 2300 	ldrd	r2, r3, [r3]
  4034c0:	f002 fc28 	bl	405d14 <__aeabi_dmul>
  4034c4:	4602      	mov	r2, r0
  4034c6:	460b      	mov	r3, r1
  4034c8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  4034cc:	f002 fa70 	bl	4059b0 <__adddf3>
  4034d0:	e9cd 0104 	strd	r0, r1, [sp, #16]
  4034d4:	f002 fece 	bl	406274 <__aeabi_d2iz>
  4034d8:	2200      	movs	r2, #0
  4034da:	9002      	str	r0, [sp, #8]
  4034dc:	2300      	movs	r3, #0
  4034de:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  4034e2:	f002 fe89 	bl	4061f8 <__aeabi_dcmplt>
  4034e6:	2800      	cmp	r0, #0
  4034e8:	f040 8173 	bne.w	4037d2 <_dtoa_r+0x412>
  4034ec:	9d02      	ldr	r5, [sp, #8]
  4034ee:	2d16      	cmp	r5, #22
  4034f0:	f200 815d 	bhi.w	4037ae <_dtoa_r+0x3ee>
  4034f4:	4b61      	ldr	r3, [pc, #388]	; (40367c <_dtoa_r+0x2bc>)
  4034f6:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
  4034fa:	e9d3 0100 	ldrd	r0, r1, [r3]
  4034fe:	4652      	mov	r2, sl
  403500:	465b      	mov	r3, fp
  403502:	f002 fe97 	bl	406234 <__aeabi_dcmpgt>
  403506:	2800      	cmp	r0, #0
  403508:	f000 81c5 	beq.w	403896 <_dtoa_r+0x4d6>
  40350c:	1e6b      	subs	r3, r5, #1
  40350e:	9302      	str	r3, [sp, #8]
  403510:	2300      	movs	r3, #0
  403512:	930e      	str	r3, [sp, #56]	; 0x38
  403514:	1bbf      	subs	r7, r7, r6
  403516:	1e7b      	subs	r3, r7, #1
  403518:	9306      	str	r3, [sp, #24]
  40351a:	f100 8154 	bmi.w	4037c6 <_dtoa_r+0x406>
  40351e:	2300      	movs	r3, #0
  403520:	9308      	str	r3, [sp, #32]
  403522:	9b02      	ldr	r3, [sp, #8]
  403524:	2b00      	cmp	r3, #0
  403526:	f2c0 8145 	blt.w	4037b4 <_dtoa_r+0x3f4>
  40352a:	9a06      	ldr	r2, [sp, #24]
  40352c:	930d      	str	r3, [sp, #52]	; 0x34
  40352e:	4611      	mov	r1, r2
  403530:	4419      	add	r1, r3
  403532:	2300      	movs	r3, #0
  403534:	9106      	str	r1, [sp, #24]
  403536:	930c      	str	r3, [sp, #48]	; 0x30
  403538:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40353a:	2b09      	cmp	r3, #9
  40353c:	d82a      	bhi.n	403594 <_dtoa_r+0x1d4>
  40353e:	2b05      	cmp	r3, #5
  403540:	f340 865b 	ble.w	4041fa <_dtoa_r+0xe3a>
  403544:	3b04      	subs	r3, #4
  403546:	9324      	str	r3, [sp, #144]	; 0x90
  403548:	2500      	movs	r5, #0
  40354a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40354c:	3b02      	subs	r3, #2
  40354e:	2b03      	cmp	r3, #3
  403550:	f200 8642 	bhi.w	4041d8 <_dtoa_r+0xe18>
  403554:	e8df f013 	tbh	[pc, r3, lsl #1]
  403558:	02c903d4 	.word	0x02c903d4
  40355c:	046103df 	.word	0x046103df
  403560:	9f18      	ldr	r7, [sp, #96]	; 0x60
  403562:	9e19      	ldr	r6, [sp, #100]	; 0x64
  403564:	443e      	add	r6, r7
  403566:	f206 4332 	addw	r3, r6, #1074	; 0x432
  40356a:	2b20      	cmp	r3, #32
  40356c:	f340 818e 	ble.w	40388c <_dtoa_r+0x4cc>
  403570:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
  403574:	f206 4012 	addw	r0, r6, #1042	; 0x412
  403578:	409d      	lsls	r5, r3
  40357a:	fa2a f000 	lsr.w	r0, sl, r0
  40357e:	4328      	orrs	r0, r5
  403580:	f002 fb52 	bl	405c28 <__aeabi_ui2d>
  403584:	2301      	movs	r3, #1
  403586:	3e01      	subs	r6, #1
  403588:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  40358c:	9314      	str	r3, [sp, #80]	; 0x50
  40358e:	e781      	b.n	403494 <_dtoa_r+0xd4>
  403590:	483b      	ldr	r0, [pc, #236]	; (403680 <_dtoa_r+0x2c0>)
  403592:	e743      	b.n	40341c <_dtoa_r+0x5c>
  403594:	2100      	movs	r1, #0
  403596:	6461      	str	r1, [r4, #68]	; 0x44
  403598:	4620      	mov	r0, r4
  40359a:	9125      	str	r1, [sp, #148]	; 0x94
  40359c:	f001 fa06 	bl	4049ac <_Balloc>
  4035a0:	f04f 33ff 	mov.w	r3, #4294967295
  4035a4:	930a      	str	r3, [sp, #40]	; 0x28
  4035a6:	9a25      	ldr	r2, [sp, #148]	; 0x94
  4035a8:	930f      	str	r3, [sp, #60]	; 0x3c
  4035aa:	2301      	movs	r3, #1
  4035ac:	9004      	str	r0, [sp, #16]
  4035ae:	6420      	str	r0, [r4, #64]	; 0x40
  4035b0:	9224      	str	r2, [sp, #144]	; 0x90
  4035b2:	930b      	str	r3, [sp, #44]	; 0x2c
  4035b4:	9b19      	ldr	r3, [sp, #100]	; 0x64
  4035b6:	2b00      	cmp	r3, #0
  4035b8:	f2c0 80d9 	blt.w	40376e <_dtoa_r+0x3ae>
  4035bc:	9a02      	ldr	r2, [sp, #8]
  4035be:	2a0e      	cmp	r2, #14
  4035c0:	f300 80d5 	bgt.w	40376e <_dtoa_r+0x3ae>
  4035c4:	4b2d      	ldr	r3, [pc, #180]	; (40367c <_dtoa_r+0x2bc>)
  4035c6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  4035ca:	e9d3 2300 	ldrd	r2, r3, [r3]
  4035ce:	e9cd 2308 	strd	r2, r3, [sp, #32]
  4035d2:	9b25      	ldr	r3, [sp, #148]	; 0x94
  4035d4:	2b00      	cmp	r3, #0
  4035d6:	f2c0 83ba 	blt.w	403d4e <_dtoa_r+0x98e>
  4035da:	e9dd 5608 	ldrd	r5, r6, [sp, #32]
  4035de:	4650      	mov	r0, sl
  4035e0:	462a      	mov	r2, r5
  4035e2:	4633      	mov	r3, r6
  4035e4:	4659      	mov	r1, fp
  4035e6:	f002 fcbf 	bl	405f68 <__aeabi_ddiv>
  4035ea:	f002 fe43 	bl	406274 <__aeabi_d2iz>
  4035ee:	4680      	mov	r8, r0
  4035f0:	f002 fb2a 	bl	405c48 <__aeabi_i2d>
  4035f4:	462a      	mov	r2, r5
  4035f6:	4633      	mov	r3, r6
  4035f8:	f002 fb8c 	bl	405d14 <__aeabi_dmul>
  4035fc:	460b      	mov	r3, r1
  4035fe:	4602      	mov	r2, r0
  403600:	4659      	mov	r1, fp
  403602:	4650      	mov	r0, sl
  403604:	f002 f9d2 	bl	4059ac <__aeabi_dsub>
  403608:	9d04      	ldr	r5, [sp, #16]
  40360a:	f108 0330 	add.w	r3, r8, #48	; 0x30
  40360e:	702b      	strb	r3, [r5, #0]
  403610:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403612:	2b01      	cmp	r3, #1
  403614:	4606      	mov	r6, r0
  403616:	460f      	mov	r7, r1
  403618:	f105 0501 	add.w	r5, r5, #1
  40361c:	d068      	beq.n	4036f0 <_dtoa_r+0x330>
  40361e:	2200      	movs	r2, #0
  403620:	4b18      	ldr	r3, [pc, #96]	; (403684 <_dtoa_r+0x2c4>)
  403622:	f002 fb77 	bl	405d14 <__aeabi_dmul>
  403626:	2200      	movs	r2, #0
  403628:	2300      	movs	r3, #0
  40362a:	4606      	mov	r6, r0
  40362c:	460f      	mov	r7, r1
  40362e:	f002 fdd9 	bl	4061e4 <__aeabi_dcmpeq>
  403632:	2800      	cmp	r0, #0
  403634:	f040 8088 	bne.w	403748 <_dtoa_r+0x388>
  403638:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
  40363c:	f04f 0a00 	mov.w	sl, #0
  403640:	f8df b040 	ldr.w	fp, [pc, #64]	; 403684 <_dtoa_r+0x2c4>
  403644:	940c      	str	r4, [sp, #48]	; 0x30
  403646:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
  40364a:	e028      	b.n	40369e <_dtoa_r+0x2de>
  40364c:	f3af 8000 	nop.w
  403650:	636f4361 	.word	0x636f4361
  403654:	3fd287a7 	.word	0x3fd287a7
  403658:	8b60c8b3 	.word	0x8b60c8b3
  40365c:	3fc68a28 	.word	0x3fc68a28
  403660:	509f79fb 	.word	0x509f79fb
  403664:	3fd34413 	.word	0x3fd34413
  403668:	7ff00000 	.word	0x7ff00000
  40366c:	0040631d 	.word	0x0040631d
  403670:	00406340 	.word	0x00406340
  403674:	0040634c 	.word	0x0040634c
  403678:	3ff80000 	.word	0x3ff80000
  40367c:	00406378 	.word	0x00406378
  403680:	0040631c 	.word	0x0040631c
  403684:	40240000 	.word	0x40240000
  403688:	f002 fb44 	bl	405d14 <__aeabi_dmul>
  40368c:	2200      	movs	r2, #0
  40368e:	2300      	movs	r3, #0
  403690:	4606      	mov	r6, r0
  403692:	460f      	mov	r7, r1
  403694:	f002 fda6 	bl	4061e4 <__aeabi_dcmpeq>
  403698:	2800      	cmp	r0, #0
  40369a:	f040 83c1 	bne.w	403e20 <_dtoa_r+0xa60>
  40369e:	4642      	mov	r2, r8
  4036a0:	464b      	mov	r3, r9
  4036a2:	4630      	mov	r0, r6
  4036a4:	4639      	mov	r1, r7
  4036a6:	f002 fc5f 	bl	405f68 <__aeabi_ddiv>
  4036aa:	f002 fde3 	bl	406274 <__aeabi_d2iz>
  4036ae:	4604      	mov	r4, r0
  4036b0:	f002 faca 	bl	405c48 <__aeabi_i2d>
  4036b4:	4642      	mov	r2, r8
  4036b6:	464b      	mov	r3, r9
  4036b8:	f002 fb2c 	bl	405d14 <__aeabi_dmul>
  4036bc:	4602      	mov	r2, r0
  4036be:	460b      	mov	r3, r1
  4036c0:	4630      	mov	r0, r6
  4036c2:	4639      	mov	r1, r7
  4036c4:	f002 f972 	bl	4059ac <__aeabi_dsub>
  4036c8:	f104 0e30 	add.w	lr, r4, #48	; 0x30
  4036cc:	9e04      	ldr	r6, [sp, #16]
  4036ce:	f805 eb01 	strb.w	lr, [r5], #1
  4036d2:	eba5 0e06 	sub.w	lr, r5, r6
  4036d6:	9e0a      	ldr	r6, [sp, #40]	; 0x28
  4036d8:	45b6      	cmp	lr, r6
  4036da:	e9cd 0106 	strd	r0, r1, [sp, #24]
  4036de:	4652      	mov	r2, sl
  4036e0:	465b      	mov	r3, fp
  4036e2:	d1d1      	bne.n	403688 <_dtoa_r+0x2c8>
  4036e4:	46a0      	mov	r8, r4
  4036e6:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  4036ea:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4036ec:	4606      	mov	r6, r0
  4036ee:	460f      	mov	r7, r1
  4036f0:	4632      	mov	r2, r6
  4036f2:	463b      	mov	r3, r7
  4036f4:	4630      	mov	r0, r6
  4036f6:	4639      	mov	r1, r7
  4036f8:	f002 f95a 	bl	4059b0 <__adddf3>
  4036fc:	4606      	mov	r6, r0
  4036fe:	460f      	mov	r7, r1
  403700:	4602      	mov	r2, r0
  403702:	460b      	mov	r3, r1
  403704:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  403708:	f002 fd76 	bl	4061f8 <__aeabi_dcmplt>
  40370c:	b948      	cbnz	r0, 403722 <_dtoa_r+0x362>
  40370e:	4632      	mov	r2, r6
  403710:	463b      	mov	r3, r7
  403712:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  403716:	f002 fd65 	bl	4061e4 <__aeabi_dcmpeq>
  40371a:	b1a8      	cbz	r0, 403748 <_dtoa_r+0x388>
  40371c:	f018 0f01 	tst.w	r8, #1
  403720:	d012      	beq.n	403748 <_dtoa_r+0x388>
  403722:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  403726:	9a04      	ldr	r2, [sp, #16]
  403728:	1e6b      	subs	r3, r5, #1
  40372a:	e004      	b.n	403736 <_dtoa_r+0x376>
  40372c:	429a      	cmp	r2, r3
  40372e:	f000 8401 	beq.w	403f34 <_dtoa_r+0xb74>
  403732:	f813 8d01 	ldrb.w	r8, [r3, #-1]!
  403736:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
  40373a:	f103 0501 	add.w	r5, r3, #1
  40373e:	d0f5      	beq.n	40372c <_dtoa_r+0x36c>
  403740:	f108 0801 	add.w	r8, r8, #1
  403744:	f883 8000 	strb.w	r8, [r3]
  403748:	4649      	mov	r1, r9
  40374a:	4620      	mov	r0, r4
  40374c:	f001 f954 	bl	4049f8 <_Bfree>
  403750:	2200      	movs	r2, #0
  403752:	9b02      	ldr	r3, [sp, #8]
  403754:	702a      	strb	r2, [r5, #0]
  403756:	9a26      	ldr	r2, [sp, #152]	; 0x98
  403758:	3301      	adds	r3, #1
  40375a:	6013      	str	r3, [r2, #0]
  40375c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  40375e:	2b00      	cmp	r3, #0
  403760:	f000 839e 	beq.w	403ea0 <_dtoa_r+0xae0>
  403764:	9804      	ldr	r0, [sp, #16]
  403766:	601d      	str	r5, [r3, #0]
  403768:	b01b      	add	sp, #108	; 0x6c
  40376a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40376e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  403770:	2a00      	cmp	r2, #0
  403772:	d03e      	beq.n	4037f2 <_dtoa_r+0x432>
  403774:	9a24      	ldr	r2, [sp, #144]	; 0x90
  403776:	2a01      	cmp	r2, #1
  403778:	f340 8311 	ble.w	403d9e <_dtoa_r+0x9de>
  40377c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40377e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  403780:	1e5f      	subs	r7, r3, #1
  403782:	42ba      	cmp	r2, r7
  403784:	f2c0 838f 	blt.w	403ea6 <_dtoa_r+0xae6>
  403788:	1bd7      	subs	r7, r2, r7
  40378a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40378c:	2b00      	cmp	r3, #0
  40378e:	f2c0 848b 	blt.w	4040a8 <_dtoa_r+0xce8>
  403792:	9d08      	ldr	r5, [sp, #32]
  403794:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403796:	9a08      	ldr	r2, [sp, #32]
  403798:	441a      	add	r2, r3
  40379a:	9208      	str	r2, [sp, #32]
  40379c:	9a06      	ldr	r2, [sp, #24]
  40379e:	2101      	movs	r1, #1
  4037a0:	441a      	add	r2, r3
  4037a2:	4620      	mov	r0, r4
  4037a4:	9206      	str	r2, [sp, #24]
  4037a6:	f001 f9c1 	bl	404b2c <__i2b>
  4037aa:	4606      	mov	r6, r0
  4037ac:	e024      	b.n	4037f8 <_dtoa_r+0x438>
  4037ae:	2301      	movs	r3, #1
  4037b0:	930e      	str	r3, [sp, #56]	; 0x38
  4037b2:	e6af      	b.n	403514 <_dtoa_r+0x154>
  4037b4:	9a08      	ldr	r2, [sp, #32]
  4037b6:	9b02      	ldr	r3, [sp, #8]
  4037b8:	1ad2      	subs	r2, r2, r3
  4037ba:	425b      	negs	r3, r3
  4037bc:	930c      	str	r3, [sp, #48]	; 0x30
  4037be:	2300      	movs	r3, #0
  4037c0:	9208      	str	r2, [sp, #32]
  4037c2:	930d      	str	r3, [sp, #52]	; 0x34
  4037c4:	e6b8      	b.n	403538 <_dtoa_r+0x178>
  4037c6:	f1c7 0301 	rsb	r3, r7, #1
  4037ca:	9308      	str	r3, [sp, #32]
  4037cc:	2300      	movs	r3, #0
  4037ce:	9306      	str	r3, [sp, #24]
  4037d0:	e6a7      	b.n	403522 <_dtoa_r+0x162>
  4037d2:	9d02      	ldr	r5, [sp, #8]
  4037d4:	4628      	mov	r0, r5
  4037d6:	f002 fa37 	bl	405c48 <__aeabi_i2d>
  4037da:	4602      	mov	r2, r0
  4037dc:	460b      	mov	r3, r1
  4037de:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  4037e2:	f002 fcff 	bl	4061e4 <__aeabi_dcmpeq>
  4037e6:	2800      	cmp	r0, #0
  4037e8:	f47f ae80 	bne.w	4034ec <_dtoa_r+0x12c>
  4037ec:	1e6b      	subs	r3, r5, #1
  4037ee:	9302      	str	r3, [sp, #8]
  4037f0:	e67c      	b.n	4034ec <_dtoa_r+0x12c>
  4037f2:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  4037f4:	9d08      	ldr	r5, [sp, #32]
  4037f6:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
  4037f8:	2d00      	cmp	r5, #0
  4037fa:	dd0c      	ble.n	403816 <_dtoa_r+0x456>
  4037fc:	9906      	ldr	r1, [sp, #24]
  4037fe:	2900      	cmp	r1, #0
  403800:	460b      	mov	r3, r1
  403802:	dd08      	ble.n	403816 <_dtoa_r+0x456>
  403804:	42a9      	cmp	r1, r5
  403806:	9a08      	ldr	r2, [sp, #32]
  403808:	bfa8      	it	ge
  40380a:	462b      	movge	r3, r5
  40380c:	1ad2      	subs	r2, r2, r3
  40380e:	1aed      	subs	r5, r5, r3
  403810:	1acb      	subs	r3, r1, r3
  403812:	9208      	str	r2, [sp, #32]
  403814:	9306      	str	r3, [sp, #24]
  403816:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  403818:	b1d3      	cbz	r3, 403850 <_dtoa_r+0x490>
  40381a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40381c:	2b00      	cmp	r3, #0
  40381e:	f000 82b7 	beq.w	403d90 <_dtoa_r+0x9d0>
  403822:	2f00      	cmp	r7, #0
  403824:	dd10      	ble.n	403848 <_dtoa_r+0x488>
  403826:	4631      	mov	r1, r6
  403828:	463a      	mov	r2, r7
  40382a:	4620      	mov	r0, r4
  40382c:	f001 fa1a 	bl	404c64 <__pow5mult>
  403830:	464a      	mov	r2, r9
  403832:	4601      	mov	r1, r0
  403834:	4606      	mov	r6, r0
  403836:	4620      	mov	r0, r4
  403838:	f001 f982 	bl	404b40 <__multiply>
  40383c:	4649      	mov	r1, r9
  40383e:	4680      	mov	r8, r0
  403840:	4620      	mov	r0, r4
  403842:	f001 f8d9 	bl	4049f8 <_Bfree>
  403846:	46c1      	mov	r9, r8
  403848:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  40384a:	1bda      	subs	r2, r3, r7
  40384c:	f040 82a1 	bne.w	403d92 <_dtoa_r+0x9d2>
  403850:	2101      	movs	r1, #1
  403852:	4620      	mov	r0, r4
  403854:	f001 f96a 	bl	404b2c <__i2b>
  403858:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40385a:	2b00      	cmp	r3, #0
  40385c:	4680      	mov	r8, r0
  40385e:	dd1c      	ble.n	40389a <_dtoa_r+0x4da>
  403860:	4601      	mov	r1, r0
  403862:	461a      	mov	r2, r3
  403864:	4620      	mov	r0, r4
  403866:	f001 f9fd 	bl	404c64 <__pow5mult>
  40386a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40386c:	2b01      	cmp	r3, #1
  40386e:	4680      	mov	r8, r0
  403870:	f340 8254 	ble.w	403d1c <_dtoa_r+0x95c>
  403874:	2300      	movs	r3, #0
  403876:	930c      	str	r3, [sp, #48]	; 0x30
  403878:	f8d8 3010 	ldr.w	r3, [r8, #16]
  40387c:	eb08 0383 	add.w	r3, r8, r3, lsl #2
  403880:	6918      	ldr	r0, [r3, #16]
  403882:	f001 f903 	bl	404a8c <__hi0bits>
  403886:	f1c0 0020 	rsb	r0, r0, #32
  40388a:	e010      	b.n	4038ae <_dtoa_r+0x4ee>
  40388c:	f1c3 0520 	rsb	r5, r3, #32
  403890:	fa0a f005 	lsl.w	r0, sl, r5
  403894:	e674      	b.n	403580 <_dtoa_r+0x1c0>
  403896:	900e      	str	r0, [sp, #56]	; 0x38
  403898:	e63c      	b.n	403514 <_dtoa_r+0x154>
  40389a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40389c:	2b01      	cmp	r3, #1
  40389e:	f340 8287 	ble.w	403db0 <_dtoa_r+0x9f0>
  4038a2:	2300      	movs	r3, #0
  4038a4:	930c      	str	r3, [sp, #48]	; 0x30
  4038a6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4038a8:	2001      	movs	r0, #1
  4038aa:	2b00      	cmp	r3, #0
  4038ac:	d1e4      	bne.n	403878 <_dtoa_r+0x4b8>
  4038ae:	9a06      	ldr	r2, [sp, #24]
  4038b0:	4410      	add	r0, r2
  4038b2:	f010 001f 	ands.w	r0, r0, #31
  4038b6:	f000 80a1 	beq.w	4039fc <_dtoa_r+0x63c>
  4038ba:	f1c0 0320 	rsb	r3, r0, #32
  4038be:	2b04      	cmp	r3, #4
  4038c0:	f340 849e 	ble.w	404200 <_dtoa_r+0xe40>
  4038c4:	9b08      	ldr	r3, [sp, #32]
  4038c6:	f1c0 001c 	rsb	r0, r0, #28
  4038ca:	4403      	add	r3, r0
  4038cc:	9308      	str	r3, [sp, #32]
  4038ce:	4613      	mov	r3, r2
  4038d0:	4403      	add	r3, r0
  4038d2:	4405      	add	r5, r0
  4038d4:	9306      	str	r3, [sp, #24]
  4038d6:	9b08      	ldr	r3, [sp, #32]
  4038d8:	2b00      	cmp	r3, #0
  4038da:	dd05      	ble.n	4038e8 <_dtoa_r+0x528>
  4038dc:	4649      	mov	r1, r9
  4038de:	461a      	mov	r2, r3
  4038e0:	4620      	mov	r0, r4
  4038e2:	f001 fa0f 	bl	404d04 <__lshift>
  4038e6:	4681      	mov	r9, r0
  4038e8:	9b06      	ldr	r3, [sp, #24]
  4038ea:	2b00      	cmp	r3, #0
  4038ec:	dd05      	ble.n	4038fa <_dtoa_r+0x53a>
  4038ee:	4641      	mov	r1, r8
  4038f0:	461a      	mov	r2, r3
  4038f2:	4620      	mov	r0, r4
  4038f4:	f001 fa06 	bl	404d04 <__lshift>
  4038f8:	4680      	mov	r8, r0
  4038fa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4038fc:	2b00      	cmp	r3, #0
  4038fe:	f040 8086 	bne.w	403a0e <_dtoa_r+0x64e>
  403902:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403904:	2b00      	cmp	r3, #0
  403906:	f340 8266 	ble.w	403dd6 <_dtoa_r+0xa16>
  40390a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40390c:	2b00      	cmp	r3, #0
  40390e:	f000 8098 	beq.w	403a42 <_dtoa_r+0x682>
  403912:	2d00      	cmp	r5, #0
  403914:	dd05      	ble.n	403922 <_dtoa_r+0x562>
  403916:	4631      	mov	r1, r6
  403918:	462a      	mov	r2, r5
  40391a:	4620      	mov	r0, r4
  40391c:	f001 f9f2 	bl	404d04 <__lshift>
  403920:	4606      	mov	r6, r0
  403922:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  403924:	2b00      	cmp	r3, #0
  403926:	f040 8337 	bne.w	403f98 <_dtoa_r+0xbd8>
  40392a:	9606      	str	r6, [sp, #24]
  40392c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40392e:	9a04      	ldr	r2, [sp, #16]
  403930:	f8dd b018 	ldr.w	fp, [sp, #24]
  403934:	3b01      	subs	r3, #1
  403936:	18d3      	adds	r3, r2, r3
  403938:	930b      	str	r3, [sp, #44]	; 0x2c
  40393a:	f00a 0301 	and.w	r3, sl, #1
  40393e:	930c      	str	r3, [sp, #48]	; 0x30
  403940:	4617      	mov	r7, r2
  403942:	46c2      	mov	sl, r8
  403944:	4651      	mov	r1, sl
  403946:	4648      	mov	r0, r9
  403948:	f7ff fca6 	bl	403298 <quorem>
  40394c:	4631      	mov	r1, r6
  40394e:	4605      	mov	r5, r0
  403950:	4648      	mov	r0, r9
  403952:	f001 fa29 	bl	404da8 <__mcmp>
  403956:	465a      	mov	r2, fp
  403958:	900a      	str	r0, [sp, #40]	; 0x28
  40395a:	4651      	mov	r1, sl
  40395c:	4620      	mov	r0, r4
  40395e:	f001 fa3f 	bl	404de0 <__mdiff>
  403962:	68c2      	ldr	r2, [r0, #12]
  403964:	4680      	mov	r8, r0
  403966:	f105 0330 	add.w	r3, r5, #48	; 0x30
  40396a:	2a00      	cmp	r2, #0
  40396c:	f040 822b 	bne.w	403dc6 <_dtoa_r+0xa06>
  403970:	4601      	mov	r1, r0
  403972:	4648      	mov	r0, r9
  403974:	9308      	str	r3, [sp, #32]
  403976:	f001 fa17 	bl	404da8 <__mcmp>
  40397a:	4641      	mov	r1, r8
  40397c:	9006      	str	r0, [sp, #24]
  40397e:	4620      	mov	r0, r4
  403980:	f001 f83a 	bl	4049f8 <_Bfree>
  403984:	9a06      	ldr	r2, [sp, #24]
  403986:	9b08      	ldr	r3, [sp, #32]
  403988:	b932      	cbnz	r2, 403998 <_dtoa_r+0x5d8>
  40398a:	9924      	ldr	r1, [sp, #144]	; 0x90
  40398c:	b921      	cbnz	r1, 403998 <_dtoa_r+0x5d8>
  40398e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  403990:	2a00      	cmp	r2, #0
  403992:	f000 83ef 	beq.w	404174 <_dtoa_r+0xdb4>
  403996:	9a24      	ldr	r2, [sp, #144]	; 0x90
  403998:	990a      	ldr	r1, [sp, #40]	; 0x28
  40399a:	2900      	cmp	r1, #0
  40399c:	f2c0 829f 	blt.w	403ede <_dtoa_r+0xb1e>
  4039a0:	d105      	bne.n	4039ae <_dtoa_r+0x5ee>
  4039a2:	9924      	ldr	r1, [sp, #144]	; 0x90
  4039a4:	b919      	cbnz	r1, 4039ae <_dtoa_r+0x5ee>
  4039a6:	990c      	ldr	r1, [sp, #48]	; 0x30
  4039a8:	2900      	cmp	r1, #0
  4039aa:	f000 8298 	beq.w	403ede <_dtoa_r+0xb1e>
  4039ae:	2a00      	cmp	r2, #0
  4039b0:	f300 8306 	bgt.w	403fc0 <_dtoa_r+0xc00>
  4039b4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  4039b6:	703b      	strb	r3, [r7, #0]
  4039b8:	f107 0801 	add.w	r8, r7, #1
  4039bc:	4297      	cmp	r7, r2
  4039be:	4645      	mov	r5, r8
  4039c0:	f000 830c 	beq.w	403fdc <_dtoa_r+0xc1c>
  4039c4:	4649      	mov	r1, r9
  4039c6:	2300      	movs	r3, #0
  4039c8:	220a      	movs	r2, #10
  4039ca:	4620      	mov	r0, r4
  4039cc:	f001 f81e 	bl	404a0c <__multadd>
  4039d0:	455e      	cmp	r6, fp
  4039d2:	4681      	mov	r9, r0
  4039d4:	4631      	mov	r1, r6
  4039d6:	f04f 0300 	mov.w	r3, #0
  4039da:	f04f 020a 	mov.w	r2, #10
  4039de:	4620      	mov	r0, r4
  4039e0:	f000 81eb 	beq.w	403dba <_dtoa_r+0x9fa>
  4039e4:	f001 f812 	bl	404a0c <__multadd>
  4039e8:	4659      	mov	r1, fp
  4039ea:	4606      	mov	r6, r0
  4039ec:	2300      	movs	r3, #0
  4039ee:	220a      	movs	r2, #10
  4039f0:	4620      	mov	r0, r4
  4039f2:	f001 f80b 	bl	404a0c <__multadd>
  4039f6:	4647      	mov	r7, r8
  4039f8:	4683      	mov	fp, r0
  4039fa:	e7a3      	b.n	403944 <_dtoa_r+0x584>
  4039fc:	201c      	movs	r0, #28
  4039fe:	9b08      	ldr	r3, [sp, #32]
  403a00:	4403      	add	r3, r0
  403a02:	9308      	str	r3, [sp, #32]
  403a04:	9b06      	ldr	r3, [sp, #24]
  403a06:	4403      	add	r3, r0
  403a08:	4405      	add	r5, r0
  403a0a:	9306      	str	r3, [sp, #24]
  403a0c:	e763      	b.n	4038d6 <_dtoa_r+0x516>
  403a0e:	4641      	mov	r1, r8
  403a10:	4648      	mov	r0, r9
  403a12:	f001 f9c9 	bl	404da8 <__mcmp>
  403a16:	2800      	cmp	r0, #0
  403a18:	f6bf af73 	bge.w	403902 <_dtoa_r+0x542>
  403a1c:	9f02      	ldr	r7, [sp, #8]
  403a1e:	4649      	mov	r1, r9
  403a20:	2300      	movs	r3, #0
  403a22:	220a      	movs	r2, #10
  403a24:	4620      	mov	r0, r4
  403a26:	3f01      	subs	r7, #1
  403a28:	9702      	str	r7, [sp, #8]
  403a2a:	f000 ffef 	bl	404a0c <__multadd>
  403a2e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  403a30:	4681      	mov	r9, r0
  403a32:	2b00      	cmp	r3, #0
  403a34:	f040 83b6 	bne.w	4041a4 <_dtoa_r+0xde4>
  403a38:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  403a3a:	2b00      	cmp	r3, #0
  403a3c:	f340 83bf 	ble.w	4041be <_dtoa_r+0xdfe>
  403a40:	930a      	str	r3, [sp, #40]	; 0x28
  403a42:	f8dd b010 	ldr.w	fp, [sp, #16]
  403a46:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  403a48:	465d      	mov	r5, fp
  403a4a:	e002      	b.n	403a52 <_dtoa_r+0x692>
  403a4c:	f000 ffde 	bl	404a0c <__multadd>
  403a50:	4681      	mov	r9, r0
  403a52:	4641      	mov	r1, r8
  403a54:	4648      	mov	r0, r9
  403a56:	f7ff fc1f 	bl	403298 <quorem>
  403a5a:	f100 0a30 	add.w	sl, r0, #48	; 0x30
  403a5e:	f805 ab01 	strb.w	sl, [r5], #1
  403a62:	eba5 030b 	sub.w	r3, r5, fp
  403a66:	42bb      	cmp	r3, r7
  403a68:	f04f 020a 	mov.w	r2, #10
  403a6c:	f04f 0300 	mov.w	r3, #0
  403a70:	4649      	mov	r1, r9
  403a72:	4620      	mov	r0, r4
  403a74:	dbea      	blt.n	403a4c <_dtoa_r+0x68c>
  403a76:	9b04      	ldr	r3, [sp, #16]
  403a78:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  403a7a:	2a01      	cmp	r2, #1
  403a7c:	bfac      	ite	ge
  403a7e:	189b      	addge	r3, r3, r2
  403a80:	3301      	addlt	r3, #1
  403a82:	461d      	mov	r5, r3
  403a84:	f04f 0b00 	mov.w	fp, #0
  403a88:	4649      	mov	r1, r9
  403a8a:	2201      	movs	r2, #1
  403a8c:	4620      	mov	r0, r4
  403a8e:	f001 f939 	bl	404d04 <__lshift>
  403a92:	4641      	mov	r1, r8
  403a94:	4681      	mov	r9, r0
  403a96:	f001 f987 	bl	404da8 <__mcmp>
  403a9a:	2800      	cmp	r0, #0
  403a9c:	f340 823d 	ble.w	403f1a <_dtoa_r+0xb5a>
  403aa0:	f815 2c01 	ldrb.w	r2, [r5, #-1]
  403aa4:	9904      	ldr	r1, [sp, #16]
  403aa6:	1e6b      	subs	r3, r5, #1
  403aa8:	e004      	b.n	403ab4 <_dtoa_r+0x6f4>
  403aaa:	428b      	cmp	r3, r1
  403aac:	f000 81ae 	beq.w	403e0c <_dtoa_r+0xa4c>
  403ab0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
  403ab4:	2a39      	cmp	r2, #57	; 0x39
  403ab6:	f103 0501 	add.w	r5, r3, #1
  403aba:	d0f6      	beq.n	403aaa <_dtoa_r+0x6ea>
  403abc:	3201      	adds	r2, #1
  403abe:	701a      	strb	r2, [r3, #0]
  403ac0:	4641      	mov	r1, r8
  403ac2:	4620      	mov	r0, r4
  403ac4:	f000 ff98 	bl	4049f8 <_Bfree>
  403ac8:	2e00      	cmp	r6, #0
  403aca:	f43f ae3d 	beq.w	403748 <_dtoa_r+0x388>
  403ace:	f1bb 0f00 	cmp.w	fp, #0
  403ad2:	d005      	beq.n	403ae0 <_dtoa_r+0x720>
  403ad4:	45b3      	cmp	fp, r6
  403ad6:	d003      	beq.n	403ae0 <_dtoa_r+0x720>
  403ad8:	4659      	mov	r1, fp
  403ada:	4620      	mov	r0, r4
  403adc:	f000 ff8c 	bl	4049f8 <_Bfree>
  403ae0:	4631      	mov	r1, r6
  403ae2:	4620      	mov	r0, r4
  403ae4:	f000 ff88 	bl	4049f8 <_Bfree>
  403ae8:	e62e      	b.n	403748 <_dtoa_r+0x388>
  403aea:	2300      	movs	r3, #0
  403aec:	930b      	str	r3, [sp, #44]	; 0x2c
  403aee:	9b02      	ldr	r3, [sp, #8]
  403af0:	9a25      	ldr	r2, [sp, #148]	; 0x94
  403af2:	4413      	add	r3, r2
  403af4:	930f      	str	r3, [sp, #60]	; 0x3c
  403af6:	3301      	adds	r3, #1
  403af8:	2b01      	cmp	r3, #1
  403afa:	461f      	mov	r7, r3
  403afc:	461e      	mov	r6, r3
  403afe:	930a      	str	r3, [sp, #40]	; 0x28
  403b00:	bfb8      	it	lt
  403b02:	2701      	movlt	r7, #1
  403b04:	2100      	movs	r1, #0
  403b06:	2f17      	cmp	r7, #23
  403b08:	6461      	str	r1, [r4, #68]	; 0x44
  403b0a:	d90a      	bls.n	403b22 <_dtoa_r+0x762>
  403b0c:	2201      	movs	r2, #1
  403b0e:	2304      	movs	r3, #4
  403b10:	005b      	lsls	r3, r3, #1
  403b12:	f103 0014 	add.w	r0, r3, #20
  403b16:	4287      	cmp	r7, r0
  403b18:	4611      	mov	r1, r2
  403b1a:	f102 0201 	add.w	r2, r2, #1
  403b1e:	d2f7      	bcs.n	403b10 <_dtoa_r+0x750>
  403b20:	6461      	str	r1, [r4, #68]	; 0x44
  403b22:	4620      	mov	r0, r4
  403b24:	f000 ff42 	bl	4049ac <_Balloc>
  403b28:	2e0e      	cmp	r6, #14
  403b2a:	9004      	str	r0, [sp, #16]
  403b2c:	6420      	str	r0, [r4, #64]	; 0x40
  403b2e:	f63f ad41 	bhi.w	4035b4 <_dtoa_r+0x1f4>
  403b32:	2d00      	cmp	r5, #0
  403b34:	f43f ad3e 	beq.w	4035b4 <_dtoa_r+0x1f4>
  403b38:	9902      	ldr	r1, [sp, #8]
  403b3a:	2900      	cmp	r1, #0
  403b3c:	e9cd ab10 	strd	sl, fp, [sp, #64]	; 0x40
  403b40:	f340 8202 	ble.w	403f48 <_dtoa_r+0xb88>
  403b44:	4bb8      	ldr	r3, [pc, #736]	; (403e28 <_dtoa_r+0xa68>)
  403b46:	f001 020f 	and.w	r2, r1, #15
  403b4a:	110d      	asrs	r5, r1, #4
  403b4c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  403b50:	06e9      	lsls	r1, r5, #27
  403b52:	e9d3 6700 	ldrd	r6, r7, [r3]
  403b56:	f140 81ae 	bpl.w	403eb6 <_dtoa_r+0xaf6>
  403b5a:	4bb4      	ldr	r3, [pc, #720]	; (403e2c <_dtoa_r+0xa6c>)
  403b5c:	4650      	mov	r0, sl
  403b5e:	4659      	mov	r1, fp
  403b60:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  403b64:	f002 fa00 	bl	405f68 <__aeabi_ddiv>
  403b68:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
  403b6c:	f005 050f 	and.w	r5, r5, #15
  403b70:	f04f 0a03 	mov.w	sl, #3
  403b74:	b18d      	cbz	r5, 403b9a <_dtoa_r+0x7da>
  403b76:	f8df 82b4 	ldr.w	r8, [pc, #692]	; 403e2c <_dtoa_r+0xa6c>
  403b7a:	07ea      	lsls	r2, r5, #31
  403b7c:	d509      	bpl.n	403b92 <_dtoa_r+0x7d2>
  403b7e:	4630      	mov	r0, r6
  403b80:	4639      	mov	r1, r7
  403b82:	e9d8 2300 	ldrd	r2, r3, [r8]
  403b86:	f002 f8c5 	bl	405d14 <__aeabi_dmul>
  403b8a:	f10a 0a01 	add.w	sl, sl, #1
  403b8e:	4606      	mov	r6, r0
  403b90:	460f      	mov	r7, r1
  403b92:	106d      	asrs	r5, r5, #1
  403b94:	f108 0808 	add.w	r8, r8, #8
  403b98:	d1ef      	bne.n	403b7a <_dtoa_r+0x7ba>
  403b9a:	463b      	mov	r3, r7
  403b9c:	4632      	mov	r2, r6
  403b9e:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  403ba2:	f002 f9e1 	bl	405f68 <__aeabi_ddiv>
  403ba6:	4607      	mov	r7, r0
  403ba8:	4688      	mov	r8, r1
  403baa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  403bac:	b143      	cbz	r3, 403bc0 <_dtoa_r+0x800>
  403bae:	2200      	movs	r2, #0
  403bb0:	4b9f      	ldr	r3, [pc, #636]	; (403e30 <_dtoa_r+0xa70>)
  403bb2:	4638      	mov	r0, r7
  403bb4:	4641      	mov	r1, r8
  403bb6:	f002 fb1f 	bl	4061f8 <__aeabi_dcmplt>
  403bba:	2800      	cmp	r0, #0
  403bbc:	f040 8286 	bne.w	4040cc <_dtoa_r+0xd0c>
  403bc0:	4650      	mov	r0, sl
  403bc2:	f002 f841 	bl	405c48 <__aeabi_i2d>
  403bc6:	463a      	mov	r2, r7
  403bc8:	4643      	mov	r3, r8
  403bca:	f002 f8a3 	bl	405d14 <__aeabi_dmul>
  403bce:	4b99      	ldr	r3, [pc, #612]	; (403e34 <_dtoa_r+0xa74>)
  403bd0:	2200      	movs	r2, #0
  403bd2:	f001 feed 	bl	4059b0 <__adddf3>
  403bd6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403bd8:	4605      	mov	r5, r0
  403bda:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  403bde:	2b00      	cmp	r3, #0
  403be0:	f000 813e 	beq.w	403e60 <_dtoa_r+0xaa0>
  403be4:	9b02      	ldr	r3, [sp, #8]
  403be6:	9315      	str	r3, [sp, #84]	; 0x54
  403be8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403bea:	9312      	str	r3, [sp, #72]	; 0x48
  403bec:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  403bee:	2b00      	cmp	r3, #0
  403bf0:	f000 81fa 	beq.w	403fe8 <_dtoa_r+0xc28>
  403bf4:	9a12      	ldr	r2, [sp, #72]	; 0x48
  403bf6:	4b8c      	ldr	r3, [pc, #560]	; (403e28 <_dtoa_r+0xa68>)
  403bf8:	498f      	ldr	r1, [pc, #572]	; (403e38 <_dtoa_r+0xa78>)
  403bfa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  403bfe:	e953 2302 	ldrd	r2, r3, [r3, #-8]
  403c02:	2000      	movs	r0, #0
  403c04:	f002 f9b0 	bl	405f68 <__aeabi_ddiv>
  403c08:	462a      	mov	r2, r5
  403c0a:	4633      	mov	r3, r6
  403c0c:	f001 fece 	bl	4059ac <__aeabi_dsub>
  403c10:	4682      	mov	sl, r0
  403c12:	468b      	mov	fp, r1
  403c14:	4638      	mov	r0, r7
  403c16:	4641      	mov	r1, r8
  403c18:	f002 fb2c 	bl	406274 <__aeabi_d2iz>
  403c1c:	4605      	mov	r5, r0
  403c1e:	f002 f813 	bl	405c48 <__aeabi_i2d>
  403c22:	4602      	mov	r2, r0
  403c24:	460b      	mov	r3, r1
  403c26:	4638      	mov	r0, r7
  403c28:	4641      	mov	r1, r8
  403c2a:	f001 febf 	bl	4059ac <__aeabi_dsub>
  403c2e:	3530      	adds	r5, #48	; 0x30
  403c30:	fa5f f885 	uxtb.w	r8, r5
  403c34:	9d04      	ldr	r5, [sp, #16]
  403c36:	4606      	mov	r6, r0
  403c38:	460f      	mov	r7, r1
  403c3a:	f885 8000 	strb.w	r8, [r5]
  403c3e:	4602      	mov	r2, r0
  403c40:	460b      	mov	r3, r1
  403c42:	4650      	mov	r0, sl
  403c44:	4659      	mov	r1, fp
  403c46:	3501      	adds	r5, #1
  403c48:	f002 faf4 	bl	406234 <__aeabi_dcmpgt>
  403c4c:	2800      	cmp	r0, #0
  403c4e:	d154      	bne.n	403cfa <_dtoa_r+0x93a>
  403c50:	4632      	mov	r2, r6
  403c52:	463b      	mov	r3, r7
  403c54:	2000      	movs	r0, #0
  403c56:	4976      	ldr	r1, [pc, #472]	; (403e30 <_dtoa_r+0xa70>)
  403c58:	f001 fea8 	bl	4059ac <__aeabi_dsub>
  403c5c:	4602      	mov	r2, r0
  403c5e:	460b      	mov	r3, r1
  403c60:	4650      	mov	r0, sl
  403c62:	4659      	mov	r1, fp
  403c64:	f002 fae6 	bl	406234 <__aeabi_dcmpgt>
  403c68:	2800      	cmp	r0, #0
  403c6a:	f040 8270 	bne.w	40414e <_dtoa_r+0xd8e>
  403c6e:	9a12      	ldr	r2, [sp, #72]	; 0x48
  403c70:	2a01      	cmp	r2, #1
  403c72:	f000 8111 	beq.w	403e98 <_dtoa_r+0xad8>
  403c76:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403c78:	9a04      	ldr	r2, [sp, #16]
  403c7a:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  403c7e:	4413      	add	r3, r2
  403c80:	4699      	mov	r9, r3
  403c82:	e00d      	b.n	403ca0 <_dtoa_r+0x8e0>
  403c84:	2000      	movs	r0, #0
  403c86:	496a      	ldr	r1, [pc, #424]	; (403e30 <_dtoa_r+0xa70>)
  403c88:	f001 fe90 	bl	4059ac <__aeabi_dsub>
  403c8c:	4652      	mov	r2, sl
  403c8e:	465b      	mov	r3, fp
  403c90:	f002 fab2 	bl	4061f8 <__aeabi_dcmplt>
  403c94:	2800      	cmp	r0, #0
  403c96:	f040 8258 	bne.w	40414a <_dtoa_r+0xd8a>
  403c9a:	454d      	cmp	r5, r9
  403c9c:	f000 80fa 	beq.w	403e94 <_dtoa_r+0xad4>
  403ca0:	4650      	mov	r0, sl
  403ca2:	4659      	mov	r1, fp
  403ca4:	2200      	movs	r2, #0
  403ca6:	4b65      	ldr	r3, [pc, #404]	; (403e3c <_dtoa_r+0xa7c>)
  403ca8:	f002 f834 	bl	405d14 <__aeabi_dmul>
  403cac:	2200      	movs	r2, #0
  403cae:	4b63      	ldr	r3, [pc, #396]	; (403e3c <_dtoa_r+0xa7c>)
  403cb0:	4682      	mov	sl, r0
  403cb2:	468b      	mov	fp, r1
  403cb4:	4630      	mov	r0, r6
  403cb6:	4639      	mov	r1, r7
  403cb8:	f002 f82c 	bl	405d14 <__aeabi_dmul>
  403cbc:	460f      	mov	r7, r1
  403cbe:	4606      	mov	r6, r0
  403cc0:	f002 fad8 	bl	406274 <__aeabi_d2iz>
  403cc4:	4680      	mov	r8, r0
  403cc6:	f001 ffbf 	bl	405c48 <__aeabi_i2d>
  403cca:	4602      	mov	r2, r0
  403ccc:	460b      	mov	r3, r1
  403cce:	4630      	mov	r0, r6
  403cd0:	4639      	mov	r1, r7
  403cd2:	f001 fe6b 	bl	4059ac <__aeabi_dsub>
  403cd6:	f108 0830 	add.w	r8, r8, #48	; 0x30
  403cda:	fa5f f888 	uxtb.w	r8, r8
  403cde:	4652      	mov	r2, sl
  403ce0:	465b      	mov	r3, fp
  403ce2:	f805 8b01 	strb.w	r8, [r5], #1
  403ce6:	4606      	mov	r6, r0
  403ce8:	460f      	mov	r7, r1
  403cea:	f002 fa85 	bl	4061f8 <__aeabi_dcmplt>
  403cee:	4632      	mov	r2, r6
  403cf0:	463b      	mov	r3, r7
  403cf2:	2800      	cmp	r0, #0
  403cf4:	d0c6      	beq.n	403c84 <_dtoa_r+0x8c4>
  403cf6:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  403cfa:	9b15      	ldr	r3, [sp, #84]	; 0x54
  403cfc:	9302      	str	r3, [sp, #8]
  403cfe:	e523      	b.n	403748 <_dtoa_r+0x388>
  403d00:	2300      	movs	r3, #0
  403d02:	930b      	str	r3, [sp, #44]	; 0x2c
  403d04:	9b25      	ldr	r3, [sp, #148]	; 0x94
  403d06:	2b00      	cmp	r3, #0
  403d08:	f340 80dc 	ble.w	403ec4 <_dtoa_r+0xb04>
  403d0c:	461f      	mov	r7, r3
  403d0e:	461e      	mov	r6, r3
  403d10:	930f      	str	r3, [sp, #60]	; 0x3c
  403d12:	930a      	str	r3, [sp, #40]	; 0x28
  403d14:	e6f6      	b.n	403b04 <_dtoa_r+0x744>
  403d16:	2301      	movs	r3, #1
  403d18:	930b      	str	r3, [sp, #44]	; 0x2c
  403d1a:	e7f3      	b.n	403d04 <_dtoa_r+0x944>
  403d1c:	f1ba 0f00 	cmp.w	sl, #0
  403d20:	f47f ada8 	bne.w	403874 <_dtoa_r+0x4b4>
  403d24:	f3cb 0313 	ubfx	r3, fp, #0, #20
  403d28:	2b00      	cmp	r3, #0
  403d2a:	f47f adba 	bne.w	4038a2 <_dtoa_r+0x4e2>
  403d2e:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
  403d32:	0d3f      	lsrs	r7, r7, #20
  403d34:	053f      	lsls	r7, r7, #20
  403d36:	2f00      	cmp	r7, #0
  403d38:	f000 820d 	beq.w	404156 <_dtoa_r+0xd96>
  403d3c:	9b08      	ldr	r3, [sp, #32]
  403d3e:	3301      	adds	r3, #1
  403d40:	9308      	str	r3, [sp, #32]
  403d42:	9b06      	ldr	r3, [sp, #24]
  403d44:	3301      	adds	r3, #1
  403d46:	9306      	str	r3, [sp, #24]
  403d48:	2301      	movs	r3, #1
  403d4a:	930c      	str	r3, [sp, #48]	; 0x30
  403d4c:	e5ab      	b.n	4038a6 <_dtoa_r+0x4e6>
  403d4e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403d50:	2b00      	cmp	r3, #0
  403d52:	f73f ac42 	bgt.w	4035da <_dtoa_r+0x21a>
  403d56:	f040 8221 	bne.w	40419c <_dtoa_r+0xddc>
  403d5a:	2200      	movs	r2, #0
  403d5c:	4b38      	ldr	r3, [pc, #224]	; (403e40 <_dtoa_r+0xa80>)
  403d5e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  403d62:	f001 ffd7 	bl	405d14 <__aeabi_dmul>
  403d66:	4652      	mov	r2, sl
  403d68:	465b      	mov	r3, fp
  403d6a:	f002 fa59 	bl	406220 <__aeabi_dcmpge>
  403d6e:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
  403d72:	4646      	mov	r6, r8
  403d74:	2800      	cmp	r0, #0
  403d76:	d041      	beq.n	403dfc <_dtoa_r+0xa3c>
  403d78:	9b25      	ldr	r3, [sp, #148]	; 0x94
  403d7a:	9d04      	ldr	r5, [sp, #16]
  403d7c:	43db      	mvns	r3, r3
  403d7e:	9302      	str	r3, [sp, #8]
  403d80:	4641      	mov	r1, r8
  403d82:	4620      	mov	r0, r4
  403d84:	f000 fe38 	bl	4049f8 <_Bfree>
  403d88:	2e00      	cmp	r6, #0
  403d8a:	f43f acdd 	beq.w	403748 <_dtoa_r+0x388>
  403d8e:	e6a7      	b.n	403ae0 <_dtoa_r+0x720>
  403d90:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  403d92:	4649      	mov	r1, r9
  403d94:	4620      	mov	r0, r4
  403d96:	f000 ff65 	bl	404c64 <__pow5mult>
  403d9a:	4681      	mov	r9, r0
  403d9c:	e558      	b.n	403850 <_dtoa_r+0x490>
  403d9e:	9a14      	ldr	r2, [sp, #80]	; 0x50
  403da0:	2a00      	cmp	r2, #0
  403da2:	f000 8187 	beq.w	4040b4 <_dtoa_r+0xcf4>
  403da6:	f203 4333 	addw	r3, r3, #1075	; 0x433
  403daa:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  403dac:	9d08      	ldr	r5, [sp, #32]
  403dae:	e4f2      	b.n	403796 <_dtoa_r+0x3d6>
  403db0:	f1ba 0f00 	cmp.w	sl, #0
  403db4:	f47f ad75 	bne.w	4038a2 <_dtoa_r+0x4e2>
  403db8:	e7b4      	b.n	403d24 <_dtoa_r+0x964>
  403dba:	f000 fe27 	bl	404a0c <__multadd>
  403dbe:	4647      	mov	r7, r8
  403dc0:	4606      	mov	r6, r0
  403dc2:	4683      	mov	fp, r0
  403dc4:	e5be      	b.n	403944 <_dtoa_r+0x584>
  403dc6:	4601      	mov	r1, r0
  403dc8:	4620      	mov	r0, r4
  403dca:	9306      	str	r3, [sp, #24]
  403dcc:	f000 fe14 	bl	4049f8 <_Bfree>
  403dd0:	2201      	movs	r2, #1
  403dd2:	9b06      	ldr	r3, [sp, #24]
  403dd4:	e5e0      	b.n	403998 <_dtoa_r+0x5d8>
  403dd6:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403dd8:	2b02      	cmp	r3, #2
  403dda:	f77f ad96 	ble.w	40390a <_dtoa_r+0x54a>
  403dde:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403de0:	2b00      	cmp	r3, #0
  403de2:	d1c9      	bne.n	403d78 <_dtoa_r+0x9b8>
  403de4:	4641      	mov	r1, r8
  403de6:	2205      	movs	r2, #5
  403de8:	4620      	mov	r0, r4
  403dea:	f000 fe0f 	bl	404a0c <__multadd>
  403dee:	4601      	mov	r1, r0
  403df0:	4680      	mov	r8, r0
  403df2:	4648      	mov	r0, r9
  403df4:	f000 ffd8 	bl	404da8 <__mcmp>
  403df8:	2800      	cmp	r0, #0
  403dfa:	ddbd      	ble.n	403d78 <_dtoa_r+0x9b8>
  403dfc:	9a02      	ldr	r2, [sp, #8]
  403dfe:	9904      	ldr	r1, [sp, #16]
  403e00:	2331      	movs	r3, #49	; 0x31
  403e02:	3201      	adds	r2, #1
  403e04:	9202      	str	r2, [sp, #8]
  403e06:	700b      	strb	r3, [r1, #0]
  403e08:	1c4d      	adds	r5, r1, #1
  403e0a:	e7b9      	b.n	403d80 <_dtoa_r+0x9c0>
  403e0c:	9a02      	ldr	r2, [sp, #8]
  403e0e:	3201      	adds	r2, #1
  403e10:	9202      	str	r2, [sp, #8]
  403e12:	9a04      	ldr	r2, [sp, #16]
  403e14:	2331      	movs	r3, #49	; 0x31
  403e16:	7013      	strb	r3, [r2, #0]
  403e18:	e652      	b.n	403ac0 <_dtoa_r+0x700>
  403e1a:	2301      	movs	r3, #1
  403e1c:	930b      	str	r3, [sp, #44]	; 0x2c
  403e1e:	e666      	b.n	403aee <_dtoa_r+0x72e>
  403e20:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  403e24:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  403e26:	e48f      	b.n	403748 <_dtoa_r+0x388>
  403e28:	00406378 	.word	0x00406378
  403e2c:	00406350 	.word	0x00406350
  403e30:	3ff00000 	.word	0x3ff00000
  403e34:	401c0000 	.word	0x401c0000
  403e38:	3fe00000 	.word	0x3fe00000
  403e3c:	40240000 	.word	0x40240000
  403e40:	40140000 	.word	0x40140000
  403e44:	4650      	mov	r0, sl
  403e46:	f001 feff 	bl	405c48 <__aeabi_i2d>
  403e4a:	463a      	mov	r2, r7
  403e4c:	4643      	mov	r3, r8
  403e4e:	f001 ff61 	bl	405d14 <__aeabi_dmul>
  403e52:	2200      	movs	r2, #0
  403e54:	4bc1      	ldr	r3, [pc, #772]	; (40415c <_dtoa_r+0xd9c>)
  403e56:	f001 fdab 	bl	4059b0 <__adddf3>
  403e5a:	4605      	mov	r5, r0
  403e5c:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  403e60:	4641      	mov	r1, r8
  403e62:	2200      	movs	r2, #0
  403e64:	4bbe      	ldr	r3, [pc, #760]	; (404160 <_dtoa_r+0xda0>)
  403e66:	4638      	mov	r0, r7
  403e68:	f001 fda0 	bl	4059ac <__aeabi_dsub>
  403e6c:	462a      	mov	r2, r5
  403e6e:	4633      	mov	r3, r6
  403e70:	4682      	mov	sl, r0
  403e72:	468b      	mov	fp, r1
  403e74:	f002 f9de 	bl	406234 <__aeabi_dcmpgt>
  403e78:	4680      	mov	r8, r0
  403e7a:	2800      	cmp	r0, #0
  403e7c:	f040 8110 	bne.w	4040a0 <_dtoa_r+0xce0>
  403e80:	462a      	mov	r2, r5
  403e82:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
  403e86:	4650      	mov	r0, sl
  403e88:	4659      	mov	r1, fp
  403e8a:	f002 f9b5 	bl	4061f8 <__aeabi_dcmplt>
  403e8e:	b118      	cbz	r0, 403e98 <_dtoa_r+0xad8>
  403e90:	4646      	mov	r6, r8
  403e92:	e771      	b.n	403d78 <_dtoa_r+0x9b8>
  403e94:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  403e98:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	; 0x40
  403e9c:	f7ff bb8a 	b.w	4035b4 <_dtoa_r+0x1f4>
  403ea0:	9804      	ldr	r0, [sp, #16]
  403ea2:	f7ff babb 	b.w	40341c <_dtoa_r+0x5c>
  403ea6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  403ea8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  403eaa:	970c      	str	r7, [sp, #48]	; 0x30
  403eac:	1afb      	subs	r3, r7, r3
  403eae:	441a      	add	r2, r3
  403eb0:	920d      	str	r2, [sp, #52]	; 0x34
  403eb2:	2700      	movs	r7, #0
  403eb4:	e469      	b.n	40378a <_dtoa_r+0x3ca>
  403eb6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
  403eba:	f04f 0a02 	mov.w	sl, #2
  403ebe:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
  403ec2:	e657      	b.n	403b74 <_dtoa_r+0x7b4>
  403ec4:	2100      	movs	r1, #0
  403ec6:	2301      	movs	r3, #1
  403ec8:	6461      	str	r1, [r4, #68]	; 0x44
  403eca:	4620      	mov	r0, r4
  403ecc:	9325      	str	r3, [sp, #148]	; 0x94
  403ece:	f000 fd6d 	bl	4049ac <_Balloc>
  403ed2:	9b25      	ldr	r3, [sp, #148]	; 0x94
  403ed4:	9004      	str	r0, [sp, #16]
  403ed6:	6420      	str	r0, [r4, #64]	; 0x40
  403ed8:	930a      	str	r3, [sp, #40]	; 0x28
  403eda:	930f      	str	r3, [sp, #60]	; 0x3c
  403edc:	e629      	b.n	403b32 <_dtoa_r+0x772>
  403ede:	2a00      	cmp	r2, #0
  403ee0:	46d0      	mov	r8, sl
  403ee2:	f8cd b018 	str.w	fp, [sp, #24]
  403ee6:	469a      	mov	sl, r3
  403ee8:	dd11      	ble.n	403f0e <_dtoa_r+0xb4e>
  403eea:	4649      	mov	r1, r9
  403eec:	2201      	movs	r2, #1
  403eee:	4620      	mov	r0, r4
  403ef0:	f000 ff08 	bl	404d04 <__lshift>
  403ef4:	4641      	mov	r1, r8
  403ef6:	4681      	mov	r9, r0
  403ef8:	f000 ff56 	bl	404da8 <__mcmp>
  403efc:	2800      	cmp	r0, #0
  403efe:	f340 8146 	ble.w	40418e <_dtoa_r+0xdce>
  403f02:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  403f06:	f000 8106 	beq.w	404116 <_dtoa_r+0xd56>
  403f0a:	f105 0a31 	add.w	sl, r5, #49	; 0x31
  403f0e:	46b3      	mov	fp, r6
  403f10:	f887 a000 	strb.w	sl, [r7]
  403f14:	1c7d      	adds	r5, r7, #1
  403f16:	9e06      	ldr	r6, [sp, #24]
  403f18:	e5d2      	b.n	403ac0 <_dtoa_r+0x700>
  403f1a:	d104      	bne.n	403f26 <_dtoa_r+0xb66>
  403f1c:	f01a 0f01 	tst.w	sl, #1
  403f20:	d001      	beq.n	403f26 <_dtoa_r+0xb66>
  403f22:	e5bd      	b.n	403aa0 <_dtoa_r+0x6e0>
  403f24:	4615      	mov	r5, r2
  403f26:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  403f2a:	2b30      	cmp	r3, #48	; 0x30
  403f2c:	f105 32ff 	add.w	r2, r5, #4294967295
  403f30:	d0f8      	beq.n	403f24 <_dtoa_r+0xb64>
  403f32:	e5c5      	b.n	403ac0 <_dtoa_r+0x700>
  403f34:	9904      	ldr	r1, [sp, #16]
  403f36:	2230      	movs	r2, #48	; 0x30
  403f38:	700a      	strb	r2, [r1, #0]
  403f3a:	9a02      	ldr	r2, [sp, #8]
  403f3c:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  403f40:	3201      	adds	r2, #1
  403f42:	9202      	str	r2, [sp, #8]
  403f44:	f7ff bbfc 	b.w	403740 <_dtoa_r+0x380>
  403f48:	f000 80bb 	beq.w	4040c2 <_dtoa_r+0xd02>
  403f4c:	9b02      	ldr	r3, [sp, #8]
  403f4e:	425d      	negs	r5, r3
  403f50:	4b84      	ldr	r3, [pc, #528]	; (404164 <_dtoa_r+0xda4>)
  403f52:	f005 020f 	and.w	r2, r5, #15
  403f56:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  403f5a:	e9d3 2300 	ldrd	r2, r3, [r3]
  403f5e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  403f62:	f001 fed7 	bl	405d14 <__aeabi_dmul>
  403f66:	112d      	asrs	r5, r5, #4
  403f68:	4607      	mov	r7, r0
  403f6a:	4688      	mov	r8, r1
  403f6c:	f000 812c 	beq.w	4041c8 <_dtoa_r+0xe08>
  403f70:	4e7d      	ldr	r6, [pc, #500]	; (404168 <_dtoa_r+0xda8>)
  403f72:	f04f 0a02 	mov.w	sl, #2
  403f76:	07eb      	lsls	r3, r5, #31
  403f78:	d509      	bpl.n	403f8e <_dtoa_r+0xbce>
  403f7a:	4638      	mov	r0, r7
  403f7c:	4641      	mov	r1, r8
  403f7e:	e9d6 2300 	ldrd	r2, r3, [r6]
  403f82:	f001 fec7 	bl	405d14 <__aeabi_dmul>
  403f86:	f10a 0a01 	add.w	sl, sl, #1
  403f8a:	4607      	mov	r7, r0
  403f8c:	4688      	mov	r8, r1
  403f8e:	106d      	asrs	r5, r5, #1
  403f90:	f106 0608 	add.w	r6, r6, #8
  403f94:	d1ef      	bne.n	403f76 <_dtoa_r+0xbb6>
  403f96:	e608      	b.n	403baa <_dtoa_r+0x7ea>
  403f98:	6871      	ldr	r1, [r6, #4]
  403f9a:	4620      	mov	r0, r4
  403f9c:	f000 fd06 	bl	4049ac <_Balloc>
  403fa0:	6933      	ldr	r3, [r6, #16]
  403fa2:	3302      	adds	r3, #2
  403fa4:	009a      	lsls	r2, r3, #2
  403fa6:	4605      	mov	r5, r0
  403fa8:	f106 010c 	add.w	r1, r6, #12
  403fac:	300c      	adds	r0, #12
  403fae:	f000 fc5f 	bl	404870 <memcpy>
  403fb2:	4629      	mov	r1, r5
  403fb4:	2201      	movs	r2, #1
  403fb6:	4620      	mov	r0, r4
  403fb8:	f000 fea4 	bl	404d04 <__lshift>
  403fbc:	9006      	str	r0, [sp, #24]
  403fbe:	e4b5      	b.n	40392c <_dtoa_r+0x56c>
  403fc0:	2b39      	cmp	r3, #57	; 0x39
  403fc2:	f8cd b018 	str.w	fp, [sp, #24]
  403fc6:	46d0      	mov	r8, sl
  403fc8:	f000 80a5 	beq.w	404116 <_dtoa_r+0xd56>
  403fcc:	f103 0a01 	add.w	sl, r3, #1
  403fd0:	46b3      	mov	fp, r6
  403fd2:	f887 a000 	strb.w	sl, [r7]
  403fd6:	1c7d      	adds	r5, r7, #1
  403fd8:	9e06      	ldr	r6, [sp, #24]
  403fda:	e571      	b.n	403ac0 <_dtoa_r+0x700>
  403fdc:	465a      	mov	r2, fp
  403fde:	46d0      	mov	r8, sl
  403fe0:	46b3      	mov	fp, r6
  403fe2:	469a      	mov	sl, r3
  403fe4:	4616      	mov	r6, r2
  403fe6:	e54f      	b.n	403a88 <_dtoa_r+0x6c8>
  403fe8:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403fea:	495e      	ldr	r1, [pc, #376]	; (404164 <_dtoa_r+0xda4>)
  403fec:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
  403ff0:	462a      	mov	r2, r5
  403ff2:	4633      	mov	r3, r6
  403ff4:	e951 0102 	ldrd	r0, r1, [r1, #-8]
  403ff8:	f001 fe8c 	bl	405d14 <__aeabi_dmul>
  403ffc:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
  404000:	4638      	mov	r0, r7
  404002:	4641      	mov	r1, r8
  404004:	f002 f936 	bl	406274 <__aeabi_d2iz>
  404008:	4605      	mov	r5, r0
  40400a:	f001 fe1d 	bl	405c48 <__aeabi_i2d>
  40400e:	460b      	mov	r3, r1
  404010:	4602      	mov	r2, r0
  404012:	4641      	mov	r1, r8
  404014:	4638      	mov	r0, r7
  404016:	f001 fcc9 	bl	4059ac <__aeabi_dsub>
  40401a:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40401c:	460f      	mov	r7, r1
  40401e:	9904      	ldr	r1, [sp, #16]
  404020:	3530      	adds	r5, #48	; 0x30
  404022:	2b01      	cmp	r3, #1
  404024:	700d      	strb	r5, [r1, #0]
  404026:	4606      	mov	r6, r0
  404028:	f101 0501 	add.w	r5, r1, #1
  40402c:	d026      	beq.n	40407c <_dtoa_r+0xcbc>
  40402e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404030:	9a04      	ldr	r2, [sp, #16]
  404032:	f8df b13c 	ldr.w	fp, [pc, #316]	; 404170 <_dtoa_r+0xdb0>
  404036:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  40403a:	4413      	add	r3, r2
  40403c:	f04f 0a00 	mov.w	sl, #0
  404040:	4699      	mov	r9, r3
  404042:	4652      	mov	r2, sl
  404044:	465b      	mov	r3, fp
  404046:	4630      	mov	r0, r6
  404048:	4639      	mov	r1, r7
  40404a:	f001 fe63 	bl	405d14 <__aeabi_dmul>
  40404e:	460f      	mov	r7, r1
  404050:	4606      	mov	r6, r0
  404052:	f002 f90f 	bl	406274 <__aeabi_d2iz>
  404056:	4680      	mov	r8, r0
  404058:	f001 fdf6 	bl	405c48 <__aeabi_i2d>
  40405c:	f108 0830 	add.w	r8, r8, #48	; 0x30
  404060:	4602      	mov	r2, r0
  404062:	460b      	mov	r3, r1
  404064:	4630      	mov	r0, r6
  404066:	4639      	mov	r1, r7
  404068:	f001 fca0 	bl	4059ac <__aeabi_dsub>
  40406c:	f805 8b01 	strb.w	r8, [r5], #1
  404070:	454d      	cmp	r5, r9
  404072:	4606      	mov	r6, r0
  404074:	460f      	mov	r7, r1
  404076:	d1e4      	bne.n	404042 <_dtoa_r+0xc82>
  404078:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  40407c:	4b3b      	ldr	r3, [pc, #236]	; (40416c <_dtoa_r+0xdac>)
  40407e:	2200      	movs	r2, #0
  404080:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  404084:	f001 fc94 	bl	4059b0 <__adddf3>
  404088:	4632      	mov	r2, r6
  40408a:	463b      	mov	r3, r7
  40408c:	f002 f8b4 	bl	4061f8 <__aeabi_dcmplt>
  404090:	2800      	cmp	r0, #0
  404092:	d046      	beq.n	404122 <_dtoa_r+0xd62>
  404094:	9b15      	ldr	r3, [sp, #84]	; 0x54
  404096:	9302      	str	r3, [sp, #8]
  404098:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  40409c:	f7ff bb43 	b.w	403726 <_dtoa_r+0x366>
  4040a0:	f04f 0800 	mov.w	r8, #0
  4040a4:	4646      	mov	r6, r8
  4040a6:	e6a9      	b.n	403dfc <_dtoa_r+0xa3c>
  4040a8:	9b08      	ldr	r3, [sp, #32]
  4040aa:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4040ac:	1a9d      	subs	r5, r3, r2
  4040ae:	2300      	movs	r3, #0
  4040b0:	f7ff bb71 	b.w	403796 <_dtoa_r+0x3d6>
  4040b4:	9b18      	ldr	r3, [sp, #96]	; 0x60
  4040b6:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  4040b8:	9d08      	ldr	r5, [sp, #32]
  4040ba:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  4040be:	f7ff bb6a 	b.w	403796 <_dtoa_r+0x3d6>
  4040c2:	e9dd 7810 	ldrd	r7, r8, [sp, #64]	; 0x40
  4040c6:	f04f 0a02 	mov.w	sl, #2
  4040ca:	e56e      	b.n	403baa <_dtoa_r+0x7ea>
  4040cc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4040ce:	2b00      	cmp	r3, #0
  4040d0:	f43f aeb8 	beq.w	403e44 <_dtoa_r+0xa84>
  4040d4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4040d6:	2b00      	cmp	r3, #0
  4040d8:	f77f aede 	ble.w	403e98 <_dtoa_r+0xad8>
  4040dc:	2200      	movs	r2, #0
  4040de:	4b24      	ldr	r3, [pc, #144]	; (404170 <_dtoa_r+0xdb0>)
  4040e0:	4638      	mov	r0, r7
  4040e2:	4641      	mov	r1, r8
  4040e4:	f001 fe16 	bl	405d14 <__aeabi_dmul>
  4040e8:	4607      	mov	r7, r0
  4040ea:	4688      	mov	r8, r1
  4040ec:	f10a 0001 	add.w	r0, sl, #1
  4040f0:	f001 fdaa 	bl	405c48 <__aeabi_i2d>
  4040f4:	463a      	mov	r2, r7
  4040f6:	4643      	mov	r3, r8
  4040f8:	f001 fe0c 	bl	405d14 <__aeabi_dmul>
  4040fc:	2200      	movs	r2, #0
  4040fe:	4b17      	ldr	r3, [pc, #92]	; (40415c <_dtoa_r+0xd9c>)
  404100:	f001 fc56 	bl	4059b0 <__adddf3>
  404104:	9a02      	ldr	r2, [sp, #8]
  404106:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  404108:	9312      	str	r3, [sp, #72]	; 0x48
  40410a:	3a01      	subs	r2, #1
  40410c:	4605      	mov	r5, r0
  40410e:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  404112:	9215      	str	r2, [sp, #84]	; 0x54
  404114:	e56a      	b.n	403bec <_dtoa_r+0x82c>
  404116:	2239      	movs	r2, #57	; 0x39
  404118:	46b3      	mov	fp, r6
  40411a:	703a      	strb	r2, [r7, #0]
  40411c:	9e06      	ldr	r6, [sp, #24]
  40411e:	1c7d      	adds	r5, r7, #1
  404120:	e4c0      	b.n	403aa4 <_dtoa_r+0x6e4>
  404122:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
  404126:	2000      	movs	r0, #0
  404128:	4910      	ldr	r1, [pc, #64]	; (40416c <_dtoa_r+0xdac>)
  40412a:	f001 fc3f 	bl	4059ac <__aeabi_dsub>
  40412e:	4632      	mov	r2, r6
  404130:	463b      	mov	r3, r7
  404132:	f002 f87f 	bl	406234 <__aeabi_dcmpgt>
  404136:	b908      	cbnz	r0, 40413c <_dtoa_r+0xd7c>
  404138:	e6ae      	b.n	403e98 <_dtoa_r+0xad8>
  40413a:	4615      	mov	r5, r2
  40413c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  404140:	2b30      	cmp	r3, #48	; 0x30
  404142:	f105 32ff 	add.w	r2, r5, #4294967295
  404146:	d0f8      	beq.n	40413a <_dtoa_r+0xd7a>
  404148:	e5d7      	b.n	403cfa <_dtoa_r+0x93a>
  40414a:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  40414e:	9b15      	ldr	r3, [sp, #84]	; 0x54
  404150:	9302      	str	r3, [sp, #8]
  404152:	f7ff bae8 	b.w	403726 <_dtoa_r+0x366>
  404156:	970c      	str	r7, [sp, #48]	; 0x30
  404158:	f7ff bba5 	b.w	4038a6 <_dtoa_r+0x4e6>
  40415c:	401c0000 	.word	0x401c0000
  404160:	40140000 	.word	0x40140000
  404164:	00406378 	.word	0x00406378
  404168:	00406350 	.word	0x00406350
  40416c:	3fe00000 	.word	0x3fe00000
  404170:	40240000 	.word	0x40240000
  404174:	2b39      	cmp	r3, #57	; 0x39
  404176:	f8cd b018 	str.w	fp, [sp, #24]
  40417a:	46d0      	mov	r8, sl
  40417c:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  404180:	469a      	mov	sl, r3
  404182:	d0c8      	beq.n	404116 <_dtoa_r+0xd56>
  404184:	f1bb 0f00 	cmp.w	fp, #0
  404188:	f73f aebf 	bgt.w	403f0a <_dtoa_r+0xb4a>
  40418c:	e6bf      	b.n	403f0e <_dtoa_r+0xb4e>
  40418e:	f47f aebe 	bne.w	403f0e <_dtoa_r+0xb4e>
  404192:	f01a 0f01 	tst.w	sl, #1
  404196:	f43f aeba 	beq.w	403f0e <_dtoa_r+0xb4e>
  40419a:	e6b2      	b.n	403f02 <_dtoa_r+0xb42>
  40419c:	f04f 0800 	mov.w	r8, #0
  4041a0:	4646      	mov	r6, r8
  4041a2:	e5e9      	b.n	403d78 <_dtoa_r+0x9b8>
  4041a4:	4631      	mov	r1, r6
  4041a6:	2300      	movs	r3, #0
  4041a8:	220a      	movs	r2, #10
  4041aa:	4620      	mov	r0, r4
  4041ac:	f000 fc2e 	bl	404a0c <__multadd>
  4041b0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4041b2:	2b00      	cmp	r3, #0
  4041b4:	4606      	mov	r6, r0
  4041b6:	dd0a      	ble.n	4041ce <_dtoa_r+0xe0e>
  4041b8:	930a      	str	r3, [sp, #40]	; 0x28
  4041ba:	f7ff bbaa 	b.w	403912 <_dtoa_r+0x552>
  4041be:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4041c0:	2b02      	cmp	r3, #2
  4041c2:	dc23      	bgt.n	40420c <_dtoa_r+0xe4c>
  4041c4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4041c6:	e43b      	b.n	403a40 <_dtoa_r+0x680>
  4041c8:	f04f 0a02 	mov.w	sl, #2
  4041cc:	e4ed      	b.n	403baa <_dtoa_r+0x7ea>
  4041ce:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4041d0:	2b02      	cmp	r3, #2
  4041d2:	dc1b      	bgt.n	40420c <_dtoa_r+0xe4c>
  4041d4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4041d6:	e7ef      	b.n	4041b8 <_dtoa_r+0xdf8>
  4041d8:	2500      	movs	r5, #0
  4041da:	6465      	str	r5, [r4, #68]	; 0x44
  4041dc:	4629      	mov	r1, r5
  4041de:	4620      	mov	r0, r4
  4041e0:	f000 fbe4 	bl	4049ac <_Balloc>
  4041e4:	f04f 33ff 	mov.w	r3, #4294967295
  4041e8:	930a      	str	r3, [sp, #40]	; 0x28
  4041ea:	930f      	str	r3, [sp, #60]	; 0x3c
  4041ec:	2301      	movs	r3, #1
  4041ee:	9004      	str	r0, [sp, #16]
  4041f0:	9525      	str	r5, [sp, #148]	; 0x94
  4041f2:	6420      	str	r0, [r4, #64]	; 0x40
  4041f4:	930b      	str	r3, [sp, #44]	; 0x2c
  4041f6:	f7ff b9dd 	b.w	4035b4 <_dtoa_r+0x1f4>
  4041fa:	2501      	movs	r5, #1
  4041fc:	f7ff b9a5 	b.w	40354a <_dtoa_r+0x18a>
  404200:	f43f ab69 	beq.w	4038d6 <_dtoa_r+0x516>
  404204:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
  404208:	f7ff bbf9 	b.w	4039fe <_dtoa_r+0x63e>
  40420c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40420e:	930a      	str	r3, [sp, #40]	; 0x28
  404210:	e5e5      	b.n	403dde <_dtoa_r+0xa1e>
  404212:	bf00      	nop

00404214 <__libc_fini_array>:
  404214:	b538      	push	{r3, r4, r5, lr}
  404216:	4c0a      	ldr	r4, [pc, #40]	; (404240 <__libc_fini_array+0x2c>)
  404218:	4d0a      	ldr	r5, [pc, #40]	; (404244 <__libc_fini_array+0x30>)
  40421a:	1b64      	subs	r4, r4, r5
  40421c:	10a4      	asrs	r4, r4, #2
  40421e:	d00a      	beq.n	404236 <__libc_fini_array+0x22>
  404220:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  404224:	3b01      	subs	r3, #1
  404226:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  40422a:	3c01      	subs	r4, #1
  40422c:	f855 3904 	ldr.w	r3, [r5], #-4
  404230:	4798      	blx	r3
  404232:	2c00      	cmp	r4, #0
  404234:	d1f9      	bne.n	40422a <__libc_fini_array+0x16>
  404236:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  40423a:	f002 b99b 	b.w	406574 <_fini>
  40423e:	bf00      	nop
  404240:	00406584 	.word	0x00406584
  404244:	00406580 	.word	0x00406580

00404248 <_localeconv_r>:
  404248:	4a04      	ldr	r2, [pc, #16]	; (40425c <_localeconv_r+0x14>)
  40424a:	4b05      	ldr	r3, [pc, #20]	; (404260 <_localeconv_r+0x18>)
  40424c:	6812      	ldr	r2, [r2, #0]
  40424e:	6b50      	ldr	r0, [r2, #52]	; 0x34
  404250:	2800      	cmp	r0, #0
  404252:	bf08      	it	eq
  404254:	4618      	moveq	r0, r3
  404256:	30f0      	adds	r0, #240	; 0xf0
  404258:	4770      	bx	lr
  40425a:	bf00      	nop
  40425c:	20400010 	.word	0x20400010
  404260:	20400850 	.word	0x20400850

00404264 <_malloc_r>:
  404264:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404268:	f101 060b 	add.w	r6, r1, #11
  40426c:	2e16      	cmp	r6, #22
  40426e:	b083      	sub	sp, #12
  404270:	4605      	mov	r5, r0
  404272:	f240 809e 	bls.w	4043b2 <_malloc_r+0x14e>
  404276:	f036 0607 	bics.w	r6, r6, #7
  40427a:	f100 80bd 	bmi.w	4043f8 <_malloc_r+0x194>
  40427e:	42b1      	cmp	r1, r6
  404280:	f200 80ba 	bhi.w	4043f8 <_malloc_r+0x194>
  404284:	f000 fb8e 	bl	4049a4 <__malloc_lock>
  404288:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  40428c:	f0c0 8293 	bcc.w	4047b6 <_malloc_r+0x552>
  404290:	0a73      	lsrs	r3, r6, #9
  404292:	f000 80b8 	beq.w	404406 <_malloc_r+0x1a2>
  404296:	2b04      	cmp	r3, #4
  404298:	f200 8179 	bhi.w	40458e <_malloc_r+0x32a>
  40429c:	09b3      	lsrs	r3, r6, #6
  40429e:	f103 0039 	add.w	r0, r3, #57	; 0x39
  4042a2:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  4042a6:	00c3      	lsls	r3, r0, #3
  4042a8:	4fbf      	ldr	r7, [pc, #764]	; (4045a8 <_malloc_r+0x344>)
  4042aa:	443b      	add	r3, r7
  4042ac:	f1a3 0108 	sub.w	r1, r3, #8
  4042b0:	685c      	ldr	r4, [r3, #4]
  4042b2:	42a1      	cmp	r1, r4
  4042b4:	d106      	bne.n	4042c4 <_malloc_r+0x60>
  4042b6:	e00c      	b.n	4042d2 <_malloc_r+0x6e>
  4042b8:	2a00      	cmp	r2, #0
  4042ba:	f280 80aa 	bge.w	404412 <_malloc_r+0x1ae>
  4042be:	68e4      	ldr	r4, [r4, #12]
  4042c0:	42a1      	cmp	r1, r4
  4042c2:	d006      	beq.n	4042d2 <_malloc_r+0x6e>
  4042c4:	6863      	ldr	r3, [r4, #4]
  4042c6:	f023 0303 	bic.w	r3, r3, #3
  4042ca:	1b9a      	subs	r2, r3, r6
  4042cc:	2a0f      	cmp	r2, #15
  4042ce:	ddf3      	ble.n	4042b8 <_malloc_r+0x54>
  4042d0:	4670      	mov	r0, lr
  4042d2:	693c      	ldr	r4, [r7, #16]
  4042d4:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 4045bc <_malloc_r+0x358>
  4042d8:	4574      	cmp	r4, lr
  4042da:	f000 81ab 	beq.w	404634 <_malloc_r+0x3d0>
  4042de:	6863      	ldr	r3, [r4, #4]
  4042e0:	f023 0303 	bic.w	r3, r3, #3
  4042e4:	1b9a      	subs	r2, r3, r6
  4042e6:	2a0f      	cmp	r2, #15
  4042e8:	f300 8190 	bgt.w	40460c <_malloc_r+0x3a8>
  4042ec:	2a00      	cmp	r2, #0
  4042ee:	f8c7 e014 	str.w	lr, [r7, #20]
  4042f2:	f8c7 e010 	str.w	lr, [r7, #16]
  4042f6:	f280 809d 	bge.w	404434 <_malloc_r+0x1d0>
  4042fa:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  4042fe:	f080 8161 	bcs.w	4045c4 <_malloc_r+0x360>
  404302:	08db      	lsrs	r3, r3, #3
  404304:	f103 0c01 	add.w	ip, r3, #1
  404308:	1099      	asrs	r1, r3, #2
  40430a:	687a      	ldr	r2, [r7, #4]
  40430c:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  404310:	f8c4 8008 	str.w	r8, [r4, #8]
  404314:	2301      	movs	r3, #1
  404316:	408b      	lsls	r3, r1
  404318:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  40431c:	4313      	orrs	r3, r2
  40431e:	3908      	subs	r1, #8
  404320:	60e1      	str	r1, [r4, #12]
  404322:	607b      	str	r3, [r7, #4]
  404324:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  404328:	f8c8 400c 	str.w	r4, [r8, #12]
  40432c:	1082      	asrs	r2, r0, #2
  40432e:	2401      	movs	r4, #1
  404330:	4094      	lsls	r4, r2
  404332:	429c      	cmp	r4, r3
  404334:	f200 808b 	bhi.w	40444e <_malloc_r+0x1ea>
  404338:	421c      	tst	r4, r3
  40433a:	d106      	bne.n	40434a <_malloc_r+0xe6>
  40433c:	f020 0003 	bic.w	r0, r0, #3
  404340:	0064      	lsls	r4, r4, #1
  404342:	421c      	tst	r4, r3
  404344:	f100 0004 	add.w	r0, r0, #4
  404348:	d0fa      	beq.n	404340 <_malloc_r+0xdc>
  40434a:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  40434e:	46cc      	mov	ip, r9
  404350:	4680      	mov	r8, r0
  404352:	f8dc 300c 	ldr.w	r3, [ip, #12]
  404356:	459c      	cmp	ip, r3
  404358:	d107      	bne.n	40436a <_malloc_r+0x106>
  40435a:	e16d      	b.n	404638 <_malloc_r+0x3d4>
  40435c:	2a00      	cmp	r2, #0
  40435e:	f280 817b 	bge.w	404658 <_malloc_r+0x3f4>
  404362:	68db      	ldr	r3, [r3, #12]
  404364:	459c      	cmp	ip, r3
  404366:	f000 8167 	beq.w	404638 <_malloc_r+0x3d4>
  40436a:	6859      	ldr	r1, [r3, #4]
  40436c:	f021 0103 	bic.w	r1, r1, #3
  404370:	1b8a      	subs	r2, r1, r6
  404372:	2a0f      	cmp	r2, #15
  404374:	ddf2      	ble.n	40435c <_malloc_r+0xf8>
  404376:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  40437a:	f8d3 8008 	ldr.w	r8, [r3, #8]
  40437e:	9300      	str	r3, [sp, #0]
  404380:	199c      	adds	r4, r3, r6
  404382:	4628      	mov	r0, r5
  404384:	f046 0601 	orr.w	r6, r6, #1
  404388:	f042 0501 	orr.w	r5, r2, #1
  40438c:	605e      	str	r6, [r3, #4]
  40438e:	f8c8 c00c 	str.w	ip, [r8, #12]
  404392:	f8cc 8008 	str.w	r8, [ip, #8]
  404396:	617c      	str	r4, [r7, #20]
  404398:	613c      	str	r4, [r7, #16]
  40439a:	f8c4 e00c 	str.w	lr, [r4, #12]
  40439e:	f8c4 e008 	str.w	lr, [r4, #8]
  4043a2:	6065      	str	r5, [r4, #4]
  4043a4:	505a      	str	r2, [r3, r1]
  4043a6:	f000 faff 	bl	4049a8 <__malloc_unlock>
  4043aa:	9b00      	ldr	r3, [sp, #0]
  4043ac:	f103 0408 	add.w	r4, r3, #8
  4043b0:	e01e      	b.n	4043f0 <_malloc_r+0x18c>
  4043b2:	2910      	cmp	r1, #16
  4043b4:	d820      	bhi.n	4043f8 <_malloc_r+0x194>
  4043b6:	f000 faf5 	bl	4049a4 <__malloc_lock>
  4043ba:	2610      	movs	r6, #16
  4043bc:	2318      	movs	r3, #24
  4043be:	2002      	movs	r0, #2
  4043c0:	4f79      	ldr	r7, [pc, #484]	; (4045a8 <_malloc_r+0x344>)
  4043c2:	443b      	add	r3, r7
  4043c4:	f1a3 0208 	sub.w	r2, r3, #8
  4043c8:	685c      	ldr	r4, [r3, #4]
  4043ca:	4294      	cmp	r4, r2
  4043cc:	f000 813d 	beq.w	40464a <_malloc_r+0x3e6>
  4043d0:	6863      	ldr	r3, [r4, #4]
  4043d2:	68e1      	ldr	r1, [r4, #12]
  4043d4:	68a6      	ldr	r6, [r4, #8]
  4043d6:	f023 0303 	bic.w	r3, r3, #3
  4043da:	4423      	add	r3, r4
  4043dc:	4628      	mov	r0, r5
  4043de:	685a      	ldr	r2, [r3, #4]
  4043e0:	60f1      	str	r1, [r6, #12]
  4043e2:	f042 0201 	orr.w	r2, r2, #1
  4043e6:	608e      	str	r6, [r1, #8]
  4043e8:	605a      	str	r2, [r3, #4]
  4043ea:	f000 fadd 	bl	4049a8 <__malloc_unlock>
  4043ee:	3408      	adds	r4, #8
  4043f0:	4620      	mov	r0, r4
  4043f2:	b003      	add	sp, #12
  4043f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4043f8:	2400      	movs	r4, #0
  4043fa:	230c      	movs	r3, #12
  4043fc:	4620      	mov	r0, r4
  4043fe:	602b      	str	r3, [r5, #0]
  404400:	b003      	add	sp, #12
  404402:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404406:	2040      	movs	r0, #64	; 0x40
  404408:	f44f 7300 	mov.w	r3, #512	; 0x200
  40440c:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  404410:	e74a      	b.n	4042a8 <_malloc_r+0x44>
  404412:	4423      	add	r3, r4
  404414:	68e1      	ldr	r1, [r4, #12]
  404416:	685a      	ldr	r2, [r3, #4]
  404418:	68a6      	ldr	r6, [r4, #8]
  40441a:	f042 0201 	orr.w	r2, r2, #1
  40441e:	60f1      	str	r1, [r6, #12]
  404420:	4628      	mov	r0, r5
  404422:	608e      	str	r6, [r1, #8]
  404424:	605a      	str	r2, [r3, #4]
  404426:	f000 fabf 	bl	4049a8 <__malloc_unlock>
  40442a:	3408      	adds	r4, #8
  40442c:	4620      	mov	r0, r4
  40442e:	b003      	add	sp, #12
  404430:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404434:	4423      	add	r3, r4
  404436:	4628      	mov	r0, r5
  404438:	685a      	ldr	r2, [r3, #4]
  40443a:	f042 0201 	orr.w	r2, r2, #1
  40443e:	605a      	str	r2, [r3, #4]
  404440:	f000 fab2 	bl	4049a8 <__malloc_unlock>
  404444:	3408      	adds	r4, #8
  404446:	4620      	mov	r0, r4
  404448:	b003      	add	sp, #12
  40444a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40444e:	68bc      	ldr	r4, [r7, #8]
  404450:	6863      	ldr	r3, [r4, #4]
  404452:	f023 0803 	bic.w	r8, r3, #3
  404456:	45b0      	cmp	r8, r6
  404458:	d304      	bcc.n	404464 <_malloc_r+0x200>
  40445a:	eba8 0306 	sub.w	r3, r8, r6
  40445e:	2b0f      	cmp	r3, #15
  404460:	f300 8085 	bgt.w	40456e <_malloc_r+0x30a>
  404464:	f8df 9158 	ldr.w	r9, [pc, #344]	; 4045c0 <_malloc_r+0x35c>
  404468:	4b50      	ldr	r3, [pc, #320]	; (4045ac <_malloc_r+0x348>)
  40446a:	f8d9 2000 	ldr.w	r2, [r9]
  40446e:	681b      	ldr	r3, [r3, #0]
  404470:	3201      	adds	r2, #1
  404472:	4433      	add	r3, r6
  404474:	eb04 0a08 	add.w	sl, r4, r8
  404478:	f000 8155 	beq.w	404726 <_malloc_r+0x4c2>
  40447c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  404480:	330f      	adds	r3, #15
  404482:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  404486:	f02b 0b0f 	bic.w	fp, fp, #15
  40448a:	4659      	mov	r1, fp
  40448c:	4628      	mov	r0, r5
  40448e:	f000 fd87 	bl	404fa0 <_sbrk_r>
  404492:	1c41      	adds	r1, r0, #1
  404494:	4602      	mov	r2, r0
  404496:	f000 80fc 	beq.w	404692 <_malloc_r+0x42e>
  40449a:	4582      	cmp	sl, r0
  40449c:	f200 80f7 	bhi.w	40468e <_malloc_r+0x42a>
  4044a0:	4b43      	ldr	r3, [pc, #268]	; (4045b0 <_malloc_r+0x34c>)
  4044a2:	6819      	ldr	r1, [r3, #0]
  4044a4:	4459      	add	r1, fp
  4044a6:	6019      	str	r1, [r3, #0]
  4044a8:	f000 814d 	beq.w	404746 <_malloc_r+0x4e2>
  4044ac:	f8d9 0000 	ldr.w	r0, [r9]
  4044b0:	3001      	adds	r0, #1
  4044b2:	bf1b      	ittet	ne
  4044b4:	eba2 0a0a 	subne.w	sl, r2, sl
  4044b8:	4451      	addne	r1, sl
  4044ba:	f8c9 2000 	streq.w	r2, [r9]
  4044be:	6019      	strne	r1, [r3, #0]
  4044c0:	f012 0107 	ands.w	r1, r2, #7
  4044c4:	f000 8115 	beq.w	4046f2 <_malloc_r+0x48e>
  4044c8:	f1c1 0008 	rsb	r0, r1, #8
  4044cc:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  4044d0:	4402      	add	r2, r0
  4044d2:	3108      	adds	r1, #8
  4044d4:	eb02 090b 	add.w	r9, r2, fp
  4044d8:	f3c9 090b 	ubfx	r9, r9, #0, #12
  4044dc:	eba1 0909 	sub.w	r9, r1, r9
  4044e0:	4649      	mov	r1, r9
  4044e2:	4628      	mov	r0, r5
  4044e4:	9301      	str	r3, [sp, #4]
  4044e6:	9200      	str	r2, [sp, #0]
  4044e8:	f000 fd5a 	bl	404fa0 <_sbrk_r>
  4044ec:	1c43      	adds	r3, r0, #1
  4044ee:	e89d 000c 	ldmia.w	sp, {r2, r3}
  4044f2:	f000 8143 	beq.w	40477c <_malloc_r+0x518>
  4044f6:	1a80      	subs	r0, r0, r2
  4044f8:	4448      	add	r0, r9
  4044fa:	f040 0001 	orr.w	r0, r0, #1
  4044fe:	6819      	ldr	r1, [r3, #0]
  404500:	60ba      	str	r2, [r7, #8]
  404502:	4449      	add	r1, r9
  404504:	42bc      	cmp	r4, r7
  404506:	6050      	str	r0, [r2, #4]
  404508:	6019      	str	r1, [r3, #0]
  40450a:	d017      	beq.n	40453c <_malloc_r+0x2d8>
  40450c:	f1b8 0f0f 	cmp.w	r8, #15
  404510:	f240 80fb 	bls.w	40470a <_malloc_r+0x4a6>
  404514:	6860      	ldr	r0, [r4, #4]
  404516:	f1a8 020c 	sub.w	r2, r8, #12
  40451a:	f022 0207 	bic.w	r2, r2, #7
  40451e:	eb04 0e02 	add.w	lr, r4, r2
  404522:	f000 0001 	and.w	r0, r0, #1
  404526:	f04f 0c05 	mov.w	ip, #5
  40452a:	4310      	orrs	r0, r2
  40452c:	2a0f      	cmp	r2, #15
  40452e:	6060      	str	r0, [r4, #4]
  404530:	f8ce c004 	str.w	ip, [lr, #4]
  404534:	f8ce c008 	str.w	ip, [lr, #8]
  404538:	f200 8117 	bhi.w	40476a <_malloc_r+0x506>
  40453c:	4b1d      	ldr	r3, [pc, #116]	; (4045b4 <_malloc_r+0x350>)
  40453e:	68bc      	ldr	r4, [r7, #8]
  404540:	681a      	ldr	r2, [r3, #0]
  404542:	4291      	cmp	r1, r2
  404544:	bf88      	it	hi
  404546:	6019      	strhi	r1, [r3, #0]
  404548:	4b1b      	ldr	r3, [pc, #108]	; (4045b8 <_malloc_r+0x354>)
  40454a:	681a      	ldr	r2, [r3, #0]
  40454c:	4291      	cmp	r1, r2
  40454e:	6862      	ldr	r2, [r4, #4]
  404550:	bf88      	it	hi
  404552:	6019      	strhi	r1, [r3, #0]
  404554:	f022 0203 	bic.w	r2, r2, #3
  404558:	4296      	cmp	r6, r2
  40455a:	eba2 0306 	sub.w	r3, r2, r6
  40455e:	d801      	bhi.n	404564 <_malloc_r+0x300>
  404560:	2b0f      	cmp	r3, #15
  404562:	dc04      	bgt.n	40456e <_malloc_r+0x30a>
  404564:	4628      	mov	r0, r5
  404566:	f000 fa1f 	bl	4049a8 <__malloc_unlock>
  40456a:	2400      	movs	r4, #0
  40456c:	e740      	b.n	4043f0 <_malloc_r+0x18c>
  40456e:	19a2      	adds	r2, r4, r6
  404570:	f043 0301 	orr.w	r3, r3, #1
  404574:	f046 0601 	orr.w	r6, r6, #1
  404578:	6066      	str	r6, [r4, #4]
  40457a:	4628      	mov	r0, r5
  40457c:	60ba      	str	r2, [r7, #8]
  40457e:	6053      	str	r3, [r2, #4]
  404580:	f000 fa12 	bl	4049a8 <__malloc_unlock>
  404584:	3408      	adds	r4, #8
  404586:	4620      	mov	r0, r4
  404588:	b003      	add	sp, #12
  40458a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40458e:	2b14      	cmp	r3, #20
  404590:	d971      	bls.n	404676 <_malloc_r+0x412>
  404592:	2b54      	cmp	r3, #84	; 0x54
  404594:	f200 80a3 	bhi.w	4046de <_malloc_r+0x47a>
  404598:	0b33      	lsrs	r3, r6, #12
  40459a:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  40459e:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  4045a2:	00c3      	lsls	r3, r0, #3
  4045a4:	e680      	b.n	4042a8 <_malloc_r+0x44>
  4045a6:	bf00      	nop
  4045a8:	20400440 	.word	0x20400440
  4045ac:	20400a88 	.word	0x20400a88
  4045b0:	20400a58 	.word	0x20400a58
  4045b4:	20400a80 	.word	0x20400a80
  4045b8:	20400a84 	.word	0x20400a84
  4045bc:	20400448 	.word	0x20400448
  4045c0:	20400848 	.word	0x20400848
  4045c4:	0a5a      	lsrs	r2, r3, #9
  4045c6:	2a04      	cmp	r2, #4
  4045c8:	d95b      	bls.n	404682 <_malloc_r+0x41e>
  4045ca:	2a14      	cmp	r2, #20
  4045cc:	f200 80ae 	bhi.w	40472c <_malloc_r+0x4c8>
  4045d0:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  4045d4:	00c9      	lsls	r1, r1, #3
  4045d6:	325b      	adds	r2, #91	; 0x5b
  4045d8:	eb07 0c01 	add.w	ip, r7, r1
  4045dc:	5879      	ldr	r1, [r7, r1]
  4045de:	f1ac 0c08 	sub.w	ip, ip, #8
  4045e2:	458c      	cmp	ip, r1
  4045e4:	f000 8088 	beq.w	4046f8 <_malloc_r+0x494>
  4045e8:	684a      	ldr	r2, [r1, #4]
  4045ea:	f022 0203 	bic.w	r2, r2, #3
  4045ee:	4293      	cmp	r3, r2
  4045f0:	d273      	bcs.n	4046da <_malloc_r+0x476>
  4045f2:	6889      	ldr	r1, [r1, #8]
  4045f4:	458c      	cmp	ip, r1
  4045f6:	d1f7      	bne.n	4045e8 <_malloc_r+0x384>
  4045f8:	f8dc 200c 	ldr.w	r2, [ip, #12]
  4045fc:	687b      	ldr	r3, [r7, #4]
  4045fe:	60e2      	str	r2, [r4, #12]
  404600:	f8c4 c008 	str.w	ip, [r4, #8]
  404604:	6094      	str	r4, [r2, #8]
  404606:	f8cc 400c 	str.w	r4, [ip, #12]
  40460a:	e68f      	b.n	40432c <_malloc_r+0xc8>
  40460c:	19a1      	adds	r1, r4, r6
  40460e:	f046 0c01 	orr.w	ip, r6, #1
  404612:	f042 0601 	orr.w	r6, r2, #1
  404616:	f8c4 c004 	str.w	ip, [r4, #4]
  40461a:	4628      	mov	r0, r5
  40461c:	6179      	str	r1, [r7, #20]
  40461e:	6139      	str	r1, [r7, #16]
  404620:	f8c1 e00c 	str.w	lr, [r1, #12]
  404624:	f8c1 e008 	str.w	lr, [r1, #8]
  404628:	604e      	str	r6, [r1, #4]
  40462a:	50e2      	str	r2, [r4, r3]
  40462c:	f000 f9bc 	bl	4049a8 <__malloc_unlock>
  404630:	3408      	adds	r4, #8
  404632:	e6dd      	b.n	4043f0 <_malloc_r+0x18c>
  404634:	687b      	ldr	r3, [r7, #4]
  404636:	e679      	b.n	40432c <_malloc_r+0xc8>
  404638:	f108 0801 	add.w	r8, r8, #1
  40463c:	f018 0f03 	tst.w	r8, #3
  404640:	f10c 0c08 	add.w	ip, ip, #8
  404644:	f47f ae85 	bne.w	404352 <_malloc_r+0xee>
  404648:	e02d      	b.n	4046a6 <_malloc_r+0x442>
  40464a:	68dc      	ldr	r4, [r3, #12]
  40464c:	42a3      	cmp	r3, r4
  40464e:	bf08      	it	eq
  404650:	3002      	addeq	r0, #2
  404652:	f43f ae3e 	beq.w	4042d2 <_malloc_r+0x6e>
  404656:	e6bb      	b.n	4043d0 <_malloc_r+0x16c>
  404658:	4419      	add	r1, r3
  40465a:	461c      	mov	r4, r3
  40465c:	684a      	ldr	r2, [r1, #4]
  40465e:	68db      	ldr	r3, [r3, #12]
  404660:	f854 6f08 	ldr.w	r6, [r4, #8]!
  404664:	f042 0201 	orr.w	r2, r2, #1
  404668:	604a      	str	r2, [r1, #4]
  40466a:	4628      	mov	r0, r5
  40466c:	60f3      	str	r3, [r6, #12]
  40466e:	609e      	str	r6, [r3, #8]
  404670:	f000 f99a 	bl	4049a8 <__malloc_unlock>
  404674:	e6bc      	b.n	4043f0 <_malloc_r+0x18c>
  404676:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  40467a:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  40467e:	00c3      	lsls	r3, r0, #3
  404680:	e612      	b.n	4042a8 <_malloc_r+0x44>
  404682:	099a      	lsrs	r2, r3, #6
  404684:	f102 0139 	add.w	r1, r2, #57	; 0x39
  404688:	00c9      	lsls	r1, r1, #3
  40468a:	3238      	adds	r2, #56	; 0x38
  40468c:	e7a4      	b.n	4045d8 <_malloc_r+0x374>
  40468e:	42bc      	cmp	r4, r7
  404690:	d054      	beq.n	40473c <_malloc_r+0x4d8>
  404692:	68bc      	ldr	r4, [r7, #8]
  404694:	6862      	ldr	r2, [r4, #4]
  404696:	f022 0203 	bic.w	r2, r2, #3
  40469a:	e75d      	b.n	404558 <_malloc_r+0x2f4>
  40469c:	f859 3908 	ldr.w	r3, [r9], #-8
  4046a0:	4599      	cmp	r9, r3
  4046a2:	f040 8086 	bne.w	4047b2 <_malloc_r+0x54e>
  4046a6:	f010 0f03 	tst.w	r0, #3
  4046aa:	f100 30ff 	add.w	r0, r0, #4294967295
  4046ae:	d1f5      	bne.n	40469c <_malloc_r+0x438>
  4046b0:	687b      	ldr	r3, [r7, #4]
  4046b2:	ea23 0304 	bic.w	r3, r3, r4
  4046b6:	607b      	str	r3, [r7, #4]
  4046b8:	0064      	lsls	r4, r4, #1
  4046ba:	429c      	cmp	r4, r3
  4046bc:	f63f aec7 	bhi.w	40444e <_malloc_r+0x1ea>
  4046c0:	2c00      	cmp	r4, #0
  4046c2:	f43f aec4 	beq.w	40444e <_malloc_r+0x1ea>
  4046c6:	421c      	tst	r4, r3
  4046c8:	4640      	mov	r0, r8
  4046ca:	f47f ae3e 	bne.w	40434a <_malloc_r+0xe6>
  4046ce:	0064      	lsls	r4, r4, #1
  4046d0:	421c      	tst	r4, r3
  4046d2:	f100 0004 	add.w	r0, r0, #4
  4046d6:	d0fa      	beq.n	4046ce <_malloc_r+0x46a>
  4046d8:	e637      	b.n	40434a <_malloc_r+0xe6>
  4046da:	468c      	mov	ip, r1
  4046dc:	e78c      	b.n	4045f8 <_malloc_r+0x394>
  4046de:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  4046e2:	d815      	bhi.n	404710 <_malloc_r+0x4ac>
  4046e4:	0bf3      	lsrs	r3, r6, #15
  4046e6:	f103 0078 	add.w	r0, r3, #120	; 0x78
  4046ea:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  4046ee:	00c3      	lsls	r3, r0, #3
  4046f0:	e5da      	b.n	4042a8 <_malloc_r+0x44>
  4046f2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  4046f6:	e6ed      	b.n	4044d4 <_malloc_r+0x270>
  4046f8:	687b      	ldr	r3, [r7, #4]
  4046fa:	1092      	asrs	r2, r2, #2
  4046fc:	2101      	movs	r1, #1
  4046fe:	fa01 f202 	lsl.w	r2, r1, r2
  404702:	4313      	orrs	r3, r2
  404704:	607b      	str	r3, [r7, #4]
  404706:	4662      	mov	r2, ip
  404708:	e779      	b.n	4045fe <_malloc_r+0x39a>
  40470a:	2301      	movs	r3, #1
  40470c:	6053      	str	r3, [r2, #4]
  40470e:	e729      	b.n	404564 <_malloc_r+0x300>
  404710:	f240 5254 	movw	r2, #1364	; 0x554
  404714:	4293      	cmp	r3, r2
  404716:	d822      	bhi.n	40475e <_malloc_r+0x4fa>
  404718:	0cb3      	lsrs	r3, r6, #18
  40471a:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  40471e:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  404722:	00c3      	lsls	r3, r0, #3
  404724:	e5c0      	b.n	4042a8 <_malloc_r+0x44>
  404726:	f103 0b10 	add.w	fp, r3, #16
  40472a:	e6ae      	b.n	40448a <_malloc_r+0x226>
  40472c:	2a54      	cmp	r2, #84	; 0x54
  40472e:	d829      	bhi.n	404784 <_malloc_r+0x520>
  404730:	0b1a      	lsrs	r2, r3, #12
  404732:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  404736:	00c9      	lsls	r1, r1, #3
  404738:	326e      	adds	r2, #110	; 0x6e
  40473a:	e74d      	b.n	4045d8 <_malloc_r+0x374>
  40473c:	4b20      	ldr	r3, [pc, #128]	; (4047c0 <_malloc_r+0x55c>)
  40473e:	6819      	ldr	r1, [r3, #0]
  404740:	4459      	add	r1, fp
  404742:	6019      	str	r1, [r3, #0]
  404744:	e6b2      	b.n	4044ac <_malloc_r+0x248>
  404746:	f3ca 000b 	ubfx	r0, sl, #0, #12
  40474a:	2800      	cmp	r0, #0
  40474c:	f47f aeae 	bne.w	4044ac <_malloc_r+0x248>
  404750:	eb08 030b 	add.w	r3, r8, fp
  404754:	68ba      	ldr	r2, [r7, #8]
  404756:	f043 0301 	orr.w	r3, r3, #1
  40475a:	6053      	str	r3, [r2, #4]
  40475c:	e6ee      	b.n	40453c <_malloc_r+0x2d8>
  40475e:	207f      	movs	r0, #127	; 0x7f
  404760:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  404764:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  404768:	e59e      	b.n	4042a8 <_malloc_r+0x44>
  40476a:	f104 0108 	add.w	r1, r4, #8
  40476e:	4628      	mov	r0, r5
  404770:	9300      	str	r3, [sp, #0]
  404772:	f000 fe03 	bl	40537c <_free_r>
  404776:	9b00      	ldr	r3, [sp, #0]
  404778:	6819      	ldr	r1, [r3, #0]
  40477a:	e6df      	b.n	40453c <_malloc_r+0x2d8>
  40477c:	2001      	movs	r0, #1
  40477e:	f04f 0900 	mov.w	r9, #0
  404782:	e6bc      	b.n	4044fe <_malloc_r+0x29a>
  404784:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  404788:	d805      	bhi.n	404796 <_malloc_r+0x532>
  40478a:	0bda      	lsrs	r2, r3, #15
  40478c:	f102 0178 	add.w	r1, r2, #120	; 0x78
  404790:	00c9      	lsls	r1, r1, #3
  404792:	3277      	adds	r2, #119	; 0x77
  404794:	e720      	b.n	4045d8 <_malloc_r+0x374>
  404796:	f240 5154 	movw	r1, #1364	; 0x554
  40479a:	428a      	cmp	r2, r1
  40479c:	d805      	bhi.n	4047aa <_malloc_r+0x546>
  40479e:	0c9a      	lsrs	r2, r3, #18
  4047a0:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  4047a4:	00c9      	lsls	r1, r1, #3
  4047a6:	327c      	adds	r2, #124	; 0x7c
  4047a8:	e716      	b.n	4045d8 <_malloc_r+0x374>
  4047aa:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  4047ae:	227e      	movs	r2, #126	; 0x7e
  4047b0:	e712      	b.n	4045d8 <_malloc_r+0x374>
  4047b2:	687b      	ldr	r3, [r7, #4]
  4047b4:	e780      	b.n	4046b8 <_malloc_r+0x454>
  4047b6:	08f0      	lsrs	r0, r6, #3
  4047b8:	f106 0308 	add.w	r3, r6, #8
  4047bc:	e600      	b.n	4043c0 <_malloc_r+0x15c>
  4047be:	bf00      	nop
  4047c0:	20400a58 	.word	0x20400a58
	...

004047d0 <memchr>:
  4047d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  4047d4:	2a10      	cmp	r2, #16
  4047d6:	db2b      	blt.n	404830 <memchr+0x60>
  4047d8:	f010 0f07 	tst.w	r0, #7
  4047dc:	d008      	beq.n	4047f0 <memchr+0x20>
  4047de:	f810 3b01 	ldrb.w	r3, [r0], #1
  4047e2:	3a01      	subs	r2, #1
  4047e4:	428b      	cmp	r3, r1
  4047e6:	d02d      	beq.n	404844 <memchr+0x74>
  4047e8:	f010 0f07 	tst.w	r0, #7
  4047ec:	b342      	cbz	r2, 404840 <memchr+0x70>
  4047ee:	d1f6      	bne.n	4047de <memchr+0xe>
  4047f0:	b4f0      	push	{r4, r5, r6, r7}
  4047f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  4047f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  4047fa:	f022 0407 	bic.w	r4, r2, #7
  4047fe:	f07f 0700 	mvns.w	r7, #0
  404802:	2300      	movs	r3, #0
  404804:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  404808:	3c08      	subs	r4, #8
  40480a:	ea85 0501 	eor.w	r5, r5, r1
  40480e:	ea86 0601 	eor.w	r6, r6, r1
  404812:	fa85 f547 	uadd8	r5, r5, r7
  404816:	faa3 f587 	sel	r5, r3, r7
  40481a:	fa86 f647 	uadd8	r6, r6, r7
  40481e:	faa5 f687 	sel	r6, r5, r7
  404822:	b98e      	cbnz	r6, 404848 <memchr+0x78>
  404824:	d1ee      	bne.n	404804 <memchr+0x34>
  404826:	bcf0      	pop	{r4, r5, r6, r7}
  404828:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  40482c:	f002 0207 	and.w	r2, r2, #7
  404830:	b132      	cbz	r2, 404840 <memchr+0x70>
  404832:	f810 3b01 	ldrb.w	r3, [r0], #1
  404836:	3a01      	subs	r2, #1
  404838:	ea83 0301 	eor.w	r3, r3, r1
  40483c:	b113      	cbz	r3, 404844 <memchr+0x74>
  40483e:	d1f8      	bne.n	404832 <memchr+0x62>
  404840:	2000      	movs	r0, #0
  404842:	4770      	bx	lr
  404844:	3801      	subs	r0, #1
  404846:	4770      	bx	lr
  404848:	2d00      	cmp	r5, #0
  40484a:	bf06      	itte	eq
  40484c:	4635      	moveq	r5, r6
  40484e:	3803      	subeq	r0, #3
  404850:	3807      	subne	r0, #7
  404852:	f015 0f01 	tst.w	r5, #1
  404856:	d107      	bne.n	404868 <memchr+0x98>
  404858:	3001      	adds	r0, #1
  40485a:	f415 7f80 	tst.w	r5, #256	; 0x100
  40485e:	bf02      	ittt	eq
  404860:	3001      	addeq	r0, #1
  404862:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  404866:	3001      	addeq	r0, #1
  404868:	bcf0      	pop	{r4, r5, r6, r7}
  40486a:	3801      	subs	r0, #1
  40486c:	4770      	bx	lr
  40486e:	bf00      	nop

00404870 <memcpy>:
  404870:	4684      	mov	ip, r0
  404872:	ea41 0300 	orr.w	r3, r1, r0
  404876:	f013 0303 	ands.w	r3, r3, #3
  40487a:	d16d      	bne.n	404958 <memcpy+0xe8>
  40487c:	3a40      	subs	r2, #64	; 0x40
  40487e:	d341      	bcc.n	404904 <memcpy+0x94>
  404880:	f851 3b04 	ldr.w	r3, [r1], #4
  404884:	f840 3b04 	str.w	r3, [r0], #4
  404888:	f851 3b04 	ldr.w	r3, [r1], #4
  40488c:	f840 3b04 	str.w	r3, [r0], #4
  404890:	f851 3b04 	ldr.w	r3, [r1], #4
  404894:	f840 3b04 	str.w	r3, [r0], #4
  404898:	f851 3b04 	ldr.w	r3, [r1], #4
  40489c:	f840 3b04 	str.w	r3, [r0], #4
  4048a0:	f851 3b04 	ldr.w	r3, [r1], #4
  4048a4:	f840 3b04 	str.w	r3, [r0], #4
  4048a8:	f851 3b04 	ldr.w	r3, [r1], #4
  4048ac:	f840 3b04 	str.w	r3, [r0], #4
  4048b0:	f851 3b04 	ldr.w	r3, [r1], #4
  4048b4:	f840 3b04 	str.w	r3, [r0], #4
  4048b8:	f851 3b04 	ldr.w	r3, [r1], #4
  4048bc:	f840 3b04 	str.w	r3, [r0], #4
  4048c0:	f851 3b04 	ldr.w	r3, [r1], #4
  4048c4:	f840 3b04 	str.w	r3, [r0], #4
  4048c8:	f851 3b04 	ldr.w	r3, [r1], #4
  4048cc:	f840 3b04 	str.w	r3, [r0], #4
  4048d0:	f851 3b04 	ldr.w	r3, [r1], #4
  4048d4:	f840 3b04 	str.w	r3, [r0], #4
  4048d8:	f851 3b04 	ldr.w	r3, [r1], #4
  4048dc:	f840 3b04 	str.w	r3, [r0], #4
  4048e0:	f851 3b04 	ldr.w	r3, [r1], #4
  4048e4:	f840 3b04 	str.w	r3, [r0], #4
  4048e8:	f851 3b04 	ldr.w	r3, [r1], #4
  4048ec:	f840 3b04 	str.w	r3, [r0], #4
  4048f0:	f851 3b04 	ldr.w	r3, [r1], #4
  4048f4:	f840 3b04 	str.w	r3, [r0], #4
  4048f8:	f851 3b04 	ldr.w	r3, [r1], #4
  4048fc:	f840 3b04 	str.w	r3, [r0], #4
  404900:	3a40      	subs	r2, #64	; 0x40
  404902:	d2bd      	bcs.n	404880 <memcpy+0x10>
  404904:	3230      	adds	r2, #48	; 0x30
  404906:	d311      	bcc.n	40492c <memcpy+0xbc>
  404908:	f851 3b04 	ldr.w	r3, [r1], #4
  40490c:	f840 3b04 	str.w	r3, [r0], #4
  404910:	f851 3b04 	ldr.w	r3, [r1], #4
  404914:	f840 3b04 	str.w	r3, [r0], #4
  404918:	f851 3b04 	ldr.w	r3, [r1], #4
  40491c:	f840 3b04 	str.w	r3, [r0], #4
  404920:	f851 3b04 	ldr.w	r3, [r1], #4
  404924:	f840 3b04 	str.w	r3, [r0], #4
  404928:	3a10      	subs	r2, #16
  40492a:	d2ed      	bcs.n	404908 <memcpy+0x98>
  40492c:	320c      	adds	r2, #12
  40492e:	d305      	bcc.n	40493c <memcpy+0xcc>
  404930:	f851 3b04 	ldr.w	r3, [r1], #4
  404934:	f840 3b04 	str.w	r3, [r0], #4
  404938:	3a04      	subs	r2, #4
  40493a:	d2f9      	bcs.n	404930 <memcpy+0xc0>
  40493c:	3204      	adds	r2, #4
  40493e:	d008      	beq.n	404952 <memcpy+0xe2>
  404940:	07d2      	lsls	r2, r2, #31
  404942:	bf1c      	itt	ne
  404944:	f811 3b01 	ldrbne.w	r3, [r1], #1
  404948:	f800 3b01 	strbne.w	r3, [r0], #1
  40494c:	d301      	bcc.n	404952 <memcpy+0xe2>
  40494e:	880b      	ldrh	r3, [r1, #0]
  404950:	8003      	strh	r3, [r0, #0]
  404952:	4660      	mov	r0, ip
  404954:	4770      	bx	lr
  404956:	bf00      	nop
  404958:	2a08      	cmp	r2, #8
  40495a:	d313      	bcc.n	404984 <memcpy+0x114>
  40495c:	078b      	lsls	r3, r1, #30
  40495e:	d08d      	beq.n	40487c <memcpy+0xc>
  404960:	f010 0303 	ands.w	r3, r0, #3
  404964:	d08a      	beq.n	40487c <memcpy+0xc>
  404966:	f1c3 0304 	rsb	r3, r3, #4
  40496a:	1ad2      	subs	r2, r2, r3
  40496c:	07db      	lsls	r3, r3, #31
  40496e:	bf1c      	itt	ne
  404970:	f811 3b01 	ldrbne.w	r3, [r1], #1
  404974:	f800 3b01 	strbne.w	r3, [r0], #1
  404978:	d380      	bcc.n	40487c <memcpy+0xc>
  40497a:	f831 3b02 	ldrh.w	r3, [r1], #2
  40497e:	f820 3b02 	strh.w	r3, [r0], #2
  404982:	e77b      	b.n	40487c <memcpy+0xc>
  404984:	3a04      	subs	r2, #4
  404986:	d3d9      	bcc.n	40493c <memcpy+0xcc>
  404988:	3a01      	subs	r2, #1
  40498a:	f811 3b01 	ldrb.w	r3, [r1], #1
  40498e:	f800 3b01 	strb.w	r3, [r0], #1
  404992:	d2f9      	bcs.n	404988 <memcpy+0x118>
  404994:	780b      	ldrb	r3, [r1, #0]
  404996:	7003      	strb	r3, [r0, #0]
  404998:	784b      	ldrb	r3, [r1, #1]
  40499a:	7043      	strb	r3, [r0, #1]
  40499c:	788b      	ldrb	r3, [r1, #2]
  40499e:	7083      	strb	r3, [r0, #2]
  4049a0:	4660      	mov	r0, ip
  4049a2:	4770      	bx	lr

004049a4 <__malloc_lock>:
  4049a4:	4770      	bx	lr
  4049a6:	bf00      	nop

004049a8 <__malloc_unlock>:
  4049a8:	4770      	bx	lr
  4049aa:	bf00      	nop

004049ac <_Balloc>:
  4049ac:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  4049ae:	b570      	push	{r4, r5, r6, lr}
  4049b0:	4605      	mov	r5, r0
  4049b2:	460c      	mov	r4, r1
  4049b4:	b14b      	cbz	r3, 4049ca <_Balloc+0x1e>
  4049b6:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
  4049ba:	b180      	cbz	r0, 4049de <_Balloc+0x32>
  4049bc:	6802      	ldr	r2, [r0, #0]
  4049be:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
  4049c2:	2300      	movs	r3, #0
  4049c4:	6103      	str	r3, [r0, #16]
  4049c6:	60c3      	str	r3, [r0, #12]
  4049c8:	bd70      	pop	{r4, r5, r6, pc}
  4049ca:	2221      	movs	r2, #33	; 0x21
  4049cc:	2104      	movs	r1, #4
  4049ce:	f000 fc55 	bl	40527c <_calloc_r>
  4049d2:	64e8      	str	r0, [r5, #76]	; 0x4c
  4049d4:	4603      	mov	r3, r0
  4049d6:	2800      	cmp	r0, #0
  4049d8:	d1ed      	bne.n	4049b6 <_Balloc+0xa>
  4049da:	2000      	movs	r0, #0
  4049dc:	bd70      	pop	{r4, r5, r6, pc}
  4049de:	2101      	movs	r1, #1
  4049e0:	fa01 f604 	lsl.w	r6, r1, r4
  4049e4:	1d72      	adds	r2, r6, #5
  4049e6:	4628      	mov	r0, r5
  4049e8:	0092      	lsls	r2, r2, #2
  4049ea:	f000 fc47 	bl	40527c <_calloc_r>
  4049ee:	2800      	cmp	r0, #0
  4049f0:	d0f3      	beq.n	4049da <_Balloc+0x2e>
  4049f2:	6044      	str	r4, [r0, #4]
  4049f4:	6086      	str	r6, [r0, #8]
  4049f6:	e7e4      	b.n	4049c2 <_Balloc+0x16>

004049f8 <_Bfree>:
  4049f8:	b131      	cbz	r1, 404a08 <_Bfree+0x10>
  4049fa:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  4049fc:	684a      	ldr	r2, [r1, #4]
  4049fe:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  404a02:	6008      	str	r0, [r1, #0]
  404a04:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  404a08:	4770      	bx	lr
  404a0a:	bf00      	nop

00404a0c <__multadd>:
  404a0c:	b5f0      	push	{r4, r5, r6, r7, lr}
  404a0e:	690c      	ldr	r4, [r1, #16]
  404a10:	b083      	sub	sp, #12
  404a12:	460d      	mov	r5, r1
  404a14:	4606      	mov	r6, r0
  404a16:	f101 0e14 	add.w	lr, r1, #20
  404a1a:	2700      	movs	r7, #0
  404a1c:	f8de 0000 	ldr.w	r0, [lr]
  404a20:	b281      	uxth	r1, r0
  404a22:	fb02 3301 	mla	r3, r2, r1, r3
  404a26:	0c01      	lsrs	r1, r0, #16
  404a28:	0c18      	lsrs	r0, r3, #16
  404a2a:	fb02 0101 	mla	r1, r2, r1, r0
  404a2e:	b29b      	uxth	r3, r3
  404a30:	3701      	adds	r7, #1
  404a32:	eb03 4301 	add.w	r3, r3, r1, lsl #16
  404a36:	42bc      	cmp	r4, r7
  404a38:	f84e 3b04 	str.w	r3, [lr], #4
  404a3c:	ea4f 4311 	mov.w	r3, r1, lsr #16
  404a40:	dcec      	bgt.n	404a1c <__multadd+0x10>
  404a42:	b13b      	cbz	r3, 404a54 <__multadd+0x48>
  404a44:	68aa      	ldr	r2, [r5, #8]
  404a46:	4294      	cmp	r4, r2
  404a48:	da07      	bge.n	404a5a <__multadd+0x4e>
  404a4a:	eb05 0284 	add.w	r2, r5, r4, lsl #2
  404a4e:	3401      	adds	r4, #1
  404a50:	6153      	str	r3, [r2, #20]
  404a52:	612c      	str	r4, [r5, #16]
  404a54:	4628      	mov	r0, r5
  404a56:	b003      	add	sp, #12
  404a58:	bdf0      	pop	{r4, r5, r6, r7, pc}
  404a5a:	6869      	ldr	r1, [r5, #4]
  404a5c:	9301      	str	r3, [sp, #4]
  404a5e:	3101      	adds	r1, #1
  404a60:	4630      	mov	r0, r6
  404a62:	f7ff ffa3 	bl	4049ac <_Balloc>
  404a66:	692a      	ldr	r2, [r5, #16]
  404a68:	3202      	adds	r2, #2
  404a6a:	f105 010c 	add.w	r1, r5, #12
  404a6e:	4607      	mov	r7, r0
  404a70:	0092      	lsls	r2, r2, #2
  404a72:	300c      	adds	r0, #12
  404a74:	f7ff fefc 	bl	404870 <memcpy>
  404a78:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
  404a7a:	6869      	ldr	r1, [r5, #4]
  404a7c:	9b01      	ldr	r3, [sp, #4]
  404a7e:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
  404a82:	6028      	str	r0, [r5, #0]
  404a84:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
  404a88:	463d      	mov	r5, r7
  404a8a:	e7de      	b.n	404a4a <__multadd+0x3e>

00404a8c <__hi0bits>:
  404a8c:	0c02      	lsrs	r2, r0, #16
  404a8e:	0412      	lsls	r2, r2, #16
  404a90:	4603      	mov	r3, r0
  404a92:	b9b2      	cbnz	r2, 404ac2 <__hi0bits+0x36>
  404a94:	0403      	lsls	r3, r0, #16
  404a96:	2010      	movs	r0, #16
  404a98:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
  404a9c:	bf04      	itt	eq
  404a9e:	021b      	lsleq	r3, r3, #8
  404aa0:	3008      	addeq	r0, #8
  404aa2:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
  404aa6:	bf04      	itt	eq
  404aa8:	011b      	lsleq	r3, r3, #4
  404aaa:	3004      	addeq	r0, #4
  404aac:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
  404ab0:	bf04      	itt	eq
  404ab2:	009b      	lsleq	r3, r3, #2
  404ab4:	3002      	addeq	r0, #2
  404ab6:	2b00      	cmp	r3, #0
  404ab8:	db02      	blt.n	404ac0 <__hi0bits+0x34>
  404aba:	005b      	lsls	r3, r3, #1
  404abc:	d403      	bmi.n	404ac6 <__hi0bits+0x3a>
  404abe:	2020      	movs	r0, #32
  404ac0:	4770      	bx	lr
  404ac2:	2000      	movs	r0, #0
  404ac4:	e7e8      	b.n	404a98 <__hi0bits+0xc>
  404ac6:	3001      	adds	r0, #1
  404ac8:	4770      	bx	lr
  404aca:	bf00      	nop

00404acc <__lo0bits>:
  404acc:	6803      	ldr	r3, [r0, #0]
  404ace:	f013 0207 	ands.w	r2, r3, #7
  404ad2:	4601      	mov	r1, r0
  404ad4:	d007      	beq.n	404ae6 <__lo0bits+0x1a>
  404ad6:	07da      	lsls	r2, r3, #31
  404ad8:	d421      	bmi.n	404b1e <__lo0bits+0x52>
  404ada:	0798      	lsls	r0, r3, #30
  404adc:	d421      	bmi.n	404b22 <__lo0bits+0x56>
  404ade:	089b      	lsrs	r3, r3, #2
  404ae0:	600b      	str	r3, [r1, #0]
  404ae2:	2002      	movs	r0, #2
  404ae4:	4770      	bx	lr
  404ae6:	b298      	uxth	r0, r3
  404ae8:	b198      	cbz	r0, 404b12 <__lo0bits+0x46>
  404aea:	4610      	mov	r0, r2
  404aec:	f013 0fff 	tst.w	r3, #255	; 0xff
  404af0:	bf04      	itt	eq
  404af2:	0a1b      	lsreq	r3, r3, #8
  404af4:	3008      	addeq	r0, #8
  404af6:	071a      	lsls	r2, r3, #28
  404af8:	bf04      	itt	eq
  404afa:	091b      	lsreq	r3, r3, #4
  404afc:	3004      	addeq	r0, #4
  404afe:	079a      	lsls	r2, r3, #30
  404b00:	bf04      	itt	eq
  404b02:	089b      	lsreq	r3, r3, #2
  404b04:	3002      	addeq	r0, #2
  404b06:	07da      	lsls	r2, r3, #31
  404b08:	d407      	bmi.n	404b1a <__lo0bits+0x4e>
  404b0a:	085b      	lsrs	r3, r3, #1
  404b0c:	d104      	bne.n	404b18 <__lo0bits+0x4c>
  404b0e:	2020      	movs	r0, #32
  404b10:	4770      	bx	lr
  404b12:	0c1b      	lsrs	r3, r3, #16
  404b14:	2010      	movs	r0, #16
  404b16:	e7e9      	b.n	404aec <__lo0bits+0x20>
  404b18:	3001      	adds	r0, #1
  404b1a:	600b      	str	r3, [r1, #0]
  404b1c:	4770      	bx	lr
  404b1e:	2000      	movs	r0, #0
  404b20:	4770      	bx	lr
  404b22:	085b      	lsrs	r3, r3, #1
  404b24:	600b      	str	r3, [r1, #0]
  404b26:	2001      	movs	r0, #1
  404b28:	4770      	bx	lr
  404b2a:	bf00      	nop

00404b2c <__i2b>:
  404b2c:	b510      	push	{r4, lr}
  404b2e:	460c      	mov	r4, r1
  404b30:	2101      	movs	r1, #1
  404b32:	f7ff ff3b 	bl	4049ac <_Balloc>
  404b36:	2201      	movs	r2, #1
  404b38:	6144      	str	r4, [r0, #20]
  404b3a:	6102      	str	r2, [r0, #16]
  404b3c:	bd10      	pop	{r4, pc}
  404b3e:	bf00      	nop

00404b40 <__multiply>:
  404b40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404b44:	690c      	ldr	r4, [r1, #16]
  404b46:	6915      	ldr	r5, [r2, #16]
  404b48:	42ac      	cmp	r4, r5
  404b4a:	b083      	sub	sp, #12
  404b4c:	468b      	mov	fp, r1
  404b4e:	4616      	mov	r6, r2
  404b50:	da04      	bge.n	404b5c <__multiply+0x1c>
  404b52:	4622      	mov	r2, r4
  404b54:	46b3      	mov	fp, r6
  404b56:	462c      	mov	r4, r5
  404b58:	460e      	mov	r6, r1
  404b5a:	4615      	mov	r5, r2
  404b5c:	f8db 3008 	ldr.w	r3, [fp, #8]
  404b60:	f8db 1004 	ldr.w	r1, [fp, #4]
  404b64:	eb04 0805 	add.w	r8, r4, r5
  404b68:	4598      	cmp	r8, r3
  404b6a:	bfc8      	it	gt
  404b6c:	3101      	addgt	r1, #1
  404b6e:	f7ff ff1d 	bl	4049ac <_Balloc>
  404b72:	f100 0914 	add.w	r9, r0, #20
  404b76:	eb09 0a88 	add.w	sl, r9, r8, lsl #2
  404b7a:	45d1      	cmp	r9, sl
  404b7c:	9000      	str	r0, [sp, #0]
  404b7e:	d205      	bcs.n	404b8c <__multiply+0x4c>
  404b80:	464b      	mov	r3, r9
  404b82:	2100      	movs	r1, #0
  404b84:	f843 1b04 	str.w	r1, [r3], #4
  404b88:	459a      	cmp	sl, r3
  404b8a:	d8fb      	bhi.n	404b84 <__multiply+0x44>
  404b8c:	f106 0c14 	add.w	ip, r6, #20
  404b90:	eb0c 0385 	add.w	r3, ip, r5, lsl #2
  404b94:	f10b 0b14 	add.w	fp, fp, #20
  404b98:	459c      	cmp	ip, r3
  404b9a:	eb0b 0e84 	add.w	lr, fp, r4, lsl #2
  404b9e:	d24c      	bcs.n	404c3a <__multiply+0xfa>
  404ba0:	f8cd a004 	str.w	sl, [sp, #4]
  404ba4:	469a      	mov	sl, r3
  404ba6:	f8dc 5000 	ldr.w	r5, [ip]
  404baa:	b2af      	uxth	r7, r5
  404bac:	b1ef      	cbz	r7, 404bea <__multiply+0xaa>
  404bae:	2100      	movs	r1, #0
  404bb0:	464d      	mov	r5, r9
  404bb2:	465e      	mov	r6, fp
  404bb4:	460c      	mov	r4, r1
  404bb6:	f856 2b04 	ldr.w	r2, [r6], #4
  404bba:	6828      	ldr	r0, [r5, #0]
  404bbc:	b293      	uxth	r3, r2
  404bbe:	b281      	uxth	r1, r0
  404bc0:	fb07 1303 	mla	r3, r7, r3, r1
  404bc4:	0c12      	lsrs	r2, r2, #16
  404bc6:	0c01      	lsrs	r1, r0, #16
  404bc8:	4423      	add	r3, r4
  404bca:	fb07 1102 	mla	r1, r7, r2, r1
  404bce:	eb01 4113 	add.w	r1, r1, r3, lsr #16
  404bd2:	b29b      	uxth	r3, r3
  404bd4:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
  404bd8:	45b6      	cmp	lr, r6
  404bda:	f845 3b04 	str.w	r3, [r5], #4
  404bde:	ea4f 4411 	mov.w	r4, r1, lsr #16
  404be2:	d8e8      	bhi.n	404bb6 <__multiply+0x76>
  404be4:	602c      	str	r4, [r5, #0]
  404be6:	f8dc 5000 	ldr.w	r5, [ip]
  404bea:	0c2d      	lsrs	r5, r5, #16
  404bec:	d01d      	beq.n	404c2a <__multiply+0xea>
  404bee:	f8d9 3000 	ldr.w	r3, [r9]
  404bf2:	4648      	mov	r0, r9
  404bf4:	461c      	mov	r4, r3
  404bf6:	4659      	mov	r1, fp
  404bf8:	2200      	movs	r2, #0
  404bfa:	880e      	ldrh	r6, [r1, #0]
  404bfc:	0c24      	lsrs	r4, r4, #16
  404bfe:	fb05 4406 	mla	r4, r5, r6, r4
  404c02:	4422      	add	r2, r4
  404c04:	b29b      	uxth	r3, r3
  404c06:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  404c0a:	f840 3b04 	str.w	r3, [r0], #4
  404c0e:	f851 3b04 	ldr.w	r3, [r1], #4
  404c12:	6804      	ldr	r4, [r0, #0]
  404c14:	0c1b      	lsrs	r3, r3, #16
  404c16:	b2a6      	uxth	r6, r4
  404c18:	fb05 6303 	mla	r3, r5, r3, r6
  404c1c:	eb03 4312 	add.w	r3, r3, r2, lsr #16
  404c20:	458e      	cmp	lr, r1
  404c22:	ea4f 4213 	mov.w	r2, r3, lsr #16
  404c26:	d8e8      	bhi.n	404bfa <__multiply+0xba>
  404c28:	6003      	str	r3, [r0, #0]
  404c2a:	f10c 0c04 	add.w	ip, ip, #4
  404c2e:	45e2      	cmp	sl, ip
  404c30:	f109 0904 	add.w	r9, r9, #4
  404c34:	d8b7      	bhi.n	404ba6 <__multiply+0x66>
  404c36:	f8dd a004 	ldr.w	sl, [sp, #4]
  404c3a:	f1b8 0f00 	cmp.w	r8, #0
  404c3e:	dd0b      	ble.n	404c58 <__multiply+0x118>
  404c40:	f85a 3c04 	ldr.w	r3, [sl, #-4]
  404c44:	f1aa 0a04 	sub.w	sl, sl, #4
  404c48:	b11b      	cbz	r3, 404c52 <__multiply+0x112>
  404c4a:	e005      	b.n	404c58 <__multiply+0x118>
  404c4c:	f85a 3d04 	ldr.w	r3, [sl, #-4]!
  404c50:	b913      	cbnz	r3, 404c58 <__multiply+0x118>
  404c52:	f1b8 0801 	subs.w	r8, r8, #1
  404c56:	d1f9      	bne.n	404c4c <__multiply+0x10c>
  404c58:	9800      	ldr	r0, [sp, #0]
  404c5a:	f8c0 8010 	str.w	r8, [r0, #16]
  404c5e:	b003      	add	sp, #12
  404c60:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00404c64 <__pow5mult>:
  404c64:	f012 0303 	ands.w	r3, r2, #3
  404c68:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  404c6c:	4614      	mov	r4, r2
  404c6e:	4607      	mov	r7, r0
  404c70:	d12e      	bne.n	404cd0 <__pow5mult+0x6c>
  404c72:	460d      	mov	r5, r1
  404c74:	10a4      	asrs	r4, r4, #2
  404c76:	d01c      	beq.n	404cb2 <__pow5mult+0x4e>
  404c78:	6cbe      	ldr	r6, [r7, #72]	; 0x48
  404c7a:	b396      	cbz	r6, 404ce2 <__pow5mult+0x7e>
  404c7c:	07e3      	lsls	r3, r4, #31
  404c7e:	f04f 0800 	mov.w	r8, #0
  404c82:	d406      	bmi.n	404c92 <__pow5mult+0x2e>
  404c84:	1064      	asrs	r4, r4, #1
  404c86:	d014      	beq.n	404cb2 <__pow5mult+0x4e>
  404c88:	6830      	ldr	r0, [r6, #0]
  404c8a:	b1a8      	cbz	r0, 404cb8 <__pow5mult+0x54>
  404c8c:	4606      	mov	r6, r0
  404c8e:	07e3      	lsls	r3, r4, #31
  404c90:	d5f8      	bpl.n	404c84 <__pow5mult+0x20>
  404c92:	4632      	mov	r2, r6
  404c94:	4629      	mov	r1, r5
  404c96:	4638      	mov	r0, r7
  404c98:	f7ff ff52 	bl	404b40 <__multiply>
  404c9c:	b1b5      	cbz	r5, 404ccc <__pow5mult+0x68>
  404c9e:	686a      	ldr	r2, [r5, #4]
  404ca0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  404ca2:	1064      	asrs	r4, r4, #1
  404ca4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  404ca8:	6029      	str	r1, [r5, #0]
  404caa:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
  404cae:	4605      	mov	r5, r0
  404cb0:	d1ea      	bne.n	404c88 <__pow5mult+0x24>
  404cb2:	4628      	mov	r0, r5
  404cb4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404cb8:	4632      	mov	r2, r6
  404cba:	4631      	mov	r1, r6
  404cbc:	4638      	mov	r0, r7
  404cbe:	f7ff ff3f 	bl	404b40 <__multiply>
  404cc2:	6030      	str	r0, [r6, #0]
  404cc4:	f8c0 8000 	str.w	r8, [r0]
  404cc8:	4606      	mov	r6, r0
  404cca:	e7e0      	b.n	404c8e <__pow5mult+0x2a>
  404ccc:	4605      	mov	r5, r0
  404cce:	e7d9      	b.n	404c84 <__pow5mult+0x20>
  404cd0:	1e5a      	subs	r2, r3, #1
  404cd2:	4d0b      	ldr	r5, [pc, #44]	; (404d00 <__pow5mult+0x9c>)
  404cd4:	2300      	movs	r3, #0
  404cd6:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
  404cda:	f7ff fe97 	bl	404a0c <__multadd>
  404cde:	4605      	mov	r5, r0
  404ce0:	e7c8      	b.n	404c74 <__pow5mult+0x10>
  404ce2:	2101      	movs	r1, #1
  404ce4:	4638      	mov	r0, r7
  404ce6:	f7ff fe61 	bl	4049ac <_Balloc>
  404cea:	f240 2171 	movw	r1, #625	; 0x271
  404cee:	2201      	movs	r2, #1
  404cf0:	2300      	movs	r3, #0
  404cf2:	6141      	str	r1, [r0, #20]
  404cf4:	6102      	str	r2, [r0, #16]
  404cf6:	4606      	mov	r6, r0
  404cf8:	64b8      	str	r0, [r7, #72]	; 0x48
  404cfa:	6003      	str	r3, [r0, #0]
  404cfc:	e7be      	b.n	404c7c <__pow5mult+0x18>
  404cfe:	bf00      	nop
  404d00:	00406440 	.word	0x00406440

00404d04 <__lshift>:
  404d04:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  404d08:	4691      	mov	r9, r2
  404d0a:	690a      	ldr	r2, [r1, #16]
  404d0c:	688b      	ldr	r3, [r1, #8]
  404d0e:	ea4f 1469 	mov.w	r4, r9, asr #5
  404d12:	eb04 0802 	add.w	r8, r4, r2
  404d16:	f108 0501 	add.w	r5, r8, #1
  404d1a:	429d      	cmp	r5, r3
  404d1c:	460e      	mov	r6, r1
  404d1e:	4607      	mov	r7, r0
  404d20:	6849      	ldr	r1, [r1, #4]
  404d22:	dd04      	ble.n	404d2e <__lshift+0x2a>
  404d24:	005b      	lsls	r3, r3, #1
  404d26:	429d      	cmp	r5, r3
  404d28:	f101 0101 	add.w	r1, r1, #1
  404d2c:	dcfa      	bgt.n	404d24 <__lshift+0x20>
  404d2e:	4638      	mov	r0, r7
  404d30:	f7ff fe3c 	bl	4049ac <_Balloc>
  404d34:	2c00      	cmp	r4, #0
  404d36:	f100 0314 	add.w	r3, r0, #20
  404d3a:	dd06      	ble.n	404d4a <__lshift+0x46>
  404d3c:	eb03 0284 	add.w	r2, r3, r4, lsl #2
  404d40:	2100      	movs	r1, #0
  404d42:	f843 1b04 	str.w	r1, [r3], #4
  404d46:	429a      	cmp	r2, r3
  404d48:	d1fb      	bne.n	404d42 <__lshift+0x3e>
  404d4a:	6934      	ldr	r4, [r6, #16]
  404d4c:	f106 0114 	add.w	r1, r6, #20
  404d50:	f019 091f 	ands.w	r9, r9, #31
  404d54:	eb01 0e84 	add.w	lr, r1, r4, lsl #2
  404d58:	d01d      	beq.n	404d96 <__lshift+0x92>
  404d5a:	f1c9 0c20 	rsb	ip, r9, #32
  404d5e:	2200      	movs	r2, #0
  404d60:	680c      	ldr	r4, [r1, #0]
  404d62:	fa04 f409 	lsl.w	r4, r4, r9
  404d66:	4314      	orrs	r4, r2
  404d68:	f843 4b04 	str.w	r4, [r3], #4
  404d6c:	f851 2b04 	ldr.w	r2, [r1], #4
  404d70:	458e      	cmp	lr, r1
  404d72:	fa22 f20c 	lsr.w	r2, r2, ip
  404d76:	d8f3      	bhi.n	404d60 <__lshift+0x5c>
  404d78:	601a      	str	r2, [r3, #0]
  404d7a:	b10a      	cbz	r2, 404d80 <__lshift+0x7c>
  404d7c:	f108 0502 	add.w	r5, r8, #2
  404d80:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  404d82:	6872      	ldr	r2, [r6, #4]
  404d84:	3d01      	subs	r5, #1
  404d86:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  404d8a:	6105      	str	r5, [r0, #16]
  404d8c:	6031      	str	r1, [r6, #0]
  404d8e:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  404d92:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  404d96:	3b04      	subs	r3, #4
  404d98:	f851 2b04 	ldr.w	r2, [r1], #4
  404d9c:	f843 2f04 	str.w	r2, [r3, #4]!
  404da0:	458e      	cmp	lr, r1
  404da2:	d8f9      	bhi.n	404d98 <__lshift+0x94>
  404da4:	e7ec      	b.n	404d80 <__lshift+0x7c>
  404da6:	bf00      	nop

00404da8 <__mcmp>:
  404da8:	b430      	push	{r4, r5}
  404daa:	690b      	ldr	r3, [r1, #16]
  404dac:	4605      	mov	r5, r0
  404dae:	6900      	ldr	r0, [r0, #16]
  404db0:	1ac0      	subs	r0, r0, r3
  404db2:	d10f      	bne.n	404dd4 <__mcmp+0x2c>
  404db4:	009b      	lsls	r3, r3, #2
  404db6:	3514      	adds	r5, #20
  404db8:	3114      	adds	r1, #20
  404dba:	4419      	add	r1, r3
  404dbc:	442b      	add	r3, r5
  404dbe:	e001      	b.n	404dc4 <__mcmp+0x1c>
  404dc0:	429d      	cmp	r5, r3
  404dc2:	d207      	bcs.n	404dd4 <__mcmp+0x2c>
  404dc4:	f853 4d04 	ldr.w	r4, [r3, #-4]!
  404dc8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
  404dcc:	4294      	cmp	r4, r2
  404dce:	d0f7      	beq.n	404dc0 <__mcmp+0x18>
  404dd0:	d302      	bcc.n	404dd8 <__mcmp+0x30>
  404dd2:	2001      	movs	r0, #1
  404dd4:	bc30      	pop	{r4, r5}
  404dd6:	4770      	bx	lr
  404dd8:	f04f 30ff 	mov.w	r0, #4294967295
  404ddc:	e7fa      	b.n	404dd4 <__mcmp+0x2c>
  404dde:	bf00      	nop

00404de0 <__mdiff>:
  404de0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  404de4:	690f      	ldr	r7, [r1, #16]
  404de6:	460e      	mov	r6, r1
  404de8:	6911      	ldr	r1, [r2, #16]
  404dea:	1a7f      	subs	r7, r7, r1
  404dec:	2f00      	cmp	r7, #0
  404dee:	4690      	mov	r8, r2
  404df0:	d117      	bne.n	404e22 <__mdiff+0x42>
  404df2:	0089      	lsls	r1, r1, #2
  404df4:	f106 0514 	add.w	r5, r6, #20
  404df8:	f102 0e14 	add.w	lr, r2, #20
  404dfc:	186b      	adds	r3, r5, r1
  404dfe:	4471      	add	r1, lr
  404e00:	e001      	b.n	404e06 <__mdiff+0x26>
  404e02:	429d      	cmp	r5, r3
  404e04:	d25c      	bcs.n	404ec0 <__mdiff+0xe0>
  404e06:	f853 2d04 	ldr.w	r2, [r3, #-4]!
  404e0a:	f851 4d04 	ldr.w	r4, [r1, #-4]!
  404e0e:	42a2      	cmp	r2, r4
  404e10:	d0f7      	beq.n	404e02 <__mdiff+0x22>
  404e12:	d25e      	bcs.n	404ed2 <__mdiff+0xf2>
  404e14:	4633      	mov	r3, r6
  404e16:	462c      	mov	r4, r5
  404e18:	4646      	mov	r6, r8
  404e1a:	4675      	mov	r5, lr
  404e1c:	4698      	mov	r8, r3
  404e1e:	2701      	movs	r7, #1
  404e20:	e005      	b.n	404e2e <__mdiff+0x4e>
  404e22:	db58      	blt.n	404ed6 <__mdiff+0xf6>
  404e24:	f106 0514 	add.w	r5, r6, #20
  404e28:	f108 0414 	add.w	r4, r8, #20
  404e2c:	2700      	movs	r7, #0
  404e2e:	6871      	ldr	r1, [r6, #4]
  404e30:	f7ff fdbc 	bl	4049ac <_Balloc>
  404e34:	f8d8 3010 	ldr.w	r3, [r8, #16]
  404e38:	6936      	ldr	r6, [r6, #16]
  404e3a:	60c7      	str	r7, [r0, #12]
  404e3c:	eb04 0c83 	add.w	ip, r4, r3, lsl #2
  404e40:	46a6      	mov	lr, r4
  404e42:	eb05 0786 	add.w	r7, r5, r6, lsl #2
  404e46:	f100 0414 	add.w	r4, r0, #20
  404e4a:	2300      	movs	r3, #0
  404e4c:	f85e 1b04 	ldr.w	r1, [lr], #4
  404e50:	f855 8b04 	ldr.w	r8, [r5], #4
  404e54:	b28a      	uxth	r2, r1
  404e56:	fa13 f388 	uxtah	r3, r3, r8
  404e5a:	0c09      	lsrs	r1, r1, #16
  404e5c:	1a9a      	subs	r2, r3, r2
  404e5e:	ebc1 4318 	rsb	r3, r1, r8, lsr #16
  404e62:	eb03 4322 	add.w	r3, r3, r2, asr #16
  404e66:	b292      	uxth	r2, r2
  404e68:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  404e6c:	45f4      	cmp	ip, lr
  404e6e:	f844 2b04 	str.w	r2, [r4], #4
  404e72:	ea4f 4323 	mov.w	r3, r3, asr #16
  404e76:	d8e9      	bhi.n	404e4c <__mdiff+0x6c>
  404e78:	42af      	cmp	r7, r5
  404e7a:	d917      	bls.n	404eac <__mdiff+0xcc>
  404e7c:	46a4      	mov	ip, r4
  404e7e:	46ae      	mov	lr, r5
  404e80:	f85e 2b04 	ldr.w	r2, [lr], #4
  404e84:	fa13 f382 	uxtah	r3, r3, r2
  404e88:	1419      	asrs	r1, r3, #16
  404e8a:	eb01 4112 	add.w	r1, r1, r2, lsr #16
  404e8e:	b29b      	uxth	r3, r3
  404e90:	ea43 4201 	orr.w	r2, r3, r1, lsl #16
  404e94:	4577      	cmp	r7, lr
  404e96:	f84c 2b04 	str.w	r2, [ip], #4
  404e9a:	ea4f 4321 	mov.w	r3, r1, asr #16
  404e9e:	d8ef      	bhi.n	404e80 <__mdiff+0xa0>
  404ea0:	43ed      	mvns	r5, r5
  404ea2:	442f      	add	r7, r5
  404ea4:	f027 0703 	bic.w	r7, r7, #3
  404ea8:	3704      	adds	r7, #4
  404eaa:	443c      	add	r4, r7
  404eac:	3c04      	subs	r4, #4
  404eae:	b922      	cbnz	r2, 404eba <__mdiff+0xda>
  404eb0:	f854 3d04 	ldr.w	r3, [r4, #-4]!
  404eb4:	3e01      	subs	r6, #1
  404eb6:	2b00      	cmp	r3, #0
  404eb8:	d0fa      	beq.n	404eb0 <__mdiff+0xd0>
  404eba:	6106      	str	r6, [r0, #16]
  404ebc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404ec0:	2100      	movs	r1, #0
  404ec2:	f7ff fd73 	bl	4049ac <_Balloc>
  404ec6:	2201      	movs	r2, #1
  404ec8:	2300      	movs	r3, #0
  404eca:	6102      	str	r2, [r0, #16]
  404ecc:	6143      	str	r3, [r0, #20]
  404ece:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404ed2:	4674      	mov	r4, lr
  404ed4:	e7ab      	b.n	404e2e <__mdiff+0x4e>
  404ed6:	4633      	mov	r3, r6
  404ed8:	f106 0414 	add.w	r4, r6, #20
  404edc:	f102 0514 	add.w	r5, r2, #20
  404ee0:	4616      	mov	r6, r2
  404ee2:	2701      	movs	r7, #1
  404ee4:	4698      	mov	r8, r3
  404ee6:	e7a2      	b.n	404e2e <__mdiff+0x4e>

00404ee8 <__d2b>:
  404ee8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  404eec:	b082      	sub	sp, #8
  404eee:	2101      	movs	r1, #1
  404ef0:	461c      	mov	r4, r3
  404ef2:	f3c3 570a 	ubfx	r7, r3, #20, #11
  404ef6:	4615      	mov	r5, r2
  404ef8:	9e08      	ldr	r6, [sp, #32]
  404efa:	f7ff fd57 	bl	4049ac <_Balloc>
  404efe:	f3c4 0413 	ubfx	r4, r4, #0, #20
  404f02:	4680      	mov	r8, r0
  404f04:	b10f      	cbz	r7, 404f0a <__d2b+0x22>
  404f06:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
  404f0a:	9401      	str	r4, [sp, #4]
  404f0c:	b31d      	cbz	r5, 404f56 <__d2b+0x6e>
  404f0e:	a802      	add	r0, sp, #8
  404f10:	f840 5d08 	str.w	r5, [r0, #-8]!
  404f14:	f7ff fdda 	bl	404acc <__lo0bits>
  404f18:	2800      	cmp	r0, #0
  404f1a:	d134      	bne.n	404f86 <__d2b+0x9e>
  404f1c:	e89d 000c 	ldmia.w	sp, {r2, r3}
  404f20:	f8c8 2014 	str.w	r2, [r8, #20]
  404f24:	2b00      	cmp	r3, #0
  404f26:	bf0c      	ite	eq
  404f28:	2101      	moveq	r1, #1
  404f2a:	2102      	movne	r1, #2
  404f2c:	f8c8 3018 	str.w	r3, [r8, #24]
  404f30:	f8c8 1010 	str.w	r1, [r8, #16]
  404f34:	b9df      	cbnz	r7, 404f6e <__d2b+0x86>
  404f36:	eb08 0381 	add.w	r3, r8, r1, lsl #2
  404f3a:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  404f3e:	6030      	str	r0, [r6, #0]
  404f40:	6918      	ldr	r0, [r3, #16]
  404f42:	f7ff fda3 	bl	404a8c <__hi0bits>
  404f46:	9b09      	ldr	r3, [sp, #36]	; 0x24
  404f48:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
  404f4c:	6018      	str	r0, [r3, #0]
  404f4e:	4640      	mov	r0, r8
  404f50:	b002      	add	sp, #8
  404f52:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404f56:	a801      	add	r0, sp, #4
  404f58:	f7ff fdb8 	bl	404acc <__lo0bits>
  404f5c:	9b01      	ldr	r3, [sp, #4]
  404f5e:	f8c8 3014 	str.w	r3, [r8, #20]
  404f62:	2101      	movs	r1, #1
  404f64:	3020      	adds	r0, #32
  404f66:	f8c8 1010 	str.w	r1, [r8, #16]
  404f6a:	2f00      	cmp	r7, #0
  404f6c:	d0e3      	beq.n	404f36 <__d2b+0x4e>
  404f6e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  404f70:	f2a7 4733 	subw	r7, r7, #1075	; 0x433
  404f74:	4407      	add	r7, r0
  404f76:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  404f7a:	6037      	str	r7, [r6, #0]
  404f7c:	6018      	str	r0, [r3, #0]
  404f7e:	4640      	mov	r0, r8
  404f80:	b002      	add	sp, #8
  404f82:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404f86:	e89d 000a 	ldmia.w	sp, {r1, r3}
  404f8a:	f1c0 0220 	rsb	r2, r0, #32
  404f8e:	fa03 f202 	lsl.w	r2, r3, r2
  404f92:	430a      	orrs	r2, r1
  404f94:	40c3      	lsrs	r3, r0
  404f96:	9301      	str	r3, [sp, #4]
  404f98:	f8c8 2014 	str.w	r2, [r8, #20]
  404f9c:	e7c2      	b.n	404f24 <__d2b+0x3c>
  404f9e:	bf00      	nop

00404fa0 <_sbrk_r>:
  404fa0:	b538      	push	{r3, r4, r5, lr}
  404fa2:	4c07      	ldr	r4, [pc, #28]	; (404fc0 <_sbrk_r+0x20>)
  404fa4:	2300      	movs	r3, #0
  404fa6:	4605      	mov	r5, r0
  404fa8:	4608      	mov	r0, r1
  404faa:	6023      	str	r3, [r4, #0]
  404fac:	f7fc f9f2 	bl	401394 <_sbrk>
  404fb0:	1c43      	adds	r3, r0, #1
  404fb2:	d000      	beq.n	404fb6 <_sbrk_r+0x16>
  404fb4:	bd38      	pop	{r3, r4, r5, pc}
  404fb6:	6823      	ldr	r3, [r4, #0]
  404fb8:	2b00      	cmp	r3, #0
  404fba:	d0fb      	beq.n	404fb4 <_sbrk_r+0x14>
  404fbc:	602b      	str	r3, [r5, #0]
  404fbe:	bd38      	pop	{r3, r4, r5, pc}
  404fc0:	20400b54 	.word	0x20400b54
	...

00405000 <strlen>:
  405000:	f890 f000 	pld	[r0]
  405004:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  405008:	f020 0107 	bic.w	r1, r0, #7
  40500c:	f06f 0c00 	mvn.w	ip, #0
  405010:	f010 0407 	ands.w	r4, r0, #7
  405014:	f891 f020 	pld	[r1, #32]
  405018:	f040 8049 	bne.w	4050ae <strlen+0xae>
  40501c:	f04f 0400 	mov.w	r4, #0
  405020:	f06f 0007 	mvn.w	r0, #7
  405024:	e9d1 2300 	ldrd	r2, r3, [r1]
  405028:	f891 f040 	pld	[r1, #64]	; 0x40
  40502c:	f100 0008 	add.w	r0, r0, #8
  405030:	fa82 f24c 	uadd8	r2, r2, ip
  405034:	faa4 f28c 	sel	r2, r4, ip
  405038:	fa83 f34c 	uadd8	r3, r3, ip
  40503c:	faa2 f38c 	sel	r3, r2, ip
  405040:	bb4b      	cbnz	r3, 405096 <strlen+0x96>
  405042:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  405046:	fa82 f24c 	uadd8	r2, r2, ip
  40504a:	f100 0008 	add.w	r0, r0, #8
  40504e:	faa4 f28c 	sel	r2, r4, ip
  405052:	fa83 f34c 	uadd8	r3, r3, ip
  405056:	faa2 f38c 	sel	r3, r2, ip
  40505a:	b9e3      	cbnz	r3, 405096 <strlen+0x96>
  40505c:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  405060:	fa82 f24c 	uadd8	r2, r2, ip
  405064:	f100 0008 	add.w	r0, r0, #8
  405068:	faa4 f28c 	sel	r2, r4, ip
  40506c:	fa83 f34c 	uadd8	r3, r3, ip
  405070:	faa2 f38c 	sel	r3, r2, ip
  405074:	b97b      	cbnz	r3, 405096 <strlen+0x96>
  405076:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  40507a:	f101 0120 	add.w	r1, r1, #32
  40507e:	fa82 f24c 	uadd8	r2, r2, ip
  405082:	f100 0008 	add.w	r0, r0, #8
  405086:	faa4 f28c 	sel	r2, r4, ip
  40508a:	fa83 f34c 	uadd8	r3, r3, ip
  40508e:	faa2 f38c 	sel	r3, r2, ip
  405092:	2b00      	cmp	r3, #0
  405094:	d0c6      	beq.n	405024 <strlen+0x24>
  405096:	2a00      	cmp	r2, #0
  405098:	bf04      	itt	eq
  40509a:	3004      	addeq	r0, #4
  40509c:	461a      	moveq	r2, r3
  40509e:	ba12      	rev	r2, r2
  4050a0:	fab2 f282 	clz	r2, r2
  4050a4:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  4050a8:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  4050ac:	4770      	bx	lr
  4050ae:	e9d1 2300 	ldrd	r2, r3, [r1]
  4050b2:	f004 0503 	and.w	r5, r4, #3
  4050b6:	f1c4 0000 	rsb	r0, r4, #0
  4050ba:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  4050be:	f014 0f04 	tst.w	r4, #4
  4050c2:	f891 f040 	pld	[r1, #64]	; 0x40
  4050c6:	fa0c f505 	lsl.w	r5, ip, r5
  4050ca:	ea62 0205 	orn	r2, r2, r5
  4050ce:	bf1c      	itt	ne
  4050d0:	ea63 0305 	ornne	r3, r3, r5
  4050d4:	4662      	movne	r2, ip
  4050d6:	f04f 0400 	mov.w	r4, #0
  4050da:	e7a9      	b.n	405030 <strlen+0x30>

004050dc <__ssprint_r>:
  4050dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4050e0:	6893      	ldr	r3, [r2, #8]
  4050e2:	b083      	sub	sp, #12
  4050e4:	4690      	mov	r8, r2
  4050e6:	2b00      	cmp	r3, #0
  4050e8:	d070      	beq.n	4051cc <__ssprint_r+0xf0>
  4050ea:	4682      	mov	sl, r0
  4050ec:	460c      	mov	r4, r1
  4050ee:	6817      	ldr	r7, [r2, #0]
  4050f0:	688d      	ldr	r5, [r1, #8]
  4050f2:	6808      	ldr	r0, [r1, #0]
  4050f4:	e042      	b.n	40517c <__ssprint_r+0xa0>
  4050f6:	89a3      	ldrh	r3, [r4, #12]
  4050f8:	f413 6f90 	tst.w	r3, #1152	; 0x480
  4050fc:	d02e      	beq.n	40515c <__ssprint_r+0x80>
  4050fe:	6965      	ldr	r5, [r4, #20]
  405100:	6921      	ldr	r1, [r4, #16]
  405102:	eb05 0545 	add.w	r5, r5, r5, lsl #1
  405106:	eba0 0b01 	sub.w	fp, r0, r1
  40510a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
  40510e:	f10b 0001 	add.w	r0, fp, #1
  405112:	106d      	asrs	r5, r5, #1
  405114:	4430      	add	r0, r6
  405116:	42a8      	cmp	r0, r5
  405118:	462a      	mov	r2, r5
  40511a:	bf84      	itt	hi
  40511c:	4605      	movhi	r5, r0
  40511e:	462a      	movhi	r2, r5
  405120:	055b      	lsls	r3, r3, #21
  405122:	d538      	bpl.n	405196 <__ssprint_r+0xba>
  405124:	4611      	mov	r1, r2
  405126:	4650      	mov	r0, sl
  405128:	f7ff f89c 	bl	404264 <_malloc_r>
  40512c:	2800      	cmp	r0, #0
  40512e:	d03c      	beq.n	4051aa <__ssprint_r+0xce>
  405130:	465a      	mov	r2, fp
  405132:	6921      	ldr	r1, [r4, #16]
  405134:	9001      	str	r0, [sp, #4]
  405136:	f7ff fb9b 	bl	404870 <memcpy>
  40513a:	89a2      	ldrh	r2, [r4, #12]
  40513c:	9b01      	ldr	r3, [sp, #4]
  40513e:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  405142:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  405146:	81a2      	strh	r2, [r4, #12]
  405148:	eba5 020b 	sub.w	r2, r5, fp
  40514c:	eb03 000b 	add.w	r0, r3, fp
  405150:	6165      	str	r5, [r4, #20]
  405152:	6123      	str	r3, [r4, #16]
  405154:	6020      	str	r0, [r4, #0]
  405156:	60a2      	str	r2, [r4, #8]
  405158:	4635      	mov	r5, r6
  40515a:	46b3      	mov	fp, r6
  40515c:	465a      	mov	r2, fp
  40515e:	4649      	mov	r1, r9
  405160:	f000 fa08 	bl	405574 <memmove>
  405164:	f8d8 3008 	ldr.w	r3, [r8, #8]
  405168:	68a2      	ldr	r2, [r4, #8]
  40516a:	6820      	ldr	r0, [r4, #0]
  40516c:	1b55      	subs	r5, r2, r5
  40516e:	4458      	add	r0, fp
  405170:	1b9e      	subs	r6, r3, r6
  405172:	60a5      	str	r5, [r4, #8]
  405174:	6020      	str	r0, [r4, #0]
  405176:	f8c8 6008 	str.w	r6, [r8, #8]
  40517a:	b33e      	cbz	r6, 4051cc <__ssprint_r+0xf0>
  40517c:	687e      	ldr	r6, [r7, #4]
  40517e:	463b      	mov	r3, r7
  405180:	3708      	adds	r7, #8
  405182:	2e00      	cmp	r6, #0
  405184:	d0fa      	beq.n	40517c <__ssprint_r+0xa0>
  405186:	42ae      	cmp	r6, r5
  405188:	f8d3 9000 	ldr.w	r9, [r3]
  40518c:	46ab      	mov	fp, r5
  40518e:	d2b2      	bcs.n	4050f6 <__ssprint_r+0x1a>
  405190:	4635      	mov	r5, r6
  405192:	46b3      	mov	fp, r6
  405194:	e7e2      	b.n	40515c <__ssprint_r+0x80>
  405196:	4650      	mov	r0, sl
  405198:	f000 fa50 	bl	40563c <_realloc_r>
  40519c:	4603      	mov	r3, r0
  40519e:	2800      	cmp	r0, #0
  4051a0:	d1d2      	bne.n	405148 <__ssprint_r+0x6c>
  4051a2:	6921      	ldr	r1, [r4, #16]
  4051a4:	4650      	mov	r0, sl
  4051a6:	f000 f8e9 	bl	40537c <_free_r>
  4051aa:	230c      	movs	r3, #12
  4051ac:	f8ca 3000 	str.w	r3, [sl]
  4051b0:	89a3      	ldrh	r3, [r4, #12]
  4051b2:	2200      	movs	r2, #0
  4051b4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4051b8:	f04f 30ff 	mov.w	r0, #4294967295
  4051bc:	81a3      	strh	r3, [r4, #12]
  4051be:	f8c8 2008 	str.w	r2, [r8, #8]
  4051c2:	f8c8 2004 	str.w	r2, [r8, #4]
  4051c6:	b003      	add	sp, #12
  4051c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4051cc:	2000      	movs	r0, #0
  4051ce:	f8c8 0004 	str.w	r0, [r8, #4]
  4051d2:	b003      	add	sp, #12
  4051d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

004051d8 <__register_exitproc>:
  4051d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4051dc:	4c25      	ldr	r4, [pc, #148]	; (405274 <__register_exitproc+0x9c>)
  4051de:	6825      	ldr	r5, [r4, #0]
  4051e0:	f8d5 4148 	ldr.w	r4, [r5, #328]	; 0x148
  4051e4:	4606      	mov	r6, r0
  4051e6:	4688      	mov	r8, r1
  4051e8:	4692      	mov	sl, r2
  4051ea:	4699      	mov	r9, r3
  4051ec:	b3c4      	cbz	r4, 405260 <__register_exitproc+0x88>
  4051ee:	6860      	ldr	r0, [r4, #4]
  4051f0:	281f      	cmp	r0, #31
  4051f2:	dc17      	bgt.n	405224 <__register_exitproc+0x4c>
  4051f4:	1c43      	adds	r3, r0, #1
  4051f6:	b176      	cbz	r6, 405216 <__register_exitproc+0x3e>
  4051f8:	eb04 0580 	add.w	r5, r4, r0, lsl #2
  4051fc:	2201      	movs	r2, #1
  4051fe:	f8c5 a088 	str.w	sl, [r5, #136]	; 0x88
  405202:	f8d4 1188 	ldr.w	r1, [r4, #392]	; 0x188
  405206:	4082      	lsls	r2, r0
  405208:	4311      	orrs	r1, r2
  40520a:	2e02      	cmp	r6, #2
  40520c:	f8c4 1188 	str.w	r1, [r4, #392]	; 0x188
  405210:	f8c5 9108 	str.w	r9, [r5, #264]	; 0x108
  405214:	d01e      	beq.n	405254 <__register_exitproc+0x7c>
  405216:	3002      	adds	r0, #2
  405218:	6063      	str	r3, [r4, #4]
  40521a:	f844 8020 	str.w	r8, [r4, r0, lsl #2]
  40521e:	2000      	movs	r0, #0
  405220:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  405224:	4b14      	ldr	r3, [pc, #80]	; (405278 <__register_exitproc+0xa0>)
  405226:	b303      	cbz	r3, 40526a <__register_exitproc+0x92>
  405228:	f44f 70c8 	mov.w	r0, #400	; 0x190
  40522c:	f3af 8000 	nop.w
  405230:	4604      	mov	r4, r0
  405232:	b1d0      	cbz	r0, 40526a <__register_exitproc+0x92>
  405234:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
  405238:	2700      	movs	r7, #0
  40523a:	e880 0088 	stmia.w	r0, {r3, r7}
  40523e:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  405242:	4638      	mov	r0, r7
  405244:	2301      	movs	r3, #1
  405246:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
  40524a:	f8c4 718c 	str.w	r7, [r4, #396]	; 0x18c
  40524e:	2e00      	cmp	r6, #0
  405250:	d0e1      	beq.n	405216 <__register_exitproc+0x3e>
  405252:	e7d1      	b.n	4051f8 <__register_exitproc+0x20>
  405254:	f8d4 118c 	ldr.w	r1, [r4, #396]	; 0x18c
  405258:	430a      	orrs	r2, r1
  40525a:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
  40525e:	e7da      	b.n	405216 <__register_exitproc+0x3e>
  405260:	f505 74a6 	add.w	r4, r5, #332	; 0x14c
  405264:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  405268:	e7c1      	b.n	4051ee <__register_exitproc+0x16>
  40526a:	f04f 30ff 	mov.w	r0, #4294967295
  40526e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  405272:	bf00      	nop
  405274:	004062d8 	.word	0x004062d8
  405278:	00000000 	.word	0x00000000

0040527c <_calloc_r>:
  40527c:	b510      	push	{r4, lr}
  40527e:	fb02 f101 	mul.w	r1, r2, r1
  405282:	f7fe ffef 	bl	404264 <_malloc_r>
  405286:	4604      	mov	r4, r0
  405288:	b1d8      	cbz	r0, 4052c2 <_calloc_r+0x46>
  40528a:	f850 2c04 	ldr.w	r2, [r0, #-4]
  40528e:	f022 0203 	bic.w	r2, r2, #3
  405292:	3a04      	subs	r2, #4
  405294:	2a24      	cmp	r2, #36	; 0x24
  405296:	d818      	bhi.n	4052ca <_calloc_r+0x4e>
  405298:	2a13      	cmp	r2, #19
  40529a:	d914      	bls.n	4052c6 <_calloc_r+0x4a>
  40529c:	2300      	movs	r3, #0
  40529e:	2a1b      	cmp	r2, #27
  4052a0:	6003      	str	r3, [r0, #0]
  4052a2:	6043      	str	r3, [r0, #4]
  4052a4:	d916      	bls.n	4052d4 <_calloc_r+0x58>
  4052a6:	2a24      	cmp	r2, #36	; 0x24
  4052a8:	6083      	str	r3, [r0, #8]
  4052aa:	60c3      	str	r3, [r0, #12]
  4052ac:	bf11      	iteee	ne
  4052ae:	f100 0210 	addne.w	r2, r0, #16
  4052b2:	6103      	streq	r3, [r0, #16]
  4052b4:	6143      	streq	r3, [r0, #20]
  4052b6:	f100 0218 	addeq.w	r2, r0, #24
  4052ba:	2300      	movs	r3, #0
  4052bc:	6013      	str	r3, [r2, #0]
  4052be:	6053      	str	r3, [r2, #4]
  4052c0:	6093      	str	r3, [r2, #8]
  4052c2:	4620      	mov	r0, r4
  4052c4:	bd10      	pop	{r4, pc}
  4052c6:	4602      	mov	r2, r0
  4052c8:	e7f7      	b.n	4052ba <_calloc_r+0x3e>
  4052ca:	2100      	movs	r1, #0
  4052cc:	f7fc fd3a 	bl	401d44 <memset>
  4052d0:	4620      	mov	r0, r4
  4052d2:	bd10      	pop	{r4, pc}
  4052d4:	f100 0208 	add.w	r2, r0, #8
  4052d8:	e7ef      	b.n	4052ba <_calloc_r+0x3e>
  4052da:	bf00      	nop

004052dc <_malloc_trim_r>:
  4052dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4052de:	4f24      	ldr	r7, [pc, #144]	; (405370 <_malloc_trim_r+0x94>)
  4052e0:	460c      	mov	r4, r1
  4052e2:	4606      	mov	r6, r0
  4052e4:	f7ff fb5e 	bl	4049a4 <__malloc_lock>
  4052e8:	68bb      	ldr	r3, [r7, #8]
  4052ea:	685d      	ldr	r5, [r3, #4]
  4052ec:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  4052f0:	310f      	adds	r1, #15
  4052f2:	f025 0503 	bic.w	r5, r5, #3
  4052f6:	4429      	add	r1, r5
  4052f8:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  4052fc:	f021 010f 	bic.w	r1, r1, #15
  405300:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  405304:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  405308:	db07      	blt.n	40531a <_malloc_trim_r+0x3e>
  40530a:	2100      	movs	r1, #0
  40530c:	4630      	mov	r0, r6
  40530e:	f7ff fe47 	bl	404fa0 <_sbrk_r>
  405312:	68bb      	ldr	r3, [r7, #8]
  405314:	442b      	add	r3, r5
  405316:	4298      	cmp	r0, r3
  405318:	d004      	beq.n	405324 <_malloc_trim_r+0x48>
  40531a:	4630      	mov	r0, r6
  40531c:	f7ff fb44 	bl	4049a8 <__malloc_unlock>
  405320:	2000      	movs	r0, #0
  405322:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  405324:	4261      	negs	r1, r4
  405326:	4630      	mov	r0, r6
  405328:	f7ff fe3a 	bl	404fa0 <_sbrk_r>
  40532c:	3001      	adds	r0, #1
  40532e:	d00d      	beq.n	40534c <_malloc_trim_r+0x70>
  405330:	4b10      	ldr	r3, [pc, #64]	; (405374 <_malloc_trim_r+0x98>)
  405332:	68ba      	ldr	r2, [r7, #8]
  405334:	6819      	ldr	r1, [r3, #0]
  405336:	1b2d      	subs	r5, r5, r4
  405338:	f045 0501 	orr.w	r5, r5, #1
  40533c:	4630      	mov	r0, r6
  40533e:	1b09      	subs	r1, r1, r4
  405340:	6055      	str	r5, [r2, #4]
  405342:	6019      	str	r1, [r3, #0]
  405344:	f7ff fb30 	bl	4049a8 <__malloc_unlock>
  405348:	2001      	movs	r0, #1
  40534a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40534c:	2100      	movs	r1, #0
  40534e:	4630      	mov	r0, r6
  405350:	f7ff fe26 	bl	404fa0 <_sbrk_r>
  405354:	68ba      	ldr	r2, [r7, #8]
  405356:	1a83      	subs	r3, r0, r2
  405358:	2b0f      	cmp	r3, #15
  40535a:	ddde      	ble.n	40531a <_malloc_trim_r+0x3e>
  40535c:	4c06      	ldr	r4, [pc, #24]	; (405378 <_malloc_trim_r+0x9c>)
  40535e:	4905      	ldr	r1, [pc, #20]	; (405374 <_malloc_trim_r+0x98>)
  405360:	6824      	ldr	r4, [r4, #0]
  405362:	f043 0301 	orr.w	r3, r3, #1
  405366:	1b00      	subs	r0, r0, r4
  405368:	6053      	str	r3, [r2, #4]
  40536a:	6008      	str	r0, [r1, #0]
  40536c:	e7d5      	b.n	40531a <_malloc_trim_r+0x3e>
  40536e:	bf00      	nop
  405370:	20400440 	.word	0x20400440
  405374:	20400a58 	.word	0x20400a58
  405378:	20400848 	.word	0x20400848

0040537c <_free_r>:
  40537c:	2900      	cmp	r1, #0
  40537e:	d044      	beq.n	40540a <_free_r+0x8e>
  405380:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  405384:	460d      	mov	r5, r1
  405386:	4680      	mov	r8, r0
  405388:	f7ff fb0c 	bl	4049a4 <__malloc_lock>
  40538c:	f855 7c04 	ldr.w	r7, [r5, #-4]
  405390:	4969      	ldr	r1, [pc, #420]	; (405538 <_free_r+0x1bc>)
  405392:	f027 0301 	bic.w	r3, r7, #1
  405396:	f1a5 0408 	sub.w	r4, r5, #8
  40539a:	18e2      	adds	r2, r4, r3
  40539c:	688e      	ldr	r6, [r1, #8]
  40539e:	6850      	ldr	r0, [r2, #4]
  4053a0:	42b2      	cmp	r2, r6
  4053a2:	f020 0003 	bic.w	r0, r0, #3
  4053a6:	d05e      	beq.n	405466 <_free_r+0xea>
  4053a8:	07fe      	lsls	r6, r7, #31
  4053aa:	6050      	str	r0, [r2, #4]
  4053ac:	d40b      	bmi.n	4053c6 <_free_r+0x4a>
  4053ae:	f855 7c08 	ldr.w	r7, [r5, #-8]
  4053b2:	1be4      	subs	r4, r4, r7
  4053b4:	f101 0e08 	add.w	lr, r1, #8
  4053b8:	68a5      	ldr	r5, [r4, #8]
  4053ba:	4575      	cmp	r5, lr
  4053bc:	443b      	add	r3, r7
  4053be:	d06d      	beq.n	40549c <_free_r+0x120>
  4053c0:	68e7      	ldr	r7, [r4, #12]
  4053c2:	60ef      	str	r7, [r5, #12]
  4053c4:	60bd      	str	r5, [r7, #8]
  4053c6:	1815      	adds	r5, r2, r0
  4053c8:	686d      	ldr	r5, [r5, #4]
  4053ca:	07ed      	lsls	r5, r5, #31
  4053cc:	d53e      	bpl.n	40544c <_free_r+0xd0>
  4053ce:	f043 0201 	orr.w	r2, r3, #1
  4053d2:	6062      	str	r2, [r4, #4]
  4053d4:	50e3      	str	r3, [r4, r3]
  4053d6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  4053da:	d217      	bcs.n	40540c <_free_r+0x90>
  4053dc:	08db      	lsrs	r3, r3, #3
  4053de:	1c58      	adds	r0, r3, #1
  4053e0:	109a      	asrs	r2, r3, #2
  4053e2:	684d      	ldr	r5, [r1, #4]
  4053e4:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  4053e8:	60a7      	str	r7, [r4, #8]
  4053ea:	2301      	movs	r3, #1
  4053ec:	4093      	lsls	r3, r2
  4053ee:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  4053f2:	432b      	orrs	r3, r5
  4053f4:	3a08      	subs	r2, #8
  4053f6:	60e2      	str	r2, [r4, #12]
  4053f8:	604b      	str	r3, [r1, #4]
  4053fa:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  4053fe:	60fc      	str	r4, [r7, #12]
  405400:	4640      	mov	r0, r8
  405402:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  405406:	f7ff bacf 	b.w	4049a8 <__malloc_unlock>
  40540a:	4770      	bx	lr
  40540c:	0a5a      	lsrs	r2, r3, #9
  40540e:	2a04      	cmp	r2, #4
  405410:	d852      	bhi.n	4054b8 <_free_r+0x13c>
  405412:	099a      	lsrs	r2, r3, #6
  405414:	f102 0739 	add.w	r7, r2, #57	; 0x39
  405418:	00ff      	lsls	r7, r7, #3
  40541a:	f102 0538 	add.w	r5, r2, #56	; 0x38
  40541e:	19c8      	adds	r0, r1, r7
  405420:	59ca      	ldr	r2, [r1, r7]
  405422:	3808      	subs	r0, #8
  405424:	4290      	cmp	r0, r2
  405426:	d04f      	beq.n	4054c8 <_free_r+0x14c>
  405428:	6851      	ldr	r1, [r2, #4]
  40542a:	f021 0103 	bic.w	r1, r1, #3
  40542e:	428b      	cmp	r3, r1
  405430:	d232      	bcs.n	405498 <_free_r+0x11c>
  405432:	6892      	ldr	r2, [r2, #8]
  405434:	4290      	cmp	r0, r2
  405436:	d1f7      	bne.n	405428 <_free_r+0xac>
  405438:	68c3      	ldr	r3, [r0, #12]
  40543a:	60a0      	str	r0, [r4, #8]
  40543c:	60e3      	str	r3, [r4, #12]
  40543e:	609c      	str	r4, [r3, #8]
  405440:	60c4      	str	r4, [r0, #12]
  405442:	4640      	mov	r0, r8
  405444:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  405448:	f7ff baae 	b.w	4049a8 <__malloc_unlock>
  40544c:	6895      	ldr	r5, [r2, #8]
  40544e:	4f3b      	ldr	r7, [pc, #236]	; (40553c <_free_r+0x1c0>)
  405450:	42bd      	cmp	r5, r7
  405452:	4403      	add	r3, r0
  405454:	d040      	beq.n	4054d8 <_free_r+0x15c>
  405456:	68d0      	ldr	r0, [r2, #12]
  405458:	60e8      	str	r0, [r5, #12]
  40545a:	f043 0201 	orr.w	r2, r3, #1
  40545e:	6085      	str	r5, [r0, #8]
  405460:	6062      	str	r2, [r4, #4]
  405462:	50e3      	str	r3, [r4, r3]
  405464:	e7b7      	b.n	4053d6 <_free_r+0x5a>
  405466:	07ff      	lsls	r7, r7, #31
  405468:	4403      	add	r3, r0
  40546a:	d407      	bmi.n	40547c <_free_r+0x100>
  40546c:	f855 2c08 	ldr.w	r2, [r5, #-8]
  405470:	1aa4      	subs	r4, r4, r2
  405472:	4413      	add	r3, r2
  405474:	68a0      	ldr	r0, [r4, #8]
  405476:	68e2      	ldr	r2, [r4, #12]
  405478:	60c2      	str	r2, [r0, #12]
  40547a:	6090      	str	r0, [r2, #8]
  40547c:	4a30      	ldr	r2, [pc, #192]	; (405540 <_free_r+0x1c4>)
  40547e:	6812      	ldr	r2, [r2, #0]
  405480:	f043 0001 	orr.w	r0, r3, #1
  405484:	4293      	cmp	r3, r2
  405486:	6060      	str	r0, [r4, #4]
  405488:	608c      	str	r4, [r1, #8]
  40548a:	d3b9      	bcc.n	405400 <_free_r+0x84>
  40548c:	4b2d      	ldr	r3, [pc, #180]	; (405544 <_free_r+0x1c8>)
  40548e:	4640      	mov	r0, r8
  405490:	6819      	ldr	r1, [r3, #0]
  405492:	f7ff ff23 	bl	4052dc <_malloc_trim_r>
  405496:	e7b3      	b.n	405400 <_free_r+0x84>
  405498:	4610      	mov	r0, r2
  40549a:	e7cd      	b.n	405438 <_free_r+0xbc>
  40549c:	1811      	adds	r1, r2, r0
  40549e:	6849      	ldr	r1, [r1, #4]
  4054a0:	07c9      	lsls	r1, r1, #31
  4054a2:	d444      	bmi.n	40552e <_free_r+0x1b2>
  4054a4:	6891      	ldr	r1, [r2, #8]
  4054a6:	68d2      	ldr	r2, [r2, #12]
  4054a8:	60ca      	str	r2, [r1, #12]
  4054aa:	4403      	add	r3, r0
  4054ac:	f043 0001 	orr.w	r0, r3, #1
  4054b0:	6091      	str	r1, [r2, #8]
  4054b2:	6060      	str	r0, [r4, #4]
  4054b4:	50e3      	str	r3, [r4, r3]
  4054b6:	e7a3      	b.n	405400 <_free_r+0x84>
  4054b8:	2a14      	cmp	r2, #20
  4054ba:	d816      	bhi.n	4054ea <_free_r+0x16e>
  4054bc:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  4054c0:	00ff      	lsls	r7, r7, #3
  4054c2:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  4054c6:	e7aa      	b.n	40541e <_free_r+0xa2>
  4054c8:	10aa      	asrs	r2, r5, #2
  4054ca:	2301      	movs	r3, #1
  4054cc:	684d      	ldr	r5, [r1, #4]
  4054ce:	4093      	lsls	r3, r2
  4054d0:	432b      	orrs	r3, r5
  4054d2:	604b      	str	r3, [r1, #4]
  4054d4:	4603      	mov	r3, r0
  4054d6:	e7b0      	b.n	40543a <_free_r+0xbe>
  4054d8:	f043 0201 	orr.w	r2, r3, #1
  4054dc:	614c      	str	r4, [r1, #20]
  4054de:	610c      	str	r4, [r1, #16]
  4054e0:	60e5      	str	r5, [r4, #12]
  4054e2:	60a5      	str	r5, [r4, #8]
  4054e4:	6062      	str	r2, [r4, #4]
  4054e6:	50e3      	str	r3, [r4, r3]
  4054e8:	e78a      	b.n	405400 <_free_r+0x84>
  4054ea:	2a54      	cmp	r2, #84	; 0x54
  4054ec:	d806      	bhi.n	4054fc <_free_r+0x180>
  4054ee:	0b1a      	lsrs	r2, r3, #12
  4054f0:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  4054f4:	00ff      	lsls	r7, r7, #3
  4054f6:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  4054fa:	e790      	b.n	40541e <_free_r+0xa2>
  4054fc:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  405500:	d806      	bhi.n	405510 <_free_r+0x194>
  405502:	0bda      	lsrs	r2, r3, #15
  405504:	f102 0778 	add.w	r7, r2, #120	; 0x78
  405508:	00ff      	lsls	r7, r7, #3
  40550a:	f102 0577 	add.w	r5, r2, #119	; 0x77
  40550e:	e786      	b.n	40541e <_free_r+0xa2>
  405510:	f240 5054 	movw	r0, #1364	; 0x554
  405514:	4282      	cmp	r2, r0
  405516:	d806      	bhi.n	405526 <_free_r+0x1aa>
  405518:	0c9a      	lsrs	r2, r3, #18
  40551a:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  40551e:	00ff      	lsls	r7, r7, #3
  405520:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  405524:	e77b      	b.n	40541e <_free_r+0xa2>
  405526:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  40552a:	257e      	movs	r5, #126	; 0x7e
  40552c:	e777      	b.n	40541e <_free_r+0xa2>
  40552e:	f043 0101 	orr.w	r1, r3, #1
  405532:	6061      	str	r1, [r4, #4]
  405534:	6013      	str	r3, [r2, #0]
  405536:	e763      	b.n	405400 <_free_r+0x84>
  405538:	20400440 	.word	0x20400440
  40553c:	20400448 	.word	0x20400448
  405540:	2040084c 	.word	0x2040084c
  405544:	20400a88 	.word	0x20400a88

00405548 <__ascii_mbtowc>:
  405548:	b082      	sub	sp, #8
  40554a:	b149      	cbz	r1, 405560 <__ascii_mbtowc+0x18>
  40554c:	b15a      	cbz	r2, 405566 <__ascii_mbtowc+0x1e>
  40554e:	b16b      	cbz	r3, 40556c <__ascii_mbtowc+0x24>
  405550:	7813      	ldrb	r3, [r2, #0]
  405552:	600b      	str	r3, [r1, #0]
  405554:	7812      	ldrb	r2, [r2, #0]
  405556:	1c10      	adds	r0, r2, #0
  405558:	bf18      	it	ne
  40555a:	2001      	movne	r0, #1
  40555c:	b002      	add	sp, #8
  40555e:	4770      	bx	lr
  405560:	a901      	add	r1, sp, #4
  405562:	2a00      	cmp	r2, #0
  405564:	d1f3      	bne.n	40554e <__ascii_mbtowc+0x6>
  405566:	4610      	mov	r0, r2
  405568:	b002      	add	sp, #8
  40556a:	4770      	bx	lr
  40556c:	f06f 0001 	mvn.w	r0, #1
  405570:	e7f4      	b.n	40555c <__ascii_mbtowc+0x14>
  405572:	bf00      	nop

00405574 <memmove>:
  405574:	4288      	cmp	r0, r1
  405576:	b5f0      	push	{r4, r5, r6, r7, lr}
  405578:	d90d      	bls.n	405596 <memmove+0x22>
  40557a:	188b      	adds	r3, r1, r2
  40557c:	4298      	cmp	r0, r3
  40557e:	d20a      	bcs.n	405596 <memmove+0x22>
  405580:	1884      	adds	r4, r0, r2
  405582:	2a00      	cmp	r2, #0
  405584:	d051      	beq.n	40562a <memmove+0xb6>
  405586:	4622      	mov	r2, r4
  405588:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  40558c:	f802 4d01 	strb.w	r4, [r2, #-1]!
  405590:	4299      	cmp	r1, r3
  405592:	d1f9      	bne.n	405588 <memmove+0x14>
  405594:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405596:	2a0f      	cmp	r2, #15
  405598:	d948      	bls.n	40562c <memmove+0xb8>
  40559a:	ea41 0300 	orr.w	r3, r1, r0
  40559e:	079b      	lsls	r3, r3, #30
  4055a0:	d146      	bne.n	405630 <memmove+0xbc>
  4055a2:	f100 0410 	add.w	r4, r0, #16
  4055a6:	f101 0310 	add.w	r3, r1, #16
  4055aa:	4615      	mov	r5, r2
  4055ac:	f853 6c10 	ldr.w	r6, [r3, #-16]
  4055b0:	f844 6c10 	str.w	r6, [r4, #-16]
  4055b4:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  4055b8:	f844 6c0c 	str.w	r6, [r4, #-12]
  4055bc:	f853 6c08 	ldr.w	r6, [r3, #-8]
  4055c0:	f844 6c08 	str.w	r6, [r4, #-8]
  4055c4:	3d10      	subs	r5, #16
  4055c6:	f853 6c04 	ldr.w	r6, [r3, #-4]
  4055ca:	f844 6c04 	str.w	r6, [r4, #-4]
  4055ce:	2d0f      	cmp	r5, #15
  4055d0:	f103 0310 	add.w	r3, r3, #16
  4055d4:	f104 0410 	add.w	r4, r4, #16
  4055d8:	d8e8      	bhi.n	4055ac <memmove+0x38>
  4055da:	f1a2 0310 	sub.w	r3, r2, #16
  4055de:	f023 030f 	bic.w	r3, r3, #15
  4055e2:	f002 0e0f 	and.w	lr, r2, #15
  4055e6:	3310      	adds	r3, #16
  4055e8:	f1be 0f03 	cmp.w	lr, #3
  4055ec:	4419      	add	r1, r3
  4055ee:	4403      	add	r3, r0
  4055f0:	d921      	bls.n	405636 <memmove+0xc2>
  4055f2:	1f1e      	subs	r6, r3, #4
  4055f4:	460d      	mov	r5, r1
  4055f6:	4674      	mov	r4, lr
  4055f8:	3c04      	subs	r4, #4
  4055fa:	f855 7b04 	ldr.w	r7, [r5], #4
  4055fe:	f846 7f04 	str.w	r7, [r6, #4]!
  405602:	2c03      	cmp	r4, #3
  405604:	d8f8      	bhi.n	4055f8 <memmove+0x84>
  405606:	f1ae 0404 	sub.w	r4, lr, #4
  40560a:	f024 0403 	bic.w	r4, r4, #3
  40560e:	3404      	adds	r4, #4
  405610:	4421      	add	r1, r4
  405612:	4423      	add	r3, r4
  405614:	f002 0203 	and.w	r2, r2, #3
  405618:	b162      	cbz	r2, 405634 <memmove+0xc0>
  40561a:	3b01      	subs	r3, #1
  40561c:	440a      	add	r2, r1
  40561e:	f811 4b01 	ldrb.w	r4, [r1], #1
  405622:	f803 4f01 	strb.w	r4, [r3, #1]!
  405626:	428a      	cmp	r2, r1
  405628:	d1f9      	bne.n	40561e <memmove+0xaa>
  40562a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40562c:	4603      	mov	r3, r0
  40562e:	e7f3      	b.n	405618 <memmove+0xa4>
  405630:	4603      	mov	r3, r0
  405632:	e7f2      	b.n	40561a <memmove+0xa6>
  405634:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405636:	4672      	mov	r2, lr
  405638:	e7ee      	b.n	405618 <memmove+0xa4>
  40563a:	bf00      	nop

0040563c <_realloc_r>:
  40563c:	2900      	cmp	r1, #0
  40563e:	f000 8095 	beq.w	40576c <_realloc_r+0x130>
  405642:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405646:	460d      	mov	r5, r1
  405648:	4616      	mov	r6, r2
  40564a:	b083      	sub	sp, #12
  40564c:	4680      	mov	r8, r0
  40564e:	f106 070b 	add.w	r7, r6, #11
  405652:	f7ff f9a7 	bl	4049a4 <__malloc_lock>
  405656:	f855 ec04 	ldr.w	lr, [r5, #-4]
  40565a:	2f16      	cmp	r7, #22
  40565c:	f02e 0403 	bic.w	r4, lr, #3
  405660:	f1a5 0908 	sub.w	r9, r5, #8
  405664:	d83c      	bhi.n	4056e0 <_realloc_r+0xa4>
  405666:	2210      	movs	r2, #16
  405668:	4617      	mov	r7, r2
  40566a:	42be      	cmp	r6, r7
  40566c:	d83d      	bhi.n	4056ea <_realloc_r+0xae>
  40566e:	4294      	cmp	r4, r2
  405670:	da43      	bge.n	4056fa <_realloc_r+0xbe>
  405672:	4bc4      	ldr	r3, [pc, #784]	; (405984 <_realloc_r+0x348>)
  405674:	6899      	ldr	r1, [r3, #8]
  405676:	eb09 0004 	add.w	r0, r9, r4
  40567a:	4288      	cmp	r0, r1
  40567c:	f000 80b4 	beq.w	4057e8 <_realloc_r+0x1ac>
  405680:	6843      	ldr	r3, [r0, #4]
  405682:	f023 0101 	bic.w	r1, r3, #1
  405686:	4401      	add	r1, r0
  405688:	6849      	ldr	r1, [r1, #4]
  40568a:	07c9      	lsls	r1, r1, #31
  40568c:	d54c      	bpl.n	405728 <_realloc_r+0xec>
  40568e:	f01e 0f01 	tst.w	lr, #1
  405692:	f000 809b 	beq.w	4057cc <_realloc_r+0x190>
  405696:	4631      	mov	r1, r6
  405698:	4640      	mov	r0, r8
  40569a:	f7fe fde3 	bl	404264 <_malloc_r>
  40569e:	4606      	mov	r6, r0
  4056a0:	2800      	cmp	r0, #0
  4056a2:	d03a      	beq.n	40571a <_realloc_r+0xde>
  4056a4:	f855 3c04 	ldr.w	r3, [r5, #-4]
  4056a8:	f023 0301 	bic.w	r3, r3, #1
  4056ac:	444b      	add	r3, r9
  4056ae:	f1a0 0208 	sub.w	r2, r0, #8
  4056b2:	429a      	cmp	r2, r3
  4056b4:	f000 8121 	beq.w	4058fa <_realloc_r+0x2be>
  4056b8:	1f22      	subs	r2, r4, #4
  4056ba:	2a24      	cmp	r2, #36	; 0x24
  4056bc:	f200 8107 	bhi.w	4058ce <_realloc_r+0x292>
  4056c0:	2a13      	cmp	r2, #19
  4056c2:	f200 80db 	bhi.w	40587c <_realloc_r+0x240>
  4056c6:	4603      	mov	r3, r0
  4056c8:	462a      	mov	r2, r5
  4056ca:	6811      	ldr	r1, [r2, #0]
  4056cc:	6019      	str	r1, [r3, #0]
  4056ce:	6851      	ldr	r1, [r2, #4]
  4056d0:	6059      	str	r1, [r3, #4]
  4056d2:	6892      	ldr	r2, [r2, #8]
  4056d4:	609a      	str	r2, [r3, #8]
  4056d6:	4629      	mov	r1, r5
  4056d8:	4640      	mov	r0, r8
  4056da:	f7ff fe4f 	bl	40537c <_free_r>
  4056de:	e01c      	b.n	40571a <_realloc_r+0xde>
  4056e0:	f027 0707 	bic.w	r7, r7, #7
  4056e4:	2f00      	cmp	r7, #0
  4056e6:	463a      	mov	r2, r7
  4056e8:	dabf      	bge.n	40566a <_realloc_r+0x2e>
  4056ea:	2600      	movs	r6, #0
  4056ec:	230c      	movs	r3, #12
  4056ee:	4630      	mov	r0, r6
  4056f0:	f8c8 3000 	str.w	r3, [r8]
  4056f4:	b003      	add	sp, #12
  4056f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4056fa:	462e      	mov	r6, r5
  4056fc:	1be3      	subs	r3, r4, r7
  4056fe:	2b0f      	cmp	r3, #15
  405700:	d81e      	bhi.n	405740 <_realloc_r+0x104>
  405702:	f8d9 3004 	ldr.w	r3, [r9, #4]
  405706:	f003 0301 	and.w	r3, r3, #1
  40570a:	4323      	orrs	r3, r4
  40570c:	444c      	add	r4, r9
  40570e:	f8c9 3004 	str.w	r3, [r9, #4]
  405712:	6863      	ldr	r3, [r4, #4]
  405714:	f043 0301 	orr.w	r3, r3, #1
  405718:	6063      	str	r3, [r4, #4]
  40571a:	4640      	mov	r0, r8
  40571c:	f7ff f944 	bl	4049a8 <__malloc_unlock>
  405720:	4630      	mov	r0, r6
  405722:	b003      	add	sp, #12
  405724:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405728:	f023 0303 	bic.w	r3, r3, #3
  40572c:	18e1      	adds	r1, r4, r3
  40572e:	4291      	cmp	r1, r2
  405730:	db1f      	blt.n	405772 <_realloc_r+0x136>
  405732:	68c3      	ldr	r3, [r0, #12]
  405734:	6882      	ldr	r2, [r0, #8]
  405736:	462e      	mov	r6, r5
  405738:	60d3      	str	r3, [r2, #12]
  40573a:	460c      	mov	r4, r1
  40573c:	609a      	str	r2, [r3, #8]
  40573e:	e7dd      	b.n	4056fc <_realloc_r+0xc0>
  405740:	f8d9 2004 	ldr.w	r2, [r9, #4]
  405744:	eb09 0107 	add.w	r1, r9, r7
  405748:	f002 0201 	and.w	r2, r2, #1
  40574c:	444c      	add	r4, r9
  40574e:	f043 0301 	orr.w	r3, r3, #1
  405752:	4317      	orrs	r7, r2
  405754:	f8c9 7004 	str.w	r7, [r9, #4]
  405758:	604b      	str	r3, [r1, #4]
  40575a:	6863      	ldr	r3, [r4, #4]
  40575c:	f043 0301 	orr.w	r3, r3, #1
  405760:	3108      	adds	r1, #8
  405762:	6063      	str	r3, [r4, #4]
  405764:	4640      	mov	r0, r8
  405766:	f7ff fe09 	bl	40537c <_free_r>
  40576a:	e7d6      	b.n	40571a <_realloc_r+0xde>
  40576c:	4611      	mov	r1, r2
  40576e:	f7fe bd79 	b.w	404264 <_malloc_r>
  405772:	f01e 0f01 	tst.w	lr, #1
  405776:	d18e      	bne.n	405696 <_realloc_r+0x5a>
  405778:	f855 1c08 	ldr.w	r1, [r5, #-8]
  40577c:	eba9 0a01 	sub.w	sl, r9, r1
  405780:	f8da 1004 	ldr.w	r1, [sl, #4]
  405784:	f021 0103 	bic.w	r1, r1, #3
  405788:	440b      	add	r3, r1
  40578a:	4423      	add	r3, r4
  40578c:	4293      	cmp	r3, r2
  40578e:	db25      	blt.n	4057dc <_realloc_r+0x1a0>
  405790:	68c2      	ldr	r2, [r0, #12]
  405792:	6881      	ldr	r1, [r0, #8]
  405794:	4656      	mov	r6, sl
  405796:	60ca      	str	r2, [r1, #12]
  405798:	6091      	str	r1, [r2, #8]
  40579a:	f8da 100c 	ldr.w	r1, [sl, #12]
  40579e:	f856 0f08 	ldr.w	r0, [r6, #8]!
  4057a2:	1f22      	subs	r2, r4, #4
  4057a4:	2a24      	cmp	r2, #36	; 0x24
  4057a6:	60c1      	str	r1, [r0, #12]
  4057a8:	6088      	str	r0, [r1, #8]
  4057aa:	f200 8094 	bhi.w	4058d6 <_realloc_r+0x29a>
  4057ae:	2a13      	cmp	r2, #19
  4057b0:	d96f      	bls.n	405892 <_realloc_r+0x256>
  4057b2:	6829      	ldr	r1, [r5, #0]
  4057b4:	f8ca 1008 	str.w	r1, [sl, #8]
  4057b8:	6869      	ldr	r1, [r5, #4]
  4057ba:	f8ca 100c 	str.w	r1, [sl, #12]
  4057be:	2a1b      	cmp	r2, #27
  4057c0:	f200 80a2 	bhi.w	405908 <_realloc_r+0x2cc>
  4057c4:	3508      	adds	r5, #8
  4057c6:	f10a 0210 	add.w	r2, sl, #16
  4057ca:	e063      	b.n	405894 <_realloc_r+0x258>
  4057cc:	f855 3c08 	ldr.w	r3, [r5, #-8]
  4057d0:	eba9 0a03 	sub.w	sl, r9, r3
  4057d4:	f8da 1004 	ldr.w	r1, [sl, #4]
  4057d8:	f021 0103 	bic.w	r1, r1, #3
  4057dc:	1863      	adds	r3, r4, r1
  4057de:	4293      	cmp	r3, r2
  4057e0:	f6ff af59 	blt.w	405696 <_realloc_r+0x5a>
  4057e4:	4656      	mov	r6, sl
  4057e6:	e7d8      	b.n	40579a <_realloc_r+0x15e>
  4057e8:	6841      	ldr	r1, [r0, #4]
  4057ea:	f021 0b03 	bic.w	fp, r1, #3
  4057ee:	44a3      	add	fp, r4
  4057f0:	f107 0010 	add.w	r0, r7, #16
  4057f4:	4583      	cmp	fp, r0
  4057f6:	da56      	bge.n	4058a6 <_realloc_r+0x26a>
  4057f8:	f01e 0f01 	tst.w	lr, #1
  4057fc:	f47f af4b 	bne.w	405696 <_realloc_r+0x5a>
  405800:	f855 1c08 	ldr.w	r1, [r5, #-8]
  405804:	eba9 0a01 	sub.w	sl, r9, r1
  405808:	f8da 1004 	ldr.w	r1, [sl, #4]
  40580c:	f021 0103 	bic.w	r1, r1, #3
  405810:	448b      	add	fp, r1
  405812:	4558      	cmp	r0, fp
  405814:	dce2      	bgt.n	4057dc <_realloc_r+0x1a0>
  405816:	4656      	mov	r6, sl
  405818:	f8da 100c 	ldr.w	r1, [sl, #12]
  40581c:	f856 0f08 	ldr.w	r0, [r6, #8]!
  405820:	1f22      	subs	r2, r4, #4
  405822:	2a24      	cmp	r2, #36	; 0x24
  405824:	60c1      	str	r1, [r0, #12]
  405826:	6088      	str	r0, [r1, #8]
  405828:	f200 808f 	bhi.w	40594a <_realloc_r+0x30e>
  40582c:	2a13      	cmp	r2, #19
  40582e:	f240 808a 	bls.w	405946 <_realloc_r+0x30a>
  405832:	6829      	ldr	r1, [r5, #0]
  405834:	f8ca 1008 	str.w	r1, [sl, #8]
  405838:	6869      	ldr	r1, [r5, #4]
  40583a:	f8ca 100c 	str.w	r1, [sl, #12]
  40583e:	2a1b      	cmp	r2, #27
  405840:	f200 808a 	bhi.w	405958 <_realloc_r+0x31c>
  405844:	3508      	adds	r5, #8
  405846:	f10a 0210 	add.w	r2, sl, #16
  40584a:	6829      	ldr	r1, [r5, #0]
  40584c:	6011      	str	r1, [r2, #0]
  40584e:	6869      	ldr	r1, [r5, #4]
  405850:	6051      	str	r1, [r2, #4]
  405852:	68a9      	ldr	r1, [r5, #8]
  405854:	6091      	str	r1, [r2, #8]
  405856:	eb0a 0107 	add.w	r1, sl, r7
  40585a:	ebab 0207 	sub.w	r2, fp, r7
  40585e:	f042 0201 	orr.w	r2, r2, #1
  405862:	6099      	str	r1, [r3, #8]
  405864:	604a      	str	r2, [r1, #4]
  405866:	f8da 3004 	ldr.w	r3, [sl, #4]
  40586a:	f003 0301 	and.w	r3, r3, #1
  40586e:	431f      	orrs	r7, r3
  405870:	4640      	mov	r0, r8
  405872:	f8ca 7004 	str.w	r7, [sl, #4]
  405876:	f7ff f897 	bl	4049a8 <__malloc_unlock>
  40587a:	e751      	b.n	405720 <_realloc_r+0xe4>
  40587c:	682b      	ldr	r3, [r5, #0]
  40587e:	6003      	str	r3, [r0, #0]
  405880:	686b      	ldr	r3, [r5, #4]
  405882:	6043      	str	r3, [r0, #4]
  405884:	2a1b      	cmp	r2, #27
  405886:	d82d      	bhi.n	4058e4 <_realloc_r+0x2a8>
  405888:	f100 0308 	add.w	r3, r0, #8
  40588c:	f105 0208 	add.w	r2, r5, #8
  405890:	e71b      	b.n	4056ca <_realloc_r+0x8e>
  405892:	4632      	mov	r2, r6
  405894:	6829      	ldr	r1, [r5, #0]
  405896:	6011      	str	r1, [r2, #0]
  405898:	6869      	ldr	r1, [r5, #4]
  40589a:	6051      	str	r1, [r2, #4]
  40589c:	68a9      	ldr	r1, [r5, #8]
  40589e:	6091      	str	r1, [r2, #8]
  4058a0:	461c      	mov	r4, r3
  4058a2:	46d1      	mov	r9, sl
  4058a4:	e72a      	b.n	4056fc <_realloc_r+0xc0>
  4058a6:	eb09 0107 	add.w	r1, r9, r7
  4058aa:	ebab 0b07 	sub.w	fp, fp, r7
  4058ae:	f04b 0201 	orr.w	r2, fp, #1
  4058b2:	6099      	str	r1, [r3, #8]
  4058b4:	604a      	str	r2, [r1, #4]
  4058b6:	f855 3c04 	ldr.w	r3, [r5, #-4]
  4058ba:	f003 0301 	and.w	r3, r3, #1
  4058be:	431f      	orrs	r7, r3
  4058c0:	4640      	mov	r0, r8
  4058c2:	f845 7c04 	str.w	r7, [r5, #-4]
  4058c6:	f7ff f86f 	bl	4049a8 <__malloc_unlock>
  4058ca:	462e      	mov	r6, r5
  4058cc:	e728      	b.n	405720 <_realloc_r+0xe4>
  4058ce:	4629      	mov	r1, r5
  4058d0:	f7ff fe50 	bl	405574 <memmove>
  4058d4:	e6ff      	b.n	4056d6 <_realloc_r+0x9a>
  4058d6:	4629      	mov	r1, r5
  4058d8:	4630      	mov	r0, r6
  4058da:	461c      	mov	r4, r3
  4058dc:	46d1      	mov	r9, sl
  4058de:	f7ff fe49 	bl	405574 <memmove>
  4058e2:	e70b      	b.n	4056fc <_realloc_r+0xc0>
  4058e4:	68ab      	ldr	r3, [r5, #8]
  4058e6:	6083      	str	r3, [r0, #8]
  4058e8:	68eb      	ldr	r3, [r5, #12]
  4058ea:	60c3      	str	r3, [r0, #12]
  4058ec:	2a24      	cmp	r2, #36	; 0x24
  4058ee:	d017      	beq.n	405920 <_realloc_r+0x2e4>
  4058f0:	f100 0310 	add.w	r3, r0, #16
  4058f4:	f105 0210 	add.w	r2, r5, #16
  4058f8:	e6e7      	b.n	4056ca <_realloc_r+0x8e>
  4058fa:	f850 3c04 	ldr.w	r3, [r0, #-4]
  4058fe:	f023 0303 	bic.w	r3, r3, #3
  405902:	441c      	add	r4, r3
  405904:	462e      	mov	r6, r5
  405906:	e6f9      	b.n	4056fc <_realloc_r+0xc0>
  405908:	68a9      	ldr	r1, [r5, #8]
  40590a:	f8ca 1010 	str.w	r1, [sl, #16]
  40590e:	68e9      	ldr	r1, [r5, #12]
  405910:	f8ca 1014 	str.w	r1, [sl, #20]
  405914:	2a24      	cmp	r2, #36	; 0x24
  405916:	d00c      	beq.n	405932 <_realloc_r+0x2f6>
  405918:	3510      	adds	r5, #16
  40591a:	f10a 0218 	add.w	r2, sl, #24
  40591e:	e7b9      	b.n	405894 <_realloc_r+0x258>
  405920:	692b      	ldr	r3, [r5, #16]
  405922:	6103      	str	r3, [r0, #16]
  405924:	696b      	ldr	r3, [r5, #20]
  405926:	6143      	str	r3, [r0, #20]
  405928:	f105 0218 	add.w	r2, r5, #24
  40592c:	f100 0318 	add.w	r3, r0, #24
  405930:	e6cb      	b.n	4056ca <_realloc_r+0x8e>
  405932:	692a      	ldr	r2, [r5, #16]
  405934:	f8ca 2018 	str.w	r2, [sl, #24]
  405938:	696a      	ldr	r2, [r5, #20]
  40593a:	f8ca 201c 	str.w	r2, [sl, #28]
  40593e:	3518      	adds	r5, #24
  405940:	f10a 0220 	add.w	r2, sl, #32
  405944:	e7a6      	b.n	405894 <_realloc_r+0x258>
  405946:	4632      	mov	r2, r6
  405948:	e77f      	b.n	40584a <_realloc_r+0x20e>
  40594a:	4629      	mov	r1, r5
  40594c:	4630      	mov	r0, r6
  40594e:	9301      	str	r3, [sp, #4]
  405950:	f7ff fe10 	bl	405574 <memmove>
  405954:	9b01      	ldr	r3, [sp, #4]
  405956:	e77e      	b.n	405856 <_realloc_r+0x21a>
  405958:	68a9      	ldr	r1, [r5, #8]
  40595a:	f8ca 1010 	str.w	r1, [sl, #16]
  40595e:	68e9      	ldr	r1, [r5, #12]
  405960:	f8ca 1014 	str.w	r1, [sl, #20]
  405964:	2a24      	cmp	r2, #36	; 0x24
  405966:	d003      	beq.n	405970 <_realloc_r+0x334>
  405968:	3510      	adds	r5, #16
  40596a:	f10a 0218 	add.w	r2, sl, #24
  40596e:	e76c      	b.n	40584a <_realloc_r+0x20e>
  405970:	692a      	ldr	r2, [r5, #16]
  405972:	f8ca 2018 	str.w	r2, [sl, #24]
  405976:	696a      	ldr	r2, [r5, #20]
  405978:	f8ca 201c 	str.w	r2, [sl, #28]
  40597c:	3518      	adds	r5, #24
  40597e:	f10a 0220 	add.w	r2, sl, #32
  405982:	e762      	b.n	40584a <_realloc_r+0x20e>
  405984:	20400440 	.word	0x20400440

00405988 <__ascii_wctomb>:
  405988:	b121      	cbz	r1, 405994 <__ascii_wctomb+0xc>
  40598a:	2aff      	cmp	r2, #255	; 0xff
  40598c:	d804      	bhi.n	405998 <__ascii_wctomb+0x10>
  40598e:	700a      	strb	r2, [r1, #0]
  405990:	2001      	movs	r0, #1
  405992:	4770      	bx	lr
  405994:	4608      	mov	r0, r1
  405996:	4770      	bx	lr
  405998:	238a      	movs	r3, #138	; 0x8a
  40599a:	6003      	str	r3, [r0, #0]
  40599c:	f04f 30ff 	mov.w	r0, #4294967295
  4059a0:	4770      	bx	lr
  4059a2:	bf00      	nop

004059a4 <__aeabi_drsub>:
  4059a4:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  4059a8:	e002      	b.n	4059b0 <__adddf3>
  4059aa:	bf00      	nop

004059ac <__aeabi_dsub>:
  4059ac:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

004059b0 <__adddf3>:
  4059b0:	b530      	push	{r4, r5, lr}
  4059b2:	ea4f 0441 	mov.w	r4, r1, lsl #1
  4059b6:	ea4f 0543 	mov.w	r5, r3, lsl #1
  4059ba:	ea94 0f05 	teq	r4, r5
  4059be:	bf08      	it	eq
  4059c0:	ea90 0f02 	teqeq	r0, r2
  4059c4:	bf1f      	itttt	ne
  4059c6:	ea54 0c00 	orrsne.w	ip, r4, r0
  4059ca:	ea55 0c02 	orrsne.w	ip, r5, r2
  4059ce:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  4059d2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  4059d6:	f000 80e2 	beq.w	405b9e <__adddf3+0x1ee>
  4059da:	ea4f 5454 	mov.w	r4, r4, lsr #21
  4059de:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  4059e2:	bfb8      	it	lt
  4059e4:	426d      	neglt	r5, r5
  4059e6:	dd0c      	ble.n	405a02 <__adddf3+0x52>
  4059e8:	442c      	add	r4, r5
  4059ea:	ea80 0202 	eor.w	r2, r0, r2
  4059ee:	ea81 0303 	eor.w	r3, r1, r3
  4059f2:	ea82 0000 	eor.w	r0, r2, r0
  4059f6:	ea83 0101 	eor.w	r1, r3, r1
  4059fa:	ea80 0202 	eor.w	r2, r0, r2
  4059fe:	ea81 0303 	eor.w	r3, r1, r3
  405a02:	2d36      	cmp	r5, #54	; 0x36
  405a04:	bf88      	it	hi
  405a06:	bd30      	pophi	{r4, r5, pc}
  405a08:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  405a0c:	ea4f 3101 	mov.w	r1, r1, lsl #12
  405a10:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  405a14:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  405a18:	d002      	beq.n	405a20 <__adddf3+0x70>
  405a1a:	4240      	negs	r0, r0
  405a1c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  405a20:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  405a24:	ea4f 3303 	mov.w	r3, r3, lsl #12
  405a28:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  405a2c:	d002      	beq.n	405a34 <__adddf3+0x84>
  405a2e:	4252      	negs	r2, r2
  405a30:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  405a34:	ea94 0f05 	teq	r4, r5
  405a38:	f000 80a7 	beq.w	405b8a <__adddf3+0x1da>
  405a3c:	f1a4 0401 	sub.w	r4, r4, #1
  405a40:	f1d5 0e20 	rsbs	lr, r5, #32
  405a44:	db0d      	blt.n	405a62 <__adddf3+0xb2>
  405a46:	fa02 fc0e 	lsl.w	ip, r2, lr
  405a4a:	fa22 f205 	lsr.w	r2, r2, r5
  405a4e:	1880      	adds	r0, r0, r2
  405a50:	f141 0100 	adc.w	r1, r1, #0
  405a54:	fa03 f20e 	lsl.w	r2, r3, lr
  405a58:	1880      	adds	r0, r0, r2
  405a5a:	fa43 f305 	asr.w	r3, r3, r5
  405a5e:	4159      	adcs	r1, r3
  405a60:	e00e      	b.n	405a80 <__adddf3+0xd0>
  405a62:	f1a5 0520 	sub.w	r5, r5, #32
  405a66:	f10e 0e20 	add.w	lr, lr, #32
  405a6a:	2a01      	cmp	r2, #1
  405a6c:	fa03 fc0e 	lsl.w	ip, r3, lr
  405a70:	bf28      	it	cs
  405a72:	f04c 0c02 	orrcs.w	ip, ip, #2
  405a76:	fa43 f305 	asr.w	r3, r3, r5
  405a7a:	18c0      	adds	r0, r0, r3
  405a7c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  405a80:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  405a84:	d507      	bpl.n	405a96 <__adddf3+0xe6>
  405a86:	f04f 0e00 	mov.w	lr, #0
  405a8a:	f1dc 0c00 	rsbs	ip, ip, #0
  405a8e:	eb7e 0000 	sbcs.w	r0, lr, r0
  405a92:	eb6e 0101 	sbc.w	r1, lr, r1
  405a96:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  405a9a:	d31b      	bcc.n	405ad4 <__adddf3+0x124>
  405a9c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  405aa0:	d30c      	bcc.n	405abc <__adddf3+0x10c>
  405aa2:	0849      	lsrs	r1, r1, #1
  405aa4:	ea5f 0030 	movs.w	r0, r0, rrx
  405aa8:	ea4f 0c3c 	mov.w	ip, ip, rrx
  405aac:	f104 0401 	add.w	r4, r4, #1
  405ab0:	ea4f 5244 	mov.w	r2, r4, lsl #21
  405ab4:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  405ab8:	f080 809a 	bcs.w	405bf0 <__adddf3+0x240>
  405abc:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  405ac0:	bf08      	it	eq
  405ac2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  405ac6:	f150 0000 	adcs.w	r0, r0, #0
  405aca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  405ace:	ea41 0105 	orr.w	r1, r1, r5
  405ad2:	bd30      	pop	{r4, r5, pc}
  405ad4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  405ad8:	4140      	adcs	r0, r0
  405ada:	eb41 0101 	adc.w	r1, r1, r1
  405ade:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  405ae2:	f1a4 0401 	sub.w	r4, r4, #1
  405ae6:	d1e9      	bne.n	405abc <__adddf3+0x10c>
  405ae8:	f091 0f00 	teq	r1, #0
  405aec:	bf04      	itt	eq
  405aee:	4601      	moveq	r1, r0
  405af0:	2000      	moveq	r0, #0
  405af2:	fab1 f381 	clz	r3, r1
  405af6:	bf08      	it	eq
  405af8:	3320      	addeq	r3, #32
  405afa:	f1a3 030b 	sub.w	r3, r3, #11
  405afe:	f1b3 0220 	subs.w	r2, r3, #32
  405b02:	da0c      	bge.n	405b1e <__adddf3+0x16e>
  405b04:	320c      	adds	r2, #12
  405b06:	dd08      	ble.n	405b1a <__adddf3+0x16a>
  405b08:	f102 0c14 	add.w	ip, r2, #20
  405b0c:	f1c2 020c 	rsb	r2, r2, #12
  405b10:	fa01 f00c 	lsl.w	r0, r1, ip
  405b14:	fa21 f102 	lsr.w	r1, r1, r2
  405b18:	e00c      	b.n	405b34 <__adddf3+0x184>
  405b1a:	f102 0214 	add.w	r2, r2, #20
  405b1e:	bfd8      	it	le
  405b20:	f1c2 0c20 	rsble	ip, r2, #32
  405b24:	fa01 f102 	lsl.w	r1, r1, r2
  405b28:	fa20 fc0c 	lsr.w	ip, r0, ip
  405b2c:	bfdc      	itt	le
  405b2e:	ea41 010c 	orrle.w	r1, r1, ip
  405b32:	4090      	lslle	r0, r2
  405b34:	1ae4      	subs	r4, r4, r3
  405b36:	bfa2      	ittt	ge
  405b38:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  405b3c:	4329      	orrge	r1, r5
  405b3e:	bd30      	popge	{r4, r5, pc}
  405b40:	ea6f 0404 	mvn.w	r4, r4
  405b44:	3c1f      	subs	r4, #31
  405b46:	da1c      	bge.n	405b82 <__adddf3+0x1d2>
  405b48:	340c      	adds	r4, #12
  405b4a:	dc0e      	bgt.n	405b6a <__adddf3+0x1ba>
  405b4c:	f104 0414 	add.w	r4, r4, #20
  405b50:	f1c4 0220 	rsb	r2, r4, #32
  405b54:	fa20 f004 	lsr.w	r0, r0, r4
  405b58:	fa01 f302 	lsl.w	r3, r1, r2
  405b5c:	ea40 0003 	orr.w	r0, r0, r3
  405b60:	fa21 f304 	lsr.w	r3, r1, r4
  405b64:	ea45 0103 	orr.w	r1, r5, r3
  405b68:	bd30      	pop	{r4, r5, pc}
  405b6a:	f1c4 040c 	rsb	r4, r4, #12
  405b6e:	f1c4 0220 	rsb	r2, r4, #32
  405b72:	fa20 f002 	lsr.w	r0, r0, r2
  405b76:	fa01 f304 	lsl.w	r3, r1, r4
  405b7a:	ea40 0003 	orr.w	r0, r0, r3
  405b7e:	4629      	mov	r1, r5
  405b80:	bd30      	pop	{r4, r5, pc}
  405b82:	fa21 f004 	lsr.w	r0, r1, r4
  405b86:	4629      	mov	r1, r5
  405b88:	bd30      	pop	{r4, r5, pc}
  405b8a:	f094 0f00 	teq	r4, #0
  405b8e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  405b92:	bf06      	itte	eq
  405b94:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  405b98:	3401      	addeq	r4, #1
  405b9a:	3d01      	subne	r5, #1
  405b9c:	e74e      	b.n	405a3c <__adddf3+0x8c>
  405b9e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  405ba2:	bf18      	it	ne
  405ba4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  405ba8:	d029      	beq.n	405bfe <__adddf3+0x24e>
  405baa:	ea94 0f05 	teq	r4, r5
  405bae:	bf08      	it	eq
  405bb0:	ea90 0f02 	teqeq	r0, r2
  405bb4:	d005      	beq.n	405bc2 <__adddf3+0x212>
  405bb6:	ea54 0c00 	orrs.w	ip, r4, r0
  405bba:	bf04      	itt	eq
  405bbc:	4619      	moveq	r1, r3
  405bbe:	4610      	moveq	r0, r2
  405bc0:	bd30      	pop	{r4, r5, pc}
  405bc2:	ea91 0f03 	teq	r1, r3
  405bc6:	bf1e      	ittt	ne
  405bc8:	2100      	movne	r1, #0
  405bca:	2000      	movne	r0, #0
  405bcc:	bd30      	popne	{r4, r5, pc}
  405bce:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  405bd2:	d105      	bne.n	405be0 <__adddf3+0x230>
  405bd4:	0040      	lsls	r0, r0, #1
  405bd6:	4149      	adcs	r1, r1
  405bd8:	bf28      	it	cs
  405bda:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  405bde:	bd30      	pop	{r4, r5, pc}
  405be0:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  405be4:	bf3c      	itt	cc
  405be6:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  405bea:	bd30      	popcc	{r4, r5, pc}
  405bec:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  405bf0:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  405bf4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  405bf8:	f04f 0000 	mov.w	r0, #0
  405bfc:	bd30      	pop	{r4, r5, pc}
  405bfe:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  405c02:	bf1a      	itte	ne
  405c04:	4619      	movne	r1, r3
  405c06:	4610      	movne	r0, r2
  405c08:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  405c0c:	bf1c      	itt	ne
  405c0e:	460b      	movne	r3, r1
  405c10:	4602      	movne	r2, r0
  405c12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  405c16:	bf06      	itte	eq
  405c18:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  405c1c:	ea91 0f03 	teqeq	r1, r3
  405c20:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  405c24:	bd30      	pop	{r4, r5, pc}
  405c26:	bf00      	nop

00405c28 <__aeabi_ui2d>:
  405c28:	f090 0f00 	teq	r0, #0
  405c2c:	bf04      	itt	eq
  405c2e:	2100      	moveq	r1, #0
  405c30:	4770      	bxeq	lr
  405c32:	b530      	push	{r4, r5, lr}
  405c34:	f44f 6480 	mov.w	r4, #1024	; 0x400
  405c38:	f104 0432 	add.w	r4, r4, #50	; 0x32
  405c3c:	f04f 0500 	mov.w	r5, #0
  405c40:	f04f 0100 	mov.w	r1, #0
  405c44:	e750      	b.n	405ae8 <__adddf3+0x138>
  405c46:	bf00      	nop

00405c48 <__aeabi_i2d>:
  405c48:	f090 0f00 	teq	r0, #0
  405c4c:	bf04      	itt	eq
  405c4e:	2100      	moveq	r1, #0
  405c50:	4770      	bxeq	lr
  405c52:	b530      	push	{r4, r5, lr}
  405c54:	f44f 6480 	mov.w	r4, #1024	; 0x400
  405c58:	f104 0432 	add.w	r4, r4, #50	; 0x32
  405c5c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  405c60:	bf48      	it	mi
  405c62:	4240      	negmi	r0, r0
  405c64:	f04f 0100 	mov.w	r1, #0
  405c68:	e73e      	b.n	405ae8 <__adddf3+0x138>
  405c6a:	bf00      	nop

00405c6c <__aeabi_f2d>:
  405c6c:	0042      	lsls	r2, r0, #1
  405c6e:	ea4f 01e2 	mov.w	r1, r2, asr #3
  405c72:	ea4f 0131 	mov.w	r1, r1, rrx
  405c76:	ea4f 7002 	mov.w	r0, r2, lsl #28
  405c7a:	bf1f      	itttt	ne
  405c7c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  405c80:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  405c84:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  405c88:	4770      	bxne	lr
  405c8a:	f092 0f00 	teq	r2, #0
  405c8e:	bf14      	ite	ne
  405c90:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  405c94:	4770      	bxeq	lr
  405c96:	b530      	push	{r4, r5, lr}
  405c98:	f44f 7460 	mov.w	r4, #896	; 0x380
  405c9c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  405ca0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  405ca4:	e720      	b.n	405ae8 <__adddf3+0x138>
  405ca6:	bf00      	nop

00405ca8 <__aeabi_ul2d>:
  405ca8:	ea50 0201 	orrs.w	r2, r0, r1
  405cac:	bf08      	it	eq
  405cae:	4770      	bxeq	lr
  405cb0:	b530      	push	{r4, r5, lr}
  405cb2:	f04f 0500 	mov.w	r5, #0
  405cb6:	e00a      	b.n	405cce <__aeabi_l2d+0x16>

00405cb8 <__aeabi_l2d>:
  405cb8:	ea50 0201 	orrs.w	r2, r0, r1
  405cbc:	bf08      	it	eq
  405cbe:	4770      	bxeq	lr
  405cc0:	b530      	push	{r4, r5, lr}
  405cc2:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  405cc6:	d502      	bpl.n	405cce <__aeabi_l2d+0x16>
  405cc8:	4240      	negs	r0, r0
  405cca:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  405cce:	f44f 6480 	mov.w	r4, #1024	; 0x400
  405cd2:	f104 0432 	add.w	r4, r4, #50	; 0x32
  405cd6:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  405cda:	f43f aedc 	beq.w	405a96 <__adddf3+0xe6>
  405cde:	f04f 0203 	mov.w	r2, #3
  405ce2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  405ce6:	bf18      	it	ne
  405ce8:	3203      	addne	r2, #3
  405cea:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  405cee:	bf18      	it	ne
  405cf0:	3203      	addne	r2, #3
  405cf2:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  405cf6:	f1c2 0320 	rsb	r3, r2, #32
  405cfa:	fa00 fc03 	lsl.w	ip, r0, r3
  405cfe:	fa20 f002 	lsr.w	r0, r0, r2
  405d02:	fa01 fe03 	lsl.w	lr, r1, r3
  405d06:	ea40 000e 	orr.w	r0, r0, lr
  405d0a:	fa21 f102 	lsr.w	r1, r1, r2
  405d0e:	4414      	add	r4, r2
  405d10:	e6c1      	b.n	405a96 <__adddf3+0xe6>
  405d12:	bf00      	nop

00405d14 <__aeabi_dmul>:
  405d14:	b570      	push	{r4, r5, r6, lr}
  405d16:	f04f 0cff 	mov.w	ip, #255	; 0xff
  405d1a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  405d1e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  405d22:	bf1d      	ittte	ne
  405d24:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  405d28:	ea94 0f0c 	teqne	r4, ip
  405d2c:	ea95 0f0c 	teqne	r5, ip
  405d30:	f000 f8de 	bleq	405ef0 <__aeabi_dmul+0x1dc>
  405d34:	442c      	add	r4, r5
  405d36:	ea81 0603 	eor.w	r6, r1, r3
  405d3a:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  405d3e:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  405d42:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  405d46:	bf18      	it	ne
  405d48:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  405d4c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  405d50:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  405d54:	d038      	beq.n	405dc8 <__aeabi_dmul+0xb4>
  405d56:	fba0 ce02 	umull	ip, lr, r0, r2
  405d5a:	f04f 0500 	mov.w	r5, #0
  405d5e:	fbe1 e502 	umlal	lr, r5, r1, r2
  405d62:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  405d66:	fbe0 e503 	umlal	lr, r5, r0, r3
  405d6a:	f04f 0600 	mov.w	r6, #0
  405d6e:	fbe1 5603 	umlal	r5, r6, r1, r3
  405d72:	f09c 0f00 	teq	ip, #0
  405d76:	bf18      	it	ne
  405d78:	f04e 0e01 	orrne.w	lr, lr, #1
  405d7c:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  405d80:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  405d84:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  405d88:	d204      	bcs.n	405d94 <__aeabi_dmul+0x80>
  405d8a:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  405d8e:	416d      	adcs	r5, r5
  405d90:	eb46 0606 	adc.w	r6, r6, r6
  405d94:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  405d98:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  405d9c:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  405da0:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  405da4:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  405da8:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  405dac:	bf88      	it	hi
  405dae:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  405db2:	d81e      	bhi.n	405df2 <__aeabi_dmul+0xde>
  405db4:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  405db8:	bf08      	it	eq
  405dba:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  405dbe:	f150 0000 	adcs.w	r0, r0, #0
  405dc2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  405dc6:	bd70      	pop	{r4, r5, r6, pc}
  405dc8:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  405dcc:	ea46 0101 	orr.w	r1, r6, r1
  405dd0:	ea40 0002 	orr.w	r0, r0, r2
  405dd4:	ea81 0103 	eor.w	r1, r1, r3
  405dd8:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  405ddc:	bfc2      	ittt	gt
  405dde:	ebd4 050c 	rsbsgt	r5, r4, ip
  405de2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  405de6:	bd70      	popgt	{r4, r5, r6, pc}
  405de8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  405dec:	f04f 0e00 	mov.w	lr, #0
  405df0:	3c01      	subs	r4, #1
  405df2:	f300 80ab 	bgt.w	405f4c <__aeabi_dmul+0x238>
  405df6:	f114 0f36 	cmn.w	r4, #54	; 0x36
  405dfa:	bfde      	ittt	le
  405dfc:	2000      	movle	r0, #0
  405dfe:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  405e02:	bd70      	pople	{r4, r5, r6, pc}
  405e04:	f1c4 0400 	rsb	r4, r4, #0
  405e08:	3c20      	subs	r4, #32
  405e0a:	da35      	bge.n	405e78 <__aeabi_dmul+0x164>
  405e0c:	340c      	adds	r4, #12
  405e0e:	dc1b      	bgt.n	405e48 <__aeabi_dmul+0x134>
  405e10:	f104 0414 	add.w	r4, r4, #20
  405e14:	f1c4 0520 	rsb	r5, r4, #32
  405e18:	fa00 f305 	lsl.w	r3, r0, r5
  405e1c:	fa20 f004 	lsr.w	r0, r0, r4
  405e20:	fa01 f205 	lsl.w	r2, r1, r5
  405e24:	ea40 0002 	orr.w	r0, r0, r2
  405e28:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  405e2c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  405e30:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  405e34:	fa21 f604 	lsr.w	r6, r1, r4
  405e38:	eb42 0106 	adc.w	r1, r2, r6
  405e3c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  405e40:	bf08      	it	eq
  405e42:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  405e46:	bd70      	pop	{r4, r5, r6, pc}
  405e48:	f1c4 040c 	rsb	r4, r4, #12
  405e4c:	f1c4 0520 	rsb	r5, r4, #32
  405e50:	fa00 f304 	lsl.w	r3, r0, r4
  405e54:	fa20 f005 	lsr.w	r0, r0, r5
  405e58:	fa01 f204 	lsl.w	r2, r1, r4
  405e5c:	ea40 0002 	orr.w	r0, r0, r2
  405e60:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  405e64:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  405e68:	f141 0100 	adc.w	r1, r1, #0
  405e6c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  405e70:	bf08      	it	eq
  405e72:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  405e76:	bd70      	pop	{r4, r5, r6, pc}
  405e78:	f1c4 0520 	rsb	r5, r4, #32
  405e7c:	fa00 f205 	lsl.w	r2, r0, r5
  405e80:	ea4e 0e02 	orr.w	lr, lr, r2
  405e84:	fa20 f304 	lsr.w	r3, r0, r4
  405e88:	fa01 f205 	lsl.w	r2, r1, r5
  405e8c:	ea43 0302 	orr.w	r3, r3, r2
  405e90:	fa21 f004 	lsr.w	r0, r1, r4
  405e94:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  405e98:	fa21 f204 	lsr.w	r2, r1, r4
  405e9c:	ea20 0002 	bic.w	r0, r0, r2
  405ea0:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  405ea4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  405ea8:	bf08      	it	eq
  405eaa:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  405eae:	bd70      	pop	{r4, r5, r6, pc}
  405eb0:	f094 0f00 	teq	r4, #0
  405eb4:	d10f      	bne.n	405ed6 <__aeabi_dmul+0x1c2>
  405eb6:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  405eba:	0040      	lsls	r0, r0, #1
  405ebc:	eb41 0101 	adc.w	r1, r1, r1
  405ec0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  405ec4:	bf08      	it	eq
  405ec6:	3c01      	subeq	r4, #1
  405ec8:	d0f7      	beq.n	405eba <__aeabi_dmul+0x1a6>
  405eca:	ea41 0106 	orr.w	r1, r1, r6
  405ece:	f095 0f00 	teq	r5, #0
  405ed2:	bf18      	it	ne
  405ed4:	4770      	bxne	lr
  405ed6:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  405eda:	0052      	lsls	r2, r2, #1
  405edc:	eb43 0303 	adc.w	r3, r3, r3
  405ee0:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  405ee4:	bf08      	it	eq
  405ee6:	3d01      	subeq	r5, #1
  405ee8:	d0f7      	beq.n	405eda <__aeabi_dmul+0x1c6>
  405eea:	ea43 0306 	orr.w	r3, r3, r6
  405eee:	4770      	bx	lr
  405ef0:	ea94 0f0c 	teq	r4, ip
  405ef4:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  405ef8:	bf18      	it	ne
  405efa:	ea95 0f0c 	teqne	r5, ip
  405efe:	d00c      	beq.n	405f1a <__aeabi_dmul+0x206>
  405f00:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  405f04:	bf18      	it	ne
  405f06:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  405f0a:	d1d1      	bne.n	405eb0 <__aeabi_dmul+0x19c>
  405f0c:	ea81 0103 	eor.w	r1, r1, r3
  405f10:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  405f14:	f04f 0000 	mov.w	r0, #0
  405f18:	bd70      	pop	{r4, r5, r6, pc}
  405f1a:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  405f1e:	bf06      	itte	eq
  405f20:	4610      	moveq	r0, r2
  405f22:	4619      	moveq	r1, r3
  405f24:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  405f28:	d019      	beq.n	405f5e <__aeabi_dmul+0x24a>
  405f2a:	ea94 0f0c 	teq	r4, ip
  405f2e:	d102      	bne.n	405f36 <__aeabi_dmul+0x222>
  405f30:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  405f34:	d113      	bne.n	405f5e <__aeabi_dmul+0x24a>
  405f36:	ea95 0f0c 	teq	r5, ip
  405f3a:	d105      	bne.n	405f48 <__aeabi_dmul+0x234>
  405f3c:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  405f40:	bf1c      	itt	ne
  405f42:	4610      	movne	r0, r2
  405f44:	4619      	movne	r1, r3
  405f46:	d10a      	bne.n	405f5e <__aeabi_dmul+0x24a>
  405f48:	ea81 0103 	eor.w	r1, r1, r3
  405f4c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  405f50:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  405f54:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  405f58:	f04f 0000 	mov.w	r0, #0
  405f5c:	bd70      	pop	{r4, r5, r6, pc}
  405f5e:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  405f62:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  405f66:	bd70      	pop	{r4, r5, r6, pc}

00405f68 <__aeabi_ddiv>:
  405f68:	b570      	push	{r4, r5, r6, lr}
  405f6a:	f04f 0cff 	mov.w	ip, #255	; 0xff
  405f6e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  405f72:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  405f76:	bf1d      	ittte	ne
  405f78:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  405f7c:	ea94 0f0c 	teqne	r4, ip
  405f80:	ea95 0f0c 	teqne	r5, ip
  405f84:	f000 f8a7 	bleq	4060d6 <__aeabi_ddiv+0x16e>
  405f88:	eba4 0405 	sub.w	r4, r4, r5
  405f8c:	ea81 0e03 	eor.w	lr, r1, r3
  405f90:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  405f94:	ea4f 3101 	mov.w	r1, r1, lsl #12
  405f98:	f000 8088 	beq.w	4060ac <__aeabi_ddiv+0x144>
  405f9c:	ea4f 3303 	mov.w	r3, r3, lsl #12
  405fa0:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  405fa4:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  405fa8:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  405fac:	ea4f 2202 	mov.w	r2, r2, lsl #8
  405fb0:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  405fb4:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  405fb8:	ea4f 2600 	mov.w	r6, r0, lsl #8
  405fbc:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  405fc0:	429d      	cmp	r5, r3
  405fc2:	bf08      	it	eq
  405fc4:	4296      	cmpeq	r6, r2
  405fc6:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  405fca:	f504 7440 	add.w	r4, r4, #768	; 0x300
  405fce:	d202      	bcs.n	405fd6 <__aeabi_ddiv+0x6e>
  405fd0:	085b      	lsrs	r3, r3, #1
  405fd2:	ea4f 0232 	mov.w	r2, r2, rrx
  405fd6:	1ab6      	subs	r6, r6, r2
  405fd8:	eb65 0503 	sbc.w	r5, r5, r3
  405fdc:	085b      	lsrs	r3, r3, #1
  405fde:	ea4f 0232 	mov.w	r2, r2, rrx
  405fe2:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  405fe6:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  405fea:	ebb6 0e02 	subs.w	lr, r6, r2
  405fee:	eb75 0e03 	sbcs.w	lr, r5, r3
  405ff2:	bf22      	ittt	cs
  405ff4:	1ab6      	subcs	r6, r6, r2
  405ff6:	4675      	movcs	r5, lr
  405ff8:	ea40 000c 	orrcs.w	r0, r0, ip
  405ffc:	085b      	lsrs	r3, r3, #1
  405ffe:	ea4f 0232 	mov.w	r2, r2, rrx
  406002:	ebb6 0e02 	subs.w	lr, r6, r2
  406006:	eb75 0e03 	sbcs.w	lr, r5, r3
  40600a:	bf22      	ittt	cs
  40600c:	1ab6      	subcs	r6, r6, r2
  40600e:	4675      	movcs	r5, lr
  406010:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  406014:	085b      	lsrs	r3, r3, #1
  406016:	ea4f 0232 	mov.w	r2, r2, rrx
  40601a:	ebb6 0e02 	subs.w	lr, r6, r2
  40601e:	eb75 0e03 	sbcs.w	lr, r5, r3
  406022:	bf22      	ittt	cs
  406024:	1ab6      	subcs	r6, r6, r2
  406026:	4675      	movcs	r5, lr
  406028:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  40602c:	085b      	lsrs	r3, r3, #1
  40602e:	ea4f 0232 	mov.w	r2, r2, rrx
  406032:	ebb6 0e02 	subs.w	lr, r6, r2
  406036:	eb75 0e03 	sbcs.w	lr, r5, r3
  40603a:	bf22      	ittt	cs
  40603c:	1ab6      	subcs	r6, r6, r2
  40603e:	4675      	movcs	r5, lr
  406040:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  406044:	ea55 0e06 	orrs.w	lr, r5, r6
  406048:	d018      	beq.n	40607c <__aeabi_ddiv+0x114>
  40604a:	ea4f 1505 	mov.w	r5, r5, lsl #4
  40604e:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  406052:	ea4f 1606 	mov.w	r6, r6, lsl #4
  406056:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  40605a:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  40605e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  406062:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  406066:	d1c0      	bne.n	405fea <__aeabi_ddiv+0x82>
  406068:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40606c:	d10b      	bne.n	406086 <__aeabi_ddiv+0x11e>
  40606e:	ea41 0100 	orr.w	r1, r1, r0
  406072:	f04f 0000 	mov.w	r0, #0
  406076:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  40607a:	e7b6      	b.n	405fea <__aeabi_ddiv+0x82>
  40607c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  406080:	bf04      	itt	eq
  406082:	4301      	orreq	r1, r0
  406084:	2000      	moveq	r0, #0
  406086:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  40608a:	bf88      	it	hi
  40608c:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  406090:	f63f aeaf 	bhi.w	405df2 <__aeabi_dmul+0xde>
  406094:	ebb5 0c03 	subs.w	ip, r5, r3
  406098:	bf04      	itt	eq
  40609a:	ebb6 0c02 	subseq.w	ip, r6, r2
  40609e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  4060a2:	f150 0000 	adcs.w	r0, r0, #0
  4060a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  4060aa:	bd70      	pop	{r4, r5, r6, pc}
  4060ac:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  4060b0:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  4060b4:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  4060b8:	bfc2      	ittt	gt
  4060ba:	ebd4 050c 	rsbsgt	r5, r4, ip
  4060be:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  4060c2:	bd70      	popgt	{r4, r5, r6, pc}
  4060c4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4060c8:	f04f 0e00 	mov.w	lr, #0
  4060cc:	3c01      	subs	r4, #1
  4060ce:	e690      	b.n	405df2 <__aeabi_dmul+0xde>
  4060d0:	ea45 0e06 	orr.w	lr, r5, r6
  4060d4:	e68d      	b.n	405df2 <__aeabi_dmul+0xde>
  4060d6:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  4060da:	ea94 0f0c 	teq	r4, ip
  4060de:	bf08      	it	eq
  4060e0:	ea95 0f0c 	teqeq	r5, ip
  4060e4:	f43f af3b 	beq.w	405f5e <__aeabi_dmul+0x24a>
  4060e8:	ea94 0f0c 	teq	r4, ip
  4060ec:	d10a      	bne.n	406104 <__aeabi_ddiv+0x19c>
  4060ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  4060f2:	f47f af34 	bne.w	405f5e <__aeabi_dmul+0x24a>
  4060f6:	ea95 0f0c 	teq	r5, ip
  4060fa:	f47f af25 	bne.w	405f48 <__aeabi_dmul+0x234>
  4060fe:	4610      	mov	r0, r2
  406100:	4619      	mov	r1, r3
  406102:	e72c      	b.n	405f5e <__aeabi_dmul+0x24a>
  406104:	ea95 0f0c 	teq	r5, ip
  406108:	d106      	bne.n	406118 <__aeabi_ddiv+0x1b0>
  40610a:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  40610e:	f43f aefd 	beq.w	405f0c <__aeabi_dmul+0x1f8>
  406112:	4610      	mov	r0, r2
  406114:	4619      	mov	r1, r3
  406116:	e722      	b.n	405f5e <__aeabi_dmul+0x24a>
  406118:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  40611c:	bf18      	it	ne
  40611e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  406122:	f47f aec5 	bne.w	405eb0 <__aeabi_dmul+0x19c>
  406126:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  40612a:	f47f af0d 	bne.w	405f48 <__aeabi_dmul+0x234>
  40612e:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  406132:	f47f aeeb 	bne.w	405f0c <__aeabi_dmul+0x1f8>
  406136:	e712      	b.n	405f5e <__aeabi_dmul+0x24a>

00406138 <__gedf2>:
  406138:	f04f 3cff 	mov.w	ip, #4294967295
  40613c:	e006      	b.n	40614c <__cmpdf2+0x4>
  40613e:	bf00      	nop

00406140 <__ledf2>:
  406140:	f04f 0c01 	mov.w	ip, #1
  406144:	e002      	b.n	40614c <__cmpdf2+0x4>
  406146:	bf00      	nop

00406148 <__cmpdf2>:
  406148:	f04f 0c01 	mov.w	ip, #1
  40614c:	f84d cd04 	str.w	ip, [sp, #-4]!
  406150:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  406154:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  406158:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  40615c:	bf18      	it	ne
  40615e:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  406162:	d01b      	beq.n	40619c <__cmpdf2+0x54>
  406164:	b001      	add	sp, #4
  406166:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  40616a:	bf0c      	ite	eq
  40616c:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  406170:	ea91 0f03 	teqne	r1, r3
  406174:	bf02      	ittt	eq
  406176:	ea90 0f02 	teqeq	r0, r2
  40617a:	2000      	moveq	r0, #0
  40617c:	4770      	bxeq	lr
  40617e:	f110 0f00 	cmn.w	r0, #0
  406182:	ea91 0f03 	teq	r1, r3
  406186:	bf58      	it	pl
  406188:	4299      	cmppl	r1, r3
  40618a:	bf08      	it	eq
  40618c:	4290      	cmpeq	r0, r2
  40618e:	bf2c      	ite	cs
  406190:	17d8      	asrcs	r0, r3, #31
  406192:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  406196:	f040 0001 	orr.w	r0, r0, #1
  40619a:	4770      	bx	lr
  40619c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  4061a0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4061a4:	d102      	bne.n	4061ac <__cmpdf2+0x64>
  4061a6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  4061aa:	d107      	bne.n	4061bc <__cmpdf2+0x74>
  4061ac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  4061b0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4061b4:	d1d6      	bne.n	406164 <__cmpdf2+0x1c>
  4061b6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  4061ba:	d0d3      	beq.n	406164 <__cmpdf2+0x1c>
  4061bc:	f85d 0b04 	ldr.w	r0, [sp], #4
  4061c0:	4770      	bx	lr
  4061c2:	bf00      	nop

004061c4 <__aeabi_cdrcmple>:
  4061c4:	4684      	mov	ip, r0
  4061c6:	4610      	mov	r0, r2
  4061c8:	4662      	mov	r2, ip
  4061ca:	468c      	mov	ip, r1
  4061cc:	4619      	mov	r1, r3
  4061ce:	4663      	mov	r3, ip
  4061d0:	e000      	b.n	4061d4 <__aeabi_cdcmpeq>
  4061d2:	bf00      	nop

004061d4 <__aeabi_cdcmpeq>:
  4061d4:	b501      	push	{r0, lr}
  4061d6:	f7ff ffb7 	bl	406148 <__cmpdf2>
  4061da:	2800      	cmp	r0, #0
  4061dc:	bf48      	it	mi
  4061de:	f110 0f00 	cmnmi.w	r0, #0
  4061e2:	bd01      	pop	{r0, pc}

004061e4 <__aeabi_dcmpeq>:
  4061e4:	f84d ed08 	str.w	lr, [sp, #-8]!
  4061e8:	f7ff fff4 	bl	4061d4 <__aeabi_cdcmpeq>
  4061ec:	bf0c      	ite	eq
  4061ee:	2001      	moveq	r0, #1
  4061f0:	2000      	movne	r0, #0
  4061f2:	f85d fb08 	ldr.w	pc, [sp], #8
  4061f6:	bf00      	nop

004061f8 <__aeabi_dcmplt>:
  4061f8:	f84d ed08 	str.w	lr, [sp, #-8]!
  4061fc:	f7ff ffea 	bl	4061d4 <__aeabi_cdcmpeq>
  406200:	bf34      	ite	cc
  406202:	2001      	movcc	r0, #1
  406204:	2000      	movcs	r0, #0
  406206:	f85d fb08 	ldr.w	pc, [sp], #8
  40620a:	bf00      	nop

0040620c <__aeabi_dcmple>:
  40620c:	f84d ed08 	str.w	lr, [sp, #-8]!
  406210:	f7ff ffe0 	bl	4061d4 <__aeabi_cdcmpeq>
  406214:	bf94      	ite	ls
  406216:	2001      	movls	r0, #1
  406218:	2000      	movhi	r0, #0
  40621a:	f85d fb08 	ldr.w	pc, [sp], #8
  40621e:	bf00      	nop

00406220 <__aeabi_dcmpge>:
  406220:	f84d ed08 	str.w	lr, [sp, #-8]!
  406224:	f7ff ffce 	bl	4061c4 <__aeabi_cdrcmple>
  406228:	bf94      	ite	ls
  40622a:	2001      	movls	r0, #1
  40622c:	2000      	movhi	r0, #0
  40622e:	f85d fb08 	ldr.w	pc, [sp], #8
  406232:	bf00      	nop

00406234 <__aeabi_dcmpgt>:
  406234:	f84d ed08 	str.w	lr, [sp, #-8]!
  406238:	f7ff ffc4 	bl	4061c4 <__aeabi_cdrcmple>
  40623c:	bf34      	ite	cc
  40623e:	2001      	movcc	r0, #1
  406240:	2000      	movcs	r0, #0
  406242:	f85d fb08 	ldr.w	pc, [sp], #8
  406246:	bf00      	nop

00406248 <__aeabi_dcmpun>:
  406248:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  40624c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  406250:	d102      	bne.n	406258 <__aeabi_dcmpun+0x10>
  406252:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  406256:	d10a      	bne.n	40626e <__aeabi_dcmpun+0x26>
  406258:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  40625c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  406260:	d102      	bne.n	406268 <__aeabi_dcmpun+0x20>
  406262:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  406266:	d102      	bne.n	40626e <__aeabi_dcmpun+0x26>
  406268:	f04f 0000 	mov.w	r0, #0
  40626c:	4770      	bx	lr
  40626e:	f04f 0001 	mov.w	r0, #1
  406272:	4770      	bx	lr

00406274 <__aeabi_d2iz>:
  406274:	ea4f 0241 	mov.w	r2, r1, lsl #1
  406278:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  40627c:	d215      	bcs.n	4062aa <__aeabi_d2iz+0x36>
  40627e:	d511      	bpl.n	4062a4 <__aeabi_d2iz+0x30>
  406280:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  406284:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  406288:	d912      	bls.n	4062b0 <__aeabi_d2iz+0x3c>
  40628a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  40628e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  406292:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  406296:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  40629a:	fa23 f002 	lsr.w	r0, r3, r2
  40629e:	bf18      	it	ne
  4062a0:	4240      	negne	r0, r0
  4062a2:	4770      	bx	lr
  4062a4:	f04f 0000 	mov.w	r0, #0
  4062a8:	4770      	bx	lr
  4062aa:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  4062ae:	d105      	bne.n	4062bc <__aeabi_d2iz+0x48>
  4062b0:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  4062b4:	bf08      	it	eq
  4062b6:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  4062ba:	4770      	bx	lr
  4062bc:	f04f 0000 	mov.w	r0, #0
  4062c0:	4770      	bx	lr
  4062c2:	bf00      	nop
  4062c4:	20616c4f 	.word	0x20616c4f
  4062c8:	65636f56 	.word	0x65636f56
  4062cc:	00000000 	.word	0x00000000
  4062d0:	0a207325 	.word	0x0a207325
  4062d4:	00000000 	.word	0x00000000

004062d8 <_global_impure_ptr>:
  4062d8:	20400018 00464e49 00666e69 004e414e     ..@ INF.inf.NAN.
  4062e8:	006e616e 33323130 37363534 42413938     nan.0123456789AB
  4062f8:	46454443 00000000 33323130 37363534     CDEF....01234567
  406308:	62613938 66656463 00000000 6c756e28     89abcdef....(nul
  406318:	0000296c 00000030                       l)..0...

00406320 <blanks.7208>:
  406320:	20202020 20202020 20202020 20202020                     

00406330 <zeroes.7209>:
  406330:	30303030 30303030 30303030 30303030     0000000000000000
  406340:	69666e49 7974696e 00000000 004e614e     Infinity....NaN.

00406350 <__mprec_bigtens>:
  406350:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
  406360:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
  406370:	7f73bf3c 75154fdd                       <.s..O.u

00406378 <__mprec_tens>:
  406378:	00000000 3ff00000 00000000 40240000     .......?......$@
  406388:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
  406398:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
  4063a8:	00000000 412e8480 00000000 416312d0     .......A......cA
  4063b8:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
  4063c8:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
  4063d8:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
  4063e8:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
  4063f8:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
  406408:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
  406418:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
  406428:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
  406438:	79d99db4 44ea7843                       ...yCx.D

00406440 <p05.6040>:
  406440:	00000005 00000019 0000007d 00000043     ........}...C...
  406450:	49534f50 00000058 0000002e              POSIX.......

0040645c <_ctype_>:
  40645c:	20202000 20202020 28282020 20282828     .         ((((( 
  40646c:	20202020 20202020 20202020 20202020                     
  40647c:	10108820 10101010 10101010 10101010      ...............
  40648c:	04040410 04040404 10040404 10101010     ................
  40649c:	41411010 41414141 01010101 01010101     ..AAAAAA........
  4064ac:	01010101 01010101 01010101 10101010     ................
  4064bc:	42421010 42424242 02020202 02020202     ..BBBBBB........
  4064cc:	02020202 02020202 02020202 10101010     ................
  4064dc:	00000020 00000000 00000000 00000000      ...............
	...

00406560 <_init>:
  406560:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  406562:	bf00      	nop
  406564:	bcf8      	pop	{r3, r4, r5, r6, r7}
  406566:	bc08      	pop	{r3}
  406568:	469e      	mov	lr, r3
  40656a:	4770      	bx	lr

0040656c <__init_array_start>:
  40656c:	00403279 	.word	0x00403279

00406570 <__frame_dummy_init_array_entry>:
  406570:	00400165                                e.@.

00406574 <_fini>:
  406574:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  406576:	bf00      	nop
  406578:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40657a:	bc08      	pop	{r3}
  40657c:	469e      	mov	lr, r3
  40657e:	4770      	bx	lr

00406580 <__fini_array_start>:
  406580:	00400141 	.word	0x00400141

Disassembly of section .relocate:

20400000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20400000:	f3bf 8f5f 	dmb	sy
20400004:	3801      	subs	r0, #1
20400006:	d1fb      	bne.n	20400000 <portable_delay_cycles>
20400008:	4770      	bx	lr

2040000a <g_interrupt_enabled>:
2040000a:	0001                                        ..

2040000c <SystemCoreClock>:
2040000c:	0900 003d                                   ..=.

20400010 <_impure_ptr>:
20400010:	0018 2040 0000 0000                         ..@ ....

20400018 <impure_data>:
20400018:	0000 0000 0304 2040 036c 2040 03d4 2040     ......@ l.@ ..@ 
	...
204000c0:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
204000d0:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20400440 <__malloc_av_>:
	...
20400448:	0440 2040 0440 2040 0448 2040 0448 2040     @.@ @.@ H.@ H.@ 
20400458:	0450 2040 0450 2040 0458 2040 0458 2040     P.@ P.@ X.@ X.@ 
20400468:	0460 2040 0460 2040 0468 2040 0468 2040     `.@ `.@ h.@ h.@ 
20400478:	0470 2040 0470 2040 0478 2040 0478 2040     p.@ p.@ x.@ x.@ 
20400488:	0480 2040 0480 2040 0488 2040 0488 2040     ..@ ..@ ..@ ..@ 
20400498:	0490 2040 0490 2040 0498 2040 0498 2040     ..@ ..@ ..@ ..@ 
204004a8:	04a0 2040 04a0 2040 04a8 2040 04a8 2040     ..@ ..@ ..@ ..@ 
204004b8:	04b0 2040 04b0 2040 04b8 2040 04b8 2040     ..@ ..@ ..@ ..@ 
204004c8:	04c0 2040 04c0 2040 04c8 2040 04c8 2040     ..@ ..@ ..@ ..@ 
204004d8:	04d0 2040 04d0 2040 04d8 2040 04d8 2040     ..@ ..@ ..@ ..@ 
204004e8:	04e0 2040 04e0 2040 04e8 2040 04e8 2040     ..@ ..@ ..@ ..@ 
204004f8:	04f0 2040 04f0 2040 04f8 2040 04f8 2040     ..@ ..@ ..@ ..@ 
20400508:	0500 2040 0500 2040 0508 2040 0508 2040     ..@ ..@ ..@ ..@ 
20400518:	0510 2040 0510 2040 0518 2040 0518 2040     ..@ ..@ ..@ ..@ 
20400528:	0520 2040 0520 2040 0528 2040 0528 2040      .@  .@ (.@ (.@ 
20400538:	0530 2040 0530 2040 0538 2040 0538 2040     0.@ 0.@ 8.@ 8.@ 
20400548:	0540 2040 0540 2040 0548 2040 0548 2040     @.@ @.@ H.@ H.@ 
20400558:	0550 2040 0550 2040 0558 2040 0558 2040     P.@ P.@ X.@ X.@ 
20400568:	0560 2040 0560 2040 0568 2040 0568 2040     `.@ `.@ h.@ h.@ 
20400578:	0570 2040 0570 2040 0578 2040 0578 2040     p.@ p.@ x.@ x.@ 
20400588:	0580 2040 0580 2040 0588 2040 0588 2040     ..@ ..@ ..@ ..@ 
20400598:	0590 2040 0590 2040 0598 2040 0598 2040     ..@ ..@ ..@ ..@ 
204005a8:	05a0 2040 05a0 2040 05a8 2040 05a8 2040     ..@ ..@ ..@ ..@ 
204005b8:	05b0 2040 05b0 2040 05b8 2040 05b8 2040     ..@ ..@ ..@ ..@ 
204005c8:	05c0 2040 05c0 2040 05c8 2040 05c8 2040     ..@ ..@ ..@ ..@ 
204005d8:	05d0 2040 05d0 2040 05d8 2040 05d8 2040     ..@ ..@ ..@ ..@ 
204005e8:	05e0 2040 05e0 2040 05e8 2040 05e8 2040     ..@ ..@ ..@ ..@ 
204005f8:	05f0 2040 05f0 2040 05f8 2040 05f8 2040     ..@ ..@ ..@ ..@ 
20400608:	0600 2040 0600 2040 0608 2040 0608 2040     ..@ ..@ ..@ ..@ 
20400618:	0610 2040 0610 2040 0618 2040 0618 2040     ..@ ..@ ..@ ..@ 
20400628:	0620 2040 0620 2040 0628 2040 0628 2040      .@  .@ (.@ (.@ 
20400638:	0630 2040 0630 2040 0638 2040 0638 2040     0.@ 0.@ 8.@ 8.@ 
20400648:	0640 2040 0640 2040 0648 2040 0648 2040     @.@ @.@ H.@ H.@ 
20400658:	0650 2040 0650 2040 0658 2040 0658 2040     P.@ P.@ X.@ X.@ 
20400668:	0660 2040 0660 2040 0668 2040 0668 2040     `.@ `.@ h.@ h.@ 
20400678:	0670 2040 0670 2040 0678 2040 0678 2040     p.@ p.@ x.@ x.@ 
20400688:	0680 2040 0680 2040 0688 2040 0688 2040     ..@ ..@ ..@ ..@ 
20400698:	0690 2040 0690 2040 0698 2040 0698 2040     ..@ ..@ ..@ ..@ 
204006a8:	06a0 2040 06a0 2040 06a8 2040 06a8 2040     ..@ ..@ ..@ ..@ 
204006b8:	06b0 2040 06b0 2040 06b8 2040 06b8 2040     ..@ ..@ ..@ ..@ 
204006c8:	06c0 2040 06c0 2040 06c8 2040 06c8 2040     ..@ ..@ ..@ ..@ 
204006d8:	06d0 2040 06d0 2040 06d8 2040 06d8 2040     ..@ ..@ ..@ ..@ 
204006e8:	06e0 2040 06e0 2040 06e8 2040 06e8 2040     ..@ ..@ ..@ ..@ 
204006f8:	06f0 2040 06f0 2040 06f8 2040 06f8 2040     ..@ ..@ ..@ ..@ 
20400708:	0700 2040 0700 2040 0708 2040 0708 2040     ..@ ..@ ..@ ..@ 
20400718:	0710 2040 0710 2040 0718 2040 0718 2040     ..@ ..@ ..@ ..@ 
20400728:	0720 2040 0720 2040 0728 2040 0728 2040      .@  .@ (.@ (.@ 
20400738:	0730 2040 0730 2040 0738 2040 0738 2040     0.@ 0.@ 8.@ 8.@ 
20400748:	0740 2040 0740 2040 0748 2040 0748 2040     @.@ @.@ H.@ H.@ 
20400758:	0750 2040 0750 2040 0758 2040 0758 2040     P.@ P.@ X.@ X.@ 
20400768:	0760 2040 0760 2040 0768 2040 0768 2040     `.@ `.@ h.@ h.@ 
20400778:	0770 2040 0770 2040 0778 2040 0778 2040     p.@ p.@ x.@ x.@ 
20400788:	0780 2040 0780 2040 0788 2040 0788 2040     ..@ ..@ ..@ ..@ 
20400798:	0790 2040 0790 2040 0798 2040 0798 2040     ..@ ..@ ..@ ..@ 
204007a8:	07a0 2040 07a0 2040 07a8 2040 07a8 2040     ..@ ..@ ..@ ..@ 
204007b8:	07b0 2040 07b0 2040 07b8 2040 07b8 2040     ..@ ..@ ..@ ..@ 
204007c8:	07c0 2040 07c0 2040 07c8 2040 07c8 2040     ..@ ..@ ..@ ..@ 
204007d8:	07d0 2040 07d0 2040 07d8 2040 07d8 2040     ..@ ..@ ..@ ..@ 
204007e8:	07e0 2040 07e0 2040 07e8 2040 07e8 2040     ..@ ..@ ..@ ..@ 
204007f8:	07f0 2040 07f0 2040 07f8 2040 07f8 2040     ..@ ..@ ..@ ..@ 
20400808:	0800 2040 0800 2040 0808 2040 0808 2040     ..@ ..@ ..@ ..@ 
20400818:	0810 2040 0810 2040 0818 2040 0818 2040     ..@ ..@ ..@ ..@ 
20400828:	0820 2040 0820 2040 0828 2040 0828 2040      .@  .@ (.@ (.@ 
20400838:	0830 2040 0830 2040 0838 2040 0838 2040     0.@ 0.@ 8.@ 8.@ 

20400848 <__malloc_sbrk_base>:
20400848:	ffff ffff                                   ....

2040084c <__malloc_trim_threshold>:
2040084c:	0000 0002                                   ....

20400850 <__global_locale>:
20400850:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400870:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400890:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008b0:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008d0:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008f0:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400910:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400930:	5989 0040 5549 0040 0000 0000 645c 0040     .Y@.IU@.....\d@.
20400940:	6458 0040 62fc 0040 62fc 0040 62fc 0040     Xd@..b@..b@..b@.
20400950:	62fc 0040 62fc 0040 62fc 0040 62fc 0040     .b@..b@..b@..b@.
20400960:	62fc 0040 62fc 0040 ffff ffff ffff ffff     .b@..b@.........
20400970:	ffff ffff ffff 0000 0001 5341 4943 0049     ..........ASCII.
	...
20400998:	0000 5341 4943 0049 0000 0000 0000 0000     ..ASCII.........
	...
