#-----------------------------------------------------------
# xsim v2025.1 (64-bit)
# SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
# IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
# SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
# Start of session at: Tue Jan 20 15:01:25 2026
# Process ID         : 41132
# Current directory  : C:/College/projects/Risc-V-32BIT-Dual-Core
# Command line       : xsim.exe -mode tcl -source {xsim.dir/top_dual_sim/xsim_script.tcl}
# Log file           : C:/College/projects/Risc-V-32BIT-Dual-Core/xsim.log
# Journal file       : C:/College/projects/Risc-V-32BIT-Dual-Core\xsim.jou
# Running On         : omenmax
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26200
# Processor Detail   : Intel(R) Core(TM) Ultra 7 255HX
# CPU Frequency      : 2880 MHz
# CPU Physical cores : 20
# CPU Logical cores  : 20
# Host memory        : 33737 MB
# Swap memory        : 42949 MB
# Total Virtual      : 76687 MB
# Available Virtual  : 47321 MB
#-----------------------------------------------------------
source xsim.dir/top_dual_sim/xsim_script.tcl
# xsim {top_dual_sim} -autoloadwcfg -runall
Time resolution is 1 ps
run -all

==== Starting Dual-Core RISC-V Simulation ====

[CORE0] IF Stage - PC: 00000000, Instruction: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
ID Stage - Unknown: 00000000000000000000000000000000
[CORE1] IF Stage - PC: 00000000, Instruction: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
ID Stage - Unknown: 00000000000000000000000000000000
[CORE0] IF Stage - PC: 00000000, Instruction: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
ID Stage - Unknown: 00000000000000000000000000000000
[CORE1] IF Stage - PC: 00000000, Instruction: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
ID Stage - Unknown: 00000000000000000000000000000000
[CORE0] IF Stage - PC: 00000000, Instruction: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
ID Stage - Unknown: 00000000000000000000000000000000
[CORE1] IF Stage - PC: 00000000, Instruction: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
ID Stage - Unknown: 00000000000000000000000000000000
Reset released at time 20000
[CORE0] IF Stage - PC: 00000004, Instruction: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
ID Stage - Unknown: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
EX Stage - ALU: 00000000 = 00000000 op 00000000 | RD: x0 | Ctrl: RegWr=0 MemRd=0 MemWr=0
[CORE1] IF Stage - PC: 00000004, Instruction: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
ID Stage - Unknown: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
EX Stage - ALU: 00000000 = 00000000 op 00000000 | RD: x0 | Ctrl: RegWr=0 MemRd=0 MemWr=0
[CORE0] IF Stage - PC: 00000008, Instruction: 00000000000100000000001100010011
ID Stage - Unknown: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
EX Stage - ALU: 00000000 = 00000000 op 00000000 | RD: x0 | Ctrl: RegWr=0 MemRd=0 MemWr=0
[CORE1] IF Stage - PC: 00000008, Instruction: 00000000010100000000011000010011
ID Stage - Unknown: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
EX Stage - ALU: 00000000 = 00000000 op 00000000 | RD: x0 | Ctrl: RegWr=0 MemRd=0 MemWr=0
[CORE0] IF Stage - PC: 0000000c, Instruction: 00000000001000000000001110010011
ID Stage - Unknown: 00000000000100000000001100010011
EX Stage - ALU: 00000000 = 00000000 op 00000000 | RD: x0 | Ctrl: RegWr=1 MemRd=0 MemWr=0
[CORE1] IF Stage - PC: 0000000c, Instruction: 00000000011000000000011010010011
ID Stage - Unknown: 00000000010100000000011000010011
EX Stage - ALU: 00000000 = 00000000 op 00000000 | RD: x0 | Ctrl: RegWr=1 MemRd=0 MemWr=0
[CORE0] IF Stage - PC: 00000010, Instruction: 00000000011001100000010000110011
ID Stage - I-type: 00000000001000000000001110010011
EX Stage - ALU: xxxxxxxx = xxxxxxxx op 00000001 | RD: x6 | Ctrl: RegWr=1 MemRd=0 MemWr=0
[CORE1] IF Stage - PC: 00000010, Instruction: 00000000110101100000011100110011
ID Stage - I-type: 00000000011000000000011010010011
EX Stage - ALU: xxxxxxxx = xxxxxxxx op 00000005 | RD: x12 | Ctrl: RegWr=1 MemRd=0 MemWr=0
[CORE0] IF Stage - PC: 00000014, Instruction: 00000000100001000000010010110011
ID Stage - I-type: 00000000011001100000010000110011
EX Stage - ALU: 00000000 = 00000000 op 00000000 | RD: x7 | Ctrl: RegWr=1 MemRd=0 MemWr=0
[CORE1] IF Stage - PC: 00000014, Instruction: 01000000110101110000011110110011
ID Stage - I-type: 00000000110101100000011100110011
EX Stage - ALU: 00000000 = 00000000 op 00000000 | RD: x13 | Ctrl: RegWr=1 MemRd=0 MemWr=0
[CORE0] IF Stage - PC: 00000018, Instruction: 00000000001100000000010100010011
ID Stage - R-type: 00000000100001000000010010110011
EX Stage - ALU: 00000000 = 00000000 op 00000000 | RD: x8 | Ctrl: RegWr=1 MemRd=0 MemWr=0
[CORE1] IF Stage - PC: 00000018, Instruction: 00000000100000000000100000010011
ID Stage - R-type: 01000000110101110000011110110011
EX Stage - ALU: 00000000 = 00000000 op 00000000 | RD: x14 | Ctrl: RegWr=1 MemRd=0 MemWr=0
[CORE0] IF Stage - PC: 0000001c, Instruction: 00000000101001010000010110110011
ID Stage - R-type: 00000000001100000000010100010011
EX Stage - ALU: 00000002 = 00000000 op 00000002 | RD: x9 | Ctrl: RegWr=1 MemRd=0 MemWr=0
WB Stage - Write: x7 <= 00000000 (from ALU)
[CORE1] IF Stage - PC: 0000001c, Instruction: 00000001000010000000100010110011
ID Stage - R-type: 00000000100000000000100000010011
EX Stage - ALU: 00000006 = 00000000 op 00000006 | RD: x15 | Ctrl: RegWr=1 MemRd=0 MemWr=0
WB Stage - Write: x13 <= 00000000 (from ALU)
[CORE0] IF Stage - PC: 00000020, Instruction: 11111110000000000000000001101111
ID Stage - I-type: 00000000101001010000010110110011
EX Stage - ALU: 00000000 = 00000000 op 00000000 | RD: x10 | Ctrl: RegWr=1 MemRd=0 MemWr=0
WB Stage - Write: x8 <= 00000000 (from ALU)
[CORE1] IF Stage - PC: 00000020, Instruction: 11111110000000000000000001101111
ID Stage - I-type: 00000001000010000000100010110011
EX Stage - ALU: 00000000 = 00000000 op 00000000 | RD: x16 | Ctrl: RegWr=1 MemRd=0 MemWr=0
WB Stage - Write: x14 <= 00000000 (from ALU)
[CORE0] IF Stage - PC: 00000024, Instruction: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
ID Stage - R-type: 11111110000000000000000001101111
EX Stage - ALU: 00000000 = 00000000 op 00000000 | RD: x11 | Ctrl: RegWr=1 MemRd=0 MemWr=0
WB Stage - Write: x9 <= 00000002 (from ALU)
[CORE1] IF Stage - PC: 00000024, Instruction: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
ID Stage - R-type: 11111110000000000000000001101111
EX Stage - ALU: 00000000 = 00000000 op 00000000 | RD: x17 | Ctrl: RegWr=1 MemRd=0 MemWr=0
WB Stage - Write: x15 <= 00000006 (from ALU)
[CORE0] IF Stage - PC: 0000001f, Instruction: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
EX Stage - ALU: 00000000 = 00000000 op 00000000 | RD: x0 | Ctrl: RegWr=0 MemRd=0 MemWr=0
WB Stage - Write: x10 <= 00000000 (from ALU)
[CORE1] IF Stage - PC: 00000024, Instruction: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
EX Stage - ALU: 00000000 = 00000000 op 00000000 | RD: x0 | Ctrl: RegWr=0 MemRd=0 MemWr=0
WB Stage - Write: x16 <= 00000000 (from ALU)
[CORE0] IF Stage - PC: 00000023, Instruction: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
ID Stage - Unknown: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
EX Stage - ALU: 00000000 = 00000000 op 00000000 | RD: x0 | Ctrl: RegWr=0 MemRd=0 MemWr=0
WB Stage - Write: x11 <= 00000000 (from ALU)
[CORE1] IF Stage - PC: 00000028, Instruction: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
ID Stage - Unknown: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
EX Stage - ALU: 00000000 = 00000000 op 00000000 | RD: x0 | Ctrl: RegWr=0 MemRd=0 MemWr=0
WB Stage - Write: x17 <= 00000000 (from ALU)
[CORE0] IF Stage - PC: 00000027, Instruction: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
ID Stage - Unknown: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
EX Stage - ALU: 00000000 = 00000000 op 00000000 | RD: x0 | Ctrl: RegWr=0 MemRd=0 MemWr=0
WB Stage - Write: x0 <= 00000000 (from ALU)
[CORE1] IF Stage - PC: 0000002c, Instruction: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
ID Stage - Unknown: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
EX Stage - ALU: 00000000 = 00000000 op 00000000 | RD: x0 | Ctrl: RegWr=0 MemRd=0 MemWr=0
WB Stage - Write: x0 <= 00000000 (from ALU)
[CORE0] IF Stage - PC: 0000002b, Instruction: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
ID Stage - Unknown: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
EX Stage - ALU: 00000000 = 00000000 op 00000000 | RD: x0 | Ctrl: RegWr=0 MemRd=0 MemWr=0
[CORE1] IF Stage - PC: 00000030, Instruction: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
ID Stage - Unknown: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
EX Stage - ALU: 00000000 = 00000000 op 00000000 | RD: x0 | Ctrl: RegWr=0 MemRd=0 MemWr=0
[CORE0] IF Stage - PC: 0000002f, Instruction: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
ID Stage - Unknown: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
EX Stage - ALU: 00000000 = 00000000 op 00000000 | RD: x0 | Ctrl: RegWr=0 MemRd=0 MemWr=0
[CORE1] IF Stage - PC: 00000034, Instruction: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
ID Stage - Unknown: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
EX Stage - ALU: 00000000 = 00000000 op 00000000 | RD: x0 | Ctrl: RegWr=0 MemRd=0 MemWr=0
[CORE0] IF Stage - PC: 00000033, Instruction: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
ID Stage - Unknown: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
EX Stage - ALU: 00000000 = 00000000 op 00000000 | RD: x0 | Ctrl: RegWr=0 MemRd=0 MemWr=0
[CORE1] IF Stage - PC: 00000038, Instruction: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
ID Stage - Unknown: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
EX Stage - ALU: 00000000 = 00000000 op 00000000 | RD: x0 | Ctrl: RegWr=0 MemRd=0 MemWr=0
[CORE0] IF Stage - PC: 00000037, Instruction: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
ID Stage - Unknown: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
EX Stage - ALU: 00000000 = 00000000 op 00000000 | RD: x0 | Ctrl: RegWr=0 MemRd=0 MemWr=0
[CORE1] IF Stage - PC: 0000003c, Instruction: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
ID Stage - Unknown: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
EX Stage - ALU: 00000000 = 00000000 op 00000000 | RD: x0 | Ctrl: RegWr=0 MemRd=0 MemWr=0
[CORE0] IF Stage - PC: 0000003b, Instruction: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
ID Stage - Unknown: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
EX Stage - ALU: 00000000 = 00000000 op 00000000 | RD: x0 | Ctrl: RegWr=0 MemRd=0 MemWr=0
[CORE1] IF Stage - PC: 00000040, Instruction: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
ID Stage - Unknown: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
EX Stage - ALU: 00000000 = 00000000 op 00000000 | RD: x0 | Ctrl: RegWr=0 MemRd=0 MemWr=0
[CORE0] IF Stage - PC: 0000003f, Instruction: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
ID Stage - Unknown: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
EX Stage - ALU: 00000000 = 00000000 op 00000000 | RD: x0 | Ctrl: RegWr=0 MemRd=0 MemWr=0
[CORE1] IF Stage - PC: 00000044, Instruction: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
ID Stage - Unknown: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
EX Stage - ALU: 00000000 = 00000000 op 00000000 | RD: x0 | Ctrl: RegWr=0 MemRd=0 MemWr=0
[CORE0] IF Stage - PC: 00000043, Instruction: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
ID Stage - Unknown: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
EX Stage - ALU: 00000000 = 00000000 op 00000000 | RD: x0 | Ctrl: RegWr=0 MemRd=0 MemWr=0
[CORE1] IF Stage - PC: 00000048, Instruction: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
ID Stage - Unknown: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
EX Stage - ALU: 00000000 = 00000000 op 00000000 | RD: x0 | Ctrl: RegWr=0 MemRd=0 MemWr=0
[CORE0] IF Stage - PC: 00000047, Instruction: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
ID Stage - Unknown: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
EX Stage - ALU: 00000000 = 00000000 op 00000000 | RD: x0 | Ctrl: RegWr=0 MemRd=0 MemWr=0
[CORE1] IF Stage - PC: 0000004c, Instruction: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
ID Stage - Unknown: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
EX Stage - ALU: 00000000 = 00000000 op 00000000 | RD: x0 | Ctrl: RegWr=0 MemRd=0 MemWr=0
[CORE0] IF Stage - PC: 0000004b, Instruction: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
ID Stage - Unknown: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
EX Stage - ALU: 00000000 = 00000000 op 00000000 | RD: x0 | Ctrl: RegWr=0 MemRd=0 MemWr=0
[CORE1] IF Stage - PC: 00000050, Instruction: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
ID Stage - Unknown: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
EX Stage - ALU: 00000000 = 00000000 op 00000000 | RD: x0 | Ctrl: RegWr=0 MemRd=0 MemWr=0
[CORE0] IF Stage - PC: 0000004f, Instruction: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
ID Stage - Unknown: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
EX Stage - ALU: 00000000 = 00000000 op 00000000 | RD: x0 | Ctrl: RegWr=0 MemRd=0 MemWr=0
[CORE1] IF Stage - PC: 00000054, Instruction: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
ID Stage - Unknown: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
EX Stage - ALU: 00000000 = 00000000 op 00000000 | RD: x0 | Ctrl: RegWr=0 MemRd=0 MemWr=0
[CORE0] IF Stage - PC: 00000053, Instruction: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
ID Stage - Unknown: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
EX Stage - ALU: 00000000 = 00000000 op 00000000 | RD: x0 | Ctrl: RegWr=0 MemRd=0 MemWr=0
[CORE1] IF Stage - PC: 00000058, Instruction: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
ID Stage - Unknown: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
EX Stage - ALU: 00000000 = 00000000 op 00000000 | RD: x0 | Ctrl: RegWr=0 MemRd=0 MemWr=0
[CORE0] IF Stage - PC: 00000057, Instruction: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
ID Stage - Unknown: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
EX Stage - ALU: 00000000 = 00000000 op 00000000 | RD: x0 | Ctrl: RegWr=0 MemRd=0 MemWr=0
[CORE1] IF Stage - PC: 0000005c, Instruction: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
ID Stage - Unknown: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
EX Stage - ALU: 00000000 = 00000000 op 00000000 | RD: x0 | Ctrl: RegWr=0 MemRd=0 MemWr=0
[CORE0] IF Stage - PC: 0000005b, Instruction: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
ID Stage - Unknown: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
EX Stage - ALU: 00000000 = 00000000 op 00000000 | RD: x0 | Ctrl: RegWr=0 MemRd=0 MemWr=0
[CORE1] IF Stage - PC: 00000060, Instruction: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
ID Stage - Unknown: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
EX Stage - ALU: 00000000 = 00000000 op 00000000 | RD: x0 | Ctrl: RegWr=0 MemRd=0 MemWr=0
[CORE0] IF Stage - PC: 0000005f, Instruction: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
ID Stage - Unknown: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
EX Stage - ALU: 00000000 = 00000000 op 00000000 | RD: x0 | Ctrl: RegWr=0 MemRd=0 MemWr=0
[CORE1] IF Stage - PC: 00000064, Instruction: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
ID Stage - Unknown: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
EX Stage - ALU: 00000000 = 00000000 op 00000000 | RD: x0 | Ctrl: RegWr=0 MemRd=0 MemWr=0
[CORE0] IF Stage - PC: 00000063, Instruction: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
ID Stage - Unknown: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
EX Stage - ALU: 00000000 = 00000000 op 00000000 | RD: x0 | Ctrl: RegWr=0 MemRd=0 MemWr=0
[CORE1] IF Stage - PC: 00000068, Instruction: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
ID Stage - Unknown: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
EX Stage - ALU: 00000000 = 00000000 op 00000000 | RD: x0 | Ctrl: RegWr=0 MemRd=0 MemWr=0
[CORE0] IF Stage - PC: 00000067, Instruction: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
ID Stage - Unknown: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
EX Stage - ALU: 00000000 = 00000000 op 00000000 | RD: x0 | Ctrl: RegWr=0 MemRd=0 MemWr=0
[CORE1] IF Stage - PC: 0000006c, Instruction: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
ID Stage - Unknown: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
EX Stage - ALU: 00000000 = 00000000 op 00000000 | RD: x0 | Ctrl: RegWr=0 MemRd=0 MemWr=0
[CORE0] IF Stage - PC: 0000006b, Instruction: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
ID Stage - Unknown: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
EX Stage - ALU: 00000000 = 00000000 op 00000000 | RD: x0 | Ctrl: RegWr=0 MemRd=0 MemWr=0
[CORE1] IF Stage - PC: 00000070, Instruction: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
ID Stage - Unknown: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
EX Stage - ALU: 00000000 = 00000000 op 00000000 | RD: x0 | Ctrl: RegWr=0 MemRd=0 MemWr=0
[CORE0] IF Stage - PC: 0000006f, Instruction: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
ID Stage - Unknown: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
EX Stage - ALU: 00000000 = 00000000 op 00000000 | RD: x0 | Ctrl: RegWr=0 MemRd=0 MemWr=0
[CORE1] IF Stage - PC: 00000074, Instruction: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
ID Stage - Unknown: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
EX Stage - ALU: 00000000 = 00000000 op 00000000 | RD: x0 | Ctrl: RegWr=0 MemRd=0 MemWr=0
[CORE0] IF Stage - PC: 00000073, Instruction: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
ID Stage - Unknown: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
EX Stage - ALU: 00000000 = 00000000 op 00000000 | RD: x0 | Ctrl: RegWr=0 MemRd=0 MemWr=0
[CORE1] IF Stage - PC: 00000078, Instruction: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
ID Stage - Unknown: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
EX Stage - ALU: 00000000 = 00000000 op 00000000 | RD: x0 | Ctrl: RegWr=0 MemRd=0 MemWr=0
[CORE0] IF Stage - PC: 00000077, Instruction: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
ID Stage - Unknown: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
EX Stage - ALU: 00000000 = 00000000 op 00000000 | RD: x0 | Ctrl: RegWr=0 MemRd=0 MemWr=0
[CORE1] IF Stage - PC: 0000007c, Instruction: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
ID Stage - Unknown: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
EX Stage - ALU: 00000000 = 00000000 op 00000000 | RD: x0 | Ctrl: RegWr=0 MemRd=0 MemWr=0
[CORE0] IF Stage - PC: 0000007b, Instruction: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
ID Stage - Unknown: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
EX Stage - ALU: 00000000 = 00000000 op 00000000 | RD: x0 | Ctrl: RegWr=0 MemRd=0 MemWr=0
[CORE1] IF Stage - PC: 00000080, Instruction: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
ID Stage - Unknown: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
EX Stage - ALU: 00000000 = 00000000 op 00000000 | RD: x0 | Ctrl: RegWr=0 MemRd=0 MemWr=0
[CORE0] IF Stage - PC: 0000007f, Instruction: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
ID Stage - Unknown: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
EX Stage - ALU: 00000000 = 00000000 op 00000000 | RD: x0 | Ctrl: RegWr=0 MemRd=0 MemWr=0
[CORE1] IF Stage - PC: 00000084, Instruction: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
ID Stage - Unknown: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
EX Stage - ALU: 00000000 = 00000000 op 00000000 | RD: x0 | Ctrl: RegWr=0 MemRd=0 MemWr=0
[CORE0] IF Stage - PC: 00000083, Instruction: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
ID Stage - Unknown: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
EX Stage - ALU: 00000000 = 00000000 op 00000000 | RD: x0 | Ctrl: RegWr=0 MemRd=0 MemWr=0
[CORE1] IF Stage - PC: 00000088, Instruction: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
ID Stage - Unknown: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
EX Stage - ALU: 00000000 = 00000000 op 00000000 | RD: x0 | Ctrl: RegWr=0 MemRd=0 MemWr=0
[CORE0] IF Stage - PC: 00000087, Instruction: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
ID Stage - Unknown: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
EX Stage - ALU: 00000000 = 00000000 op 00000000 | RD: x0 | Ctrl: RegWr=0 MemRd=0 MemWr=0
[CORE1] IF Stage - PC: 0000008c, Instruction: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
ID Stage - Unknown: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
EX Stage - ALU: 00000000 = 00000000 op 00000000 | RD: x0 | Ctrl: RegWr=0 MemRd=0 MemWr=0
[CORE0] IF Stage - PC: 0000008b, Instruction: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
ID Stage - Unknown: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
EX Stage - ALU: 00000000 = 00000000 op 00000000 | RD: x0 | Ctrl: RegWr=0 MemRd=0 MemWr=0
[CORE1] IF Stage - PC: 00000090, Instruction: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
ID Stage - Unknown: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
EX Stage - ALU: 00000000 = 00000000 op 00000000 | RD: x0 | Ctrl: RegWr=0 MemRd=0 MemWr=0
[CORE0] IF Stage - PC: 0000008f, Instruction: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
ID Stage - Unknown: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
EX Stage - ALU: 00000000 = 00000000 op 00000000 | RD: x0 | Ctrl: RegWr=0 MemRd=0 MemWr=0
[CORE1] IF Stage - PC: 00000094, Instruction: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
ID Stage - Unknown: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
EX Stage - ALU: 00000000 = 00000000 op 00000000 | RD: x0 | Ctrl: RegWr=0 MemRd=0 MemWr=0
[CORE0] IF Stage - PC: 00000093, Instruction: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
ID Stage - Unknown: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
EX Stage - ALU: 00000000 = 00000000 op 00000000 | RD: x0 | Ctrl: RegWr=0 MemRd=0 MemWr=0
[CORE1] IF Stage - PC: 00000098, Instruction: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
ID Stage - Unknown: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
EX Stage - ALU: 00000000 = 00000000 op 00000000 | RD: x0 | Ctrl: RegWr=0 MemRd=0 MemWr=0
[CORE0] IF Stage - PC: 00000097, Instruction: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
ID Stage - Unknown: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
EX Stage - ALU: 00000000 = 00000000 op 00000000 | RD: x0 | Ctrl: RegWr=0 MemRd=0 MemWr=0
[CORE1] IF Stage - PC: 0000009c, Instruction: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
ID Stage - Unknown: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
EX Stage - ALU: 00000000 = 00000000 op 00000000 | RD: x0 | Ctrl: RegWr=0 MemRd=0 MemWr=0
[CORE0] IF Stage - PC: 0000009b, Instruction: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
ID Stage - Unknown: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
EX Stage - ALU: 00000000 = 00000000 op 00000000 | RD: x0 | Ctrl: RegWr=0 MemRd=0 MemWr=0
[CORE1] IF Stage - PC: 000000a0, Instruction: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
ID Stage - Unknown: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
EX Stage - ALU: 00000000 = 00000000 op 00000000 | RD: x0 | Ctrl: RegWr=0 MemRd=0 MemWr=0
[CORE0] IF Stage - PC: 0000009f, Instruction: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
ID Stage - Unknown: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
EX Stage - ALU: 00000000 = 00000000 op 00000000 | RD: x0 | Ctrl: RegWr=0 MemRd=0 MemWr=0
[CORE1] IF Stage - PC: 000000a4, Instruction: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
ID Stage - Unknown: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
EX Stage - ALU: 00000000 = 00000000 op 00000000 | RD: x0 | Ctrl: RegWr=0 MemRd=0 MemWr=0
[CORE0] IF Stage - PC: 000000a3, Instruction: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
ID Stage - Unknown: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
EX Stage - ALU: 00000000 = 00000000 op 00000000 | RD: x0 | Ctrl: RegWr=0 MemRd=0 MemWr=0
[CORE1] IF Stage - PC: 000000a8, Instruction: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
ID Stage - Unknown: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
EX Stage - ALU: 00000000 = 00000000 op 00000000 | RD: x0 | Ctrl: RegWr=0 MemRd=0 MemWr=0
[CORE0] IF Stage - PC: 000000a7, Instruction: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
ID Stage - Unknown: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
EX Stage - ALU: 00000000 = 00000000 op 00000000 | RD: x0 | Ctrl: RegWr=0 MemRd=0 MemWr=0
[CORE1] IF Stage - PC: 000000ac, Instruction: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
ID Stage - Unknown: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
EX Stage - ALU: 00000000 = 00000000 op 00000000 | RD: x0 | Ctrl: RegWr=0 MemRd=0 MemWr=0
[CORE0] IF Stage - PC: 000000ab, Instruction: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
ID Stage - Unknown: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
EX Stage - ALU: 00000000 = 00000000 op 00000000 | RD: x0 | Ctrl: RegWr=0 MemRd=0 MemWr=0
[CORE1] IF Stage - PC: 000000b0, Instruction: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
ID Stage - Unknown: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
EX Stage - ALU: 00000000 = 00000000 op 00000000 | RD: x0 | Ctrl: RegWr=0 MemRd=0 MemWr=0
[CORE0] IF Stage - PC: 000000af, Instruction: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
ID Stage - Unknown: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
EX Stage - ALU: 00000000 = 00000000 op 00000000 | RD: x0 | Ctrl: RegWr=0 MemRd=0 MemWr=0
[CORE1] IF Stage - PC: 000000b4, Instruction: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
ID Stage - Unknown: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
EX Stage - ALU: 00000000 = 00000000 op 00000000 | RD: x0 | Ctrl: RegWr=0 MemRd=0 MemWr=0
[CORE0] IF Stage - PC: 000000b3, Instruction: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
ID Stage - Unknown: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
EX Stage - ALU: 00000000 = 00000000 op 00000000 | RD: x0 | Ctrl: RegWr=0 MemRd=0 MemWr=0
[CORE1] IF Stage - PC: 000000b8, Instruction: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
ID Stage - Unknown: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
EX Stage - ALU: 00000000 = 00000000 op 00000000 | RD: x0 | Ctrl: RegWr=0 MemRd=0 MemWr=0
[CORE0] IF Stage - PC: 000000b7, Instruction: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
ID Stage - Unknown: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
EX Stage - ALU: 00000000 = 00000000 op 00000000 | RD: x0 | Ctrl: RegWr=0 MemRd=0 MemWr=0
[CORE1] IF Stage - PC: 000000bc, Instruction: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
ID Stage - Unknown: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
EX Stage - ALU: 00000000 = 00000000 op 00000000 | RD: x0 | Ctrl: RegWr=0 MemRd=0 MemWr=0
[CORE0] IF Stage - PC: 000000bb, Instruction: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
ID Stage - Unknown: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
EX Stage - ALU: 00000000 = 00000000 op 00000000 | RD: x0 | Ctrl: RegWr=0 MemRd=0 MemWr=0
[CORE1] IF Stage - PC: 000000c0, Instruction: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
ID Stage - Unknown: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
EX Stage - ALU: 00000000 = 00000000 op 00000000 | RD: x0 | Ctrl: RegWr=0 MemRd=0 MemWr=0
[CORE0] IF Stage - PC: 000000bf, Instruction: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
ID Stage - Unknown: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
EX Stage - ALU: 00000000 = 00000000 op 00000000 | RD: x0 | Ctrl: RegWr=0 MemRd=0 MemWr=0
[CORE1] IF Stage - PC: 000000c4, Instruction: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
ID Stage - Unknown: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
EX Stage - ALU: 00000000 = 00000000 op 00000000 | RD: x0 | Ctrl: RegWr=0 MemRd=0 MemWr=0

==== Simulation finished at time 520000 ====
$finish called at time : 520 ns : File "C:/College/projects/Risc-V-32BIT-Dual-Core/top_dual.sv" Line 22
exit
INFO: [Common 17-206] Exiting xsim at Tue Jan 20 15:01:29 2026...
