

================================================================
== Vitis HLS Report for 'Bert_layer_Pipeline_l_S_i_j_0_i15_l_j11'
================================================================
* Date:           Mon Sep  4 23:44:24 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     9224|     9224|  92.240 us|  92.240 us|  9224|  9224|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_S_i_j_0_i15_l_j11  |     9222|     9222|         8|          1|          1|  9216|       yes|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.77>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%j11 = alloca i32 1"   --->   Operation 11 'alloca' 'j11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i15 = alloca i32 1"   --->   Operation 12 'alloca' 'i15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%indvar_flatten55 = alloca i32 1"   --->   Operation 13 'alloca' 'indvar_flatten55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln0 = store i14 0, i14 %indvar_flatten55"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %i15"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (1.58ns)   --->   "%store_ln0 = store i10 0, i10 %j11"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i81"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten55_load = load i14 %indvar_flatten55" [bert_layer.cpp:344]   --->   Operation 18 'load' 'indvar_flatten55_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (2.20ns)   --->   "%icmp_ln344 = icmp_eq  i14 %indvar_flatten55_load, i14 9216" [bert_layer.cpp:344]   --->   Operation 19 'icmp' 'icmp_ln344' <Predicate = true> <Delay = 2.20> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (1.81ns)   --->   "%add_ln344_1 = add i14 %indvar_flatten55_load, i14 1" [bert_layer.cpp:344]   --->   Operation 20 'add' 'add_ln344_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln344 = br i1 %icmp_ln344, void %for.inc15.i84, void %_Z10Res_layer1PA768_fS0_S0_.exit.exitStub" [bert_layer.cpp:344]   --->   Operation 21 'br' 'br_ln344' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%j11_load = load i10 %j11" [bert_layer.cpp:345]   --->   Operation 22 'load' 'j11_load' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.77ns)   --->   "%icmp_ln345 = icmp_eq  i10 %j11_load, i10 768" [bert_layer.cpp:345]   --->   Operation 23 'icmp' 'icmp_ln345' <Predicate = (!icmp_ln344)> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.68ns)   --->   "%select_ln344 = select i1 %icmp_ln345, i10 0, i10 %j11_load" [bert_layer.cpp:344]   --->   Operation 24 'select' 'select_ln344' <Predicate = (!icmp_ln344)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln345 = zext i10 %select_ln344" [bert_layer.cpp:345]   --->   Operation 25 'zext' 'zext_ln345' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%v236_addr = getelementptr i32 %v236, i64 0, i64 %zext_ln345" [bert_layer.cpp:347]   --->   Operation 26 'getelementptr' 'v236_addr' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%v236_1_addr = getelementptr i32 %v236_1, i64 0, i64 %zext_ln345" [bert_layer.cpp:347]   --->   Operation 27 'getelementptr' 'v236_1_addr' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%v236_2_addr = getelementptr i32 %v236_2, i64 0, i64 %zext_ln345" [bert_layer.cpp:347]   --->   Operation 28 'getelementptr' 'v236_2_addr' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%v236_3_addr = getelementptr i32 %v236_3, i64 0, i64 %zext_ln345" [bert_layer.cpp:347]   --->   Operation 29 'getelementptr' 'v236_3_addr' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%v236_4_addr = getelementptr i32 %v236_4, i64 0, i64 %zext_ln345" [bert_layer.cpp:347]   --->   Operation 30 'getelementptr' 'v236_4_addr' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%v236_5_addr = getelementptr i32 %v236_5, i64 0, i64 %zext_ln345" [bert_layer.cpp:347]   --->   Operation 31 'getelementptr' 'v236_5_addr' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%v236_6_addr = getelementptr i32 %v236_6, i64 0, i64 %zext_ln345" [bert_layer.cpp:347]   --->   Operation 32 'getelementptr' 'v236_6_addr' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%v236_7_addr = getelementptr i32 %v236_7, i64 0, i64 %zext_ln345" [bert_layer.cpp:347]   --->   Operation 33 'getelementptr' 'v236_7_addr' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%v236_8_addr = getelementptr i32 %v236_8, i64 0, i64 %zext_ln345" [bert_layer.cpp:347]   --->   Operation 34 'getelementptr' 'v236_8_addr' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%v236_9_addr = getelementptr i32 %v236_9, i64 0, i64 %zext_ln345" [bert_layer.cpp:347]   --->   Operation 35 'getelementptr' 'v236_9_addr' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%v236_10_addr = getelementptr i32 %v236_10, i64 0, i64 %zext_ln345" [bert_layer.cpp:347]   --->   Operation 36 'getelementptr' 'v236_10_addr' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%v236_11_addr = getelementptr i32 %v236_11, i64 0, i64 %zext_ln345" [bert_layer.cpp:347]   --->   Operation 37 'getelementptr' 'v236_11_addr' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_1 : Operation 38 [2/2] (3.25ns)   --->   "%v236_load = load i10 %v236_addr" [bert_layer.cpp:347]   --->   Operation 38 'load' 'v236_load' <Predicate = (!icmp_ln344)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 39 [2/2] (3.25ns)   --->   "%v236_1_load = load i10 %v236_1_addr" [bert_layer.cpp:347]   --->   Operation 39 'load' 'v236_1_load' <Predicate = (!icmp_ln344)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 40 [2/2] (3.25ns)   --->   "%v236_2_load = load i10 %v236_2_addr" [bert_layer.cpp:347]   --->   Operation 40 'load' 'v236_2_load' <Predicate = (!icmp_ln344)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 41 [2/2] (3.25ns)   --->   "%v236_3_load = load i10 %v236_3_addr" [bert_layer.cpp:347]   --->   Operation 41 'load' 'v236_3_load' <Predicate = (!icmp_ln344)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 42 [2/2] (3.25ns)   --->   "%v236_4_load = load i10 %v236_4_addr" [bert_layer.cpp:347]   --->   Operation 42 'load' 'v236_4_load' <Predicate = (!icmp_ln344)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 43 [2/2] (3.25ns)   --->   "%v236_5_load = load i10 %v236_5_addr" [bert_layer.cpp:347]   --->   Operation 43 'load' 'v236_5_load' <Predicate = (!icmp_ln344)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 44 [2/2] (3.25ns)   --->   "%v236_6_load = load i10 %v236_6_addr" [bert_layer.cpp:347]   --->   Operation 44 'load' 'v236_6_load' <Predicate = (!icmp_ln344)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 45 [2/2] (3.25ns)   --->   "%v236_7_load = load i10 %v236_7_addr" [bert_layer.cpp:347]   --->   Operation 45 'load' 'v236_7_load' <Predicate = (!icmp_ln344)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 46 [2/2] (3.25ns)   --->   "%v236_8_load = load i10 %v236_8_addr" [bert_layer.cpp:347]   --->   Operation 46 'load' 'v236_8_load' <Predicate = (!icmp_ln344)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 47 [2/2] (3.25ns)   --->   "%v236_9_load = load i10 %v236_9_addr" [bert_layer.cpp:347]   --->   Operation 47 'load' 'v236_9_load' <Predicate = (!icmp_ln344)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 48 [2/2] (3.25ns)   --->   "%v236_10_load = load i10 %v236_10_addr" [bert_layer.cpp:347]   --->   Operation 48 'load' 'v236_10_load' <Predicate = (!icmp_ln344)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 49 [2/2] (3.25ns)   --->   "%v236_11_load = load i10 %v236_11_addr" [bert_layer.cpp:347]   --->   Operation 49 'load' 'v236_11_load' <Predicate = (!icmp_ln344)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%v233_addr = getelementptr i32 %v233, i64 0, i64 %zext_ln345" [bert_layer.cpp:348]   --->   Operation 50 'getelementptr' 'v233_addr' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%v233_1_addr = getelementptr i32 %v233_1, i64 0, i64 %zext_ln345" [bert_layer.cpp:348]   --->   Operation 51 'getelementptr' 'v233_1_addr' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%v233_2_addr = getelementptr i32 %v233_2, i64 0, i64 %zext_ln345" [bert_layer.cpp:348]   --->   Operation 52 'getelementptr' 'v233_2_addr' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%v233_3_addr = getelementptr i32 %v233_3, i64 0, i64 %zext_ln345" [bert_layer.cpp:348]   --->   Operation 53 'getelementptr' 'v233_3_addr' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%v233_4_addr = getelementptr i32 %v233_4, i64 0, i64 %zext_ln345" [bert_layer.cpp:348]   --->   Operation 54 'getelementptr' 'v233_4_addr' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%v233_5_addr = getelementptr i32 %v233_5, i64 0, i64 %zext_ln345" [bert_layer.cpp:348]   --->   Operation 55 'getelementptr' 'v233_5_addr' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%v233_6_addr = getelementptr i32 %v233_6, i64 0, i64 %zext_ln345" [bert_layer.cpp:348]   --->   Operation 56 'getelementptr' 'v233_6_addr' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%v233_7_addr = getelementptr i32 %v233_7, i64 0, i64 %zext_ln345" [bert_layer.cpp:348]   --->   Operation 57 'getelementptr' 'v233_7_addr' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%v233_8_addr = getelementptr i32 %v233_8, i64 0, i64 %zext_ln345" [bert_layer.cpp:348]   --->   Operation 58 'getelementptr' 'v233_8_addr' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%v233_9_addr = getelementptr i32 %v233_9, i64 0, i64 %zext_ln345" [bert_layer.cpp:348]   --->   Operation 59 'getelementptr' 'v233_9_addr' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%v233_10_addr = getelementptr i32 %v233_10, i64 0, i64 %zext_ln345" [bert_layer.cpp:348]   --->   Operation 60 'getelementptr' 'v233_10_addr' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%v233_11_addr = getelementptr i32 %v233_11, i64 0, i64 %zext_ln345" [bert_layer.cpp:348]   --->   Operation 61 'getelementptr' 'v233_11_addr' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_1 : Operation 62 [2/2] (3.25ns)   --->   "%v233_load = load i10 %v233_addr" [bert_layer.cpp:348]   --->   Operation 62 'load' 'v233_load' <Predicate = (!icmp_ln344)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 63 [2/2] (3.25ns)   --->   "%v233_1_load = load i10 %v233_1_addr" [bert_layer.cpp:348]   --->   Operation 63 'load' 'v233_1_load' <Predicate = (!icmp_ln344)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 64 [2/2] (3.25ns)   --->   "%v233_2_load = load i10 %v233_2_addr" [bert_layer.cpp:348]   --->   Operation 64 'load' 'v233_2_load' <Predicate = (!icmp_ln344)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 65 [2/2] (3.25ns)   --->   "%v233_3_load = load i10 %v233_3_addr" [bert_layer.cpp:348]   --->   Operation 65 'load' 'v233_3_load' <Predicate = (!icmp_ln344)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 66 [2/2] (3.25ns)   --->   "%v233_4_load = load i10 %v233_4_addr" [bert_layer.cpp:348]   --->   Operation 66 'load' 'v233_4_load' <Predicate = (!icmp_ln344)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 67 [2/2] (3.25ns)   --->   "%v233_5_load = load i10 %v233_5_addr" [bert_layer.cpp:348]   --->   Operation 67 'load' 'v233_5_load' <Predicate = (!icmp_ln344)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 68 [2/2] (3.25ns)   --->   "%v233_6_load = load i10 %v233_6_addr" [bert_layer.cpp:348]   --->   Operation 68 'load' 'v233_6_load' <Predicate = (!icmp_ln344)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 69 [2/2] (3.25ns)   --->   "%v233_7_load = load i10 %v233_7_addr" [bert_layer.cpp:348]   --->   Operation 69 'load' 'v233_7_load' <Predicate = (!icmp_ln344)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 70 [2/2] (3.25ns)   --->   "%v233_8_load = load i10 %v233_8_addr" [bert_layer.cpp:348]   --->   Operation 70 'load' 'v233_8_load' <Predicate = (!icmp_ln344)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 71 [2/2] (3.25ns)   --->   "%v233_9_load = load i10 %v233_9_addr" [bert_layer.cpp:348]   --->   Operation 71 'load' 'v233_9_load' <Predicate = (!icmp_ln344)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 72 [2/2] (3.25ns)   --->   "%v233_10_load = load i10 %v233_10_addr" [bert_layer.cpp:348]   --->   Operation 72 'load' 'v233_10_load' <Predicate = (!icmp_ln344)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 73 [2/2] (3.25ns)   --->   "%v233_11_load = load i10 %v233_11_addr" [bert_layer.cpp:348]   --->   Operation 73 'load' 'v233_11_load' <Predicate = (!icmp_ln344)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_1 : Operation 74 [1/1] (1.73ns)   --->   "%add_ln345 = add i10 %select_ln344, i10 1" [bert_layer.cpp:345]   --->   Operation 74 'add' 'add_ln345' <Predicate = (!icmp_ln344)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (1.58ns)   --->   "%store_ln345 = store i14 %add_ln344_1, i14 %indvar_flatten55" [bert_layer.cpp:345]   --->   Operation 75 'store' 'store_ln345' <Predicate = (!icmp_ln344)> <Delay = 1.58>
ST_1 : Operation 76 [1/1] (1.58ns)   --->   "%store_ln345 = store i10 %add_ln345, i10 %j11" [bert_layer.cpp:345]   --->   Operation 76 'store' 'store_ln345' <Predicate = (!icmp_ln344)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.03>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%i15_load = load i4 %i15" [bert_layer.cpp:344]   --->   Operation 77 'load' 'i15_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (1.73ns)   --->   "%add_ln344 = add i4 %i15_load, i4 1" [bert_layer.cpp:344]   --->   Operation 78 'add' 'add_ln344' <Predicate = (icmp_ln345)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (1.02ns)   --->   "%select_ln344_1 = select i1 %icmp_ln345, i4 %add_ln344, i4 %i15_load" [bert_layer.cpp:344]   --->   Operation 79 'select' 'select_ln344_1' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 80 [1/2] (3.25ns)   --->   "%v236_load = load i10 %v236_addr" [bert_layer.cpp:347]   --->   Operation 80 'load' 'v236_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 81 [1/2] (3.25ns)   --->   "%v236_1_load = load i10 %v236_1_addr" [bert_layer.cpp:347]   --->   Operation 81 'load' 'v236_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 82 [1/2] (3.25ns)   --->   "%v236_2_load = load i10 %v236_2_addr" [bert_layer.cpp:347]   --->   Operation 82 'load' 'v236_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 83 [1/2] (3.25ns)   --->   "%v236_3_load = load i10 %v236_3_addr" [bert_layer.cpp:347]   --->   Operation 83 'load' 'v236_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 84 [1/2] (3.25ns)   --->   "%v236_4_load = load i10 %v236_4_addr" [bert_layer.cpp:347]   --->   Operation 84 'load' 'v236_4_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 85 [1/2] (3.25ns)   --->   "%v236_5_load = load i10 %v236_5_addr" [bert_layer.cpp:347]   --->   Operation 85 'load' 'v236_5_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 86 [1/2] (3.25ns)   --->   "%v236_6_load = load i10 %v236_6_addr" [bert_layer.cpp:347]   --->   Operation 86 'load' 'v236_6_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 87 [1/2] (3.25ns)   --->   "%v236_7_load = load i10 %v236_7_addr" [bert_layer.cpp:347]   --->   Operation 87 'load' 'v236_7_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 88 [1/2] (3.25ns)   --->   "%v236_8_load = load i10 %v236_8_addr" [bert_layer.cpp:347]   --->   Operation 88 'load' 'v236_8_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 89 [1/2] (3.25ns)   --->   "%v236_9_load = load i10 %v236_9_addr" [bert_layer.cpp:347]   --->   Operation 89 'load' 'v236_9_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 90 [1/2] (3.25ns)   --->   "%v236_10_load = load i10 %v236_10_addr" [bert_layer.cpp:347]   --->   Operation 90 'load' 'v236_10_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 91 [1/2] (3.25ns)   --->   "%v236_11_load = load i10 %v236_11_addr" [bert_layer.cpp:347]   --->   Operation 91 'load' 'v236_11_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 92 [1/1] (2.78ns)   --->   "%v206 = mux i32 @_ssdm_op_Mux.ap_auto.12float.i4, i32 %v236_load, i32 %v236_1_load, i32 %v236_2_load, i32 %v236_3_load, i32 %v236_4_load, i32 %v236_5_load, i32 %v236_6_load, i32 %v236_7_load, i32 %v236_8_load, i32 %v236_9_load, i32 %v236_10_load, i32 %v236_11_load, i4 %select_ln344_1" [bert_layer.cpp:347]   --->   Operation 92 'mux' 'v206' <Predicate = true> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/2] (3.25ns)   --->   "%v233_load = load i10 %v233_addr" [bert_layer.cpp:348]   --->   Operation 93 'load' 'v233_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 94 [1/2] (3.25ns)   --->   "%v233_1_load = load i10 %v233_1_addr" [bert_layer.cpp:348]   --->   Operation 94 'load' 'v233_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 95 [1/2] (3.25ns)   --->   "%v233_2_load = load i10 %v233_2_addr" [bert_layer.cpp:348]   --->   Operation 95 'load' 'v233_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 96 [1/2] (3.25ns)   --->   "%v233_3_load = load i10 %v233_3_addr" [bert_layer.cpp:348]   --->   Operation 96 'load' 'v233_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 97 [1/2] (3.25ns)   --->   "%v233_4_load = load i10 %v233_4_addr" [bert_layer.cpp:348]   --->   Operation 97 'load' 'v233_4_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 98 [1/2] (3.25ns)   --->   "%v233_5_load = load i10 %v233_5_addr" [bert_layer.cpp:348]   --->   Operation 98 'load' 'v233_5_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 99 [1/2] (3.25ns)   --->   "%v233_6_load = load i10 %v233_6_addr" [bert_layer.cpp:348]   --->   Operation 99 'load' 'v233_6_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 100 [1/2] (3.25ns)   --->   "%v233_7_load = load i10 %v233_7_addr" [bert_layer.cpp:348]   --->   Operation 100 'load' 'v233_7_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 101 [1/2] (3.25ns)   --->   "%v233_8_load = load i10 %v233_8_addr" [bert_layer.cpp:348]   --->   Operation 101 'load' 'v233_8_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 102 [1/2] (3.25ns)   --->   "%v233_9_load = load i10 %v233_9_addr" [bert_layer.cpp:348]   --->   Operation 102 'load' 'v233_9_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 103 [1/2] (3.25ns)   --->   "%v233_10_load = load i10 %v233_10_addr" [bert_layer.cpp:348]   --->   Operation 103 'load' 'v233_10_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 104 [1/2] (3.25ns)   --->   "%v233_11_load = load i10 %v233_11_addr" [bert_layer.cpp:348]   --->   Operation 104 'load' 'v233_11_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_2 : Operation 105 [1/1] (2.78ns)   --->   "%v207 = mux i32 @_ssdm_op_Mux.ap_auto.12float.i4, i32 %v233_load, i32 %v233_1_load, i32 %v233_2_load, i32 %v233_3_load, i32 %v233_4_load, i32 %v233_5_load, i32 %v233_6_load, i32 %v233_7_load, i32 %v233_8_load, i32 %v233_9_load, i32 %v233_10_load, i32 %v233_11_load, i4 %select_ln344_1" [bert_layer.cpp:348]   --->   Operation 105 'mux' 'v207' <Predicate = true> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 106 [1/1] (1.58ns)   --->   "%store_ln345 = store i4 %select_ln344_1, i4 %i15" [bert_layer.cpp:345]   --->   Operation 106 'store' 'store_ln345' <Predicate = true> <Delay = 1.58>

State 3 <SV = 2> <Delay = 7.25>
ST_3 : Operation 107 [5/5] (7.25ns)   --->   "%v208 = fadd i32 %v206, i32 %v207" [bert_layer.cpp:349]   --->   Operation 107 'fadd' 'v208' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.25>
ST_4 : Operation 108 [4/5] (7.25ns)   --->   "%v208 = fadd i32 %v206, i32 %v207" [bert_layer.cpp:349]   --->   Operation 108 'fadd' 'v208' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.25>
ST_5 : Operation 109 [3/5] (7.25ns)   --->   "%v208 = fadd i32 %v206, i32 %v207" [bert_layer.cpp:349]   --->   Operation 109 'fadd' 'v208' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.25>
ST_6 : Operation 110 [2/5] (7.25ns)   --->   "%v208 = fadd i32 %v206, i32 %v207" [bert_layer.cpp:349]   --->   Operation 110 'fadd' 'v208' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.25>
ST_7 : Operation 111 [1/5] (7.25ns)   --->   "%v208 = fadd i32 %v206, i32 %v207" [bert_layer.cpp:349]   --->   Operation 111 'fadd' 'v208' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 126 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 126 'ret' 'ret_ln0' <Predicate = (icmp_ln344)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 7.09>
ST_8 : Operation 112 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @l_S_i_j_0_i15_l_j11_str"   --->   Operation 112 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 113 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 9216, i64 9216, i64 9216"   --->   Operation 113 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i4.i10, i4 %select_ln344_1, i10 0" [bert_layer.cpp:350]   --->   Operation 114 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_38 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i4.i8, i4 %select_ln344_1, i8 0" [bert_layer.cpp:350]   --->   Operation 115 'bitconcatenate' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln350 = zext i12 %tmp_38" [bert_layer.cpp:350]   --->   Operation 116 'zext' 'zext_ln350' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 117 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln350 = sub i14 %tmp_s, i14 %zext_ln350" [bert_layer.cpp:350]   --->   Operation 117 'sub' 'sub_ln350' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln350_1 = zext i10 %select_ln344" [bert_layer.cpp:350]   --->   Operation 118 'zext' 'zext_ln350_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 119 [1/1] (3.84ns) (root node of TernaryAdder)   --->   "%add_ln350 = add i14 %sub_ln350, i14 %zext_ln350_1" [bert_layer.cpp:350]   --->   Operation 119 'add' 'add_ln350' <Predicate = true> <Delay = 3.84> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln350_2 = zext i14 %add_ln350" [bert_layer.cpp:350]   --->   Operation 120 'zext' 'zext_ln350_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 121 [1/1] (0.00ns)   --->   "%v237_addr = getelementptr i32 %v237, i64 0, i64 %zext_ln350_2" [bert_layer.cpp:350]   --->   Operation 121 'getelementptr' 'v237_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 122 [1/1] (0.00ns)   --->   "%specpipeline_ln346 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_31" [bert_layer.cpp:346]   --->   Operation 122 'specpipeline' 'specpipeline_ln346' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 123 [1/1] (0.00ns)   --->   "%specloopname_ln345 = specloopname void @_ssdm_op_SpecLoopName, void @empty_41" [bert_layer.cpp:345]   --->   Operation 123 'specloopname' 'specloopname_ln345' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 124 [1/1] (3.25ns)   --->   "%store_ln350 = store i32 %v208, i14 %v237_addr" [bert_layer.cpp:350]   --->   Operation 124 'store' 'store_ln350' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_8 : Operation 125 [1/1] (0.00ns)   --->   "%br_ln345 = br void %for.inc.i81" [bert_layer.cpp:345]   --->   Operation 125 'br' 'br_ln345' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 5.78ns
The critical path consists of the following:
	'alloca' operation ('j11') [26]  (0 ns)
	'load' operation ('j11_load', bert_layer.cpp:345) on local variable 'j11' [39]  (0 ns)
	'icmp' operation ('icmp_ln345', bert_layer.cpp:345) [44]  (1.77 ns)
	'select' operation ('select_ln344', bert_layer.cpp:344) [45]  (0.687 ns)
	'add' operation ('add_ln345', bert_layer.cpp:345) [110]  (1.73 ns)
	'store' operation ('store_ln345', bert_layer.cpp:345) of variable 'add_ln345', bert_layer.cpp:345 on local variable 'j11' [113]  (1.59 ns)

 <State 2>: 6.04ns
The critical path consists of the following:
	'load' operation ('v236_load', bert_layer.cpp:347) on array 'v236' [70]  (3.25 ns)
	'mux' operation ('v206', bert_layer.cpp:347) [82]  (2.78 ns)

 <State 3>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v208', bert_layer.cpp:349) [108]  (7.26 ns)

 <State 4>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v208', bert_layer.cpp:349) [108]  (7.26 ns)

 <State 5>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v208', bert_layer.cpp:349) [108]  (7.26 ns)

 <State 6>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v208', bert_layer.cpp:349) [108]  (7.26 ns)

 <State 7>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v208', bert_layer.cpp:349) [108]  (7.26 ns)

 <State 8>: 7.1ns
The critical path consists of the following:
	'sub' operation ('sub_ln350', bert_layer.cpp:350) [50]  (0 ns)
	'add' operation ('add_ln350', bert_layer.cpp:350) [53]  (3.84 ns)
	'getelementptr' operation ('v237_addr', bert_layer.cpp:350) [55]  (0 ns)
	'store' operation ('store_ln350', bert_layer.cpp:350) of variable 'v208', bert_layer.cpp:349 on array 'v237' [109]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
