#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Dec 24 11:58:05 2022
# Process ID: 5284
# Current directory: D:/1.EE/FPGA/VerilogWorks/UART
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14292 D:\1.EE\FPGA\VerilogWorks\UART\UART.xpr
# Log file: D:/1.EE/FPGA/VerilogWorks/UART/vivado.log
# Journal file: D:/1.EE/FPGA/VerilogWorks/UART\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/1.EE/FPGA/VerilogWorks/UART/UART.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado2018/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 809.852 ; gain = 174.629
update_compile_order -fileset sources_1
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292B0EE87A
set_property PROGRAM.FILE {D:/1.EE/FPGA/VerilogWorks/UART/UART.runs/impl_1/UART_RX.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/1.EE/FPGA/VerilogWorks/UART/UART.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Dec 24 12:50:39 2022] Launched synth_1...
Run output will be captured here: D:/1.EE/FPGA/VerilogWorks/UART/UART.runs/synth_1/runme.log
[Sat Dec 24 12:50:39 2022] Launched impl_1...
Run output will be captured here: D:/1.EE/FPGA/VerilogWorks/UART/UART.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 2651.148 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 2651.148 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2651.148 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 2793.910 ; gain = 959.383
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/1.EE/FPGA/VerilogWorks/UART/UART.runs/impl_1/UART_RX.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/1.EE/FPGA/VerilogWorks/UART/UART.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Dec 24 13:10:56 2022] Launched synth_1...
Run output will be captured here: D:/1.EE/FPGA/VerilogWorks/UART/UART.runs/synth_1/runme.log
[Sat Dec 24 13:10:56 2022] Launched impl_1...
Run output will be captured here: D:/1.EE/FPGA/VerilogWorks/UART/UART.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/1.EE/FPGA/VerilogWorks/UART/UART.runs/impl_1/UART_RX.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Dec 24 13:24:22 2022] Launched impl_1...
Run output will be captured here: D:/1.EE/FPGA/VerilogWorks/UART/UART.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/1.EE/FPGA/VerilogWorks/UART/UART.runs/impl_1/UART_RX.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/1.EE/FPGA/VerilogWorks/UART/UART.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Dec 24 13:32:00 2022] Launched synth_1...
Run output will be captured here: D:/1.EE/FPGA/VerilogWorks/UART/UART.runs/synth_1/runme.log
[Sat Dec 24 13:32:00 2022] Launched impl_1...
Run output will be captured here: D:/1.EE/FPGA/VerilogWorks/UART/UART.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/1.EE/FPGA/VerilogWorks/UART/UART.runs/impl_1/UART_RX.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/1.EE/FPGA/VerilogWorks/UART/UART.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Dec 24 13:46:56 2022] Launched synth_1...
Run output will be captured here: D:/1.EE/FPGA/VerilogWorks/UART/UART.runs/synth_1/runme.log
[Sat Dec 24 13:46:56 2022] Launched impl_1...
Run output will be captured here: D:/1.EE/FPGA/VerilogWorks/UART/UART.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/1.EE/FPGA/VerilogWorks/UART/UART.runs/impl_1/UART_RX.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/1.EE/FPGA/VerilogWorks/UART/UART.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Dec 24 13:52:36 2022] Launched synth_1...
Run output will be captured here: D:/1.EE/FPGA/VerilogWorks/UART/UART.runs/synth_1/runme.log
[Sat Dec 24 13:52:36 2022] Launched impl_1...
Run output will be captured here: D:/1.EE/FPGA/VerilogWorks/UART/UART.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/1.EE/FPGA/VerilogWorks/UART/UART.runs/impl_1/UART_RX.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/1.EE/FPGA/VerilogWorks/UART/UART.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Dec 24 14:00:39 2022] Launched synth_1...
Run output will be captured here: D:/1.EE/FPGA/VerilogWorks/UART/UART.runs/synth_1/runme.log
[Sat Dec 24 14:00:39 2022] Launched impl_1...
Run output will be captured here: D:/1.EE/FPGA/VerilogWorks/UART/UART.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/1.EE/FPGA/VerilogWorks/UART/UART.runs/impl_1/UART_RX.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292B0EE87A
set_property PROGRAM.FILE {D:/1.EE/FPGA/VerilogWorks/UART/UART.runs/impl_1/UART_RX.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/1.EE/FPGA/VerilogWorks/UART/UART.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'UART_RX' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/1.EE/FPGA/VerilogWorks/UART/UART.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj UART_RX_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1.EE/FPGA/VerilogWorks/UART/UART.srcs/sources_1/new/UART_RX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_RX
WARNING: [VRFC 10-3380] identifier 'end_cnt1' is used before its declaration [D:/1.EE/FPGA/VerilogWorks/UART/UART.srcs/sources_1/new/UART_RX.v:66]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/1.EE/FPGA/VerilogWorks/UART/UART.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/1.EE/FPGA/VerilogWorks/UART/UART.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2018/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 0c557a81f1ee41c6b4cca45cb350c14b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot UART_RX_behav xil_defaultlib.UART_RX xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.UART_RX
Compiling module xil_defaultlib.glbl
Built simulation snapshot UART_RX_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/1.EE/FPGA/VerilogWorks/UART/UART.sim/sim_1/behav/xsim/xsim.dir/UART_RX_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat Dec 24 14:23:41 2022...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/1.EE/FPGA/VerilogWorks/UART/UART.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "UART_RX_behav -key {Behavioral:sim_1:Functional:UART_RX} -tclbatch {UART_RX.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source UART_RX.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'UART_RX_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2825.441 ; gain = 8.598
close [ open D:/1.EE/FPGA/VerilogWorks/UART/UART.srcs/sources_1/new/UART_TX.v w ]
add_files D:/1.EE/FPGA/VerilogWorks/UART/UART.srcs/sources_1/new/UART_TX.v
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/1.EE/FPGA/VerilogWorks/UART/UART.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Dec 24 15:03:31 2022] Launched synth_1...
Run output will be captured here: D:/1.EE/FPGA/VerilogWorks/UART/UART.runs/synth_1/runme.log
[Sat Dec 24 15:03:31 2022] Launched impl_1...
Run output will be captured here: D:/1.EE/FPGA/VerilogWorks/UART/UART.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/1.EE/FPGA/VerilogWorks/UART/UART.runs/impl_1/UART_RX.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat Dec 24 15:09:26 2022...
