#-----------------------------------------------------------
# Vivado v2015.1 (64-bit)
# SW Build 1215546 on Mon Apr 27 19:07:21 MDT 2015
# IP Build 1209967 on Tue Apr 21 11:39:20 MDT 2015
# Start of session at: Wed Mar  2 15:00:22 2016
# Process ID: 31403
# Log file: /home/INTRA/ahelkh/workspace/lab2/lab2/lab2.runs/impl_1/lab2_SoC_wrapper.vdi
# Journal file: /home/INTRA/ahelkh/workspace/lab2/lab2/lab2.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source lab2_SoC_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/INTRA/ahelkh/workspace/lab2/lab2/lab2.srcs/sources_1/bd/lab2_SoC/ip/lab2_SoC_processing_system7_0_0/lab2_SoC_processing_system7_0_0.xdc] for cell 'lab2_SoC_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/INTRA/ahelkh/workspace/lab2/lab2/lab2.srcs/sources_1/bd/lab2_SoC/ip/lab2_SoC_processing_system7_0_0/lab2_SoC_processing_system7_0_0.xdc] for cell 'lab2_SoC_i/processing_system7_0/inst'
Parsing XDC File [/home/INTRA/ahelkh/workspace/lab2/lab2/lab2.srcs/sources_1/bd/lab2_SoC/ip/lab2_SoC_axi_gpio_0_0/lab2_SoC_axi_gpio_0_0_board.xdc] for cell 'lab2_SoC_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/INTRA/ahelkh/workspace/lab2/lab2/lab2.srcs/sources_1/bd/lab2_SoC/ip/lab2_SoC_axi_gpio_0_0/lab2_SoC_axi_gpio_0_0_board.xdc] for cell 'lab2_SoC_i/axi_gpio_0/U0'
Parsing XDC File [/home/INTRA/ahelkh/workspace/lab2/lab2/lab2.srcs/sources_1/bd/lab2_SoC/ip/lab2_SoC_axi_gpio_0_0/lab2_SoC_axi_gpio_0_0.xdc] for cell 'lab2_SoC_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/INTRA/ahelkh/workspace/lab2/lab2/lab2.srcs/sources_1/bd/lab2_SoC/ip/lab2_SoC_axi_gpio_0_0/lab2_SoC_axi_gpio_0_0.xdc] for cell 'lab2_SoC_i/axi_gpio_0/U0'
Parsing XDC File [/home/INTRA/ahelkh/workspace/lab2/lab2/lab2.srcs/sources_1/bd/lab2_SoC/ip/lab2_SoC_rst_processing_system7_0_100M_0/lab2_SoC_rst_processing_system7_0_100M_0_board.xdc] for cell 'lab2_SoC_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [/home/INTRA/ahelkh/workspace/lab2/lab2/lab2.srcs/sources_1/bd/lab2_SoC/ip/lab2_SoC_rst_processing_system7_0_100M_0/lab2_SoC_rst_processing_system7_0_100M_0_board.xdc] for cell 'lab2_SoC_i/rst_processing_system7_0_100M'
Parsing XDC File [/home/INTRA/ahelkh/workspace/lab2/lab2/lab2.srcs/sources_1/bd/lab2_SoC/ip/lab2_SoC_rst_processing_system7_0_100M_0/lab2_SoC_rst_processing_system7_0_100M_0.xdc] for cell 'lab2_SoC_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [/home/INTRA/ahelkh/workspace/lab2/lab2/lab2.srcs/sources_1/bd/lab2_SoC/ip/lab2_SoC_rst_processing_system7_0_100M_0/lab2_SoC_rst_processing_system7_0_100M_0.xdc] for cell 'lab2_SoC_i/rst_processing_system7_0_100M'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1174.812 ; gain = 269.223 ; free physical = 11593 ; free virtual = 15092
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2015.12' and will expire in -62 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.15 . Memory (MB): peak = 1182.824 ; gain = 5.012 ; free physical = 11586 ; free virtual = 15085
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 17db3aa20

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.13 . Memory (MB): peak = 1616.332 ; gain = 0.000 ; free physical = 11221 ; free virtual = 14740

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 40 cells.
Phase 2 Constant Propagation | Checksum: 16f9c2933

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.37 . Memory (MB): peak = 1616.332 ; gain = 0.000 ; free physical = 11220 ; free virtual = 14739

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 200 unconnected nets.
INFO: [Opt 31-11] Eliminated 275 unconnected cells.
Phase 3 Sweep | Checksum: 132e57f0e

Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.70 . Memory (MB): peak = 1616.332 ; gain = 0.000 ; free physical = 11220 ; free virtual = 14739

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1616.332 ; gain = 0.000 ; free physical = 11220 ; free virtual = 14739
Ending Logic Optimization Task | Checksum: 132e57f0e

Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.70 . Memory (MB): peak = 1616.332 ; gain = 0.000 ; free physical = 11220 ; free virtual = 14739
Implement Debug Cores | Checksum: c710aab2
Logic Optimization | Checksum: c710aab2

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.12 ns.
Ending Power Optimization Task | Checksum: 132e57f0e

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1616.332 ; gain = 0.000 ; free physical = 11220 ; free virtual = 14739
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1616.332 ; gain = 441.520 ; free physical = 11220 ; free virtual = 14739
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1648.348 ; gain = 0.000 ; free physical = 11218 ; free virtual = 14739
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/INTRA/ahelkh/workspace/lab2/lab2/lab2.runs/impl_1/lab2_SoC_wrapper_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2015.12' and will expire in -62 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: 646a3fa8

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1650.348 ; gain = 0.000 ; free physical = 11203 ; free virtual = 14724

Phase 2 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1650.348 ; gain = 0.000 ; free physical = 11203 ; free virtual = 14724
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1650.348 ; gain = 0.000 ; free physical = 11203 ; free virtual = 14724

Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1 Pre-Place Cells
Phase 2.1.1 Pre-Place Cells | Checksum: 371c6765

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.17 . Memory (MB): peak = 1650.348 ; gain = 0.000 ; free physical = 11203 ; free virtual = 14724
WARNING: [Place 30-12] An IO Bus FIXED_IO_mio with more than one IO standard is found. Components associated with this bus are: 
	FIXED_IO_mio[53] of IOStandard LVCMOS18
	FIXED_IO_mio[52] of IOStandard LVCMOS18
	FIXED_IO_mio[51] of IOStandard LVCMOS18
	FIXED_IO_mio[50] of IOStandard LVCMOS18
	FIXED_IO_mio[49] of IOStandard LVCMOS18
	FIXED_IO_mio[48] of IOStandard LVCMOS18
	FIXED_IO_mio[47] of IOStandard LVCMOS18
	FIXED_IO_mio[46] of IOStandard LVCMOS18
	FIXED_IO_mio[45] of IOStandard LVCMOS18
	FIXED_IO_mio[44] of IOStandard LVCMOS18
	FIXED_IO_mio[43] of IOStandard LVCMOS18
	FIXED_IO_mio[42] of IOStandard LVCMOS18
	FIXED_IO_mio[41] of IOStandard LVCMOS18
	FIXED_IO_mio[40] of IOStandard LVCMOS18
	FIXED_IO_mio[39] of IOStandard LVCMOS18
	FIXED_IO_mio[38] of IOStandard LVCMOS18
	FIXED_IO_mio[37] of IOStandard LVCMOS18
	FIXED_IO_mio[36] of IOStandard LVCMOS18
	FIXED_IO_mio[35] of IOStandard LVCMOS18
	FIXED_IO_mio[34] of IOStandard LVCMOS18
	FIXED_IO_mio[33] of IOStandard LVCMOS18
	FIXED_IO_mio[32] of IOStandard LVCMOS18
	FIXED_IO_mio[31] of IOStandard LVCMOS18
	FIXED_IO_mio[30] of IOStandard LVCMOS18
	FIXED_IO_mio[29] of IOStandard LVCMOS18
	FIXED_IO_mio[28] of IOStandard LVCMOS18
	FIXED_IO_mio[27] of IOStandard LVCMOS18
	FIXED_IO_mio[26] of IOStandard LVCMOS18
	FIXED_IO_mio[25] of IOStandard LVCMOS18
	FIXED_IO_mio[24] of IOStandard LVCMOS18
	FIXED_IO_mio[23] of IOStandard LVCMOS18
	FIXED_IO_mio[22] of IOStandard LVCMOS18
	FIXED_IO_mio[21] of IOStandard LVCMOS18
	FIXED_IO_mio[20] of IOStandard LVCMOS18
	FIXED_IO_mio[19] of IOStandard LVCMOS18
	FIXED_IO_mio[18] of IOStandard LVCMOS18
	FIXED_IO_mio[17] of IOStandard LVCMOS18
	FIXED_IO_mio[16] of IOStandard LVCMOS18
	FIXED_IO_mio[15] of IOStandard LVCMOS33
	FIXED_IO_mio[14] of IOStandard LVCMOS33
	FIXED_IO_mio[13] of IOStandard LVCMOS33
	FIXED_IO_mio[12] of IOStandard LVCMOS33
	FIXED_IO_mio[11] of IOStandard LVCMOS33
	FIXED_IO_mio[10] of IOStandard LVCMOS33
	FIXED_IO_mio[9] of IOStandard LVCMOS33
	FIXED_IO_mio[8] of IOStandard LVCMOS33
	FIXED_IO_mio[7] of IOStandard LVCMOS33
	FIXED_IO_mio[6] of IOStandard LVCMOS33
	FIXED_IO_mio[5] of IOStandard LVCMOS33
	FIXED_IO_mio[4] of IOStandard LVCMOS33
	FIXED_IO_mio[3] of IOStandard LVCMOS33
	FIXED_IO_mio[2] of IOStandard LVCMOS33
	FIXED_IO_mio[1] of IOStandard LVCMOS33
	FIXED_IO_mio[0] of IOStandard LVCMOS33
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.2 IO & Clk Clean Up
Phase 2.1.2 IO & Clk Clean Up | Checksum: 371c6765

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1673.348 ; gain = 23.000 ; free physical = 11201 ; free virtual = 14723

Phase 2.1.3 Implementation Feasibility check On IDelay
Phase 2.1.3 Implementation Feasibility check On IDelay | Checksum: 371c6765

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1673.348 ; gain = 23.000 ; free physical = 11201 ; free virtual = 14723

Phase 2.1.4 Commit IO Placement
Phase 2.1.4 Commit IO Placement | Checksum: 58235a5d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1673.348 ; gain = 23.000 ; free physical = 11201 ; free virtual = 14723
Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 117a19ddc

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1673.348 ; gain = 23.000 ; free physical = 11201 ; free virtual = 14723

Phase 2.2 Build Placer Netlist Model

Phase 2.2.1 Place Init Design

Phase 2.2.1.1 Init Lut Pin Assignment
Phase 2.2.1.1 Init Lut Pin Assignment | Checksum: c579bf7a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1673.348 ; gain = 23.000 ; free physical = 11201 ; free virtual = 14722
Phase 2.2.1 Place Init Design | Checksum: 13e97f45f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1673.348 ; gain = 23.000 ; free physical = 11201 ; free virtual = 14722
Phase 2.2 Build Placer Netlist Model | Checksum: 13e97f45f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1673.348 ; gain = 23.000 ; free physical = 11201 ; free virtual = 14722

Phase 2.3 Constrain Clocks/Macros

Phase 2.3.1 Constrain Global/Regional Clocks
Phase 2.3.1 Constrain Global/Regional Clocks | Checksum: 13e97f45f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1673.348 ; gain = 23.000 ; free physical = 11201 ; free virtual = 14722
Phase 2.3 Constrain Clocks/Macros | Checksum: 13e97f45f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1673.348 ; gain = 23.000 ; free physical = 11201 ; free virtual = 14722
Phase 2 Placer Initialization | Checksum: 13e97f45f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1673.348 ; gain = 23.000 ; free physical = 11201 ; free virtual = 14722

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: de2e0fc1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1689.355 ; gain = 39.008 ; free physical = 11195 ; free virtual = 14716

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: de2e0fc1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1689.355 ; gain = 39.008 ; free physical = 11195 ; free virtual = 14716

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: a474454e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1689.355 ; gain = 39.008 ; free physical = 11195 ; free virtual = 14717

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: b9321244

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1689.355 ; gain = 39.008 ; free physical = 11195 ; free virtual = 14717

Phase 4.4 updateClock Trees: DP
Phase 4.4 updateClock Trees: DP | Checksum: b9321244

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1689.355 ; gain = 39.008 ; free physical = 11195 ; free virtual = 14717

Phase 4.5 Timing Path Optimizer
Phase 4.5 Timing Path Optimizer | Checksum: 9a634f5c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1689.355 ; gain = 39.008 ; free physical = 11195 ; free virtual = 14717

Phase 4.6 Small Shape Detail Placement

Phase 4.6.1 Commit Small Macros & Core Logic

Phase 4.6.1.1 setBudgets
Phase 4.6.1.1 setBudgets | Checksum: 81d5b4db

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1689.355 ; gain = 39.008 ; free physical = 11195 ; free virtual = 14717

Phase 4.6.1.2 Commit Slice Clusters
Phase 4.6.1.2 Commit Slice Clusters | Checksum: b11ca91b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1689.355 ; gain = 39.008 ; free physical = 11191 ; free virtual = 14713
Phase 4.6.1 Commit Small Macros & Core Logic | Checksum: b11ca91b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1689.355 ; gain = 39.008 ; free physical = 11191 ; free virtual = 14713

Phase 4.6.2 Clock Restriction Legalization for Leaf Columns
Phase 4.6.2 Clock Restriction Legalization for Leaf Columns | Checksum: b11ca91b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1689.355 ; gain = 39.008 ; free physical = 11191 ; free virtual = 14713

Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins
Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: b11ca91b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1689.355 ; gain = 39.008 ; free physical = 11191 ; free virtual = 14713
Phase 4.6 Small Shape Detail Placement | Checksum: b11ca91b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1689.355 ; gain = 39.008 ; free physical = 11191 ; free virtual = 14713

Phase 4.7 Re-assign LUT pins
Phase 4.7 Re-assign LUT pins | Checksum: b11ca91b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1689.355 ; gain = 39.008 ; free physical = 11191 ; free virtual = 14713
Phase 4 Detail Placement | Checksum: b11ca91b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1689.355 ; gain = 39.008 ; free physical = 11191 ; free virtual = 14713

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 1192804a1

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1689.355 ; gain = 39.008 ; free physical = 11191 ; free virtual = 14713

Phase 5.2 Post Commit Optimization

Phase 5.2.1 updateClock Trees: PCOPT
Phase 5.2.1 updateClock Trees: PCOPT | Checksum: 1192804a1

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1689.355 ; gain = 39.008 ; free physical = 11191 ; free virtual = 14713

Phase 5.2.2 Post Placement Optimization

Phase 5.2.2.1 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.887. For the most accurate timing information please run report_timing.
Phase 5.2.2.1 Post Placement Timing Optimization | Checksum: 171edc50c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1689.355 ; gain = 39.008 ; free physical = 11191 ; free virtual = 14713
Phase 5.2.2 Post Placement Optimization | Checksum: 171edc50c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1689.355 ; gain = 39.008 ; free physical = 11191 ; free virtual = 14713
Phase 5.2 Post Commit Optimization | Checksum: 171edc50c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1689.355 ; gain = 39.008 ; free physical = 11191 ; free virtual = 14713

Phase 5.3 Sweep Clock Roots: Post-Placement
Phase 5.3 Sweep Clock Roots: Post-Placement | Checksum: 171edc50c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1689.355 ; gain = 39.008 ; free physical = 11191 ; free virtual = 14713

Phase 5.4 Post Placement Cleanup
Phase 5.4 Post Placement Cleanup | Checksum: 171edc50c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1689.355 ; gain = 39.008 ; free physical = 11191 ; free virtual = 14713

Phase 5.5 Placer Reporting

Phase 5.5.1 Restore STA
Phase 5.5.1 Restore STA | Checksum: 171edc50c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1689.355 ; gain = 39.008 ; free physical = 11191 ; free virtual = 14713
Phase 5.5 Placer Reporting | Checksum: 171edc50c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1689.355 ; gain = 39.008 ; free physical = 11191 ; free virtual = 14713

Phase 5.6 Final Placement Cleanup
Phase 5.6 Final Placement Cleanup | Checksum: 11e06733c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1689.355 ; gain = 39.008 ; free physical = 11191 ; free virtual = 14713
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 11e06733c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1689.355 ; gain = 39.008 ; free physical = 11191 ; free virtual = 14713
Ending Placer Task | Checksum: ba32edca

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1689.355 ; gain = 39.008 ; free physical = 11191 ; free virtual = 14713
INFO: [Common 17-83] Releasing license: Implementation
35 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.18 . Memory (MB): peak = 1689.355 ; gain = 0.000 ; free physical = 11188 ; free virtual = 14712
report_io: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1689.355 ; gain = 0.000 ; free physical = 11184 ; free virtual = 14707
report_utilization: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1689.355 ; gain = 0.000 ; free physical = 11184 ; free virtual = 14707
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1689.355 ; gain = 0.000 ; free physical = 11184 ; free virtual = 14706
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2015.12' and will expire in -62 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus FIXED_IO_mio[53:0] with more than one IO standard is found. Components associated with this bus are:  FIXED_IO_mio[53] of IOStandard LVCMOS18; FIXED_IO_mio[52] of IOStandard LVCMOS18; FIXED_IO_mio[51] of IOStandard LVCMOS18; FIXED_IO_mio[50] of IOStandard LVCMOS18; FIXED_IO_mio[49] of IOStandard LVCMOS18; FIXED_IO_mio[48] of IOStandard LVCMOS18; FIXED_IO_mio[47] of IOStandard LVCMOS18; FIXED_IO_mio[46] of IOStandard LVCMOS18; FIXED_IO_mio[45] of IOStandard LVCMOS18; FIXED_IO_mio[44] of IOStandard LVCMOS18; FIXED_IO_mio[43] of IOStandard LVCMOS18; FIXED_IO_mio[42] of IOStandard LVCMOS18; FIXED_IO_mio[41] of IOStandard LVCMOS18; FIXED_IO_mio[40] of IOStandard LVCMOS18; FIXED_IO_mio[39] of IOStandard LVCMOS18; FIXED_IO_mio[38] of IOStandard LVCMOS18; FIXED_IO_mio[37] of IOStandard LVCMOS18; FIXED_IO_mio[36] of IOStandard LVCMOS18; FIXED_IO_mio[35] of IOStandard LVCMOS18; FIXED_IO_mio[34] of IOStandard LVCMOS18; FIXED_IO_mio[33] of IOStandard LVCMOS18; FIXED_IO_mio[32] of IOStandard LVCMOS18; FIXED_IO_mio[31] of IOStandard LVCMOS18; FIXED_IO_mio[30] of IOStandard LVCMOS18; FIXED_IO_mio[29] of IOStandard LVCMOS18; FIXED_IO_mio[28] of IOStandard LVCMOS18; FIXED_IO_mio[27] of IOStandard LVCMOS18; FIXED_IO_mio[26] of IOStandard LVCMOS18; FIXED_IO_mio[25] of IOStandard LVCMOS18; FIXED_IO_mio[24] of IOStandard LVCMOS18; FIXED_IO_mio[23] of IOStandard LVCMOS18; FIXED_IO_mio[22] of IOStandard LVCMOS18; FIXED_IO_mio[21] of IOStandard LVCMOS18; FIXED_IO_mio[20] of IOStandard LVCMOS18; FIXED_IO_mio[19] of IOStandard LVCMOS18; FIXED_IO_mio[18] of IOStandard LVCMOS18; FIXED_IO_mio[17] of IOStandard LVCMOS18; FIXED_IO_mio[16] of IOStandard LVCMOS18; FIXED_IO_mio[15] of IOStandard LVCMOS33; FIXED_IO_mio[14] of IOStandard LVCMOS33; FIXED_IO_mio[13] of IOStandard LVCMOS33; FIXED_IO_mio[12] of IOStandard LVCMOS33; FIXED_IO_mio[11] of IOStandard LVCMOS33; FIXED_IO_mio[10] of IOStandard LVCMOS33; FIXED_IO_mio[9] of IOStandard LVCMOS33; FIXED_IO_mio[8] of IOStandard LVCMOS33; FIXED_IO_mio[7] of IOStandard LVCMOS33; FIXED_IO_mio[6] of IOStandard LVCMOS33; FIXED_IO_mio[5] of IOStandard LVCMOS33; FIXED_IO_mio[4] of IOStandard LVCMOS33; FIXED_IO_mio[3] of IOStandard LVCMOS33; FIXED_IO_mio[2] of IOStandard LVCMOS33; FIXED_IO_mio[1] of IOStandard LVCMOS33; FIXED_IO_mio[0] of IOStandard LVCMOS33;
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 96eee5b0

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 1759.016 ; gain = 69.660 ; free physical = 11077 ; free virtual = 14588

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 96eee5b0

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 1764.016 ; gain = 74.660 ; free physical = 11077 ; free virtual = 14588

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 96eee5b0

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 1779.016 ; gain = 89.660 ; free physical = 11062 ; free virtual = 14572
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1f048ec77

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 1806.070 ; gain = 116.715 ; free physical = 11035 ; free virtual = 14546
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.002  | TNS=0.000  | WHS=-0.148 | THS=-12.807|

Phase 2 Router Initialization | Checksum: 204abde41

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1806.070 ; gain = 116.715 ; free physical = 11035 ; free virtual = 14546

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 15d9d4b21

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 1806.070 ; gain = 116.715 ; free physical = 11035 ; free virtual = 14546

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 75
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 138d45488

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 1806.070 ; gain = 116.715 ; free physical = 11035 ; free virtual = 14546
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.647  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 2228eed92

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 1806.070 ; gain = 116.715 ; free physical = 11035 ; free virtual = 14546

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 1880542ea

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 1806.070 ; gain = 116.715 ; free physical = 11035 ; free virtual = 14546
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.647  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 234cbe290

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 1806.070 ; gain = 116.715 ; free physical = 11035 ; free virtual = 14546
Phase 4 Rip-up And Reroute | Checksum: 234cbe290

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 1806.070 ; gain = 116.715 ; free physical = 11035 ; free virtual = 14546

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1fd8c5a26

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 1806.070 ; gain = 116.715 ; free physical = 11035 ; free virtual = 14546
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.661  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1fd8c5a26

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 1806.070 ; gain = 116.715 ; free physical = 11035 ; free virtual = 14546

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1fd8c5a26

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 1806.070 ; gain = 116.715 ; free physical = 11035 ; free virtual = 14546
Phase 5 Delay and Skew Optimization | Checksum: 1fd8c5a26

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 1806.070 ; gain = 116.715 ; free physical = 11035 ; free virtual = 14546

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: 240424bd5

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 1806.070 ; gain = 116.715 ; free physical = 11034 ; free virtual = 14545
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.661  | TNS=0.000  | WHS=0.029  | THS=0.000  |

Phase 6 Post Hold Fix | Checksum: 23b865b11

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 1806.070 ; gain = 116.715 ; free physical = 11034 ; free virtual = 14545

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.145387 %
  Global Horizontal Routing Utilization  = 0.176048 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 239fdb0cd

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 1806.070 ; gain = 116.715 ; free physical = 11034 ; free virtual = 14545

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 239fdb0cd

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 1806.070 ; gain = 116.715 ; free physical = 11034 ; free virtual = 14545

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 23b83aa31

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 1806.070 ; gain = 116.715 ; free physical = 11034 ; free virtual = 14545

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.661  | TNS=0.000  | WHS=0.029  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 23b83aa31

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 1806.070 ; gain = 116.715 ; free physical = 11034 ; free virtual = 14545
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 1806.070 ; gain = 116.715 ; free physical = 11034 ; free virtual = 14545

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
50 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 1806.070 ; gain = 116.715 ; free physical = 11034 ; free virtual = 14545
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.19 . Memory (MB): peak = 1814.074 ; gain = 0.000 ; free physical = 11031 ; free virtual = 14545
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/INTRA/ahelkh/workspace/lab2/lab2/lab2.runs/impl_1/lab2_SoC_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2015.12' and will expire in -62 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./lab2_SoC_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 2113.223 ; gain = 275.125 ; free physical = 10717 ; free virtual = 14243
INFO: [Common 17-206] Exiting Vivado at Wed Mar  2 15:01:31 2016...
