read -sv run_verilog_mid/adder_32b_9_89_dfca2cff4c8d50c4bc9181b6ffb856da.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_9_89_dfca2cff4c8d50c4bc9181b6ffb856da_yosys.v
