// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2014.4
// Copyright (C) 2014 Xilinx Inc. All rights reserved.
// 
// ==============================================================

/***************************** Include Files *********************************/
#include "xacorn128_dec_onebyte.h"

/************************** Function Implementation *************************/
#ifndef __linux__
int XAcorn128_dec_onebyte_CfgInitialize(XAcorn128_dec_onebyte *InstancePtr, XAcorn128_dec_onebyte_Config *ConfigPtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(ConfigPtr != NULL);

    InstancePtr->Axilites_BaseAddress = ConfigPtr->Axilites_BaseAddress;
    InstancePtr->IsReady = XIL_COMPONENT_IS_READY;

    return XST_SUCCESS;
}
#endif

void XAcorn128_dec_onebyte_Start(XAcorn128_dec_onebyte *InstancePtr) {
    u32 Data;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XAcorn128_dec_onebyte_ReadReg(InstancePtr->Axilites_BaseAddress, XACORN128_DEC_ONEBYTE_AXILITES_ADDR_AP_CTRL) & 0x80;
    XAcorn128_dec_onebyte_WriteReg(InstancePtr->Axilites_BaseAddress, XACORN128_DEC_ONEBYTE_AXILITES_ADDR_AP_CTRL, Data | 0x01);
}

u32 XAcorn128_dec_onebyte_IsDone(XAcorn128_dec_onebyte *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XAcorn128_dec_onebyte_ReadReg(InstancePtr->Axilites_BaseAddress, XACORN128_DEC_ONEBYTE_AXILITES_ADDR_AP_CTRL);
    return (Data >> 1) & 0x1;
}

u32 XAcorn128_dec_onebyte_IsIdle(XAcorn128_dec_onebyte *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XAcorn128_dec_onebyte_ReadReg(InstancePtr->Axilites_BaseAddress, XACORN128_DEC_ONEBYTE_AXILITES_ADDR_AP_CTRL);
    return (Data >> 2) & 0x1;
}

u32 XAcorn128_dec_onebyte_IsReady(XAcorn128_dec_onebyte *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XAcorn128_dec_onebyte_ReadReg(InstancePtr->Axilites_BaseAddress, XACORN128_DEC_ONEBYTE_AXILITES_ADDR_AP_CTRL);
    // check ap_start to see if the pcore is ready for next input
    return !(Data & 0x1);
}

void XAcorn128_dec_onebyte_EnableAutoRestart(XAcorn128_dec_onebyte *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XAcorn128_dec_onebyte_WriteReg(InstancePtr->Axilites_BaseAddress, XACORN128_DEC_ONEBYTE_AXILITES_ADDR_AP_CTRL, 0x80);
}

void XAcorn128_dec_onebyte_DisableAutoRestart(XAcorn128_dec_onebyte *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XAcorn128_dec_onebyte_WriteReg(InstancePtr->Axilites_BaseAddress, XACORN128_DEC_ONEBYTE_AXILITES_ADDR_AP_CTRL, 0);
}

u32 XAcorn128_dec_onebyte_Get_return(XAcorn128_dec_onebyte *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XAcorn128_dec_onebyte_ReadReg(InstancePtr->Axilites_BaseAddress, XACORN128_DEC_ONEBYTE_AXILITES_ADDR_AP_RETURN);
    return Data;
}
void XAcorn128_dec_onebyte_Set_plaintextbyte(XAcorn128_dec_onebyte *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XAcorn128_dec_onebyte_WriteReg(InstancePtr->Axilites_BaseAddress, XACORN128_DEC_ONEBYTE_AXILITES_ADDR_PLAINTEXTBYTE_DATA, Data);
}

u32 XAcorn128_dec_onebyte_Get_plaintextbyte(XAcorn128_dec_onebyte *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XAcorn128_dec_onebyte_ReadReg(InstancePtr->Axilites_BaseAddress, XACORN128_DEC_ONEBYTE_AXILITES_ADDR_PLAINTEXTBYTE_DATA);
    return Data;
}

void XAcorn128_dec_onebyte_Set_ciphertextbyte(XAcorn128_dec_onebyte *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XAcorn128_dec_onebyte_WriteReg(InstancePtr->Axilites_BaseAddress, XACORN128_DEC_ONEBYTE_AXILITES_ADDR_CIPHERTEXTBYTE_DATA, Data);
}

u32 XAcorn128_dec_onebyte_Get_ciphertextbyte(XAcorn128_dec_onebyte *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XAcorn128_dec_onebyte_ReadReg(InstancePtr->Axilites_BaseAddress, XACORN128_DEC_ONEBYTE_AXILITES_ADDR_CIPHERTEXTBYTE_DATA);
    return Data;
}

void XAcorn128_dec_onebyte_Set_ksbyte(XAcorn128_dec_onebyte *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XAcorn128_dec_onebyte_WriteReg(InstancePtr->Axilites_BaseAddress, XACORN128_DEC_ONEBYTE_AXILITES_ADDR_KSBYTE_DATA, Data);
}

u32 XAcorn128_dec_onebyte_Get_ksbyte(XAcorn128_dec_onebyte *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XAcorn128_dec_onebyte_ReadReg(InstancePtr->Axilites_BaseAddress, XACORN128_DEC_ONEBYTE_AXILITES_ADDR_KSBYTE_DATA);
    return Data;
}

void XAcorn128_dec_onebyte_Set_cabyte(XAcorn128_dec_onebyte *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XAcorn128_dec_onebyte_WriteReg(InstancePtr->Axilites_BaseAddress, XACORN128_DEC_ONEBYTE_AXILITES_ADDR_CABYTE_DATA, Data);
}

u32 XAcorn128_dec_onebyte_Get_cabyte(XAcorn128_dec_onebyte *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XAcorn128_dec_onebyte_ReadReg(InstancePtr->Axilites_BaseAddress, XACORN128_DEC_ONEBYTE_AXILITES_ADDR_CABYTE_DATA);
    return Data;
}

void XAcorn128_dec_onebyte_Set_cbbyte(XAcorn128_dec_onebyte *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XAcorn128_dec_onebyte_WriteReg(InstancePtr->Axilites_BaseAddress, XACORN128_DEC_ONEBYTE_AXILITES_ADDR_CBBYTE_DATA, Data);
}

u32 XAcorn128_dec_onebyte_Get_cbbyte(XAcorn128_dec_onebyte *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XAcorn128_dec_onebyte_ReadReg(InstancePtr->Axilites_BaseAddress, XACORN128_DEC_ONEBYTE_AXILITES_ADDR_CBBYTE_DATA);
    return Data;
}

u32 XAcorn128_dec_onebyte_Get_state_BaseAddress(XAcorn128_dec_onebyte *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Axilites_BaseAddress + XACORN128_DEC_ONEBYTE_AXILITES_ADDR_STATE_BASE);
}

u32 XAcorn128_dec_onebyte_Get_state_HighAddress(XAcorn128_dec_onebyte *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Axilites_BaseAddress + XACORN128_DEC_ONEBYTE_AXILITES_ADDR_STATE_HIGH);
}

u32 XAcorn128_dec_onebyte_Get_state_TotalBytes(XAcorn128_dec_onebyte *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (XACORN128_DEC_ONEBYTE_AXILITES_ADDR_STATE_HIGH - XACORN128_DEC_ONEBYTE_AXILITES_ADDR_STATE_BASE + 1);
}

u32 XAcorn128_dec_onebyte_Get_state_BitWidth(XAcorn128_dec_onebyte *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XACORN128_DEC_ONEBYTE_AXILITES_WIDTH_STATE;
}

u32 XAcorn128_dec_onebyte_Get_state_Depth(XAcorn128_dec_onebyte *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XACORN128_DEC_ONEBYTE_AXILITES_DEPTH_STATE;
}

u32 XAcorn128_dec_onebyte_Write_state_Words(XAcorn128_dec_onebyte *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XACORN128_DEC_ONEBYTE_AXILITES_ADDR_STATE_HIGH - XACORN128_DEC_ONEBYTE_AXILITES_ADDR_STATE_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(int *)(InstancePtr->Axilites_BaseAddress + XACORN128_DEC_ONEBYTE_AXILITES_ADDR_STATE_BASE + (offset + i)*4) = *(data + i);
    }
    return length;
}

u32 XAcorn128_dec_onebyte_Read_state_Words(XAcorn128_dec_onebyte *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XACORN128_DEC_ONEBYTE_AXILITES_ADDR_STATE_HIGH - XACORN128_DEC_ONEBYTE_AXILITES_ADDR_STATE_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(int *)(InstancePtr->Axilites_BaseAddress + XACORN128_DEC_ONEBYTE_AXILITES_ADDR_STATE_BASE + (offset + i)*4);
    }
    return length;
}

u32 XAcorn128_dec_onebyte_Write_state_Bytes(XAcorn128_dec_onebyte *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XACORN128_DEC_ONEBYTE_AXILITES_ADDR_STATE_HIGH - XACORN128_DEC_ONEBYTE_AXILITES_ADDR_STATE_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(char *)(InstancePtr->Axilites_BaseAddress + XACORN128_DEC_ONEBYTE_AXILITES_ADDR_STATE_BASE + offset + i) = *(data + i);
    }
    return length;
}

u32 XAcorn128_dec_onebyte_Read_state_Bytes(XAcorn128_dec_onebyte *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XACORN128_DEC_ONEBYTE_AXILITES_ADDR_STATE_HIGH - XACORN128_DEC_ONEBYTE_AXILITES_ADDR_STATE_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(char *)(InstancePtr->Axilites_BaseAddress + XACORN128_DEC_ONEBYTE_AXILITES_ADDR_STATE_BASE + offset + i);
    }
    return length;
}

void XAcorn128_dec_onebyte_InterruptGlobalEnable(XAcorn128_dec_onebyte *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XAcorn128_dec_onebyte_WriteReg(InstancePtr->Axilites_BaseAddress, XACORN128_DEC_ONEBYTE_AXILITES_ADDR_GIE, 1);
}

void XAcorn128_dec_onebyte_InterruptGlobalDisable(XAcorn128_dec_onebyte *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XAcorn128_dec_onebyte_WriteReg(InstancePtr->Axilites_BaseAddress, XACORN128_DEC_ONEBYTE_AXILITES_ADDR_GIE, 0);
}

void XAcorn128_dec_onebyte_InterruptEnable(XAcorn128_dec_onebyte *InstancePtr, u32 Mask) {
    u32 Register;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Register =  XAcorn128_dec_onebyte_ReadReg(InstancePtr->Axilites_BaseAddress, XACORN128_DEC_ONEBYTE_AXILITES_ADDR_IER);
    XAcorn128_dec_onebyte_WriteReg(InstancePtr->Axilites_BaseAddress, XACORN128_DEC_ONEBYTE_AXILITES_ADDR_IER, Register | Mask);
}

void XAcorn128_dec_onebyte_InterruptDisable(XAcorn128_dec_onebyte *InstancePtr, u32 Mask) {
    u32 Register;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Register =  XAcorn128_dec_onebyte_ReadReg(InstancePtr->Axilites_BaseAddress, XACORN128_DEC_ONEBYTE_AXILITES_ADDR_IER);
    XAcorn128_dec_onebyte_WriteReg(InstancePtr->Axilites_BaseAddress, XACORN128_DEC_ONEBYTE_AXILITES_ADDR_IER, Register & (~Mask));
}

void XAcorn128_dec_onebyte_InterruptClear(XAcorn128_dec_onebyte *InstancePtr, u32 Mask) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XAcorn128_dec_onebyte_WriteReg(InstancePtr->Axilites_BaseAddress, XACORN128_DEC_ONEBYTE_AXILITES_ADDR_ISR, Mask);
}

u32 XAcorn128_dec_onebyte_InterruptGetEnabled(XAcorn128_dec_onebyte *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XAcorn128_dec_onebyte_ReadReg(InstancePtr->Axilites_BaseAddress, XACORN128_DEC_ONEBYTE_AXILITES_ADDR_IER);
}

u32 XAcorn128_dec_onebyte_InterruptGetStatus(XAcorn128_dec_onebyte *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XAcorn128_dec_onebyte_ReadReg(InstancePtr->Axilites_BaseAddress, XACORN128_DEC_ONEBYTE_AXILITES_ADDR_ISR);
}

