
# Program: Catapult University Version
# Version: 2011a.126
#    File: Nlview netlist

module new "edge_detect:core" "orig"
load port {clk} input -attr xrf 8928 -attr oid 1 -attr vt d -attr @path {/edge_detect/edge_detect:core/clk}
load port {en} input -attr xrf 8929 -attr oid 2 -attr vt d -attr @path {/edge_detect/edge_detect:core/en}
load port {arst_n} input -attr xrf 8930 -attr oid 3 -attr vt d -attr @path {/edge_detect/edge_detect:core/arst_n}
load portBus {vin:rsc:mgc_in_wire.d(89:0)} input 90 {vin:rsc:mgc_in_wire.d(89)} {vin:rsc:mgc_in_wire.d(88)} {vin:rsc:mgc_in_wire.d(87)} {vin:rsc:mgc_in_wire.d(86)} {vin:rsc:mgc_in_wire.d(85)} {vin:rsc:mgc_in_wire.d(84)} {vin:rsc:mgc_in_wire.d(83)} {vin:rsc:mgc_in_wire.d(82)} {vin:rsc:mgc_in_wire.d(81)} {vin:rsc:mgc_in_wire.d(80)} {vin:rsc:mgc_in_wire.d(79)} {vin:rsc:mgc_in_wire.d(78)} {vin:rsc:mgc_in_wire.d(77)} {vin:rsc:mgc_in_wire.d(76)} {vin:rsc:mgc_in_wire.d(75)} {vin:rsc:mgc_in_wire.d(74)} {vin:rsc:mgc_in_wire.d(73)} {vin:rsc:mgc_in_wire.d(72)} {vin:rsc:mgc_in_wire.d(71)} {vin:rsc:mgc_in_wire.d(70)} {vin:rsc:mgc_in_wire.d(69)} {vin:rsc:mgc_in_wire.d(68)} {vin:rsc:mgc_in_wire.d(67)} {vin:rsc:mgc_in_wire.d(66)} {vin:rsc:mgc_in_wire.d(65)} {vin:rsc:mgc_in_wire.d(64)} {vin:rsc:mgc_in_wire.d(63)} {vin:rsc:mgc_in_wire.d(62)} {vin:rsc:mgc_in_wire.d(61)} {vin:rsc:mgc_in_wire.d(60)} {vin:rsc:mgc_in_wire.d(59)} {vin:rsc:mgc_in_wire.d(58)} {vin:rsc:mgc_in_wire.d(57)} {vin:rsc:mgc_in_wire.d(56)} {vin:rsc:mgc_in_wire.d(55)} {vin:rsc:mgc_in_wire.d(54)} {vin:rsc:mgc_in_wire.d(53)} {vin:rsc:mgc_in_wire.d(52)} {vin:rsc:mgc_in_wire.d(51)} {vin:rsc:mgc_in_wire.d(50)} {vin:rsc:mgc_in_wire.d(49)} {vin:rsc:mgc_in_wire.d(48)} {vin:rsc:mgc_in_wire.d(47)} {vin:rsc:mgc_in_wire.d(46)} {vin:rsc:mgc_in_wire.d(45)} {vin:rsc:mgc_in_wire.d(44)} {vin:rsc:mgc_in_wire.d(43)} {vin:rsc:mgc_in_wire.d(42)} {vin:rsc:mgc_in_wire.d(41)} {vin:rsc:mgc_in_wire.d(40)} {vin:rsc:mgc_in_wire.d(39)} {vin:rsc:mgc_in_wire.d(38)} {vin:rsc:mgc_in_wire.d(37)} {vin:rsc:mgc_in_wire.d(36)} {vin:rsc:mgc_in_wire.d(35)} {vin:rsc:mgc_in_wire.d(34)} {vin:rsc:mgc_in_wire.d(33)} {vin:rsc:mgc_in_wire.d(32)} {vin:rsc:mgc_in_wire.d(31)} {vin:rsc:mgc_in_wire.d(30)} {vin:rsc:mgc_in_wire.d(29)} {vin:rsc:mgc_in_wire.d(28)} {vin:rsc:mgc_in_wire.d(27)} {vin:rsc:mgc_in_wire.d(26)} {vin:rsc:mgc_in_wire.d(25)} {vin:rsc:mgc_in_wire.d(24)} {vin:rsc:mgc_in_wire.d(23)} {vin:rsc:mgc_in_wire.d(22)} {vin:rsc:mgc_in_wire.d(21)} {vin:rsc:mgc_in_wire.d(20)} {vin:rsc:mgc_in_wire.d(19)} {vin:rsc:mgc_in_wire.d(18)} {vin:rsc:mgc_in_wire.d(17)} {vin:rsc:mgc_in_wire.d(16)} {vin:rsc:mgc_in_wire.d(15)} {vin:rsc:mgc_in_wire.d(14)} {vin:rsc:mgc_in_wire.d(13)} {vin:rsc:mgc_in_wire.d(12)} {vin:rsc:mgc_in_wire.d(11)} {vin:rsc:mgc_in_wire.d(10)} {vin:rsc:mgc_in_wire.d(9)} {vin:rsc:mgc_in_wire.d(8)} {vin:rsc:mgc_in_wire.d(7)} {vin:rsc:mgc_in_wire.d(6)} {vin:rsc:mgc_in_wire.d(5)} {vin:rsc:mgc_in_wire.d(4)} {vin:rsc:mgc_in_wire.d(3)} {vin:rsc:mgc_in_wire.d(2)} {vin:rsc:mgc_in_wire.d(1)} {vin:rsc:mgc_in_wire.d(0)} -attr xrf 8931 -attr oid 4 -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load portBus {vout:rsc:mgc_out_stdreg.d(29:0)} output 30 {vout:rsc:mgc_out_stdreg.d(29)} {vout:rsc:mgc_out_stdreg.d(28)} {vout:rsc:mgc_out_stdreg.d(27)} {vout:rsc:mgc_out_stdreg.d(26)} {vout:rsc:mgc_out_stdreg.d(25)} {vout:rsc:mgc_out_stdreg.d(24)} {vout:rsc:mgc_out_stdreg.d(23)} {vout:rsc:mgc_out_stdreg.d(22)} {vout:rsc:mgc_out_stdreg.d(21)} {vout:rsc:mgc_out_stdreg.d(20)} {vout:rsc:mgc_out_stdreg.d(19)} {vout:rsc:mgc_out_stdreg.d(18)} {vout:rsc:mgc_out_stdreg.d(17)} {vout:rsc:mgc_out_stdreg.d(16)} {vout:rsc:mgc_out_stdreg.d(15)} {vout:rsc:mgc_out_stdreg.d(14)} {vout:rsc:mgc_out_stdreg.d(13)} {vout:rsc:mgc_out_stdreg.d(12)} {vout:rsc:mgc_out_stdreg.d(11)} {vout:rsc:mgc_out_stdreg.d(10)} {vout:rsc:mgc_out_stdreg.d(9)} {vout:rsc:mgc_out_stdreg.d(8)} {vout:rsc:mgc_out_stdreg.d(7)} {vout:rsc:mgc_out_stdreg.d(6)} {vout:rsc:mgc_out_stdreg.d(5)} {vout:rsc:mgc_out_stdreg.d(4)} {vout:rsc:mgc_out_stdreg.d(3)} {vout:rsc:mgc_out_stdreg.d(2)} {vout:rsc:mgc_out_stdreg.d(1)} {vout:rsc:mgc_out_stdreg.d(0)} -attr xrf 8932 -attr oid 5 -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load symbol "mgc_Altera-Cyclone-III-6_beh_psr.mgc_shift_r(90,0,7,10)" "INTERFACE" GEN boxcolor 0 \
     portBus {a(89:0)} input 90 {a(89)} {a(88)} {a(87)} {a(86)} {a(85)} {a(84)} {a(83)} {a(82)} {a(81)} {a(80)} {a(79)} {a(78)} {a(77)} {a(76)} {a(75)} {a(74)} {a(73)} {a(72)} {a(71)} {a(70)} {a(69)} {a(68)} {a(67)} {a(66)} {a(65)} {a(64)} {a(63)} {a(62)} {a(61)} {a(60)} {a(59)} {a(58)} {a(57)} {a(56)} {a(55)} {a(54)} {a(53)} {a(52)} {a(51)} {a(50)} {a(49)} {a(48)} {a(47)} {a(46)} {a(45)} {a(44)} {a(43)} {a(42)} {a(41)} {a(40)} {a(39)} {a(38)} {a(37)} {a(36)} {a(35)} {a(34)} {a(33)} {a(32)} {a(31)} {a(30)} {a(29)} {a(28)} {a(27)} {a(26)} {a(25)} {a(24)} {a(23)} {a(22)} {a(21)} {a(20)} {a(19)} {a(18)} {a(17)} {a(16)} {a(15)} {a(14)} {a(13)} {a(12)} {a(11)} {a(10)} {a(9)} {a(8)} {a(7)} {a(6)} {a(5)} {a(4)} {a(3)} {a(2)} {a(1)} {a(0)} \
     portBus {s(6:0)} input 7 {s(6)} {s(5)} {s(4)} {s(3)} {s(2)} {s(1)} {s(0)} \
     portBus {z(9:0)} output 10 {z(9)} {z(8)} {z(7)} {z(6)} {z(5)} {z(4)} {z(3)} {z(2)} {z(1)} {z(0)} \

load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus {A(0:0)} input 1 {A(0)} \
     portBus {Z(0:0)} output 1 {Z(0)} \

load symbol "or(3,1)" "INTERFACE" OR boxcolor 0 \
     portBus {A0(0:0)} input 1 {A0(0)} \
     portBus {A1(0:0)} input 1 {A1(0)} \
     portBus {A2(0:0)} input 1 {A2(0)} \
     portBus {Z(0:0)} output 1 {Z(0)} \

load symbol "not(10)" "INTERFACE" INV boxcolor 0 \
     portBus {A(9:0)} input 10 {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {Z(9:0)} output 10 {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(10,-1,1,0,10)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(9:0)} input 10 {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(0:0)} input 1 {B(0)} \
     portBus {Z(9:0)} output 10 {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mux(2,10)" "INTERFACE" MUX boxcolor 0 \
     portBus {A0(9:0)} input 10 {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus {A1(9:0)} input 10 {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus {S(0:0)} input.top 1 {S(0)} \
     portBus {Z(9:0)} output 10 {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "not(6)" "INTERFACE" INV boxcolor 0 \
     portBus {A(5:0)} input 6 {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {Z(5:0)} output 6 {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(6,1,1,0,7)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(5:0)} input 6 {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(0:0)} input 1 {B(0)} \
     portBus {Z(6:0)} output 7 {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "or(3,10)" "INTERFACE" OR boxcolor 0 \
     portBus {A0(9:0)} input 10 {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus {A1(9:0)} input 10 {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus {A2(9:0)} input 10 {A2(9)} {A2(8)} {A2(7)} {A2(6)} {A2(5)} {A2(4)} {A2(3)} {A2(2)} {A2(1)} {A2(0)} \
     portBus {Z(9:0)} output 10 {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "or(2,6)" "INTERFACE" OR boxcolor 0 \
     portBus {A0(5:0)} input 6 {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus {A1(5:0)} input 6 {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus {Z(5:0)} output 6 {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mux(2,30)" "INTERFACE" MUX boxcolor 0 \
     portBus {A0(29:0)} input 30 {A0(29)} {A0(28)} {A0(27)} {A0(26)} {A0(25)} {A0(24)} {A0(23)} {A0(22)} {A0(21)} {A0(20)} {A0(19)} {A0(18)} {A0(17)} {A0(16)} {A0(15)} {A0(14)} {A0(13)} {A0(12)} {A0(11)} {A0(10)} {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus {A1(29:0)} input 30 {A1(29)} {A1(28)} {A1(27)} {A1(26)} {A1(25)} {A1(24)} {A1(23)} {A1(22)} {A1(21)} {A1(20)} {A1(19)} {A1(18)} {A1(17)} {A1(16)} {A1(15)} {A1(14)} {A1(13)} {A1(12)} {A1(11)} {A1(10)} {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus {S(0:0)} input.top 1 {S(0)} \
     portBus {Z(29:0)} output 30 {Z(29)} {Z(28)} {Z(27)} {Z(26)} {Z(25)} {Z(24)} {Z(23)} {Z(22)} {Z(21)} {Z(20)} {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "reg(30,1,1,-1,0)" "INTERFACE" GEN boxcolor 1 \
     portBus {D(29:0)} input 30 {D(29)} {D(28)} {D(27)} {D(26)} {D(25)} {D(24)} {D(23)} {D(22)} {D(21)} {D(20)} {D(19)} {D(18)} {D(17)} {D(16)} {D(15)} {D(14)} {D(13)} {D(12)} {D(11)} {D(10)} {D(9)} {D(8)} {D(7)} {D(6)} {D(5)} {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     portBus {DRa(29:0)} input 30 {DRa(29)} {DRa(28)} {DRa(27)} {DRa(26)} {DRa(25)} {DRa(24)} {DRa(23)} {DRa(22)} {DRa(21)} {DRa(20)} {DRa(19)} {DRa(18)} {DRa(17)} {DRa(16)} {DRa(15)} {DRa(14)} {DRa(13)} {DRa(12)} {DRa(11)} {DRa(10)} {DRa(9)} {DRa(8)} {DRa(7)} {DRa(6)} {DRa(5)} {DRa(4)} {DRa(3)} {DRa(2)} {DRa(1)} {DRa(0)} \
     port {clk} input.clk \
     portBus {en(0:0)} input 1 {en(0)} \
     portBus {Ra(0:0)} input 1 {Ra(0)} \
     portBus {Z(29:0)} output 30 {Z(29)} {Z(28)} {Z(27)} {Z(26)} {Z(25)} {Z(24)} {Z(23)} {Z(22)} {Z(21)} {Z(20)} {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mux(2,2)" "INTERFACE" MUX boxcolor 0 \
     portBus {A0(1:0)} input 2 {A0(1)} {A0(0)} \
     portBus {A1(1:0)} input 2 {A1(1)} {A1(0)} \
     portBus {S(0:0)} input.top 1 {S(0)} \
     portBus {Z(1:0)} output 2 {Z(1)} {Z(0)} \

load symbol "nor(2,1)" "INTERFACE" NOR boxcolor 0 \
     portBus {A0(0:0)} input 1 {A0(0)} \
     portBus {A1(0:0)} input 1 {A1(0)} \
     portBus {Z(0:0)} output 1 {Z(0)} \

load symbol "and(3,1)" "INTERFACE" AND boxcolor 0 \
     portBus {A0(0:0)} input 1 {A0(0)} \
     portBus {A1(0:0)} input 1 {A1(0)} \
     portBus {A2(0:0)} input 1 {A2(0)} \
     portBus {Z(0:0)} output 1 {Z(0)} \

load symbol "nor(2,2)" "INTERFACE" NOR boxcolor 0 \
     portBus {A0(1:0)} input 2 {A0(1)} {A0(0)} \
     portBus {A1(1:0)} input 2 {A1(1)} {A1(0)} \
     portBus {Z(1:0)} output 2 {Z(1)} {Z(0)} \

load symbol "reg(2,1,1,-1,0)" "INTERFACE" GEN boxcolor 1 \
     portBus {D(1:0)} input 2 {D(1)} {D(0)} \
     portBus {DRa(1:0)} input 2 {DRa(1)} {DRa(0)} \
     port {clk} input.clk \
     portBus {en(0:0)} input 1 {en(0)} \
     portBus {Ra(0:0)} input 1 {Ra(0)} \
     portBus {Z(1:0)} output 2 {Z(1)} {Z(0)} \

load symbol "reg(1,1,1,-1,0)" "INTERFACE" GEN boxcolor 1 \
     portBus {D(0:0)} input 1 {D(0)} \
     portBus {DRa(0:0)} input 1 {DRa(0)} \
     port {clk} input.clk \
     portBus {en(0:0)} input 1 {en(0)} \
     portBus {Ra(0:0)} input 1 {Ra(0)} \
     portBus {Z(0:0)} output 1 {Z(0)} \

load symbol "and(2,1)" "INTERFACE" AND boxcolor 0 \
     portBus {A0(0:0)} input 1 {A0(0)} \
     portBus {A1(0:0)} input 1 {A1(0)} \
     portBus {Z(0:0)} output 1 {Z(0)} \

load symbol "nor(4,1)" "INTERFACE" NOR boxcolor 0 \
     portBus {A0(0:0)} input 1 {A0(0)} \
     portBus {A1(0:0)} input 1 {A1(0)} \
     portBus {A2(0:0)} input 1 {A2(0)} \
     portBus {A3(0:0)} input 1 {A3(0)} \
     portBus {Z(0:0)} output 1 {Z(0)} \

load symbol "mux(2,1)" "INTERFACE" MUX boxcolor 0 \
     portBus {A0(0:0)} input 1 {A0(0)} \
     portBus {A1(0:0)} input 1 {A1(0)} \
     portBus {S(0:0)} input.top 1 {S(0)} \
     portBus {Z(0:0)} output 1 {Z(0)} \

load symbol "mux(2,16)" "INTERFACE" MUX boxcolor 0 \
     portBus {A0(15:0)} input 16 {A0(15)} {A0(14)} {A0(13)} {A0(12)} {A0(11)} {A0(10)} {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus {A1(15:0)} input 16 {A1(15)} {A1(14)} {A1(13)} {A1(12)} {A1(11)} {A1(10)} {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus {S(0:0)} input.top 1 {S(0)} \
     portBus {Z(15:0)} output 16 {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "reg(16,1,1,-1,0)" "INTERFACE" GEN boxcolor 1 \
     portBus {D(15:0)} input 16 {D(15)} {D(14)} {D(13)} {D(12)} {D(11)} {D(10)} {D(9)} {D(8)} {D(7)} {D(6)} {D(5)} {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     portBus {DRa(15:0)} input 16 {DRa(15)} {DRa(14)} {DRa(13)} {DRa(12)} {DRa(11)} {DRa(10)} {DRa(9)} {DRa(8)} {DRa(7)} {DRa(6)} {DRa(5)} {DRa(4)} {DRa(3)} {DRa(2)} {DRa(1)} {DRa(0)} \
     port {clk} input.clk \
     portBus {en(0:0)} input 1 {en(0)} \
     portBus {Ra(0:0)} input 1 {Ra(0)} \
     portBus {Z(15:0)} output 16 {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "or(4,1)" "INTERFACE" OR boxcolor 0 \
     portBus {A0(0:0)} input 1 {A0(0)} \
     portBus {A1(0:0)} input 1 {A1(0)} \
     portBus {A2(0:0)} input 1 {A2(0)} \
     portBus {A3(0:0)} input 1 {A3(0)} \
     portBus {Z(0:0)} output 1 {Z(0)} \

load symbol "nor(3,1)" "INTERFACE" NOR boxcolor 0 \
     portBus {A0(0:0)} input 1 {A0(0)} \
     portBus {A1(0:0)} input 1 {A1(0)} \
     portBus {A2(0:0)} input 1 {A2(0)} \
     portBus {Z(0:0)} output 1 {Z(0)} \

load symbol "mux(2,90)" "INTERFACE" MUX boxcolor 0 \
     portBus {A0(89:0)} input 90 {A0(89)} {A0(88)} {A0(87)} {A0(86)} {A0(85)} {A0(84)} {A0(83)} {A0(82)} {A0(81)} {A0(80)} {A0(79)} {A0(78)} {A0(77)} {A0(76)} {A0(75)} {A0(74)} {A0(73)} {A0(72)} {A0(71)} {A0(70)} {A0(69)} {A0(68)} {A0(67)} {A0(66)} {A0(65)} {A0(64)} {A0(63)} {A0(62)} {A0(61)} {A0(60)} {A0(59)} {A0(58)} {A0(57)} {A0(56)} {A0(55)} {A0(54)} {A0(53)} {A0(52)} {A0(51)} {A0(50)} {A0(49)} {A0(48)} {A0(47)} {A0(46)} {A0(45)} {A0(44)} {A0(43)} {A0(42)} {A0(41)} {A0(40)} {A0(39)} {A0(38)} {A0(37)} {A0(36)} {A0(35)} {A0(34)} {A0(33)} {A0(32)} {A0(31)} {A0(30)} {A0(29)} {A0(28)} {A0(27)} {A0(26)} {A0(25)} {A0(24)} {A0(23)} {A0(22)} {A0(21)} {A0(20)} {A0(19)} {A0(18)} {A0(17)} {A0(16)} {A0(15)} {A0(14)} {A0(13)} {A0(12)} {A0(11)} {A0(10)} {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus {A1(89:0)} input 90 {A1(89)} {A1(88)} {A1(87)} {A1(86)} {A1(85)} {A1(84)} {A1(83)} {A1(82)} {A1(81)} {A1(80)} {A1(79)} {A1(78)} {A1(77)} {A1(76)} {A1(75)} {A1(74)} {A1(73)} {A1(72)} {A1(71)} {A1(70)} {A1(69)} {A1(68)} {A1(67)} {A1(66)} {A1(65)} {A1(64)} {A1(63)} {A1(62)} {A1(61)} {A1(60)} {A1(59)} {A1(58)} {A1(57)} {A1(56)} {A1(55)} {A1(54)} {A1(53)} {A1(52)} {A1(51)} {A1(50)} {A1(49)} {A1(48)} {A1(47)} {A1(46)} {A1(45)} {A1(44)} {A1(43)} {A1(42)} {A1(41)} {A1(40)} {A1(39)} {A1(38)} {A1(37)} {A1(36)} {A1(35)} {A1(34)} {A1(33)} {A1(32)} {A1(31)} {A1(30)} {A1(29)} {A1(28)} {A1(27)} {A1(26)} {A1(25)} {A1(24)} {A1(23)} {A1(22)} {A1(21)} {A1(20)} {A1(19)} {A1(18)} {A1(17)} {A1(16)} {A1(15)} {A1(14)} {A1(13)} {A1(12)} {A1(11)} {A1(10)} {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus {S(0:0)} input.top 1 {S(0)} \
     portBus {Z(89:0)} output 90 {Z(89)} {Z(88)} {Z(87)} {Z(86)} {Z(85)} {Z(84)} {Z(83)} {Z(82)} {Z(81)} {Z(80)} {Z(79)} {Z(78)} {Z(77)} {Z(76)} {Z(75)} {Z(74)} {Z(73)} {Z(72)} {Z(71)} {Z(70)} {Z(69)} {Z(68)} {Z(67)} {Z(66)} {Z(65)} {Z(64)} {Z(63)} {Z(62)} {Z(61)} {Z(60)} {Z(59)} {Z(58)} {Z(57)} {Z(56)} {Z(55)} {Z(54)} {Z(53)} {Z(52)} {Z(51)} {Z(50)} {Z(49)} {Z(48)} {Z(47)} {Z(46)} {Z(45)} {Z(44)} {Z(43)} {Z(42)} {Z(41)} {Z(40)} {Z(39)} {Z(38)} {Z(37)} {Z(36)} {Z(35)} {Z(34)} {Z(33)} {Z(32)} {Z(31)} {Z(30)} {Z(29)} {Z(28)} {Z(27)} {Z(26)} {Z(25)} {Z(24)} {Z(23)} {Z(22)} {Z(21)} {Z(20)} {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "reg(90,1,1,-1,0)" "INTERFACE" GEN boxcolor 1 \
     portBus {D(89:0)} input 90 {D(89)} {D(88)} {D(87)} {D(86)} {D(85)} {D(84)} {D(83)} {D(82)} {D(81)} {D(80)} {D(79)} {D(78)} {D(77)} {D(76)} {D(75)} {D(74)} {D(73)} {D(72)} {D(71)} {D(70)} {D(69)} {D(68)} {D(67)} {D(66)} {D(65)} {D(64)} {D(63)} {D(62)} {D(61)} {D(60)} {D(59)} {D(58)} {D(57)} {D(56)} {D(55)} {D(54)} {D(53)} {D(52)} {D(51)} {D(50)} {D(49)} {D(48)} {D(47)} {D(46)} {D(45)} {D(44)} {D(43)} {D(42)} {D(41)} {D(40)} {D(39)} {D(38)} {D(37)} {D(36)} {D(35)} {D(34)} {D(33)} {D(32)} {D(31)} {D(30)} {D(29)} {D(28)} {D(27)} {D(26)} {D(25)} {D(24)} {D(23)} {D(22)} {D(21)} {D(20)} {D(19)} {D(18)} {D(17)} {D(16)} {D(15)} {D(14)} {D(13)} {D(12)} {D(11)} {D(10)} {D(9)} {D(8)} {D(7)} {D(6)} {D(5)} {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     portBus {DRa(89:0)} input 90 {DRa(89)} {DRa(88)} {DRa(87)} {DRa(86)} {DRa(85)} {DRa(84)} {DRa(83)} {DRa(82)} {DRa(81)} {DRa(80)} {DRa(79)} {DRa(78)} {DRa(77)} {DRa(76)} {DRa(75)} {DRa(74)} {DRa(73)} {DRa(72)} {DRa(71)} {DRa(70)} {DRa(69)} {DRa(68)} {DRa(67)} {DRa(66)} {DRa(65)} {DRa(64)} {DRa(63)} {DRa(62)} {DRa(61)} {DRa(60)} {DRa(59)} {DRa(58)} {DRa(57)} {DRa(56)} {DRa(55)} {DRa(54)} {DRa(53)} {DRa(52)} {DRa(51)} {DRa(50)} {DRa(49)} {DRa(48)} {DRa(47)} {DRa(46)} {DRa(45)} {DRa(44)} {DRa(43)} {DRa(42)} {DRa(41)} {DRa(40)} {DRa(39)} {DRa(38)} {DRa(37)} {DRa(36)} {DRa(35)} {DRa(34)} {DRa(33)} {DRa(32)} {DRa(31)} {DRa(30)} {DRa(29)} {DRa(28)} {DRa(27)} {DRa(26)} {DRa(25)} {DRa(24)} {DRa(23)} {DRa(22)} {DRa(21)} {DRa(20)} {DRa(19)} {DRa(18)} {DRa(17)} {DRa(16)} {DRa(15)} {DRa(14)} {DRa(13)} {DRa(12)} {DRa(11)} {DRa(10)} {DRa(9)} {DRa(8)} {DRa(7)} {DRa(6)} {DRa(5)} {DRa(4)} {DRa(3)} {DRa(2)} {DRa(1)} {DRa(0)} \
     port {clk} input.clk \
     portBus {en(0:0)} input 1 {en(0)} \
     portBus {Ra(0:0)} input 1 {Ra(0)} \
     portBus {Z(89:0)} output 90 {Z(89)} {Z(88)} {Z(87)} {Z(86)} {Z(85)} {Z(84)} {Z(83)} {Z(82)} {Z(81)} {Z(80)} {Z(79)} {Z(78)} {Z(77)} {Z(76)} {Z(75)} {Z(74)} {Z(73)} {Z(72)} {Z(71)} {Z(70)} {Z(69)} {Z(68)} {Z(67)} {Z(66)} {Z(65)} {Z(64)} {Z(63)} {Z(62)} {Z(61)} {Z(60)} {Z(59)} {Z(58)} {Z(57)} {Z(56)} {Z(55)} {Z(54)} {Z(53)} {Z(52)} {Z(51)} {Z(50)} {Z(49)} {Z(48)} {Z(47)} {Z(46)} {Z(45)} {Z(44)} {Z(43)} {Z(42)} {Z(41)} {Z(40)} {Z(39)} {Z(38)} {Z(37)} {Z(36)} {Z(35)} {Z(34)} {Z(33)} {Z(32)} {Z(31)} {Z(30)} {Z(29)} {Z(28)} {Z(27)} {Z(26)} {Z(25)} {Z(24)} {Z(23)} {Z(22)} {Z(21)} {Z(20)} {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "or(2,1)" "INTERFACE" OR boxcolor 0 \
     portBus {A0(0:0)} input 1 {A0(0)} \
     portBus {A1(0:0)} input 1 {A1(0)} \
     portBus {Z(0:0)} output 1 {Z(0)} \

load symbol "mux(4,16)" "INTERFACE" MUX boxcolor 0 \
     portBus {A0(15:0)} input 16 {A0(15)} {A0(14)} {A0(13)} {A0(12)} {A0(11)} {A0(10)} {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus {A1(15:0)} input 16 {A1(15)} {A1(14)} {A1(13)} {A1(12)} {A1(11)} {A1(10)} {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus {A2(15:0)} input 16 {A2(15)} {A2(14)} {A2(13)} {A2(12)} {A2(11)} {A2(10)} {A2(9)} {A2(8)} {A2(7)} {A2(6)} {A2(5)} {A2(4)} {A2(3)} {A2(2)} {A2(1)} {A2(0)} \
     portBus {A3(15:0)} input 16 {A3(15)} {A3(14)} {A3(13)} {A3(12)} {A3(11)} {A3(10)} {A3(9)} {A3(8)} {A3(7)} {A3(6)} {A3(5)} {A3(4)} {A3(3)} {A3(2)} {A3(1)} {A3(0)} \
     portBus {S(1:0)} input.top 2 {S(1)} {S(0)} \
     portBus {Z(15:0)} output 16 {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(16,-1,16,-1,16)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(15:0)} input 16 {A(15)} {A(14)} {A(13)} {A(12)} {A(11)} {A(10)} {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(15:0)} input 16 {B(15)} {B(14)} {B(13)} {B(12)} {B(11)} {B(10)} {B(9)} {B(8)} {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(15:0)} output 16 {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "not(15)" "INTERFACE" INV boxcolor 0 \
     portBus {A(14:0)} input 15 {A(14)} {A(13)} {A(12)} {A(11)} {A(10)} {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {Z(14:0)} output 15 {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(15,0,1,0,16)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(14:0)} input 15 {A(14)} {A(13)} {A(12)} {A(11)} {A(10)} {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(0:0)} input 1 {B(0)} \
     portBus {Z(15:0)} output 16 {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mux1h(3,16)" "INTERFACE" GEN boxcolor 0 \
     portBus {A0(15:0)} input 16 {A0(15)} {A0(14)} {A0(13)} {A0(12)} {A0(11)} {A0(10)} {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus {A1(15:0)} input 16 {A1(15)} {A1(14)} {A1(13)} {A1(12)} {A1(11)} {A1(10)} {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus {A2(15:0)} input 16 {A2(15)} {A2(14)} {A2(13)} {A2(12)} {A2(11)} {A2(10)} {A2(9)} {A2(8)} {A2(7)} {A2(6)} {A2(5)} {A2(4)} {A2(3)} {A2(2)} {A2(1)} {A2(0)} \
     port {S0} input \
     port {S1} input \
     port {S2} input \
     portBus {Z(15:0)} output 16 {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(2,-1,1,0,2)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(1:0)} input 2 {A(1)} {A(0)} \
     portBus {B(0:0)} input 1 {B(0)} \
     portBus {Z(1:0)} output 2 {Z(1)} {Z(0)} \

load symbol "and(2,16)" "INTERFACE" AND boxcolor 0 \
     portBus {A0(15:0)} input 16 {A0(15)} {A0(14)} {A0(13)} {A0(12)} {A0(11)} {A0(10)} {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus {A1(15:0)} input 16 {A1(15)} {A1(14)} {A1(13)} {A1(12)} {A1(11)} {A1(10)} {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus {Z(15:0)} output 16 {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(1,0,1,0,2)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(0:0)} input 1 {A(0)} \
     portBus {B(0:0)} input 1 {B(0)} \
     portBus {Z(1:0)} output 2 {Z(1)} {Z(0)} \

load symbol "mux(32,10)" "INTERFACE" MUX boxcolor 0 \
     portBus {A0(9:0)} input 10 {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus {A1(9:0)} input 10 {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus {A2(9:0)} input 10 {A2(9)} {A2(8)} {A2(7)} {A2(6)} {A2(5)} {A2(4)} {A2(3)} {A2(2)} {A2(1)} {A2(0)} \
     portBus {A3(9:0)} input 10 {A3(9)} {A3(8)} {A3(7)} {A3(6)} {A3(5)} {A3(4)} {A3(3)} {A3(2)} {A3(1)} {A3(0)} \
     portBus {A4(9:0)} input 10 {A4(9)} {A4(8)} {A4(7)} {A4(6)} {A4(5)} {A4(4)} {A4(3)} {A4(2)} {A4(1)} {A4(0)} \
     portBus {A5(9:0)} input 10 {A5(9)} {A5(8)} {A5(7)} {A5(6)} {A5(5)} {A5(4)} {A5(3)} {A5(2)} {A5(1)} {A5(0)} \
     portBus {A6(9:0)} input 10 {A6(9)} {A6(8)} {A6(7)} {A6(6)} {A6(5)} {A6(4)} {A6(3)} {A6(2)} {A6(1)} {A6(0)} \
     portBus {A7(9:0)} input 10 {A7(9)} {A7(8)} {A7(7)} {A7(6)} {A7(5)} {A7(4)} {A7(3)} {A7(2)} {A7(1)} {A7(0)} \
     portBus {A8(9:0)} input 10 {A8(9)} {A8(8)} {A8(7)} {A8(6)} {A8(5)} {A8(4)} {A8(3)} {A8(2)} {A8(1)} {A8(0)} \
     portBus {A9(9:0)} input 10 {A9(9)} {A9(8)} {A9(7)} {A9(6)} {A9(5)} {A9(4)} {A9(3)} {A9(2)} {A9(1)} {A9(0)} \
     portBus {A10(9:0)} input 10 {A10(9)} {A10(8)} {A10(7)} {A10(6)} {A10(5)} {A10(4)} {A10(3)} {A10(2)} {A10(1)} {A10(0)} \
     portBus {A11(9:0)} input 10 {A11(9)} {A11(8)} {A11(7)} {A11(6)} {A11(5)} {A11(4)} {A11(3)} {A11(2)} {A11(1)} {A11(0)} \
     portBus {A12(9:0)} input 10 {A12(9)} {A12(8)} {A12(7)} {A12(6)} {A12(5)} {A12(4)} {A12(3)} {A12(2)} {A12(1)} {A12(0)} \
     portBus {A13(9:0)} input 10 {A13(9)} {A13(8)} {A13(7)} {A13(6)} {A13(5)} {A13(4)} {A13(3)} {A13(2)} {A13(1)} {A13(0)} \
     portBus {A14(9:0)} input 10 {A14(9)} {A14(8)} {A14(7)} {A14(6)} {A14(5)} {A14(4)} {A14(3)} {A14(2)} {A14(1)} {A14(0)} \
     portBus {A15(9:0)} input 10 {A15(9)} {A15(8)} {A15(7)} {A15(6)} {A15(5)} {A15(4)} {A15(3)} {A15(2)} {A15(1)} {A15(0)} \
     portBus {A16(9:0)} input 10 {A16(9)} {A16(8)} {A16(7)} {A16(6)} {A16(5)} {A16(4)} {A16(3)} {A16(2)} {A16(1)} {A16(0)} \
     portBus {A17(9:0)} input 10 {A17(9)} {A17(8)} {A17(7)} {A17(6)} {A17(5)} {A17(4)} {A17(3)} {A17(2)} {A17(1)} {A17(0)} \
     portBus {A18(9:0)} input 10 {A18(9)} {A18(8)} {A18(7)} {A18(6)} {A18(5)} {A18(4)} {A18(3)} {A18(2)} {A18(1)} {A18(0)} \
     portBus {A19(9:0)} input 10 {A19(9)} {A19(8)} {A19(7)} {A19(6)} {A19(5)} {A19(4)} {A19(3)} {A19(2)} {A19(1)} {A19(0)} \
     portBus {A20(9:0)} input 10 {A20(9)} {A20(8)} {A20(7)} {A20(6)} {A20(5)} {A20(4)} {A20(3)} {A20(2)} {A20(1)} {A20(0)} \
     portBus {A21(9:0)} input 10 {A21(9)} {A21(8)} {A21(7)} {A21(6)} {A21(5)} {A21(4)} {A21(3)} {A21(2)} {A21(1)} {A21(0)} \
     portBus {A22(9:0)} input 10 {A22(9)} {A22(8)} {A22(7)} {A22(6)} {A22(5)} {A22(4)} {A22(3)} {A22(2)} {A22(1)} {A22(0)} \
     portBus {A23(9:0)} input 10 {A23(9)} {A23(8)} {A23(7)} {A23(6)} {A23(5)} {A23(4)} {A23(3)} {A23(2)} {A23(1)} {A23(0)} \
     portBus {A24(9:0)} input 10 {A24(9)} {A24(8)} {A24(7)} {A24(6)} {A24(5)} {A24(4)} {A24(3)} {A24(2)} {A24(1)} {A24(0)} \
     portBus {A25(9:0)} input 10 {A25(9)} {A25(8)} {A25(7)} {A25(6)} {A25(5)} {A25(4)} {A25(3)} {A25(2)} {A25(1)} {A25(0)} \
     portBus {A26(9:0)} input 10 {A26(9)} {A26(8)} {A26(7)} {A26(6)} {A26(5)} {A26(4)} {A26(3)} {A26(2)} {A26(1)} {A26(0)} \
     portBus {A27(9:0)} input 10 {A27(9)} {A27(8)} {A27(7)} {A27(6)} {A27(5)} {A27(4)} {A27(3)} {A27(2)} {A27(1)} {A27(0)} \
     portBus {A28(9:0)} input 10 {A28(9)} {A28(8)} {A28(7)} {A28(6)} {A28(5)} {A28(4)} {A28(3)} {A28(2)} {A28(1)} {A28(0)} \
     portBus {A29(9:0)} input 10 {A29(9)} {A29(8)} {A29(7)} {A29(6)} {A29(5)} {A29(4)} {A29(3)} {A29(2)} {A29(1)} {A29(0)} \
     portBus {A30(9:0)} input 10 {A30(9)} {A30(8)} {A30(7)} {A30(6)} {A30(5)} {A30(4)} {A30(3)} {A30(2)} {A30(1)} {A30(0)} \
     portBus {A31(9:0)} input 10 {A31(9)} {A31(8)} {A31(7)} {A31(6)} {A31(5)} {A31(4)} {A31(3)} {A31(2)} {A31(1)} {A31(0)} \
     portBus {S(4:0)} input.top 5 {S(4)} {S(3)} {S(2)} {S(1)} {S(0)} \
     portBus {Z(9:0)} output 10 {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "and(2,10)" "INTERFACE" AND boxcolor 0 \
     portBus {A0(9:0)} input 10 {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus {A1(9:0)} input 10 {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus {Z(9:0)} output 10 {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(16,-1,10,0,16)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(15:0)} input 16 {A(15)} {A(14)} {A(13)} {A(12)} {A(11)} {A(10)} {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(9:0)} input 10 {B(9)} {B(8)} {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(15:0)} output 16 {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(5,-1,3,0,5)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(4:0)} input 5 {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(2:0)} input 3 {B(2)} {B(1)} {B(0)} \
     portBus {Z(4:0)} output 5 {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(2,0,4,-1,4)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(1:0)} input 2 {A(1)} {A(0)} \
     portBus {B(3:0)} input 4 {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(3:0)} output 4 {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mux(16,1)" "INTERFACE" MUX boxcolor 0 \
     portBus {A0(0:0)} input 1 {A0(0)} \
     portBus {A1(0:0)} input 1 {A1(0)} \
     portBus {A2(0:0)} input 1 {A2(0)} \
     portBus {A3(0:0)} input 1 {A3(0)} \
     portBus {A4(0:0)} input 1 {A4(0)} \
     portBus {A5(0:0)} input 1 {A5(0)} \
     portBus {A6(0:0)} input 1 {A6(0)} \
     portBus {A7(0:0)} input 1 {A7(0)} \
     portBus {A8(0:0)} input 1 {A8(0)} \
     portBus {A9(0:0)} input 1 {A9(0)} \
     portBus {A10(0:0)} input 1 {A10(0)} \
     portBus {A11(0:0)} input 1 {A11(0)} \
     portBus {A12(0:0)} input 1 {A12(0)} \
     portBus {A13(0:0)} input 1 {A13(0)} \
     portBus {A14(0:0)} input 1 {A14(0)} \
     portBus {A15(0:0)} input 1 {A15(0)} \
     portBus {S(3:0)} input.top 4 {S(3)} {S(2)} {S(1)} {S(0)} \
     portBus {Z(0:0)} output 1 {Z(0)} \

load symbol "and(2,2)" "INTERFACE" AND boxcolor 0 \
     portBus {A0(1:0)} input 2 {A0(1)} {A0(0)} \
     portBus {A1(1:0)} input 2 {A1(1)} {A1(0)} \
     portBus {Z(1:0)} output 2 {Z(1)} {Z(0)} \

load symbol "mux(4,90)" "INTERFACE" MUX boxcolor 0 \
     portBus {A0(89:0)} input 90 {A0(89)} {A0(88)} {A0(87)} {A0(86)} {A0(85)} {A0(84)} {A0(83)} {A0(82)} {A0(81)} {A0(80)} {A0(79)} {A0(78)} {A0(77)} {A0(76)} {A0(75)} {A0(74)} {A0(73)} {A0(72)} {A0(71)} {A0(70)} {A0(69)} {A0(68)} {A0(67)} {A0(66)} {A0(65)} {A0(64)} {A0(63)} {A0(62)} {A0(61)} {A0(60)} {A0(59)} {A0(58)} {A0(57)} {A0(56)} {A0(55)} {A0(54)} {A0(53)} {A0(52)} {A0(51)} {A0(50)} {A0(49)} {A0(48)} {A0(47)} {A0(46)} {A0(45)} {A0(44)} {A0(43)} {A0(42)} {A0(41)} {A0(40)} {A0(39)} {A0(38)} {A0(37)} {A0(36)} {A0(35)} {A0(34)} {A0(33)} {A0(32)} {A0(31)} {A0(30)} {A0(29)} {A0(28)} {A0(27)} {A0(26)} {A0(25)} {A0(24)} {A0(23)} {A0(22)} {A0(21)} {A0(20)} {A0(19)} {A0(18)} {A0(17)} {A0(16)} {A0(15)} {A0(14)} {A0(13)} {A0(12)} {A0(11)} {A0(10)} {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus {A1(89:0)} input 90 {A1(89)} {A1(88)} {A1(87)} {A1(86)} {A1(85)} {A1(84)} {A1(83)} {A1(82)} {A1(81)} {A1(80)} {A1(79)} {A1(78)} {A1(77)} {A1(76)} {A1(75)} {A1(74)} {A1(73)} {A1(72)} {A1(71)} {A1(70)} {A1(69)} {A1(68)} {A1(67)} {A1(66)} {A1(65)} {A1(64)} {A1(63)} {A1(62)} {A1(61)} {A1(60)} {A1(59)} {A1(58)} {A1(57)} {A1(56)} {A1(55)} {A1(54)} {A1(53)} {A1(52)} {A1(51)} {A1(50)} {A1(49)} {A1(48)} {A1(47)} {A1(46)} {A1(45)} {A1(44)} {A1(43)} {A1(42)} {A1(41)} {A1(40)} {A1(39)} {A1(38)} {A1(37)} {A1(36)} {A1(35)} {A1(34)} {A1(33)} {A1(32)} {A1(31)} {A1(30)} {A1(29)} {A1(28)} {A1(27)} {A1(26)} {A1(25)} {A1(24)} {A1(23)} {A1(22)} {A1(21)} {A1(20)} {A1(19)} {A1(18)} {A1(17)} {A1(16)} {A1(15)} {A1(14)} {A1(13)} {A1(12)} {A1(11)} {A1(10)} {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus {A2(89:0)} input 90 {A2(89)} {A2(88)} {A2(87)} {A2(86)} {A2(85)} {A2(84)} {A2(83)} {A2(82)} {A2(81)} {A2(80)} {A2(79)} {A2(78)} {A2(77)} {A2(76)} {A2(75)} {A2(74)} {A2(73)} {A2(72)} {A2(71)} {A2(70)} {A2(69)} {A2(68)} {A2(67)} {A2(66)} {A2(65)} {A2(64)} {A2(63)} {A2(62)} {A2(61)} {A2(60)} {A2(59)} {A2(58)} {A2(57)} {A2(56)} {A2(55)} {A2(54)} {A2(53)} {A2(52)} {A2(51)} {A2(50)} {A2(49)} {A2(48)} {A2(47)} {A2(46)} {A2(45)} {A2(44)} {A2(43)} {A2(42)} {A2(41)} {A2(40)} {A2(39)} {A2(38)} {A2(37)} {A2(36)} {A2(35)} {A2(34)} {A2(33)} {A2(32)} {A2(31)} {A2(30)} {A2(29)} {A2(28)} {A2(27)} {A2(26)} {A2(25)} {A2(24)} {A2(23)} {A2(22)} {A2(21)} {A2(20)} {A2(19)} {A2(18)} {A2(17)} {A2(16)} {A2(15)} {A2(14)} {A2(13)} {A2(12)} {A2(11)} {A2(10)} {A2(9)} {A2(8)} {A2(7)} {A2(6)} {A2(5)} {A2(4)} {A2(3)} {A2(2)} {A2(1)} {A2(0)} \
     portBus {A3(89:0)} input 90 {A3(89)} {A3(88)} {A3(87)} {A3(86)} {A3(85)} {A3(84)} {A3(83)} {A3(82)} {A3(81)} {A3(80)} {A3(79)} {A3(78)} {A3(77)} {A3(76)} {A3(75)} {A3(74)} {A3(73)} {A3(72)} {A3(71)} {A3(70)} {A3(69)} {A3(68)} {A3(67)} {A3(66)} {A3(65)} {A3(64)} {A3(63)} {A3(62)} {A3(61)} {A3(60)} {A3(59)} {A3(58)} {A3(57)} {A3(56)} {A3(55)} {A3(54)} {A3(53)} {A3(52)} {A3(51)} {A3(50)} {A3(49)} {A3(48)} {A3(47)} {A3(46)} {A3(45)} {A3(44)} {A3(43)} {A3(42)} {A3(41)} {A3(40)} {A3(39)} {A3(38)} {A3(37)} {A3(36)} {A3(35)} {A3(34)} {A3(33)} {A3(32)} {A3(31)} {A3(30)} {A3(29)} {A3(28)} {A3(27)} {A3(26)} {A3(25)} {A3(24)} {A3(23)} {A3(22)} {A3(21)} {A3(20)} {A3(19)} {A3(18)} {A3(17)} {A3(16)} {A3(15)} {A3(14)} {A3(13)} {A3(12)} {A3(11)} {A3(10)} {A3(9)} {A3(8)} {A3(7)} {A3(6)} {A3(5)} {A3(4)} {A3(3)} {A3(2)} {A3(1)} {A3(0)} \
     portBus {S(1:0)} input.top 2 {S(1)} {S(0)} \
     portBus {Z(89:0)} output 90 {Z(89)} {Z(88)} {Z(87)} {Z(86)} {Z(85)} {Z(84)} {Z(83)} {Z(82)} {Z(81)} {Z(80)} {Z(79)} {Z(78)} {Z(77)} {Z(76)} {Z(75)} {Z(74)} {Z(73)} {Z(72)} {Z(71)} {Z(70)} {Z(69)} {Z(68)} {Z(67)} {Z(66)} {Z(65)} {Z(64)} {Z(63)} {Z(62)} {Z(61)} {Z(60)} {Z(59)} {Z(58)} {Z(57)} {Z(56)} {Z(55)} {Z(54)} {Z(53)} {Z(52)} {Z(51)} {Z(50)} {Z(49)} {Z(48)} {Z(47)} {Z(46)} {Z(45)} {Z(44)} {Z(43)} {Z(42)} {Z(41)} {Z(40)} {Z(39)} {Z(38)} {Z(37)} {Z(36)} {Z(35)} {Z(34)} {Z(33)} {Z(32)} {Z(31)} {Z(30)} {Z(29)} {Z(28)} {Z(27)} {Z(26)} {Z(25)} {Z(24)} {Z(23)} {Z(22)} {Z(21)} {Z(20)} {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "not(2)" "INTERFACE" INV boxcolor 0 \
     portBus {A(1:0)} input 2 {A(1)} {A(0)} \
     portBus {Z(1:0)} output 2 {Z(1)} {Z(0)} \

load symbol "add(3,1,5,-1,5)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(2:0)} input 3 {A(2)} {A(1)} {A(0)} \
     portBus {B(4:0)} input 5 {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(4:0)} output 5 {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(2,0,2,0,3)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(1:0)} input 2 {A(1)} {A(0)} \
     portBus {B(1:0)} input 2 {B(1)} {B(0)} \
     portBus {Z(2:0)} output 3 {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(2,-1,1,1,2)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(1:0)} input 2 {A(1)} {A(0)} \
     portBus {B(0:0)} input 1 {B(0)} \
     portBus {Z(1:0)} output 2 {Z(1)} {Z(0)} \

load symbol "add(1,0,2,0,3)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(0:0)} input 1 {A(0)} \
     portBus {B(1:0)} input 2 {B(1)} {B(0)} \
     portBus {Z(2:0)} output 3 {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(4,-1,2,0,4)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(3:0)} input 4 {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(1:0)} input 2 {B(1)} {B(0)} \
     portBus {Z(3:0)} output 4 {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "nand(2,1)" "INTERFACE" NAND boxcolor 0 \
     portBus {A0(0:0)} input 1 {A0(0)} \
     portBus {A1(0:0)} input 1 {A1(0)} \
     portBus {Z(0:0)} output 1 {Z(0)} \

load symbol "add(4,0,3,0,5)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(3:0)} input 4 {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(2:0)} input 3 {B(2)} {B(1)} {B(0)} \
     portBus {Z(4:0)} output 5 {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load net {redx.lpi#1(0)} -attr vt d
load net {redx.lpi#1(1)} -attr vt d
load net {redx.lpi#1(2)} -attr vt d
load net {redx.lpi#1(3)} -attr vt d
load net {redx.lpi#1(4)} -attr vt d
load net {redx.lpi#1(5)} -attr vt d
load net {redx.lpi#1(6)} -attr vt d
load net {redx.lpi#1(7)} -attr vt d
load net {redx.lpi#1(8)} -attr vt d
load net {redx.lpi#1(9)} -attr vt d
load net {redx.lpi#1(10)} -attr vt d
load net {redx.lpi#1(11)} -attr vt d
load net {redx.lpi#1(12)} -attr vt d
load net {redx.lpi#1(13)} -attr vt d
load net {redx.lpi#1(14)} -attr vt d
load net {redx.lpi#1(15)} -attr vt d
load netBundle {redx.lpi#1} 16 {redx.lpi#1(0)} {redx.lpi#1(1)} {redx.lpi#1(2)} {redx.lpi#1(3)} {redx.lpi#1(4)} {redx.lpi#1(5)} {redx.lpi#1(6)} {redx.lpi#1(7)} {redx.lpi#1(8)} {redx.lpi#1(9)} {redx.lpi#1(10)} {redx.lpi#1(11)} {redx.lpi#1(12)} {redx.lpi#1(13)} {redx.lpi#1(14)} {redx.lpi#1(15)} -attr xrf 8933 -attr oid 6 -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.lpi#1}
load net {redy.lpi#1(0)} -attr vt d
load net {redy.lpi#1(1)} -attr vt d
load net {redy.lpi#1(2)} -attr vt d
load net {redy.lpi#1(3)} -attr vt d
load net {redy.lpi#1(4)} -attr vt d
load net {redy.lpi#1(5)} -attr vt d
load net {redy.lpi#1(6)} -attr vt d
load net {redy.lpi#1(7)} -attr vt d
load net {redy.lpi#1(8)} -attr vt d
load net {redy.lpi#1(9)} -attr vt d
load net {redy.lpi#1(10)} -attr vt d
load net {redy.lpi#1(11)} -attr vt d
load net {redy.lpi#1(12)} -attr vt d
load net {redy.lpi#1(13)} -attr vt d
load net {redy.lpi#1(14)} -attr vt d
load net {redy.lpi#1(15)} -attr vt d
load netBundle {redy.lpi#1} 16 {redy.lpi#1(0)} {redy.lpi#1(1)} {redy.lpi#1(2)} {redy.lpi#1(3)} {redy.lpi#1(4)} {redy.lpi#1(5)} {redy.lpi#1(6)} {redy.lpi#1(7)} {redy.lpi#1(8)} {redy.lpi#1(9)} {redy.lpi#1(10)} {redy.lpi#1(11)} {redy.lpi#1(12)} {redy.lpi#1(13)} {redy.lpi#1(14)} {redy.lpi#1(15)} -attr xrf 8934 -attr oid 7 -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.lpi#1}
load net {greenx.lpi#1(0)} -attr vt d
load net {greenx.lpi#1(1)} -attr vt d
load net {greenx.lpi#1(2)} -attr vt d
load net {greenx.lpi#1(3)} -attr vt d
load net {greenx.lpi#1(4)} -attr vt d
load net {greenx.lpi#1(5)} -attr vt d
load net {greenx.lpi#1(6)} -attr vt d
load net {greenx.lpi#1(7)} -attr vt d
load net {greenx.lpi#1(8)} -attr vt d
load net {greenx.lpi#1(9)} -attr vt d
load net {greenx.lpi#1(10)} -attr vt d
load net {greenx.lpi#1(11)} -attr vt d
load net {greenx.lpi#1(12)} -attr vt d
load net {greenx.lpi#1(13)} -attr vt d
load net {greenx.lpi#1(14)} -attr vt d
load net {greenx.lpi#1(15)} -attr vt d
load netBundle {greenx.lpi#1} 16 {greenx.lpi#1(0)} {greenx.lpi#1(1)} {greenx.lpi#1(2)} {greenx.lpi#1(3)} {greenx.lpi#1(4)} {greenx.lpi#1(5)} {greenx.lpi#1(6)} {greenx.lpi#1(7)} {greenx.lpi#1(8)} {greenx.lpi#1(9)} {greenx.lpi#1(10)} {greenx.lpi#1(11)} {greenx.lpi#1(12)} {greenx.lpi#1(13)} {greenx.lpi#1(14)} {greenx.lpi#1(15)} -attr xrf 8935 -attr oid 8 -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.lpi#1}
load net {greeny.lpi#1(0)} -attr vt d
load net {greeny.lpi#1(1)} -attr vt d
load net {greeny.lpi#1(2)} -attr vt d
load net {greeny.lpi#1(3)} -attr vt d
load net {greeny.lpi#1(4)} -attr vt d
load net {greeny.lpi#1(5)} -attr vt d
load net {greeny.lpi#1(6)} -attr vt d
load net {greeny.lpi#1(7)} -attr vt d
load net {greeny.lpi#1(8)} -attr vt d
load net {greeny.lpi#1(9)} -attr vt d
load net {greeny.lpi#1(10)} -attr vt d
load net {greeny.lpi#1(11)} -attr vt d
load net {greeny.lpi#1(12)} -attr vt d
load net {greeny.lpi#1(13)} -attr vt d
load net {greeny.lpi#1(14)} -attr vt d
load net {greeny.lpi#1(15)} -attr vt d
load netBundle {greeny.lpi#1} 16 {greeny.lpi#1(0)} {greeny.lpi#1(1)} {greeny.lpi#1(2)} {greeny.lpi#1(3)} {greeny.lpi#1(4)} {greeny.lpi#1(5)} {greeny.lpi#1(6)} {greeny.lpi#1(7)} {greeny.lpi#1(8)} {greeny.lpi#1(9)} {greeny.lpi#1(10)} {greeny.lpi#1(11)} {greeny.lpi#1(12)} {greeny.lpi#1(13)} {greeny.lpi#1(14)} {greeny.lpi#1(15)} -attr xrf 8936 -attr oid 9 -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.lpi#1}
load net {bluex.lpi#1(0)} -attr vt d
load net {bluex.lpi#1(1)} -attr vt d
load net {bluex.lpi#1(2)} -attr vt d
load net {bluex.lpi#1(3)} -attr vt d
load net {bluex.lpi#1(4)} -attr vt d
load net {bluex.lpi#1(5)} -attr vt d
load net {bluex.lpi#1(6)} -attr vt d
load net {bluex.lpi#1(7)} -attr vt d
load net {bluex.lpi#1(8)} -attr vt d
load net {bluex.lpi#1(9)} -attr vt d
load net {bluex.lpi#1(10)} -attr vt d
load net {bluex.lpi#1(11)} -attr vt d
load net {bluex.lpi#1(12)} -attr vt d
load net {bluex.lpi#1(13)} -attr vt d
load net {bluex.lpi#1(14)} -attr vt d
load net {bluex.lpi#1(15)} -attr vt d
load netBundle {bluex.lpi#1} 16 {bluex.lpi#1(0)} {bluex.lpi#1(1)} {bluex.lpi#1(2)} {bluex.lpi#1(3)} {bluex.lpi#1(4)} {bluex.lpi#1(5)} {bluex.lpi#1(6)} {bluex.lpi#1(7)} {bluex.lpi#1(8)} {bluex.lpi#1(9)} {bluex.lpi#1(10)} {bluex.lpi#1(11)} {bluex.lpi#1(12)} {bluex.lpi#1(13)} {bluex.lpi#1(14)} {bluex.lpi#1(15)} -attr xrf 8937 -attr oid 10 -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.lpi#1}
load net {bluey.lpi#1(0)} -attr vt d
load net {bluey.lpi#1(1)} -attr vt d
load net {bluey.lpi#1(2)} -attr vt d
load net {bluey.lpi#1(3)} -attr vt d
load net {bluey.lpi#1(4)} -attr vt d
load net {bluey.lpi#1(5)} -attr vt d
load net {bluey.lpi#1(6)} -attr vt d
load net {bluey.lpi#1(7)} -attr vt d
load net {bluey.lpi#1(8)} -attr vt d
load net {bluey.lpi#1(9)} -attr vt d
load net {bluey.lpi#1(10)} -attr vt d
load net {bluey.lpi#1(11)} -attr vt d
load net {bluey.lpi#1(12)} -attr vt d
load net {bluey.lpi#1(13)} -attr vt d
load net {bluey.lpi#1(14)} -attr vt d
load net {bluey.lpi#1(15)} -attr vt d
load netBundle {bluey.lpi#1} 16 {bluey.lpi#1(0)} {bluey.lpi#1(1)} {bluey.lpi#1(2)} {bluey.lpi#1(3)} {bluey.lpi#1(4)} {bluey.lpi#1(5)} {bluey.lpi#1(6)} {bluey.lpi#1(7)} {bluey.lpi#1(8)} {bluey.lpi#1(9)} {bluey.lpi#1(10)} {bluey.lpi#1(11)} {bluey.lpi#1(12)} {bluey.lpi#1(13)} {bluey.lpi#1(14)} {bluey.lpi#1(15)} -attr xrf 8938 -attr oid 11 -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.lpi#1}
load net {blue_y(1).lpi#1(0)} -attr vt d
load net {blue_y(1).lpi#1(1)} -attr vt d
load net {blue_y(1).lpi#1(2)} -attr vt d
load net {blue_y(1).lpi#1(3)} -attr vt d
load net {blue_y(1).lpi#1(4)} -attr vt d
load net {blue_y(1).lpi#1(5)} -attr vt d
load net {blue_y(1).lpi#1(6)} -attr vt d
load net {blue_y(1).lpi#1(7)} -attr vt d
load net {blue_y(1).lpi#1(8)} -attr vt d
load net {blue_y(1).lpi#1(9)} -attr vt d
load net {blue_y(1).lpi#1(10)} -attr vt d
load net {blue_y(1).lpi#1(11)} -attr vt d
load net {blue_y(1).lpi#1(12)} -attr vt d
load net {blue_y(1).lpi#1(13)} -attr vt d
load net {blue_y(1).lpi#1(14)} -attr vt d
load net {blue_y(1).lpi#1(15)} -attr vt d
load netBundle {blue_y(1).lpi#1} 16 {blue_y(1).lpi#1(0)} {blue_y(1).lpi#1(1)} {blue_y(1).lpi#1(2)} {blue_y(1).lpi#1(3)} {blue_y(1).lpi#1(4)} {blue_y(1).lpi#1(5)} {blue_y(1).lpi#1(6)} {blue_y(1).lpi#1(7)} {blue_y(1).lpi#1(8)} {blue_y(1).lpi#1(9)} {blue_y(1).lpi#1(10)} {blue_y(1).lpi#1(11)} {blue_y(1).lpi#1(12)} {blue_y(1).lpi#1(13)} {blue_y(1).lpi#1(14)} {blue_y(1).lpi#1(15)} -attr xrf 8939 -attr oid 12 -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(1).lpi#1}
load net {blue_y(0).lpi#1(0)} -attr vt d
load net {blue_y(0).lpi#1(1)} -attr vt d
load net {blue_y(0).lpi#1(2)} -attr vt d
load net {blue_y(0).lpi#1(3)} -attr vt d
load net {blue_y(0).lpi#1(4)} -attr vt d
load net {blue_y(0).lpi#1(5)} -attr vt d
load net {blue_y(0).lpi#1(6)} -attr vt d
load net {blue_y(0).lpi#1(7)} -attr vt d
load net {blue_y(0).lpi#1(8)} -attr vt d
load net {blue_y(0).lpi#1(9)} -attr vt d
load net {blue_y(0).lpi#1(10)} -attr vt d
load net {blue_y(0).lpi#1(11)} -attr vt d
load net {blue_y(0).lpi#1(12)} -attr vt d
load net {blue_y(0).lpi#1(13)} -attr vt d
load net {blue_y(0).lpi#1(14)} -attr vt d
load net {blue_y(0).lpi#1(15)} -attr vt d
load netBundle {blue_y(0).lpi#1} 16 {blue_y(0).lpi#1(0)} {blue_y(0).lpi#1(1)} {blue_y(0).lpi#1(2)} {blue_y(0).lpi#1(3)} {blue_y(0).lpi#1(4)} {blue_y(0).lpi#1(5)} {blue_y(0).lpi#1(6)} {blue_y(0).lpi#1(7)} {blue_y(0).lpi#1(8)} {blue_y(0).lpi#1(9)} {blue_y(0).lpi#1(10)} {blue_y(0).lpi#1(11)} {blue_y(0).lpi#1(12)} {blue_y(0).lpi#1(13)} {blue_y(0).lpi#1(14)} {blue_y(0).lpi#1(15)} -attr xrf 8940 -attr oid 13 -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(0).lpi#1}
load net {blue_y(2).lpi#1(0)} -attr vt d
load net {blue_y(2).lpi#1(1)} -attr vt d
load net {blue_y(2).lpi#1(2)} -attr vt d
load net {blue_y(2).lpi#1(3)} -attr vt d
load net {blue_y(2).lpi#1(4)} -attr vt d
load net {blue_y(2).lpi#1(5)} -attr vt d
load net {blue_y(2).lpi#1(6)} -attr vt d
load net {blue_y(2).lpi#1(7)} -attr vt d
load net {blue_y(2).lpi#1(8)} -attr vt d
load net {blue_y(2).lpi#1(9)} -attr vt d
load net {blue_y(2).lpi#1(10)} -attr vt d
load net {blue_y(2).lpi#1(11)} -attr vt d
load net {blue_y(2).lpi#1(12)} -attr vt d
load net {blue_y(2).lpi#1(13)} -attr vt d
load net {blue_y(2).lpi#1(14)} -attr vt d
load net {blue_y(2).lpi#1(15)} -attr vt d
load netBundle {blue_y(2).lpi#1} 16 {blue_y(2).lpi#1(0)} {blue_y(2).lpi#1(1)} {blue_y(2).lpi#1(2)} {blue_y(2).lpi#1(3)} {blue_y(2).lpi#1(4)} {blue_y(2).lpi#1(5)} {blue_y(2).lpi#1(6)} {blue_y(2).lpi#1(7)} {blue_y(2).lpi#1(8)} {blue_y(2).lpi#1(9)} {blue_y(2).lpi#1(10)} {blue_y(2).lpi#1(11)} {blue_y(2).lpi#1(12)} {blue_y(2).lpi#1(13)} {blue_y(2).lpi#1(14)} {blue_y(2).lpi#1(15)} -attr xrf 8941 -attr oid 14 -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(2).lpi#1}
load net {green_y(1).lpi#1(0)} -attr vt d
load net {green_y(1).lpi#1(1)} -attr vt d
load net {green_y(1).lpi#1(2)} -attr vt d
load net {green_y(1).lpi#1(3)} -attr vt d
load net {green_y(1).lpi#1(4)} -attr vt d
load net {green_y(1).lpi#1(5)} -attr vt d
load net {green_y(1).lpi#1(6)} -attr vt d
load net {green_y(1).lpi#1(7)} -attr vt d
load net {green_y(1).lpi#1(8)} -attr vt d
load net {green_y(1).lpi#1(9)} -attr vt d
load net {green_y(1).lpi#1(10)} -attr vt d
load net {green_y(1).lpi#1(11)} -attr vt d
load net {green_y(1).lpi#1(12)} -attr vt d
load net {green_y(1).lpi#1(13)} -attr vt d
load net {green_y(1).lpi#1(14)} -attr vt d
load net {green_y(1).lpi#1(15)} -attr vt d
load netBundle {green_y(1).lpi#1} 16 {green_y(1).lpi#1(0)} {green_y(1).lpi#1(1)} {green_y(1).lpi#1(2)} {green_y(1).lpi#1(3)} {green_y(1).lpi#1(4)} {green_y(1).lpi#1(5)} {green_y(1).lpi#1(6)} {green_y(1).lpi#1(7)} {green_y(1).lpi#1(8)} {green_y(1).lpi#1(9)} {green_y(1).lpi#1(10)} {green_y(1).lpi#1(11)} {green_y(1).lpi#1(12)} {green_y(1).lpi#1(13)} {green_y(1).lpi#1(14)} {green_y(1).lpi#1(15)} -attr xrf 8942 -attr oid 15 -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(1).lpi#1}
load net {green_y(0).lpi#1(0)} -attr vt d
load net {green_y(0).lpi#1(1)} -attr vt d
load net {green_y(0).lpi#1(2)} -attr vt d
load net {green_y(0).lpi#1(3)} -attr vt d
load net {green_y(0).lpi#1(4)} -attr vt d
load net {green_y(0).lpi#1(5)} -attr vt d
load net {green_y(0).lpi#1(6)} -attr vt d
load net {green_y(0).lpi#1(7)} -attr vt d
load net {green_y(0).lpi#1(8)} -attr vt d
load net {green_y(0).lpi#1(9)} -attr vt d
load net {green_y(0).lpi#1(10)} -attr vt d
load net {green_y(0).lpi#1(11)} -attr vt d
load net {green_y(0).lpi#1(12)} -attr vt d
load net {green_y(0).lpi#1(13)} -attr vt d
load net {green_y(0).lpi#1(14)} -attr vt d
load net {green_y(0).lpi#1(15)} -attr vt d
load netBundle {green_y(0).lpi#1} 16 {green_y(0).lpi#1(0)} {green_y(0).lpi#1(1)} {green_y(0).lpi#1(2)} {green_y(0).lpi#1(3)} {green_y(0).lpi#1(4)} {green_y(0).lpi#1(5)} {green_y(0).lpi#1(6)} {green_y(0).lpi#1(7)} {green_y(0).lpi#1(8)} {green_y(0).lpi#1(9)} {green_y(0).lpi#1(10)} {green_y(0).lpi#1(11)} {green_y(0).lpi#1(12)} {green_y(0).lpi#1(13)} {green_y(0).lpi#1(14)} {green_y(0).lpi#1(15)} -attr xrf 8943 -attr oid 16 -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(0).lpi#1}
load net {green_y(2).lpi#1(0)} -attr vt d
load net {green_y(2).lpi#1(1)} -attr vt d
load net {green_y(2).lpi#1(2)} -attr vt d
load net {green_y(2).lpi#1(3)} -attr vt d
load net {green_y(2).lpi#1(4)} -attr vt d
load net {green_y(2).lpi#1(5)} -attr vt d
load net {green_y(2).lpi#1(6)} -attr vt d
load net {green_y(2).lpi#1(7)} -attr vt d
load net {green_y(2).lpi#1(8)} -attr vt d
load net {green_y(2).lpi#1(9)} -attr vt d
load net {green_y(2).lpi#1(10)} -attr vt d
load net {green_y(2).lpi#1(11)} -attr vt d
load net {green_y(2).lpi#1(12)} -attr vt d
load net {green_y(2).lpi#1(13)} -attr vt d
load net {green_y(2).lpi#1(14)} -attr vt d
load net {green_y(2).lpi#1(15)} -attr vt d
load netBundle {green_y(2).lpi#1} 16 {green_y(2).lpi#1(0)} {green_y(2).lpi#1(1)} {green_y(2).lpi#1(2)} {green_y(2).lpi#1(3)} {green_y(2).lpi#1(4)} {green_y(2).lpi#1(5)} {green_y(2).lpi#1(6)} {green_y(2).lpi#1(7)} {green_y(2).lpi#1(8)} {green_y(2).lpi#1(9)} {green_y(2).lpi#1(10)} {green_y(2).lpi#1(11)} {green_y(2).lpi#1(12)} {green_y(2).lpi#1(13)} {green_y(2).lpi#1(14)} {green_y(2).lpi#1(15)} -attr xrf 8944 -attr oid 17 -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(2).lpi#1}
load net {red_y(1).lpi#1(0)} -attr vt d
load net {red_y(1).lpi#1(1)} -attr vt d
load net {red_y(1).lpi#1(2)} -attr vt d
load net {red_y(1).lpi#1(3)} -attr vt d
load net {red_y(1).lpi#1(4)} -attr vt d
load net {red_y(1).lpi#1(5)} -attr vt d
load net {red_y(1).lpi#1(6)} -attr vt d
load net {red_y(1).lpi#1(7)} -attr vt d
load net {red_y(1).lpi#1(8)} -attr vt d
load net {red_y(1).lpi#1(9)} -attr vt d
load net {red_y(1).lpi#1(10)} -attr vt d
load net {red_y(1).lpi#1(11)} -attr vt d
load net {red_y(1).lpi#1(12)} -attr vt d
load net {red_y(1).lpi#1(13)} -attr vt d
load net {red_y(1).lpi#1(14)} -attr vt d
load net {red_y(1).lpi#1(15)} -attr vt d
load netBundle {red_y(1).lpi#1} 16 {red_y(1).lpi#1(0)} {red_y(1).lpi#1(1)} {red_y(1).lpi#1(2)} {red_y(1).lpi#1(3)} {red_y(1).lpi#1(4)} {red_y(1).lpi#1(5)} {red_y(1).lpi#1(6)} {red_y(1).lpi#1(7)} {red_y(1).lpi#1(8)} {red_y(1).lpi#1(9)} {red_y(1).lpi#1(10)} {red_y(1).lpi#1(11)} {red_y(1).lpi#1(12)} {red_y(1).lpi#1(13)} {red_y(1).lpi#1(14)} {red_y(1).lpi#1(15)} -attr xrf 8945 -attr oid 18 -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(1).lpi#1}
load net {red_y(0).lpi#1(0)} -attr vt d
load net {red_y(0).lpi#1(1)} -attr vt d
load net {red_y(0).lpi#1(2)} -attr vt d
load net {red_y(0).lpi#1(3)} -attr vt d
load net {red_y(0).lpi#1(4)} -attr vt d
load net {red_y(0).lpi#1(5)} -attr vt d
load net {red_y(0).lpi#1(6)} -attr vt d
load net {red_y(0).lpi#1(7)} -attr vt d
load net {red_y(0).lpi#1(8)} -attr vt d
load net {red_y(0).lpi#1(9)} -attr vt d
load net {red_y(0).lpi#1(10)} -attr vt d
load net {red_y(0).lpi#1(11)} -attr vt d
load net {red_y(0).lpi#1(12)} -attr vt d
load net {red_y(0).lpi#1(13)} -attr vt d
load net {red_y(0).lpi#1(14)} -attr vt d
load net {red_y(0).lpi#1(15)} -attr vt d
load netBundle {red_y(0).lpi#1} 16 {red_y(0).lpi#1(0)} {red_y(0).lpi#1(1)} {red_y(0).lpi#1(2)} {red_y(0).lpi#1(3)} {red_y(0).lpi#1(4)} {red_y(0).lpi#1(5)} {red_y(0).lpi#1(6)} {red_y(0).lpi#1(7)} {red_y(0).lpi#1(8)} {red_y(0).lpi#1(9)} {red_y(0).lpi#1(10)} {red_y(0).lpi#1(11)} {red_y(0).lpi#1(12)} {red_y(0).lpi#1(13)} {red_y(0).lpi#1(14)} {red_y(0).lpi#1(15)} -attr xrf 8946 -attr oid 19 -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(0).lpi#1}
load net {red_y(2).lpi#1(0)} -attr vt d
load net {red_y(2).lpi#1(1)} -attr vt d
load net {red_y(2).lpi#1(2)} -attr vt d
load net {red_y(2).lpi#1(3)} -attr vt d
load net {red_y(2).lpi#1(4)} -attr vt d
load net {red_y(2).lpi#1(5)} -attr vt d
load net {red_y(2).lpi#1(6)} -attr vt d
load net {red_y(2).lpi#1(7)} -attr vt d
load net {red_y(2).lpi#1(8)} -attr vt d
load net {red_y(2).lpi#1(9)} -attr vt d
load net {red_y(2).lpi#1(10)} -attr vt d
load net {red_y(2).lpi#1(11)} -attr vt d
load net {red_y(2).lpi#1(12)} -attr vt d
load net {red_y(2).lpi#1(13)} -attr vt d
load net {red_y(2).lpi#1(14)} -attr vt d
load net {red_y(2).lpi#1(15)} -attr vt d
load netBundle {red_y(2).lpi#1} 16 {red_y(2).lpi#1(0)} {red_y(2).lpi#1(1)} {red_y(2).lpi#1(2)} {red_y(2).lpi#1(3)} {red_y(2).lpi#1(4)} {red_y(2).lpi#1(5)} {red_y(2).lpi#1(6)} {red_y(2).lpi#1(7)} {red_y(2).lpi#1(8)} {red_y(2).lpi#1(9)} {red_y(2).lpi#1(10)} {red_y(2).lpi#1(11)} {red_y(2).lpi#1(12)} {red_y(2).lpi#1(13)} {red_y(2).lpi#1(14)} {red_y(2).lpi#1(15)} -attr xrf 8947 -attr oid 20 -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(2).lpi#1}
load net {blue_x(1).lpi#1(0)} -attr vt d
load net {blue_x(1).lpi#1(1)} -attr vt d
load net {blue_x(1).lpi#1(2)} -attr vt d
load net {blue_x(1).lpi#1(3)} -attr vt d
load net {blue_x(1).lpi#1(4)} -attr vt d
load net {blue_x(1).lpi#1(5)} -attr vt d
load net {blue_x(1).lpi#1(6)} -attr vt d
load net {blue_x(1).lpi#1(7)} -attr vt d
load net {blue_x(1).lpi#1(8)} -attr vt d
load net {blue_x(1).lpi#1(9)} -attr vt d
load net {blue_x(1).lpi#1(10)} -attr vt d
load net {blue_x(1).lpi#1(11)} -attr vt d
load net {blue_x(1).lpi#1(12)} -attr vt d
load net {blue_x(1).lpi#1(13)} -attr vt d
load net {blue_x(1).lpi#1(14)} -attr vt d
load net {blue_x(1).lpi#1(15)} -attr vt d
load netBundle {blue_x(1).lpi#1} 16 {blue_x(1).lpi#1(0)} {blue_x(1).lpi#1(1)} {blue_x(1).lpi#1(2)} {blue_x(1).lpi#1(3)} {blue_x(1).lpi#1(4)} {blue_x(1).lpi#1(5)} {blue_x(1).lpi#1(6)} {blue_x(1).lpi#1(7)} {blue_x(1).lpi#1(8)} {blue_x(1).lpi#1(9)} {blue_x(1).lpi#1(10)} {blue_x(1).lpi#1(11)} {blue_x(1).lpi#1(12)} {blue_x(1).lpi#1(13)} {blue_x(1).lpi#1(14)} {blue_x(1).lpi#1(15)} -attr xrf 8948 -attr oid 21 -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(1).lpi#1}
load net {blue_x(0).lpi#1(0)} -attr vt d
load net {blue_x(0).lpi#1(1)} -attr vt d
load net {blue_x(0).lpi#1(2)} -attr vt d
load net {blue_x(0).lpi#1(3)} -attr vt d
load net {blue_x(0).lpi#1(4)} -attr vt d
load net {blue_x(0).lpi#1(5)} -attr vt d
load net {blue_x(0).lpi#1(6)} -attr vt d
load net {blue_x(0).lpi#1(7)} -attr vt d
load net {blue_x(0).lpi#1(8)} -attr vt d
load net {blue_x(0).lpi#1(9)} -attr vt d
load net {blue_x(0).lpi#1(10)} -attr vt d
load net {blue_x(0).lpi#1(11)} -attr vt d
load net {blue_x(0).lpi#1(12)} -attr vt d
load net {blue_x(0).lpi#1(13)} -attr vt d
load net {blue_x(0).lpi#1(14)} -attr vt d
load net {blue_x(0).lpi#1(15)} -attr vt d
load netBundle {blue_x(0).lpi#1} 16 {blue_x(0).lpi#1(0)} {blue_x(0).lpi#1(1)} {blue_x(0).lpi#1(2)} {blue_x(0).lpi#1(3)} {blue_x(0).lpi#1(4)} {blue_x(0).lpi#1(5)} {blue_x(0).lpi#1(6)} {blue_x(0).lpi#1(7)} {blue_x(0).lpi#1(8)} {blue_x(0).lpi#1(9)} {blue_x(0).lpi#1(10)} {blue_x(0).lpi#1(11)} {blue_x(0).lpi#1(12)} {blue_x(0).lpi#1(13)} {blue_x(0).lpi#1(14)} {blue_x(0).lpi#1(15)} -attr xrf 8949 -attr oid 22 -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(0).lpi#1}
load net {blue_x(2).lpi#1(0)} -attr vt d
load net {blue_x(2).lpi#1(1)} -attr vt d
load net {blue_x(2).lpi#1(2)} -attr vt d
load net {blue_x(2).lpi#1(3)} -attr vt d
load net {blue_x(2).lpi#1(4)} -attr vt d
load net {blue_x(2).lpi#1(5)} -attr vt d
load net {blue_x(2).lpi#1(6)} -attr vt d
load net {blue_x(2).lpi#1(7)} -attr vt d
load net {blue_x(2).lpi#1(8)} -attr vt d
load net {blue_x(2).lpi#1(9)} -attr vt d
load net {blue_x(2).lpi#1(10)} -attr vt d
load net {blue_x(2).lpi#1(11)} -attr vt d
load net {blue_x(2).lpi#1(12)} -attr vt d
load net {blue_x(2).lpi#1(13)} -attr vt d
load net {blue_x(2).lpi#1(14)} -attr vt d
load net {blue_x(2).lpi#1(15)} -attr vt d
load netBundle {blue_x(2).lpi#1} 16 {blue_x(2).lpi#1(0)} {blue_x(2).lpi#1(1)} {blue_x(2).lpi#1(2)} {blue_x(2).lpi#1(3)} {blue_x(2).lpi#1(4)} {blue_x(2).lpi#1(5)} {blue_x(2).lpi#1(6)} {blue_x(2).lpi#1(7)} {blue_x(2).lpi#1(8)} {blue_x(2).lpi#1(9)} {blue_x(2).lpi#1(10)} {blue_x(2).lpi#1(11)} {blue_x(2).lpi#1(12)} {blue_x(2).lpi#1(13)} {blue_x(2).lpi#1(14)} {blue_x(2).lpi#1(15)} -attr xrf 8950 -attr oid 23 -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(2).lpi#1}
load net {green_x(1).lpi#1(0)} -attr vt d
load net {green_x(1).lpi#1(1)} -attr vt d
load net {green_x(1).lpi#1(2)} -attr vt d
load net {green_x(1).lpi#1(3)} -attr vt d
load net {green_x(1).lpi#1(4)} -attr vt d
load net {green_x(1).lpi#1(5)} -attr vt d
load net {green_x(1).lpi#1(6)} -attr vt d
load net {green_x(1).lpi#1(7)} -attr vt d
load net {green_x(1).lpi#1(8)} -attr vt d
load net {green_x(1).lpi#1(9)} -attr vt d
load net {green_x(1).lpi#1(10)} -attr vt d
load net {green_x(1).lpi#1(11)} -attr vt d
load net {green_x(1).lpi#1(12)} -attr vt d
load net {green_x(1).lpi#1(13)} -attr vt d
load net {green_x(1).lpi#1(14)} -attr vt d
load net {green_x(1).lpi#1(15)} -attr vt d
load netBundle {green_x(1).lpi#1} 16 {green_x(1).lpi#1(0)} {green_x(1).lpi#1(1)} {green_x(1).lpi#1(2)} {green_x(1).lpi#1(3)} {green_x(1).lpi#1(4)} {green_x(1).lpi#1(5)} {green_x(1).lpi#1(6)} {green_x(1).lpi#1(7)} {green_x(1).lpi#1(8)} {green_x(1).lpi#1(9)} {green_x(1).lpi#1(10)} {green_x(1).lpi#1(11)} {green_x(1).lpi#1(12)} {green_x(1).lpi#1(13)} {green_x(1).lpi#1(14)} {green_x(1).lpi#1(15)} -attr xrf 8951 -attr oid 24 -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(1).lpi#1}
load net {green_x(0).lpi#1(0)} -attr vt d
load net {green_x(0).lpi#1(1)} -attr vt d
load net {green_x(0).lpi#1(2)} -attr vt d
load net {green_x(0).lpi#1(3)} -attr vt d
load net {green_x(0).lpi#1(4)} -attr vt d
load net {green_x(0).lpi#1(5)} -attr vt d
load net {green_x(0).lpi#1(6)} -attr vt d
load net {green_x(0).lpi#1(7)} -attr vt d
load net {green_x(0).lpi#1(8)} -attr vt d
load net {green_x(0).lpi#1(9)} -attr vt d
load net {green_x(0).lpi#1(10)} -attr vt d
load net {green_x(0).lpi#1(11)} -attr vt d
load net {green_x(0).lpi#1(12)} -attr vt d
load net {green_x(0).lpi#1(13)} -attr vt d
load net {green_x(0).lpi#1(14)} -attr vt d
load net {green_x(0).lpi#1(15)} -attr vt d
load netBundle {green_x(0).lpi#1} 16 {green_x(0).lpi#1(0)} {green_x(0).lpi#1(1)} {green_x(0).lpi#1(2)} {green_x(0).lpi#1(3)} {green_x(0).lpi#1(4)} {green_x(0).lpi#1(5)} {green_x(0).lpi#1(6)} {green_x(0).lpi#1(7)} {green_x(0).lpi#1(8)} {green_x(0).lpi#1(9)} {green_x(0).lpi#1(10)} {green_x(0).lpi#1(11)} {green_x(0).lpi#1(12)} {green_x(0).lpi#1(13)} {green_x(0).lpi#1(14)} {green_x(0).lpi#1(15)} -attr xrf 8952 -attr oid 25 -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(0).lpi#1}
load net {green_x(2).lpi#1(0)} -attr vt d
load net {green_x(2).lpi#1(1)} -attr vt d
load net {green_x(2).lpi#1(2)} -attr vt d
load net {green_x(2).lpi#1(3)} -attr vt d
load net {green_x(2).lpi#1(4)} -attr vt d
load net {green_x(2).lpi#1(5)} -attr vt d
load net {green_x(2).lpi#1(6)} -attr vt d
load net {green_x(2).lpi#1(7)} -attr vt d
load net {green_x(2).lpi#1(8)} -attr vt d
load net {green_x(2).lpi#1(9)} -attr vt d
load net {green_x(2).lpi#1(10)} -attr vt d
load net {green_x(2).lpi#1(11)} -attr vt d
load net {green_x(2).lpi#1(12)} -attr vt d
load net {green_x(2).lpi#1(13)} -attr vt d
load net {green_x(2).lpi#1(14)} -attr vt d
load net {green_x(2).lpi#1(15)} -attr vt d
load netBundle {green_x(2).lpi#1} 16 {green_x(2).lpi#1(0)} {green_x(2).lpi#1(1)} {green_x(2).lpi#1(2)} {green_x(2).lpi#1(3)} {green_x(2).lpi#1(4)} {green_x(2).lpi#1(5)} {green_x(2).lpi#1(6)} {green_x(2).lpi#1(7)} {green_x(2).lpi#1(8)} {green_x(2).lpi#1(9)} {green_x(2).lpi#1(10)} {green_x(2).lpi#1(11)} {green_x(2).lpi#1(12)} {green_x(2).lpi#1(13)} {green_x(2).lpi#1(14)} {green_x(2).lpi#1(15)} -attr xrf 8953 -attr oid 26 -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(2).lpi#1}
load net {red_x(1).lpi#1(0)} -attr vt d
load net {red_x(1).lpi#1(1)} -attr vt d
load net {red_x(1).lpi#1(2)} -attr vt d
load net {red_x(1).lpi#1(3)} -attr vt d
load net {red_x(1).lpi#1(4)} -attr vt d
load net {red_x(1).lpi#1(5)} -attr vt d
load net {red_x(1).lpi#1(6)} -attr vt d
load net {red_x(1).lpi#1(7)} -attr vt d
load net {red_x(1).lpi#1(8)} -attr vt d
load net {red_x(1).lpi#1(9)} -attr vt d
load net {red_x(1).lpi#1(10)} -attr vt d
load net {red_x(1).lpi#1(11)} -attr vt d
load net {red_x(1).lpi#1(12)} -attr vt d
load net {red_x(1).lpi#1(13)} -attr vt d
load net {red_x(1).lpi#1(14)} -attr vt d
load net {red_x(1).lpi#1(15)} -attr vt d
load netBundle {red_x(1).lpi#1} 16 {red_x(1).lpi#1(0)} {red_x(1).lpi#1(1)} {red_x(1).lpi#1(2)} {red_x(1).lpi#1(3)} {red_x(1).lpi#1(4)} {red_x(1).lpi#1(5)} {red_x(1).lpi#1(6)} {red_x(1).lpi#1(7)} {red_x(1).lpi#1(8)} {red_x(1).lpi#1(9)} {red_x(1).lpi#1(10)} {red_x(1).lpi#1(11)} {red_x(1).lpi#1(12)} {red_x(1).lpi#1(13)} {red_x(1).lpi#1(14)} {red_x(1).lpi#1(15)} -attr xrf 8954 -attr oid 27 -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(1).lpi#1}
load net {red_x(0).lpi#1(0)} -attr vt d
load net {red_x(0).lpi#1(1)} -attr vt d
load net {red_x(0).lpi#1(2)} -attr vt d
load net {red_x(0).lpi#1(3)} -attr vt d
load net {red_x(0).lpi#1(4)} -attr vt d
load net {red_x(0).lpi#1(5)} -attr vt d
load net {red_x(0).lpi#1(6)} -attr vt d
load net {red_x(0).lpi#1(7)} -attr vt d
load net {red_x(0).lpi#1(8)} -attr vt d
load net {red_x(0).lpi#1(9)} -attr vt d
load net {red_x(0).lpi#1(10)} -attr vt d
load net {red_x(0).lpi#1(11)} -attr vt d
load net {red_x(0).lpi#1(12)} -attr vt d
load net {red_x(0).lpi#1(13)} -attr vt d
load net {red_x(0).lpi#1(14)} -attr vt d
load net {red_x(0).lpi#1(15)} -attr vt d
load netBundle {red_x(0).lpi#1} 16 {red_x(0).lpi#1(0)} {red_x(0).lpi#1(1)} {red_x(0).lpi#1(2)} {red_x(0).lpi#1(3)} {red_x(0).lpi#1(4)} {red_x(0).lpi#1(5)} {red_x(0).lpi#1(6)} {red_x(0).lpi#1(7)} {red_x(0).lpi#1(8)} {red_x(0).lpi#1(9)} {red_x(0).lpi#1(10)} {red_x(0).lpi#1(11)} {red_x(0).lpi#1(12)} {red_x(0).lpi#1(13)} {red_x(0).lpi#1(14)} {red_x(0).lpi#1(15)} -attr xrf 8955 -attr oid 28 -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(0).lpi#1}
load net {red_x(2).lpi#1(0)} -attr vt d
load net {red_x(2).lpi#1(1)} -attr vt d
load net {red_x(2).lpi#1(2)} -attr vt d
load net {red_x(2).lpi#1(3)} -attr vt d
load net {red_x(2).lpi#1(4)} -attr vt d
load net {red_x(2).lpi#1(5)} -attr vt d
load net {red_x(2).lpi#1(6)} -attr vt d
load net {red_x(2).lpi#1(7)} -attr vt d
load net {red_x(2).lpi#1(8)} -attr vt d
load net {red_x(2).lpi#1(9)} -attr vt d
load net {red_x(2).lpi#1(10)} -attr vt d
load net {red_x(2).lpi#1(11)} -attr vt d
load net {red_x(2).lpi#1(12)} -attr vt d
load net {red_x(2).lpi#1(13)} -attr vt d
load net {red_x(2).lpi#1(14)} -attr vt d
load net {red_x(2).lpi#1(15)} -attr vt d
load netBundle {red_x(2).lpi#1} 16 {red_x(2).lpi#1(0)} {red_x(2).lpi#1(1)} {red_x(2).lpi#1(2)} {red_x(2).lpi#1(3)} {red_x(2).lpi#1(4)} {red_x(2).lpi#1(5)} {red_x(2).lpi#1(6)} {red_x(2).lpi#1(7)} {red_x(2).lpi#1(8)} {red_x(2).lpi#1(9)} {red_x(2).lpi#1(10)} {red_x(2).lpi#1(11)} {red_x(2).lpi#1(12)} {red_x(2).lpi#1(13)} {red_x(2).lpi#1(14)} {red_x(2).lpi#1(15)} -attr xrf 8956 -attr oid 29 -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(2).lpi#1}
load net {FRAME:a#4.lpi#1(0)} -attr vt d
load net {FRAME:a#4.lpi#1(1)} -attr vt d
load netBundle {FRAME:a#4.lpi#1} 2 {FRAME:a#4.lpi#1(0)} {FRAME:a#4.lpi#1(1)} -attr xrf 8957 -attr oid 30 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:a#4.lpi#1}
load net {FRAME:a#5.lpi#1(0)} -attr vt d
load net {FRAME:a#5.lpi#1(1)} -attr vt d
load netBundle {FRAME:a#5.lpi#1} 2 {FRAME:a#5.lpi#1(0)} {FRAME:a#5.lpi#1(1)} -attr xrf 8958 -attr oid 31 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:a#5.lpi#1}
load net {FRAME:a#6.lpi#1(0)} -attr vt d
load net {FRAME:a#6.lpi#1(1)} -attr vt d
load netBundle {FRAME:a#6.lpi#1} 2 {FRAME:a#6.lpi#1(0)} {FRAME:a#6.lpi#1(1)} -attr xrf 8959 -attr oid 32 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:a#6.lpi#1}
load net {FRAME:i#3.lpi#1(0)} -attr vt d
load net {FRAME:i#3.lpi#1(1)} -attr vt d
load netBundle {FRAME:i#3.lpi#1} 2 {FRAME:i#3.lpi#1(0)} {FRAME:i#3.lpi#1(1)} -attr xrf 8960 -attr oid 33 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:i#3.lpi#1}
load net {FRAME:i#2.lpi#1(0)} -attr vt d
load net {FRAME:i#2.lpi#1(1)} -attr vt d
load netBundle {FRAME:i#2.lpi#1} 2 {FRAME:i#2.lpi#1(0)} {FRAME:i#2.lpi#1(1)} -attr xrf 8961 -attr oid 34 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:i#2.lpi#1}
load net {regs.regs(1).sva(0)} -attr vt d
load net {regs.regs(1).sva(1)} -attr vt d
load net {regs.regs(1).sva(2)} -attr vt d
load net {regs.regs(1).sva(3)} -attr vt d
load net {regs.regs(1).sva(4)} -attr vt d
load net {regs.regs(1).sva(5)} -attr vt d
load net {regs.regs(1).sva(6)} -attr vt d
load net {regs.regs(1).sva(7)} -attr vt d
load net {regs.regs(1).sva(8)} -attr vt d
load net {regs.regs(1).sva(9)} -attr vt d
load net {regs.regs(1).sva(10)} -attr vt d
load net {regs.regs(1).sva(11)} -attr vt d
load net {regs.regs(1).sva(12)} -attr vt d
load net {regs.regs(1).sva(13)} -attr vt d
load net {regs.regs(1).sva(14)} -attr vt d
load net {regs.regs(1).sva(15)} -attr vt d
load net {regs.regs(1).sva(16)} -attr vt d
load net {regs.regs(1).sva(17)} -attr vt d
load net {regs.regs(1).sva(18)} -attr vt d
load net {regs.regs(1).sva(19)} -attr vt d
load net {regs.regs(1).sva(20)} -attr vt d
load net {regs.regs(1).sva(21)} -attr vt d
load net {regs.regs(1).sva(22)} -attr vt d
load net {regs.regs(1).sva(23)} -attr vt d
load net {regs.regs(1).sva(24)} -attr vt d
load net {regs.regs(1).sva(25)} -attr vt d
load net {regs.regs(1).sva(26)} -attr vt d
load net {regs.regs(1).sva(27)} -attr vt d
load net {regs.regs(1).sva(28)} -attr vt d
load net {regs.regs(1).sva(29)} -attr vt d
load net {regs.regs(1).sva(30)} -attr vt d
load net {regs.regs(1).sva(31)} -attr vt d
load net {regs.regs(1).sva(32)} -attr vt d
load net {regs.regs(1).sva(33)} -attr vt d
load net {regs.regs(1).sva(34)} -attr vt d
load net {regs.regs(1).sva(35)} -attr vt d
load net {regs.regs(1).sva(36)} -attr vt d
load net {regs.regs(1).sva(37)} -attr vt d
load net {regs.regs(1).sva(38)} -attr vt d
load net {regs.regs(1).sva(39)} -attr vt d
load net {regs.regs(1).sva(40)} -attr vt d
load net {regs.regs(1).sva(41)} -attr vt d
load net {regs.regs(1).sva(42)} -attr vt d
load net {regs.regs(1).sva(43)} -attr vt d
load net {regs.regs(1).sva(44)} -attr vt d
load net {regs.regs(1).sva(45)} -attr vt d
load net {regs.regs(1).sva(46)} -attr vt d
load net {regs.regs(1).sva(47)} -attr vt d
load net {regs.regs(1).sva(48)} -attr vt d
load net {regs.regs(1).sva(49)} -attr vt d
load net {regs.regs(1).sva(50)} -attr vt d
load net {regs.regs(1).sva(51)} -attr vt d
load net {regs.regs(1).sva(52)} -attr vt d
load net {regs.regs(1).sva(53)} -attr vt d
load net {regs.regs(1).sva(54)} -attr vt d
load net {regs.regs(1).sva(55)} -attr vt d
load net {regs.regs(1).sva(56)} -attr vt d
load net {regs.regs(1).sva(57)} -attr vt d
load net {regs.regs(1).sva(58)} -attr vt d
load net {regs.regs(1).sva(59)} -attr vt d
load net {regs.regs(1).sva(60)} -attr vt d
load net {regs.regs(1).sva(61)} -attr vt d
load net {regs.regs(1).sva(62)} -attr vt d
load net {regs.regs(1).sva(63)} -attr vt d
load net {regs.regs(1).sva(64)} -attr vt d
load net {regs.regs(1).sva(65)} -attr vt d
load net {regs.regs(1).sva(66)} -attr vt d
load net {regs.regs(1).sva(67)} -attr vt d
load net {regs.regs(1).sva(68)} -attr vt d
load net {regs.regs(1).sva(69)} -attr vt d
load net {regs.regs(1).sva(70)} -attr vt d
load net {regs.regs(1).sva(71)} -attr vt d
load net {regs.regs(1).sva(72)} -attr vt d
load net {regs.regs(1).sva(73)} -attr vt d
load net {regs.regs(1).sva(74)} -attr vt d
load net {regs.regs(1).sva(75)} -attr vt d
load net {regs.regs(1).sva(76)} -attr vt d
load net {regs.regs(1).sva(77)} -attr vt d
load net {regs.regs(1).sva(78)} -attr vt d
load net {regs.regs(1).sva(79)} -attr vt d
load net {regs.regs(1).sva(80)} -attr vt d
load net {regs.regs(1).sva(81)} -attr vt d
load net {regs.regs(1).sva(82)} -attr vt d
load net {regs.regs(1).sva(83)} -attr vt d
load net {regs.regs(1).sva(84)} -attr vt d
load net {regs.regs(1).sva(85)} -attr vt d
load net {regs.regs(1).sva(86)} -attr vt d
load net {regs.regs(1).sva(87)} -attr vt d
load net {regs.regs(1).sva(88)} -attr vt d
load net {regs.regs(1).sva(89)} -attr vt d
load netBundle {regs.regs(1).sva} 90 {regs.regs(1).sva(0)} {regs.regs(1).sva(1)} {regs.regs(1).sva(2)} {regs.regs(1).sva(3)} {regs.regs(1).sva(4)} {regs.regs(1).sva(5)} {regs.regs(1).sva(6)} {regs.regs(1).sva(7)} {regs.regs(1).sva(8)} {regs.regs(1).sva(9)} {regs.regs(1).sva(10)} {regs.regs(1).sva(11)} {regs.regs(1).sva(12)} {regs.regs(1).sva(13)} {regs.regs(1).sva(14)} {regs.regs(1).sva(15)} {regs.regs(1).sva(16)} {regs.regs(1).sva(17)} {regs.regs(1).sva(18)} {regs.regs(1).sva(19)} {regs.regs(1).sva(20)} {regs.regs(1).sva(21)} {regs.regs(1).sva(22)} {regs.regs(1).sva(23)} {regs.regs(1).sva(24)} {regs.regs(1).sva(25)} {regs.regs(1).sva(26)} {regs.regs(1).sva(27)} {regs.regs(1).sva(28)} {regs.regs(1).sva(29)} {regs.regs(1).sva(30)} {regs.regs(1).sva(31)} {regs.regs(1).sva(32)} {regs.regs(1).sva(33)} {regs.regs(1).sva(34)} {regs.regs(1).sva(35)} {regs.regs(1).sva(36)} {regs.regs(1).sva(37)} {regs.regs(1).sva(38)} {regs.regs(1).sva(39)} {regs.regs(1).sva(40)} {regs.regs(1).sva(41)} {regs.regs(1).sva(42)} {regs.regs(1).sva(43)} {regs.regs(1).sva(44)} {regs.regs(1).sva(45)} {regs.regs(1).sva(46)} {regs.regs(1).sva(47)} {regs.regs(1).sva(48)} {regs.regs(1).sva(49)} {regs.regs(1).sva(50)} {regs.regs(1).sva(51)} {regs.regs(1).sva(52)} {regs.regs(1).sva(53)} {regs.regs(1).sva(54)} {regs.regs(1).sva(55)} {regs.regs(1).sva(56)} {regs.regs(1).sva(57)} {regs.regs(1).sva(58)} {regs.regs(1).sva(59)} {regs.regs(1).sva(60)} {regs.regs(1).sva(61)} {regs.regs(1).sva(62)} {regs.regs(1).sva(63)} {regs.regs(1).sva(64)} {regs.regs(1).sva(65)} {regs.regs(1).sva(66)} {regs.regs(1).sva(67)} {regs.regs(1).sva(68)} {regs.regs(1).sva(69)} {regs.regs(1).sva(70)} {regs.regs(1).sva(71)} {regs.regs(1).sva(72)} {regs.regs(1).sva(73)} {regs.regs(1).sva(74)} {regs.regs(1).sva(75)} {regs.regs(1).sva(76)} {regs.regs(1).sva(77)} {regs.regs(1).sva(78)} {regs.regs(1).sva(79)} {regs.regs(1).sva(80)} {regs.regs(1).sva(81)} {regs.regs(1).sva(82)} {regs.regs(1).sva(83)} {regs.regs(1).sva(84)} {regs.regs(1).sva(85)} {regs.regs(1).sva(86)} {regs.regs(1).sva(87)} {regs.regs(1).sva(88)} {regs.regs(1).sva(89)} -attr xrf 8962 -attr oid 35 -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(0).sva(0)} -attr vt d
load net {regs.regs(0).sva(1)} -attr vt d
load net {regs.regs(0).sva(2)} -attr vt d
load net {regs.regs(0).sva(3)} -attr vt d
load net {regs.regs(0).sva(4)} -attr vt d
load net {regs.regs(0).sva(5)} -attr vt d
load net {regs.regs(0).sva(6)} -attr vt d
load net {regs.regs(0).sva(7)} -attr vt d
load net {regs.regs(0).sva(8)} -attr vt d
load net {regs.regs(0).sva(9)} -attr vt d
load net {regs.regs(0).sva(10)} -attr vt d
load net {regs.regs(0).sva(11)} -attr vt d
load net {regs.regs(0).sva(12)} -attr vt d
load net {regs.regs(0).sva(13)} -attr vt d
load net {regs.regs(0).sva(14)} -attr vt d
load net {regs.regs(0).sva(15)} -attr vt d
load net {regs.regs(0).sva(16)} -attr vt d
load net {regs.regs(0).sva(17)} -attr vt d
load net {regs.regs(0).sva(18)} -attr vt d
load net {regs.regs(0).sva(19)} -attr vt d
load net {regs.regs(0).sva(20)} -attr vt d
load net {regs.regs(0).sva(21)} -attr vt d
load net {regs.regs(0).sva(22)} -attr vt d
load net {regs.regs(0).sva(23)} -attr vt d
load net {regs.regs(0).sva(24)} -attr vt d
load net {regs.regs(0).sva(25)} -attr vt d
load net {regs.regs(0).sva(26)} -attr vt d
load net {regs.regs(0).sva(27)} -attr vt d
load net {regs.regs(0).sva(28)} -attr vt d
load net {regs.regs(0).sva(29)} -attr vt d
load net {regs.regs(0).sva(30)} -attr vt d
load net {regs.regs(0).sva(31)} -attr vt d
load net {regs.regs(0).sva(32)} -attr vt d
load net {regs.regs(0).sva(33)} -attr vt d
load net {regs.regs(0).sva(34)} -attr vt d
load net {regs.regs(0).sva(35)} -attr vt d
load net {regs.regs(0).sva(36)} -attr vt d
load net {regs.regs(0).sva(37)} -attr vt d
load net {regs.regs(0).sva(38)} -attr vt d
load net {regs.regs(0).sva(39)} -attr vt d
load net {regs.regs(0).sva(40)} -attr vt d
load net {regs.regs(0).sva(41)} -attr vt d
load net {regs.regs(0).sva(42)} -attr vt d
load net {regs.regs(0).sva(43)} -attr vt d
load net {regs.regs(0).sva(44)} -attr vt d
load net {regs.regs(0).sva(45)} -attr vt d
load net {regs.regs(0).sva(46)} -attr vt d
load net {regs.regs(0).sva(47)} -attr vt d
load net {regs.regs(0).sva(48)} -attr vt d
load net {regs.regs(0).sva(49)} -attr vt d
load net {regs.regs(0).sva(50)} -attr vt d
load net {regs.regs(0).sva(51)} -attr vt d
load net {regs.regs(0).sva(52)} -attr vt d
load net {regs.regs(0).sva(53)} -attr vt d
load net {regs.regs(0).sva(54)} -attr vt d
load net {regs.regs(0).sva(55)} -attr vt d
load net {regs.regs(0).sva(56)} -attr vt d
load net {regs.regs(0).sva(57)} -attr vt d
load net {regs.regs(0).sva(58)} -attr vt d
load net {regs.regs(0).sva(59)} -attr vt d
load net {regs.regs(0).sva(60)} -attr vt d
load net {regs.regs(0).sva(61)} -attr vt d
load net {regs.regs(0).sva(62)} -attr vt d
load net {regs.regs(0).sva(63)} -attr vt d
load net {regs.regs(0).sva(64)} -attr vt d
load net {regs.regs(0).sva(65)} -attr vt d
load net {regs.regs(0).sva(66)} -attr vt d
load net {regs.regs(0).sva(67)} -attr vt d
load net {regs.regs(0).sva(68)} -attr vt d
load net {regs.regs(0).sva(69)} -attr vt d
load net {regs.regs(0).sva(70)} -attr vt d
load net {regs.regs(0).sva(71)} -attr vt d
load net {regs.regs(0).sva(72)} -attr vt d
load net {regs.regs(0).sva(73)} -attr vt d
load net {regs.regs(0).sva(74)} -attr vt d
load net {regs.regs(0).sva(75)} -attr vt d
load net {regs.regs(0).sva(76)} -attr vt d
load net {regs.regs(0).sva(77)} -attr vt d
load net {regs.regs(0).sva(78)} -attr vt d
load net {regs.regs(0).sva(79)} -attr vt d
load net {regs.regs(0).sva(80)} -attr vt d
load net {regs.regs(0).sva(81)} -attr vt d
load net {regs.regs(0).sva(82)} -attr vt d
load net {regs.regs(0).sva(83)} -attr vt d
load net {regs.regs(0).sva(84)} -attr vt d
load net {regs.regs(0).sva(85)} -attr vt d
load net {regs.regs(0).sva(86)} -attr vt d
load net {regs.regs(0).sva(87)} -attr vt d
load net {regs.regs(0).sva(88)} -attr vt d
load net {regs.regs(0).sva(89)} -attr vt d
load netBundle {regs.regs(0).sva} 90 {regs.regs(0).sva(0)} {regs.regs(0).sva(1)} {regs.regs(0).sva(2)} {regs.regs(0).sva(3)} {regs.regs(0).sva(4)} {regs.regs(0).sva(5)} {regs.regs(0).sva(6)} {regs.regs(0).sva(7)} {regs.regs(0).sva(8)} {regs.regs(0).sva(9)} {regs.regs(0).sva(10)} {regs.regs(0).sva(11)} {regs.regs(0).sva(12)} {regs.regs(0).sva(13)} {regs.regs(0).sva(14)} {regs.regs(0).sva(15)} {regs.regs(0).sva(16)} {regs.regs(0).sva(17)} {regs.regs(0).sva(18)} {regs.regs(0).sva(19)} {regs.regs(0).sva(20)} {regs.regs(0).sva(21)} {regs.regs(0).sva(22)} {regs.regs(0).sva(23)} {regs.regs(0).sva(24)} {regs.regs(0).sva(25)} {regs.regs(0).sva(26)} {regs.regs(0).sva(27)} {regs.regs(0).sva(28)} {regs.regs(0).sva(29)} {regs.regs(0).sva(30)} {regs.regs(0).sva(31)} {regs.regs(0).sva(32)} {regs.regs(0).sva(33)} {regs.regs(0).sva(34)} {regs.regs(0).sva(35)} {regs.regs(0).sva(36)} {regs.regs(0).sva(37)} {regs.regs(0).sva(38)} {regs.regs(0).sva(39)} {regs.regs(0).sva(40)} {regs.regs(0).sva(41)} {regs.regs(0).sva(42)} {regs.regs(0).sva(43)} {regs.regs(0).sva(44)} {regs.regs(0).sva(45)} {regs.regs(0).sva(46)} {regs.regs(0).sva(47)} {regs.regs(0).sva(48)} {regs.regs(0).sva(49)} {regs.regs(0).sva(50)} {regs.regs(0).sva(51)} {regs.regs(0).sva(52)} {regs.regs(0).sva(53)} {regs.regs(0).sva(54)} {regs.regs(0).sva(55)} {regs.regs(0).sva(56)} {regs.regs(0).sva(57)} {regs.regs(0).sva(58)} {regs.regs(0).sva(59)} {regs.regs(0).sva(60)} {regs.regs(0).sva(61)} {regs.regs(0).sva(62)} {regs.regs(0).sva(63)} {regs.regs(0).sva(64)} {regs.regs(0).sva(65)} {regs.regs(0).sva(66)} {regs.regs(0).sva(67)} {regs.regs(0).sva(68)} {regs.regs(0).sva(69)} {regs.regs(0).sva(70)} {regs.regs(0).sva(71)} {regs.regs(0).sva(72)} {regs.regs(0).sva(73)} {regs.regs(0).sva(74)} {regs.regs(0).sva(75)} {regs.regs(0).sva(76)} {regs.regs(0).sva(77)} {regs.regs(0).sva(78)} {regs.regs(0).sva(79)} {regs.regs(0).sva(80)} {regs.regs(0).sva(81)} {regs.regs(0).sva(82)} {regs.regs(0).sva(83)} {regs.regs(0).sva(84)} {regs.regs(0).sva(85)} {regs.regs(0).sva(86)} {regs.regs(0).sva(87)} {regs.regs(0).sva(88)} {regs.regs(0).sva(89)} -attr xrf 8963 -attr oid 36 -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(2).sva(0)} -attr vt d
load net {regs.regs(2).sva(1)} -attr vt d
load net {regs.regs(2).sva(2)} -attr vt d
load net {regs.regs(2).sva(3)} -attr vt d
load net {regs.regs(2).sva(4)} -attr vt d
load net {regs.regs(2).sva(5)} -attr vt d
load net {regs.regs(2).sva(6)} -attr vt d
load net {regs.regs(2).sva(7)} -attr vt d
load net {regs.regs(2).sva(8)} -attr vt d
load net {regs.regs(2).sva(9)} -attr vt d
load net {regs.regs(2).sva(10)} -attr vt d
load net {regs.regs(2).sva(11)} -attr vt d
load net {regs.regs(2).sva(12)} -attr vt d
load net {regs.regs(2).sva(13)} -attr vt d
load net {regs.regs(2).sva(14)} -attr vt d
load net {regs.regs(2).sva(15)} -attr vt d
load net {regs.regs(2).sva(16)} -attr vt d
load net {regs.regs(2).sva(17)} -attr vt d
load net {regs.regs(2).sva(18)} -attr vt d
load net {regs.regs(2).sva(19)} -attr vt d
load net {regs.regs(2).sva(20)} -attr vt d
load net {regs.regs(2).sva(21)} -attr vt d
load net {regs.regs(2).sva(22)} -attr vt d
load net {regs.regs(2).sva(23)} -attr vt d
load net {regs.regs(2).sva(24)} -attr vt d
load net {regs.regs(2).sva(25)} -attr vt d
load net {regs.regs(2).sva(26)} -attr vt d
load net {regs.regs(2).sva(27)} -attr vt d
load net {regs.regs(2).sva(28)} -attr vt d
load net {regs.regs(2).sva(29)} -attr vt d
load net {regs.regs(2).sva(30)} -attr vt d
load net {regs.regs(2).sva(31)} -attr vt d
load net {regs.regs(2).sva(32)} -attr vt d
load net {regs.regs(2).sva(33)} -attr vt d
load net {regs.regs(2).sva(34)} -attr vt d
load net {regs.regs(2).sva(35)} -attr vt d
load net {regs.regs(2).sva(36)} -attr vt d
load net {regs.regs(2).sva(37)} -attr vt d
load net {regs.regs(2).sva(38)} -attr vt d
load net {regs.regs(2).sva(39)} -attr vt d
load net {regs.regs(2).sva(40)} -attr vt d
load net {regs.regs(2).sva(41)} -attr vt d
load net {regs.regs(2).sva(42)} -attr vt d
load net {regs.regs(2).sva(43)} -attr vt d
load net {regs.regs(2).sva(44)} -attr vt d
load net {regs.regs(2).sva(45)} -attr vt d
load net {regs.regs(2).sva(46)} -attr vt d
load net {regs.regs(2).sva(47)} -attr vt d
load net {regs.regs(2).sva(48)} -attr vt d
load net {regs.regs(2).sva(49)} -attr vt d
load net {regs.regs(2).sva(50)} -attr vt d
load net {regs.regs(2).sva(51)} -attr vt d
load net {regs.regs(2).sva(52)} -attr vt d
load net {regs.regs(2).sva(53)} -attr vt d
load net {regs.regs(2).sva(54)} -attr vt d
load net {regs.regs(2).sva(55)} -attr vt d
load net {regs.regs(2).sva(56)} -attr vt d
load net {regs.regs(2).sva(57)} -attr vt d
load net {regs.regs(2).sva(58)} -attr vt d
load net {regs.regs(2).sva(59)} -attr vt d
load net {regs.regs(2).sva(60)} -attr vt d
load net {regs.regs(2).sva(61)} -attr vt d
load net {regs.regs(2).sva(62)} -attr vt d
load net {regs.regs(2).sva(63)} -attr vt d
load net {regs.regs(2).sva(64)} -attr vt d
load net {regs.regs(2).sva(65)} -attr vt d
load net {regs.regs(2).sva(66)} -attr vt d
load net {regs.regs(2).sva(67)} -attr vt d
load net {regs.regs(2).sva(68)} -attr vt d
load net {regs.regs(2).sva(69)} -attr vt d
load net {regs.regs(2).sva(70)} -attr vt d
load net {regs.regs(2).sva(71)} -attr vt d
load net {regs.regs(2).sva(72)} -attr vt d
load net {regs.regs(2).sva(73)} -attr vt d
load net {regs.regs(2).sva(74)} -attr vt d
load net {regs.regs(2).sva(75)} -attr vt d
load net {regs.regs(2).sva(76)} -attr vt d
load net {regs.regs(2).sva(77)} -attr vt d
load net {regs.regs(2).sva(78)} -attr vt d
load net {regs.regs(2).sva(79)} -attr vt d
load net {regs.regs(2).sva(80)} -attr vt d
load net {regs.regs(2).sva(81)} -attr vt d
load net {regs.regs(2).sva(82)} -attr vt d
load net {regs.regs(2).sva(83)} -attr vt d
load net {regs.regs(2).sva(84)} -attr vt d
load net {regs.regs(2).sva(85)} -attr vt d
load net {regs.regs(2).sva(86)} -attr vt d
load net {regs.regs(2).sva(87)} -attr vt d
load net {regs.regs(2).sva(88)} -attr vt d
load net {regs.regs(2).sva(89)} -attr vt d
load netBundle {regs.regs(2).sva} 90 {regs.regs(2).sva(0)} {regs.regs(2).sva(1)} {regs.regs(2).sva(2)} {regs.regs(2).sva(3)} {regs.regs(2).sva(4)} {regs.regs(2).sva(5)} {regs.regs(2).sva(6)} {regs.regs(2).sva(7)} {regs.regs(2).sva(8)} {regs.regs(2).sva(9)} {regs.regs(2).sva(10)} {regs.regs(2).sva(11)} {regs.regs(2).sva(12)} {regs.regs(2).sva(13)} {regs.regs(2).sva(14)} {regs.regs(2).sva(15)} {regs.regs(2).sva(16)} {regs.regs(2).sva(17)} {regs.regs(2).sva(18)} {regs.regs(2).sva(19)} {regs.regs(2).sva(20)} {regs.regs(2).sva(21)} {regs.regs(2).sva(22)} {regs.regs(2).sva(23)} {regs.regs(2).sva(24)} {regs.regs(2).sva(25)} {regs.regs(2).sva(26)} {regs.regs(2).sva(27)} {regs.regs(2).sva(28)} {regs.regs(2).sva(29)} {regs.regs(2).sva(30)} {regs.regs(2).sva(31)} {regs.regs(2).sva(32)} {regs.regs(2).sva(33)} {regs.regs(2).sva(34)} {regs.regs(2).sva(35)} {regs.regs(2).sva(36)} {regs.regs(2).sva(37)} {regs.regs(2).sva(38)} {regs.regs(2).sva(39)} {regs.regs(2).sva(40)} {regs.regs(2).sva(41)} {regs.regs(2).sva(42)} {regs.regs(2).sva(43)} {regs.regs(2).sva(44)} {regs.regs(2).sva(45)} {regs.regs(2).sva(46)} {regs.regs(2).sva(47)} {regs.regs(2).sva(48)} {regs.regs(2).sva(49)} {regs.regs(2).sva(50)} {regs.regs(2).sva(51)} {regs.regs(2).sva(52)} {regs.regs(2).sva(53)} {regs.regs(2).sva(54)} {regs.regs(2).sva(55)} {regs.regs(2).sva(56)} {regs.regs(2).sva(57)} {regs.regs(2).sva(58)} {regs.regs(2).sva(59)} {regs.regs(2).sva(60)} {regs.regs(2).sva(61)} {regs.regs(2).sva(62)} {regs.regs(2).sva(63)} {regs.regs(2).sva(64)} {regs.regs(2).sva(65)} {regs.regs(2).sva(66)} {regs.regs(2).sva(67)} {regs.regs(2).sva(68)} {regs.regs(2).sva(69)} {regs.regs(2).sva(70)} {regs.regs(2).sva(71)} {regs.regs(2).sva(72)} {regs.regs(2).sva(73)} {regs.regs(2).sva(74)} {regs.regs(2).sva(75)} {regs.regs(2).sva(76)} {regs.regs(2).sva(77)} {regs.regs(2).sva(78)} {regs.regs(2).sva(79)} {regs.regs(2).sva(80)} {regs.regs(2).sva(81)} {regs.regs(2).sva(82)} {regs.regs(2).sva(83)} {regs.regs(2).sva(84)} {regs.regs(2).sva(85)} {regs.regs(2).sva(86)} {regs.regs(2).sva(87)} {regs.regs(2).sva(88)} {regs.regs(2).sva(89)} -attr xrf 8964 -attr oid 37 -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.operator<<:din.lpi#1.dfm(0)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(1)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(2)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(3)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(4)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(5)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(6)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(7)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(8)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(9)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(10)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(11)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(12)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(13)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(14)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(15)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(16)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(17)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(18)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(19)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(20)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(21)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(22)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(23)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(24)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(25)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(26)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(27)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(28)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(29)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(30)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(31)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(32)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(33)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(34)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(35)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(36)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(37)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(38)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(39)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(40)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(41)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(42)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(43)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(44)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(45)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(46)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(47)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(48)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(49)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(50)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(51)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(52)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(53)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(54)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(55)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(56)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(57)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(58)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(59)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(60)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(61)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(62)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(63)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(64)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(65)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(66)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(67)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(68)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(69)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(70)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(71)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(72)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(73)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(74)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(75)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(76)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(77)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(78)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(79)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(80)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(81)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(82)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(83)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(84)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(85)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(86)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(87)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(88)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(89)} -attr vt d
load netBundle {regs.operator<<:din.lpi#1.dfm} 90 {regs.operator<<:din.lpi#1.dfm(0)} {regs.operator<<:din.lpi#1.dfm(1)} {regs.operator<<:din.lpi#1.dfm(2)} {regs.operator<<:din.lpi#1.dfm(3)} {regs.operator<<:din.lpi#1.dfm(4)} {regs.operator<<:din.lpi#1.dfm(5)} {regs.operator<<:din.lpi#1.dfm(6)} {regs.operator<<:din.lpi#1.dfm(7)} {regs.operator<<:din.lpi#1.dfm(8)} {regs.operator<<:din.lpi#1.dfm(9)} {regs.operator<<:din.lpi#1.dfm(10)} {regs.operator<<:din.lpi#1.dfm(11)} {regs.operator<<:din.lpi#1.dfm(12)} {regs.operator<<:din.lpi#1.dfm(13)} {regs.operator<<:din.lpi#1.dfm(14)} {regs.operator<<:din.lpi#1.dfm(15)} {regs.operator<<:din.lpi#1.dfm(16)} {regs.operator<<:din.lpi#1.dfm(17)} {regs.operator<<:din.lpi#1.dfm(18)} {regs.operator<<:din.lpi#1.dfm(19)} {regs.operator<<:din.lpi#1.dfm(20)} {regs.operator<<:din.lpi#1.dfm(21)} {regs.operator<<:din.lpi#1.dfm(22)} {regs.operator<<:din.lpi#1.dfm(23)} {regs.operator<<:din.lpi#1.dfm(24)} {regs.operator<<:din.lpi#1.dfm(25)} {regs.operator<<:din.lpi#1.dfm(26)} {regs.operator<<:din.lpi#1.dfm(27)} {regs.operator<<:din.lpi#1.dfm(28)} {regs.operator<<:din.lpi#1.dfm(29)} {regs.operator<<:din.lpi#1.dfm(30)} {regs.operator<<:din.lpi#1.dfm(31)} {regs.operator<<:din.lpi#1.dfm(32)} {regs.operator<<:din.lpi#1.dfm(33)} {regs.operator<<:din.lpi#1.dfm(34)} {regs.operator<<:din.lpi#1.dfm(35)} {regs.operator<<:din.lpi#1.dfm(36)} {regs.operator<<:din.lpi#1.dfm(37)} {regs.operator<<:din.lpi#1.dfm(38)} {regs.operator<<:din.lpi#1.dfm(39)} {regs.operator<<:din.lpi#1.dfm(40)} {regs.operator<<:din.lpi#1.dfm(41)} {regs.operator<<:din.lpi#1.dfm(42)} {regs.operator<<:din.lpi#1.dfm(43)} {regs.operator<<:din.lpi#1.dfm(44)} {regs.operator<<:din.lpi#1.dfm(45)} {regs.operator<<:din.lpi#1.dfm(46)} {regs.operator<<:din.lpi#1.dfm(47)} {regs.operator<<:din.lpi#1.dfm(48)} {regs.operator<<:din.lpi#1.dfm(49)} {regs.operator<<:din.lpi#1.dfm(50)} {regs.operator<<:din.lpi#1.dfm(51)} {regs.operator<<:din.lpi#1.dfm(52)} {regs.operator<<:din.lpi#1.dfm(53)} {regs.operator<<:din.lpi#1.dfm(54)} {regs.operator<<:din.lpi#1.dfm(55)} {regs.operator<<:din.lpi#1.dfm(56)} {regs.operator<<:din.lpi#1.dfm(57)} {regs.operator<<:din.lpi#1.dfm(58)} {regs.operator<<:din.lpi#1.dfm(59)} {regs.operator<<:din.lpi#1.dfm(60)} {regs.operator<<:din.lpi#1.dfm(61)} {regs.operator<<:din.lpi#1.dfm(62)} {regs.operator<<:din.lpi#1.dfm(63)} {regs.operator<<:din.lpi#1.dfm(64)} {regs.operator<<:din.lpi#1.dfm(65)} {regs.operator<<:din.lpi#1.dfm(66)} {regs.operator<<:din.lpi#1.dfm(67)} {regs.operator<<:din.lpi#1.dfm(68)} {regs.operator<<:din.lpi#1.dfm(69)} {regs.operator<<:din.lpi#1.dfm(70)} {regs.operator<<:din.lpi#1.dfm(71)} {regs.operator<<:din.lpi#1.dfm(72)} {regs.operator<<:din.lpi#1.dfm(73)} {regs.operator<<:din.lpi#1.dfm(74)} {regs.operator<<:din.lpi#1.dfm(75)} {regs.operator<<:din.lpi#1.dfm(76)} {regs.operator<<:din.lpi#1.dfm(77)} {regs.operator<<:din.lpi#1.dfm(78)} {regs.operator<<:din.lpi#1.dfm(79)} {regs.operator<<:din.lpi#1.dfm(80)} {regs.operator<<:din.lpi#1.dfm(81)} {regs.operator<<:din.lpi#1.dfm(82)} {regs.operator<<:din.lpi#1.dfm(83)} {regs.operator<<:din.lpi#1.dfm(84)} {regs.operator<<:din.lpi#1.dfm(85)} {regs.operator<<:din.lpi#1.dfm(86)} {regs.operator<<:din.lpi#1.dfm(87)} {regs.operator<<:din.lpi#1.dfm(88)} {regs.operator<<:din.lpi#1.dfm(89)} -attr xrf 8965 -attr oid 38 -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {FRAME:p#1.lpi#1.dfm#3(0)} -attr vt d
load net {FRAME:p#1.lpi#1.dfm#3(1)} -attr vt d
load netBundle {FRAME:p#1.lpi#1.dfm#3} 2 {FRAME:p#1.lpi#1.dfm#3(0)} {FRAME:p#1.lpi#1.dfm#3(1)} -attr xrf 8966 -attr oid 39 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:p#1.lpi#1.dfm#3}
load net {SHIFT:i#1.lpi#3(0)} -attr vt d
load net {SHIFT:i#1.lpi#3(1)} -attr vt d
load netBundle {SHIFT:i#1.lpi#3} 2 {SHIFT:i#1.lpi#3(0)} {SHIFT:i#1.lpi#3(1)} -attr xrf 8967 -attr oid 40 -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:i#1.lpi#3}
load net {greeny.lpi#1.dfm#1(0)} -attr vt d
load net {greeny.lpi#1.dfm#1(1)} -attr vt d
load net {greeny.lpi#1.dfm#1(2)} -attr vt d
load net {greeny.lpi#1.dfm#1(3)} -attr vt d
load net {greeny.lpi#1.dfm#1(4)} -attr vt d
load net {greeny.lpi#1.dfm#1(5)} -attr vt d
load net {greeny.lpi#1.dfm#1(6)} -attr vt d
load net {greeny.lpi#1.dfm#1(7)} -attr vt d
load net {greeny.lpi#1.dfm#1(8)} -attr vt d
load net {greeny.lpi#1.dfm#1(9)} -attr vt d
load net {greeny.lpi#1.dfm#1(10)} -attr vt d
load net {greeny.lpi#1.dfm#1(11)} -attr vt d
load net {greeny.lpi#1.dfm#1(12)} -attr vt d
load net {greeny.lpi#1.dfm#1(13)} -attr vt d
load net {greeny.lpi#1.dfm#1(14)} -attr vt d
load net {greeny.lpi#1.dfm#1(15)} -attr vt d
load netBundle {greeny.lpi#1.dfm#1} 16 {greeny.lpi#1.dfm#1(0)} {greeny.lpi#1.dfm#1(1)} {greeny.lpi#1.dfm#1(2)} {greeny.lpi#1.dfm#1(3)} {greeny.lpi#1.dfm#1(4)} {greeny.lpi#1.dfm#1(5)} {greeny.lpi#1.dfm#1(6)} {greeny.lpi#1.dfm#1(7)} {greeny.lpi#1.dfm#1(8)} {greeny.lpi#1.dfm#1(9)} {greeny.lpi#1.dfm#1(10)} {greeny.lpi#1.dfm#1(11)} {greeny.lpi#1.dfm#1(12)} {greeny.lpi#1.dfm#1(13)} {greeny.lpi#1.dfm#1(14)} {greeny.lpi#1.dfm#1(15)} -attr xrf 8968 -attr oid 41 -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.lpi#1.dfm#1}
load net {green_y(2).lpi#1.dfm#1(0)} -attr vt d
load net {green_y(2).lpi#1.dfm#1(1)} -attr vt d
load net {green_y(2).lpi#1.dfm#1(2)} -attr vt d
load net {green_y(2).lpi#1.dfm#1(3)} -attr vt d
load net {green_y(2).lpi#1.dfm#1(4)} -attr vt d
load net {green_y(2).lpi#1.dfm#1(5)} -attr vt d
load net {green_y(2).lpi#1.dfm#1(6)} -attr vt d
load net {green_y(2).lpi#1.dfm#1(7)} -attr vt d
load net {green_y(2).lpi#1.dfm#1(8)} -attr vt d
load net {green_y(2).lpi#1.dfm#1(9)} -attr vt d
load net {green_y(2).lpi#1.dfm#1(10)} -attr vt d
load net {green_y(2).lpi#1.dfm#1(11)} -attr vt d
load net {green_y(2).lpi#1.dfm#1(12)} -attr vt d
load net {green_y(2).lpi#1.dfm#1(13)} -attr vt d
load net {green_y(2).lpi#1.dfm#1(14)} -attr vt d
load net {green_y(2).lpi#1.dfm#1(15)} -attr vt d
load netBundle {green_y(2).lpi#1.dfm#1} 16 {green_y(2).lpi#1.dfm#1(0)} {green_y(2).lpi#1.dfm#1(1)} {green_y(2).lpi#1.dfm#1(2)} {green_y(2).lpi#1.dfm#1(3)} {green_y(2).lpi#1.dfm#1(4)} {green_y(2).lpi#1.dfm#1(5)} {green_y(2).lpi#1.dfm#1(6)} {green_y(2).lpi#1.dfm#1(7)} {green_y(2).lpi#1.dfm#1(8)} {green_y(2).lpi#1.dfm#1(9)} {green_y(2).lpi#1.dfm#1(10)} {green_y(2).lpi#1.dfm#1(11)} {green_y(2).lpi#1.dfm#1(12)} {green_y(2).lpi#1.dfm#1(13)} {green_y(2).lpi#1.dfm#1(14)} {green_y(2).lpi#1.dfm#1(15)} -attr xrf 8969 -attr oid 42 -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(2).lpi#1.dfm#1}
load net {green_y(1).lpi#1.dfm#1(0)} -attr vt d
load net {green_y(1).lpi#1.dfm#1(1)} -attr vt d
load net {green_y(1).lpi#1.dfm#1(2)} -attr vt d
load net {green_y(1).lpi#1.dfm#1(3)} -attr vt d
load net {green_y(1).lpi#1.dfm#1(4)} -attr vt d
load net {green_y(1).lpi#1.dfm#1(5)} -attr vt d
load net {green_y(1).lpi#1.dfm#1(6)} -attr vt d
load net {green_y(1).lpi#1.dfm#1(7)} -attr vt d
load net {green_y(1).lpi#1.dfm#1(8)} -attr vt d
load net {green_y(1).lpi#1.dfm#1(9)} -attr vt d
load net {green_y(1).lpi#1.dfm#1(10)} -attr vt d
load net {green_y(1).lpi#1.dfm#1(11)} -attr vt d
load net {green_y(1).lpi#1.dfm#1(12)} -attr vt d
load net {green_y(1).lpi#1.dfm#1(13)} -attr vt d
load net {green_y(1).lpi#1.dfm#1(14)} -attr vt d
load net {green_y(1).lpi#1.dfm#1(15)} -attr vt d
load netBundle {green_y(1).lpi#1.dfm#1} 16 {green_y(1).lpi#1.dfm#1(0)} {green_y(1).lpi#1.dfm#1(1)} {green_y(1).lpi#1.dfm#1(2)} {green_y(1).lpi#1.dfm#1(3)} {green_y(1).lpi#1.dfm#1(4)} {green_y(1).lpi#1.dfm#1(5)} {green_y(1).lpi#1.dfm#1(6)} {green_y(1).lpi#1.dfm#1(7)} {green_y(1).lpi#1.dfm#1(8)} {green_y(1).lpi#1.dfm#1(9)} {green_y(1).lpi#1.dfm#1(10)} {green_y(1).lpi#1.dfm#1(11)} {green_y(1).lpi#1.dfm#1(12)} {green_y(1).lpi#1.dfm#1(13)} {green_y(1).lpi#1.dfm#1(14)} {green_y(1).lpi#1.dfm#1(15)} -attr xrf 8970 -attr oid 43 -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(1).lpi#1.dfm#1}
load net {green_y(0).lpi#1.dfm#1(0)} -attr vt d
load net {green_y(0).lpi#1.dfm#1(1)} -attr vt d
load net {green_y(0).lpi#1.dfm#1(2)} -attr vt d
load net {green_y(0).lpi#1.dfm#1(3)} -attr vt d
load net {green_y(0).lpi#1.dfm#1(4)} -attr vt d
load net {green_y(0).lpi#1.dfm#1(5)} -attr vt d
load net {green_y(0).lpi#1.dfm#1(6)} -attr vt d
load net {green_y(0).lpi#1.dfm#1(7)} -attr vt d
load net {green_y(0).lpi#1.dfm#1(8)} -attr vt d
load net {green_y(0).lpi#1.dfm#1(9)} -attr vt d
load net {green_y(0).lpi#1.dfm#1(10)} -attr vt d
load net {green_y(0).lpi#1.dfm#1(11)} -attr vt d
load net {green_y(0).lpi#1.dfm#1(12)} -attr vt d
load net {green_y(0).lpi#1.dfm#1(13)} -attr vt d
load net {green_y(0).lpi#1.dfm#1(14)} -attr vt d
load net {green_y(0).lpi#1.dfm#1(15)} -attr vt d
load netBundle {green_y(0).lpi#1.dfm#1} 16 {green_y(0).lpi#1.dfm#1(0)} {green_y(0).lpi#1.dfm#1(1)} {green_y(0).lpi#1.dfm#1(2)} {green_y(0).lpi#1.dfm#1(3)} {green_y(0).lpi#1.dfm#1(4)} {green_y(0).lpi#1.dfm#1(5)} {green_y(0).lpi#1.dfm#1(6)} {green_y(0).lpi#1.dfm#1(7)} {green_y(0).lpi#1.dfm#1(8)} {green_y(0).lpi#1.dfm#1(9)} {green_y(0).lpi#1.dfm#1(10)} {green_y(0).lpi#1.dfm#1(11)} {green_y(0).lpi#1.dfm#1(12)} {green_y(0).lpi#1.dfm#1(13)} {green_y(0).lpi#1.dfm#1(14)} {green_y(0).lpi#1.dfm#1(15)} -attr xrf 8971 -attr oid 44 -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(0).lpi#1.dfm#1}
load net {greenx.lpi#1.dfm#1(0)} -attr vt d
load net {greenx.lpi#1.dfm#1(1)} -attr vt d
load net {greenx.lpi#1.dfm#1(2)} -attr vt d
load net {greenx.lpi#1.dfm#1(3)} -attr vt d
load net {greenx.lpi#1.dfm#1(4)} -attr vt d
load net {greenx.lpi#1.dfm#1(5)} -attr vt d
load net {greenx.lpi#1.dfm#1(6)} -attr vt d
load net {greenx.lpi#1.dfm#1(7)} -attr vt d
load net {greenx.lpi#1.dfm#1(8)} -attr vt d
load net {greenx.lpi#1.dfm#1(9)} -attr vt d
load net {greenx.lpi#1.dfm#1(10)} -attr vt d
load net {greenx.lpi#1.dfm#1(11)} -attr vt d
load net {greenx.lpi#1.dfm#1(12)} -attr vt d
load net {greenx.lpi#1.dfm#1(13)} -attr vt d
load net {greenx.lpi#1.dfm#1(14)} -attr vt d
load net {greenx.lpi#1.dfm#1(15)} -attr vt d
load netBundle {greenx.lpi#1.dfm#1} 16 {greenx.lpi#1.dfm#1(0)} {greenx.lpi#1.dfm#1(1)} {greenx.lpi#1.dfm#1(2)} {greenx.lpi#1.dfm#1(3)} {greenx.lpi#1.dfm#1(4)} {greenx.lpi#1.dfm#1(5)} {greenx.lpi#1.dfm#1(6)} {greenx.lpi#1.dfm#1(7)} {greenx.lpi#1.dfm#1(8)} {greenx.lpi#1.dfm#1(9)} {greenx.lpi#1.dfm#1(10)} {greenx.lpi#1.dfm#1(11)} {greenx.lpi#1.dfm#1(12)} {greenx.lpi#1.dfm#1(13)} {greenx.lpi#1.dfm#1(14)} {greenx.lpi#1.dfm#1(15)} -attr xrf 8972 -attr oid 45 -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.lpi#1.dfm#1}
load net {green_x(2).lpi#1.dfm#1(0)} -attr vt d
load net {green_x(2).lpi#1.dfm#1(1)} -attr vt d
load net {green_x(2).lpi#1.dfm#1(2)} -attr vt d
load net {green_x(2).lpi#1.dfm#1(3)} -attr vt d
load net {green_x(2).lpi#1.dfm#1(4)} -attr vt d
load net {green_x(2).lpi#1.dfm#1(5)} -attr vt d
load net {green_x(2).lpi#1.dfm#1(6)} -attr vt d
load net {green_x(2).lpi#1.dfm#1(7)} -attr vt d
load net {green_x(2).lpi#1.dfm#1(8)} -attr vt d
load net {green_x(2).lpi#1.dfm#1(9)} -attr vt d
load net {green_x(2).lpi#1.dfm#1(10)} -attr vt d
load net {green_x(2).lpi#1.dfm#1(11)} -attr vt d
load net {green_x(2).lpi#1.dfm#1(12)} -attr vt d
load net {green_x(2).lpi#1.dfm#1(13)} -attr vt d
load net {green_x(2).lpi#1.dfm#1(14)} -attr vt d
load net {green_x(2).lpi#1.dfm#1(15)} -attr vt d
load netBundle {green_x(2).lpi#1.dfm#1} 16 {green_x(2).lpi#1.dfm#1(0)} {green_x(2).lpi#1.dfm#1(1)} {green_x(2).lpi#1.dfm#1(2)} {green_x(2).lpi#1.dfm#1(3)} {green_x(2).lpi#1.dfm#1(4)} {green_x(2).lpi#1.dfm#1(5)} {green_x(2).lpi#1.dfm#1(6)} {green_x(2).lpi#1.dfm#1(7)} {green_x(2).lpi#1.dfm#1(8)} {green_x(2).lpi#1.dfm#1(9)} {green_x(2).lpi#1.dfm#1(10)} {green_x(2).lpi#1.dfm#1(11)} {green_x(2).lpi#1.dfm#1(12)} {green_x(2).lpi#1.dfm#1(13)} {green_x(2).lpi#1.dfm#1(14)} {green_x(2).lpi#1.dfm#1(15)} -attr xrf 8973 -attr oid 46 -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(2).lpi#1.dfm#1}
load net {green_x(1).lpi#1.dfm#1(0)} -attr vt d
load net {green_x(1).lpi#1.dfm#1(1)} -attr vt d
load net {green_x(1).lpi#1.dfm#1(2)} -attr vt d
load net {green_x(1).lpi#1.dfm#1(3)} -attr vt d
load net {green_x(1).lpi#1.dfm#1(4)} -attr vt d
load net {green_x(1).lpi#1.dfm#1(5)} -attr vt d
load net {green_x(1).lpi#1.dfm#1(6)} -attr vt d
load net {green_x(1).lpi#1.dfm#1(7)} -attr vt d
load net {green_x(1).lpi#1.dfm#1(8)} -attr vt d
load net {green_x(1).lpi#1.dfm#1(9)} -attr vt d
load net {green_x(1).lpi#1.dfm#1(10)} -attr vt d
load net {green_x(1).lpi#1.dfm#1(11)} -attr vt d
load net {green_x(1).lpi#1.dfm#1(12)} -attr vt d
load net {green_x(1).lpi#1.dfm#1(13)} -attr vt d
load net {green_x(1).lpi#1.dfm#1(14)} -attr vt d
load net {green_x(1).lpi#1.dfm#1(15)} -attr vt d
load netBundle {green_x(1).lpi#1.dfm#1} 16 {green_x(1).lpi#1.dfm#1(0)} {green_x(1).lpi#1.dfm#1(1)} {green_x(1).lpi#1.dfm#1(2)} {green_x(1).lpi#1.dfm#1(3)} {green_x(1).lpi#1.dfm#1(4)} {green_x(1).lpi#1.dfm#1(5)} {green_x(1).lpi#1.dfm#1(6)} {green_x(1).lpi#1.dfm#1(7)} {green_x(1).lpi#1.dfm#1(8)} {green_x(1).lpi#1.dfm#1(9)} {green_x(1).lpi#1.dfm#1(10)} {green_x(1).lpi#1.dfm#1(11)} {green_x(1).lpi#1.dfm#1(12)} {green_x(1).lpi#1.dfm#1(13)} {green_x(1).lpi#1.dfm#1(14)} {green_x(1).lpi#1.dfm#1(15)} -attr xrf 8974 -attr oid 47 -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(1).lpi#1.dfm#1}
load net {green_x(0).lpi#1.dfm#1(0)} -attr vt d
load net {green_x(0).lpi#1.dfm#1(1)} -attr vt d
load net {green_x(0).lpi#1.dfm#1(2)} -attr vt d
load net {green_x(0).lpi#1.dfm#1(3)} -attr vt d
load net {green_x(0).lpi#1.dfm#1(4)} -attr vt d
load net {green_x(0).lpi#1.dfm#1(5)} -attr vt d
load net {green_x(0).lpi#1.dfm#1(6)} -attr vt d
load net {green_x(0).lpi#1.dfm#1(7)} -attr vt d
load net {green_x(0).lpi#1.dfm#1(8)} -attr vt d
load net {green_x(0).lpi#1.dfm#1(9)} -attr vt d
load net {green_x(0).lpi#1.dfm#1(10)} -attr vt d
load net {green_x(0).lpi#1.dfm#1(11)} -attr vt d
load net {green_x(0).lpi#1.dfm#1(12)} -attr vt d
load net {green_x(0).lpi#1.dfm#1(13)} -attr vt d
load net {green_x(0).lpi#1.dfm#1(14)} -attr vt d
load net {green_x(0).lpi#1.dfm#1(15)} -attr vt d
load netBundle {green_x(0).lpi#1.dfm#1} 16 {green_x(0).lpi#1.dfm#1(0)} {green_x(0).lpi#1.dfm#1(1)} {green_x(0).lpi#1.dfm#1(2)} {green_x(0).lpi#1.dfm#1(3)} {green_x(0).lpi#1.dfm#1(4)} {green_x(0).lpi#1.dfm#1(5)} {green_x(0).lpi#1.dfm#1(6)} {green_x(0).lpi#1.dfm#1(7)} {green_x(0).lpi#1.dfm#1(8)} {green_x(0).lpi#1.dfm#1(9)} {green_x(0).lpi#1.dfm#1(10)} {green_x(0).lpi#1.dfm#1(11)} {green_x(0).lpi#1.dfm#1(12)} {green_x(0).lpi#1.dfm#1(13)} {green_x(0).lpi#1.dfm#1(14)} {green_x(0).lpi#1.dfm#1(15)} -attr xrf 8975 -attr oid 48 -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(0).lpi#1.dfm#1}
load net {bluey.lpi#1.dfm#1(0)} -attr vt d
load net {bluey.lpi#1.dfm#1(1)} -attr vt d
load net {bluey.lpi#1.dfm#1(2)} -attr vt d
load net {bluey.lpi#1.dfm#1(3)} -attr vt d
load net {bluey.lpi#1.dfm#1(4)} -attr vt d
load net {bluey.lpi#1.dfm#1(5)} -attr vt d
load net {bluey.lpi#1.dfm#1(6)} -attr vt d
load net {bluey.lpi#1.dfm#1(7)} -attr vt d
load net {bluey.lpi#1.dfm#1(8)} -attr vt d
load net {bluey.lpi#1.dfm#1(9)} -attr vt d
load net {bluey.lpi#1.dfm#1(10)} -attr vt d
load net {bluey.lpi#1.dfm#1(11)} -attr vt d
load net {bluey.lpi#1.dfm#1(12)} -attr vt d
load net {bluey.lpi#1.dfm#1(13)} -attr vt d
load net {bluey.lpi#1.dfm#1(14)} -attr vt d
load net {bluey.lpi#1.dfm#1(15)} -attr vt d
load netBundle {bluey.lpi#1.dfm#1} 16 {bluey.lpi#1.dfm#1(0)} {bluey.lpi#1.dfm#1(1)} {bluey.lpi#1.dfm#1(2)} {bluey.lpi#1.dfm#1(3)} {bluey.lpi#1.dfm#1(4)} {bluey.lpi#1.dfm#1(5)} {bluey.lpi#1.dfm#1(6)} {bluey.lpi#1.dfm#1(7)} {bluey.lpi#1.dfm#1(8)} {bluey.lpi#1.dfm#1(9)} {bluey.lpi#1.dfm#1(10)} {bluey.lpi#1.dfm#1(11)} {bluey.lpi#1.dfm#1(12)} {bluey.lpi#1.dfm#1(13)} {bluey.lpi#1.dfm#1(14)} {bluey.lpi#1.dfm#1(15)} -attr xrf 8976 -attr oid 49 -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.lpi#1.dfm#1}
load net {blue_y(2).lpi#1.dfm#1(0)} -attr vt d
load net {blue_y(2).lpi#1.dfm#1(1)} -attr vt d
load net {blue_y(2).lpi#1.dfm#1(2)} -attr vt d
load net {blue_y(2).lpi#1.dfm#1(3)} -attr vt d
load net {blue_y(2).lpi#1.dfm#1(4)} -attr vt d
load net {blue_y(2).lpi#1.dfm#1(5)} -attr vt d
load net {blue_y(2).lpi#1.dfm#1(6)} -attr vt d
load net {blue_y(2).lpi#1.dfm#1(7)} -attr vt d
load net {blue_y(2).lpi#1.dfm#1(8)} -attr vt d
load net {blue_y(2).lpi#1.dfm#1(9)} -attr vt d
load net {blue_y(2).lpi#1.dfm#1(10)} -attr vt d
load net {blue_y(2).lpi#1.dfm#1(11)} -attr vt d
load net {blue_y(2).lpi#1.dfm#1(12)} -attr vt d
load net {blue_y(2).lpi#1.dfm#1(13)} -attr vt d
load net {blue_y(2).lpi#1.dfm#1(14)} -attr vt d
load net {blue_y(2).lpi#1.dfm#1(15)} -attr vt d
load netBundle {blue_y(2).lpi#1.dfm#1} 16 {blue_y(2).lpi#1.dfm#1(0)} {blue_y(2).lpi#1.dfm#1(1)} {blue_y(2).lpi#1.dfm#1(2)} {blue_y(2).lpi#1.dfm#1(3)} {blue_y(2).lpi#1.dfm#1(4)} {blue_y(2).lpi#1.dfm#1(5)} {blue_y(2).lpi#1.dfm#1(6)} {blue_y(2).lpi#1.dfm#1(7)} {blue_y(2).lpi#1.dfm#1(8)} {blue_y(2).lpi#1.dfm#1(9)} {blue_y(2).lpi#1.dfm#1(10)} {blue_y(2).lpi#1.dfm#1(11)} {blue_y(2).lpi#1.dfm#1(12)} {blue_y(2).lpi#1.dfm#1(13)} {blue_y(2).lpi#1.dfm#1(14)} {blue_y(2).lpi#1.dfm#1(15)} -attr xrf 8977 -attr oid 50 -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(2).lpi#1.dfm#1}
load net {blue_y(1).lpi#1.dfm#1(0)} -attr vt d
load net {blue_y(1).lpi#1.dfm#1(1)} -attr vt d
load net {blue_y(1).lpi#1.dfm#1(2)} -attr vt d
load net {blue_y(1).lpi#1.dfm#1(3)} -attr vt d
load net {blue_y(1).lpi#1.dfm#1(4)} -attr vt d
load net {blue_y(1).lpi#1.dfm#1(5)} -attr vt d
load net {blue_y(1).lpi#1.dfm#1(6)} -attr vt d
load net {blue_y(1).lpi#1.dfm#1(7)} -attr vt d
load net {blue_y(1).lpi#1.dfm#1(8)} -attr vt d
load net {blue_y(1).lpi#1.dfm#1(9)} -attr vt d
load net {blue_y(1).lpi#1.dfm#1(10)} -attr vt d
load net {blue_y(1).lpi#1.dfm#1(11)} -attr vt d
load net {blue_y(1).lpi#1.dfm#1(12)} -attr vt d
load net {blue_y(1).lpi#1.dfm#1(13)} -attr vt d
load net {blue_y(1).lpi#1.dfm#1(14)} -attr vt d
load net {blue_y(1).lpi#1.dfm#1(15)} -attr vt d
load netBundle {blue_y(1).lpi#1.dfm#1} 16 {blue_y(1).lpi#1.dfm#1(0)} {blue_y(1).lpi#1.dfm#1(1)} {blue_y(1).lpi#1.dfm#1(2)} {blue_y(1).lpi#1.dfm#1(3)} {blue_y(1).lpi#1.dfm#1(4)} {blue_y(1).lpi#1.dfm#1(5)} {blue_y(1).lpi#1.dfm#1(6)} {blue_y(1).lpi#1.dfm#1(7)} {blue_y(1).lpi#1.dfm#1(8)} {blue_y(1).lpi#1.dfm#1(9)} {blue_y(1).lpi#1.dfm#1(10)} {blue_y(1).lpi#1.dfm#1(11)} {blue_y(1).lpi#1.dfm#1(12)} {blue_y(1).lpi#1.dfm#1(13)} {blue_y(1).lpi#1.dfm#1(14)} {blue_y(1).lpi#1.dfm#1(15)} -attr xrf 8978 -attr oid 51 -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(1).lpi#1.dfm#1}
load net {blue_y(0).lpi#1.dfm#1(0)} -attr vt d
load net {blue_y(0).lpi#1.dfm#1(1)} -attr vt d
load net {blue_y(0).lpi#1.dfm#1(2)} -attr vt d
load net {blue_y(0).lpi#1.dfm#1(3)} -attr vt d
load net {blue_y(0).lpi#1.dfm#1(4)} -attr vt d
load net {blue_y(0).lpi#1.dfm#1(5)} -attr vt d
load net {blue_y(0).lpi#1.dfm#1(6)} -attr vt d
load net {blue_y(0).lpi#1.dfm#1(7)} -attr vt d
load net {blue_y(0).lpi#1.dfm#1(8)} -attr vt d
load net {blue_y(0).lpi#1.dfm#1(9)} -attr vt d
load net {blue_y(0).lpi#1.dfm#1(10)} -attr vt d
load net {blue_y(0).lpi#1.dfm#1(11)} -attr vt d
load net {blue_y(0).lpi#1.dfm#1(12)} -attr vt d
load net {blue_y(0).lpi#1.dfm#1(13)} -attr vt d
load net {blue_y(0).lpi#1.dfm#1(14)} -attr vt d
load net {blue_y(0).lpi#1.dfm#1(15)} -attr vt d
load netBundle {blue_y(0).lpi#1.dfm#1} 16 {blue_y(0).lpi#1.dfm#1(0)} {blue_y(0).lpi#1.dfm#1(1)} {blue_y(0).lpi#1.dfm#1(2)} {blue_y(0).lpi#1.dfm#1(3)} {blue_y(0).lpi#1.dfm#1(4)} {blue_y(0).lpi#1.dfm#1(5)} {blue_y(0).lpi#1.dfm#1(6)} {blue_y(0).lpi#1.dfm#1(7)} {blue_y(0).lpi#1.dfm#1(8)} {blue_y(0).lpi#1.dfm#1(9)} {blue_y(0).lpi#1.dfm#1(10)} {blue_y(0).lpi#1.dfm#1(11)} {blue_y(0).lpi#1.dfm#1(12)} {blue_y(0).lpi#1.dfm#1(13)} {blue_y(0).lpi#1.dfm#1(14)} {blue_y(0).lpi#1.dfm#1(15)} -attr xrf 8979 -attr oid 52 -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(0).lpi#1.dfm#1}
load net {bluex.lpi#1.dfm#1(0)} -attr vt d
load net {bluex.lpi#1.dfm#1(1)} -attr vt d
load net {bluex.lpi#1.dfm#1(2)} -attr vt d
load net {bluex.lpi#1.dfm#1(3)} -attr vt d
load net {bluex.lpi#1.dfm#1(4)} -attr vt d
load net {bluex.lpi#1.dfm#1(5)} -attr vt d
load net {bluex.lpi#1.dfm#1(6)} -attr vt d
load net {bluex.lpi#1.dfm#1(7)} -attr vt d
load net {bluex.lpi#1.dfm#1(8)} -attr vt d
load net {bluex.lpi#1.dfm#1(9)} -attr vt d
load net {bluex.lpi#1.dfm#1(10)} -attr vt d
load net {bluex.lpi#1.dfm#1(11)} -attr vt d
load net {bluex.lpi#1.dfm#1(12)} -attr vt d
load net {bluex.lpi#1.dfm#1(13)} -attr vt d
load net {bluex.lpi#1.dfm#1(14)} -attr vt d
load net {bluex.lpi#1.dfm#1(15)} -attr vt d
load netBundle {bluex.lpi#1.dfm#1} 16 {bluex.lpi#1.dfm#1(0)} {bluex.lpi#1.dfm#1(1)} {bluex.lpi#1.dfm#1(2)} {bluex.lpi#1.dfm#1(3)} {bluex.lpi#1.dfm#1(4)} {bluex.lpi#1.dfm#1(5)} {bluex.lpi#1.dfm#1(6)} {bluex.lpi#1.dfm#1(7)} {bluex.lpi#1.dfm#1(8)} {bluex.lpi#1.dfm#1(9)} {bluex.lpi#1.dfm#1(10)} {bluex.lpi#1.dfm#1(11)} {bluex.lpi#1.dfm#1(12)} {bluex.lpi#1.dfm#1(13)} {bluex.lpi#1.dfm#1(14)} {bluex.lpi#1.dfm#1(15)} -attr xrf 8980 -attr oid 53 -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.lpi#1.dfm#1}
load net {blue_x(2).lpi#1.dfm#1(0)} -attr vt d
load net {blue_x(2).lpi#1.dfm#1(1)} -attr vt d
load net {blue_x(2).lpi#1.dfm#1(2)} -attr vt d
load net {blue_x(2).lpi#1.dfm#1(3)} -attr vt d
load net {blue_x(2).lpi#1.dfm#1(4)} -attr vt d
load net {blue_x(2).lpi#1.dfm#1(5)} -attr vt d
load net {blue_x(2).lpi#1.dfm#1(6)} -attr vt d
load net {blue_x(2).lpi#1.dfm#1(7)} -attr vt d
load net {blue_x(2).lpi#1.dfm#1(8)} -attr vt d
load net {blue_x(2).lpi#1.dfm#1(9)} -attr vt d
load net {blue_x(2).lpi#1.dfm#1(10)} -attr vt d
load net {blue_x(2).lpi#1.dfm#1(11)} -attr vt d
load net {blue_x(2).lpi#1.dfm#1(12)} -attr vt d
load net {blue_x(2).lpi#1.dfm#1(13)} -attr vt d
load net {blue_x(2).lpi#1.dfm#1(14)} -attr vt d
load net {blue_x(2).lpi#1.dfm#1(15)} -attr vt d
load netBundle {blue_x(2).lpi#1.dfm#1} 16 {blue_x(2).lpi#1.dfm#1(0)} {blue_x(2).lpi#1.dfm#1(1)} {blue_x(2).lpi#1.dfm#1(2)} {blue_x(2).lpi#1.dfm#1(3)} {blue_x(2).lpi#1.dfm#1(4)} {blue_x(2).lpi#1.dfm#1(5)} {blue_x(2).lpi#1.dfm#1(6)} {blue_x(2).lpi#1.dfm#1(7)} {blue_x(2).lpi#1.dfm#1(8)} {blue_x(2).lpi#1.dfm#1(9)} {blue_x(2).lpi#1.dfm#1(10)} {blue_x(2).lpi#1.dfm#1(11)} {blue_x(2).lpi#1.dfm#1(12)} {blue_x(2).lpi#1.dfm#1(13)} {blue_x(2).lpi#1.dfm#1(14)} {blue_x(2).lpi#1.dfm#1(15)} -attr xrf 8981 -attr oid 54 -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(2).lpi#1.dfm#1}
load net {blue_x(1).lpi#1.dfm#1(0)} -attr vt d
load net {blue_x(1).lpi#1.dfm#1(1)} -attr vt d
load net {blue_x(1).lpi#1.dfm#1(2)} -attr vt d
load net {blue_x(1).lpi#1.dfm#1(3)} -attr vt d
load net {blue_x(1).lpi#1.dfm#1(4)} -attr vt d
load net {blue_x(1).lpi#1.dfm#1(5)} -attr vt d
load net {blue_x(1).lpi#1.dfm#1(6)} -attr vt d
load net {blue_x(1).lpi#1.dfm#1(7)} -attr vt d
load net {blue_x(1).lpi#1.dfm#1(8)} -attr vt d
load net {blue_x(1).lpi#1.dfm#1(9)} -attr vt d
load net {blue_x(1).lpi#1.dfm#1(10)} -attr vt d
load net {blue_x(1).lpi#1.dfm#1(11)} -attr vt d
load net {blue_x(1).lpi#1.dfm#1(12)} -attr vt d
load net {blue_x(1).lpi#1.dfm#1(13)} -attr vt d
load net {blue_x(1).lpi#1.dfm#1(14)} -attr vt d
load net {blue_x(1).lpi#1.dfm#1(15)} -attr vt d
load netBundle {blue_x(1).lpi#1.dfm#1} 16 {blue_x(1).lpi#1.dfm#1(0)} {blue_x(1).lpi#1.dfm#1(1)} {blue_x(1).lpi#1.dfm#1(2)} {blue_x(1).lpi#1.dfm#1(3)} {blue_x(1).lpi#1.dfm#1(4)} {blue_x(1).lpi#1.dfm#1(5)} {blue_x(1).lpi#1.dfm#1(6)} {blue_x(1).lpi#1.dfm#1(7)} {blue_x(1).lpi#1.dfm#1(8)} {blue_x(1).lpi#1.dfm#1(9)} {blue_x(1).lpi#1.dfm#1(10)} {blue_x(1).lpi#1.dfm#1(11)} {blue_x(1).lpi#1.dfm#1(12)} {blue_x(1).lpi#1.dfm#1(13)} {blue_x(1).lpi#1.dfm#1(14)} {blue_x(1).lpi#1.dfm#1(15)} -attr xrf 8982 -attr oid 55 -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(1).lpi#1.dfm#1}
load net {blue_x(0).lpi#1.dfm#1(0)} -attr vt d
load net {blue_x(0).lpi#1.dfm#1(1)} -attr vt d
load net {blue_x(0).lpi#1.dfm#1(2)} -attr vt d
load net {blue_x(0).lpi#1.dfm#1(3)} -attr vt d
load net {blue_x(0).lpi#1.dfm#1(4)} -attr vt d
load net {blue_x(0).lpi#1.dfm#1(5)} -attr vt d
load net {blue_x(0).lpi#1.dfm#1(6)} -attr vt d
load net {blue_x(0).lpi#1.dfm#1(7)} -attr vt d
load net {blue_x(0).lpi#1.dfm#1(8)} -attr vt d
load net {blue_x(0).lpi#1.dfm#1(9)} -attr vt d
load net {blue_x(0).lpi#1.dfm#1(10)} -attr vt d
load net {blue_x(0).lpi#1.dfm#1(11)} -attr vt d
load net {blue_x(0).lpi#1.dfm#1(12)} -attr vt d
load net {blue_x(0).lpi#1.dfm#1(13)} -attr vt d
load net {blue_x(0).lpi#1.dfm#1(14)} -attr vt d
load net {blue_x(0).lpi#1.dfm#1(15)} -attr vt d
load netBundle {blue_x(0).lpi#1.dfm#1} 16 {blue_x(0).lpi#1.dfm#1(0)} {blue_x(0).lpi#1.dfm#1(1)} {blue_x(0).lpi#1.dfm#1(2)} {blue_x(0).lpi#1.dfm#1(3)} {blue_x(0).lpi#1.dfm#1(4)} {blue_x(0).lpi#1.dfm#1(5)} {blue_x(0).lpi#1.dfm#1(6)} {blue_x(0).lpi#1.dfm#1(7)} {blue_x(0).lpi#1.dfm#1(8)} {blue_x(0).lpi#1.dfm#1(9)} {blue_x(0).lpi#1.dfm#1(10)} {blue_x(0).lpi#1.dfm#1(11)} {blue_x(0).lpi#1.dfm#1(12)} {blue_x(0).lpi#1.dfm#1(13)} {blue_x(0).lpi#1.dfm#1(14)} {blue_x(0).lpi#1.dfm#1(15)} -attr xrf 8983 -attr oid 56 -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(0).lpi#1.dfm#1}
load net {redy.lpi#1.dfm#1(0)} -attr vt d
load net {redy.lpi#1.dfm#1(1)} -attr vt d
load net {redy.lpi#1.dfm#1(2)} -attr vt d
load net {redy.lpi#1.dfm#1(3)} -attr vt d
load net {redy.lpi#1.dfm#1(4)} -attr vt d
load net {redy.lpi#1.dfm#1(5)} -attr vt d
load net {redy.lpi#1.dfm#1(6)} -attr vt d
load net {redy.lpi#1.dfm#1(7)} -attr vt d
load net {redy.lpi#1.dfm#1(8)} -attr vt d
load net {redy.lpi#1.dfm#1(9)} -attr vt d
load net {redy.lpi#1.dfm#1(10)} -attr vt d
load net {redy.lpi#1.dfm#1(11)} -attr vt d
load net {redy.lpi#1.dfm#1(12)} -attr vt d
load net {redy.lpi#1.dfm#1(13)} -attr vt d
load net {redy.lpi#1.dfm#1(14)} -attr vt d
load net {redy.lpi#1.dfm#1(15)} -attr vt d
load netBundle {redy.lpi#1.dfm#1} 16 {redy.lpi#1.dfm#1(0)} {redy.lpi#1.dfm#1(1)} {redy.lpi#1.dfm#1(2)} {redy.lpi#1.dfm#1(3)} {redy.lpi#1.dfm#1(4)} {redy.lpi#1.dfm#1(5)} {redy.lpi#1.dfm#1(6)} {redy.lpi#1.dfm#1(7)} {redy.lpi#1.dfm#1(8)} {redy.lpi#1.dfm#1(9)} {redy.lpi#1.dfm#1(10)} {redy.lpi#1.dfm#1(11)} {redy.lpi#1.dfm#1(12)} {redy.lpi#1.dfm#1(13)} {redy.lpi#1.dfm#1(14)} {redy.lpi#1.dfm#1(15)} -attr xrf 8984 -attr oid 57 -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.lpi#1.dfm#1}
load net {red_y(2).lpi#1.dfm#1(0)} -attr vt d
load net {red_y(2).lpi#1.dfm#1(1)} -attr vt d
load net {red_y(2).lpi#1.dfm#1(2)} -attr vt d
load net {red_y(2).lpi#1.dfm#1(3)} -attr vt d
load net {red_y(2).lpi#1.dfm#1(4)} -attr vt d
load net {red_y(2).lpi#1.dfm#1(5)} -attr vt d
load net {red_y(2).lpi#1.dfm#1(6)} -attr vt d
load net {red_y(2).lpi#1.dfm#1(7)} -attr vt d
load net {red_y(2).lpi#1.dfm#1(8)} -attr vt d
load net {red_y(2).lpi#1.dfm#1(9)} -attr vt d
load net {red_y(2).lpi#1.dfm#1(10)} -attr vt d
load net {red_y(2).lpi#1.dfm#1(11)} -attr vt d
load net {red_y(2).lpi#1.dfm#1(12)} -attr vt d
load net {red_y(2).lpi#1.dfm#1(13)} -attr vt d
load net {red_y(2).lpi#1.dfm#1(14)} -attr vt d
load net {red_y(2).lpi#1.dfm#1(15)} -attr vt d
load netBundle {red_y(2).lpi#1.dfm#1} 16 {red_y(2).lpi#1.dfm#1(0)} {red_y(2).lpi#1.dfm#1(1)} {red_y(2).lpi#1.dfm#1(2)} {red_y(2).lpi#1.dfm#1(3)} {red_y(2).lpi#1.dfm#1(4)} {red_y(2).lpi#1.dfm#1(5)} {red_y(2).lpi#1.dfm#1(6)} {red_y(2).lpi#1.dfm#1(7)} {red_y(2).lpi#1.dfm#1(8)} {red_y(2).lpi#1.dfm#1(9)} {red_y(2).lpi#1.dfm#1(10)} {red_y(2).lpi#1.dfm#1(11)} {red_y(2).lpi#1.dfm#1(12)} {red_y(2).lpi#1.dfm#1(13)} {red_y(2).lpi#1.dfm#1(14)} {red_y(2).lpi#1.dfm#1(15)} -attr xrf 8985 -attr oid 58 -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(2).lpi#1.dfm#1}
load net {red_y(1).lpi#1.dfm#1(0)} -attr vt d
load net {red_y(1).lpi#1.dfm#1(1)} -attr vt d
load net {red_y(1).lpi#1.dfm#1(2)} -attr vt d
load net {red_y(1).lpi#1.dfm#1(3)} -attr vt d
load net {red_y(1).lpi#1.dfm#1(4)} -attr vt d
load net {red_y(1).lpi#1.dfm#1(5)} -attr vt d
load net {red_y(1).lpi#1.dfm#1(6)} -attr vt d
load net {red_y(1).lpi#1.dfm#1(7)} -attr vt d
load net {red_y(1).lpi#1.dfm#1(8)} -attr vt d
load net {red_y(1).lpi#1.dfm#1(9)} -attr vt d
load net {red_y(1).lpi#1.dfm#1(10)} -attr vt d
load net {red_y(1).lpi#1.dfm#1(11)} -attr vt d
load net {red_y(1).lpi#1.dfm#1(12)} -attr vt d
load net {red_y(1).lpi#1.dfm#1(13)} -attr vt d
load net {red_y(1).lpi#1.dfm#1(14)} -attr vt d
load net {red_y(1).lpi#1.dfm#1(15)} -attr vt d
load netBundle {red_y(1).lpi#1.dfm#1} 16 {red_y(1).lpi#1.dfm#1(0)} {red_y(1).lpi#1.dfm#1(1)} {red_y(1).lpi#1.dfm#1(2)} {red_y(1).lpi#1.dfm#1(3)} {red_y(1).lpi#1.dfm#1(4)} {red_y(1).lpi#1.dfm#1(5)} {red_y(1).lpi#1.dfm#1(6)} {red_y(1).lpi#1.dfm#1(7)} {red_y(1).lpi#1.dfm#1(8)} {red_y(1).lpi#1.dfm#1(9)} {red_y(1).lpi#1.dfm#1(10)} {red_y(1).lpi#1.dfm#1(11)} {red_y(1).lpi#1.dfm#1(12)} {red_y(1).lpi#1.dfm#1(13)} {red_y(1).lpi#1.dfm#1(14)} {red_y(1).lpi#1.dfm#1(15)} -attr xrf 8986 -attr oid 59 -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(1).lpi#1.dfm#1}
load net {red_y(0).lpi#1.dfm#1(0)} -attr vt d
load net {red_y(0).lpi#1.dfm#1(1)} -attr vt d
load net {red_y(0).lpi#1.dfm#1(2)} -attr vt d
load net {red_y(0).lpi#1.dfm#1(3)} -attr vt d
load net {red_y(0).lpi#1.dfm#1(4)} -attr vt d
load net {red_y(0).lpi#1.dfm#1(5)} -attr vt d
load net {red_y(0).lpi#1.dfm#1(6)} -attr vt d
load net {red_y(0).lpi#1.dfm#1(7)} -attr vt d
load net {red_y(0).lpi#1.dfm#1(8)} -attr vt d
load net {red_y(0).lpi#1.dfm#1(9)} -attr vt d
load net {red_y(0).lpi#1.dfm#1(10)} -attr vt d
load net {red_y(0).lpi#1.dfm#1(11)} -attr vt d
load net {red_y(0).lpi#1.dfm#1(12)} -attr vt d
load net {red_y(0).lpi#1.dfm#1(13)} -attr vt d
load net {red_y(0).lpi#1.dfm#1(14)} -attr vt d
load net {red_y(0).lpi#1.dfm#1(15)} -attr vt d
load netBundle {red_y(0).lpi#1.dfm#1} 16 {red_y(0).lpi#1.dfm#1(0)} {red_y(0).lpi#1.dfm#1(1)} {red_y(0).lpi#1.dfm#1(2)} {red_y(0).lpi#1.dfm#1(3)} {red_y(0).lpi#1.dfm#1(4)} {red_y(0).lpi#1.dfm#1(5)} {red_y(0).lpi#1.dfm#1(6)} {red_y(0).lpi#1.dfm#1(7)} {red_y(0).lpi#1.dfm#1(8)} {red_y(0).lpi#1.dfm#1(9)} {red_y(0).lpi#1.dfm#1(10)} {red_y(0).lpi#1.dfm#1(11)} {red_y(0).lpi#1.dfm#1(12)} {red_y(0).lpi#1.dfm#1(13)} {red_y(0).lpi#1.dfm#1(14)} {red_y(0).lpi#1.dfm#1(15)} -attr xrf 8987 -attr oid 60 -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(0).lpi#1.dfm#1}
load net {redx.lpi#1.dfm#1(0)} -attr vt d
load net {redx.lpi#1.dfm#1(1)} -attr vt d
load net {redx.lpi#1.dfm#1(2)} -attr vt d
load net {redx.lpi#1.dfm#1(3)} -attr vt d
load net {redx.lpi#1.dfm#1(4)} -attr vt d
load net {redx.lpi#1.dfm#1(5)} -attr vt d
load net {redx.lpi#1.dfm#1(6)} -attr vt d
load net {redx.lpi#1.dfm#1(7)} -attr vt d
load net {redx.lpi#1.dfm#1(8)} -attr vt d
load net {redx.lpi#1.dfm#1(9)} -attr vt d
load net {redx.lpi#1.dfm#1(10)} -attr vt d
load net {redx.lpi#1.dfm#1(11)} -attr vt d
load net {redx.lpi#1.dfm#1(12)} -attr vt d
load net {redx.lpi#1.dfm#1(13)} -attr vt d
load net {redx.lpi#1.dfm#1(14)} -attr vt d
load net {redx.lpi#1.dfm#1(15)} -attr vt d
load netBundle {redx.lpi#1.dfm#1} 16 {redx.lpi#1.dfm#1(0)} {redx.lpi#1.dfm#1(1)} {redx.lpi#1.dfm#1(2)} {redx.lpi#1.dfm#1(3)} {redx.lpi#1.dfm#1(4)} {redx.lpi#1.dfm#1(5)} {redx.lpi#1.dfm#1(6)} {redx.lpi#1.dfm#1(7)} {redx.lpi#1.dfm#1(8)} {redx.lpi#1.dfm#1(9)} {redx.lpi#1.dfm#1(10)} {redx.lpi#1.dfm#1(11)} {redx.lpi#1.dfm#1(12)} {redx.lpi#1.dfm#1(13)} {redx.lpi#1.dfm#1(14)} {redx.lpi#1.dfm#1(15)} -attr xrf 8988 -attr oid 61 -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.lpi#1.dfm#1}
load net {red_x(2).lpi#1.dfm#1(0)} -attr vt d
load net {red_x(2).lpi#1.dfm#1(1)} -attr vt d
load net {red_x(2).lpi#1.dfm#1(2)} -attr vt d
load net {red_x(2).lpi#1.dfm#1(3)} -attr vt d
load net {red_x(2).lpi#1.dfm#1(4)} -attr vt d
load net {red_x(2).lpi#1.dfm#1(5)} -attr vt d
load net {red_x(2).lpi#1.dfm#1(6)} -attr vt d
load net {red_x(2).lpi#1.dfm#1(7)} -attr vt d
load net {red_x(2).lpi#1.dfm#1(8)} -attr vt d
load net {red_x(2).lpi#1.dfm#1(9)} -attr vt d
load net {red_x(2).lpi#1.dfm#1(10)} -attr vt d
load net {red_x(2).lpi#1.dfm#1(11)} -attr vt d
load net {red_x(2).lpi#1.dfm#1(12)} -attr vt d
load net {red_x(2).lpi#1.dfm#1(13)} -attr vt d
load net {red_x(2).lpi#1.dfm#1(14)} -attr vt d
load net {red_x(2).lpi#1.dfm#1(15)} -attr vt d
load netBundle {red_x(2).lpi#1.dfm#1} 16 {red_x(2).lpi#1.dfm#1(0)} {red_x(2).lpi#1.dfm#1(1)} {red_x(2).lpi#1.dfm#1(2)} {red_x(2).lpi#1.dfm#1(3)} {red_x(2).lpi#1.dfm#1(4)} {red_x(2).lpi#1.dfm#1(5)} {red_x(2).lpi#1.dfm#1(6)} {red_x(2).lpi#1.dfm#1(7)} {red_x(2).lpi#1.dfm#1(8)} {red_x(2).lpi#1.dfm#1(9)} {red_x(2).lpi#1.dfm#1(10)} {red_x(2).lpi#1.dfm#1(11)} {red_x(2).lpi#1.dfm#1(12)} {red_x(2).lpi#1.dfm#1(13)} {red_x(2).lpi#1.dfm#1(14)} {red_x(2).lpi#1.dfm#1(15)} -attr xrf 8989 -attr oid 62 -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(2).lpi#1.dfm#1}
load net {red_x(1).lpi#1.dfm#1(0)} -attr vt d
load net {red_x(1).lpi#1.dfm#1(1)} -attr vt d
load net {red_x(1).lpi#1.dfm#1(2)} -attr vt d
load net {red_x(1).lpi#1.dfm#1(3)} -attr vt d
load net {red_x(1).lpi#1.dfm#1(4)} -attr vt d
load net {red_x(1).lpi#1.dfm#1(5)} -attr vt d
load net {red_x(1).lpi#1.dfm#1(6)} -attr vt d
load net {red_x(1).lpi#1.dfm#1(7)} -attr vt d
load net {red_x(1).lpi#1.dfm#1(8)} -attr vt d
load net {red_x(1).lpi#1.dfm#1(9)} -attr vt d
load net {red_x(1).lpi#1.dfm#1(10)} -attr vt d
load net {red_x(1).lpi#1.dfm#1(11)} -attr vt d
load net {red_x(1).lpi#1.dfm#1(12)} -attr vt d
load net {red_x(1).lpi#1.dfm#1(13)} -attr vt d
load net {red_x(1).lpi#1.dfm#1(14)} -attr vt d
load net {red_x(1).lpi#1.dfm#1(15)} -attr vt d
load netBundle {red_x(1).lpi#1.dfm#1} 16 {red_x(1).lpi#1.dfm#1(0)} {red_x(1).lpi#1.dfm#1(1)} {red_x(1).lpi#1.dfm#1(2)} {red_x(1).lpi#1.dfm#1(3)} {red_x(1).lpi#1.dfm#1(4)} {red_x(1).lpi#1.dfm#1(5)} {red_x(1).lpi#1.dfm#1(6)} {red_x(1).lpi#1.dfm#1(7)} {red_x(1).lpi#1.dfm#1(8)} {red_x(1).lpi#1.dfm#1(9)} {red_x(1).lpi#1.dfm#1(10)} {red_x(1).lpi#1.dfm#1(11)} {red_x(1).lpi#1.dfm#1(12)} {red_x(1).lpi#1.dfm#1(13)} {red_x(1).lpi#1.dfm#1(14)} {red_x(1).lpi#1.dfm#1(15)} -attr xrf 8990 -attr oid 63 -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(1).lpi#1.dfm#1}
load net {red_x(0).lpi#1.dfm#1(0)} -attr vt d
load net {red_x(0).lpi#1.dfm#1(1)} -attr vt d
load net {red_x(0).lpi#1.dfm#1(2)} -attr vt d
load net {red_x(0).lpi#1.dfm#1(3)} -attr vt d
load net {red_x(0).lpi#1.dfm#1(4)} -attr vt d
load net {red_x(0).lpi#1.dfm#1(5)} -attr vt d
load net {red_x(0).lpi#1.dfm#1(6)} -attr vt d
load net {red_x(0).lpi#1.dfm#1(7)} -attr vt d
load net {red_x(0).lpi#1.dfm#1(8)} -attr vt d
load net {red_x(0).lpi#1.dfm#1(9)} -attr vt d
load net {red_x(0).lpi#1.dfm#1(10)} -attr vt d
load net {red_x(0).lpi#1.dfm#1(11)} -attr vt d
load net {red_x(0).lpi#1.dfm#1(12)} -attr vt d
load net {red_x(0).lpi#1.dfm#1(13)} -attr vt d
load net {red_x(0).lpi#1.dfm#1(14)} -attr vt d
load net {red_x(0).lpi#1.dfm#1(15)} -attr vt d
load netBundle {red_x(0).lpi#1.dfm#1} 16 {red_x(0).lpi#1.dfm#1(0)} {red_x(0).lpi#1.dfm#1(1)} {red_x(0).lpi#1.dfm#1(2)} {red_x(0).lpi#1.dfm#1(3)} {red_x(0).lpi#1.dfm#1(4)} {red_x(0).lpi#1.dfm#1(5)} {red_x(0).lpi#1.dfm#1(6)} {red_x(0).lpi#1.dfm#1(7)} {red_x(0).lpi#1.dfm#1(8)} {red_x(0).lpi#1.dfm#1(9)} {red_x(0).lpi#1.dfm#1(10)} {red_x(0).lpi#1.dfm#1(11)} {red_x(0).lpi#1.dfm#1(12)} {red_x(0).lpi#1.dfm#1(13)} {red_x(0).lpi#1.dfm#1(14)} {red_x(0).lpi#1.dfm#1(15)} -attr xrf 8991 -attr oid 64 -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(0).lpi#1.dfm#1}
load net {redx.sva#2(0)} -attr vt d
load net {redx.sva#2(1)} -attr vt d
load net {redx.sva#2(2)} -attr vt d
load net {redx.sva#2(3)} -attr vt d
load net {redx.sva#2(4)} -attr vt d
load net {redx.sva#2(5)} -attr vt d
load net {redx.sva#2(6)} -attr vt d
load net {redx.sva#2(7)} -attr vt d
load net {redx.sva#2(8)} -attr vt d
load net {redx.sva#2(9)} -attr vt d
load net {redx.sva#2(10)} -attr vt d
load net {redx.sva#2(11)} -attr vt d
load net {redx.sva#2(12)} -attr vt d
load net {redx.sva#2(13)} -attr vt d
load net {redx.sva#2(14)} -attr vt d
load net {redx.sva#2(15)} -attr vt d
load netBundle {redx.sva#2} 16 {redx.sva#2(0)} {redx.sva#2(1)} {redx.sva#2(2)} {redx.sva#2(3)} {redx.sva#2(4)} {redx.sva#2(5)} {redx.sva#2(6)} {redx.sva#2(7)} {redx.sva#2(8)} {redx.sva#2(9)} {redx.sva#2(10)} {redx.sva#2(11)} {redx.sva#2(12)} {redx.sva#2(13)} {redx.sva#2(14)} {redx.sva#2(15)} -attr xrf 8992 -attr oid 65 -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.sva#2}
load net {redy.sva#2(0)} -attr vt d
load net {redy.sva#2(1)} -attr vt d
load net {redy.sva#2(2)} -attr vt d
load net {redy.sva#2(3)} -attr vt d
load net {redy.sva#2(4)} -attr vt d
load net {redy.sva#2(5)} -attr vt d
load net {redy.sva#2(6)} -attr vt d
load net {redy.sva#2(7)} -attr vt d
load net {redy.sva#2(8)} -attr vt d
load net {redy.sva#2(9)} -attr vt d
load net {redy.sva#2(10)} -attr vt d
load net {redy.sva#2(11)} -attr vt d
load net {redy.sva#2(12)} -attr vt d
load net {redy.sva#2(13)} -attr vt d
load net {redy.sva#2(14)} -attr vt d
load net {redy.sva#2(15)} -attr vt d
load netBundle {redy.sva#2} 16 {redy.sva#2(0)} {redy.sva#2(1)} {redy.sva#2(2)} {redy.sva#2(3)} {redy.sva#2(4)} {redy.sva#2(5)} {redy.sva#2(6)} {redy.sva#2(7)} {redy.sva#2(8)} {redy.sva#2(9)} {redy.sva#2(10)} {redy.sva#2(11)} {redy.sva#2(12)} {redy.sva#2(13)} {redy.sva#2(14)} {redy.sva#2(15)} -attr xrf 8993 -attr oid 66 -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.sva#2}
load net {greenx.sva#2(0)} -attr vt d
load net {greenx.sva#2(1)} -attr vt d
load net {greenx.sva#2(2)} -attr vt d
load net {greenx.sva#2(3)} -attr vt d
load net {greenx.sva#2(4)} -attr vt d
load net {greenx.sva#2(5)} -attr vt d
load net {greenx.sva#2(6)} -attr vt d
load net {greenx.sva#2(7)} -attr vt d
load net {greenx.sva#2(8)} -attr vt d
load net {greenx.sva#2(9)} -attr vt d
load net {greenx.sva#2(10)} -attr vt d
load net {greenx.sva#2(11)} -attr vt d
load net {greenx.sva#2(12)} -attr vt d
load net {greenx.sva#2(13)} -attr vt d
load net {greenx.sva#2(14)} -attr vt d
load net {greenx.sva#2(15)} -attr vt d
load netBundle {greenx.sva#2} 16 {greenx.sva#2(0)} {greenx.sva#2(1)} {greenx.sva#2(2)} {greenx.sva#2(3)} {greenx.sva#2(4)} {greenx.sva#2(5)} {greenx.sva#2(6)} {greenx.sva#2(7)} {greenx.sva#2(8)} {greenx.sva#2(9)} {greenx.sva#2(10)} {greenx.sva#2(11)} {greenx.sva#2(12)} {greenx.sva#2(13)} {greenx.sva#2(14)} {greenx.sva#2(15)} -attr xrf 8994 -attr oid 67 -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.sva#2}
load net {greeny.sva#2(0)} -attr vt d
load net {greeny.sva#2(1)} -attr vt d
load net {greeny.sva#2(2)} -attr vt d
load net {greeny.sva#2(3)} -attr vt d
load net {greeny.sva#2(4)} -attr vt d
load net {greeny.sva#2(5)} -attr vt d
load net {greeny.sva#2(6)} -attr vt d
load net {greeny.sva#2(7)} -attr vt d
load net {greeny.sva#2(8)} -attr vt d
load net {greeny.sva#2(9)} -attr vt d
load net {greeny.sva#2(10)} -attr vt d
load net {greeny.sva#2(11)} -attr vt d
load net {greeny.sva#2(12)} -attr vt d
load net {greeny.sva#2(13)} -attr vt d
load net {greeny.sva#2(14)} -attr vt d
load net {greeny.sva#2(15)} -attr vt d
load netBundle {greeny.sva#2} 16 {greeny.sva#2(0)} {greeny.sva#2(1)} {greeny.sva#2(2)} {greeny.sva#2(3)} {greeny.sva#2(4)} {greeny.sva#2(5)} {greeny.sva#2(6)} {greeny.sva#2(7)} {greeny.sva#2(8)} {greeny.sva#2(9)} {greeny.sva#2(10)} {greeny.sva#2(11)} {greeny.sva#2(12)} {greeny.sva#2(13)} {greeny.sva#2(14)} {greeny.sva#2(15)} -attr xrf 8995 -attr oid 68 -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.sva#2}
load net {bluex.sva#2(0)} -attr vt d
load net {bluex.sva#2(1)} -attr vt d
load net {bluex.sva#2(2)} -attr vt d
load net {bluex.sva#2(3)} -attr vt d
load net {bluex.sva#2(4)} -attr vt d
load net {bluex.sva#2(5)} -attr vt d
load net {bluex.sva#2(6)} -attr vt d
load net {bluex.sva#2(7)} -attr vt d
load net {bluex.sva#2(8)} -attr vt d
load net {bluex.sva#2(9)} -attr vt d
load net {bluex.sva#2(10)} -attr vt d
load net {bluex.sva#2(11)} -attr vt d
load net {bluex.sva#2(12)} -attr vt d
load net {bluex.sva#2(13)} -attr vt d
load net {bluex.sva#2(14)} -attr vt d
load net {bluex.sva#2(15)} -attr vt d
load netBundle {bluex.sva#2} 16 {bluex.sva#2(0)} {bluex.sva#2(1)} {bluex.sva#2(2)} {bluex.sva#2(3)} {bluex.sva#2(4)} {bluex.sva#2(5)} {bluex.sva#2(6)} {bluex.sva#2(7)} {bluex.sva#2(8)} {bluex.sva#2(9)} {bluex.sva#2(10)} {bluex.sva#2(11)} {bluex.sva#2(12)} {bluex.sva#2(13)} {bluex.sva#2(14)} {bluex.sva#2(15)} -attr xrf 8996 -attr oid 69 -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.sva#2}
load net {bluey.sva#2(0)} -attr vt d
load net {bluey.sva#2(1)} -attr vt d
load net {bluey.sva#2(2)} -attr vt d
load net {bluey.sva#2(3)} -attr vt d
load net {bluey.sva#2(4)} -attr vt d
load net {bluey.sva#2(5)} -attr vt d
load net {bluey.sva#2(6)} -attr vt d
load net {bluey.sva#2(7)} -attr vt d
load net {bluey.sva#2(8)} -attr vt d
load net {bluey.sva#2(9)} -attr vt d
load net {bluey.sva#2(10)} -attr vt d
load net {bluey.sva#2(11)} -attr vt d
load net {bluey.sva#2(12)} -attr vt d
load net {bluey.sva#2(13)} -attr vt d
load net {bluey.sva#2(14)} -attr vt d
load net {bluey.sva#2(15)} -attr vt d
load netBundle {bluey.sva#2} 16 {bluey.sva#2(0)} {bluey.sva#2(1)} {bluey.sva#2(2)} {bluey.sva#2(3)} {bluey.sva#2(4)} {bluey.sva#2(5)} {bluey.sva#2(6)} {bluey.sva#2(7)} {bluey.sva#2(8)} {bluey.sva#2(9)} {bluey.sva#2(10)} {bluey.sva#2(11)} {bluey.sva#2(12)} {bluey.sva#2(13)} {bluey.sva#2(14)} {bluey.sva#2(15)} -attr xrf 8997 -attr oid 70 -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.sva#2}
load net {FRAME:ac_int:cctor#14.sva(0)} -attr vt d
load net {FRAME:ac_int:cctor#14.sva(1)} -attr vt d
load net {FRAME:ac_int:cctor#14.sva(2)} -attr vt d
load net {FRAME:ac_int:cctor#14.sva(3)} -attr vt d
load net {FRAME:ac_int:cctor#14.sva(4)} -attr vt d
load net {FRAME:ac_int:cctor#14.sva(5)} -attr vt d
load net {FRAME:ac_int:cctor#14.sva(6)} -attr vt d
load net {FRAME:ac_int:cctor#14.sva(7)} -attr vt d
load net {FRAME:ac_int:cctor#14.sva(8)} -attr vt d
load net {FRAME:ac_int:cctor#14.sva(9)} -attr vt d
load net {FRAME:ac_int:cctor#14.sva(10)} -attr vt d
load net {FRAME:ac_int:cctor#14.sva(11)} -attr vt d
load net {FRAME:ac_int:cctor#14.sva(12)} -attr vt d
load net {FRAME:ac_int:cctor#14.sva(13)} -attr vt d
load net {FRAME:ac_int:cctor#14.sva(14)} -attr vt d
load net {FRAME:ac_int:cctor#14.sva(15)} -attr vt d
load netBundle {FRAME:ac_int:cctor#14.sva} 16 {FRAME:ac_int:cctor#14.sva(0)} {FRAME:ac_int:cctor#14.sva(1)} {FRAME:ac_int:cctor#14.sva(2)} {FRAME:ac_int:cctor#14.sva(3)} {FRAME:ac_int:cctor#14.sva(4)} {FRAME:ac_int:cctor#14.sva(5)} {FRAME:ac_int:cctor#14.sva(6)} {FRAME:ac_int:cctor#14.sva(7)} {FRAME:ac_int:cctor#14.sva(8)} {FRAME:ac_int:cctor#14.sva(9)} {FRAME:ac_int:cctor#14.sva(10)} {FRAME:ac_int:cctor#14.sva(11)} {FRAME:ac_int:cctor#14.sva(12)} {FRAME:ac_int:cctor#14.sva(13)} {FRAME:ac_int:cctor#14.sva(14)} {FRAME:ac_int:cctor#14.sva(15)} -attr xrf 8998 -attr oid 71 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:ac_int:cctor#14.sva}
load net {FRAME:ac_int:cctor#13.sva(0)} -attr vt d
load net {FRAME:ac_int:cctor#13.sva(1)} -attr vt d
load net {FRAME:ac_int:cctor#13.sva(2)} -attr vt d
load net {FRAME:ac_int:cctor#13.sva(3)} -attr vt d
load net {FRAME:ac_int:cctor#13.sva(4)} -attr vt d
load net {FRAME:ac_int:cctor#13.sva(5)} -attr vt d
load net {FRAME:ac_int:cctor#13.sva(6)} -attr vt d
load net {FRAME:ac_int:cctor#13.sva(7)} -attr vt d
load net {FRAME:ac_int:cctor#13.sva(8)} -attr vt d
load net {FRAME:ac_int:cctor#13.sva(9)} -attr vt d
load net {FRAME:ac_int:cctor#13.sva(10)} -attr vt d
load net {FRAME:ac_int:cctor#13.sva(11)} -attr vt d
load net {FRAME:ac_int:cctor#13.sva(12)} -attr vt d
load net {FRAME:ac_int:cctor#13.sva(13)} -attr vt d
load net {FRAME:ac_int:cctor#13.sva(14)} -attr vt d
load net {FRAME:ac_int:cctor#13.sva(15)} -attr vt d
load netBundle {FRAME:ac_int:cctor#13.sva} 16 {FRAME:ac_int:cctor#13.sva(0)} {FRAME:ac_int:cctor#13.sva(1)} {FRAME:ac_int:cctor#13.sva(2)} {FRAME:ac_int:cctor#13.sva(3)} {FRAME:ac_int:cctor#13.sva(4)} {FRAME:ac_int:cctor#13.sva(5)} {FRAME:ac_int:cctor#13.sva(6)} {FRAME:ac_int:cctor#13.sva(7)} {FRAME:ac_int:cctor#13.sva(8)} {FRAME:ac_int:cctor#13.sva(9)} {FRAME:ac_int:cctor#13.sva(10)} {FRAME:ac_int:cctor#13.sva(11)} {FRAME:ac_int:cctor#13.sva(12)} {FRAME:ac_int:cctor#13.sva(13)} {FRAME:ac_int:cctor#13.sva(14)} {FRAME:ac_int:cctor#13.sva(15)} -attr xrf 8999 -attr oid 72 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:ac_int:cctor#13.sva}
load net {FRAME:ac_int:cctor#12.sva(0)} -attr vt d
load net {FRAME:ac_int:cctor#12.sva(1)} -attr vt d
load net {FRAME:ac_int:cctor#12.sva(2)} -attr vt d
load net {FRAME:ac_int:cctor#12.sva(3)} -attr vt d
load net {FRAME:ac_int:cctor#12.sva(4)} -attr vt d
load net {FRAME:ac_int:cctor#12.sva(5)} -attr vt d
load net {FRAME:ac_int:cctor#12.sva(6)} -attr vt d
load net {FRAME:ac_int:cctor#12.sva(7)} -attr vt d
load net {FRAME:ac_int:cctor#12.sva(8)} -attr vt d
load net {FRAME:ac_int:cctor#12.sva(9)} -attr vt d
load net {FRAME:ac_int:cctor#12.sva(10)} -attr vt d
load net {FRAME:ac_int:cctor#12.sva(11)} -attr vt d
load net {FRAME:ac_int:cctor#12.sva(12)} -attr vt d
load net {FRAME:ac_int:cctor#12.sva(13)} -attr vt d
load net {FRAME:ac_int:cctor#12.sva(14)} -attr vt d
load net {FRAME:ac_int:cctor#12.sva(15)} -attr vt d
load netBundle {FRAME:ac_int:cctor#12.sva} 16 {FRAME:ac_int:cctor#12.sva(0)} {FRAME:ac_int:cctor#12.sva(1)} {FRAME:ac_int:cctor#12.sva(2)} {FRAME:ac_int:cctor#12.sva(3)} {FRAME:ac_int:cctor#12.sva(4)} {FRAME:ac_int:cctor#12.sva(5)} {FRAME:ac_int:cctor#12.sva(6)} {FRAME:ac_int:cctor#12.sva(7)} {FRAME:ac_int:cctor#12.sva(8)} {FRAME:ac_int:cctor#12.sva(9)} {FRAME:ac_int:cctor#12.sva(10)} {FRAME:ac_int:cctor#12.sva(11)} {FRAME:ac_int:cctor#12.sva(12)} {FRAME:ac_int:cctor#12.sva(13)} {FRAME:ac_int:cctor#12.sva(14)} {FRAME:ac_int:cctor#12.sva(15)} -attr xrf 9000 -attr oid 73 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:ac_int:cctor#12.sva}
load net {FRAME:a#5.sva(0)} -attr vt d
load net {FRAME:a#5.sva(1)} -attr vt d
load netBundle {FRAME:a#5.sva} 2 {FRAME:a#5.sva(0)} {FRAME:a#5.sva(1)} -attr xrf 9001 -attr oid 74 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:a#5.sva}
load net {FRAME:a#6.sva(0)} -attr vt d
load net {FRAME:a#6.sva(1)} -attr vt d
load netBundle {FRAME:a#6.sva} 2 {FRAME:a#6.sva(0)} {FRAME:a#6.sva(1)} -attr xrf 9002 -attr oid 75 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:a#6.sva}
load net {SHIFT:acc#1.psp(0)} -attr vt d
load net {SHIFT:acc#1.psp(1)} -attr vt d
load netBundle {SHIFT:acc#1.psp} 2 {SHIFT:acc#1.psp(0)} {SHIFT:acc#1.psp(1)} -attr xrf 9003 -attr oid 76 -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:acc#1.psp}
load net {FRAME:a#4.sva(0)} -attr vt d
load net {FRAME:a#4.sva(1)} -attr vt d
load netBundle {FRAME:a#4.sva} 2 {FRAME:a#4.sva(0)} {FRAME:a#4.sva(1)} -attr xrf 9004 -attr oid 77 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:a#4.sva}
load net {FRAME:i#2.sva(0)} -attr vt d
load net {FRAME:i#2.sva(1)} -attr vt d
load netBundle {FRAME:i#2.sva} 2 {FRAME:i#2.sva(0)} {FRAME:i#2.sva(1)} -attr xrf 9005 -attr oid 78 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:i#2.sva}
load net {FRAME:i#3.sva(0)} -attr vt d
load net {FRAME:i#3.sva(1)} -attr vt d
load netBundle {FRAME:i#3.sva} 2 {FRAME:i#3.sva(0)} {FRAME:i#3.sva(1)} -attr xrf 9006 -attr oid 79 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:i#3.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(0)} -attr vt d
load net {regs.operator[]#3:slc(regs.regs).cse.sva(1)} -attr vt d
load net {regs.operator[]#3:slc(regs.regs).cse.sva(2)} -attr vt d
load net {regs.operator[]#3:slc(regs.regs).cse.sva(3)} -attr vt d
load net {regs.operator[]#3:slc(regs.regs).cse.sva(4)} -attr vt d
load net {regs.operator[]#3:slc(regs.regs).cse.sva(5)} -attr vt d
load net {regs.operator[]#3:slc(regs.regs).cse.sva(6)} -attr vt d
load net {regs.operator[]#3:slc(regs.regs).cse.sva(7)} -attr vt d
load net {regs.operator[]#3:slc(regs.regs).cse.sva(8)} -attr vt d
load net {regs.operator[]#3:slc(regs.regs).cse.sva(9)} -attr vt d
load net {regs.operator[]#3:slc(regs.regs).cse.sva(10)} -attr vt d
load net {regs.operator[]#3:slc(regs.regs).cse.sva(11)} -attr vt d
load net {regs.operator[]#3:slc(regs.regs).cse.sva(12)} -attr vt d
load net {regs.operator[]#3:slc(regs.regs).cse.sva(13)} -attr vt d
load net {regs.operator[]#3:slc(regs.regs).cse.sva(14)} -attr vt d
load net {regs.operator[]#3:slc(regs.regs).cse.sva(15)} -attr vt d
load net {regs.operator[]#3:slc(regs.regs).cse.sva(16)} -attr vt d
load net {regs.operator[]#3:slc(regs.regs).cse.sva(17)} -attr vt d
load net {regs.operator[]#3:slc(regs.regs).cse.sva(18)} -attr vt d
load net {regs.operator[]#3:slc(regs.regs).cse.sva(19)} -attr vt d
load net {regs.operator[]#3:slc(regs.regs).cse.sva(20)} -attr vt d
load net {regs.operator[]#3:slc(regs.regs).cse.sva(21)} -attr vt d
load net {regs.operator[]#3:slc(regs.regs).cse.sva(22)} -attr vt d
load net {regs.operator[]#3:slc(regs.regs).cse.sva(23)} -attr vt d
load net {regs.operator[]#3:slc(regs.regs).cse.sva(24)} -attr vt d
load net {regs.operator[]#3:slc(regs.regs).cse.sva(25)} -attr vt d
load net {regs.operator[]#3:slc(regs.regs).cse.sva(26)} -attr vt d
load net {regs.operator[]#3:slc(regs.regs).cse.sva(27)} -attr vt d
load net {regs.operator[]#3:slc(regs.regs).cse.sva(28)} -attr vt d
load net {regs.operator[]#3:slc(regs.regs).cse.sva(29)} -attr vt d
load net {regs.operator[]#3:slc(regs.regs).cse.sva(30)} -attr vt d
load net {regs.operator[]#3:slc(regs.regs).cse.sva(31)} -attr vt d
load net {regs.operator[]#3:slc(regs.regs).cse.sva(32)} -attr vt d
load net {regs.operator[]#3:slc(regs.regs).cse.sva(33)} -attr vt d
load net {regs.operator[]#3:slc(regs.regs).cse.sva(34)} -attr vt d
load net {regs.operator[]#3:slc(regs.regs).cse.sva(35)} -attr vt d
load net {regs.operator[]#3:slc(regs.regs).cse.sva(36)} -attr vt d
load net {regs.operator[]#3:slc(regs.regs).cse.sva(37)} -attr vt d
load net {regs.operator[]#3:slc(regs.regs).cse.sva(38)} -attr vt d
load net {regs.operator[]#3:slc(regs.regs).cse.sva(39)} -attr vt d
load net {regs.operator[]#3:slc(regs.regs).cse.sva(40)} -attr vt d
load net {regs.operator[]#3:slc(regs.regs).cse.sva(41)} -attr vt d
load net {regs.operator[]#3:slc(regs.regs).cse.sva(42)} -attr vt d
load net {regs.operator[]#3:slc(regs.regs).cse.sva(43)} -attr vt d
load net {regs.operator[]#3:slc(regs.regs).cse.sva(44)} -attr vt d
load net {regs.operator[]#3:slc(regs.regs).cse.sva(45)} -attr vt d
load net {regs.operator[]#3:slc(regs.regs).cse.sva(46)} -attr vt d
load net {regs.operator[]#3:slc(regs.regs).cse.sva(47)} -attr vt d
load net {regs.operator[]#3:slc(regs.regs).cse.sva(48)} -attr vt d
load net {regs.operator[]#3:slc(regs.regs).cse.sva(49)} -attr vt d
load net {regs.operator[]#3:slc(regs.regs).cse.sva(50)} -attr vt d
load net {regs.operator[]#3:slc(regs.regs).cse.sva(51)} -attr vt d
load net {regs.operator[]#3:slc(regs.regs).cse.sva(52)} -attr vt d
load net {regs.operator[]#3:slc(regs.regs).cse.sva(53)} -attr vt d
load net {regs.operator[]#3:slc(regs.regs).cse.sva(54)} -attr vt d
load net {regs.operator[]#3:slc(regs.regs).cse.sva(55)} -attr vt d
load net {regs.operator[]#3:slc(regs.regs).cse.sva(56)} -attr vt d
load net {regs.operator[]#3:slc(regs.regs).cse.sva(57)} -attr vt d
load net {regs.operator[]#3:slc(regs.regs).cse.sva(58)} -attr vt d
load net {regs.operator[]#3:slc(regs.regs).cse.sva(59)} -attr vt d
load net {regs.operator[]#3:slc(regs.regs).cse.sva(60)} -attr vt d
load net {regs.operator[]#3:slc(regs.regs).cse.sva(61)} -attr vt d
load net {regs.operator[]#3:slc(regs.regs).cse.sva(62)} -attr vt d
load net {regs.operator[]#3:slc(regs.regs).cse.sva(63)} -attr vt d
load net {regs.operator[]#3:slc(regs.regs).cse.sva(64)} -attr vt d
load net {regs.operator[]#3:slc(regs.regs).cse.sva(65)} -attr vt d
load net {regs.operator[]#3:slc(regs.regs).cse.sva(66)} -attr vt d
load net {regs.operator[]#3:slc(regs.regs).cse.sva(67)} -attr vt d
load net {regs.operator[]#3:slc(regs.regs).cse.sva(68)} -attr vt d
load net {regs.operator[]#3:slc(regs.regs).cse.sva(69)} -attr vt d
load net {regs.operator[]#3:slc(regs.regs).cse.sva(70)} -attr vt d
load net {regs.operator[]#3:slc(regs.regs).cse.sva(71)} -attr vt d
load net {regs.operator[]#3:slc(regs.regs).cse.sva(72)} -attr vt d
load net {regs.operator[]#3:slc(regs.regs).cse.sva(73)} -attr vt d
load net {regs.operator[]#3:slc(regs.regs).cse.sva(74)} -attr vt d
load net {regs.operator[]#3:slc(regs.regs).cse.sva(75)} -attr vt d
load net {regs.operator[]#3:slc(regs.regs).cse.sva(76)} -attr vt d
load net {regs.operator[]#3:slc(regs.regs).cse.sva(77)} -attr vt d
load net {regs.operator[]#3:slc(regs.regs).cse.sva(78)} -attr vt d
load net {regs.operator[]#3:slc(regs.regs).cse.sva(79)} -attr vt d
load net {regs.operator[]#3:slc(regs.regs).cse.sva(80)} -attr vt d
load net {regs.operator[]#3:slc(regs.regs).cse.sva(81)} -attr vt d
load net {regs.operator[]#3:slc(regs.regs).cse.sva(82)} -attr vt d
load net {regs.operator[]#3:slc(regs.regs).cse.sva(83)} -attr vt d
load net {regs.operator[]#3:slc(regs.regs).cse.sva(84)} -attr vt d
load net {regs.operator[]#3:slc(regs.regs).cse.sva(85)} -attr vt d
load net {regs.operator[]#3:slc(regs.regs).cse.sva(86)} -attr vt d
load net {regs.operator[]#3:slc(regs.regs).cse.sva(87)} -attr vt d
load net {regs.operator[]#3:slc(regs.regs).cse.sva(88)} -attr vt d
load net {regs.operator[]#3:slc(regs.regs).cse.sva(89)} -attr vt d
load netBundle {regs.operator[]#3:slc(regs.regs).cse.sva} 90 {regs.operator[]#3:slc(regs.regs).cse.sva(0)} {regs.operator[]#3:slc(regs.regs).cse.sva(1)} {regs.operator[]#3:slc(regs.regs).cse.sva(2)} {regs.operator[]#3:slc(regs.regs).cse.sva(3)} {regs.operator[]#3:slc(regs.regs).cse.sva(4)} {regs.operator[]#3:slc(regs.regs).cse.sva(5)} {regs.operator[]#3:slc(regs.regs).cse.sva(6)} {regs.operator[]#3:slc(regs.regs).cse.sva(7)} {regs.operator[]#3:slc(regs.regs).cse.sva(8)} {regs.operator[]#3:slc(regs.regs).cse.sva(9)} {regs.operator[]#3:slc(regs.regs).cse.sva(10)} {regs.operator[]#3:slc(regs.regs).cse.sva(11)} {regs.operator[]#3:slc(regs.regs).cse.sva(12)} {regs.operator[]#3:slc(regs.regs).cse.sva(13)} {regs.operator[]#3:slc(regs.regs).cse.sva(14)} {regs.operator[]#3:slc(regs.regs).cse.sva(15)} {regs.operator[]#3:slc(regs.regs).cse.sva(16)} {regs.operator[]#3:slc(regs.regs).cse.sva(17)} {regs.operator[]#3:slc(regs.regs).cse.sva(18)} {regs.operator[]#3:slc(regs.regs).cse.sva(19)} {regs.operator[]#3:slc(regs.regs).cse.sva(20)} {regs.operator[]#3:slc(regs.regs).cse.sva(21)} {regs.operator[]#3:slc(regs.regs).cse.sva(22)} {regs.operator[]#3:slc(regs.regs).cse.sva(23)} {regs.operator[]#3:slc(regs.regs).cse.sva(24)} {regs.operator[]#3:slc(regs.regs).cse.sva(25)} {regs.operator[]#3:slc(regs.regs).cse.sva(26)} {regs.operator[]#3:slc(regs.regs).cse.sva(27)} {regs.operator[]#3:slc(regs.regs).cse.sva(28)} {regs.operator[]#3:slc(regs.regs).cse.sva(29)} {regs.operator[]#3:slc(regs.regs).cse.sva(30)} {regs.operator[]#3:slc(regs.regs).cse.sva(31)} {regs.operator[]#3:slc(regs.regs).cse.sva(32)} {regs.operator[]#3:slc(regs.regs).cse.sva(33)} {regs.operator[]#3:slc(regs.regs).cse.sva(34)} {regs.operator[]#3:slc(regs.regs).cse.sva(35)} {regs.operator[]#3:slc(regs.regs).cse.sva(36)} {regs.operator[]#3:slc(regs.regs).cse.sva(37)} {regs.operator[]#3:slc(regs.regs).cse.sva(38)} {regs.operator[]#3:slc(regs.regs).cse.sva(39)} {regs.operator[]#3:slc(regs.regs).cse.sva(40)} {regs.operator[]#3:slc(regs.regs).cse.sva(41)} {regs.operator[]#3:slc(regs.regs).cse.sva(42)} {regs.operator[]#3:slc(regs.regs).cse.sva(43)} {regs.operator[]#3:slc(regs.regs).cse.sva(44)} {regs.operator[]#3:slc(regs.regs).cse.sva(45)} {regs.operator[]#3:slc(regs.regs).cse.sva(46)} {regs.operator[]#3:slc(regs.regs).cse.sva(47)} {regs.operator[]#3:slc(regs.regs).cse.sva(48)} {regs.operator[]#3:slc(regs.regs).cse.sva(49)} {regs.operator[]#3:slc(regs.regs).cse.sva(50)} {regs.operator[]#3:slc(regs.regs).cse.sva(51)} {regs.operator[]#3:slc(regs.regs).cse.sva(52)} {regs.operator[]#3:slc(regs.regs).cse.sva(53)} {regs.operator[]#3:slc(regs.regs).cse.sva(54)} {regs.operator[]#3:slc(regs.regs).cse.sva(55)} {regs.operator[]#3:slc(regs.regs).cse.sva(56)} {regs.operator[]#3:slc(regs.regs).cse.sva(57)} {regs.operator[]#3:slc(regs.regs).cse.sva(58)} {regs.operator[]#3:slc(regs.regs).cse.sva(59)} {regs.operator[]#3:slc(regs.regs).cse.sva(60)} {regs.operator[]#3:slc(regs.regs).cse.sva(61)} {regs.operator[]#3:slc(regs.regs).cse.sva(62)} {regs.operator[]#3:slc(regs.regs).cse.sva(63)} {regs.operator[]#3:slc(regs.regs).cse.sva(64)} {regs.operator[]#3:slc(regs.regs).cse.sva(65)} {regs.operator[]#3:slc(regs.regs).cse.sva(66)} {regs.operator[]#3:slc(regs.regs).cse.sva(67)} {regs.operator[]#3:slc(regs.regs).cse.sva(68)} {regs.operator[]#3:slc(regs.regs).cse.sva(69)} {regs.operator[]#3:slc(regs.regs).cse.sva(70)} {regs.operator[]#3:slc(regs.regs).cse.sva(71)} {regs.operator[]#3:slc(regs.regs).cse.sva(72)} {regs.operator[]#3:slc(regs.regs).cse.sva(73)} {regs.operator[]#3:slc(regs.regs).cse.sva(74)} {regs.operator[]#3:slc(regs.regs).cse.sva(75)} {regs.operator[]#3:slc(regs.regs).cse.sva(76)} {regs.operator[]#3:slc(regs.regs).cse.sva(77)} {regs.operator[]#3:slc(regs.regs).cse.sva(78)} {regs.operator[]#3:slc(regs.regs).cse.sva(79)} {regs.operator[]#3:slc(regs.regs).cse.sva(80)} {regs.operator[]#3:slc(regs.regs).cse.sva(81)} {regs.operator[]#3:slc(regs.regs).cse.sva(82)} {regs.operator[]#3:slc(regs.regs).cse.sva(83)} {regs.operator[]#3:slc(regs.regs).cse.sva(84)} {regs.operator[]#3:slc(regs.regs).cse.sva(85)} {regs.operator[]#3:slc(regs.regs).cse.sva(86)} {regs.operator[]#3:slc(regs.regs).cse.sva(87)} {regs.operator[]#3:slc(regs.regs).cse.sva(88)} {regs.operator[]#3:slc(regs.regs).cse.sva(89)} -attr xrf 9007 -attr oid 80 -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {ACC_GY:for:acc#13.psp.sva(0)} -attr vt d
load net {ACC_GY:for:acc#13.psp.sva(1)} -attr vt d
load net {ACC_GY:for:acc#13.psp.sva(2)} -attr vt d
load net {ACC_GY:for:acc#13.psp.sva(3)} -attr vt d
load net {ACC_GY:for:acc#13.psp.sva(4)} -attr vt d
load netBundle {ACC_GY:for:acc#13.psp.sva} 5 {ACC_GY:for:acc#13.psp.sva(0)} {ACC_GY:for:acc#13.psp.sva(1)} {ACC_GY:for:acc#13.psp.sva(2)} {ACC_GY:for:acc#13.psp.sva(3)} {ACC_GY:for:acc#13.psp.sva(4)} -attr xrf 9008 -attr oid 81 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#13.psp.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(0)} -attr vt d
load net {regs.operator[]:slc(regs.regs).cse.sva(1)} -attr vt d
load net {regs.operator[]:slc(regs.regs).cse.sva(2)} -attr vt d
load net {regs.operator[]:slc(regs.regs).cse.sva(3)} -attr vt d
load net {regs.operator[]:slc(regs.regs).cse.sva(4)} -attr vt d
load net {regs.operator[]:slc(regs.regs).cse.sva(5)} -attr vt d
load net {regs.operator[]:slc(regs.regs).cse.sva(6)} -attr vt d
load net {regs.operator[]:slc(regs.regs).cse.sva(7)} -attr vt d
load net {regs.operator[]:slc(regs.regs).cse.sva(8)} -attr vt d
load net {regs.operator[]:slc(regs.regs).cse.sva(9)} -attr vt d
load net {regs.operator[]:slc(regs.regs).cse.sva(10)} -attr vt d
load net {regs.operator[]:slc(regs.regs).cse.sva(11)} -attr vt d
load net {regs.operator[]:slc(regs.regs).cse.sva(12)} -attr vt d
load net {regs.operator[]:slc(regs.regs).cse.sva(13)} -attr vt d
load net {regs.operator[]:slc(regs.regs).cse.sva(14)} -attr vt d
load net {regs.operator[]:slc(regs.regs).cse.sva(15)} -attr vt d
load net {regs.operator[]:slc(regs.regs).cse.sva(16)} -attr vt d
load net {regs.operator[]:slc(regs.regs).cse.sva(17)} -attr vt d
load net {regs.operator[]:slc(regs.regs).cse.sva(18)} -attr vt d
load net {regs.operator[]:slc(regs.regs).cse.sva(19)} -attr vt d
load net {regs.operator[]:slc(regs.regs).cse.sva(20)} -attr vt d
load net {regs.operator[]:slc(regs.regs).cse.sva(21)} -attr vt d
load net {regs.operator[]:slc(regs.regs).cse.sva(22)} -attr vt d
load net {regs.operator[]:slc(regs.regs).cse.sva(23)} -attr vt d
load net {regs.operator[]:slc(regs.regs).cse.sva(24)} -attr vt d
load net {regs.operator[]:slc(regs.regs).cse.sva(25)} -attr vt d
load net {regs.operator[]:slc(regs.regs).cse.sva(26)} -attr vt d
load net {regs.operator[]:slc(regs.regs).cse.sva(27)} -attr vt d
load net {regs.operator[]:slc(regs.regs).cse.sva(28)} -attr vt d
load net {regs.operator[]:slc(regs.regs).cse.sva(29)} -attr vt d
load net {regs.operator[]:slc(regs.regs).cse.sva(30)} -attr vt d
load net {regs.operator[]:slc(regs.regs).cse.sva(31)} -attr vt d
load net {regs.operator[]:slc(regs.regs).cse.sva(32)} -attr vt d
load net {regs.operator[]:slc(regs.regs).cse.sva(33)} -attr vt d
load net {regs.operator[]:slc(regs.regs).cse.sva(34)} -attr vt d
load net {regs.operator[]:slc(regs.regs).cse.sva(35)} -attr vt d
load net {regs.operator[]:slc(regs.regs).cse.sva(36)} -attr vt d
load net {regs.operator[]:slc(regs.regs).cse.sva(37)} -attr vt d
load net {regs.operator[]:slc(regs.regs).cse.sva(38)} -attr vt d
load net {regs.operator[]:slc(regs.regs).cse.sva(39)} -attr vt d
load net {regs.operator[]:slc(regs.regs).cse.sva(40)} -attr vt d
load net {regs.operator[]:slc(regs.regs).cse.sva(41)} -attr vt d
load net {regs.operator[]:slc(regs.regs).cse.sva(42)} -attr vt d
load net {regs.operator[]:slc(regs.regs).cse.sva(43)} -attr vt d
load net {regs.operator[]:slc(regs.regs).cse.sva(44)} -attr vt d
load net {regs.operator[]:slc(regs.regs).cse.sva(45)} -attr vt d
load net {regs.operator[]:slc(regs.regs).cse.sva(46)} -attr vt d
load net {regs.operator[]:slc(regs.regs).cse.sva(47)} -attr vt d
load net {regs.operator[]:slc(regs.regs).cse.sva(48)} -attr vt d
load net {regs.operator[]:slc(regs.regs).cse.sva(49)} -attr vt d
load net {regs.operator[]:slc(regs.regs).cse.sva(50)} -attr vt d
load net {regs.operator[]:slc(regs.regs).cse.sva(51)} -attr vt d
load net {regs.operator[]:slc(regs.regs).cse.sva(52)} -attr vt d
load net {regs.operator[]:slc(regs.regs).cse.sva(53)} -attr vt d
load net {regs.operator[]:slc(regs.regs).cse.sva(54)} -attr vt d
load net {regs.operator[]:slc(regs.regs).cse.sva(55)} -attr vt d
load net {regs.operator[]:slc(regs.regs).cse.sva(56)} -attr vt d
load net {regs.operator[]:slc(regs.regs).cse.sva(57)} -attr vt d
load net {regs.operator[]:slc(regs.regs).cse.sva(58)} -attr vt d
load net {regs.operator[]:slc(regs.regs).cse.sva(59)} -attr vt d
load net {regs.operator[]:slc(regs.regs).cse.sva(60)} -attr vt d
load net {regs.operator[]:slc(regs.regs).cse.sva(61)} -attr vt d
load net {regs.operator[]:slc(regs.regs).cse.sva(62)} -attr vt d
load net {regs.operator[]:slc(regs.regs).cse.sva(63)} -attr vt d
load net {regs.operator[]:slc(regs.regs).cse.sva(64)} -attr vt d
load net {regs.operator[]:slc(regs.regs).cse.sva(65)} -attr vt d
load net {regs.operator[]:slc(regs.regs).cse.sva(66)} -attr vt d
load net {regs.operator[]:slc(regs.regs).cse.sva(67)} -attr vt d
load net {regs.operator[]:slc(regs.regs).cse.sva(68)} -attr vt d
load net {regs.operator[]:slc(regs.regs).cse.sva(69)} -attr vt d
load net {regs.operator[]:slc(regs.regs).cse.sva(70)} -attr vt d
load net {regs.operator[]:slc(regs.regs).cse.sva(71)} -attr vt d
load net {regs.operator[]:slc(regs.regs).cse.sva(72)} -attr vt d
load net {regs.operator[]:slc(regs.regs).cse.sva(73)} -attr vt d
load net {regs.operator[]:slc(regs.regs).cse.sva(74)} -attr vt d
load net {regs.operator[]:slc(regs.regs).cse.sva(75)} -attr vt d
load net {regs.operator[]:slc(regs.regs).cse.sva(76)} -attr vt d
load net {regs.operator[]:slc(regs.regs).cse.sva(77)} -attr vt d
load net {regs.operator[]:slc(regs.regs).cse.sva(78)} -attr vt d
load net {regs.operator[]:slc(regs.regs).cse.sva(79)} -attr vt d
load net {regs.operator[]:slc(regs.regs).cse.sva(80)} -attr vt d
load net {regs.operator[]:slc(regs.regs).cse.sva(81)} -attr vt d
load net {regs.operator[]:slc(regs.regs).cse.sva(82)} -attr vt d
load net {regs.operator[]:slc(regs.regs).cse.sva(83)} -attr vt d
load net {regs.operator[]:slc(regs.regs).cse.sva(84)} -attr vt d
load net {regs.operator[]:slc(regs.regs).cse.sva(85)} -attr vt d
load net {regs.operator[]:slc(regs.regs).cse.sva(86)} -attr vt d
load net {regs.operator[]:slc(regs.regs).cse.sva(87)} -attr vt d
load net {regs.operator[]:slc(regs.regs).cse.sva(88)} -attr vt d
load net {regs.operator[]:slc(regs.regs).cse.sva(89)} -attr vt d
load netBundle {regs.operator[]:slc(regs.regs).cse.sva} 90 {regs.operator[]:slc(regs.regs).cse.sva(0)} {regs.operator[]:slc(regs.regs).cse.sva(1)} {regs.operator[]:slc(regs.regs).cse.sva(2)} {regs.operator[]:slc(regs.regs).cse.sva(3)} {regs.operator[]:slc(regs.regs).cse.sva(4)} {regs.operator[]:slc(regs.regs).cse.sva(5)} {regs.operator[]:slc(regs.regs).cse.sva(6)} {regs.operator[]:slc(regs.regs).cse.sva(7)} {regs.operator[]:slc(regs.regs).cse.sva(8)} {regs.operator[]:slc(regs.regs).cse.sva(9)} {regs.operator[]:slc(regs.regs).cse.sva(10)} {regs.operator[]:slc(regs.regs).cse.sva(11)} {regs.operator[]:slc(regs.regs).cse.sva(12)} {regs.operator[]:slc(regs.regs).cse.sva(13)} {regs.operator[]:slc(regs.regs).cse.sva(14)} {regs.operator[]:slc(regs.regs).cse.sva(15)} {regs.operator[]:slc(regs.regs).cse.sva(16)} {regs.operator[]:slc(regs.regs).cse.sva(17)} {regs.operator[]:slc(regs.regs).cse.sva(18)} {regs.operator[]:slc(regs.regs).cse.sva(19)} {regs.operator[]:slc(regs.regs).cse.sva(20)} {regs.operator[]:slc(regs.regs).cse.sva(21)} {regs.operator[]:slc(regs.regs).cse.sva(22)} {regs.operator[]:slc(regs.regs).cse.sva(23)} {regs.operator[]:slc(regs.regs).cse.sva(24)} {regs.operator[]:slc(regs.regs).cse.sva(25)} {regs.operator[]:slc(regs.regs).cse.sva(26)} {regs.operator[]:slc(regs.regs).cse.sva(27)} {regs.operator[]:slc(regs.regs).cse.sva(28)} {regs.operator[]:slc(regs.regs).cse.sva(29)} {regs.operator[]:slc(regs.regs).cse.sva(30)} {regs.operator[]:slc(regs.regs).cse.sva(31)} {regs.operator[]:slc(regs.regs).cse.sva(32)} {regs.operator[]:slc(regs.regs).cse.sva(33)} {regs.operator[]:slc(regs.regs).cse.sva(34)} {regs.operator[]:slc(regs.regs).cse.sva(35)} {regs.operator[]:slc(regs.regs).cse.sva(36)} {regs.operator[]:slc(regs.regs).cse.sva(37)} {regs.operator[]:slc(regs.regs).cse.sva(38)} {regs.operator[]:slc(regs.regs).cse.sva(39)} {regs.operator[]:slc(regs.regs).cse.sva(40)} {regs.operator[]:slc(regs.regs).cse.sva(41)} {regs.operator[]:slc(regs.regs).cse.sva(42)} {regs.operator[]:slc(regs.regs).cse.sva(43)} {regs.operator[]:slc(regs.regs).cse.sva(44)} {regs.operator[]:slc(regs.regs).cse.sva(45)} {regs.operator[]:slc(regs.regs).cse.sva(46)} {regs.operator[]:slc(regs.regs).cse.sva(47)} {regs.operator[]:slc(regs.regs).cse.sva(48)} {regs.operator[]:slc(regs.regs).cse.sva(49)} {regs.operator[]:slc(regs.regs).cse.sva(50)} {regs.operator[]:slc(regs.regs).cse.sva(51)} {regs.operator[]:slc(regs.regs).cse.sva(52)} {regs.operator[]:slc(regs.regs).cse.sva(53)} {regs.operator[]:slc(regs.regs).cse.sva(54)} {regs.operator[]:slc(regs.regs).cse.sva(55)} {regs.operator[]:slc(regs.regs).cse.sva(56)} {regs.operator[]:slc(regs.regs).cse.sva(57)} {regs.operator[]:slc(regs.regs).cse.sva(58)} {regs.operator[]:slc(regs.regs).cse.sva(59)} {regs.operator[]:slc(regs.regs).cse.sva(60)} {regs.operator[]:slc(regs.regs).cse.sva(61)} {regs.operator[]:slc(regs.regs).cse.sva(62)} {regs.operator[]:slc(regs.regs).cse.sva(63)} {regs.operator[]:slc(regs.regs).cse.sva(64)} {regs.operator[]:slc(regs.regs).cse.sva(65)} {regs.operator[]:slc(regs.regs).cse.sva(66)} {regs.operator[]:slc(regs.regs).cse.sva(67)} {regs.operator[]:slc(regs.regs).cse.sva(68)} {regs.operator[]:slc(regs.regs).cse.sva(69)} {regs.operator[]:slc(regs.regs).cse.sva(70)} {regs.operator[]:slc(regs.regs).cse.sva(71)} {regs.operator[]:slc(regs.regs).cse.sva(72)} {regs.operator[]:slc(regs.regs).cse.sva(73)} {regs.operator[]:slc(regs.regs).cse.sva(74)} {regs.operator[]:slc(regs.regs).cse.sva(75)} {regs.operator[]:slc(regs.regs).cse.sva(76)} {regs.operator[]:slc(regs.regs).cse.sva(77)} {regs.operator[]:slc(regs.regs).cse.sva(78)} {regs.operator[]:slc(regs.regs).cse.sva(79)} {regs.operator[]:slc(regs.regs).cse.sva(80)} {regs.operator[]:slc(regs.regs).cse.sva(81)} {regs.operator[]:slc(regs.regs).cse.sva(82)} {regs.operator[]:slc(regs.regs).cse.sva(83)} {regs.operator[]:slc(regs.regs).cse.sva(84)} {regs.operator[]:slc(regs.regs).cse.sva(85)} {regs.operator[]:slc(regs.regs).cse.sva(86)} {regs.operator[]:slc(regs.regs).cse.sva(87)} {regs.operator[]:slc(regs.regs).cse.sva(88)} {regs.operator[]:slc(regs.regs).cse.sva(89)} -attr xrf 9009 -attr oid 82 -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {ACC_GX:for:acc#13.psp.sva(0)} -attr vt d
load net {ACC_GX:for:acc#13.psp.sva(1)} -attr vt d
load net {ACC_GX:for:acc#13.psp.sva(2)} -attr vt d
load net {ACC_GX:for:acc#13.psp.sva(3)} -attr vt d
load net {ACC_GX:for:acc#13.psp.sva(4)} -attr vt d
load netBundle {ACC_GX:for:acc#13.psp.sva} 5 {ACC_GX:for:acc#13.psp.sva(0)} {ACC_GX:for:acc#13.psp.sva(1)} {ACC_GX:for:acc#13.psp.sva(2)} {ACC_GX:for:acc#13.psp.sva(3)} {ACC_GX:for:acc#13.psp.sva(4)} -attr xrf 9010 -attr oid 83 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#13.psp.sva}
load net {ACC_GY:for:rshift.itm(0)} -attr vt d
load net {ACC_GY:for:rshift.itm(1)} -attr vt d
load net {ACC_GY:for:rshift.itm(2)} -attr vt d
load net {ACC_GY:for:rshift.itm(3)} -attr vt d
load net {ACC_GY:for:rshift.itm(4)} -attr vt d
load net {ACC_GY:for:rshift.itm(5)} -attr vt d
load net {ACC_GY:for:rshift.itm(6)} -attr vt d
load net {ACC_GY:for:rshift.itm(7)} -attr vt d
load net {ACC_GY:for:rshift.itm(8)} -attr vt d
load net {ACC_GY:for:rshift.itm(9)} -attr vt d
load netBundle {ACC_GY:for:rshift.itm} 10 {ACC_GY:for:rshift.itm(0)} {ACC_GY:for:rshift.itm(1)} {ACC_GY:for:rshift.itm(2)} {ACC_GY:for:rshift.itm(3)} {ACC_GY:for:rshift.itm(4)} {ACC_GY:for:rshift.itm(5)} {ACC_GY:for:rshift.itm(6)} {ACC_GY:for:rshift.itm(7)} {ACC_GY:for:rshift.itm(8)} {ACC_GY:for:rshift.itm(9)} -attr xrf 9011 -attr oid 84 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:rshift.itm}
load net {ACC_GX:for:rshift.itm(0)} -attr vt d
load net {ACC_GX:for:rshift.itm(1)} -attr vt d
load net {ACC_GX:for:rshift.itm(2)} -attr vt d
load net {ACC_GX:for:rshift.itm(3)} -attr vt d
load net {ACC_GX:for:rshift.itm(4)} -attr vt d
load net {ACC_GX:for:rshift.itm(5)} -attr vt d
load net {ACC_GX:for:rshift.itm(6)} -attr vt d
load net {ACC_GX:for:rshift.itm(7)} -attr vt d
load net {ACC_GX:for:rshift.itm(8)} -attr vt d
load net {ACC_GX:for:rshift.itm(9)} -attr vt d
load netBundle {ACC_GX:for:rshift.itm} 10 {ACC_GX:for:rshift.itm(0)} {ACC_GX:for:rshift.itm(1)} {ACC_GX:for:rshift.itm(2)} {ACC_GX:for:rshift.itm(3)} {ACC_GX:for:rshift.itm(4)} {ACC_GX:for:rshift.itm(5)} {ACC_GX:for:rshift.itm(6)} {ACC_GX:for:rshift.itm(7)} {ACC_GX:for:rshift.itm(8)} {ACC_GX:for:rshift.itm(9)} -attr xrf 9012 -attr oid 85 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:rshift.itm}
load net {ACC_GX:for:acc#14.itm(0)} -attr vt d
load net {ACC_GX:for:acc#14.itm(1)} -attr vt d
load net {ACC_GX:for:acc#14.itm(2)} -attr vt d
load netBundle {ACC_GX:for:acc#14.itm} 3 {ACC_GX:for:acc#14.itm(0)} {ACC_GX:for:acc#14.itm(1)} {ACC_GX:for:acc#14.itm(2)} -attr xrf 9013 -attr oid 86 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#14.itm}
load net {AbsAndMax:AbsAndMax:return#8.lpi#1.dfm#1(0)} -attr vt d
load net {AbsAndMax:AbsAndMax:return#8.lpi#1.dfm#1(1)} -attr vt d
load net {AbsAndMax:AbsAndMax:return#8.lpi#1.dfm#1(2)} -attr vt d
load net {AbsAndMax:AbsAndMax:return#8.lpi#1.dfm#1(3)} -attr vt d
load net {AbsAndMax:AbsAndMax:return#8.lpi#1.dfm#1(4)} -attr vt d
load net {AbsAndMax:AbsAndMax:return#8.lpi#1.dfm#1(5)} -attr vt d
load net {AbsAndMax:AbsAndMax:return#8.lpi#1.dfm#1(6)} -attr vt d
load net {AbsAndMax:AbsAndMax:return#8.lpi#1.dfm#1(7)} -attr vt d
load net {AbsAndMax:AbsAndMax:return#8.lpi#1.dfm#1(8)} -attr vt d
load net {AbsAndMax:AbsAndMax:return#8.lpi#1.dfm#1(9)} -attr vt d
load net {AbsAndMax:AbsAndMax:return#8.lpi#1.dfm#1(10)} -attr vt d
load net {AbsAndMax:AbsAndMax:return#8.lpi#1.dfm#1(11)} -attr vt d
load net {AbsAndMax:AbsAndMax:return#8.lpi#1.dfm#1(12)} -attr vt d
load net {AbsAndMax:AbsAndMax:return#8.lpi#1.dfm#1(13)} -attr vt d
load net {AbsAndMax:AbsAndMax:return#8.lpi#1.dfm#1(14)} -attr vt d
load net {AbsAndMax:AbsAndMax:return#8.lpi#1.dfm#1(15)} -attr vt d
load netBundle {AbsAndMax:AbsAndMax:return#8.lpi#1.dfm#1} 16 {AbsAndMax:AbsAndMax:return#8.lpi#1.dfm#1(0)} {AbsAndMax:AbsAndMax:return#8.lpi#1.dfm#1(1)} {AbsAndMax:AbsAndMax:return#8.lpi#1.dfm#1(2)} {AbsAndMax:AbsAndMax:return#8.lpi#1.dfm#1(3)} {AbsAndMax:AbsAndMax:return#8.lpi#1.dfm#1(4)} {AbsAndMax:AbsAndMax:return#8.lpi#1.dfm#1(5)} {AbsAndMax:AbsAndMax:return#8.lpi#1.dfm#1(6)} {AbsAndMax:AbsAndMax:return#8.lpi#1.dfm#1(7)} {AbsAndMax:AbsAndMax:return#8.lpi#1.dfm#1(8)} {AbsAndMax:AbsAndMax:return#8.lpi#1.dfm#1(9)} {AbsAndMax:AbsAndMax:return#8.lpi#1.dfm#1(10)} {AbsAndMax:AbsAndMax:return#8.lpi#1.dfm#1(11)} {AbsAndMax:AbsAndMax:return#8.lpi#1.dfm#1(12)} {AbsAndMax:AbsAndMax:return#8.lpi#1.dfm#1(13)} {AbsAndMax:AbsAndMax:return#8.lpi#1.dfm#1(14)} {AbsAndMax:AbsAndMax:return#8.lpi#1.dfm#1(15)} -attr xrf 9014 -attr oid 87 -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#8.lpi#1.dfm#1}
load net {AbsAndMax:AbsAndMax:return#7.lpi#1.dfm#1(0)} -attr vt d
load net {AbsAndMax:AbsAndMax:return#7.lpi#1.dfm#1(1)} -attr vt d
load net {AbsAndMax:AbsAndMax:return#7.lpi#1.dfm#1(2)} -attr vt d
load net {AbsAndMax:AbsAndMax:return#7.lpi#1.dfm#1(3)} -attr vt d
load net {AbsAndMax:AbsAndMax:return#7.lpi#1.dfm#1(4)} -attr vt d
load net {AbsAndMax:AbsAndMax:return#7.lpi#1.dfm#1(5)} -attr vt d
load net {AbsAndMax:AbsAndMax:return#7.lpi#1.dfm#1(6)} -attr vt d
load net {AbsAndMax:AbsAndMax:return#7.lpi#1.dfm#1(7)} -attr vt d
load net {AbsAndMax:AbsAndMax:return#7.lpi#1.dfm#1(8)} -attr vt d
load net {AbsAndMax:AbsAndMax:return#7.lpi#1.dfm#1(9)} -attr vt d
load net {AbsAndMax:AbsAndMax:return#7.lpi#1.dfm#1(10)} -attr vt d
load net {AbsAndMax:AbsAndMax:return#7.lpi#1.dfm#1(11)} -attr vt d
load net {AbsAndMax:AbsAndMax:return#7.lpi#1.dfm#1(12)} -attr vt d
load net {AbsAndMax:AbsAndMax:return#7.lpi#1.dfm#1(13)} -attr vt d
load net {AbsAndMax:AbsAndMax:return#7.lpi#1.dfm#1(14)} -attr vt d
load net {AbsAndMax:AbsAndMax:return#7.lpi#1.dfm#1(15)} -attr vt d
load netBundle {AbsAndMax:AbsAndMax:return#7.lpi#1.dfm#1} 16 {AbsAndMax:AbsAndMax:return#7.lpi#1.dfm#1(0)} {AbsAndMax:AbsAndMax:return#7.lpi#1.dfm#1(1)} {AbsAndMax:AbsAndMax:return#7.lpi#1.dfm#1(2)} {AbsAndMax:AbsAndMax:return#7.lpi#1.dfm#1(3)} {AbsAndMax:AbsAndMax:return#7.lpi#1.dfm#1(4)} {AbsAndMax:AbsAndMax:return#7.lpi#1.dfm#1(5)} {AbsAndMax:AbsAndMax:return#7.lpi#1.dfm#1(6)} {AbsAndMax:AbsAndMax:return#7.lpi#1.dfm#1(7)} {AbsAndMax:AbsAndMax:return#7.lpi#1.dfm#1(8)} {AbsAndMax:AbsAndMax:return#7.lpi#1.dfm#1(9)} {AbsAndMax:AbsAndMax:return#7.lpi#1.dfm#1(10)} {AbsAndMax:AbsAndMax:return#7.lpi#1.dfm#1(11)} {AbsAndMax:AbsAndMax:return#7.lpi#1.dfm#1(12)} {AbsAndMax:AbsAndMax:return#7.lpi#1.dfm#1(13)} {AbsAndMax:AbsAndMax:return#7.lpi#1.dfm#1(14)} {AbsAndMax:AbsAndMax:return#7.lpi#1.dfm#1(15)} -attr xrf 9015 -attr oid 88 -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#7.lpi#1.dfm#1}
load net {FRAME:p#1.sva#1(0)} -attr vt d
load net {FRAME:p#1.sva#1(1)} -attr vt d
load netBundle {FRAME:p#1.sva#1} 2 {FRAME:p#1.sva#1(0)} {FRAME:p#1.sva#1(1)} -attr xrf 9016 -attr oid 89 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:p#1.sva#1}
load net {ACC_GY:for:acc#7.ctmp.sva(0)} -attr vt d
load net {ACC_GY:for:acc#7.ctmp.sva(1)} -attr vt d
load net {ACC_GY:for:acc#7.ctmp.sva(2)} -attr vt d
load net {ACC_GY:for:acc#7.ctmp.sva(3)} -attr vt d
load net {ACC_GY:for:acc#7.ctmp.sva(4)} -attr vt d
load net {ACC_GY:for:acc#7.ctmp.sva(5)} -attr vt d
load net {ACC_GY:for:acc#7.ctmp.sva(6)} -attr vt d
load net {ACC_GY:for:acc#7.ctmp.sva(7)} -attr vt d
load net {ACC_GY:for:acc#7.ctmp.sva(8)} -attr vt d
load net {ACC_GY:for:acc#7.ctmp.sva(9)} -attr vt d
load net {ACC_GY:for:acc#7.ctmp.sva(10)} -attr vt d
load net {ACC_GY:for:acc#7.ctmp.sva(11)} -attr vt d
load net {ACC_GY:for:acc#7.ctmp.sva(12)} -attr vt d
load net {ACC_GY:for:acc#7.ctmp.sva(13)} -attr vt d
load net {ACC_GY:for:acc#7.ctmp.sva(14)} -attr vt d
load net {ACC_GY:for:acc#7.ctmp.sva(15)} -attr vt d
load netBundle {ACC_GY:for:acc#7.ctmp.sva} 16 {ACC_GY:for:acc#7.ctmp.sva(0)} {ACC_GY:for:acc#7.ctmp.sva(1)} {ACC_GY:for:acc#7.ctmp.sva(2)} {ACC_GY:for:acc#7.ctmp.sva(3)} {ACC_GY:for:acc#7.ctmp.sva(4)} {ACC_GY:for:acc#7.ctmp.sva(5)} {ACC_GY:for:acc#7.ctmp.sva(6)} {ACC_GY:for:acc#7.ctmp.sva(7)} {ACC_GY:for:acc#7.ctmp.sva(8)} {ACC_GY:for:acc#7.ctmp.sva(9)} {ACC_GY:for:acc#7.ctmp.sva(10)} {ACC_GY:for:acc#7.ctmp.sva(11)} {ACC_GY:for:acc#7.ctmp.sva(12)} {ACC_GY:for:acc#7.ctmp.sva(13)} {ACC_GY:for:acc#7.ctmp.sva(14)} {ACC_GY:for:acc#7.ctmp.sva(15)} -attr xrf 9017 -attr oid 90 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#7.ctmp.sva}
load net {ACC_GY:for:acc#4.ctmp.sva(0)} -attr vt d
load net {ACC_GY:for:acc#4.ctmp.sva(1)} -attr vt d
load net {ACC_GY:for:acc#4.ctmp.sva(2)} -attr vt d
load net {ACC_GY:for:acc#4.ctmp.sva(3)} -attr vt d
load net {ACC_GY:for:acc#4.ctmp.sva(4)} -attr vt d
load net {ACC_GY:for:acc#4.ctmp.sva(5)} -attr vt d
load net {ACC_GY:for:acc#4.ctmp.sva(6)} -attr vt d
load net {ACC_GY:for:acc#4.ctmp.sva(7)} -attr vt d
load net {ACC_GY:for:acc#4.ctmp.sva(8)} -attr vt d
load net {ACC_GY:for:acc#4.ctmp.sva(9)} -attr vt d
load net {ACC_GY:for:acc#4.ctmp.sva(10)} -attr vt d
load net {ACC_GY:for:acc#4.ctmp.sva(11)} -attr vt d
load net {ACC_GY:for:acc#4.ctmp.sva(12)} -attr vt d
load net {ACC_GY:for:acc#4.ctmp.sva(13)} -attr vt d
load net {ACC_GY:for:acc#4.ctmp.sva(14)} -attr vt d
load net {ACC_GY:for:acc#4.ctmp.sva(15)} -attr vt d
load netBundle {ACC_GY:for:acc#4.ctmp.sva} 16 {ACC_GY:for:acc#4.ctmp.sva(0)} {ACC_GY:for:acc#4.ctmp.sva(1)} {ACC_GY:for:acc#4.ctmp.sva(2)} {ACC_GY:for:acc#4.ctmp.sva(3)} {ACC_GY:for:acc#4.ctmp.sva(4)} {ACC_GY:for:acc#4.ctmp.sva(5)} {ACC_GY:for:acc#4.ctmp.sva(6)} {ACC_GY:for:acc#4.ctmp.sva(7)} {ACC_GY:for:acc#4.ctmp.sva(8)} {ACC_GY:for:acc#4.ctmp.sva(9)} {ACC_GY:for:acc#4.ctmp.sva(10)} {ACC_GY:for:acc#4.ctmp.sva(11)} {ACC_GY:for:acc#4.ctmp.sva(12)} {ACC_GY:for:acc#4.ctmp.sva(13)} {ACC_GY:for:acc#4.ctmp.sva(14)} {ACC_GY:for:acc#4.ctmp.sva(15)} -attr xrf 9018 -attr oid 91 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#4.ctmp.sva}
load net {ACC_GY:for:acc#1.ctmp.sva(0)} -attr vt d
load net {ACC_GY:for:acc#1.ctmp.sva(1)} -attr vt d
load net {ACC_GY:for:acc#1.ctmp.sva(2)} -attr vt d
load net {ACC_GY:for:acc#1.ctmp.sva(3)} -attr vt d
load net {ACC_GY:for:acc#1.ctmp.sva(4)} -attr vt d
load net {ACC_GY:for:acc#1.ctmp.sva(5)} -attr vt d
load net {ACC_GY:for:acc#1.ctmp.sva(6)} -attr vt d
load net {ACC_GY:for:acc#1.ctmp.sva(7)} -attr vt d
load net {ACC_GY:for:acc#1.ctmp.sva(8)} -attr vt d
load net {ACC_GY:for:acc#1.ctmp.sva(9)} -attr vt d
load net {ACC_GY:for:acc#1.ctmp.sva(10)} -attr vt d
load net {ACC_GY:for:acc#1.ctmp.sva(11)} -attr vt d
load net {ACC_GY:for:acc#1.ctmp.sva(12)} -attr vt d
load net {ACC_GY:for:acc#1.ctmp.sva(13)} -attr vt d
load net {ACC_GY:for:acc#1.ctmp.sva(14)} -attr vt d
load net {ACC_GY:for:acc#1.ctmp.sva(15)} -attr vt d
load netBundle {ACC_GY:for:acc#1.ctmp.sva} 16 {ACC_GY:for:acc#1.ctmp.sva(0)} {ACC_GY:for:acc#1.ctmp.sva(1)} {ACC_GY:for:acc#1.ctmp.sva(2)} {ACC_GY:for:acc#1.ctmp.sva(3)} {ACC_GY:for:acc#1.ctmp.sva(4)} {ACC_GY:for:acc#1.ctmp.sva(5)} {ACC_GY:for:acc#1.ctmp.sva(6)} {ACC_GY:for:acc#1.ctmp.sva(7)} {ACC_GY:for:acc#1.ctmp.sva(8)} {ACC_GY:for:acc#1.ctmp.sva(9)} {ACC_GY:for:acc#1.ctmp.sva(10)} {ACC_GY:for:acc#1.ctmp.sva(11)} {ACC_GY:for:acc#1.ctmp.sva(12)} {ACC_GY:for:acc#1.ctmp.sva(13)} {ACC_GY:for:acc#1.ctmp.sva(14)} {ACC_GY:for:acc#1.ctmp.sva(15)} -attr xrf 9019 -attr oid 92 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#1.ctmp.sva}
load net {ACC_GX:for:acc#7.ctmp.sva(0)} -attr vt d
load net {ACC_GX:for:acc#7.ctmp.sva(1)} -attr vt d
load net {ACC_GX:for:acc#7.ctmp.sva(2)} -attr vt d
load net {ACC_GX:for:acc#7.ctmp.sva(3)} -attr vt d
load net {ACC_GX:for:acc#7.ctmp.sva(4)} -attr vt d
load net {ACC_GX:for:acc#7.ctmp.sva(5)} -attr vt d
load net {ACC_GX:for:acc#7.ctmp.sva(6)} -attr vt d
load net {ACC_GX:for:acc#7.ctmp.sva(7)} -attr vt d
load net {ACC_GX:for:acc#7.ctmp.sva(8)} -attr vt d
load net {ACC_GX:for:acc#7.ctmp.sva(9)} -attr vt d
load net {ACC_GX:for:acc#7.ctmp.sva(10)} -attr vt d
load net {ACC_GX:for:acc#7.ctmp.sva(11)} -attr vt d
load net {ACC_GX:for:acc#7.ctmp.sva(12)} -attr vt d
load net {ACC_GX:for:acc#7.ctmp.sva(13)} -attr vt d
load net {ACC_GX:for:acc#7.ctmp.sva(14)} -attr vt d
load net {ACC_GX:for:acc#7.ctmp.sva(15)} -attr vt d
load netBundle {ACC_GX:for:acc#7.ctmp.sva} 16 {ACC_GX:for:acc#7.ctmp.sva(0)} {ACC_GX:for:acc#7.ctmp.sva(1)} {ACC_GX:for:acc#7.ctmp.sva(2)} {ACC_GX:for:acc#7.ctmp.sva(3)} {ACC_GX:for:acc#7.ctmp.sva(4)} {ACC_GX:for:acc#7.ctmp.sva(5)} {ACC_GX:for:acc#7.ctmp.sva(6)} {ACC_GX:for:acc#7.ctmp.sva(7)} {ACC_GX:for:acc#7.ctmp.sva(8)} {ACC_GX:for:acc#7.ctmp.sva(9)} {ACC_GX:for:acc#7.ctmp.sva(10)} {ACC_GX:for:acc#7.ctmp.sva(11)} {ACC_GX:for:acc#7.ctmp.sva(12)} {ACC_GX:for:acc#7.ctmp.sva(13)} {ACC_GX:for:acc#7.ctmp.sva(14)} {ACC_GX:for:acc#7.ctmp.sva(15)} -attr xrf 9020 -attr oid 93 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#7.ctmp.sva}
load net {ACC_GX:for:acc#4.ctmp.sva(0)} -attr vt d
load net {ACC_GX:for:acc#4.ctmp.sva(1)} -attr vt d
load net {ACC_GX:for:acc#4.ctmp.sva(2)} -attr vt d
load net {ACC_GX:for:acc#4.ctmp.sva(3)} -attr vt d
load net {ACC_GX:for:acc#4.ctmp.sva(4)} -attr vt d
load net {ACC_GX:for:acc#4.ctmp.sva(5)} -attr vt d
load net {ACC_GX:for:acc#4.ctmp.sva(6)} -attr vt d
load net {ACC_GX:for:acc#4.ctmp.sva(7)} -attr vt d
load net {ACC_GX:for:acc#4.ctmp.sva(8)} -attr vt d
load net {ACC_GX:for:acc#4.ctmp.sva(9)} -attr vt d
load net {ACC_GX:for:acc#4.ctmp.sva(10)} -attr vt d
load net {ACC_GX:for:acc#4.ctmp.sva(11)} -attr vt d
load net {ACC_GX:for:acc#4.ctmp.sva(12)} -attr vt d
load net {ACC_GX:for:acc#4.ctmp.sva(13)} -attr vt d
load net {ACC_GX:for:acc#4.ctmp.sva(14)} -attr vt d
load net {ACC_GX:for:acc#4.ctmp.sva(15)} -attr vt d
load netBundle {ACC_GX:for:acc#4.ctmp.sva} 16 {ACC_GX:for:acc#4.ctmp.sva(0)} {ACC_GX:for:acc#4.ctmp.sva(1)} {ACC_GX:for:acc#4.ctmp.sva(2)} {ACC_GX:for:acc#4.ctmp.sva(3)} {ACC_GX:for:acc#4.ctmp.sva(4)} {ACC_GX:for:acc#4.ctmp.sva(5)} {ACC_GX:for:acc#4.ctmp.sva(6)} {ACC_GX:for:acc#4.ctmp.sva(7)} {ACC_GX:for:acc#4.ctmp.sva(8)} {ACC_GX:for:acc#4.ctmp.sva(9)} {ACC_GX:for:acc#4.ctmp.sva(10)} {ACC_GX:for:acc#4.ctmp.sva(11)} {ACC_GX:for:acc#4.ctmp.sva(12)} {ACC_GX:for:acc#4.ctmp.sva(13)} {ACC_GX:for:acc#4.ctmp.sva(14)} {ACC_GX:for:acc#4.ctmp.sva(15)} -attr xrf 9021 -attr oid 94 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#4.ctmp.sva}
load net {ACC_GX:for:acc#1.ctmp.sva(0)} -attr vt d
load net {ACC_GX:for:acc#1.ctmp.sva(1)} -attr vt d
load net {ACC_GX:for:acc#1.ctmp.sva(2)} -attr vt d
load net {ACC_GX:for:acc#1.ctmp.sva(3)} -attr vt d
load net {ACC_GX:for:acc#1.ctmp.sva(4)} -attr vt d
load net {ACC_GX:for:acc#1.ctmp.sva(5)} -attr vt d
load net {ACC_GX:for:acc#1.ctmp.sva(6)} -attr vt d
load net {ACC_GX:for:acc#1.ctmp.sva(7)} -attr vt d
load net {ACC_GX:for:acc#1.ctmp.sva(8)} -attr vt d
load net {ACC_GX:for:acc#1.ctmp.sva(9)} -attr vt d
load net {ACC_GX:for:acc#1.ctmp.sva(10)} -attr vt d
load net {ACC_GX:for:acc#1.ctmp.sva(11)} -attr vt d
load net {ACC_GX:for:acc#1.ctmp.sva(12)} -attr vt d
load net {ACC_GX:for:acc#1.ctmp.sva(13)} -attr vt d
load net {ACC_GX:for:acc#1.ctmp.sva(14)} -attr vt d
load net {ACC_GX:for:acc#1.ctmp.sva(15)} -attr vt d
load netBundle {ACC_GX:for:acc#1.ctmp.sva} 16 {ACC_GX:for:acc#1.ctmp.sva(0)} {ACC_GX:for:acc#1.ctmp.sva(1)} {ACC_GX:for:acc#1.ctmp.sva(2)} {ACC_GX:for:acc#1.ctmp.sva(3)} {ACC_GX:for:acc#1.ctmp.sva(4)} {ACC_GX:for:acc#1.ctmp.sva(5)} {ACC_GX:for:acc#1.ctmp.sva(6)} {ACC_GX:for:acc#1.ctmp.sva(7)} {ACC_GX:for:acc#1.ctmp.sva(8)} {ACC_GX:for:acc#1.ctmp.sva(9)} {ACC_GX:for:acc#1.ctmp.sva(10)} {ACC_GX:for:acc#1.ctmp.sva(11)} {ACC_GX:for:acc#1.ctmp.sva(12)} {ACC_GX:for:acc#1.ctmp.sva(13)} {ACC_GX:for:acc#1.ctmp.sva(14)} {ACC_GX:for:acc#1.ctmp.sva(15)} -attr xrf 9022 -attr oid 95 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#1.ctmp.sva}
load net {FRAME:p#1.lpi#1.dfm(0)} -attr vt d
load net {FRAME:p#1.lpi#1.dfm(1)} -attr vt d
load netBundle {FRAME:p#1.lpi#1.dfm} 2 {FRAME:p#1.lpi#1.dfm(0)} {FRAME:p#1.lpi#1.dfm(1)} -attr xrf 9023 -attr oid 96 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:p#1.lpi#1.dfm}
load net {ACC_GY:for:acc#15.sdt(0)} -attr vt d
load net {ACC_GY:for:acc#15.sdt(1)} -attr vt d
load net {ACC_GY:for:acc#15.sdt(2)} -attr vt d
load netBundle {ACC_GY:for:acc#15.sdt} 3 {ACC_GY:for:acc#15.sdt(0)} {ACC_GY:for:acc#15.sdt(1)} {ACC_GY:for:acc#15.sdt(2)} -attr xrf 9024 -attr oid 97 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#15.sdt}
load net {regs.operator<<:din.lpi#1.dfm:mx0(0)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(1)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(2)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(3)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(4)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(5)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(6)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(7)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(8)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(9)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(10)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(11)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(12)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(13)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(14)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(15)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(16)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(17)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(18)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(19)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(20)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(21)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(22)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(23)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(24)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(25)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(26)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(27)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(28)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(29)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(30)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(31)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(32)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(33)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(34)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(35)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(36)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(37)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(38)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(39)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(40)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(41)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(42)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(43)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(44)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(45)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(46)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(47)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(48)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(49)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(50)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(51)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(52)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(53)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(54)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(55)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(56)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(57)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(58)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(59)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(60)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(61)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(62)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(63)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(64)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(65)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(66)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(67)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(68)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(69)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(70)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(71)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(72)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(73)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(74)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(75)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(76)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(77)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(78)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(79)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(80)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(81)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(82)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(83)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(84)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(85)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(86)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(87)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(88)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(89)} -attr vt d
load netBundle {regs.operator<<:din.lpi#1.dfm:mx0} 90 {regs.operator<<:din.lpi#1.dfm:mx0(0)} {regs.operator<<:din.lpi#1.dfm:mx0(1)} {regs.operator<<:din.lpi#1.dfm:mx0(2)} {regs.operator<<:din.lpi#1.dfm:mx0(3)} {regs.operator<<:din.lpi#1.dfm:mx0(4)} {regs.operator<<:din.lpi#1.dfm:mx0(5)} {regs.operator<<:din.lpi#1.dfm:mx0(6)} {regs.operator<<:din.lpi#1.dfm:mx0(7)} {regs.operator<<:din.lpi#1.dfm:mx0(8)} {regs.operator<<:din.lpi#1.dfm:mx0(9)} {regs.operator<<:din.lpi#1.dfm:mx0(10)} {regs.operator<<:din.lpi#1.dfm:mx0(11)} {regs.operator<<:din.lpi#1.dfm:mx0(12)} {regs.operator<<:din.lpi#1.dfm:mx0(13)} {regs.operator<<:din.lpi#1.dfm:mx0(14)} {regs.operator<<:din.lpi#1.dfm:mx0(15)} {regs.operator<<:din.lpi#1.dfm:mx0(16)} {regs.operator<<:din.lpi#1.dfm:mx0(17)} {regs.operator<<:din.lpi#1.dfm:mx0(18)} {regs.operator<<:din.lpi#1.dfm:mx0(19)} {regs.operator<<:din.lpi#1.dfm:mx0(20)} {regs.operator<<:din.lpi#1.dfm:mx0(21)} {regs.operator<<:din.lpi#1.dfm:mx0(22)} {regs.operator<<:din.lpi#1.dfm:mx0(23)} {regs.operator<<:din.lpi#1.dfm:mx0(24)} {regs.operator<<:din.lpi#1.dfm:mx0(25)} {regs.operator<<:din.lpi#1.dfm:mx0(26)} {regs.operator<<:din.lpi#1.dfm:mx0(27)} {regs.operator<<:din.lpi#1.dfm:mx0(28)} {regs.operator<<:din.lpi#1.dfm:mx0(29)} {regs.operator<<:din.lpi#1.dfm:mx0(30)} {regs.operator<<:din.lpi#1.dfm:mx0(31)} {regs.operator<<:din.lpi#1.dfm:mx0(32)} {regs.operator<<:din.lpi#1.dfm:mx0(33)} {regs.operator<<:din.lpi#1.dfm:mx0(34)} {regs.operator<<:din.lpi#1.dfm:mx0(35)} {regs.operator<<:din.lpi#1.dfm:mx0(36)} {regs.operator<<:din.lpi#1.dfm:mx0(37)} {regs.operator<<:din.lpi#1.dfm:mx0(38)} {regs.operator<<:din.lpi#1.dfm:mx0(39)} {regs.operator<<:din.lpi#1.dfm:mx0(40)} {regs.operator<<:din.lpi#1.dfm:mx0(41)} {regs.operator<<:din.lpi#1.dfm:mx0(42)} {regs.operator<<:din.lpi#1.dfm:mx0(43)} {regs.operator<<:din.lpi#1.dfm:mx0(44)} {regs.operator<<:din.lpi#1.dfm:mx0(45)} {regs.operator<<:din.lpi#1.dfm:mx0(46)} {regs.operator<<:din.lpi#1.dfm:mx0(47)} {regs.operator<<:din.lpi#1.dfm:mx0(48)} {regs.operator<<:din.lpi#1.dfm:mx0(49)} {regs.operator<<:din.lpi#1.dfm:mx0(50)} {regs.operator<<:din.lpi#1.dfm:mx0(51)} {regs.operator<<:din.lpi#1.dfm:mx0(52)} {regs.operator<<:din.lpi#1.dfm:mx0(53)} {regs.operator<<:din.lpi#1.dfm:mx0(54)} {regs.operator<<:din.lpi#1.dfm:mx0(55)} {regs.operator<<:din.lpi#1.dfm:mx0(56)} {regs.operator<<:din.lpi#1.dfm:mx0(57)} {regs.operator<<:din.lpi#1.dfm:mx0(58)} {regs.operator<<:din.lpi#1.dfm:mx0(59)} {regs.operator<<:din.lpi#1.dfm:mx0(60)} {regs.operator<<:din.lpi#1.dfm:mx0(61)} {regs.operator<<:din.lpi#1.dfm:mx0(62)} {regs.operator<<:din.lpi#1.dfm:mx0(63)} {regs.operator<<:din.lpi#1.dfm:mx0(64)} {regs.operator<<:din.lpi#1.dfm:mx0(65)} {regs.operator<<:din.lpi#1.dfm:mx0(66)} {regs.operator<<:din.lpi#1.dfm:mx0(67)} {regs.operator<<:din.lpi#1.dfm:mx0(68)} {regs.operator<<:din.lpi#1.dfm:mx0(69)} {regs.operator<<:din.lpi#1.dfm:mx0(70)} {regs.operator<<:din.lpi#1.dfm:mx0(71)} {regs.operator<<:din.lpi#1.dfm:mx0(72)} {regs.operator<<:din.lpi#1.dfm:mx0(73)} {regs.operator<<:din.lpi#1.dfm:mx0(74)} {regs.operator<<:din.lpi#1.dfm:mx0(75)} {regs.operator<<:din.lpi#1.dfm:mx0(76)} {regs.operator<<:din.lpi#1.dfm:mx0(77)} {regs.operator<<:din.lpi#1.dfm:mx0(78)} {regs.operator<<:din.lpi#1.dfm:mx0(79)} {regs.operator<<:din.lpi#1.dfm:mx0(80)} {regs.operator<<:din.lpi#1.dfm:mx0(81)} {regs.operator<<:din.lpi#1.dfm:mx0(82)} {regs.operator<<:din.lpi#1.dfm:mx0(83)} {regs.operator<<:din.lpi#1.dfm:mx0(84)} {regs.operator<<:din.lpi#1.dfm:mx0(85)} {regs.operator<<:din.lpi#1.dfm:mx0(86)} {regs.operator<<:din.lpi#1.dfm:mx0(87)} {regs.operator<<:din.lpi#1.dfm:mx0(88)} {regs.operator<<:din.lpi#1.dfm:mx0(89)} -attr xrf 9025 -attr oid 98 -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {mux.itm(0)} -attr vt d
load net {mux.itm(1)} -attr vt d
load net {mux.itm(2)} -attr vt d
load net {mux.itm(3)} -attr vt d
load net {mux.itm(4)} -attr vt d
load net {mux.itm(5)} -attr vt d
load net {mux.itm(6)} -attr vt d
load net {mux.itm(7)} -attr vt d
load net {mux.itm(8)} -attr vt d
load net {mux.itm(9)} -attr vt d
load net {mux.itm(10)} -attr vt d
load net {mux.itm(11)} -attr vt d
load net {mux.itm(12)} -attr vt d
load net {mux.itm(13)} -attr vt d
load net {mux.itm(14)} -attr vt d
load net {mux.itm(15)} -attr vt d
load net {mux.itm(16)} -attr vt d
load net {mux.itm(17)} -attr vt d
load net {mux.itm(18)} -attr vt d
load net {mux.itm(19)} -attr vt d
load net {mux.itm(20)} -attr vt d
load net {mux.itm(21)} -attr vt d
load net {mux.itm(22)} -attr vt d
load net {mux.itm(23)} -attr vt d
load net {mux.itm(24)} -attr vt d
load net {mux.itm(25)} -attr vt d
load net {mux.itm(26)} -attr vt d
load net {mux.itm(27)} -attr vt d
load net {mux.itm(28)} -attr vt d
load net {mux.itm(29)} -attr vt d
load netBundle {mux.itm} 30 {mux.itm(0)} {mux.itm(1)} {mux.itm(2)} {mux.itm(3)} {mux.itm(4)} {mux.itm(5)} {mux.itm(6)} {mux.itm(7)} {mux.itm(8)} {mux.itm(9)} {mux.itm(10)} {mux.itm(11)} {mux.itm(12)} {mux.itm(13)} {mux.itm(14)} {mux.itm(15)} {mux.itm(16)} {mux.itm(17)} {mux.itm(18)} {mux.itm(19)} {mux.itm(20)} {mux.itm(21)} {mux.itm(22)} {mux.itm(23)} {mux.itm(24)} {mux.itm(25)} {mux.itm(26)} {mux.itm(27)} {mux.itm(28)} {mux.itm(29)} -attr xrf 9026 -attr oid 99 -attr vt d -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {FRAME:conc.itm(0)} -attr vt d
load net {FRAME:conc.itm(1)} -attr vt d
load net {FRAME:conc.itm(2)} -attr vt d
load net {FRAME:conc.itm(3)} -attr vt d
load net {FRAME:conc.itm(4)} -attr vt d
load net {FRAME:conc.itm(5)} -attr vt d
load net {FRAME:conc.itm(6)} -attr vt d
load net {FRAME:conc.itm(7)} -attr vt d
load net {FRAME:conc.itm(8)} -attr vt d
load net {FRAME:conc.itm(9)} -attr vt d
load net {FRAME:conc.itm(10)} -attr vt d
load net {FRAME:conc.itm(11)} -attr vt d
load net {FRAME:conc.itm(12)} -attr vt d
load net {FRAME:conc.itm(13)} -attr vt d
load net {FRAME:conc.itm(14)} -attr vt d
load net {FRAME:conc.itm(15)} -attr vt d
load net {FRAME:conc.itm(16)} -attr vt d
load net {FRAME:conc.itm(17)} -attr vt d
load net {FRAME:conc.itm(18)} -attr vt d
load net {FRAME:conc.itm(19)} -attr vt d
load net {FRAME:conc.itm(20)} -attr vt d
load net {FRAME:conc.itm(21)} -attr vt d
load net {FRAME:conc.itm(22)} -attr vt d
load net {FRAME:conc.itm(23)} -attr vt d
load net {FRAME:conc.itm(24)} -attr vt d
load net {FRAME:conc.itm(25)} -attr vt d
load net {FRAME:conc.itm(26)} -attr vt d
load net {FRAME:conc.itm(27)} -attr vt d
load net {FRAME:conc.itm(28)} -attr vt d
load net {FRAME:conc.itm(29)} -attr vt d
load netBundle {FRAME:conc.itm} 30 {FRAME:conc.itm(0)} {FRAME:conc.itm(1)} {FRAME:conc.itm(2)} {FRAME:conc.itm(3)} {FRAME:conc.itm(4)} {FRAME:conc.itm(5)} {FRAME:conc.itm(6)} {FRAME:conc.itm(7)} {FRAME:conc.itm(8)} {FRAME:conc.itm(9)} {FRAME:conc.itm(10)} {FRAME:conc.itm(11)} {FRAME:conc.itm(12)} {FRAME:conc.itm(13)} {FRAME:conc.itm(14)} {FRAME:conc.itm(15)} {FRAME:conc.itm(16)} {FRAME:conc.itm(17)} {FRAME:conc.itm(18)} {FRAME:conc.itm(19)} {FRAME:conc.itm(20)} {FRAME:conc.itm(21)} {FRAME:conc.itm(22)} {FRAME:conc.itm(23)} {FRAME:conc.itm(24)} {FRAME:conc.itm(25)} {FRAME:conc.itm(26)} {FRAME:conc.itm(27)} {FRAME:conc.itm(28)} {FRAME:conc.itm(29)} -attr xrf 9027 -attr oid 100 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc.itm}
load net {FRAME:or.itm(0)} -attr vt d
load net {FRAME:or.itm(1)} -attr vt d
load net {FRAME:or.itm(2)} -attr vt d
load net {FRAME:or.itm(3)} -attr vt d
load net {FRAME:or.itm(4)} -attr vt d
load net {FRAME:or.itm(5)} -attr vt d
load net {FRAME:or.itm(6)} -attr vt d
load net {FRAME:or.itm(7)} -attr vt d
load net {FRAME:or.itm(8)} -attr vt d
load net {FRAME:or.itm(9)} -attr vt d
load netBundle {FRAME:or.itm} 10 {FRAME:or.itm(0)} {FRAME:or.itm(1)} {FRAME:or.itm(2)} {FRAME:or.itm(3)} {FRAME:or.itm(4)} {FRAME:or.itm(5)} {FRAME:or.itm(6)} {FRAME:or.itm(7)} {FRAME:or.itm(8)} {FRAME:or.itm(9)} -attr xrf 9028 -attr oid 101 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:or.itm}
load net {AbsAndMax#6:else:mux.itm(0)} -attr vt d
load net {AbsAndMax#6:else:mux.itm(1)} -attr vt d
load net {AbsAndMax#6:else:mux.itm(2)} -attr vt d
load net {AbsAndMax#6:else:mux.itm(3)} -attr vt d
load net {AbsAndMax#6:else:mux.itm(4)} -attr vt d
load net {AbsAndMax#6:else:mux.itm(5)} -attr vt d
load net {AbsAndMax#6:else:mux.itm(6)} -attr vt d
load net {AbsAndMax#6:else:mux.itm(7)} -attr vt d
load net {AbsAndMax#6:else:mux.itm(8)} -attr vt d
load net {AbsAndMax#6:else:mux.itm(9)} -attr vt d
load netBundle {AbsAndMax#6:else:mux.itm} 10 {AbsAndMax#6:else:mux.itm(0)} {AbsAndMax#6:else:mux.itm(1)} {AbsAndMax#6:else:mux.itm(2)} {AbsAndMax#6:else:mux.itm(3)} {AbsAndMax#6:else:mux.itm(4)} {AbsAndMax#6:else:mux.itm(5)} {AbsAndMax#6:else:mux.itm(6)} {AbsAndMax#6:else:mux.itm(7)} {AbsAndMax#6:else:mux.itm(8)} {AbsAndMax#6:else:mux.itm(9)} -attr xrf 9029 -attr oid 102 -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:else:mux.itm}
load net {AbsAndMax#6:else:if:acc.itm(0)} -attr vt d
load net {AbsAndMax#6:else:if:acc.itm(1)} -attr vt d
load net {AbsAndMax#6:else:if:acc.itm(2)} -attr vt d
load net {AbsAndMax#6:else:if:acc.itm(3)} -attr vt d
load net {AbsAndMax#6:else:if:acc.itm(4)} -attr vt d
load net {AbsAndMax#6:else:if:acc.itm(5)} -attr vt d
load net {AbsAndMax#6:else:if:acc.itm(6)} -attr vt d
load net {AbsAndMax#6:else:if:acc.itm(7)} -attr vt d
load net {AbsAndMax#6:else:if:acc.itm(8)} -attr vt d
load net {AbsAndMax#6:else:if:acc.itm(9)} -attr vt d
load netBundle {AbsAndMax#6:else:if:acc.itm} 10 {AbsAndMax#6:else:if:acc.itm(0)} {AbsAndMax#6:else:if:acc.itm(1)} {AbsAndMax#6:else:if:acc.itm(2)} {AbsAndMax#6:else:if:acc.itm(3)} {AbsAndMax#6:else:if:acc.itm(4)} {AbsAndMax#6:else:if:acc.itm(5)} {AbsAndMax#6:else:if:acc.itm(6)} {AbsAndMax#6:else:if:acc.itm(7)} {AbsAndMax#6:else:if:acc.itm(8)} {AbsAndMax#6:else:if:acc.itm(9)} -attr xrf 9030 -attr oid 103 -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:else:if:acc.itm}
load net {AbsAndMax#6:else:if:not.itm(0)} -attr vt d
load net {AbsAndMax#6:else:if:not.itm(1)} -attr vt d
load net {AbsAndMax#6:else:if:not.itm(2)} -attr vt d
load net {AbsAndMax#6:else:if:not.itm(3)} -attr vt d
load net {AbsAndMax#6:else:if:not.itm(4)} -attr vt d
load net {AbsAndMax#6:else:if:not.itm(5)} -attr vt d
load net {AbsAndMax#6:else:if:not.itm(6)} -attr vt d
load net {AbsAndMax#6:else:if:not.itm(7)} -attr vt d
load net {AbsAndMax#6:else:if:not.itm(8)} -attr vt d
load net {AbsAndMax#6:else:if:not.itm(9)} -attr vt d
load netBundle {AbsAndMax#6:else:if:not.itm} 10 {AbsAndMax#6:else:if:not.itm(0)} {AbsAndMax#6:else:if:not.itm(1)} {AbsAndMax#6:else:if:not.itm(2)} {AbsAndMax#6:else:if:not.itm(3)} {AbsAndMax#6:else:if:not.itm(4)} {AbsAndMax#6:else:if:not.itm(5)} {AbsAndMax#6:else:if:not.itm(6)} {AbsAndMax#6:else:if:not.itm(7)} {AbsAndMax#6:else:if:not.itm(8)} {AbsAndMax#6:else:if:not.itm(9)} -attr xrf 9031 -attr oid 104 -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:else:if:not.itm}
load net {slc(FRAME:ac_int:cctor#12.sva).itm(0)} -attr vt d
load net {slc(FRAME:ac_int:cctor#12.sva).itm(1)} -attr vt d
load net {slc(FRAME:ac_int:cctor#12.sva).itm(2)} -attr vt d
load net {slc(FRAME:ac_int:cctor#12.sva).itm(3)} -attr vt d
load net {slc(FRAME:ac_int:cctor#12.sva).itm(4)} -attr vt d
load net {slc(FRAME:ac_int:cctor#12.sva).itm(5)} -attr vt d
load net {slc(FRAME:ac_int:cctor#12.sva).itm(6)} -attr vt d
load net {slc(FRAME:ac_int:cctor#12.sva).itm(7)} -attr vt d
load net {slc(FRAME:ac_int:cctor#12.sva).itm(8)} -attr vt d
load net {slc(FRAME:ac_int:cctor#12.sva).itm(9)} -attr vt d
load netBundle {slc(FRAME:ac_int:cctor#12.sva).itm} 10 {slc(FRAME:ac_int:cctor#12.sva).itm(0)} {slc(FRAME:ac_int:cctor#12.sva).itm(1)} {slc(FRAME:ac_int:cctor#12.sva).itm(2)} {slc(FRAME:ac_int:cctor#12.sva).itm(3)} {slc(FRAME:ac_int:cctor#12.sva).itm(4)} {slc(FRAME:ac_int:cctor#12.sva).itm(5)} {slc(FRAME:ac_int:cctor#12.sva).itm(6)} {slc(FRAME:ac_int:cctor#12.sva).itm(7)} {slc(FRAME:ac_int:cctor#12.sva).itm(8)} {slc(FRAME:ac_int:cctor#12.sva).itm(9)} -attr xrf 9032 -attr oid 105 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(FRAME:ac_int:cctor#12.sva).itm}
load net {slc(FRAME:ac_int:cctor#12.sva)#1.itm(0)} -attr vt d
load net {slc(FRAME:ac_int:cctor#12.sva)#1.itm(1)} -attr vt d
load net {slc(FRAME:ac_int:cctor#12.sva)#1.itm(2)} -attr vt d
load net {slc(FRAME:ac_int:cctor#12.sva)#1.itm(3)} -attr vt d
load net {slc(FRAME:ac_int:cctor#12.sva)#1.itm(4)} -attr vt d
load net {slc(FRAME:ac_int:cctor#12.sva)#1.itm(5)} -attr vt d
load net {slc(FRAME:ac_int:cctor#12.sva)#1.itm(6)} -attr vt d
load net {slc(FRAME:ac_int:cctor#12.sva)#1.itm(7)} -attr vt d
load net {slc(FRAME:ac_int:cctor#12.sva)#1.itm(8)} -attr vt d
load net {slc(FRAME:ac_int:cctor#12.sva)#1.itm(9)} -attr vt d
load netBundle {slc(FRAME:ac_int:cctor#12.sva)#1.itm} 10 {slc(FRAME:ac_int:cctor#12.sva)#1.itm(0)} {slc(FRAME:ac_int:cctor#12.sva)#1.itm(1)} {slc(FRAME:ac_int:cctor#12.sva)#1.itm(2)} {slc(FRAME:ac_int:cctor#12.sva)#1.itm(3)} {slc(FRAME:ac_int:cctor#12.sva)#1.itm(4)} {slc(FRAME:ac_int:cctor#12.sva)#1.itm(5)} {slc(FRAME:ac_int:cctor#12.sva)#1.itm(6)} {slc(FRAME:ac_int:cctor#12.sva)#1.itm(7)} {slc(FRAME:ac_int:cctor#12.sva)#1.itm(8)} {slc(FRAME:ac_int:cctor#12.sva)#1.itm(9)} -attr xrf 9033 -attr oid 106 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(FRAME:ac_int:cctor#12.sva)#1.itm}
load net {AbsAndMax#6:exs.itm(0)} -attr vt d
load net {AbsAndMax#6:exs.itm(1)} -attr vt d
load net {AbsAndMax#6:exs.itm(2)} -attr vt d
load net {AbsAndMax#6:exs.itm(3)} -attr vt d
load net {AbsAndMax#6:exs.itm(4)} -attr vt d
load net {AbsAndMax#6:exs.itm(5)} -attr vt d
load net {AbsAndMax#6:exs.itm(6)} -attr vt d
load net {AbsAndMax#6:exs.itm(7)} -attr vt d
load net {AbsAndMax#6:exs.itm(8)} -attr vt d
load net {AbsAndMax#6:exs.itm(9)} -attr vt d
load netBundle {AbsAndMax#6:exs.itm} 10 {AbsAndMax#6:exs.itm(0)} {AbsAndMax#6:exs.itm(1)} {AbsAndMax#6:exs.itm(2)} {AbsAndMax#6:exs.itm(3)} {AbsAndMax#6:exs.itm(4)} {AbsAndMax#6:exs.itm(5)} {AbsAndMax#6:exs.itm(6)} {AbsAndMax#6:exs.itm(7)} {AbsAndMax#6:exs.itm(8)} {AbsAndMax#6:exs.itm(9)} -attr xrf 9034 -attr oid 107 -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:exs.itm}
load net {AbsAndMax#6:not.itm(0)} -attr vt d
load net {AbsAndMax#6:not.itm(1)} -attr vt d
load net {AbsAndMax#6:not.itm(2)} -attr vt d
load net {AbsAndMax#6:not.itm(3)} -attr vt d
load net {AbsAndMax#6:not.itm(4)} -attr vt d
load net {AbsAndMax#6:not.itm(5)} -attr vt d
load netBundle {AbsAndMax#6:not.itm} 6 {AbsAndMax#6:not.itm(0)} {AbsAndMax#6:not.itm(1)} {AbsAndMax#6:not.itm(2)} {AbsAndMax#6:not.itm(3)} {AbsAndMax#6:not.itm(4)} {AbsAndMax#6:not.itm(5)} -attr xrf 9035 -attr oid 108 -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:not.itm}
load net {slc(FRAME:ac_int:cctor#12.sva)#3.itm(0)} -attr vt d
load net {slc(FRAME:ac_int:cctor#12.sva)#3.itm(1)} -attr vt d
load net {slc(FRAME:ac_int:cctor#12.sva)#3.itm(2)} -attr vt d
load net {slc(FRAME:ac_int:cctor#12.sva)#3.itm(3)} -attr vt d
load net {slc(FRAME:ac_int:cctor#12.sva)#3.itm(4)} -attr vt d
load net {slc(FRAME:ac_int:cctor#12.sva)#3.itm(5)} -attr vt d
load netBundle {slc(FRAME:ac_int:cctor#12.sva)#3.itm} 6 {slc(FRAME:ac_int:cctor#12.sva)#3.itm(0)} {slc(FRAME:ac_int:cctor#12.sva)#3.itm(1)} {slc(FRAME:ac_int:cctor#12.sva)#3.itm(2)} {slc(FRAME:ac_int:cctor#12.sva)#3.itm(3)} {slc(FRAME:ac_int:cctor#12.sva)#3.itm(4)} {slc(FRAME:ac_int:cctor#12.sva)#3.itm(5)} -attr xrf 9036 -attr oid 109 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(FRAME:ac_int:cctor#12.sva)#3.itm}
load net {conc.itm(0)} -attr vt d
load net {conc.itm(1)} -attr vt d
load net {conc.itm(2)} -attr vt d
load net {conc.itm(3)} -attr vt d
load net {conc.itm(4)} -attr vt d
load net {conc.itm(5)} -attr vt d
load net {conc.itm(6)} -attr vt d
load net {conc.itm(7)} -attr vt d
load net {conc.itm(8)} -attr vt d
load net {conc.itm(9)} -attr vt d
load netBundle {conc.itm} 10 {conc.itm(0)} {conc.itm(1)} {conc.itm(2)} {conc.itm(3)} {conc.itm(4)} {conc.itm(5)} {conc.itm(6)} {conc.itm(7)} {conc.itm(8)} {conc.itm(9)} -attr xrf 9037 -attr oid 110 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc.itm}
load net {slc(AbsAndMax:AbsAndMax:return#8.lpi#1.dfm#1).itm(0)} -attr vt d
load net {slc(AbsAndMax:AbsAndMax:return#8.lpi#1.dfm#1).itm(1)} -attr vt d
load net {slc(AbsAndMax:AbsAndMax:return#8.lpi#1.dfm#1).itm(2)} -attr vt d
load net {slc(AbsAndMax:AbsAndMax:return#8.lpi#1.dfm#1).itm(3)} -attr vt d
load net {slc(AbsAndMax:AbsAndMax:return#8.lpi#1.dfm#1).itm(4)} -attr vt d
load net {slc(AbsAndMax:AbsAndMax:return#8.lpi#1.dfm#1).itm(5)} -attr vt d
load netBundle {slc(AbsAndMax:AbsAndMax:return#8.lpi#1.dfm#1).itm} 6 {slc(AbsAndMax:AbsAndMax:return#8.lpi#1.dfm#1).itm(0)} {slc(AbsAndMax:AbsAndMax:return#8.lpi#1.dfm#1).itm(1)} {slc(AbsAndMax:AbsAndMax:return#8.lpi#1.dfm#1).itm(2)} {slc(AbsAndMax:AbsAndMax:return#8.lpi#1.dfm#1).itm(3)} {slc(AbsAndMax:AbsAndMax:return#8.lpi#1.dfm#1).itm(4)} {slc(AbsAndMax:AbsAndMax:return#8.lpi#1.dfm#1).itm(5)} -attr xrf 9038 -attr oid 111 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(AbsAndMax:AbsAndMax:return#8.lpi#1.dfm#1).itm}
load net {slc(AbsAndMax:AbsAndMax:return#8.lpi#1.dfm#1)#1.itm(0)} -attr vt d
load net {slc(AbsAndMax:AbsAndMax:return#8.lpi#1.dfm#1)#1.itm(1)} -attr vt d
load net {slc(AbsAndMax:AbsAndMax:return#8.lpi#1.dfm#1)#1.itm(2)} -attr vt d
load net {slc(AbsAndMax:AbsAndMax:return#8.lpi#1.dfm#1)#1.itm(3)} -attr vt d
load netBundle {slc(AbsAndMax:AbsAndMax:return#8.lpi#1.dfm#1)#1.itm} 4 {slc(AbsAndMax:AbsAndMax:return#8.lpi#1.dfm#1)#1.itm(0)} {slc(AbsAndMax:AbsAndMax:return#8.lpi#1.dfm#1)#1.itm(1)} {slc(AbsAndMax:AbsAndMax:return#8.lpi#1.dfm#1)#1.itm(2)} {slc(AbsAndMax:AbsAndMax:return#8.lpi#1.dfm#1)#1.itm(3)} -attr xrf 9039 -attr oid 112 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(AbsAndMax:AbsAndMax:return#8.lpi#1.dfm#1)#1.itm}
load net {FRAME:or#3.itm(0)} -attr vt d
load net {FRAME:or#3.itm(1)} -attr vt d
load net {FRAME:or#3.itm(2)} -attr vt d
load net {FRAME:or#3.itm(3)} -attr vt d
load net {FRAME:or#3.itm(4)} -attr vt d
load net {FRAME:or#3.itm(5)} -attr vt d
load netBundle {FRAME:or#3.itm} 6 {FRAME:or#3.itm(0)} {FRAME:or#3.itm(1)} {FRAME:or#3.itm(2)} {FRAME:or#3.itm(3)} {FRAME:or#3.itm(4)} {FRAME:or#3.itm(5)} -attr xrf 9040 -attr oid 113 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:or#3.itm}
load net {slc(AbsAndMax:AbsAndMax:return#8.lpi#1.dfm#1)#2.itm(0)} -attr vt d
load net {slc(AbsAndMax:AbsAndMax:return#8.lpi#1.dfm#1)#2.itm(1)} -attr vt d
load net {slc(AbsAndMax:AbsAndMax:return#8.lpi#1.dfm#1)#2.itm(2)} -attr vt d
load net {slc(AbsAndMax:AbsAndMax:return#8.lpi#1.dfm#1)#2.itm(3)} -attr vt d
load net {slc(AbsAndMax:AbsAndMax:return#8.lpi#1.dfm#1)#2.itm(4)} -attr vt d
load net {slc(AbsAndMax:AbsAndMax:return#8.lpi#1.dfm#1)#2.itm(5)} -attr vt d
load netBundle {slc(AbsAndMax:AbsAndMax:return#8.lpi#1.dfm#1)#2.itm} 6 {slc(AbsAndMax:AbsAndMax:return#8.lpi#1.dfm#1)#2.itm(0)} {slc(AbsAndMax:AbsAndMax:return#8.lpi#1.dfm#1)#2.itm(1)} {slc(AbsAndMax:AbsAndMax:return#8.lpi#1.dfm#1)#2.itm(2)} {slc(AbsAndMax:AbsAndMax:return#8.lpi#1.dfm#1)#2.itm(3)} {slc(AbsAndMax:AbsAndMax:return#8.lpi#1.dfm#1)#2.itm(4)} {slc(AbsAndMax:AbsAndMax:return#8.lpi#1.dfm#1)#2.itm(5)} -attr xrf 9041 -attr oid 114 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(AbsAndMax:AbsAndMax:return#8.lpi#1.dfm#1)#2.itm}
load net {slc(AbsAndMax:AbsAndMax:return#7.lpi#1.dfm#1).itm(0)} -attr vt d
load net {slc(AbsAndMax:AbsAndMax:return#7.lpi#1.dfm#1).itm(1)} -attr vt d
load net {slc(AbsAndMax:AbsAndMax:return#7.lpi#1.dfm#1).itm(2)} -attr vt d
load net {slc(AbsAndMax:AbsAndMax:return#7.lpi#1.dfm#1).itm(3)} -attr vt d
load net {slc(AbsAndMax:AbsAndMax:return#7.lpi#1.dfm#1).itm(4)} -attr vt d
load net {slc(AbsAndMax:AbsAndMax:return#7.lpi#1.dfm#1).itm(5)} -attr vt d
load netBundle {slc(AbsAndMax:AbsAndMax:return#7.lpi#1.dfm#1).itm} 6 {slc(AbsAndMax:AbsAndMax:return#7.lpi#1.dfm#1).itm(0)} {slc(AbsAndMax:AbsAndMax:return#7.lpi#1.dfm#1).itm(1)} {slc(AbsAndMax:AbsAndMax:return#7.lpi#1.dfm#1).itm(2)} {slc(AbsAndMax:AbsAndMax:return#7.lpi#1.dfm#1).itm(3)} {slc(AbsAndMax:AbsAndMax:return#7.lpi#1.dfm#1).itm(4)} {slc(AbsAndMax:AbsAndMax:return#7.lpi#1.dfm#1).itm(5)} -attr xrf 9042 -attr oid 115 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(AbsAndMax:AbsAndMax:return#7.lpi#1.dfm#1).itm}
load net {slc(AbsAndMax:AbsAndMax:return#7.lpi#1.dfm#1)#1.itm(0)} -attr vt d
load net {slc(AbsAndMax:AbsAndMax:return#7.lpi#1.dfm#1)#1.itm(1)} -attr vt d
load net {slc(AbsAndMax:AbsAndMax:return#7.lpi#1.dfm#1)#1.itm(2)} -attr vt d
load net {slc(AbsAndMax:AbsAndMax:return#7.lpi#1.dfm#1)#1.itm(3)} -attr vt d
load net {slc(AbsAndMax:AbsAndMax:return#7.lpi#1.dfm#1)#1.itm(4)} -attr vt d
load net {slc(AbsAndMax:AbsAndMax:return#7.lpi#1.dfm#1)#1.itm(5)} -attr vt d
load net {slc(AbsAndMax:AbsAndMax:return#7.lpi#1.dfm#1)#1.itm(6)} -attr vt d
load net {slc(AbsAndMax:AbsAndMax:return#7.lpi#1.dfm#1)#1.itm(7)} -attr vt d
load net {slc(AbsAndMax:AbsAndMax:return#7.lpi#1.dfm#1)#1.itm(8)} -attr vt d
load net {slc(AbsAndMax:AbsAndMax:return#7.lpi#1.dfm#1)#1.itm(9)} -attr vt d
load netBundle {slc(AbsAndMax:AbsAndMax:return#7.lpi#1.dfm#1)#1.itm} 10 {slc(AbsAndMax:AbsAndMax:return#7.lpi#1.dfm#1)#1.itm(0)} {slc(AbsAndMax:AbsAndMax:return#7.lpi#1.dfm#1)#1.itm(1)} {slc(AbsAndMax:AbsAndMax:return#7.lpi#1.dfm#1)#1.itm(2)} {slc(AbsAndMax:AbsAndMax:return#7.lpi#1.dfm#1)#1.itm(3)} {slc(AbsAndMax:AbsAndMax:return#7.lpi#1.dfm#1)#1.itm(4)} {slc(AbsAndMax:AbsAndMax:return#7.lpi#1.dfm#1)#1.itm(5)} {slc(AbsAndMax:AbsAndMax:return#7.lpi#1.dfm#1)#1.itm(6)} {slc(AbsAndMax:AbsAndMax:return#7.lpi#1.dfm#1)#1.itm(7)} {slc(AbsAndMax:AbsAndMax:return#7.lpi#1.dfm#1)#1.itm(8)} {slc(AbsAndMax:AbsAndMax:return#7.lpi#1.dfm#1)#1.itm(9)} -attr xrf 9043 -attr oid 116 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(AbsAndMax:AbsAndMax:return#7.lpi#1.dfm#1)#1.itm}
load net {nor#36.itm(0)} -attr vt d
load net {nor#36.itm(1)} -attr vt d
load netBundle {nor#36.itm} 2 {nor#36.itm(0)} {nor#36.itm(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#36.itm}
load net {nor#37.itm(0)} -attr vt d
load net {nor#37.itm(1)} -attr vt d
load netBundle {nor#37.itm} 2 {nor#37.itm(0)} {nor#37.itm(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#37.itm}
load net {mux#43.itm(0)} -attr vt d
load net {mux#43.itm(1)} -attr vt d
load netBundle {mux#43.itm} 2 {mux#43.itm(0)} {mux#43.itm(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#43.itm}
load net {exs#50.itm(0)} -attr vt d
load net {exs#50.itm(1)} -attr vt d
load netBundle {exs#50.itm} 2 {exs#50.itm(0)} {exs#50.itm(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#50.itm}
load net {exs#19.itm(0)} -attr vt d
load net {exs#19.itm(1)} -attr vt d
load netBundle {exs#19.itm} 2 {exs#19.itm(0)} {exs#19.itm(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#19.itm}
load net {nor#38.itm(0)} -attr vt d
load net {nor#38.itm(1)} -attr vt d
load netBundle {nor#38.itm} 2 {nor#38.itm(0)} {nor#38.itm(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#38.itm}
load net {nor#39.itm(0)} -attr vt d
load net {nor#39.itm(1)} -attr vt d
load netBundle {nor#39.itm} 2 {nor#39.itm(0)} {nor#39.itm(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#39.itm}
load net {mux#44.itm(0)} -attr vt d
load net {mux#44.itm(1)} -attr vt d
load netBundle {mux#44.itm} 2 {mux#44.itm(0)} {mux#44.itm(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#44.itm}
load net {exs#51.itm(0)} -attr vt d
load net {exs#51.itm(1)} -attr vt d
load netBundle {exs#51.itm} 2 {exs#51.itm(0)} {exs#51.itm(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#51.itm}
load net {exs#20.itm(0)} -attr vt d
load net {exs#20.itm(1)} -attr vt d
load netBundle {exs#20.itm} 2 {exs#20.itm(0)} {exs#20.itm(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#20.itm}
load net {nor#40.itm(0)} -attr vt d
load net {nor#40.itm(1)} -attr vt d
load netBundle {nor#40.itm} 2 {nor#40.itm(0)} {nor#40.itm(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#40.itm}
load net {nor#41.itm(0)} -attr vt d
load net {nor#41.itm(1)} -attr vt d
load netBundle {nor#41.itm} 2 {nor#41.itm(0)} {nor#41.itm(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#41.itm}
load net {mux#45.itm(0)} -attr vt d
load net {mux#45.itm(1)} -attr vt d
load netBundle {mux#45.itm} 2 {mux#45.itm(0)} {mux#45.itm(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#45.itm}
load net {exs#52.itm(0)} -attr vt d
load net {exs#52.itm(1)} -attr vt d
load netBundle {exs#52.itm} 2 {exs#52.itm(0)} {exs#52.itm(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#52.itm}
load net {exs#21.itm(0)} -attr vt d
load net {exs#21.itm(1)} -attr vt d
load netBundle {exs#21.itm} 2 {exs#21.itm(0)} {exs#21.itm(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#21.itm}
load net {mux#5.itm(0)} -attr vt d
load net {mux#5.itm(1)} -attr vt d
load netBundle {mux#5.itm} 2 {mux#5.itm(0)} {mux#5.itm(1)} -attr xrf 9044 -attr oid 117 -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#5.itm}
load net {mux#6.itm(0)} -attr vt d
load net {mux#6.itm(1)} -attr vt d
load net {mux#6.itm(2)} -attr vt d
load net {mux#6.itm(3)} -attr vt d
load net {mux#6.itm(4)} -attr vt d
load net {mux#6.itm(5)} -attr vt d
load net {mux#6.itm(6)} -attr vt d
load net {mux#6.itm(7)} -attr vt d
load net {mux#6.itm(8)} -attr vt d
load net {mux#6.itm(9)} -attr vt d
load net {mux#6.itm(10)} -attr vt d
load net {mux#6.itm(11)} -attr vt d
load net {mux#6.itm(12)} -attr vt d
load net {mux#6.itm(13)} -attr vt d
load net {mux#6.itm(14)} -attr vt d
load net {mux#6.itm(15)} -attr vt d
load netBundle {mux#6.itm} 16 {mux#6.itm(0)} {mux#6.itm(1)} {mux#6.itm(2)} {mux#6.itm(3)} {mux#6.itm(4)} {mux#6.itm(5)} {mux#6.itm(6)} {mux#6.itm(7)} {mux#6.itm(8)} {mux#6.itm(9)} {mux#6.itm(10)} {mux#6.itm(11)} {mux#6.itm(12)} {mux#6.itm(13)} {mux#6.itm(14)} {mux#6.itm(15)} -attr xrf 9045 -attr oid 118 -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#6.itm}
load net {mux#7.itm(0)} -attr vt d
load net {mux#7.itm(1)} -attr vt d
load net {mux#7.itm(2)} -attr vt d
load net {mux#7.itm(3)} -attr vt d
load net {mux#7.itm(4)} -attr vt d
load net {mux#7.itm(5)} -attr vt d
load net {mux#7.itm(6)} -attr vt d
load net {mux#7.itm(7)} -attr vt d
load net {mux#7.itm(8)} -attr vt d
load net {mux#7.itm(9)} -attr vt d
load net {mux#7.itm(10)} -attr vt d
load net {mux#7.itm(11)} -attr vt d
load net {mux#7.itm(12)} -attr vt d
load net {mux#7.itm(13)} -attr vt d
load net {mux#7.itm(14)} -attr vt d
load net {mux#7.itm(15)} -attr vt d
load netBundle {mux#7.itm} 16 {mux#7.itm(0)} {mux#7.itm(1)} {mux#7.itm(2)} {mux#7.itm(3)} {mux#7.itm(4)} {mux#7.itm(5)} {mux#7.itm(6)} {mux#7.itm(7)} {mux#7.itm(8)} {mux#7.itm(9)} {mux#7.itm(10)} {mux#7.itm(11)} {mux#7.itm(12)} {mux#7.itm(13)} {mux#7.itm(14)} {mux#7.itm(15)} -attr xrf 9046 -attr oid 119 -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#7.itm}
load net {mux#8.itm(0)} -attr vt d
load net {mux#8.itm(1)} -attr vt d
load net {mux#8.itm(2)} -attr vt d
load net {mux#8.itm(3)} -attr vt d
load net {mux#8.itm(4)} -attr vt d
load net {mux#8.itm(5)} -attr vt d
load net {mux#8.itm(6)} -attr vt d
load net {mux#8.itm(7)} -attr vt d
load net {mux#8.itm(8)} -attr vt d
load net {mux#8.itm(9)} -attr vt d
load net {mux#8.itm(10)} -attr vt d
load net {mux#8.itm(11)} -attr vt d
load net {mux#8.itm(12)} -attr vt d
load net {mux#8.itm(13)} -attr vt d
load net {mux#8.itm(14)} -attr vt d
load net {mux#8.itm(15)} -attr vt d
load netBundle {mux#8.itm} 16 {mux#8.itm(0)} {mux#8.itm(1)} {mux#8.itm(2)} {mux#8.itm(3)} {mux#8.itm(4)} {mux#8.itm(5)} {mux#8.itm(6)} {mux#8.itm(7)} {mux#8.itm(8)} {mux#8.itm(9)} {mux#8.itm(10)} {mux#8.itm(11)} {mux#8.itm(12)} {mux#8.itm(13)} {mux#8.itm(14)} {mux#8.itm(15)} -attr xrf 9047 -attr oid 120 -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#8.itm}
load net {mux#9.itm(0)} -attr vt d
load net {mux#9.itm(1)} -attr vt d
load net {mux#9.itm(2)} -attr vt d
load net {mux#9.itm(3)} -attr vt d
load net {mux#9.itm(4)} -attr vt d
load net {mux#9.itm(5)} -attr vt d
load net {mux#9.itm(6)} -attr vt d
load net {mux#9.itm(7)} -attr vt d
load net {mux#9.itm(8)} -attr vt d
load net {mux#9.itm(9)} -attr vt d
load net {mux#9.itm(10)} -attr vt d
load net {mux#9.itm(11)} -attr vt d
load net {mux#9.itm(12)} -attr vt d
load net {mux#9.itm(13)} -attr vt d
load net {mux#9.itm(14)} -attr vt d
load net {mux#9.itm(15)} -attr vt d
load netBundle {mux#9.itm} 16 {mux#9.itm(0)} {mux#9.itm(1)} {mux#9.itm(2)} {mux#9.itm(3)} {mux#9.itm(4)} {mux#9.itm(5)} {mux#9.itm(6)} {mux#9.itm(7)} {mux#9.itm(8)} {mux#9.itm(9)} {mux#9.itm(10)} {mux#9.itm(11)} {mux#9.itm(12)} {mux#9.itm(13)} {mux#9.itm(14)} {mux#9.itm(15)} -attr xrf 9048 -attr oid 121 -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#9.itm}
load net {mux#10.itm(0)} -attr vt d
load net {mux#10.itm(1)} -attr vt d
load net {mux#10.itm(2)} -attr vt d
load net {mux#10.itm(3)} -attr vt d
load net {mux#10.itm(4)} -attr vt d
load net {mux#10.itm(5)} -attr vt d
load net {mux#10.itm(6)} -attr vt d
load net {mux#10.itm(7)} -attr vt d
load net {mux#10.itm(8)} -attr vt d
load net {mux#10.itm(9)} -attr vt d
load net {mux#10.itm(10)} -attr vt d
load net {mux#10.itm(11)} -attr vt d
load net {mux#10.itm(12)} -attr vt d
load net {mux#10.itm(13)} -attr vt d
load net {mux#10.itm(14)} -attr vt d
load net {mux#10.itm(15)} -attr vt d
load netBundle {mux#10.itm} 16 {mux#10.itm(0)} {mux#10.itm(1)} {mux#10.itm(2)} {mux#10.itm(3)} {mux#10.itm(4)} {mux#10.itm(5)} {mux#10.itm(6)} {mux#10.itm(7)} {mux#10.itm(8)} {mux#10.itm(9)} {mux#10.itm(10)} {mux#10.itm(11)} {mux#10.itm(12)} {mux#10.itm(13)} {mux#10.itm(14)} {mux#10.itm(15)} -attr xrf 9049 -attr oid 122 -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#10.itm}
load net {mux#11.itm(0)} -attr vt d
load net {mux#11.itm(1)} -attr vt d
load net {mux#11.itm(2)} -attr vt d
load net {mux#11.itm(3)} -attr vt d
load net {mux#11.itm(4)} -attr vt d
load net {mux#11.itm(5)} -attr vt d
load net {mux#11.itm(6)} -attr vt d
load net {mux#11.itm(7)} -attr vt d
load net {mux#11.itm(8)} -attr vt d
load net {mux#11.itm(9)} -attr vt d
load net {mux#11.itm(10)} -attr vt d
load net {mux#11.itm(11)} -attr vt d
load net {mux#11.itm(12)} -attr vt d
load net {mux#11.itm(13)} -attr vt d
load net {mux#11.itm(14)} -attr vt d
load net {mux#11.itm(15)} -attr vt d
load netBundle {mux#11.itm} 16 {mux#11.itm(0)} {mux#11.itm(1)} {mux#11.itm(2)} {mux#11.itm(3)} {mux#11.itm(4)} {mux#11.itm(5)} {mux#11.itm(6)} {mux#11.itm(7)} {mux#11.itm(8)} {mux#11.itm(9)} {mux#11.itm(10)} {mux#11.itm(11)} {mux#11.itm(12)} {mux#11.itm(13)} {mux#11.itm(14)} {mux#11.itm(15)} -attr xrf 9050 -attr oid 123 -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#11.itm}
load net {mux#12.itm(0)} -attr vt d
load net {mux#12.itm(1)} -attr vt d
load net {mux#12.itm(2)} -attr vt d
load net {mux#12.itm(3)} -attr vt d
load net {mux#12.itm(4)} -attr vt d
load net {mux#12.itm(5)} -attr vt d
load net {mux#12.itm(6)} -attr vt d
load net {mux#12.itm(7)} -attr vt d
load net {mux#12.itm(8)} -attr vt d
load net {mux#12.itm(9)} -attr vt d
load net {mux#12.itm(10)} -attr vt d
load net {mux#12.itm(11)} -attr vt d
load net {mux#12.itm(12)} -attr vt d
load net {mux#12.itm(13)} -attr vt d
load net {mux#12.itm(14)} -attr vt d
load net {mux#12.itm(15)} -attr vt d
load netBundle {mux#12.itm} 16 {mux#12.itm(0)} {mux#12.itm(1)} {mux#12.itm(2)} {mux#12.itm(3)} {mux#12.itm(4)} {mux#12.itm(5)} {mux#12.itm(6)} {mux#12.itm(7)} {mux#12.itm(8)} {mux#12.itm(9)} {mux#12.itm(10)} {mux#12.itm(11)} {mux#12.itm(12)} {mux#12.itm(13)} {mux#12.itm(14)} {mux#12.itm(15)} -attr xrf 9051 -attr oid 124 -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#12.itm}
load net {mux#13.itm(0)} -attr vt d
load net {mux#13.itm(1)} -attr vt d
load net {mux#13.itm(2)} -attr vt d
load net {mux#13.itm(3)} -attr vt d
load net {mux#13.itm(4)} -attr vt d
load net {mux#13.itm(5)} -attr vt d
load net {mux#13.itm(6)} -attr vt d
load net {mux#13.itm(7)} -attr vt d
load net {mux#13.itm(8)} -attr vt d
load net {mux#13.itm(9)} -attr vt d
load net {mux#13.itm(10)} -attr vt d
load net {mux#13.itm(11)} -attr vt d
load net {mux#13.itm(12)} -attr vt d
load net {mux#13.itm(13)} -attr vt d
load net {mux#13.itm(14)} -attr vt d
load net {mux#13.itm(15)} -attr vt d
load netBundle {mux#13.itm} 16 {mux#13.itm(0)} {mux#13.itm(1)} {mux#13.itm(2)} {mux#13.itm(3)} {mux#13.itm(4)} {mux#13.itm(5)} {mux#13.itm(6)} {mux#13.itm(7)} {mux#13.itm(8)} {mux#13.itm(9)} {mux#13.itm(10)} {mux#13.itm(11)} {mux#13.itm(12)} {mux#13.itm(13)} {mux#13.itm(14)} {mux#13.itm(15)} -attr xrf 9052 -attr oid 125 -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#13.itm}
load net {mux#14.itm(0)} -attr vt d
load net {mux#14.itm(1)} -attr vt d
load net {mux#14.itm(2)} -attr vt d
load net {mux#14.itm(3)} -attr vt d
load net {mux#14.itm(4)} -attr vt d
load net {mux#14.itm(5)} -attr vt d
load net {mux#14.itm(6)} -attr vt d
load net {mux#14.itm(7)} -attr vt d
load net {mux#14.itm(8)} -attr vt d
load net {mux#14.itm(9)} -attr vt d
load net {mux#14.itm(10)} -attr vt d
load net {mux#14.itm(11)} -attr vt d
load net {mux#14.itm(12)} -attr vt d
load net {mux#14.itm(13)} -attr vt d
load net {mux#14.itm(14)} -attr vt d
load net {mux#14.itm(15)} -attr vt d
load netBundle {mux#14.itm} 16 {mux#14.itm(0)} {mux#14.itm(1)} {mux#14.itm(2)} {mux#14.itm(3)} {mux#14.itm(4)} {mux#14.itm(5)} {mux#14.itm(6)} {mux#14.itm(7)} {mux#14.itm(8)} {mux#14.itm(9)} {mux#14.itm(10)} {mux#14.itm(11)} {mux#14.itm(12)} {mux#14.itm(13)} {mux#14.itm(14)} {mux#14.itm(15)} -attr xrf 9053 -attr oid 126 -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#14.itm}
load net {mux#15.itm(0)} -attr vt d
load net {mux#15.itm(1)} -attr vt d
load net {mux#15.itm(2)} -attr vt d
load net {mux#15.itm(3)} -attr vt d
load net {mux#15.itm(4)} -attr vt d
load net {mux#15.itm(5)} -attr vt d
load net {mux#15.itm(6)} -attr vt d
load net {mux#15.itm(7)} -attr vt d
load net {mux#15.itm(8)} -attr vt d
load net {mux#15.itm(9)} -attr vt d
load net {mux#15.itm(10)} -attr vt d
load net {mux#15.itm(11)} -attr vt d
load net {mux#15.itm(12)} -attr vt d
load net {mux#15.itm(13)} -attr vt d
load net {mux#15.itm(14)} -attr vt d
load net {mux#15.itm(15)} -attr vt d
load netBundle {mux#15.itm} 16 {mux#15.itm(0)} {mux#15.itm(1)} {mux#15.itm(2)} {mux#15.itm(3)} {mux#15.itm(4)} {mux#15.itm(5)} {mux#15.itm(6)} {mux#15.itm(7)} {mux#15.itm(8)} {mux#15.itm(9)} {mux#15.itm(10)} {mux#15.itm(11)} {mux#15.itm(12)} {mux#15.itm(13)} {mux#15.itm(14)} {mux#15.itm(15)} -attr xrf 9054 -attr oid 127 -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#16.itm(0)} -attr vt d
load net {mux#16.itm(1)} -attr vt d
load net {mux#16.itm(2)} -attr vt d
load net {mux#16.itm(3)} -attr vt d
load net {mux#16.itm(4)} -attr vt d
load net {mux#16.itm(5)} -attr vt d
load net {mux#16.itm(6)} -attr vt d
load net {mux#16.itm(7)} -attr vt d
load net {mux#16.itm(8)} -attr vt d
load net {mux#16.itm(9)} -attr vt d
load net {mux#16.itm(10)} -attr vt d
load net {mux#16.itm(11)} -attr vt d
load net {mux#16.itm(12)} -attr vt d
load net {mux#16.itm(13)} -attr vt d
load net {mux#16.itm(14)} -attr vt d
load net {mux#16.itm(15)} -attr vt d
load netBundle {mux#16.itm} 16 {mux#16.itm(0)} {mux#16.itm(1)} {mux#16.itm(2)} {mux#16.itm(3)} {mux#16.itm(4)} {mux#16.itm(5)} {mux#16.itm(6)} {mux#16.itm(7)} {mux#16.itm(8)} {mux#16.itm(9)} {mux#16.itm(10)} {mux#16.itm(11)} {mux#16.itm(12)} {mux#16.itm(13)} {mux#16.itm(14)} {mux#16.itm(15)} -attr xrf 9055 -attr oid 128 -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#17.itm(0)} -attr vt d
load net {mux#17.itm(1)} -attr vt d
load net {mux#17.itm(2)} -attr vt d
load net {mux#17.itm(3)} -attr vt d
load net {mux#17.itm(4)} -attr vt d
load net {mux#17.itm(5)} -attr vt d
load net {mux#17.itm(6)} -attr vt d
load net {mux#17.itm(7)} -attr vt d
load net {mux#17.itm(8)} -attr vt d
load net {mux#17.itm(9)} -attr vt d
load net {mux#17.itm(10)} -attr vt d
load net {mux#17.itm(11)} -attr vt d
load net {mux#17.itm(12)} -attr vt d
load net {mux#17.itm(13)} -attr vt d
load net {mux#17.itm(14)} -attr vt d
load net {mux#17.itm(15)} -attr vt d
load netBundle {mux#17.itm} 16 {mux#17.itm(0)} {mux#17.itm(1)} {mux#17.itm(2)} {mux#17.itm(3)} {mux#17.itm(4)} {mux#17.itm(5)} {mux#17.itm(6)} {mux#17.itm(7)} {mux#17.itm(8)} {mux#17.itm(9)} {mux#17.itm(10)} {mux#17.itm(11)} {mux#17.itm(12)} {mux#17.itm(13)} {mux#17.itm(14)} {mux#17.itm(15)} -attr xrf 9056 -attr oid 129 -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#18.itm(0)} -attr vt d
load net {mux#18.itm(1)} -attr vt d
load net {mux#18.itm(2)} -attr vt d
load net {mux#18.itm(3)} -attr vt d
load net {mux#18.itm(4)} -attr vt d
load net {mux#18.itm(5)} -attr vt d
load net {mux#18.itm(6)} -attr vt d
load net {mux#18.itm(7)} -attr vt d
load net {mux#18.itm(8)} -attr vt d
load net {mux#18.itm(9)} -attr vt d
load net {mux#18.itm(10)} -attr vt d
load net {mux#18.itm(11)} -attr vt d
load net {mux#18.itm(12)} -attr vt d
load net {mux#18.itm(13)} -attr vt d
load net {mux#18.itm(14)} -attr vt d
load net {mux#18.itm(15)} -attr vt d
load netBundle {mux#18.itm} 16 {mux#18.itm(0)} {mux#18.itm(1)} {mux#18.itm(2)} {mux#18.itm(3)} {mux#18.itm(4)} {mux#18.itm(5)} {mux#18.itm(6)} {mux#18.itm(7)} {mux#18.itm(8)} {mux#18.itm(9)} {mux#18.itm(10)} {mux#18.itm(11)} {mux#18.itm(12)} {mux#18.itm(13)} {mux#18.itm(14)} {mux#18.itm(15)} -attr xrf 9057 -attr oid 130 -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#19.itm(0)} -attr vt d
load net {mux#19.itm(1)} -attr vt d
load net {mux#19.itm(2)} -attr vt d
load net {mux#19.itm(3)} -attr vt d
load net {mux#19.itm(4)} -attr vt d
load net {mux#19.itm(5)} -attr vt d
load net {mux#19.itm(6)} -attr vt d
load net {mux#19.itm(7)} -attr vt d
load net {mux#19.itm(8)} -attr vt d
load net {mux#19.itm(9)} -attr vt d
load net {mux#19.itm(10)} -attr vt d
load net {mux#19.itm(11)} -attr vt d
load net {mux#19.itm(12)} -attr vt d
load net {mux#19.itm(13)} -attr vt d
load net {mux#19.itm(14)} -attr vt d
load net {mux#19.itm(15)} -attr vt d
load netBundle {mux#19.itm} 16 {mux#19.itm(0)} {mux#19.itm(1)} {mux#19.itm(2)} {mux#19.itm(3)} {mux#19.itm(4)} {mux#19.itm(5)} {mux#19.itm(6)} {mux#19.itm(7)} {mux#19.itm(8)} {mux#19.itm(9)} {mux#19.itm(10)} {mux#19.itm(11)} {mux#19.itm(12)} {mux#19.itm(13)} {mux#19.itm(14)} {mux#19.itm(15)} -attr xrf 9058 -attr oid 131 -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#20.itm(0)} -attr vt d
load net {mux#20.itm(1)} -attr vt d
load net {mux#20.itm(2)} -attr vt d
load net {mux#20.itm(3)} -attr vt d
load net {mux#20.itm(4)} -attr vt d
load net {mux#20.itm(5)} -attr vt d
load net {mux#20.itm(6)} -attr vt d
load net {mux#20.itm(7)} -attr vt d
load net {mux#20.itm(8)} -attr vt d
load net {mux#20.itm(9)} -attr vt d
load net {mux#20.itm(10)} -attr vt d
load net {mux#20.itm(11)} -attr vt d
load net {mux#20.itm(12)} -attr vt d
load net {mux#20.itm(13)} -attr vt d
load net {mux#20.itm(14)} -attr vt d
load net {mux#20.itm(15)} -attr vt d
load netBundle {mux#20.itm} 16 {mux#20.itm(0)} {mux#20.itm(1)} {mux#20.itm(2)} {mux#20.itm(3)} {mux#20.itm(4)} {mux#20.itm(5)} {mux#20.itm(6)} {mux#20.itm(7)} {mux#20.itm(8)} {mux#20.itm(9)} {mux#20.itm(10)} {mux#20.itm(11)} {mux#20.itm(12)} {mux#20.itm(13)} {mux#20.itm(14)} {mux#20.itm(15)} -attr xrf 9059 -attr oid 132 -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#21.itm(0)} -attr vt d
load net {mux#21.itm(1)} -attr vt d
load net {mux#21.itm(2)} -attr vt d
load net {mux#21.itm(3)} -attr vt d
load net {mux#21.itm(4)} -attr vt d
load net {mux#21.itm(5)} -attr vt d
load net {mux#21.itm(6)} -attr vt d
load net {mux#21.itm(7)} -attr vt d
load net {mux#21.itm(8)} -attr vt d
load net {mux#21.itm(9)} -attr vt d
load net {mux#21.itm(10)} -attr vt d
load net {mux#21.itm(11)} -attr vt d
load net {mux#21.itm(12)} -attr vt d
load net {mux#21.itm(13)} -attr vt d
load net {mux#21.itm(14)} -attr vt d
load net {mux#21.itm(15)} -attr vt d
load netBundle {mux#21.itm} 16 {mux#21.itm(0)} {mux#21.itm(1)} {mux#21.itm(2)} {mux#21.itm(3)} {mux#21.itm(4)} {mux#21.itm(5)} {mux#21.itm(6)} {mux#21.itm(7)} {mux#21.itm(8)} {mux#21.itm(9)} {mux#21.itm(10)} {mux#21.itm(11)} {mux#21.itm(12)} {mux#21.itm(13)} {mux#21.itm(14)} {mux#21.itm(15)} -attr xrf 9060 -attr oid 133 -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#21.itm}
load net {mux#22.itm(0)} -attr vt d
load net {mux#22.itm(1)} -attr vt d
load net {mux#22.itm(2)} -attr vt d
load net {mux#22.itm(3)} -attr vt d
load net {mux#22.itm(4)} -attr vt d
load net {mux#22.itm(5)} -attr vt d
load net {mux#22.itm(6)} -attr vt d
load net {mux#22.itm(7)} -attr vt d
load net {mux#22.itm(8)} -attr vt d
load net {mux#22.itm(9)} -attr vt d
load net {mux#22.itm(10)} -attr vt d
load net {mux#22.itm(11)} -attr vt d
load net {mux#22.itm(12)} -attr vt d
load net {mux#22.itm(13)} -attr vt d
load net {mux#22.itm(14)} -attr vt d
load net {mux#22.itm(15)} -attr vt d
load netBundle {mux#22.itm} 16 {mux#22.itm(0)} {mux#22.itm(1)} {mux#22.itm(2)} {mux#22.itm(3)} {mux#22.itm(4)} {mux#22.itm(5)} {mux#22.itm(6)} {mux#22.itm(7)} {mux#22.itm(8)} {mux#22.itm(9)} {mux#22.itm(10)} {mux#22.itm(11)} {mux#22.itm(12)} {mux#22.itm(13)} {mux#22.itm(14)} {mux#22.itm(15)} -attr xrf 9061 -attr oid 134 -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#22.itm}
load net {mux#23.itm(0)} -attr vt d
load net {mux#23.itm(1)} -attr vt d
load net {mux#23.itm(2)} -attr vt d
load net {mux#23.itm(3)} -attr vt d
load net {mux#23.itm(4)} -attr vt d
load net {mux#23.itm(5)} -attr vt d
load net {mux#23.itm(6)} -attr vt d
load net {mux#23.itm(7)} -attr vt d
load net {mux#23.itm(8)} -attr vt d
load net {mux#23.itm(9)} -attr vt d
load net {mux#23.itm(10)} -attr vt d
load net {mux#23.itm(11)} -attr vt d
load net {mux#23.itm(12)} -attr vt d
load net {mux#23.itm(13)} -attr vt d
load net {mux#23.itm(14)} -attr vt d
load net {mux#23.itm(15)} -attr vt d
load netBundle {mux#23.itm} 16 {mux#23.itm(0)} {mux#23.itm(1)} {mux#23.itm(2)} {mux#23.itm(3)} {mux#23.itm(4)} {mux#23.itm(5)} {mux#23.itm(6)} {mux#23.itm(7)} {mux#23.itm(8)} {mux#23.itm(9)} {mux#23.itm(10)} {mux#23.itm(11)} {mux#23.itm(12)} {mux#23.itm(13)} {mux#23.itm(14)} {mux#23.itm(15)} -attr xrf 9062 -attr oid 135 -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#23.itm}
load net {mux#24.itm(0)} -attr vt d
load net {mux#24.itm(1)} -attr vt d
load net {mux#24.itm(2)} -attr vt d
load net {mux#24.itm(3)} -attr vt d
load net {mux#24.itm(4)} -attr vt d
load net {mux#24.itm(5)} -attr vt d
load net {mux#24.itm(6)} -attr vt d
load net {mux#24.itm(7)} -attr vt d
load net {mux#24.itm(8)} -attr vt d
load net {mux#24.itm(9)} -attr vt d
load net {mux#24.itm(10)} -attr vt d
load net {mux#24.itm(11)} -attr vt d
load net {mux#24.itm(12)} -attr vt d
load net {mux#24.itm(13)} -attr vt d
load net {mux#24.itm(14)} -attr vt d
load net {mux#24.itm(15)} -attr vt d
load netBundle {mux#24.itm} 16 {mux#24.itm(0)} {mux#24.itm(1)} {mux#24.itm(2)} {mux#24.itm(3)} {mux#24.itm(4)} {mux#24.itm(5)} {mux#24.itm(6)} {mux#24.itm(7)} {mux#24.itm(8)} {mux#24.itm(9)} {mux#24.itm(10)} {mux#24.itm(11)} {mux#24.itm(12)} {mux#24.itm(13)} {mux#24.itm(14)} {mux#24.itm(15)} -attr xrf 9063 -attr oid 136 -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#24.itm}
load net {mux#25.itm(0)} -attr vt d
load net {mux#25.itm(1)} -attr vt d
load net {mux#25.itm(2)} -attr vt d
load net {mux#25.itm(3)} -attr vt d
load net {mux#25.itm(4)} -attr vt d
load net {mux#25.itm(5)} -attr vt d
load net {mux#25.itm(6)} -attr vt d
load net {mux#25.itm(7)} -attr vt d
load net {mux#25.itm(8)} -attr vt d
load net {mux#25.itm(9)} -attr vt d
load net {mux#25.itm(10)} -attr vt d
load net {mux#25.itm(11)} -attr vt d
load net {mux#25.itm(12)} -attr vt d
load net {mux#25.itm(13)} -attr vt d
load net {mux#25.itm(14)} -attr vt d
load net {mux#25.itm(15)} -attr vt d
load netBundle {mux#25.itm} 16 {mux#25.itm(0)} {mux#25.itm(1)} {mux#25.itm(2)} {mux#25.itm(3)} {mux#25.itm(4)} {mux#25.itm(5)} {mux#25.itm(6)} {mux#25.itm(7)} {mux#25.itm(8)} {mux#25.itm(9)} {mux#25.itm(10)} {mux#25.itm(11)} {mux#25.itm(12)} {mux#25.itm(13)} {mux#25.itm(14)} {mux#25.itm(15)} -attr xrf 9064 -attr oid 137 -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#25.itm}
load net {mux#26.itm(0)} -attr vt d
load net {mux#26.itm(1)} -attr vt d
load net {mux#26.itm(2)} -attr vt d
load net {mux#26.itm(3)} -attr vt d
load net {mux#26.itm(4)} -attr vt d
load net {mux#26.itm(5)} -attr vt d
load net {mux#26.itm(6)} -attr vt d
load net {mux#26.itm(7)} -attr vt d
load net {mux#26.itm(8)} -attr vt d
load net {mux#26.itm(9)} -attr vt d
load net {mux#26.itm(10)} -attr vt d
load net {mux#26.itm(11)} -attr vt d
load net {mux#26.itm(12)} -attr vt d
load net {mux#26.itm(13)} -attr vt d
load net {mux#26.itm(14)} -attr vt d
load net {mux#26.itm(15)} -attr vt d
load netBundle {mux#26.itm} 16 {mux#26.itm(0)} {mux#26.itm(1)} {mux#26.itm(2)} {mux#26.itm(3)} {mux#26.itm(4)} {mux#26.itm(5)} {mux#26.itm(6)} {mux#26.itm(7)} {mux#26.itm(8)} {mux#26.itm(9)} {mux#26.itm(10)} {mux#26.itm(11)} {mux#26.itm(12)} {mux#26.itm(13)} {mux#26.itm(14)} {mux#26.itm(15)} -attr xrf 9065 -attr oid 138 -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#26.itm}
load net {mux#27.itm(0)} -attr vt d
load net {mux#27.itm(1)} -attr vt d
load net {mux#27.itm(2)} -attr vt d
load net {mux#27.itm(3)} -attr vt d
load net {mux#27.itm(4)} -attr vt d
load net {mux#27.itm(5)} -attr vt d
load net {mux#27.itm(6)} -attr vt d
load net {mux#27.itm(7)} -attr vt d
load net {mux#27.itm(8)} -attr vt d
load net {mux#27.itm(9)} -attr vt d
load net {mux#27.itm(10)} -attr vt d
load net {mux#27.itm(11)} -attr vt d
load net {mux#27.itm(12)} -attr vt d
load net {mux#27.itm(13)} -attr vt d
load net {mux#27.itm(14)} -attr vt d
load net {mux#27.itm(15)} -attr vt d
load netBundle {mux#27.itm} 16 {mux#27.itm(0)} {mux#27.itm(1)} {mux#27.itm(2)} {mux#27.itm(3)} {mux#27.itm(4)} {mux#27.itm(5)} {mux#27.itm(6)} {mux#27.itm(7)} {mux#27.itm(8)} {mux#27.itm(9)} {mux#27.itm(10)} {mux#27.itm(11)} {mux#27.itm(12)} {mux#27.itm(13)} {mux#27.itm(14)} {mux#27.itm(15)} -attr xrf 9066 -attr oid 139 -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#27.itm}
load net {mux#28.itm(0)} -attr vt d
load net {mux#28.itm(1)} -attr vt d
load net {mux#28.itm(2)} -attr vt d
load net {mux#28.itm(3)} -attr vt d
load net {mux#28.itm(4)} -attr vt d
load net {mux#28.itm(5)} -attr vt d
load net {mux#28.itm(6)} -attr vt d
load net {mux#28.itm(7)} -attr vt d
load net {mux#28.itm(8)} -attr vt d
load net {mux#28.itm(9)} -attr vt d
load net {mux#28.itm(10)} -attr vt d
load net {mux#28.itm(11)} -attr vt d
load net {mux#28.itm(12)} -attr vt d
load net {mux#28.itm(13)} -attr vt d
load net {mux#28.itm(14)} -attr vt d
load net {mux#28.itm(15)} -attr vt d
load netBundle {mux#28.itm} 16 {mux#28.itm(0)} {mux#28.itm(1)} {mux#28.itm(2)} {mux#28.itm(3)} {mux#28.itm(4)} {mux#28.itm(5)} {mux#28.itm(6)} {mux#28.itm(7)} {mux#28.itm(8)} {mux#28.itm(9)} {mux#28.itm(10)} {mux#28.itm(11)} {mux#28.itm(12)} {mux#28.itm(13)} {mux#28.itm(14)} {mux#28.itm(15)} -attr xrf 9067 -attr oid 140 -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#28.itm}
load net {mux#29.itm(0)} -attr vt d
load net {mux#29.itm(1)} -attr vt d
load net {mux#29.itm(2)} -attr vt d
load net {mux#29.itm(3)} -attr vt d
load net {mux#29.itm(4)} -attr vt d
load net {mux#29.itm(5)} -attr vt d
load net {mux#29.itm(6)} -attr vt d
load net {mux#29.itm(7)} -attr vt d
load net {mux#29.itm(8)} -attr vt d
load net {mux#29.itm(9)} -attr vt d
load net {mux#29.itm(10)} -attr vt d
load net {mux#29.itm(11)} -attr vt d
load net {mux#29.itm(12)} -attr vt d
load net {mux#29.itm(13)} -attr vt d
load net {mux#29.itm(14)} -attr vt d
load net {mux#29.itm(15)} -attr vt d
load netBundle {mux#29.itm} 16 {mux#29.itm(0)} {mux#29.itm(1)} {mux#29.itm(2)} {mux#29.itm(3)} {mux#29.itm(4)} {mux#29.itm(5)} {mux#29.itm(6)} {mux#29.itm(7)} {mux#29.itm(8)} {mux#29.itm(9)} {mux#29.itm(10)} {mux#29.itm(11)} {mux#29.itm(12)} {mux#29.itm(13)} {mux#29.itm(14)} {mux#29.itm(15)} -attr xrf 9068 -attr oid 141 -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#29.itm}
load net {mux#31.itm(0)} -attr vt d
load net {mux#31.itm(1)} -attr vt d
load netBundle {mux#31.itm} 2 {mux#31.itm(0)} {mux#31.itm(1)} -attr xrf 9069 -attr oid 142 -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#31.itm}
load net {nor#42.itm(0)} -attr vt d
load net {nor#42.itm(1)} -attr vt d
load netBundle {nor#42.itm} 2 {nor#42.itm(0)} {nor#42.itm(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#42.itm}
load net {nor#43.itm(0)} -attr vt d
load net {nor#43.itm(1)} -attr vt d
load netBundle {nor#43.itm} 2 {nor#43.itm(0)} {nor#43.itm(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#43.itm}
load net {mux#46.itm(0)} -attr vt d
load net {mux#46.itm(1)} -attr vt d
load netBundle {mux#46.itm} 2 {mux#46.itm(0)} {mux#46.itm(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#46.itm}
load net {exs#53.itm(0)} -attr vt d
load net {exs#53.itm(1)} -attr vt d
load netBundle {exs#53.itm} 2 {exs#53.itm(0)} {exs#53.itm(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#53.itm}
load net {exs#22.itm(0)} -attr vt d
load net {exs#22.itm(1)} -attr vt d
load netBundle {exs#22.itm} 2 {exs#22.itm(0)} {exs#22.itm(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#22.itm}
load net {nor#44.itm(0)} -attr vt d
load net {nor#44.itm(1)} -attr vt d
load netBundle {nor#44.itm} 2 {nor#44.itm(0)} {nor#44.itm(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#44.itm}
load net {nor#45.itm(0)} -attr vt d
load net {nor#45.itm(1)} -attr vt d
load netBundle {nor#45.itm} 2 {nor#45.itm(0)} {nor#45.itm(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#45.itm}
load net {mux#47.itm(0)} -attr vt d
load net {mux#47.itm(1)} -attr vt d
load netBundle {mux#47.itm} 2 {mux#47.itm(0)} {mux#47.itm(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#47.itm}
load net {exs#54.itm(0)} -attr vt d
load net {exs#54.itm(1)} -attr vt d
load netBundle {exs#54.itm} 2 {exs#54.itm(0)} {exs#54.itm(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#54.itm}
load net {exs#23.itm(0)} -attr vt d
load net {exs#23.itm(1)} -attr vt d
load netBundle {exs#23.itm} 2 {exs#23.itm(0)} {exs#23.itm(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#23.itm}
load net {mux#32.itm(0)} -attr vt d
load net {mux#32.itm(1)} -attr vt d
load net {mux#32.itm(2)} -attr vt d
load net {mux#32.itm(3)} -attr vt d
load net {mux#32.itm(4)} -attr vt d
load net {mux#32.itm(5)} -attr vt d
load net {mux#32.itm(6)} -attr vt d
load net {mux#32.itm(7)} -attr vt d
load net {mux#32.itm(8)} -attr vt d
load net {mux#32.itm(9)} -attr vt d
load net {mux#32.itm(10)} -attr vt d
load net {mux#32.itm(11)} -attr vt d
load net {mux#32.itm(12)} -attr vt d
load net {mux#32.itm(13)} -attr vt d
load net {mux#32.itm(14)} -attr vt d
load net {mux#32.itm(15)} -attr vt d
load net {mux#32.itm(16)} -attr vt d
load net {mux#32.itm(17)} -attr vt d
load net {mux#32.itm(18)} -attr vt d
load net {mux#32.itm(19)} -attr vt d
load net {mux#32.itm(20)} -attr vt d
load net {mux#32.itm(21)} -attr vt d
load net {mux#32.itm(22)} -attr vt d
load net {mux#32.itm(23)} -attr vt d
load net {mux#32.itm(24)} -attr vt d
load net {mux#32.itm(25)} -attr vt d
load net {mux#32.itm(26)} -attr vt d
load net {mux#32.itm(27)} -attr vt d
load net {mux#32.itm(28)} -attr vt d
load net {mux#32.itm(29)} -attr vt d
load net {mux#32.itm(30)} -attr vt d
load net {mux#32.itm(31)} -attr vt d
load net {mux#32.itm(32)} -attr vt d
load net {mux#32.itm(33)} -attr vt d
load net {mux#32.itm(34)} -attr vt d
load net {mux#32.itm(35)} -attr vt d
load net {mux#32.itm(36)} -attr vt d
load net {mux#32.itm(37)} -attr vt d
load net {mux#32.itm(38)} -attr vt d
load net {mux#32.itm(39)} -attr vt d
load net {mux#32.itm(40)} -attr vt d
load net {mux#32.itm(41)} -attr vt d
load net {mux#32.itm(42)} -attr vt d
load net {mux#32.itm(43)} -attr vt d
load net {mux#32.itm(44)} -attr vt d
load net {mux#32.itm(45)} -attr vt d
load net {mux#32.itm(46)} -attr vt d
load net {mux#32.itm(47)} -attr vt d
load net {mux#32.itm(48)} -attr vt d
load net {mux#32.itm(49)} -attr vt d
load net {mux#32.itm(50)} -attr vt d
load net {mux#32.itm(51)} -attr vt d
load net {mux#32.itm(52)} -attr vt d
load net {mux#32.itm(53)} -attr vt d
load net {mux#32.itm(54)} -attr vt d
load net {mux#32.itm(55)} -attr vt d
load net {mux#32.itm(56)} -attr vt d
load net {mux#32.itm(57)} -attr vt d
load net {mux#32.itm(58)} -attr vt d
load net {mux#32.itm(59)} -attr vt d
load net {mux#32.itm(60)} -attr vt d
load net {mux#32.itm(61)} -attr vt d
load net {mux#32.itm(62)} -attr vt d
load net {mux#32.itm(63)} -attr vt d
load net {mux#32.itm(64)} -attr vt d
load net {mux#32.itm(65)} -attr vt d
load net {mux#32.itm(66)} -attr vt d
load net {mux#32.itm(67)} -attr vt d
load net {mux#32.itm(68)} -attr vt d
load net {mux#32.itm(69)} -attr vt d
load net {mux#32.itm(70)} -attr vt d
load net {mux#32.itm(71)} -attr vt d
load net {mux#32.itm(72)} -attr vt d
load net {mux#32.itm(73)} -attr vt d
load net {mux#32.itm(74)} -attr vt d
load net {mux#32.itm(75)} -attr vt d
load net {mux#32.itm(76)} -attr vt d
load net {mux#32.itm(77)} -attr vt d
load net {mux#32.itm(78)} -attr vt d
load net {mux#32.itm(79)} -attr vt d
load net {mux#32.itm(80)} -attr vt d
load net {mux#32.itm(81)} -attr vt d
load net {mux#32.itm(82)} -attr vt d
load net {mux#32.itm(83)} -attr vt d
load net {mux#32.itm(84)} -attr vt d
load net {mux#32.itm(85)} -attr vt d
load net {mux#32.itm(86)} -attr vt d
load net {mux#32.itm(87)} -attr vt d
load net {mux#32.itm(88)} -attr vt d
load net {mux#32.itm(89)} -attr vt d
load netBundle {mux#32.itm} 90 {mux#32.itm(0)} {mux#32.itm(1)} {mux#32.itm(2)} {mux#32.itm(3)} {mux#32.itm(4)} {mux#32.itm(5)} {mux#32.itm(6)} {mux#32.itm(7)} {mux#32.itm(8)} {mux#32.itm(9)} {mux#32.itm(10)} {mux#32.itm(11)} {mux#32.itm(12)} {mux#32.itm(13)} {mux#32.itm(14)} {mux#32.itm(15)} {mux#32.itm(16)} {mux#32.itm(17)} {mux#32.itm(18)} {mux#32.itm(19)} {mux#32.itm(20)} {mux#32.itm(21)} {mux#32.itm(22)} {mux#32.itm(23)} {mux#32.itm(24)} {mux#32.itm(25)} {mux#32.itm(26)} {mux#32.itm(27)} {mux#32.itm(28)} {mux#32.itm(29)} {mux#32.itm(30)} {mux#32.itm(31)} {mux#32.itm(32)} {mux#32.itm(33)} {mux#32.itm(34)} {mux#32.itm(35)} {mux#32.itm(36)} {mux#32.itm(37)} {mux#32.itm(38)} {mux#32.itm(39)} {mux#32.itm(40)} {mux#32.itm(41)} {mux#32.itm(42)} {mux#32.itm(43)} {mux#32.itm(44)} {mux#32.itm(45)} {mux#32.itm(46)} {mux#32.itm(47)} {mux#32.itm(48)} {mux#32.itm(49)} {mux#32.itm(50)} {mux#32.itm(51)} {mux#32.itm(52)} {mux#32.itm(53)} {mux#32.itm(54)} {mux#32.itm(55)} {mux#32.itm(56)} {mux#32.itm(57)} {mux#32.itm(58)} {mux#32.itm(59)} {mux#32.itm(60)} {mux#32.itm(61)} {mux#32.itm(62)} {mux#32.itm(63)} {mux#32.itm(64)} {mux#32.itm(65)} {mux#32.itm(66)} {mux#32.itm(67)} {mux#32.itm(68)} {mux#32.itm(69)} {mux#32.itm(70)} {mux#32.itm(71)} {mux#32.itm(72)} {mux#32.itm(73)} {mux#32.itm(74)} {mux#32.itm(75)} {mux#32.itm(76)} {mux#32.itm(77)} {mux#32.itm(78)} {mux#32.itm(79)} {mux#32.itm(80)} {mux#32.itm(81)} {mux#32.itm(82)} {mux#32.itm(83)} {mux#32.itm(84)} {mux#32.itm(85)} {mux#32.itm(86)} {mux#32.itm(87)} {mux#32.itm(88)} {mux#32.itm(89)} -attr xrf 9070 -attr oid 143 -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#33.itm(0)} -attr vt d
load net {mux#33.itm(1)} -attr vt d
load net {mux#33.itm(2)} -attr vt d
load net {mux#33.itm(3)} -attr vt d
load net {mux#33.itm(4)} -attr vt d
load net {mux#33.itm(5)} -attr vt d
load net {mux#33.itm(6)} -attr vt d
load net {mux#33.itm(7)} -attr vt d
load net {mux#33.itm(8)} -attr vt d
load net {mux#33.itm(9)} -attr vt d
load net {mux#33.itm(10)} -attr vt d
load net {mux#33.itm(11)} -attr vt d
load net {mux#33.itm(12)} -attr vt d
load net {mux#33.itm(13)} -attr vt d
load net {mux#33.itm(14)} -attr vt d
load net {mux#33.itm(15)} -attr vt d
load net {mux#33.itm(16)} -attr vt d
load net {mux#33.itm(17)} -attr vt d
load net {mux#33.itm(18)} -attr vt d
load net {mux#33.itm(19)} -attr vt d
load net {mux#33.itm(20)} -attr vt d
load net {mux#33.itm(21)} -attr vt d
load net {mux#33.itm(22)} -attr vt d
load net {mux#33.itm(23)} -attr vt d
load net {mux#33.itm(24)} -attr vt d
load net {mux#33.itm(25)} -attr vt d
load net {mux#33.itm(26)} -attr vt d
load net {mux#33.itm(27)} -attr vt d
load net {mux#33.itm(28)} -attr vt d
load net {mux#33.itm(29)} -attr vt d
load net {mux#33.itm(30)} -attr vt d
load net {mux#33.itm(31)} -attr vt d
load net {mux#33.itm(32)} -attr vt d
load net {mux#33.itm(33)} -attr vt d
load net {mux#33.itm(34)} -attr vt d
load net {mux#33.itm(35)} -attr vt d
load net {mux#33.itm(36)} -attr vt d
load net {mux#33.itm(37)} -attr vt d
load net {mux#33.itm(38)} -attr vt d
load net {mux#33.itm(39)} -attr vt d
load net {mux#33.itm(40)} -attr vt d
load net {mux#33.itm(41)} -attr vt d
load net {mux#33.itm(42)} -attr vt d
load net {mux#33.itm(43)} -attr vt d
load net {mux#33.itm(44)} -attr vt d
load net {mux#33.itm(45)} -attr vt d
load net {mux#33.itm(46)} -attr vt d
load net {mux#33.itm(47)} -attr vt d
load net {mux#33.itm(48)} -attr vt d
load net {mux#33.itm(49)} -attr vt d
load net {mux#33.itm(50)} -attr vt d
load net {mux#33.itm(51)} -attr vt d
load net {mux#33.itm(52)} -attr vt d
load net {mux#33.itm(53)} -attr vt d
load net {mux#33.itm(54)} -attr vt d
load net {mux#33.itm(55)} -attr vt d
load net {mux#33.itm(56)} -attr vt d
load net {mux#33.itm(57)} -attr vt d
load net {mux#33.itm(58)} -attr vt d
load net {mux#33.itm(59)} -attr vt d
load net {mux#33.itm(60)} -attr vt d
load net {mux#33.itm(61)} -attr vt d
load net {mux#33.itm(62)} -attr vt d
load net {mux#33.itm(63)} -attr vt d
load net {mux#33.itm(64)} -attr vt d
load net {mux#33.itm(65)} -attr vt d
load net {mux#33.itm(66)} -attr vt d
load net {mux#33.itm(67)} -attr vt d
load net {mux#33.itm(68)} -attr vt d
load net {mux#33.itm(69)} -attr vt d
load net {mux#33.itm(70)} -attr vt d
load net {mux#33.itm(71)} -attr vt d
load net {mux#33.itm(72)} -attr vt d
load net {mux#33.itm(73)} -attr vt d
load net {mux#33.itm(74)} -attr vt d
load net {mux#33.itm(75)} -attr vt d
load net {mux#33.itm(76)} -attr vt d
load net {mux#33.itm(77)} -attr vt d
load net {mux#33.itm(78)} -attr vt d
load net {mux#33.itm(79)} -attr vt d
load net {mux#33.itm(80)} -attr vt d
load net {mux#33.itm(81)} -attr vt d
load net {mux#33.itm(82)} -attr vt d
load net {mux#33.itm(83)} -attr vt d
load net {mux#33.itm(84)} -attr vt d
load net {mux#33.itm(85)} -attr vt d
load net {mux#33.itm(86)} -attr vt d
load net {mux#33.itm(87)} -attr vt d
load net {mux#33.itm(88)} -attr vt d
load net {mux#33.itm(89)} -attr vt d
load netBundle {mux#33.itm} 90 {mux#33.itm(0)} {mux#33.itm(1)} {mux#33.itm(2)} {mux#33.itm(3)} {mux#33.itm(4)} {mux#33.itm(5)} {mux#33.itm(6)} {mux#33.itm(7)} {mux#33.itm(8)} {mux#33.itm(9)} {mux#33.itm(10)} {mux#33.itm(11)} {mux#33.itm(12)} {mux#33.itm(13)} {mux#33.itm(14)} {mux#33.itm(15)} {mux#33.itm(16)} {mux#33.itm(17)} {mux#33.itm(18)} {mux#33.itm(19)} {mux#33.itm(20)} {mux#33.itm(21)} {mux#33.itm(22)} {mux#33.itm(23)} {mux#33.itm(24)} {mux#33.itm(25)} {mux#33.itm(26)} {mux#33.itm(27)} {mux#33.itm(28)} {mux#33.itm(29)} {mux#33.itm(30)} {mux#33.itm(31)} {mux#33.itm(32)} {mux#33.itm(33)} {mux#33.itm(34)} {mux#33.itm(35)} {mux#33.itm(36)} {mux#33.itm(37)} {mux#33.itm(38)} {mux#33.itm(39)} {mux#33.itm(40)} {mux#33.itm(41)} {mux#33.itm(42)} {mux#33.itm(43)} {mux#33.itm(44)} {mux#33.itm(45)} {mux#33.itm(46)} {mux#33.itm(47)} {mux#33.itm(48)} {mux#33.itm(49)} {mux#33.itm(50)} {mux#33.itm(51)} {mux#33.itm(52)} {mux#33.itm(53)} {mux#33.itm(54)} {mux#33.itm(55)} {mux#33.itm(56)} {mux#33.itm(57)} {mux#33.itm(58)} {mux#33.itm(59)} {mux#33.itm(60)} {mux#33.itm(61)} {mux#33.itm(62)} {mux#33.itm(63)} {mux#33.itm(64)} {mux#33.itm(65)} {mux#33.itm(66)} {mux#33.itm(67)} {mux#33.itm(68)} {mux#33.itm(69)} {mux#33.itm(70)} {mux#33.itm(71)} {mux#33.itm(72)} {mux#33.itm(73)} {mux#33.itm(74)} {mux#33.itm(75)} {mux#33.itm(76)} {mux#33.itm(77)} {mux#33.itm(78)} {mux#33.itm(79)} {mux#33.itm(80)} {mux#33.itm(81)} {mux#33.itm(82)} {mux#33.itm(83)} {mux#33.itm(84)} {mux#33.itm(85)} {mux#33.itm(86)} {mux#33.itm(87)} {mux#33.itm(88)} {mux#33.itm(89)} -attr xrf 9071 -attr oid 144 -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#34.itm(0)} -attr vt d
load net {mux#34.itm(1)} -attr vt d
load net {mux#34.itm(2)} -attr vt d
load net {mux#34.itm(3)} -attr vt d
load net {mux#34.itm(4)} -attr vt d
load net {mux#34.itm(5)} -attr vt d
load net {mux#34.itm(6)} -attr vt d
load net {mux#34.itm(7)} -attr vt d
load net {mux#34.itm(8)} -attr vt d
load net {mux#34.itm(9)} -attr vt d
load net {mux#34.itm(10)} -attr vt d
load net {mux#34.itm(11)} -attr vt d
load net {mux#34.itm(12)} -attr vt d
load net {mux#34.itm(13)} -attr vt d
load net {mux#34.itm(14)} -attr vt d
load net {mux#34.itm(15)} -attr vt d
load net {mux#34.itm(16)} -attr vt d
load net {mux#34.itm(17)} -attr vt d
load net {mux#34.itm(18)} -attr vt d
load net {mux#34.itm(19)} -attr vt d
load net {mux#34.itm(20)} -attr vt d
load net {mux#34.itm(21)} -attr vt d
load net {mux#34.itm(22)} -attr vt d
load net {mux#34.itm(23)} -attr vt d
load net {mux#34.itm(24)} -attr vt d
load net {mux#34.itm(25)} -attr vt d
load net {mux#34.itm(26)} -attr vt d
load net {mux#34.itm(27)} -attr vt d
load net {mux#34.itm(28)} -attr vt d
load net {mux#34.itm(29)} -attr vt d
load net {mux#34.itm(30)} -attr vt d
load net {mux#34.itm(31)} -attr vt d
load net {mux#34.itm(32)} -attr vt d
load net {mux#34.itm(33)} -attr vt d
load net {mux#34.itm(34)} -attr vt d
load net {mux#34.itm(35)} -attr vt d
load net {mux#34.itm(36)} -attr vt d
load net {mux#34.itm(37)} -attr vt d
load net {mux#34.itm(38)} -attr vt d
load net {mux#34.itm(39)} -attr vt d
load net {mux#34.itm(40)} -attr vt d
load net {mux#34.itm(41)} -attr vt d
load net {mux#34.itm(42)} -attr vt d
load net {mux#34.itm(43)} -attr vt d
load net {mux#34.itm(44)} -attr vt d
load net {mux#34.itm(45)} -attr vt d
load net {mux#34.itm(46)} -attr vt d
load net {mux#34.itm(47)} -attr vt d
load net {mux#34.itm(48)} -attr vt d
load net {mux#34.itm(49)} -attr vt d
load net {mux#34.itm(50)} -attr vt d
load net {mux#34.itm(51)} -attr vt d
load net {mux#34.itm(52)} -attr vt d
load net {mux#34.itm(53)} -attr vt d
load net {mux#34.itm(54)} -attr vt d
load net {mux#34.itm(55)} -attr vt d
load net {mux#34.itm(56)} -attr vt d
load net {mux#34.itm(57)} -attr vt d
load net {mux#34.itm(58)} -attr vt d
load net {mux#34.itm(59)} -attr vt d
load net {mux#34.itm(60)} -attr vt d
load net {mux#34.itm(61)} -attr vt d
load net {mux#34.itm(62)} -attr vt d
load net {mux#34.itm(63)} -attr vt d
load net {mux#34.itm(64)} -attr vt d
load net {mux#34.itm(65)} -attr vt d
load net {mux#34.itm(66)} -attr vt d
load net {mux#34.itm(67)} -attr vt d
load net {mux#34.itm(68)} -attr vt d
load net {mux#34.itm(69)} -attr vt d
load net {mux#34.itm(70)} -attr vt d
load net {mux#34.itm(71)} -attr vt d
load net {mux#34.itm(72)} -attr vt d
load net {mux#34.itm(73)} -attr vt d
load net {mux#34.itm(74)} -attr vt d
load net {mux#34.itm(75)} -attr vt d
load net {mux#34.itm(76)} -attr vt d
load net {mux#34.itm(77)} -attr vt d
load net {mux#34.itm(78)} -attr vt d
load net {mux#34.itm(79)} -attr vt d
load net {mux#34.itm(80)} -attr vt d
load net {mux#34.itm(81)} -attr vt d
load net {mux#34.itm(82)} -attr vt d
load net {mux#34.itm(83)} -attr vt d
load net {mux#34.itm(84)} -attr vt d
load net {mux#34.itm(85)} -attr vt d
load net {mux#34.itm(86)} -attr vt d
load net {mux#34.itm(87)} -attr vt d
load net {mux#34.itm(88)} -attr vt d
load net {mux#34.itm(89)} -attr vt d
load netBundle {mux#34.itm} 90 {mux#34.itm(0)} {mux#34.itm(1)} {mux#34.itm(2)} {mux#34.itm(3)} {mux#34.itm(4)} {mux#34.itm(5)} {mux#34.itm(6)} {mux#34.itm(7)} {mux#34.itm(8)} {mux#34.itm(9)} {mux#34.itm(10)} {mux#34.itm(11)} {mux#34.itm(12)} {mux#34.itm(13)} {mux#34.itm(14)} {mux#34.itm(15)} {mux#34.itm(16)} {mux#34.itm(17)} {mux#34.itm(18)} {mux#34.itm(19)} {mux#34.itm(20)} {mux#34.itm(21)} {mux#34.itm(22)} {mux#34.itm(23)} {mux#34.itm(24)} {mux#34.itm(25)} {mux#34.itm(26)} {mux#34.itm(27)} {mux#34.itm(28)} {mux#34.itm(29)} {mux#34.itm(30)} {mux#34.itm(31)} {mux#34.itm(32)} {mux#34.itm(33)} {mux#34.itm(34)} {mux#34.itm(35)} {mux#34.itm(36)} {mux#34.itm(37)} {mux#34.itm(38)} {mux#34.itm(39)} {mux#34.itm(40)} {mux#34.itm(41)} {mux#34.itm(42)} {mux#34.itm(43)} {mux#34.itm(44)} {mux#34.itm(45)} {mux#34.itm(46)} {mux#34.itm(47)} {mux#34.itm(48)} {mux#34.itm(49)} {mux#34.itm(50)} {mux#34.itm(51)} {mux#34.itm(52)} {mux#34.itm(53)} {mux#34.itm(54)} {mux#34.itm(55)} {mux#34.itm(56)} {mux#34.itm(57)} {mux#34.itm(58)} {mux#34.itm(59)} {mux#34.itm(60)} {mux#34.itm(61)} {mux#34.itm(62)} {mux#34.itm(63)} {mux#34.itm(64)} {mux#34.itm(65)} {mux#34.itm(66)} {mux#34.itm(67)} {mux#34.itm(68)} {mux#34.itm(69)} {mux#34.itm(70)} {mux#34.itm(71)} {mux#34.itm(72)} {mux#34.itm(73)} {mux#34.itm(74)} {mux#34.itm(75)} {mux#34.itm(76)} {mux#34.itm(77)} {mux#34.itm(78)} {mux#34.itm(79)} {mux#34.itm(80)} {mux#34.itm(81)} {mux#34.itm(82)} {mux#34.itm(83)} {mux#34.itm(84)} {mux#34.itm(85)} {mux#34.itm(86)} {mux#34.itm(87)} {mux#34.itm(88)} {mux#34.itm(89)} -attr xrf 9072 -attr oid 145 -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {ACC3:mux.itm(0)} -attr vt d
load net {ACC3:mux.itm(1)} -attr vt d
load net {ACC3:mux.itm(2)} -attr vt d
load net {ACC3:mux.itm(3)} -attr vt d
load net {ACC3:mux.itm(4)} -attr vt d
load net {ACC3:mux.itm(5)} -attr vt d
load net {ACC3:mux.itm(6)} -attr vt d
load net {ACC3:mux.itm(7)} -attr vt d
load net {ACC3:mux.itm(8)} -attr vt d
load net {ACC3:mux.itm(9)} -attr vt d
load net {ACC3:mux.itm(10)} -attr vt d
load net {ACC3:mux.itm(11)} -attr vt d
load net {ACC3:mux.itm(12)} -attr vt d
load net {ACC3:mux.itm(13)} -attr vt d
load net {ACC3:mux.itm(14)} -attr vt d
load net {ACC3:mux.itm(15)} -attr vt d
load netBundle {ACC3:mux.itm} 16 {ACC3:mux.itm(0)} {ACC3:mux.itm(1)} {ACC3:mux.itm(2)} {ACC3:mux.itm(3)} {ACC3:mux.itm(4)} {ACC3:mux.itm(5)} {ACC3:mux.itm(6)} {ACC3:mux.itm(7)} {ACC3:mux.itm(8)} {ACC3:mux.itm(9)} {ACC3:mux.itm(10)} {ACC3:mux.itm(11)} {ACC3:mux.itm(12)} {ACC3:mux.itm(13)} {ACC3:mux.itm(14)} {ACC3:mux.itm(15)} -attr xrf 9073 -attr oid 146 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:mux.itm}
load net {ACC3:mux#14.itm(0)} -attr vt d
load net {ACC3:mux#14.itm(1)} -attr vt d
load net {ACC3:mux#14.itm(2)} -attr vt d
load net {ACC3:mux#14.itm(3)} -attr vt d
load net {ACC3:mux#14.itm(4)} -attr vt d
load net {ACC3:mux#14.itm(5)} -attr vt d
load net {ACC3:mux#14.itm(6)} -attr vt d
load net {ACC3:mux#14.itm(7)} -attr vt d
load net {ACC3:mux#14.itm(8)} -attr vt d
load net {ACC3:mux#14.itm(9)} -attr vt d
load net {ACC3:mux#14.itm(10)} -attr vt d
load net {ACC3:mux#14.itm(11)} -attr vt d
load net {ACC3:mux#14.itm(12)} -attr vt d
load net {ACC3:mux#14.itm(13)} -attr vt d
load net {ACC3:mux#14.itm(14)} -attr vt d
load net {ACC3:mux#14.itm(15)} -attr vt d
load netBundle {ACC3:mux#14.itm} 16 {ACC3:mux#14.itm(0)} {ACC3:mux#14.itm(1)} {ACC3:mux#14.itm(2)} {ACC3:mux#14.itm(3)} {ACC3:mux#14.itm(4)} {ACC3:mux#14.itm(5)} {ACC3:mux#14.itm(6)} {ACC3:mux#14.itm(7)} {ACC3:mux#14.itm(8)} {ACC3:mux#14.itm(9)} {ACC3:mux#14.itm(10)} {ACC3:mux#14.itm(11)} {ACC3:mux#14.itm(12)} {ACC3:mux#14.itm(13)} {ACC3:mux#14.itm(14)} {ACC3:mux#14.itm(15)} -attr xrf 9074 -attr oid 147 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:mux#14.itm}
load net {ACC3:mux#17.itm(0)} -attr vt d
load net {ACC3:mux#17.itm(1)} -attr vt d
load net {ACC3:mux#17.itm(2)} -attr vt d
load net {ACC3:mux#17.itm(3)} -attr vt d
load net {ACC3:mux#17.itm(4)} -attr vt d
load net {ACC3:mux#17.itm(5)} -attr vt d
load net {ACC3:mux#17.itm(6)} -attr vt d
load net {ACC3:mux#17.itm(7)} -attr vt d
load net {ACC3:mux#17.itm(8)} -attr vt d
load net {ACC3:mux#17.itm(9)} -attr vt d
load net {ACC3:mux#17.itm(10)} -attr vt d
load net {ACC3:mux#17.itm(11)} -attr vt d
load net {ACC3:mux#17.itm(12)} -attr vt d
load net {ACC3:mux#17.itm(13)} -attr vt d
load net {ACC3:mux#17.itm(14)} -attr vt d
load net {ACC3:mux#17.itm(15)} -attr vt d
load netBundle {ACC3:mux#17.itm} 16 {ACC3:mux#17.itm(0)} {ACC3:mux#17.itm(1)} {ACC3:mux#17.itm(2)} {ACC3:mux#17.itm(3)} {ACC3:mux#17.itm(4)} {ACC3:mux#17.itm(5)} {ACC3:mux#17.itm(6)} {ACC3:mux#17.itm(7)} {ACC3:mux#17.itm(8)} {ACC3:mux#17.itm(9)} {ACC3:mux#17.itm(10)} {ACC3:mux#17.itm(11)} {ACC3:mux#17.itm(12)} {ACC3:mux#17.itm(13)} {ACC3:mux#17.itm(14)} {ACC3:mux#17.itm(15)} -attr xrf 9075 -attr oid 148 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:mux#17.itm}
load net {ACC3:mux#18.itm(0)} -attr vt d
load net {ACC3:mux#18.itm(1)} -attr vt d
load net {ACC3:mux#18.itm(2)} -attr vt d
load net {ACC3:mux#18.itm(3)} -attr vt d
load net {ACC3:mux#18.itm(4)} -attr vt d
load net {ACC3:mux#18.itm(5)} -attr vt d
load net {ACC3:mux#18.itm(6)} -attr vt d
load net {ACC3:mux#18.itm(7)} -attr vt d
load net {ACC3:mux#18.itm(8)} -attr vt d
load net {ACC3:mux#18.itm(9)} -attr vt d
load net {ACC3:mux#18.itm(10)} -attr vt d
load net {ACC3:mux#18.itm(11)} -attr vt d
load net {ACC3:mux#18.itm(12)} -attr vt d
load net {ACC3:mux#18.itm(13)} -attr vt d
load net {ACC3:mux#18.itm(14)} -attr vt d
load net {ACC3:mux#18.itm(15)} -attr vt d
load netBundle {ACC3:mux#18.itm} 16 {ACC3:mux#18.itm(0)} {ACC3:mux#18.itm(1)} {ACC3:mux#18.itm(2)} {ACC3:mux#18.itm(3)} {ACC3:mux#18.itm(4)} {ACC3:mux#18.itm(5)} {ACC3:mux#18.itm(6)} {ACC3:mux#18.itm(7)} {ACC3:mux#18.itm(8)} {ACC3:mux#18.itm(9)} {ACC3:mux#18.itm(10)} {ACC3:mux#18.itm(11)} {ACC3:mux#18.itm(12)} {ACC3:mux#18.itm(13)} {ACC3:mux#18.itm(14)} {ACC3:mux#18.itm(15)} -attr xrf 9076 -attr oid 149 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:mux#18.itm}
load net {ACC3:mux#15.itm(0)} -attr vt d
load net {ACC3:mux#15.itm(1)} -attr vt d
load net {ACC3:mux#15.itm(2)} -attr vt d
load net {ACC3:mux#15.itm(3)} -attr vt d
load net {ACC3:mux#15.itm(4)} -attr vt d
load net {ACC3:mux#15.itm(5)} -attr vt d
load net {ACC3:mux#15.itm(6)} -attr vt d
load net {ACC3:mux#15.itm(7)} -attr vt d
load net {ACC3:mux#15.itm(8)} -attr vt d
load net {ACC3:mux#15.itm(9)} -attr vt d
load net {ACC3:mux#15.itm(10)} -attr vt d
load net {ACC3:mux#15.itm(11)} -attr vt d
load net {ACC3:mux#15.itm(12)} -attr vt d
load net {ACC3:mux#15.itm(13)} -attr vt d
load net {ACC3:mux#15.itm(14)} -attr vt d
load net {ACC3:mux#15.itm(15)} -attr vt d
load netBundle {ACC3:mux#15.itm} 16 {ACC3:mux#15.itm(0)} {ACC3:mux#15.itm(1)} {ACC3:mux#15.itm(2)} {ACC3:mux#15.itm(3)} {ACC3:mux#15.itm(4)} {ACC3:mux#15.itm(5)} {ACC3:mux#15.itm(6)} {ACC3:mux#15.itm(7)} {ACC3:mux#15.itm(8)} {ACC3:mux#15.itm(9)} {ACC3:mux#15.itm(10)} {ACC3:mux#15.itm(11)} {ACC3:mux#15.itm(12)} {ACC3:mux#15.itm(13)} {ACC3:mux#15.itm(14)} {ACC3:mux#15.itm(15)} -attr xrf 9077 -attr oid 150 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:mux#15.itm}
load net {ACC3:mux#16.itm(0)} -attr vt d
load net {ACC3:mux#16.itm(1)} -attr vt d
load net {ACC3:mux#16.itm(2)} -attr vt d
load net {ACC3:mux#16.itm(3)} -attr vt d
load net {ACC3:mux#16.itm(4)} -attr vt d
load net {ACC3:mux#16.itm(5)} -attr vt d
load net {ACC3:mux#16.itm(6)} -attr vt d
load net {ACC3:mux#16.itm(7)} -attr vt d
load net {ACC3:mux#16.itm(8)} -attr vt d
load net {ACC3:mux#16.itm(9)} -attr vt d
load net {ACC3:mux#16.itm(10)} -attr vt d
load net {ACC3:mux#16.itm(11)} -attr vt d
load net {ACC3:mux#16.itm(12)} -attr vt d
load net {ACC3:mux#16.itm(13)} -attr vt d
load net {ACC3:mux#16.itm(14)} -attr vt d
load net {ACC3:mux#16.itm(15)} -attr vt d
load netBundle {ACC3:mux#16.itm} 16 {ACC3:mux#16.itm(0)} {ACC3:mux#16.itm(1)} {ACC3:mux#16.itm(2)} {ACC3:mux#16.itm(3)} {ACC3:mux#16.itm(4)} {ACC3:mux#16.itm(5)} {ACC3:mux#16.itm(6)} {ACC3:mux#16.itm(7)} {ACC3:mux#16.itm(8)} {ACC3:mux#16.itm(9)} {ACC3:mux#16.itm(10)} {ACC3:mux#16.itm(11)} {ACC3:mux#16.itm(12)} {ACC3:mux#16.itm(13)} {ACC3:mux#16.itm(14)} {ACC3:mux#16.itm(15)} -attr xrf 9078 -attr oid 151 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:mux#16.itm}
load net {AbsAndMax:mux1h.itm(0)} -attr vt d
load net {AbsAndMax:mux1h.itm(1)} -attr vt d
load net {AbsAndMax:mux1h.itm(2)} -attr vt d
load net {AbsAndMax:mux1h.itm(3)} -attr vt d
load net {AbsAndMax:mux1h.itm(4)} -attr vt d
load net {AbsAndMax:mux1h.itm(5)} -attr vt d
load net {AbsAndMax:mux1h.itm(6)} -attr vt d
load net {AbsAndMax:mux1h.itm(7)} -attr vt d
load net {AbsAndMax:mux1h.itm(8)} -attr vt d
load net {AbsAndMax:mux1h.itm(9)} -attr vt d
load net {AbsAndMax:mux1h.itm(10)} -attr vt d
load net {AbsAndMax:mux1h.itm(11)} -attr vt d
load net {AbsAndMax:mux1h.itm(12)} -attr vt d
load net {AbsAndMax:mux1h.itm(13)} -attr vt d
load net {AbsAndMax:mux1h.itm(14)} -attr vt d
load net {AbsAndMax:mux1h.itm(15)} -attr vt d
load netBundle {AbsAndMax:mux1h.itm} 16 {AbsAndMax:mux1h.itm(0)} {AbsAndMax:mux1h.itm(1)} {AbsAndMax:mux1h.itm(2)} {AbsAndMax:mux1h.itm(3)} {AbsAndMax:mux1h.itm(4)} {AbsAndMax:mux1h.itm(5)} {AbsAndMax:mux1h.itm(6)} {AbsAndMax:mux1h.itm(7)} {AbsAndMax:mux1h.itm(8)} {AbsAndMax:mux1h.itm(9)} {AbsAndMax:mux1h.itm(10)} {AbsAndMax:mux1h.itm(11)} {AbsAndMax:mux1h.itm(12)} {AbsAndMax:mux1h.itm(13)} {AbsAndMax:mux1h.itm(14)} {AbsAndMax:mux1h.itm(15)} -attr xrf 9079 -attr oid 152 -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:mux1h.itm}
load net {conc#192.itm(0)} -attr vt d
load net {conc#192.itm(1)} -attr vt d
load net {conc#192.itm(2)} -attr vt d
load net {conc#192.itm(3)} -attr vt d
load net {conc#192.itm(4)} -attr vt d
load net {conc#192.itm(5)} -attr vt d
load net {conc#192.itm(6)} -attr vt d
load net {conc#192.itm(7)} -attr vt d
load net {conc#192.itm(8)} -attr vt d
load net {conc#192.itm(9)} -attr vt d
load net {conc#192.itm(10)} -attr vt d
load net {conc#192.itm(11)} -attr vt d
load net {conc#192.itm(12)} -attr vt d
load net {conc#192.itm(13)} -attr vt d
load net {conc#192.itm(14)} -attr vt d
load net {conc#192.itm(15)} -attr vt d
load netBundle {conc#192.itm} 16 {conc#192.itm(0)} {conc#192.itm(1)} {conc#192.itm(2)} {conc#192.itm(3)} {conc#192.itm(4)} {conc#192.itm(5)} {conc#192.itm(6)} {conc#192.itm(7)} {conc#192.itm(8)} {conc#192.itm(9)} {conc#192.itm(10)} {conc#192.itm(11)} {conc#192.itm(12)} {conc#192.itm(13)} {conc#192.itm(14)} {conc#192.itm(15)} -attr xrf 9080 -attr oid 153 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#192.itm}
load net {slc(redx.sva#1)#1.itm(0)} -attr vt d
load net {slc(redx.sva#1)#1.itm(1)} -attr vt d
load net {slc(redx.sva#1)#1.itm(2)} -attr vt d
load net {slc(redx.sva#1)#1.itm(3)} -attr vt d
load net {slc(redx.sva#1)#1.itm(4)} -attr vt d
load net {slc(redx.sva#1)#1.itm(5)} -attr vt d
load net {slc(redx.sva#1)#1.itm(6)} -attr vt d
load net {slc(redx.sva#1)#1.itm(7)} -attr vt d
load net {slc(redx.sva#1)#1.itm(8)} -attr vt d
load net {slc(redx.sva#1)#1.itm(9)} -attr vt d
load netBundle {slc(redx.sva#1)#1.itm} 10 {slc(redx.sva#1)#1.itm(0)} {slc(redx.sva#1)#1.itm(1)} {slc(redx.sva#1)#1.itm(2)} {slc(redx.sva#1)#1.itm(3)} {slc(redx.sva#1)#1.itm(4)} {slc(redx.sva#1)#1.itm(5)} {slc(redx.sva#1)#1.itm(6)} {slc(redx.sva#1)#1.itm(7)} {slc(redx.sva#1)#1.itm(8)} {slc(redx.sva#1)#1.itm(9)} -attr xrf 9081 -attr oid 154 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(redx.sva#1)#1.itm}
load net {AbsAndMax:else:if:acc.itm(0)} -attr vt d
load net {AbsAndMax:else:if:acc.itm(1)} -attr vt d
load net {AbsAndMax:else:if:acc.itm(2)} -attr vt d
load net {AbsAndMax:else:if:acc.itm(3)} -attr vt d
load net {AbsAndMax:else:if:acc.itm(4)} -attr vt d
load net {AbsAndMax:else:if:acc.itm(5)} -attr vt d
load net {AbsAndMax:else:if:acc.itm(6)} -attr vt d
load net {AbsAndMax:else:if:acc.itm(7)} -attr vt d
load net {AbsAndMax:else:if:acc.itm(8)} -attr vt d
load net {AbsAndMax:else:if:acc.itm(9)} -attr vt d
load net {AbsAndMax:else:if:acc.itm(10)} -attr vt d
load net {AbsAndMax:else:if:acc.itm(11)} -attr vt d
load net {AbsAndMax:else:if:acc.itm(12)} -attr vt d
load net {AbsAndMax:else:if:acc.itm(13)} -attr vt d
load net {AbsAndMax:else:if:acc.itm(14)} -attr vt d
load net {AbsAndMax:else:if:acc.itm(15)} -attr vt d
load netBundle {AbsAndMax:else:if:acc.itm} 16 {AbsAndMax:else:if:acc.itm(0)} {AbsAndMax:else:if:acc.itm(1)} {AbsAndMax:else:if:acc.itm(2)} {AbsAndMax:else:if:acc.itm(3)} {AbsAndMax:else:if:acc.itm(4)} {AbsAndMax:else:if:acc.itm(5)} {AbsAndMax:else:if:acc.itm(6)} {AbsAndMax:else:if:acc.itm(7)} {AbsAndMax:else:if:acc.itm(8)} {AbsAndMax:else:if:acc.itm(9)} {AbsAndMax:else:if:acc.itm(10)} {AbsAndMax:else:if:acc.itm(11)} {AbsAndMax:else:if:acc.itm(12)} {AbsAndMax:else:if:acc.itm(13)} {AbsAndMax:else:if:acc.itm(14)} {AbsAndMax:else:if:acc.itm(15)} -attr xrf 9082 -attr oid 155 -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:else:if:acc.itm}
load net {AbsAndMax:else:if:not.itm(0)} -attr vt d
load net {AbsAndMax:else:if:not.itm(1)} -attr vt d
load net {AbsAndMax:else:if:not.itm(2)} -attr vt d
load net {AbsAndMax:else:if:not.itm(3)} -attr vt d
load net {AbsAndMax:else:if:not.itm(4)} -attr vt d
load net {AbsAndMax:else:if:not.itm(5)} -attr vt d
load net {AbsAndMax:else:if:not.itm(6)} -attr vt d
load net {AbsAndMax:else:if:not.itm(7)} -attr vt d
load net {AbsAndMax:else:if:not.itm(8)} -attr vt d
load net {AbsAndMax:else:if:not.itm(9)} -attr vt d
load net {AbsAndMax:else:if:not.itm(10)} -attr vt d
load net {AbsAndMax:else:if:not.itm(11)} -attr vt d
load net {AbsAndMax:else:if:not.itm(12)} -attr vt d
load net {AbsAndMax:else:if:not.itm(13)} -attr vt d
load net {AbsAndMax:else:if:not.itm(14)} -attr vt d
load netBundle {AbsAndMax:else:if:not.itm} 15 {AbsAndMax:else:if:not.itm(0)} {AbsAndMax:else:if:not.itm(1)} {AbsAndMax:else:if:not.itm(2)} {AbsAndMax:else:if:not.itm(3)} {AbsAndMax:else:if:not.itm(4)} {AbsAndMax:else:if:not.itm(5)} {AbsAndMax:else:if:not.itm(6)} {AbsAndMax:else:if:not.itm(7)} {AbsAndMax:else:if:not.itm(8)} {AbsAndMax:else:if:not.itm(9)} {AbsAndMax:else:if:not.itm(10)} {AbsAndMax:else:if:not.itm(11)} {AbsAndMax:else:if:not.itm(12)} {AbsAndMax:else:if:not.itm(13)} {AbsAndMax:else:if:not.itm(14)} -attr xrf 9083 -attr oid 156 -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:else:if:not.itm}
load net {slc(redx.sva#1).itm(0)} -attr vt d
load net {slc(redx.sva#1).itm(1)} -attr vt d
load net {slc(redx.sva#1).itm(2)} -attr vt d
load net {slc(redx.sva#1).itm(3)} -attr vt d
load net {slc(redx.sva#1).itm(4)} -attr vt d
load net {slc(redx.sva#1).itm(5)} -attr vt d
load net {slc(redx.sva#1).itm(6)} -attr vt d
load net {slc(redx.sva#1).itm(7)} -attr vt d
load net {slc(redx.sva#1).itm(8)} -attr vt d
load net {slc(redx.sva#1).itm(9)} -attr vt d
load net {slc(redx.sva#1).itm(10)} -attr vt d
load net {slc(redx.sva#1).itm(11)} -attr vt d
load net {slc(redx.sva#1).itm(12)} -attr vt d
load net {slc(redx.sva#1).itm(13)} -attr vt d
load net {slc(redx.sva#1).itm(14)} -attr vt d
load netBundle {slc(redx.sva#1).itm} 15 {slc(redx.sva#1).itm(0)} {slc(redx.sva#1).itm(1)} {slc(redx.sva#1).itm(2)} {slc(redx.sva#1).itm(3)} {slc(redx.sva#1).itm(4)} {slc(redx.sva#1).itm(5)} {slc(redx.sva#1).itm(6)} {slc(redx.sva#1).itm(7)} {slc(redx.sva#1).itm(8)} {slc(redx.sva#1).itm(9)} {slc(redx.sva#1).itm(10)} {slc(redx.sva#1).itm(11)} {slc(redx.sva#1).itm(12)} {slc(redx.sva#1).itm(13)} {slc(redx.sva#1).itm(14)} -attr xrf 9084 -attr oid 157 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(redx.sva#1).itm}
load net {AbsAndMax#1:mux1h.itm(0)} -attr vt d
load net {AbsAndMax#1:mux1h.itm(1)} -attr vt d
load net {AbsAndMax#1:mux1h.itm(2)} -attr vt d
load net {AbsAndMax#1:mux1h.itm(3)} -attr vt d
load net {AbsAndMax#1:mux1h.itm(4)} -attr vt d
load net {AbsAndMax#1:mux1h.itm(5)} -attr vt d
load net {AbsAndMax#1:mux1h.itm(6)} -attr vt d
load net {AbsAndMax#1:mux1h.itm(7)} -attr vt d
load net {AbsAndMax#1:mux1h.itm(8)} -attr vt d
load net {AbsAndMax#1:mux1h.itm(9)} -attr vt d
load net {AbsAndMax#1:mux1h.itm(10)} -attr vt d
load net {AbsAndMax#1:mux1h.itm(11)} -attr vt d
load net {AbsAndMax#1:mux1h.itm(12)} -attr vt d
load net {AbsAndMax#1:mux1h.itm(13)} -attr vt d
load net {AbsAndMax#1:mux1h.itm(14)} -attr vt d
load net {AbsAndMax#1:mux1h.itm(15)} -attr vt d
load netBundle {AbsAndMax#1:mux1h.itm} 16 {AbsAndMax#1:mux1h.itm(0)} {AbsAndMax#1:mux1h.itm(1)} {AbsAndMax#1:mux1h.itm(2)} {AbsAndMax#1:mux1h.itm(3)} {AbsAndMax#1:mux1h.itm(4)} {AbsAndMax#1:mux1h.itm(5)} {AbsAndMax#1:mux1h.itm(6)} {AbsAndMax#1:mux1h.itm(7)} {AbsAndMax#1:mux1h.itm(8)} {AbsAndMax#1:mux1h.itm(9)} {AbsAndMax#1:mux1h.itm(10)} {AbsAndMax#1:mux1h.itm(11)} {AbsAndMax#1:mux1h.itm(12)} {AbsAndMax#1:mux1h.itm(13)} {AbsAndMax#1:mux1h.itm(14)} {AbsAndMax#1:mux1h.itm(15)} -attr xrf 9085 -attr oid 158 -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:mux1h.itm}
load net {conc#193.itm(0)} -attr vt d
load net {conc#193.itm(1)} -attr vt d
load net {conc#193.itm(2)} -attr vt d
load net {conc#193.itm(3)} -attr vt d
load net {conc#193.itm(4)} -attr vt d
load net {conc#193.itm(5)} -attr vt d
load net {conc#193.itm(6)} -attr vt d
load net {conc#193.itm(7)} -attr vt d
load net {conc#193.itm(8)} -attr vt d
load net {conc#193.itm(9)} -attr vt d
load net {conc#193.itm(10)} -attr vt d
load net {conc#193.itm(11)} -attr vt d
load net {conc#193.itm(12)} -attr vt d
load net {conc#193.itm(13)} -attr vt d
load net {conc#193.itm(14)} -attr vt d
load net {conc#193.itm(15)} -attr vt d
load netBundle {conc#193.itm} 16 {conc#193.itm(0)} {conc#193.itm(1)} {conc#193.itm(2)} {conc#193.itm(3)} {conc#193.itm(4)} {conc#193.itm(5)} {conc#193.itm(6)} {conc#193.itm(7)} {conc#193.itm(8)} {conc#193.itm(9)} {conc#193.itm(10)} {conc#193.itm(11)} {conc#193.itm(12)} {conc#193.itm(13)} {conc#193.itm(14)} {conc#193.itm(15)} -attr xrf 9086 -attr oid 159 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#193.itm}
load net {slc(redy.sva#1)#1.itm(0)} -attr vt d
load net {slc(redy.sva#1)#1.itm(1)} -attr vt d
load net {slc(redy.sva#1)#1.itm(2)} -attr vt d
load net {slc(redy.sva#1)#1.itm(3)} -attr vt d
load net {slc(redy.sva#1)#1.itm(4)} -attr vt d
load net {slc(redy.sva#1)#1.itm(5)} -attr vt d
load net {slc(redy.sva#1)#1.itm(6)} -attr vt d
load net {slc(redy.sva#1)#1.itm(7)} -attr vt d
load net {slc(redy.sva#1)#1.itm(8)} -attr vt d
load net {slc(redy.sva#1)#1.itm(9)} -attr vt d
load netBundle {slc(redy.sva#1)#1.itm} 10 {slc(redy.sva#1)#1.itm(0)} {slc(redy.sva#1)#1.itm(1)} {slc(redy.sva#1)#1.itm(2)} {slc(redy.sva#1)#1.itm(3)} {slc(redy.sva#1)#1.itm(4)} {slc(redy.sva#1)#1.itm(5)} {slc(redy.sva#1)#1.itm(6)} {slc(redy.sva#1)#1.itm(7)} {slc(redy.sva#1)#1.itm(8)} {slc(redy.sva#1)#1.itm(9)} -attr xrf 9087 -attr oid 160 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(redy.sva#1)#1.itm}
load net {AbsAndMax#1:else:if:acc.itm(0)} -attr vt d
load net {AbsAndMax#1:else:if:acc.itm(1)} -attr vt d
load net {AbsAndMax#1:else:if:acc.itm(2)} -attr vt d
load net {AbsAndMax#1:else:if:acc.itm(3)} -attr vt d
load net {AbsAndMax#1:else:if:acc.itm(4)} -attr vt d
load net {AbsAndMax#1:else:if:acc.itm(5)} -attr vt d
load net {AbsAndMax#1:else:if:acc.itm(6)} -attr vt d
load net {AbsAndMax#1:else:if:acc.itm(7)} -attr vt d
load net {AbsAndMax#1:else:if:acc.itm(8)} -attr vt d
load net {AbsAndMax#1:else:if:acc.itm(9)} -attr vt d
load net {AbsAndMax#1:else:if:acc.itm(10)} -attr vt d
load net {AbsAndMax#1:else:if:acc.itm(11)} -attr vt d
load net {AbsAndMax#1:else:if:acc.itm(12)} -attr vt d
load net {AbsAndMax#1:else:if:acc.itm(13)} -attr vt d
load net {AbsAndMax#1:else:if:acc.itm(14)} -attr vt d
load net {AbsAndMax#1:else:if:acc.itm(15)} -attr vt d
load netBundle {AbsAndMax#1:else:if:acc.itm} 16 {AbsAndMax#1:else:if:acc.itm(0)} {AbsAndMax#1:else:if:acc.itm(1)} {AbsAndMax#1:else:if:acc.itm(2)} {AbsAndMax#1:else:if:acc.itm(3)} {AbsAndMax#1:else:if:acc.itm(4)} {AbsAndMax#1:else:if:acc.itm(5)} {AbsAndMax#1:else:if:acc.itm(6)} {AbsAndMax#1:else:if:acc.itm(7)} {AbsAndMax#1:else:if:acc.itm(8)} {AbsAndMax#1:else:if:acc.itm(9)} {AbsAndMax#1:else:if:acc.itm(10)} {AbsAndMax#1:else:if:acc.itm(11)} {AbsAndMax#1:else:if:acc.itm(12)} {AbsAndMax#1:else:if:acc.itm(13)} {AbsAndMax#1:else:if:acc.itm(14)} {AbsAndMax#1:else:if:acc.itm(15)} -attr xrf 9088 -attr oid 161 -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:else:if:acc.itm}
load net {AbsAndMax#1:else:if:not.itm(0)} -attr vt d
load net {AbsAndMax#1:else:if:not.itm(1)} -attr vt d
load net {AbsAndMax#1:else:if:not.itm(2)} -attr vt d
load net {AbsAndMax#1:else:if:not.itm(3)} -attr vt d
load net {AbsAndMax#1:else:if:not.itm(4)} -attr vt d
load net {AbsAndMax#1:else:if:not.itm(5)} -attr vt d
load net {AbsAndMax#1:else:if:not.itm(6)} -attr vt d
load net {AbsAndMax#1:else:if:not.itm(7)} -attr vt d
load net {AbsAndMax#1:else:if:not.itm(8)} -attr vt d
load net {AbsAndMax#1:else:if:not.itm(9)} -attr vt d
load net {AbsAndMax#1:else:if:not.itm(10)} -attr vt d
load net {AbsAndMax#1:else:if:not.itm(11)} -attr vt d
load net {AbsAndMax#1:else:if:not.itm(12)} -attr vt d
load net {AbsAndMax#1:else:if:not.itm(13)} -attr vt d
load net {AbsAndMax#1:else:if:not.itm(14)} -attr vt d
load netBundle {AbsAndMax#1:else:if:not.itm} 15 {AbsAndMax#1:else:if:not.itm(0)} {AbsAndMax#1:else:if:not.itm(1)} {AbsAndMax#1:else:if:not.itm(2)} {AbsAndMax#1:else:if:not.itm(3)} {AbsAndMax#1:else:if:not.itm(4)} {AbsAndMax#1:else:if:not.itm(5)} {AbsAndMax#1:else:if:not.itm(6)} {AbsAndMax#1:else:if:not.itm(7)} {AbsAndMax#1:else:if:not.itm(8)} {AbsAndMax#1:else:if:not.itm(9)} {AbsAndMax#1:else:if:not.itm(10)} {AbsAndMax#1:else:if:not.itm(11)} {AbsAndMax#1:else:if:not.itm(12)} {AbsAndMax#1:else:if:not.itm(13)} {AbsAndMax#1:else:if:not.itm(14)} -attr xrf 9089 -attr oid 162 -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:else:if:not.itm}
load net {slc(redy.sva#1).itm(0)} -attr vt d
load net {slc(redy.sva#1).itm(1)} -attr vt d
load net {slc(redy.sva#1).itm(2)} -attr vt d
load net {slc(redy.sva#1).itm(3)} -attr vt d
load net {slc(redy.sva#1).itm(4)} -attr vt d
load net {slc(redy.sva#1).itm(5)} -attr vt d
load net {slc(redy.sva#1).itm(6)} -attr vt d
load net {slc(redy.sva#1).itm(7)} -attr vt d
load net {slc(redy.sva#1).itm(8)} -attr vt d
load net {slc(redy.sva#1).itm(9)} -attr vt d
load net {slc(redy.sva#1).itm(10)} -attr vt d
load net {slc(redy.sva#1).itm(11)} -attr vt d
load net {slc(redy.sva#1).itm(12)} -attr vt d
load net {slc(redy.sva#1).itm(13)} -attr vt d
load net {slc(redy.sva#1).itm(14)} -attr vt d
load netBundle {slc(redy.sva#1).itm} 15 {slc(redy.sva#1).itm(0)} {slc(redy.sva#1).itm(1)} {slc(redy.sva#1).itm(2)} {slc(redy.sva#1).itm(3)} {slc(redy.sva#1).itm(4)} {slc(redy.sva#1).itm(5)} {slc(redy.sva#1).itm(6)} {slc(redy.sva#1).itm(7)} {slc(redy.sva#1).itm(8)} {slc(redy.sva#1).itm(9)} {slc(redy.sva#1).itm(10)} {slc(redy.sva#1).itm(11)} {slc(redy.sva#1).itm(12)} {slc(redy.sva#1).itm(13)} {slc(redy.sva#1).itm(14)} -attr xrf 9090 -attr oid 163 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(redy.sva#1).itm}
load net {AbsAndMax#4:mux1h.itm(0)} -attr vt d
load net {AbsAndMax#4:mux1h.itm(1)} -attr vt d
load net {AbsAndMax#4:mux1h.itm(2)} -attr vt d
load net {AbsAndMax#4:mux1h.itm(3)} -attr vt d
load net {AbsAndMax#4:mux1h.itm(4)} -attr vt d
load net {AbsAndMax#4:mux1h.itm(5)} -attr vt d
load net {AbsAndMax#4:mux1h.itm(6)} -attr vt d
load net {AbsAndMax#4:mux1h.itm(7)} -attr vt d
load net {AbsAndMax#4:mux1h.itm(8)} -attr vt d
load net {AbsAndMax#4:mux1h.itm(9)} -attr vt d
load net {AbsAndMax#4:mux1h.itm(10)} -attr vt d
load net {AbsAndMax#4:mux1h.itm(11)} -attr vt d
load net {AbsAndMax#4:mux1h.itm(12)} -attr vt d
load net {AbsAndMax#4:mux1h.itm(13)} -attr vt d
load net {AbsAndMax#4:mux1h.itm(14)} -attr vt d
load net {AbsAndMax#4:mux1h.itm(15)} -attr vt d
load netBundle {AbsAndMax#4:mux1h.itm} 16 {AbsAndMax#4:mux1h.itm(0)} {AbsAndMax#4:mux1h.itm(1)} {AbsAndMax#4:mux1h.itm(2)} {AbsAndMax#4:mux1h.itm(3)} {AbsAndMax#4:mux1h.itm(4)} {AbsAndMax#4:mux1h.itm(5)} {AbsAndMax#4:mux1h.itm(6)} {AbsAndMax#4:mux1h.itm(7)} {AbsAndMax#4:mux1h.itm(8)} {AbsAndMax#4:mux1h.itm(9)} {AbsAndMax#4:mux1h.itm(10)} {AbsAndMax#4:mux1h.itm(11)} {AbsAndMax#4:mux1h.itm(12)} {AbsAndMax#4:mux1h.itm(13)} {AbsAndMax#4:mux1h.itm(14)} {AbsAndMax#4:mux1h.itm(15)} -attr xrf 9091 -attr oid 164 -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:mux1h.itm}
load net {conc#194.itm(0)} -attr vt d
load net {conc#194.itm(1)} -attr vt d
load net {conc#194.itm(2)} -attr vt d
load net {conc#194.itm(3)} -attr vt d
load net {conc#194.itm(4)} -attr vt d
load net {conc#194.itm(5)} -attr vt d
load net {conc#194.itm(6)} -attr vt d
load net {conc#194.itm(7)} -attr vt d
load net {conc#194.itm(8)} -attr vt d
load net {conc#194.itm(9)} -attr vt d
load net {conc#194.itm(10)} -attr vt d
load net {conc#194.itm(11)} -attr vt d
load net {conc#194.itm(12)} -attr vt d
load net {conc#194.itm(13)} -attr vt d
load net {conc#194.itm(14)} -attr vt d
load net {conc#194.itm(15)} -attr vt d
load netBundle {conc#194.itm} 16 {conc#194.itm(0)} {conc#194.itm(1)} {conc#194.itm(2)} {conc#194.itm(3)} {conc#194.itm(4)} {conc#194.itm(5)} {conc#194.itm(6)} {conc#194.itm(7)} {conc#194.itm(8)} {conc#194.itm(9)} {conc#194.itm(10)} {conc#194.itm(11)} {conc#194.itm(12)} {conc#194.itm(13)} {conc#194.itm(14)} {conc#194.itm(15)} -attr xrf 9092 -attr oid 165 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#194.itm}
load net {slc(bluex.sva#1)#1.itm(0)} -attr vt d
load net {slc(bluex.sva#1)#1.itm(1)} -attr vt d
load net {slc(bluex.sva#1)#1.itm(2)} -attr vt d
load net {slc(bluex.sva#1)#1.itm(3)} -attr vt d
load net {slc(bluex.sva#1)#1.itm(4)} -attr vt d
load net {slc(bluex.sva#1)#1.itm(5)} -attr vt d
load net {slc(bluex.sva#1)#1.itm(6)} -attr vt d
load net {slc(bluex.sva#1)#1.itm(7)} -attr vt d
load net {slc(bluex.sva#1)#1.itm(8)} -attr vt d
load net {slc(bluex.sva#1)#1.itm(9)} -attr vt d
load netBundle {slc(bluex.sva#1)#1.itm} 10 {slc(bluex.sva#1)#1.itm(0)} {slc(bluex.sva#1)#1.itm(1)} {slc(bluex.sva#1)#1.itm(2)} {slc(bluex.sva#1)#1.itm(3)} {slc(bluex.sva#1)#1.itm(4)} {slc(bluex.sva#1)#1.itm(5)} {slc(bluex.sva#1)#1.itm(6)} {slc(bluex.sva#1)#1.itm(7)} {slc(bluex.sva#1)#1.itm(8)} {slc(bluex.sva#1)#1.itm(9)} -attr xrf 9093 -attr oid 166 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bluex.sva#1)#1.itm}
load net {AbsAndMax#4:else:if:acc.itm(0)} -attr vt d
load net {AbsAndMax#4:else:if:acc.itm(1)} -attr vt d
load net {AbsAndMax#4:else:if:acc.itm(2)} -attr vt d
load net {AbsAndMax#4:else:if:acc.itm(3)} -attr vt d
load net {AbsAndMax#4:else:if:acc.itm(4)} -attr vt d
load net {AbsAndMax#4:else:if:acc.itm(5)} -attr vt d
load net {AbsAndMax#4:else:if:acc.itm(6)} -attr vt d
load net {AbsAndMax#4:else:if:acc.itm(7)} -attr vt d
load net {AbsAndMax#4:else:if:acc.itm(8)} -attr vt d
load net {AbsAndMax#4:else:if:acc.itm(9)} -attr vt d
load net {AbsAndMax#4:else:if:acc.itm(10)} -attr vt d
load net {AbsAndMax#4:else:if:acc.itm(11)} -attr vt d
load net {AbsAndMax#4:else:if:acc.itm(12)} -attr vt d
load net {AbsAndMax#4:else:if:acc.itm(13)} -attr vt d
load net {AbsAndMax#4:else:if:acc.itm(14)} -attr vt d
load net {AbsAndMax#4:else:if:acc.itm(15)} -attr vt d
load netBundle {AbsAndMax#4:else:if:acc.itm} 16 {AbsAndMax#4:else:if:acc.itm(0)} {AbsAndMax#4:else:if:acc.itm(1)} {AbsAndMax#4:else:if:acc.itm(2)} {AbsAndMax#4:else:if:acc.itm(3)} {AbsAndMax#4:else:if:acc.itm(4)} {AbsAndMax#4:else:if:acc.itm(5)} {AbsAndMax#4:else:if:acc.itm(6)} {AbsAndMax#4:else:if:acc.itm(7)} {AbsAndMax#4:else:if:acc.itm(8)} {AbsAndMax#4:else:if:acc.itm(9)} {AbsAndMax#4:else:if:acc.itm(10)} {AbsAndMax#4:else:if:acc.itm(11)} {AbsAndMax#4:else:if:acc.itm(12)} {AbsAndMax#4:else:if:acc.itm(13)} {AbsAndMax#4:else:if:acc.itm(14)} {AbsAndMax#4:else:if:acc.itm(15)} -attr xrf 9094 -attr oid 167 -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:else:if:acc.itm}
load net {AbsAndMax#4:else:if:not.itm(0)} -attr vt d
load net {AbsAndMax#4:else:if:not.itm(1)} -attr vt d
load net {AbsAndMax#4:else:if:not.itm(2)} -attr vt d
load net {AbsAndMax#4:else:if:not.itm(3)} -attr vt d
load net {AbsAndMax#4:else:if:not.itm(4)} -attr vt d
load net {AbsAndMax#4:else:if:not.itm(5)} -attr vt d
load net {AbsAndMax#4:else:if:not.itm(6)} -attr vt d
load net {AbsAndMax#4:else:if:not.itm(7)} -attr vt d
load net {AbsAndMax#4:else:if:not.itm(8)} -attr vt d
load net {AbsAndMax#4:else:if:not.itm(9)} -attr vt d
load net {AbsAndMax#4:else:if:not.itm(10)} -attr vt d
load net {AbsAndMax#4:else:if:not.itm(11)} -attr vt d
load net {AbsAndMax#4:else:if:not.itm(12)} -attr vt d
load net {AbsAndMax#4:else:if:not.itm(13)} -attr vt d
load net {AbsAndMax#4:else:if:not.itm(14)} -attr vt d
load netBundle {AbsAndMax#4:else:if:not.itm} 15 {AbsAndMax#4:else:if:not.itm(0)} {AbsAndMax#4:else:if:not.itm(1)} {AbsAndMax#4:else:if:not.itm(2)} {AbsAndMax#4:else:if:not.itm(3)} {AbsAndMax#4:else:if:not.itm(4)} {AbsAndMax#4:else:if:not.itm(5)} {AbsAndMax#4:else:if:not.itm(6)} {AbsAndMax#4:else:if:not.itm(7)} {AbsAndMax#4:else:if:not.itm(8)} {AbsAndMax#4:else:if:not.itm(9)} {AbsAndMax#4:else:if:not.itm(10)} {AbsAndMax#4:else:if:not.itm(11)} {AbsAndMax#4:else:if:not.itm(12)} {AbsAndMax#4:else:if:not.itm(13)} {AbsAndMax#4:else:if:not.itm(14)} -attr xrf 9095 -attr oid 168 -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:else:if:not.itm}
load net {slc(bluex.sva#1).itm(0)} -attr vt d
load net {slc(bluex.sva#1).itm(1)} -attr vt d
load net {slc(bluex.sva#1).itm(2)} -attr vt d
load net {slc(bluex.sva#1).itm(3)} -attr vt d
load net {slc(bluex.sva#1).itm(4)} -attr vt d
load net {slc(bluex.sva#1).itm(5)} -attr vt d
load net {slc(bluex.sva#1).itm(6)} -attr vt d
load net {slc(bluex.sva#1).itm(7)} -attr vt d
load net {slc(bluex.sva#1).itm(8)} -attr vt d
load net {slc(bluex.sva#1).itm(9)} -attr vt d
load net {slc(bluex.sva#1).itm(10)} -attr vt d
load net {slc(bluex.sva#1).itm(11)} -attr vt d
load net {slc(bluex.sva#1).itm(12)} -attr vt d
load net {slc(bluex.sva#1).itm(13)} -attr vt d
load net {slc(bluex.sva#1).itm(14)} -attr vt d
load netBundle {slc(bluex.sva#1).itm} 15 {slc(bluex.sva#1).itm(0)} {slc(bluex.sva#1).itm(1)} {slc(bluex.sva#1).itm(2)} {slc(bluex.sva#1).itm(3)} {slc(bluex.sva#1).itm(4)} {slc(bluex.sva#1).itm(5)} {slc(bluex.sva#1).itm(6)} {slc(bluex.sva#1).itm(7)} {slc(bluex.sva#1).itm(8)} {slc(bluex.sva#1).itm(9)} {slc(bluex.sva#1).itm(10)} {slc(bluex.sva#1).itm(11)} {slc(bluex.sva#1).itm(12)} {slc(bluex.sva#1).itm(13)} {slc(bluex.sva#1).itm(14)} -attr xrf 9096 -attr oid 169 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bluex.sva#1).itm}
load net {AbsAndMax#5:mux1h.itm(0)} -attr vt d
load net {AbsAndMax#5:mux1h.itm(1)} -attr vt d
load net {AbsAndMax#5:mux1h.itm(2)} -attr vt d
load net {AbsAndMax#5:mux1h.itm(3)} -attr vt d
load net {AbsAndMax#5:mux1h.itm(4)} -attr vt d
load net {AbsAndMax#5:mux1h.itm(5)} -attr vt d
load net {AbsAndMax#5:mux1h.itm(6)} -attr vt d
load net {AbsAndMax#5:mux1h.itm(7)} -attr vt d
load net {AbsAndMax#5:mux1h.itm(8)} -attr vt d
load net {AbsAndMax#5:mux1h.itm(9)} -attr vt d
load net {AbsAndMax#5:mux1h.itm(10)} -attr vt d
load net {AbsAndMax#5:mux1h.itm(11)} -attr vt d
load net {AbsAndMax#5:mux1h.itm(12)} -attr vt d
load net {AbsAndMax#5:mux1h.itm(13)} -attr vt d
load net {AbsAndMax#5:mux1h.itm(14)} -attr vt d
load net {AbsAndMax#5:mux1h.itm(15)} -attr vt d
load netBundle {AbsAndMax#5:mux1h.itm} 16 {AbsAndMax#5:mux1h.itm(0)} {AbsAndMax#5:mux1h.itm(1)} {AbsAndMax#5:mux1h.itm(2)} {AbsAndMax#5:mux1h.itm(3)} {AbsAndMax#5:mux1h.itm(4)} {AbsAndMax#5:mux1h.itm(5)} {AbsAndMax#5:mux1h.itm(6)} {AbsAndMax#5:mux1h.itm(7)} {AbsAndMax#5:mux1h.itm(8)} {AbsAndMax#5:mux1h.itm(9)} {AbsAndMax#5:mux1h.itm(10)} {AbsAndMax#5:mux1h.itm(11)} {AbsAndMax#5:mux1h.itm(12)} {AbsAndMax#5:mux1h.itm(13)} {AbsAndMax#5:mux1h.itm(14)} {AbsAndMax#5:mux1h.itm(15)} -attr xrf 9097 -attr oid 170 -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:mux1h.itm}
load net {conc#195.itm(0)} -attr vt d
load net {conc#195.itm(1)} -attr vt d
load net {conc#195.itm(2)} -attr vt d
load net {conc#195.itm(3)} -attr vt d
load net {conc#195.itm(4)} -attr vt d
load net {conc#195.itm(5)} -attr vt d
load net {conc#195.itm(6)} -attr vt d
load net {conc#195.itm(7)} -attr vt d
load net {conc#195.itm(8)} -attr vt d
load net {conc#195.itm(9)} -attr vt d
load net {conc#195.itm(10)} -attr vt d
load net {conc#195.itm(11)} -attr vt d
load net {conc#195.itm(12)} -attr vt d
load net {conc#195.itm(13)} -attr vt d
load net {conc#195.itm(14)} -attr vt d
load net {conc#195.itm(15)} -attr vt d
load netBundle {conc#195.itm} 16 {conc#195.itm(0)} {conc#195.itm(1)} {conc#195.itm(2)} {conc#195.itm(3)} {conc#195.itm(4)} {conc#195.itm(5)} {conc#195.itm(6)} {conc#195.itm(7)} {conc#195.itm(8)} {conc#195.itm(9)} {conc#195.itm(10)} {conc#195.itm(11)} {conc#195.itm(12)} {conc#195.itm(13)} {conc#195.itm(14)} {conc#195.itm(15)} -attr xrf 9098 -attr oid 171 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#195.itm}
load net {slc(bluey.sva#1)#1.itm(0)} -attr vt d
load net {slc(bluey.sva#1)#1.itm(1)} -attr vt d
load net {slc(bluey.sva#1)#1.itm(2)} -attr vt d
load net {slc(bluey.sva#1)#1.itm(3)} -attr vt d
load net {slc(bluey.sva#1)#1.itm(4)} -attr vt d
load net {slc(bluey.sva#1)#1.itm(5)} -attr vt d
load net {slc(bluey.sva#1)#1.itm(6)} -attr vt d
load net {slc(bluey.sva#1)#1.itm(7)} -attr vt d
load net {slc(bluey.sva#1)#1.itm(8)} -attr vt d
load net {slc(bluey.sva#1)#1.itm(9)} -attr vt d
load netBundle {slc(bluey.sva#1)#1.itm} 10 {slc(bluey.sva#1)#1.itm(0)} {slc(bluey.sva#1)#1.itm(1)} {slc(bluey.sva#1)#1.itm(2)} {slc(bluey.sva#1)#1.itm(3)} {slc(bluey.sva#1)#1.itm(4)} {slc(bluey.sva#1)#1.itm(5)} {slc(bluey.sva#1)#1.itm(6)} {slc(bluey.sva#1)#1.itm(7)} {slc(bluey.sva#1)#1.itm(8)} {slc(bluey.sva#1)#1.itm(9)} -attr xrf 9099 -attr oid 172 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bluey.sva#1)#1.itm}
load net {AbsAndMax#5:else:if:acc.itm(0)} -attr vt d
load net {AbsAndMax#5:else:if:acc.itm(1)} -attr vt d
load net {AbsAndMax#5:else:if:acc.itm(2)} -attr vt d
load net {AbsAndMax#5:else:if:acc.itm(3)} -attr vt d
load net {AbsAndMax#5:else:if:acc.itm(4)} -attr vt d
load net {AbsAndMax#5:else:if:acc.itm(5)} -attr vt d
load net {AbsAndMax#5:else:if:acc.itm(6)} -attr vt d
load net {AbsAndMax#5:else:if:acc.itm(7)} -attr vt d
load net {AbsAndMax#5:else:if:acc.itm(8)} -attr vt d
load net {AbsAndMax#5:else:if:acc.itm(9)} -attr vt d
load net {AbsAndMax#5:else:if:acc.itm(10)} -attr vt d
load net {AbsAndMax#5:else:if:acc.itm(11)} -attr vt d
load net {AbsAndMax#5:else:if:acc.itm(12)} -attr vt d
load net {AbsAndMax#5:else:if:acc.itm(13)} -attr vt d
load net {AbsAndMax#5:else:if:acc.itm(14)} -attr vt d
load net {AbsAndMax#5:else:if:acc.itm(15)} -attr vt d
load netBundle {AbsAndMax#5:else:if:acc.itm} 16 {AbsAndMax#5:else:if:acc.itm(0)} {AbsAndMax#5:else:if:acc.itm(1)} {AbsAndMax#5:else:if:acc.itm(2)} {AbsAndMax#5:else:if:acc.itm(3)} {AbsAndMax#5:else:if:acc.itm(4)} {AbsAndMax#5:else:if:acc.itm(5)} {AbsAndMax#5:else:if:acc.itm(6)} {AbsAndMax#5:else:if:acc.itm(7)} {AbsAndMax#5:else:if:acc.itm(8)} {AbsAndMax#5:else:if:acc.itm(9)} {AbsAndMax#5:else:if:acc.itm(10)} {AbsAndMax#5:else:if:acc.itm(11)} {AbsAndMax#5:else:if:acc.itm(12)} {AbsAndMax#5:else:if:acc.itm(13)} {AbsAndMax#5:else:if:acc.itm(14)} {AbsAndMax#5:else:if:acc.itm(15)} -attr xrf 9100 -attr oid 173 -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:else:if:acc.itm}
load net {AbsAndMax#5:else:if:not.itm(0)} -attr vt d
load net {AbsAndMax#5:else:if:not.itm(1)} -attr vt d
load net {AbsAndMax#5:else:if:not.itm(2)} -attr vt d
load net {AbsAndMax#5:else:if:not.itm(3)} -attr vt d
load net {AbsAndMax#5:else:if:not.itm(4)} -attr vt d
load net {AbsAndMax#5:else:if:not.itm(5)} -attr vt d
load net {AbsAndMax#5:else:if:not.itm(6)} -attr vt d
load net {AbsAndMax#5:else:if:not.itm(7)} -attr vt d
load net {AbsAndMax#5:else:if:not.itm(8)} -attr vt d
load net {AbsAndMax#5:else:if:not.itm(9)} -attr vt d
load net {AbsAndMax#5:else:if:not.itm(10)} -attr vt d
load net {AbsAndMax#5:else:if:not.itm(11)} -attr vt d
load net {AbsAndMax#5:else:if:not.itm(12)} -attr vt d
load net {AbsAndMax#5:else:if:not.itm(13)} -attr vt d
load net {AbsAndMax#5:else:if:not.itm(14)} -attr vt d
load netBundle {AbsAndMax#5:else:if:not.itm} 15 {AbsAndMax#5:else:if:not.itm(0)} {AbsAndMax#5:else:if:not.itm(1)} {AbsAndMax#5:else:if:not.itm(2)} {AbsAndMax#5:else:if:not.itm(3)} {AbsAndMax#5:else:if:not.itm(4)} {AbsAndMax#5:else:if:not.itm(5)} {AbsAndMax#5:else:if:not.itm(6)} {AbsAndMax#5:else:if:not.itm(7)} {AbsAndMax#5:else:if:not.itm(8)} {AbsAndMax#5:else:if:not.itm(9)} {AbsAndMax#5:else:if:not.itm(10)} {AbsAndMax#5:else:if:not.itm(11)} {AbsAndMax#5:else:if:not.itm(12)} {AbsAndMax#5:else:if:not.itm(13)} {AbsAndMax#5:else:if:not.itm(14)} -attr xrf 9101 -attr oid 174 -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:else:if:not.itm}
load net {slc(bluey.sva#1).itm(0)} -attr vt d
load net {slc(bluey.sva#1).itm(1)} -attr vt d
load net {slc(bluey.sva#1).itm(2)} -attr vt d
load net {slc(bluey.sva#1).itm(3)} -attr vt d
load net {slc(bluey.sva#1).itm(4)} -attr vt d
load net {slc(bluey.sva#1).itm(5)} -attr vt d
load net {slc(bluey.sva#1).itm(6)} -attr vt d
load net {slc(bluey.sva#1).itm(7)} -attr vt d
load net {slc(bluey.sva#1).itm(8)} -attr vt d
load net {slc(bluey.sva#1).itm(9)} -attr vt d
load net {slc(bluey.sva#1).itm(10)} -attr vt d
load net {slc(bluey.sva#1).itm(11)} -attr vt d
load net {slc(bluey.sva#1).itm(12)} -attr vt d
load net {slc(bluey.sva#1).itm(13)} -attr vt d
load net {slc(bluey.sva#1).itm(14)} -attr vt d
load netBundle {slc(bluey.sva#1).itm} 15 {slc(bluey.sva#1).itm(0)} {slc(bluey.sva#1).itm(1)} {slc(bluey.sva#1).itm(2)} {slc(bluey.sva#1).itm(3)} {slc(bluey.sva#1).itm(4)} {slc(bluey.sva#1).itm(5)} {slc(bluey.sva#1).itm(6)} {slc(bluey.sva#1).itm(7)} {slc(bluey.sva#1).itm(8)} {slc(bluey.sva#1).itm(9)} {slc(bluey.sva#1).itm(10)} {slc(bluey.sva#1).itm(11)} {slc(bluey.sva#1).itm(12)} {slc(bluey.sva#1).itm(13)} {slc(bluey.sva#1).itm(14)} -attr xrf 9102 -attr oid 175 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bluey.sva#1).itm}
load net {AbsAndMax#2:mux1h.itm(0)} -attr vt d
load net {AbsAndMax#2:mux1h.itm(1)} -attr vt d
load net {AbsAndMax#2:mux1h.itm(2)} -attr vt d
load net {AbsAndMax#2:mux1h.itm(3)} -attr vt d
load net {AbsAndMax#2:mux1h.itm(4)} -attr vt d
load net {AbsAndMax#2:mux1h.itm(5)} -attr vt d
load net {AbsAndMax#2:mux1h.itm(6)} -attr vt d
load net {AbsAndMax#2:mux1h.itm(7)} -attr vt d
load net {AbsAndMax#2:mux1h.itm(8)} -attr vt d
load net {AbsAndMax#2:mux1h.itm(9)} -attr vt d
load net {AbsAndMax#2:mux1h.itm(10)} -attr vt d
load net {AbsAndMax#2:mux1h.itm(11)} -attr vt d
load net {AbsAndMax#2:mux1h.itm(12)} -attr vt d
load net {AbsAndMax#2:mux1h.itm(13)} -attr vt d
load net {AbsAndMax#2:mux1h.itm(14)} -attr vt d
load net {AbsAndMax#2:mux1h.itm(15)} -attr vt d
load netBundle {AbsAndMax#2:mux1h.itm} 16 {AbsAndMax#2:mux1h.itm(0)} {AbsAndMax#2:mux1h.itm(1)} {AbsAndMax#2:mux1h.itm(2)} {AbsAndMax#2:mux1h.itm(3)} {AbsAndMax#2:mux1h.itm(4)} {AbsAndMax#2:mux1h.itm(5)} {AbsAndMax#2:mux1h.itm(6)} {AbsAndMax#2:mux1h.itm(7)} {AbsAndMax#2:mux1h.itm(8)} {AbsAndMax#2:mux1h.itm(9)} {AbsAndMax#2:mux1h.itm(10)} {AbsAndMax#2:mux1h.itm(11)} {AbsAndMax#2:mux1h.itm(12)} {AbsAndMax#2:mux1h.itm(13)} {AbsAndMax#2:mux1h.itm(14)} {AbsAndMax#2:mux1h.itm(15)} -attr xrf 9103 -attr oid 176 -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:mux1h.itm}
load net {conc#196.itm(0)} -attr vt d
load net {conc#196.itm(1)} -attr vt d
load net {conc#196.itm(2)} -attr vt d
load net {conc#196.itm(3)} -attr vt d
load net {conc#196.itm(4)} -attr vt d
load net {conc#196.itm(5)} -attr vt d
load net {conc#196.itm(6)} -attr vt d
load net {conc#196.itm(7)} -attr vt d
load net {conc#196.itm(8)} -attr vt d
load net {conc#196.itm(9)} -attr vt d
load net {conc#196.itm(10)} -attr vt d
load net {conc#196.itm(11)} -attr vt d
load net {conc#196.itm(12)} -attr vt d
load net {conc#196.itm(13)} -attr vt d
load net {conc#196.itm(14)} -attr vt d
load net {conc#196.itm(15)} -attr vt d
load netBundle {conc#196.itm} 16 {conc#196.itm(0)} {conc#196.itm(1)} {conc#196.itm(2)} {conc#196.itm(3)} {conc#196.itm(4)} {conc#196.itm(5)} {conc#196.itm(6)} {conc#196.itm(7)} {conc#196.itm(8)} {conc#196.itm(9)} {conc#196.itm(10)} {conc#196.itm(11)} {conc#196.itm(12)} {conc#196.itm(13)} {conc#196.itm(14)} {conc#196.itm(15)} -attr xrf 9104 -attr oid 177 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#196.itm}
load net {slc(greenx.sva#1)#1.itm(0)} -attr vt d
load net {slc(greenx.sva#1)#1.itm(1)} -attr vt d
load net {slc(greenx.sva#1)#1.itm(2)} -attr vt d
load net {slc(greenx.sva#1)#1.itm(3)} -attr vt d
load net {slc(greenx.sva#1)#1.itm(4)} -attr vt d
load net {slc(greenx.sva#1)#1.itm(5)} -attr vt d
load net {slc(greenx.sva#1)#1.itm(6)} -attr vt d
load net {slc(greenx.sva#1)#1.itm(7)} -attr vt d
load net {slc(greenx.sva#1)#1.itm(8)} -attr vt d
load net {slc(greenx.sva#1)#1.itm(9)} -attr vt d
load netBundle {slc(greenx.sva#1)#1.itm} 10 {slc(greenx.sva#1)#1.itm(0)} {slc(greenx.sva#1)#1.itm(1)} {slc(greenx.sva#1)#1.itm(2)} {slc(greenx.sva#1)#1.itm(3)} {slc(greenx.sva#1)#1.itm(4)} {slc(greenx.sva#1)#1.itm(5)} {slc(greenx.sva#1)#1.itm(6)} {slc(greenx.sva#1)#1.itm(7)} {slc(greenx.sva#1)#1.itm(8)} {slc(greenx.sva#1)#1.itm(9)} -attr xrf 9105 -attr oid 178 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(greenx.sva#1)#1.itm}
load net {AbsAndMax#2:else:if:acc.itm(0)} -attr vt d
load net {AbsAndMax#2:else:if:acc.itm(1)} -attr vt d
load net {AbsAndMax#2:else:if:acc.itm(2)} -attr vt d
load net {AbsAndMax#2:else:if:acc.itm(3)} -attr vt d
load net {AbsAndMax#2:else:if:acc.itm(4)} -attr vt d
load net {AbsAndMax#2:else:if:acc.itm(5)} -attr vt d
load net {AbsAndMax#2:else:if:acc.itm(6)} -attr vt d
load net {AbsAndMax#2:else:if:acc.itm(7)} -attr vt d
load net {AbsAndMax#2:else:if:acc.itm(8)} -attr vt d
load net {AbsAndMax#2:else:if:acc.itm(9)} -attr vt d
load net {AbsAndMax#2:else:if:acc.itm(10)} -attr vt d
load net {AbsAndMax#2:else:if:acc.itm(11)} -attr vt d
load net {AbsAndMax#2:else:if:acc.itm(12)} -attr vt d
load net {AbsAndMax#2:else:if:acc.itm(13)} -attr vt d
load net {AbsAndMax#2:else:if:acc.itm(14)} -attr vt d
load net {AbsAndMax#2:else:if:acc.itm(15)} -attr vt d
load netBundle {AbsAndMax#2:else:if:acc.itm} 16 {AbsAndMax#2:else:if:acc.itm(0)} {AbsAndMax#2:else:if:acc.itm(1)} {AbsAndMax#2:else:if:acc.itm(2)} {AbsAndMax#2:else:if:acc.itm(3)} {AbsAndMax#2:else:if:acc.itm(4)} {AbsAndMax#2:else:if:acc.itm(5)} {AbsAndMax#2:else:if:acc.itm(6)} {AbsAndMax#2:else:if:acc.itm(7)} {AbsAndMax#2:else:if:acc.itm(8)} {AbsAndMax#2:else:if:acc.itm(9)} {AbsAndMax#2:else:if:acc.itm(10)} {AbsAndMax#2:else:if:acc.itm(11)} {AbsAndMax#2:else:if:acc.itm(12)} {AbsAndMax#2:else:if:acc.itm(13)} {AbsAndMax#2:else:if:acc.itm(14)} {AbsAndMax#2:else:if:acc.itm(15)} -attr xrf 9106 -attr oid 179 -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:else:if:acc.itm}
load net {AbsAndMax#2:else:if:not.itm(0)} -attr vt d
load net {AbsAndMax#2:else:if:not.itm(1)} -attr vt d
load net {AbsAndMax#2:else:if:not.itm(2)} -attr vt d
load net {AbsAndMax#2:else:if:not.itm(3)} -attr vt d
load net {AbsAndMax#2:else:if:not.itm(4)} -attr vt d
load net {AbsAndMax#2:else:if:not.itm(5)} -attr vt d
load net {AbsAndMax#2:else:if:not.itm(6)} -attr vt d
load net {AbsAndMax#2:else:if:not.itm(7)} -attr vt d
load net {AbsAndMax#2:else:if:not.itm(8)} -attr vt d
load net {AbsAndMax#2:else:if:not.itm(9)} -attr vt d
load net {AbsAndMax#2:else:if:not.itm(10)} -attr vt d
load net {AbsAndMax#2:else:if:not.itm(11)} -attr vt d
load net {AbsAndMax#2:else:if:not.itm(12)} -attr vt d
load net {AbsAndMax#2:else:if:not.itm(13)} -attr vt d
load net {AbsAndMax#2:else:if:not.itm(14)} -attr vt d
load netBundle {AbsAndMax#2:else:if:not.itm} 15 {AbsAndMax#2:else:if:not.itm(0)} {AbsAndMax#2:else:if:not.itm(1)} {AbsAndMax#2:else:if:not.itm(2)} {AbsAndMax#2:else:if:not.itm(3)} {AbsAndMax#2:else:if:not.itm(4)} {AbsAndMax#2:else:if:not.itm(5)} {AbsAndMax#2:else:if:not.itm(6)} {AbsAndMax#2:else:if:not.itm(7)} {AbsAndMax#2:else:if:not.itm(8)} {AbsAndMax#2:else:if:not.itm(9)} {AbsAndMax#2:else:if:not.itm(10)} {AbsAndMax#2:else:if:not.itm(11)} {AbsAndMax#2:else:if:not.itm(12)} {AbsAndMax#2:else:if:not.itm(13)} {AbsAndMax#2:else:if:not.itm(14)} -attr xrf 9107 -attr oid 180 -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:else:if:not.itm}
load net {slc(greenx.sva#1).itm(0)} -attr vt d
load net {slc(greenx.sva#1).itm(1)} -attr vt d
load net {slc(greenx.sva#1).itm(2)} -attr vt d
load net {slc(greenx.sva#1).itm(3)} -attr vt d
load net {slc(greenx.sva#1).itm(4)} -attr vt d
load net {slc(greenx.sva#1).itm(5)} -attr vt d
load net {slc(greenx.sva#1).itm(6)} -attr vt d
load net {slc(greenx.sva#1).itm(7)} -attr vt d
load net {slc(greenx.sva#1).itm(8)} -attr vt d
load net {slc(greenx.sva#1).itm(9)} -attr vt d
load net {slc(greenx.sva#1).itm(10)} -attr vt d
load net {slc(greenx.sva#1).itm(11)} -attr vt d
load net {slc(greenx.sva#1).itm(12)} -attr vt d
load net {slc(greenx.sva#1).itm(13)} -attr vt d
load net {slc(greenx.sva#1).itm(14)} -attr vt d
load netBundle {slc(greenx.sva#1).itm} 15 {slc(greenx.sva#1).itm(0)} {slc(greenx.sva#1).itm(1)} {slc(greenx.sva#1).itm(2)} {slc(greenx.sva#1).itm(3)} {slc(greenx.sva#1).itm(4)} {slc(greenx.sva#1).itm(5)} {slc(greenx.sva#1).itm(6)} {slc(greenx.sva#1).itm(7)} {slc(greenx.sva#1).itm(8)} {slc(greenx.sva#1).itm(9)} {slc(greenx.sva#1).itm(10)} {slc(greenx.sva#1).itm(11)} {slc(greenx.sva#1).itm(12)} {slc(greenx.sva#1).itm(13)} {slc(greenx.sva#1).itm(14)} -attr xrf 9108 -attr oid 181 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(greenx.sva#1).itm}
load net {AbsAndMax#3:mux1h.itm(0)} -attr vt d
load net {AbsAndMax#3:mux1h.itm(1)} -attr vt d
load net {AbsAndMax#3:mux1h.itm(2)} -attr vt d
load net {AbsAndMax#3:mux1h.itm(3)} -attr vt d
load net {AbsAndMax#3:mux1h.itm(4)} -attr vt d
load net {AbsAndMax#3:mux1h.itm(5)} -attr vt d
load net {AbsAndMax#3:mux1h.itm(6)} -attr vt d
load net {AbsAndMax#3:mux1h.itm(7)} -attr vt d
load net {AbsAndMax#3:mux1h.itm(8)} -attr vt d
load net {AbsAndMax#3:mux1h.itm(9)} -attr vt d
load net {AbsAndMax#3:mux1h.itm(10)} -attr vt d
load net {AbsAndMax#3:mux1h.itm(11)} -attr vt d
load net {AbsAndMax#3:mux1h.itm(12)} -attr vt d
load net {AbsAndMax#3:mux1h.itm(13)} -attr vt d
load net {AbsAndMax#3:mux1h.itm(14)} -attr vt d
load net {AbsAndMax#3:mux1h.itm(15)} -attr vt d
load netBundle {AbsAndMax#3:mux1h.itm} 16 {AbsAndMax#3:mux1h.itm(0)} {AbsAndMax#3:mux1h.itm(1)} {AbsAndMax#3:mux1h.itm(2)} {AbsAndMax#3:mux1h.itm(3)} {AbsAndMax#3:mux1h.itm(4)} {AbsAndMax#3:mux1h.itm(5)} {AbsAndMax#3:mux1h.itm(6)} {AbsAndMax#3:mux1h.itm(7)} {AbsAndMax#3:mux1h.itm(8)} {AbsAndMax#3:mux1h.itm(9)} {AbsAndMax#3:mux1h.itm(10)} {AbsAndMax#3:mux1h.itm(11)} {AbsAndMax#3:mux1h.itm(12)} {AbsAndMax#3:mux1h.itm(13)} {AbsAndMax#3:mux1h.itm(14)} {AbsAndMax#3:mux1h.itm(15)} -attr xrf 9109 -attr oid 182 -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:mux1h.itm}
load net {conc#197.itm(0)} -attr vt d
load net {conc#197.itm(1)} -attr vt d
load net {conc#197.itm(2)} -attr vt d
load net {conc#197.itm(3)} -attr vt d
load net {conc#197.itm(4)} -attr vt d
load net {conc#197.itm(5)} -attr vt d
load net {conc#197.itm(6)} -attr vt d
load net {conc#197.itm(7)} -attr vt d
load net {conc#197.itm(8)} -attr vt d
load net {conc#197.itm(9)} -attr vt d
load net {conc#197.itm(10)} -attr vt d
load net {conc#197.itm(11)} -attr vt d
load net {conc#197.itm(12)} -attr vt d
load net {conc#197.itm(13)} -attr vt d
load net {conc#197.itm(14)} -attr vt d
load net {conc#197.itm(15)} -attr vt d
load netBundle {conc#197.itm} 16 {conc#197.itm(0)} {conc#197.itm(1)} {conc#197.itm(2)} {conc#197.itm(3)} {conc#197.itm(4)} {conc#197.itm(5)} {conc#197.itm(6)} {conc#197.itm(7)} {conc#197.itm(8)} {conc#197.itm(9)} {conc#197.itm(10)} {conc#197.itm(11)} {conc#197.itm(12)} {conc#197.itm(13)} {conc#197.itm(14)} {conc#197.itm(15)} -attr xrf 9110 -attr oid 183 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#197.itm}
load net {slc(greeny.sva#1)#1.itm(0)} -attr vt d
load net {slc(greeny.sva#1)#1.itm(1)} -attr vt d
load net {slc(greeny.sva#1)#1.itm(2)} -attr vt d
load net {slc(greeny.sva#1)#1.itm(3)} -attr vt d
load net {slc(greeny.sva#1)#1.itm(4)} -attr vt d
load net {slc(greeny.sva#1)#1.itm(5)} -attr vt d
load net {slc(greeny.sva#1)#1.itm(6)} -attr vt d
load net {slc(greeny.sva#1)#1.itm(7)} -attr vt d
load net {slc(greeny.sva#1)#1.itm(8)} -attr vt d
load net {slc(greeny.sva#1)#1.itm(9)} -attr vt d
load netBundle {slc(greeny.sva#1)#1.itm} 10 {slc(greeny.sva#1)#1.itm(0)} {slc(greeny.sva#1)#1.itm(1)} {slc(greeny.sva#1)#1.itm(2)} {slc(greeny.sva#1)#1.itm(3)} {slc(greeny.sva#1)#1.itm(4)} {slc(greeny.sva#1)#1.itm(5)} {slc(greeny.sva#1)#1.itm(6)} {slc(greeny.sva#1)#1.itm(7)} {slc(greeny.sva#1)#1.itm(8)} {slc(greeny.sva#1)#1.itm(9)} -attr xrf 9111 -attr oid 184 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(greeny.sva#1)#1.itm}
load net {AbsAndMax#3:else:if:acc.itm(0)} -attr vt d
load net {AbsAndMax#3:else:if:acc.itm(1)} -attr vt d
load net {AbsAndMax#3:else:if:acc.itm(2)} -attr vt d
load net {AbsAndMax#3:else:if:acc.itm(3)} -attr vt d
load net {AbsAndMax#3:else:if:acc.itm(4)} -attr vt d
load net {AbsAndMax#3:else:if:acc.itm(5)} -attr vt d
load net {AbsAndMax#3:else:if:acc.itm(6)} -attr vt d
load net {AbsAndMax#3:else:if:acc.itm(7)} -attr vt d
load net {AbsAndMax#3:else:if:acc.itm(8)} -attr vt d
load net {AbsAndMax#3:else:if:acc.itm(9)} -attr vt d
load net {AbsAndMax#3:else:if:acc.itm(10)} -attr vt d
load net {AbsAndMax#3:else:if:acc.itm(11)} -attr vt d
load net {AbsAndMax#3:else:if:acc.itm(12)} -attr vt d
load net {AbsAndMax#3:else:if:acc.itm(13)} -attr vt d
load net {AbsAndMax#3:else:if:acc.itm(14)} -attr vt d
load net {AbsAndMax#3:else:if:acc.itm(15)} -attr vt d
load netBundle {AbsAndMax#3:else:if:acc.itm} 16 {AbsAndMax#3:else:if:acc.itm(0)} {AbsAndMax#3:else:if:acc.itm(1)} {AbsAndMax#3:else:if:acc.itm(2)} {AbsAndMax#3:else:if:acc.itm(3)} {AbsAndMax#3:else:if:acc.itm(4)} {AbsAndMax#3:else:if:acc.itm(5)} {AbsAndMax#3:else:if:acc.itm(6)} {AbsAndMax#3:else:if:acc.itm(7)} {AbsAndMax#3:else:if:acc.itm(8)} {AbsAndMax#3:else:if:acc.itm(9)} {AbsAndMax#3:else:if:acc.itm(10)} {AbsAndMax#3:else:if:acc.itm(11)} {AbsAndMax#3:else:if:acc.itm(12)} {AbsAndMax#3:else:if:acc.itm(13)} {AbsAndMax#3:else:if:acc.itm(14)} {AbsAndMax#3:else:if:acc.itm(15)} -attr xrf 9112 -attr oid 185 -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:else:if:acc.itm}
load net {AbsAndMax#3:else:if:not.itm(0)} -attr vt d
load net {AbsAndMax#3:else:if:not.itm(1)} -attr vt d
load net {AbsAndMax#3:else:if:not.itm(2)} -attr vt d
load net {AbsAndMax#3:else:if:not.itm(3)} -attr vt d
load net {AbsAndMax#3:else:if:not.itm(4)} -attr vt d
load net {AbsAndMax#3:else:if:not.itm(5)} -attr vt d
load net {AbsAndMax#3:else:if:not.itm(6)} -attr vt d
load net {AbsAndMax#3:else:if:not.itm(7)} -attr vt d
load net {AbsAndMax#3:else:if:not.itm(8)} -attr vt d
load net {AbsAndMax#3:else:if:not.itm(9)} -attr vt d
load net {AbsAndMax#3:else:if:not.itm(10)} -attr vt d
load net {AbsAndMax#3:else:if:not.itm(11)} -attr vt d
load net {AbsAndMax#3:else:if:not.itm(12)} -attr vt d
load net {AbsAndMax#3:else:if:not.itm(13)} -attr vt d
load net {AbsAndMax#3:else:if:not.itm(14)} -attr vt d
load netBundle {AbsAndMax#3:else:if:not.itm} 15 {AbsAndMax#3:else:if:not.itm(0)} {AbsAndMax#3:else:if:not.itm(1)} {AbsAndMax#3:else:if:not.itm(2)} {AbsAndMax#3:else:if:not.itm(3)} {AbsAndMax#3:else:if:not.itm(4)} {AbsAndMax#3:else:if:not.itm(5)} {AbsAndMax#3:else:if:not.itm(6)} {AbsAndMax#3:else:if:not.itm(7)} {AbsAndMax#3:else:if:not.itm(8)} {AbsAndMax#3:else:if:not.itm(9)} {AbsAndMax#3:else:if:not.itm(10)} {AbsAndMax#3:else:if:not.itm(11)} {AbsAndMax#3:else:if:not.itm(12)} {AbsAndMax#3:else:if:not.itm(13)} {AbsAndMax#3:else:if:not.itm(14)} -attr xrf 9113 -attr oid 186 -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:else:if:not.itm}
load net {slc(greeny.sva#1).itm(0)} -attr vt d
load net {slc(greeny.sva#1).itm(1)} -attr vt d
load net {slc(greeny.sva#1).itm(2)} -attr vt d
load net {slc(greeny.sva#1).itm(3)} -attr vt d
load net {slc(greeny.sva#1).itm(4)} -attr vt d
load net {slc(greeny.sva#1).itm(5)} -attr vt d
load net {slc(greeny.sva#1).itm(6)} -attr vt d
load net {slc(greeny.sva#1).itm(7)} -attr vt d
load net {slc(greeny.sva#1).itm(8)} -attr vt d
load net {slc(greeny.sva#1).itm(9)} -attr vt d
load net {slc(greeny.sva#1).itm(10)} -attr vt d
load net {slc(greeny.sva#1).itm(11)} -attr vt d
load net {slc(greeny.sva#1).itm(12)} -attr vt d
load net {slc(greeny.sva#1).itm(13)} -attr vt d
load net {slc(greeny.sva#1).itm(14)} -attr vt d
load netBundle {slc(greeny.sva#1).itm} 15 {slc(greeny.sva#1).itm(0)} {slc(greeny.sva#1).itm(1)} {slc(greeny.sva#1).itm(2)} {slc(greeny.sva#1).itm(3)} {slc(greeny.sva#1).itm(4)} {slc(greeny.sva#1).itm(5)} {slc(greeny.sva#1).itm(6)} {slc(greeny.sva#1).itm(7)} {slc(greeny.sva#1).itm(8)} {slc(greeny.sva#1).itm(9)} {slc(greeny.sva#1).itm(10)} {slc(greeny.sva#1).itm(11)} {slc(greeny.sva#1).itm(12)} {slc(greeny.sva#1).itm(13)} {slc(greeny.sva#1).itm(14)} -attr xrf 9114 -attr oid 187 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(greeny.sva#1).itm}
load net {AbsAndMax#8:else:if:acc.itm(0)} -attr vt d
load net {AbsAndMax#8:else:if:acc.itm(1)} -attr vt d
load net {AbsAndMax#8:else:if:acc.itm(2)} -attr vt d
load net {AbsAndMax#8:else:if:acc.itm(3)} -attr vt d
load net {AbsAndMax#8:else:if:acc.itm(4)} -attr vt d
load net {AbsAndMax#8:else:if:acc.itm(5)} -attr vt d
load net {AbsAndMax#8:else:if:acc.itm(6)} -attr vt d
load net {AbsAndMax#8:else:if:acc.itm(7)} -attr vt d
load net {AbsAndMax#8:else:if:acc.itm(8)} -attr vt d
load net {AbsAndMax#8:else:if:acc.itm(9)} -attr vt d
load net {AbsAndMax#8:else:if:acc.itm(10)} -attr vt d
load net {AbsAndMax#8:else:if:acc.itm(11)} -attr vt d
load net {AbsAndMax#8:else:if:acc.itm(12)} -attr vt d
load net {AbsAndMax#8:else:if:acc.itm(13)} -attr vt d
load net {AbsAndMax#8:else:if:acc.itm(14)} -attr vt d
load net {AbsAndMax#8:else:if:acc.itm(15)} -attr vt d
load netBundle {AbsAndMax#8:else:if:acc.itm} 16 {AbsAndMax#8:else:if:acc.itm(0)} {AbsAndMax#8:else:if:acc.itm(1)} {AbsAndMax#8:else:if:acc.itm(2)} {AbsAndMax#8:else:if:acc.itm(3)} {AbsAndMax#8:else:if:acc.itm(4)} {AbsAndMax#8:else:if:acc.itm(5)} {AbsAndMax#8:else:if:acc.itm(6)} {AbsAndMax#8:else:if:acc.itm(7)} {AbsAndMax#8:else:if:acc.itm(8)} {AbsAndMax#8:else:if:acc.itm(9)} {AbsAndMax#8:else:if:acc.itm(10)} {AbsAndMax#8:else:if:acc.itm(11)} {AbsAndMax#8:else:if:acc.itm(12)} {AbsAndMax#8:else:if:acc.itm(13)} {AbsAndMax#8:else:if:acc.itm(14)} {AbsAndMax#8:else:if:acc.itm(15)} -attr xrf 9115 -attr oid 188 -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:else:if:acc.itm}
load net {AbsAndMax#8:else:if:not.itm(0)} -attr vt d
load net {AbsAndMax#8:else:if:not.itm(1)} -attr vt d
load net {AbsAndMax#8:else:if:not.itm(2)} -attr vt d
load net {AbsAndMax#8:else:if:not.itm(3)} -attr vt d
load net {AbsAndMax#8:else:if:not.itm(4)} -attr vt d
load net {AbsAndMax#8:else:if:not.itm(5)} -attr vt d
load net {AbsAndMax#8:else:if:not.itm(6)} -attr vt d
load net {AbsAndMax#8:else:if:not.itm(7)} -attr vt d
load net {AbsAndMax#8:else:if:not.itm(8)} -attr vt d
load net {AbsAndMax#8:else:if:not.itm(9)} -attr vt d
load net {AbsAndMax#8:else:if:not.itm(10)} -attr vt d
load net {AbsAndMax#8:else:if:not.itm(11)} -attr vt d
load net {AbsAndMax#8:else:if:not.itm(12)} -attr vt d
load net {AbsAndMax#8:else:if:not.itm(13)} -attr vt d
load net {AbsAndMax#8:else:if:not.itm(14)} -attr vt d
load netBundle {AbsAndMax#8:else:if:not.itm} 15 {AbsAndMax#8:else:if:not.itm(0)} {AbsAndMax#8:else:if:not.itm(1)} {AbsAndMax#8:else:if:not.itm(2)} {AbsAndMax#8:else:if:not.itm(3)} {AbsAndMax#8:else:if:not.itm(4)} {AbsAndMax#8:else:if:not.itm(5)} {AbsAndMax#8:else:if:not.itm(6)} {AbsAndMax#8:else:if:not.itm(7)} {AbsAndMax#8:else:if:not.itm(8)} {AbsAndMax#8:else:if:not.itm(9)} {AbsAndMax#8:else:if:not.itm(10)} {AbsAndMax#8:else:if:not.itm(11)} {AbsAndMax#8:else:if:not.itm(12)} {AbsAndMax#8:else:if:not.itm(13)} {AbsAndMax#8:else:if:not.itm(14)} -attr xrf 9116 -attr oid 189 -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:else:if:not.itm}
load net {slc(FRAME:ac_int:cctor#14.sva).itm(0)} -attr vt d
load net {slc(FRAME:ac_int:cctor#14.sva).itm(1)} -attr vt d
load net {slc(FRAME:ac_int:cctor#14.sva).itm(2)} -attr vt d
load net {slc(FRAME:ac_int:cctor#14.sva).itm(3)} -attr vt d
load net {slc(FRAME:ac_int:cctor#14.sva).itm(4)} -attr vt d
load net {slc(FRAME:ac_int:cctor#14.sva).itm(5)} -attr vt d
load net {slc(FRAME:ac_int:cctor#14.sva).itm(6)} -attr vt d
load net {slc(FRAME:ac_int:cctor#14.sva).itm(7)} -attr vt d
load net {slc(FRAME:ac_int:cctor#14.sva).itm(8)} -attr vt d
load net {slc(FRAME:ac_int:cctor#14.sva).itm(9)} -attr vt d
load net {slc(FRAME:ac_int:cctor#14.sva).itm(10)} -attr vt d
load net {slc(FRAME:ac_int:cctor#14.sva).itm(11)} -attr vt d
load net {slc(FRAME:ac_int:cctor#14.sva).itm(12)} -attr vt d
load net {slc(FRAME:ac_int:cctor#14.sva).itm(13)} -attr vt d
load net {slc(FRAME:ac_int:cctor#14.sva).itm(14)} -attr vt d
load netBundle {slc(FRAME:ac_int:cctor#14.sva).itm} 15 {slc(FRAME:ac_int:cctor#14.sva).itm(0)} {slc(FRAME:ac_int:cctor#14.sva).itm(1)} {slc(FRAME:ac_int:cctor#14.sva).itm(2)} {slc(FRAME:ac_int:cctor#14.sva).itm(3)} {slc(FRAME:ac_int:cctor#14.sva).itm(4)} {slc(FRAME:ac_int:cctor#14.sva).itm(5)} {slc(FRAME:ac_int:cctor#14.sva).itm(6)} {slc(FRAME:ac_int:cctor#14.sva).itm(7)} {slc(FRAME:ac_int:cctor#14.sva).itm(8)} {slc(FRAME:ac_int:cctor#14.sva).itm(9)} {slc(FRAME:ac_int:cctor#14.sva).itm(10)} {slc(FRAME:ac_int:cctor#14.sva).itm(11)} {slc(FRAME:ac_int:cctor#14.sva).itm(12)} {slc(FRAME:ac_int:cctor#14.sva).itm(13)} {slc(FRAME:ac_int:cctor#14.sva).itm(14)} -attr xrf 9117 -attr oid 190 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(FRAME:ac_int:cctor#14.sva).itm}
load net {conc#198.itm(0)} -attr vt d
load net {conc#198.itm(1)} -attr vt d
load net {conc#198.itm(2)} -attr vt d
load net {conc#198.itm(3)} -attr vt d
load net {conc#198.itm(4)} -attr vt d
load net {conc#198.itm(5)} -attr vt d
load net {conc#198.itm(6)} -attr vt d
load net {conc#198.itm(7)} -attr vt d
load net {conc#198.itm(8)} -attr vt d
load net {conc#198.itm(9)} -attr vt d
load net {conc#198.itm(10)} -attr vt d
load net {conc#198.itm(11)} -attr vt d
load net {conc#198.itm(12)} -attr vt d
load net {conc#198.itm(13)} -attr vt d
load net {conc#198.itm(14)} -attr vt d
load net {conc#198.itm(15)} -attr vt d
load netBundle {conc#198.itm} 16 {conc#198.itm(0)} {conc#198.itm(1)} {conc#198.itm(2)} {conc#198.itm(3)} {conc#198.itm(4)} {conc#198.itm(5)} {conc#198.itm(6)} {conc#198.itm(7)} {conc#198.itm(8)} {conc#198.itm(9)} {conc#198.itm(10)} {conc#198.itm(11)} {conc#198.itm(12)} {conc#198.itm(13)} {conc#198.itm(14)} {conc#198.itm(15)} -attr xrf 9118 -attr oid 191 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#198.itm}
load net {slc(FRAME:ac_int:cctor#14.sva)#2.itm(0)} -attr vt d
load net {slc(FRAME:ac_int:cctor#14.sva)#2.itm(1)} -attr vt d
load net {slc(FRAME:ac_int:cctor#14.sva)#2.itm(2)} -attr vt d
load net {slc(FRAME:ac_int:cctor#14.sva)#2.itm(3)} -attr vt d
load net {slc(FRAME:ac_int:cctor#14.sva)#2.itm(4)} -attr vt d
load net {slc(FRAME:ac_int:cctor#14.sva)#2.itm(5)} -attr vt d
load net {slc(FRAME:ac_int:cctor#14.sva)#2.itm(6)} -attr vt d
load net {slc(FRAME:ac_int:cctor#14.sva)#2.itm(7)} -attr vt d
load net {slc(FRAME:ac_int:cctor#14.sva)#2.itm(8)} -attr vt d
load net {slc(FRAME:ac_int:cctor#14.sva)#2.itm(9)} -attr vt d
load netBundle {slc(FRAME:ac_int:cctor#14.sva)#2.itm} 10 {slc(FRAME:ac_int:cctor#14.sva)#2.itm(0)} {slc(FRAME:ac_int:cctor#14.sva)#2.itm(1)} {slc(FRAME:ac_int:cctor#14.sva)#2.itm(2)} {slc(FRAME:ac_int:cctor#14.sva)#2.itm(3)} {slc(FRAME:ac_int:cctor#14.sva)#2.itm(4)} {slc(FRAME:ac_int:cctor#14.sva)#2.itm(5)} {slc(FRAME:ac_int:cctor#14.sva)#2.itm(6)} {slc(FRAME:ac_int:cctor#14.sva)#2.itm(7)} {slc(FRAME:ac_int:cctor#14.sva)#2.itm(8)} {slc(FRAME:ac_int:cctor#14.sva)#2.itm(9)} -attr xrf 9119 -attr oid 192 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(FRAME:ac_int:cctor#14.sva)#2.itm}
load net {AbsAndMax#7:else:if:acc.itm(0)} -attr vt d
load net {AbsAndMax#7:else:if:acc.itm(1)} -attr vt d
load net {AbsAndMax#7:else:if:acc.itm(2)} -attr vt d
load net {AbsAndMax#7:else:if:acc.itm(3)} -attr vt d
load net {AbsAndMax#7:else:if:acc.itm(4)} -attr vt d
load net {AbsAndMax#7:else:if:acc.itm(5)} -attr vt d
load net {AbsAndMax#7:else:if:acc.itm(6)} -attr vt d
load net {AbsAndMax#7:else:if:acc.itm(7)} -attr vt d
load net {AbsAndMax#7:else:if:acc.itm(8)} -attr vt d
load net {AbsAndMax#7:else:if:acc.itm(9)} -attr vt d
load net {AbsAndMax#7:else:if:acc.itm(10)} -attr vt d
load net {AbsAndMax#7:else:if:acc.itm(11)} -attr vt d
load net {AbsAndMax#7:else:if:acc.itm(12)} -attr vt d
load net {AbsAndMax#7:else:if:acc.itm(13)} -attr vt d
load net {AbsAndMax#7:else:if:acc.itm(14)} -attr vt d
load net {AbsAndMax#7:else:if:acc.itm(15)} -attr vt d
load netBundle {AbsAndMax#7:else:if:acc.itm} 16 {AbsAndMax#7:else:if:acc.itm(0)} {AbsAndMax#7:else:if:acc.itm(1)} {AbsAndMax#7:else:if:acc.itm(2)} {AbsAndMax#7:else:if:acc.itm(3)} {AbsAndMax#7:else:if:acc.itm(4)} {AbsAndMax#7:else:if:acc.itm(5)} {AbsAndMax#7:else:if:acc.itm(6)} {AbsAndMax#7:else:if:acc.itm(7)} {AbsAndMax#7:else:if:acc.itm(8)} {AbsAndMax#7:else:if:acc.itm(9)} {AbsAndMax#7:else:if:acc.itm(10)} {AbsAndMax#7:else:if:acc.itm(11)} {AbsAndMax#7:else:if:acc.itm(12)} {AbsAndMax#7:else:if:acc.itm(13)} {AbsAndMax#7:else:if:acc.itm(14)} {AbsAndMax#7:else:if:acc.itm(15)} -attr xrf 9120 -attr oid 193 -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:else:if:acc.itm}
load net {AbsAndMax#7:else:if:not.itm(0)} -attr vt d
load net {AbsAndMax#7:else:if:not.itm(1)} -attr vt d
load net {AbsAndMax#7:else:if:not.itm(2)} -attr vt d
load net {AbsAndMax#7:else:if:not.itm(3)} -attr vt d
load net {AbsAndMax#7:else:if:not.itm(4)} -attr vt d
load net {AbsAndMax#7:else:if:not.itm(5)} -attr vt d
load net {AbsAndMax#7:else:if:not.itm(6)} -attr vt d
load net {AbsAndMax#7:else:if:not.itm(7)} -attr vt d
load net {AbsAndMax#7:else:if:not.itm(8)} -attr vt d
load net {AbsAndMax#7:else:if:not.itm(9)} -attr vt d
load net {AbsAndMax#7:else:if:not.itm(10)} -attr vt d
load net {AbsAndMax#7:else:if:not.itm(11)} -attr vt d
load net {AbsAndMax#7:else:if:not.itm(12)} -attr vt d
load net {AbsAndMax#7:else:if:not.itm(13)} -attr vt d
load net {AbsAndMax#7:else:if:not.itm(14)} -attr vt d
load netBundle {AbsAndMax#7:else:if:not.itm} 15 {AbsAndMax#7:else:if:not.itm(0)} {AbsAndMax#7:else:if:not.itm(1)} {AbsAndMax#7:else:if:not.itm(2)} {AbsAndMax#7:else:if:not.itm(3)} {AbsAndMax#7:else:if:not.itm(4)} {AbsAndMax#7:else:if:not.itm(5)} {AbsAndMax#7:else:if:not.itm(6)} {AbsAndMax#7:else:if:not.itm(7)} {AbsAndMax#7:else:if:not.itm(8)} {AbsAndMax#7:else:if:not.itm(9)} {AbsAndMax#7:else:if:not.itm(10)} {AbsAndMax#7:else:if:not.itm(11)} {AbsAndMax#7:else:if:not.itm(12)} {AbsAndMax#7:else:if:not.itm(13)} {AbsAndMax#7:else:if:not.itm(14)} -attr xrf 9121 -attr oid 194 -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:else:if:not.itm}
load net {slc(FRAME:ac_int:cctor#13.sva).itm(0)} -attr vt d
load net {slc(FRAME:ac_int:cctor#13.sva).itm(1)} -attr vt d
load net {slc(FRAME:ac_int:cctor#13.sva).itm(2)} -attr vt d
load net {slc(FRAME:ac_int:cctor#13.sva).itm(3)} -attr vt d
load net {slc(FRAME:ac_int:cctor#13.sva).itm(4)} -attr vt d
load net {slc(FRAME:ac_int:cctor#13.sva).itm(5)} -attr vt d
load net {slc(FRAME:ac_int:cctor#13.sva).itm(6)} -attr vt d
load net {slc(FRAME:ac_int:cctor#13.sva).itm(7)} -attr vt d
load net {slc(FRAME:ac_int:cctor#13.sva).itm(8)} -attr vt d
load net {slc(FRAME:ac_int:cctor#13.sva).itm(9)} -attr vt d
load net {slc(FRAME:ac_int:cctor#13.sva).itm(10)} -attr vt d
load net {slc(FRAME:ac_int:cctor#13.sva).itm(11)} -attr vt d
load net {slc(FRAME:ac_int:cctor#13.sva).itm(12)} -attr vt d
load net {slc(FRAME:ac_int:cctor#13.sva).itm(13)} -attr vt d
load net {slc(FRAME:ac_int:cctor#13.sva).itm(14)} -attr vt d
load netBundle {slc(FRAME:ac_int:cctor#13.sva).itm} 15 {slc(FRAME:ac_int:cctor#13.sva).itm(0)} {slc(FRAME:ac_int:cctor#13.sva).itm(1)} {slc(FRAME:ac_int:cctor#13.sva).itm(2)} {slc(FRAME:ac_int:cctor#13.sva).itm(3)} {slc(FRAME:ac_int:cctor#13.sva).itm(4)} {slc(FRAME:ac_int:cctor#13.sva).itm(5)} {slc(FRAME:ac_int:cctor#13.sva).itm(6)} {slc(FRAME:ac_int:cctor#13.sva).itm(7)} {slc(FRAME:ac_int:cctor#13.sva).itm(8)} {slc(FRAME:ac_int:cctor#13.sva).itm(9)} {slc(FRAME:ac_int:cctor#13.sva).itm(10)} {slc(FRAME:ac_int:cctor#13.sva).itm(11)} {slc(FRAME:ac_int:cctor#13.sva).itm(12)} {slc(FRAME:ac_int:cctor#13.sva).itm(13)} {slc(FRAME:ac_int:cctor#13.sva).itm(14)} -attr xrf 9122 -attr oid 195 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(FRAME:ac_int:cctor#13.sva).itm}
load net {conc#199.itm(0)} -attr vt d
load net {conc#199.itm(1)} -attr vt d
load net {conc#199.itm(2)} -attr vt d
load net {conc#199.itm(3)} -attr vt d
load net {conc#199.itm(4)} -attr vt d
load net {conc#199.itm(5)} -attr vt d
load net {conc#199.itm(6)} -attr vt d
load net {conc#199.itm(7)} -attr vt d
load net {conc#199.itm(8)} -attr vt d
load net {conc#199.itm(9)} -attr vt d
load net {conc#199.itm(10)} -attr vt d
load net {conc#199.itm(11)} -attr vt d
load net {conc#199.itm(12)} -attr vt d
load net {conc#199.itm(13)} -attr vt d
load net {conc#199.itm(14)} -attr vt d
load net {conc#199.itm(15)} -attr vt d
load netBundle {conc#199.itm} 16 {conc#199.itm(0)} {conc#199.itm(1)} {conc#199.itm(2)} {conc#199.itm(3)} {conc#199.itm(4)} {conc#199.itm(5)} {conc#199.itm(6)} {conc#199.itm(7)} {conc#199.itm(8)} {conc#199.itm(9)} {conc#199.itm(10)} {conc#199.itm(11)} {conc#199.itm(12)} {conc#199.itm(13)} {conc#199.itm(14)} {conc#199.itm(15)} -attr xrf 9123 -attr oid 196 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#199.itm}
load net {slc(FRAME:ac_int:cctor#13.sva)#2.itm(0)} -attr vt d
load net {slc(FRAME:ac_int:cctor#13.sva)#2.itm(1)} -attr vt d
load net {slc(FRAME:ac_int:cctor#13.sva)#2.itm(2)} -attr vt d
load net {slc(FRAME:ac_int:cctor#13.sva)#2.itm(3)} -attr vt d
load net {slc(FRAME:ac_int:cctor#13.sva)#2.itm(4)} -attr vt d
load net {slc(FRAME:ac_int:cctor#13.sva)#2.itm(5)} -attr vt d
load net {slc(FRAME:ac_int:cctor#13.sva)#2.itm(6)} -attr vt d
load net {slc(FRAME:ac_int:cctor#13.sva)#2.itm(7)} -attr vt d
load net {slc(FRAME:ac_int:cctor#13.sva)#2.itm(8)} -attr vt d
load net {slc(FRAME:ac_int:cctor#13.sva)#2.itm(9)} -attr vt d
load netBundle {slc(FRAME:ac_int:cctor#13.sva)#2.itm} 10 {slc(FRAME:ac_int:cctor#13.sva)#2.itm(0)} {slc(FRAME:ac_int:cctor#13.sva)#2.itm(1)} {slc(FRAME:ac_int:cctor#13.sva)#2.itm(2)} {slc(FRAME:ac_int:cctor#13.sva)#2.itm(3)} {slc(FRAME:ac_int:cctor#13.sva)#2.itm(4)} {slc(FRAME:ac_int:cctor#13.sva)#2.itm(5)} {slc(FRAME:ac_int:cctor#13.sva)#2.itm(6)} {slc(FRAME:ac_int:cctor#13.sva)#2.itm(7)} {slc(FRAME:ac_int:cctor#13.sva)#2.itm(8)} {slc(FRAME:ac_int:cctor#13.sva)#2.itm(9)} -attr xrf 9124 -attr oid 197 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(FRAME:ac_int:cctor#13.sva)#2.itm}
load net {AbsAndMax#8:not.itm(0)} -attr vt d
load net {AbsAndMax#8:not.itm(1)} -attr vt d
load net {AbsAndMax#8:not.itm(2)} -attr vt d
load net {AbsAndMax#8:not.itm(3)} -attr vt d
load net {AbsAndMax#8:not.itm(4)} -attr vt d
load net {AbsAndMax#8:not.itm(5)} -attr vt d
load netBundle {AbsAndMax#8:not.itm} 6 {AbsAndMax#8:not.itm(0)} {AbsAndMax#8:not.itm(1)} {AbsAndMax#8:not.itm(2)} {AbsAndMax#8:not.itm(3)} {AbsAndMax#8:not.itm(4)} {AbsAndMax#8:not.itm(5)} -attr xrf 9125 -attr oid 198 -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:not.itm}
load net {slc(FRAME:ac_int:cctor#14.sva)#3.itm(0)} -attr vt d
load net {slc(FRAME:ac_int:cctor#14.sva)#3.itm(1)} -attr vt d
load net {slc(FRAME:ac_int:cctor#14.sva)#3.itm(2)} -attr vt d
load net {slc(FRAME:ac_int:cctor#14.sva)#3.itm(3)} -attr vt d
load net {slc(FRAME:ac_int:cctor#14.sva)#3.itm(4)} -attr vt d
load net {slc(FRAME:ac_int:cctor#14.sva)#3.itm(5)} -attr vt d
load netBundle {slc(FRAME:ac_int:cctor#14.sva)#3.itm} 6 {slc(FRAME:ac_int:cctor#14.sva)#3.itm(0)} {slc(FRAME:ac_int:cctor#14.sva)#3.itm(1)} {slc(FRAME:ac_int:cctor#14.sva)#3.itm(2)} {slc(FRAME:ac_int:cctor#14.sva)#3.itm(3)} {slc(FRAME:ac_int:cctor#14.sva)#3.itm(4)} {slc(FRAME:ac_int:cctor#14.sva)#3.itm(5)} -attr xrf 9126 -attr oid 199 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(FRAME:ac_int:cctor#14.sva)#3.itm}
load net {AbsAndMax#2:not.itm(0)} -attr vt d
load net {AbsAndMax#2:not.itm(1)} -attr vt d
load net {AbsAndMax#2:not.itm(2)} -attr vt d
load net {AbsAndMax#2:not.itm(3)} -attr vt d
load net {AbsAndMax#2:not.itm(4)} -attr vt d
load net {AbsAndMax#2:not.itm(5)} -attr vt d
load netBundle {AbsAndMax#2:not.itm} 6 {AbsAndMax#2:not.itm(0)} {AbsAndMax#2:not.itm(1)} {AbsAndMax#2:not.itm(2)} {AbsAndMax#2:not.itm(3)} {AbsAndMax#2:not.itm(4)} {AbsAndMax#2:not.itm(5)} -attr xrf 9127 -attr oid 200 -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:not.itm}
load net {slc(greenx.sva#1)#3.itm(0)} -attr vt d
load net {slc(greenx.sva#1)#3.itm(1)} -attr vt d
load net {slc(greenx.sva#1)#3.itm(2)} -attr vt d
load net {slc(greenx.sva#1)#3.itm(3)} -attr vt d
load net {slc(greenx.sva#1)#3.itm(4)} -attr vt d
load net {slc(greenx.sva#1)#3.itm(5)} -attr vt d
load netBundle {slc(greenx.sva#1)#3.itm} 6 {slc(greenx.sva#1)#3.itm(0)} {slc(greenx.sva#1)#3.itm(1)} {slc(greenx.sva#1)#3.itm(2)} {slc(greenx.sva#1)#3.itm(3)} {slc(greenx.sva#1)#3.itm(4)} {slc(greenx.sva#1)#3.itm(5)} -attr xrf 9128 -attr oid 201 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(greenx.sva#1)#3.itm}
load net {AbsAndMax#3:not.itm(0)} -attr vt d
load net {AbsAndMax#3:not.itm(1)} -attr vt d
load net {AbsAndMax#3:not.itm(2)} -attr vt d
load net {AbsAndMax#3:not.itm(3)} -attr vt d
load net {AbsAndMax#3:not.itm(4)} -attr vt d
load net {AbsAndMax#3:not.itm(5)} -attr vt d
load netBundle {AbsAndMax#3:not.itm} 6 {AbsAndMax#3:not.itm(0)} {AbsAndMax#3:not.itm(1)} {AbsAndMax#3:not.itm(2)} {AbsAndMax#3:not.itm(3)} {AbsAndMax#3:not.itm(4)} {AbsAndMax#3:not.itm(5)} -attr xrf 9129 -attr oid 202 -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:not.itm}
load net {slc(greeny.sva#1)#3.itm(0)} -attr vt d
load net {slc(greeny.sva#1)#3.itm(1)} -attr vt d
load net {slc(greeny.sva#1)#3.itm(2)} -attr vt d
load net {slc(greeny.sva#1)#3.itm(3)} -attr vt d
load net {slc(greeny.sva#1)#3.itm(4)} -attr vt d
load net {slc(greeny.sva#1)#3.itm(5)} -attr vt d
load netBundle {slc(greeny.sva#1)#3.itm} 6 {slc(greeny.sva#1)#3.itm(0)} {slc(greeny.sva#1)#3.itm(1)} {slc(greeny.sva#1)#3.itm(2)} {slc(greeny.sva#1)#3.itm(3)} {slc(greeny.sva#1)#3.itm(4)} {slc(greeny.sva#1)#3.itm(5)} -attr xrf 9130 -attr oid 203 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(greeny.sva#1)#3.itm}
load net {AbsAndMax#7:not.itm(0)} -attr vt d
load net {AbsAndMax#7:not.itm(1)} -attr vt d
load net {AbsAndMax#7:not.itm(2)} -attr vt d
load net {AbsAndMax#7:not.itm(3)} -attr vt d
load net {AbsAndMax#7:not.itm(4)} -attr vt d
load net {AbsAndMax#7:not.itm(5)} -attr vt d
load netBundle {AbsAndMax#7:not.itm} 6 {AbsAndMax#7:not.itm(0)} {AbsAndMax#7:not.itm(1)} {AbsAndMax#7:not.itm(2)} {AbsAndMax#7:not.itm(3)} {AbsAndMax#7:not.itm(4)} {AbsAndMax#7:not.itm(5)} -attr xrf 9131 -attr oid 204 -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:not.itm}
load net {slc(FRAME:ac_int:cctor#13.sva)#3.itm(0)} -attr vt d
load net {slc(FRAME:ac_int:cctor#13.sva)#3.itm(1)} -attr vt d
load net {slc(FRAME:ac_int:cctor#13.sva)#3.itm(2)} -attr vt d
load net {slc(FRAME:ac_int:cctor#13.sva)#3.itm(3)} -attr vt d
load net {slc(FRAME:ac_int:cctor#13.sva)#3.itm(4)} -attr vt d
load net {slc(FRAME:ac_int:cctor#13.sva)#3.itm(5)} -attr vt d
load netBundle {slc(FRAME:ac_int:cctor#13.sva)#3.itm} 6 {slc(FRAME:ac_int:cctor#13.sva)#3.itm(0)} {slc(FRAME:ac_int:cctor#13.sva)#3.itm(1)} {slc(FRAME:ac_int:cctor#13.sva)#3.itm(2)} {slc(FRAME:ac_int:cctor#13.sva)#3.itm(3)} {slc(FRAME:ac_int:cctor#13.sva)#3.itm(4)} {slc(FRAME:ac_int:cctor#13.sva)#3.itm(5)} -attr xrf 9132 -attr oid 205 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(FRAME:ac_int:cctor#13.sva)#3.itm}
load net {AbsAndMax#4:not.itm(0)} -attr vt d
load net {AbsAndMax#4:not.itm(1)} -attr vt d
load net {AbsAndMax#4:not.itm(2)} -attr vt d
load net {AbsAndMax#4:not.itm(3)} -attr vt d
load net {AbsAndMax#4:not.itm(4)} -attr vt d
load net {AbsAndMax#4:not.itm(5)} -attr vt d
load netBundle {AbsAndMax#4:not.itm} 6 {AbsAndMax#4:not.itm(0)} {AbsAndMax#4:not.itm(1)} {AbsAndMax#4:not.itm(2)} {AbsAndMax#4:not.itm(3)} {AbsAndMax#4:not.itm(4)} {AbsAndMax#4:not.itm(5)} -attr xrf 9133 -attr oid 206 -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:not.itm}
load net {slc(bluex.sva#1)#3.itm(0)} -attr vt d
load net {slc(bluex.sva#1)#3.itm(1)} -attr vt d
load net {slc(bluex.sva#1)#3.itm(2)} -attr vt d
load net {slc(bluex.sva#1)#3.itm(3)} -attr vt d
load net {slc(bluex.sva#1)#3.itm(4)} -attr vt d
load net {slc(bluex.sva#1)#3.itm(5)} -attr vt d
load netBundle {slc(bluex.sva#1)#3.itm} 6 {slc(bluex.sva#1)#3.itm(0)} {slc(bluex.sva#1)#3.itm(1)} {slc(bluex.sva#1)#3.itm(2)} {slc(bluex.sva#1)#3.itm(3)} {slc(bluex.sva#1)#3.itm(4)} {slc(bluex.sva#1)#3.itm(5)} -attr xrf 9134 -attr oid 207 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bluex.sva#1)#3.itm}
load net {AbsAndMax#5:not.itm(0)} -attr vt d
load net {AbsAndMax#5:not.itm(1)} -attr vt d
load net {AbsAndMax#5:not.itm(2)} -attr vt d
load net {AbsAndMax#5:not.itm(3)} -attr vt d
load net {AbsAndMax#5:not.itm(4)} -attr vt d
load net {AbsAndMax#5:not.itm(5)} -attr vt d
load netBundle {AbsAndMax#5:not.itm} 6 {AbsAndMax#5:not.itm(0)} {AbsAndMax#5:not.itm(1)} {AbsAndMax#5:not.itm(2)} {AbsAndMax#5:not.itm(3)} {AbsAndMax#5:not.itm(4)} {AbsAndMax#5:not.itm(5)} -attr xrf 9135 -attr oid 208 -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:not.itm}
load net {slc(bluey.sva#1)#3.itm(0)} -attr vt d
load net {slc(bluey.sva#1)#3.itm(1)} -attr vt d
load net {slc(bluey.sva#1)#3.itm(2)} -attr vt d
load net {slc(bluey.sva#1)#3.itm(3)} -attr vt d
load net {slc(bluey.sva#1)#3.itm(4)} -attr vt d
load net {slc(bluey.sva#1)#3.itm(5)} -attr vt d
load netBundle {slc(bluey.sva#1)#3.itm} 6 {slc(bluey.sva#1)#3.itm(0)} {slc(bluey.sva#1)#3.itm(1)} {slc(bluey.sva#1)#3.itm(2)} {slc(bluey.sva#1)#3.itm(3)} {slc(bluey.sva#1)#3.itm(4)} {slc(bluey.sva#1)#3.itm(5)} -attr xrf 9136 -attr oid 209 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bluey.sva#1)#3.itm}
load net {AbsAndMax:not.itm(0)} -attr vt d
load net {AbsAndMax:not.itm(1)} -attr vt d
load net {AbsAndMax:not.itm(2)} -attr vt d
load net {AbsAndMax:not.itm(3)} -attr vt d
load net {AbsAndMax:not.itm(4)} -attr vt d
load net {AbsAndMax:not.itm(5)} -attr vt d
load netBundle {AbsAndMax:not.itm} 6 {AbsAndMax:not.itm(0)} {AbsAndMax:not.itm(1)} {AbsAndMax:not.itm(2)} {AbsAndMax:not.itm(3)} {AbsAndMax:not.itm(4)} {AbsAndMax:not.itm(5)} -attr xrf 9137 -attr oid 210 -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:not.itm}
load net {slc(redx.sva#1)#3.itm(0)} -attr vt d
load net {slc(redx.sva#1)#3.itm(1)} -attr vt d
load net {slc(redx.sva#1)#3.itm(2)} -attr vt d
load net {slc(redx.sva#1)#3.itm(3)} -attr vt d
load net {slc(redx.sva#1)#3.itm(4)} -attr vt d
load net {slc(redx.sva#1)#3.itm(5)} -attr vt d
load netBundle {slc(redx.sva#1)#3.itm} 6 {slc(redx.sva#1)#3.itm(0)} {slc(redx.sva#1)#3.itm(1)} {slc(redx.sva#1)#3.itm(2)} {slc(redx.sva#1)#3.itm(3)} {slc(redx.sva#1)#3.itm(4)} {slc(redx.sva#1)#3.itm(5)} -attr xrf 9138 -attr oid 211 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(redx.sva#1)#3.itm}
load net {AbsAndMax#1:not.itm(0)} -attr vt d
load net {AbsAndMax#1:not.itm(1)} -attr vt d
load net {AbsAndMax#1:not.itm(2)} -attr vt d
load net {AbsAndMax#1:not.itm(3)} -attr vt d
load net {AbsAndMax#1:not.itm(4)} -attr vt d
load net {AbsAndMax#1:not.itm(5)} -attr vt d
load netBundle {AbsAndMax#1:not.itm} 6 {AbsAndMax#1:not.itm(0)} {AbsAndMax#1:not.itm(1)} {AbsAndMax#1:not.itm(2)} {AbsAndMax#1:not.itm(3)} {AbsAndMax#1:not.itm(4)} {AbsAndMax#1:not.itm(5)} -attr xrf 9139 -attr oid 212 -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:not.itm}
load net {slc(redy.sva#1)#3.itm(0)} -attr vt d
load net {slc(redy.sva#1)#3.itm(1)} -attr vt d
load net {slc(redy.sva#1)#3.itm(2)} -attr vt d
load net {slc(redy.sva#1)#3.itm(3)} -attr vt d
load net {slc(redy.sva#1)#3.itm(4)} -attr vt d
load net {slc(redy.sva#1)#3.itm(5)} -attr vt d
load netBundle {slc(redy.sva#1)#3.itm} 6 {slc(redy.sva#1)#3.itm(0)} {slc(redy.sva#1)#3.itm(1)} {slc(redy.sva#1)#3.itm(2)} {slc(redy.sva#1)#3.itm(3)} {slc(redy.sva#1)#3.itm(4)} {slc(redy.sva#1)#3.itm(5)} -attr xrf 9140 -attr oid 213 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(redy.sva#1)#3.itm}
load net {exs#24.itm(0)} -attr vt d
load net {exs#24.itm(1)} -attr vt d
load net {exs#24.itm(2)} -attr vt d
load net {exs#24.itm(3)} -attr vt d
load net {exs#24.itm(4)} -attr vt d
load net {exs#24.itm(5)} -attr vt d
load net {exs#24.itm(6)} -attr vt d
load net {exs#24.itm(7)} -attr vt d
load net {exs#24.itm(8)} -attr vt d
load net {exs#24.itm(9)} -attr vt d
load net {exs#24.itm(10)} -attr vt d
load net {exs#24.itm(11)} -attr vt d
load net {exs#24.itm(12)} -attr vt d
load net {exs#24.itm(13)} -attr vt d
load net {exs#24.itm(14)} -attr vt d
load net {exs#24.itm(15)} -attr vt d
load netBundle {exs#24.itm} 16 {exs#24.itm(0)} {exs#24.itm(1)} {exs#24.itm(2)} {exs#24.itm(3)} {exs#24.itm(4)} {exs#24.itm(5)} {exs#24.itm(6)} {exs#24.itm(7)} {exs#24.itm(8)} {exs#24.itm(9)} {exs#24.itm(10)} {exs#24.itm(11)} {exs#24.itm(12)} {exs#24.itm(13)} {exs#24.itm(14)} {exs#24.itm(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#24.itm}
load net {exs#25.itm(0)} -attr vt d
load net {exs#25.itm(1)} -attr vt d
load net {exs#25.itm(2)} -attr vt d
load net {exs#25.itm(3)} -attr vt d
load net {exs#25.itm(4)} -attr vt d
load net {exs#25.itm(5)} -attr vt d
load net {exs#25.itm(6)} -attr vt d
load net {exs#25.itm(7)} -attr vt d
load net {exs#25.itm(8)} -attr vt d
load net {exs#25.itm(9)} -attr vt d
load net {exs#25.itm(10)} -attr vt d
load net {exs#25.itm(11)} -attr vt d
load net {exs#25.itm(12)} -attr vt d
load net {exs#25.itm(13)} -attr vt d
load net {exs#25.itm(14)} -attr vt d
load net {exs#25.itm(15)} -attr vt d
load netBundle {exs#25.itm} 16 {exs#25.itm(0)} {exs#25.itm(1)} {exs#25.itm(2)} {exs#25.itm(3)} {exs#25.itm(4)} {exs#25.itm(5)} {exs#25.itm(6)} {exs#25.itm(7)} {exs#25.itm(8)} {exs#25.itm(9)} {exs#25.itm(10)} {exs#25.itm(11)} {exs#25.itm(12)} {exs#25.itm(13)} {exs#25.itm(14)} {exs#25.itm(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#25.itm}
load net {exs#26.itm(0)} -attr vt d
load net {exs#26.itm(1)} -attr vt d
load net {exs#26.itm(2)} -attr vt d
load net {exs#26.itm(3)} -attr vt d
load net {exs#26.itm(4)} -attr vt d
load net {exs#26.itm(5)} -attr vt d
load net {exs#26.itm(6)} -attr vt d
load net {exs#26.itm(7)} -attr vt d
load net {exs#26.itm(8)} -attr vt d
load net {exs#26.itm(9)} -attr vt d
load net {exs#26.itm(10)} -attr vt d
load net {exs#26.itm(11)} -attr vt d
load net {exs#26.itm(12)} -attr vt d
load net {exs#26.itm(13)} -attr vt d
load net {exs#26.itm(14)} -attr vt d
load net {exs#26.itm(15)} -attr vt d
load netBundle {exs#26.itm} 16 {exs#26.itm(0)} {exs#26.itm(1)} {exs#26.itm(2)} {exs#26.itm(3)} {exs#26.itm(4)} {exs#26.itm(5)} {exs#26.itm(6)} {exs#26.itm(7)} {exs#26.itm(8)} {exs#26.itm(9)} {exs#26.itm(10)} {exs#26.itm(11)} {exs#26.itm(12)} {exs#26.itm(13)} {exs#26.itm(14)} {exs#26.itm(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#26.itm}
load net {exs#27.itm(0)} -attr vt d
load net {exs#27.itm(1)} -attr vt d
load net {exs#27.itm(2)} -attr vt d
load net {exs#27.itm(3)} -attr vt d
load net {exs#27.itm(4)} -attr vt d
load net {exs#27.itm(5)} -attr vt d
load net {exs#27.itm(6)} -attr vt d
load net {exs#27.itm(7)} -attr vt d
load net {exs#27.itm(8)} -attr vt d
load net {exs#27.itm(9)} -attr vt d
load net {exs#27.itm(10)} -attr vt d
load net {exs#27.itm(11)} -attr vt d
load net {exs#27.itm(12)} -attr vt d
load net {exs#27.itm(13)} -attr vt d
load net {exs#27.itm(14)} -attr vt d
load net {exs#27.itm(15)} -attr vt d
load netBundle {exs#27.itm} 16 {exs#27.itm(0)} {exs#27.itm(1)} {exs#27.itm(2)} {exs#27.itm(3)} {exs#27.itm(4)} {exs#27.itm(5)} {exs#27.itm(6)} {exs#27.itm(7)} {exs#27.itm(8)} {exs#27.itm(9)} {exs#27.itm(10)} {exs#27.itm(11)} {exs#27.itm(12)} {exs#27.itm(13)} {exs#27.itm(14)} {exs#27.itm(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#27.itm}
load net {exs#28.itm(0)} -attr vt d
load net {exs#28.itm(1)} -attr vt d
load net {exs#28.itm(2)} -attr vt d
load net {exs#28.itm(3)} -attr vt d
load net {exs#28.itm(4)} -attr vt d
load net {exs#28.itm(5)} -attr vt d
load net {exs#28.itm(6)} -attr vt d
load net {exs#28.itm(7)} -attr vt d
load net {exs#28.itm(8)} -attr vt d
load net {exs#28.itm(9)} -attr vt d
load net {exs#28.itm(10)} -attr vt d
load net {exs#28.itm(11)} -attr vt d
load net {exs#28.itm(12)} -attr vt d
load net {exs#28.itm(13)} -attr vt d
load net {exs#28.itm(14)} -attr vt d
load net {exs#28.itm(15)} -attr vt d
load netBundle {exs#28.itm} 16 {exs#28.itm(0)} {exs#28.itm(1)} {exs#28.itm(2)} {exs#28.itm(3)} {exs#28.itm(4)} {exs#28.itm(5)} {exs#28.itm(6)} {exs#28.itm(7)} {exs#28.itm(8)} {exs#28.itm(9)} {exs#28.itm(10)} {exs#28.itm(11)} {exs#28.itm(12)} {exs#28.itm(13)} {exs#28.itm(14)} {exs#28.itm(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#28.itm}
load net {exs#29.itm(0)} -attr vt d
load net {exs#29.itm(1)} -attr vt d
load net {exs#29.itm(2)} -attr vt d
load net {exs#29.itm(3)} -attr vt d
load net {exs#29.itm(4)} -attr vt d
load net {exs#29.itm(5)} -attr vt d
load net {exs#29.itm(6)} -attr vt d
load net {exs#29.itm(7)} -attr vt d
load net {exs#29.itm(8)} -attr vt d
load net {exs#29.itm(9)} -attr vt d
load net {exs#29.itm(10)} -attr vt d
load net {exs#29.itm(11)} -attr vt d
load net {exs#29.itm(12)} -attr vt d
load net {exs#29.itm(13)} -attr vt d
load net {exs#29.itm(14)} -attr vt d
load net {exs#29.itm(15)} -attr vt d
load netBundle {exs#29.itm} 16 {exs#29.itm(0)} {exs#29.itm(1)} {exs#29.itm(2)} {exs#29.itm(3)} {exs#29.itm(4)} {exs#29.itm(5)} {exs#29.itm(6)} {exs#29.itm(7)} {exs#29.itm(8)} {exs#29.itm(9)} {exs#29.itm(10)} {exs#29.itm(11)} {exs#29.itm(12)} {exs#29.itm(13)} {exs#29.itm(14)} {exs#29.itm(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#29.itm}
load net {exs#30.itm(0)} -attr vt d
load net {exs#30.itm(1)} -attr vt d
load net {exs#30.itm(2)} -attr vt d
load net {exs#30.itm(3)} -attr vt d
load net {exs#30.itm(4)} -attr vt d
load net {exs#30.itm(5)} -attr vt d
load net {exs#30.itm(6)} -attr vt d
load net {exs#30.itm(7)} -attr vt d
load net {exs#30.itm(8)} -attr vt d
load net {exs#30.itm(9)} -attr vt d
load net {exs#30.itm(10)} -attr vt d
load net {exs#30.itm(11)} -attr vt d
load net {exs#30.itm(12)} -attr vt d
load net {exs#30.itm(13)} -attr vt d
load net {exs#30.itm(14)} -attr vt d
load net {exs#30.itm(15)} -attr vt d
load netBundle {exs#30.itm} 16 {exs#30.itm(0)} {exs#30.itm(1)} {exs#30.itm(2)} {exs#30.itm(3)} {exs#30.itm(4)} {exs#30.itm(5)} {exs#30.itm(6)} {exs#30.itm(7)} {exs#30.itm(8)} {exs#30.itm(9)} {exs#30.itm(10)} {exs#30.itm(11)} {exs#30.itm(12)} {exs#30.itm(13)} {exs#30.itm(14)} {exs#30.itm(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#30.itm}
load net {exs#31.itm(0)} -attr vt d
load net {exs#31.itm(1)} -attr vt d
load net {exs#31.itm(2)} -attr vt d
load net {exs#31.itm(3)} -attr vt d
load net {exs#31.itm(4)} -attr vt d
load net {exs#31.itm(5)} -attr vt d
load net {exs#31.itm(6)} -attr vt d
load net {exs#31.itm(7)} -attr vt d
load net {exs#31.itm(8)} -attr vt d
load net {exs#31.itm(9)} -attr vt d
load net {exs#31.itm(10)} -attr vt d
load net {exs#31.itm(11)} -attr vt d
load net {exs#31.itm(12)} -attr vt d
load net {exs#31.itm(13)} -attr vt d
load net {exs#31.itm(14)} -attr vt d
load net {exs#31.itm(15)} -attr vt d
load netBundle {exs#31.itm} 16 {exs#31.itm(0)} {exs#31.itm(1)} {exs#31.itm(2)} {exs#31.itm(3)} {exs#31.itm(4)} {exs#31.itm(5)} {exs#31.itm(6)} {exs#31.itm(7)} {exs#31.itm(8)} {exs#31.itm(9)} {exs#31.itm(10)} {exs#31.itm(11)} {exs#31.itm(12)} {exs#31.itm(13)} {exs#31.itm(14)} {exs#31.itm(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#31.itm}
load net {exs#32.itm(0)} -attr vt d
load net {exs#32.itm(1)} -attr vt d
load net {exs#32.itm(2)} -attr vt d
load net {exs#32.itm(3)} -attr vt d
load net {exs#32.itm(4)} -attr vt d
load net {exs#32.itm(5)} -attr vt d
load net {exs#32.itm(6)} -attr vt d
load net {exs#32.itm(7)} -attr vt d
load net {exs#32.itm(8)} -attr vt d
load net {exs#32.itm(9)} -attr vt d
load net {exs#32.itm(10)} -attr vt d
load net {exs#32.itm(11)} -attr vt d
load net {exs#32.itm(12)} -attr vt d
load net {exs#32.itm(13)} -attr vt d
load net {exs#32.itm(14)} -attr vt d
load net {exs#32.itm(15)} -attr vt d
load netBundle {exs#32.itm} 16 {exs#32.itm(0)} {exs#32.itm(1)} {exs#32.itm(2)} {exs#32.itm(3)} {exs#32.itm(4)} {exs#32.itm(5)} {exs#32.itm(6)} {exs#32.itm(7)} {exs#32.itm(8)} {exs#32.itm(9)} {exs#32.itm(10)} {exs#32.itm(11)} {exs#32.itm(12)} {exs#32.itm(13)} {exs#32.itm(14)} {exs#32.itm(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#32.itm}
load net {exs#33.itm(0)} -attr vt d
load net {exs#33.itm(1)} -attr vt d
load net {exs#33.itm(2)} -attr vt d
load net {exs#33.itm(3)} -attr vt d
load net {exs#33.itm(4)} -attr vt d
load net {exs#33.itm(5)} -attr vt d
load net {exs#33.itm(6)} -attr vt d
load net {exs#33.itm(7)} -attr vt d
load net {exs#33.itm(8)} -attr vt d
load net {exs#33.itm(9)} -attr vt d
load net {exs#33.itm(10)} -attr vt d
load net {exs#33.itm(11)} -attr vt d
load net {exs#33.itm(12)} -attr vt d
load net {exs#33.itm(13)} -attr vt d
load net {exs#33.itm(14)} -attr vt d
load net {exs#33.itm(15)} -attr vt d
load netBundle {exs#33.itm} 16 {exs#33.itm(0)} {exs#33.itm(1)} {exs#33.itm(2)} {exs#33.itm(3)} {exs#33.itm(4)} {exs#33.itm(5)} {exs#33.itm(6)} {exs#33.itm(7)} {exs#33.itm(8)} {exs#33.itm(9)} {exs#33.itm(10)} {exs#33.itm(11)} {exs#33.itm(12)} {exs#33.itm(13)} {exs#33.itm(14)} {exs#33.itm(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#33.itm}
load net {exs#34.itm(0)} -attr vt d
load net {exs#34.itm(1)} -attr vt d
load net {exs#34.itm(2)} -attr vt d
load net {exs#34.itm(3)} -attr vt d
load net {exs#34.itm(4)} -attr vt d
load net {exs#34.itm(5)} -attr vt d
load net {exs#34.itm(6)} -attr vt d
load net {exs#34.itm(7)} -attr vt d
load net {exs#34.itm(8)} -attr vt d
load net {exs#34.itm(9)} -attr vt d
load net {exs#34.itm(10)} -attr vt d
load net {exs#34.itm(11)} -attr vt d
load net {exs#34.itm(12)} -attr vt d
load net {exs#34.itm(13)} -attr vt d
load net {exs#34.itm(14)} -attr vt d
load net {exs#34.itm(15)} -attr vt d
load netBundle {exs#34.itm} 16 {exs#34.itm(0)} {exs#34.itm(1)} {exs#34.itm(2)} {exs#34.itm(3)} {exs#34.itm(4)} {exs#34.itm(5)} {exs#34.itm(6)} {exs#34.itm(7)} {exs#34.itm(8)} {exs#34.itm(9)} {exs#34.itm(10)} {exs#34.itm(11)} {exs#34.itm(12)} {exs#34.itm(13)} {exs#34.itm(14)} {exs#34.itm(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#34.itm}
load net {exs#35.itm(0)} -attr vt d
load net {exs#35.itm(1)} -attr vt d
load net {exs#35.itm(2)} -attr vt d
load net {exs#35.itm(3)} -attr vt d
load net {exs#35.itm(4)} -attr vt d
load net {exs#35.itm(5)} -attr vt d
load net {exs#35.itm(6)} -attr vt d
load net {exs#35.itm(7)} -attr vt d
load net {exs#35.itm(8)} -attr vt d
load net {exs#35.itm(9)} -attr vt d
load net {exs#35.itm(10)} -attr vt d
load net {exs#35.itm(11)} -attr vt d
load net {exs#35.itm(12)} -attr vt d
load net {exs#35.itm(13)} -attr vt d
load net {exs#35.itm(14)} -attr vt d
load net {exs#35.itm(15)} -attr vt d
load netBundle {exs#35.itm} 16 {exs#35.itm(0)} {exs#35.itm(1)} {exs#35.itm(2)} {exs#35.itm(3)} {exs#35.itm(4)} {exs#35.itm(5)} {exs#35.itm(6)} {exs#35.itm(7)} {exs#35.itm(8)} {exs#35.itm(9)} {exs#35.itm(10)} {exs#35.itm(11)} {exs#35.itm(12)} {exs#35.itm(13)} {exs#35.itm(14)} {exs#35.itm(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#35.itm}
load net {exs#36.itm(0)} -attr vt d
load net {exs#36.itm(1)} -attr vt d
load net {exs#36.itm(2)} -attr vt d
load net {exs#36.itm(3)} -attr vt d
load net {exs#36.itm(4)} -attr vt d
load net {exs#36.itm(5)} -attr vt d
load net {exs#36.itm(6)} -attr vt d
load net {exs#36.itm(7)} -attr vt d
load net {exs#36.itm(8)} -attr vt d
load net {exs#36.itm(9)} -attr vt d
load net {exs#36.itm(10)} -attr vt d
load net {exs#36.itm(11)} -attr vt d
load net {exs#36.itm(12)} -attr vt d
load net {exs#36.itm(13)} -attr vt d
load net {exs#36.itm(14)} -attr vt d
load net {exs#36.itm(15)} -attr vt d
load netBundle {exs#36.itm} 16 {exs#36.itm(0)} {exs#36.itm(1)} {exs#36.itm(2)} {exs#36.itm(3)} {exs#36.itm(4)} {exs#36.itm(5)} {exs#36.itm(6)} {exs#36.itm(7)} {exs#36.itm(8)} {exs#36.itm(9)} {exs#36.itm(10)} {exs#36.itm(11)} {exs#36.itm(12)} {exs#36.itm(13)} {exs#36.itm(14)} {exs#36.itm(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#36.itm}
load net {exs#37.itm(0)} -attr vt d
load net {exs#37.itm(1)} -attr vt d
load net {exs#37.itm(2)} -attr vt d
load net {exs#37.itm(3)} -attr vt d
load net {exs#37.itm(4)} -attr vt d
load net {exs#37.itm(5)} -attr vt d
load net {exs#37.itm(6)} -attr vt d
load net {exs#37.itm(7)} -attr vt d
load net {exs#37.itm(8)} -attr vt d
load net {exs#37.itm(9)} -attr vt d
load net {exs#37.itm(10)} -attr vt d
load net {exs#37.itm(11)} -attr vt d
load net {exs#37.itm(12)} -attr vt d
load net {exs#37.itm(13)} -attr vt d
load net {exs#37.itm(14)} -attr vt d
load net {exs#37.itm(15)} -attr vt d
load netBundle {exs#37.itm} 16 {exs#37.itm(0)} {exs#37.itm(1)} {exs#37.itm(2)} {exs#37.itm(3)} {exs#37.itm(4)} {exs#37.itm(5)} {exs#37.itm(6)} {exs#37.itm(7)} {exs#37.itm(8)} {exs#37.itm(9)} {exs#37.itm(10)} {exs#37.itm(11)} {exs#37.itm(12)} {exs#37.itm(13)} {exs#37.itm(14)} {exs#37.itm(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#37.itm}
load net {exs#38.itm(0)} -attr vt d
load net {exs#38.itm(1)} -attr vt d
load net {exs#38.itm(2)} -attr vt d
load net {exs#38.itm(3)} -attr vt d
load net {exs#38.itm(4)} -attr vt d
load net {exs#38.itm(5)} -attr vt d
load net {exs#38.itm(6)} -attr vt d
load net {exs#38.itm(7)} -attr vt d
load net {exs#38.itm(8)} -attr vt d
load net {exs#38.itm(9)} -attr vt d
load net {exs#38.itm(10)} -attr vt d
load net {exs#38.itm(11)} -attr vt d
load net {exs#38.itm(12)} -attr vt d
load net {exs#38.itm(13)} -attr vt d
load net {exs#38.itm(14)} -attr vt d
load net {exs#38.itm(15)} -attr vt d
load netBundle {exs#38.itm} 16 {exs#38.itm(0)} {exs#38.itm(1)} {exs#38.itm(2)} {exs#38.itm(3)} {exs#38.itm(4)} {exs#38.itm(5)} {exs#38.itm(6)} {exs#38.itm(7)} {exs#38.itm(8)} {exs#38.itm(9)} {exs#38.itm(10)} {exs#38.itm(11)} {exs#38.itm(12)} {exs#38.itm(13)} {exs#38.itm(14)} {exs#38.itm(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#38.itm}
load net {exs#39.itm(0)} -attr vt d
load net {exs#39.itm(1)} -attr vt d
load net {exs#39.itm(2)} -attr vt d
load net {exs#39.itm(3)} -attr vt d
load net {exs#39.itm(4)} -attr vt d
load net {exs#39.itm(5)} -attr vt d
load net {exs#39.itm(6)} -attr vt d
load net {exs#39.itm(7)} -attr vt d
load net {exs#39.itm(8)} -attr vt d
load net {exs#39.itm(9)} -attr vt d
load net {exs#39.itm(10)} -attr vt d
load net {exs#39.itm(11)} -attr vt d
load net {exs#39.itm(12)} -attr vt d
load net {exs#39.itm(13)} -attr vt d
load net {exs#39.itm(14)} -attr vt d
load net {exs#39.itm(15)} -attr vt d
load netBundle {exs#39.itm} 16 {exs#39.itm(0)} {exs#39.itm(1)} {exs#39.itm(2)} {exs#39.itm(3)} {exs#39.itm(4)} {exs#39.itm(5)} {exs#39.itm(6)} {exs#39.itm(7)} {exs#39.itm(8)} {exs#39.itm(9)} {exs#39.itm(10)} {exs#39.itm(11)} {exs#39.itm(12)} {exs#39.itm(13)} {exs#39.itm(14)} {exs#39.itm(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#39.itm}
load net {exs#40.itm(0)} -attr vt d
load net {exs#40.itm(1)} -attr vt d
load net {exs#40.itm(2)} -attr vt d
load net {exs#40.itm(3)} -attr vt d
load net {exs#40.itm(4)} -attr vt d
load net {exs#40.itm(5)} -attr vt d
load net {exs#40.itm(6)} -attr vt d
load net {exs#40.itm(7)} -attr vt d
load net {exs#40.itm(8)} -attr vt d
load net {exs#40.itm(9)} -attr vt d
load net {exs#40.itm(10)} -attr vt d
load net {exs#40.itm(11)} -attr vt d
load net {exs#40.itm(12)} -attr vt d
load net {exs#40.itm(13)} -attr vt d
load net {exs#40.itm(14)} -attr vt d
load net {exs#40.itm(15)} -attr vt d
load netBundle {exs#40.itm} 16 {exs#40.itm(0)} {exs#40.itm(1)} {exs#40.itm(2)} {exs#40.itm(3)} {exs#40.itm(4)} {exs#40.itm(5)} {exs#40.itm(6)} {exs#40.itm(7)} {exs#40.itm(8)} {exs#40.itm(9)} {exs#40.itm(10)} {exs#40.itm(11)} {exs#40.itm(12)} {exs#40.itm(13)} {exs#40.itm(14)} {exs#40.itm(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#40.itm}
load net {exs#41.itm(0)} -attr vt d
load net {exs#41.itm(1)} -attr vt d
load net {exs#41.itm(2)} -attr vt d
load net {exs#41.itm(3)} -attr vt d
load net {exs#41.itm(4)} -attr vt d
load net {exs#41.itm(5)} -attr vt d
load net {exs#41.itm(6)} -attr vt d
load net {exs#41.itm(7)} -attr vt d
load net {exs#41.itm(8)} -attr vt d
load net {exs#41.itm(9)} -attr vt d
load net {exs#41.itm(10)} -attr vt d
load net {exs#41.itm(11)} -attr vt d
load net {exs#41.itm(12)} -attr vt d
load net {exs#41.itm(13)} -attr vt d
load net {exs#41.itm(14)} -attr vt d
load net {exs#41.itm(15)} -attr vt d
load netBundle {exs#41.itm} 16 {exs#41.itm(0)} {exs#41.itm(1)} {exs#41.itm(2)} {exs#41.itm(3)} {exs#41.itm(4)} {exs#41.itm(5)} {exs#41.itm(6)} {exs#41.itm(7)} {exs#41.itm(8)} {exs#41.itm(9)} {exs#41.itm(10)} {exs#41.itm(11)} {exs#41.itm(12)} {exs#41.itm(13)} {exs#41.itm(14)} {exs#41.itm(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#41.itm}
load net {exs#42.itm(0)} -attr vt d
load net {exs#42.itm(1)} -attr vt d
load net {exs#42.itm(2)} -attr vt d
load net {exs#42.itm(3)} -attr vt d
load net {exs#42.itm(4)} -attr vt d
load net {exs#42.itm(5)} -attr vt d
load net {exs#42.itm(6)} -attr vt d
load net {exs#42.itm(7)} -attr vt d
load net {exs#42.itm(8)} -attr vt d
load net {exs#42.itm(9)} -attr vt d
load net {exs#42.itm(10)} -attr vt d
load net {exs#42.itm(11)} -attr vt d
load net {exs#42.itm(12)} -attr vt d
load net {exs#42.itm(13)} -attr vt d
load net {exs#42.itm(14)} -attr vt d
load net {exs#42.itm(15)} -attr vt d
load netBundle {exs#42.itm} 16 {exs#42.itm(0)} {exs#42.itm(1)} {exs#42.itm(2)} {exs#42.itm(3)} {exs#42.itm(4)} {exs#42.itm(5)} {exs#42.itm(6)} {exs#42.itm(7)} {exs#42.itm(8)} {exs#42.itm(9)} {exs#42.itm(10)} {exs#42.itm(11)} {exs#42.itm(12)} {exs#42.itm(13)} {exs#42.itm(14)} {exs#42.itm(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#42.itm}
load net {exs#43.itm(0)} -attr vt d
load net {exs#43.itm(1)} -attr vt d
load net {exs#43.itm(2)} -attr vt d
load net {exs#43.itm(3)} -attr vt d
load net {exs#43.itm(4)} -attr vt d
load net {exs#43.itm(5)} -attr vt d
load net {exs#43.itm(6)} -attr vt d
load net {exs#43.itm(7)} -attr vt d
load net {exs#43.itm(8)} -attr vt d
load net {exs#43.itm(9)} -attr vt d
load net {exs#43.itm(10)} -attr vt d
load net {exs#43.itm(11)} -attr vt d
load net {exs#43.itm(12)} -attr vt d
load net {exs#43.itm(13)} -attr vt d
load net {exs#43.itm(14)} -attr vt d
load net {exs#43.itm(15)} -attr vt d
load netBundle {exs#43.itm} 16 {exs#43.itm(0)} {exs#43.itm(1)} {exs#43.itm(2)} {exs#43.itm(3)} {exs#43.itm(4)} {exs#43.itm(5)} {exs#43.itm(6)} {exs#43.itm(7)} {exs#43.itm(8)} {exs#43.itm(9)} {exs#43.itm(10)} {exs#43.itm(11)} {exs#43.itm(12)} {exs#43.itm(13)} {exs#43.itm(14)} {exs#43.itm(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#43.itm}
load net {exs#44.itm(0)} -attr vt d
load net {exs#44.itm(1)} -attr vt d
load net {exs#44.itm(2)} -attr vt d
load net {exs#44.itm(3)} -attr vt d
load net {exs#44.itm(4)} -attr vt d
load net {exs#44.itm(5)} -attr vt d
load net {exs#44.itm(6)} -attr vt d
load net {exs#44.itm(7)} -attr vt d
load net {exs#44.itm(8)} -attr vt d
load net {exs#44.itm(9)} -attr vt d
load net {exs#44.itm(10)} -attr vt d
load net {exs#44.itm(11)} -attr vt d
load net {exs#44.itm(12)} -attr vt d
load net {exs#44.itm(13)} -attr vt d
load net {exs#44.itm(14)} -attr vt d
load net {exs#44.itm(15)} -attr vt d
load netBundle {exs#44.itm} 16 {exs#44.itm(0)} {exs#44.itm(1)} {exs#44.itm(2)} {exs#44.itm(3)} {exs#44.itm(4)} {exs#44.itm(5)} {exs#44.itm(6)} {exs#44.itm(7)} {exs#44.itm(8)} {exs#44.itm(9)} {exs#44.itm(10)} {exs#44.itm(11)} {exs#44.itm(12)} {exs#44.itm(13)} {exs#44.itm(14)} {exs#44.itm(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#44.itm}
load net {exs#45.itm(0)} -attr vt d
load net {exs#45.itm(1)} -attr vt d
load net {exs#45.itm(2)} -attr vt d
load net {exs#45.itm(3)} -attr vt d
load net {exs#45.itm(4)} -attr vt d
load net {exs#45.itm(5)} -attr vt d
load net {exs#45.itm(6)} -attr vt d
load net {exs#45.itm(7)} -attr vt d
load net {exs#45.itm(8)} -attr vt d
load net {exs#45.itm(9)} -attr vt d
load net {exs#45.itm(10)} -attr vt d
load net {exs#45.itm(11)} -attr vt d
load net {exs#45.itm(12)} -attr vt d
load net {exs#45.itm(13)} -attr vt d
load net {exs#45.itm(14)} -attr vt d
load net {exs#45.itm(15)} -attr vt d
load netBundle {exs#45.itm} 16 {exs#45.itm(0)} {exs#45.itm(1)} {exs#45.itm(2)} {exs#45.itm(3)} {exs#45.itm(4)} {exs#45.itm(5)} {exs#45.itm(6)} {exs#45.itm(7)} {exs#45.itm(8)} {exs#45.itm(9)} {exs#45.itm(10)} {exs#45.itm(11)} {exs#45.itm(12)} {exs#45.itm(13)} {exs#45.itm(14)} {exs#45.itm(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#45.itm}
load net {exs#46.itm(0)} -attr vt d
load net {exs#46.itm(1)} -attr vt d
load net {exs#46.itm(2)} -attr vt d
load net {exs#46.itm(3)} -attr vt d
load net {exs#46.itm(4)} -attr vt d
load net {exs#46.itm(5)} -attr vt d
load net {exs#46.itm(6)} -attr vt d
load net {exs#46.itm(7)} -attr vt d
load net {exs#46.itm(8)} -attr vt d
load net {exs#46.itm(9)} -attr vt d
load net {exs#46.itm(10)} -attr vt d
load net {exs#46.itm(11)} -attr vt d
load net {exs#46.itm(12)} -attr vt d
load net {exs#46.itm(13)} -attr vt d
load net {exs#46.itm(14)} -attr vt d
load net {exs#46.itm(15)} -attr vt d
load netBundle {exs#46.itm} 16 {exs#46.itm(0)} {exs#46.itm(1)} {exs#46.itm(2)} {exs#46.itm(3)} {exs#46.itm(4)} {exs#46.itm(5)} {exs#46.itm(6)} {exs#46.itm(7)} {exs#46.itm(8)} {exs#46.itm(9)} {exs#46.itm(10)} {exs#46.itm(11)} {exs#46.itm(12)} {exs#46.itm(13)} {exs#46.itm(14)} {exs#46.itm(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#46.itm}
load net {exs#47.itm(0)} -attr vt d
load net {exs#47.itm(1)} -attr vt d
load net {exs#47.itm(2)} -attr vt d
load net {exs#47.itm(3)} -attr vt d
load net {exs#47.itm(4)} -attr vt d
load net {exs#47.itm(5)} -attr vt d
load net {exs#47.itm(6)} -attr vt d
load net {exs#47.itm(7)} -attr vt d
load net {exs#47.itm(8)} -attr vt d
load net {exs#47.itm(9)} -attr vt d
load net {exs#47.itm(10)} -attr vt d
load net {exs#47.itm(11)} -attr vt d
load net {exs#47.itm(12)} -attr vt d
load net {exs#47.itm(13)} -attr vt d
load net {exs#47.itm(14)} -attr vt d
load net {exs#47.itm(15)} -attr vt d
load netBundle {exs#47.itm} 16 {exs#47.itm(0)} {exs#47.itm(1)} {exs#47.itm(2)} {exs#47.itm(3)} {exs#47.itm(4)} {exs#47.itm(5)} {exs#47.itm(6)} {exs#47.itm(7)} {exs#47.itm(8)} {exs#47.itm(9)} {exs#47.itm(10)} {exs#47.itm(11)} {exs#47.itm(12)} {exs#47.itm(13)} {exs#47.itm(14)} {exs#47.itm(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#47.itm}
load net {ACC_GY:for:mux#12.itm(0)} -attr vt d
load net {ACC_GY:for:mux#12.itm(1)} -attr vt d
load net {ACC_GY:for:mux#12.itm(2)} -attr vt d
load net {ACC_GY:for:mux#12.itm(3)} -attr vt d
load net {ACC_GY:for:mux#12.itm(4)} -attr vt d
load net {ACC_GY:for:mux#12.itm(5)} -attr vt d
load net {ACC_GY:for:mux#12.itm(6)} -attr vt d
load net {ACC_GY:for:mux#12.itm(7)} -attr vt d
load net {ACC_GY:for:mux#12.itm(8)} -attr vt d
load net {ACC_GY:for:mux#12.itm(9)} -attr vt d
load net {ACC_GY:for:mux#12.itm(10)} -attr vt d
load net {ACC_GY:for:mux#12.itm(11)} -attr vt d
load net {ACC_GY:for:mux#12.itm(12)} -attr vt d
load net {ACC_GY:for:mux#12.itm(13)} -attr vt d
load net {ACC_GY:for:mux#12.itm(14)} -attr vt d
load net {ACC_GY:for:mux#12.itm(15)} -attr vt d
load netBundle {ACC_GY:for:mux#12.itm} 16 {ACC_GY:for:mux#12.itm(0)} {ACC_GY:for:mux#12.itm(1)} {ACC_GY:for:mux#12.itm(2)} {ACC_GY:for:mux#12.itm(3)} {ACC_GY:for:mux#12.itm(4)} {ACC_GY:for:mux#12.itm(5)} {ACC_GY:for:mux#12.itm(6)} {ACC_GY:for:mux#12.itm(7)} {ACC_GY:for:mux#12.itm(8)} {ACC_GY:for:mux#12.itm(9)} {ACC_GY:for:mux#12.itm(10)} {ACC_GY:for:mux#12.itm(11)} {ACC_GY:for:mux#12.itm(12)} {ACC_GY:for:mux#12.itm(13)} {ACC_GY:for:mux#12.itm(14)} {ACC_GY:for:mux#12.itm(15)} -attr xrf 9141 -attr oid 214 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#12.itm}
load net {mux#37.itm(0)} -attr vt d
load net {mux#37.itm(1)} -attr vt d
load net {mux#37.itm(2)} -attr vt d
load net {mux#37.itm(3)} -attr vt d
load net {mux#37.itm(4)} -attr vt d
load net {mux#37.itm(5)} -attr vt d
load net {mux#37.itm(6)} -attr vt d
load net {mux#37.itm(7)} -attr vt d
load net {mux#37.itm(8)} -attr vt d
load net {mux#37.itm(9)} -attr vt d
load netBundle {mux#37.itm} 10 {mux#37.itm(0)} {mux#37.itm(1)} {mux#37.itm(2)} {mux#37.itm(3)} {mux#37.itm(4)} {mux#37.itm(5)} {mux#37.itm(6)} {mux#37.itm(7)} {mux#37.itm(8)} {mux#37.itm(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#37.itm}
load net {ACC_GY:for:mux#13.itm(0)} -attr vt d
load net {ACC_GY:for:mux#13.itm(1)} -attr vt d
load net {ACC_GY:for:mux#13.itm(2)} -attr vt d
load net {ACC_GY:for:mux#13.itm(3)} -attr vt d
load net {ACC_GY:for:mux#13.itm(4)} -attr vt d
load net {ACC_GY:for:mux#13.itm(5)} -attr vt d
load net {ACC_GY:for:mux#13.itm(6)} -attr vt d
load net {ACC_GY:for:mux#13.itm(7)} -attr vt d
load net {ACC_GY:for:mux#13.itm(8)} -attr vt d
load net {ACC_GY:for:mux#13.itm(9)} -attr vt d
load netBundle {ACC_GY:for:mux#13.itm} 10 {ACC_GY:for:mux#13.itm(0)} {ACC_GY:for:mux#13.itm(1)} {ACC_GY:for:mux#13.itm(2)} {ACC_GY:for:mux#13.itm(3)} {ACC_GY:for:mux#13.itm(4)} {ACC_GY:for:mux#13.itm(5)} {ACC_GY:for:mux#13.itm(6)} {ACC_GY:for:mux#13.itm(7)} {ACC_GY:for:mux#13.itm(8)} {ACC_GY:for:mux#13.itm(9)} -attr xrf 9142 -attr oid 215 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#13.itm}
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#48.itm(0)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#48.itm(1)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#48.itm(2)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#48.itm(3)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#48.itm(4)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#48.itm(5)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#48.itm(6)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#48.itm(7)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#48.itm(8)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#48.itm(9)} -attr vt d
load netBundle {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#48.itm} 10 {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#48.itm(0)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#48.itm(1)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#48.itm(2)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#48.itm(3)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#48.itm(4)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#48.itm(5)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#48.itm(6)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#48.itm(7)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#48.itm(8)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#48.itm(9)} -attr xrf 9143 -attr oid 216 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#48.itm}
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#61.itm(0)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#61.itm(1)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#61.itm(2)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#61.itm(3)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#61.itm(4)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#61.itm(5)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#61.itm(6)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#61.itm(7)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#61.itm(8)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#61.itm(9)} -attr vt d
load netBundle {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#61.itm} 10 {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#61.itm(0)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#61.itm(1)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#61.itm(2)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#61.itm(3)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#61.itm(4)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#61.itm(5)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#61.itm(6)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#61.itm(7)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#61.itm(8)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#61.itm(9)} -attr xrf 9144 -attr oid 217 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#61.itm}
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#47.itm(0)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#47.itm(1)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#47.itm(2)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#47.itm(3)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#47.itm(4)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#47.itm(5)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#47.itm(6)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#47.itm(7)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#47.itm(8)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#47.itm(9)} -attr vt d
load netBundle {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#47.itm} 10 {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#47.itm(0)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#47.itm(1)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#47.itm(2)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#47.itm(3)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#47.itm(4)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#47.itm(5)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#47.itm(6)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#47.itm(7)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#47.itm(8)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#47.itm(9)} -attr xrf 9145 -attr oid 218 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#47.itm}
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#60.itm(0)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#60.itm(1)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#60.itm(2)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#60.itm(3)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#60.itm(4)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#60.itm(5)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#60.itm(6)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#60.itm(7)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#60.itm(8)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#60.itm(9)} -attr vt d
load netBundle {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#60.itm} 10 {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#60.itm(0)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#60.itm(1)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#60.itm(2)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#60.itm(3)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#60.itm(4)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#60.itm(5)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#60.itm(6)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#60.itm(7)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#60.itm(8)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#60.itm(9)} -attr xrf 9146 -attr oid 219 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#60.itm}
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#46.itm(0)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#46.itm(1)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#46.itm(2)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#46.itm(3)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#46.itm(4)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#46.itm(5)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#46.itm(6)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#46.itm(7)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#46.itm(8)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#46.itm(9)} -attr vt d
load netBundle {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#46.itm} 10 {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#46.itm(0)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#46.itm(1)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#46.itm(2)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#46.itm(3)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#46.itm(4)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#46.itm(5)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#46.itm(6)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#46.itm(7)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#46.itm(8)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#46.itm(9)} -attr xrf 9147 -attr oid 220 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#46.itm}
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#59.itm(0)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#59.itm(1)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#59.itm(2)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#59.itm(3)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#59.itm(4)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#59.itm(5)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#59.itm(6)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#59.itm(7)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#59.itm(8)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#59.itm(9)} -attr vt d
load netBundle {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#59.itm} 10 {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#59.itm(0)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#59.itm(1)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#59.itm(2)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#59.itm(3)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#59.itm(4)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#59.itm(5)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#59.itm(6)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#59.itm(7)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#59.itm(8)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#59.itm(9)} -attr xrf 9148 -attr oid 221 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#59.itm}
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#45.itm(0)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#45.itm(1)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#45.itm(2)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#45.itm(3)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#45.itm(4)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#45.itm(5)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#45.itm(6)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#45.itm(7)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#45.itm(8)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#45.itm(9)} -attr vt d
load netBundle {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#45.itm} 10 {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#45.itm(0)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#45.itm(1)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#45.itm(2)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#45.itm(3)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#45.itm(4)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#45.itm(5)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#45.itm(6)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#45.itm(7)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#45.itm(8)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#45.itm(9)} -attr xrf 9149 -attr oid 222 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#45.itm}
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#58.itm(0)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#58.itm(1)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#58.itm(2)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#58.itm(3)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#58.itm(4)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#58.itm(5)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#58.itm(6)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#58.itm(7)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#58.itm(8)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#58.itm(9)} -attr vt d
load netBundle {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#58.itm} 10 {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#58.itm(0)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#58.itm(1)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#58.itm(2)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#58.itm(3)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#58.itm(4)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#58.itm(5)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#58.itm(6)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#58.itm(7)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#58.itm(8)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#58.itm(9)} -attr xrf 9150 -attr oid 223 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#58.itm}
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#44.itm(0)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#44.itm(1)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#44.itm(2)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#44.itm(3)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#44.itm(4)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#44.itm(5)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#44.itm(6)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#44.itm(7)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#44.itm(8)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#44.itm(9)} -attr vt d
load netBundle {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#44.itm} 10 {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#44.itm(0)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#44.itm(1)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#44.itm(2)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#44.itm(3)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#44.itm(4)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#44.itm(5)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#44.itm(6)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#44.itm(7)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#44.itm(8)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#44.itm(9)} -attr xrf 9151 -attr oid 224 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#44.itm}
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#57.itm(0)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#57.itm(1)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#57.itm(2)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#57.itm(3)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#57.itm(4)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#57.itm(5)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#57.itm(6)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#57.itm(7)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#57.itm(8)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#57.itm(9)} -attr vt d
load netBundle {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#57.itm} 10 {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#57.itm(0)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#57.itm(1)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#57.itm(2)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#57.itm(3)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#57.itm(4)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#57.itm(5)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#57.itm(6)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#57.itm(7)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#57.itm(8)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#57.itm(9)} -attr xrf 9152 -attr oid 225 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#57.itm}
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#43.itm(0)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#43.itm(1)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#43.itm(2)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#43.itm(3)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#43.itm(4)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#43.itm(5)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#43.itm(6)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#43.itm(7)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#43.itm(8)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#43.itm(9)} -attr vt d
load netBundle {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#43.itm} 10 {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#43.itm(0)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#43.itm(1)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#43.itm(2)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#43.itm(3)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#43.itm(4)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#43.itm(5)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#43.itm(6)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#43.itm(7)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#43.itm(8)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#43.itm(9)} -attr xrf 9153 -attr oid 226 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#43.itm}
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#56.itm(0)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#56.itm(1)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#56.itm(2)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#56.itm(3)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#56.itm(4)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#56.itm(5)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#56.itm(6)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#56.itm(7)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#56.itm(8)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#56.itm(9)} -attr vt d
load netBundle {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#56.itm} 10 {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#56.itm(0)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#56.itm(1)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#56.itm(2)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#56.itm(3)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#56.itm(4)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#56.itm(5)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#56.itm(6)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#56.itm(7)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#56.itm(8)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#56.itm(9)} -attr xrf 9154 -attr oid 227 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#56.itm}
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#42.itm(0)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#42.itm(1)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#42.itm(2)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#42.itm(3)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#42.itm(4)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#42.itm(5)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#42.itm(6)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#42.itm(7)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#42.itm(8)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#42.itm(9)} -attr vt d
load netBundle {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#42.itm} 10 {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#42.itm(0)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#42.itm(1)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#42.itm(2)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#42.itm(3)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#42.itm(4)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#42.itm(5)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#42.itm(6)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#42.itm(7)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#42.itm(8)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#42.itm(9)} -attr xrf 9155 -attr oid 228 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#42.itm}
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#55.itm(0)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#55.itm(1)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#55.itm(2)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#55.itm(3)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#55.itm(4)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#55.itm(5)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#55.itm(6)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#55.itm(7)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#55.itm(8)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#55.itm(9)} -attr vt d
load netBundle {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#55.itm} 10 {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#55.itm(0)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#55.itm(1)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#55.itm(2)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#55.itm(3)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#55.itm(4)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#55.itm(5)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#55.itm(6)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#55.itm(7)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#55.itm(8)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#55.itm(9)} -attr xrf 9156 -attr oid 229 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#55.itm}
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#41.itm(0)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#41.itm(1)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#41.itm(2)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#41.itm(3)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#41.itm(4)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#41.itm(5)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#41.itm(6)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#41.itm(7)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#41.itm(8)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#41.itm(9)} -attr vt d
load netBundle {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#41.itm} 10 {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#41.itm(0)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#41.itm(1)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#41.itm(2)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#41.itm(3)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#41.itm(4)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#41.itm(5)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#41.itm(6)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#41.itm(7)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#41.itm(8)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#41.itm(9)} -attr xrf 9157 -attr oid 230 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#41.itm}
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#54.itm(0)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#54.itm(1)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#54.itm(2)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#54.itm(3)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#54.itm(4)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#54.itm(5)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#54.itm(6)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#54.itm(7)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#54.itm(8)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#54.itm(9)} -attr vt d
load netBundle {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#54.itm} 10 {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#54.itm(0)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#54.itm(1)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#54.itm(2)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#54.itm(3)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#54.itm(4)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#54.itm(5)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#54.itm(6)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#54.itm(7)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#54.itm(8)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#54.itm(9)} -attr xrf 9158 -attr oid 231 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#54.itm}
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#40.itm(0)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#40.itm(1)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#40.itm(2)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#40.itm(3)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#40.itm(4)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#40.itm(5)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#40.itm(6)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#40.itm(7)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#40.itm(8)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#40.itm(9)} -attr vt d
load netBundle {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#40.itm} 10 {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#40.itm(0)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#40.itm(1)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#40.itm(2)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#40.itm(3)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#40.itm(4)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#40.itm(5)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#40.itm(6)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#40.itm(7)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#40.itm(8)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#40.itm(9)} -attr xrf 9159 -attr oid 232 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#40.itm}
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#53.itm(0)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#53.itm(1)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#53.itm(2)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#53.itm(3)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#53.itm(4)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#53.itm(5)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#53.itm(6)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#53.itm(7)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#53.itm(8)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#53.itm(9)} -attr vt d
load netBundle {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#53.itm} 10 {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#53.itm(0)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#53.itm(1)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#53.itm(2)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#53.itm(3)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#53.itm(4)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#53.itm(5)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#53.itm(6)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#53.itm(7)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#53.itm(8)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#53.itm(9)} -attr xrf 9160 -attr oid 233 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#53.itm}
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#39.itm(0)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#39.itm(1)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#39.itm(2)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#39.itm(3)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#39.itm(4)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#39.itm(5)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#39.itm(6)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#39.itm(7)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#39.itm(8)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#39.itm(9)} -attr vt d
load netBundle {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#39.itm} 10 {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#39.itm(0)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#39.itm(1)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#39.itm(2)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#39.itm(3)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#39.itm(4)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#39.itm(5)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#39.itm(6)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#39.itm(7)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#39.itm(8)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#39.itm(9)} -attr xrf 9161 -attr oid 234 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#39.itm}
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#52.itm(0)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#52.itm(1)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#52.itm(2)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#52.itm(3)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#52.itm(4)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#52.itm(5)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#52.itm(6)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#52.itm(7)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#52.itm(8)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#52.itm(9)} -attr vt d
load netBundle {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#52.itm} 10 {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#52.itm(0)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#52.itm(1)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#52.itm(2)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#52.itm(3)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#52.itm(4)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#52.itm(5)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#52.itm(6)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#52.itm(7)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#52.itm(8)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#52.itm(9)} -attr xrf 9162 -attr oid 235 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#52.itm}
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#38.itm(0)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#38.itm(1)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#38.itm(2)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#38.itm(3)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#38.itm(4)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#38.itm(5)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#38.itm(6)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#38.itm(7)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#38.itm(8)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#38.itm(9)} -attr vt d
load netBundle {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#38.itm} 10 {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#38.itm(0)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#38.itm(1)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#38.itm(2)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#38.itm(3)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#38.itm(4)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#38.itm(5)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#38.itm(6)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#38.itm(7)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#38.itm(8)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#38.itm(9)} -attr xrf 9163 -attr oid 236 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#38.itm}
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#51.itm(0)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#51.itm(1)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#51.itm(2)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#51.itm(3)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#51.itm(4)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#51.itm(5)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#51.itm(6)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#51.itm(7)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#51.itm(8)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#51.itm(9)} -attr vt d
load netBundle {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#51.itm} 10 {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#51.itm(0)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#51.itm(1)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#51.itm(2)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#51.itm(3)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#51.itm(4)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#51.itm(5)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#51.itm(6)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#51.itm(7)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#51.itm(8)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#51.itm(9)} -attr xrf 9164 -attr oid 237 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#51.itm}
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#37.itm(0)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#37.itm(1)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#37.itm(2)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#37.itm(3)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#37.itm(4)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#37.itm(5)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#37.itm(6)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#37.itm(7)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#37.itm(8)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#37.itm(9)} -attr vt d
load netBundle {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#37.itm} 10 {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#37.itm(0)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#37.itm(1)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#37.itm(2)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#37.itm(3)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#37.itm(4)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#37.itm(5)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#37.itm(6)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#37.itm(7)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#37.itm(8)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#37.itm(9)} -attr xrf 9165 -attr oid 238 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#37.itm}
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#50.itm(0)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#50.itm(1)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#50.itm(2)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#50.itm(3)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#50.itm(4)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#50.itm(5)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#50.itm(6)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#50.itm(7)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#50.itm(8)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#50.itm(9)} -attr vt d
load netBundle {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#50.itm} 10 {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#50.itm(0)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#50.itm(1)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#50.itm(2)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#50.itm(3)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#50.itm(4)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#50.itm(5)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#50.itm(6)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#50.itm(7)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#50.itm(8)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#50.itm(9)} -attr xrf 9166 -attr oid 239 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#50.itm}
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#36.itm(0)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#36.itm(1)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#36.itm(2)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#36.itm(3)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#36.itm(4)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#36.itm(5)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#36.itm(6)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#36.itm(7)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#36.itm(8)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#36.itm(9)} -attr vt d
load netBundle {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#36.itm} 10 {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#36.itm(0)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#36.itm(1)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#36.itm(2)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#36.itm(3)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#36.itm(4)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#36.itm(5)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#36.itm(6)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#36.itm(7)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#36.itm(8)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#36.itm(9)} -attr xrf 9167 -attr oid 240 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#36.itm}
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#49.itm(0)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#49.itm(1)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#49.itm(2)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#49.itm(3)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#49.itm(4)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#49.itm(5)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#49.itm(6)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#49.itm(7)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#49.itm(8)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#49.itm(9)} -attr vt d
load netBundle {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#49.itm} 10 {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#49.itm(0)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#49.itm(1)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#49.itm(2)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#49.itm(3)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#49.itm(4)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#49.itm(5)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#49.itm(6)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#49.itm(7)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#49.itm(8)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#49.itm(9)} -attr xrf 9168 -attr oid 241 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#49.itm}
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#26.itm(0)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#26.itm(1)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#26.itm(2)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#26.itm(3)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#26.itm(4)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#26.itm(5)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#26.itm(6)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#26.itm(7)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#26.itm(8)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#26.itm(9)} -attr vt d
load netBundle {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#26.itm} 10 {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#26.itm(0)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#26.itm(1)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#26.itm(2)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#26.itm(3)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#26.itm(4)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#26.itm(5)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#26.itm(6)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#26.itm(7)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#26.itm(8)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#26.itm(9)} -attr xrf 9169 -attr oid 242 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#26.itm}
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#27.itm(0)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#27.itm(1)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#27.itm(2)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#27.itm(3)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#27.itm(4)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#27.itm(5)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#27.itm(6)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#27.itm(7)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#27.itm(8)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#27.itm(9)} -attr vt d
load netBundle {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#27.itm} 10 {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#27.itm(0)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#27.itm(1)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#27.itm(2)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#27.itm(3)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#27.itm(4)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#27.itm(5)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#27.itm(6)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#27.itm(7)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#27.itm(8)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#27.itm(9)} -attr xrf 9170 -attr oid 243 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#27.itm}
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#28.itm(0)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#28.itm(1)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#28.itm(2)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#28.itm(3)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#28.itm(4)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#28.itm(5)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#28.itm(6)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#28.itm(7)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#28.itm(8)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#28.itm(9)} -attr vt d
load netBundle {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#28.itm} 10 {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#28.itm(0)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#28.itm(1)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#28.itm(2)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#28.itm(3)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#28.itm(4)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#28.itm(5)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#28.itm(6)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#28.itm(7)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#28.itm(8)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#28.itm(9)} -attr xrf 9171 -attr oid 244 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#28.itm}
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#29.itm(0)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#29.itm(1)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#29.itm(2)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#29.itm(3)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#29.itm(4)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#29.itm(5)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#29.itm(6)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#29.itm(7)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#29.itm(8)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#29.itm(9)} -attr vt d
load netBundle {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#29.itm} 10 {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#29.itm(0)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#29.itm(1)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#29.itm(2)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#29.itm(3)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#29.itm(4)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#29.itm(5)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#29.itm(6)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#29.itm(7)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#29.itm(8)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#29.itm(9)} -attr xrf 9172 -attr oid 245 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#29.itm}
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#30.itm(0)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#30.itm(1)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#30.itm(2)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#30.itm(3)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#30.itm(4)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#30.itm(5)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#30.itm(6)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#30.itm(7)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#30.itm(8)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#30.itm(9)} -attr vt d
load netBundle {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#30.itm} 10 {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#30.itm(0)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#30.itm(1)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#30.itm(2)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#30.itm(3)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#30.itm(4)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#30.itm(5)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#30.itm(6)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#30.itm(7)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#30.itm(8)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#30.itm(9)} -attr xrf 9173 -attr oid 246 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#30.itm}
load net {ACC_GY:for:mux#10.itm(0)} -attr vt d
load net {ACC_GY:for:mux#10.itm(1)} -attr vt d
load net {ACC_GY:for:mux#10.itm(2)} -attr vt d
load net {ACC_GY:for:mux#10.itm(3)} -attr vt d
load net {ACC_GY:for:mux#10.itm(4)} -attr vt d
load net {ACC_GY:for:mux#10.itm(5)} -attr vt d
load net {ACC_GY:for:mux#10.itm(6)} -attr vt d
load net {ACC_GY:for:mux#10.itm(7)} -attr vt d
load net {ACC_GY:for:mux#10.itm(8)} -attr vt d
load net {ACC_GY:for:mux#10.itm(9)} -attr vt d
load net {ACC_GY:for:mux#10.itm(10)} -attr vt d
load net {ACC_GY:for:mux#10.itm(11)} -attr vt d
load net {ACC_GY:for:mux#10.itm(12)} -attr vt d
load net {ACC_GY:for:mux#10.itm(13)} -attr vt d
load net {ACC_GY:for:mux#10.itm(14)} -attr vt d
load net {ACC_GY:for:mux#10.itm(15)} -attr vt d
load netBundle {ACC_GY:for:mux#10.itm} 16 {ACC_GY:for:mux#10.itm(0)} {ACC_GY:for:mux#10.itm(1)} {ACC_GY:for:mux#10.itm(2)} {ACC_GY:for:mux#10.itm(3)} {ACC_GY:for:mux#10.itm(4)} {ACC_GY:for:mux#10.itm(5)} {ACC_GY:for:mux#10.itm(6)} {ACC_GY:for:mux#10.itm(7)} {ACC_GY:for:mux#10.itm(8)} {ACC_GY:for:mux#10.itm(9)} {ACC_GY:for:mux#10.itm(10)} {ACC_GY:for:mux#10.itm(11)} {ACC_GY:for:mux#10.itm(12)} {ACC_GY:for:mux#10.itm(13)} {ACC_GY:for:mux#10.itm(14)} {ACC_GY:for:mux#10.itm(15)} -attr xrf 9174 -attr oid 247 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#10.itm}
load net {mux#38.itm(0)} -attr vt d
load net {mux#38.itm(1)} -attr vt d
load net {mux#38.itm(2)} -attr vt d
load net {mux#38.itm(3)} -attr vt d
load net {mux#38.itm(4)} -attr vt d
load net {mux#38.itm(5)} -attr vt d
load net {mux#38.itm(6)} -attr vt d
load net {mux#38.itm(7)} -attr vt d
load net {mux#38.itm(8)} -attr vt d
load net {mux#38.itm(9)} -attr vt d
load netBundle {mux#38.itm} 10 {mux#38.itm(0)} {mux#38.itm(1)} {mux#38.itm(2)} {mux#38.itm(3)} {mux#38.itm(4)} {mux#38.itm(5)} {mux#38.itm(6)} {mux#38.itm(7)} {mux#38.itm(8)} {mux#38.itm(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#38.itm}
load net {ACC_GY:for:mux#11.itm(0)} -attr vt d
load net {ACC_GY:for:mux#11.itm(1)} -attr vt d
load net {ACC_GY:for:mux#11.itm(2)} -attr vt d
load net {ACC_GY:for:mux#11.itm(3)} -attr vt d
load net {ACC_GY:for:mux#11.itm(4)} -attr vt d
load net {ACC_GY:for:mux#11.itm(5)} -attr vt d
load net {ACC_GY:for:mux#11.itm(6)} -attr vt d
load net {ACC_GY:for:mux#11.itm(7)} -attr vt d
load net {ACC_GY:for:mux#11.itm(8)} -attr vt d
load net {ACC_GY:for:mux#11.itm(9)} -attr vt d
load netBundle {ACC_GY:for:mux#11.itm} 10 {ACC_GY:for:mux#11.itm(0)} {ACC_GY:for:mux#11.itm(1)} {ACC_GY:for:mux#11.itm(2)} {ACC_GY:for:mux#11.itm(3)} {ACC_GY:for:mux#11.itm(4)} {ACC_GY:for:mux#11.itm(5)} {ACC_GY:for:mux#11.itm(6)} {ACC_GY:for:mux#11.itm(7)} {ACC_GY:for:mux#11.itm(8)} {ACC_GY:for:mux#11.itm(9)} -attr xrf 9175 -attr oid 248 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#11.itm}
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#31.itm(0)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#31.itm(1)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#31.itm(2)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#31.itm(3)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#31.itm(4)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#31.itm(5)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#31.itm(6)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#31.itm(7)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#31.itm(8)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#31.itm(9)} -attr vt d
load netBundle {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#31.itm} 10 {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#31.itm(0)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#31.itm(1)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#31.itm(2)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#31.itm(3)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#31.itm(4)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#31.itm(5)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#31.itm(6)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#31.itm(7)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#31.itm(8)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#31.itm(9)} -attr xrf 9176 -attr oid 249 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#31.itm}
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva).itm(0)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva).itm(1)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva).itm(2)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva).itm(3)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva).itm(4)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva).itm(5)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva).itm(6)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva).itm(7)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva).itm(8)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva).itm(9)} -attr vt d
load netBundle {slc(regs.operator[]#3:slc(regs.regs).cse.sva).itm} 10 {slc(regs.operator[]#3:slc(regs.regs).cse.sva).itm(0)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva).itm(1)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva).itm(2)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva).itm(3)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva).itm(4)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva).itm(5)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva).itm(6)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva).itm(7)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva).itm(8)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva).itm(9)} -attr xrf 9177 -attr oid 250 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva).itm}
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#1.itm(0)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#1.itm(1)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#1.itm(2)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#1.itm(3)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#1.itm(4)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#1.itm(5)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#1.itm(6)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#1.itm(7)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#1.itm(8)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#1.itm(9)} -attr vt d
load netBundle {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#1.itm} 10 {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#1.itm(0)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#1.itm(1)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#1.itm(2)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#1.itm(3)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#1.itm(4)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#1.itm(5)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#1.itm(6)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#1.itm(7)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#1.itm(8)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#1.itm(9)} -attr xrf 9178 -attr oid 251 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#1.itm}
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#2.itm(0)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#2.itm(1)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#2.itm(2)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#2.itm(3)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#2.itm(4)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#2.itm(5)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#2.itm(6)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#2.itm(7)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#2.itm(8)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#2.itm(9)} -attr vt d
load netBundle {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#2.itm} 10 {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#2.itm(0)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#2.itm(1)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#2.itm(2)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#2.itm(3)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#2.itm(4)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#2.itm(5)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#2.itm(6)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#2.itm(7)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#2.itm(8)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#2.itm(9)} -attr xrf 9179 -attr oid 252 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#2.itm}
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#3.itm(0)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#3.itm(1)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#3.itm(2)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#3.itm(3)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#3.itm(4)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#3.itm(5)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#3.itm(6)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#3.itm(7)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#3.itm(8)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#3.itm(9)} -attr vt d
load netBundle {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#3.itm} 10 {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#3.itm(0)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#3.itm(1)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#3.itm(2)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#3.itm(3)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#3.itm(4)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#3.itm(5)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#3.itm(6)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#3.itm(7)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#3.itm(8)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#3.itm(9)} -attr xrf 9180 -attr oid 253 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#3.itm}
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#4.itm(0)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#4.itm(1)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#4.itm(2)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#4.itm(3)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#4.itm(4)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#4.itm(5)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#4.itm(6)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#4.itm(7)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#4.itm(8)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#4.itm(9)} -attr vt d
load netBundle {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#4.itm} 10 {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#4.itm(0)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#4.itm(1)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#4.itm(2)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#4.itm(3)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#4.itm(4)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#4.itm(5)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#4.itm(6)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#4.itm(7)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#4.itm(8)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#4.itm(9)} -attr xrf 9181 -attr oid 254 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#4.itm}
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#5.itm(0)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#5.itm(1)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#5.itm(2)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#5.itm(3)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#5.itm(4)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#5.itm(5)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#5.itm(6)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#5.itm(7)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#5.itm(8)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#5.itm(9)} -attr vt d
load netBundle {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#5.itm} 10 {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#5.itm(0)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#5.itm(1)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#5.itm(2)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#5.itm(3)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#5.itm(4)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#5.itm(5)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#5.itm(6)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#5.itm(7)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#5.itm(8)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#5.itm(9)} -attr xrf 9182 -attr oid 255 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#5.itm}
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#6.itm(0)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#6.itm(1)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#6.itm(2)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#6.itm(3)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#6.itm(4)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#6.itm(5)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#6.itm(6)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#6.itm(7)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#6.itm(8)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#6.itm(9)} -attr vt d
load netBundle {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#6.itm} 10 {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#6.itm(0)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#6.itm(1)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#6.itm(2)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#6.itm(3)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#6.itm(4)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#6.itm(5)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#6.itm(6)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#6.itm(7)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#6.itm(8)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#6.itm(9)} -attr xrf 9183 -attr oid 256 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#6.itm}
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#7.itm(0)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#7.itm(1)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#7.itm(2)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#7.itm(3)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#7.itm(4)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#7.itm(5)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#7.itm(6)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#7.itm(7)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#7.itm(8)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#7.itm(9)} -attr vt d
load netBundle {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#7.itm} 10 {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#7.itm(0)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#7.itm(1)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#7.itm(2)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#7.itm(3)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#7.itm(4)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#7.itm(5)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#7.itm(6)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#7.itm(7)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#7.itm(8)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#7.itm(9)} -attr xrf 9184 -attr oid 257 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#7.itm}
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#8.itm(0)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#8.itm(1)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#8.itm(2)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#8.itm(3)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#8.itm(4)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#8.itm(5)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#8.itm(6)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#8.itm(7)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#8.itm(8)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#8.itm(9)} -attr vt d
load netBundle {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#8.itm} 10 {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#8.itm(0)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#8.itm(1)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#8.itm(2)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#8.itm(3)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#8.itm(4)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#8.itm(5)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#8.itm(6)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#8.itm(7)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#8.itm(8)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#8.itm(9)} -attr xrf 9185 -attr oid 258 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#8.itm}
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#9.itm(0)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#9.itm(1)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#9.itm(2)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#9.itm(3)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#9.itm(4)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#9.itm(5)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#9.itm(6)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#9.itm(7)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#9.itm(8)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#9.itm(9)} -attr vt d
load netBundle {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#9.itm} 10 {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#9.itm(0)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#9.itm(1)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#9.itm(2)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#9.itm(3)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#9.itm(4)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#9.itm(5)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#9.itm(6)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#9.itm(7)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#9.itm(8)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#9.itm(9)} -attr xrf 9186 -attr oid 259 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#9.itm}
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#10.itm(0)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#10.itm(1)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#10.itm(2)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#10.itm(3)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#10.itm(4)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#10.itm(5)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#10.itm(6)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#10.itm(7)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#10.itm(8)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#10.itm(9)} -attr vt d
load netBundle {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#10.itm} 10 {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#10.itm(0)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#10.itm(1)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#10.itm(2)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#10.itm(3)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#10.itm(4)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#10.itm(5)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#10.itm(6)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#10.itm(7)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#10.itm(8)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#10.itm(9)} -attr xrf 9187 -attr oid 260 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#10.itm}
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#11.itm(0)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#11.itm(1)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#11.itm(2)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#11.itm(3)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#11.itm(4)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#11.itm(5)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#11.itm(6)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#11.itm(7)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#11.itm(8)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#11.itm(9)} -attr vt d
load netBundle {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#11.itm} 10 {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#11.itm(0)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#11.itm(1)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#11.itm(2)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#11.itm(3)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#11.itm(4)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#11.itm(5)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#11.itm(6)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#11.itm(7)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#11.itm(8)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#11.itm(9)} -attr xrf 9188 -attr oid 261 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#11.itm}
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#12.itm(0)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#12.itm(1)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#12.itm(2)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#12.itm(3)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#12.itm(4)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#12.itm(5)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#12.itm(6)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#12.itm(7)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#12.itm(8)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#12.itm(9)} -attr vt d
load netBundle {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#12.itm} 10 {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#12.itm(0)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#12.itm(1)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#12.itm(2)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#12.itm(3)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#12.itm(4)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#12.itm(5)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#12.itm(6)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#12.itm(7)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#12.itm(8)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#12.itm(9)} -attr xrf 9189 -attr oid 262 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#12.itm}
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#13.itm(0)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#13.itm(1)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#13.itm(2)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#13.itm(3)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#13.itm(4)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#13.itm(5)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#13.itm(6)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#13.itm(7)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#13.itm(8)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#13.itm(9)} -attr vt d
load netBundle {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#13.itm} 10 {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#13.itm(0)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#13.itm(1)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#13.itm(2)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#13.itm(3)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#13.itm(4)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#13.itm(5)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#13.itm(6)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#13.itm(7)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#13.itm(8)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#13.itm(9)} -attr xrf 9190 -attr oid 263 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#13.itm}
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#14.itm(0)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#14.itm(1)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#14.itm(2)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#14.itm(3)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#14.itm(4)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#14.itm(5)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#14.itm(6)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#14.itm(7)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#14.itm(8)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#14.itm(9)} -attr vt d
load netBundle {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#14.itm} 10 {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#14.itm(0)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#14.itm(1)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#14.itm(2)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#14.itm(3)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#14.itm(4)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#14.itm(5)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#14.itm(6)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#14.itm(7)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#14.itm(8)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#14.itm(9)} -attr xrf 9191 -attr oid 264 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#14.itm}
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#15.itm(0)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#15.itm(1)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#15.itm(2)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#15.itm(3)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#15.itm(4)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#15.itm(5)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#15.itm(6)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#15.itm(7)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#15.itm(8)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#15.itm(9)} -attr vt d
load netBundle {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#15.itm} 10 {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#15.itm(0)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#15.itm(1)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#15.itm(2)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#15.itm(3)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#15.itm(4)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#15.itm(5)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#15.itm(6)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#15.itm(7)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#15.itm(8)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#15.itm(9)} -attr xrf 9192 -attr oid 265 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#15.itm}
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#16.itm(0)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#16.itm(1)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#16.itm(2)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#16.itm(3)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#16.itm(4)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#16.itm(5)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#16.itm(6)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#16.itm(7)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#16.itm(8)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#16.itm(9)} -attr vt d
load netBundle {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#16.itm} 10 {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#16.itm(0)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#16.itm(1)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#16.itm(2)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#16.itm(3)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#16.itm(4)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#16.itm(5)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#16.itm(6)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#16.itm(7)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#16.itm(8)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#16.itm(9)} -attr xrf 9193 -attr oid 266 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#16.itm}
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#17.itm(0)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#17.itm(1)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#17.itm(2)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#17.itm(3)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#17.itm(4)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#17.itm(5)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#17.itm(6)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#17.itm(7)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#17.itm(8)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#17.itm(9)} -attr vt d
load netBundle {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#17.itm} 10 {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#17.itm(0)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#17.itm(1)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#17.itm(2)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#17.itm(3)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#17.itm(4)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#17.itm(5)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#17.itm(6)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#17.itm(7)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#17.itm(8)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#17.itm(9)} -attr xrf 9194 -attr oid 267 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#17.itm}
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#18.itm(0)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#18.itm(1)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#18.itm(2)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#18.itm(3)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#18.itm(4)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#18.itm(5)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#18.itm(6)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#18.itm(7)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#18.itm(8)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#18.itm(9)} -attr vt d
load netBundle {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#18.itm} 10 {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#18.itm(0)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#18.itm(1)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#18.itm(2)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#18.itm(3)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#18.itm(4)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#18.itm(5)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#18.itm(6)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#18.itm(7)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#18.itm(8)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#18.itm(9)} -attr xrf 9195 -attr oid 268 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#18.itm}
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#19.itm(0)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#19.itm(1)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#19.itm(2)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#19.itm(3)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#19.itm(4)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#19.itm(5)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#19.itm(6)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#19.itm(7)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#19.itm(8)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#19.itm(9)} -attr vt d
load netBundle {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#19.itm} 10 {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#19.itm(0)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#19.itm(1)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#19.itm(2)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#19.itm(3)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#19.itm(4)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#19.itm(5)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#19.itm(6)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#19.itm(7)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#19.itm(8)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#19.itm(9)} -attr xrf 9196 -attr oid 269 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#19.itm}
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#20.itm(0)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#20.itm(1)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#20.itm(2)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#20.itm(3)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#20.itm(4)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#20.itm(5)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#20.itm(6)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#20.itm(7)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#20.itm(8)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#20.itm(9)} -attr vt d
load netBundle {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#20.itm} 10 {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#20.itm(0)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#20.itm(1)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#20.itm(2)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#20.itm(3)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#20.itm(4)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#20.itm(5)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#20.itm(6)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#20.itm(7)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#20.itm(8)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#20.itm(9)} -attr xrf 9197 -attr oid 270 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#20.itm}
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#21.itm(0)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#21.itm(1)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#21.itm(2)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#21.itm(3)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#21.itm(4)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#21.itm(5)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#21.itm(6)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#21.itm(7)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#21.itm(8)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#21.itm(9)} -attr vt d
load netBundle {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#21.itm} 10 {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#21.itm(0)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#21.itm(1)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#21.itm(2)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#21.itm(3)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#21.itm(4)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#21.itm(5)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#21.itm(6)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#21.itm(7)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#21.itm(8)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#21.itm(9)} -attr xrf 9198 -attr oid 271 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#21.itm}
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#22.itm(0)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#22.itm(1)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#22.itm(2)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#22.itm(3)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#22.itm(4)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#22.itm(5)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#22.itm(6)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#22.itm(7)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#22.itm(8)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#22.itm(9)} -attr vt d
load netBundle {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#22.itm} 10 {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#22.itm(0)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#22.itm(1)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#22.itm(2)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#22.itm(3)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#22.itm(4)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#22.itm(5)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#22.itm(6)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#22.itm(7)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#22.itm(8)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#22.itm(9)} -attr xrf 9199 -attr oid 272 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#22.itm}
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#23.itm(0)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#23.itm(1)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#23.itm(2)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#23.itm(3)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#23.itm(4)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#23.itm(5)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#23.itm(6)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#23.itm(7)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#23.itm(8)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#23.itm(9)} -attr vt d
load netBundle {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#23.itm} 10 {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#23.itm(0)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#23.itm(1)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#23.itm(2)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#23.itm(3)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#23.itm(4)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#23.itm(5)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#23.itm(6)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#23.itm(7)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#23.itm(8)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#23.itm(9)} -attr xrf 9200 -attr oid 273 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#23.itm}
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#24.itm(0)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#24.itm(1)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#24.itm(2)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#24.itm(3)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#24.itm(4)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#24.itm(5)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#24.itm(6)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#24.itm(7)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#24.itm(8)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#24.itm(9)} -attr vt d
load netBundle {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#24.itm} 10 {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#24.itm(0)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#24.itm(1)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#24.itm(2)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#24.itm(3)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#24.itm(4)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#24.itm(5)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#24.itm(6)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#24.itm(7)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#24.itm(8)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#24.itm(9)} -attr xrf 9201 -attr oid 274 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#24.itm}
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#25.itm(0)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#25.itm(1)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#25.itm(2)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#25.itm(3)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#25.itm(4)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#25.itm(5)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#25.itm(6)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#25.itm(7)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#25.itm(8)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#25.itm(9)} -attr vt d
load netBundle {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#25.itm} 10 {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#25.itm(0)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#25.itm(1)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#25.itm(2)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#25.itm(3)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#25.itm(4)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#25.itm(5)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#25.itm(6)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#25.itm(7)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#25.itm(8)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#25.itm(9)} -attr xrf 9202 -attr oid 275 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#25.itm}
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#32.itm(0)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#32.itm(1)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#32.itm(2)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#32.itm(3)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#32.itm(4)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#32.itm(5)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#32.itm(6)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#32.itm(7)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#32.itm(8)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#32.itm(9)} -attr vt d
load netBundle {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#32.itm} 10 {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#32.itm(0)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#32.itm(1)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#32.itm(2)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#32.itm(3)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#32.itm(4)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#32.itm(5)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#32.itm(6)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#32.itm(7)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#32.itm(8)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#32.itm(9)} -attr xrf 9203 -attr oid 276 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#32.itm}
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#33.itm(0)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#33.itm(1)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#33.itm(2)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#33.itm(3)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#33.itm(4)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#33.itm(5)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#33.itm(6)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#33.itm(7)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#33.itm(8)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#33.itm(9)} -attr vt d
load netBundle {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#33.itm} 10 {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#33.itm(0)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#33.itm(1)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#33.itm(2)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#33.itm(3)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#33.itm(4)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#33.itm(5)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#33.itm(6)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#33.itm(7)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#33.itm(8)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#33.itm(9)} -attr xrf 9204 -attr oid 277 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#33.itm}
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#34.itm(0)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#34.itm(1)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#34.itm(2)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#34.itm(3)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#34.itm(4)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#34.itm(5)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#34.itm(6)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#34.itm(7)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#34.itm(8)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#34.itm(9)} -attr vt d
load netBundle {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#34.itm} 10 {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#34.itm(0)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#34.itm(1)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#34.itm(2)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#34.itm(3)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#34.itm(4)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#34.itm(5)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#34.itm(6)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#34.itm(7)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#34.itm(8)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#34.itm(9)} -attr xrf 9205 -attr oid 278 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#34.itm}
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#35.itm(0)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#35.itm(1)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#35.itm(2)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#35.itm(3)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#35.itm(4)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#35.itm(5)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#35.itm(6)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#35.itm(7)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#35.itm(8)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#35.itm(9)} -attr vt d
load netBundle {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#35.itm} 10 {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#35.itm(0)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#35.itm(1)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#35.itm(2)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#35.itm(3)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#35.itm(4)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#35.itm(5)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#35.itm(6)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#35.itm(7)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#35.itm(8)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#35.itm(9)} -attr xrf 9206 -attr oid 279 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#35.itm}
load net {ACC_GY:for:acc#5.itm(0)} -attr vt d
load net {ACC_GY:for:acc#5.itm(1)} -attr vt d
load net {ACC_GY:for:acc#5.itm(2)} -attr vt d
load net {ACC_GY:for:acc#5.itm(3)} -attr vt d
load net {ACC_GY:for:acc#5.itm(4)} -attr vt d
load netBundle {ACC_GY:for:acc#5.itm} 5 {ACC_GY:for:acc#5.itm(0)} {ACC_GY:for:acc#5.itm(1)} {ACC_GY:for:acc#5.itm(2)} {ACC_GY:for:acc#5.itm(3)} {ACC_GY:for:acc#5.itm(4)} -attr xrf 9207 -attr oid 280 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#5.itm}
load net {ACC_GY:for:mux#9.itm(0)} -attr vt d
load net {ACC_GY:for:mux#9.itm(1)} -attr vt d
load net {ACC_GY:for:mux#9.itm(2)} -attr vt d
load net {ACC_GY:for:mux#9.itm(3)} -attr vt d
load net {ACC_GY:for:mux#9.itm(4)} -attr vt d
load net {ACC_GY:for:mux#9.itm(5)} -attr vt d
load net {ACC_GY:for:mux#9.itm(6)} -attr vt d
load net {ACC_GY:for:mux#9.itm(7)} -attr vt d
load net {ACC_GY:for:mux#9.itm(8)} -attr vt d
load net {ACC_GY:for:mux#9.itm(9)} -attr vt d
load net {ACC_GY:for:mux#9.itm(10)} -attr vt d
load net {ACC_GY:for:mux#9.itm(11)} -attr vt d
load net {ACC_GY:for:mux#9.itm(12)} -attr vt d
load net {ACC_GY:for:mux#9.itm(13)} -attr vt d
load net {ACC_GY:for:mux#9.itm(14)} -attr vt d
load net {ACC_GY:for:mux#9.itm(15)} -attr vt d
load netBundle {ACC_GY:for:mux#9.itm} 16 {ACC_GY:for:mux#9.itm(0)} {ACC_GY:for:mux#9.itm(1)} {ACC_GY:for:mux#9.itm(2)} {ACC_GY:for:mux#9.itm(3)} {ACC_GY:for:mux#9.itm(4)} {ACC_GY:for:mux#9.itm(5)} {ACC_GY:for:mux#9.itm(6)} {ACC_GY:for:mux#9.itm(7)} {ACC_GY:for:mux#9.itm(8)} {ACC_GY:for:mux#9.itm(9)} {ACC_GY:for:mux#9.itm(10)} {ACC_GY:for:mux#9.itm(11)} {ACC_GY:for:mux#9.itm(12)} {ACC_GY:for:mux#9.itm(13)} {ACC_GY:for:mux#9.itm(14)} {ACC_GY:for:mux#9.itm(15)} -attr xrf 9208 -attr oid 281 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#9.itm}
load net {and#97.itm(0)} -attr vt d
load net {and#97.itm(1)} -attr vt d
load net {and#97.itm(2)} -attr vt d
load net {and#97.itm(3)} -attr vt d
load net {and#97.itm(4)} -attr vt d
load net {and#97.itm(5)} -attr vt d
load net {and#97.itm(6)} -attr vt d
load net {and#97.itm(7)} -attr vt d
load net {and#97.itm(8)} -attr vt d
load net {and#97.itm(9)} -attr vt d
load netBundle {and#97.itm} 10 {and#97.itm(0)} {and#97.itm(1)} {and#97.itm(2)} {and#97.itm(3)} {and#97.itm(4)} {and#97.itm(5)} {and#97.itm(6)} {and#97.itm(7)} {and#97.itm(8)} {and#97.itm(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/and#97.itm}
load net {exs#48.itm(0)} -attr vt d
load net {exs#48.itm(1)} -attr vt d
load net {exs#48.itm(2)} -attr vt d
load net {exs#48.itm(3)} -attr vt d
load net {exs#48.itm(4)} -attr vt d
load net {exs#48.itm(5)} -attr vt d
load net {exs#48.itm(6)} -attr vt d
load net {exs#48.itm(7)} -attr vt d
load net {exs#48.itm(8)} -attr vt d
load net {exs#48.itm(9)} -attr vt d
load netBundle {exs#48.itm} 10 {exs#48.itm(0)} {exs#48.itm(1)} {exs#48.itm(2)} {exs#48.itm(3)} {exs#48.itm(4)} {exs#48.itm(5)} {exs#48.itm(6)} {exs#48.itm(7)} {exs#48.itm(8)} {exs#48.itm(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#48.itm}
load net {ACC_GX:for:mux#19.itm(0)} -attr vt d
load net {ACC_GX:for:mux#19.itm(1)} -attr vt d
load net {ACC_GX:for:mux#19.itm(2)} -attr vt d
load net {ACC_GX:for:mux#19.itm(3)} -attr vt d
load net {ACC_GX:for:mux#19.itm(4)} -attr vt d
load net {ACC_GX:for:mux#19.itm(5)} -attr vt d
load net {ACC_GX:for:mux#19.itm(6)} -attr vt d
load net {ACC_GX:for:mux#19.itm(7)} -attr vt d
load net {ACC_GX:for:mux#19.itm(8)} -attr vt d
load net {ACC_GX:for:mux#19.itm(9)} -attr vt d
load net {ACC_GX:for:mux#19.itm(10)} -attr vt d
load net {ACC_GX:for:mux#19.itm(11)} -attr vt d
load net {ACC_GX:for:mux#19.itm(12)} -attr vt d
load net {ACC_GX:for:mux#19.itm(13)} -attr vt d
load net {ACC_GX:for:mux#19.itm(14)} -attr vt d
load net {ACC_GX:for:mux#19.itm(15)} -attr vt d
load netBundle {ACC_GX:for:mux#19.itm} 16 {ACC_GX:for:mux#19.itm(0)} {ACC_GX:for:mux#19.itm(1)} {ACC_GX:for:mux#19.itm(2)} {ACC_GX:for:mux#19.itm(3)} {ACC_GX:for:mux#19.itm(4)} {ACC_GX:for:mux#19.itm(5)} {ACC_GX:for:mux#19.itm(6)} {ACC_GX:for:mux#19.itm(7)} {ACC_GX:for:mux#19.itm(8)} {ACC_GX:for:mux#19.itm(9)} {ACC_GX:for:mux#19.itm(10)} {ACC_GX:for:mux#19.itm(11)} {ACC_GX:for:mux#19.itm(12)} {ACC_GX:for:mux#19.itm(13)} {ACC_GX:for:mux#19.itm(14)} {ACC_GX:for:mux#19.itm(15)} -attr xrf 9209 -attr oid 282 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#19.itm}
load net {mux#40.itm(0)} -attr vt d
load net {mux#40.itm(1)} -attr vt d
load net {mux#40.itm(2)} -attr vt d
load net {mux#40.itm(3)} -attr vt d
load net {mux#40.itm(4)} -attr vt d
load net {mux#40.itm(5)} -attr vt d
load net {mux#40.itm(6)} -attr vt d
load net {mux#40.itm(7)} -attr vt d
load net {mux#40.itm(8)} -attr vt d
load net {mux#40.itm(9)} -attr vt d
load netBundle {mux#40.itm} 10 {mux#40.itm(0)} {mux#40.itm(1)} {mux#40.itm(2)} {mux#40.itm(3)} {mux#40.itm(4)} {mux#40.itm(5)} {mux#40.itm(6)} {mux#40.itm(7)} {mux#40.itm(8)} {mux#40.itm(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#40.itm}
load net {ACC_GX:for:mux#20.itm(0)} -attr vt d
load net {ACC_GX:for:mux#20.itm(1)} -attr vt d
load net {ACC_GX:for:mux#20.itm(2)} -attr vt d
load net {ACC_GX:for:mux#20.itm(3)} -attr vt d
load net {ACC_GX:for:mux#20.itm(4)} -attr vt d
load net {ACC_GX:for:mux#20.itm(5)} -attr vt d
load net {ACC_GX:for:mux#20.itm(6)} -attr vt d
load net {ACC_GX:for:mux#20.itm(7)} -attr vt d
load net {ACC_GX:for:mux#20.itm(8)} -attr vt d
load net {ACC_GX:for:mux#20.itm(9)} -attr vt d
load netBundle {ACC_GX:for:mux#20.itm} 10 {ACC_GX:for:mux#20.itm(0)} {ACC_GX:for:mux#20.itm(1)} {ACC_GX:for:mux#20.itm(2)} {ACC_GX:for:mux#20.itm(3)} {ACC_GX:for:mux#20.itm(4)} {ACC_GX:for:mux#20.itm(5)} {ACC_GX:for:mux#20.itm(6)} {ACC_GX:for:mux#20.itm(7)} {ACC_GX:for:mux#20.itm(8)} {ACC_GX:for:mux#20.itm(9)} -attr xrf 9210 -attr oid 283 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#20.itm}
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#48.itm(0)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#48.itm(1)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#48.itm(2)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#48.itm(3)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#48.itm(4)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#48.itm(5)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#48.itm(6)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#48.itm(7)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#48.itm(8)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#48.itm(9)} -attr vt d
load netBundle {slc(regs.operator[]:slc(regs.regs).cse.sva)#48.itm} 10 {slc(regs.operator[]:slc(regs.regs).cse.sva)#48.itm(0)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#48.itm(1)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#48.itm(2)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#48.itm(3)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#48.itm(4)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#48.itm(5)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#48.itm(6)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#48.itm(7)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#48.itm(8)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#48.itm(9)} -attr xrf 9211 -attr oid 284 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#48.itm}
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#61.itm(0)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#61.itm(1)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#61.itm(2)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#61.itm(3)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#61.itm(4)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#61.itm(5)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#61.itm(6)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#61.itm(7)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#61.itm(8)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#61.itm(9)} -attr vt d
load netBundle {slc(regs.operator[]:slc(regs.regs).cse.sva)#61.itm} 10 {slc(regs.operator[]:slc(regs.regs).cse.sva)#61.itm(0)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#61.itm(1)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#61.itm(2)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#61.itm(3)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#61.itm(4)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#61.itm(5)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#61.itm(6)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#61.itm(7)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#61.itm(8)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#61.itm(9)} -attr xrf 9212 -attr oid 285 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#61.itm}
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#47.itm(0)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#47.itm(1)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#47.itm(2)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#47.itm(3)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#47.itm(4)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#47.itm(5)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#47.itm(6)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#47.itm(7)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#47.itm(8)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#47.itm(9)} -attr vt d
load netBundle {slc(regs.operator[]:slc(regs.regs).cse.sva)#47.itm} 10 {slc(regs.operator[]:slc(regs.regs).cse.sva)#47.itm(0)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#47.itm(1)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#47.itm(2)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#47.itm(3)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#47.itm(4)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#47.itm(5)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#47.itm(6)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#47.itm(7)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#47.itm(8)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#47.itm(9)} -attr xrf 9213 -attr oid 286 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#47.itm}
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#60.itm(0)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#60.itm(1)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#60.itm(2)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#60.itm(3)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#60.itm(4)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#60.itm(5)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#60.itm(6)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#60.itm(7)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#60.itm(8)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#60.itm(9)} -attr vt d
load netBundle {slc(regs.operator[]:slc(regs.regs).cse.sva)#60.itm} 10 {slc(regs.operator[]:slc(regs.regs).cse.sva)#60.itm(0)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#60.itm(1)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#60.itm(2)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#60.itm(3)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#60.itm(4)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#60.itm(5)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#60.itm(6)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#60.itm(7)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#60.itm(8)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#60.itm(9)} -attr xrf 9214 -attr oid 287 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#60.itm}
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#46.itm(0)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#46.itm(1)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#46.itm(2)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#46.itm(3)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#46.itm(4)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#46.itm(5)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#46.itm(6)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#46.itm(7)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#46.itm(8)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#46.itm(9)} -attr vt d
load netBundle {slc(regs.operator[]:slc(regs.regs).cse.sva)#46.itm} 10 {slc(regs.operator[]:slc(regs.regs).cse.sva)#46.itm(0)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#46.itm(1)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#46.itm(2)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#46.itm(3)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#46.itm(4)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#46.itm(5)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#46.itm(6)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#46.itm(7)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#46.itm(8)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#46.itm(9)} -attr xrf 9215 -attr oid 288 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#46.itm}
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#59.itm(0)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#59.itm(1)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#59.itm(2)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#59.itm(3)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#59.itm(4)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#59.itm(5)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#59.itm(6)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#59.itm(7)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#59.itm(8)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#59.itm(9)} -attr vt d
load netBundle {slc(regs.operator[]:slc(regs.regs).cse.sva)#59.itm} 10 {slc(regs.operator[]:slc(regs.regs).cse.sva)#59.itm(0)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#59.itm(1)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#59.itm(2)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#59.itm(3)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#59.itm(4)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#59.itm(5)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#59.itm(6)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#59.itm(7)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#59.itm(8)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#59.itm(9)} -attr xrf 9216 -attr oid 289 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#59.itm}
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#45.itm(0)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#45.itm(1)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#45.itm(2)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#45.itm(3)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#45.itm(4)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#45.itm(5)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#45.itm(6)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#45.itm(7)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#45.itm(8)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#45.itm(9)} -attr vt d
load netBundle {slc(regs.operator[]:slc(regs.regs).cse.sva)#45.itm} 10 {slc(regs.operator[]:slc(regs.regs).cse.sva)#45.itm(0)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#45.itm(1)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#45.itm(2)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#45.itm(3)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#45.itm(4)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#45.itm(5)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#45.itm(6)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#45.itm(7)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#45.itm(8)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#45.itm(9)} -attr xrf 9217 -attr oid 290 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#45.itm}
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#58.itm(0)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#58.itm(1)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#58.itm(2)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#58.itm(3)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#58.itm(4)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#58.itm(5)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#58.itm(6)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#58.itm(7)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#58.itm(8)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#58.itm(9)} -attr vt d
load netBundle {slc(regs.operator[]:slc(regs.regs).cse.sva)#58.itm} 10 {slc(regs.operator[]:slc(regs.regs).cse.sva)#58.itm(0)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#58.itm(1)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#58.itm(2)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#58.itm(3)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#58.itm(4)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#58.itm(5)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#58.itm(6)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#58.itm(7)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#58.itm(8)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#58.itm(9)} -attr xrf 9218 -attr oid 291 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#58.itm}
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#44.itm(0)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#44.itm(1)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#44.itm(2)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#44.itm(3)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#44.itm(4)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#44.itm(5)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#44.itm(6)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#44.itm(7)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#44.itm(8)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#44.itm(9)} -attr vt d
load netBundle {slc(regs.operator[]:slc(regs.regs).cse.sva)#44.itm} 10 {slc(regs.operator[]:slc(regs.regs).cse.sva)#44.itm(0)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#44.itm(1)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#44.itm(2)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#44.itm(3)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#44.itm(4)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#44.itm(5)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#44.itm(6)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#44.itm(7)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#44.itm(8)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#44.itm(9)} -attr xrf 9219 -attr oid 292 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#44.itm}
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#57.itm(0)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#57.itm(1)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#57.itm(2)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#57.itm(3)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#57.itm(4)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#57.itm(5)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#57.itm(6)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#57.itm(7)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#57.itm(8)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#57.itm(9)} -attr vt d
load netBundle {slc(regs.operator[]:slc(regs.regs).cse.sva)#57.itm} 10 {slc(regs.operator[]:slc(regs.regs).cse.sva)#57.itm(0)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#57.itm(1)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#57.itm(2)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#57.itm(3)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#57.itm(4)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#57.itm(5)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#57.itm(6)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#57.itm(7)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#57.itm(8)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#57.itm(9)} -attr xrf 9220 -attr oid 293 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#57.itm}
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#43.itm(0)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#43.itm(1)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#43.itm(2)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#43.itm(3)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#43.itm(4)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#43.itm(5)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#43.itm(6)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#43.itm(7)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#43.itm(8)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#43.itm(9)} -attr vt d
load netBundle {slc(regs.operator[]:slc(regs.regs).cse.sva)#43.itm} 10 {slc(regs.operator[]:slc(regs.regs).cse.sva)#43.itm(0)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#43.itm(1)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#43.itm(2)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#43.itm(3)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#43.itm(4)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#43.itm(5)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#43.itm(6)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#43.itm(7)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#43.itm(8)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#43.itm(9)} -attr xrf 9221 -attr oid 294 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#43.itm}
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#56.itm(0)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#56.itm(1)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#56.itm(2)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#56.itm(3)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#56.itm(4)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#56.itm(5)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#56.itm(6)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#56.itm(7)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#56.itm(8)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#56.itm(9)} -attr vt d
load netBundle {slc(regs.operator[]:slc(regs.regs).cse.sva)#56.itm} 10 {slc(regs.operator[]:slc(regs.regs).cse.sva)#56.itm(0)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#56.itm(1)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#56.itm(2)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#56.itm(3)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#56.itm(4)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#56.itm(5)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#56.itm(6)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#56.itm(7)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#56.itm(8)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#56.itm(9)} -attr xrf 9222 -attr oid 295 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#56.itm}
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#42.itm(0)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#42.itm(1)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#42.itm(2)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#42.itm(3)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#42.itm(4)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#42.itm(5)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#42.itm(6)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#42.itm(7)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#42.itm(8)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#42.itm(9)} -attr vt d
load netBundle {slc(regs.operator[]:slc(regs.regs).cse.sva)#42.itm} 10 {slc(regs.operator[]:slc(regs.regs).cse.sva)#42.itm(0)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#42.itm(1)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#42.itm(2)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#42.itm(3)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#42.itm(4)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#42.itm(5)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#42.itm(6)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#42.itm(7)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#42.itm(8)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#42.itm(9)} -attr xrf 9223 -attr oid 296 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#42.itm}
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#55.itm(0)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#55.itm(1)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#55.itm(2)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#55.itm(3)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#55.itm(4)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#55.itm(5)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#55.itm(6)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#55.itm(7)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#55.itm(8)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#55.itm(9)} -attr vt d
load netBundle {slc(regs.operator[]:slc(regs.regs).cse.sva)#55.itm} 10 {slc(regs.operator[]:slc(regs.regs).cse.sva)#55.itm(0)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#55.itm(1)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#55.itm(2)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#55.itm(3)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#55.itm(4)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#55.itm(5)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#55.itm(6)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#55.itm(7)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#55.itm(8)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#55.itm(9)} -attr xrf 9224 -attr oid 297 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#55.itm}
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#41.itm(0)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#41.itm(1)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#41.itm(2)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#41.itm(3)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#41.itm(4)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#41.itm(5)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#41.itm(6)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#41.itm(7)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#41.itm(8)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#41.itm(9)} -attr vt d
load netBundle {slc(regs.operator[]:slc(regs.regs).cse.sva)#41.itm} 10 {slc(regs.operator[]:slc(regs.regs).cse.sva)#41.itm(0)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#41.itm(1)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#41.itm(2)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#41.itm(3)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#41.itm(4)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#41.itm(5)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#41.itm(6)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#41.itm(7)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#41.itm(8)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#41.itm(9)} -attr xrf 9225 -attr oid 298 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#41.itm}
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#54.itm(0)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#54.itm(1)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#54.itm(2)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#54.itm(3)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#54.itm(4)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#54.itm(5)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#54.itm(6)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#54.itm(7)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#54.itm(8)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#54.itm(9)} -attr vt d
load netBundle {slc(regs.operator[]:slc(regs.regs).cse.sva)#54.itm} 10 {slc(regs.operator[]:slc(regs.regs).cse.sva)#54.itm(0)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#54.itm(1)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#54.itm(2)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#54.itm(3)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#54.itm(4)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#54.itm(5)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#54.itm(6)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#54.itm(7)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#54.itm(8)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#54.itm(9)} -attr xrf 9226 -attr oid 299 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#54.itm}
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#40.itm(0)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#40.itm(1)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#40.itm(2)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#40.itm(3)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#40.itm(4)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#40.itm(5)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#40.itm(6)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#40.itm(7)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#40.itm(8)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#40.itm(9)} -attr vt d
load netBundle {slc(regs.operator[]:slc(regs.regs).cse.sva)#40.itm} 10 {slc(regs.operator[]:slc(regs.regs).cse.sva)#40.itm(0)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#40.itm(1)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#40.itm(2)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#40.itm(3)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#40.itm(4)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#40.itm(5)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#40.itm(6)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#40.itm(7)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#40.itm(8)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#40.itm(9)} -attr xrf 9227 -attr oid 300 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#40.itm}
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#53.itm(0)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#53.itm(1)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#53.itm(2)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#53.itm(3)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#53.itm(4)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#53.itm(5)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#53.itm(6)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#53.itm(7)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#53.itm(8)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#53.itm(9)} -attr vt d
load netBundle {slc(regs.operator[]:slc(regs.regs).cse.sva)#53.itm} 10 {slc(regs.operator[]:slc(regs.regs).cse.sva)#53.itm(0)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#53.itm(1)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#53.itm(2)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#53.itm(3)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#53.itm(4)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#53.itm(5)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#53.itm(6)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#53.itm(7)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#53.itm(8)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#53.itm(9)} -attr xrf 9228 -attr oid 301 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#53.itm}
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#39.itm(0)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#39.itm(1)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#39.itm(2)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#39.itm(3)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#39.itm(4)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#39.itm(5)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#39.itm(6)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#39.itm(7)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#39.itm(8)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#39.itm(9)} -attr vt d
load netBundle {slc(regs.operator[]:slc(regs.regs).cse.sva)#39.itm} 10 {slc(regs.operator[]:slc(regs.regs).cse.sva)#39.itm(0)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#39.itm(1)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#39.itm(2)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#39.itm(3)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#39.itm(4)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#39.itm(5)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#39.itm(6)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#39.itm(7)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#39.itm(8)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#39.itm(9)} -attr xrf 9229 -attr oid 302 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#39.itm}
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#52.itm(0)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#52.itm(1)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#52.itm(2)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#52.itm(3)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#52.itm(4)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#52.itm(5)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#52.itm(6)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#52.itm(7)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#52.itm(8)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#52.itm(9)} -attr vt d
load netBundle {slc(regs.operator[]:slc(regs.regs).cse.sva)#52.itm} 10 {slc(regs.operator[]:slc(regs.regs).cse.sva)#52.itm(0)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#52.itm(1)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#52.itm(2)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#52.itm(3)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#52.itm(4)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#52.itm(5)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#52.itm(6)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#52.itm(7)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#52.itm(8)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#52.itm(9)} -attr xrf 9230 -attr oid 303 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#52.itm}
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#38.itm(0)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#38.itm(1)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#38.itm(2)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#38.itm(3)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#38.itm(4)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#38.itm(5)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#38.itm(6)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#38.itm(7)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#38.itm(8)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#38.itm(9)} -attr vt d
load netBundle {slc(regs.operator[]:slc(regs.regs).cse.sva)#38.itm} 10 {slc(regs.operator[]:slc(regs.regs).cse.sva)#38.itm(0)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#38.itm(1)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#38.itm(2)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#38.itm(3)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#38.itm(4)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#38.itm(5)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#38.itm(6)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#38.itm(7)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#38.itm(8)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#38.itm(9)} -attr xrf 9231 -attr oid 304 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#38.itm}
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#51.itm(0)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#51.itm(1)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#51.itm(2)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#51.itm(3)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#51.itm(4)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#51.itm(5)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#51.itm(6)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#51.itm(7)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#51.itm(8)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#51.itm(9)} -attr vt d
load netBundle {slc(regs.operator[]:slc(regs.regs).cse.sva)#51.itm} 10 {slc(regs.operator[]:slc(regs.regs).cse.sva)#51.itm(0)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#51.itm(1)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#51.itm(2)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#51.itm(3)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#51.itm(4)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#51.itm(5)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#51.itm(6)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#51.itm(7)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#51.itm(8)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#51.itm(9)} -attr xrf 9232 -attr oid 305 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#51.itm}
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#37.itm(0)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#37.itm(1)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#37.itm(2)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#37.itm(3)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#37.itm(4)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#37.itm(5)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#37.itm(6)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#37.itm(7)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#37.itm(8)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#37.itm(9)} -attr vt d
load netBundle {slc(regs.operator[]:slc(regs.regs).cse.sva)#37.itm} 10 {slc(regs.operator[]:slc(regs.regs).cse.sva)#37.itm(0)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#37.itm(1)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#37.itm(2)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#37.itm(3)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#37.itm(4)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#37.itm(5)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#37.itm(6)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#37.itm(7)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#37.itm(8)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#37.itm(9)} -attr xrf 9233 -attr oid 306 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#37.itm}
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#50.itm(0)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#50.itm(1)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#50.itm(2)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#50.itm(3)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#50.itm(4)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#50.itm(5)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#50.itm(6)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#50.itm(7)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#50.itm(8)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#50.itm(9)} -attr vt d
load netBundle {slc(regs.operator[]:slc(regs.regs).cse.sva)#50.itm} 10 {slc(regs.operator[]:slc(regs.regs).cse.sva)#50.itm(0)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#50.itm(1)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#50.itm(2)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#50.itm(3)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#50.itm(4)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#50.itm(5)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#50.itm(6)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#50.itm(7)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#50.itm(8)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#50.itm(9)} -attr xrf 9234 -attr oid 307 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#50.itm}
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#36.itm(0)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#36.itm(1)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#36.itm(2)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#36.itm(3)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#36.itm(4)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#36.itm(5)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#36.itm(6)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#36.itm(7)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#36.itm(8)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#36.itm(9)} -attr vt d
load netBundle {slc(regs.operator[]:slc(regs.regs).cse.sva)#36.itm} 10 {slc(regs.operator[]:slc(regs.regs).cse.sva)#36.itm(0)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#36.itm(1)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#36.itm(2)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#36.itm(3)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#36.itm(4)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#36.itm(5)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#36.itm(6)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#36.itm(7)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#36.itm(8)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#36.itm(9)} -attr xrf 9235 -attr oid 308 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#36.itm}
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#49.itm(0)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#49.itm(1)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#49.itm(2)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#49.itm(3)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#49.itm(4)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#49.itm(5)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#49.itm(6)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#49.itm(7)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#49.itm(8)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#49.itm(9)} -attr vt d
load netBundle {slc(regs.operator[]:slc(regs.regs).cse.sva)#49.itm} 10 {slc(regs.operator[]:slc(regs.regs).cse.sva)#49.itm(0)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#49.itm(1)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#49.itm(2)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#49.itm(3)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#49.itm(4)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#49.itm(5)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#49.itm(6)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#49.itm(7)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#49.itm(8)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#49.itm(9)} -attr xrf 9236 -attr oid 309 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#49.itm}
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#26.itm(0)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#26.itm(1)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#26.itm(2)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#26.itm(3)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#26.itm(4)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#26.itm(5)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#26.itm(6)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#26.itm(7)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#26.itm(8)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#26.itm(9)} -attr vt d
load netBundle {slc(regs.operator[]:slc(regs.regs).cse.sva)#26.itm} 10 {slc(regs.operator[]:slc(regs.regs).cse.sva)#26.itm(0)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#26.itm(1)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#26.itm(2)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#26.itm(3)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#26.itm(4)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#26.itm(5)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#26.itm(6)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#26.itm(7)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#26.itm(8)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#26.itm(9)} -attr xrf 9237 -attr oid 310 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#26.itm}
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#27.itm(0)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#27.itm(1)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#27.itm(2)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#27.itm(3)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#27.itm(4)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#27.itm(5)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#27.itm(6)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#27.itm(7)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#27.itm(8)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#27.itm(9)} -attr vt d
load netBundle {slc(regs.operator[]:slc(regs.regs).cse.sva)#27.itm} 10 {slc(regs.operator[]:slc(regs.regs).cse.sva)#27.itm(0)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#27.itm(1)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#27.itm(2)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#27.itm(3)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#27.itm(4)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#27.itm(5)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#27.itm(6)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#27.itm(7)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#27.itm(8)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#27.itm(9)} -attr xrf 9238 -attr oid 311 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#27.itm}
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#28.itm(0)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#28.itm(1)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#28.itm(2)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#28.itm(3)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#28.itm(4)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#28.itm(5)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#28.itm(6)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#28.itm(7)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#28.itm(8)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#28.itm(9)} -attr vt d
load netBundle {slc(regs.operator[]:slc(regs.regs).cse.sva)#28.itm} 10 {slc(regs.operator[]:slc(regs.regs).cse.sva)#28.itm(0)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#28.itm(1)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#28.itm(2)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#28.itm(3)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#28.itm(4)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#28.itm(5)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#28.itm(6)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#28.itm(7)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#28.itm(8)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#28.itm(9)} -attr xrf 9239 -attr oid 312 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#28.itm}
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#29.itm(0)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#29.itm(1)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#29.itm(2)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#29.itm(3)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#29.itm(4)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#29.itm(5)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#29.itm(6)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#29.itm(7)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#29.itm(8)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#29.itm(9)} -attr vt d
load netBundle {slc(regs.operator[]:slc(regs.regs).cse.sva)#29.itm} 10 {slc(regs.operator[]:slc(regs.regs).cse.sva)#29.itm(0)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#29.itm(1)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#29.itm(2)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#29.itm(3)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#29.itm(4)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#29.itm(5)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#29.itm(6)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#29.itm(7)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#29.itm(8)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#29.itm(9)} -attr xrf 9240 -attr oid 313 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#29.itm}
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#30.itm(0)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#30.itm(1)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#30.itm(2)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#30.itm(3)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#30.itm(4)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#30.itm(5)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#30.itm(6)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#30.itm(7)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#30.itm(8)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#30.itm(9)} -attr vt d
load netBundle {slc(regs.operator[]:slc(regs.regs).cse.sva)#30.itm} 10 {slc(regs.operator[]:slc(regs.regs).cse.sva)#30.itm(0)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#30.itm(1)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#30.itm(2)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#30.itm(3)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#30.itm(4)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#30.itm(5)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#30.itm(6)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#30.itm(7)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#30.itm(8)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#30.itm(9)} -attr xrf 9241 -attr oid 314 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#30.itm}
load net {ACC_GX:for:mux#17.itm(0)} -attr vt d
load net {ACC_GX:for:mux#17.itm(1)} -attr vt d
load net {ACC_GX:for:mux#17.itm(2)} -attr vt d
load net {ACC_GX:for:mux#17.itm(3)} -attr vt d
load net {ACC_GX:for:mux#17.itm(4)} -attr vt d
load net {ACC_GX:for:mux#17.itm(5)} -attr vt d
load net {ACC_GX:for:mux#17.itm(6)} -attr vt d
load net {ACC_GX:for:mux#17.itm(7)} -attr vt d
load net {ACC_GX:for:mux#17.itm(8)} -attr vt d
load net {ACC_GX:for:mux#17.itm(9)} -attr vt d
load net {ACC_GX:for:mux#17.itm(10)} -attr vt d
load net {ACC_GX:for:mux#17.itm(11)} -attr vt d
load net {ACC_GX:for:mux#17.itm(12)} -attr vt d
load net {ACC_GX:for:mux#17.itm(13)} -attr vt d
load net {ACC_GX:for:mux#17.itm(14)} -attr vt d
load net {ACC_GX:for:mux#17.itm(15)} -attr vt d
load netBundle {ACC_GX:for:mux#17.itm} 16 {ACC_GX:for:mux#17.itm(0)} {ACC_GX:for:mux#17.itm(1)} {ACC_GX:for:mux#17.itm(2)} {ACC_GX:for:mux#17.itm(3)} {ACC_GX:for:mux#17.itm(4)} {ACC_GX:for:mux#17.itm(5)} {ACC_GX:for:mux#17.itm(6)} {ACC_GX:for:mux#17.itm(7)} {ACC_GX:for:mux#17.itm(8)} {ACC_GX:for:mux#17.itm(9)} {ACC_GX:for:mux#17.itm(10)} {ACC_GX:for:mux#17.itm(11)} {ACC_GX:for:mux#17.itm(12)} {ACC_GX:for:mux#17.itm(13)} {ACC_GX:for:mux#17.itm(14)} {ACC_GX:for:mux#17.itm(15)} -attr xrf 9242 -attr oid 315 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#17.itm}
load net {mux#41.itm(0)} -attr vt d
load net {mux#41.itm(1)} -attr vt d
load net {mux#41.itm(2)} -attr vt d
load net {mux#41.itm(3)} -attr vt d
load net {mux#41.itm(4)} -attr vt d
load net {mux#41.itm(5)} -attr vt d
load net {mux#41.itm(6)} -attr vt d
load net {mux#41.itm(7)} -attr vt d
load net {mux#41.itm(8)} -attr vt d
load net {mux#41.itm(9)} -attr vt d
load netBundle {mux#41.itm} 10 {mux#41.itm(0)} {mux#41.itm(1)} {mux#41.itm(2)} {mux#41.itm(3)} {mux#41.itm(4)} {mux#41.itm(5)} {mux#41.itm(6)} {mux#41.itm(7)} {mux#41.itm(8)} {mux#41.itm(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#41.itm}
load net {ACC_GX:for:mux#18.itm(0)} -attr vt d
load net {ACC_GX:for:mux#18.itm(1)} -attr vt d
load net {ACC_GX:for:mux#18.itm(2)} -attr vt d
load net {ACC_GX:for:mux#18.itm(3)} -attr vt d
load net {ACC_GX:for:mux#18.itm(4)} -attr vt d
load net {ACC_GX:for:mux#18.itm(5)} -attr vt d
load net {ACC_GX:for:mux#18.itm(6)} -attr vt d
load net {ACC_GX:for:mux#18.itm(7)} -attr vt d
load net {ACC_GX:for:mux#18.itm(8)} -attr vt d
load net {ACC_GX:for:mux#18.itm(9)} -attr vt d
load netBundle {ACC_GX:for:mux#18.itm} 10 {ACC_GX:for:mux#18.itm(0)} {ACC_GX:for:mux#18.itm(1)} {ACC_GX:for:mux#18.itm(2)} {ACC_GX:for:mux#18.itm(3)} {ACC_GX:for:mux#18.itm(4)} {ACC_GX:for:mux#18.itm(5)} {ACC_GX:for:mux#18.itm(6)} {ACC_GX:for:mux#18.itm(7)} {ACC_GX:for:mux#18.itm(8)} {ACC_GX:for:mux#18.itm(9)} -attr xrf 9243 -attr oid 316 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#18.itm}
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#31.itm(0)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#31.itm(1)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#31.itm(2)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#31.itm(3)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#31.itm(4)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#31.itm(5)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#31.itm(6)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#31.itm(7)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#31.itm(8)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#31.itm(9)} -attr vt d
load netBundle {slc(regs.operator[]:slc(regs.regs).cse.sva)#31.itm} 10 {slc(regs.operator[]:slc(regs.regs).cse.sva)#31.itm(0)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#31.itm(1)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#31.itm(2)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#31.itm(3)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#31.itm(4)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#31.itm(5)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#31.itm(6)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#31.itm(7)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#31.itm(8)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#31.itm(9)} -attr xrf 9244 -attr oid 317 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#31.itm}
load net {slc(regs.operator[]:slc(regs.regs).cse.sva).itm(0)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva).itm(1)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva).itm(2)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva).itm(3)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva).itm(4)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva).itm(5)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva).itm(6)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva).itm(7)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva).itm(8)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva).itm(9)} -attr vt d
load netBundle {slc(regs.operator[]:slc(regs.regs).cse.sva).itm} 10 {slc(regs.operator[]:slc(regs.regs).cse.sva).itm(0)} {slc(regs.operator[]:slc(regs.regs).cse.sva).itm(1)} {slc(regs.operator[]:slc(regs.regs).cse.sva).itm(2)} {slc(regs.operator[]:slc(regs.regs).cse.sva).itm(3)} {slc(regs.operator[]:slc(regs.regs).cse.sva).itm(4)} {slc(regs.operator[]:slc(regs.regs).cse.sva).itm(5)} {slc(regs.operator[]:slc(regs.regs).cse.sva).itm(6)} {slc(regs.operator[]:slc(regs.regs).cse.sva).itm(7)} {slc(regs.operator[]:slc(regs.regs).cse.sva).itm(8)} {slc(regs.operator[]:slc(regs.regs).cse.sva).itm(9)} -attr xrf 9245 -attr oid 318 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva).itm}
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#1.itm(0)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#1.itm(1)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#1.itm(2)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#1.itm(3)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#1.itm(4)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#1.itm(5)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#1.itm(6)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#1.itm(7)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#1.itm(8)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#1.itm(9)} -attr vt d
load netBundle {slc(regs.operator[]:slc(regs.regs).cse.sva)#1.itm} 10 {slc(regs.operator[]:slc(regs.regs).cse.sva)#1.itm(0)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#1.itm(1)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#1.itm(2)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#1.itm(3)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#1.itm(4)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#1.itm(5)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#1.itm(6)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#1.itm(7)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#1.itm(8)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#1.itm(9)} -attr xrf 9246 -attr oid 319 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#1.itm}
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#2.itm(0)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#2.itm(1)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#2.itm(2)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#2.itm(3)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#2.itm(4)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#2.itm(5)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#2.itm(6)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#2.itm(7)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#2.itm(8)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#2.itm(9)} -attr vt d
load netBundle {slc(regs.operator[]:slc(regs.regs).cse.sva)#2.itm} 10 {slc(regs.operator[]:slc(regs.regs).cse.sva)#2.itm(0)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#2.itm(1)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#2.itm(2)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#2.itm(3)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#2.itm(4)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#2.itm(5)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#2.itm(6)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#2.itm(7)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#2.itm(8)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#2.itm(9)} -attr xrf 9247 -attr oid 320 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#2.itm}
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#3.itm(0)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#3.itm(1)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#3.itm(2)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#3.itm(3)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#3.itm(4)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#3.itm(5)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#3.itm(6)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#3.itm(7)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#3.itm(8)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#3.itm(9)} -attr vt d
load netBundle {slc(regs.operator[]:slc(regs.regs).cse.sva)#3.itm} 10 {slc(regs.operator[]:slc(regs.regs).cse.sva)#3.itm(0)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#3.itm(1)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#3.itm(2)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#3.itm(3)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#3.itm(4)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#3.itm(5)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#3.itm(6)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#3.itm(7)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#3.itm(8)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#3.itm(9)} -attr xrf 9248 -attr oid 321 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#3.itm}
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#4.itm(0)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#4.itm(1)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#4.itm(2)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#4.itm(3)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#4.itm(4)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#4.itm(5)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#4.itm(6)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#4.itm(7)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#4.itm(8)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#4.itm(9)} -attr vt d
load netBundle {slc(regs.operator[]:slc(regs.regs).cse.sva)#4.itm} 10 {slc(regs.operator[]:slc(regs.regs).cse.sva)#4.itm(0)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#4.itm(1)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#4.itm(2)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#4.itm(3)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#4.itm(4)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#4.itm(5)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#4.itm(6)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#4.itm(7)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#4.itm(8)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#4.itm(9)} -attr xrf 9249 -attr oid 322 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#4.itm}
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#5.itm(0)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#5.itm(1)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#5.itm(2)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#5.itm(3)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#5.itm(4)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#5.itm(5)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#5.itm(6)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#5.itm(7)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#5.itm(8)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#5.itm(9)} -attr vt d
load netBundle {slc(regs.operator[]:slc(regs.regs).cse.sva)#5.itm} 10 {slc(regs.operator[]:slc(regs.regs).cse.sva)#5.itm(0)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#5.itm(1)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#5.itm(2)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#5.itm(3)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#5.itm(4)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#5.itm(5)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#5.itm(6)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#5.itm(7)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#5.itm(8)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#5.itm(9)} -attr xrf 9250 -attr oid 323 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#5.itm}
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#6.itm(0)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#6.itm(1)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#6.itm(2)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#6.itm(3)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#6.itm(4)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#6.itm(5)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#6.itm(6)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#6.itm(7)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#6.itm(8)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#6.itm(9)} -attr vt d
load netBundle {slc(regs.operator[]:slc(regs.regs).cse.sva)#6.itm} 10 {slc(regs.operator[]:slc(regs.regs).cse.sva)#6.itm(0)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#6.itm(1)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#6.itm(2)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#6.itm(3)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#6.itm(4)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#6.itm(5)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#6.itm(6)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#6.itm(7)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#6.itm(8)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#6.itm(9)} -attr xrf 9251 -attr oid 324 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#6.itm}
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#7.itm(0)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#7.itm(1)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#7.itm(2)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#7.itm(3)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#7.itm(4)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#7.itm(5)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#7.itm(6)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#7.itm(7)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#7.itm(8)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#7.itm(9)} -attr vt d
load netBundle {slc(regs.operator[]:slc(regs.regs).cse.sva)#7.itm} 10 {slc(regs.operator[]:slc(regs.regs).cse.sva)#7.itm(0)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#7.itm(1)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#7.itm(2)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#7.itm(3)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#7.itm(4)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#7.itm(5)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#7.itm(6)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#7.itm(7)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#7.itm(8)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#7.itm(9)} -attr xrf 9252 -attr oid 325 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#7.itm}
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#8.itm(0)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#8.itm(1)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#8.itm(2)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#8.itm(3)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#8.itm(4)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#8.itm(5)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#8.itm(6)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#8.itm(7)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#8.itm(8)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#8.itm(9)} -attr vt d
load netBundle {slc(regs.operator[]:slc(regs.regs).cse.sva)#8.itm} 10 {slc(regs.operator[]:slc(regs.regs).cse.sva)#8.itm(0)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#8.itm(1)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#8.itm(2)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#8.itm(3)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#8.itm(4)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#8.itm(5)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#8.itm(6)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#8.itm(7)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#8.itm(8)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#8.itm(9)} -attr xrf 9253 -attr oid 326 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#8.itm}
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#9.itm(0)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#9.itm(1)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#9.itm(2)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#9.itm(3)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#9.itm(4)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#9.itm(5)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#9.itm(6)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#9.itm(7)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#9.itm(8)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#9.itm(9)} -attr vt d
load netBundle {slc(regs.operator[]:slc(regs.regs).cse.sva)#9.itm} 10 {slc(regs.operator[]:slc(regs.regs).cse.sva)#9.itm(0)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#9.itm(1)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#9.itm(2)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#9.itm(3)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#9.itm(4)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#9.itm(5)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#9.itm(6)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#9.itm(7)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#9.itm(8)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#9.itm(9)} -attr xrf 9254 -attr oid 327 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#9.itm}
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#10.itm(0)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#10.itm(1)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#10.itm(2)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#10.itm(3)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#10.itm(4)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#10.itm(5)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#10.itm(6)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#10.itm(7)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#10.itm(8)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#10.itm(9)} -attr vt d
load netBundle {slc(regs.operator[]:slc(regs.regs).cse.sva)#10.itm} 10 {slc(regs.operator[]:slc(regs.regs).cse.sva)#10.itm(0)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#10.itm(1)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#10.itm(2)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#10.itm(3)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#10.itm(4)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#10.itm(5)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#10.itm(6)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#10.itm(7)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#10.itm(8)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#10.itm(9)} -attr xrf 9255 -attr oid 328 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#10.itm}
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#11.itm(0)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#11.itm(1)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#11.itm(2)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#11.itm(3)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#11.itm(4)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#11.itm(5)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#11.itm(6)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#11.itm(7)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#11.itm(8)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#11.itm(9)} -attr vt d
load netBundle {slc(regs.operator[]:slc(regs.regs).cse.sva)#11.itm} 10 {slc(regs.operator[]:slc(regs.regs).cse.sva)#11.itm(0)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#11.itm(1)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#11.itm(2)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#11.itm(3)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#11.itm(4)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#11.itm(5)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#11.itm(6)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#11.itm(7)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#11.itm(8)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#11.itm(9)} -attr xrf 9256 -attr oid 329 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#11.itm}
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#12.itm(0)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#12.itm(1)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#12.itm(2)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#12.itm(3)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#12.itm(4)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#12.itm(5)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#12.itm(6)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#12.itm(7)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#12.itm(8)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#12.itm(9)} -attr vt d
load netBundle {slc(regs.operator[]:slc(regs.regs).cse.sva)#12.itm} 10 {slc(regs.operator[]:slc(regs.regs).cse.sva)#12.itm(0)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#12.itm(1)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#12.itm(2)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#12.itm(3)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#12.itm(4)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#12.itm(5)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#12.itm(6)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#12.itm(7)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#12.itm(8)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#12.itm(9)} -attr xrf 9257 -attr oid 330 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#12.itm}
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#13.itm(0)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#13.itm(1)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#13.itm(2)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#13.itm(3)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#13.itm(4)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#13.itm(5)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#13.itm(6)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#13.itm(7)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#13.itm(8)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#13.itm(9)} -attr vt d
load netBundle {slc(regs.operator[]:slc(regs.regs).cse.sva)#13.itm} 10 {slc(regs.operator[]:slc(regs.regs).cse.sva)#13.itm(0)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#13.itm(1)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#13.itm(2)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#13.itm(3)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#13.itm(4)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#13.itm(5)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#13.itm(6)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#13.itm(7)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#13.itm(8)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#13.itm(9)} -attr xrf 9258 -attr oid 331 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#13.itm}
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#14.itm(0)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#14.itm(1)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#14.itm(2)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#14.itm(3)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#14.itm(4)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#14.itm(5)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#14.itm(6)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#14.itm(7)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#14.itm(8)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#14.itm(9)} -attr vt d
load netBundle {slc(regs.operator[]:slc(regs.regs).cse.sva)#14.itm} 10 {slc(regs.operator[]:slc(regs.regs).cse.sva)#14.itm(0)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#14.itm(1)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#14.itm(2)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#14.itm(3)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#14.itm(4)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#14.itm(5)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#14.itm(6)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#14.itm(7)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#14.itm(8)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#14.itm(9)} -attr xrf 9259 -attr oid 332 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#14.itm}
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#15.itm(0)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#15.itm(1)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#15.itm(2)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#15.itm(3)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#15.itm(4)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#15.itm(5)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#15.itm(6)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#15.itm(7)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#15.itm(8)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#15.itm(9)} -attr vt d
load netBundle {slc(regs.operator[]:slc(regs.regs).cse.sva)#15.itm} 10 {slc(regs.operator[]:slc(regs.regs).cse.sva)#15.itm(0)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#15.itm(1)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#15.itm(2)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#15.itm(3)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#15.itm(4)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#15.itm(5)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#15.itm(6)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#15.itm(7)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#15.itm(8)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#15.itm(9)} -attr xrf 9260 -attr oid 333 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#15.itm}
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#16.itm(0)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#16.itm(1)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#16.itm(2)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#16.itm(3)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#16.itm(4)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#16.itm(5)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#16.itm(6)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#16.itm(7)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#16.itm(8)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#16.itm(9)} -attr vt d
load netBundle {slc(regs.operator[]:slc(regs.regs).cse.sva)#16.itm} 10 {slc(regs.operator[]:slc(regs.regs).cse.sva)#16.itm(0)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#16.itm(1)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#16.itm(2)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#16.itm(3)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#16.itm(4)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#16.itm(5)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#16.itm(6)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#16.itm(7)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#16.itm(8)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#16.itm(9)} -attr xrf 9261 -attr oid 334 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#16.itm}
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#17.itm(0)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#17.itm(1)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#17.itm(2)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#17.itm(3)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#17.itm(4)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#17.itm(5)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#17.itm(6)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#17.itm(7)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#17.itm(8)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#17.itm(9)} -attr vt d
load netBundle {slc(regs.operator[]:slc(regs.regs).cse.sva)#17.itm} 10 {slc(regs.operator[]:slc(regs.regs).cse.sva)#17.itm(0)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#17.itm(1)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#17.itm(2)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#17.itm(3)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#17.itm(4)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#17.itm(5)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#17.itm(6)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#17.itm(7)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#17.itm(8)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#17.itm(9)} -attr xrf 9262 -attr oid 335 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#17.itm}
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#18.itm(0)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#18.itm(1)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#18.itm(2)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#18.itm(3)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#18.itm(4)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#18.itm(5)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#18.itm(6)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#18.itm(7)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#18.itm(8)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#18.itm(9)} -attr vt d
load netBundle {slc(regs.operator[]:slc(regs.regs).cse.sva)#18.itm} 10 {slc(regs.operator[]:slc(regs.regs).cse.sva)#18.itm(0)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#18.itm(1)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#18.itm(2)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#18.itm(3)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#18.itm(4)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#18.itm(5)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#18.itm(6)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#18.itm(7)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#18.itm(8)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#18.itm(9)} -attr xrf 9263 -attr oid 336 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#18.itm}
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#19.itm(0)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#19.itm(1)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#19.itm(2)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#19.itm(3)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#19.itm(4)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#19.itm(5)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#19.itm(6)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#19.itm(7)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#19.itm(8)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#19.itm(9)} -attr vt d
load netBundle {slc(regs.operator[]:slc(regs.regs).cse.sva)#19.itm} 10 {slc(regs.operator[]:slc(regs.regs).cse.sva)#19.itm(0)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#19.itm(1)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#19.itm(2)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#19.itm(3)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#19.itm(4)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#19.itm(5)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#19.itm(6)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#19.itm(7)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#19.itm(8)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#19.itm(9)} -attr xrf 9264 -attr oid 337 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#19.itm}
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#20.itm(0)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#20.itm(1)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#20.itm(2)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#20.itm(3)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#20.itm(4)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#20.itm(5)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#20.itm(6)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#20.itm(7)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#20.itm(8)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#20.itm(9)} -attr vt d
load netBundle {slc(regs.operator[]:slc(regs.regs).cse.sva)#20.itm} 10 {slc(regs.operator[]:slc(regs.regs).cse.sva)#20.itm(0)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#20.itm(1)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#20.itm(2)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#20.itm(3)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#20.itm(4)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#20.itm(5)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#20.itm(6)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#20.itm(7)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#20.itm(8)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#20.itm(9)} -attr xrf 9265 -attr oid 338 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#20.itm}
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#21.itm(0)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#21.itm(1)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#21.itm(2)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#21.itm(3)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#21.itm(4)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#21.itm(5)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#21.itm(6)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#21.itm(7)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#21.itm(8)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#21.itm(9)} -attr vt d
load netBundle {slc(regs.operator[]:slc(regs.regs).cse.sva)#21.itm} 10 {slc(regs.operator[]:slc(regs.regs).cse.sva)#21.itm(0)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#21.itm(1)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#21.itm(2)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#21.itm(3)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#21.itm(4)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#21.itm(5)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#21.itm(6)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#21.itm(7)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#21.itm(8)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#21.itm(9)} -attr xrf 9266 -attr oid 339 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#21.itm}
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#22.itm(0)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#22.itm(1)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#22.itm(2)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#22.itm(3)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#22.itm(4)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#22.itm(5)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#22.itm(6)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#22.itm(7)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#22.itm(8)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#22.itm(9)} -attr vt d
load netBundle {slc(regs.operator[]:slc(regs.regs).cse.sva)#22.itm} 10 {slc(regs.operator[]:slc(regs.regs).cse.sva)#22.itm(0)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#22.itm(1)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#22.itm(2)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#22.itm(3)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#22.itm(4)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#22.itm(5)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#22.itm(6)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#22.itm(7)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#22.itm(8)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#22.itm(9)} -attr xrf 9267 -attr oid 340 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#22.itm}
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#23.itm(0)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#23.itm(1)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#23.itm(2)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#23.itm(3)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#23.itm(4)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#23.itm(5)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#23.itm(6)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#23.itm(7)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#23.itm(8)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#23.itm(9)} -attr vt d
load netBundle {slc(regs.operator[]:slc(regs.regs).cse.sva)#23.itm} 10 {slc(regs.operator[]:slc(regs.regs).cse.sva)#23.itm(0)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#23.itm(1)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#23.itm(2)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#23.itm(3)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#23.itm(4)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#23.itm(5)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#23.itm(6)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#23.itm(7)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#23.itm(8)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#23.itm(9)} -attr xrf 9268 -attr oid 341 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#23.itm}
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#24.itm(0)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#24.itm(1)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#24.itm(2)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#24.itm(3)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#24.itm(4)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#24.itm(5)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#24.itm(6)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#24.itm(7)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#24.itm(8)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#24.itm(9)} -attr vt d
load netBundle {slc(regs.operator[]:slc(regs.regs).cse.sva)#24.itm} 10 {slc(regs.operator[]:slc(regs.regs).cse.sva)#24.itm(0)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#24.itm(1)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#24.itm(2)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#24.itm(3)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#24.itm(4)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#24.itm(5)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#24.itm(6)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#24.itm(7)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#24.itm(8)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#24.itm(9)} -attr xrf 9269 -attr oid 342 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#24.itm}
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#25.itm(0)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#25.itm(1)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#25.itm(2)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#25.itm(3)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#25.itm(4)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#25.itm(5)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#25.itm(6)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#25.itm(7)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#25.itm(8)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#25.itm(9)} -attr vt d
load netBundle {slc(regs.operator[]:slc(regs.regs).cse.sva)#25.itm} 10 {slc(regs.operator[]:slc(regs.regs).cse.sva)#25.itm(0)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#25.itm(1)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#25.itm(2)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#25.itm(3)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#25.itm(4)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#25.itm(5)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#25.itm(6)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#25.itm(7)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#25.itm(8)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#25.itm(9)} -attr xrf 9270 -attr oid 343 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#25.itm}
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#32.itm(0)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#32.itm(1)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#32.itm(2)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#32.itm(3)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#32.itm(4)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#32.itm(5)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#32.itm(6)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#32.itm(7)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#32.itm(8)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#32.itm(9)} -attr vt d
load netBundle {slc(regs.operator[]:slc(regs.regs).cse.sva)#32.itm} 10 {slc(regs.operator[]:slc(regs.regs).cse.sva)#32.itm(0)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#32.itm(1)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#32.itm(2)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#32.itm(3)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#32.itm(4)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#32.itm(5)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#32.itm(6)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#32.itm(7)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#32.itm(8)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#32.itm(9)} -attr xrf 9271 -attr oid 344 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#32.itm}
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#33.itm(0)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#33.itm(1)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#33.itm(2)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#33.itm(3)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#33.itm(4)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#33.itm(5)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#33.itm(6)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#33.itm(7)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#33.itm(8)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#33.itm(9)} -attr vt d
load netBundle {slc(regs.operator[]:slc(regs.regs).cse.sva)#33.itm} 10 {slc(regs.operator[]:slc(regs.regs).cse.sva)#33.itm(0)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#33.itm(1)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#33.itm(2)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#33.itm(3)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#33.itm(4)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#33.itm(5)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#33.itm(6)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#33.itm(7)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#33.itm(8)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#33.itm(9)} -attr xrf 9272 -attr oid 345 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#33.itm}
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#34.itm(0)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#34.itm(1)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#34.itm(2)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#34.itm(3)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#34.itm(4)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#34.itm(5)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#34.itm(6)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#34.itm(7)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#34.itm(8)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#34.itm(9)} -attr vt d
load netBundle {slc(regs.operator[]:slc(regs.regs).cse.sva)#34.itm} 10 {slc(regs.operator[]:slc(regs.regs).cse.sva)#34.itm(0)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#34.itm(1)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#34.itm(2)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#34.itm(3)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#34.itm(4)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#34.itm(5)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#34.itm(6)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#34.itm(7)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#34.itm(8)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#34.itm(9)} -attr xrf 9273 -attr oid 346 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#34.itm}
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#35.itm(0)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#35.itm(1)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#35.itm(2)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#35.itm(3)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#35.itm(4)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#35.itm(5)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#35.itm(6)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#35.itm(7)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#35.itm(8)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#35.itm(9)} -attr vt d
load netBundle {slc(regs.operator[]:slc(regs.regs).cse.sva)#35.itm} 10 {slc(regs.operator[]:slc(regs.regs).cse.sva)#35.itm(0)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#35.itm(1)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#35.itm(2)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#35.itm(3)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#35.itm(4)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#35.itm(5)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#35.itm(6)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#35.itm(7)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#35.itm(8)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#35.itm(9)} -attr xrf 9274 -attr oid 347 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#35.itm}
load net {ACC_GX:for:acc#5.itm(0)} -attr vt d
load net {ACC_GX:for:acc#5.itm(1)} -attr vt d
load net {ACC_GX:for:acc#5.itm(2)} -attr vt d
load net {ACC_GX:for:acc#5.itm(3)} -attr vt d
load net {ACC_GX:for:acc#5.itm(4)} -attr vt d
load netBundle {ACC_GX:for:acc#5.itm} 5 {ACC_GX:for:acc#5.itm(0)} {ACC_GX:for:acc#5.itm(1)} {ACC_GX:for:acc#5.itm(2)} {ACC_GX:for:acc#5.itm(3)} {ACC_GX:for:acc#5.itm(4)} -attr xrf 9275 -attr oid 348 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#5.itm}
load net {ACC_GX:for:mux.itm(0)} -attr vt d
load net {ACC_GX:for:mux.itm(1)} -attr vt d
load net {ACC_GX:for:mux.itm(2)} -attr vt d
load net {ACC_GX:for:mux.itm(3)} -attr vt d
load net {ACC_GX:for:mux.itm(4)} -attr vt d
load net {ACC_GX:for:mux.itm(5)} -attr vt d
load net {ACC_GX:for:mux.itm(6)} -attr vt d
load net {ACC_GX:for:mux.itm(7)} -attr vt d
load net {ACC_GX:for:mux.itm(8)} -attr vt d
load net {ACC_GX:for:mux.itm(9)} -attr vt d
load net {ACC_GX:for:mux.itm(10)} -attr vt d
load net {ACC_GX:for:mux.itm(11)} -attr vt d
load net {ACC_GX:for:mux.itm(12)} -attr vt d
load net {ACC_GX:for:mux.itm(13)} -attr vt d
load net {ACC_GX:for:mux.itm(14)} -attr vt d
load net {ACC_GX:for:mux.itm(15)} -attr vt d
load netBundle {ACC_GX:for:mux.itm} 16 {ACC_GX:for:mux.itm(0)} {ACC_GX:for:mux.itm(1)} {ACC_GX:for:mux.itm(2)} {ACC_GX:for:mux.itm(3)} {ACC_GX:for:mux.itm(4)} {ACC_GX:for:mux.itm(5)} {ACC_GX:for:mux.itm(6)} {ACC_GX:for:mux.itm(7)} {ACC_GX:for:mux.itm(8)} {ACC_GX:for:mux.itm(9)} {ACC_GX:for:mux.itm(10)} {ACC_GX:for:mux.itm(11)} {ACC_GX:for:mux.itm(12)} {ACC_GX:for:mux.itm(13)} {ACC_GX:for:mux.itm(14)} {ACC_GX:for:mux.itm(15)} -attr xrf 9276 -attr oid 349 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux.itm}
load net {and#98.itm(0)} -attr vt d
load net {and#98.itm(1)} -attr vt d
load net {and#98.itm(2)} -attr vt d
load net {and#98.itm(3)} -attr vt d
load net {and#98.itm(4)} -attr vt d
load net {and#98.itm(5)} -attr vt d
load net {and#98.itm(6)} -attr vt d
load net {and#98.itm(7)} -attr vt d
load net {and#98.itm(8)} -attr vt d
load net {and#98.itm(9)} -attr vt d
load netBundle {and#98.itm} 10 {and#98.itm(0)} {and#98.itm(1)} {and#98.itm(2)} {and#98.itm(3)} {and#98.itm(4)} {and#98.itm(5)} {and#98.itm(6)} {and#98.itm(7)} {and#98.itm(8)} {and#98.itm(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/and#98.itm}
load net {exs#49.itm(0)} -attr vt d
load net {exs#49.itm(1)} -attr vt d
load net {exs#49.itm(2)} -attr vt d
load net {exs#49.itm(3)} -attr vt d
load net {exs#49.itm(4)} -attr vt d
load net {exs#49.itm(5)} -attr vt d
load net {exs#49.itm(6)} -attr vt d
load net {exs#49.itm(7)} -attr vt d
load net {exs#49.itm(8)} -attr vt d
load net {exs#49.itm(9)} -attr vt d
load netBundle {exs#49.itm} 10 {exs#49.itm(0)} {exs#49.itm(1)} {exs#49.itm(2)} {exs#49.itm(3)} {exs#49.itm(4)} {exs#49.itm(5)} {exs#49.itm(6)} {exs#49.itm(7)} {exs#49.itm(8)} {exs#49.itm(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#49.itm}
load net {asn(ACC_GX:for:asn#13).itm(0)} -attr vt d
load net {asn(ACC_GX:for:asn#13).itm(1)} -attr vt d
load netBundle {asn(ACC_GX:for:asn#13).itm} 2 {asn(ACC_GX:for:asn#13).itm(0)} {asn(ACC_GX:for:asn#13).itm(1)} -attr xrf 9277 -attr oid 350 -attr vt d -attr @path {/edge_detect/edge_detect:core/asn(ACC_GX:for:asn#13).itm}
load net {ACC_GX:for:conc#16.itm(0)} -attr vt d
load net {ACC_GX:for:conc#16.itm(1)} -attr vt d
load net {ACC_GX:for:conc#16.itm(2)} -attr vt d
load net {ACC_GX:for:conc#16.itm(3)} -attr vt d
load netBundle {ACC_GX:for:conc#16.itm} 4 {ACC_GX:for:conc#16.itm(0)} {ACC_GX:for:conc#16.itm(1)} {ACC_GX:for:conc#16.itm(2)} {ACC_GX:for:conc#16.itm(3)} -attr xrf 9278 -attr oid 351 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:conc#16.itm}
load net {exs.itm(0)} -attr vt d
load net {exs.itm(1)} -attr vt d
load netBundle {exs.itm} 2 {exs.itm(0)} {exs.itm(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs.itm}
load net {conc#200.itm(0)} -attr vt d
load net {conc#200.itm(1)} -attr vt d
load net {conc#200.itm(2)} -attr vt d
load netBundle {conc#200.itm} 3 {conc#200.itm(0)} {conc#200.itm(1)} {conc#200.itm(2)} -attr xrf 9279 -attr oid 352 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#200.itm}
load net {ACC_GY:for:not#1.itm(0)} -attr vt d
load net {ACC_GY:for:not#1.itm(1)} -attr vt d
load netBundle {ACC_GY:for:not#1.itm} 2 {ACC_GY:for:not#1.itm(0)} {ACC_GY:for:not#1.itm(1)} -attr xrf 9280 -attr oid 353 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:not#1.itm}
load net {conc#201.itm(0)} -attr vt d
load net {conc#201.itm(1)} -attr vt d
load net {conc#201.itm(2)} -attr vt d
load net {conc#201.itm(3)} -attr vt d
load net {conc#201.itm(4)} -attr vt d
load netBundle {conc#201.itm} 5 {conc#201.itm(0)} {conc#201.itm(1)} {conc#201.itm(2)} {conc#201.itm(3)} {conc#201.itm(4)} -attr xrf 9281 -attr oid 354 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#201.itm}
load net {asn(ACC_GY:for:asn#22).itm(0)} -attr vt d
load net {asn(ACC_GY:for:asn#22).itm(1)} -attr vt d
load netBundle {asn(ACC_GY:for:asn#22).itm} 2 {asn(ACC_GY:for:asn#22).itm(0)} {asn(ACC_GY:for:asn#22).itm(1)} -attr xrf 9282 -attr oid 355 -attr vt d -attr @path {/edge_detect/edge_detect:core/asn(ACC_GY:for:asn#22).itm}
load net {ACC_GY:for:asn#2.itm(0)} -attr vt d
load net {ACC_GY:for:asn#2.itm(1)} -attr vt d
load netBundle {ACC_GY:for:asn#2.itm} 2 {ACC_GY:for:asn#2.itm(0)} {ACC_GY:for:asn#2.itm(1)} -attr xrf 9283 -attr oid 356 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:asn#2.itm}
load net {conc#202.itm(0)} -attr vt d
load net {conc#202.itm(1)} -attr vt d
load net {conc#202.itm(2)} -attr vt d
load netBundle {conc#202.itm} 3 {conc#202.itm(0)} {conc#202.itm(1)} {conc#202.itm(2)} -attr xrf 9284 -attr oid 357 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#202.itm}
load net {ACC_GX:for:not#1.itm(0)} -attr vt d
load net {ACC_GX:for:not#1.itm(1)} -attr vt d
load netBundle {ACC_GX:for:not#1.itm} 2 {ACC_GX:for:not#1.itm(0)} {ACC_GX:for:not#1.itm(1)} -attr xrf 9285 -attr oid 358 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:not#1.itm}
load net {conc#203.itm(0)} -attr vt d
load net {conc#203.itm(1)} -attr vt d
load net {conc#203.itm(2)} -attr vt d
load net {conc#203.itm(3)} -attr vt d
load net {conc#203.itm(4)} -attr vt d
load netBundle {conc#203.itm} 5 {conc#203.itm(0)} {conc#203.itm(1)} {conc#203.itm(2)} {conc#203.itm(3)} {conc#203.itm(4)} -attr xrf 9286 -attr oid 359 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#203.itm}
load net {mux#2.itm(0)} -attr vt d
load net {mux#2.itm(1)} -attr vt d
load netBundle {mux#2.itm} 2 {mux#2.itm(0)} {mux#2.itm(1)} -attr xrf 9287 -attr oid 360 -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#2.itm}
load net {ACC_GX:for:asn#11.itm(0)} -attr vt d
load net {ACC_GX:for:asn#11.itm(1)} -attr vt d
load netBundle {ACC_GX:for:asn#11.itm} 2 {ACC_GX:for:asn#11.itm(0)} {ACC_GX:for:asn#11.itm(1)} -attr xrf 9288 -attr oid 361 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:asn#11.itm}
load net {ACC_GY:for:acc#16.itm(0)} -attr vt d
load net {ACC_GY:for:acc#16.itm(1)} -attr vt d
load net {ACC_GY:for:acc#16.itm(2)} -attr vt d
load netBundle {ACC_GY:for:acc#16.itm} 3 {ACC_GY:for:acc#16.itm(0)} {ACC_GY:for:acc#16.itm(1)} {ACC_GY:for:acc#16.itm(2)} -attr xrf 9289 -attr oid 362 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#16.itm}
load net {slc(ACC_GY:for:acc#15.sdt).itm(0)} -attr vt d
load net {slc(ACC_GY:for:acc#15.sdt).itm(1)} -attr vt d
load netBundle {slc(ACC_GY:for:acc#15.sdt).itm} 2 {slc(ACC_GY:for:acc#15.sdt).itm(0)} {slc(ACC_GY:for:acc#15.sdt).itm(1)} -attr xrf 9290 -attr oid 363 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ACC_GY:for:acc#15.sdt).itm}
load net {asn(ACC_GY:for:asn#21).itm(0)} -attr vt d
load net {asn(ACC_GY:for:asn#21).itm(1)} -attr vt d
load netBundle {asn(ACC_GY:for:asn#21).itm} 2 {asn(ACC_GY:for:asn#21).itm(0)} {asn(ACC_GY:for:asn#21).itm(1)} -attr xrf 9291 -attr oid 364 -attr vt d -attr @path {/edge_detect/edge_detect:core/asn(ACC_GY:for:asn#21).itm}
load net {ACC_GX:for:conc#18.itm(0)} -attr vt d
load net {ACC_GX:for:conc#18.itm(1)} -attr vt d
load net {ACC_GX:for:conc#18.itm(2)} -attr vt d
load net {ACC_GX:for:conc#18.itm(3)} -attr vt d
load netBundle {ACC_GX:for:conc#18.itm} 4 {ACC_GX:for:conc#18.itm(0)} {ACC_GX:for:conc#18.itm(1)} {ACC_GX:for:conc#18.itm(2)} {ACC_GX:for:conc#18.itm(3)} -attr xrf 9292 -attr oid 365 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:conc#18.itm}
load net {asn(ACC_GX:for:asn#12).itm(0)} -attr vt d
load net {asn(ACC_GX:for:asn#12).itm(1)} -attr vt d
load netBundle {asn(ACC_GX:for:asn#12).itm} 2 {asn(ACC_GX:for:asn#12).itm(0)} {asn(ACC_GX:for:asn#12).itm(1)} -attr xrf 9293 -attr oid 366 -attr vt d -attr @path {/edge_detect/edge_detect:core/asn(ACC_GX:for:asn#12).itm}
load net {ACC_GY:for:conc.itm(0)} -attr vt d
load net {ACC_GY:for:conc.itm(1)} -attr vt d
load net {ACC_GY:for:conc.itm(2)} -attr vt d
load net {ACC_GY:for:conc.itm(3)} -attr vt d
load net {ACC_GY:for:conc.itm(4)} -attr vt d
load net {ACC_GY:for:conc.itm(5)} -attr vt d
load net {ACC_GY:for:conc.itm(6)} -attr vt d
load netBundle {ACC_GY:for:conc.itm} 7 {ACC_GY:for:conc.itm(0)} {ACC_GY:for:conc.itm(1)} {ACC_GY:for:conc.itm(2)} {ACC_GY:for:conc.itm(3)} {ACC_GY:for:conc.itm(4)} {ACC_GY:for:conc.itm(5)} {ACC_GY:for:conc.itm(6)} -attr xrf 9294 -attr oid 367 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:conc.itm}
load net {ACC_GY:for:acc#2.itm(0)} -attr vt d
load net {ACC_GY:for:acc#2.itm(1)} -attr vt d
load net {ACC_GY:for:acc#2.itm(2)} -attr vt d
load net {ACC_GY:for:acc#2.itm(3)} -attr vt d
load net {ACC_GY:for:acc#2.itm(4)} -attr vt d
load netBundle {ACC_GY:for:acc#2.itm} 5 {ACC_GY:for:acc#2.itm(0)} {ACC_GY:for:acc#2.itm(1)} {ACC_GY:for:acc#2.itm(2)} {ACC_GY:for:acc#2.itm(3)} {ACC_GY:for:acc#2.itm(4)} -attr xrf 9295 -attr oid 368 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#2.itm}
load net {slc(ACC_GY:for:acc#13.psp.sva).itm(0)} -attr vt d
load net {slc(ACC_GY:for:acc#13.psp.sva).itm(1)} -attr vt d
load net {slc(ACC_GY:for:acc#13.psp.sva).itm(2)} -attr vt d
load net {slc(ACC_GY:for:acc#13.psp.sva).itm(3)} -attr vt d
load netBundle {slc(ACC_GY:for:acc#13.psp.sva).itm} 4 {slc(ACC_GY:for:acc#13.psp.sva).itm(0)} {slc(ACC_GY:for:acc#13.psp.sva).itm(1)} {slc(ACC_GY:for:acc#13.psp.sva).itm(2)} {slc(ACC_GY:for:acc#13.psp.sva).itm(3)} -attr xrf 9296 -attr oid 369 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ACC_GY:for:acc#13.psp.sva).itm}
load net {ACC_GX:for:conc.itm(0)} -attr vt d
load net {ACC_GX:for:conc.itm(1)} -attr vt d
load net {ACC_GX:for:conc.itm(2)} -attr vt d
load net {ACC_GX:for:conc.itm(3)} -attr vt d
load net {ACC_GX:for:conc.itm(4)} -attr vt d
load net {ACC_GX:for:conc.itm(5)} -attr vt d
load net {ACC_GX:for:conc.itm(6)} -attr vt d
load netBundle {ACC_GX:for:conc.itm} 7 {ACC_GX:for:conc.itm(0)} {ACC_GX:for:conc.itm(1)} {ACC_GX:for:conc.itm(2)} {ACC_GX:for:conc.itm(3)} {ACC_GX:for:conc.itm(4)} {ACC_GX:for:conc.itm(5)} {ACC_GX:for:conc.itm(6)} -attr xrf 9297 -attr oid 370 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:conc.itm}
load net {ACC_GX:for:acc#2.itm(0)} -attr vt d
load net {ACC_GX:for:acc#2.itm(1)} -attr vt d
load net {ACC_GX:for:acc#2.itm(2)} -attr vt d
load net {ACC_GX:for:acc#2.itm(3)} -attr vt d
load net {ACC_GX:for:acc#2.itm(4)} -attr vt d
load netBundle {ACC_GX:for:acc#2.itm} 5 {ACC_GX:for:acc#2.itm(0)} {ACC_GX:for:acc#2.itm(1)} {ACC_GX:for:acc#2.itm(2)} {ACC_GX:for:acc#2.itm(3)} {ACC_GX:for:acc#2.itm(4)} -attr xrf 9298 -attr oid 371 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#2.itm}
load net {slc(ACC_GX:for:acc#13.psp.sva).itm(0)} -attr vt d
load net {slc(ACC_GX:for:acc#13.psp.sva).itm(1)} -attr vt d
load net {slc(ACC_GX:for:acc#13.psp.sva).itm(2)} -attr vt d
load net {slc(ACC_GX:for:acc#13.psp.sva).itm(3)} -attr vt d
load netBundle {slc(ACC_GX:for:acc#13.psp.sva).itm} 4 {slc(ACC_GX:for:acc#13.psp.sva).itm(0)} {slc(ACC_GX:for:acc#13.psp.sva).itm(1)} {slc(ACC_GX:for:acc#13.psp.sva).itm(2)} {slc(ACC_GX:for:acc#13.psp.sva).itm(3)} -attr xrf 9299 -attr oid 372 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ACC_GX:for:acc#13.psp.sva).itm}
load net {clk} -attr xrf 9300 -attr oid 373
load net {clk} -port {clk} -attr xrf 9301 -attr oid 374
load net {en} -attr xrf 9302 -attr oid 375
load net {en} -port {en} -attr xrf 9303 -attr oid 376
load net {arst_n} -attr xrf 9304 -attr oid 377
load net {arst_n} -port {arst_n} -attr xrf 9305 -attr oid 378
load net {vin:rsc:mgc_in_wire.d(0)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(1)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(2)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(3)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(4)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(5)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(6)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(7)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(8)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(9)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(10)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(11)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(12)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(13)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(14)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(15)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(16)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(17)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(18)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(19)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(20)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(21)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(22)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(23)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(24)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(25)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(26)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(27)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(28)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(29)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(30)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(31)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(32)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(33)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(34)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(35)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(36)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(37)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(38)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(39)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(40)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(41)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(42)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(43)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(44)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(45)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(46)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(47)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(48)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(49)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(50)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(51)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(52)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(53)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(54)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(55)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(56)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(57)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(58)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(59)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(60)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(61)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(62)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(63)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(64)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(65)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(66)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(67)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(68)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(69)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(70)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(71)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(72)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(73)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(74)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(75)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(76)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(77)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(78)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(79)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(80)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(81)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(82)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(83)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(84)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(85)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(86)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(87)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(88)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(89)} -attr vt d
load netBundle {vin:rsc:mgc_in_wire.d} 90 {vin:rsc:mgc_in_wire.d(0)} {vin:rsc:mgc_in_wire.d(1)} {vin:rsc:mgc_in_wire.d(2)} {vin:rsc:mgc_in_wire.d(3)} {vin:rsc:mgc_in_wire.d(4)} {vin:rsc:mgc_in_wire.d(5)} {vin:rsc:mgc_in_wire.d(6)} {vin:rsc:mgc_in_wire.d(7)} {vin:rsc:mgc_in_wire.d(8)} {vin:rsc:mgc_in_wire.d(9)} {vin:rsc:mgc_in_wire.d(10)} {vin:rsc:mgc_in_wire.d(11)} {vin:rsc:mgc_in_wire.d(12)} {vin:rsc:mgc_in_wire.d(13)} {vin:rsc:mgc_in_wire.d(14)} {vin:rsc:mgc_in_wire.d(15)} {vin:rsc:mgc_in_wire.d(16)} {vin:rsc:mgc_in_wire.d(17)} {vin:rsc:mgc_in_wire.d(18)} {vin:rsc:mgc_in_wire.d(19)} {vin:rsc:mgc_in_wire.d(20)} {vin:rsc:mgc_in_wire.d(21)} {vin:rsc:mgc_in_wire.d(22)} {vin:rsc:mgc_in_wire.d(23)} {vin:rsc:mgc_in_wire.d(24)} {vin:rsc:mgc_in_wire.d(25)} {vin:rsc:mgc_in_wire.d(26)} {vin:rsc:mgc_in_wire.d(27)} {vin:rsc:mgc_in_wire.d(28)} {vin:rsc:mgc_in_wire.d(29)} {vin:rsc:mgc_in_wire.d(30)} {vin:rsc:mgc_in_wire.d(31)} {vin:rsc:mgc_in_wire.d(32)} {vin:rsc:mgc_in_wire.d(33)} {vin:rsc:mgc_in_wire.d(34)} {vin:rsc:mgc_in_wire.d(35)} {vin:rsc:mgc_in_wire.d(36)} {vin:rsc:mgc_in_wire.d(37)} {vin:rsc:mgc_in_wire.d(38)} {vin:rsc:mgc_in_wire.d(39)} {vin:rsc:mgc_in_wire.d(40)} {vin:rsc:mgc_in_wire.d(41)} {vin:rsc:mgc_in_wire.d(42)} {vin:rsc:mgc_in_wire.d(43)} {vin:rsc:mgc_in_wire.d(44)} {vin:rsc:mgc_in_wire.d(45)} {vin:rsc:mgc_in_wire.d(46)} {vin:rsc:mgc_in_wire.d(47)} {vin:rsc:mgc_in_wire.d(48)} {vin:rsc:mgc_in_wire.d(49)} {vin:rsc:mgc_in_wire.d(50)} {vin:rsc:mgc_in_wire.d(51)} {vin:rsc:mgc_in_wire.d(52)} {vin:rsc:mgc_in_wire.d(53)} {vin:rsc:mgc_in_wire.d(54)} {vin:rsc:mgc_in_wire.d(55)} {vin:rsc:mgc_in_wire.d(56)} {vin:rsc:mgc_in_wire.d(57)} {vin:rsc:mgc_in_wire.d(58)} {vin:rsc:mgc_in_wire.d(59)} {vin:rsc:mgc_in_wire.d(60)} {vin:rsc:mgc_in_wire.d(61)} {vin:rsc:mgc_in_wire.d(62)} {vin:rsc:mgc_in_wire.d(63)} {vin:rsc:mgc_in_wire.d(64)} {vin:rsc:mgc_in_wire.d(65)} {vin:rsc:mgc_in_wire.d(66)} {vin:rsc:mgc_in_wire.d(67)} {vin:rsc:mgc_in_wire.d(68)} {vin:rsc:mgc_in_wire.d(69)} {vin:rsc:mgc_in_wire.d(70)} {vin:rsc:mgc_in_wire.d(71)} {vin:rsc:mgc_in_wire.d(72)} {vin:rsc:mgc_in_wire.d(73)} {vin:rsc:mgc_in_wire.d(74)} {vin:rsc:mgc_in_wire.d(75)} {vin:rsc:mgc_in_wire.d(76)} {vin:rsc:mgc_in_wire.d(77)} {vin:rsc:mgc_in_wire.d(78)} {vin:rsc:mgc_in_wire.d(79)} {vin:rsc:mgc_in_wire.d(80)} {vin:rsc:mgc_in_wire.d(81)} {vin:rsc:mgc_in_wire.d(82)} {vin:rsc:mgc_in_wire.d(83)} {vin:rsc:mgc_in_wire.d(84)} {vin:rsc:mgc_in_wire.d(85)} {vin:rsc:mgc_in_wire.d(86)} {vin:rsc:mgc_in_wire.d(87)} {vin:rsc:mgc_in_wire.d(88)} {vin:rsc:mgc_in_wire.d(89)} -attr xrf 9306 -attr oid 379 -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(0)} -port {vin:rsc:mgc_in_wire.d(0)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(1)} -port {vin:rsc:mgc_in_wire.d(1)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(2)} -port {vin:rsc:mgc_in_wire.d(2)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(3)} -port {vin:rsc:mgc_in_wire.d(3)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(4)} -port {vin:rsc:mgc_in_wire.d(4)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(5)} -port {vin:rsc:mgc_in_wire.d(5)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(6)} -port {vin:rsc:mgc_in_wire.d(6)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(7)} -port {vin:rsc:mgc_in_wire.d(7)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(8)} -port {vin:rsc:mgc_in_wire.d(8)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(9)} -port {vin:rsc:mgc_in_wire.d(9)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(10)} -port {vin:rsc:mgc_in_wire.d(10)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(11)} -port {vin:rsc:mgc_in_wire.d(11)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(12)} -port {vin:rsc:mgc_in_wire.d(12)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(13)} -port {vin:rsc:mgc_in_wire.d(13)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(14)} -port {vin:rsc:mgc_in_wire.d(14)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(15)} -port {vin:rsc:mgc_in_wire.d(15)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(16)} -port {vin:rsc:mgc_in_wire.d(16)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(17)} -port {vin:rsc:mgc_in_wire.d(17)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(18)} -port {vin:rsc:mgc_in_wire.d(18)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(19)} -port {vin:rsc:mgc_in_wire.d(19)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(20)} -port {vin:rsc:mgc_in_wire.d(20)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(21)} -port {vin:rsc:mgc_in_wire.d(21)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(22)} -port {vin:rsc:mgc_in_wire.d(22)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(23)} -port {vin:rsc:mgc_in_wire.d(23)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(24)} -port {vin:rsc:mgc_in_wire.d(24)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(25)} -port {vin:rsc:mgc_in_wire.d(25)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(26)} -port {vin:rsc:mgc_in_wire.d(26)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(27)} -port {vin:rsc:mgc_in_wire.d(27)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(28)} -port {vin:rsc:mgc_in_wire.d(28)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(29)} -port {vin:rsc:mgc_in_wire.d(29)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(30)} -port {vin:rsc:mgc_in_wire.d(30)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(31)} -port {vin:rsc:mgc_in_wire.d(31)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(32)} -port {vin:rsc:mgc_in_wire.d(32)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(33)} -port {vin:rsc:mgc_in_wire.d(33)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(34)} -port {vin:rsc:mgc_in_wire.d(34)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(35)} -port {vin:rsc:mgc_in_wire.d(35)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(36)} -port {vin:rsc:mgc_in_wire.d(36)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(37)} -port {vin:rsc:mgc_in_wire.d(37)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(38)} -port {vin:rsc:mgc_in_wire.d(38)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(39)} -port {vin:rsc:mgc_in_wire.d(39)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(40)} -port {vin:rsc:mgc_in_wire.d(40)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(41)} -port {vin:rsc:mgc_in_wire.d(41)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(42)} -port {vin:rsc:mgc_in_wire.d(42)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(43)} -port {vin:rsc:mgc_in_wire.d(43)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(44)} -port {vin:rsc:mgc_in_wire.d(44)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(45)} -port {vin:rsc:mgc_in_wire.d(45)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(46)} -port {vin:rsc:mgc_in_wire.d(46)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(47)} -port {vin:rsc:mgc_in_wire.d(47)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(48)} -port {vin:rsc:mgc_in_wire.d(48)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(49)} -port {vin:rsc:mgc_in_wire.d(49)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(50)} -port {vin:rsc:mgc_in_wire.d(50)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(51)} -port {vin:rsc:mgc_in_wire.d(51)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(52)} -port {vin:rsc:mgc_in_wire.d(52)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(53)} -port {vin:rsc:mgc_in_wire.d(53)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(54)} -port {vin:rsc:mgc_in_wire.d(54)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(55)} -port {vin:rsc:mgc_in_wire.d(55)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(56)} -port {vin:rsc:mgc_in_wire.d(56)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(57)} -port {vin:rsc:mgc_in_wire.d(57)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(58)} -port {vin:rsc:mgc_in_wire.d(58)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(59)} -port {vin:rsc:mgc_in_wire.d(59)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(60)} -port {vin:rsc:mgc_in_wire.d(60)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(61)} -port {vin:rsc:mgc_in_wire.d(61)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(62)} -port {vin:rsc:mgc_in_wire.d(62)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(63)} -port {vin:rsc:mgc_in_wire.d(63)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(64)} -port {vin:rsc:mgc_in_wire.d(64)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(65)} -port {vin:rsc:mgc_in_wire.d(65)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(66)} -port {vin:rsc:mgc_in_wire.d(66)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(67)} -port {vin:rsc:mgc_in_wire.d(67)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(68)} -port {vin:rsc:mgc_in_wire.d(68)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(69)} -port {vin:rsc:mgc_in_wire.d(69)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(70)} -port {vin:rsc:mgc_in_wire.d(70)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(71)} -port {vin:rsc:mgc_in_wire.d(71)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(72)} -port {vin:rsc:mgc_in_wire.d(72)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(73)} -port {vin:rsc:mgc_in_wire.d(73)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(74)} -port {vin:rsc:mgc_in_wire.d(74)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(75)} -port {vin:rsc:mgc_in_wire.d(75)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(76)} -port {vin:rsc:mgc_in_wire.d(76)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(77)} -port {vin:rsc:mgc_in_wire.d(77)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(78)} -port {vin:rsc:mgc_in_wire.d(78)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(79)} -port {vin:rsc:mgc_in_wire.d(79)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(80)} -port {vin:rsc:mgc_in_wire.d(80)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(81)} -port {vin:rsc:mgc_in_wire.d(81)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(82)} -port {vin:rsc:mgc_in_wire.d(82)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(83)} -port {vin:rsc:mgc_in_wire.d(83)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(84)} -port {vin:rsc:mgc_in_wire.d(84)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(85)} -port {vin:rsc:mgc_in_wire.d(85)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(86)} -port {vin:rsc:mgc_in_wire.d(86)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(87)} -port {vin:rsc:mgc_in_wire.d(87)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(88)} -port {vin:rsc:mgc_in_wire.d(88)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(89)} -port {vin:rsc:mgc_in_wire.d(89)} -attr vt d
load netBundle {vin:rsc:mgc_in_wire.d} 90 {vin:rsc:mgc_in_wire.d(0)} {vin:rsc:mgc_in_wire.d(1)} {vin:rsc:mgc_in_wire.d(2)} {vin:rsc:mgc_in_wire.d(3)} {vin:rsc:mgc_in_wire.d(4)} {vin:rsc:mgc_in_wire.d(5)} {vin:rsc:mgc_in_wire.d(6)} {vin:rsc:mgc_in_wire.d(7)} {vin:rsc:mgc_in_wire.d(8)} {vin:rsc:mgc_in_wire.d(9)} {vin:rsc:mgc_in_wire.d(10)} {vin:rsc:mgc_in_wire.d(11)} {vin:rsc:mgc_in_wire.d(12)} {vin:rsc:mgc_in_wire.d(13)} {vin:rsc:mgc_in_wire.d(14)} {vin:rsc:mgc_in_wire.d(15)} {vin:rsc:mgc_in_wire.d(16)} {vin:rsc:mgc_in_wire.d(17)} {vin:rsc:mgc_in_wire.d(18)} {vin:rsc:mgc_in_wire.d(19)} {vin:rsc:mgc_in_wire.d(20)} {vin:rsc:mgc_in_wire.d(21)} {vin:rsc:mgc_in_wire.d(22)} {vin:rsc:mgc_in_wire.d(23)} {vin:rsc:mgc_in_wire.d(24)} {vin:rsc:mgc_in_wire.d(25)} {vin:rsc:mgc_in_wire.d(26)} {vin:rsc:mgc_in_wire.d(27)} {vin:rsc:mgc_in_wire.d(28)} {vin:rsc:mgc_in_wire.d(29)} {vin:rsc:mgc_in_wire.d(30)} {vin:rsc:mgc_in_wire.d(31)} {vin:rsc:mgc_in_wire.d(32)} {vin:rsc:mgc_in_wire.d(33)} {vin:rsc:mgc_in_wire.d(34)} {vin:rsc:mgc_in_wire.d(35)} {vin:rsc:mgc_in_wire.d(36)} {vin:rsc:mgc_in_wire.d(37)} {vin:rsc:mgc_in_wire.d(38)} {vin:rsc:mgc_in_wire.d(39)} {vin:rsc:mgc_in_wire.d(40)} {vin:rsc:mgc_in_wire.d(41)} {vin:rsc:mgc_in_wire.d(42)} {vin:rsc:mgc_in_wire.d(43)} {vin:rsc:mgc_in_wire.d(44)} {vin:rsc:mgc_in_wire.d(45)} {vin:rsc:mgc_in_wire.d(46)} {vin:rsc:mgc_in_wire.d(47)} {vin:rsc:mgc_in_wire.d(48)} {vin:rsc:mgc_in_wire.d(49)} {vin:rsc:mgc_in_wire.d(50)} {vin:rsc:mgc_in_wire.d(51)} {vin:rsc:mgc_in_wire.d(52)} {vin:rsc:mgc_in_wire.d(53)} {vin:rsc:mgc_in_wire.d(54)} {vin:rsc:mgc_in_wire.d(55)} {vin:rsc:mgc_in_wire.d(56)} {vin:rsc:mgc_in_wire.d(57)} {vin:rsc:mgc_in_wire.d(58)} {vin:rsc:mgc_in_wire.d(59)} {vin:rsc:mgc_in_wire.d(60)} {vin:rsc:mgc_in_wire.d(61)} {vin:rsc:mgc_in_wire.d(62)} {vin:rsc:mgc_in_wire.d(63)} {vin:rsc:mgc_in_wire.d(64)} {vin:rsc:mgc_in_wire.d(65)} {vin:rsc:mgc_in_wire.d(66)} {vin:rsc:mgc_in_wire.d(67)} {vin:rsc:mgc_in_wire.d(68)} {vin:rsc:mgc_in_wire.d(69)} {vin:rsc:mgc_in_wire.d(70)} {vin:rsc:mgc_in_wire.d(71)} {vin:rsc:mgc_in_wire.d(72)} {vin:rsc:mgc_in_wire.d(73)} {vin:rsc:mgc_in_wire.d(74)} {vin:rsc:mgc_in_wire.d(75)} {vin:rsc:mgc_in_wire.d(76)} {vin:rsc:mgc_in_wire.d(77)} {vin:rsc:mgc_in_wire.d(78)} {vin:rsc:mgc_in_wire.d(79)} {vin:rsc:mgc_in_wire.d(80)} {vin:rsc:mgc_in_wire.d(81)} {vin:rsc:mgc_in_wire.d(82)} {vin:rsc:mgc_in_wire.d(83)} {vin:rsc:mgc_in_wire.d(84)} {vin:rsc:mgc_in_wire.d(85)} {vin:rsc:mgc_in_wire.d(86)} {vin:rsc:mgc_in_wire.d(87)} {vin:rsc:mgc_in_wire.d(88)} {vin:rsc:mgc_in_wire.d(89)} -attr xrf 9307 -attr oid 380 -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vout:rsc:mgc_out_stdreg.d(0)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(1)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(2)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(3)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(4)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(5)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(6)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(7)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(8)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(9)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(10)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(11)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(12)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(13)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(14)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(15)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(16)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(17)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(18)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(19)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(20)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(21)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(22)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(23)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(24)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(25)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(26)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(27)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(28)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(29)} -attr vt d
load netBundle {vout:rsc:mgc_out_stdreg.d} 30 {vout:rsc:mgc_out_stdreg.d(0)} {vout:rsc:mgc_out_stdreg.d(1)} {vout:rsc:mgc_out_stdreg.d(2)} {vout:rsc:mgc_out_stdreg.d(3)} {vout:rsc:mgc_out_stdreg.d(4)} {vout:rsc:mgc_out_stdreg.d(5)} {vout:rsc:mgc_out_stdreg.d(6)} {vout:rsc:mgc_out_stdreg.d(7)} {vout:rsc:mgc_out_stdreg.d(8)} {vout:rsc:mgc_out_stdreg.d(9)} {vout:rsc:mgc_out_stdreg.d(10)} {vout:rsc:mgc_out_stdreg.d(11)} {vout:rsc:mgc_out_stdreg.d(12)} {vout:rsc:mgc_out_stdreg.d(13)} {vout:rsc:mgc_out_stdreg.d(14)} {vout:rsc:mgc_out_stdreg.d(15)} {vout:rsc:mgc_out_stdreg.d(16)} {vout:rsc:mgc_out_stdreg.d(17)} {vout:rsc:mgc_out_stdreg.d(18)} {vout:rsc:mgc_out_stdreg.d(19)} {vout:rsc:mgc_out_stdreg.d(20)} {vout:rsc:mgc_out_stdreg.d(21)} {vout:rsc:mgc_out_stdreg.d(22)} {vout:rsc:mgc_out_stdreg.d(23)} {vout:rsc:mgc_out_stdreg.d(24)} {vout:rsc:mgc_out_stdreg.d(25)} {vout:rsc:mgc_out_stdreg.d(26)} {vout:rsc:mgc_out_stdreg.d(27)} {vout:rsc:mgc_out_stdreg.d(28)} {vout:rsc:mgc_out_stdreg.d(29)} -attr xrf 9308 -attr oid 381 -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(0)} -port {vout:rsc:mgc_out_stdreg.d(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(1)} -port {vout:rsc:mgc_out_stdreg.d(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(2)} -port {vout:rsc:mgc_out_stdreg.d(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(3)} -port {vout:rsc:mgc_out_stdreg.d(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(4)} -port {vout:rsc:mgc_out_stdreg.d(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(5)} -port {vout:rsc:mgc_out_stdreg.d(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(6)} -port {vout:rsc:mgc_out_stdreg.d(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(7)} -port {vout:rsc:mgc_out_stdreg.d(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(8)} -port {vout:rsc:mgc_out_stdreg.d(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(9)} -port {vout:rsc:mgc_out_stdreg.d(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(10)} -port {vout:rsc:mgc_out_stdreg.d(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(11)} -port {vout:rsc:mgc_out_stdreg.d(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(12)} -port {vout:rsc:mgc_out_stdreg.d(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(13)} -port {vout:rsc:mgc_out_stdreg.d(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(14)} -port {vout:rsc:mgc_out_stdreg.d(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(15)} -port {vout:rsc:mgc_out_stdreg.d(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(16)} -port {vout:rsc:mgc_out_stdreg.d(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(17)} -port {vout:rsc:mgc_out_stdreg.d(17)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(18)} -port {vout:rsc:mgc_out_stdreg.d(18)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(19)} -port {vout:rsc:mgc_out_stdreg.d(19)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(20)} -port {vout:rsc:mgc_out_stdreg.d(20)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(21)} -port {vout:rsc:mgc_out_stdreg.d(21)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(22)} -port {vout:rsc:mgc_out_stdreg.d(22)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(23)} -port {vout:rsc:mgc_out_stdreg.d(23)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(24)} -port {vout:rsc:mgc_out_stdreg.d(24)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(25)} -port {vout:rsc:mgc_out_stdreg.d(25)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(26)} -port {vout:rsc:mgc_out_stdreg.d(26)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(27)} -port {vout:rsc:mgc_out_stdreg.d(27)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(28)} -port {vout:rsc:mgc_out_stdreg.d(28)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(29)} -port {vout:rsc:mgc_out_stdreg.d(29)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load inst "ACC_GY:for:rshift.rg" "mgc_Altera-Cyclone-III-6_beh_psr.mgc_shift_r(90,0,7,10)" "INTERFACE" -attr xrf 9309 -attr oid 382 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:rshift.rg} -attr area 282.911940 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_shift_r(90,0,7,10)"
load net {regs.operator[]#3:slc(regs.regs).cse.sva(0)} -pin  "ACC_GY:for:rshift.rg" {a(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(1)} -pin  "ACC_GY:for:rshift.rg" {a(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(2)} -pin  "ACC_GY:for:rshift.rg" {a(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(3)} -pin  "ACC_GY:for:rshift.rg" {a(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(4)} -pin  "ACC_GY:for:rshift.rg" {a(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(5)} -pin  "ACC_GY:for:rshift.rg" {a(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(6)} -pin  "ACC_GY:for:rshift.rg" {a(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(7)} -pin  "ACC_GY:for:rshift.rg" {a(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(8)} -pin  "ACC_GY:for:rshift.rg" {a(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(9)} -pin  "ACC_GY:for:rshift.rg" {a(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(10)} -pin  "ACC_GY:for:rshift.rg" {a(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(11)} -pin  "ACC_GY:for:rshift.rg" {a(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(12)} -pin  "ACC_GY:for:rshift.rg" {a(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(13)} -pin  "ACC_GY:for:rshift.rg" {a(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(14)} -pin  "ACC_GY:for:rshift.rg" {a(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(15)} -pin  "ACC_GY:for:rshift.rg" {a(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(16)} -pin  "ACC_GY:for:rshift.rg" {a(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(17)} -pin  "ACC_GY:for:rshift.rg" {a(17)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(18)} -pin  "ACC_GY:for:rshift.rg" {a(18)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(19)} -pin  "ACC_GY:for:rshift.rg" {a(19)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(20)} -pin  "ACC_GY:for:rshift.rg" {a(20)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(21)} -pin  "ACC_GY:for:rshift.rg" {a(21)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(22)} -pin  "ACC_GY:for:rshift.rg" {a(22)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(23)} -pin  "ACC_GY:for:rshift.rg" {a(23)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(24)} -pin  "ACC_GY:for:rshift.rg" {a(24)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(25)} -pin  "ACC_GY:for:rshift.rg" {a(25)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(26)} -pin  "ACC_GY:for:rshift.rg" {a(26)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(27)} -pin  "ACC_GY:for:rshift.rg" {a(27)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(28)} -pin  "ACC_GY:for:rshift.rg" {a(28)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(29)} -pin  "ACC_GY:for:rshift.rg" {a(29)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(30)} -pin  "ACC_GY:for:rshift.rg" {a(30)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(31)} -pin  "ACC_GY:for:rshift.rg" {a(31)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(32)} -pin  "ACC_GY:for:rshift.rg" {a(32)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(33)} -pin  "ACC_GY:for:rshift.rg" {a(33)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(34)} -pin  "ACC_GY:for:rshift.rg" {a(34)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(35)} -pin  "ACC_GY:for:rshift.rg" {a(35)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(36)} -pin  "ACC_GY:for:rshift.rg" {a(36)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(37)} -pin  "ACC_GY:for:rshift.rg" {a(37)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(38)} -pin  "ACC_GY:for:rshift.rg" {a(38)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(39)} -pin  "ACC_GY:for:rshift.rg" {a(39)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(40)} -pin  "ACC_GY:for:rshift.rg" {a(40)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(41)} -pin  "ACC_GY:for:rshift.rg" {a(41)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(42)} -pin  "ACC_GY:for:rshift.rg" {a(42)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(43)} -pin  "ACC_GY:for:rshift.rg" {a(43)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(44)} -pin  "ACC_GY:for:rshift.rg" {a(44)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(45)} -pin  "ACC_GY:for:rshift.rg" {a(45)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(46)} -pin  "ACC_GY:for:rshift.rg" {a(46)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(47)} -pin  "ACC_GY:for:rshift.rg" {a(47)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(48)} -pin  "ACC_GY:for:rshift.rg" {a(48)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(49)} -pin  "ACC_GY:for:rshift.rg" {a(49)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(50)} -pin  "ACC_GY:for:rshift.rg" {a(50)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(51)} -pin  "ACC_GY:for:rshift.rg" {a(51)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(52)} -pin  "ACC_GY:for:rshift.rg" {a(52)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(53)} -pin  "ACC_GY:for:rshift.rg" {a(53)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(54)} -pin  "ACC_GY:for:rshift.rg" {a(54)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(55)} -pin  "ACC_GY:for:rshift.rg" {a(55)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(56)} -pin  "ACC_GY:for:rshift.rg" {a(56)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(57)} -pin  "ACC_GY:for:rshift.rg" {a(57)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(58)} -pin  "ACC_GY:for:rshift.rg" {a(58)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(59)} -pin  "ACC_GY:for:rshift.rg" {a(59)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(60)} -pin  "ACC_GY:for:rshift.rg" {a(60)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(61)} -pin  "ACC_GY:for:rshift.rg" {a(61)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(62)} -pin  "ACC_GY:for:rshift.rg" {a(62)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(63)} -pin  "ACC_GY:for:rshift.rg" {a(63)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(64)} -pin  "ACC_GY:for:rshift.rg" {a(64)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(65)} -pin  "ACC_GY:for:rshift.rg" {a(65)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(66)} -pin  "ACC_GY:for:rshift.rg" {a(66)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(67)} -pin  "ACC_GY:for:rshift.rg" {a(67)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(68)} -pin  "ACC_GY:for:rshift.rg" {a(68)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(69)} -pin  "ACC_GY:for:rshift.rg" {a(69)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(70)} -pin  "ACC_GY:for:rshift.rg" {a(70)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(71)} -pin  "ACC_GY:for:rshift.rg" {a(71)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(72)} -pin  "ACC_GY:for:rshift.rg" {a(72)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(73)} -pin  "ACC_GY:for:rshift.rg" {a(73)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(74)} -pin  "ACC_GY:for:rshift.rg" {a(74)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(75)} -pin  "ACC_GY:for:rshift.rg" {a(75)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(76)} -pin  "ACC_GY:for:rshift.rg" {a(76)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(77)} -pin  "ACC_GY:for:rshift.rg" {a(77)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(78)} -pin  "ACC_GY:for:rshift.rg" {a(78)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(79)} -pin  "ACC_GY:for:rshift.rg" {a(79)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(80)} -pin  "ACC_GY:for:rshift.rg" {a(80)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(81)} -pin  "ACC_GY:for:rshift.rg" {a(81)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(82)} -pin  "ACC_GY:for:rshift.rg" {a(82)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(83)} -pin  "ACC_GY:for:rshift.rg" {a(83)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(84)} -pin  "ACC_GY:for:rshift.rg" {a(84)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(85)} -pin  "ACC_GY:for:rshift.rg" {a(85)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(86)} -pin  "ACC_GY:for:rshift.rg" {a(86)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(87)} -pin  "ACC_GY:for:rshift.rg" {a(87)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(88)} -pin  "ACC_GY:for:rshift.rg" {a(88)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(89)} -pin  "ACC_GY:for:rshift.rg" {a(89)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {GND} -pin  "ACC_GY:for:rshift.rg" {s(0)} -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:conc.itm}
load net {ACC_GY:for:acc#13.psp.sva(0)} -pin  "ACC_GY:for:rshift.rg" {s(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:conc.itm}
load net {ACC_GY:for:acc#2.itm(0)} -pin  "ACC_GY:for:rshift.rg" {s(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:conc.itm}
load net {ACC_GY:for:acc#2.itm(1)} -pin  "ACC_GY:for:rshift.rg" {s(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:conc.itm}
load net {ACC_GY:for:acc#2.itm(2)} -pin  "ACC_GY:for:rshift.rg" {s(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:conc.itm}
load net {ACC_GY:for:acc#2.itm(3)} -pin  "ACC_GY:for:rshift.rg" {s(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:conc.itm}
load net {ACC_GY:for:acc#2.itm(4)} -pin  "ACC_GY:for:rshift.rg" {s(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:conc.itm}
load net {ACC_GY:for:rshift.itm(0)} -pin  "ACC_GY:for:rshift.rg" {z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:rshift.itm}
load net {ACC_GY:for:rshift.itm(1)} -pin  "ACC_GY:for:rshift.rg" {z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:rshift.itm}
load net {ACC_GY:for:rshift.itm(2)} -pin  "ACC_GY:for:rshift.rg" {z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:rshift.itm}
load net {ACC_GY:for:rshift.itm(3)} -pin  "ACC_GY:for:rshift.rg" {z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:rshift.itm}
load net {ACC_GY:for:rshift.itm(4)} -pin  "ACC_GY:for:rshift.rg" {z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:rshift.itm}
load net {ACC_GY:for:rshift.itm(5)} -pin  "ACC_GY:for:rshift.rg" {z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:rshift.itm}
load net {ACC_GY:for:rshift.itm(6)} -pin  "ACC_GY:for:rshift.rg" {z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:rshift.itm}
load net {ACC_GY:for:rshift.itm(7)} -pin  "ACC_GY:for:rshift.rg" {z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:rshift.itm}
load net {ACC_GY:for:rshift.itm(8)} -pin  "ACC_GY:for:rshift.rg" {z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:rshift.itm}
load net {ACC_GY:for:rshift.itm(9)} -pin  "ACC_GY:for:rshift.rg" {z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:rshift.itm}
load inst "ACC_GX:for:rshift.rg" "mgc_Altera-Cyclone-III-6_beh_psr.mgc_shift_r(90,0,7,10)" "INTERFACE" -attr xrf 9310 -attr oid 383 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:rshift.rg} -attr area 282.911940 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_shift_r(90,0,7,10)"
load net {regs.operator[]:slc(regs.regs).cse.sva(0)} -pin  "ACC_GX:for:rshift.rg" {a(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(1)} -pin  "ACC_GX:for:rshift.rg" {a(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(2)} -pin  "ACC_GX:for:rshift.rg" {a(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(3)} -pin  "ACC_GX:for:rshift.rg" {a(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(4)} -pin  "ACC_GX:for:rshift.rg" {a(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(5)} -pin  "ACC_GX:for:rshift.rg" {a(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(6)} -pin  "ACC_GX:for:rshift.rg" {a(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(7)} -pin  "ACC_GX:for:rshift.rg" {a(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(8)} -pin  "ACC_GX:for:rshift.rg" {a(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(9)} -pin  "ACC_GX:for:rshift.rg" {a(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(10)} -pin  "ACC_GX:for:rshift.rg" {a(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(11)} -pin  "ACC_GX:for:rshift.rg" {a(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(12)} -pin  "ACC_GX:for:rshift.rg" {a(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(13)} -pin  "ACC_GX:for:rshift.rg" {a(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(14)} -pin  "ACC_GX:for:rshift.rg" {a(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(15)} -pin  "ACC_GX:for:rshift.rg" {a(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(16)} -pin  "ACC_GX:for:rshift.rg" {a(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(17)} -pin  "ACC_GX:for:rshift.rg" {a(17)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(18)} -pin  "ACC_GX:for:rshift.rg" {a(18)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(19)} -pin  "ACC_GX:for:rshift.rg" {a(19)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(20)} -pin  "ACC_GX:for:rshift.rg" {a(20)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(21)} -pin  "ACC_GX:for:rshift.rg" {a(21)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(22)} -pin  "ACC_GX:for:rshift.rg" {a(22)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(23)} -pin  "ACC_GX:for:rshift.rg" {a(23)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(24)} -pin  "ACC_GX:for:rshift.rg" {a(24)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(25)} -pin  "ACC_GX:for:rshift.rg" {a(25)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(26)} -pin  "ACC_GX:for:rshift.rg" {a(26)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(27)} -pin  "ACC_GX:for:rshift.rg" {a(27)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(28)} -pin  "ACC_GX:for:rshift.rg" {a(28)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(29)} -pin  "ACC_GX:for:rshift.rg" {a(29)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(30)} -pin  "ACC_GX:for:rshift.rg" {a(30)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(31)} -pin  "ACC_GX:for:rshift.rg" {a(31)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(32)} -pin  "ACC_GX:for:rshift.rg" {a(32)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(33)} -pin  "ACC_GX:for:rshift.rg" {a(33)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(34)} -pin  "ACC_GX:for:rshift.rg" {a(34)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(35)} -pin  "ACC_GX:for:rshift.rg" {a(35)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(36)} -pin  "ACC_GX:for:rshift.rg" {a(36)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(37)} -pin  "ACC_GX:for:rshift.rg" {a(37)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(38)} -pin  "ACC_GX:for:rshift.rg" {a(38)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(39)} -pin  "ACC_GX:for:rshift.rg" {a(39)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(40)} -pin  "ACC_GX:for:rshift.rg" {a(40)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(41)} -pin  "ACC_GX:for:rshift.rg" {a(41)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(42)} -pin  "ACC_GX:for:rshift.rg" {a(42)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(43)} -pin  "ACC_GX:for:rshift.rg" {a(43)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(44)} -pin  "ACC_GX:for:rshift.rg" {a(44)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(45)} -pin  "ACC_GX:for:rshift.rg" {a(45)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(46)} -pin  "ACC_GX:for:rshift.rg" {a(46)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(47)} -pin  "ACC_GX:for:rshift.rg" {a(47)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(48)} -pin  "ACC_GX:for:rshift.rg" {a(48)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(49)} -pin  "ACC_GX:for:rshift.rg" {a(49)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(50)} -pin  "ACC_GX:for:rshift.rg" {a(50)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(51)} -pin  "ACC_GX:for:rshift.rg" {a(51)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(52)} -pin  "ACC_GX:for:rshift.rg" {a(52)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(53)} -pin  "ACC_GX:for:rshift.rg" {a(53)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(54)} -pin  "ACC_GX:for:rshift.rg" {a(54)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(55)} -pin  "ACC_GX:for:rshift.rg" {a(55)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(56)} -pin  "ACC_GX:for:rshift.rg" {a(56)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(57)} -pin  "ACC_GX:for:rshift.rg" {a(57)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(58)} -pin  "ACC_GX:for:rshift.rg" {a(58)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(59)} -pin  "ACC_GX:for:rshift.rg" {a(59)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(60)} -pin  "ACC_GX:for:rshift.rg" {a(60)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(61)} -pin  "ACC_GX:for:rshift.rg" {a(61)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(62)} -pin  "ACC_GX:for:rshift.rg" {a(62)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(63)} -pin  "ACC_GX:for:rshift.rg" {a(63)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(64)} -pin  "ACC_GX:for:rshift.rg" {a(64)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(65)} -pin  "ACC_GX:for:rshift.rg" {a(65)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(66)} -pin  "ACC_GX:for:rshift.rg" {a(66)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(67)} -pin  "ACC_GX:for:rshift.rg" {a(67)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(68)} -pin  "ACC_GX:for:rshift.rg" {a(68)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(69)} -pin  "ACC_GX:for:rshift.rg" {a(69)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(70)} -pin  "ACC_GX:for:rshift.rg" {a(70)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(71)} -pin  "ACC_GX:for:rshift.rg" {a(71)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(72)} -pin  "ACC_GX:for:rshift.rg" {a(72)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(73)} -pin  "ACC_GX:for:rshift.rg" {a(73)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(74)} -pin  "ACC_GX:for:rshift.rg" {a(74)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(75)} -pin  "ACC_GX:for:rshift.rg" {a(75)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(76)} -pin  "ACC_GX:for:rshift.rg" {a(76)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(77)} -pin  "ACC_GX:for:rshift.rg" {a(77)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(78)} -pin  "ACC_GX:for:rshift.rg" {a(78)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(79)} -pin  "ACC_GX:for:rshift.rg" {a(79)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(80)} -pin  "ACC_GX:for:rshift.rg" {a(80)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(81)} -pin  "ACC_GX:for:rshift.rg" {a(81)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(82)} -pin  "ACC_GX:for:rshift.rg" {a(82)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(83)} -pin  "ACC_GX:for:rshift.rg" {a(83)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(84)} -pin  "ACC_GX:for:rshift.rg" {a(84)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(85)} -pin  "ACC_GX:for:rshift.rg" {a(85)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(86)} -pin  "ACC_GX:for:rshift.rg" {a(86)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(87)} -pin  "ACC_GX:for:rshift.rg" {a(87)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(88)} -pin  "ACC_GX:for:rshift.rg" {a(88)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(89)} -pin  "ACC_GX:for:rshift.rg" {a(89)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {GND} -pin  "ACC_GX:for:rshift.rg" {s(0)} -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:conc.itm}
load net {ACC_GX:for:acc#13.psp.sva(0)} -pin  "ACC_GX:for:rshift.rg" {s(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:conc.itm}
load net {ACC_GX:for:acc#2.itm(0)} -pin  "ACC_GX:for:rshift.rg" {s(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:conc.itm}
load net {ACC_GX:for:acc#2.itm(1)} -pin  "ACC_GX:for:rshift.rg" {s(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:conc.itm}
load net {ACC_GX:for:acc#2.itm(2)} -pin  "ACC_GX:for:rshift.rg" {s(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:conc.itm}
load net {ACC_GX:for:acc#2.itm(3)} -pin  "ACC_GX:for:rshift.rg" {s(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:conc.itm}
load net {ACC_GX:for:acc#2.itm(4)} -pin  "ACC_GX:for:rshift.rg" {s(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:conc.itm}
load net {ACC_GX:for:rshift.itm(0)} -pin  "ACC_GX:for:rshift.rg" {z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:rshift.itm}
load net {ACC_GX:for:rshift.itm(1)} -pin  "ACC_GX:for:rshift.rg" {z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:rshift.itm}
load net {ACC_GX:for:rshift.itm(2)} -pin  "ACC_GX:for:rshift.rg" {z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:rshift.itm}
load net {ACC_GX:for:rshift.itm(3)} -pin  "ACC_GX:for:rshift.rg" {z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:rshift.itm}
load net {ACC_GX:for:rshift.itm(4)} -pin  "ACC_GX:for:rshift.rg" {z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:rshift.itm}
load net {ACC_GX:for:rshift.itm(5)} -pin  "ACC_GX:for:rshift.rg" {z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:rshift.itm}
load net {ACC_GX:for:rshift.itm(6)} -pin  "ACC_GX:for:rshift.rg" {z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:rshift.itm}
load net {ACC_GX:for:rshift.itm(7)} -pin  "ACC_GX:for:rshift.rg" {z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:rshift.itm}
load net {ACC_GX:for:rshift.itm(8)} -pin  "ACC_GX:for:rshift.rg" {z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:rshift.itm}
load net {ACC_GX:for:rshift.itm(9)} -pin  "ACC_GX:for:rshift.rg" {z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:rshift.itm}
load inst "not#182" "not(1)" "INTERFACE" -attr @path {/edge_detect/edge_detect:core/not#182} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {exit:ACC_GX#1.lpi#1} -pin  "not#182" {A(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC_GX#1.lpi#1}
load net {not#182.itm} -pin  "not#182" {Z(0)} -attr @path {/edge_detect/edge_detect:core/not#182.itm}
load inst "or#6" "or(3,1)" "INTERFACE" -attr @path {/edge_detect/edge_detect:core/or#6} -attr area 1.055476 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_or(1,3)"
load net {or.dcpl#4} -pin  "or#6" {A0(0)} -attr @path {/edge_detect/edge_detect:core/or.dcpl#4}
load net {not#182.itm} -pin  "or#6" {A1(0)} -attr @path {/edge_detect/edge_detect:core/not#182.itm}
load net {ACC3:acc.itm(1)} -pin  "or#6" {A2(0)} -attr @path {/edge_detect/edge_detect:core/ACC3:slc#2.itm}
load net {or#6.cse} -pin  "or#6" {Z(0)} -attr @path {/edge_detect/edge_detect:core/or#6.cse}
load inst "AbsAndMax#6:else:if:not" "not(10)" "INTERFACE" -attr xrf 9311 -attr oid 384 -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:else:if:not} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(10)"
load net {FRAME:ac_int:cctor#12.sva(0)} -pin  "AbsAndMax#6:else:if:not" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(FRAME:ac_int:cctor#12.sva).itm}
load net {FRAME:ac_int:cctor#12.sva(1)} -pin  "AbsAndMax#6:else:if:not" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(FRAME:ac_int:cctor#12.sva).itm}
load net {FRAME:ac_int:cctor#12.sva(2)} -pin  "AbsAndMax#6:else:if:not" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(FRAME:ac_int:cctor#12.sva).itm}
load net {FRAME:ac_int:cctor#12.sva(3)} -pin  "AbsAndMax#6:else:if:not" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(FRAME:ac_int:cctor#12.sva).itm}
load net {FRAME:ac_int:cctor#12.sva(4)} -pin  "AbsAndMax#6:else:if:not" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(FRAME:ac_int:cctor#12.sva).itm}
load net {FRAME:ac_int:cctor#12.sva(5)} -pin  "AbsAndMax#6:else:if:not" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(FRAME:ac_int:cctor#12.sva).itm}
load net {FRAME:ac_int:cctor#12.sva(6)} -pin  "AbsAndMax#6:else:if:not" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(FRAME:ac_int:cctor#12.sva).itm}
load net {FRAME:ac_int:cctor#12.sva(7)} -pin  "AbsAndMax#6:else:if:not" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(FRAME:ac_int:cctor#12.sva).itm}
load net {FRAME:ac_int:cctor#12.sva(8)} -pin  "AbsAndMax#6:else:if:not" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(FRAME:ac_int:cctor#12.sva).itm}
load net {FRAME:ac_int:cctor#12.sva(9)} -pin  "AbsAndMax#6:else:if:not" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(FRAME:ac_int:cctor#12.sva).itm}
load net {AbsAndMax#6:else:if:not.itm(0)} -pin  "AbsAndMax#6:else:if:not" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:else:if:not.itm}
load net {AbsAndMax#6:else:if:not.itm(1)} -pin  "AbsAndMax#6:else:if:not" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:else:if:not.itm}
load net {AbsAndMax#6:else:if:not.itm(2)} -pin  "AbsAndMax#6:else:if:not" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:else:if:not.itm}
load net {AbsAndMax#6:else:if:not.itm(3)} -pin  "AbsAndMax#6:else:if:not" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:else:if:not.itm}
load net {AbsAndMax#6:else:if:not.itm(4)} -pin  "AbsAndMax#6:else:if:not" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:else:if:not.itm}
load net {AbsAndMax#6:else:if:not.itm(5)} -pin  "AbsAndMax#6:else:if:not" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:else:if:not.itm}
load net {AbsAndMax#6:else:if:not.itm(6)} -pin  "AbsAndMax#6:else:if:not" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:else:if:not.itm}
load net {AbsAndMax#6:else:if:not.itm(7)} -pin  "AbsAndMax#6:else:if:not" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:else:if:not.itm}
load net {AbsAndMax#6:else:if:not.itm(8)} -pin  "AbsAndMax#6:else:if:not" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:else:if:not.itm}
load net {AbsAndMax#6:else:if:not.itm(9)} -pin  "AbsAndMax#6:else:if:not" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:else:if:not.itm}
load inst "AbsAndMax#6:else:if:acc" "add(10,-1,1,0,10)" "INTERFACE" -attr xrf 9312 -attr oid 385 -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:else:if:acc} -attr area 11.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,2,1,10)"
load net {AbsAndMax#6:else:if:not.itm(0)} -pin  "AbsAndMax#6:else:if:acc" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:else:if:not.itm}
load net {AbsAndMax#6:else:if:not.itm(1)} -pin  "AbsAndMax#6:else:if:acc" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:else:if:not.itm}
load net {AbsAndMax#6:else:if:not.itm(2)} -pin  "AbsAndMax#6:else:if:acc" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:else:if:not.itm}
load net {AbsAndMax#6:else:if:not.itm(3)} -pin  "AbsAndMax#6:else:if:acc" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:else:if:not.itm}
load net {AbsAndMax#6:else:if:not.itm(4)} -pin  "AbsAndMax#6:else:if:acc" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:else:if:not.itm}
load net {AbsAndMax#6:else:if:not.itm(5)} -pin  "AbsAndMax#6:else:if:acc" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:else:if:not.itm}
load net {AbsAndMax#6:else:if:not.itm(6)} -pin  "AbsAndMax#6:else:if:acc" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:else:if:not.itm}
load net {AbsAndMax#6:else:if:not.itm(7)} -pin  "AbsAndMax#6:else:if:acc" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:else:if:not.itm}
load net {AbsAndMax#6:else:if:not.itm(8)} -pin  "AbsAndMax#6:else:if:acc" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:else:if:not.itm}
load net {AbsAndMax#6:else:if:not.itm(9)} -pin  "AbsAndMax#6:else:if:acc" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:else:if:not.itm}
load net {PWR} -pin  "AbsAndMax#6:else:if:acc" {B(0)} -attr @path {/edge_detect/edge_detect:core/C1_1#1}
load net {AbsAndMax#6:else:if:acc.itm(0)} -pin  "AbsAndMax#6:else:if:acc" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:else:if:acc.itm}
load net {AbsAndMax#6:else:if:acc.itm(1)} -pin  "AbsAndMax#6:else:if:acc" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:else:if:acc.itm}
load net {AbsAndMax#6:else:if:acc.itm(2)} -pin  "AbsAndMax#6:else:if:acc" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:else:if:acc.itm}
load net {AbsAndMax#6:else:if:acc.itm(3)} -pin  "AbsAndMax#6:else:if:acc" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:else:if:acc.itm}
load net {AbsAndMax#6:else:if:acc.itm(4)} -pin  "AbsAndMax#6:else:if:acc" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:else:if:acc.itm}
load net {AbsAndMax#6:else:if:acc.itm(5)} -pin  "AbsAndMax#6:else:if:acc" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:else:if:acc.itm}
load net {AbsAndMax#6:else:if:acc.itm(6)} -pin  "AbsAndMax#6:else:if:acc" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:else:if:acc.itm}
load net {AbsAndMax#6:else:if:acc.itm(7)} -pin  "AbsAndMax#6:else:if:acc" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:else:if:acc.itm}
load net {AbsAndMax#6:else:if:acc.itm(8)} -pin  "AbsAndMax#6:else:if:acc" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:else:if:acc.itm}
load net {AbsAndMax#6:else:if:acc.itm(9)} -pin  "AbsAndMax#6:else:if:acc" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:else:if:acc.itm}
load inst "AbsAndMax#6:else:mux" "mux(2,10)" "INTERFACE" -attr xrf 9313 -attr oid 386 -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:else:mux} -attr area 9.194230 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(10,1,2)"
load net {AbsAndMax#6:else:if:acc.itm(0)} -pin  "AbsAndMax#6:else:mux" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:else:if:acc.itm}
load net {AbsAndMax#6:else:if:acc.itm(1)} -pin  "AbsAndMax#6:else:mux" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:else:if:acc.itm}
load net {AbsAndMax#6:else:if:acc.itm(2)} -pin  "AbsAndMax#6:else:mux" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:else:if:acc.itm}
load net {AbsAndMax#6:else:if:acc.itm(3)} -pin  "AbsAndMax#6:else:mux" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:else:if:acc.itm}
load net {AbsAndMax#6:else:if:acc.itm(4)} -pin  "AbsAndMax#6:else:mux" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:else:if:acc.itm}
load net {AbsAndMax#6:else:if:acc.itm(5)} -pin  "AbsAndMax#6:else:mux" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:else:if:acc.itm}
load net {AbsAndMax#6:else:if:acc.itm(6)} -pin  "AbsAndMax#6:else:mux" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:else:if:acc.itm}
load net {AbsAndMax#6:else:if:acc.itm(7)} -pin  "AbsAndMax#6:else:mux" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:else:if:acc.itm}
load net {AbsAndMax#6:else:if:acc.itm(8)} -pin  "AbsAndMax#6:else:mux" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:else:if:acc.itm}
load net {AbsAndMax#6:else:if:acc.itm(9)} -pin  "AbsAndMax#6:else:mux" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:else:if:acc.itm}
load net {FRAME:ac_int:cctor#12.sva(0)} -pin  "AbsAndMax#6:else:mux" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(FRAME:ac_int:cctor#12.sva)#1.itm}
load net {FRAME:ac_int:cctor#12.sva(1)} -pin  "AbsAndMax#6:else:mux" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(FRAME:ac_int:cctor#12.sva)#1.itm}
load net {FRAME:ac_int:cctor#12.sva(2)} -pin  "AbsAndMax#6:else:mux" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(FRAME:ac_int:cctor#12.sva)#1.itm}
load net {FRAME:ac_int:cctor#12.sva(3)} -pin  "AbsAndMax#6:else:mux" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(FRAME:ac_int:cctor#12.sva)#1.itm}
load net {FRAME:ac_int:cctor#12.sva(4)} -pin  "AbsAndMax#6:else:mux" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(FRAME:ac_int:cctor#12.sva)#1.itm}
load net {FRAME:ac_int:cctor#12.sva(5)} -pin  "AbsAndMax#6:else:mux" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(FRAME:ac_int:cctor#12.sva)#1.itm}
load net {FRAME:ac_int:cctor#12.sva(6)} -pin  "AbsAndMax#6:else:mux" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(FRAME:ac_int:cctor#12.sva)#1.itm}
load net {FRAME:ac_int:cctor#12.sva(7)} -pin  "AbsAndMax#6:else:mux" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(FRAME:ac_int:cctor#12.sva)#1.itm}
load net {FRAME:ac_int:cctor#12.sva(8)} -pin  "AbsAndMax#6:else:mux" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(FRAME:ac_int:cctor#12.sva)#1.itm}
load net {FRAME:ac_int:cctor#12.sva(9)} -pin  "AbsAndMax#6:else:mux" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(FRAME:ac_int:cctor#12.sva)#1.itm}
load net {FRAME:ac_int:cctor#12.sva(15)} -pin  "AbsAndMax#6:else:mux" {S(0)} -attr @path {/edge_detect/edge_detect:core/slc(FRAME:ac_int:cctor#12.sva)#2.itm}
load net {AbsAndMax#6:else:mux.itm(0)} -pin  "AbsAndMax#6:else:mux" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:else:mux.itm}
load net {AbsAndMax#6:else:mux.itm(1)} -pin  "AbsAndMax#6:else:mux" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:else:mux.itm}
load net {AbsAndMax#6:else:mux.itm(2)} -pin  "AbsAndMax#6:else:mux" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:else:mux.itm}
load net {AbsAndMax#6:else:mux.itm(3)} -pin  "AbsAndMax#6:else:mux" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:else:mux.itm}
load net {AbsAndMax#6:else:mux.itm(4)} -pin  "AbsAndMax#6:else:mux" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:else:mux.itm}
load net {AbsAndMax#6:else:mux.itm(5)} -pin  "AbsAndMax#6:else:mux" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:else:mux.itm}
load net {AbsAndMax#6:else:mux.itm(6)} -pin  "AbsAndMax#6:else:mux" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:else:mux.itm}
load net {AbsAndMax#6:else:mux.itm(7)} -pin  "AbsAndMax#6:else:mux" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:else:mux.itm}
load net {AbsAndMax#6:else:mux.itm(8)} -pin  "AbsAndMax#6:else:mux" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:else:mux.itm}
load net {AbsAndMax#6:else:mux.itm(9)} -pin  "AbsAndMax#6:else:mux" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:else:mux.itm}
load inst "AbsAndMax#6:not" "not(6)" "INTERFACE" -attr xrf 9314 -attr oid 387 -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:not} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(6)"
load net {FRAME:ac_int:cctor#12.sva(10)} -pin  "AbsAndMax#6:not" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(FRAME:ac_int:cctor#12.sva)#3.itm}
load net {FRAME:ac_int:cctor#12.sva(11)} -pin  "AbsAndMax#6:not" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(FRAME:ac_int:cctor#12.sva)#3.itm}
load net {FRAME:ac_int:cctor#12.sva(12)} -pin  "AbsAndMax#6:not" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(FRAME:ac_int:cctor#12.sva)#3.itm}
load net {FRAME:ac_int:cctor#12.sva(13)} -pin  "AbsAndMax#6:not" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(FRAME:ac_int:cctor#12.sva)#3.itm}
load net {FRAME:ac_int:cctor#12.sva(14)} -pin  "AbsAndMax#6:not" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(FRAME:ac_int:cctor#12.sva)#3.itm}
load net {FRAME:ac_int:cctor#12.sva(15)} -pin  "AbsAndMax#6:not" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(FRAME:ac_int:cctor#12.sva)#3.itm}
load net {AbsAndMax#6:not.itm(0)} -pin  "AbsAndMax#6:not" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:not.itm}
load net {AbsAndMax#6:not.itm(1)} -pin  "AbsAndMax#6:not" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:not.itm}
load net {AbsAndMax#6:not.itm(2)} -pin  "AbsAndMax#6:not" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:not.itm}
load net {AbsAndMax#6:not.itm(3)} -pin  "AbsAndMax#6:not" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:not.itm}
load net {AbsAndMax#6:not.itm(4)} -pin  "AbsAndMax#6:not" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:not.itm}
load net {AbsAndMax#6:not.itm(5)} -pin  "AbsAndMax#6:not" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:not.itm}
load inst "AbsAndMax#6:if:acc" "add(6,1,1,0,7)" "INTERFACE" -attr xrf 9315 -attr oid 388 -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:if:acc} -attr area 7.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(6,1,2,1,7)"
load net {AbsAndMax#6:not.itm(0)} -pin  "AbsAndMax#6:if:acc" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:not.itm}
load net {AbsAndMax#6:not.itm(1)} -pin  "AbsAndMax#6:if:acc" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:not.itm}
load net {AbsAndMax#6:not.itm(2)} -pin  "AbsAndMax#6:if:acc" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:not.itm}
load net {AbsAndMax#6:not.itm(3)} -pin  "AbsAndMax#6:if:acc" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:not.itm}
load net {AbsAndMax#6:not.itm(4)} -pin  "AbsAndMax#6:if:acc" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:not.itm}
load net {AbsAndMax#6:not.itm(5)} -pin  "AbsAndMax#6:if:acc" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:not.itm}
load net {PWR} -pin  "AbsAndMax#6:if:acc" {B(0)} -attr @path {/edge_detect/edge_detect:core/C1_1#1}
load net {AbsAndMax#6:if:acc.itm(0)} -pin  "AbsAndMax#6:if:acc" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:if:acc.itm}
load net {AbsAndMax#6:if:acc.itm(1)} -pin  "AbsAndMax#6:if:acc" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:if:acc.itm}
load net {AbsAndMax#6:if:acc.itm(2)} -pin  "AbsAndMax#6:if:acc" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:if:acc.itm}
load net {AbsAndMax#6:if:acc.itm(3)} -pin  "AbsAndMax#6:if:acc" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:if:acc.itm}
load net {AbsAndMax#6:if:acc.itm(4)} -pin  "AbsAndMax#6:if:acc" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:if:acc.itm}
load net {AbsAndMax#6:if:acc.itm(5)} -pin  "AbsAndMax#6:if:acc" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:if:acc.itm}
load net {AbsAndMax#6:if:acc.itm(6)} -pin  "AbsAndMax#6:if:acc" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:if:acc.itm}
load inst "FRAME:or" "or(3,10)" "INTERFACE" -attr xrf 9316 -attr oid 389 -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:or} -attr area 10.544764 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_or(10,3)"
load net {AbsAndMax#6:else:mux.itm(0)} -pin  "FRAME:or" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:else:mux.itm}
load net {AbsAndMax#6:else:mux.itm(1)} -pin  "FRAME:or" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:else:mux.itm}
load net {AbsAndMax#6:else:mux.itm(2)} -pin  "FRAME:or" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:else:mux.itm}
load net {AbsAndMax#6:else:mux.itm(3)} -pin  "FRAME:or" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:else:mux.itm}
load net {AbsAndMax#6:else:mux.itm(4)} -pin  "FRAME:or" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:else:mux.itm}
load net {AbsAndMax#6:else:mux.itm(5)} -pin  "FRAME:or" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:else:mux.itm}
load net {AbsAndMax#6:else:mux.itm(6)} -pin  "FRAME:or" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:else:mux.itm}
load net {AbsAndMax#6:else:mux.itm(7)} -pin  "FRAME:or" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:else:mux.itm}
load net {AbsAndMax#6:else:mux.itm(8)} -pin  "FRAME:or" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:else:mux.itm}
load net {AbsAndMax#6:else:mux.itm(9)} -pin  "FRAME:or" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:else:mux.itm}
load net {AbsAndMax#6:if:acc.itm(6)} -pin  "FRAME:or" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:exs.itm}
load net {AbsAndMax#6:if:acc.itm(6)} -pin  "FRAME:or" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:exs.itm}
load net {AbsAndMax#6:if:acc.itm(6)} -pin  "FRAME:or" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:exs.itm}
load net {AbsAndMax#6:if:acc.itm(6)} -pin  "FRAME:or" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:exs.itm}
load net {AbsAndMax#6:if:acc.itm(6)} -pin  "FRAME:or" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:exs.itm}
load net {AbsAndMax#6:if:acc.itm(6)} -pin  "FRAME:or" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:exs.itm}
load net {AbsAndMax#6:if:acc.itm(6)} -pin  "FRAME:or" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:exs.itm}
load net {AbsAndMax#6:if:acc.itm(6)} -pin  "FRAME:or" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:exs.itm}
load net {AbsAndMax#6:if:acc.itm(6)} -pin  "FRAME:or" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:exs.itm}
load net {AbsAndMax#6:if:acc.itm(6)} -pin  "FRAME:or" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:exs.itm}
load net {AbsAndMax:AbsAndMax:return#8.lpi#1.dfm#1(10)} -pin  "FRAME:or" {A2(0)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/conc.itm}
load net {AbsAndMax:AbsAndMax:return#8.lpi#1.dfm#1(11)} -pin  "FRAME:or" {A2(1)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/conc.itm}
load net {AbsAndMax:AbsAndMax:return#8.lpi#1.dfm#1(12)} -pin  "FRAME:or" {A2(2)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/conc.itm}
load net {AbsAndMax:AbsAndMax:return#8.lpi#1.dfm#1(13)} -pin  "FRAME:or" {A2(3)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/conc.itm}
load net {AbsAndMax:AbsAndMax:return#8.lpi#1.dfm#1(14)} -pin  "FRAME:or" {A2(4)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/conc.itm}
load net {AbsAndMax:AbsAndMax:return#8.lpi#1.dfm#1(15)} -pin  "FRAME:or" {A2(5)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/conc.itm}
load net {GND} -pin  "FRAME:or" {A2(6)} -attr @path {/edge_detect/edge_detect:core/conc.itm}
load net {GND} -pin  "FRAME:or" {A2(7)} -attr @path {/edge_detect/edge_detect:core/conc.itm}
load net {GND} -pin  "FRAME:or" {A2(8)} -attr @path {/edge_detect/edge_detect:core/conc.itm}
load net {GND} -pin  "FRAME:or" {A2(9)} -attr @path {/edge_detect/edge_detect:core/conc.itm}
load net {FRAME:or.itm(0)} -pin  "FRAME:or" {Z(0)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:or.itm}
load net {FRAME:or.itm(1)} -pin  "FRAME:or" {Z(1)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:or.itm}
load net {FRAME:or.itm(2)} -pin  "FRAME:or" {Z(2)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:or.itm}
load net {FRAME:or.itm(3)} -pin  "FRAME:or" {Z(3)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:or.itm}
load net {FRAME:or.itm(4)} -pin  "FRAME:or" {Z(4)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:or.itm}
load net {FRAME:or.itm(5)} -pin  "FRAME:or" {Z(5)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:or.itm}
load net {FRAME:or.itm(6)} -pin  "FRAME:or" {Z(6)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:or.itm}
load net {FRAME:or.itm(7)} -pin  "FRAME:or" {Z(7)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:or.itm}
load net {FRAME:or.itm(8)} -pin  "FRAME:or" {Z(8)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:or.itm}
load net {FRAME:or.itm(9)} -pin  "FRAME:or" {Z(9)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:or.itm}
load inst "FRAME:or#3" "or(2,6)" "INTERFACE" -attr xrf 9317 -attr oid 390 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:or#3} -attr area 4.378994 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_or(6,2)"
load net {AbsAndMax:AbsAndMax:return#8.lpi#1.dfm#1(0)} -pin  "FRAME:or#3" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(AbsAndMax:AbsAndMax:return#8.lpi#1.dfm#1)#2.itm}
load net {AbsAndMax:AbsAndMax:return#8.lpi#1.dfm#1(1)} -pin  "FRAME:or#3" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(AbsAndMax:AbsAndMax:return#8.lpi#1.dfm#1)#2.itm}
load net {AbsAndMax:AbsAndMax:return#8.lpi#1.dfm#1(2)} -pin  "FRAME:or#3" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(AbsAndMax:AbsAndMax:return#8.lpi#1.dfm#1)#2.itm}
load net {AbsAndMax:AbsAndMax:return#8.lpi#1.dfm#1(3)} -pin  "FRAME:or#3" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(AbsAndMax:AbsAndMax:return#8.lpi#1.dfm#1)#2.itm}
load net {AbsAndMax:AbsAndMax:return#8.lpi#1.dfm#1(4)} -pin  "FRAME:or#3" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(AbsAndMax:AbsAndMax:return#8.lpi#1.dfm#1)#2.itm}
load net {AbsAndMax:AbsAndMax:return#8.lpi#1.dfm#1(5)} -pin  "FRAME:or#3" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(AbsAndMax:AbsAndMax:return#8.lpi#1.dfm#1)#2.itm}
load net {AbsAndMax:AbsAndMax:return#7.lpi#1.dfm#1(10)} -pin  "FRAME:or#3" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(AbsAndMax:AbsAndMax:return#7.lpi#1.dfm#1).itm}
load net {AbsAndMax:AbsAndMax:return#7.lpi#1.dfm#1(11)} -pin  "FRAME:or#3" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(AbsAndMax:AbsAndMax:return#7.lpi#1.dfm#1).itm}
load net {AbsAndMax:AbsAndMax:return#7.lpi#1.dfm#1(12)} -pin  "FRAME:or#3" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(AbsAndMax:AbsAndMax:return#7.lpi#1.dfm#1).itm}
load net {AbsAndMax:AbsAndMax:return#7.lpi#1.dfm#1(13)} -pin  "FRAME:or#3" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(AbsAndMax:AbsAndMax:return#7.lpi#1.dfm#1).itm}
load net {AbsAndMax:AbsAndMax:return#7.lpi#1.dfm#1(14)} -pin  "FRAME:or#3" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(AbsAndMax:AbsAndMax:return#7.lpi#1.dfm#1).itm}
load net {AbsAndMax:AbsAndMax:return#7.lpi#1.dfm#1(15)} -pin  "FRAME:or#3" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(AbsAndMax:AbsAndMax:return#7.lpi#1.dfm#1).itm}
load net {FRAME:or#3.itm(0)} -pin  "FRAME:or#3" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:or#3.itm}
load net {FRAME:or#3.itm(1)} -pin  "FRAME:or#3" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:or#3.itm}
load net {FRAME:or#3.itm(2)} -pin  "FRAME:or#3" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:or#3.itm}
load net {FRAME:or#3.itm(3)} -pin  "FRAME:or#3" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:or#3.itm}
load net {FRAME:or#3.itm(4)} -pin  "FRAME:or#3" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:or#3.itm}
load net {FRAME:or#3.itm(5)} -pin  "FRAME:or#3" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:or#3.itm}
load inst "mux" "mux(2,30)" "INTERFACE" -attr xrf 9318 -attr oid 391 -attr vt dc -attr @path {/edge_detect/edge_detect:core/mux} -attr area 27.583690 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(30,1,2)"
load net {vout:rsc:mgc_out_stdreg.d(0)} -pin  "mux" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(1)} -pin  "mux" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(2)} -pin  "mux" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(3)} -pin  "mux" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(4)} -pin  "mux" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(5)} -pin  "mux" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(6)} -pin  "mux" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(7)} -pin  "mux" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(8)} -pin  "mux" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(9)} -pin  "mux" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(10)} -pin  "mux" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(11)} -pin  "mux" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(12)} -pin  "mux" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(13)} -pin  "mux" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(14)} -pin  "mux" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(15)} -pin  "mux" {A0(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(16)} -pin  "mux" {A0(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(17)} -pin  "mux" {A0(17)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(18)} -pin  "mux" {A0(18)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(19)} -pin  "mux" {A0(19)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(20)} -pin  "mux" {A0(20)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(21)} -pin  "mux" {A0(21)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(22)} -pin  "mux" {A0(22)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(23)} -pin  "mux" {A0(23)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(24)} -pin  "mux" {A0(24)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(25)} -pin  "mux" {A0(25)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(26)} -pin  "mux" {A0(26)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(27)} -pin  "mux" {A0(27)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(28)} -pin  "mux" {A0(28)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(29)} -pin  "mux" {A0(29)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {AbsAndMax:AbsAndMax:return#7.lpi#1.dfm#1(0)} -pin  "mux" {A1(0)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:conc.itm}
load net {AbsAndMax:AbsAndMax:return#7.lpi#1.dfm#1(1)} -pin  "mux" {A1(1)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:conc.itm}
load net {AbsAndMax:AbsAndMax:return#7.lpi#1.dfm#1(2)} -pin  "mux" {A1(2)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:conc.itm}
load net {AbsAndMax:AbsAndMax:return#7.lpi#1.dfm#1(3)} -pin  "mux" {A1(3)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:conc.itm}
load net {AbsAndMax:AbsAndMax:return#7.lpi#1.dfm#1(4)} -pin  "mux" {A1(4)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:conc.itm}
load net {AbsAndMax:AbsAndMax:return#7.lpi#1.dfm#1(5)} -pin  "mux" {A1(5)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:conc.itm}
load net {AbsAndMax:AbsAndMax:return#7.lpi#1.dfm#1(6)} -pin  "mux" {A1(6)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:conc.itm}
load net {AbsAndMax:AbsAndMax:return#7.lpi#1.dfm#1(7)} -pin  "mux" {A1(7)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:conc.itm}
load net {AbsAndMax:AbsAndMax:return#7.lpi#1.dfm#1(8)} -pin  "mux" {A1(8)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:conc.itm}
load net {AbsAndMax:AbsAndMax:return#7.lpi#1.dfm#1(9)} -pin  "mux" {A1(9)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:conc.itm}
load net {FRAME:or#3.itm(0)} -pin  "mux" {A1(10)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:conc.itm}
load net {FRAME:or#3.itm(1)} -pin  "mux" {A1(11)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:conc.itm}
load net {FRAME:or#3.itm(2)} -pin  "mux" {A1(12)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:conc.itm}
load net {FRAME:or#3.itm(3)} -pin  "mux" {A1(13)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:conc.itm}
load net {FRAME:or#3.itm(4)} -pin  "mux" {A1(14)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:conc.itm}
load net {FRAME:or#3.itm(5)} -pin  "mux" {A1(15)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:conc.itm}
load net {AbsAndMax:AbsAndMax:return#8.lpi#1.dfm#1(6)} -pin  "mux" {A1(16)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:conc.itm}
load net {AbsAndMax:AbsAndMax:return#8.lpi#1.dfm#1(7)} -pin  "mux" {A1(17)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:conc.itm}
load net {AbsAndMax:AbsAndMax:return#8.lpi#1.dfm#1(8)} -pin  "mux" {A1(18)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:conc.itm}
load net {AbsAndMax:AbsAndMax:return#8.lpi#1.dfm#1(9)} -pin  "mux" {A1(19)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:conc.itm}
load net {FRAME:or.itm(0)} -pin  "mux" {A1(20)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:conc.itm}
load net {FRAME:or.itm(1)} -pin  "mux" {A1(21)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:conc.itm}
load net {FRAME:or.itm(2)} -pin  "mux" {A1(22)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:conc.itm}
load net {FRAME:or.itm(3)} -pin  "mux" {A1(23)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:conc.itm}
load net {FRAME:or.itm(4)} -pin  "mux" {A1(24)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:conc.itm}
load net {FRAME:or.itm(5)} -pin  "mux" {A1(25)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:conc.itm}
load net {FRAME:or.itm(6)} -pin  "mux" {A1(26)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:conc.itm}
load net {FRAME:or.itm(7)} -pin  "mux" {A1(27)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:conc.itm}
load net {FRAME:or.itm(8)} -pin  "mux" {A1(28)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:conc.itm}
load net {FRAME:or.itm(9)} -pin  "mux" {A1(29)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:conc.itm}
load net {or#6.cse} -pin  "mux" {S(0)} -attr @path {/edge_detect/edge_detect:core/or#6.cse}
load net {mux.itm(0)} -pin  "mux" {Z(0)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(1)} -pin  "mux" {Z(1)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(2)} -pin  "mux" {Z(2)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(3)} -pin  "mux" {Z(3)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(4)} -pin  "mux" {Z(4)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(5)} -pin  "mux" {Z(5)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(6)} -pin  "mux" {Z(6)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(7)} -pin  "mux" {Z(7)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(8)} -pin  "mux" {Z(8)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(9)} -pin  "mux" {Z(9)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(10)} -pin  "mux" {Z(10)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(11)} -pin  "mux" {Z(11)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(12)} -pin  "mux" {Z(12)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(13)} -pin  "mux" {Z(13)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(14)} -pin  "mux" {Z(14)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(15)} -pin  "mux" {Z(15)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(16)} -pin  "mux" {Z(16)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(17)} -pin  "mux" {Z(17)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(18)} -pin  "mux" {Z(18)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(19)} -pin  "mux" {Z(19)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(20)} -pin  "mux" {Z(20)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(21)} -pin  "mux" {Z(21)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(22)} -pin  "mux" {Z(22)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(23)} -pin  "mux" {Z(23)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(24)} -pin  "mux" {Z(24)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(25)} -pin  "mux" {Z(25)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(26)} -pin  "mux" {Z(26)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(27)} -pin  "mux" {Z(27)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(28)} -pin  "mux" {Z(28)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(29)} -pin  "mux" {Z(29)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/mux.itm}
load inst "reg(vout:rsc:mgc_out_stdreg.d)" "reg(30,1,1,-1,0)" "INTERFACE" -attr xrf 9319 -attr oid 392 -attr vt dc -attr @path {/edge_detect/edge_detect:core/reg(vout:rsc:mgc_out_stdreg.d)}
load net {mux.itm(0)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(0)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(1)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(1)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(2)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(2)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(3)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(3)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(4)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(4)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(5)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(5)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(6)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(6)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(7)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(7)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(8)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(8)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(9)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(9)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(10)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(10)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(11)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(11)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(12)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(12)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(13)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(13)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(14)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(14)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(15)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(15)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(16)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(16)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(17)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(17)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(18)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(18)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(19)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(19)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(20)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(20)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(21)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(21)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(22)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(22)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(23)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(23)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(24)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(24)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(25)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(25)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(26)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(26)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(27)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(27)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(28)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(28)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(29)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(29)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_30}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(1)} -attr @path {/edge_detect/edge_detect:core/C0_30}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(2)} -attr @path {/edge_detect/edge_detect:core/C0_30}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(3)} -attr @path {/edge_detect/edge_detect:core/C0_30}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(4)} -attr @path {/edge_detect/edge_detect:core/C0_30}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(5)} -attr @path {/edge_detect/edge_detect:core/C0_30}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(6)} -attr @path {/edge_detect/edge_detect:core/C0_30}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(7)} -attr @path {/edge_detect/edge_detect:core/C0_30}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(8)} -attr @path {/edge_detect/edge_detect:core/C0_30}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(9)} -attr @path {/edge_detect/edge_detect:core/C0_30}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(10)} -attr @path {/edge_detect/edge_detect:core/C0_30}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(11)} -attr @path {/edge_detect/edge_detect:core/C0_30}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(12)} -attr @path {/edge_detect/edge_detect:core/C0_30}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(13)} -attr @path {/edge_detect/edge_detect:core/C0_30}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(14)} -attr @path {/edge_detect/edge_detect:core/C0_30}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(15)} -attr @path {/edge_detect/edge_detect:core/C0_30}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(16)} -attr @path {/edge_detect/edge_detect:core/C0_30}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(17)} -attr @path {/edge_detect/edge_detect:core/C0_30}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(18)} -attr @path {/edge_detect/edge_detect:core/C0_30}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(19)} -attr @path {/edge_detect/edge_detect:core/C0_30}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(20)} -attr @path {/edge_detect/edge_detect:core/C0_30}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(21)} -attr @path {/edge_detect/edge_detect:core/C0_30}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(22)} -attr @path {/edge_detect/edge_detect:core/C0_30}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(23)} -attr @path {/edge_detect/edge_detect:core/C0_30}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(24)} -attr @path {/edge_detect/edge_detect:core/C0_30}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(25)} -attr @path {/edge_detect/edge_detect:core/C0_30}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(26)} -attr @path {/edge_detect/edge_detect:core/C0_30}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(27)} -attr @path {/edge_detect/edge_detect:core/C0_30}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(28)} -attr @path {/edge_detect/edge_detect:core/C0_30}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(29)} -attr @path {/edge_detect/edge_detect:core/C0_30}
load net {clk} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {clk} -attr xrf 9320 -attr oid 393 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {vout:rsc:mgc_out_stdreg.d(0)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(1)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(2)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(3)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(4)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(5)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(6)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(7)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(8)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(9)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(10)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(11)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(12)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(13)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(14)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(15)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(16)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(17)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(17)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(18)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(18)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(19)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(19)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(20)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(20)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(21)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(21)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(22)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(22)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(23)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(23)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(24)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(24)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(25)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(25)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(26)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(26)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(27)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(27)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(28)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(28)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(29)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(29)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load inst "mux#43" "mux(2,2)" "INTERFACE" -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#43} -attr area 1.839846 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(2,1,2)"
load net {FRAME:a#4.lpi#1(0)} -pin  "mux#43" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:a#4.lpi#1}
load net {FRAME:a#4.lpi#1(1)} -pin  "mux#43" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:a#4.lpi#1}
load net {FRAME:a#4.sva(0)} -pin  "mux#43" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:a#4.sva}
load net {FRAME:a#4.sva(1)} -pin  "mux#43" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:a#4.sva}
load net {or.dcpl} -pin  "mux#43" {S(0)} -attr @path {/edge_detect/edge_detect:core/or.dcpl}
load net {mux#43.itm(0)} -pin  "mux#43" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#43.itm}
load net {mux#43.itm(1)} -pin  "mux#43" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#43.itm}
load inst "not#195" "not(1)" "INTERFACE" -attr xrf 9321 -attr oid 394 -attr @path {/edge_detect/edge_detect:core/not#195} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {exit:ACC_GX#1.lpi#1.dfm} -pin  "not#195" {A(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC_GX#1.lpi#1.dfm}
load net {not#195.itm} -pin  "not#195" {Z(0)} -attr @path {/edge_detect/edge_detect:core/not#195.itm}
load inst "nor#1" "nor(2,1)" "INTERFACE" -attr @path {/edge_detect/edge_detect:core/nor#1} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_nor(1,2)"
load net {or.dcpl} -pin  "nor#1" {A0(0)} -attr @path {/edge_detect/edge_detect:core/or.dcpl}
load net {and.dcpl#30} -pin  "nor#1" {A1(0)} -attr @path {/edge_detect/edge_detect:core/and.dcpl#30}
load net {nor#1.itm} -pin  "nor#1" {Z(0)} -attr @path {/edge_detect/edge_detect:core/nor#1.itm}
load inst "and#63" "and(3,1)" "INTERFACE" -attr xrf 9322 -attr oid 395 -attr @path {/edge_detect/edge_detect:core/and#63} -attr area 1.055476 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,3)"
load net {not#195.itm} -pin  "and#63" {A0(0)} -attr @path {/edge_detect/edge_detect:core/not#195.itm}
load net {exit:SHIFT.lpi#1.dfm#1} -pin  "and#63" {A1(0)} -attr @path {/edge_detect/edge_detect:core/exit:SHIFT.lpi#1.dfm#1}
load net {nor#1.itm} -pin  "and#63" {A2(0)} -attr @path {/edge_detect/edge_detect:core/nor#1.itm}
load net {and#63.itm} -pin  "and#63" {Z(0)} -attr @path {/edge_detect/edge_detect:core/and#63.itm}
load inst "nor#37" "nor(2,2)" "INTERFACE" -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#37} -attr area 1.460665 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_nor(2,2)"
load net {mux#43.itm(0)} -pin  "nor#37" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#43.itm}
load net {mux#43.itm(1)} -pin  "nor#37" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#43.itm}
load net {and#63.itm} -pin  "nor#37" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#50.itm}
load net {and#63.itm} -pin  "nor#37" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#50.itm}
load net {nor#37.itm(0)} -pin  "nor#37" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#37.itm}
load net {nor#37.itm(1)} -pin  "nor#37" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#37.itm}
load inst "nor#36" "nor(2,2)" "INTERFACE" -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#36} -attr area 1.460665 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_nor(2,2)"
load net {nor#37.itm(0)} -pin  "nor#36" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#37.itm}
load net {nor#37.itm(1)} -pin  "nor#36" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#37.itm}
load net {and.dcpl#30} -pin  "nor#36" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#19.itm}
load net {and.dcpl#30} -pin  "nor#36" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#19.itm}
load net {nor#36.itm(0)} -pin  "nor#36" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#36.itm}
load net {nor#36.itm(1)} -pin  "nor#36" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#36.itm}
load inst "reg(FRAME:a#4.lpi#1)" "reg(2,1,1,-1,0)" "INTERFACE" -attr xrf 9323 -attr oid 396 -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(FRAME:a#4.lpi#1)}
load net {nor#36.itm(0)} -pin  "reg(FRAME:a#4.lpi#1)" {D(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#36.itm}
load net {nor#36.itm(1)} -pin  "reg(FRAME:a#4.lpi#1)" {D(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#36.itm}
load net {GND} -pin  "reg(FRAME:a#4.lpi#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_2}
load net {GND} -pin  "reg(FRAME:a#4.lpi#1)" {DRa(1)} -attr @path {/edge_detect/edge_detect:core/C0_2}
load net {clk} -pin  "reg(FRAME:a#4.lpi#1)" {clk} -attr xrf 9324 -attr oid 397 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(FRAME:a#4.lpi#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(FRAME:a#4.lpi#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {FRAME:a#4.lpi#1(0)} -pin  "reg(FRAME:a#4.lpi#1)" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:a#4.lpi#1}
load net {FRAME:a#4.lpi#1(1)} -pin  "reg(FRAME:a#4.lpi#1)" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:a#4.lpi#1}
load inst "reg(exit:ACC_GX:for.sva)" "reg(1,1,1,-1,0)" "INTERFACE" -attr xrf 9325 -attr oid 398 -attr @path {/edge_detect/edge_detect:core/reg(exit:ACC_GX:for.sva)}
load net {exit:ACC_GX:for.sva:mx0} -pin  "reg(exit:ACC_GX:for.sva)" {D(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC_GX:for.sva:mx0}
load net {GND} -pin  "reg(exit:ACC_GX:for.sva)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_1}
load net {clk} -pin  "reg(exit:ACC_GX:for.sva)" {clk} -attr xrf 9326 -attr oid 399 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(exit:ACC_GX:for.sva)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(exit:ACC_GX:for.sva)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {exit:ACC_GX:for.sva} -pin  "reg(exit:ACC_GX:for.sva)" {Z(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC_GX:for.sva}
load inst "SHIFT:and#39" "and(2,1)" "INTERFACE" -attr xrf 9327 -attr oid 400 -attr @path {/edge_detect/edge_detect:core/SHIFT:and#39} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,2)"
load net {exit:ACC_GX#1.lpi#1.dfm} -pin  "SHIFT:and#39" {A0(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC_GX#1.lpi#1.dfm}
load net {exit:SHIFT.lpi#1.dfm#1} -pin  "SHIFT:and#39" {A1(0)} -attr @path {/edge_detect/edge_detect:core/exit:SHIFT.lpi#1.dfm#1}
load net {SHIFT:and#39.itm} -pin  "SHIFT:and#39" {Z(0)} -attr @path {/edge_detect/edge_detect:core/SHIFT:and#39.itm}
load inst "nor#2" "nor(4,1)" "INTERFACE" -attr @path {/edge_detect/edge_detect:core/nor#2} -attr area 1.380120 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_nor(1,4)"
load net {nor#32.cse} -pin  "nor#2" {A0(0)} -attr @path {/edge_detect/edge_detect:core/nor#32.cse}
load net {SHIFT:and#39.itm} -pin  "nor#2" {A1(0)} -attr @path {/edge_detect/edge_detect:core/SHIFT:and#39.itm}
load net {or.dcpl#119} -pin  "nor#2" {A2(0)} -attr @path {/edge_detect/edge_detect:core/or.dcpl#119}
load net {or.dcpl#120} -pin  "nor#2" {A3(0)} -attr @path {/edge_detect/edge_detect:core/or.dcpl#120}
load net {nor#2.cse} -pin  "nor#2" {Z(0)} -attr @path {/edge_detect/edge_detect:core/nor#2.cse}
load inst "mux#44" "mux(2,2)" "INTERFACE" -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#44} -attr area 1.839846 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(2,1,2)"
load net {FRAME:a#6.sva(0)} -pin  "mux#44" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:a#6.sva}
load net {FRAME:a#6.sva(1)} -pin  "mux#44" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:a#6.sva}
load net {FRAME:a#6.lpi#1(0)} -pin  "mux#44" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:a#6.lpi#1}
load net {FRAME:a#6.lpi#1(1)} -pin  "mux#44" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:a#6.lpi#1}
load net {or.dcpl#120} -pin  "mux#44" {S(0)} -attr @path {/edge_detect/edge_detect:core/or.dcpl#120}
load net {mux#44.itm(0)} -pin  "mux#44" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#44.itm}
load net {mux#44.itm(1)} -pin  "mux#44" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#44.itm}
load inst "nor#39" "nor(2,2)" "INTERFACE" -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#39} -attr area 1.460665 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_nor(2,2)"
load net {mux#44.itm(0)} -pin  "nor#39" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#44.itm}
load net {mux#44.itm(1)} -pin  "nor#39" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#44.itm}
load net {nor#2.cse} -pin  "nor#39" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#51.itm}
load net {nor#2.cse} -pin  "nor#39" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#51.itm}
load net {nor#39.itm(0)} -pin  "nor#39" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#39.itm}
load net {nor#39.itm(1)} -pin  "nor#39" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#39.itm}
load inst "nor#38" "nor(2,2)" "INTERFACE" -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#38} -attr area 1.460665 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_nor(2,2)"
load net {nor#39.itm(0)} -pin  "nor#38" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#39.itm}
load net {nor#39.itm(1)} -pin  "nor#38" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#39.itm}
load net {or.dcpl#119} -pin  "nor#38" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#20.itm}
load net {or.dcpl#119} -pin  "nor#38" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#20.itm}
load net {nor#38.itm(0)} -pin  "nor#38" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#38.itm}
load net {nor#38.itm(1)} -pin  "nor#38" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#38.itm}
load inst "reg(FRAME:a#6.lpi#1)" "reg(2,1,1,-1,0)" "INTERFACE" -attr xrf 9328 -attr oid 401 -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(FRAME:a#6.lpi#1)}
load net {nor#38.itm(0)} -pin  "reg(FRAME:a#6.lpi#1)" {D(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#38.itm}
load net {nor#38.itm(1)} -pin  "reg(FRAME:a#6.lpi#1)" {D(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#38.itm}
load net {GND} -pin  "reg(FRAME:a#6.lpi#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_2}
load net {GND} -pin  "reg(FRAME:a#6.lpi#1)" {DRa(1)} -attr @path {/edge_detect/edge_detect:core/C0_2}
load net {clk} -pin  "reg(FRAME:a#6.lpi#1)" {clk} -attr xrf 9329 -attr oid 402 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(FRAME:a#6.lpi#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(FRAME:a#6.lpi#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {FRAME:a#6.lpi#1(0)} -pin  "reg(FRAME:a#6.lpi#1)" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:a#6.lpi#1}
load net {FRAME:a#6.lpi#1(1)} -pin  "reg(FRAME:a#6.lpi#1)" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:a#6.lpi#1}
load inst "mux#45" "mux(2,2)" "INTERFACE" -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#45} -attr area 1.839846 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(2,1,2)"
load net {FRAME:a#5.sva(0)} -pin  "mux#45" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:a#5.sva}
load net {FRAME:a#5.sva(1)} -pin  "mux#45" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:a#5.sva}
load net {FRAME:a#5.lpi#1(0)} -pin  "mux#45" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:a#5.lpi#1}
load net {FRAME:a#5.lpi#1(1)} -pin  "mux#45" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:a#5.lpi#1}
load net {or.dcpl#120} -pin  "mux#45" {S(0)} -attr @path {/edge_detect/edge_detect:core/or.dcpl#120}
load net {mux#45.itm(0)} -pin  "mux#45" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#45.itm}
load net {mux#45.itm(1)} -pin  "mux#45" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#45.itm}
load inst "nor#41" "nor(2,2)" "INTERFACE" -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#41} -attr area 1.460665 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_nor(2,2)"
load net {mux#45.itm(0)} -pin  "nor#41" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#45.itm}
load net {mux#45.itm(1)} -pin  "nor#41" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#45.itm}
load net {nor#2.cse} -pin  "nor#41" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#52.itm}
load net {nor#2.cse} -pin  "nor#41" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#52.itm}
load net {nor#41.itm(0)} -pin  "nor#41" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#41.itm}
load net {nor#41.itm(1)} -pin  "nor#41" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#41.itm}
load inst "nor#40" "nor(2,2)" "INTERFACE" -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#40} -attr area 1.460665 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_nor(2,2)"
load net {nor#41.itm(0)} -pin  "nor#40" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#41.itm}
load net {nor#41.itm(1)} -pin  "nor#40" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#41.itm}
load net {or.dcpl#119} -pin  "nor#40" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#21.itm}
load net {or.dcpl#119} -pin  "nor#40" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#21.itm}
load net {nor#40.itm(0)} -pin  "nor#40" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#40.itm}
load net {nor#40.itm(1)} -pin  "nor#40" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#40.itm}
load inst "reg(FRAME:a#5.lpi#1)" "reg(2,1,1,-1,0)" "INTERFACE" -attr xrf 9330 -attr oid 403 -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(FRAME:a#5.lpi#1)}
load net {nor#40.itm(0)} -pin  "reg(FRAME:a#5.lpi#1)" {D(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#40.itm}
load net {nor#40.itm(1)} -pin  "reg(FRAME:a#5.lpi#1)" {D(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#40.itm}
load net {GND} -pin  "reg(FRAME:a#5.lpi#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_2}
load net {GND} -pin  "reg(FRAME:a#5.lpi#1)" {DRa(1)} -attr @path {/edge_detect/edge_detect:core/C0_2}
load net {clk} -pin  "reg(FRAME:a#5.lpi#1)" {clk} -attr xrf 9331 -attr oid 404 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(FRAME:a#5.lpi#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(FRAME:a#5.lpi#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {FRAME:a#5.lpi#1(0)} -pin  "reg(FRAME:a#5.lpi#1)" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:a#5.lpi#1}
load net {FRAME:a#5.lpi#1(1)} -pin  "reg(FRAME:a#5.lpi#1)" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:a#5.lpi#1}
load inst "mux#3" "mux(2,1)" "INTERFACE" -attr xrf 9332 -attr oid 405 -attr @path {/edge_detect/edge_detect:core/mux#3} -attr area 0.920423 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(1,1,2)"
load net {SHIFT:acc#1.psp(1)} -pin  "mux#3" {A0(0)} -attr @path {/edge_detect/edge_detect:core/slc(SHIFT:acc#1.psp)#2.itm}
load net {exit:SHIFT.lpi#1.dfm#1} -pin  "mux#3" {A1(0)} -attr @path {/edge_detect/edge_detect:core/exit:SHIFT.lpi#1.dfm#1}
load net {or.dcpl#4} -pin  "mux#3" {S(0)} -attr @path {/edge_detect/edge_detect:core/or.dcpl#4}
load net {mux#3.itm} -pin  "mux#3" {Z(0)} -attr @path {/edge_detect/edge_detect:core/mux#3.itm}
load inst "reg(exit:SHIFT.lpi#1)" "reg(1,1,1,-1,0)" "INTERFACE" -attr xrf 9333 -attr oid 406 -attr @path {/edge_detect/edge_detect:core/reg(exit:SHIFT.lpi#1)}
load net {mux#3.itm} -pin  "reg(exit:SHIFT.lpi#1)" {D(0)} -attr @path {/edge_detect/edge_detect:core/mux#3.itm}
load net {GND} -pin  "reg(exit:SHIFT.lpi#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_1}
load net {clk} -pin  "reg(exit:SHIFT.lpi#1)" {clk} -attr xrf 9334 -attr oid 407 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(exit:SHIFT.lpi#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(exit:SHIFT.lpi#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {exit:SHIFT.lpi#1} -pin  "reg(exit:SHIFT.lpi#1)" {Z(0)} -attr @path {/edge_detect/edge_detect:core/exit:SHIFT.lpi#1}
load inst "ACC_GX:mux#66" "mux(2,1)" "INTERFACE" -attr xrf 9335 -attr oid 408 -attr @path {/edge_detect/edge_detect:core/ACC_GX:mux#66} -attr area 0.919423 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(1,1,2)"
load net {exit:ACC_GX#1.lpi#1.dfm} -pin  "ACC_GX:mux#66" {A0(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC_GX#1.lpi#1.dfm}
load net {exit:ACC_GX#1.sva#1} -pin  "ACC_GX:mux#66" {A1(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC_GX#1.sva#1}
load net {exit:ACC_GX#1.lpi#1.dfm} -pin  "ACC_GX:mux#66" {S(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC_GX#1.lpi#1.dfm}
load net {ACC_GX:mux#66.itm} -pin  "ACC_GX:mux#66" {Z(0)} -attr @path {/edge_detect/edge_detect:core/ACC_GX:mux#66.itm}
load inst "mux#4" "mux(2,1)" "INTERFACE" -attr xrf 9336 -attr oid 409 -attr @path {/edge_detect/edge_detect:core/mux#4} -attr area 0.920423 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(1,1,2)"
load net {exit:ACC_GX#1.lpi#1.dfm} -pin  "mux#4" {A0(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC_GX#1.lpi#1.dfm}
load net {ACC_GX:mux#66.itm} -pin  "mux#4" {A1(0)} -attr @path {/edge_detect/edge_detect:core/ACC_GX:mux#66.itm}
load net {or.dcpl#4} -pin  "mux#4" {S(0)} -attr @path {/edge_detect/edge_detect:core/or.dcpl#4}
load net {mux#4.itm} -pin  "mux#4" {Z(0)} -attr @path {/edge_detect/edge_detect:core/mux#4.itm}
load inst "reg(exit:ACC_GX#1.lpi#1)" "reg(1,1,1,-1,0)" "INTERFACE" -attr xrf 9337 -attr oid 410 -attr @path {/edge_detect/edge_detect:core/reg(exit:ACC_GX#1.lpi#1)}
load net {mux#4.itm} -pin  "reg(exit:ACC_GX#1.lpi#1)" {D(0)} -attr @path {/edge_detect/edge_detect:core/mux#4.itm}
load net {GND} -pin  "reg(exit:ACC_GX#1.lpi#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_1}
load net {clk} -pin  "reg(exit:ACC_GX#1.lpi#1)" {clk} -attr xrf 9338 -attr oid 411 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(exit:ACC_GX#1.lpi#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(exit:ACC_GX#1.lpi#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {exit:ACC_GX#1.lpi#1} -pin  "reg(exit:ACC_GX#1.lpi#1)" {Z(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC_GX#1.lpi#1}
load inst "mux#5" "mux(2,2)" "INTERFACE" -attr xrf 9339 -attr oid 412 -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#5} -attr area 1.839846 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(2,1,2)"
load net {SHIFT:i#1.lpi#3(0)} -pin  "mux#5" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:i#1.lpi#3}
load net {SHIFT:i#1.lpi#3(1)} -pin  "mux#5" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:i#1.lpi#3}
load net {SHIFT:acc#1.psp(0)} -pin  "mux#5" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:acc#1.psp}
load net {SHIFT:acc#1.psp(1)} -pin  "mux#5" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:acc#1.psp}
load net {and#22.cse} -pin  "mux#5" {S(0)} -attr @path {/edge_detect/edge_detect:core/and#22.cse}
load net {mux#5.itm(0)} -pin  "mux#5" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#5.itm}
load net {mux#5.itm(1)} -pin  "mux#5" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#5.itm}
load inst "reg(SHIFT:i#1.lpi#3)" "reg(2,1,1,-1,0)" "INTERFACE" -attr xrf 9340 -attr oid 413 -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(SHIFT:i#1.lpi#3)}
load net {mux#5.itm(0)} -pin  "reg(SHIFT:i#1.lpi#3)" {D(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#5.itm}
load net {mux#5.itm(1)} -pin  "reg(SHIFT:i#1.lpi#3)" {D(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#5.itm}
load net {GND} -pin  "reg(SHIFT:i#1.lpi#3)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_2}
load net {GND} -pin  "reg(SHIFT:i#1.lpi#3)" {DRa(1)} -attr @path {/edge_detect/edge_detect:core/C0_2}
load net {clk} -pin  "reg(SHIFT:i#1.lpi#3)" {clk} -attr xrf 9341 -attr oid 414 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(SHIFT:i#1.lpi#3)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(SHIFT:i#1.lpi#3)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {SHIFT:i#1.lpi#3(0)} -pin  "reg(SHIFT:i#1.lpi#3)" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:i#1.lpi#3}
load net {SHIFT:i#1.lpi#3(1)} -pin  "reg(SHIFT:i#1.lpi#3)" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:i#1.lpi#3}
load inst "not#186" "not(1)" "INTERFACE" -attr @path {/edge_detect/edge_detect:core/not#186} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {FRAME:a#6.lpi#1(1)} -pin  "not#186" {A(0)} -attr @path {/edge_detect/edge_detect:core/slc(FRAME:a#6.lpi#1)#3.itm}
load net {not#186.itm} -pin  "not#186" {Z(0)} -attr @path {/edge_detect/edge_detect:core/not#186.itm}
load inst "or#18" "or(3,1)" "INTERFACE" -attr @path {/edge_detect/edge_detect:core/or#18} -attr area 1.055476 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_or(1,3)"
load net {or.dcpl#4} -pin  "or#18" {A0(0)} -attr @path {/edge_detect/edge_detect:core/or.dcpl#4}
load net {or.dcpl#13} -pin  "or#18" {A1(0)} -attr @path {/edge_detect/edge_detect:core/or.dcpl#13}
load net {not#186.itm} -pin  "or#18" {A2(0)} -attr @path {/edge_detect/edge_detect:core/not#186.itm}
load net {or#18.cse} -pin  "or#18" {Z(0)} -attr @path {/edge_detect/edge_detect:core/or#18.cse}
load inst "mux#6" "mux(2,16)" "INTERFACE" -attr xrf 9342 -attr oid 415 -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#6} -attr area 14.711768 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(16,1,2)"
load net {blue_y(2).lpi#1.dfm#1(0)} -pin  "mux#6" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(2).lpi#1.dfm#1}
load net {blue_y(2).lpi#1.dfm#1(1)} -pin  "mux#6" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(2).lpi#1.dfm#1}
load net {blue_y(2).lpi#1.dfm#1(2)} -pin  "mux#6" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(2).lpi#1.dfm#1}
load net {blue_y(2).lpi#1.dfm#1(3)} -pin  "mux#6" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(2).lpi#1.dfm#1}
load net {blue_y(2).lpi#1.dfm#1(4)} -pin  "mux#6" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(2).lpi#1.dfm#1}
load net {blue_y(2).lpi#1.dfm#1(5)} -pin  "mux#6" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(2).lpi#1.dfm#1}
load net {blue_y(2).lpi#1.dfm#1(6)} -pin  "mux#6" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(2).lpi#1.dfm#1}
load net {blue_y(2).lpi#1.dfm#1(7)} -pin  "mux#6" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(2).lpi#1.dfm#1}
load net {blue_y(2).lpi#1.dfm#1(8)} -pin  "mux#6" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(2).lpi#1.dfm#1}
load net {blue_y(2).lpi#1.dfm#1(9)} -pin  "mux#6" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(2).lpi#1.dfm#1}
load net {blue_y(2).lpi#1.dfm#1(10)} -pin  "mux#6" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(2).lpi#1.dfm#1}
load net {blue_y(2).lpi#1.dfm#1(11)} -pin  "mux#6" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(2).lpi#1.dfm#1}
load net {blue_y(2).lpi#1.dfm#1(12)} -pin  "mux#6" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(2).lpi#1.dfm#1}
load net {blue_y(2).lpi#1.dfm#1(13)} -pin  "mux#6" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(2).lpi#1.dfm#1}
load net {blue_y(2).lpi#1.dfm#1(14)} -pin  "mux#6" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(2).lpi#1.dfm#1}
load net {blue_y(2).lpi#1.dfm#1(15)} -pin  "mux#6" {A0(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(2).lpi#1.dfm#1}
load net {ACC_GY:for:acc#7.ctmp.sva(0)} -pin  "mux#6" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#7.ctmp.sva}
load net {ACC_GY:for:acc#7.ctmp.sva(1)} -pin  "mux#6" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#7.ctmp.sva}
load net {ACC_GY:for:acc#7.ctmp.sva(2)} -pin  "mux#6" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#7.ctmp.sva}
load net {ACC_GY:for:acc#7.ctmp.sva(3)} -pin  "mux#6" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#7.ctmp.sva}
load net {ACC_GY:for:acc#7.ctmp.sva(4)} -pin  "mux#6" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#7.ctmp.sva}
load net {ACC_GY:for:acc#7.ctmp.sva(5)} -pin  "mux#6" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#7.ctmp.sva}
load net {ACC_GY:for:acc#7.ctmp.sva(6)} -pin  "mux#6" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#7.ctmp.sva}
load net {ACC_GY:for:acc#7.ctmp.sva(7)} -pin  "mux#6" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#7.ctmp.sva}
load net {ACC_GY:for:acc#7.ctmp.sva(8)} -pin  "mux#6" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#7.ctmp.sva}
load net {ACC_GY:for:acc#7.ctmp.sva(9)} -pin  "mux#6" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#7.ctmp.sva}
load net {ACC_GY:for:acc#7.ctmp.sva(10)} -pin  "mux#6" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#7.ctmp.sva}
load net {ACC_GY:for:acc#7.ctmp.sva(11)} -pin  "mux#6" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#7.ctmp.sva}
load net {ACC_GY:for:acc#7.ctmp.sva(12)} -pin  "mux#6" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#7.ctmp.sva}
load net {ACC_GY:for:acc#7.ctmp.sva(13)} -pin  "mux#6" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#7.ctmp.sva}
load net {ACC_GY:for:acc#7.ctmp.sva(14)} -pin  "mux#6" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#7.ctmp.sva}
load net {ACC_GY:for:acc#7.ctmp.sva(15)} -pin  "mux#6" {A1(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#7.ctmp.sva}
load net {or#18.cse} -pin  "mux#6" {S(0)} -attr @path {/edge_detect/edge_detect:core/or#18.cse}
load net {mux#6.itm(0)} -pin  "mux#6" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#6.itm}
load net {mux#6.itm(1)} -pin  "mux#6" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#6.itm}
load net {mux#6.itm(2)} -pin  "mux#6" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#6.itm}
load net {mux#6.itm(3)} -pin  "mux#6" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#6.itm}
load net {mux#6.itm(4)} -pin  "mux#6" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#6.itm}
load net {mux#6.itm(5)} -pin  "mux#6" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#6.itm}
load net {mux#6.itm(6)} -pin  "mux#6" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#6.itm}
load net {mux#6.itm(7)} -pin  "mux#6" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#6.itm}
load net {mux#6.itm(8)} -pin  "mux#6" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#6.itm}
load net {mux#6.itm(9)} -pin  "mux#6" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#6.itm}
load net {mux#6.itm(10)} -pin  "mux#6" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#6.itm}
load net {mux#6.itm(11)} -pin  "mux#6" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#6.itm}
load net {mux#6.itm(12)} -pin  "mux#6" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#6.itm}
load net {mux#6.itm(13)} -pin  "mux#6" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#6.itm}
load net {mux#6.itm(14)} -pin  "mux#6" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#6.itm}
load net {mux#6.itm(15)} -pin  "mux#6" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#6.itm}
load inst "reg(blue_y(2).lpi#1)" "reg(16,1,1,-1,0)" "INTERFACE" -attr xrf 9343 -attr oid 416 -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(blue_y(2).lpi#1)}
load net {mux#6.itm(0)} -pin  "reg(blue_y(2).lpi#1)" {D(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#6.itm}
load net {mux#6.itm(1)} -pin  "reg(blue_y(2).lpi#1)" {D(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#6.itm}
load net {mux#6.itm(2)} -pin  "reg(blue_y(2).lpi#1)" {D(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#6.itm}
load net {mux#6.itm(3)} -pin  "reg(blue_y(2).lpi#1)" {D(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#6.itm}
load net {mux#6.itm(4)} -pin  "reg(blue_y(2).lpi#1)" {D(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#6.itm}
load net {mux#6.itm(5)} -pin  "reg(blue_y(2).lpi#1)" {D(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#6.itm}
load net {mux#6.itm(6)} -pin  "reg(blue_y(2).lpi#1)" {D(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#6.itm}
load net {mux#6.itm(7)} -pin  "reg(blue_y(2).lpi#1)" {D(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#6.itm}
load net {mux#6.itm(8)} -pin  "reg(blue_y(2).lpi#1)" {D(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#6.itm}
load net {mux#6.itm(9)} -pin  "reg(blue_y(2).lpi#1)" {D(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#6.itm}
load net {mux#6.itm(10)} -pin  "reg(blue_y(2).lpi#1)" {D(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#6.itm}
load net {mux#6.itm(11)} -pin  "reg(blue_y(2).lpi#1)" {D(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#6.itm}
load net {mux#6.itm(12)} -pin  "reg(blue_y(2).lpi#1)" {D(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#6.itm}
load net {mux#6.itm(13)} -pin  "reg(blue_y(2).lpi#1)" {D(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#6.itm}
load net {mux#6.itm(14)} -pin  "reg(blue_y(2).lpi#1)" {D(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#6.itm}
load net {mux#6.itm(15)} -pin  "reg(blue_y(2).lpi#1)" {D(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#6.itm}
load net {GND} -pin  "reg(blue_y(2).lpi#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(blue_y(2).lpi#1)" {DRa(1)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(blue_y(2).lpi#1)" {DRa(2)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(blue_y(2).lpi#1)" {DRa(3)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(blue_y(2).lpi#1)" {DRa(4)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(blue_y(2).lpi#1)" {DRa(5)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(blue_y(2).lpi#1)" {DRa(6)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(blue_y(2).lpi#1)" {DRa(7)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(blue_y(2).lpi#1)" {DRa(8)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(blue_y(2).lpi#1)" {DRa(9)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(blue_y(2).lpi#1)" {DRa(10)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(blue_y(2).lpi#1)" {DRa(11)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(blue_y(2).lpi#1)" {DRa(12)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(blue_y(2).lpi#1)" {DRa(13)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(blue_y(2).lpi#1)" {DRa(14)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(blue_y(2).lpi#1)" {DRa(15)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {clk} -pin  "reg(blue_y(2).lpi#1)" {clk} -attr xrf 9344 -attr oid 417 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(blue_y(2).lpi#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(blue_y(2).lpi#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {blue_y(2).lpi#1(0)} -pin  "reg(blue_y(2).lpi#1)" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(2).lpi#1}
load net {blue_y(2).lpi#1(1)} -pin  "reg(blue_y(2).lpi#1)" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(2).lpi#1}
load net {blue_y(2).lpi#1(2)} -pin  "reg(blue_y(2).lpi#1)" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(2).lpi#1}
load net {blue_y(2).lpi#1(3)} -pin  "reg(blue_y(2).lpi#1)" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(2).lpi#1}
load net {blue_y(2).lpi#1(4)} -pin  "reg(blue_y(2).lpi#1)" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(2).lpi#1}
load net {blue_y(2).lpi#1(5)} -pin  "reg(blue_y(2).lpi#1)" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(2).lpi#1}
load net {blue_y(2).lpi#1(6)} -pin  "reg(blue_y(2).lpi#1)" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(2).lpi#1}
load net {blue_y(2).lpi#1(7)} -pin  "reg(blue_y(2).lpi#1)" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(2).lpi#1}
load net {blue_y(2).lpi#1(8)} -pin  "reg(blue_y(2).lpi#1)" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(2).lpi#1}
load net {blue_y(2).lpi#1(9)} -pin  "reg(blue_y(2).lpi#1)" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(2).lpi#1}
load net {blue_y(2).lpi#1(10)} -pin  "reg(blue_y(2).lpi#1)" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(2).lpi#1}
load net {blue_y(2).lpi#1(11)} -pin  "reg(blue_y(2).lpi#1)" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(2).lpi#1}
load net {blue_y(2).lpi#1(12)} -pin  "reg(blue_y(2).lpi#1)" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(2).lpi#1}
load net {blue_y(2).lpi#1(13)} -pin  "reg(blue_y(2).lpi#1)" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(2).lpi#1}
load net {blue_y(2).lpi#1(14)} -pin  "reg(blue_y(2).lpi#1)" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(2).lpi#1}
load net {blue_y(2).lpi#1(15)} -pin  "reg(blue_y(2).lpi#1)" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(2).lpi#1}
load inst "not#187" "not(1)" "INTERFACE" -attr @path {/edge_detect/edge_detect:core/not#187} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {FRAME:a#6.lpi#1(0)} -pin  "not#187" {A(0)} -attr @path {/edge_detect/edge_detect:core/slc(FRAME:a#6.lpi#1)#2.itm}
load net {not#187.itm} -pin  "not#187" {Z(0)} -attr @path {/edge_detect/edge_detect:core/not#187.itm}
load inst "or#23" "or(4,1)" "INTERFACE" -attr @path {/edge_detect/edge_detect:core/or#23} -attr area 1.380120 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_or(1,4)"
load net {or.dcpl#4} -pin  "or#23" {A0(0)} -attr @path {/edge_detect/edge_detect:core/or.dcpl#4}
load net {exit:ACC_GX#1.lpi#1} -pin  "or#23" {A1(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC_GX#1.lpi#1}
load net {not#187.itm} -pin  "or#23" {A2(0)} -attr @path {/edge_detect/edge_detect:core/not#187.itm}
load net {FRAME:a#6.lpi#1(1)} -pin  "or#23" {A3(0)} -attr @path {/edge_detect/edge_detect:core/slc(FRAME:a#6.lpi#1)#4.itm}
load net {or#23.cse} -pin  "or#23" {Z(0)} -attr @path {/edge_detect/edge_detect:core/or#23.cse}
load inst "mux#7" "mux(2,16)" "INTERFACE" -attr xrf 9345 -attr oid 418 -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#7} -attr area 14.711768 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(16,1,2)"
load net {blue_y(1).lpi#1.dfm#1(0)} -pin  "mux#7" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(1).lpi#1.dfm#1}
load net {blue_y(1).lpi#1.dfm#1(1)} -pin  "mux#7" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(1).lpi#1.dfm#1}
load net {blue_y(1).lpi#1.dfm#1(2)} -pin  "mux#7" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(1).lpi#1.dfm#1}
load net {blue_y(1).lpi#1.dfm#1(3)} -pin  "mux#7" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(1).lpi#1.dfm#1}
load net {blue_y(1).lpi#1.dfm#1(4)} -pin  "mux#7" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(1).lpi#1.dfm#1}
load net {blue_y(1).lpi#1.dfm#1(5)} -pin  "mux#7" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(1).lpi#1.dfm#1}
load net {blue_y(1).lpi#1.dfm#1(6)} -pin  "mux#7" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(1).lpi#1.dfm#1}
load net {blue_y(1).lpi#1.dfm#1(7)} -pin  "mux#7" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(1).lpi#1.dfm#1}
load net {blue_y(1).lpi#1.dfm#1(8)} -pin  "mux#7" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(1).lpi#1.dfm#1}
load net {blue_y(1).lpi#1.dfm#1(9)} -pin  "mux#7" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(1).lpi#1.dfm#1}
load net {blue_y(1).lpi#1.dfm#1(10)} -pin  "mux#7" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(1).lpi#1.dfm#1}
load net {blue_y(1).lpi#1.dfm#1(11)} -pin  "mux#7" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(1).lpi#1.dfm#1}
load net {blue_y(1).lpi#1.dfm#1(12)} -pin  "mux#7" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(1).lpi#1.dfm#1}
load net {blue_y(1).lpi#1.dfm#1(13)} -pin  "mux#7" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(1).lpi#1.dfm#1}
load net {blue_y(1).lpi#1.dfm#1(14)} -pin  "mux#7" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(1).lpi#1.dfm#1}
load net {blue_y(1).lpi#1.dfm#1(15)} -pin  "mux#7" {A0(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(1).lpi#1.dfm#1}
load net {ACC_GY:for:acc#7.ctmp.sva(0)} -pin  "mux#7" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#7.ctmp.sva}
load net {ACC_GY:for:acc#7.ctmp.sva(1)} -pin  "mux#7" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#7.ctmp.sva}
load net {ACC_GY:for:acc#7.ctmp.sva(2)} -pin  "mux#7" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#7.ctmp.sva}
load net {ACC_GY:for:acc#7.ctmp.sva(3)} -pin  "mux#7" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#7.ctmp.sva}
load net {ACC_GY:for:acc#7.ctmp.sva(4)} -pin  "mux#7" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#7.ctmp.sva}
load net {ACC_GY:for:acc#7.ctmp.sva(5)} -pin  "mux#7" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#7.ctmp.sva}
load net {ACC_GY:for:acc#7.ctmp.sva(6)} -pin  "mux#7" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#7.ctmp.sva}
load net {ACC_GY:for:acc#7.ctmp.sva(7)} -pin  "mux#7" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#7.ctmp.sva}
load net {ACC_GY:for:acc#7.ctmp.sva(8)} -pin  "mux#7" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#7.ctmp.sva}
load net {ACC_GY:for:acc#7.ctmp.sva(9)} -pin  "mux#7" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#7.ctmp.sva}
load net {ACC_GY:for:acc#7.ctmp.sva(10)} -pin  "mux#7" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#7.ctmp.sva}
load net {ACC_GY:for:acc#7.ctmp.sva(11)} -pin  "mux#7" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#7.ctmp.sva}
load net {ACC_GY:for:acc#7.ctmp.sva(12)} -pin  "mux#7" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#7.ctmp.sva}
load net {ACC_GY:for:acc#7.ctmp.sva(13)} -pin  "mux#7" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#7.ctmp.sva}
load net {ACC_GY:for:acc#7.ctmp.sva(14)} -pin  "mux#7" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#7.ctmp.sva}
load net {ACC_GY:for:acc#7.ctmp.sva(15)} -pin  "mux#7" {A1(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#7.ctmp.sva}
load net {or#23.cse} -pin  "mux#7" {S(0)} -attr @path {/edge_detect/edge_detect:core/or#23.cse}
load net {mux#7.itm(0)} -pin  "mux#7" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#7.itm}
load net {mux#7.itm(1)} -pin  "mux#7" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#7.itm}
load net {mux#7.itm(2)} -pin  "mux#7" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#7.itm}
load net {mux#7.itm(3)} -pin  "mux#7" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#7.itm}
load net {mux#7.itm(4)} -pin  "mux#7" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#7.itm}
load net {mux#7.itm(5)} -pin  "mux#7" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#7.itm}
load net {mux#7.itm(6)} -pin  "mux#7" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#7.itm}
load net {mux#7.itm(7)} -pin  "mux#7" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#7.itm}
load net {mux#7.itm(8)} -pin  "mux#7" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#7.itm}
load net {mux#7.itm(9)} -pin  "mux#7" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#7.itm}
load net {mux#7.itm(10)} -pin  "mux#7" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#7.itm}
load net {mux#7.itm(11)} -pin  "mux#7" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#7.itm}
load net {mux#7.itm(12)} -pin  "mux#7" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#7.itm}
load net {mux#7.itm(13)} -pin  "mux#7" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#7.itm}
load net {mux#7.itm(14)} -pin  "mux#7" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#7.itm}
load net {mux#7.itm(15)} -pin  "mux#7" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#7.itm}
load inst "reg(blue_y(1).lpi#1)" "reg(16,1,1,-1,0)" "INTERFACE" -attr xrf 9346 -attr oid 419 -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(blue_y(1).lpi#1)}
load net {mux#7.itm(0)} -pin  "reg(blue_y(1).lpi#1)" {D(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#7.itm}
load net {mux#7.itm(1)} -pin  "reg(blue_y(1).lpi#1)" {D(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#7.itm}
load net {mux#7.itm(2)} -pin  "reg(blue_y(1).lpi#1)" {D(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#7.itm}
load net {mux#7.itm(3)} -pin  "reg(blue_y(1).lpi#1)" {D(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#7.itm}
load net {mux#7.itm(4)} -pin  "reg(blue_y(1).lpi#1)" {D(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#7.itm}
load net {mux#7.itm(5)} -pin  "reg(blue_y(1).lpi#1)" {D(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#7.itm}
load net {mux#7.itm(6)} -pin  "reg(blue_y(1).lpi#1)" {D(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#7.itm}
load net {mux#7.itm(7)} -pin  "reg(blue_y(1).lpi#1)" {D(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#7.itm}
load net {mux#7.itm(8)} -pin  "reg(blue_y(1).lpi#1)" {D(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#7.itm}
load net {mux#7.itm(9)} -pin  "reg(blue_y(1).lpi#1)" {D(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#7.itm}
load net {mux#7.itm(10)} -pin  "reg(blue_y(1).lpi#1)" {D(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#7.itm}
load net {mux#7.itm(11)} -pin  "reg(blue_y(1).lpi#1)" {D(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#7.itm}
load net {mux#7.itm(12)} -pin  "reg(blue_y(1).lpi#1)" {D(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#7.itm}
load net {mux#7.itm(13)} -pin  "reg(blue_y(1).lpi#1)" {D(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#7.itm}
load net {mux#7.itm(14)} -pin  "reg(blue_y(1).lpi#1)" {D(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#7.itm}
load net {mux#7.itm(15)} -pin  "reg(blue_y(1).lpi#1)" {D(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#7.itm}
load net {GND} -pin  "reg(blue_y(1).lpi#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(blue_y(1).lpi#1)" {DRa(1)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(blue_y(1).lpi#1)" {DRa(2)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(blue_y(1).lpi#1)" {DRa(3)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(blue_y(1).lpi#1)" {DRa(4)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(blue_y(1).lpi#1)" {DRa(5)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(blue_y(1).lpi#1)" {DRa(6)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(blue_y(1).lpi#1)" {DRa(7)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(blue_y(1).lpi#1)" {DRa(8)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(blue_y(1).lpi#1)" {DRa(9)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(blue_y(1).lpi#1)" {DRa(10)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(blue_y(1).lpi#1)" {DRa(11)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(blue_y(1).lpi#1)" {DRa(12)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(blue_y(1).lpi#1)" {DRa(13)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(blue_y(1).lpi#1)" {DRa(14)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(blue_y(1).lpi#1)" {DRa(15)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {clk} -pin  "reg(blue_y(1).lpi#1)" {clk} -attr xrf 9347 -attr oid 420 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(blue_y(1).lpi#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(blue_y(1).lpi#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {blue_y(1).lpi#1(0)} -pin  "reg(blue_y(1).lpi#1)" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(1).lpi#1}
load net {blue_y(1).lpi#1(1)} -pin  "reg(blue_y(1).lpi#1)" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(1).lpi#1}
load net {blue_y(1).lpi#1(2)} -pin  "reg(blue_y(1).lpi#1)" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(1).lpi#1}
load net {blue_y(1).lpi#1(3)} -pin  "reg(blue_y(1).lpi#1)" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(1).lpi#1}
load net {blue_y(1).lpi#1(4)} -pin  "reg(blue_y(1).lpi#1)" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(1).lpi#1}
load net {blue_y(1).lpi#1(5)} -pin  "reg(blue_y(1).lpi#1)" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(1).lpi#1}
load net {blue_y(1).lpi#1(6)} -pin  "reg(blue_y(1).lpi#1)" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(1).lpi#1}
load net {blue_y(1).lpi#1(7)} -pin  "reg(blue_y(1).lpi#1)" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(1).lpi#1}
load net {blue_y(1).lpi#1(8)} -pin  "reg(blue_y(1).lpi#1)" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(1).lpi#1}
load net {blue_y(1).lpi#1(9)} -pin  "reg(blue_y(1).lpi#1)" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(1).lpi#1}
load net {blue_y(1).lpi#1(10)} -pin  "reg(blue_y(1).lpi#1)" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(1).lpi#1}
load net {blue_y(1).lpi#1(11)} -pin  "reg(blue_y(1).lpi#1)" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(1).lpi#1}
load net {blue_y(1).lpi#1(12)} -pin  "reg(blue_y(1).lpi#1)" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(1).lpi#1}
load net {blue_y(1).lpi#1(13)} -pin  "reg(blue_y(1).lpi#1)" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(1).lpi#1}
load net {blue_y(1).lpi#1(14)} -pin  "reg(blue_y(1).lpi#1)" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(1).lpi#1}
load net {blue_y(1).lpi#1(15)} -pin  "reg(blue_y(1).lpi#1)" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(1).lpi#1}
load inst "or#28" "or(3,1)" "INTERFACE" -attr @path {/edge_detect/edge_detect:core/or#28} -attr area 1.055476 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_or(1,3)"
load net {or.dcpl#4} -pin  "or#28" {A0(0)} -attr @path {/edge_detect/edge_detect:core/or.dcpl#4}
load net {or.dcpl#13} -pin  "or#28" {A1(0)} -attr @path {/edge_detect/edge_detect:core/or.dcpl#13}
load net {FRAME:a#6.lpi#1(1)} -pin  "or#28" {A2(0)} -attr @path {/edge_detect/edge_detect:core/slc(FRAME:a#6.lpi#1)#1.itm}
load net {or#28.cse} -pin  "or#28" {Z(0)} -attr @path {/edge_detect/edge_detect:core/or#28.cse}
load inst "mux#8" "mux(2,16)" "INTERFACE" -attr xrf 9348 -attr oid 421 -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#8} -attr area 14.711768 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(16,1,2)"
load net {blue_y(0).lpi#1.dfm#1(0)} -pin  "mux#8" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(0).lpi#1.dfm#1}
load net {blue_y(0).lpi#1.dfm#1(1)} -pin  "mux#8" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(0).lpi#1.dfm#1}
load net {blue_y(0).lpi#1.dfm#1(2)} -pin  "mux#8" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(0).lpi#1.dfm#1}
load net {blue_y(0).lpi#1.dfm#1(3)} -pin  "mux#8" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(0).lpi#1.dfm#1}
load net {blue_y(0).lpi#1.dfm#1(4)} -pin  "mux#8" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(0).lpi#1.dfm#1}
load net {blue_y(0).lpi#1.dfm#1(5)} -pin  "mux#8" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(0).lpi#1.dfm#1}
load net {blue_y(0).lpi#1.dfm#1(6)} -pin  "mux#8" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(0).lpi#1.dfm#1}
load net {blue_y(0).lpi#1.dfm#1(7)} -pin  "mux#8" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(0).lpi#1.dfm#1}
load net {blue_y(0).lpi#1.dfm#1(8)} -pin  "mux#8" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(0).lpi#1.dfm#1}
load net {blue_y(0).lpi#1.dfm#1(9)} -pin  "mux#8" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(0).lpi#1.dfm#1}
load net {blue_y(0).lpi#1.dfm#1(10)} -pin  "mux#8" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(0).lpi#1.dfm#1}
load net {blue_y(0).lpi#1.dfm#1(11)} -pin  "mux#8" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(0).lpi#1.dfm#1}
load net {blue_y(0).lpi#1.dfm#1(12)} -pin  "mux#8" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(0).lpi#1.dfm#1}
load net {blue_y(0).lpi#1.dfm#1(13)} -pin  "mux#8" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(0).lpi#1.dfm#1}
load net {blue_y(0).lpi#1.dfm#1(14)} -pin  "mux#8" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(0).lpi#1.dfm#1}
load net {blue_y(0).lpi#1.dfm#1(15)} -pin  "mux#8" {A0(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(0).lpi#1.dfm#1}
load net {ACC_GY:for:acc#7.ctmp.sva(0)} -pin  "mux#8" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#7.ctmp.sva}
load net {ACC_GY:for:acc#7.ctmp.sva(1)} -pin  "mux#8" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#7.ctmp.sva}
load net {ACC_GY:for:acc#7.ctmp.sva(2)} -pin  "mux#8" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#7.ctmp.sva}
load net {ACC_GY:for:acc#7.ctmp.sva(3)} -pin  "mux#8" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#7.ctmp.sva}
load net {ACC_GY:for:acc#7.ctmp.sva(4)} -pin  "mux#8" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#7.ctmp.sva}
load net {ACC_GY:for:acc#7.ctmp.sva(5)} -pin  "mux#8" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#7.ctmp.sva}
load net {ACC_GY:for:acc#7.ctmp.sva(6)} -pin  "mux#8" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#7.ctmp.sva}
load net {ACC_GY:for:acc#7.ctmp.sva(7)} -pin  "mux#8" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#7.ctmp.sva}
load net {ACC_GY:for:acc#7.ctmp.sva(8)} -pin  "mux#8" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#7.ctmp.sva}
load net {ACC_GY:for:acc#7.ctmp.sva(9)} -pin  "mux#8" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#7.ctmp.sva}
load net {ACC_GY:for:acc#7.ctmp.sva(10)} -pin  "mux#8" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#7.ctmp.sva}
load net {ACC_GY:for:acc#7.ctmp.sva(11)} -pin  "mux#8" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#7.ctmp.sva}
load net {ACC_GY:for:acc#7.ctmp.sva(12)} -pin  "mux#8" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#7.ctmp.sva}
load net {ACC_GY:for:acc#7.ctmp.sva(13)} -pin  "mux#8" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#7.ctmp.sva}
load net {ACC_GY:for:acc#7.ctmp.sva(14)} -pin  "mux#8" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#7.ctmp.sva}
load net {ACC_GY:for:acc#7.ctmp.sva(15)} -pin  "mux#8" {A1(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#7.ctmp.sva}
load net {or#28.cse} -pin  "mux#8" {S(0)} -attr @path {/edge_detect/edge_detect:core/or#28.cse}
load net {mux#8.itm(0)} -pin  "mux#8" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#8.itm}
load net {mux#8.itm(1)} -pin  "mux#8" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#8.itm}
load net {mux#8.itm(2)} -pin  "mux#8" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#8.itm}
load net {mux#8.itm(3)} -pin  "mux#8" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#8.itm}
load net {mux#8.itm(4)} -pin  "mux#8" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#8.itm}
load net {mux#8.itm(5)} -pin  "mux#8" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#8.itm}
load net {mux#8.itm(6)} -pin  "mux#8" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#8.itm}
load net {mux#8.itm(7)} -pin  "mux#8" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#8.itm}
load net {mux#8.itm(8)} -pin  "mux#8" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#8.itm}
load net {mux#8.itm(9)} -pin  "mux#8" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#8.itm}
load net {mux#8.itm(10)} -pin  "mux#8" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#8.itm}
load net {mux#8.itm(11)} -pin  "mux#8" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#8.itm}
load net {mux#8.itm(12)} -pin  "mux#8" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#8.itm}
load net {mux#8.itm(13)} -pin  "mux#8" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#8.itm}
load net {mux#8.itm(14)} -pin  "mux#8" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#8.itm}
load net {mux#8.itm(15)} -pin  "mux#8" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#8.itm}
load inst "reg(blue_y(0).lpi#1)" "reg(16,1,1,-1,0)" "INTERFACE" -attr xrf 9349 -attr oid 422 -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(blue_y(0).lpi#1)}
load net {mux#8.itm(0)} -pin  "reg(blue_y(0).lpi#1)" {D(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#8.itm}
load net {mux#8.itm(1)} -pin  "reg(blue_y(0).lpi#1)" {D(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#8.itm}
load net {mux#8.itm(2)} -pin  "reg(blue_y(0).lpi#1)" {D(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#8.itm}
load net {mux#8.itm(3)} -pin  "reg(blue_y(0).lpi#1)" {D(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#8.itm}
load net {mux#8.itm(4)} -pin  "reg(blue_y(0).lpi#1)" {D(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#8.itm}
load net {mux#8.itm(5)} -pin  "reg(blue_y(0).lpi#1)" {D(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#8.itm}
load net {mux#8.itm(6)} -pin  "reg(blue_y(0).lpi#1)" {D(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#8.itm}
load net {mux#8.itm(7)} -pin  "reg(blue_y(0).lpi#1)" {D(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#8.itm}
load net {mux#8.itm(8)} -pin  "reg(blue_y(0).lpi#1)" {D(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#8.itm}
load net {mux#8.itm(9)} -pin  "reg(blue_y(0).lpi#1)" {D(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#8.itm}
load net {mux#8.itm(10)} -pin  "reg(blue_y(0).lpi#1)" {D(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#8.itm}
load net {mux#8.itm(11)} -pin  "reg(blue_y(0).lpi#1)" {D(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#8.itm}
load net {mux#8.itm(12)} -pin  "reg(blue_y(0).lpi#1)" {D(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#8.itm}
load net {mux#8.itm(13)} -pin  "reg(blue_y(0).lpi#1)" {D(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#8.itm}
load net {mux#8.itm(14)} -pin  "reg(blue_y(0).lpi#1)" {D(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#8.itm}
load net {mux#8.itm(15)} -pin  "reg(blue_y(0).lpi#1)" {D(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#8.itm}
load net {GND} -pin  "reg(blue_y(0).lpi#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(blue_y(0).lpi#1)" {DRa(1)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(blue_y(0).lpi#1)" {DRa(2)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(blue_y(0).lpi#1)" {DRa(3)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(blue_y(0).lpi#1)" {DRa(4)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(blue_y(0).lpi#1)" {DRa(5)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(blue_y(0).lpi#1)" {DRa(6)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(blue_y(0).lpi#1)" {DRa(7)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(blue_y(0).lpi#1)" {DRa(8)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(blue_y(0).lpi#1)" {DRa(9)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(blue_y(0).lpi#1)" {DRa(10)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(blue_y(0).lpi#1)" {DRa(11)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(blue_y(0).lpi#1)" {DRa(12)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(blue_y(0).lpi#1)" {DRa(13)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(blue_y(0).lpi#1)" {DRa(14)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(blue_y(0).lpi#1)" {DRa(15)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {clk} -pin  "reg(blue_y(0).lpi#1)" {clk} -attr xrf 9350 -attr oid 423 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(blue_y(0).lpi#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(blue_y(0).lpi#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {blue_y(0).lpi#1(0)} -pin  "reg(blue_y(0).lpi#1)" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(0).lpi#1}
load net {blue_y(0).lpi#1(1)} -pin  "reg(blue_y(0).lpi#1)" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(0).lpi#1}
load net {blue_y(0).lpi#1(2)} -pin  "reg(blue_y(0).lpi#1)" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(0).lpi#1}
load net {blue_y(0).lpi#1(3)} -pin  "reg(blue_y(0).lpi#1)" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(0).lpi#1}
load net {blue_y(0).lpi#1(4)} -pin  "reg(blue_y(0).lpi#1)" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(0).lpi#1}
load net {blue_y(0).lpi#1(5)} -pin  "reg(blue_y(0).lpi#1)" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(0).lpi#1}
load net {blue_y(0).lpi#1(6)} -pin  "reg(blue_y(0).lpi#1)" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(0).lpi#1}
load net {blue_y(0).lpi#1(7)} -pin  "reg(blue_y(0).lpi#1)" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(0).lpi#1}
load net {blue_y(0).lpi#1(8)} -pin  "reg(blue_y(0).lpi#1)" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(0).lpi#1}
load net {blue_y(0).lpi#1(9)} -pin  "reg(blue_y(0).lpi#1)" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(0).lpi#1}
load net {blue_y(0).lpi#1(10)} -pin  "reg(blue_y(0).lpi#1)" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(0).lpi#1}
load net {blue_y(0).lpi#1(11)} -pin  "reg(blue_y(0).lpi#1)" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(0).lpi#1}
load net {blue_y(0).lpi#1(12)} -pin  "reg(blue_y(0).lpi#1)" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(0).lpi#1}
load net {blue_y(0).lpi#1(13)} -pin  "reg(blue_y(0).lpi#1)" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(0).lpi#1}
load net {blue_y(0).lpi#1(14)} -pin  "reg(blue_y(0).lpi#1)" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(0).lpi#1}
load net {blue_y(0).lpi#1(15)} -pin  "reg(blue_y(0).lpi#1)" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(0).lpi#1}
load inst "mux#9" "mux(2,16)" "INTERFACE" -attr xrf 9351 -attr oid 424 -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#9} -attr area 14.711768 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(16,1,2)"
load net {green_y(2).lpi#1.dfm#1(0)} -pin  "mux#9" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(2).lpi#1.dfm#1}
load net {green_y(2).lpi#1.dfm#1(1)} -pin  "mux#9" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(2).lpi#1.dfm#1}
load net {green_y(2).lpi#1.dfm#1(2)} -pin  "mux#9" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(2).lpi#1.dfm#1}
load net {green_y(2).lpi#1.dfm#1(3)} -pin  "mux#9" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(2).lpi#1.dfm#1}
load net {green_y(2).lpi#1.dfm#1(4)} -pin  "mux#9" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(2).lpi#1.dfm#1}
load net {green_y(2).lpi#1.dfm#1(5)} -pin  "mux#9" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(2).lpi#1.dfm#1}
load net {green_y(2).lpi#1.dfm#1(6)} -pin  "mux#9" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(2).lpi#1.dfm#1}
load net {green_y(2).lpi#1.dfm#1(7)} -pin  "mux#9" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(2).lpi#1.dfm#1}
load net {green_y(2).lpi#1.dfm#1(8)} -pin  "mux#9" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(2).lpi#1.dfm#1}
load net {green_y(2).lpi#1.dfm#1(9)} -pin  "mux#9" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(2).lpi#1.dfm#1}
load net {green_y(2).lpi#1.dfm#1(10)} -pin  "mux#9" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(2).lpi#1.dfm#1}
load net {green_y(2).lpi#1.dfm#1(11)} -pin  "mux#9" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(2).lpi#1.dfm#1}
load net {green_y(2).lpi#1.dfm#1(12)} -pin  "mux#9" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(2).lpi#1.dfm#1}
load net {green_y(2).lpi#1.dfm#1(13)} -pin  "mux#9" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(2).lpi#1.dfm#1}
load net {green_y(2).lpi#1.dfm#1(14)} -pin  "mux#9" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(2).lpi#1.dfm#1}
load net {green_y(2).lpi#1.dfm#1(15)} -pin  "mux#9" {A0(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(2).lpi#1.dfm#1}
load net {ACC_GY:for:acc#4.ctmp.sva(0)} -pin  "mux#9" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#4.ctmp.sva}
load net {ACC_GY:for:acc#4.ctmp.sva(1)} -pin  "mux#9" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#4.ctmp.sva}
load net {ACC_GY:for:acc#4.ctmp.sva(2)} -pin  "mux#9" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#4.ctmp.sva}
load net {ACC_GY:for:acc#4.ctmp.sva(3)} -pin  "mux#9" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#4.ctmp.sva}
load net {ACC_GY:for:acc#4.ctmp.sva(4)} -pin  "mux#9" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#4.ctmp.sva}
load net {ACC_GY:for:acc#4.ctmp.sva(5)} -pin  "mux#9" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#4.ctmp.sva}
load net {ACC_GY:for:acc#4.ctmp.sva(6)} -pin  "mux#9" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#4.ctmp.sva}
load net {ACC_GY:for:acc#4.ctmp.sva(7)} -pin  "mux#9" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#4.ctmp.sva}
load net {ACC_GY:for:acc#4.ctmp.sva(8)} -pin  "mux#9" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#4.ctmp.sva}
load net {ACC_GY:for:acc#4.ctmp.sva(9)} -pin  "mux#9" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#4.ctmp.sva}
load net {ACC_GY:for:acc#4.ctmp.sva(10)} -pin  "mux#9" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#4.ctmp.sva}
load net {ACC_GY:for:acc#4.ctmp.sva(11)} -pin  "mux#9" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#4.ctmp.sva}
load net {ACC_GY:for:acc#4.ctmp.sva(12)} -pin  "mux#9" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#4.ctmp.sva}
load net {ACC_GY:for:acc#4.ctmp.sva(13)} -pin  "mux#9" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#4.ctmp.sva}
load net {ACC_GY:for:acc#4.ctmp.sva(14)} -pin  "mux#9" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#4.ctmp.sva}
load net {ACC_GY:for:acc#4.ctmp.sva(15)} -pin  "mux#9" {A1(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#4.ctmp.sva}
load net {or#18.cse} -pin  "mux#9" {S(0)} -attr @path {/edge_detect/edge_detect:core/or#18.cse}
load net {mux#9.itm(0)} -pin  "mux#9" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#9.itm}
load net {mux#9.itm(1)} -pin  "mux#9" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#9.itm}
load net {mux#9.itm(2)} -pin  "mux#9" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#9.itm}
load net {mux#9.itm(3)} -pin  "mux#9" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#9.itm}
load net {mux#9.itm(4)} -pin  "mux#9" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#9.itm}
load net {mux#9.itm(5)} -pin  "mux#9" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#9.itm}
load net {mux#9.itm(6)} -pin  "mux#9" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#9.itm}
load net {mux#9.itm(7)} -pin  "mux#9" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#9.itm}
load net {mux#9.itm(8)} -pin  "mux#9" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#9.itm}
load net {mux#9.itm(9)} -pin  "mux#9" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#9.itm}
load net {mux#9.itm(10)} -pin  "mux#9" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#9.itm}
load net {mux#9.itm(11)} -pin  "mux#9" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#9.itm}
load net {mux#9.itm(12)} -pin  "mux#9" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#9.itm}
load net {mux#9.itm(13)} -pin  "mux#9" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#9.itm}
load net {mux#9.itm(14)} -pin  "mux#9" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#9.itm}
load net {mux#9.itm(15)} -pin  "mux#9" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#9.itm}
load inst "reg(green_y(2).lpi#1)" "reg(16,1,1,-1,0)" "INTERFACE" -attr xrf 9352 -attr oid 425 -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(green_y(2).lpi#1)}
load net {mux#9.itm(0)} -pin  "reg(green_y(2).lpi#1)" {D(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#9.itm}
load net {mux#9.itm(1)} -pin  "reg(green_y(2).lpi#1)" {D(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#9.itm}
load net {mux#9.itm(2)} -pin  "reg(green_y(2).lpi#1)" {D(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#9.itm}
load net {mux#9.itm(3)} -pin  "reg(green_y(2).lpi#1)" {D(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#9.itm}
load net {mux#9.itm(4)} -pin  "reg(green_y(2).lpi#1)" {D(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#9.itm}
load net {mux#9.itm(5)} -pin  "reg(green_y(2).lpi#1)" {D(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#9.itm}
load net {mux#9.itm(6)} -pin  "reg(green_y(2).lpi#1)" {D(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#9.itm}
load net {mux#9.itm(7)} -pin  "reg(green_y(2).lpi#1)" {D(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#9.itm}
load net {mux#9.itm(8)} -pin  "reg(green_y(2).lpi#1)" {D(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#9.itm}
load net {mux#9.itm(9)} -pin  "reg(green_y(2).lpi#1)" {D(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#9.itm}
load net {mux#9.itm(10)} -pin  "reg(green_y(2).lpi#1)" {D(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#9.itm}
load net {mux#9.itm(11)} -pin  "reg(green_y(2).lpi#1)" {D(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#9.itm}
load net {mux#9.itm(12)} -pin  "reg(green_y(2).lpi#1)" {D(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#9.itm}
load net {mux#9.itm(13)} -pin  "reg(green_y(2).lpi#1)" {D(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#9.itm}
load net {mux#9.itm(14)} -pin  "reg(green_y(2).lpi#1)" {D(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#9.itm}
load net {mux#9.itm(15)} -pin  "reg(green_y(2).lpi#1)" {D(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#9.itm}
load net {GND} -pin  "reg(green_y(2).lpi#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(green_y(2).lpi#1)" {DRa(1)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(green_y(2).lpi#1)" {DRa(2)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(green_y(2).lpi#1)" {DRa(3)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(green_y(2).lpi#1)" {DRa(4)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(green_y(2).lpi#1)" {DRa(5)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(green_y(2).lpi#1)" {DRa(6)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(green_y(2).lpi#1)" {DRa(7)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(green_y(2).lpi#1)" {DRa(8)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(green_y(2).lpi#1)" {DRa(9)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(green_y(2).lpi#1)" {DRa(10)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(green_y(2).lpi#1)" {DRa(11)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(green_y(2).lpi#1)" {DRa(12)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(green_y(2).lpi#1)" {DRa(13)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(green_y(2).lpi#1)" {DRa(14)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(green_y(2).lpi#1)" {DRa(15)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {clk} -pin  "reg(green_y(2).lpi#1)" {clk} -attr xrf 9353 -attr oid 426 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(green_y(2).lpi#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(green_y(2).lpi#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {green_y(2).lpi#1(0)} -pin  "reg(green_y(2).lpi#1)" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(2).lpi#1}
load net {green_y(2).lpi#1(1)} -pin  "reg(green_y(2).lpi#1)" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(2).lpi#1}
load net {green_y(2).lpi#1(2)} -pin  "reg(green_y(2).lpi#1)" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(2).lpi#1}
load net {green_y(2).lpi#1(3)} -pin  "reg(green_y(2).lpi#1)" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(2).lpi#1}
load net {green_y(2).lpi#1(4)} -pin  "reg(green_y(2).lpi#1)" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(2).lpi#1}
load net {green_y(2).lpi#1(5)} -pin  "reg(green_y(2).lpi#1)" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(2).lpi#1}
load net {green_y(2).lpi#1(6)} -pin  "reg(green_y(2).lpi#1)" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(2).lpi#1}
load net {green_y(2).lpi#1(7)} -pin  "reg(green_y(2).lpi#1)" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(2).lpi#1}
load net {green_y(2).lpi#1(8)} -pin  "reg(green_y(2).lpi#1)" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(2).lpi#1}
load net {green_y(2).lpi#1(9)} -pin  "reg(green_y(2).lpi#1)" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(2).lpi#1}
load net {green_y(2).lpi#1(10)} -pin  "reg(green_y(2).lpi#1)" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(2).lpi#1}
load net {green_y(2).lpi#1(11)} -pin  "reg(green_y(2).lpi#1)" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(2).lpi#1}
load net {green_y(2).lpi#1(12)} -pin  "reg(green_y(2).lpi#1)" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(2).lpi#1}
load net {green_y(2).lpi#1(13)} -pin  "reg(green_y(2).lpi#1)" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(2).lpi#1}
load net {green_y(2).lpi#1(14)} -pin  "reg(green_y(2).lpi#1)" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(2).lpi#1}
load net {green_y(2).lpi#1(15)} -pin  "reg(green_y(2).lpi#1)" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(2).lpi#1}
load inst "mux#10" "mux(2,16)" "INTERFACE" -attr xrf 9354 -attr oid 427 -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#10} -attr area 14.711768 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(16,1,2)"
load net {green_y(1).lpi#1.dfm#1(0)} -pin  "mux#10" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(1).lpi#1.dfm#1}
load net {green_y(1).lpi#1.dfm#1(1)} -pin  "mux#10" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(1).lpi#1.dfm#1}
load net {green_y(1).lpi#1.dfm#1(2)} -pin  "mux#10" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(1).lpi#1.dfm#1}
load net {green_y(1).lpi#1.dfm#1(3)} -pin  "mux#10" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(1).lpi#1.dfm#1}
load net {green_y(1).lpi#1.dfm#1(4)} -pin  "mux#10" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(1).lpi#1.dfm#1}
load net {green_y(1).lpi#1.dfm#1(5)} -pin  "mux#10" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(1).lpi#1.dfm#1}
load net {green_y(1).lpi#1.dfm#1(6)} -pin  "mux#10" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(1).lpi#1.dfm#1}
load net {green_y(1).lpi#1.dfm#1(7)} -pin  "mux#10" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(1).lpi#1.dfm#1}
load net {green_y(1).lpi#1.dfm#1(8)} -pin  "mux#10" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(1).lpi#1.dfm#1}
load net {green_y(1).lpi#1.dfm#1(9)} -pin  "mux#10" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(1).lpi#1.dfm#1}
load net {green_y(1).lpi#1.dfm#1(10)} -pin  "mux#10" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(1).lpi#1.dfm#1}
load net {green_y(1).lpi#1.dfm#1(11)} -pin  "mux#10" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(1).lpi#1.dfm#1}
load net {green_y(1).lpi#1.dfm#1(12)} -pin  "mux#10" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(1).lpi#1.dfm#1}
load net {green_y(1).lpi#1.dfm#1(13)} -pin  "mux#10" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(1).lpi#1.dfm#1}
load net {green_y(1).lpi#1.dfm#1(14)} -pin  "mux#10" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(1).lpi#1.dfm#1}
load net {green_y(1).lpi#1.dfm#1(15)} -pin  "mux#10" {A0(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(1).lpi#1.dfm#1}
load net {ACC_GY:for:acc#4.ctmp.sva(0)} -pin  "mux#10" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#4.ctmp.sva}
load net {ACC_GY:for:acc#4.ctmp.sva(1)} -pin  "mux#10" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#4.ctmp.sva}
load net {ACC_GY:for:acc#4.ctmp.sva(2)} -pin  "mux#10" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#4.ctmp.sva}
load net {ACC_GY:for:acc#4.ctmp.sva(3)} -pin  "mux#10" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#4.ctmp.sva}
load net {ACC_GY:for:acc#4.ctmp.sva(4)} -pin  "mux#10" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#4.ctmp.sva}
load net {ACC_GY:for:acc#4.ctmp.sva(5)} -pin  "mux#10" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#4.ctmp.sva}
load net {ACC_GY:for:acc#4.ctmp.sva(6)} -pin  "mux#10" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#4.ctmp.sva}
load net {ACC_GY:for:acc#4.ctmp.sva(7)} -pin  "mux#10" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#4.ctmp.sva}
load net {ACC_GY:for:acc#4.ctmp.sva(8)} -pin  "mux#10" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#4.ctmp.sva}
load net {ACC_GY:for:acc#4.ctmp.sva(9)} -pin  "mux#10" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#4.ctmp.sva}
load net {ACC_GY:for:acc#4.ctmp.sva(10)} -pin  "mux#10" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#4.ctmp.sva}
load net {ACC_GY:for:acc#4.ctmp.sva(11)} -pin  "mux#10" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#4.ctmp.sva}
load net {ACC_GY:for:acc#4.ctmp.sva(12)} -pin  "mux#10" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#4.ctmp.sva}
load net {ACC_GY:for:acc#4.ctmp.sva(13)} -pin  "mux#10" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#4.ctmp.sva}
load net {ACC_GY:for:acc#4.ctmp.sva(14)} -pin  "mux#10" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#4.ctmp.sva}
load net {ACC_GY:for:acc#4.ctmp.sva(15)} -pin  "mux#10" {A1(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#4.ctmp.sva}
load net {or#23.cse} -pin  "mux#10" {S(0)} -attr @path {/edge_detect/edge_detect:core/or#23.cse}
load net {mux#10.itm(0)} -pin  "mux#10" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#10.itm}
load net {mux#10.itm(1)} -pin  "mux#10" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#10.itm}
load net {mux#10.itm(2)} -pin  "mux#10" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#10.itm}
load net {mux#10.itm(3)} -pin  "mux#10" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#10.itm}
load net {mux#10.itm(4)} -pin  "mux#10" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#10.itm}
load net {mux#10.itm(5)} -pin  "mux#10" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#10.itm}
load net {mux#10.itm(6)} -pin  "mux#10" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#10.itm}
load net {mux#10.itm(7)} -pin  "mux#10" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#10.itm}
load net {mux#10.itm(8)} -pin  "mux#10" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#10.itm}
load net {mux#10.itm(9)} -pin  "mux#10" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#10.itm}
load net {mux#10.itm(10)} -pin  "mux#10" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#10.itm}
load net {mux#10.itm(11)} -pin  "mux#10" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#10.itm}
load net {mux#10.itm(12)} -pin  "mux#10" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#10.itm}
load net {mux#10.itm(13)} -pin  "mux#10" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#10.itm}
load net {mux#10.itm(14)} -pin  "mux#10" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#10.itm}
load net {mux#10.itm(15)} -pin  "mux#10" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#10.itm}
load inst "reg(green_y(1).lpi#1)" "reg(16,1,1,-1,0)" "INTERFACE" -attr xrf 9355 -attr oid 428 -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(green_y(1).lpi#1)}
load net {mux#10.itm(0)} -pin  "reg(green_y(1).lpi#1)" {D(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#10.itm}
load net {mux#10.itm(1)} -pin  "reg(green_y(1).lpi#1)" {D(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#10.itm}
load net {mux#10.itm(2)} -pin  "reg(green_y(1).lpi#1)" {D(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#10.itm}
load net {mux#10.itm(3)} -pin  "reg(green_y(1).lpi#1)" {D(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#10.itm}
load net {mux#10.itm(4)} -pin  "reg(green_y(1).lpi#1)" {D(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#10.itm}
load net {mux#10.itm(5)} -pin  "reg(green_y(1).lpi#1)" {D(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#10.itm}
load net {mux#10.itm(6)} -pin  "reg(green_y(1).lpi#1)" {D(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#10.itm}
load net {mux#10.itm(7)} -pin  "reg(green_y(1).lpi#1)" {D(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#10.itm}
load net {mux#10.itm(8)} -pin  "reg(green_y(1).lpi#1)" {D(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#10.itm}
load net {mux#10.itm(9)} -pin  "reg(green_y(1).lpi#1)" {D(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#10.itm}
load net {mux#10.itm(10)} -pin  "reg(green_y(1).lpi#1)" {D(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#10.itm}
load net {mux#10.itm(11)} -pin  "reg(green_y(1).lpi#1)" {D(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#10.itm}
load net {mux#10.itm(12)} -pin  "reg(green_y(1).lpi#1)" {D(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#10.itm}
load net {mux#10.itm(13)} -pin  "reg(green_y(1).lpi#1)" {D(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#10.itm}
load net {mux#10.itm(14)} -pin  "reg(green_y(1).lpi#1)" {D(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#10.itm}
load net {mux#10.itm(15)} -pin  "reg(green_y(1).lpi#1)" {D(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#10.itm}
load net {GND} -pin  "reg(green_y(1).lpi#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(green_y(1).lpi#1)" {DRa(1)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(green_y(1).lpi#1)" {DRa(2)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(green_y(1).lpi#1)" {DRa(3)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(green_y(1).lpi#1)" {DRa(4)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(green_y(1).lpi#1)" {DRa(5)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(green_y(1).lpi#1)" {DRa(6)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(green_y(1).lpi#1)" {DRa(7)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(green_y(1).lpi#1)" {DRa(8)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(green_y(1).lpi#1)" {DRa(9)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(green_y(1).lpi#1)" {DRa(10)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(green_y(1).lpi#1)" {DRa(11)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(green_y(1).lpi#1)" {DRa(12)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(green_y(1).lpi#1)" {DRa(13)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(green_y(1).lpi#1)" {DRa(14)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(green_y(1).lpi#1)" {DRa(15)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {clk} -pin  "reg(green_y(1).lpi#1)" {clk} -attr xrf 9356 -attr oid 429 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(green_y(1).lpi#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(green_y(1).lpi#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {green_y(1).lpi#1(0)} -pin  "reg(green_y(1).lpi#1)" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(1).lpi#1}
load net {green_y(1).lpi#1(1)} -pin  "reg(green_y(1).lpi#1)" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(1).lpi#1}
load net {green_y(1).lpi#1(2)} -pin  "reg(green_y(1).lpi#1)" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(1).lpi#1}
load net {green_y(1).lpi#1(3)} -pin  "reg(green_y(1).lpi#1)" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(1).lpi#1}
load net {green_y(1).lpi#1(4)} -pin  "reg(green_y(1).lpi#1)" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(1).lpi#1}
load net {green_y(1).lpi#1(5)} -pin  "reg(green_y(1).lpi#1)" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(1).lpi#1}
load net {green_y(1).lpi#1(6)} -pin  "reg(green_y(1).lpi#1)" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(1).lpi#1}
load net {green_y(1).lpi#1(7)} -pin  "reg(green_y(1).lpi#1)" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(1).lpi#1}
load net {green_y(1).lpi#1(8)} -pin  "reg(green_y(1).lpi#1)" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(1).lpi#1}
load net {green_y(1).lpi#1(9)} -pin  "reg(green_y(1).lpi#1)" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(1).lpi#1}
load net {green_y(1).lpi#1(10)} -pin  "reg(green_y(1).lpi#1)" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(1).lpi#1}
load net {green_y(1).lpi#1(11)} -pin  "reg(green_y(1).lpi#1)" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(1).lpi#1}
load net {green_y(1).lpi#1(12)} -pin  "reg(green_y(1).lpi#1)" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(1).lpi#1}
load net {green_y(1).lpi#1(13)} -pin  "reg(green_y(1).lpi#1)" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(1).lpi#1}
load net {green_y(1).lpi#1(14)} -pin  "reg(green_y(1).lpi#1)" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(1).lpi#1}
load net {green_y(1).lpi#1(15)} -pin  "reg(green_y(1).lpi#1)" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(1).lpi#1}
load inst "mux#11" "mux(2,16)" "INTERFACE" -attr xrf 9357 -attr oid 430 -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#11} -attr area 14.711768 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(16,1,2)"
load net {green_y(0).lpi#1.dfm#1(0)} -pin  "mux#11" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(0).lpi#1.dfm#1}
load net {green_y(0).lpi#1.dfm#1(1)} -pin  "mux#11" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(0).lpi#1.dfm#1}
load net {green_y(0).lpi#1.dfm#1(2)} -pin  "mux#11" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(0).lpi#1.dfm#1}
load net {green_y(0).lpi#1.dfm#1(3)} -pin  "mux#11" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(0).lpi#1.dfm#1}
load net {green_y(0).lpi#1.dfm#1(4)} -pin  "mux#11" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(0).lpi#1.dfm#1}
load net {green_y(0).lpi#1.dfm#1(5)} -pin  "mux#11" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(0).lpi#1.dfm#1}
load net {green_y(0).lpi#1.dfm#1(6)} -pin  "mux#11" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(0).lpi#1.dfm#1}
load net {green_y(0).lpi#1.dfm#1(7)} -pin  "mux#11" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(0).lpi#1.dfm#1}
load net {green_y(0).lpi#1.dfm#1(8)} -pin  "mux#11" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(0).lpi#1.dfm#1}
load net {green_y(0).lpi#1.dfm#1(9)} -pin  "mux#11" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(0).lpi#1.dfm#1}
load net {green_y(0).lpi#1.dfm#1(10)} -pin  "mux#11" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(0).lpi#1.dfm#1}
load net {green_y(0).lpi#1.dfm#1(11)} -pin  "mux#11" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(0).lpi#1.dfm#1}
load net {green_y(0).lpi#1.dfm#1(12)} -pin  "mux#11" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(0).lpi#1.dfm#1}
load net {green_y(0).lpi#1.dfm#1(13)} -pin  "mux#11" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(0).lpi#1.dfm#1}
load net {green_y(0).lpi#1.dfm#1(14)} -pin  "mux#11" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(0).lpi#1.dfm#1}
load net {green_y(0).lpi#1.dfm#1(15)} -pin  "mux#11" {A0(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(0).lpi#1.dfm#1}
load net {ACC_GY:for:acc#4.ctmp.sva(0)} -pin  "mux#11" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#4.ctmp.sva}
load net {ACC_GY:for:acc#4.ctmp.sva(1)} -pin  "mux#11" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#4.ctmp.sva}
load net {ACC_GY:for:acc#4.ctmp.sva(2)} -pin  "mux#11" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#4.ctmp.sva}
load net {ACC_GY:for:acc#4.ctmp.sva(3)} -pin  "mux#11" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#4.ctmp.sva}
load net {ACC_GY:for:acc#4.ctmp.sva(4)} -pin  "mux#11" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#4.ctmp.sva}
load net {ACC_GY:for:acc#4.ctmp.sva(5)} -pin  "mux#11" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#4.ctmp.sva}
load net {ACC_GY:for:acc#4.ctmp.sva(6)} -pin  "mux#11" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#4.ctmp.sva}
load net {ACC_GY:for:acc#4.ctmp.sva(7)} -pin  "mux#11" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#4.ctmp.sva}
load net {ACC_GY:for:acc#4.ctmp.sva(8)} -pin  "mux#11" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#4.ctmp.sva}
load net {ACC_GY:for:acc#4.ctmp.sva(9)} -pin  "mux#11" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#4.ctmp.sva}
load net {ACC_GY:for:acc#4.ctmp.sva(10)} -pin  "mux#11" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#4.ctmp.sva}
load net {ACC_GY:for:acc#4.ctmp.sva(11)} -pin  "mux#11" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#4.ctmp.sva}
load net {ACC_GY:for:acc#4.ctmp.sva(12)} -pin  "mux#11" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#4.ctmp.sva}
load net {ACC_GY:for:acc#4.ctmp.sva(13)} -pin  "mux#11" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#4.ctmp.sva}
load net {ACC_GY:for:acc#4.ctmp.sva(14)} -pin  "mux#11" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#4.ctmp.sva}
load net {ACC_GY:for:acc#4.ctmp.sva(15)} -pin  "mux#11" {A1(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#4.ctmp.sva}
load net {or#28.cse} -pin  "mux#11" {S(0)} -attr @path {/edge_detect/edge_detect:core/or#28.cse}
load net {mux#11.itm(0)} -pin  "mux#11" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#11.itm}
load net {mux#11.itm(1)} -pin  "mux#11" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#11.itm}
load net {mux#11.itm(2)} -pin  "mux#11" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#11.itm}
load net {mux#11.itm(3)} -pin  "mux#11" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#11.itm}
load net {mux#11.itm(4)} -pin  "mux#11" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#11.itm}
load net {mux#11.itm(5)} -pin  "mux#11" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#11.itm}
load net {mux#11.itm(6)} -pin  "mux#11" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#11.itm}
load net {mux#11.itm(7)} -pin  "mux#11" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#11.itm}
load net {mux#11.itm(8)} -pin  "mux#11" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#11.itm}
load net {mux#11.itm(9)} -pin  "mux#11" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#11.itm}
load net {mux#11.itm(10)} -pin  "mux#11" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#11.itm}
load net {mux#11.itm(11)} -pin  "mux#11" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#11.itm}
load net {mux#11.itm(12)} -pin  "mux#11" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#11.itm}
load net {mux#11.itm(13)} -pin  "mux#11" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#11.itm}
load net {mux#11.itm(14)} -pin  "mux#11" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#11.itm}
load net {mux#11.itm(15)} -pin  "mux#11" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#11.itm}
load inst "reg(green_y(0).lpi#1)" "reg(16,1,1,-1,0)" "INTERFACE" -attr xrf 9358 -attr oid 431 -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(green_y(0).lpi#1)}
load net {mux#11.itm(0)} -pin  "reg(green_y(0).lpi#1)" {D(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#11.itm}
load net {mux#11.itm(1)} -pin  "reg(green_y(0).lpi#1)" {D(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#11.itm}
load net {mux#11.itm(2)} -pin  "reg(green_y(0).lpi#1)" {D(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#11.itm}
load net {mux#11.itm(3)} -pin  "reg(green_y(0).lpi#1)" {D(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#11.itm}
load net {mux#11.itm(4)} -pin  "reg(green_y(0).lpi#1)" {D(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#11.itm}
load net {mux#11.itm(5)} -pin  "reg(green_y(0).lpi#1)" {D(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#11.itm}
load net {mux#11.itm(6)} -pin  "reg(green_y(0).lpi#1)" {D(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#11.itm}
load net {mux#11.itm(7)} -pin  "reg(green_y(0).lpi#1)" {D(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#11.itm}
load net {mux#11.itm(8)} -pin  "reg(green_y(0).lpi#1)" {D(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#11.itm}
load net {mux#11.itm(9)} -pin  "reg(green_y(0).lpi#1)" {D(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#11.itm}
load net {mux#11.itm(10)} -pin  "reg(green_y(0).lpi#1)" {D(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#11.itm}
load net {mux#11.itm(11)} -pin  "reg(green_y(0).lpi#1)" {D(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#11.itm}
load net {mux#11.itm(12)} -pin  "reg(green_y(0).lpi#1)" {D(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#11.itm}
load net {mux#11.itm(13)} -pin  "reg(green_y(0).lpi#1)" {D(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#11.itm}
load net {mux#11.itm(14)} -pin  "reg(green_y(0).lpi#1)" {D(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#11.itm}
load net {mux#11.itm(15)} -pin  "reg(green_y(0).lpi#1)" {D(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#11.itm}
load net {GND} -pin  "reg(green_y(0).lpi#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(green_y(0).lpi#1)" {DRa(1)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(green_y(0).lpi#1)" {DRa(2)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(green_y(0).lpi#1)" {DRa(3)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(green_y(0).lpi#1)" {DRa(4)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(green_y(0).lpi#1)" {DRa(5)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(green_y(0).lpi#1)" {DRa(6)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(green_y(0).lpi#1)" {DRa(7)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(green_y(0).lpi#1)" {DRa(8)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(green_y(0).lpi#1)" {DRa(9)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(green_y(0).lpi#1)" {DRa(10)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(green_y(0).lpi#1)" {DRa(11)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(green_y(0).lpi#1)" {DRa(12)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(green_y(0).lpi#1)" {DRa(13)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(green_y(0).lpi#1)" {DRa(14)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(green_y(0).lpi#1)" {DRa(15)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {clk} -pin  "reg(green_y(0).lpi#1)" {clk} -attr xrf 9359 -attr oid 432 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(green_y(0).lpi#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(green_y(0).lpi#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {green_y(0).lpi#1(0)} -pin  "reg(green_y(0).lpi#1)" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(0).lpi#1}
load net {green_y(0).lpi#1(1)} -pin  "reg(green_y(0).lpi#1)" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(0).lpi#1}
load net {green_y(0).lpi#1(2)} -pin  "reg(green_y(0).lpi#1)" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(0).lpi#1}
load net {green_y(0).lpi#1(3)} -pin  "reg(green_y(0).lpi#1)" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(0).lpi#1}
load net {green_y(0).lpi#1(4)} -pin  "reg(green_y(0).lpi#1)" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(0).lpi#1}
load net {green_y(0).lpi#1(5)} -pin  "reg(green_y(0).lpi#1)" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(0).lpi#1}
load net {green_y(0).lpi#1(6)} -pin  "reg(green_y(0).lpi#1)" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(0).lpi#1}
load net {green_y(0).lpi#1(7)} -pin  "reg(green_y(0).lpi#1)" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(0).lpi#1}
load net {green_y(0).lpi#1(8)} -pin  "reg(green_y(0).lpi#1)" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(0).lpi#1}
load net {green_y(0).lpi#1(9)} -pin  "reg(green_y(0).lpi#1)" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(0).lpi#1}
load net {green_y(0).lpi#1(10)} -pin  "reg(green_y(0).lpi#1)" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(0).lpi#1}
load net {green_y(0).lpi#1(11)} -pin  "reg(green_y(0).lpi#1)" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(0).lpi#1}
load net {green_y(0).lpi#1(12)} -pin  "reg(green_y(0).lpi#1)" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(0).lpi#1}
load net {green_y(0).lpi#1(13)} -pin  "reg(green_y(0).lpi#1)" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(0).lpi#1}
load net {green_y(0).lpi#1(14)} -pin  "reg(green_y(0).lpi#1)" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(0).lpi#1}
load net {green_y(0).lpi#1(15)} -pin  "reg(green_y(0).lpi#1)" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(0).lpi#1}
load inst "mux#12" "mux(2,16)" "INTERFACE" -attr xrf 9360 -attr oid 433 -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#12} -attr area 14.711768 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(16,1,2)"
load net {red_y(2).lpi#1.dfm#1(0)} -pin  "mux#12" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(2).lpi#1.dfm#1}
load net {red_y(2).lpi#1.dfm#1(1)} -pin  "mux#12" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(2).lpi#1.dfm#1}
load net {red_y(2).lpi#1.dfm#1(2)} -pin  "mux#12" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(2).lpi#1.dfm#1}
load net {red_y(2).lpi#1.dfm#1(3)} -pin  "mux#12" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(2).lpi#1.dfm#1}
load net {red_y(2).lpi#1.dfm#1(4)} -pin  "mux#12" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(2).lpi#1.dfm#1}
load net {red_y(2).lpi#1.dfm#1(5)} -pin  "mux#12" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(2).lpi#1.dfm#1}
load net {red_y(2).lpi#1.dfm#1(6)} -pin  "mux#12" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(2).lpi#1.dfm#1}
load net {red_y(2).lpi#1.dfm#1(7)} -pin  "mux#12" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(2).lpi#1.dfm#1}
load net {red_y(2).lpi#1.dfm#1(8)} -pin  "mux#12" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(2).lpi#1.dfm#1}
load net {red_y(2).lpi#1.dfm#1(9)} -pin  "mux#12" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(2).lpi#1.dfm#1}
load net {red_y(2).lpi#1.dfm#1(10)} -pin  "mux#12" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(2).lpi#1.dfm#1}
load net {red_y(2).lpi#1.dfm#1(11)} -pin  "mux#12" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(2).lpi#1.dfm#1}
load net {red_y(2).lpi#1.dfm#1(12)} -pin  "mux#12" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(2).lpi#1.dfm#1}
load net {red_y(2).lpi#1.dfm#1(13)} -pin  "mux#12" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(2).lpi#1.dfm#1}
load net {red_y(2).lpi#1.dfm#1(14)} -pin  "mux#12" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(2).lpi#1.dfm#1}
load net {red_y(2).lpi#1.dfm#1(15)} -pin  "mux#12" {A0(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(2).lpi#1.dfm#1}
load net {ACC_GY:for:acc#1.ctmp.sva(0)} -pin  "mux#12" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#1.ctmp.sva}
load net {ACC_GY:for:acc#1.ctmp.sva(1)} -pin  "mux#12" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#1.ctmp.sva}
load net {ACC_GY:for:acc#1.ctmp.sva(2)} -pin  "mux#12" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#1.ctmp.sva}
load net {ACC_GY:for:acc#1.ctmp.sva(3)} -pin  "mux#12" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#1.ctmp.sva}
load net {ACC_GY:for:acc#1.ctmp.sva(4)} -pin  "mux#12" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#1.ctmp.sva}
load net {ACC_GY:for:acc#1.ctmp.sva(5)} -pin  "mux#12" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#1.ctmp.sva}
load net {ACC_GY:for:acc#1.ctmp.sva(6)} -pin  "mux#12" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#1.ctmp.sva}
load net {ACC_GY:for:acc#1.ctmp.sva(7)} -pin  "mux#12" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#1.ctmp.sva}
load net {ACC_GY:for:acc#1.ctmp.sva(8)} -pin  "mux#12" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#1.ctmp.sva}
load net {ACC_GY:for:acc#1.ctmp.sva(9)} -pin  "mux#12" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#1.ctmp.sva}
load net {ACC_GY:for:acc#1.ctmp.sva(10)} -pin  "mux#12" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#1.ctmp.sva}
load net {ACC_GY:for:acc#1.ctmp.sva(11)} -pin  "mux#12" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#1.ctmp.sva}
load net {ACC_GY:for:acc#1.ctmp.sva(12)} -pin  "mux#12" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#1.ctmp.sva}
load net {ACC_GY:for:acc#1.ctmp.sva(13)} -pin  "mux#12" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#1.ctmp.sva}
load net {ACC_GY:for:acc#1.ctmp.sva(14)} -pin  "mux#12" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#1.ctmp.sva}
load net {ACC_GY:for:acc#1.ctmp.sva(15)} -pin  "mux#12" {A1(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#1.ctmp.sva}
load net {or#18.cse} -pin  "mux#12" {S(0)} -attr @path {/edge_detect/edge_detect:core/or#18.cse}
load net {mux#12.itm(0)} -pin  "mux#12" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#12.itm}
load net {mux#12.itm(1)} -pin  "mux#12" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#12.itm}
load net {mux#12.itm(2)} -pin  "mux#12" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#12.itm}
load net {mux#12.itm(3)} -pin  "mux#12" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#12.itm}
load net {mux#12.itm(4)} -pin  "mux#12" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#12.itm}
load net {mux#12.itm(5)} -pin  "mux#12" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#12.itm}
load net {mux#12.itm(6)} -pin  "mux#12" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#12.itm}
load net {mux#12.itm(7)} -pin  "mux#12" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#12.itm}
load net {mux#12.itm(8)} -pin  "mux#12" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#12.itm}
load net {mux#12.itm(9)} -pin  "mux#12" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#12.itm}
load net {mux#12.itm(10)} -pin  "mux#12" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#12.itm}
load net {mux#12.itm(11)} -pin  "mux#12" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#12.itm}
load net {mux#12.itm(12)} -pin  "mux#12" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#12.itm}
load net {mux#12.itm(13)} -pin  "mux#12" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#12.itm}
load net {mux#12.itm(14)} -pin  "mux#12" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#12.itm}
load net {mux#12.itm(15)} -pin  "mux#12" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#12.itm}
load inst "reg(red_y(2).lpi#1)" "reg(16,1,1,-1,0)" "INTERFACE" -attr xrf 9361 -attr oid 434 -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(red_y(2).lpi#1)}
load net {mux#12.itm(0)} -pin  "reg(red_y(2).lpi#1)" {D(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#12.itm}
load net {mux#12.itm(1)} -pin  "reg(red_y(2).lpi#1)" {D(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#12.itm}
load net {mux#12.itm(2)} -pin  "reg(red_y(2).lpi#1)" {D(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#12.itm}
load net {mux#12.itm(3)} -pin  "reg(red_y(2).lpi#1)" {D(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#12.itm}
load net {mux#12.itm(4)} -pin  "reg(red_y(2).lpi#1)" {D(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#12.itm}
load net {mux#12.itm(5)} -pin  "reg(red_y(2).lpi#1)" {D(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#12.itm}
load net {mux#12.itm(6)} -pin  "reg(red_y(2).lpi#1)" {D(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#12.itm}
load net {mux#12.itm(7)} -pin  "reg(red_y(2).lpi#1)" {D(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#12.itm}
load net {mux#12.itm(8)} -pin  "reg(red_y(2).lpi#1)" {D(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#12.itm}
load net {mux#12.itm(9)} -pin  "reg(red_y(2).lpi#1)" {D(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#12.itm}
load net {mux#12.itm(10)} -pin  "reg(red_y(2).lpi#1)" {D(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#12.itm}
load net {mux#12.itm(11)} -pin  "reg(red_y(2).lpi#1)" {D(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#12.itm}
load net {mux#12.itm(12)} -pin  "reg(red_y(2).lpi#1)" {D(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#12.itm}
load net {mux#12.itm(13)} -pin  "reg(red_y(2).lpi#1)" {D(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#12.itm}
load net {mux#12.itm(14)} -pin  "reg(red_y(2).lpi#1)" {D(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#12.itm}
load net {mux#12.itm(15)} -pin  "reg(red_y(2).lpi#1)" {D(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#12.itm}
load net {GND} -pin  "reg(red_y(2).lpi#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(red_y(2).lpi#1)" {DRa(1)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(red_y(2).lpi#1)" {DRa(2)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(red_y(2).lpi#1)" {DRa(3)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(red_y(2).lpi#1)" {DRa(4)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(red_y(2).lpi#1)" {DRa(5)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(red_y(2).lpi#1)" {DRa(6)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(red_y(2).lpi#1)" {DRa(7)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(red_y(2).lpi#1)" {DRa(8)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(red_y(2).lpi#1)" {DRa(9)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(red_y(2).lpi#1)" {DRa(10)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(red_y(2).lpi#1)" {DRa(11)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(red_y(2).lpi#1)" {DRa(12)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(red_y(2).lpi#1)" {DRa(13)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(red_y(2).lpi#1)" {DRa(14)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(red_y(2).lpi#1)" {DRa(15)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {clk} -pin  "reg(red_y(2).lpi#1)" {clk} -attr xrf 9362 -attr oid 435 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(red_y(2).lpi#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(red_y(2).lpi#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {red_y(2).lpi#1(0)} -pin  "reg(red_y(2).lpi#1)" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(2).lpi#1}
load net {red_y(2).lpi#1(1)} -pin  "reg(red_y(2).lpi#1)" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(2).lpi#1}
load net {red_y(2).lpi#1(2)} -pin  "reg(red_y(2).lpi#1)" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(2).lpi#1}
load net {red_y(2).lpi#1(3)} -pin  "reg(red_y(2).lpi#1)" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(2).lpi#1}
load net {red_y(2).lpi#1(4)} -pin  "reg(red_y(2).lpi#1)" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(2).lpi#1}
load net {red_y(2).lpi#1(5)} -pin  "reg(red_y(2).lpi#1)" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(2).lpi#1}
load net {red_y(2).lpi#1(6)} -pin  "reg(red_y(2).lpi#1)" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(2).lpi#1}
load net {red_y(2).lpi#1(7)} -pin  "reg(red_y(2).lpi#1)" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(2).lpi#1}
load net {red_y(2).lpi#1(8)} -pin  "reg(red_y(2).lpi#1)" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(2).lpi#1}
load net {red_y(2).lpi#1(9)} -pin  "reg(red_y(2).lpi#1)" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(2).lpi#1}
load net {red_y(2).lpi#1(10)} -pin  "reg(red_y(2).lpi#1)" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(2).lpi#1}
load net {red_y(2).lpi#1(11)} -pin  "reg(red_y(2).lpi#1)" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(2).lpi#1}
load net {red_y(2).lpi#1(12)} -pin  "reg(red_y(2).lpi#1)" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(2).lpi#1}
load net {red_y(2).lpi#1(13)} -pin  "reg(red_y(2).lpi#1)" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(2).lpi#1}
load net {red_y(2).lpi#1(14)} -pin  "reg(red_y(2).lpi#1)" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(2).lpi#1}
load net {red_y(2).lpi#1(15)} -pin  "reg(red_y(2).lpi#1)" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(2).lpi#1}
load inst "mux#13" "mux(2,16)" "INTERFACE" -attr xrf 9363 -attr oid 436 -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#13} -attr area 14.711768 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(16,1,2)"
load net {red_y(1).lpi#1.dfm#1(0)} -pin  "mux#13" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(1).lpi#1.dfm#1}
load net {red_y(1).lpi#1.dfm#1(1)} -pin  "mux#13" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(1).lpi#1.dfm#1}
load net {red_y(1).lpi#1.dfm#1(2)} -pin  "mux#13" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(1).lpi#1.dfm#1}
load net {red_y(1).lpi#1.dfm#1(3)} -pin  "mux#13" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(1).lpi#1.dfm#1}
load net {red_y(1).lpi#1.dfm#1(4)} -pin  "mux#13" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(1).lpi#1.dfm#1}
load net {red_y(1).lpi#1.dfm#1(5)} -pin  "mux#13" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(1).lpi#1.dfm#1}
load net {red_y(1).lpi#1.dfm#1(6)} -pin  "mux#13" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(1).lpi#1.dfm#1}
load net {red_y(1).lpi#1.dfm#1(7)} -pin  "mux#13" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(1).lpi#1.dfm#1}
load net {red_y(1).lpi#1.dfm#1(8)} -pin  "mux#13" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(1).lpi#1.dfm#1}
load net {red_y(1).lpi#1.dfm#1(9)} -pin  "mux#13" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(1).lpi#1.dfm#1}
load net {red_y(1).lpi#1.dfm#1(10)} -pin  "mux#13" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(1).lpi#1.dfm#1}
load net {red_y(1).lpi#1.dfm#1(11)} -pin  "mux#13" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(1).lpi#1.dfm#1}
load net {red_y(1).lpi#1.dfm#1(12)} -pin  "mux#13" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(1).lpi#1.dfm#1}
load net {red_y(1).lpi#1.dfm#1(13)} -pin  "mux#13" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(1).lpi#1.dfm#1}
load net {red_y(1).lpi#1.dfm#1(14)} -pin  "mux#13" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(1).lpi#1.dfm#1}
load net {red_y(1).lpi#1.dfm#1(15)} -pin  "mux#13" {A0(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(1).lpi#1.dfm#1}
load net {ACC_GY:for:acc#1.ctmp.sva(0)} -pin  "mux#13" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#1.ctmp.sva}
load net {ACC_GY:for:acc#1.ctmp.sva(1)} -pin  "mux#13" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#1.ctmp.sva}
load net {ACC_GY:for:acc#1.ctmp.sva(2)} -pin  "mux#13" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#1.ctmp.sva}
load net {ACC_GY:for:acc#1.ctmp.sva(3)} -pin  "mux#13" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#1.ctmp.sva}
load net {ACC_GY:for:acc#1.ctmp.sva(4)} -pin  "mux#13" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#1.ctmp.sva}
load net {ACC_GY:for:acc#1.ctmp.sva(5)} -pin  "mux#13" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#1.ctmp.sva}
load net {ACC_GY:for:acc#1.ctmp.sva(6)} -pin  "mux#13" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#1.ctmp.sva}
load net {ACC_GY:for:acc#1.ctmp.sva(7)} -pin  "mux#13" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#1.ctmp.sva}
load net {ACC_GY:for:acc#1.ctmp.sva(8)} -pin  "mux#13" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#1.ctmp.sva}
load net {ACC_GY:for:acc#1.ctmp.sva(9)} -pin  "mux#13" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#1.ctmp.sva}
load net {ACC_GY:for:acc#1.ctmp.sva(10)} -pin  "mux#13" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#1.ctmp.sva}
load net {ACC_GY:for:acc#1.ctmp.sva(11)} -pin  "mux#13" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#1.ctmp.sva}
load net {ACC_GY:for:acc#1.ctmp.sva(12)} -pin  "mux#13" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#1.ctmp.sva}
load net {ACC_GY:for:acc#1.ctmp.sva(13)} -pin  "mux#13" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#1.ctmp.sva}
load net {ACC_GY:for:acc#1.ctmp.sva(14)} -pin  "mux#13" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#1.ctmp.sva}
load net {ACC_GY:for:acc#1.ctmp.sva(15)} -pin  "mux#13" {A1(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#1.ctmp.sva}
load net {or#23.cse} -pin  "mux#13" {S(0)} -attr @path {/edge_detect/edge_detect:core/or#23.cse}
load net {mux#13.itm(0)} -pin  "mux#13" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#13.itm}
load net {mux#13.itm(1)} -pin  "mux#13" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#13.itm}
load net {mux#13.itm(2)} -pin  "mux#13" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#13.itm}
load net {mux#13.itm(3)} -pin  "mux#13" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#13.itm}
load net {mux#13.itm(4)} -pin  "mux#13" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#13.itm}
load net {mux#13.itm(5)} -pin  "mux#13" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#13.itm}
load net {mux#13.itm(6)} -pin  "mux#13" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#13.itm}
load net {mux#13.itm(7)} -pin  "mux#13" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#13.itm}
load net {mux#13.itm(8)} -pin  "mux#13" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#13.itm}
load net {mux#13.itm(9)} -pin  "mux#13" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#13.itm}
load net {mux#13.itm(10)} -pin  "mux#13" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#13.itm}
load net {mux#13.itm(11)} -pin  "mux#13" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#13.itm}
load net {mux#13.itm(12)} -pin  "mux#13" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#13.itm}
load net {mux#13.itm(13)} -pin  "mux#13" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#13.itm}
load net {mux#13.itm(14)} -pin  "mux#13" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#13.itm}
load net {mux#13.itm(15)} -pin  "mux#13" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#13.itm}
load inst "reg(red_y(1).lpi#1)" "reg(16,1,1,-1,0)" "INTERFACE" -attr xrf 9364 -attr oid 437 -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(red_y(1).lpi#1)}
load net {mux#13.itm(0)} -pin  "reg(red_y(1).lpi#1)" {D(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#13.itm}
load net {mux#13.itm(1)} -pin  "reg(red_y(1).lpi#1)" {D(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#13.itm}
load net {mux#13.itm(2)} -pin  "reg(red_y(1).lpi#1)" {D(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#13.itm}
load net {mux#13.itm(3)} -pin  "reg(red_y(1).lpi#1)" {D(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#13.itm}
load net {mux#13.itm(4)} -pin  "reg(red_y(1).lpi#1)" {D(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#13.itm}
load net {mux#13.itm(5)} -pin  "reg(red_y(1).lpi#1)" {D(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#13.itm}
load net {mux#13.itm(6)} -pin  "reg(red_y(1).lpi#1)" {D(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#13.itm}
load net {mux#13.itm(7)} -pin  "reg(red_y(1).lpi#1)" {D(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#13.itm}
load net {mux#13.itm(8)} -pin  "reg(red_y(1).lpi#1)" {D(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#13.itm}
load net {mux#13.itm(9)} -pin  "reg(red_y(1).lpi#1)" {D(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#13.itm}
load net {mux#13.itm(10)} -pin  "reg(red_y(1).lpi#1)" {D(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#13.itm}
load net {mux#13.itm(11)} -pin  "reg(red_y(1).lpi#1)" {D(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#13.itm}
load net {mux#13.itm(12)} -pin  "reg(red_y(1).lpi#1)" {D(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#13.itm}
load net {mux#13.itm(13)} -pin  "reg(red_y(1).lpi#1)" {D(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#13.itm}
load net {mux#13.itm(14)} -pin  "reg(red_y(1).lpi#1)" {D(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#13.itm}
load net {mux#13.itm(15)} -pin  "reg(red_y(1).lpi#1)" {D(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#13.itm}
load net {GND} -pin  "reg(red_y(1).lpi#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(red_y(1).lpi#1)" {DRa(1)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(red_y(1).lpi#1)" {DRa(2)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(red_y(1).lpi#1)" {DRa(3)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(red_y(1).lpi#1)" {DRa(4)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(red_y(1).lpi#1)" {DRa(5)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(red_y(1).lpi#1)" {DRa(6)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(red_y(1).lpi#1)" {DRa(7)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(red_y(1).lpi#1)" {DRa(8)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(red_y(1).lpi#1)" {DRa(9)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(red_y(1).lpi#1)" {DRa(10)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(red_y(1).lpi#1)" {DRa(11)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(red_y(1).lpi#1)" {DRa(12)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(red_y(1).lpi#1)" {DRa(13)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(red_y(1).lpi#1)" {DRa(14)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(red_y(1).lpi#1)" {DRa(15)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {clk} -pin  "reg(red_y(1).lpi#1)" {clk} -attr xrf 9365 -attr oid 438 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(red_y(1).lpi#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(red_y(1).lpi#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {red_y(1).lpi#1(0)} -pin  "reg(red_y(1).lpi#1)" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(1).lpi#1}
load net {red_y(1).lpi#1(1)} -pin  "reg(red_y(1).lpi#1)" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(1).lpi#1}
load net {red_y(1).lpi#1(2)} -pin  "reg(red_y(1).lpi#1)" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(1).lpi#1}
load net {red_y(1).lpi#1(3)} -pin  "reg(red_y(1).lpi#1)" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(1).lpi#1}
load net {red_y(1).lpi#1(4)} -pin  "reg(red_y(1).lpi#1)" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(1).lpi#1}
load net {red_y(1).lpi#1(5)} -pin  "reg(red_y(1).lpi#1)" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(1).lpi#1}
load net {red_y(1).lpi#1(6)} -pin  "reg(red_y(1).lpi#1)" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(1).lpi#1}
load net {red_y(1).lpi#1(7)} -pin  "reg(red_y(1).lpi#1)" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(1).lpi#1}
load net {red_y(1).lpi#1(8)} -pin  "reg(red_y(1).lpi#1)" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(1).lpi#1}
load net {red_y(1).lpi#1(9)} -pin  "reg(red_y(1).lpi#1)" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(1).lpi#1}
load net {red_y(1).lpi#1(10)} -pin  "reg(red_y(1).lpi#1)" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(1).lpi#1}
load net {red_y(1).lpi#1(11)} -pin  "reg(red_y(1).lpi#1)" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(1).lpi#1}
load net {red_y(1).lpi#1(12)} -pin  "reg(red_y(1).lpi#1)" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(1).lpi#1}
load net {red_y(1).lpi#1(13)} -pin  "reg(red_y(1).lpi#1)" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(1).lpi#1}
load net {red_y(1).lpi#1(14)} -pin  "reg(red_y(1).lpi#1)" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(1).lpi#1}
load net {red_y(1).lpi#1(15)} -pin  "reg(red_y(1).lpi#1)" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(1).lpi#1}
load inst "mux#14" "mux(2,16)" "INTERFACE" -attr xrf 9366 -attr oid 439 -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#14} -attr area 14.711768 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(16,1,2)"
load net {red_y(0).lpi#1.dfm#1(0)} -pin  "mux#14" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(0).lpi#1.dfm#1}
load net {red_y(0).lpi#1.dfm#1(1)} -pin  "mux#14" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(0).lpi#1.dfm#1}
load net {red_y(0).lpi#1.dfm#1(2)} -pin  "mux#14" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(0).lpi#1.dfm#1}
load net {red_y(0).lpi#1.dfm#1(3)} -pin  "mux#14" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(0).lpi#1.dfm#1}
load net {red_y(0).lpi#1.dfm#1(4)} -pin  "mux#14" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(0).lpi#1.dfm#1}
load net {red_y(0).lpi#1.dfm#1(5)} -pin  "mux#14" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(0).lpi#1.dfm#1}
load net {red_y(0).lpi#1.dfm#1(6)} -pin  "mux#14" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(0).lpi#1.dfm#1}
load net {red_y(0).lpi#1.dfm#1(7)} -pin  "mux#14" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(0).lpi#1.dfm#1}
load net {red_y(0).lpi#1.dfm#1(8)} -pin  "mux#14" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(0).lpi#1.dfm#1}
load net {red_y(0).lpi#1.dfm#1(9)} -pin  "mux#14" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(0).lpi#1.dfm#1}
load net {red_y(0).lpi#1.dfm#1(10)} -pin  "mux#14" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(0).lpi#1.dfm#1}
load net {red_y(0).lpi#1.dfm#1(11)} -pin  "mux#14" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(0).lpi#1.dfm#1}
load net {red_y(0).lpi#1.dfm#1(12)} -pin  "mux#14" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(0).lpi#1.dfm#1}
load net {red_y(0).lpi#1.dfm#1(13)} -pin  "mux#14" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(0).lpi#1.dfm#1}
load net {red_y(0).lpi#1.dfm#1(14)} -pin  "mux#14" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(0).lpi#1.dfm#1}
load net {red_y(0).lpi#1.dfm#1(15)} -pin  "mux#14" {A0(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(0).lpi#1.dfm#1}
load net {ACC_GY:for:acc#1.ctmp.sva(0)} -pin  "mux#14" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#1.ctmp.sva}
load net {ACC_GY:for:acc#1.ctmp.sva(1)} -pin  "mux#14" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#1.ctmp.sva}
load net {ACC_GY:for:acc#1.ctmp.sva(2)} -pin  "mux#14" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#1.ctmp.sva}
load net {ACC_GY:for:acc#1.ctmp.sva(3)} -pin  "mux#14" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#1.ctmp.sva}
load net {ACC_GY:for:acc#1.ctmp.sva(4)} -pin  "mux#14" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#1.ctmp.sva}
load net {ACC_GY:for:acc#1.ctmp.sva(5)} -pin  "mux#14" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#1.ctmp.sva}
load net {ACC_GY:for:acc#1.ctmp.sva(6)} -pin  "mux#14" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#1.ctmp.sva}
load net {ACC_GY:for:acc#1.ctmp.sva(7)} -pin  "mux#14" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#1.ctmp.sva}
load net {ACC_GY:for:acc#1.ctmp.sva(8)} -pin  "mux#14" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#1.ctmp.sva}
load net {ACC_GY:for:acc#1.ctmp.sva(9)} -pin  "mux#14" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#1.ctmp.sva}
load net {ACC_GY:for:acc#1.ctmp.sva(10)} -pin  "mux#14" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#1.ctmp.sva}
load net {ACC_GY:for:acc#1.ctmp.sva(11)} -pin  "mux#14" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#1.ctmp.sva}
load net {ACC_GY:for:acc#1.ctmp.sva(12)} -pin  "mux#14" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#1.ctmp.sva}
load net {ACC_GY:for:acc#1.ctmp.sva(13)} -pin  "mux#14" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#1.ctmp.sva}
load net {ACC_GY:for:acc#1.ctmp.sva(14)} -pin  "mux#14" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#1.ctmp.sva}
load net {ACC_GY:for:acc#1.ctmp.sva(15)} -pin  "mux#14" {A1(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#1.ctmp.sva}
load net {or#28.cse} -pin  "mux#14" {S(0)} -attr @path {/edge_detect/edge_detect:core/or#28.cse}
load net {mux#14.itm(0)} -pin  "mux#14" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#14.itm}
load net {mux#14.itm(1)} -pin  "mux#14" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#14.itm}
load net {mux#14.itm(2)} -pin  "mux#14" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#14.itm}
load net {mux#14.itm(3)} -pin  "mux#14" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#14.itm}
load net {mux#14.itm(4)} -pin  "mux#14" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#14.itm}
load net {mux#14.itm(5)} -pin  "mux#14" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#14.itm}
load net {mux#14.itm(6)} -pin  "mux#14" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#14.itm}
load net {mux#14.itm(7)} -pin  "mux#14" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#14.itm}
load net {mux#14.itm(8)} -pin  "mux#14" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#14.itm}
load net {mux#14.itm(9)} -pin  "mux#14" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#14.itm}
load net {mux#14.itm(10)} -pin  "mux#14" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#14.itm}
load net {mux#14.itm(11)} -pin  "mux#14" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#14.itm}
load net {mux#14.itm(12)} -pin  "mux#14" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#14.itm}
load net {mux#14.itm(13)} -pin  "mux#14" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#14.itm}
load net {mux#14.itm(14)} -pin  "mux#14" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#14.itm}
load net {mux#14.itm(15)} -pin  "mux#14" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#14.itm}
load inst "reg(red_y(0).lpi#1)" "reg(16,1,1,-1,0)" "INTERFACE" -attr xrf 9367 -attr oid 440 -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(red_y(0).lpi#1)}
load net {mux#14.itm(0)} -pin  "reg(red_y(0).lpi#1)" {D(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#14.itm}
load net {mux#14.itm(1)} -pin  "reg(red_y(0).lpi#1)" {D(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#14.itm}
load net {mux#14.itm(2)} -pin  "reg(red_y(0).lpi#1)" {D(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#14.itm}
load net {mux#14.itm(3)} -pin  "reg(red_y(0).lpi#1)" {D(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#14.itm}
load net {mux#14.itm(4)} -pin  "reg(red_y(0).lpi#1)" {D(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#14.itm}
load net {mux#14.itm(5)} -pin  "reg(red_y(0).lpi#1)" {D(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#14.itm}
load net {mux#14.itm(6)} -pin  "reg(red_y(0).lpi#1)" {D(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#14.itm}
load net {mux#14.itm(7)} -pin  "reg(red_y(0).lpi#1)" {D(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#14.itm}
load net {mux#14.itm(8)} -pin  "reg(red_y(0).lpi#1)" {D(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#14.itm}
load net {mux#14.itm(9)} -pin  "reg(red_y(0).lpi#1)" {D(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#14.itm}
load net {mux#14.itm(10)} -pin  "reg(red_y(0).lpi#1)" {D(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#14.itm}
load net {mux#14.itm(11)} -pin  "reg(red_y(0).lpi#1)" {D(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#14.itm}
load net {mux#14.itm(12)} -pin  "reg(red_y(0).lpi#1)" {D(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#14.itm}
load net {mux#14.itm(13)} -pin  "reg(red_y(0).lpi#1)" {D(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#14.itm}
load net {mux#14.itm(14)} -pin  "reg(red_y(0).lpi#1)" {D(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#14.itm}
load net {mux#14.itm(15)} -pin  "reg(red_y(0).lpi#1)" {D(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#14.itm}
load net {GND} -pin  "reg(red_y(0).lpi#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(red_y(0).lpi#1)" {DRa(1)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(red_y(0).lpi#1)" {DRa(2)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(red_y(0).lpi#1)" {DRa(3)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(red_y(0).lpi#1)" {DRa(4)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(red_y(0).lpi#1)" {DRa(5)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(red_y(0).lpi#1)" {DRa(6)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(red_y(0).lpi#1)" {DRa(7)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(red_y(0).lpi#1)" {DRa(8)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(red_y(0).lpi#1)" {DRa(9)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(red_y(0).lpi#1)" {DRa(10)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(red_y(0).lpi#1)" {DRa(11)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(red_y(0).lpi#1)" {DRa(12)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(red_y(0).lpi#1)" {DRa(13)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(red_y(0).lpi#1)" {DRa(14)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(red_y(0).lpi#1)" {DRa(15)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {clk} -pin  "reg(red_y(0).lpi#1)" {clk} -attr xrf 9368 -attr oid 441 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(red_y(0).lpi#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(red_y(0).lpi#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {red_y(0).lpi#1(0)} -pin  "reg(red_y(0).lpi#1)" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(0).lpi#1}
load net {red_y(0).lpi#1(1)} -pin  "reg(red_y(0).lpi#1)" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(0).lpi#1}
load net {red_y(0).lpi#1(2)} -pin  "reg(red_y(0).lpi#1)" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(0).lpi#1}
load net {red_y(0).lpi#1(3)} -pin  "reg(red_y(0).lpi#1)" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(0).lpi#1}
load net {red_y(0).lpi#1(4)} -pin  "reg(red_y(0).lpi#1)" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(0).lpi#1}
load net {red_y(0).lpi#1(5)} -pin  "reg(red_y(0).lpi#1)" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(0).lpi#1}
load net {red_y(0).lpi#1(6)} -pin  "reg(red_y(0).lpi#1)" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(0).lpi#1}
load net {red_y(0).lpi#1(7)} -pin  "reg(red_y(0).lpi#1)" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(0).lpi#1}
load net {red_y(0).lpi#1(8)} -pin  "reg(red_y(0).lpi#1)" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(0).lpi#1}
load net {red_y(0).lpi#1(9)} -pin  "reg(red_y(0).lpi#1)" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(0).lpi#1}
load net {red_y(0).lpi#1(10)} -pin  "reg(red_y(0).lpi#1)" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(0).lpi#1}
load net {red_y(0).lpi#1(11)} -pin  "reg(red_y(0).lpi#1)" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(0).lpi#1}
load net {red_y(0).lpi#1(12)} -pin  "reg(red_y(0).lpi#1)" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(0).lpi#1}
load net {red_y(0).lpi#1(13)} -pin  "reg(red_y(0).lpi#1)" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(0).lpi#1}
load net {red_y(0).lpi#1(14)} -pin  "reg(red_y(0).lpi#1)" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(0).lpi#1}
load net {red_y(0).lpi#1(15)} -pin  "reg(red_y(0).lpi#1)" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(0).lpi#1}
load inst "not#188" "not(1)" "INTERFACE" -attr @path {/edge_detect/edge_detect:core/not#188} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {FRAME:a#5.lpi#1(1)} -pin  "not#188" {A(0)} -attr @path {/edge_detect/edge_detect:core/slc(FRAME:a#5.lpi#1)#3.itm}
load net {not#188.itm} -pin  "not#188" {Z(0)} -attr @path {/edge_detect/edge_detect:core/not#188.itm}
load inst "or#63" "or(3,1)" "INTERFACE" -attr @path {/edge_detect/edge_detect:core/or#63} -attr area 1.055476 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_or(1,3)"
load net {or.dcpl#4} -pin  "or#63" {A0(0)} -attr @path {/edge_detect/edge_detect:core/or.dcpl#4}
load net {or.dcpl#58} -pin  "or#63" {A1(0)} -attr @path {/edge_detect/edge_detect:core/or.dcpl#58}
load net {not#188.itm} -pin  "or#63" {A2(0)} -attr @path {/edge_detect/edge_detect:core/not#188.itm}
load net {or#63.cse} -pin  "or#63" {Z(0)} -attr @path {/edge_detect/edge_detect:core/or#63.cse}
load inst "mux#15" "mux(2,16)" "INTERFACE" -attr xrf 9369 -attr oid 442 -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15} -attr area 14.711768 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(16,1,2)"
load net {blue_x(2).lpi#1.dfm#1(0)} -pin  "mux#15" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(2).lpi#1.dfm#1}
load net {blue_x(2).lpi#1.dfm#1(1)} -pin  "mux#15" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(2).lpi#1.dfm#1}
load net {blue_x(2).lpi#1.dfm#1(2)} -pin  "mux#15" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(2).lpi#1.dfm#1}
load net {blue_x(2).lpi#1.dfm#1(3)} -pin  "mux#15" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(2).lpi#1.dfm#1}
load net {blue_x(2).lpi#1.dfm#1(4)} -pin  "mux#15" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(2).lpi#1.dfm#1}
load net {blue_x(2).lpi#1.dfm#1(5)} -pin  "mux#15" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(2).lpi#1.dfm#1}
load net {blue_x(2).lpi#1.dfm#1(6)} -pin  "mux#15" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(2).lpi#1.dfm#1}
load net {blue_x(2).lpi#1.dfm#1(7)} -pin  "mux#15" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(2).lpi#1.dfm#1}
load net {blue_x(2).lpi#1.dfm#1(8)} -pin  "mux#15" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(2).lpi#1.dfm#1}
load net {blue_x(2).lpi#1.dfm#1(9)} -pin  "mux#15" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(2).lpi#1.dfm#1}
load net {blue_x(2).lpi#1.dfm#1(10)} -pin  "mux#15" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(2).lpi#1.dfm#1}
load net {blue_x(2).lpi#1.dfm#1(11)} -pin  "mux#15" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(2).lpi#1.dfm#1}
load net {blue_x(2).lpi#1.dfm#1(12)} -pin  "mux#15" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(2).lpi#1.dfm#1}
load net {blue_x(2).lpi#1.dfm#1(13)} -pin  "mux#15" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(2).lpi#1.dfm#1}
load net {blue_x(2).lpi#1.dfm#1(14)} -pin  "mux#15" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(2).lpi#1.dfm#1}
load net {blue_x(2).lpi#1.dfm#1(15)} -pin  "mux#15" {A0(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(2).lpi#1.dfm#1}
load net {ACC_GX:for:acc#7.ctmp.sva(0)} -pin  "mux#15" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#7.ctmp.sva}
load net {ACC_GX:for:acc#7.ctmp.sva(1)} -pin  "mux#15" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#7.ctmp.sva}
load net {ACC_GX:for:acc#7.ctmp.sva(2)} -pin  "mux#15" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#7.ctmp.sva}
load net {ACC_GX:for:acc#7.ctmp.sva(3)} -pin  "mux#15" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#7.ctmp.sva}
load net {ACC_GX:for:acc#7.ctmp.sva(4)} -pin  "mux#15" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#7.ctmp.sva}
load net {ACC_GX:for:acc#7.ctmp.sva(5)} -pin  "mux#15" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#7.ctmp.sva}
load net {ACC_GX:for:acc#7.ctmp.sva(6)} -pin  "mux#15" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#7.ctmp.sva}
load net {ACC_GX:for:acc#7.ctmp.sva(7)} -pin  "mux#15" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#7.ctmp.sva}
load net {ACC_GX:for:acc#7.ctmp.sva(8)} -pin  "mux#15" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#7.ctmp.sva}
load net {ACC_GX:for:acc#7.ctmp.sva(9)} -pin  "mux#15" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#7.ctmp.sva}
load net {ACC_GX:for:acc#7.ctmp.sva(10)} -pin  "mux#15" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#7.ctmp.sva}
load net {ACC_GX:for:acc#7.ctmp.sva(11)} -pin  "mux#15" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#7.ctmp.sva}
load net {ACC_GX:for:acc#7.ctmp.sva(12)} -pin  "mux#15" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#7.ctmp.sva}
load net {ACC_GX:for:acc#7.ctmp.sva(13)} -pin  "mux#15" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#7.ctmp.sva}
load net {ACC_GX:for:acc#7.ctmp.sva(14)} -pin  "mux#15" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#7.ctmp.sva}
load net {ACC_GX:for:acc#7.ctmp.sva(15)} -pin  "mux#15" {A1(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#7.ctmp.sva}
load net {or#63.cse} -pin  "mux#15" {S(0)} -attr @path {/edge_detect/edge_detect:core/or#63.cse}
load net {mux#15.itm(0)} -pin  "mux#15" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(1)} -pin  "mux#15" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(2)} -pin  "mux#15" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(3)} -pin  "mux#15" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(4)} -pin  "mux#15" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(5)} -pin  "mux#15" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(6)} -pin  "mux#15" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(7)} -pin  "mux#15" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(8)} -pin  "mux#15" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(9)} -pin  "mux#15" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(10)} -pin  "mux#15" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(11)} -pin  "mux#15" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(12)} -pin  "mux#15" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(13)} -pin  "mux#15" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(14)} -pin  "mux#15" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(15)} -pin  "mux#15" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load inst "reg(blue_x(2).lpi#1)" "reg(16,1,1,-1,0)" "INTERFACE" -attr xrf 9370 -attr oid 443 -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(blue_x(2).lpi#1)}
load net {mux#15.itm(0)} -pin  "reg(blue_x(2).lpi#1)" {D(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(1)} -pin  "reg(blue_x(2).lpi#1)" {D(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(2)} -pin  "reg(blue_x(2).lpi#1)" {D(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(3)} -pin  "reg(blue_x(2).lpi#1)" {D(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(4)} -pin  "reg(blue_x(2).lpi#1)" {D(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(5)} -pin  "reg(blue_x(2).lpi#1)" {D(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(6)} -pin  "reg(blue_x(2).lpi#1)" {D(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(7)} -pin  "reg(blue_x(2).lpi#1)" {D(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(8)} -pin  "reg(blue_x(2).lpi#1)" {D(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(9)} -pin  "reg(blue_x(2).lpi#1)" {D(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(10)} -pin  "reg(blue_x(2).lpi#1)" {D(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(11)} -pin  "reg(blue_x(2).lpi#1)" {D(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(12)} -pin  "reg(blue_x(2).lpi#1)" {D(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(13)} -pin  "reg(blue_x(2).lpi#1)" {D(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(14)} -pin  "reg(blue_x(2).lpi#1)" {D(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(15)} -pin  "reg(blue_x(2).lpi#1)" {D(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {GND} -pin  "reg(blue_x(2).lpi#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(blue_x(2).lpi#1)" {DRa(1)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(blue_x(2).lpi#1)" {DRa(2)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(blue_x(2).lpi#1)" {DRa(3)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(blue_x(2).lpi#1)" {DRa(4)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(blue_x(2).lpi#1)" {DRa(5)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(blue_x(2).lpi#1)" {DRa(6)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(blue_x(2).lpi#1)" {DRa(7)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(blue_x(2).lpi#1)" {DRa(8)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(blue_x(2).lpi#1)" {DRa(9)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(blue_x(2).lpi#1)" {DRa(10)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(blue_x(2).lpi#1)" {DRa(11)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(blue_x(2).lpi#1)" {DRa(12)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(blue_x(2).lpi#1)" {DRa(13)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(blue_x(2).lpi#1)" {DRa(14)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(blue_x(2).lpi#1)" {DRa(15)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {clk} -pin  "reg(blue_x(2).lpi#1)" {clk} -attr xrf 9371 -attr oid 444 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(blue_x(2).lpi#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(blue_x(2).lpi#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {blue_x(2).lpi#1(0)} -pin  "reg(blue_x(2).lpi#1)" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(2).lpi#1}
load net {blue_x(2).lpi#1(1)} -pin  "reg(blue_x(2).lpi#1)" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(2).lpi#1}
load net {blue_x(2).lpi#1(2)} -pin  "reg(blue_x(2).lpi#1)" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(2).lpi#1}
load net {blue_x(2).lpi#1(3)} -pin  "reg(blue_x(2).lpi#1)" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(2).lpi#1}
load net {blue_x(2).lpi#1(4)} -pin  "reg(blue_x(2).lpi#1)" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(2).lpi#1}
load net {blue_x(2).lpi#1(5)} -pin  "reg(blue_x(2).lpi#1)" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(2).lpi#1}
load net {blue_x(2).lpi#1(6)} -pin  "reg(blue_x(2).lpi#1)" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(2).lpi#1}
load net {blue_x(2).lpi#1(7)} -pin  "reg(blue_x(2).lpi#1)" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(2).lpi#1}
load net {blue_x(2).lpi#1(8)} -pin  "reg(blue_x(2).lpi#1)" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(2).lpi#1}
load net {blue_x(2).lpi#1(9)} -pin  "reg(blue_x(2).lpi#1)" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(2).lpi#1}
load net {blue_x(2).lpi#1(10)} -pin  "reg(blue_x(2).lpi#1)" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(2).lpi#1}
load net {blue_x(2).lpi#1(11)} -pin  "reg(blue_x(2).lpi#1)" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(2).lpi#1}
load net {blue_x(2).lpi#1(12)} -pin  "reg(blue_x(2).lpi#1)" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(2).lpi#1}
load net {blue_x(2).lpi#1(13)} -pin  "reg(blue_x(2).lpi#1)" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(2).lpi#1}
load net {blue_x(2).lpi#1(14)} -pin  "reg(blue_x(2).lpi#1)" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(2).lpi#1}
load net {blue_x(2).lpi#1(15)} -pin  "reg(blue_x(2).lpi#1)" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(2).lpi#1}
load inst "not#189" "not(1)" "INTERFACE" -attr @path {/edge_detect/edge_detect:core/not#189} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {FRAME:a#5.lpi#1(0)} -pin  "not#189" {A(0)} -attr @path {/edge_detect/edge_detect:core/slc(FRAME:a#5.lpi#1)#2.itm}
load net {not#189.itm} -pin  "not#189" {Z(0)} -attr @path {/edge_detect/edge_detect:core/not#189.itm}
load inst "or#68" "or(4,1)" "INTERFACE" -attr @path {/edge_detect/edge_detect:core/or#68} -attr area 1.380120 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_or(1,4)"
load net {or.dcpl#4} -pin  "or#68" {A0(0)} -attr @path {/edge_detect/edge_detect:core/or.dcpl#4}
load net {exit:ACC_GX#1.lpi#1} -pin  "or#68" {A1(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC_GX#1.lpi#1}
load net {not#189.itm} -pin  "or#68" {A2(0)} -attr @path {/edge_detect/edge_detect:core/not#189.itm}
load net {FRAME:a#5.lpi#1(1)} -pin  "or#68" {A3(0)} -attr @path {/edge_detect/edge_detect:core/slc(FRAME:a#5.lpi#1)#4.itm}
load net {or#68.cse} -pin  "or#68" {Z(0)} -attr @path {/edge_detect/edge_detect:core/or#68.cse}
load inst "mux#16" "mux(2,16)" "INTERFACE" -attr xrf 9372 -attr oid 445 -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16} -attr area 14.711768 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(16,1,2)"
load net {blue_x(1).lpi#1.dfm#1(0)} -pin  "mux#16" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(1).lpi#1.dfm#1}
load net {blue_x(1).lpi#1.dfm#1(1)} -pin  "mux#16" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(1).lpi#1.dfm#1}
load net {blue_x(1).lpi#1.dfm#1(2)} -pin  "mux#16" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(1).lpi#1.dfm#1}
load net {blue_x(1).lpi#1.dfm#1(3)} -pin  "mux#16" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(1).lpi#1.dfm#1}
load net {blue_x(1).lpi#1.dfm#1(4)} -pin  "mux#16" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(1).lpi#1.dfm#1}
load net {blue_x(1).lpi#1.dfm#1(5)} -pin  "mux#16" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(1).lpi#1.dfm#1}
load net {blue_x(1).lpi#1.dfm#1(6)} -pin  "mux#16" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(1).lpi#1.dfm#1}
load net {blue_x(1).lpi#1.dfm#1(7)} -pin  "mux#16" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(1).lpi#1.dfm#1}
load net {blue_x(1).lpi#1.dfm#1(8)} -pin  "mux#16" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(1).lpi#1.dfm#1}
load net {blue_x(1).lpi#1.dfm#1(9)} -pin  "mux#16" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(1).lpi#1.dfm#1}
load net {blue_x(1).lpi#1.dfm#1(10)} -pin  "mux#16" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(1).lpi#1.dfm#1}
load net {blue_x(1).lpi#1.dfm#1(11)} -pin  "mux#16" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(1).lpi#1.dfm#1}
load net {blue_x(1).lpi#1.dfm#1(12)} -pin  "mux#16" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(1).lpi#1.dfm#1}
load net {blue_x(1).lpi#1.dfm#1(13)} -pin  "mux#16" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(1).lpi#1.dfm#1}
load net {blue_x(1).lpi#1.dfm#1(14)} -pin  "mux#16" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(1).lpi#1.dfm#1}
load net {blue_x(1).lpi#1.dfm#1(15)} -pin  "mux#16" {A0(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(1).lpi#1.dfm#1}
load net {ACC_GX:for:acc#7.ctmp.sva(0)} -pin  "mux#16" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#7.ctmp.sva}
load net {ACC_GX:for:acc#7.ctmp.sva(1)} -pin  "mux#16" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#7.ctmp.sva}
load net {ACC_GX:for:acc#7.ctmp.sva(2)} -pin  "mux#16" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#7.ctmp.sva}
load net {ACC_GX:for:acc#7.ctmp.sva(3)} -pin  "mux#16" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#7.ctmp.sva}
load net {ACC_GX:for:acc#7.ctmp.sva(4)} -pin  "mux#16" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#7.ctmp.sva}
load net {ACC_GX:for:acc#7.ctmp.sva(5)} -pin  "mux#16" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#7.ctmp.sva}
load net {ACC_GX:for:acc#7.ctmp.sva(6)} -pin  "mux#16" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#7.ctmp.sva}
load net {ACC_GX:for:acc#7.ctmp.sva(7)} -pin  "mux#16" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#7.ctmp.sva}
load net {ACC_GX:for:acc#7.ctmp.sva(8)} -pin  "mux#16" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#7.ctmp.sva}
load net {ACC_GX:for:acc#7.ctmp.sva(9)} -pin  "mux#16" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#7.ctmp.sva}
load net {ACC_GX:for:acc#7.ctmp.sva(10)} -pin  "mux#16" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#7.ctmp.sva}
load net {ACC_GX:for:acc#7.ctmp.sva(11)} -pin  "mux#16" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#7.ctmp.sva}
load net {ACC_GX:for:acc#7.ctmp.sva(12)} -pin  "mux#16" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#7.ctmp.sva}
load net {ACC_GX:for:acc#7.ctmp.sva(13)} -pin  "mux#16" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#7.ctmp.sva}
load net {ACC_GX:for:acc#7.ctmp.sva(14)} -pin  "mux#16" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#7.ctmp.sva}
load net {ACC_GX:for:acc#7.ctmp.sva(15)} -pin  "mux#16" {A1(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#7.ctmp.sva}
load net {or#68.cse} -pin  "mux#16" {S(0)} -attr @path {/edge_detect/edge_detect:core/or#68.cse}
load net {mux#16.itm(0)} -pin  "mux#16" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(1)} -pin  "mux#16" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(2)} -pin  "mux#16" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(3)} -pin  "mux#16" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(4)} -pin  "mux#16" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(5)} -pin  "mux#16" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(6)} -pin  "mux#16" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(7)} -pin  "mux#16" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(8)} -pin  "mux#16" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(9)} -pin  "mux#16" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(10)} -pin  "mux#16" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(11)} -pin  "mux#16" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(12)} -pin  "mux#16" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(13)} -pin  "mux#16" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(14)} -pin  "mux#16" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(15)} -pin  "mux#16" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load inst "reg(blue_x(1).lpi#1)" "reg(16,1,1,-1,0)" "INTERFACE" -attr xrf 9373 -attr oid 446 -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(blue_x(1).lpi#1)}
load net {mux#16.itm(0)} -pin  "reg(blue_x(1).lpi#1)" {D(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(1)} -pin  "reg(blue_x(1).lpi#1)" {D(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(2)} -pin  "reg(blue_x(1).lpi#1)" {D(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(3)} -pin  "reg(blue_x(1).lpi#1)" {D(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(4)} -pin  "reg(blue_x(1).lpi#1)" {D(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(5)} -pin  "reg(blue_x(1).lpi#1)" {D(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(6)} -pin  "reg(blue_x(1).lpi#1)" {D(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(7)} -pin  "reg(blue_x(1).lpi#1)" {D(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(8)} -pin  "reg(blue_x(1).lpi#1)" {D(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(9)} -pin  "reg(blue_x(1).lpi#1)" {D(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(10)} -pin  "reg(blue_x(1).lpi#1)" {D(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(11)} -pin  "reg(blue_x(1).lpi#1)" {D(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(12)} -pin  "reg(blue_x(1).lpi#1)" {D(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(13)} -pin  "reg(blue_x(1).lpi#1)" {D(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(14)} -pin  "reg(blue_x(1).lpi#1)" {D(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(15)} -pin  "reg(blue_x(1).lpi#1)" {D(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {GND} -pin  "reg(blue_x(1).lpi#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(blue_x(1).lpi#1)" {DRa(1)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(blue_x(1).lpi#1)" {DRa(2)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(blue_x(1).lpi#1)" {DRa(3)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(blue_x(1).lpi#1)" {DRa(4)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(blue_x(1).lpi#1)" {DRa(5)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(blue_x(1).lpi#1)" {DRa(6)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(blue_x(1).lpi#1)" {DRa(7)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(blue_x(1).lpi#1)" {DRa(8)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(blue_x(1).lpi#1)" {DRa(9)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(blue_x(1).lpi#1)" {DRa(10)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(blue_x(1).lpi#1)" {DRa(11)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(blue_x(1).lpi#1)" {DRa(12)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(blue_x(1).lpi#1)" {DRa(13)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(blue_x(1).lpi#1)" {DRa(14)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(blue_x(1).lpi#1)" {DRa(15)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {clk} -pin  "reg(blue_x(1).lpi#1)" {clk} -attr xrf 9374 -attr oid 447 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(blue_x(1).lpi#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(blue_x(1).lpi#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {blue_x(1).lpi#1(0)} -pin  "reg(blue_x(1).lpi#1)" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(1).lpi#1}
load net {blue_x(1).lpi#1(1)} -pin  "reg(blue_x(1).lpi#1)" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(1).lpi#1}
load net {blue_x(1).lpi#1(2)} -pin  "reg(blue_x(1).lpi#1)" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(1).lpi#1}
load net {blue_x(1).lpi#1(3)} -pin  "reg(blue_x(1).lpi#1)" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(1).lpi#1}
load net {blue_x(1).lpi#1(4)} -pin  "reg(blue_x(1).lpi#1)" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(1).lpi#1}
load net {blue_x(1).lpi#1(5)} -pin  "reg(blue_x(1).lpi#1)" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(1).lpi#1}
load net {blue_x(1).lpi#1(6)} -pin  "reg(blue_x(1).lpi#1)" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(1).lpi#1}
load net {blue_x(1).lpi#1(7)} -pin  "reg(blue_x(1).lpi#1)" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(1).lpi#1}
load net {blue_x(1).lpi#1(8)} -pin  "reg(blue_x(1).lpi#1)" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(1).lpi#1}
load net {blue_x(1).lpi#1(9)} -pin  "reg(blue_x(1).lpi#1)" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(1).lpi#1}
load net {blue_x(1).lpi#1(10)} -pin  "reg(blue_x(1).lpi#1)" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(1).lpi#1}
load net {blue_x(1).lpi#1(11)} -pin  "reg(blue_x(1).lpi#1)" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(1).lpi#1}
load net {blue_x(1).lpi#1(12)} -pin  "reg(blue_x(1).lpi#1)" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(1).lpi#1}
load net {blue_x(1).lpi#1(13)} -pin  "reg(blue_x(1).lpi#1)" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(1).lpi#1}
load net {blue_x(1).lpi#1(14)} -pin  "reg(blue_x(1).lpi#1)" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(1).lpi#1}
load net {blue_x(1).lpi#1(15)} -pin  "reg(blue_x(1).lpi#1)" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(1).lpi#1}
load inst "or#73" "or(3,1)" "INTERFACE" -attr @path {/edge_detect/edge_detect:core/or#73} -attr area 1.055476 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_or(1,3)"
load net {or.dcpl#4} -pin  "or#73" {A0(0)} -attr @path {/edge_detect/edge_detect:core/or.dcpl#4}
load net {or.dcpl#58} -pin  "or#73" {A1(0)} -attr @path {/edge_detect/edge_detect:core/or.dcpl#58}
load net {FRAME:a#5.lpi#1(1)} -pin  "or#73" {A2(0)} -attr @path {/edge_detect/edge_detect:core/slc(FRAME:a#5.lpi#1)#1.itm}
load net {or#73.cse} -pin  "or#73" {Z(0)} -attr @path {/edge_detect/edge_detect:core/or#73.cse}
load inst "mux#17" "mux(2,16)" "INTERFACE" -attr xrf 9375 -attr oid 448 -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17} -attr area 14.711768 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(16,1,2)"
load net {blue_x(0).lpi#1.dfm#1(0)} -pin  "mux#17" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(0).lpi#1.dfm#1}
load net {blue_x(0).lpi#1.dfm#1(1)} -pin  "mux#17" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(0).lpi#1.dfm#1}
load net {blue_x(0).lpi#1.dfm#1(2)} -pin  "mux#17" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(0).lpi#1.dfm#1}
load net {blue_x(0).lpi#1.dfm#1(3)} -pin  "mux#17" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(0).lpi#1.dfm#1}
load net {blue_x(0).lpi#1.dfm#1(4)} -pin  "mux#17" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(0).lpi#1.dfm#1}
load net {blue_x(0).lpi#1.dfm#1(5)} -pin  "mux#17" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(0).lpi#1.dfm#1}
load net {blue_x(0).lpi#1.dfm#1(6)} -pin  "mux#17" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(0).lpi#1.dfm#1}
load net {blue_x(0).lpi#1.dfm#1(7)} -pin  "mux#17" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(0).lpi#1.dfm#1}
load net {blue_x(0).lpi#1.dfm#1(8)} -pin  "mux#17" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(0).lpi#1.dfm#1}
load net {blue_x(0).lpi#1.dfm#1(9)} -pin  "mux#17" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(0).lpi#1.dfm#1}
load net {blue_x(0).lpi#1.dfm#1(10)} -pin  "mux#17" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(0).lpi#1.dfm#1}
load net {blue_x(0).lpi#1.dfm#1(11)} -pin  "mux#17" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(0).lpi#1.dfm#1}
load net {blue_x(0).lpi#1.dfm#1(12)} -pin  "mux#17" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(0).lpi#1.dfm#1}
load net {blue_x(0).lpi#1.dfm#1(13)} -pin  "mux#17" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(0).lpi#1.dfm#1}
load net {blue_x(0).lpi#1.dfm#1(14)} -pin  "mux#17" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(0).lpi#1.dfm#1}
load net {blue_x(0).lpi#1.dfm#1(15)} -pin  "mux#17" {A0(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(0).lpi#1.dfm#1}
load net {ACC_GX:for:acc#7.ctmp.sva(0)} -pin  "mux#17" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#7.ctmp.sva}
load net {ACC_GX:for:acc#7.ctmp.sva(1)} -pin  "mux#17" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#7.ctmp.sva}
load net {ACC_GX:for:acc#7.ctmp.sva(2)} -pin  "mux#17" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#7.ctmp.sva}
load net {ACC_GX:for:acc#7.ctmp.sva(3)} -pin  "mux#17" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#7.ctmp.sva}
load net {ACC_GX:for:acc#7.ctmp.sva(4)} -pin  "mux#17" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#7.ctmp.sva}
load net {ACC_GX:for:acc#7.ctmp.sva(5)} -pin  "mux#17" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#7.ctmp.sva}
load net {ACC_GX:for:acc#7.ctmp.sva(6)} -pin  "mux#17" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#7.ctmp.sva}
load net {ACC_GX:for:acc#7.ctmp.sva(7)} -pin  "mux#17" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#7.ctmp.sva}
load net {ACC_GX:for:acc#7.ctmp.sva(8)} -pin  "mux#17" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#7.ctmp.sva}
load net {ACC_GX:for:acc#7.ctmp.sva(9)} -pin  "mux#17" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#7.ctmp.sva}
load net {ACC_GX:for:acc#7.ctmp.sva(10)} -pin  "mux#17" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#7.ctmp.sva}
load net {ACC_GX:for:acc#7.ctmp.sva(11)} -pin  "mux#17" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#7.ctmp.sva}
load net {ACC_GX:for:acc#7.ctmp.sva(12)} -pin  "mux#17" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#7.ctmp.sva}
load net {ACC_GX:for:acc#7.ctmp.sva(13)} -pin  "mux#17" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#7.ctmp.sva}
load net {ACC_GX:for:acc#7.ctmp.sva(14)} -pin  "mux#17" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#7.ctmp.sva}
load net {ACC_GX:for:acc#7.ctmp.sva(15)} -pin  "mux#17" {A1(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#7.ctmp.sva}
load net {or#73.cse} -pin  "mux#17" {S(0)} -attr @path {/edge_detect/edge_detect:core/or#73.cse}
load net {mux#17.itm(0)} -pin  "mux#17" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(1)} -pin  "mux#17" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(2)} -pin  "mux#17" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(3)} -pin  "mux#17" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(4)} -pin  "mux#17" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(5)} -pin  "mux#17" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(6)} -pin  "mux#17" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(7)} -pin  "mux#17" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(8)} -pin  "mux#17" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(9)} -pin  "mux#17" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(10)} -pin  "mux#17" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(11)} -pin  "mux#17" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(12)} -pin  "mux#17" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(13)} -pin  "mux#17" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(14)} -pin  "mux#17" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(15)} -pin  "mux#17" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load inst "reg(blue_x(0).lpi#1)" "reg(16,1,1,-1,0)" "INTERFACE" -attr xrf 9376 -attr oid 449 -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(blue_x(0).lpi#1)}
load net {mux#17.itm(0)} -pin  "reg(blue_x(0).lpi#1)" {D(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(1)} -pin  "reg(blue_x(0).lpi#1)" {D(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(2)} -pin  "reg(blue_x(0).lpi#1)" {D(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(3)} -pin  "reg(blue_x(0).lpi#1)" {D(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(4)} -pin  "reg(blue_x(0).lpi#1)" {D(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(5)} -pin  "reg(blue_x(0).lpi#1)" {D(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(6)} -pin  "reg(blue_x(0).lpi#1)" {D(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(7)} -pin  "reg(blue_x(0).lpi#1)" {D(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(8)} -pin  "reg(blue_x(0).lpi#1)" {D(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(9)} -pin  "reg(blue_x(0).lpi#1)" {D(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(10)} -pin  "reg(blue_x(0).lpi#1)" {D(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(11)} -pin  "reg(blue_x(0).lpi#1)" {D(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(12)} -pin  "reg(blue_x(0).lpi#1)" {D(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(13)} -pin  "reg(blue_x(0).lpi#1)" {D(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(14)} -pin  "reg(blue_x(0).lpi#1)" {D(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(15)} -pin  "reg(blue_x(0).lpi#1)" {D(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {GND} -pin  "reg(blue_x(0).lpi#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(blue_x(0).lpi#1)" {DRa(1)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(blue_x(0).lpi#1)" {DRa(2)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(blue_x(0).lpi#1)" {DRa(3)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(blue_x(0).lpi#1)" {DRa(4)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(blue_x(0).lpi#1)" {DRa(5)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(blue_x(0).lpi#1)" {DRa(6)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(blue_x(0).lpi#1)" {DRa(7)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(blue_x(0).lpi#1)" {DRa(8)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(blue_x(0).lpi#1)" {DRa(9)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(blue_x(0).lpi#1)" {DRa(10)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(blue_x(0).lpi#1)" {DRa(11)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(blue_x(0).lpi#1)" {DRa(12)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(blue_x(0).lpi#1)" {DRa(13)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(blue_x(0).lpi#1)" {DRa(14)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(blue_x(0).lpi#1)" {DRa(15)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {clk} -pin  "reg(blue_x(0).lpi#1)" {clk} -attr xrf 9377 -attr oid 450 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(blue_x(0).lpi#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(blue_x(0).lpi#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {blue_x(0).lpi#1(0)} -pin  "reg(blue_x(0).lpi#1)" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(0).lpi#1}
load net {blue_x(0).lpi#1(1)} -pin  "reg(blue_x(0).lpi#1)" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(0).lpi#1}
load net {blue_x(0).lpi#1(2)} -pin  "reg(blue_x(0).lpi#1)" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(0).lpi#1}
load net {blue_x(0).lpi#1(3)} -pin  "reg(blue_x(0).lpi#1)" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(0).lpi#1}
load net {blue_x(0).lpi#1(4)} -pin  "reg(blue_x(0).lpi#1)" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(0).lpi#1}
load net {blue_x(0).lpi#1(5)} -pin  "reg(blue_x(0).lpi#1)" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(0).lpi#1}
load net {blue_x(0).lpi#1(6)} -pin  "reg(blue_x(0).lpi#1)" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(0).lpi#1}
load net {blue_x(0).lpi#1(7)} -pin  "reg(blue_x(0).lpi#1)" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(0).lpi#1}
load net {blue_x(0).lpi#1(8)} -pin  "reg(blue_x(0).lpi#1)" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(0).lpi#1}
load net {blue_x(0).lpi#1(9)} -pin  "reg(blue_x(0).lpi#1)" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(0).lpi#1}
load net {blue_x(0).lpi#1(10)} -pin  "reg(blue_x(0).lpi#1)" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(0).lpi#1}
load net {blue_x(0).lpi#1(11)} -pin  "reg(blue_x(0).lpi#1)" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(0).lpi#1}
load net {blue_x(0).lpi#1(12)} -pin  "reg(blue_x(0).lpi#1)" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(0).lpi#1}
load net {blue_x(0).lpi#1(13)} -pin  "reg(blue_x(0).lpi#1)" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(0).lpi#1}
load net {blue_x(0).lpi#1(14)} -pin  "reg(blue_x(0).lpi#1)" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(0).lpi#1}
load net {blue_x(0).lpi#1(15)} -pin  "reg(blue_x(0).lpi#1)" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(0).lpi#1}
load inst "mux#18" "mux(2,16)" "INTERFACE" -attr xrf 9378 -attr oid 451 -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18} -attr area 14.711768 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(16,1,2)"
load net {green_x(2).lpi#1.dfm#1(0)} -pin  "mux#18" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(2).lpi#1.dfm#1}
load net {green_x(2).lpi#1.dfm#1(1)} -pin  "mux#18" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(2).lpi#1.dfm#1}
load net {green_x(2).lpi#1.dfm#1(2)} -pin  "mux#18" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(2).lpi#1.dfm#1}
load net {green_x(2).lpi#1.dfm#1(3)} -pin  "mux#18" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(2).lpi#1.dfm#1}
load net {green_x(2).lpi#1.dfm#1(4)} -pin  "mux#18" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(2).lpi#1.dfm#1}
load net {green_x(2).lpi#1.dfm#1(5)} -pin  "mux#18" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(2).lpi#1.dfm#1}
load net {green_x(2).lpi#1.dfm#1(6)} -pin  "mux#18" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(2).lpi#1.dfm#1}
load net {green_x(2).lpi#1.dfm#1(7)} -pin  "mux#18" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(2).lpi#1.dfm#1}
load net {green_x(2).lpi#1.dfm#1(8)} -pin  "mux#18" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(2).lpi#1.dfm#1}
load net {green_x(2).lpi#1.dfm#1(9)} -pin  "mux#18" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(2).lpi#1.dfm#1}
load net {green_x(2).lpi#1.dfm#1(10)} -pin  "mux#18" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(2).lpi#1.dfm#1}
load net {green_x(2).lpi#1.dfm#1(11)} -pin  "mux#18" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(2).lpi#1.dfm#1}
load net {green_x(2).lpi#1.dfm#1(12)} -pin  "mux#18" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(2).lpi#1.dfm#1}
load net {green_x(2).lpi#1.dfm#1(13)} -pin  "mux#18" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(2).lpi#1.dfm#1}
load net {green_x(2).lpi#1.dfm#1(14)} -pin  "mux#18" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(2).lpi#1.dfm#1}
load net {green_x(2).lpi#1.dfm#1(15)} -pin  "mux#18" {A0(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(2).lpi#1.dfm#1}
load net {ACC_GX:for:acc#4.ctmp.sva(0)} -pin  "mux#18" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#4.ctmp.sva}
load net {ACC_GX:for:acc#4.ctmp.sva(1)} -pin  "mux#18" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#4.ctmp.sva}
load net {ACC_GX:for:acc#4.ctmp.sva(2)} -pin  "mux#18" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#4.ctmp.sva}
load net {ACC_GX:for:acc#4.ctmp.sva(3)} -pin  "mux#18" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#4.ctmp.sva}
load net {ACC_GX:for:acc#4.ctmp.sva(4)} -pin  "mux#18" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#4.ctmp.sva}
load net {ACC_GX:for:acc#4.ctmp.sva(5)} -pin  "mux#18" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#4.ctmp.sva}
load net {ACC_GX:for:acc#4.ctmp.sva(6)} -pin  "mux#18" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#4.ctmp.sva}
load net {ACC_GX:for:acc#4.ctmp.sva(7)} -pin  "mux#18" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#4.ctmp.sva}
load net {ACC_GX:for:acc#4.ctmp.sva(8)} -pin  "mux#18" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#4.ctmp.sva}
load net {ACC_GX:for:acc#4.ctmp.sva(9)} -pin  "mux#18" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#4.ctmp.sva}
load net {ACC_GX:for:acc#4.ctmp.sva(10)} -pin  "mux#18" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#4.ctmp.sva}
load net {ACC_GX:for:acc#4.ctmp.sva(11)} -pin  "mux#18" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#4.ctmp.sva}
load net {ACC_GX:for:acc#4.ctmp.sva(12)} -pin  "mux#18" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#4.ctmp.sva}
load net {ACC_GX:for:acc#4.ctmp.sva(13)} -pin  "mux#18" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#4.ctmp.sva}
load net {ACC_GX:for:acc#4.ctmp.sva(14)} -pin  "mux#18" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#4.ctmp.sva}
load net {ACC_GX:for:acc#4.ctmp.sva(15)} -pin  "mux#18" {A1(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#4.ctmp.sva}
load net {or#63.cse} -pin  "mux#18" {S(0)} -attr @path {/edge_detect/edge_detect:core/or#63.cse}
load net {mux#18.itm(0)} -pin  "mux#18" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(1)} -pin  "mux#18" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(2)} -pin  "mux#18" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(3)} -pin  "mux#18" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(4)} -pin  "mux#18" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(5)} -pin  "mux#18" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(6)} -pin  "mux#18" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(7)} -pin  "mux#18" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(8)} -pin  "mux#18" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(9)} -pin  "mux#18" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(10)} -pin  "mux#18" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(11)} -pin  "mux#18" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(12)} -pin  "mux#18" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(13)} -pin  "mux#18" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(14)} -pin  "mux#18" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(15)} -pin  "mux#18" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load inst "reg(green_x(2).lpi#1)" "reg(16,1,1,-1,0)" "INTERFACE" -attr xrf 9379 -attr oid 452 -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(green_x(2).lpi#1)}
load net {mux#18.itm(0)} -pin  "reg(green_x(2).lpi#1)" {D(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(1)} -pin  "reg(green_x(2).lpi#1)" {D(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(2)} -pin  "reg(green_x(2).lpi#1)" {D(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(3)} -pin  "reg(green_x(2).lpi#1)" {D(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(4)} -pin  "reg(green_x(2).lpi#1)" {D(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(5)} -pin  "reg(green_x(2).lpi#1)" {D(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(6)} -pin  "reg(green_x(2).lpi#1)" {D(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(7)} -pin  "reg(green_x(2).lpi#1)" {D(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(8)} -pin  "reg(green_x(2).lpi#1)" {D(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(9)} -pin  "reg(green_x(2).lpi#1)" {D(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(10)} -pin  "reg(green_x(2).lpi#1)" {D(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(11)} -pin  "reg(green_x(2).lpi#1)" {D(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(12)} -pin  "reg(green_x(2).lpi#1)" {D(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(13)} -pin  "reg(green_x(2).lpi#1)" {D(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(14)} -pin  "reg(green_x(2).lpi#1)" {D(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(15)} -pin  "reg(green_x(2).lpi#1)" {D(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {GND} -pin  "reg(green_x(2).lpi#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(green_x(2).lpi#1)" {DRa(1)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(green_x(2).lpi#1)" {DRa(2)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(green_x(2).lpi#1)" {DRa(3)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(green_x(2).lpi#1)" {DRa(4)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(green_x(2).lpi#1)" {DRa(5)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(green_x(2).lpi#1)" {DRa(6)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(green_x(2).lpi#1)" {DRa(7)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(green_x(2).lpi#1)" {DRa(8)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(green_x(2).lpi#1)" {DRa(9)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(green_x(2).lpi#1)" {DRa(10)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(green_x(2).lpi#1)" {DRa(11)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(green_x(2).lpi#1)" {DRa(12)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(green_x(2).lpi#1)" {DRa(13)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(green_x(2).lpi#1)" {DRa(14)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(green_x(2).lpi#1)" {DRa(15)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {clk} -pin  "reg(green_x(2).lpi#1)" {clk} -attr xrf 9380 -attr oid 453 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(green_x(2).lpi#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(green_x(2).lpi#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {green_x(2).lpi#1(0)} -pin  "reg(green_x(2).lpi#1)" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(2).lpi#1}
load net {green_x(2).lpi#1(1)} -pin  "reg(green_x(2).lpi#1)" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(2).lpi#1}
load net {green_x(2).lpi#1(2)} -pin  "reg(green_x(2).lpi#1)" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(2).lpi#1}
load net {green_x(2).lpi#1(3)} -pin  "reg(green_x(2).lpi#1)" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(2).lpi#1}
load net {green_x(2).lpi#1(4)} -pin  "reg(green_x(2).lpi#1)" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(2).lpi#1}
load net {green_x(2).lpi#1(5)} -pin  "reg(green_x(2).lpi#1)" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(2).lpi#1}
load net {green_x(2).lpi#1(6)} -pin  "reg(green_x(2).lpi#1)" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(2).lpi#1}
load net {green_x(2).lpi#1(7)} -pin  "reg(green_x(2).lpi#1)" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(2).lpi#1}
load net {green_x(2).lpi#1(8)} -pin  "reg(green_x(2).lpi#1)" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(2).lpi#1}
load net {green_x(2).lpi#1(9)} -pin  "reg(green_x(2).lpi#1)" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(2).lpi#1}
load net {green_x(2).lpi#1(10)} -pin  "reg(green_x(2).lpi#1)" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(2).lpi#1}
load net {green_x(2).lpi#1(11)} -pin  "reg(green_x(2).lpi#1)" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(2).lpi#1}
load net {green_x(2).lpi#1(12)} -pin  "reg(green_x(2).lpi#1)" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(2).lpi#1}
load net {green_x(2).lpi#1(13)} -pin  "reg(green_x(2).lpi#1)" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(2).lpi#1}
load net {green_x(2).lpi#1(14)} -pin  "reg(green_x(2).lpi#1)" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(2).lpi#1}
load net {green_x(2).lpi#1(15)} -pin  "reg(green_x(2).lpi#1)" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(2).lpi#1}
load inst "mux#19" "mux(2,16)" "INTERFACE" -attr xrf 9381 -attr oid 454 -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19} -attr area 14.711768 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(16,1,2)"
load net {green_x(1).lpi#1.dfm#1(0)} -pin  "mux#19" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(1).lpi#1.dfm#1}
load net {green_x(1).lpi#1.dfm#1(1)} -pin  "mux#19" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(1).lpi#1.dfm#1}
load net {green_x(1).lpi#1.dfm#1(2)} -pin  "mux#19" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(1).lpi#1.dfm#1}
load net {green_x(1).lpi#1.dfm#1(3)} -pin  "mux#19" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(1).lpi#1.dfm#1}
load net {green_x(1).lpi#1.dfm#1(4)} -pin  "mux#19" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(1).lpi#1.dfm#1}
load net {green_x(1).lpi#1.dfm#1(5)} -pin  "mux#19" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(1).lpi#1.dfm#1}
load net {green_x(1).lpi#1.dfm#1(6)} -pin  "mux#19" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(1).lpi#1.dfm#1}
load net {green_x(1).lpi#1.dfm#1(7)} -pin  "mux#19" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(1).lpi#1.dfm#1}
load net {green_x(1).lpi#1.dfm#1(8)} -pin  "mux#19" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(1).lpi#1.dfm#1}
load net {green_x(1).lpi#1.dfm#1(9)} -pin  "mux#19" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(1).lpi#1.dfm#1}
load net {green_x(1).lpi#1.dfm#1(10)} -pin  "mux#19" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(1).lpi#1.dfm#1}
load net {green_x(1).lpi#1.dfm#1(11)} -pin  "mux#19" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(1).lpi#1.dfm#1}
load net {green_x(1).lpi#1.dfm#1(12)} -pin  "mux#19" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(1).lpi#1.dfm#1}
load net {green_x(1).lpi#1.dfm#1(13)} -pin  "mux#19" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(1).lpi#1.dfm#1}
load net {green_x(1).lpi#1.dfm#1(14)} -pin  "mux#19" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(1).lpi#1.dfm#1}
load net {green_x(1).lpi#1.dfm#1(15)} -pin  "mux#19" {A0(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(1).lpi#1.dfm#1}
load net {ACC_GX:for:acc#4.ctmp.sva(0)} -pin  "mux#19" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#4.ctmp.sva}
load net {ACC_GX:for:acc#4.ctmp.sva(1)} -pin  "mux#19" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#4.ctmp.sva}
load net {ACC_GX:for:acc#4.ctmp.sva(2)} -pin  "mux#19" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#4.ctmp.sva}
load net {ACC_GX:for:acc#4.ctmp.sva(3)} -pin  "mux#19" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#4.ctmp.sva}
load net {ACC_GX:for:acc#4.ctmp.sva(4)} -pin  "mux#19" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#4.ctmp.sva}
load net {ACC_GX:for:acc#4.ctmp.sva(5)} -pin  "mux#19" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#4.ctmp.sva}
load net {ACC_GX:for:acc#4.ctmp.sva(6)} -pin  "mux#19" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#4.ctmp.sva}
load net {ACC_GX:for:acc#4.ctmp.sva(7)} -pin  "mux#19" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#4.ctmp.sva}
load net {ACC_GX:for:acc#4.ctmp.sva(8)} -pin  "mux#19" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#4.ctmp.sva}
load net {ACC_GX:for:acc#4.ctmp.sva(9)} -pin  "mux#19" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#4.ctmp.sva}
load net {ACC_GX:for:acc#4.ctmp.sva(10)} -pin  "mux#19" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#4.ctmp.sva}
load net {ACC_GX:for:acc#4.ctmp.sva(11)} -pin  "mux#19" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#4.ctmp.sva}
load net {ACC_GX:for:acc#4.ctmp.sva(12)} -pin  "mux#19" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#4.ctmp.sva}
load net {ACC_GX:for:acc#4.ctmp.sva(13)} -pin  "mux#19" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#4.ctmp.sva}
load net {ACC_GX:for:acc#4.ctmp.sva(14)} -pin  "mux#19" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#4.ctmp.sva}
load net {ACC_GX:for:acc#4.ctmp.sva(15)} -pin  "mux#19" {A1(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#4.ctmp.sva}
load net {or#68.cse} -pin  "mux#19" {S(0)} -attr @path {/edge_detect/edge_detect:core/or#68.cse}
load net {mux#19.itm(0)} -pin  "mux#19" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(1)} -pin  "mux#19" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(2)} -pin  "mux#19" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(3)} -pin  "mux#19" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(4)} -pin  "mux#19" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(5)} -pin  "mux#19" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(6)} -pin  "mux#19" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(7)} -pin  "mux#19" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(8)} -pin  "mux#19" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(9)} -pin  "mux#19" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(10)} -pin  "mux#19" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(11)} -pin  "mux#19" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(12)} -pin  "mux#19" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(13)} -pin  "mux#19" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(14)} -pin  "mux#19" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(15)} -pin  "mux#19" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load inst "reg(green_x(1).lpi#1)" "reg(16,1,1,-1,0)" "INTERFACE" -attr xrf 9382 -attr oid 455 -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(green_x(1).lpi#1)}
load net {mux#19.itm(0)} -pin  "reg(green_x(1).lpi#1)" {D(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(1)} -pin  "reg(green_x(1).lpi#1)" {D(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(2)} -pin  "reg(green_x(1).lpi#1)" {D(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(3)} -pin  "reg(green_x(1).lpi#1)" {D(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(4)} -pin  "reg(green_x(1).lpi#1)" {D(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(5)} -pin  "reg(green_x(1).lpi#1)" {D(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(6)} -pin  "reg(green_x(1).lpi#1)" {D(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(7)} -pin  "reg(green_x(1).lpi#1)" {D(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(8)} -pin  "reg(green_x(1).lpi#1)" {D(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(9)} -pin  "reg(green_x(1).lpi#1)" {D(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(10)} -pin  "reg(green_x(1).lpi#1)" {D(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(11)} -pin  "reg(green_x(1).lpi#1)" {D(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(12)} -pin  "reg(green_x(1).lpi#1)" {D(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(13)} -pin  "reg(green_x(1).lpi#1)" {D(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(14)} -pin  "reg(green_x(1).lpi#1)" {D(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(15)} -pin  "reg(green_x(1).lpi#1)" {D(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {GND} -pin  "reg(green_x(1).lpi#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(green_x(1).lpi#1)" {DRa(1)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(green_x(1).lpi#1)" {DRa(2)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(green_x(1).lpi#1)" {DRa(3)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(green_x(1).lpi#1)" {DRa(4)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(green_x(1).lpi#1)" {DRa(5)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(green_x(1).lpi#1)" {DRa(6)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(green_x(1).lpi#1)" {DRa(7)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(green_x(1).lpi#1)" {DRa(8)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(green_x(1).lpi#1)" {DRa(9)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(green_x(1).lpi#1)" {DRa(10)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(green_x(1).lpi#1)" {DRa(11)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(green_x(1).lpi#1)" {DRa(12)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(green_x(1).lpi#1)" {DRa(13)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(green_x(1).lpi#1)" {DRa(14)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(green_x(1).lpi#1)" {DRa(15)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {clk} -pin  "reg(green_x(1).lpi#1)" {clk} -attr xrf 9383 -attr oid 456 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(green_x(1).lpi#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(green_x(1).lpi#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {green_x(1).lpi#1(0)} -pin  "reg(green_x(1).lpi#1)" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(1).lpi#1}
load net {green_x(1).lpi#1(1)} -pin  "reg(green_x(1).lpi#1)" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(1).lpi#1}
load net {green_x(1).lpi#1(2)} -pin  "reg(green_x(1).lpi#1)" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(1).lpi#1}
load net {green_x(1).lpi#1(3)} -pin  "reg(green_x(1).lpi#1)" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(1).lpi#1}
load net {green_x(1).lpi#1(4)} -pin  "reg(green_x(1).lpi#1)" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(1).lpi#1}
load net {green_x(1).lpi#1(5)} -pin  "reg(green_x(1).lpi#1)" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(1).lpi#1}
load net {green_x(1).lpi#1(6)} -pin  "reg(green_x(1).lpi#1)" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(1).lpi#1}
load net {green_x(1).lpi#1(7)} -pin  "reg(green_x(1).lpi#1)" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(1).lpi#1}
load net {green_x(1).lpi#1(8)} -pin  "reg(green_x(1).lpi#1)" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(1).lpi#1}
load net {green_x(1).lpi#1(9)} -pin  "reg(green_x(1).lpi#1)" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(1).lpi#1}
load net {green_x(1).lpi#1(10)} -pin  "reg(green_x(1).lpi#1)" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(1).lpi#1}
load net {green_x(1).lpi#1(11)} -pin  "reg(green_x(1).lpi#1)" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(1).lpi#1}
load net {green_x(1).lpi#1(12)} -pin  "reg(green_x(1).lpi#1)" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(1).lpi#1}
load net {green_x(1).lpi#1(13)} -pin  "reg(green_x(1).lpi#1)" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(1).lpi#1}
load net {green_x(1).lpi#1(14)} -pin  "reg(green_x(1).lpi#1)" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(1).lpi#1}
load net {green_x(1).lpi#1(15)} -pin  "reg(green_x(1).lpi#1)" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(1).lpi#1}
load inst "mux#20" "mux(2,16)" "INTERFACE" -attr xrf 9384 -attr oid 457 -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20} -attr area 14.711768 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(16,1,2)"
load net {green_x(0).lpi#1.dfm#1(0)} -pin  "mux#20" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(0).lpi#1.dfm#1}
load net {green_x(0).lpi#1.dfm#1(1)} -pin  "mux#20" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(0).lpi#1.dfm#1}
load net {green_x(0).lpi#1.dfm#1(2)} -pin  "mux#20" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(0).lpi#1.dfm#1}
load net {green_x(0).lpi#1.dfm#1(3)} -pin  "mux#20" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(0).lpi#1.dfm#1}
load net {green_x(0).lpi#1.dfm#1(4)} -pin  "mux#20" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(0).lpi#1.dfm#1}
load net {green_x(0).lpi#1.dfm#1(5)} -pin  "mux#20" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(0).lpi#1.dfm#1}
load net {green_x(0).lpi#1.dfm#1(6)} -pin  "mux#20" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(0).lpi#1.dfm#1}
load net {green_x(0).lpi#1.dfm#1(7)} -pin  "mux#20" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(0).lpi#1.dfm#1}
load net {green_x(0).lpi#1.dfm#1(8)} -pin  "mux#20" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(0).lpi#1.dfm#1}
load net {green_x(0).lpi#1.dfm#1(9)} -pin  "mux#20" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(0).lpi#1.dfm#1}
load net {green_x(0).lpi#1.dfm#1(10)} -pin  "mux#20" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(0).lpi#1.dfm#1}
load net {green_x(0).lpi#1.dfm#1(11)} -pin  "mux#20" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(0).lpi#1.dfm#1}
load net {green_x(0).lpi#1.dfm#1(12)} -pin  "mux#20" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(0).lpi#1.dfm#1}
load net {green_x(0).lpi#1.dfm#1(13)} -pin  "mux#20" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(0).lpi#1.dfm#1}
load net {green_x(0).lpi#1.dfm#1(14)} -pin  "mux#20" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(0).lpi#1.dfm#1}
load net {green_x(0).lpi#1.dfm#1(15)} -pin  "mux#20" {A0(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(0).lpi#1.dfm#1}
load net {ACC_GX:for:acc#4.ctmp.sva(0)} -pin  "mux#20" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#4.ctmp.sva}
load net {ACC_GX:for:acc#4.ctmp.sva(1)} -pin  "mux#20" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#4.ctmp.sva}
load net {ACC_GX:for:acc#4.ctmp.sva(2)} -pin  "mux#20" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#4.ctmp.sva}
load net {ACC_GX:for:acc#4.ctmp.sva(3)} -pin  "mux#20" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#4.ctmp.sva}
load net {ACC_GX:for:acc#4.ctmp.sva(4)} -pin  "mux#20" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#4.ctmp.sva}
load net {ACC_GX:for:acc#4.ctmp.sva(5)} -pin  "mux#20" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#4.ctmp.sva}
load net {ACC_GX:for:acc#4.ctmp.sva(6)} -pin  "mux#20" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#4.ctmp.sva}
load net {ACC_GX:for:acc#4.ctmp.sva(7)} -pin  "mux#20" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#4.ctmp.sva}
load net {ACC_GX:for:acc#4.ctmp.sva(8)} -pin  "mux#20" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#4.ctmp.sva}
load net {ACC_GX:for:acc#4.ctmp.sva(9)} -pin  "mux#20" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#4.ctmp.sva}
load net {ACC_GX:for:acc#4.ctmp.sva(10)} -pin  "mux#20" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#4.ctmp.sva}
load net {ACC_GX:for:acc#4.ctmp.sva(11)} -pin  "mux#20" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#4.ctmp.sva}
load net {ACC_GX:for:acc#4.ctmp.sva(12)} -pin  "mux#20" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#4.ctmp.sva}
load net {ACC_GX:for:acc#4.ctmp.sva(13)} -pin  "mux#20" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#4.ctmp.sva}
load net {ACC_GX:for:acc#4.ctmp.sva(14)} -pin  "mux#20" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#4.ctmp.sva}
load net {ACC_GX:for:acc#4.ctmp.sva(15)} -pin  "mux#20" {A1(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#4.ctmp.sva}
load net {or#73.cse} -pin  "mux#20" {S(0)} -attr @path {/edge_detect/edge_detect:core/or#73.cse}
load net {mux#20.itm(0)} -pin  "mux#20" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(1)} -pin  "mux#20" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(2)} -pin  "mux#20" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(3)} -pin  "mux#20" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(4)} -pin  "mux#20" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(5)} -pin  "mux#20" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(6)} -pin  "mux#20" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(7)} -pin  "mux#20" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(8)} -pin  "mux#20" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(9)} -pin  "mux#20" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(10)} -pin  "mux#20" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(11)} -pin  "mux#20" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(12)} -pin  "mux#20" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(13)} -pin  "mux#20" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(14)} -pin  "mux#20" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(15)} -pin  "mux#20" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load inst "reg(green_x(0).lpi#1)" "reg(16,1,1,-1,0)" "INTERFACE" -attr xrf 9385 -attr oid 458 -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(green_x(0).lpi#1)}
load net {mux#20.itm(0)} -pin  "reg(green_x(0).lpi#1)" {D(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(1)} -pin  "reg(green_x(0).lpi#1)" {D(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(2)} -pin  "reg(green_x(0).lpi#1)" {D(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(3)} -pin  "reg(green_x(0).lpi#1)" {D(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(4)} -pin  "reg(green_x(0).lpi#1)" {D(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(5)} -pin  "reg(green_x(0).lpi#1)" {D(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(6)} -pin  "reg(green_x(0).lpi#1)" {D(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(7)} -pin  "reg(green_x(0).lpi#1)" {D(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(8)} -pin  "reg(green_x(0).lpi#1)" {D(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(9)} -pin  "reg(green_x(0).lpi#1)" {D(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(10)} -pin  "reg(green_x(0).lpi#1)" {D(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(11)} -pin  "reg(green_x(0).lpi#1)" {D(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(12)} -pin  "reg(green_x(0).lpi#1)" {D(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(13)} -pin  "reg(green_x(0).lpi#1)" {D(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(14)} -pin  "reg(green_x(0).lpi#1)" {D(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(15)} -pin  "reg(green_x(0).lpi#1)" {D(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {GND} -pin  "reg(green_x(0).lpi#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(green_x(0).lpi#1)" {DRa(1)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(green_x(0).lpi#1)" {DRa(2)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(green_x(0).lpi#1)" {DRa(3)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(green_x(0).lpi#1)" {DRa(4)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(green_x(0).lpi#1)" {DRa(5)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(green_x(0).lpi#1)" {DRa(6)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(green_x(0).lpi#1)" {DRa(7)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(green_x(0).lpi#1)" {DRa(8)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(green_x(0).lpi#1)" {DRa(9)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(green_x(0).lpi#1)" {DRa(10)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(green_x(0).lpi#1)" {DRa(11)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(green_x(0).lpi#1)" {DRa(12)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(green_x(0).lpi#1)" {DRa(13)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(green_x(0).lpi#1)" {DRa(14)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(green_x(0).lpi#1)" {DRa(15)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {clk} -pin  "reg(green_x(0).lpi#1)" {clk} -attr xrf 9386 -attr oid 459 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(green_x(0).lpi#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(green_x(0).lpi#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {green_x(0).lpi#1(0)} -pin  "reg(green_x(0).lpi#1)" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(0).lpi#1}
load net {green_x(0).lpi#1(1)} -pin  "reg(green_x(0).lpi#1)" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(0).lpi#1}
load net {green_x(0).lpi#1(2)} -pin  "reg(green_x(0).lpi#1)" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(0).lpi#1}
load net {green_x(0).lpi#1(3)} -pin  "reg(green_x(0).lpi#1)" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(0).lpi#1}
load net {green_x(0).lpi#1(4)} -pin  "reg(green_x(0).lpi#1)" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(0).lpi#1}
load net {green_x(0).lpi#1(5)} -pin  "reg(green_x(0).lpi#1)" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(0).lpi#1}
load net {green_x(0).lpi#1(6)} -pin  "reg(green_x(0).lpi#1)" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(0).lpi#1}
load net {green_x(0).lpi#1(7)} -pin  "reg(green_x(0).lpi#1)" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(0).lpi#1}
load net {green_x(0).lpi#1(8)} -pin  "reg(green_x(0).lpi#1)" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(0).lpi#1}
load net {green_x(0).lpi#1(9)} -pin  "reg(green_x(0).lpi#1)" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(0).lpi#1}
load net {green_x(0).lpi#1(10)} -pin  "reg(green_x(0).lpi#1)" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(0).lpi#1}
load net {green_x(0).lpi#1(11)} -pin  "reg(green_x(0).lpi#1)" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(0).lpi#1}
load net {green_x(0).lpi#1(12)} -pin  "reg(green_x(0).lpi#1)" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(0).lpi#1}
load net {green_x(0).lpi#1(13)} -pin  "reg(green_x(0).lpi#1)" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(0).lpi#1}
load net {green_x(0).lpi#1(14)} -pin  "reg(green_x(0).lpi#1)" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(0).lpi#1}
load net {green_x(0).lpi#1(15)} -pin  "reg(green_x(0).lpi#1)" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(0).lpi#1}
load inst "mux#21" "mux(2,16)" "INTERFACE" -attr xrf 9387 -attr oid 460 -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#21} -attr area 14.711768 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(16,1,2)"
load net {red_x(2).lpi#1.dfm#1(0)} -pin  "mux#21" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(2).lpi#1.dfm#1}
load net {red_x(2).lpi#1.dfm#1(1)} -pin  "mux#21" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(2).lpi#1.dfm#1}
load net {red_x(2).lpi#1.dfm#1(2)} -pin  "mux#21" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(2).lpi#1.dfm#1}
load net {red_x(2).lpi#1.dfm#1(3)} -pin  "mux#21" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(2).lpi#1.dfm#1}
load net {red_x(2).lpi#1.dfm#1(4)} -pin  "mux#21" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(2).lpi#1.dfm#1}
load net {red_x(2).lpi#1.dfm#1(5)} -pin  "mux#21" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(2).lpi#1.dfm#1}
load net {red_x(2).lpi#1.dfm#1(6)} -pin  "mux#21" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(2).lpi#1.dfm#1}
load net {red_x(2).lpi#1.dfm#1(7)} -pin  "mux#21" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(2).lpi#1.dfm#1}
load net {red_x(2).lpi#1.dfm#1(8)} -pin  "mux#21" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(2).lpi#1.dfm#1}
load net {red_x(2).lpi#1.dfm#1(9)} -pin  "mux#21" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(2).lpi#1.dfm#1}
load net {red_x(2).lpi#1.dfm#1(10)} -pin  "mux#21" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(2).lpi#1.dfm#1}
load net {red_x(2).lpi#1.dfm#1(11)} -pin  "mux#21" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(2).lpi#1.dfm#1}
load net {red_x(2).lpi#1.dfm#1(12)} -pin  "mux#21" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(2).lpi#1.dfm#1}
load net {red_x(2).lpi#1.dfm#1(13)} -pin  "mux#21" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(2).lpi#1.dfm#1}
load net {red_x(2).lpi#1.dfm#1(14)} -pin  "mux#21" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(2).lpi#1.dfm#1}
load net {red_x(2).lpi#1.dfm#1(15)} -pin  "mux#21" {A0(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(2).lpi#1.dfm#1}
load net {ACC_GX:for:acc#1.ctmp.sva(0)} -pin  "mux#21" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#1.ctmp.sva}
load net {ACC_GX:for:acc#1.ctmp.sva(1)} -pin  "mux#21" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#1.ctmp.sva}
load net {ACC_GX:for:acc#1.ctmp.sva(2)} -pin  "mux#21" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#1.ctmp.sva}
load net {ACC_GX:for:acc#1.ctmp.sva(3)} -pin  "mux#21" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#1.ctmp.sva}
load net {ACC_GX:for:acc#1.ctmp.sva(4)} -pin  "mux#21" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#1.ctmp.sva}
load net {ACC_GX:for:acc#1.ctmp.sva(5)} -pin  "mux#21" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#1.ctmp.sva}
load net {ACC_GX:for:acc#1.ctmp.sva(6)} -pin  "mux#21" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#1.ctmp.sva}
load net {ACC_GX:for:acc#1.ctmp.sva(7)} -pin  "mux#21" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#1.ctmp.sva}
load net {ACC_GX:for:acc#1.ctmp.sva(8)} -pin  "mux#21" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#1.ctmp.sva}
load net {ACC_GX:for:acc#1.ctmp.sva(9)} -pin  "mux#21" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#1.ctmp.sva}
load net {ACC_GX:for:acc#1.ctmp.sva(10)} -pin  "mux#21" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#1.ctmp.sva}
load net {ACC_GX:for:acc#1.ctmp.sva(11)} -pin  "mux#21" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#1.ctmp.sva}
load net {ACC_GX:for:acc#1.ctmp.sva(12)} -pin  "mux#21" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#1.ctmp.sva}
load net {ACC_GX:for:acc#1.ctmp.sva(13)} -pin  "mux#21" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#1.ctmp.sva}
load net {ACC_GX:for:acc#1.ctmp.sva(14)} -pin  "mux#21" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#1.ctmp.sva}
load net {ACC_GX:for:acc#1.ctmp.sva(15)} -pin  "mux#21" {A1(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#1.ctmp.sva}
load net {or#63.cse} -pin  "mux#21" {S(0)} -attr @path {/edge_detect/edge_detect:core/or#63.cse}
load net {mux#21.itm(0)} -pin  "mux#21" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#21.itm}
load net {mux#21.itm(1)} -pin  "mux#21" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#21.itm}
load net {mux#21.itm(2)} -pin  "mux#21" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#21.itm}
load net {mux#21.itm(3)} -pin  "mux#21" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#21.itm}
load net {mux#21.itm(4)} -pin  "mux#21" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#21.itm}
load net {mux#21.itm(5)} -pin  "mux#21" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#21.itm}
load net {mux#21.itm(6)} -pin  "mux#21" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#21.itm}
load net {mux#21.itm(7)} -pin  "mux#21" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#21.itm}
load net {mux#21.itm(8)} -pin  "mux#21" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#21.itm}
load net {mux#21.itm(9)} -pin  "mux#21" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#21.itm}
load net {mux#21.itm(10)} -pin  "mux#21" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#21.itm}
load net {mux#21.itm(11)} -pin  "mux#21" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#21.itm}
load net {mux#21.itm(12)} -pin  "mux#21" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#21.itm}
load net {mux#21.itm(13)} -pin  "mux#21" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#21.itm}
load net {mux#21.itm(14)} -pin  "mux#21" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#21.itm}
load net {mux#21.itm(15)} -pin  "mux#21" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#21.itm}
load inst "reg(red_x(2).lpi#1)" "reg(16,1,1,-1,0)" "INTERFACE" -attr xrf 9388 -attr oid 461 -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(red_x(2).lpi#1)}
load net {mux#21.itm(0)} -pin  "reg(red_x(2).lpi#1)" {D(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#21.itm}
load net {mux#21.itm(1)} -pin  "reg(red_x(2).lpi#1)" {D(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#21.itm}
load net {mux#21.itm(2)} -pin  "reg(red_x(2).lpi#1)" {D(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#21.itm}
load net {mux#21.itm(3)} -pin  "reg(red_x(2).lpi#1)" {D(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#21.itm}
load net {mux#21.itm(4)} -pin  "reg(red_x(2).lpi#1)" {D(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#21.itm}
load net {mux#21.itm(5)} -pin  "reg(red_x(2).lpi#1)" {D(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#21.itm}
load net {mux#21.itm(6)} -pin  "reg(red_x(2).lpi#1)" {D(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#21.itm}
load net {mux#21.itm(7)} -pin  "reg(red_x(2).lpi#1)" {D(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#21.itm}
load net {mux#21.itm(8)} -pin  "reg(red_x(2).lpi#1)" {D(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#21.itm}
load net {mux#21.itm(9)} -pin  "reg(red_x(2).lpi#1)" {D(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#21.itm}
load net {mux#21.itm(10)} -pin  "reg(red_x(2).lpi#1)" {D(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#21.itm}
load net {mux#21.itm(11)} -pin  "reg(red_x(2).lpi#1)" {D(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#21.itm}
load net {mux#21.itm(12)} -pin  "reg(red_x(2).lpi#1)" {D(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#21.itm}
load net {mux#21.itm(13)} -pin  "reg(red_x(2).lpi#1)" {D(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#21.itm}
load net {mux#21.itm(14)} -pin  "reg(red_x(2).lpi#1)" {D(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#21.itm}
load net {mux#21.itm(15)} -pin  "reg(red_x(2).lpi#1)" {D(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#21.itm}
load net {GND} -pin  "reg(red_x(2).lpi#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(red_x(2).lpi#1)" {DRa(1)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(red_x(2).lpi#1)" {DRa(2)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(red_x(2).lpi#1)" {DRa(3)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(red_x(2).lpi#1)" {DRa(4)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(red_x(2).lpi#1)" {DRa(5)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(red_x(2).lpi#1)" {DRa(6)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(red_x(2).lpi#1)" {DRa(7)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(red_x(2).lpi#1)" {DRa(8)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(red_x(2).lpi#1)" {DRa(9)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(red_x(2).lpi#1)" {DRa(10)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(red_x(2).lpi#1)" {DRa(11)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(red_x(2).lpi#1)" {DRa(12)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(red_x(2).lpi#1)" {DRa(13)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(red_x(2).lpi#1)" {DRa(14)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(red_x(2).lpi#1)" {DRa(15)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {clk} -pin  "reg(red_x(2).lpi#1)" {clk} -attr xrf 9389 -attr oid 462 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(red_x(2).lpi#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(red_x(2).lpi#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {red_x(2).lpi#1(0)} -pin  "reg(red_x(2).lpi#1)" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(2).lpi#1}
load net {red_x(2).lpi#1(1)} -pin  "reg(red_x(2).lpi#1)" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(2).lpi#1}
load net {red_x(2).lpi#1(2)} -pin  "reg(red_x(2).lpi#1)" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(2).lpi#1}
load net {red_x(2).lpi#1(3)} -pin  "reg(red_x(2).lpi#1)" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(2).lpi#1}
load net {red_x(2).lpi#1(4)} -pin  "reg(red_x(2).lpi#1)" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(2).lpi#1}
load net {red_x(2).lpi#1(5)} -pin  "reg(red_x(2).lpi#1)" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(2).lpi#1}
load net {red_x(2).lpi#1(6)} -pin  "reg(red_x(2).lpi#1)" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(2).lpi#1}
load net {red_x(2).lpi#1(7)} -pin  "reg(red_x(2).lpi#1)" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(2).lpi#1}
load net {red_x(2).lpi#1(8)} -pin  "reg(red_x(2).lpi#1)" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(2).lpi#1}
load net {red_x(2).lpi#1(9)} -pin  "reg(red_x(2).lpi#1)" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(2).lpi#1}
load net {red_x(2).lpi#1(10)} -pin  "reg(red_x(2).lpi#1)" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(2).lpi#1}
load net {red_x(2).lpi#1(11)} -pin  "reg(red_x(2).lpi#1)" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(2).lpi#1}
load net {red_x(2).lpi#1(12)} -pin  "reg(red_x(2).lpi#1)" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(2).lpi#1}
load net {red_x(2).lpi#1(13)} -pin  "reg(red_x(2).lpi#1)" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(2).lpi#1}
load net {red_x(2).lpi#1(14)} -pin  "reg(red_x(2).lpi#1)" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(2).lpi#1}
load net {red_x(2).lpi#1(15)} -pin  "reg(red_x(2).lpi#1)" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(2).lpi#1}
load inst "mux#22" "mux(2,16)" "INTERFACE" -attr xrf 9390 -attr oid 463 -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#22} -attr area 14.711768 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(16,1,2)"
load net {red_x(1).lpi#1.dfm#1(0)} -pin  "mux#22" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(1).lpi#1.dfm#1}
load net {red_x(1).lpi#1.dfm#1(1)} -pin  "mux#22" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(1).lpi#1.dfm#1}
load net {red_x(1).lpi#1.dfm#1(2)} -pin  "mux#22" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(1).lpi#1.dfm#1}
load net {red_x(1).lpi#1.dfm#1(3)} -pin  "mux#22" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(1).lpi#1.dfm#1}
load net {red_x(1).lpi#1.dfm#1(4)} -pin  "mux#22" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(1).lpi#1.dfm#1}
load net {red_x(1).lpi#1.dfm#1(5)} -pin  "mux#22" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(1).lpi#1.dfm#1}
load net {red_x(1).lpi#1.dfm#1(6)} -pin  "mux#22" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(1).lpi#1.dfm#1}
load net {red_x(1).lpi#1.dfm#1(7)} -pin  "mux#22" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(1).lpi#1.dfm#1}
load net {red_x(1).lpi#1.dfm#1(8)} -pin  "mux#22" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(1).lpi#1.dfm#1}
load net {red_x(1).lpi#1.dfm#1(9)} -pin  "mux#22" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(1).lpi#1.dfm#1}
load net {red_x(1).lpi#1.dfm#1(10)} -pin  "mux#22" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(1).lpi#1.dfm#1}
load net {red_x(1).lpi#1.dfm#1(11)} -pin  "mux#22" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(1).lpi#1.dfm#1}
load net {red_x(1).lpi#1.dfm#1(12)} -pin  "mux#22" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(1).lpi#1.dfm#1}
load net {red_x(1).lpi#1.dfm#1(13)} -pin  "mux#22" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(1).lpi#1.dfm#1}
load net {red_x(1).lpi#1.dfm#1(14)} -pin  "mux#22" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(1).lpi#1.dfm#1}
load net {red_x(1).lpi#1.dfm#1(15)} -pin  "mux#22" {A0(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(1).lpi#1.dfm#1}
load net {ACC_GX:for:acc#1.ctmp.sva(0)} -pin  "mux#22" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#1.ctmp.sva}
load net {ACC_GX:for:acc#1.ctmp.sva(1)} -pin  "mux#22" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#1.ctmp.sva}
load net {ACC_GX:for:acc#1.ctmp.sva(2)} -pin  "mux#22" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#1.ctmp.sva}
load net {ACC_GX:for:acc#1.ctmp.sva(3)} -pin  "mux#22" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#1.ctmp.sva}
load net {ACC_GX:for:acc#1.ctmp.sva(4)} -pin  "mux#22" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#1.ctmp.sva}
load net {ACC_GX:for:acc#1.ctmp.sva(5)} -pin  "mux#22" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#1.ctmp.sva}
load net {ACC_GX:for:acc#1.ctmp.sva(6)} -pin  "mux#22" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#1.ctmp.sva}
load net {ACC_GX:for:acc#1.ctmp.sva(7)} -pin  "mux#22" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#1.ctmp.sva}
load net {ACC_GX:for:acc#1.ctmp.sva(8)} -pin  "mux#22" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#1.ctmp.sva}
load net {ACC_GX:for:acc#1.ctmp.sva(9)} -pin  "mux#22" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#1.ctmp.sva}
load net {ACC_GX:for:acc#1.ctmp.sva(10)} -pin  "mux#22" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#1.ctmp.sva}
load net {ACC_GX:for:acc#1.ctmp.sva(11)} -pin  "mux#22" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#1.ctmp.sva}
load net {ACC_GX:for:acc#1.ctmp.sva(12)} -pin  "mux#22" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#1.ctmp.sva}
load net {ACC_GX:for:acc#1.ctmp.sva(13)} -pin  "mux#22" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#1.ctmp.sva}
load net {ACC_GX:for:acc#1.ctmp.sva(14)} -pin  "mux#22" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#1.ctmp.sva}
load net {ACC_GX:for:acc#1.ctmp.sva(15)} -pin  "mux#22" {A1(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#1.ctmp.sva}
load net {or#68.cse} -pin  "mux#22" {S(0)} -attr @path {/edge_detect/edge_detect:core/or#68.cse}
load net {mux#22.itm(0)} -pin  "mux#22" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#22.itm}
load net {mux#22.itm(1)} -pin  "mux#22" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#22.itm}
load net {mux#22.itm(2)} -pin  "mux#22" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#22.itm}
load net {mux#22.itm(3)} -pin  "mux#22" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#22.itm}
load net {mux#22.itm(4)} -pin  "mux#22" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#22.itm}
load net {mux#22.itm(5)} -pin  "mux#22" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#22.itm}
load net {mux#22.itm(6)} -pin  "mux#22" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#22.itm}
load net {mux#22.itm(7)} -pin  "mux#22" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#22.itm}
load net {mux#22.itm(8)} -pin  "mux#22" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#22.itm}
load net {mux#22.itm(9)} -pin  "mux#22" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#22.itm}
load net {mux#22.itm(10)} -pin  "mux#22" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#22.itm}
load net {mux#22.itm(11)} -pin  "mux#22" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#22.itm}
load net {mux#22.itm(12)} -pin  "mux#22" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#22.itm}
load net {mux#22.itm(13)} -pin  "mux#22" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#22.itm}
load net {mux#22.itm(14)} -pin  "mux#22" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#22.itm}
load net {mux#22.itm(15)} -pin  "mux#22" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#22.itm}
load inst "reg(red_x(1).lpi#1)" "reg(16,1,1,-1,0)" "INTERFACE" -attr xrf 9391 -attr oid 464 -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(red_x(1).lpi#1)}
load net {mux#22.itm(0)} -pin  "reg(red_x(1).lpi#1)" {D(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#22.itm}
load net {mux#22.itm(1)} -pin  "reg(red_x(1).lpi#1)" {D(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#22.itm}
load net {mux#22.itm(2)} -pin  "reg(red_x(1).lpi#1)" {D(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#22.itm}
load net {mux#22.itm(3)} -pin  "reg(red_x(1).lpi#1)" {D(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#22.itm}
load net {mux#22.itm(4)} -pin  "reg(red_x(1).lpi#1)" {D(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#22.itm}
load net {mux#22.itm(5)} -pin  "reg(red_x(1).lpi#1)" {D(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#22.itm}
load net {mux#22.itm(6)} -pin  "reg(red_x(1).lpi#1)" {D(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#22.itm}
load net {mux#22.itm(7)} -pin  "reg(red_x(1).lpi#1)" {D(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#22.itm}
load net {mux#22.itm(8)} -pin  "reg(red_x(1).lpi#1)" {D(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#22.itm}
load net {mux#22.itm(9)} -pin  "reg(red_x(1).lpi#1)" {D(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#22.itm}
load net {mux#22.itm(10)} -pin  "reg(red_x(1).lpi#1)" {D(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#22.itm}
load net {mux#22.itm(11)} -pin  "reg(red_x(1).lpi#1)" {D(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#22.itm}
load net {mux#22.itm(12)} -pin  "reg(red_x(1).lpi#1)" {D(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#22.itm}
load net {mux#22.itm(13)} -pin  "reg(red_x(1).lpi#1)" {D(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#22.itm}
load net {mux#22.itm(14)} -pin  "reg(red_x(1).lpi#1)" {D(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#22.itm}
load net {mux#22.itm(15)} -pin  "reg(red_x(1).lpi#1)" {D(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#22.itm}
load net {GND} -pin  "reg(red_x(1).lpi#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(red_x(1).lpi#1)" {DRa(1)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(red_x(1).lpi#1)" {DRa(2)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(red_x(1).lpi#1)" {DRa(3)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(red_x(1).lpi#1)" {DRa(4)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(red_x(1).lpi#1)" {DRa(5)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(red_x(1).lpi#1)" {DRa(6)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(red_x(1).lpi#1)" {DRa(7)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(red_x(1).lpi#1)" {DRa(8)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(red_x(1).lpi#1)" {DRa(9)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(red_x(1).lpi#1)" {DRa(10)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(red_x(1).lpi#1)" {DRa(11)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(red_x(1).lpi#1)" {DRa(12)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(red_x(1).lpi#1)" {DRa(13)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(red_x(1).lpi#1)" {DRa(14)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(red_x(1).lpi#1)" {DRa(15)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {clk} -pin  "reg(red_x(1).lpi#1)" {clk} -attr xrf 9392 -attr oid 465 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(red_x(1).lpi#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(red_x(1).lpi#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {red_x(1).lpi#1(0)} -pin  "reg(red_x(1).lpi#1)" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(1).lpi#1}
load net {red_x(1).lpi#1(1)} -pin  "reg(red_x(1).lpi#1)" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(1).lpi#1}
load net {red_x(1).lpi#1(2)} -pin  "reg(red_x(1).lpi#1)" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(1).lpi#1}
load net {red_x(1).lpi#1(3)} -pin  "reg(red_x(1).lpi#1)" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(1).lpi#1}
load net {red_x(1).lpi#1(4)} -pin  "reg(red_x(1).lpi#1)" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(1).lpi#1}
load net {red_x(1).lpi#1(5)} -pin  "reg(red_x(1).lpi#1)" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(1).lpi#1}
load net {red_x(1).lpi#1(6)} -pin  "reg(red_x(1).lpi#1)" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(1).lpi#1}
load net {red_x(1).lpi#1(7)} -pin  "reg(red_x(1).lpi#1)" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(1).lpi#1}
load net {red_x(1).lpi#1(8)} -pin  "reg(red_x(1).lpi#1)" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(1).lpi#1}
load net {red_x(1).lpi#1(9)} -pin  "reg(red_x(1).lpi#1)" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(1).lpi#1}
load net {red_x(1).lpi#1(10)} -pin  "reg(red_x(1).lpi#1)" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(1).lpi#1}
load net {red_x(1).lpi#1(11)} -pin  "reg(red_x(1).lpi#1)" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(1).lpi#1}
load net {red_x(1).lpi#1(12)} -pin  "reg(red_x(1).lpi#1)" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(1).lpi#1}
load net {red_x(1).lpi#1(13)} -pin  "reg(red_x(1).lpi#1)" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(1).lpi#1}
load net {red_x(1).lpi#1(14)} -pin  "reg(red_x(1).lpi#1)" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(1).lpi#1}
load net {red_x(1).lpi#1(15)} -pin  "reg(red_x(1).lpi#1)" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(1).lpi#1}
load inst "mux#23" "mux(2,16)" "INTERFACE" -attr xrf 9393 -attr oid 466 -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#23} -attr area 14.711768 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(16,1,2)"
load net {red_x(0).lpi#1.dfm#1(0)} -pin  "mux#23" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(0).lpi#1.dfm#1}
load net {red_x(0).lpi#1.dfm#1(1)} -pin  "mux#23" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(0).lpi#1.dfm#1}
load net {red_x(0).lpi#1.dfm#1(2)} -pin  "mux#23" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(0).lpi#1.dfm#1}
load net {red_x(0).lpi#1.dfm#1(3)} -pin  "mux#23" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(0).lpi#1.dfm#1}
load net {red_x(0).lpi#1.dfm#1(4)} -pin  "mux#23" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(0).lpi#1.dfm#1}
load net {red_x(0).lpi#1.dfm#1(5)} -pin  "mux#23" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(0).lpi#1.dfm#1}
load net {red_x(0).lpi#1.dfm#1(6)} -pin  "mux#23" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(0).lpi#1.dfm#1}
load net {red_x(0).lpi#1.dfm#1(7)} -pin  "mux#23" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(0).lpi#1.dfm#1}
load net {red_x(0).lpi#1.dfm#1(8)} -pin  "mux#23" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(0).lpi#1.dfm#1}
load net {red_x(0).lpi#1.dfm#1(9)} -pin  "mux#23" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(0).lpi#1.dfm#1}
load net {red_x(0).lpi#1.dfm#1(10)} -pin  "mux#23" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(0).lpi#1.dfm#1}
load net {red_x(0).lpi#1.dfm#1(11)} -pin  "mux#23" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(0).lpi#1.dfm#1}
load net {red_x(0).lpi#1.dfm#1(12)} -pin  "mux#23" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(0).lpi#1.dfm#1}
load net {red_x(0).lpi#1.dfm#1(13)} -pin  "mux#23" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(0).lpi#1.dfm#1}
load net {red_x(0).lpi#1.dfm#1(14)} -pin  "mux#23" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(0).lpi#1.dfm#1}
load net {red_x(0).lpi#1.dfm#1(15)} -pin  "mux#23" {A0(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(0).lpi#1.dfm#1}
load net {ACC_GX:for:acc#1.ctmp.sva(0)} -pin  "mux#23" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#1.ctmp.sva}
load net {ACC_GX:for:acc#1.ctmp.sva(1)} -pin  "mux#23" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#1.ctmp.sva}
load net {ACC_GX:for:acc#1.ctmp.sva(2)} -pin  "mux#23" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#1.ctmp.sva}
load net {ACC_GX:for:acc#1.ctmp.sva(3)} -pin  "mux#23" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#1.ctmp.sva}
load net {ACC_GX:for:acc#1.ctmp.sva(4)} -pin  "mux#23" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#1.ctmp.sva}
load net {ACC_GX:for:acc#1.ctmp.sva(5)} -pin  "mux#23" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#1.ctmp.sva}
load net {ACC_GX:for:acc#1.ctmp.sva(6)} -pin  "mux#23" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#1.ctmp.sva}
load net {ACC_GX:for:acc#1.ctmp.sva(7)} -pin  "mux#23" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#1.ctmp.sva}
load net {ACC_GX:for:acc#1.ctmp.sva(8)} -pin  "mux#23" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#1.ctmp.sva}
load net {ACC_GX:for:acc#1.ctmp.sva(9)} -pin  "mux#23" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#1.ctmp.sva}
load net {ACC_GX:for:acc#1.ctmp.sva(10)} -pin  "mux#23" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#1.ctmp.sva}
load net {ACC_GX:for:acc#1.ctmp.sva(11)} -pin  "mux#23" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#1.ctmp.sva}
load net {ACC_GX:for:acc#1.ctmp.sva(12)} -pin  "mux#23" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#1.ctmp.sva}
load net {ACC_GX:for:acc#1.ctmp.sva(13)} -pin  "mux#23" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#1.ctmp.sva}
load net {ACC_GX:for:acc#1.ctmp.sva(14)} -pin  "mux#23" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#1.ctmp.sva}
load net {ACC_GX:for:acc#1.ctmp.sva(15)} -pin  "mux#23" {A1(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#1.ctmp.sva}
load net {or#73.cse} -pin  "mux#23" {S(0)} -attr @path {/edge_detect/edge_detect:core/or#73.cse}
load net {mux#23.itm(0)} -pin  "mux#23" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#23.itm}
load net {mux#23.itm(1)} -pin  "mux#23" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#23.itm}
load net {mux#23.itm(2)} -pin  "mux#23" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#23.itm}
load net {mux#23.itm(3)} -pin  "mux#23" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#23.itm}
load net {mux#23.itm(4)} -pin  "mux#23" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#23.itm}
load net {mux#23.itm(5)} -pin  "mux#23" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#23.itm}
load net {mux#23.itm(6)} -pin  "mux#23" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#23.itm}
load net {mux#23.itm(7)} -pin  "mux#23" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#23.itm}
load net {mux#23.itm(8)} -pin  "mux#23" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#23.itm}
load net {mux#23.itm(9)} -pin  "mux#23" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#23.itm}
load net {mux#23.itm(10)} -pin  "mux#23" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#23.itm}
load net {mux#23.itm(11)} -pin  "mux#23" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#23.itm}
load net {mux#23.itm(12)} -pin  "mux#23" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#23.itm}
load net {mux#23.itm(13)} -pin  "mux#23" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#23.itm}
load net {mux#23.itm(14)} -pin  "mux#23" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#23.itm}
load net {mux#23.itm(15)} -pin  "mux#23" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#23.itm}
load inst "reg(red_x(0).lpi#1)" "reg(16,1,1,-1,0)" "INTERFACE" -attr xrf 9394 -attr oid 467 -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(red_x(0).lpi#1)}
load net {mux#23.itm(0)} -pin  "reg(red_x(0).lpi#1)" {D(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#23.itm}
load net {mux#23.itm(1)} -pin  "reg(red_x(0).lpi#1)" {D(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#23.itm}
load net {mux#23.itm(2)} -pin  "reg(red_x(0).lpi#1)" {D(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#23.itm}
load net {mux#23.itm(3)} -pin  "reg(red_x(0).lpi#1)" {D(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#23.itm}
load net {mux#23.itm(4)} -pin  "reg(red_x(0).lpi#1)" {D(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#23.itm}
load net {mux#23.itm(5)} -pin  "reg(red_x(0).lpi#1)" {D(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#23.itm}
load net {mux#23.itm(6)} -pin  "reg(red_x(0).lpi#1)" {D(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#23.itm}
load net {mux#23.itm(7)} -pin  "reg(red_x(0).lpi#1)" {D(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#23.itm}
load net {mux#23.itm(8)} -pin  "reg(red_x(0).lpi#1)" {D(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#23.itm}
load net {mux#23.itm(9)} -pin  "reg(red_x(0).lpi#1)" {D(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#23.itm}
load net {mux#23.itm(10)} -pin  "reg(red_x(0).lpi#1)" {D(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#23.itm}
load net {mux#23.itm(11)} -pin  "reg(red_x(0).lpi#1)" {D(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#23.itm}
load net {mux#23.itm(12)} -pin  "reg(red_x(0).lpi#1)" {D(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#23.itm}
load net {mux#23.itm(13)} -pin  "reg(red_x(0).lpi#1)" {D(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#23.itm}
load net {mux#23.itm(14)} -pin  "reg(red_x(0).lpi#1)" {D(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#23.itm}
load net {mux#23.itm(15)} -pin  "reg(red_x(0).lpi#1)" {D(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#23.itm}
load net {GND} -pin  "reg(red_x(0).lpi#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(red_x(0).lpi#1)" {DRa(1)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(red_x(0).lpi#1)" {DRa(2)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(red_x(0).lpi#1)" {DRa(3)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(red_x(0).lpi#1)" {DRa(4)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(red_x(0).lpi#1)" {DRa(5)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(red_x(0).lpi#1)" {DRa(6)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(red_x(0).lpi#1)" {DRa(7)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(red_x(0).lpi#1)" {DRa(8)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(red_x(0).lpi#1)" {DRa(9)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(red_x(0).lpi#1)" {DRa(10)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(red_x(0).lpi#1)" {DRa(11)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(red_x(0).lpi#1)" {DRa(12)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(red_x(0).lpi#1)" {DRa(13)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(red_x(0).lpi#1)" {DRa(14)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(red_x(0).lpi#1)" {DRa(15)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {clk} -pin  "reg(red_x(0).lpi#1)" {clk} -attr xrf 9395 -attr oid 468 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(red_x(0).lpi#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(red_x(0).lpi#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {red_x(0).lpi#1(0)} -pin  "reg(red_x(0).lpi#1)" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(0).lpi#1}
load net {red_x(0).lpi#1(1)} -pin  "reg(red_x(0).lpi#1)" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(0).lpi#1}
load net {red_x(0).lpi#1(2)} -pin  "reg(red_x(0).lpi#1)" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(0).lpi#1}
load net {red_x(0).lpi#1(3)} -pin  "reg(red_x(0).lpi#1)" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(0).lpi#1}
load net {red_x(0).lpi#1(4)} -pin  "reg(red_x(0).lpi#1)" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(0).lpi#1}
load net {red_x(0).lpi#1(5)} -pin  "reg(red_x(0).lpi#1)" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(0).lpi#1}
load net {red_x(0).lpi#1(6)} -pin  "reg(red_x(0).lpi#1)" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(0).lpi#1}
load net {red_x(0).lpi#1(7)} -pin  "reg(red_x(0).lpi#1)" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(0).lpi#1}
load net {red_x(0).lpi#1(8)} -pin  "reg(red_x(0).lpi#1)" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(0).lpi#1}
load net {red_x(0).lpi#1(9)} -pin  "reg(red_x(0).lpi#1)" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(0).lpi#1}
load net {red_x(0).lpi#1(10)} -pin  "reg(red_x(0).lpi#1)" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(0).lpi#1}
load net {red_x(0).lpi#1(11)} -pin  "reg(red_x(0).lpi#1)" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(0).lpi#1}
load net {red_x(0).lpi#1(12)} -pin  "reg(red_x(0).lpi#1)" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(0).lpi#1}
load net {red_x(0).lpi#1(13)} -pin  "reg(red_x(0).lpi#1)" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(0).lpi#1}
load net {red_x(0).lpi#1(14)} -pin  "reg(red_x(0).lpi#1)" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(0).lpi#1}
load net {red_x(0).lpi#1(15)} -pin  "reg(red_x(0).lpi#1)" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(0).lpi#1}
load inst "mux#24" "mux(2,16)" "INTERFACE" -attr xrf 9396 -attr oid 469 -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#24} -attr area 14.711768 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(16,1,2)"
load net {bluey.sva#2(0)} -pin  "mux#24" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.sva#2}
load net {bluey.sva#2(1)} -pin  "mux#24" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.sva#2}
load net {bluey.sva#2(2)} -pin  "mux#24" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.sva#2}
load net {bluey.sva#2(3)} -pin  "mux#24" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.sva#2}
load net {bluey.sva#2(4)} -pin  "mux#24" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.sva#2}
load net {bluey.sva#2(5)} -pin  "mux#24" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.sva#2}
load net {bluey.sva#2(6)} -pin  "mux#24" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.sva#2}
load net {bluey.sva#2(7)} -pin  "mux#24" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.sva#2}
load net {bluey.sva#2(8)} -pin  "mux#24" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.sva#2}
load net {bluey.sva#2(9)} -pin  "mux#24" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.sva#2}
load net {bluey.sva#2(10)} -pin  "mux#24" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.sva#2}
load net {bluey.sva#2(11)} -pin  "mux#24" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.sva#2}
load net {bluey.sva#2(12)} -pin  "mux#24" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.sva#2}
load net {bluey.sva#2(13)} -pin  "mux#24" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.sva#2}
load net {bluey.sva#2(14)} -pin  "mux#24" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.sva#2}
load net {bluey.sva#2(15)} -pin  "mux#24" {A0(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.sva#2}
load net {bluey.lpi#1.dfm#1(0)} -pin  "mux#24" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.lpi#1.dfm#1}
load net {bluey.lpi#1.dfm#1(1)} -pin  "mux#24" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.lpi#1.dfm#1}
load net {bluey.lpi#1.dfm#1(2)} -pin  "mux#24" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.lpi#1.dfm#1}
load net {bluey.lpi#1.dfm#1(3)} -pin  "mux#24" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.lpi#1.dfm#1}
load net {bluey.lpi#1.dfm#1(4)} -pin  "mux#24" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.lpi#1.dfm#1}
load net {bluey.lpi#1.dfm#1(5)} -pin  "mux#24" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.lpi#1.dfm#1}
load net {bluey.lpi#1.dfm#1(6)} -pin  "mux#24" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.lpi#1.dfm#1}
load net {bluey.lpi#1.dfm#1(7)} -pin  "mux#24" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.lpi#1.dfm#1}
load net {bluey.lpi#1.dfm#1(8)} -pin  "mux#24" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.lpi#1.dfm#1}
load net {bluey.lpi#1.dfm#1(9)} -pin  "mux#24" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.lpi#1.dfm#1}
load net {bluey.lpi#1.dfm#1(10)} -pin  "mux#24" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.lpi#1.dfm#1}
load net {bluey.lpi#1.dfm#1(11)} -pin  "mux#24" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.lpi#1.dfm#1}
load net {bluey.lpi#1.dfm#1(12)} -pin  "mux#24" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.lpi#1.dfm#1}
load net {bluey.lpi#1.dfm#1(13)} -pin  "mux#24" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.lpi#1.dfm#1}
load net {bluey.lpi#1.dfm#1(14)} -pin  "mux#24" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.lpi#1.dfm#1}
load net {bluey.lpi#1.dfm#1(15)} -pin  "mux#24" {A1(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.lpi#1.dfm#1}
load net {and#25.cse} -pin  "mux#24" {S(0)} -attr @path {/edge_detect/edge_detect:core/and#25.cse}
load net {mux#24.itm(0)} -pin  "mux#24" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#24.itm}
load net {mux#24.itm(1)} -pin  "mux#24" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#24.itm}
load net {mux#24.itm(2)} -pin  "mux#24" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#24.itm}
load net {mux#24.itm(3)} -pin  "mux#24" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#24.itm}
load net {mux#24.itm(4)} -pin  "mux#24" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#24.itm}
load net {mux#24.itm(5)} -pin  "mux#24" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#24.itm}
load net {mux#24.itm(6)} -pin  "mux#24" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#24.itm}
load net {mux#24.itm(7)} -pin  "mux#24" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#24.itm}
load net {mux#24.itm(8)} -pin  "mux#24" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#24.itm}
load net {mux#24.itm(9)} -pin  "mux#24" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#24.itm}
load net {mux#24.itm(10)} -pin  "mux#24" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#24.itm}
load net {mux#24.itm(11)} -pin  "mux#24" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#24.itm}
load net {mux#24.itm(12)} -pin  "mux#24" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#24.itm}
load net {mux#24.itm(13)} -pin  "mux#24" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#24.itm}
load net {mux#24.itm(14)} -pin  "mux#24" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#24.itm}
load net {mux#24.itm(15)} -pin  "mux#24" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#24.itm}
load inst "reg(bluey.lpi#1)" "reg(16,1,1,-1,0)" "INTERFACE" -attr xrf 9397 -attr oid 470 -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(bluey.lpi#1)}
load net {mux#24.itm(0)} -pin  "reg(bluey.lpi#1)" {D(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#24.itm}
load net {mux#24.itm(1)} -pin  "reg(bluey.lpi#1)" {D(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#24.itm}
load net {mux#24.itm(2)} -pin  "reg(bluey.lpi#1)" {D(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#24.itm}
load net {mux#24.itm(3)} -pin  "reg(bluey.lpi#1)" {D(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#24.itm}
load net {mux#24.itm(4)} -pin  "reg(bluey.lpi#1)" {D(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#24.itm}
load net {mux#24.itm(5)} -pin  "reg(bluey.lpi#1)" {D(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#24.itm}
load net {mux#24.itm(6)} -pin  "reg(bluey.lpi#1)" {D(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#24.itm}
load net {mux#24.itm(7)} -pin  "reg(bluey.lpi#1)" {D(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#24.itm}
load net {mux#24.itm(8)} -pin  "reg(bluey.lpi#1)" {D(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#24.itm}
load net {mux#24.itm(9)} -pin  "reg(bluey.lpi#1)" {D(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#24.itm}
load net {mux#24.itm(10)} -pin  "reg(bluey.lpi#1)" {D(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#24.itm}
load net {mux#24.itm(11)} -pin  "reg(bluey.lpi#1)" {D(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#24.itm}
load net {mux#24.itm(12)} -pin  "reg(bluey.lpi#1)" {D(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#24.itm}
load net {mux#24.itm(13)} -pin  "reg(bluey.lpi#1)" {D(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#24.itm}
load net {mux#24.itm(14)} -pin  "reg(bluey.lpi#1)" {D(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#24.itm}
load net {mux#24.itm(15)} -pin  "reg(bluey.lpi#1)" {D(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#24.itm}
load net {GND} -pin  "reg(bluey.lpi#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(bluey.lpi#1)" {DRa(1)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(bluey.lpi#1)" {DRa(2)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(bluey.lpi#1)" {DRa(3)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(bluey.lpi#1)" {DRa(4)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(bluey.lpi#1)" {DRa(5)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(bluey.lpi#1)" {DRa(6)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(bluey.lpi#1)" {DRa(7)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(bluey.lpi#1)" {DRa(8)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(bluey.lpi#1)" {DRa(9)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(bluey.lpi#1)" {DRa(10)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(bluey.lpi#1)" {DRa(11)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(bluey.lpi#1)" {DRa(12)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(bluey.lpi#1)" {DRa(13)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(bluey.lpi#1)" {DRa(14)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(bluey.lpi#1)" {DRa(15)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {clk} -pin  "reg(bluey.lpi#1)" {clk} -attr xrf 9398 -attr oid 471 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(bluey.lpi#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(bluey.lpi#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {bluey.lpi#1(0)} -pin  "reg(bluey.lpi#1)" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.lpi#1}
load net {bluey.lpi#1(1)} -pin  "reg(bluey.lpi#1)" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.lpi#1}
load net {bluey.lpi#1(2)} -pin  "reg(bluey.lpi#1)" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.lpi#1}
load net {bluey.lpi#1(3)} -pin  "reg(bluey.lpi#1)" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.lpi#1}
load net {bluey.lpi#1(4)} -pin  "reg(bluey.lpi#1)" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.lpi#1}
load net {bluey.lpi#1(5)} -pin  "reg(bluey.lpi#1)" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.lpi#1}
load net {bluey.lpi#1(6)} -pin  "reg(bluey.lpi#1)" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.lpi#1}
load net {bluey.lpi#1(7)} -pin  "reg(bluey.lpi#1)" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.lpi#1}
load net {bluey.lpi#1(8)} -pin  "reg(bluey.lpi#1)" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.lpi#1}
load net {bluey.lpi#1(9)} -pin  "reg(bluey.lpi#1)" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.lpi#1}
load net {bluey.lpi#1(10)} -pin  "reg(bluey.lpi#1)" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.lpi#1}
load net {bluey.lpi#1(11)} -pin  "reg(bluey.lpi#1)" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.lpi#1}
load net {bluey.lpi#1(12)} -pin  "reg(bluey.lpi#1)" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.lpi#1}
load net {bluey.lpi#1(13)} -pin  "reg(bluey.lpi#1)" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.lpi#1}
load net {bluey.lpi#1(14)} -pin  "reg(bluey.lpi#1)" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.lpi#1}
load net {bluey.lpi#1(15)} -pin  "reg(bluey.lpi#1)" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.lpi#1}
load inst "mux#25" "mux(2,16)" "INTERFACE" -attr xrf 9399 -attr oid 472 -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#25} -attr area 14.711768 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(16,1,2)"
load net {greeny.sva#2(0)} -pin  "mux#25" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.sva#2}
load net {greeny.sva#2(1)} -pin  "mux#25" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.sva#2}
load net {greeny.sva#2(2)} -pin  "mux#25" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.sva#2}
load net {greeny.sva#2(3)} -pin  "mux#25" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.sva#2}
load net {greeny.sva#2(4)} -pin  "mux#25" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.sva#2}
load net {greeny.sva#2(5)} -pin  "mux#25" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.sva#2}
load net {greeny.sva#2(6)} -pin  "mux#25" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.sva#2}
load net {greeny.sva#2(7)} -pin  "mux#25" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.sva#2}
load net {greeny.sva#2(8)} -pin  "mux#25" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.sva#2}
load net {greeny.sva#2(9)} -pin  "mux#25" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.sva#2}
load net {greeny.sva#2(10)} -pin  "mux#25" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.sva#2}
load net {greeny.sva#2(11)} -pin  "mux#25" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.sva#2}
load net {greeny.sva#2(12)} -pin  "mux#25" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.sva#2}
load net {greeny.sva#2(13)} -pin  "mux#25" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.sva#2}
load net {greeny.sva#2(14)} -pin  "mux#25" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.sva#2}
load net {greeny.sva#2(15)} -pin  "mux#25" {A0(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.sva#2}
load net {greeny.lpi#1.dfm#1(0)} -pin  "mux#25" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.lpi#1.dfm#1}
load net {greeny.lpi#1.dfm#1(1)} -pin  "mux#25" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.lpi#1.dfm#1}
load net {greeny.lpi#1.dfm#1(2)} -pin  "mux#25" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.lpi#1.dfm#1}
load net {greeny.lpi#1.dfm#1(3)} -pin  "mux#25" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.lpi#1.dfm#1}
load net {greeny.lpi#1.dfm#1(4)} -pin  "mux#25" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.lpi#1.dfm#1}
load net {greeny.lpi#1.dfm#1(5)} -pin  "mux#25" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.lpi#1.dfm#1}
load net {greeny.lpi#1.dfm#1(6)} -pin  "mux#25" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.lpi#1.dfm#1}
load net {greeny.lpi#1.dfm#1(7)} -pin  "mux#25" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.lpi#1.dfm#1}
load net {greeny.lpi#1.dfm#1(8)} -pin  "mux#25" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.lpi#1.dfm#1}
load net {greeny.lpi#1.dfm#1(9)} -pin  "mux#25" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.lpi#1.dfm#1}
load net {greeny.lpi#1.dfm#1(10)} -pin  "mux#25" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.lpi#1.dfm#1}
load net {greeny.lpi#1.dfm#1(11)} -pin  "mux#25" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.lpi#1.dfm#1}
load net {greeny.lpi#1.dfm#1(12)} -pin  "mux#25" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.lpi#1.dfm#1}
load net {greeny.lpi#1.dfm#1(13)} -pin  "mux#25" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.lpi#1.dfm#1}
load net {greeny.lpi#1.dfm#1(14)} -pin  "mux#25" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.lpi#1.dfm#1}
load net {greeny.lpi#1.dfm#1(15)} -pin  "mux#25" {A1(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.lpi#1.dfm#1}
load net {and#25.cse} -pin  "mux#25" {S(0)} -attr @path {/edge_detect/edge_detect:core/and#25.cse}
load net {mux#25.itm(0)} -pin  "mux#25" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#25.itm}
load net {mux#25.itm(1)} -pin  "mux#25" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#25.itm}
load net {mux#25.itm(2)} -pin  "mux#25" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#25.itm}
load net {mux#25.itm(3)} -pin  "mux#25" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#25.itm}
load net {mux#25.itm(4)} -pin  "mux#25" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#25.itm}
load net {mux#25.itm(5)} -pin  "mux#25" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#25.itm}
load net {mux#25.itm(6)} -pin  "mux#25" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#25.itm}
load net {mux#25.itm(7)} -pin  "mux#25" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#25.itm}
load net {mux#25.itm(8)} -pin  "mux#25" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#25.itm}
load net {mux#25.itm(9)} -pin  "mux#25" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#25.itm}
load net {mux#25.itm(10)} -pin  "mux#25" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#25.itm}
load net {mux#25.itm(11)} -pin  "mux#25" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#25.itm}
load net {mux#25.itm(12)} -pin  "mux#25" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#25.itm}
load net {mux#25.itm(13)} -pin  "mux#25" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#25.itm}
load net {mux#25.itm(14)} -pin  "mux#25" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#25.itm}
load net {mux#25.itm(15)} -pin  "mux#25" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#25.itm}
load inst "reg(greeny.lpi#1)" "reg(16,1,1,-1,0)" "INTERFACE" -attr xrf 9400 -attr oid 473 -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(greeny.lpi#1)}
load net {mux#25.itm(0)} -pin  "reg(greeny.lpi#1)" {D(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#25.itm}
load net {mux#25.itm(1)} -pin  "reg(greeny.lpi#1)" {D(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#25.itm}
load net {mux#25.itm(2)} -pin  "reg(greeny.lpi#1)" {D(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#25.itm}
load net {mux#25.itm(3)} -pin  "reg(greeny.lpi#1)" {D(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#25.itm}
load net {mux#25.itm(4)} -pin  "reg(greeny.lpi#1)" {D(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#25.itm}
load net {mux#25.itm(5)} -pin  "reg(greeny.lpi#1)" {D(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#25.itm}
load net {mux#25.itm(6)} -pin  "reg(greeny.lpi#1)" {D(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#25.itm}
load net {mux#25.itm(7)} -pin  "reg(greeny.lpi#1)" {D(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#25.itm}
load net {mux#25.itm(8)} -pin  "reg(greeny.lpi#1)" {D(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#25.itm}
load net {mux#25.itm(9)} -pin  "reg(greeny.lpi#1)" {D(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#25.itm}
load net {mux#25.itm(10)} -pin  "reg(greeny.lpi#1)" {D(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#25.itm}
load net {mux#25.itm(11)} -pin  "reg(greeny.lpi#1)" {D(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#25.itm}
load net {mux#25.itm(12)} -pin  "reg(greeny.lpi#1)" {D(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#25.itm}
load net {mux#25.itm(13)} -pin  "reg(greeny.lpi#1)" {D(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#25.itm}
load net {mux#25.itm(14)} -pin  "reg(greeny.lpi#1)" {D(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#25.itm}
load net {mux#25.itm(15)} -pin  "reg(greeny.lpi#1)" {D(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#25.itm}
load net {GND} -pin  "reg(greeny.lpi#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(greeny.lpi#1)" {DRa(1)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(greeny.lpi#1)" {DRa(2)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(greeny.lpi#1)" {DRa(3)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(greeny.lpi#1)" {DRa(4)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(greeny.lpi#1)" {DRa(5)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(greeny.lpi#1)" {DRa(6)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(greeny.lpi#1)" {DRa(7)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(greeny.lpi#1)" {DRa(8)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(greeny.lpi#1)" {DRa(9)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(greeny.lpi#1)" {DRa(10)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(greeny.lpi#1)" {DRa(11)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(greeny.lpi#1)" {DRa(12)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(greeny.lpi#1)" {DRa(13)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(greeny.lpi#1)" {DRa(14)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(greeny.lpi#1)" {DRa(15)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {clk} -pin  "reg(greeny.lpi#1)" {clk} -attr xrf 9401 -attr oid 474 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(greeny.lpi#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(greeny.lpi#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {greeny.lpi#1(0)} -pin  "reg(greeny.lpi#1)" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.lpi#1}
load net {greeny.lpi#1(1)} -pin  "reg(greeny.lpi#1)" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.lpi#1}
load net {greeny.lpi#1(2)} -pin  "reg(greeny.lpi#1)" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.lpi#1}
load net {greeny.lpi#1(3)} -pin  "reg(greeny.lpi#1)" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.lpi#1}
load net {greeny.lpi#1(4)} -pin  "reg(greeny.lpi#1)" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.lpi#1}
load net {greeny.lpi#1(5)} -pin  "reg(greeny.lpi#1)" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.lpi#1}
load net {greeny.lpi#1(6)} -pin  "reg(greeny.lpi#1)" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.lpi#1}
load net {greeny.lpi#1(7)} -pin  "reg(greeny.lpi#1)" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.lpi#1}
load net {greeny.lpi#1(8)} -pin  "reg(greeny.lpi#1)" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.lpi#1}
load net {greeny.lpi#1(9)} -pin  "reg(greeny.lpi#1)" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.lpi#1}
load net {greeny.lpi#1(10)} -pin  "reg(greeny.lpi#1)" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.lpi#1}
load net {greeny.lpi#1(11)} -pin  "reg(greeny.lpi#1)" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.lpi#1}
load net {greeny.lpi#1(12)} -pin  "reg(greeny.lpi#1)" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.lpi#1}
load net {greeny.lpi#1(13)} -pin  "reg(greeny.lpi#1)" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.lpi#1}
load net {greeny.lpi#1(14)} -pin  "reg(greeny.lpi#1)" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.lpi#1}
load net {greeny.lpi#1(15)} -pin  "reg(greeny.lpi#1)" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.lpi#1}
load inst "mux#26" "mux(2,16)" "INTERFACE" -attr xrf 9402 -attr oid 475 -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#26} -attr area 14.711768 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(16,1,2)"
load net {redy.sva#2(0)} -pin  "mux#26" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.sva#2}
load net {redy.sva#2(1)} -pin  "mux#26" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.sva#2}
load net {redy.sva#2(2)} -pin  "mux#26" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.sva#2}
load net {redy.sva#2(3)} -pin  "mux#26" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.sva#2}
load net {redy.sva#2(4)} -pin  "mux#26" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.sva#2}
load net {redy.sva#2(5)} -pin  "mux#26" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.sva#2}
load net {redy.sva#2(6)} -pin  "mux#26" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.sva#2}
load net {redy.sva#2(7)} -pin  "mux#26" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.sva#2}
load net {redy.sva#2(8)} -pin  "mux#26" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.sva#2}
load net {redy.sva#2(9)} -pin  "mux#26" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.sva#2}
load net {redy.sva#2(10)} -pin  "mux#26" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.sva#2}
load net {redy.sva#2(11)} -pin  "mux#26" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.sva#2}
load net {redy.sva#2(12)} -pin  "mux#26" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.sva#2}
load net {redy.sva#2(13)} -pin  "mux#26" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.sva#2}
load net {redy.sva#2(14)} -pin  "mux#26" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.sva#2}
load net {redy.sva#2(15)} -pin  "mux#26" {A0(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.sva#2}
load net {redy.lpi#1.dfm#1(0)} -pin  "mux#26" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.lpi#1.dfm#1}
load net {redy.lpi#1.dfm#1(1)} -pin  "mux#26" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.lpi#1.dfm#1}
load net {redy.lpi#1.dfm#1(2)} -pin  "mux#26" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.lpi#1.dfm#1}
load net {redy.lpi#1.dfm#1(3)} -pin  "mux#26" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.lpi#1.dfm#1}
load net {redy.lpi#1.dfm#1(4)} -pin  "mux#26" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.lpi#1.dfm#1}
load net {redy.lpi#1.dfm#1(5)} -pin  "mux#26" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.lpi#1.dfm#1}
load net {redy.lpi#1.dfm#1(6)} -pin  "mux#26" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.lpi#1.dfm#1}
load net {redy.lpi#1.dfm#1(7)} -pin  "mux#26" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.lpi#1.dfm#1}
load net {redy.lpi#1.dfm#1(8)} -pin  "mux#26" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.lpi#1.dfm#1}
load net {redy.lpi#1.dfm#1(9)} -pin  "mux#26" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.lpi#1.dfm#1}
load net {redy.lpi#1.dfm#1(10)} -pin  "mux#26" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.lpi#1.dfm#1}
load net {redy.lpi#1.dfm#1(11)} -pin  "mux#26" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.lpi#1.dfm#1}
load net {redy.lpi#1.dfm#1(12)} -pin  "mux#26" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.lpi#1.dfm#1}
load net {redy.lpi#1.dfm#1(13)} -pin  "mux#26" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.lpi#1.dfm#1}
load net {redy.lpi#1.dfm#1(14)} -pin  "mux#26" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.lpi#1.dfm#1}
load net {redy.lpi#1.dfm#1(15)} -pin  "mux#26" {A1(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.lpi#1.dfm#1}
load net {and#25.cse} -pin  "mux#26" {S(0)} -attr @path {/edge_detect/edge_detect:core/and#25.cse}
load net {mux#26.itm(0)} -pin  "mux#26" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#26.itm}
load net {mux#26.itm(1)} -pin  "mux#26" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#26.itm}
load net {mux#26.itm(2)} -pin  "mux#26" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#26.itm}
load net {mux#26.itm(3)} -pin  "mux#26" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#26.itm}
load net {mux#26.itm(4)} -pin  "mux#26" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#26.itm}
load net {mux#26.itm(5)} -pin  "mux#26" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#26.itm}
load net {mux#26.itm(6)} -pin  "mux#26" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#26.itm}
load net {mux#26.itm(7)} -pin  "mux#26" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#26.itm}
load net {mux#26.itm(8)} -pin  "mux#26" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#26.itm}
load net {mux#26.itm(9)} -pin  "mux#26" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#26.itm}
load net {mux#26.itm(10)} -pin  "mux#26" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#26.itm}
load net {mux#26.itm(11)} -pin  "mux#26" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#26.itm}
load net {mux#26.itm(12)} -pin  "mux#26" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#26.itm}
load net {mux#26.itm(13)} -pin  "mux#26" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#26.itm}
load net {mux#26.itm(14)} -pin  "mux#26" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#26.itm}
load net {mux#26.itm(15)} -pin  "mux#26" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#26.itm}
load inst "reg(redy.lpi#1)" "reg(16,1,1,-1,0)" "INTERFACE" -attr xrf 9403 -attr oid 476 -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(redy.lpi#1)}
load net {mux#26.itm(0)} -pin  "reg(redy.lpi#1)" {D(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#26.itm}
load net {mux#26.itm(1)} -pin  "reg(redy.lpi#1)" {D(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#26.itm}
load net {mux#26.itm(2)} -pin  "reg(redy.lpi#1)" {D(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#26.itm}
load net {mux#26.itm(3)} -pin  "reg(redy.lpi#1)" {D(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#26.itm}
load net {mux#26.itm(4)} -pin  "reg(redy.lpi#1)" {D(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#26.itm}
load net {mux#26.itm(5)} -pin  "reg(redy.lpi#1)" {D(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#26.itm}
load net {mux#26.itm(6)} -pin  "reg(redy.lpi#1)" {D(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#26.itm}
load net {mux#26.itm(7)} -pin  "reg(redy.lpi#1)" {D(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#26.itm}
load net {mux#26.itm(8)} -pin  "reg(redy.lpi#1)" {D(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#26.itm}
load net {mux#26.itm(9)} -pin  "reg(redy.lpi#1)" {D(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#26.itm}
load net {mux#26.itm(10)} -pin  "reg(redy.lpi#1)" {D(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#26.itm}
load net {mux#26.itm(11)} -pin  "reg(redy.lpi#1)" {D(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#26.itm}
load net {mux#26.itm(12)} -pin  "reg(redy.lpi#1)" {D(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#26.itm}
load net {mux#26.itm(13)} -pin  "reg(redy.lpi#1)" {D(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#26.itm}
load net {mux#26.itm(14)} -pin  "reg(redy.lpi#1)" {D(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#26.itm}
load net {mux#26.itm(15)} -pin  "reg(redy.lpi#1)" {D(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#26.itm}
load net {GND} -pin  "reg(redy.lpi#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(redy.lpi#1)" {DRa(1)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(redy.lpi#1)" {DRa(2)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(redy.lpi#1)" {DRa(3)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(redy.lpi#1)" {DRa(4)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(redy.lpi#1)" {DRa(5)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(redy.lpi#1)" {DRa(6)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(redy.lpi#1)" {DRa(7)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(redy.lpi#1)" {DRa(8)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(redy.lpi#1)" {DRa(9)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(redy.lpi#1)" {DRa(10)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(redy.lpi#1)" {DRa(11)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(redy.lpi#1)" {DRa(12)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(redy.lpi#1)" {DRa(13)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(redy.lpi#1)" {DRa(14)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(redy.lpi#1)" {DRa(15)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {clk} -pin  "reg(redy.lpi#1)" {clk} -attr xrf 9404 -attr oid 477 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(redy.lpi#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(redy.lpi#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {redy.lpi#1(0)} -pin  "reg(redy.lpi#1)" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.lpi#1}
load net {redy.lpi#1(1)} -pin  "reg(redy.lpi#1)" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.lpi#1}
load net {redy.lpi#1(2)} -pin  "reg(redy.lpi#1)" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.lpi#1}
load net {redy.lpi#1(3)} -pin  "reg(redy.lpi#1)" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.lpi#1}
load net {redy.lpi#1(4)} -pin  "reg(redy.lpi#1)" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.lpi#1}
load net {redy.lpi#1(5)} -pin  "reg(redy.lpi#1)" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.lpi#1}
load net {redy.lpi#1(6)} -pin  "reg(redy.lpi#1)" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.lpi#1}
load net {redy.lpi#1(7)} -pin  "reg(redy.lpi#1)" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.lpi#1}
load net {redy.lpi#1(8)} -pin  "reg(redy.lpi#1)" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.lpi#1}
load net {redy.lpi#1(9)} -pin  "reg(redy.lpi#1)" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.lpi#1}
load net {redy.lpi#1(10)} -pin  "reg(redy.lpi#1)" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.lpi#1}
load net {redy.lpi#1(11)} -pin  "reg(redy.lpi#1)" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.lpi#1}
load net {redy.lpi#1(12)} -pin  "reg(redy.lpi#1)" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.lpi#1}
load net {redy.lpi#1(13)} -pin  "reg(redy.lpi#1)" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.lpi#1}
load net {redy.lpi#1(14)} -pin  "reg(redy.lpi#1)" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.lpi#1}
load net {redy.lpi#1(15)} -pin  "reg(redy.lpi#1)" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.lpi#1}
load inst "mux#27" "mux(2,16)" "INTERFACE" -attr xrf 9405 -attr oid 478 -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#27} -attr area 14.711768 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(16,1,2)"
load net {bluex.sva#2(0)} -pin  "mux#27" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.sva#2}
load net {bluex.sva#2(1)} -pin  "mux#27" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.sva#2}
load net {bluex.sva#2(2)} -pin  "mux#27" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.sva#2}
load net {bluex.sva#2(3)} -pin  "mux#27" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.sva#2}
load net {bluex.sva#2(4)} -pin  "mux#27" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.sva#2}
load net {bluex.sva#2(5)} -pin  "mux#27" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.sva#2}
load net {bluex.sva#2(6)} -pin  "mux#27" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.sva#2}
load net {bluex.sva#2(7)} -pin  "mux#27" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.sva#2}
load net {bluex.sva#2(8)} -pin  "mux#27" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.sva#2}
load net {bluex.sva#2(9)} -pin  "mux#27" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.sva#2}
load net {bluex.sva#2(10)} -pin  "mux#27" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.sva#2}
load net {bluex.sva#2(11)} -pin  "mux#27" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.sva#2}
load net {bluex.sva#2(12)} -pin  "mux#27" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.sva#2}
load net {bluex.sva#2(13)} -pin  "mux#27" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.sva#2}
load net {bluex.sva#2(14)} -pin  "mux#27" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.sva#2}
load net {bluex.sva#2(15)} -pin  "mux#27" {A0(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.sva#2}
load net {bluex.lpi#1.dfm#1(0)} -pin  "mux#27" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.lpi#1.dfm#1}
load net {bluex.lpi#1.dfm#1(1)} -pin  "mux#27" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.lpi#1.dfm#1}
load net {bluex.lpi#1.dfm#1(2)} -pin  "mux#27" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.lpi#1.dfm#1}
load net {bluex.lpi#1.dfm#1(3)} -pin  "mux#27" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.lpi#1.dfm#1}
load net {bluex.lpi#1.dfm#1(4)} -pin  "mux#27" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.lpi#1.dfm#1}
load net {bluex.lpi#1.dfm#1(5)} -pin  "mux#27" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.lpi#1.dfm#1}
load net {bluex.lpi#1.dfm#1(6)} -pin  "mux#27" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.lpi#1.dfm#1}
load net {bluex.lpi#1.dfm#1(7)} -pin  "mux#27" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.lpi#1.dfm#1}
load net {bluex.lpi#1.dfm#1(8)} -pin  "mux#27" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.lpi#1.dfm#1}
load net {bluex.lpi#1.dfm#1(9)} -pin  "mux#27" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.lpi#1.dfm#1}
load net {bluex.lpi#1.dfm#1(10)} -pin  "mux#27" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.lpi#1.dfm#1}
load net {bluex.lpi#1.dfm#1(11)} -pin  "mux#27" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.lpi#1.dfm#1}
load net {bluex.lpi#1.dfm#1(12)} -pin  "mux#27" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.lpi#1.dfm#1}
load net {bluex.lpi#1.dfm#1(13)} -pin  "mux#27" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.lpi#1.dfm#1}
load net {bluex.lpi#1.dfm#1(14)} -pin  "mux#27" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.lpi#1.dfm#1}
load net {bluex.lpi#1.dfm#1(15)} -pin  "mux#27" {A1(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.lpi#1.dfm#1}
load net {and#25.cse} -pin  "mux#27" {S(0)} -attr @path {/edge_detect/edge_detect:core/and#25.cse}
load net {mux#27.itm(0)} -pin  "mux#27" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#27.itm}
load net {mux#27.itm(1)} -pin  "mux#27" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#27.itm}
load net {mux#27.itm(2)} -pin  "mux#27" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#27.itm}
load net {mux#27.itm(3)} -pin  "mux#27" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#27.itm}
load net {mux#27.itm(4)} -pin  "mux#27" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#27.itm}
load net {mux#27.itm(5)} -pin  "mux#27" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#27.itm}
load net {mux#27.itm(6)} -pin  "mux#27" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#27.itm}
load net {mux#27.itm(7)} -pin  "mux#27" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#27.itm}
load net {mux#27.itm(8)} -pin  "mux#27" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#27.itm}
load net {mux#27.itm(9)} -pin  "mux#27" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#27.itm}
load net {mux#27.itm(10)} -pin  "mux#27" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#27.itm}
load net {mux#27.itm(11)} -pin  "mux#27" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#27.itm}
load net {mux#27.itm(12)} -pin  "mux#27" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#27.itm}
load net {mux#27.itm(13)} -pin  "mux#27" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#27.itm}
load net {mux#27.itm(14)} -pin  "mux#27" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#27.itm}
load net {mux#27.itm(15)} -pin  "mux#27" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#27.itm}
load inst "reg(bluex.lpi#1)" "reg(16,1,1,-1,0)" "INTERFACE" -attr xrf 9406 -attr oid 479 -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(bluex.lpi#1)}
load net {mux#27.itm(0)} -pin  "reg(bluex.lpi#1)" {D(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#27.itm}
load net {mux#27.itm(1)} -pin  "reg(bluex.lpi#1)" {D(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#27.itm}
load net {mux#27.itm(2)} -pin  "reg(bluex.lpi#1)" {D(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#27.itm}
load net {mux#27.itm(3)} -pin  "reg(bluex.lpi#1)" {D(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#27.itm}
load net {mux#27.itm(4)} -pin  "reg(bluex.lpi#1)" {D(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#27.itm}
load net {mux#27.itm(5)} -pin  "reg(bluex.lpi#1)" {D(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#27.itm}
load net {mux#27.itm(6)} -pin  "reg(bluex.lpi#1)" {D(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#27.itm}
load net {mux#27.itm(7)} -pin  "reg(bluex.lpi#1)" {D(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#27.itm}
load net {mux#27.itm(8)} -pin  "reg(bluex.lpi#1)" {D(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#27.itm}
load net {mux#27.itm(9)} -pin  "reg(bluex.lpi#1)" {D(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#27.itm}
load net {mux#27.itm(10)} -pin  "reg(bluex.lpi#1)" {D(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#27.itm}
load net {mux#27.itm(11)} -pin  "reg(bluex.lpi#1)" {D(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#27.itm}
load net {mux#27.itm(12)} -pin  "reg(bluex.lpi#1)" {D(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#27.itm}
load net {mux#27.itm(13)} -pin  "reg(bluex.lpi#1)" {D(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#27.itm}
load net {mux#27.itm(14)} -pin  "reg(bluex.lpi#1)" {D(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#27.itm}
load net {mux#27.itm(15)} -pin  "reg(bluex.lpi#1)" {D(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#27.itm}
load net {GND} -pin  "reg(bluex.lpi#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(bluex.lpi#1)" {DRa(1)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(bluex.lpi#1)" {DRa(2)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(bluex.lpi#1)" {DRa(3)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(bluex.lpi#1)" {DRa(4)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(bluex.lpi#1)" {DRa(5)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(bluex.lpi#1)" {DRa(6)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(bluex.lpi#1)" {DRa(7)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(bluex.lpi#1)" {DRa(8)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(bluex.lpi#1)" {DRa(9)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(bluex.lpi#1)" {DRa(10)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(bluex.lpi#1)" {DRa(11)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(bluex.lpi#1)" {DRa(12)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(bluex.lpi#1)" {DRa(13)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(bluex.lpi#1)" {DRa(14)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(bluex.lpi#1)" {DRa(15)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {clk} -pin  "reg(bluex.lpi#1)" {clk} -attr xrf 9407 -attr oid 480 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(bluex.lpi#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(bluex.lpi#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {bluex.lpi#1(0)} -pin  "reg(bluex.lpi#1)" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.lpi#1}
load net {bluex.lpi#1(1)} -pin  "reg(bluex.lpi#1)" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.lpi#1}
load net {bluex.lpi#1(2)} -pin  "reg(bluex.lpi#1)" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.lpi#1}
load net {bluex.lpi#1(3)} -pin  "reg(bluex.lpi#1)" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.lpi#1}
load net {bluex.lpi#1(4)} -pin  "reg(bluex.lpi#1)" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.lpi#1}
load net {bluex.lpi#1(5)} -pin  "reg(bluex.lpi#1)" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.lpi#1}
load net {bluex.lpi#1(6)} -pin  "reg(bluex.lpi#1)" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.lpi#1}
load net {bluex.lpi#1(7)} -pin  "reg(bluex.lpi#1)" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.lpi#1}
load net {bluex.lpi#1(8)} -pin  "reg(bluex.lpi#1)" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.lpi#1}
load net {bluex.lpi#1(9)} -pin  "reg(bluex.lpi#1)" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.lpi#1}
load net {bluex.lpi#1(10)} -pin  "reg(bluex.lpi#1)" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.lpi#1}
load net {bluex.lpi#1(11)} -pin  "reg(bluex.lpi#1)" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.lpi#1}
load net {bluex.lpi#1(12)} -pin  "reg(bluex.lpi#1)" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.lpi#1}
load net {bluex.lpi#1(13)} -pin  "reg(bluex.lpi#1)" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.lpi#1}
load net {bluex.lpi#1(14)} -pin  "reg(bluex.lpi#1)" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.lpi#1}
load net {bluex.lpi#1(15)} -pin  "reg(bluex.lpi#1)" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.lpi#1}
load inst "mux#28" "mux(2,16)" "INTERFACE" -attr xrf 9408 -attr oid 481 -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#28} -attr area 14.711768 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(16,1,2)"
load net {greenx.sva#2(0)} -pin  "mux#28" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.sva#2}
load net {greenx.sva#2(1)} -pin  "mux#28" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.sva#2}
load net {greenx.sva#2(2)} -pin  "mux#28" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.sva#2}
load net {greenx.sva#2(3)} -pin  "mux#28" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.sva#2}
load net {greenx.sva#2(4)} -pin  "mux#28" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.sva#2}
load net {greenx.sva#2(5)} -pin  "mux#28" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.sva#2}
load net {greenx.sva#2(6)} -pin  "mux#28" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.sva#2}
load net {greenx.sva#2(7)} -pin  "mux#28" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.sva#2}
load net {greenx.sva#2(8)} -pin  "mux#28" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.sva#2}
load net {greenx.sva#2(9)} -pin  "mux#28" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.sva#2}
load net {greenx.sva#2(10)} -pin  "mux#28" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.sva#2}
load net {greenx.sva#2(11)} -pin  "mux#28" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.sva#2}
load net {greenx.sva#2(12)} -pin  "mux#28" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.sva#2}
load net {greenx.sva#2(13)} -pin  "mux#28" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.sva#2}
load net {greenx.sva#2(14)} -pin  "mux#28" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.sva#2}
load net {greenx.sva#2(15)} -pin  "mux#28" {A0(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.sva#2}
load net {greenx.lpi#1.dfm#1(0)} -pin  "mux#28" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.lpi#1.dfm#1}
load net {greenx.lpi#1.dfm#1(1)} -pin  "mux#28" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.lpi#1.dfm#1}
load net {greenx.lpi#1.dfm#1(2)} -pin  "mux#28" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.lpi#1.dfm#1}
load net {greenx.lpi#1.dfm#1(3)} -pin  "mux#28" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.lpi#1.dfm#1}
load net {greenx.lpi#1.dfm#1(4)} -pin  "mux#28" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.lpi#1.dfm#1}
load net {greenx.lpi#1.dfm#1(5)} -pin  "mux#28" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.lpi#1.dfm#1}
load net {greenx.lpi#1.dfm#1(6)} -pin  "mux#28" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.lpi#1.dfm#1}
load net {greenx.lpi#1.dfm#1(7)} -pin  "mux#28" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.lpi#1.dfm#1}
load net {greenx.lpi#1.dfm#1(8)} -pin  "mux#28" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.lpi#1.dfm#1}
load net {greenx.lpi#1.dfm#1(9)} -pin  "mux#28" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.lpi#1.dfm#1}
load net {greenx.lpi#1.dfm#1(10)} -pin  "mux#28" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.lpi#1.dfm#1}
load net {greenx.lpi#1.dfm#1(11)} -pin  "mux#28" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.lpi#1.dfm#1}
load net {greenx.lpi#1.dfm#1(12)} -pin  "mux#28" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.lpi#1.dfm#1}
load net {greenx.lpi#1.dfm#1(13)} -pin  "mux#28" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.lpi#1.dfm#1}
load net {greenx.lpi#1.dfm#1(14)} -pin  "mux#28" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.lpi#1.dfm#1}
load net {greenx.lpi#1.dfm#1(15)} -pin  "mux#28" {A1(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.lpi#1.dfm#1}
load net {and#25.cse} -pin  "mux#28" {S(0)} -attr @path {/edge_detect/edge_detect:core/and#25.cse}
load net {mux#28.itm(0)} -pin  "mux#28" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#28.itm}
load net {mux#28.itm(1)} -pin  "mux#28" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#28.itm}
load net {mux#28.itm(2)} -pin  "mux#28" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#28.itm}
load net {mux#28.itm(3)} -pin  "mux#28" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#28.itm}
load net {mux#28.itm(4)} -pin  "mux#28" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#28.itm}
load net {mux#28.itm(5)} -pin  "mux#28" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#28.itm}
load net {mux#28.itm(6)} -pin  "mux#28" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#28.itm}
load net {mux#28.itm(7)} -pin  "mux#28" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#28.itm}
load net {mux#28.itm(8)} -pin  "mux#28" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#28.itm}
load net {mux#28.itm(9)} -pin  "mux#28" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#28.itm}
load net {mux#28.itm(10)} -pin  "mux#28" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#28.itm}
load net {mux#28.itm(11)} -pin  "mux#28" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#28.itm}
load net {mux#28.itm(12)} -pin  "mux#28" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#28.itm}
load net {mux#28.itm(13)} -pin  "mux#28" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#28.itm}
load net {mux#28.itm(14)} -pin  "mux#28" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#28.itm}
load net {mux#28.itm(15)} -pin  "mux#28" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#28.itm}
load inst "reg(greenx.lpi#1)" "reg(16,1,1,-1,0)" "INTERFACE" -attr xrf 9409 -attr oid 482 -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(greenx.lpi#1)}
load net {mux#28.itm(0)} -pin  "reg(greenx.lpi#1)" {D(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#28.itm}
load net {mux#28.itm(1)} -pin  "reg(greenx.lpi#1)" {D(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#28.itm}
load net {mux#28.itm(2)} -pin  "reg(greenx.lpi#1)" {D(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#28.itm}
load net {mux#28.itm(3)} -pin  "reg(greenx.lpi#1)" {D(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#28.itm}
load net {mux#28.itm(4)} -pin  "reg(greenx.lpi#1)" {D(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#28.itm}
load net {mux#28.itm(5)} -pin  "reg(greenx.lpi#1)" {D(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#28.itm}
load net {mux#28.itm(6)} -pin  "reg(greenx.lpi#1)" {D(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#28.itm}
load net {mux#28.itm(7)} -pin  "reg(greenx.lpi#1)" {D(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#28.itm}
load net {mux#28.itm(8)} -pin  "reg(greenx.lpi#1)" {D(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#28.itm}
load net {mux#28.itm(9)} -pin  "reg(greenx.lpi#1)" {D(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#28.itm}
load net {mux#28.itm(10)} -pin  "reg(greenx.lpi#1)" {D(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#28.itm}
load net {mux#28.itm(11)} -pin  "reg(greenx.lpi#1)" {D(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#28.itm}
load net {mux#28.itm(12)} -pin  "reg(greenx.lpi#1)" {D(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#28.itm}
load net {mux#28.itm(13)} -pin  "reg(greenx.lpi#1)" {D(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#28.itm}
load net {mux#28.itm(14)} -pin  "reg(greenx.lpi#1)" {D(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#28.itm}
load net {mux#28.itm(15)} -pin  "reg(greenx.lpi#1)" {D(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#28.itm}
load net {GND} -pin  "reg(greenx.lpi#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(greenx.lpi#1)" {DRa(1)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(greenx.lpi#1)" {DRa(2)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(greenx.lpi#1)" {DRa(3)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(greenx.lpi#1)" {DRa(4)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(greenx.lpi#1)" {DRa(5)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(greenx.lpi#1)" {DRa(6)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(greenx.lpi#1)" {DRa(7)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(greenx.lpi#1)" {DRa(8)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(greenx.lpi#1)" {DRa(9)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(greenx.lpi#1)" {DRa(10)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(greenx.lpi#1)" {DRa(11)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(greenx.lpi#1)" {DRa(12)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(greenx.lpi#1)" {DRa(13)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(greenx.lpi#1)" {DRa(14)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(greenx.lpi#1)" {DRa(15)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {clk} -pin  "reg(greenx.lpi#1)" {clk} -attr xrf 9410 -attr oid 483 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(greenx.lpi#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(greenx.lpi#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {greenx.lpi#1(0)} -pin  "reg(greenx.lpi#1)" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.lpi#1}
load net {greenx.lpi#1(1)} -pin  "reg(greenx.lpi#1)" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.lpi#1}
load net {greenx.lpi#1(2)} -pin  "reg(greenx.lpi#1)" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.lpi#1}
load net {greenx.lpi#1(3)} -pin  "reg(greenx.lpi#1)" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.lpi#1}
load net {greenx.lpi#1(4)} -pin  "reg(greenx.lpi#1)" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.lpi#1}
load net {greenx.lpi#1(5)} -pin  "reg(greenx.lpi#1)" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.lpi#1}
load net {greenx.lpi#1(6)} -pin  "reg(greenx.lpi#1)" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.lpi#1}
load net {greenx.lpi#1(7)} -pin  "reg(greenx.lpi#1)" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.lpi#1}
load net {greenx.lpi#1(8)} -pin  "reg(greenx.lpi#1)" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.lpi#1}
load net {greenx.lpi#1(9)} -pin  "reg(greenx.lpi#1)" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.lpi#1}
load net {greenx.lpi#1(10)} -pin  "reg(greenx.lpi#1)" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.lpi#1}
load net {greenx.lpi#1(11)} -pin  "reg(greenx.lpi#1)" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.lpi#1}
load net {greenx.lpi#1(12)} -pin  "reg(greenx.lpi#1)" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.lpi#1}
load net {greenx.lpi#1(13)} -pin  "reg(greenx.lpi#1)" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.lpi#1}
load net {greenx.lpi#1(14)} -pin  "reg(greenx.lpi#1)" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.lpi#1}
load net {greenx.lpi#1(15)} -pin  "reg(greenx.lpi#1)" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.lpi#1}
load inst "mux#29" "mux(2,16)" "INTERFACE" -attr xrf 9411 -attr oid 484 -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#29} -attr area 14.711768 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(16,1,2)"
load net {redx.sva#2(0)} -pin  "mux#29" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.sva#2}
load net {redx.sva#2(1)} -pin  "mux#29" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.sva#2}
load net {redx.sva#2(2)} -pin  "mux#29" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.sva#2}
load net {redx.sva#2(3)} -pin  "mux#29" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.sva#2}
load net {redx.sva#2(4)} -pin  "mux#29" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.sva#2}
load net {redx.sva#2(5)} -pin  "mux#29" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.sva#2}
load net {redx.sva#2(6)} -pin  "mux#29" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.sva#2}
load net {redx.sva#2(7)} -pin  "mux#29" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.sva#2}
load net {redx.sva#2(8)} -pin  "mux#29" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.sva#2}
load net {redx.sva#2(9)} -pin  "mux#29" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.sva#2}
load net {redx.sva#2(10)} -pin  "mux#29" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.sva#2}
load net {redx.sva#2(11)} -pin  "mux#29" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.sva#2}
load net {redx.sva#2(12)} -pin  "mux#29" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.sva#2}
load net {redx.sva#2(13)} -pin  "mux#29" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.sva#2}
load net {redx.sva#2(14)} -pin  "mux#29" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.sva#2}
load net {redx.sva#2(15)} -pin  "mux#29" {A0(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.sva#2}
load net {redx.lpi#1.dfm#1(0)} -pin  "mux#29" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.lpi#1.dfm#1}
load net {redx.lpi#1.dfm#1(1)} -pin  "mux#29" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.lpi#1.dfm#1}
load net {redx.lpi#1.dfm#1(2)} -pin  "mux#29" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.lpi#1.dfm#1}
load net {redx.lpi#1.dfm#1(3)} -pin  "mux#29" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.lpi#1.dfm#1}
load net {redx.lpi#1.dfm#1(4)} -pin  "mux#29" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.lpi#1.dfm#1}
load net {redx.lpi#1.dfm#1(5)} -pin  "mux#29" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.lpi#1.dfm#1}
load net {redx.lpi#1.dfm#1(6)} -pin  "mux#29" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.lpi#1.dfm#1}
load net {redx.lpi#1.dfm#1(7)} -pin  "mux#29" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.lpi#1.dfm#1}
load net {redx.lpi#1.dfm#1(8)} -pin  "mux#29" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.lpi#1.dfm#1}
load net {redx.lpi#1.dfm#1(9)} -pin  "mux#29" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.lpi#1.dfm#1}
load net {redx.lpi#1.dfm#1(10)} -pin  "mux#29" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.lpi#1.dfm#1}
load net {redx.lpi#1.dfm#1(11)} -pin  "mux#29" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.lpi#1.dfm#1}
load net {redx.lpi#1.dfm#1(12)} -pin  "mux#29" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.lpi#1.dfm#1}
load net {redx.lpi#1.dfm#1(13)} -pin  "mux#29" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.lpi#1.dfm#1}
load net {redx.lpi#1.dfm#1(14)} -pin  "mux#29" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.lpi#1.dfm#1}
load net {redx.lpi#1.dfm#1(15)} -pin  "mux#29" {A1(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.lpi#1.dfm#1}
load net {and#25.cse} -pin  "mux#29" {S(0)} -attr @path {/edge_detect/edge_detect:core/and#25.cse}
load net {mux#29.itm(0)} -pin  "mux#29" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#29.itm}
load net {mux#29.itm(1)} -pin  "mux#29" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#29.itm}
load net {mux#29.itm(2)} -pin  "mux#29" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#29.itm}
load net {mux#29.itm(3)} -pin  "mux#29" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#29.itm}
load net {mux#29.itm(4)} -pin  "mux#29" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#29.itm}
load net {mux#29.itm(5)} -pin  "mux#29" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#29.itm}
load net {mux#29.itm(6)} -pin  "mux#29" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#29.itm}
load net {mux#29.itm(7)} -pin  "mux#29" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#29.itm}
load net {mux#29.itm(8)} -pin  "mux#29" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#29.itm}
load net {mux#29.itm(9)} -pin  "mux#29" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#29.itm}
load net {mux#29.itm(10)} -pin  "mux#29" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#29.itm}
load net {mux#29.itm(11)} -pin  "mux#29" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#29.itm}
load net {mux#29.itm(12)} -pin  "mux#29" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#29.itm}
load net {mux#29.itm(13)} -pin  "mux#29" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#29.itm}
load net {mux#29.itm(14)} -pin  "mux#29" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#29.itm}
load net {mux#29.itm(15)} -pin  "mux#29" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#29.itm}
load inst "reg(redx.lpi#1)" "reg(16,1,1,-1,0)" "INTERFACE" -attr xrf 9412 -attr oid 485 -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(redx.lpi#1)}
load net {mux#29.itm(0)} -pin  "reg(redx.lpi#1)" {D(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#29.itm}
load net {mux#29.itm(1)} -pin  "reg(redx.lpi#1)" {D(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#29.itm}
load net {mux#29.itm(2)} -pin  "reg(redx.lpi#1)" {D(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#29.itm}
load net {mux#29.itm(3)} -pin  "reg(redx.lpi#1)" {D(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#29.itm}
load net {mux#29.itm(4)} -pin  "reg(redx.lpi#1)" {D(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#29.itm}
load net {mux#29.itm(5)} -pin  "reg(redx.lpi#1)" {D(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#29.itm}
load net {mux#29.itm(6)} -pin  "reg(redx.lpi#1)" {D(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#29.itm}
load net {mux#29.itm(7)} -pin  "reg(redx.lpi#1)" {D(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#29.itm}
load net {mux#29.itm(8)} -pin  "reg(redx.lpi#1)" {D(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#29.itm}
load net {mux#29.itm(9)} -pin  "reg(redx.lpi#1)" {D(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#29.itm}
load net {mux#29.itm(10)} -pin  "reg(redx.lpi#1)" {D(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#29.itm}
load net {mux#29.itm(11)} -pin  "reg(redx.lpi#1)" {D(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#29.itm}
load net {mux#29.itm(12)} -pin  "reg(redx.lpi#1)" {D(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#29.itm}
load net {mux#29.itm(13)} -pin  "reg(redx.lpi#1)" {D(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#29.itm}
load net {mux#29.itm(14)} -pin  "reg(redx.lpi#1)" {D(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#29.itm}
load net {mux#29.itm(15)} -pin  "reg(redx.lpi#1)" {D(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#29.itm}
load net {GND} -pin  "reg(redx.lpi#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(redx.lpi#1)" {DRa(1)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(redx.lpi#1)" {DRa(2)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(redx.lpi#1)" {DRa(3)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(redx.lpi#1)" {DRa(4)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(redx.lpi#1)" {DRa(5)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(redx.lpi#1)" {DRa(6)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(redx.lpi#1)" {DRa(7)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(redx.lpi#1)" {DRa(8)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(redx.lpi#1)" {DRa(9)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(redx.lpi#1)" {DRa(10)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(redx.lpi#1)" {DRa(11)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(redx.lpi#1)" {DRa(12)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(redx.lpi#1)" {DRa(13)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(redx.lpi#1)" {DRa(14)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(redx.lpi#1)" {DRa(15)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {clk} -pin  "reg(redx.lpi#1)" {clk} -attr xrf 9413 -attr oid 486 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(redx.lpi#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(redx.lpi#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {redx.lpi#1(0)} -pin  "reg(redx.lpi#1)" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.lpi#1}
load net {redx.lpi#1(1)} -pin  "reg(redx.lpi#1)" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.lpi#1}
load net {redx.lpi#1(2)} -pin  "reg(redx.lpi#1)" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.lpi#1}
load net {redx.lpi#1(3)} -pin  "reg(redx.lpi#1)" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.lpi#1}
load net {redx.lpi#1(4)} -pin  "reg(redx.lpi#1)" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.lpi#1}
load net {redx.lpi#1(5)} -pin  "reg(redx.lpi#1)" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.lpi#1}
load net {redx.lpi#1(6)} -pin  "reg(redx.lpi#1)" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.lpi#1}
load net {redx.lpi#1(7)} -pin  "reg(redx.lpi#1)" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.lpi#1}
load net {redx.lpi#1(8)} -pin  "reg(redx.lpi#1)" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.lpi#1}
load net {redx.lpi#1(9)} -pin  "reg(redx.lpi#1)" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.lpi#1}
load net {redx.lpi#1(10)} -pin  "reg(redx.lpi#1)" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.lpi#1}
load net {redx.lpi#1(11)} -pin  "reg(redx.lpi#1)" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.lpi#1}
load net {redx.lpi#1(12)} -pin  "reg(redx.lpi#1)" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.lpi#1}
load net {redx.lpi#1(13)} -pin  "reg(redx.lpi#1)" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.lpi#1}
load net {redx.lpi#1(14)} -pin  "reg(redx.lpi#1)" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.lpi#1}
load net {redx.lpi#1(15)} -pin  "reg(redx.lpi#1)" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.lpi#1}
load inst "reg(exit:ACC3.lpi#1.dfm#5)" "reg(1,1,1,-1,0)" "INTERFACE" -attr xrf 9414 -attr oid 487 -attr vt c -attr @path {/edge_detect/edge_detect:core/reg(exit:ACC3.lpi#1.dfm#5)}
load net {exit:ACC3.lpi#1.dfm#5:mx0} -pin  "reg(exit:ACC3.lpi#1.dfm#5)" {D(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC3.lpi#1.dfm#5:mx0}
load net {GND} -pin  "reg(exit:ACC3.lpi#1.dfm#5)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_1}
load net {clk} -pin  "reg(exit:ACC3.lpi#1.dfm#5)" {clk} -attr xrf 9415 -attr oid 488 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(exit:ACC3.lpi#1.dfm#5)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(exit:ACC3.lpi#1.dfm#5)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {exit:ACC3.lpi#1.dfm#5} -pin  "reg(exit:ACC3.lpi#1.dfm#5)" {Z(0)} -attr vt c -attr @path {/edge_detect/edge_detect:core/exit:ACC3.lpi#1.dfm#5}
load inst "FRAME:and" "and(2,1)" "INTERFACE" -attr xrf 9416 -attr oid 489 -attr @path {/edge_detect/edge_detect:core/FRAME:and} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,2)"
load net {exit:ACC3.lpi#1.dfm#5:mx0} -pin  "FRAME:and" {A0(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC3.lpi#1.dfm#5:mx0}
load net {exit:FRAME.lpi#1.dfm#3:mx0} -pin  "FRAME:and" {A1(0)} -attr @path {/edge_detect/edge_detect:core/exit:FRAME.lpi#1.dfm#3:mx0}
load net {FRAME:and.itm} -pin  "FRAME:and" {Z(0)} -attr @path {/edge_detect/edge_detect:core/FRAME:and.itm}
load inst "reg(exit:FRAME#1.sva)" "reg(1,1,1,-1,0)" "INTERFACE" -attr xrf 9417 -attr oid 490 -attr @path {/edge_detect/edge_detect:core/reg(exit:FRAME#1.sva)}
load net {FRAME:and.itm} -pin  "reg(exit:FRAME#1.sva)" {D(0)} -attr @path {/edge_detect/edge_detect:core/FRAME:and.itm}
load net {PWR} -pin  "reg(exit:FRAME#1.sva)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C1_1}
load net {clk} -pin  "reg(exit:FRAME#1.sva)" {clk} -attr xrf 9418 -attr oid 491 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(exit:FRAME#1.sva)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(exit:FRAME#1.sva)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {exit:FRAME#1.sva} -pin  "reg(exit:FRAME#1.sva)" {Z(0)} -attr @path {/edge_detect/edge_detect:core/exit:FRAME#1.sva}
load inst "mux#31" "mux(2,2)" "INTERFACE" -attr xrf 9419 -attr oid 492 -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#31} -attr area 1.839846 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(2,1,2)"
load net {FRAME:p#1.lpi#1.dfm(0)} -pin  "mux#31" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:p#1.lpi#1.dfm}
load net {FRAME:p#1.lpi#1.dfm(1)} -pin  "mux#31" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:p#1.lpi#1.dfm}
load net {FRAME:p#1.sva#1(0)} -pin  "mux#31" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:p#1.sva#1}
load net {FRAME:p#1.sva#1(1)} -pin  "mux#31" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:p#1.sva#1}
load net {or#6.cse} -pin  "mux#31" {S(0)} -attr @path {/edge_detect/edge_detect:core/or#6.cse}
load net {mux#31.itm(0)} -pin  "mux#31" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#31.itm}
load net {mux#31.itm(1)} -pin  "mux#31" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#31.itm}
load inst "reg(FRAME:p#1.lpi#1.dfm#3)" "reg(2,1,1,-1,0)" "INTERFACE" -attr xrf 9420 -attr oid 493 -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(FRAME:p#1.lpi#1.dfm#3)}
load net {mux#31.itm(0)} -pin  "reg(FRAME:p#1.lpi#1.dfm#3)" {D(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#31.itm}
load net {mux#31.itm(1)} -pin  "reg(FRAME:p#1.lpi#1.dfm#3)" {D(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#31.itm}
load net {GND} -pin  "reg(FRAME:p#1.lpi#1.dfm#3)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_2}
load net {GND} -pin  "reg(FRAME:p#1.lpi#1.dfm#3)" {DRa(1)} -attr @path {/edge_detect/edge_detect:core/C0_2}
load net {clk} -pin  "reg(FRAME:p#1.lpi#1.dfm#3)" {clk} -attr xrf 9421 -attr oid 494 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(FRAME:p#1.lpi#1.dfm#3)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(FRAME:p#1.lpi#1.dfm#3)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {FRAME:p#1.lpi#1.dfm#3(0)} -pin  "reg(FRAME:p#1.lpi#1.dfm#3)" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:p#1.lpi#1.dfm#3}
load net {FRAME:p#1.lpi#1.dfm#3(1)} -pin  "reg(FRAME:p#1.lpi#1.dfm#3)" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:p#1.lpi#1.dfm#3}
load inst "SHIFT:and#69" "and(2,1)" "INTERFACE" -attr xrf 9422 -attr oid 495 -attr @path {/edge_detect/edge_detect:core/SHIFT:and#69} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,2)"
load net {ACC_GX:and#25.tmp} -pin  "SHIFT:and#69" {A0(0)} -attr @path {/edge_detect/edge_detect:core/ACC_GX:and#25.tmp}
load net {exit:SHIFT.lpi#1.dfm#1} -pin  "SHIFT:and#69" {A1(0)} -attr @path {/edge_detect/edge_detect:core/exit:SHIFT.lpi#1.dfm#1}
load net {SHIFT:and#69.itm} -pin  "SHIFT:and#69" {Z(0)} -attr @path {/edge_detect/edge_detect:core/SHIFT:and#69.itm}
load inst "nor#46" "nor(3,1)" "INTERFACE" -attr @path {/edge_detect/edge_detect:core/nor#46} -attr area 1.055476 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_nor(1,3)"
load net {SHIFT:and#69.itm} -pin  "nor#46" {A0(0)} -attr @path {/edge_detect/edge_detect:core/SHIFT:and#69.itm}
load net {or.dcpl#124} -pin  "nor#46" {A1(0)} -attr @path {/edge_detect/edge_detect:core/or.dcpl#124}
load net {and#51.cse} -pin  "nor#46" {A2(0)} -attr @path {/edge_detect/edge_detect:core/and#51.cse}
load net {nor#46.cse} -pin  "nor#46" {Z(0)} -attr @path {/edge_detect/edge_detect:core/nor#46.cse}
load inst "mux#46" "mux(2,2)" "INTERFACE" -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#46} -attr area 1.839846 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(2,1,2)"
load net {FRAME:i#2.lpi#1(0)} -pin  "mux#46" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:i#2.lpi#1}
load net {FRAME:i#2.lpi#1(1)} -pin  "mux#46" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:i#2.lpi#1}
load net {FRAME:i#2.sva(0)} -pin  "mux#46" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:i#2.sva}
load net {FRAME:i#2.sva(1)} -pin  "mux#46" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:i#2.sva}
load net {or.dcpl#124} -pin  "mux#46" {S(0)} -attr @path {/edge_detect/edge_detect:core/or.dcpl#124}
load net {mux#46.itm(0)} -pin  "mux#46" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#46.itm}
load net {mux#46.itm(1)} -pin  "mux#46" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#46.itm}
load inst "nor#43" "nor(2,2)" "INTERFACE" -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#43} -attr area 1.460665 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_nor(2,2)"
load net {mux#46.itm(0)} -pin  "nor#43" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#46.itm}
load net {mux#46.itm(1)} -pin  "nor#43" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#46.itm}
load net {nor#46.cse} -pin  "nor#43" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#53.itm}
load net {nor#46.cse} -pin  "nor#43" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#53.itm}
load net {nor#43.itm(0)} -pin  "nor#43" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#43.itm}
load net {nor#43.itm(1)} -pin  "nor#43" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#43.itm}
load inst "nor#42" "nor(2,2)" "INTERFACE" -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#42} -attr area 1.460665 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_nor(2,2)"
load net {nor#43.itm(0)} -pin  "nor#42" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#43.itm}
load net {nor#43.itm(1)} -pin  "nor#42" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#43.itm}
load net {and#51.cse} -pin  "nor#42" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#22.itm}
load net {and#51.cse} -pin  "nor#42" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#22.itm}
load net {nor#42.itm(0)} -pin  "nor#42" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#42.itm}
load net {nor#42.itm(1)} -pin  "nor#42" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#42.itm}
load inst "reg(FRAME:i#2.lpi#1)" "reg(2,1,1,-1,0)" "INTERFACE" -attr xrf 9423 -attr oid 496 -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(FRAME:i#2.lpi#1)}
load net {nor#42.itm(0)} -pin  "reg(FRAME:i#2.lpi#1)" {D(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#42.itm}
load net {nor#42.itm(1)} -pin  "reg(FRAME:i#2.lpi#1)" {D(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#42.itm}
load net {GND} -pin  "reg(FRAME:i#2.lpi#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_2}
load net {GND} -pin  "reg(FRAME:i#2.lpi#1)" {DRa(1)} -attr @path {/edge_detect/edge_detect:core/C0_2}
load net {clk} -pin  "reg(FRAME:i#2.lpi#1)" {clk} -attr xrf 9424 -attr oid 497 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(FRAME:i#2.lpi#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(FRAME:i#2.lpi#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {FRAME:i#2.lpi#1(0)} -pin  "reg(FRAME:i#2.lpi#1)" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:i#2.lpi#1}
load net {FRAME:i#2.lpi#1(1)} -pin  "reg(FRAME:i#2.lpi#1)" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:i#2.lpi#1}
load inst "mux#47" "mux(2,2)" "INTERFACE" -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#47} -attr area 1.839846 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(2,1,2)"
load net {FRAME:i#3.lpi#1(0)} -pin  "mux#47" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:i#3.lpi#1}
load net {FRAME:i#3.lpi#1(1)} -pin  "mux#47" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:i#3.lpi#1}
load net {FRAME:i#3.sva(0)} -pin  "mux#47" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:i#3.sva}
load net {FRAME:i#3.sva(1)} -pin  "mux#47" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:i#3.sva}
load net {or.dcpl#124} -pin  "mux#47" {S(0)} -attr @path {/edge_detect/edge_detect:core/or.dcpl#124}
load net {mux#47.itm(0)} -pin  "mux#47" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#47.itm}
load net {mux#47.itm(1)} -pin  "mux#47" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#47.itm}
load inst "nor#45" "nor(2,2)" "INTERFACE" -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#45} -attr area 1.460665 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_nor(2,2)"
load net {mux#47.itm(0)} -pin  "nor#45" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#47.itm}
load net {mux#47.itm(1)} -pin  "nor#45" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#47.itm}
load net {nor#46.cse} -pin  "nor#45" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#54.itm}
load net {nor#46.cse} -pin  "nor#45" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#54.itm}
load net {nor#45.itm(0)} -pin  "nor#45" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#45.itm}
load net {nor#45.itm(1)} -pin  "nor#45" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#45.itm}
load inst "nor#44" "nor(2,2)" "INTERFACE" -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#44} -attr area 1.460665 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_nor(2,2)"
load net {nor#45.itm(0)} -pin  "nor#44" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#45.itm}
load net {nor#45.itm(1)} -pin  "nor#44" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#45.itm}
load net {and#51.cse} -pin  "nor#44" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#23.itm}
load net {and#51.cse} -pin  "nor#44" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#23.itm}
load net {nor#44.itm(0)} -pin  "nor#44" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#44.itm}
load net {nor#44.itm(1)} -pin  "nor#44" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#44.itm}
load inst "reg(FRAME:i#3.lpi#1)" "reg(2,1,1,-1,0)" "INTERFACE" -attr xrf 9425 -attr oid 498 -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(FRAME:i#3.lpi#1)}
load net {nor#44.itm(0)} -pin  "reg(FRAME:i#3.lpi#1)" {D(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#44.itm}
load net {nor#44.itm(1)} -pin  "reg(FRAME:i#3.lpi#1)" {D(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#44.itm}
load net {GND} -pin  "reg(FRAME:i#3.lpi#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_2}
load net {GND} -pin  "reg(FRAME:i#3.lpi#1)" {DRa(1)} -attr @path {/edge_detect/edge_detect:core/C0_2}
load net {clk} -pin  "reg(FRAME:i#3.lpi#1)" {clk} -attr xrf 9426 -attr oid 499 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(FRAME:i#3.lpi#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(FRAME:i#3.lpi#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {FRAME:i#3.lpi#1(0)} -pin  "reg(FRAME:i#3.lpi#1)" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:i#3.lpi#1}
load net {FRAME:i#3.lpi#1(1)} -pin  "reg(FRAME:i#3.lpi#1)" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:i#3.lpi#1}
load inst "not#190" "not(1)" "INTERFACE" -attr @path {/edge_detect/edge_detect:core/not#190} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {SHIFT:mux#25.tmp(1)} -pin  "not#190" {A(0)} -attr @path {/edge_detect/edge_detect:core/slc(SHIFT:mux#25.tmp)#2.itm}
load net {not#190.itm} -pin  "not#190" {Z(0)} -attr @path {/edge_detect/edge_detect:core/not#190.itm}
load inst "or#113" "or(3,1)" "INTERFACE" -attr @path {/edge_detect/edge_detect:core/or#113} -attr area 1.055476 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_or(1,3)"
load net {and#22.cse} -pin  "or#113" {A0(0)} -attr @path {/edge_detect/edge_detect:core/and#22.cse}
load net {SHIFT:mux#25.tmp(0)} -pin  "or#113" {A1(0)} -attr @path {/edge_detect/edge_detect:core/slc(SHIFT:mux#25.tmp)#3.itm}
load net {not#190.itm} -pin  "or#113" {A2(0)} -attr @path {/edge_detect/edge_detect:core/not#190.itm}
load net {or#113.itm} -pin  "or#113" {Z(0)} -attr @path {/edge_detect/edge_detect:core/or#113.itm}
load inst "mux#32" "mux(2,90)" "INTERFACE" -attr xrf 9427 -attr oid 500 -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32} -attr area 82.749070 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(90,1,2)"
load net {regs.regs(2).sva(0)} -pin  "mux#32" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(1)} -pin  "mux#32" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(2)} -pin  "mux#32" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(3)} -pin  "mux#32" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(4)} -pin  "mux#32" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(5)} -pin  "mux#32" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(6)} -pin  "mux#32" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(7)} -pin  "mux#32" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(8)} -pin  "mux#32" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(9)} -pin  "mux#32" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(10)} -pin  "mux#32" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(11)} -pin  "mux#32" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(12)} -pin  "mux#32" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(13)} -pin  "mux#32" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(14)} -pin  "mux#32" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(15)} -pin  "mux#32" {A0(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(16)} -pin  "mux#32" {A0(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(17)} -pin  "mux#32" {A0(17)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(18)} -pin  "mux#32" {A0(18)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(19)} -pin  "mux#32" {A0(19)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(20)} -pin  "mux#32" {A0(20)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(21)} -pin  "mux#32" {A0(21)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(22)} -pin  "mux#32" {A0(22)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(23)} -pin  "mux#32" {A0(23)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(24)} -pin  "mux#32" {A0(24)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(25)} -pin  "mux#32" {A0(25)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(26)} -pin  "mux#32" {A0(26)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(27)} -pin  "mux#32" {A0(27)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(28)} -pin  "mux#32" {A0(28)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(29)} -pin  "mux#32" {A0(29)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(30)} -pin  "mux#32" {A0(30)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(31)} -pin  "mux#32" {A0(31)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(32)} -pin  "mux#32" {A0(32)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(33)} -pin  "mux#32" {A0(33)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(34)} -pin  "mux#32" {A0(34)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(35)} -pin  "mux#32" {A0(35)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(36)} -pin  "mux#32" {A0(36)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(37)} -pin  "mux#32" {A0(37)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(38)} -pin  "mux#32" {A0(38)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(39)} -pin  "mux#32" {A0(39)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(40)} -pin  "mux#32" {A0(40)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(41)} -pin  "mux#32" {A0(41)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(42)} -pin  "mux#32" {A0(42)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(43)} -pin  "mux#32" {A0(43)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(44)} -pin  "mux#32" {A0(44)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(45)} -pin  "mux#32" {A0(45)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(46)} -pin  "mux#32" {A0(46)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(47)} -pin  "mux#32" {A0(47)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(48)} -pin  "mux#32" {A0(48)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(49)} -pin  "mux#32" {A0(49)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(50)} -pin  "mux#32" {A0(50)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(51)} -pin  "mux#32" {A0(51)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(52)} -pin  "mux#32" {A0(52)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(53)} -pin  "mux#32" {A0(53)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(54)} -pin  "mux#32" {A0(54)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(55)} -pin  "mux#32" {A0(55)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(56)} -pin  "mux#32" {A0(56)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(57)} -pin  "mux#32" {A0(57)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(58)} -pin  "mux#32" {A0(58)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(59)} -pin  "mux#32" {A0(59)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(60)} -pin  "mux#32" {A0(60)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(61)} -pin  "mux#32" {A0(61)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(62)} -pin  "mux#32" {A0(62)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(63)} -pin  "mux#32" {A0(63)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(64)} -pin  "mux#32" {A0(64)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(65)} -pin  "mux#32" {A0(65)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(66)} -pin  "mux#32" {A0(66)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(67)} -pin  "mux#32" {A0(67)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(68)} -pin  "mux#32" {A0(68)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(69)} -pin  "mux#32" {A0(69)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(70)} -pin  "mux#32" {A0(70)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(71)} -pin  "mux#32" {A0(71)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(72)} -pin  "mux#32" {A0(72)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(73)} -pin  "mux#32" {A0(73)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(74)} -pin  "mux#32" {A0(74)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(75)} -pin  "mux#32" {A0(75)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(76)} -pin  "mux#32" {A0(76)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(77)} -pin  "mux#32" {A0(77)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(78)} -pin  "mux#32" {A0(78)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(79)} -pin  "mux#32" {A0(79)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(80)} -pin  "mux#32" {A0(80)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(81)} -pin  "mux#32" {A0(81)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(82)} -pin  "mux#32" {A0(82)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(83)} -pin  "mux#32" {A0(83)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(84)} -pin  "mux#32" {A0(84)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(85)} -pin  "mux#32" {A0(85)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(86)} -pin  "mux#32" {A0(86)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(87)} -pin  "mux#32" {A0(87)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(88)} -pin  "mux#32" {A0(88)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(89)} -pin  "mux#32" {A0(89)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(1).sva(0)} -pin  "mux#32" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(1)} -pin  "mux#32" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(2)} -pin  "mux#32" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(3)} -pin  "mux#32" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(4)} -pin  "mux#32" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(5)} -pin  "mux#32" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(6)} -pin  "mux#32" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(7)} -pin  "mux#32" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(8)} -pin  "mux#32" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(9)} -pin  "mux#32" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(10)} -pin  "mux#32" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(11)} -pin  "mux#32" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(12)} -pin  "mux#32" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(13)} -pin  "mux#32" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(14)} -pin  "mux#32" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(15)} -pin  "mux#32" {A1(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(16)} -pin  "mux#32" {A1(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(17)} -pin  "mux#32" {A1(17)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(18)} -pin  "mux#32" {A1(18)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(19)} -pin  "mux#32" {A1(19)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(20)} -pin  "mux#32" {A1(20)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(21)} -pin  "mux#32" {A1(21)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(22)} -pin  "mux#32" {A1(22)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(23)} -pin  "mux#32" {A1(23)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(24)} -pin  "mux#32" {A1(24)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(25)} -pin  "mux#32" {A1(25)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(26)} -pin  "mux#32" {A1(26)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(27)} -pin  "mux#32" {A1(27)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(28)} -pin  "mux#32" {A1(28)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(29)} -pin  "mux#32" {A1(29)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(30)} -pin  "mux#32" {A1(30)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(31)} -pin  "mux#32" {A1(31)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(32)} -pin  "mux#32" {A1(32)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(33)} -pin  "mux#32" {A1(33)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(34)} -pin  "mux#32" {A1(34)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(35)} -pin  "mux#32" {A1(35)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(36)} -pin  "mux#32" {A1(36)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(37)} -pin  "mux#32" {A1(37)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(38)} -pin  "mux#32" {A1(38)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(39)} -pin  "mux#32" {A1(39)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(40)} -pin  "mux#32" {A1(40)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(41)} -pin  "mux#32" {A1(41)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(42)} -pin  "mux#32" {A1(42)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(43)} -pin  "mux#32" {A1(43)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(44)} -pin  "mux#32" {A1(44)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(45)} -pin  "mux#32" {A1(45)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(46)} -pin  "mux#32" {A1(46)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(47)} -pin  "mux#32" {A1(47)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(48)} -pin  "mux#32" {A1(48)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(49)} -pin  "mux#32" {A1(49)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(50)} -pin  "mux#32" {A1(50)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(51)} -pin  "mux#32" {A1(51)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(52)} -pin  "mux#32" {A1(52)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(53)} -pin  "mux#32" {A1(53)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(54)} -pin  "mux#32" {A1(54)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(55)} -pin  "mux#32" {A1(55)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(56)} -pin  "mux#32" {A1(56)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(57)} -pin  "mux#32" {A1(57)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(58)} -pin  "mux#32" {A1(58)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(59)} -pin  "mux#32" {A1(59)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(60)} -pin  "mux#32" {A1(60)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(61)} -pin  "mux#32" {A1(61)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(62)} -pin  "mux#32" {A1(62)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(63)} -pin  "mux#32" {A1(63)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(64)} -pin  "mux#32" {A1(64)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(65)} -pin  "mux#32" {A1(65)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(66)} -pin  "mux#32" {A1(66)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(67)} -pin  "mux#32" {A1(67)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(68)} -pin  "mux#32" {A1(68)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(69)} -pin  "mux#32" {A1(69)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(70)} -pin  "mux#32" {A1(70)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(71)} -pin  "mux#32" {A1(71)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(72)} -pin  "mux#32" {A1(72)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(73)} -pin  "mux#32" {A1(73)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(74)} -pin  "mux#32" {A1(74)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(75)} -pin  "mux#32" {A1(75)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(76)} -pin  "mux#32" {A1(76)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(77)} -pin  "mux#32" {A1(77)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(78)} -pin  "mux#32" {A1(78)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(79)} -pin  "mux#32" {A1(79)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(80)} -pin  "mux#32" {A1(80)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(81)} -pin  "mux#32" {A1(81)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(82)} -pin  "mux#32" {A1(82)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(83)} -pin  "mux#32" {A1(83)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(84)} -pin  "mux#32" {A1(84)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(85)} -pin  "mux#32" {A1(85)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(86)} -pin  "mux#32" {A1(86)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(87)} -pin  "mux#32" {A1(87)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(88)} -pin  "mux#32" {A1(88)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(89)} -pin  "mux#32" {A1(89)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {or#113.itm} -pin  "mux#32" {S(0)} -attr @path {/edge_detect/edge_detect:core/or#113.itm}
load net {mux#32.itm(0)} -pin  "mux#32" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(1)} -pin  "mux#32" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(2)} -pin  "mux#32" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(3)} -pin  "mux#32" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(4)} -pin  "mux#32" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(5)} -pin  "mux#32" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(6)} -pin  "mux#32" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(7)} -pin  "mux#32" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(8)} -pin  "mux#32" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(9)} -pin  "mux#32" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(10)} -pin  "mux#32" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(11)} -pin  "mux#32" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(12)} -pin  "mux#32" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(13)} -pin  "mux#32" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(14)} -pin  "mux#32" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(15)} -pin  "mux#32" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(16)} -pin  "mux#32" {Z(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(17)} -pin  "mux#32" {Z(17)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(18)} -pin  "mux#32" {Z(18)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(19)} -pin  "mux#32" {Z(19)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(20)} -pin  "mux#32" {Z(20)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(21)} -pin  "mux#32" {Z(21)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(22)} -pin  "mux#32" {Z(22)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(23)} -pin  "mux#32" {Z(23)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(24)} -pin  "mux#32" {Z(24)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(25)} -pin  "mux#32" {Z(25)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(26)} -pin  "mux#32" {Z(26)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(27)} -pin  "mux#32" {Z(27)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(28)} -pin  "mux#32" {Z(28)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(29)} -pin  "mux#32" {Z(29)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(30)} -pin  "mux#32" {Z(30)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(31)} -pin  "mux#32" {Z(31)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(32)} -pin  "mux#32" {Z(32)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(33)} -pin  "mux#32" {Z(33)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(34)} -pin  "mux#32" {Z(34)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(35)} -pin  "mux#32" {Z(35)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(36)} -pin  "mux#32" {Z(36)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(37)} -pin  "mux#32" {Z(37)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(38)} -pin  "mux#32" {Z(38)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(39)} -pin  "mux#32" {Z(39)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(40)} -pin  "mux#32" {Z(40)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(41)} -pin  "mux#32" {Z(41)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(42)} -pin  "mux#32" {Z(42)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(43)} -pin  "mux#32" {Z(43)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(44)} -pin  "mux#32" {Z(44)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(45)} -pin  "mux#32" {Z(45)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(46)} -pin  "mux#32" {Z(46)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(47)} -pin  "mux#32" {Z(47)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(48)} -pin  "mux#32" {Z(48)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(49)} -pin  "mux#32" {Z(49)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(50)} -pin  "mux#32" {Z(50)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(51)} -pin  "mux#32" {Z(51)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(52)} -pin  "mux#32" {Z(52)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(53)} -pin  "mux#32" {Z(53)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(54)} -pin  "mux#32" {Z(54)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(55)} -pin  "mux#32" {Z(55)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(56)} -pin  "mux#32" {Z(56)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(57)} -pin  "mux#32" {Z(57)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(58)} -pin  "mux#32" {Z(58)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(59)} -pin  "mux#32" {Z(59)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(60)} -pin  "mux#32" {Z(60)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(61)} -pin  "mux#32" {Z(61)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(62)} -pin  "mux#32" {Z(62)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(63)} -pin  "mux#32" {Z(63)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(64)} -pin  "mux#32" {Z(64)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(65)} -pin  "mux#32" {Z(65)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(66)} -pin  "mux#32" {Z(66)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(67)} -pin  "mux#32" {Z(67)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(68)} -pin  "mux#32" {Z(68)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(69)} -pin  "mux#32" {Z(69)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(70)} -pin  "mux#32" {Z(70)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(71)} -pin  "mux#32" {Z(71)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(72)} -pin  "mux#32" {Z(72)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(73)} -pin  "mux#32" {Z(73)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(74)} -pin  "mux#32" {Z(74)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(75)} -pin  "mux#32" {Z(75)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(76)} -pin  "mux#32" {Z(76)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(77)} -pin  "mux#32" {Z(77)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(78)} -pin  "mux#32" {Z(78)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(79)} -pin  "mux#32" {Z(79)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(80)} -pin  "mux#32" {Z(80)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(81)} -pin  "mux#32" {Z(81)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(82)} -pin  "mux#32" {Z(82)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(83)} -pin  "mux#32" {Z(83)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(84)} -pin  "mux#32" {Z(84)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(85)} -pin  "mux#32" {Z(85)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(86)} -pin  "mux#32" {Z(86)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(87)} -pin  "mux#32" {Z(87)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(88)} -pin  "mux#32" {Z(88)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(89)} -pin  "mux#32" {Z(89)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load inst "reg(regs.regs(2).sva)" "reg(90,1,1,-1,0)" "INTERFACE" -attr xrf 9428 -attr oid 501 -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(regs.regs(2).sva)}
load net {mux#32.itm(0)} -pin  "reg(regs.regs(2).sva)" {D(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(1)} -pin  "reg(regs.regs(2).sva)" {D(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(2)} -pin  "reg(regs.regs(2).sva)" {D(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(3)} -pin  "reg(regs.regs(2).sva)" {D(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(4)} -pin  "reg(regs.regs(2).sva)" {D(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(5)} -pin  "reg(regs.regs(2).sva)" {D(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(6)} -pin  "reg(regs.regs(2).sva)" {D(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(7)} -pin  "reg(regs.regs(2).sva)" {D(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(8)} -pin  "reg(regs.regs(2).sva)" {D(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(9)} -pin  "reg(regs.regs(2).sva)" {D(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(10)} -pin  "reg(regs.regs(2).sva)" {D(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(11)} -pin  "reg(regs.regs(2).sva)" {D(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(12)} -pin  "reg(regs.regs(2).sva)" {D(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(13)} -pin  "reg(regs.regs(2).sva)" {D(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(14)} -pin  "reg(regs.regs(2).sva)" {D(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(15)} -pin  "reg(regs.regs(2).sva)" {D(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(16)} -pin  "reg(regs.regs(2).sva)" {D(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(17)} -pin  "reg(regs.regs(2).sva)" {D(17)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(18)} -pin  "reg(regs.regs(2).sva)" {D(18)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(19)} -pin  "reg(regs.regs(2).sva)" {D(19)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(20)} -pin  "reg(regs.regs(2).sva)" {D(20)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(21)} -pin  "reg(regs.regs(2).sva)" {D(21)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(22)} -pin  "reg(regs.regs(2).sva)" {D(22)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(23)} -pin  "reg(regs.regs(2).sva)" {D(23)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(24)} -pin  "reg(regs.regs(2).sva)" {D(24)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(25)} -pin  "reg(regs.regs(2).sva)" {D(25)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(26)} -pin  "reg(regs.regs(2).sva)" {D(26)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(27)} -pin  "reg(regs.regs(2).sva)" {D(27)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(28)} -pin  "reg(regs.regs(2).sva)" {D(28)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(29)} -pin  "reg(regs.regs(2).sva)" {D(29)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(30)} -pin  "reg(regs.regs(2).sva)" {D(30)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(31)} -pin  "reg(regs.regs(2).sva)" {D(31)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(32)} -pin  "reg(regs.regs(2).sva)" {D(32)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(33)} -pin  "reg(regs.regs(2).sva)" {D(33)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(34)} -pin  "reg(regs.regs(2).sva)" {D(34)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(35)} -pin  "reg(regs.regs(2).sva)" {D(35)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(36)} -pin  "reg(regs.regs(2).sva)" {D(36)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(37)} -pin  "reg(regs.regs(2).sva)" {D(37)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(38)} -pin  "reg(regs.regs(2).sva)" {D(38)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(39)} -pin  "reg(regs.regs(2).sva)" {D(39)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(40)} -pin  "reg(regs.regs(2).sva)" {D(40)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(41)} -pin  "reg(regs.regs(2).sva)" {D(41)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(42)} -pin  "reg(regs.regs(2).sva)" {D(42)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(43)} -pin  "reg(regs.regs(2).sva)" {D(43)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(44)} -pin  "reg(regs.regs(2).sva)" {D(44)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(45)} -pin  "reg(regs.regs(2).sva)" {D(45)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(46)} -pin  "reg(regs.regs(2).sva)" {D(46)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(47)} -pin  "reg(regs.regs(2).sva)" {D(47)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(48)} -pin  "reg(regs.regs(2).sva)" {D(48)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(49)} -pin  "reg(regs.regs(2).sva)" {D(49)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(50)} -pin  "reg(regs.regs(2).sva)" {D(50)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(51)} -pin  "reg(regs.regs(2).sva)" {D(51)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(52)} -pin  "reg(regs.regs(2).sva)" {D(52)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(53)} -pin  "reg(regs.regs(2).sva)" {D(53)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(54)} -pin  "reg(regs.regs(2).sva)" {D(54)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(55)} -pin  "reg(regs.regs(2).sva)" {D(55)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(56)} -pin  "reg(regs.regs(2).sva)" {D(56)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(57)} -pin  "reg(regs.regs(2).sva)" {D(57)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(58)} -pin  "reg(regs.regs(2).sva)" {D(58)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(59)} -pin  "reg(regs.regs(2).sva)" {D(59)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(60)} -pin  "reg(regs.regs(2).sva)" {D(60)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(61)} -pin  "reg(regs.regs(2).sva)" {D(61)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(62)} -pin  "reg(regs.regs(2).sva)" {D(62)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(63)} -pin  "reg(regs.regs(2).sva)" {D(63)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(64)} -pin  "reg(regs.regs(2).sva)" {D(64)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(65)} -pin  "reg(regs.regs(2).sva)" {D(65)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(66)} -pin  "reg(regs.regs(2).sva)" {D(66)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(67)} -pin  "reg(regs.regs(2).sva)" {D(67)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(68)} -pin  "reg(regs.regs(2).sva)" {D(68)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(69)} -pin  "reg(regs.regs(2).sva)" {D(69)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(70)} -pin  "reg(regs.regs(2).sva)" {D(70)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(71)} -pin  "reg(regs.regs(2).sva)" {D(71)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(72)} -pin  "reg(regs.regs(2).sva)" {D(72)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(73)} -pin  "reg(regs.regs(2).sva)" {D(73)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(74)} -pin  "reg(regs.regs(2).sva)" {D(74)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(75)} -pin  "reg(regs.regs(2).sva)" {D(75)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(76)} -pin  "reg(regs.regs(2).sva)" {D(76)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(77)} -pin  "reg(regs.regs(2).sva)" {D(77)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(78)} -pin  "reg(regs.regs(2).sva)" {D(78)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(79)} -pin  "reg(regs.regs(2).sva)" {D(79)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(80)} -pin  "reg(regs.regs(2).sva)" {D(80)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(81)} -pin  "reg(regs.regs(2).sva)" {D(81)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(82)} -pin  "reg(regs.regs(2).sva)" {D(82)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(83)} -pin  "reg(regs.regs(2).sva)" {D(83)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(84)} -pin  "reg(regs.regs(2).sva)" {D(84)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(85)} -pin  "reg(regs.regs(2).sva)" {D(85)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(86)} -pin  "reg(regs.regs(2).sva)" {D(86)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(87)} -pin  "reg(regs.regs(2).sva)" {D(87)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(88)} -pin  "reg(regs.regs(2).sva)" {D(88)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(89)} -pin  "reg(regs.regs(2).sva)" {D(89)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(1)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(2)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(3)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(4)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(5)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(6)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(7)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(8)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(9)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(10)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(11)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(12)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(13)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(14)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(15)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(16)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(17)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(18)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(19)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(20)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(21)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(22)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(23)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(24)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(25)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(26)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(27)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(28)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(29)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(30)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(31)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(32)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(33)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(34)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(35)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(36)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(37)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(38)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(39)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(40)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(41)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(42)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(43)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(44)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(45)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(46)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(47)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(48)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(49)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(50)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(51)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(52)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(53)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(54)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(55)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(56)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(57)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(58)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(59)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(60)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(61)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(62)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(63)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(64)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(65)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(66)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(67)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(68)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(69)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(70)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(71)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(72)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(73)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(74)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(75)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(76)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(77)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(78)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(79)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(80)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(81)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(82)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(83)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(84)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(85)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(86)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(87)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(88)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(89)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {clk} -pin  "reg(regs.regs(2).sva)" {clk} -attr xrf 9429 -attr oid 502 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(regs.regs(2).sva)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(regs.regs(2).sva)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {regs.regs(2).sva(0)} -pin  "reg(regs.regs(2).sva)" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(1)} -pin  "reg(regs.regs(2).sva)" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(2)} -pin  "reg(regs.regs(2).sva)" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(3)} -pin  "reg(regs.regs(2).sva)" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(4)} -pin  "reg(regs.regs(2).sva)" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(5)} -pin  "reg(regs.regs(2).sva)" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(6)} -pin  "reg(regs.regs(2).sva)" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(7)} -pin  "reg(regs.regs(2).sva)" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(8)} -pin  "reg(regs.regs(2).sva)" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(9)} -pin  "reg(regs.regs(2).sva)" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(10)} -pin  "reg(regs.regs(2).sva)" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(11)} -pin  "reg(regs.regs(2).sva)" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(12)} -pin  "reg(regs.regs(2).sva)" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(13)} -pin  "reg(regs.regs(2).sva)" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(14)} -pin  "reg(regs.regs(2).sva)" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(15)} -pin  "reg(regs.regs(2).sva)" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(16)} -pin  "reg(regs.regs(2).sva)" {Z(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(17)} -pin  "reg(regs.regs(2).sva)" {Z(17)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(18)} -pin  "reg(regs.regs(2).sva)" {Z(18)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(19)} -pin  "reg(regs.regs(2).sva)" {Z(19)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(20)} -pin  "reg(regs.regs(2).sva)" {Z(20)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(21)} -pin  "reg(regs.regs(2).sva)" {Z(21)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(22)} -pin  "reg(regs.regs(2).sva)" {Z(22)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(23)} -pin  "reg(regs.regs(2).sva)" {Z(23)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(24)} -pin  "reg(regs.regs(2).sva)" {Z(24)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(25)} -pin  "reg(regs.regs(2).sva)" {Z(25)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(26)} -pin  "reg(regs.regs(2).sva)" {Z(26)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(27)} -pin  "reg(regs.regs(2).sva)" {Z(27)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(28)} -pin  "reg(regs.regs(2).sva)" {Z(28)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(29)} -pin  "reg(regs.regs(2).sva)" {Z(29)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(30)} -pin  "reg(regs.regs(2).sva)" {Z(30)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(31)} -pin  "reg(regs.regs(2).sva)" {Z(31)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(32)} -pin  "reg(regs.regs(2).sva)" {Z(32)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(33)} -pin  "reg(regs.regs(2).sva)" {Z(33)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(34)} -pin  "reg(regs.regs(2).sva)" {Z(34)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(35)} -pin  "reg(regs.regs(2).sva)" {Z(35)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(36)} -pin  "reg(regs.regs(2).sva)" {Z(36)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(37)} -pin  "reg(regs.regs(2).sva)" {Z(37)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(38)} -pin  "reg(regs.regs(2).sva)" {Z(38)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(39)} -pin  "reg(regs.regs(2).sva)" {Z(39)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(40)} -pin  "reg(regs.regs(2).sva)" {Z(40)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(41)} -pin  "reg(regs.regs(2).sva)" {Z(41)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(42)} -pin  "reg(regs.regs(2).sva)" {Z(42)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(43)} -pin  "reg(regs.regs(2).sva)" {Z(43)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(44)} -pin  "reg(regs.regs(2).sva)" {Z(44)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(45)} -pin  "reg(regs.regs(2).sva)" {Z(45)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(46)} -pin  "reg(regs.regs(2).sva)" {Z(46)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(47)} -pin  "reg(regs.regs(2).sva)" {Z(47)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(48)} -pin  "reg(regs.regs(2).sva)" {Z(48)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(49)} -pin  "reg(regs.regs(2).sva)" {Z(49)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(50)} -pin  "reg(regs.regs(2).sva)" {Z(50)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(51)} -pin  "reg(regs.regs(2).sva)" {Z(51)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(52)} -pin  "reg(regs.regs(2).sva)" {Z(52)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(53)} -pin  "reg(regs.regs(2).sva)" {Z(53)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(54)} -pin  "reg(regs.regs(2).sva)" {Z(54)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(55)} -pin  "reg(regs.regs(2).sva)" {Z(55)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(56)} -pin  "reg(regs.regs(2).sva)" {Z(56)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(57)} -pin  "reg(regs.regs(2).sva)" {Z(57)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(58)} -pin  "reg(regs.regs(2).sva)" {Z(58)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(59)} -pin  "reg(regs.regs(2).sva)" {Z(59)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(60)} -pin  "reg(regs.regs(2).sva)" {Z(60)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(61)} -pin  "reg(regs.regs(2).sva)" {Z(61)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(62)} -pin  "reg(regs.regs(2).sva)" {Z(62)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(63)} -pin  "reg(regs.regs(2).sva)" {Z(63)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(64)} -pin  "reg(regs.regs(2).sva)" {Z(64)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(65)} -pin  "reg(regs.regs(2).sva)" {Z(65)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(66)} -pin  "reg(regs.regs(2).sva)" {Z(66)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(67)} -pin  "reg(regs.regs(2).sva)" {Z(67)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(68)} -pin  "reg(regs.regs(2).sva)" {Z(68)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(69)} -pin  "reg(regs.regs(2).sva)" {Z(69)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(70)} -pin  "reg(regs.regs(2).sva)" {Z(70)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(71)} -pin  "reg(regs.regs(2).sva)" {Z(71)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(72)} -pin  "reg(regs.regs(2).sva)" {Z(72)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(73)} -pin  "reg(regs.regs(2).sva)" {Z(73)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(74)} -pin  "reg(regs.regs(2).sva)" {Z(74)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(75)} -pin  "reg(regs.regs(2).sva)" {Z(75)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(76)} -pin  "reg(regs.regs(2).sva)" {Z(76)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(77)} -pin  "reg(regs.regs(2).sva)" {Z(77)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(78)} -pin  "reg(regs.regs(2).sva)" {Z(78)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(79)} -pin  "reg(regs.regs(2).sva)" {Z(79)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(80)} -pin  "reg(regs.regs(2).sva)" {Z(80)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(81)} -pin  "reg(regs.regs(2).sva)" {Z(81)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(82)} -pin  "reg(regs.regs(2).sva)" {Z(82)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(83)} -pin  "reg(regs.regs(2).sva)" {Z(83)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(84)} -pin  "reg(regs.regs(2).sva)" {Z(84)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(85)} -pin  "reg(regs.regs(2).sva)" {Z(85)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(86)} -pin  "reg(regs.regs(2).sva)" {Z(86)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(87)} -pin  "reg(regs.regs(2).sva)" {Z(87)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(88)} -pin  "reg(regs.regs(2).sva)" {Z(88)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(89)} -pin  "reg(regs.regs(2).sva)" {Z(89)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load inst "not#191" "not(1)" "INTERFACE" -attr @path {/edge_detect/edge_detect:core/not#191} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {SHIFT:mux#25.tmp(0)} -pin  "not#191" {A(0)} -attr @path {/edge_detect/edge_detect:core/slc(SHIFT:mux#25.tmp)#4.itm}
load net {not#191.itm} -pin  "not#191" {Z(0)} -attr @path {/edge_detect/edge_detect:core/not#191.itm}
load inst "or#114" "or(2,1)" "INTERFACE" -attr @path {/edge_detect/edge_detect:core/or#114} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_or(1,2)"
load net {and#22.cse} -pin  "or#114" {A0(0)} -attr @path {/edge_detect/edge_detect:core/and#22.cse}
load net {not#191.itm} -pin  "or#114" {A1(0)} -attr @path {/edge_detect/edge_detect:core/not#191.itm}
load net {or#114.itm} -pin  "or#114" {Z(0)} -attr @path {/edge_detect/edge_detect:core/or#114.itm}
load inst "mux#33" "mux(2,90)" "INTERFACE" -attr xrf 9430 -attr oid 503 -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33} -attr area 82.749070 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(90,1,2)"
load net {regs.regs(1).sva(0)} -pin  "mux#33" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(1)} -pin  "mux#33" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(2)} -pin  "mux#33" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(3)} -pin  "mux#33" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(4)} -pin  "mux#33" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(5)} -pin  "mux#33" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(6)} -pin  "mux#33" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(7)} -pin  "mux#33" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(8)} -pin  "mux#33" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(9)} -pin  "mux#33" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(10)} -pin  "mux#33" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(11)} -pin  "mux#33" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(12)} -pin  "mux#33" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(13)} -pin  "mux#33" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(14)} -pin  "mux#33" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(15)} -pin  "mux#33" {A0(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(16)} -pin  "mux#33" {A0(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(17)} -pin  "mux#33" {A0(17)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(18)} -pin  "mux#33" {A0(18)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(19)} -pin  "mux#33" {A0(19)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(20)} -pin  "mux#33" {A0(20)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(21)} -pin  "mux#33" {A0(21)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(22)} -pin  "mux#33" {A0(22)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(23)} -pin  "mux#33" {A0(23)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(24)} -pin  "mux#33" {A0(24)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(25)} -pin  "mux#33" {A0(25)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(26)} -pin  "mux#33" {A0(26)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(27)} -pin  "mux#33" {A0(27)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(28)} -pin  "mux#33" {A0(28)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(29)} -pin  "mux#33" {A0(29)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(30)} -pin  "mux#33" {A0(30)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(31)} -pin  "mux#33" {A0(31)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(32)} -pin  "mux#33" {A0(32)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(33)} -pin  "mux#33" {A0(33)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(34)} -pin  "mux#33" {A0(34)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(35)} -pin  "mux#33" {A0(35)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(36)} -pin  "mux#33" {A0(36)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(37)} -pin  "mux#33" {A0(37)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(38)} -pin  "mux#33" {A0(38)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(39)} -pin  "mux#33" {A0(39)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(40)} -pin  "mux#33" {A0(40)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(41)} -pin  "mux#33" {A0(41)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(42)} -pin  "mux#33" {A0(42)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(43)} -pin  "mux#33" {A0(43)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(44)} -pin  "mux#33" {A0(44)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(45)} -pin  "mux#33" {A0(45)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(46)} -pin  "mux#33" {A0(46)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(47)} -pin  "mux#33" {A0(47)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(48)} -pin  "mux#33" {A0(48)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(49)} -pin  "mux#33" {A0(49)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(50)} -pin  "mux#33" {A0(50)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(51)} -pin  "mux#33" {A0(51)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(52)} -pin  "mux#33" {A0(52)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(53)} -pin  "mux#33" {A0(53)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(54)} -pin  "mux#33" {A0(54)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(55)} -pin  "mux#33" {A0(55)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(56)} -pin  "mux#33" {A0(56)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(57)} -pin  "mux#33" {A0(57)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(58)} -pin  "mux#33" {A0(58)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(59)} -pin  "mux#33" {A0(59)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(60)} -pin  "mux#33" {A0(60)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(61)} -pin  "mux#33" {A0(61)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(62)} -pin  "mux#33" {A0(62)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(63)} -pin  "mux#33" {A0(63)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(64)} -pin  "mux#33" {A0(64)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(65)} -pin  "mux#33" {A0(65)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(66)} -pin  "mux#33" {A0(66)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(67)} -pin  "mux#33" {A0(67)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(68)} -pin  "mux#33" {A0(68)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(69)} -pin  "mux#33" {A0(69)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(70)} -pin  "mux#33" {A0(70)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(71)} -pin  "mux#33" {A0(71)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(72)} -pin  "mux#33" {A0(72)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(73)} -pin  "mux#33" {A0(73)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(74)} -pin  "mux#33" {A0(74)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(75)} -pin  "mux#33" {A0(75)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(76)} -pin  "mux#33" {A0(76)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(77)} -pin  "mux#33" {A0(77)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(78)} -pin  "mux#33" {A0(78)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(79)} -pin  "mux#33" {A0(79)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(80)} -pin  "mux#33" {A0(80)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(81)} -pin  "mux#33" {A0(81)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(82)} -pin  "mux#33" {A0(82)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(83)} -pin  "mux#33" {A0(83)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(84)} -pin  "mux#33" {A0(84)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(85)} -pin  "mux#33" {A0(85)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(86)} -pin  "mux#33" {A0(86)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(87)} -pin  "mux#33" {A0(87)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(88)} -pin  "mux#33" {A0(88)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(89)} -pin  "mux#33" {A0(89)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(0).sva(0)} -pin  "mux#33" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(1)} -pin  "mux#33" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(2)} -pin  "mux#33" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(3)} -pin  "mux#33" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(4)} -pin  "mux#33" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(5)} -pin  "mux#33" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(6)} -pin  "mux#33" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(7)} -pin  "mux#33" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(8)} -pin  "mux#33" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(9)} -pin  "mux#33" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(10)} -pin  "mux#33" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(11)} -pin  "mux#33" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(12)} -pin  "mux#33" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(13)} -pin  "mux#33" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(14)} -pin  "mux#33" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(15)} -pin  "mux#33" {A1(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(16)} -pin  "mux#33" {A1(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(17)} -pin  "mux#33" {A1(17)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(18)} -pin  "mux#33" {A1(18)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(19)} -pin  "mux#33" {A1(19)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(20)} -pin  "mux#33" {A1(20)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(21)} -pin  "mux#33" {A1(21)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(22)} -pin  "mux#33" {A1(22)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(23)} -pin  "mux#33" {A1(23)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(24)} -pin  "mux#33" {A1(24)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(25)} -pin  "mux#33" {A1(25)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(26)} -pin  "mux#33" {A1(26)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(27)} -pin  "mux#33" {A1(27)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(28)} -pin  "mux#33" {A1(28)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(29)} -pin  "mux#33" {A1(29)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(30)} -pin  "mux#33" {A1(30)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(31)} -pin  "mux#33" {A1(31)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(32)} -pin  "mux#33" {A1(32)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(33)} -pin  "mux#33" {A1(33)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(34)} -pin  "mux#33" {A1(34)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(35)} -pin  "mux#33" {A1(35)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(36)} -pin  "mux#33" {A1(36)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(37)} -pin  "mux#33" {A1(37)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(38)} -pin  "mux#33" {A1(38)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(39)} -pin  "mux#33" {A1(39)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(40)} -pin  "mux#33" {A1(40)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(41)} -pin  "mux#33" {A1(41)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(42)} -pin  "mux#33" {A1(42)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(43)} -pin  "mux#33" {A1(43)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(44)} -pin  "mux#33" {A1(44)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(45)} -pin  "mux#33" {A1(45)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(46)} -pin  "mux#33" {A1(46)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(47)} -pin  "mux#33" {A1(47)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(48)} -pin  "mux#33" {A1(48)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(49)} -pin  "mux#33" {A1(49)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(50)} -pin  "mux#33" {A1(50)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(51)} -pin  "mux#33" {A1(51)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(52)} -pin  "mux#33" {A1(52)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(53)} -pin  "mux#33" {A1(53)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(54)} -pin  "mux#33" {A1(54)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(55)} -pin  "mux#33" {A1(55)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(56)} -pin  "mux#33" {A1(56)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(57)} -pin  "mux#33" {A1(57)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(58)} -pin  "mux#33" {A1(58)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(59)} -pin  "mux#33" {A1(59)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(60)} -pin  "mux#33" {A1(60)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(61)} -pin  "mux#33" {A1(61)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(62)} -pin  "mux#33" {A1(62)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(63)} -pin  "mux#33" {A1(63)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(64)} -pin  "mux#33" {A1(64)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(65)} -pin  "mux#33" {A1(65)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(66)} -pin  "mux#33" {A1(66)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(67)} -pin  "mux#33" {A1(67)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(68)} -pin  "mux#33" {A1(68)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(69)} -pin  "mux#33" {A1(69)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(70)} -pin  "mux#33" {A1(70)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(71)} -pin  "mux#33" {A1(71)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(72)} -pin  "mux#33" {A1(72)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(73)} -pin  "mux#33" {A1(73)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(74)} -pin  "mux#33" {A1(74)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(75)} -pin  "mux#33" {A1(75)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(76)} -pin  "mux#33" {A1(76)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(77)} -pin  "mux#33" {A1(77)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(78)} -pin  "mux#33" {A1(78)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(79)} -pin  "mux#33" {A1(79)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(80)} -pin  "mux#33" {A1(80)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(81)} -pin  "mux#33" {A1(81)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(82)} -pin  "mux#33" {A1(82)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(83)} -pin  "mux#33" {A1(83)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(84)} -pin  "mux#33" {A1(84)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(85)} -pin  "mux#33" {A1(85)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(86)} -pin  "mux#33" {A1(86)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(87)} -pin  "mux#33" {A1(87)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(88)} -pin  "mux#33" {A1(88)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(89)} -pin  "mux#33" {A1(89)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {or#114.itm} -pin  "mux#33" {S(0)} -attr @path {/edge_detect/edge_detect:core/or#114.itm}
load net {mux#33.itm(0)} -pin  "mux#33" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(1)} -pin  "mux#33" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(2)} -pin  "mux#33" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(3)} -pin  "mux#33" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(4)} -pin  "mux#33" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(5)} -pin  "mux#33" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(6)} -pin  "mux#33" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(7)} -pin  "mux#33" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(8)} -pin  "mux#33" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(9)} -pin  "mux#33" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(10)} -pin  "mux#33" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(11)} -pin  "mux#33" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(12)} -pin  "mux#33" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(13)} -pin  "mux#33" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(14)} -pin  "mux#33" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(15)} -pin  "mux#33" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(16)} -pin  "mux#33" {Z(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(17)} -pin  "mux#33" {Z(17)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(18)} -pin  "mux#33" {Z(18)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(19)} -pin  "mux#33" {Z(19)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(20)} -pin  "mux#33" {Z(20)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(21)} -pin  "mux#33" {Z(21)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(22)} -pin  "mux#33" {Z(22)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(23)} -pin  "mux#33" {Z(23)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(24)} -pin  "mux#33" {Z(24)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(25)} -pin  "mux#33" {Z(25)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(26)} -pin  "mux#33" {Z(26)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(27)} -pin  "mux#33" {Z(27)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(28)} -pin  "mux#33" {Z(28)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(29)} -pin  "mux#33" {Z(29)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(30)} -pin  "mux#33" {Z(30)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(31)} -pin  "mux#33" {Z(31)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(32)} -pin  "mux#33" {Z(32)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(33)} -pin  "mux#33" {Z(33)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(34)} -pin  "mux#33" {Z(34)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(35)} -pin  "mux#33" {Z(35)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(36)} -pin  "mux#33" {Z(36)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(37)} -pin  "mux#33" {Z(37)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(38)} -pin  "mux#33" {Z(38)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(39)} -pin  "mux#33" {Z(39)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(40)} -pin  "mux#33" {Z(40)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(41)} -pin  "mux#33" {Z(41)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(42)} -pin  "mux#33" {Z(42)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(43)} -pin  "mux#33" {Z(43)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(44)} -pin  "mux#33" {Z(44)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(45)} -pin  "mux#33" {Z(45)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(46)} -pin  "mux#33" {Z(46)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(47)} -pin  "mux#33" {Z(47)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(48)} -pin  "mux#33" {Z(48)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(49)} -pin  "mux#33" {Z(49)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(50)} -pin  "mux#33" {Z(50)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(51)} -pin  "mux#33" {Z(51)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(52)} -pin  "mux#33" {Z(52)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(53)} -pin  "mux#33" {Z(53)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(54)} -pin  "mux#33" {Z(54)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(55)} -pin  "mux#33" {Z(55)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(56)} -pin  "mux#33" {Z(56)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(57)} -pin  "mux#33" {Z(57)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(58)} -pin  "mux#33" {Z(58)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(59)} -pin  "mux#33" {Z(59)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(60)} -pin  "mux#33" {Z(60)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(61)} -pin  "mux#33" {Z(61)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(62)} -pin  "mux#33" {Z(62)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(63)} -pin  "mux#33" {Z(63)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(64)} -pin  "mux#33" {Z(64)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(65)} -pin  "mux#33" {Z(65)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(66)} -pin  "mux#33" {Z(66)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(67)} -pin  "mux#33" {Z(67)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(68)} -pin  "mux#33" {Z(68)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(69)} -pin  "mux#33" {Z(69)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(70)} -pin  "mux#33" {Z(70)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(71)} -pin  "mux#33" {Z(71)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(72)} -pin  "mux#33" {Z(72)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(73)} -pin  "mux#33" {Z(73)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(74)} -pin  "mux#33" {Z(74)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(75)} -pin  "mux#33" {Z(75)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(76)} -pin  "mux#33" {Z(76)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(77)} -pin  "mux#33" {Z(77)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(78)} -pin  "mux#33" {Z(78)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(79)} -pin  "mux#33" {Z(79)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(80)} -pin  "mux#33" {Z(80)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(81)} -pin  "mux#33" {Z(81)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(82)} -pin  "mux#33" {Z(82)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(83)} -pin  "mux#33" {Z(83)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(84)} -pin  "mux#33" {Z(84)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(85)} -pin  "mux#33" {Z(85)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(86)} -pin  "mux#33" {Z(86)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(87)} -pin  "mux#33" {Z(87)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(88)} -pin  "mux#33" {Z(88)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(89)} -pin  "mux#33" {Z(89)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load inst "reg(regs.regs(1).sva)" "reg(90,1,1,-1,0)" "INTERFACE" -attr xrf 9431 -attr oid 504 -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(regs.regs(1).sva)}
load net {mux#33.itm(0)} -pin  "reg(regs.regs(1).sva)" {D(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(1)} -pin  "reg(regs.regs(1).sva)" {D(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(2)} -pin  "reg(regs.regs(1).sva)" {D(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(3)} -pin  "reg(regs.regs(1).sva)" {D(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(4)} -pin  "reg(regs.regs(1).sva)" {D(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(5)} -pin  "reg(regs.regs(1).sva)" {D(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(6)} -pin  "reg(regs.regs(1).sva)" {D(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(7)} -pin  "reg(regs.regs(1).sva)" {D(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(8)} -pin  "reg(regs.regs(1).sva)" {D(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(9)} -pin  "reg(regs.regs(1).sva)" {D(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(10)} -pin  "reg(regs.regs(1).sva)" {D(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(11)} -pin  "reg(regs.regs(1).sva)" {D(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(12)} -pin  "reg(regs.regs(1).sva)" {D(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(13)} -pin  "reg(regs.regs(1).sva)" {D(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(14)} -pin  "reg(regs.regs(1).sva)" {D(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(15)} -pin  "reg(regs.regs(1).sva)" {D(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(16)} -pin  "reg(regs.regs(1).sva)" {D(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(17)} -pin  "reg(regs.regs(1).sva)" {D(17)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(18)} -pin  "reg(regs.regs(1).sva)" {D(18)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(19)} -pin  "reg(regs.regs(1).sva)" {D(19)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(20)} -pin  "reg(regs.regs(1).sva)" {D(20)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(21)} -pin  "reg(regs.regs(1).sva)" {D(21)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(22)} -pin  "reg(regs.regs(1).sva)" {D(22)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(23)} -pin  "reg(regs.regs(1).sva)" {D(23)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(24)} -pin  "reg(regs.regs(1).sva)" {D(24)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(25)} -pin  "reg(regs.regs(1).sva)" {D(25)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(26)} -pin  "reg(regs.regs(1).sva)" {D(26)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(27)} -pin  "reg(regs.regs(1).sva)" {D(27)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(28)} -pin  "reg(regs.regs(1).sva)" {D(28)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(29)} -pin  "reg(regs.regs(1).sva)" {D(29)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(30)} -pin  "reg(regs.regs(1).sva)" {D(30)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(31)} -pin  "reg(regs.regs(1).sva)" {D(31)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(32)} -pin  "reg(regs.regs(1).sva)" {D(32)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(33)} -pin  "reg(regs.regs(1).sva)" {D(33)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(34)} -pin  "reg(regs.regs(1).sva)" {D(34)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(35)} -pin  "reg(regs.regs(1).sva)" {D(35)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(36)} -pin  "reg(regs.regs(1).sva)" {D(36)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(37)} -pin  "reg(regs.regs(1).sva)" {D(37)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(38)} -pin  "reg(regs.regs(1).sva)" {D(38)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(39)} -pin  "reg(regs.regs(1).sva)" {D(39)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(40)} -pin  "reg(regs.regs(1).sva)" {D(40)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(41)} -pin  "reg(regs.regs(1).sva)" {D(41)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(42)} -pin  "reg(regs.regs(1).sva)" {D(42)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(43)} -pin  "reg(regs.regs(1).sva)" {D(43)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(44)} -pin  "reg(regs.regs(1).sva)" {D(44)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(45)} -pin  "reg(regs.regs(1).sva)" {D(45)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(46)} -pin  "reg(regs.regs(1).sva)" {D(46)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(47)} -pin  "reg(regs.regs(1).sva)" {D(47)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(48)} -pin  "reg(regs.regs(1).sva)" {D(48)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(49)} -pin  "reg(regs.regs(1).sva)" {D(49)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(50)} -pin  "reg(regs.regs(1).sva)" {D(50)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(51)} -pin  "reg(regs.regs(1).sva)" {D(51)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(52)} -pin  "reg(regs.regs(1).sva)" {D(52)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(53)} -pin  "reg(regs.regs(1).sva)" {D(53)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(54)} -pin  "reg(regs.regs(1).sva)" {D(54)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(55)} -pin  "reg(regs.regs(1).sva)" {D(55)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(56)} -pin  "reg(regs.regs(1).sva)" {D(56)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(57)} -pin  "reg(regs.regs(1).sva)" {D(57)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(58)} -pin  "reg(regs.regs(1).sva)" {D(58)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(59)} -pin  "reg(regs.regs(1).sva)" {D(59)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(60)} -pin  "reg(regs.regs(1).sva)" {D(60)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(61)} -pin  "reg(regs.regs(1).sva)" {D(61)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(62)} -pin  "reg(regs.regs(1).sva)" {D(62)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(63)} -pin  "reg(regs.regs(1).sva)" {D(63)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(64)} -pin  "reg(regs.regs(1).sva)" {D(64)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(65)} -pin  "reg(regs.regs(1).sva)" {D(65)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(66)} -pin  "reg(regs.regs(1).sva)" {D(66)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(67)} -pin  "reg(regs.regs(1).sva)" {D(67)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(68)} -pin  "reg(regs.regs(1).sva)" {D(68)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(69)} -pin  "reg(regs.regs(1).sva)" {D(69)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(70)} -pin  "reg(regs.regs(1).sva)" {D(70)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(71)} -pin  "reg(regs.regs(1).sva)" {D(71)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(72)} -pin  "reg(regs.regs(1).sva)" {D(72)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(73)} -pin  "reg(regs.regs(1).sva)" {D(73)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(74)} -pin  "reg(regs.regs(1).sva)" {D(74)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(75)} -pin  "reg(regs.regs(1).sva)" {D(75)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(76)} -pin  "reg(regs.regs(1).sva)" {D(76)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(77)} -pin  "reg(regs.regs(1).sva)" {D(77)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(78)} -pin  "reg(regs.regs(1).sva)" {D(78)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(79)} -pin  "reg(regs.regs(1).sva)" {D(79)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(80)} -pin  "reg(regs.regs(1).sva)" {D(80)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(81)} -pin  "reg(regs.regs(1).sva)" {D(81)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(82)} -pin  "reg(regs.regs(1).sva)" {D(82)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(83)} -pin  "reg(regs.regs(1).sva)" {D(83)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(84)} -pin  "reg(regs.regs(1).sva)" {D(84)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(85)} -pin  "reg(regs.regs(1).sva)" {D(85)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(86)} -pin  "reg(regs.regs(1).sva)" {D(86)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(87)} -pin  "reg(regs.regs(1).sva)" {D(87)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(88)} -pin  "reg(regs.regs(1).sva)" {D(88)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(89)} -pin  "reg(regs.regs(1).sva)" {D(89)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(1)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(2)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(3)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(4)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(5)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(6)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(7)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(8)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(9)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(10)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(11)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(12)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(13)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(14)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(15)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(16)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(17)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(18)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(19)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(20)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(21)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(22)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(23)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(24)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(25)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(26)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(27)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(28)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(29)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(30)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(31)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(32)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(33)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(34)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(35)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(36)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(37)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(38)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(39)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(40)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(41)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(42)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(43)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(44)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(45)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(46)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(47)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(48)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(49)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(50)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(51)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(52)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(53)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(54)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(55)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(56)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(57)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(58)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(59)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(60)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(61)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(62)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(63)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(64)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(65)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(66)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(67)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(68)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(69)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(70)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(71)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(72)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(73)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(74)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(75)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(76)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(77)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(78)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(79)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(80)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(81)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(82)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(83)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(84)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(85)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(86)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(87)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(88)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(89)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {clk} -pin  "reg(regs.regs(1).sva)" {clk} -attr xrf 9432 -attr oid 505 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(regs.regs(1).sva)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(regs.regs(1).sva)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {regs.regs(1).sva(0)} -pin  "reg(regs.regs(1).sva)" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(1)} -pin  "reg(regs.regs(1).sva)" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(2)} -pin  "reg(regs.regs(1).sva)" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(3)} -pin  "reg(regs.regs(1).sva)" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(4)} -pin  "reg(regs.regs(1).sva)" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(5)} -pin  "reg(regs.regs(1).sva)" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(6)} -pin  "reg(regs.regs(1).sva)" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(7)} -pin  "reg(regs.regs(1).sva)" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(8)} -pin  "reg(regs.regs(1).sva)" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(9)} -pin  "reg(regs.regs(1).sva)" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(10)} -pin  "reg(regs.regs(1).sva)" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(11)} -pin  "reg(regs.regs(1).sva)" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(12)} -pin  "reg(regs.regs(1).sva)" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(13)} -pin  "reg(regs.regs(1).sva)" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(14)} -pin  "reg(regs.regs(1).sva)" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(15)} -pin  "reg(regs.regs(1).sva)" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(16)} -pin  "reg(regs.regs(1).sva)" {Z(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(17)} -pin  "reg(regs.regs(1).sva)" {Z(17)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(18)} -pin  "reg(regs.regs(1).sva)" {Z(18)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(19)} -pin  "reg(regs.regs(1).sva)" {Z(19)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(20)} -pin  "reg(regs.regs(1).sva)" {Z(20)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(21)} -pin  "reg(regs.regs(1).sva)" {Z(21)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(22)} -pin  "reg(regs.regs(1).sva)" {Z(22)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(23)} -pin  "reg(regs.regs(1).sva)" {Z(23)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(24)} -pin  "reg(regs.regs(1).sva)" {Z(24)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(25)} -pin  "reg(regs.regs(1).sva)" {Z(25)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(26)} -pin  "reg(regs.regs(1).sva)" {Z(26)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(27)} -pin  "reg(regs.regs(1).sva)" {Z(27)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(28)} -pin  "reg(regs.regs(1).sva)" {Z(28)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(29)} -pin  "reg(regs.regs(1).sva)" {Z(29)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(30)} -pin  "reg(regs.regs(1).sva)" {Z(30)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(31)} -pin  "reg(regs.regs(1).sva)" {Z(31)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(32)} -pin  "reg(regs.regs(1).sva)" {Z(32)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(33)} -pin  "reg(regs.regs(1).sva)" {Z(33)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(34)} -pin  "reg(regs.regs(1).sva)" {Z(34)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(35)} -pin  "reg(regs.regs(1).sva)" {Z(35)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(36)} -pin  "reg(regs.regs(1).sva)" {Z(36)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(37)} -pin  "reg(regs.regs(1).sva)" {Z(37)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(38)} -pin  "reg(regs.regs(1).sva)" {Z(38)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(39)} -pin  "reg(regs.regs(1).sva)" {Z(39)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(40)} -pin  "reg(regs.regs(1).sva)" {Z(40)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(41)} -pin  "reg(regs.regs(1).sva)" {Z(41)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(42)} -pin  "reg(regs.regs(1).sva)" {Z(42)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(43)} -pin  "reg(regs.regs(1).sva)" {Z(43)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(44)} -pin  "reg(regs.regs(1).sva)" {Z(44)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(45)} -pin  "reg(regs.regs(1).sva)" {Z(45)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(46)} -pin  "reg(regs.regs(1).sva)" {Z(46)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(47)} -pin  "reg(regs.regs(1).sva)" {Z(47)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(48)} -pin  "reg(regs.regs(1).sva)" {Z(48)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(49)} -pin  "reg(regs.regs(1).sva)" {Z(49)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(50)} -pin  "reg(regs.regs(1).sva)" {Z(50)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(51)} -pin  "reg(regs.regs(1).sva)" {Z(51)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(52)} -pin  "reg(regs.regs(1).sva)" {Z(52)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(53)} -pin  "reg(regs.regs(1).sva)" {Z(53)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(54)} -pin  "reg(regs.regs(1).sva)" {Z(54)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(55)} -pin  "reg(regs.regs(1).sva)" {Z(55)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(56)} -pin  "reg(regs.regs(1).sva)" {Z(56)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(57)} -pin  "reg(regs.regs(1).sva)" {Z(57)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(58)} -pin  "reg(regs.regs(1).sva)" {Z(58)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(59)} -pin  "reg(regs.regs(1).sva)" {Z(59)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(60)} -pin  "reg(regs.regs(1).sva)" {Z(60)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(61)} -pin  "reg(regs.regs(1).sva)" {Z(61)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(62)} -pin  "reg(regs.regs(1).sva)" {Z(62)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(63)} -pin  "reg(regs.regs(1).sva)" {Z(63)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(64)} -pin  "reg(regs.regs(1).sva)" {Z(64)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(65)} -pin  "reg(regs.regs(1).sva)" {Z(65)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(66)} -pin  "reg(regs.regs(1).sva)" {Z(66)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(67)} -pin  "reg(regs.regs(1).sva)" {Z(67)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(68)} -pin  "reg(regs.regs(1).sva)" {Z(68)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(69)} -pin  "reg(regs.regs(1).sva)" {Z(69)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(70)} -pin  "reg(regs.regs(1).sva)" {Z(70)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(71)} -pin  "reg(regs.regs(1).sva)" {Z(71)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(72)} -pin  "reg(regs.regs(1).sva)" {Z(72)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(73)} -pin  "reg(regs.regs(1).sva)" {Z(73)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(74)} -pin  "reg(regs.regs(1).sva)" {Z(74)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(75)} -pin  "reg(regs.regs(1).sva)" {Z(75)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(76)} -pin  "reg(regs.regs(1).sva)" {Z(76)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(77)} -pin  "reg(regs.regs(1).sva)" {Z(77)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(78)} -pin  "reg(regs.regs(1).sva)" {Z(78)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(79)} -pin  "reg(regs.regs(1).sva)" {Z(79)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(80)} -pin  "reg(regs.regs(1).sva)" {Z(80)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(81)} -pin  "reg(regs.regs(1).sva)" {Z(81)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(82)} -pin  "reg(regs.regs(1).sva)" {Z(82)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(83)} -pin  "reg(regs.regs(1).sva)" {Z(83)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(84)} -pin  "reg(regs.regs(1).sva)" {Z(84)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(85)} -pin  "reg(regs.regs(1).sva)" {Z(85)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(86)} -pin  "reg(regs.regs(1).sva)" {Z(86)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(87)} -pin  "reg(regs.regs(1).sva)" {Z(87)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(88)} -pin  "reg(regs.regs(1).sva)" {Z(88)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(89)} -pin  "reg(regs.regs(1).sva)" {Z(89)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load inst "or#116" "or(3,1)" "INTERFACE" -attr @path {/edge_detect/edge_detect:core/or#116} -attr area 1.055476 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_or(1,3)"
load net {and#22.cse} -pin  "or#116" {A0(0)} -attr @path {/edge_detect/edge_detect:core/and#22.cse}
load net {SHIFT:mux#25.tmp(0)} -pin  "or#116" {A1(0)} -attr @path {/edge_detect/edge_detect:core/slc(SHIFT:mux#25.tmp)#1.itm}
load net {SHIFT:mux#25.tmp(1)} -pin  "or#116" {A2(0)} -attr @path {/edge_detect/edge_detect:core/slc(SHIFT:mux#25.tmp).itm}
load net {or#116.itm} -pin  "or#116" {Z(0)} -attr @path {/edge_detect/edge_detect:core/or#116.itm}
load inst "mux#34" "mux(2,90)" "INTERFACE" -attr xrf 9433 -attr oid 506 -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34} -attr area 82.749070 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(90,1,2)"
load net {regs.regs(0).sva(0)} -pin  "mux#34" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(1)} -pin  "mux#34" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(2)} -pin  "mux#34" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(3)} -pin  "mux#34" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(4)} -pin  "mux#34" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(5)} -pin  "mux#34" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(6)} -pin  "mux#34" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(7)} -pin  "mux#34" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(8)} -pin  "mux#34" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(9)} -pin  "mux#34" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(10)} -pin  "mux#34" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(11)} -pin  "mux#34" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(12)} -pin  "mux#34" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(13)} -pin  "mux#34" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(14)} -pin  "mux#34" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(15)} -pin  "mux#34" {A0(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(16)} -pin  "mux#34" {A0(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(17)} -pin  "mux#34" {A0(17)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(18)} -pin  "mux#34" {A0(18)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(19)} -pin  "mux#34" {A0(19)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(20)} -pin  "mux#34" {A0(20)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(21)} -pin  "mux#34" {A0(21)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(22)} -pin  "mux#34" {A0(22)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(23)} -pin  "mux#34" {A0(23)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(24)} -pin  "mux#34" {A0(24)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(25)} -pin  "mux#34" {A0(25)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(26)} -pin  "mux#34" {A0(26)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(27)} -pin  "mux#34" {A0(27)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(28)} -pin  "mux#34" {A0(28)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(29)} -pin  "mux#34" {A0(29)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(30)} -pin  "mux#34" {A0(30)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(31)} -pin  "mux#34" {A0(31)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(32)} -pin  "mux#34" {A0(32)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(33)} -pin  "mux#34" {A0(33)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(34)} -pin  "mux#34" {A0(34)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(35)} -pin  "mux#34" {A0(35)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(36)} -pin  "mux#34" {A0(36)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(37)} -pin  "mux#34" {A0(37)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(38)} -pin  "mux#34" {A0(38)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(39)} -pin  "mux#34" {A0(39)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(40)} -pin  "mux#34" {A0(40)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(41)} -pin  "mux#34" {A0(41)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(42)} -pin  "mux#34" {A0(42)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(43)} -pin  "mux#34" {A0(43)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(44)} -pin  "mux#34" {A0(44)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(45)} -pin  "mux#34" {A0(45)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(46)} -pin  "mux#34" {A0(46)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(47)} -pin  "mux#34" {A0(47)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(48)} -pin  "mux#34" {A0(48)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(49)} -pin  "mux#34" {A0(49)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(50)} -pin  "mux#34" {A0(50)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(51)} -pin  "mux#34" {A0(51)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(52)} -pin  "mux#34" {A0(52)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(53)} -pin  "mux#34" {A0(53)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(54)} -pin  "mux#34" {A0(54)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(55)} -pin  "mux#34" {A0(55)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(56)} -pin  "mux#34" {A0(56)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(57)} -pin  "mux#34" {A0(57)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(58)} -pin  "mux#34" {A0(58)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(59)} -pin  "mux#34" {A0(59)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(60)} -pin  "mux#34" {A0(60)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(61)} -pin  "mux#34" {A0(61)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(62)} -pin  "mux#34" {A0(62)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(63)} -pin  "mux#34" {A0(63)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(64)} -pin  "mux#34" {A0(64)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(65)} -pin  "mux#34" {A0(65)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(66)} -pin  "mux#34" {A0(66)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(67)} -pin  "mux#34" {A0(67)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(68)} -pin  "mux#34" {A0(68)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(69)} -pin  "mux#34" {A0(69)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(70)} -pin  "mux#34" {A0(70)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(71)} -pin  "mux#34" {A0(71)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(72)} -pin  "mux#34" {A0(72)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(73)} -pin  "mux#34" {A0(73)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(74)} -pin  "mux#34" {A0(74)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(75)} -pin  "mux#34" {A0(75)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(76)} -pin  "mux#34" {A0(76)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(77)} -pin  "mux#34" {A0(77)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(78)} -pin  "mux#34" {A0(78)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(79)} -pin  "mux#34" {A0(79)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(80)} -pin  "mux#34" {A0(80)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(81)} -pin  "mux#34" {A0(81)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(82)} -pin  "mux#34" {A0(82)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(83)} -pin  "mux#34" {A0(83)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(84)} -pin  "mux#34" {A0(84)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(85)} -pin  "mux#34" {A0(85)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(86)} -pin  "mux#34" {A0(86)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(87)} -pin  "mux#34" {A0(87)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(88)} -pin  "mux#34" {A0(88)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(89)} -pin  "mux#34" {A0(89)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.operator<<:din.lpi#1.dfm:mx0(0)} -pin  "mux#34" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(1)} -pin  "mux#34" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(2)} -pin  "mux#34" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(3)} -pin  "mux#34" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(4)} -pin  "mux#34" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(5)} -pin  "mux#34" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(6)} -pin  "mux#34" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(7)} -pin  "mux#34" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(8)} -pin  "mux#34" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(9)} -pin  "mux#34" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(10)} -pin  "mux#34" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(11)} -pin  "mux#34" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(12)} -pin  "mux#34" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(13)} -pin  "mux#34" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(14)} -pin  "mux#34" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(15)} -pin  "mux#34" {A1(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(16)} -pin  "mux#34" {A1(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(17)} -pin  "mux#34" {A1(17)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(18)} -pin  "mux#34" {A1(18)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(19)} -pin  "mux#34" {A1(19)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(20)} -pin  "mux#34" {A1(20)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(21)} -pin  "mux#34" {A1(21)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(22)} -pin  "mux#34" {A1(22)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(23)} -pin  "mux#34" {A1(23)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(24)} -pin  "mux#34" {A1(24)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(25)} -pin  "mux#34" {A1(25)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(26)} -pin  "mux#34" {A1(26)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(27)} -pin  "mux#34" {A1(27)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(28)} -pin  "mux#34" {A1(28)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(29)} -pin  "mux#34" {A1(29)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(30)} -pin  "mux#34" {A1(30)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(31)} -pin  "mux#34" {A1(31)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(32)} -pin  "mux#34" {A1(32)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(33)} -pin  "mux#34" {A1(33)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(34)} -pin  "mux#34" {A1(34)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(35)} -pin  "mux#34" {A1(35)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(36)} -pin  "mux#34" {A1(36)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(37)} -pin  "mux#34" {A1(37)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(38)} -pin  "mux#34" {A1(38)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(39)} -pin  "mux#34" {A1(39)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(40)} -pin  "mux#34" {A1(40)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(41)} -pin  "mux#34" {A1(41)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(42)} -pin  "mux#34" {A1(42)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(43)} -pin  "mux#34" {A1(43)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(44)} -pin  "mux#34" {A1(44)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(45)} -pin  "mux#34" {A1(45)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(46)} -pin  "mux#34" {A1(46)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(47)} -pin  "mux#34" {A1(47)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(48)} -pin  "mux#34" {A1(48)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(49)} -pin  "mux#34" {A1(49)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(50)} -pin  "mux#34" {A1(50)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(51)} -pin  "mux#34" {A1(51)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(52)} -pin  "mux#34" {A1(52)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(53)} -pin  "mux#34" {A1(53)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(54)} -pin  "mux#34" {A1(54)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(55)} -pin  "mux#34" {A1(55)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(56)} -pin  "mux#34" {A1(56)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(57)} -pin  "mux#34" {A1(57)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(58)} -pin  "mux#34" {A1(58)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(59)} -pin  "mux#34" {A1(59)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(60)} -pin  "mux#34" {A1(60)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(61)} -pin  "mux#34" {A1(61)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(62)} -pin  "mux#34" {A1(62)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(63)} -pin  "mux#34" {A1(63)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(64)} -pin  "mux#34" {A1(64)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(65)} -pin  "mux#34" {A1(65)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(66)} -pin  "mux#34" {A1(66)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(67)} -pin  "mux#34" {A1(67)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(68)} -pin  "mux#34" {A1(68)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(69)} -pin  "mux#34" {A1(69)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(70)} -pin  "mux#34" {A1(70)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(71)} -pin  "mux#34" {A1(71)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(72)} -pin  "mux#34" {A1(72)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(73)} -pin  "mux#34" {A1(73)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(74)} -pin  "mux#34" {A1(74)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(75)} -pin  "mux#34" {A1(75)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(76)} -pin  "mux#34" {A1(76)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(77)} -pin  "mux#34" {A1(77)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(78)} -pin  "mux#34" {A1(78)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(79)} -pin  "mux#34" {A1(79)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(80)} -pin  "mux#34" {A1(80)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(81)} -pin  "mux#34" {A1(81)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(82)} -pin  "mux#34" {A1(82)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(83)} -pin  "mux#34" {A1(83)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(84)} -pin  "mux#34" {A1(84)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(85)} -pin  "mux#34" {A1(85)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(86)} -pin  "mux#34" {A1(86)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(87)} -pin  "mux#34" {A1(87)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(88)} -pin  "mux#34" {A1(88)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(89)} -pin  "mux#34" {A1(89)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {or#116.itm} -pin  "mux#34" {S(0)} -attr @path {/edge_detect/edge_detect:core/or#116.itm}
load net {mux#34.itm(0)} -pin  "mux#34" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(1)} -pin  "mux#34" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(2)} -pin  "mux#34" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(3)} -pin  "mux#34" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(4)} -pin  "mux#34" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(5)} -pin  "mux#34" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(6)} -pin  "mux#34" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(7)} -pin  "mux#34" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(8)} -pin  "mux#34" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(9)} -pin  "mux#34" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(10)} -pin  "mux#34" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(11)} -pin  "mux#34" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(12)} -pin  "mux#34" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(13)} -pin  "mux#34" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(14)} -pin  "mux#34" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(15)} -pin  "mux#34" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(16)} -pin  "mux#34" {Z(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(17)} -pin  "mux#34" {Z(17)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(18)} -pin  "mux#34" {Z(18)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(19)} -pin  "mux#34" {Z(19)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(20)} -pin  "mux#34" {Z(20)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(21)} -pin  "mux#34" {Z(21)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(22)} -pin  "mux#34" {Z(22)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(23)} -pin  "mux#34" {Z(23)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(24)} -pin  "mux#34" {Z(24)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(25)} -pin  "mux#34" {Z(25)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(26)} -pin  "mux#34" {Z(26)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(27)} -pin  "mux#34" {Z(27)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(28)} -pin  "mux#34" {Z(28)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(29)} -pin  "mux#34" {Z(29)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(30)} -pin  "mux#34" {Z(30)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(31)} -pin  "mux#34" {Z(31)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(32)} -pin  "mux#34" {Z(32)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(33)} -pin  "mux#34" {Z(33)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(34)} -pin  "mux#34" {Z(34)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(35)} -pin  "mux#34" {Z(35)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(36)} -pin  "mux#34" {Z(36)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(37)} -pin  "mux#34" {Z(37)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(38)} -pin  "mux#34" {Z(38)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(39)} -pin  "mux#34" {Z(39)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(40)} -pin  "mux#34" {Z(40)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(41)} -pin  "mux#34" {Z(41)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(42)} -pin  "mux#34" {Z(42)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(43)} -pin  "mux#34" {Z(43)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(44)} -pin  "mux#34" {Z(44)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(45)} -pin  "mux#34" {Z(45)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(46)} -pin  "mux#34" {Z(46)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(47)} -pin  "mux#34" {Z(47)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(48)} -pin  "mux#34" {Z(48)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(49)} -pin  "mux#34" {Z(49)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(50)} -pin  "mux#34" {Z(50)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(51)} -pin  "mux#34" {Z(51)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(52)} -pin  "mux#34" {Z(52)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(53)} -pin  "mux#34" {Z(53)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(54)} -pin  "mux#34" {Z(54)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(55)} -pin  "mux#34" {Z(55)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(56)} -pin  "mux#34" {Z(56)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(57)} -pin  "mux#34" {Z(57)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(58)} -pin  "mux#34" {Z(58)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(59)} -pin  "mux#34" {Z(59)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(60)} -pin  "mux#34" {Z(60)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(61)} -pin  "mux#34" {Z(61)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(62)} -pin  "mux#34" {Z(62)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(63)} -pin  "mux#34" {Z(63)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(64)} -pin  "mux#34" {Z(64)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(65)} -pin  "mux#34" {Z(65)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(66)} -pin  "mux#34" {Z(66)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(67)} -pin  "mux#34" {Z(67)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(68)} -pin  "mux#34" {Z(68)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(69)} -pin  "mux#34" {Z(69)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(70)} -pin  "mux#34" {Z(70)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(71)} -pin  "mux#34" {Z(71)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(72)} -pin  "mux#34" {Z(72)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(73)} -pin  "mux#34" {Z(73)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(74)} -pin  "mux#34" {Z(74)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(75)} -pin  "mux#34" {Z(75)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(76)} -pin  "mux#34" {Z(76)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(77)} -pin  "mux#34" {Z(77)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(78)} -pin  "mux#34" {Z(78)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(79)} -pin  "mux#34" {Z(79)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(80)} -pin  "mux#34" {Z(80)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(81)} -pin  "mux#34" {Z(81)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(82)} -pin  "mux#34" {Z(82)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(83)} -pin  "mux#34" {Z(83)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(84)} -pin  "mux#34" {Z(84)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(85)} -pin  "mux#34" {Z(85)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(86)} -pin  "mux#34" {Z(86)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(87)} -pin  "mux#34" {Z(87)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(88)} -pin  "mux#34" {Z(88)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(89)} -pin  "mux#34" {Z(89)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load inst "reg(regs.regs(0).sva)" "reg(90,1,1,-1,0)" "INTERFACE" -attr xrf 9434 -attr oid 507 -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(regs.regs(0).sva)}
load net {mux#34.itm(0)} -pin  "reg(regs.regs(0).sva)" {D(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(1)} -pin  "reg(regs.regs(0).sva)" {D(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(2)} -pin  "reg(regs.regs(0).sva)" {D(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(3)} -pin  "reg(regs.regs(0).sva)" {D(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(4)} -pin  "reg(regs.regs(0).sva)" {D(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(5)} -pin  "reg(regs.regs(0).sva)" {D(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(6)} -pin  "reg(regs.regs(0).sva)" {D(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(7)} -pin  "reg(regs.regs(0).sva)" {D(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(8)} -pin  "reg(regs.regs(0).sva)" {D(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(9)} -pin  "reg(regs.regs(0).sva)" {D(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(10)} -pin  "reg(regs.regs(0).sva)" {D(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(11)} -pin  "reg(regs.regs(0).sva)" {D(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(12)} -pin  "reg(regs.regs(0).sva)" {D(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(13)} -pin  "reg(regs.regs(0).sva)" {D(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(14)} -pin  "reg(regs.regs(0).sva)" {D(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(15)} -pin  "reg(regs.regs(0).sva)" {D(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(16)} -pin  "reg(regs.regs(0).sva)" {D(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(17)} -pin  "reg(regs.regs(0).sva)" {D(17)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(18)} -pin  "reg(regs.regs(0).sva)" {D(18)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(19)} -pin  "reg(regs.regs(0).sva)" {D(19)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(20)} -pin  "reg(regs.regs(0).sva)" {D(20)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(21)} -pin  "reg(regs.regs(0).sva)" {D(21)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(22)} -pin  "reg(regs.regs(0).sva)" {D(22)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(23)} -pin  "reg(regs.regs(0).sva)" {D(23)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(24)} -pin  "reg(regs.regs(0).sva)" {D(24)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(25)} -pin  "reg(regs.regs(0).sva)" {D(25)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(26)} -pin  "reg(regs.regs(0).sva)" {D(26)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(27)} -pin  "reg(regs.regs(0).sva)" {D(27)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(28)} -pin  "reg(regs.regs(0).sva)" {D(28)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(29)} -pin  "reg(regs.regs(0).sva)" {D(29)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(30)} -pin  "reg(regs.regs(0).sva)" {D(30)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(31)} -pin  "reg(regs.regs(0).sva)" {D(31)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(32)} -pin  "reg(regs.regs(0).sva)" {D(32)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(33)} -pin  "reg(regs.regs(0).sva)" {D(33)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(34)} -pin  "reg(regs.regs(0).sva)" {D(34)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(35)} -pin  "reg(regs.regs(0).sva)" {D(35)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(36)} -pin  "reg(regs.regs(0).sva)" {D(36)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(37)} -pin  "reg(regs.regs(0).sva)" {D(37)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(38)} -pin  "reg(regs.regs(0).sva)" {D(38)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(39)} -pin  "reg(regs.regs(0).sva)" {D(39)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(40)} -pin  "reg(regs.regs(0).sva)" {D(40)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(41)} -pin  "reg(regs.regs(0).sva)" {D(41)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(42)} -pin  "reg(regs.regs(0).sva)" {D(42)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(43)} -pin  "reg(regs.regs(0).sva)" {D(43)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(44)} -pin  "reg(regs.regs(0).sva)" {D(44)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(45)} -pin  "reg(regs.regs(0).sva)" {D(45)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(46)} -pin  "reg(regs.regs(0).sva)" {D(46)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(47)} -pin  "reg(regs.regs(0).sva)" {D(47)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(48)} -pin  "reg(regs.regs(0).sva)" {D(48)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(49)} -pin  "reg(regs.regs(0).sva)" {D(49)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(50)} -pin  "reg(regs.regs(0).sva)" {D(50)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(51)} -pin  "reg(regs.regs(0).sva)" {D(51)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(52)} -pin  "reg(regs.regs(0).sva)" {D(52)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(53)} -pin  "reg(regs.regs(0).sva)" {D(53)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(54)} -pin  "reg(regs.regs(0).sva)" {D(54)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(55)} -pin  "reg(regs.regs(0).sva)" {D(55)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(56)} -pin  "reg(regs.regs(0).sva)" {D(56)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(57)} -pin  "reg(regs.regs(0).sva)" {D(57)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(58)} -pin  "reg(regs.regs(0).sva)" {D(58)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(59)} -pin  "reg(regs.regs(0).sva)" {D(59)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(60)} -pin  "reg(regs.regs(0).sva)" {D(60)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(61)} -pin  "reg(regs.regs(0).sva)" {D(61)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(62)} -pin  "reg(regs.regs(0).sva)" {D(62)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(63)} -pin  "reg(regs.regs(0).sva)" {D(63)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(64)} -pin  "reg(regs.regs(0).sva)" {D(64)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(65)} -pin  "reg(regs.regs(0).sva)" {D(65)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(66)} -pin  "reg(regs.regs(0).sva)" {D(66)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(67)} -pin  "reg(regs.regs(0).sva)" {D(67)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(68)} -pin  "reg(regs.regs(0).sva)" {D(68)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(69)} -pin  "reg(regs.regs(0).sva)" {D(69)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(70)} -pin  "reg(regs.regs(0).sva)" {D(70)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(71)} -pin  "reg(regs.regs(0).sva)" {D(71)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(72)} -pin  "reg(regs.regs(0).sva)" {D(72)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(73)} -pin  "reg(regs.regs(0).sva)" {D(73)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(74)} -pin  "reg(regs.regs(0).sva)" {D(74)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(75)} -pin  "reg(regs.regs(0).sva)" {D(75)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(76)} -pin  "reg(regs.regs(0).sva)" {D(76)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(77)} -pin  "reg(regs.regs(0).sva)" {D(77)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(78)} -pin  "reg(regs.regs(0).sva)" {D(78)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(79)} -pin  "reg(regs.regs(0).sva)" {D(79)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(80)} -pin  "reg(regs.regs(0).sva)" {D(80)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(81)} -pin  "reg(regs.regs(0).sva)" {D(81)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(82)} -pin  "reg(regs.regs(0).sva)" {D(82)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(83)} -pin  "reg(regs.regs(0).sva)" {D(83)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(84)} -pin  "reg(regs.regs(0).sva)" {D(84)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(85)} -pin  "reg(regs.regs(0).sva)" {D(85)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(86)} -pin  "reg(regs.regs(0).sva)" {D(86)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(87)} -pin  "reg(regs.regs(0).sva)" {D(87)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(88)} -pin  "reg(regs.regs(0).sva)" {D(88)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(89)} -pin  "reg(regs.regs(0).sva)" {D(89)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(1)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(2)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(3)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(4)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(5)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(6)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(7)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(8)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(9)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(10)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(11)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(12)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(13)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(14)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(15)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(16)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(17)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(18)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(19)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(20)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(21)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(22)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(23)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(24)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(25)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(26)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(27)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(28)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(29)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(30)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(31)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(32)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(33)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(34)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(35)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(36)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(37)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(38)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(39)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(40)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(41)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(42)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(43)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(44)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(45)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(46)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(47)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(48)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(49)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(50)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(51)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(52)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(53)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(54)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(55)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(56)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(57)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(58)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(59)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(60)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(61)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(62)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(63)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(64)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(65)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(66)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(67)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(68)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(69)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(70)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(71)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(72)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(73)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(74)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(75)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(76)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(77)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(78)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(79)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(80)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(81)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(82)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(83)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(84)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(85)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(86)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(87)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(88)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(89)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {clk} -pin  "reg(regs.regs(0).sva)" {clk} -attr xrf 9435 -attr oid 508 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(regs.regs(0).sva)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(regs.regs(0).sva)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {regs.regs(0).sva(0)} -pin  "reg(regs.regs(0).sva)" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(1)} -pin  "reg(regs.regs(0).sva)" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(2)} -pin  "reg(regs.regs(0).sva)" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(3)} -pin  "reg(regs.regs(0).sva)" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(4)} -pin  "reg(regs.regs(0).sva)" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(5)} -pin  "reg(regs.regs(0).sva)" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(6)} -pin  "reg(regs.regs(0).sva)" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(7)} -pin  "reg(regs.regs(0).sva)" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(8)} -pin  "reg(regs.regs(0).sva)" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(9)} -pin  "reg(regs.regs(0).sva)" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(10)} -pin  "reg(regs.regs(0).sva)" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(11)} -pin  "reg(regs.regs(0).sva)" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(12)} -pin  "reg(regs.regs(0).sva)" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(13)} -pin  "reg(regs.regs(0).sva)" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(14)} -pin  "reg(regs.regs(0).sva)" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(15)} -pin  "reg(regs.regs(0).sva)" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(16)} -pin  "reg(regs.regs(0).sva)" {Z(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(17)} -pin  "reg(regs.regs(0).sva)" {Z(17)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(18)} -pin  "reg(regs.regs(0).sva)" {Z(18)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(19)} -pin  "reg(regs.regs(0).sva)" {Z(19)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(20)} -pin  "reg(regs.regs(0).sva)" {Z(20)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(21)} -pin  "reg(regs.regs(0).sva)" {Z(21)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(22)} -pin  "reg(regs.regs(0).sva)" {Z(22)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(23)} -pin  "reg(regs.regs(0).sva)" {Z(23)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(24)} -pin  "reg(regs.regs(0).sva)" {Z(24)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(25)} -pin  "reg(regs.regs(0).sva)" {Z(25)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(26)} -pin  "reg(regs.regs(0).sva)" {Z(26)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(27)} -pin  "reg(regs.regs(0).sva)" {Z(27)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(28)} -pin  "reg(regs.regs(0).sva)" {Z(28)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(29)} -pin  "reg(regs.regs(0).sva)" {Z(29)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(30)} -pin  "reg(regs.regs(0).sva)" {Z(30)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(31)} -pin  "reg(regs.regs(0).sva)" {Z(31)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(32)} -pin  "reg(regs.regs(0).sva)" {Z(32)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(33)} -pin  "reg(regs.regs(0).sva)" {Z(33)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(34)} -pin  "reg(regs.regs(0).sva)" {Z(34)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(35)} -pin  "reg(regs.regs(0).sva)" {Z(35)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(36)} -pin  "reg(regs.regs(0).sva)" {Z(36)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(37)} -pin  "reg(regs.regs(0).sva)" {Z(37)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(38)} -pin  "reg(regs.regs(0).sva)" {Z(38)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(39)} -pin  "reg(regs.regs(0).sva)" {Z(39)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(40)} -pin  "reg(regs.regs(0).sva)" {Z(40)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(41)} -pin  "reg(regs.regs(0).sva)" {Z(41)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(42)} -pin  "reg(regs.regs(0).sva)" {Z(42)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(43)} -pin  "reg(regs.regs(0).sva)" {Z(43)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(44)} -pin  "reg(regs.regs(0).sva)" {Z(44)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(45)} -pin  "reg(regs.regs(0).sva)" {Z(45)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(46)} -pin  "reg(regs.regs(0).sva)" {Z(46)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(47)} -pin  "reg(regs.regs(0).sva)" {Z(47)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(48)} -pin  "reg(regs.regs(0).sva)" {Z(48)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(49)} -pin  "reg(regs.regs(0).sva)" {Z(49)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(50)} -pin  "reg(regs.regs(0).sva)" {Z(50)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(51)} -pin  "reg(regs.regs(0).sva)" {Z(51)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(52)} -pin  "reg(regs.regs(0).sva)" {Z(52)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(53)} -pin  "reg(regs.regs(0).sva)" {Z(53)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(54)} -pin  "reg(regs.regs(0).sva)" {Z(54)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(55)} -pin  "reg(regs.regs(0).sva)" {Z(55)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(56)} -pin  "reg(regs.regs(0).sva)" {Z(56)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(57)} -pin  "reg(regs.regs(0).sva)" {Z(57)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(58)} -pin  "reg(regs.regs(0).sva)" {Z(58)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(59)} -pin  "reg(regs.regs(0).sva)" {Z(59)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(60)} -pin  "reg(regs.regs(0).sva)" {Z(60)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(61)} -pin  "reg(regs.regs(0).sva)" {Z(61)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(62)} -pin  "reg(regs.regs(0).sva)" {Z(62)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(63)} -pin  "reg(regs.regs(0).sva)" {Z(63)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(64)} -pin  "reg(regs.regs(0).sva)" {Z(64)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(65)} -pin  "reg(regs.regs(0).sva)" {Z(65)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(66)} -pin  "reg(regs.regs(0).sva)" {Z(66)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(67)} -pin  "reg(regs.regs(0).sva)" {Z(67)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(68)} -pin  "reg(regs.regs(0).sva)" {Z(68)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(69)} -pin  "reg(regs.regs(0).sva)" {Z(69)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(70)} -pin  "reg(regs.regs(0).sva)" {Z(70)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(71)} -pin  "reg(regs.regs(0).sva)" {Z(71)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(72)} -pin  "reg(regs.regs(0).sva)" {Z(72)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(73)} -pin  "reg(regs.regs(0).sva)" {Z(73)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(74)} -pin  "reg(regs.regs(0).sva)" {Z(74)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(75)} -pin  "reg(regs.regs(0).sva)" {Z(75)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(76)} -pin  "reg(regs.regs(0).sva)" {Z(76)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(77)} -pin  "reg(regs.regs(0).sva)" {Z(77)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(78)} -pin  "reg(regs.regs(0).sva)" {Z(78)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(79)} -pin  "reg(regs.regs(0).sva)" {Z(79)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(80)} -pin  "reg(regs.regs(0).sva)" {Z(80)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(81)} -pin  "reg(regs.regs(0).sva)" {Z(81)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(82)} -pin  "reg(regs.regs(0).sva)" {Z(82)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(83)} -pin  "reg(regs.regs(0).sva)" {Z(83)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(84)} -pin  "reg(regs.regs(0).sva)" {Z(84)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(85)} -pin  "reg(regs.regs(0).sva)" {Z(85)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(86)} -pin  "reg(regs.regs(0).sva)" {Z(86)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(87)} -pin  "reg(regs.regs(0).sva)" {Z(87)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(88)} -pin  "reg(regs.regs(0).sva)" {Z(88)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(89)} -pin  "reg(regs.regs(0).sva)" {Z(89)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load inst "reg(exit:FRAME.lpi#1.dfm#3)" "reg(1,1,1,-1,0)" "INTERFACE" -attr xrf 9436 -attr oid 509 -attr @path {/edge_detect/edge_detect:core/reg(exit:FRAME.lpi#1.dfm#3)}
load net {exit:FRAME.lpi#1.dfm#3:mx0} -pin  "reg(exit:FRAME.lpi#1.dfm#3)" {D(0)} -attr @path {/edge_detect/edge_detect:core/exit:FRAME.lpi#1.dfm#3:mx0}
load net {GND} -pin  "reg(exit:FRAME.lpi#1.dfm#3)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_1}
load net {clk} -pin  "reg(exit:FRAME.lpi#1.dfm#3)" {clk} -attr xrf 9437 -attr oid 510 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(exit:FRAME.lpi#1.dfm#3)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(exit:FRAME.lpi#1.dfm#3)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {exit:FRAME.lpi#1.dfm#3} -pin  "reg(exit:FRAME.lpi#1.dfm#3)" {Z(0)} -attr @path {/edge_detect/edge_detect:core/exit:FRAME.lpi#1.dfm#3}
load inst "reg(regs.operator<<:din.lpi#1.dfm)" "reg(90,1,1,-1,0)" "INTERFACE" -attr xrf 9438 -attr oid 511 -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(regs.operator<<:din.lpi#1.dfm)}
load net {regs.operator<<:din.lpi#1.dfm:mx0(0)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(1)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(2)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(3)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(4)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(5)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(6)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(7)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(8)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(9)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(10)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(11)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(12)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(13)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(14)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(15)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(16)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(17)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(17)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(18)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(18)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(19)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(19)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(20)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(20)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(21)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(21)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(22)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(22)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(23)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(23)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(24)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(24)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(25)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(25)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(26)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(26)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(27)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(27)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(28)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(28)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(29)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(29)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(30)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(30)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(31)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(31)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(32)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(32)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(33)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(33)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(34)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(34)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(35)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(35)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(36)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(36)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(37)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(37)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(38)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(38)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(39)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(39)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(40)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(40)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(41)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(41)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(42)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(42)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(43)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(43)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(44)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(44)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(45)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(45)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(46)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(46)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(47)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(47)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(48)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(48)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(49)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(49)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(50)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(50)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(51)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(51)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(52)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(52)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(53)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(53)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(54)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(54)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(55)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(55)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(56)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(56)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(57)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(57)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(58)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(58)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(59)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(59)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(60)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(60)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(61)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(61)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(62)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(62)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(63)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(63)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(64)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(64)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(65)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(65)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(66)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(66)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(67)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(67)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(68)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(68)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(69)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(69)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(70)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(70)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(71)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(71)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(72)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(72)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(73)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(73)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(74)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(74)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(75)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(75)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(76)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(76)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(77)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(77)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(78)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(78)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(79)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(79)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(80)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(80)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(81)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(81)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(82)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(82)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(83)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(83)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(84)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(84)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(85)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(85)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(86)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(86)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(87)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(87)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(88)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(88)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(89)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(89)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(1)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(2)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(3)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(4)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(5)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(6)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(7)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(8)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(9)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(10)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(11)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(12)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(13)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(14)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(15)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(16)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(17)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(18)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(19)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(20)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(21)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(22)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(23)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(24)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(25)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(26)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(27)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(28)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(29)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(30)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(31)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(32)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(33)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(34)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(35)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(36)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(37)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(38)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(39)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(40)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(41)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(42)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(43)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(44)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(45)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(46)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(47)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(48)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(49)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(50)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(51)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(52)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(53)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(54)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(55)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(56)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(57)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(58)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(59)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(60)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(61)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(62)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(63)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(64)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(65)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(66)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(67)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(68)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(69)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(70)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(71)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(72)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(73)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(74)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(75)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(76)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(77)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(78)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(79)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(80)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(81)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(82)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(83)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(84)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(85)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(86)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(87)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(88)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(89)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {clk} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {clk} -attr xrf 9439 -attr oid 512 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {regs.operator<<:din.lpi#1.dfm(0)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(1)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(2)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(3)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(4)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(5)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(6)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(7)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(8)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(9)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(10)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(11)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(12)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(13)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(14)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(15)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(16)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(17)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(17)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(18)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(18)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(19)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(19)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(20)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(20)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(21)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(21)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(22)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(22)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(23)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(23)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(24)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(24)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(25)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(25)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(26)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(26)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(27)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(27)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(28)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(28)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(29)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(29)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(30)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(30)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(31)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(31)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(32)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(32)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(33)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(33)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(34)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(34)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(35)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(35)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(36)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(36)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(37)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(37)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(38)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(38)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(39)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(39)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(40)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(40)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(41)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(41)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(42)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(42)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(43)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(43)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(44)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(44)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(45)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(45)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(46)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(46)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(47)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(47)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(48)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(48)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(49)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(49)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(50)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(50)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(51)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(51)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(52)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(52)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(53)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(53)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(54)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(54)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(55)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(55)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(56)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(56)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(57)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(57)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(58)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(58)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(59)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(59)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(60)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(60)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(61)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(61)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(62)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(62)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(63)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(63)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(64)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(64)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(65)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(65)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(66)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(66)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(67)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(67)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(68)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(68)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(69)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(69)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(70)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(70)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(71)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(71)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(72)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(72)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(73)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(73)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(74)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(74)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(75)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(75)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(76)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(76)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(77)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(77)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(78)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(78)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(79)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(79)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(80)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(80)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(81)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(81)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(82)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(82)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(83)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(83)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(84)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(84)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(85)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(85)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(86)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(86)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(87)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(87)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(88)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(88)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(89)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(89)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load inst "ACC3:mux" "mux(4,16)" "INTERFACE" -attr xrf 9440 -attr oid 513 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:mux} -attr area 35.614128 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(16,2,4)"
load net {DC} -pin  "ACC3:mux" {A0(0)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC3:mux" {A0(1)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC3:mux" {A0(2)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC3:mux" {A0(3)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC3:mux" {A0(4)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC3:mux" {A0(5)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC3:mux" {A0(6)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC3:mux" {A0(7)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC3:mux" {A0(8)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC3:mux" {A0(9)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC3:mux" {A0(10)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC3:mux" {A0(11)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC3:mux" {A0(12)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC3:mux" {A0(13)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC3:mux" {A0(14)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC3:mux" {A0(15)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {red_x(2).lpi#1.dfm#1(0)} -pin  "ACC3:mux" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(2).lpi#1.dfm#1}
load net {red_x(2).lpi#1.dfm#1(1)} -pin  "ACC3:mux" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(2).lpi#1.dfm#1}
load net {red_x(2).lpi#1.dfm#1(2)} -pin  "ACC3:mux" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(2).lpi#1.dfm#1}
load net {red_x(2).lpi#1.dfm#1(3)} -pin  "ACC3:mux" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(2).lpi#1.dfm#1}
load net {red_x(2).lpi#1.dfm#1(4)} -pin  "ACC3:mux" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(2).lpi#1.dfm#1}
load net {red_x(2).lpi#1.dfm#1(5)} -pin  "ACC3:mux" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(2).lpi#1.dfm#1}
load net {red_x(2).lpi#1.dfm#1(6)} -pin  "ACC3:mux" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(2).lpi#1.dfm#1}
load net {red_x(2).lpi#1.dfm#1(7)} -pin  "ACC3:mux" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(2).lpi#1.dfm#1}
load net {red_x(2).lpi#1.dfm#1(8)} -pin  "ACC3:mux" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(2).lpi#1.dfm#1}
load net {red_x(2).lpi#1.dfm#1(9)} -pin  "ACC3:mux" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(2).lpi#1.dfm#1}
load net {red_x(2).lpi#1.dfm#1(10)} -pin  "ACC3:mux" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(2).lpi#1.dfm#1}
load net {red_x(2).lpi#1.dfm#1(11)} -pin  "ACC3:mux" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(2).lpi#1.dfm#1}
load net {red_x(2).lpi#1.dfm#1(12)} -pin  "ACC3:mux" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(2).lpi#1.dfm#1}
load net {red_x(2).lpi#1.dfm#1(13)} -pin  "ACC3:mux" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(2).lpi#1.dfm#1}
load net {red_x(2).lpi#1.dfm#1(14)} -pin  "ACC3:mux" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(2).lpi#1.dfm#1}
load net {red_x(2).lpi#1.dfm#1(15)} -pin  "ACC3:mux" {A1(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(2).lpi#1.dfm#1}
load net {red_x(1).lpi#1.dfm#1(0)} -pin  "ACC3:mux" {A2(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(1).lpi#1.dfm#1}
load net {red_x(1).lpi#1.dfm#1(1)} -pin  "ACC3:mux" {A2(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(1).lpi#1.dfm#1}
load net {red_x(1).lpi#1.dfm#1(2)} -pin  "ACC3:mux" {A2(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(1).lpi#1.dfm#1}
load net {red_x(1).lpi#1.dfm#1(3)} -pin  "ACC3:mux" {A2(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(1).lpi#1.dfm#1}
load net {red_x(1).lpi#1.dfm#1(4)} -pin  "ACC3:mux" {A2(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(1).lpi#1.dfm#1}
load net {red_x(1).lpi#1.dfm#1(5)} -pin  "ACC3:mux" {A2(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(1).lpi#1.dfm#1}
load net {red_x(1).lpi#1.dfm#1(6)} -pin  "ACC3:mux" {A2(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(1).lpi#1.dfm#1}
load net {red_x(1).lpi#1.dfm#1(7)} -pin  "ACC3:mux" {A2(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(1).lpi#1.dfm#1}
load net {red_x(1).lpi#1.dfm#1(8)} -pin  "ACC3:mux" {A2(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(1).lpi#1.dfm#1}
load net {red_x(1).lpi#1.dfm#1(9)} -pin  "ACC3:mux" {A2(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(1).lpi#1.dfm#1}
load net {red_x(1).lpi#1.dfm#1(10)} -pin  "ACC3:mux" {A2(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(1).lpi#1.dfm#1}
load net {red_x(1).lpi#1.dfm#1(11)} -pin  "ACC3:mux" {A2(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(1).lpi#1.dfm#1}
load net {red_x(1).lpi#1.dfm#1(12)} -pin  "ACC3:mux" {A2(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(1).lpi#1.dfm#1}
load net {red_x(1).lpi#1.dfm#1(13)} -pin  "ACC3:mux" {A2(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(1).lpi#1.dfm#1}
load net {red_x(1).lpi#1.dfm#1(14)} -pin  "ACC3:mux" {A2(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(1).lpi#1.dfm#1}
load net {red_x(1).lpi#1.dfm#1(15)} -pin  "ACC3:mux" {A2(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(1).lpi#1.dfm#1}
load net {red_x(0).lpi#1.dfm#1(0)} -pin  "ACC3:mux" {A3(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(0).lpi#1.dfm#1}
load net {red_x(0).lpi#1.dfm#1(1)} -pin  "ACC3:mux" {A3(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(0).lpi#1.dfm#1}
load net {red_x(0).lpi#1.dfm#1(2)} -pin  "ACC3:mux" {A3(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(0).lpi#1.dfm#1}
load net {red_x(0).lpi#1.dfm#1(3)} -pin  "ACC3:mux" {A3(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(0).lpi#1.dfm#1}
load net {red_x(0).lpi#1.dfm#1(4)} -pin  "ACC3:mux" {A3(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(0).lpi#1.dfm#1}
load net {red_x(0).lpi#1.dfm#1(5)} -pin  "ACC3:mux" {A3(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(0).lpi#1.dfm#1}
load net {red_x(0).lpi#1.dfm#1(6)} -pin  "ACC3:mux" {A3(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(0).lpi#1.dfm#1}
load net {red_x(0).lpi#1.dfm#1(7)} -pin  "ACC3:mux" {A3(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(0).lpi#1.dfm#1}
load net {red_x(0).lpi#1.dfm#1(8)} -pin  "ACC3:mux" {A3(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(0).lpi#1.dfm#1}
load net {red_x(0).lpi#1.dfm#1(9)} -pin  "ACC3:mux" {A3(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(0).lpi#1.dfm#1}
load net {red_x(0).lpi#1.dfm#1(10)} -pin  "ACC3:mux" {A3(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(0).lpi#1.dfm#1}
load net {red_x(0).lpi#1.dfm#1(11)} -pin  "ACC3:mux" {A3(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(0).lpi#1.dfm#1}
load net {red_x(0).lpi#1.dfm#1(12)} -pin  "ACC3:mux" {A3(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(0).lpi#1.dfm#1}
load net {red_x(0).lpi#1.dfm#1(13)} -pin  "ACC3:mux" {A3(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(0).lpi#1.dfm#1}
load net {red_x(0).lpi#1.dfm#1(14)} -pin  "ACC3:mux" {A3(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(0).lpi#1.dfm#1}
load net {red_x(0).lpi#1.dfm#1(15)} -pin  "ACC3:mux" {A3(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(0).lpi#1.dfm#1}
load net {FRAME:a#4.lpi#1(0)} -pin  "ACC3:mux" {S(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:a#4.lpi#1}
load net {FRAME:a#4.lpi#1(1)} -pin  "ACC3:mux" {S(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:a#4.lpi#1}
load net {ACC3:mux.itm(0)} -pin  "ACC3:mux" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:mux.itm}
load net {ACC3:mux.itm(1)} -pin  "ACC3:mux" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:mux.itm}
load net {ACC3:mux.itm(2)} -pin  "ACC3:mux" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:mux.itm}
load net {ACC3:mux.itm(3)} -pin  "ACC3:mux" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:mux.itm}
load net {ACC3:mux.itm(4)} -pin  "ACC3:mux" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:mux.itm}
load net {ACC3:mux.itm(5)} -pin  "ACC3:mux" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:mux.itm}
load net {ACC3:mux.itm(6)} -pin  "ACC3:mux" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:mux.itm}
load net {ACC3:mux.itm(7)} -pin  "ACC3:mux" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:mux.itm}
load net {ACC3:mux.itm(8)} -pin  "ACC3:mux" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:mux.itm}
load net {ACC3:mux.itm(9)} -pin  "ACC3:mux" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:mux.itm}
load net {ACC3:mux.itm(10)} -pin  "ACC3:mux" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:mux.itm}
load net {ACC3:mux.itm(11)} -pin  "ACC3:mux" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:mux.itm}
load net {ACC3:mux.itm(12)} -pin  "ACC3:mux" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:mux.itm}
load net {ACC3:mux.itm(13)} -pin  "ACC3:mux" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:mux.itm}
load net {ACC3:mux.itm(14)} -pin  "ACC3:mux" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:mux.itm}
load net {ACC3:mux.itm(15)} -pin  "ACC3:mux" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:mux.itm}
load inst "ACC3:acc#1" "add(16,-1,16,-1,16)" "INTERFACE" -attr xrf 9441 -attr oid 514 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#1} -attr area 17.189078 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(16,0,16,0,16)"
load net {redx.lpi#1.dfm#1(0)} -pin  "ACC3:acc#1" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.lpi#1.dfm#1}
load net {redx.lpi#1.dfm#1(1)} -pin  "ACC3:acc#1" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.lpi#1.dfm#1}
load net {redx.lpi#1.dfm#1(2)} -pin  "ACC3:acc#1" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.lpi#1.dfm#1}
load net {redx.lpi#1.dfm#1(3)} -pin  "ACC3:acc#1" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.lpi#1.dfm#1}
load net {redx.lpi#1.dfm#1(4)} -pin  "ACC3:acc#1" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.lpi#1.dfm#1}
load net {redx.lpi#1.dfm#1(5)} -pin  "ACC3:acc#1" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.lpi#1.dfm#1}
load net {redx.lpi#1.dfm#1(6)} -pin  "ACC3:acc#1" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.lpi#1.dfm#1}
load net {redx.lpi#1.dfm#1(7)} -pin  "ACC3:acc#1" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.lpi#1.dfm#1}
load net {redx.lpi#1.dfm#1(8)} -pin  "ACC3:acc#1" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.lpi#1.dfm#1}
load net {redx.lpi#1.dfm#1(9)} -pin  "ACC3:acc#1" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.lpi#1.dfm#1}
load net {redx.lpi#1.dfm#1(10)} -pin  "ACC3:acc#1" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.lpi#1.dfm#1}
load net {redx.lpi#1.dfm#1(11)} -pin  "ACC3:acc#1" {A(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.lpi#1.dfm#1}
load net {redx.lpi#1.dfm#1(12)} -pin  "ACC3:acc#1" {A(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.lpi#1.dfm#1}
load net {redx.lpi#1.dfm#1(13)} -pin  "ACC3:acc#1" {A(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.lpi#1.dfm#1}
load net {redx.lpi#1.dfm#1(14)} -pin  "ACC3:acc#1" {A(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.lpi#1.dfm#1}
load net {redx.lpi#1.dfm#1(15)} -pin  "ACC3:acc#1" {A(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.lpi#1.dfm#1}
load net {ACC3:mux.itm(0)} -pin  "ACC3:acc#1" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:mux.itm}
load net {ACC3:mux.itm(1)} -pin  "ACC3:acc#1" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:mux.itm}
load net {ACC3:mux.itm(2)} -pin  "ACC3:acc#1" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:mux.itm}
load net {ACC3:mux.itm(3)} -pin  "ACC3:acc#1" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:mux.itm}
load net {ACC3:mux.itm(4)} -pin  "ACC3:acc#1" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:mux.itm}
load net {ACC3:mux.itm(5)} -pin  "ACC3:acc#1" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:mux.itm}
load net {ACC3:mux.itm(6)} -pin  "ACC3:acc#1" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:mux.itm}
load net {ACC3:mux.itm(7)} -pin  "ACC3:acc#1" {B(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:mux.itm}
load net {ACC3:mux.itm(8)} -pin  "ACC3:acc#1" {B(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:mux.itm}
load net {ACC3:mux.itm(9)} -pin  "ACC3:acc#1" {B(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:mux.itm}
load net {ACC3:mux.itm(10)} -pin  "ACC3:acc#1" {B(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:mux.itm}
load net {ACC3:mux.itm(11)} -pin  "ACC3:acc#1" {B(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:mux.itm}
load net {ACC3:mux.itm(12)} -pin  "ACC3:acc#1" {B(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:mux.itm}
load net {ACC3:mux.itm(13)} -pin  "ACC3:acc#1" {B(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:mux.itm}
load net {ACC3:mux.itm(14)} -pin  "ACC3:acc#1" {B(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:mux.itm}
load net {ACC3:mux.itm(15)} -pin  "ACC3:acc#1" {B(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:mux.itm}
load net {redx.sva#2(0)} -pin  "ACC3:acc#1" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.sva#2}
load net {redx.sva#2(1)} -pin  "ACC3:acc#1" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.sva#2}
load net {redx.sva#2(2)} -pin  "ACC3:acc#1" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.sva#2}
load net {redx.sva#2(3)} -pin  "ACC3:acc#1" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.sva#2}
load net {redx.sva#2(4)} -pin  "ACC3:acc#1" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.sva#2}
load net {redx.sva#2(5)} -pin  "ACC3:acc#1" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.sva#2}
load net {redx.sva#2(6)} -pin  "ACC3:acc#1" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.sva#2}
load net {redx.sva#2(7)} -pin  "ACC3:acc#1" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.sva#2}
load net {redx.sva#2(8)} -pin  "ACC3:acc#1" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.sva#2}
load net {redx.sva#2(9)} -pin  "ACC3:acc#1" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.sva#2}
load net {redx.sva#2(10)} -pin  "ACC3:acc#1" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.sva#2}
load net {redx.sva#2(11)} -pin  "ACC3:acc#1" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.sva#2}
load net {redx.sva#2(12)} -pin  "ACC3:acc#1" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.sva#2}
load net {redx.sva#2(13)} -pin  "ACC3:acc#1" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.sva#2}
load net {redx.sva#2(14)} -pin  "ACC3:acc#1" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.sva#2}
load net {redx.sva#2(15)} -pin  "ACC3:acc#1" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.sva#2}
load inst "ACC3:mux#14" "mux(4,16)" "INTERFACE" -attr xrf 9442 -attr oid 515 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:mux#14} -attr area 35.614128 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(16,2,4)"
load net {DC} -pin  "ACC3:mux#14" {A0(0)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC3:mux#14" {A0(1)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC3:mux#14" {A0(2)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC3:mux#14" {A0(3)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC3:mux#14" {A0(4)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC3:mux#14" {A0(5)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC3:mux#14" {A0(6)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC3:mux#14" {A0(7)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC3:mux#14" {A0(8)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC3:mux#14" {A0(9)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC3:mux#14" {A0(10)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC3:mux#14" {A0(11)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC3:mux#14" {A0(12)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC3:mux#14" {A0(13)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC3:mux#14" {A0(14)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC3:mux#14" {A0(15)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {red_y(2).lpi#1.dfm#1(0)} -pin  "ACC3:mux#14" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(2).lpi#1.dfm#1}
load net {red_y(2).lpi#1.dfm#1(1)} -pin  "ACC3:mux#14" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(2).lpi#1.dfm#1}
load net {red_y(2).lpi#1.dfm#1(2)} -pin  "ACC3:mux#14" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(2).lpi#1.dfm#1}
load net {red_y(2).lpi#1.dfm#1(3)} -pin  "ACC3:mux#14" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(2).lpi#1.dfm#1}
load net {red_y(2).lpi#1.dfm#1(4)} -pin  "ACC3:mux#14" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(2).lpi#1.dfm#1}
load net {red_y(2).lpi#1.dfm#1(5)} -pin  "ACC3:mux#14" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(2).lpi#1.dfm#1}
load net {red_y(2).lpi#1.dfm#1(6)} -pin  "ACC3:mux#14" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(2).lpi#1.dfm#1}
load net {red_y(2).lpi#1.dfm#1(7)} -pin  "ACC3:mux#14" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(2).lpi#1.dfm#1}
load net {red_y(2).lpi#1.dfm#1(8)} -pin  "ACC3:mux#14" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(2).lpi#1.dfm#1}
load net {red_y(2).lpi#1.dfm#1(9)} -pin  "ACC3:mux#14" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(2).lpi#1.dfm#1}
load net {red_y(2).lpi#1.dfm#1(10)} -pin  "ACC3:mux#14" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(2).lpi#1.dfm#1}
load net {red_y(2).lpi#1.dfm#1(11)} -pin  "ACC3:mux#14" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(2).lpi#1.dfm#1}
load net {red_y(2).lpi#1.dfm#1(12)} -pin  "ACC3:mux#14" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(2).lpi#1.dfm#1}
load net {red_y(2).lpi#1.dfm#1(13)} -pin  "ACC3:mux#14" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(2).lpi#1.dfm#1}
load net {red_y(2).lpi#1.dfm#1(14)} -pin  "ACC3:mux#14" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(2).lpi#1.dfm#1}
load net {red_y(2).lpi#1.dfm#1(15)} -pin  "ACC3:mux#14" {A1(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(2).lpi#1.dfm#1}
load net {red_y(1).lpi#1.dfm#1(0)} -pin  "ACC3:mux#14" {A2(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(1).lpi#1.dfm#1}
load net {red_y(1).lpi#1.dfm#1(1)} -pin  "ACC3:mux#14" {A2(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(1).lpi#1.dfm#1}
load net {red_y(1).lpi#1.dfm#1(2)} -pin  "ACC3:mux#14" {A2(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(1).lpi#1.dfm#1}
load net {red_y(1).lpi#1.dfm#1(3)} -pin  "ACC3:mux#14" {A2(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(1).lpi#1.dfm#1}
load net {red_y(1).lpi#1.dfm#1(4)} -pin  "ACC3:mux#14" {A2(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(1).lpi#1.dfm#1}
load net {red_y(1).lpi#1.dfm#1(5)} -pin  "ACC3:mux#14" {A2(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(1).lpi#1.dfm#1}
load net {red_y(1).lpi#1.dfm#1(6)} -pin  "ACC3:mux#14" {A2(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(1).lpi#1.dfm#1}
load net {red_y(1).lpi#1.dfm#1(7)} -pin  "ACC3:mux#14" {A2(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(1).lpi#1.dfm#1}
load net {red_y(1).lpi#1.dfm#1(8)} -pin  "ACC3:mux#14" {A2(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(1).lpi#1.dfm#1}
load net {red_y(1).lpi#1.dfm#1(9)} -pin  "ACC3:mux#14" {A2(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(1).lpi#1.dfm#1}
load net {red_y(1).lpi#1.dfm#1(10)} -pin  "ACC3:mux#14" {A2(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(1).lpi#1.dfm#1}
load net {red_y(1).lpi#1.dfm#1(11)} -pin  "ACC3:mux#14" {A2(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(1).lpi#1.dfm#1}
load net {red_y(1).lpi#1.dfm#1(12)} -pin  "ACC3:mux#14" {A2(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(1).lpi#1.dfm#1}
load net {red_y(1).lpi#1.dfm#1(13)} -pin  "ACC3:mux#14" {A2(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(1).lpi#1.dfm#1}
load net {red_y(1).lpi#1.dfm#1(14)} -pin  "ACC3:mux#14" {A2(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(1).lpi#1.dfm#1}
load net {red_y(1).lpi#1.dfm#1(15)} -pin  "ACC3:mux#14" {A2(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(1).lpi#1.dfm#1}
load net {red_y(0).lpi#1.dfm#1(0)} -pin  "ACC3:mux#14" {A3(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(0).lpi#1.dfm#1}
load net {red_y(0).lpi#1.dfm#1(1)} -pin  "ACC3:mux#14" {A3(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(0).lpi#1.dfm#1}
load net {red_y(0).lpi#1.dfm#1(2)} -pin  "ACC3:mux#14" {A3(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(0).lpi#1.dfm#1}
load net {red_y(0).lpi#1.dfm#1(3)} -pin  "ACC3:mux#14" {A3(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(0).lpi#1.dfm#1}
load net {red_y(0).lpi#1.dfm#1(4)} -pin  "ACC3:mux#14" {A3(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(0).lpi#1.dfm#1}
load net {red_y(0).lpi#1.dfm#1(5)} -pin  "ACC3:mux#14" {A3(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(0).lpi#1.dfm#1}
load net {red_y(0).lpi#1.dfm#1(6)} -pin  "ACC3:mux#14" {A3(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(0).lpi#1.dfm#1}
load net {red_y(0).lpi#1.dfm#1(7)} -pin  "ACC3:mux#14" {A3(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(0).lpi#1.dfm#1}
load net {red_y(0).lpi#1.dfm#1(8)} -pin  "ACC3:mux#14" {A3(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(0).lpi#1.dfm#1}
load net {red_y(0).lpi#1.dfm#1(9)} -pin  "ACC3:mux#14" {A3(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(0).lpi#1.dfm#1}
load net {red_y(0).lpi#1.dfm#1(10)} -pin  "ACC3:mux#14" {A3(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(0).lpi#1.dfm#1}
load net {red_y(0).lpi#1.dfm#1(11)} -pin  "ACC3:mux#14" {A3(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(0).lpi#1.dfm#1}
load net {red_y(0).lpi#1.dfm#1(12)} -pin  "ACC3:mux#14" {A3(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(0).lpi#1.dfm#1}
load net {red_y(0).lpi#1.dfm#1(13)} -pin  "ACC3:mux#14" {A3(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(0).lpi#1.dfm#1}
load net {red_y(0).lpi#1.dfm#1(14)} -pin  "ACC3:mux#14" {A3(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(0).lpi#1.dfm#1}
load net {red_y(0).lpi#1.dfm#1(15)} -pin  "ACC3:mux#14" {A3(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(0).lpi#1.dfm#1}
load net {FRAME:a#4.lpi#1(0)} -pin  "ACC3:mux#14" {S(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:a#4.lpi#1}
load net {FRAME:a#4.lpi#1(1)} -pin  "ACC3:mux#14" {S(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:a#4.lpi#1}
load net {ACC3:mux#14.itm(0)} -pin  "ACC3:mux#14" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:mux#14.itm}
load net {ACC3:mux#14.itm(1)} -pin  "ACC3:mux#14" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:mux#14.itm}
load net {ACC3:mux#14.itm(2)} -pin  "ACC3:mux#14" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:mux#14.itm}
load net {ACC3:mux#14.itm(3)} -pin  "ACC3:mux#14" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:mux#14.itm}
load net {ACC3:mux#14.itm(4)} -pin  "ACC3:mux#14" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:mux#14.itm}
load net {ACC3:mux#14.itm(5)} -pin  "ACC3:mux#14" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:mux#14.itm}
load net {ACC3:mux#14.itm(6)} -pin  "ACC3:mux#14" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:mux#14.itm}
load net {ACC3:mux#14.itm(7)} -pin  "ACC3:mux#14" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:mux#14.itm}
load net {ACC3:mux#14.itm(8)} -pin  "ACC3:mux#14" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:mux#14.itm}
load net {ACC3:mux#14.itm(9)} -pin  "ACC3:mux#14" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:mux#14.itm}
load net {ACC3:mux#14.itm(10)} -pin  "ACC3:mux#14" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:mux#14.itm}
load net {ACC3:mux#14.itm(11)} -pin  "ACC3:mux#14" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:mux#14.itm}
load net {ACC3:mux#14.itm(12)} -pin  "ACC3:mux#14" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:mux#14.itm}
load net {ACC3:mux#14.itm(13)} -pin  "ACC3:mux#14" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:mux#14.itm}
load net {ACC3:mux#14.itm(14)} -pin  "ACC3:mux#14" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:mux#14.itm}
load net {ACC3:mux#14.itm(15)} -pin  "ACC3:mux#14" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:mux#14.itm}
load inst "ACC3:acc#2" "add(16,-1,16,-1,16)" "INTERFACE" -attr xrf 9443 -attr oid 516 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#2} -attr area 17.189078 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(16,0,16,0,16)"
load net {redy.lpi#1.dfm#1(0)} -pin  "ACC3:acc#2" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.lpi#1.dfm#1}
load net {redy.lpi#1.dfm#1(1)} -pin  "ACC3:acc#2" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.lpi#1.dfm#1}
load net {redy.lpi#1.dfm#1(2)} -pin  "ACC3:acc#2" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.lpi#1.dfm#1}
load net {redy.lpi#1.dfm#1(3)} -pin  "ACC3:acc#2" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.lpi#1.dfm#1}
load net {redy.lpi#1.dfm#1(4)} -pin  "ACC3:acc#2" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.lpi#1.dfm#1}
load net {redy.lpi#1.dfm#1(5)} -pin  "ACC3:acc#2" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.lpi#1.dfm#1}
load net {redy.lpi#1.dfm#1(6)} -pin  "ACC3:acc#2" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.lpi#1.dfm#1}
load net {redy.lpi#1.dfm#1(7)} -pin  "ACC3:acc#2" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.lpi#1.dfm#1}
load net {redy.lpi#1.dfm#1(8)} -pin  "ACC3:acc#2" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.lpi#1.dfm#1}
load net {redy.lpi#1.dfm#1(9)} -pin  "ACC3:acc#2" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.lpi#1.dfm#1}
load net {redy.lpi#1.dfm#1(10)} -pin  "ACC3:acc#2" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.lpi#1.dfm#1}
load net {redy.lpi#1.dfm#1(11)} -pin  "ACC3:acc#2" {A(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.lpi#1.dfm#1}
load net {redy.lpi#1.dfm#1(12)} -pin  "ACC3:acc#2" {A(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.lpi#1.dfm#1}
load net {redy.lpi#1.dfm#1(13)} -pin  "ACC3:acc#2" {A(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.lpi#1.dfm#1}
load net {redy.lpi#1.dfm#1(14)} -pin  "ACC3:acc#2" {A(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.lpi#1.dfm#1}
load net {redy.lpi#1.dfm#1(15)} -pin  "ACC3:acc#2" {A(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.lpi#1.dfm#1}
load net {ACC3:mux#14.itm(0)} -pin  "ACC3:acc#2" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:mux#14.itm}
load net {ACC3:mux#14.itm(1)} -pin  "ACC3:acc#2" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:mux#14.itm}
load net {ACC3:mux#14.itm(2)} -pin  "ACC3:acc#2" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:mux#14.itm}
load net {ACC3:mux#14.itm(3)} -pin  "ACC3:acc#2" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:mux#14.itm}
load net {ACC3:mux#14.itm(4)} -pin  "ACC3:acc#2" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:mux#14.itm}
load net {ACC3:mux#14.itm(5)} -pin  "ACC3:acc#2" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:mux#14.itm}
load net {ACC3:mux#14.itm(6)} -pin  "ACC3:acc#2" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:mux#14.itm}
load net {ACC3:mux#14.itm(7)} -pin  "ACC3:acc#2" {B(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:mux#14.itm}
load net {ACC3:mux#14.itm(8)} -pin  "ACC3:acc#2" {B(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:mux#14.itm}
load net {ACC3:mux#14.itm(9)} -pin  "ACC3:acc#2" {B(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:mux#14.itm}
load net {ACC3:mux#14.itm(10)} -pin  "ACC3:acc#2" {B(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:mux#14.itm}
load net {ACC3:mux#14.itm(11)} -pin  "ACC3:acc#2" {B(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:mux#14.itm}
load net {ACC3:mux#14.itm(12)} -pin  "ACC3:acc#2" {B(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:mux#14.itm}
load net {ACC3:mux#14.itm(13)} -pin  "ACC3:acc#2" {B(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:mux#14.itm}
load net {ACC3:mux#14.itm(14)} -pin  "ACC3:acc#2" {B(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:mux#14.itm}
load net {ACC3:mux#14.itm(15)} -pin  "ACC3:acc#2" {B(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:mux#14.itm}
load net {redy.sva#2(0)} -pin  "ACC3:acc#2" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.sva#2}
load net {redy.sva#2(1)} -pin  "ACC3:acc#2" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.sva#2}
load net {redy.sva#2(2)} -pin  "ACC3:acc#2" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.sva#2}
load net {redy.sva#2(3)} -pin  "ACC3:acc#2" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.sva#2}
load net {redy.sva#2(4)} -pin  "ACC3:acc#2" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.sva#2}
load net {redy.sva#2(5)} -pin  "ACC3:acc#2" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.sva#2}
load net {redy.sva#2(6)} -pin  "ACC3:acc#2" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.sva#2}
load net {redy.sva#2(7)} -pin  "ACC3:acc#2" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.sva#2}
load net {redy.sva#2(8)} -pin  "ACC3:acc#2" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.sva#2}
load net {redy.sva#2(9)} -pin  "ACC3:acc#2" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.sva#2}
load net {redy.sva#2(10)} -pin  "ACC3:acc#2" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.sva#2}
load net {redy.sva#2(11)} -pin  "ACC3:acc#2" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.sva#2}
load net {redy.sva#2(12)} -pin  "ACC3:acc#2" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.sva#2}
load net {redy.sva#2(13)} -pin  "ACC3:acc#2" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.sva#2}
load net {redy.sva#2(14)} -pin  "ACC3:acc#2" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.sva#2}
load net {redy.sva#2(15)} -pin  "ACC3:acc#2" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.sva#2}
load inst "ACC3:mux#17" "mux(4,16)" "INTERFACE" -attr xrf 9444 -attr oid 517 -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC3:mux#17} -attr area 35.614128 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(16,2,4)"
load net {DC} -pin  "ACC3:mux#17" {A0(0)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC3:mux#17" {A0(1)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC3:mux#17" {A0(2)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC3:mux#17" {A0(3)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC3:mux#17" {A0(4)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC3:mux#17" {A0(5)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC3:mux#17" {A0(6)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC3:mux#17" {A0(7)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC3:mux#17" {A0(8)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC3:mux#17" {A0(9)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC3:mux#17" {A0(10)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC3:mux#17" {A0(11)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC3:mux#17" {A0(12)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC3:mux#17" {A0(13)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC3:mux#17" {A0(14)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC3:mux#17" {A0(15)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {green_x(2).lpi#1.dfm#1(0)} -pin  "ACC3:mux#17" {A1(0)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/green_x(2).lpi#1.dfm#1}
load net {green_x(2).lpi#1.dfm#1(1)} -pin  "ACC3:mux#17" {A1(1)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/green_x(2).lpi#1.dfm#1}
load net {green_x(2).lpi#1.dfm#1(2)} -pin  "ACC3:mux#17" {A1(2)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/green_x(2).lpi#1.dfm#1}
load net {green_x(2).lpi#1.dfm#1(3)} -pin  "ACC3:mux#17" {A1(3)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/green_x(2).lpi#1.dfm#1}
load net {green_x(2).lpi#1.dfm#1(4)} -pin  "ACC3:mux#17" {A1(4)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/green_x(2).lpi#1.dfm#1}
load net {green_x(2).lpi#1.dfm#1(5)} -pin  "ACC3:mux#17" {A1(5)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/green_x(2).lpi#1.dfm#1}
load net {green_x(2).lpi#1.dfm#1(6)} -pin  "ACC3:mux#17" {A1(6)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/green_x(2).lpi#1.dfm#1}
load net {green_x(2).lpi#1.dfm#1(7)} -pin  "ACC3:mux#17" {A1(7)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/green_x(2).lpi#1.dfm#1}
load net {green_x(2).lpi#1.dfm#1(8)} -pin  "ACC3:mux#17" {A1(8)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/green_x(2).lpi#1.dfm#1}
load net {green_x(2).lpi#1.dfm#1(9)} -pin  "ACC3:mux#17" {A1(9)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/green_x(2).lpi#1.dfm#1}
load net {green_x(2).lpi#1.dfm#1(10)} -pin  "ACC3:mux#17" {A1(10)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/green_x(2).lpi#1.dfm#1}
load net {green_x(2).lpi#1.dfm#1(11)} -pin  "ACC3:mux#17" {A1(11)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/green_x(2).lpi#1.dfm#1}
load net {green_x(2).lpi#1.dfm#1(12)} -pin  "ACC3:mux#17" {A1(12)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/green_x(2).lpi#1.dfm#1}
load net {green_x(2).lpi#1.dfm#1(13)} -pin  "ACC3:mux#17" {A1(13)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/green_x(2).lpi#1.dfm#1}
load net {green_x(2).lpi#1.dfm#1(14)} -pin  "ACC3:mux#17" {A1(14)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/green_x(2).lpi#1.dfm#1}
load net {green_x(2).lpi#1.dfm#1(15)} -pin  "ACC3:mux#17" {A1(15)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/green_x(2).lpi#1.dfm#1}
load net {green_x(1).lpi#1.dfm#1(0)} -pin  "ACC3:mux#17" {A2(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(1).lpi#1.dfm#1}
load net {green_x(1).lpi#1.dfm#1(1)} -pin  "ACC3:mux#17" {A2(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(1).lpi#1.dfm#1}
load net {green_x(1).lpi#1.dfm#1(2)} -pin  "ACC3:mux#17" {A2(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(1).lpi#1.dfm#1}
load net {green_x(1).lpi#1.dfm#1(3)} -pin  "ACC3:mux#17" {A2(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(1).lpi#1.dfm#1}
load net {green_x(1).lpi#1.dfm#1(4)} -pin  "ACC3:mux#17" {A2(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(1).lpi#1.dfm#1}
load net {green_x(1).lpi#1.dfm#1(5)} -pin  "ACC3:mux#17" {A2(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(1).lpi#1.dfm#1}
load net {green_x(1).lpi#1.dfm#1(6)} -pin  "ACC3:mux#17" {A2(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(1).lpi#1.dfm#1}
load net {green_x(1).lpi#1.dfm#1(7)} -pin  "ACC3:mux#17" {A2(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(1).lpi#1.dfm#1}
load net {green_x(1).lpi#1.dfm#1(8)} -pin  "ACC3:mux#17" {A2(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(1).lpi#1.dfm#1}
load net {green_x(1).lpi#1.dfm#1(9)} -pin  "ACC3:mux#17" {A2(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(1).lpi#1.dfm#1}
load net {green_x(1).lpi#1.dfm#1(10)} -pin  "ACC3:mux#17" {A2(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(1).lpi#1.dfm#1}
load net {green_x(1).lpi#1.dfm#1(11)} -pin  "ACC3:mux#17" {A2(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(1).lpi#1.dfm#1}
load net {green_x(1).lpi#1.dfm#1(12)} -pin  "ACC3:mux#17" {A2(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(1).lpi#1.dfm#1}
load net {green_x(1).lpi#1.dfm#1(13)} -pin  "ACC3:mux#17" {A2(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(1).lpi#1.dfm#1}
load net {green_x(1).lpi#1.dfm#1(14)} -pin  "ACC3:mux#17" {A2(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(1).lpi#1.dfm#1}
load net {green_x(1).lpi#1.dfm#1(15)} -pin  "ACC3:mux#17" {A2(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(1).lpi#1.dfm#1}
load net {green_x(0).lpi#1.dfm#1(0)} -pin  "ACC3:mux#17" {A3(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(0).lpi#1.dfm#1}
load net {green_x(0).lpi#1.dfm#1(1)} -pin  "ACC3:mux#17" {A3(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(0).lpi#1.dfm#1}
load net {green_x(0).lpi#1.dfm#1(2)} -pin  "ACC3:mux#17" {A3(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(0).lpi#1.dfm#1}
load net {green_x(0).lpi#1.dfm#1(3)} -pin  "ACC3:mux#17" {A3(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(0).lpi#1.dfm#1}
load net {green_x(0).lpi#1.dfm#1(4)} -pin  "ACC3:mux#17" {A3(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(0).lpi#1.dfm#1}
load net {green_x(0).lpi#1.dfm#1(5)} -pin  "ACC3:mux#17" {A3(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(0).lpi#1.dfm#1}
load net {green_x(0).lpi#1.dfm#1(6)} -pin  "ACC3:mux#17" {A3(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(0).lpi#1.dfm#1}
load net {green_x(0).lpi#1.dfm#1(7)} -pin  "ACC3:mux#17" {A3(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(0).lpi#1.dfm#1}
load net {green_x(0).lpi#1.dfm#1(8)} -pin  "ACC3:mux#17" {A3(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(0).lpi#1.dfm#1}
load net {green_x(0).lpi#1.dfm#1(9)} -pin  "ACC3:mux#17" {A3(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(0).lpi#1.dfm#1}
load net {green_x(0).lpi#1.dfm#1(10)} -pin  "ACC3:mux#17" {A3(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(0).lpi#1.dfm#1}
load net {green_x(0).lpi#1.dfm#1(11)} -pin  "ACC3:mux#17" {A3(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(0).lpi#1.dfm#1}
load net {green_x(0).lpi#1.dfm#1(12)} -pin  "ACC3:mux#17" {A3(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(0).lpi#1.dfm#1}
load net {green_x(0).lpi#1.dfm#1(13)} -pin  "ACC3:mux#17" {A3(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(0).lpi#1.dfm#1}
load net {green_x(0).lpi#1.dfm#1(14)} -pin  "ACC3:mux#17" {A3(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(0).lpi#1.dfm#1}
load net {green_x(0).lpi#1.dfm#1(15)} -pin  "ACC3:mux#17" {A3(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(0).lpi#1.dfm#1}
load net {FRAME:a#4.lpi#1(0)} -pin  "ACC3:mux#17" {S(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:a#4.lpi#1}
load net {FRAME:a#4.lpi#1(1)} -pin  "ACC3:mux#17" {S(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:a#4.lpi#1}
load net {ACC3:mux#17.itm(0)} -pin  "ACC3:mux#17" {Z(0)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC3:mux#17.itm}
load net {ACC3:mux#17.itm(1)} -pin  "ACC3:mux#17" {Z(1)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC3:mux#17.itm}
load net {ACC3:mux#17.itm(2)} -pin  "ACC3:mux#17" {Z(2)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC3:mux#17.itm}
load net {ACC3:mux#17.itm(3)} -pin  "ACC3:mux#17" {Z(3)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC3:mux#17.itm}
load net {ACC3:mux#17.itm(4)} -pin  "ACC3:mux#17" {Z(4)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC3:mux#17.itm}
load net {ACC3:mux#17.itm(5)} -pin  "ACC3:mux#17" {Z(5)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC3:mux#17.itm}
load net {ACC3:mux#17.itm(6)} -pin  "ACC3:mux#17" {Z(6)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC3:mux#17.itm}
load net {ACC3:mux#17.itm(7)} -pin  "ACC3:mux#17" {Z(7)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC3:mux#17.itm}
load net {ACC3:mux#17.itm(8)} -pin  "ACC3:mux#17" {Z(8)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC3:mux#17.itm}
load net {ACC3:mux#17.itm(9)} -pin  "ACC3:mux#17" {Z(9)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC3:mux#17.itm}
load net {ACC3:mux#17.itm(10)} -pin  "ACC3:mux#17" {Z(10)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC3:mux#17.itm}
load net {ACC3:mux#17.itm(11)} -pin  "ACC3:mux#17" {Z(11)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC3:mux#17.itm}
load net {ACC3:mux#17.itm(12)} -pin  "ACC3:mux#17" {Z(12)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC3:mux#17.itm}
load net {ACC3:mux#17.itm(13)} -pin  "ACC3:mux#17" {Z(13)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC3:mux#17.itm}
load net {ACC3:mux#17.itm(14)} -pin  "ACC3:mux#17" {Z(14)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC3:mux#17.itm}
load net {ACC3:mux#17.itm(15)} -pin  "ACC3:mux#17" {Z(15)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC3:mux#17.itm}
load inst "ACC3:acc#5" "add(16,-1,16,-1,16)" "INTERFACE" -attr xrf 9445 -attr oid 518 -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC3:acc#5} -attr area 17.189078 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(16,0,16,0,16)"
load net {greenx.lpi#1.dfm#1(0)} -pin  "ACC3:acc#5" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.lpi#1.dfm#1}
load net {greenx.lpi#1.dfm#1(1)} -pin  "ACC3:acc#5" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.lpi#1.dfm#1}
load net {greenx.lpi#1.dfm#1(2)} -pin  "ACC3:acc#5" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.lpi#1.dfm#1}
load net {greenx.lpi#1.dfm#1(3)} -pin  "ACC3:acc#5" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.lpi#1.dfm#1}
load net {greenx.lpi#1.dfm#1(4)} -pin  "ACC3:acc#5" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.lpi#1.dfm#1}
load net {greenx.lpi#1.dfm#1(5)} -pin  "ACC3:acc#5" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.lpi#1.dfm#1}
load net {greenx.lpi#1.dfm#1(6)} -pin  "ACC3:acc#5" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.lpi#1.dfm#1}
load net {greenx.lpi#1.dfm#1(7)} -pin  "ACC3:acc#5" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.lpi#1.dfm#1}
load net {greenx.lpi#1.dfm#1(8)} -pin  "ACC3:acc#5" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.lpi#1.dfm#1}
load net {greenx.lpi#1.dfm#1(9)} -pin  "ACC3:acc#5" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.lpi#1.dfm#1}
load net {greenx.lpi#1.dfm#1(10)} -pin  "ACC3:acc#5" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.lpi#1.dfm#1}
load net {greenx.lpi#1.dfm#1(11)} -pin  "ACC3:acc#5" {A(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.lpi#1.dfm#1}
load net {greenx.lpi#1.dfm#1(12)} -pin  "ACC3:acc#5" {A(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.lpi#1.dfm#1}
load net {greenx.lpi#1.dfm#1(13)} -pin  "ACC3:acc#5" {A(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.lpi#1.dfm#1}
load net {greenx.lpi#1.dfm#1(14)} -pin  "ACC3:acc#5" {A(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.lpi#1.dfm#1}
load net {greenx.lpi#1.dfm#1(15)} -pin  "ACC3:acc#5" {A(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.lpi#1.dfm#1}
load net {ACC3:mux#17.itm(0)} -pin  "ACC3:acc#5" {B(0)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC3:mux#17.itm}
load net {ACC3:mux#17.itm(1)} -pin  "ACC3:acc#5" {B(1)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC3:mux#17.itm}
load net {ACC3:mux#17.itm(2)} -pin  "ACC3:acc#5" {B(2)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC3:mux#17.itm}
load net {ACC3:mux#17.itm(3)} -pin  "ACC3:acc#5" {B(3)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC3:mux#17.itm}
load net {ACC3:mux#17.itm(4)} -pin  "ACC3:acc#5" {B(4)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC3:mux#17.itm}
load net {ACC3:mux#17.itm(5)} -pin  "ACC3:acc#5" {B(5)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC3:mux#17.itm}
load net {ACC3:mux#17.itm(6)} -pin  "ACC3:acc#5" {B(6)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC3:mux#17.itm}
load net {ACC3:mux#17.itm(7)} -pin  "ACC3:acc#5" {B(7)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC3:mux#17.itm}
load net {ACC3:mux#17.itm(8)} -pin  "ACC3:acc#5" {B(8)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC3:mux#17.itm}
load net {ACC3:mux#17.itm(9)} -pin  "ACC3:acc#5" {B(9)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC3:mux#17.itm}
load net {ACC3:mux#17.itm(10)} -pin  "ACC3:acc#5" {B(10)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC3:mux#17.itm}
load net {ACC3:mux#17.itm(11)} -pin  "ACC3:acc#5" {B(11)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC3:mux#17.itm}
load net {ACC3:mux#17.itm(12)} -pin  "ACC3:acc#5" {B(12)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC3:mux#17.itm}
load net {ACC3:mux#17.itm(13)} -pin  "ACC3:acc#5" {B(13)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC3:mux#17.itm}
load net {ACC3:mux#17.itm(14)} -pin  "ACC3:acc#5" {B(14)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC3:mux#17.itm}
load net {ACC3:mux#17.itm(15)} -pin  "ACC3:acc#5" {B(15)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC3:mux#17.itm}
load net {greenx.sva#2(0)} -pin  "ACC3:acc#5" {Z(0)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/greenx.sva#2}
load net {greenx.sva#2(1)} -pin  "ACC3:acc#5" {Z(1)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/greenx.sva#2}
load net {greenx.sva#2(2)} -pin  "ACC3:acc#5" {Z(2)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/greenx.sva#2}
load net {greenx.sva#2(3)} -pin  "ACC3:acc#5" {Z(3)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/greenx.sva#2}
load net {greenx.sva#2(4)} -pin  "ACC3:acc#5" {Z(4)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/greenx.sva#2}
load net {greenx.sva#2(5)} -pin  "ACC3:acc#5" {Z(5)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/greenx.sva#2}
load net {greenx.sva#2(6)} -pin  "ACC3:acc#5" {Z(6)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/greenx.sva#2}
load net {greenx.sva#2(7)} -pin  "ACC3:acc#5" {Z(7)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/greenx.sva#2}
load net {greenx.sva#2(8)} -pin  "ACC3:acc#5" {Z(8)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/greenx.sva#2}
load net {greenx.sva#2(9)} -pin  "ACC3:acc#5" {Z(9)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/greenx.sva#2}
load net {greenx.sva#2(10)} -pin  "ACC3:acc#5" {Z(10)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/greenx.sva#2}
load net {greenx.sva#2(11)} -pin  "ACC3:acc#5" {Z(11)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/greenx.sva#2}
load net {greenx.sva#2(12)} -pin  "ACC3:acc#5" {Z(12)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/greenx.sva#2}
load net {greenx.sva#2(13)} -pin  "ACC3:acc#5" {Z(13)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/greenx.sva#2}
load net {greenx.sva#2(14)} -pin  "ACC3:acc#5" {Z(14)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/greenx.sva#2}
load net {greenx.sva#2(15)} -pin  "ACC3:acc#5" {Z(15)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/greenx.sva#2}
load inst "ACC3:mux#18" "mux(4,16)" "INTERFACE" -attr xrf 9446 -attr oid 519 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:mux#18} -attr area 35.614128 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(16,2,4)"
load net {DC} -pin  "ACC3:mux#18" {A0(0)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC3:mux#18" {A0(1)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC3:mux#18" {A0(2)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC3:mux#18" {A0(3)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC3:mux#18" {A0(4)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC3:mux#18" {A0(5)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC3:mux#18" {A0(6)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC3:mux#18" {A0(7)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC3:mux#18" {A0(8)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC3:mux#18" {A0(9)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC3:mux#18" {A0(10)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC3:mux#18" {A0(11)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC3:mux#18" {A0(12)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC3:mux#18" {A0(13)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC3:mux#18" {A0(14)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC3:mux#18" {A0(15)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {green_y(2).lpi#1.dfm#1(0)} -pin  "ACC3:mux#18" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(2).lpi#1.dfm#1}
load net {green_y(2).lpi#1.dfm#1(1)} -pin  "ACC3:mux#18" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(2).lpi#1.dfm#1}
load net {green_y(2).lpi#1.dfm#1(2)} -pin  "ACC3:mux#18" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(2).lpi#1.dfm#1}
load net {green_y(2).lpi#1.dfm#1(3)} -pin  "ACC3:mux#18" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(2).lpi#1.dfm#1}
load net {green_y(2).lpi#1.dfm#1(4)} -pin  "ACC3:mux#18" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(2).lpi#1.dfm#1}
load net {green_y(2).lpi#1.dfm#1(5)} -pin  "ACC3:mux#18" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(2).lpi#1.dfm#1}
load net {green_y(2).lpi#1.dfm#1(6)} -pin  "ACC3:mux#18" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(2).lpi#1.dfm#1}
load net {green_y(2).lpi#1.dfm#1(7)} -pin  "ACC3:mux#18" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(2).lpi#1.dfm#1}
load net {green_y(2).lpi#1.dfm#1(8)} -pin  "ACC3:mux#18" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(2).lpi#1.dfm#1}
load net {green_y(2).lpi#1.dfm#1(9)} -pin  "ACC3:mux#18" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(2).lpi#1.dfm#1}
load net {green_y(2).lpi#1.dfm#1(10)} -pin  "ACC3:mux#18" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(2).lpi#1.dfm#1}
load net {green_y(2).lpi#1.dfm#1(11)} -pin  "ACC3:mux#18" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(2).lpi#1.dfm#1}
load net {green_y(2).lpi#1.dfm#1(12)} -pin  "ACC3:mux#18" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(2).lpi#1.dfm#1}
load net {green_y(2).lpi#1.dfm#1(13)} -pin  "ACC3:mux#18" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(2).lpi#1.dfm#1}
load net {green_y(2).lpi#1.dfm#1(14)} -pin  "ACC3:mux#18" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(2).lpi#1.dfm#1}
load net {green_y(2).lpi#1.dfm#1(15)} -pin  "ACC3:mux#18" {A1(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(2).lpi#1.dfm#1}
load net {green_y(1).lpi#1.dfm#1(0)} -pin  "ACC3:mux#18" {A2(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(1).lpi#1.dfm#1}
load net {green_y(1).lpi#1.dfm#1(1)} -pin  "ACC3:mux#18" {A2(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(1).lpi#1.dfm#1}
load net {green_y(1).lpi#1.dfm#1(2)} -pin  "ACC3:mux#18" {A2(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(1).lpi#1.dfm#1}
load net {green_y(1).lpi#1.dfm#1(3)} -pin  "ACC3:mux#18" {A2(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(1).lpi#1.dfm#1}
load net {green_y(1).lpi#1.dfm#1(4)} -pin  "ACC3:mux#18" {A2(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(1).lpi#1.dfm#1}
load net {green_y(1).lpi#1.dfm#1(5)} -pin  "ACC3:mux#18" {A2(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(1).lpi#1.dfm#1}
load net {green_y(1).lpi#1.dfm#1(6)} -pin  "ACC3:mux#18" {A2(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(1).lpi#1.dfm#1}
load net {green_y(1).lpi#1.dfm#1(7)} -pin  "ACC3:mux#18" {A2(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(1).lpi#1.dfm#1}
load net {green_y(1).lpi#1.dfm#1(8)} -pin  "ACC3:mux#18" {A2(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(1).lpi#1.dfm#1}
load net {green_y(1).lpi#1.dfm#1(9)} -pin  "ACC3:mux#18" {A2(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(1).lpi#1.dfm#1}
load net {green_y(1).lpi#1.dfm#1(10)} -pin  "ACC3:mux#18" {A2(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(1).lpi#1.dfm#1}
load net {green_y(1).lpi#1.dfm#1(11)} -pin  "ACC3:mux#18" {A2(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(1).lpi#1.dfm#1}
load net {green_y(1).lpi#1.dfm#1(12)} -pin  "ACC3:mux#18" {A2(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(1).lpi#1.dfm#1}
load net {green_y(1).lpi#1.dfm#1(13)} -pin  "ACC3:mux#18" {A2(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(1).lpi#1.dfm#1}
load net {green_y(1).lpi#1.dfm#1(14)} -pin  "ACC3:mux#18" {A2(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(1).lpi#1.dfm#1}
load net {green_y(1).lpi#1.dfm#1(15)} -pin  "ACC3:mux#18" {A2(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(1).lpi#1.dfm#1}
load net {green_y(0).lpi#1.dfm#1(0)} -pin  "ACC3:mux#18" {A3(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(0).lpi#1.dfm#1}
load net {green_y(0).lpi#1.dfm#1(1)} -pin  "ACC3:mux#18" {A3(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(0).lpi#1.dfm#1}
load net {green_y(0).lpi#1.dfm#1(2)} -pin  "ACC3:mux#18" {A3(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(0).lpi#1.dfm#1}
load net {green_y(0).lpi#1.dfm#1(3)} -pin  "ACC3:mux#18" {A3(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(0).lpi#1.dfm#1}
load net {green_y(0).lpi#1.dfm#1(4)} -pin  "ACC3:mux#18" {A3(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(0).lpi#1.dfm#1}
load net {green_y(0).lpi#1.dfm#1(5)} -pin  "ACC3:mux#18" {A3(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(0).lpi#1.dfm#1}
load net {green_y(0).lpi#1.dfm#1(6)} -pin  "ACC3:mux#18" {A3(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(0).lpi#1.dfm#1}
load net {green_y(0).lpi#1.dfm#1(7)} -pin  "ACC3:mux#18" {A3(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(0).lpi#1.dfm#1}
load net {green_y(0).lpi#1.dfm#1(8)} -pin  "ACC3:mux#18" {A3(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(0).lpi#1.dfm#1}
load net {green_y(0).lpi#1.dfm#1(9)} -pin  "ACC3:mux#18" {A3(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(0).lpi#1.dfm#1}
load net {green_y(0).lpi#1.dfm#1(10)} -pin  "ACC3:mux#18" {A3(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(0).lpi#1.dfm#1}
load net {green_y(0).lpi#1.dfm#1(11)} -pin  "ACC3:mux#18" {A3(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(0).lpi#1.dfm#1}
load net {green_y(0).lpi#1.dfm#1(12)} -pin  "ACC3:mux#18" {A3(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(0).lpi#1.dfm#1}
load net {green_y(0).lpi#1.dfm#1(13)} -pin  "ACC3:mux#18" {A3(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(0).lpi#1.dfm#1}
load net {green_y(0).lpi#1.dfm#1(14)} -pin  "ACC3:mux#18" {A3(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(0).lpi#1.dfm#1}
load net {green_y(0).lpi#1.dfm#1(15)} -pin  "ACC3:mux#18" {A3(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(0).lpi#1.dfm#1}
load net {FRAME:a#4.lpi#1(0)} -pin  "ACC3:mux#18" {S(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:a#4.lpi#1}
load net {FRAME:a#4.lpi#1(1)} -pin  "ACC3:mux#18" {S(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:a#4.lpi#1}
load net {ACC3:mux#18.itm(0)} -pin  "ACC3:mux#18" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:mux#18.itm}
load net {ACC3:mux#18.itm(1)} -pin  "ACC3:mux#18" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:mux#18.itm}
load net {ACC3:mux#18.itm(2)} -pin  "ACC3:mux#18" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:mux#18.itm}
load net {ACC3:mux#18.itm(3)} -pin  "ACC3:mux#18" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:mux#18.itm}
load net {ACC3:mux#18.itm(4)} -pin  "ACC3:mux#18" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:mux#18.itm}
load net {ACC3:mux#18.itm(5)} -pin  "ACC3:mux#18" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:mux#18.itm}
load net {ACC3:mux#18.itm(6)} -pin  "ACC3:mux#18" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:mux#18.itm}
load net {ACC3:mux#18.itm(7)} -pin  "ACC3:mux#18" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:mux#18.itm}
load net {ACC3:mux#18.itm(8)} -pin  "ACC3:mux#18" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:mux#18.itm}
load net {ACC3:mux#18.itm(9)} -pin  "ACC3:mux#18" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:mux#18.itm}
load net {ACC3:mux#18.itm(10)} -pin  "ACC3:mux#18" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:mux#18.itm}
load net {ACC3:mux#18.itm(11)} -pin  "ACC3:mux#18" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:mux#18.itm}
load net {ACC3:mux#18.itm(12)} -pin  "ACC3:mux#18" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:mux#18.itm}
load net {ACC3:mux#18.itm(13)} -pin  "ACC3:mux#18" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:mux#18.itm}
load net {ACC3:mux#18.itm(14)} -pin  "ACC3:mux#18" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:mux#18.itm}
load net {ACC3:mux#18.itm(15)} -pin  "ACC3:mux#18" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:mux#18.itm}
load inst "ACC3:acc#6" "add(16,-1,16,-1,16)" "INTERFACE" -attr xrf 9447 -attr oid 520 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#6} -attr area 17.189078 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(16,0,16,0,16)"
load net {greeny.lpi#1.dfm#1(0)} -pin  "ACC3:acc#6" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.lpi#1.dfm#1}
load net {greeny.lpi#1.dfm#1(1)} -pin  "ACC3:acc#6" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.lpi#1.dfm#1}
load net {greeny.lpi#1.dfm#1(2)} -pin  "ACC3:acc#6" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.lpi#1.dfm#1}
load net {greeny.lpi#1.dfm#1(3)} -pin  "ACC3:acc#6" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.lpi#1.dfm#1}
load net {greeny.lpi#1.dfm#1(4)} -pin  "ACC3:acc#6" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.lpi#1.dfm#1}
load net {greeny.lpi#1.dfm#1(5)} -pin  "ACC3:acc#6" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.lpi#1.dfm#1}
load net {greeny.lpi#1.dfm#1(6)} -pin  "ACC3:acc#6" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.lpi#1.dfm#1}
load net {greeny.lpi#1.dfm#1(7)} -pin  "ACC3:acc#6" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.lpi#1.dfm#1}
load net {greeny.lpi#1.dfm#1(8)} -pin  "ACC3:acc#6" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.lpi#1.dfm#1}
load net {greeny.lpi#1.dfm#1(9)} -pin  "ACC3:acc#6" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.lpi#1.dfm#1}
load net {greeny.lpi#1.dfm#1(10)} -pin  "ACC3:acc#6" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.lpi#1.dfm#1}
load net {greeny.lpi#1.dfm#1(11)} -pin  "ACC3:acc#6" {A(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.lpi#1.dfm#1}
load net {greeny.lpi#1.dfm#1(12)} -pin  "ACC3:acc#6" {A(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.lpi#1.dfm#1}
load net {greeny.lpi#1.dfm#1(13)} -pin  "ACC3:acc#6" {A(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.lpi#1.dfm#1}
load net {greeny.lpi#1.dfm#1(14)} -pin  "ACC3:acc#6" {A(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.lpi#1.dfm#1}
load net {greeny.lpi#1.dfm#1(15)} -pin  "ACC3:acc#6" {A(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.lpi#1.dfm#1}
load net {ACC3:mux#18.itm(0)} -pin  "ACC3:acc#6" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:mux#18.itm}
load net {ACC3:mux#18.itm(1)} -pin  "ACC3:acc#6" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:mux#18.itm}
load net {ACC3:mux#18.itm(2)} -pin  "ACC3:acc#6" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:mux#18.itm}
load net {ACC3:mux#18.itm(3)} -pin  "ACC3:acc#6" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:mux#18.itm}
load net {ACC3:mux#18.itm(4)} -pin  "ACC3:acc#6" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:mux#18.itm}
load net {ACC3:mux#18.itm(5)} -pin  "ACC3:acc#6" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:mux#18.itm}
load net {ACC3:mux#18.itm(6)} -pin  "ACC3:acc#6" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:mux#18.itm}
load net {ACC3:mux#18.itm(7)} -pin  "ACC3:acc#6" {B(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:mux#18.itm}
load net {ACC3:mux#18.itm(8)} -pin  "ACC3:acc#6" {B(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:mux#18.itm}
load net {ACC3:mux#18.itm(9)} -pin  "ACC3:acc#6" {B(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:mux#18.itm}
load net {ACC3:mux#18.itm(10)} -pin  "ACC3:acc#6" {B(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:mux#18.itm}
load net {ACC3:mux#18.itm(11)} -pin  "ACC3:acc#6" {B(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:mux#18.itm}
load net {ACC3:mux#18.itm(12)} -pin  "ACC3:acc#6" {B(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:mux#18.itm}
load net {ACC3:mux#18.itm(13)} -pin  "ACC3:acc#6" {B(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:mux#18.itm}
load net {ACC3:mux#18.itm(14)} -pin  "ACC3:acc#6" {B(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:mux#18.itm}
load net {ACC3:mux#18.itm(15)} -pin  "ACC3:acc#6" {B(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:mux#18.itm}
load net {greeny.sva#2(0)} -pin  "ACC3:acc#6" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.sva#2}
load net {greeny.sva#2(1)} -pin  "ACC3:acc#6" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.sva#2}
load net {greeny.sva#2(2)} -pin  "ACC3:acc#6" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.sva#2}
load net {greeny.sva#2(3)} -pin  "ACC3:acc#6" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.sva#2}
load net {greeny.sva#2(4)} -pin  "ACC3:acc#6" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.sva#2}
load net {greeny.sva#2(5)} -pin  "ACC3:acc#6" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.sva#2}
load net {greeny.sva#2(6)} -pin  "ACC3:acc#6" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.sva#2}
load net {greeny.sva#2(7)} -pin  "ACC3:acc#6" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.sva#2}
load net {greeny.sva#2(8)} -pin  "ACC3:acc#6" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.sva#2}
load net {greeny.sva#2(9)} -pin  "ACC3:acc#6" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.sva#2}
load net {greeny.sva#2(10)} -pin  "ACC3:acc#6" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.sva#2}
load net {greeny.sva#2(11)} -pin  "ACC3:acc#6" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.sva#2}
load net {greeny.sva#2(12)} -pin  "ACC3:acc#6" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.sva#2}
load net {greeny.sva#2(13)} -pin  "ACC3:acc#6" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.sva#2}
load net {greeny.sva#2(14)} -pin  "ACC3:acc#6" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.sva#2}
load net {greeny.sva#2(15)} -pin  "ACC3:acc#6" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.sva#2}
load inst "ACC3:mux#15" "mux(4,16)" "INTERFACE" -attr xrf 9448 -attr oid 521 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:mux#15} -attr area 35.614128 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(16,2,4)"
load net {DC} -pin  "ACC3:mux#15" {A0(0)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC3:mux#15" {A0(1)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC3:mux#15" {A0(2)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC3:mux#15" {A0(3)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC3:mux#15" {A0(4)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC3:mux#15" {A0(5)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC3:mux#15" {A0(6)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC3:mux#15" {A0(7)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC3:mux#15" {A0(8)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC3:mux#15" {A0(9)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC3:mux#15" {A0(10)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC3:mux#15" {A0(11)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC3:mux#15" {A0(12)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC3:mux#15" {A0(13)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC3:mux#15" {A0(14)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC3:mux#15" {A0(15)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {blue_x(2).lpi#1.dfm#1(0)} -pin  "ACC3:mux#15" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(2).lpi#1.dfm#1}
load net {blue_x(2).lpi#1.dfm#1(1)} -pin  "ACC3:mux#15" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(2).lpi#1.dfm#1}
load net {blue_x(2).lpi#1.dfm#1(2)} -pin  "ACC3:mux#15" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(2).lpi#1.dfm#1}
load net {blue_x(2).lpi#1.dfm#1(3)} -pin  "ACC3:mux#15" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(2).lpi#1.dfm#1}
load net {blue_x(2).lpi#1.dfm#1(4)} -pin  "ACC3:mux#15" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(2).lpi#1.dfm#1}
load net {blue_x(2).lpi#1.dfm#1(5)} -pin  "ACC3:mux#15" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(2).lpi#1.dfm#1}
load net {blue_x(2).lpi#1.dfm#1(6)} -pin  "ACC3:mux#15" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(2).lpi#1.dfm#1}
load net {blue_x(2).lpi#1.dfm#1(7)} -pin  "ACC3:mux#15" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(2).lpi#1.dfm#1}
load net {blue_x(2).lpi#1.dfm#1(8)} -pin  "ACC3:mux#15" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(2).lpi#1.dfm#1}
load net {blue_x(2).lpi#1.dfm#1(9)} -pin  "ACC3:mux#15" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(2).lpi#1.dfm#1}
load net {blue_x(2).lpi#1.dfm#1(10)} -pin  "ACC3:mux#15" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(2).lpi#1.dfm#1}
load net {blue_x(2).lpi#1.dfm#1(11)} -pin  "ACC3:mux#15" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(2).lpi#1.dfm#1}
load net {blue_x(2).lpi#1.dfm#1(12)} -pin  "ACC3:mux#15" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(2).lpi#1.dfm#1}
load net {blue_x(2).lpi#1.dfm#1(13)} -pin  "ACC3:mux#15" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(2).lpi#1.dfm#1}
load net {blue_x(2).lpi#1.dfm#1(14)} -pin  "ACC3:mux#15" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(2).lpi#1.dfm#1}
load net {blue_x(2).lpi#1.dfm#1(15)} -pin  "ACC3:mux#15" {A1(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(2).lpi#1.dfm#1}
load net {blue_x(1).lpi#1.dfm#1(0)} -pin  "ACC3:mux#15" {A2(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(1).lpi#1.dfm#1}
load net {blue_x(1).lpi#1.dfm#1(1)} -pin  "ACC3:mux#15" {A2(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(1).lpi#1.dfm#1}
load net {blue_x(1).lpi#1.dfm#1(2)} -pin  "ACC3:mux#15" {A2(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(1).lpi#1.dfm#1}
load net {blue_x(1).lpi#1.dfm#1(3)} -pin  "ACC3:mux#15" {A2(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(1).lpi#1.dfm#1}
load net {blue_x(1).lpi#1.dfm#1(4)} -pin  "ACC3:mux#15" {A2(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(1).lpi#1.dfm#1}
load net {blue_x(1).lpi#1.dfm#1(5)} -pin  "ACC3:mux#15" {A2(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(1).lpi#1.dfm#1}
load net {blue_x(1).lpi#1.dfm#1(6)} -pin  "ACC3:mux#15" {A2(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(1).lpi#1.dfm#1}
load net {blue_x(1).lpi#1.dfm#1(7)} -pin  "ACC3:mux#15" {A2(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(1).lpi#1.dfm#1}
load net {blue_x(1).lpi#1.dfm#1(8)} -pin  "ACC3:mux#15" {A2(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(1).lpi#1.dfm#1}
load net {blue_x(1).lpi#1.dfm#1(9)} -pin  "ACC3:mux#15" {A2(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(1).lpi#1.dfm#1}
load net {blue_x(1).lpi#1.dfm#1(10)} -pin  "ACC3:mux#15" {A2(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(1).lpi#1.dfm#1}
load net {blue_x(1).lpi#1.dfm#1(11)} -pin  "ACC3:mux#15" {A2(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(1).lpi#1.dfm#1}
load net {blue_x(1).lpi#1.dfm#1(12)} -pin  "ACC3:mux#15" {A2(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(1).lpi#1.dfm#1}
load net {blue_x(1).lpi#1.dfm#1(13)} -pin  "ACC3:mux#15" {A2(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(1).lpi#1.dfm#1}
load net {blue_x(1).lpi#1.dfm#1(14)} -pin  "ACC3:mux#15" {A2(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(1).lpi#1.dfm#1}
load net {blue_x(1).lpi#1.dfm#1(15)} -pin  "ACC3:mux#15" {A2(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(1).lpi#1.dfm#1}
load net {blue_x(0).lpi#1.dfm#1(0)} -pin  "ACC3:mux#15" {A3(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(0).lpi#1.dfm#1}
load net {blue_x(0).lpi#1.dfm#1(1)} -pin  "ACC3:mux#15" {A3(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(0).lpi#1.dfm#1}
load net {blue_x(0).lpi#1.dfm#1(2)} -pin  "ACC3:mux#15" {A3(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(0).lpi#1.dfm#1}
load net {blue_x(0).lpi#1.dfm#1(3)} -pin  "ACC3:mux#15" {A3(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(0).lpi#1.dfm#1}
load net {blue_x(0).lpi#1.dfm#1(4)} -pin  "ACC3:mux#15" {A3(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(0).lpi#1.dfm#1}
load net {blue_x(0).lpi#1.dfm#1(5)} -pin  "ACC3:mux#15" {A3(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(0).lpi#1.dfm#1}
load net {blue_x(0).lpi#1.dfm#1(6)} -pin  "ACC3:mux#15" {A3(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(0).lpi#1.dfm#1}
load net {blue_x(0).lpi#1.dfm#1(7)} -pin  "ACC3:mux#15" {A3(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(0).lpi#1.dfm#1}
load net {blue_x(0).lpi#1.dfm#1(8)} -pin  "ACC3:mux#15" {A3(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(0).lpi#1.dfm#1}
load net {blue_x(0).lpi#1.dfm#1(9)} -pin  "ACC3:mux#15" {A3(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(0).lpi#1.dfm#1}
load net {blue_x(0).lpi#1.dfm#1(10)} -pin  "ACC3:mux#15" {A3(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(0).lpi#1.dfm#1}
load net {blue_x(0).lpi#1.dfm#1(11)} -pin  "ACC3:mux#15" {A3(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(0).lpi#1.dfm#1}
load net {blue_x(0).lpi#1.dfm#1(12)} -pin  "ACC3:mux#15" {A3(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(0).lpi#1.dfm#1}
load net {blue_x(0).lpi#1.dfm#1(13)} -pin  "ACC3:mux#15" {A3(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(0).lpi#1.dfm#1}
load net {blue_x(0).lpi#1.dfm#1(14)} -pin  "ACC3:mux#15" {A3(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(0).lpi#1.dfm#1}
load net {blue_x(0).lpi#1.dfm#1(15)} -pin  "ACC3:mux#15" {A3(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(0).lpi#1.dfm#1}
load net {FRAME:a#4.lpi#1(0)} -pin  "ACC3:mux#15" {S(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:a#4.lpi#1}
load net {FRAME:a#4.lpi#1(1)} -pin  "ACC3:mux#15" {S(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:a#4.lpi#1}
load net {ACC3:mux#15.itm(0)} -pin  "ACC3:mux#15" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:mux#15.itm}
load net {ACC3:mux#15.itm(1)} -pin  "ACC3:mux#15" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:mux#15.itm}
load net {ACC3:mux#15.itm(2)} -pin  "ACC3:mux#15" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:mux#15.itm}
load net {ACC3:mux#15.itm(3)} -pin  "ACC3:mux#15" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:mux#15.itm}
load net {ACC3:mux#15.itm(4)} -pin  "ACC3:mux#15" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:mux#15.itm}
load net {ACC3:mux#15.itm(5)} -pin  "ACC3:mux#15" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:mux#15.itm}
load net {ACC3:mux#15.itm(6)} -pin  "ACC3:mux#15" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:mux#15.itm}
load net {ACC3:mux#15.itm(7)} -pin  "ACC3:mux#15" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:mux#15.itm}
load net {ACC3:mux#15.itm(8)} -pin  "ACC3:mux#15" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:mux#15.itm}
load net {ACC3:mux#15.itm(9)} -pin  "ACC3:mux#15" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:mux#15.itm}
load net {ACC3:mux#15.itm(10)} -pin  "ACC3:mux#15" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:mux#15.itm}
load net {ACC3:mux#15.itm(11)} -pin  "ACC3:mux#15" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:mux#15.itm}
load net {ACC3:mux#15.itm(12)} -pin  "ACC3:mux#15" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:mux#15.itm}
load net {ACC3:mux#15.itm(13)} -pin  "ACC3:mux#15" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:mux#15.itm}
load net {ACC3:mux#15.itm(14)} -pin  "ACC3:mux#15" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:mux#15.itm}
load net {ACC3:mux#15.itm(15)} -pin  "ACC3:mux#15" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:mux#15.itm}
load inst "ACC3:acc#3" "add(16,-1,16,-1,16)" "INTERFACE" -attr xrf 9449 -attr oid 522 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#3} -attr area 17.189078 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(16,0,16,0,16)"
load net {bluex.lpi#1.dfm#1(0)} -pin  "ACC3:acc#3" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.lpi#1.dfm#1}
load net {bluex.lpi#1.dfm#1(1)} -pin  "ACC3:acc#3" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.lpi#1.dfm#1}
load net {bluex.lpi#1.dfm#1(2)} -pin  "ACC3:acc#3" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.lpi#1.dfm#1}
load net {bluex.lpi#1.dfm#1(3)} -pin  "ACC3:acc#3" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.lpi#1.dfm#1}
load net {bluex.lpi#1.dfm#1(4)} -pin  "ACC3:acc#3" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.lpi#1.dfm#1}
load net {bluex.lpi#1.dfm#1(5)} -pin  "ACC3:acc#3" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.lpi#1.dfm#1}
load net {bluex.lpi#1.dfm#1(6)} -pin  "ACC3:acc#3" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.lpi#1.dfm#1}
load net {bluex.lpi#1.dfm#1(7)} -pin  "ACC3:acc#3" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.lpi#1.dfm#1}
load net {bluex.lpi#1.dfm#1(8)} -pin  "ACC3:acc#3" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.lpi#1.dfm#1}
load net {bluex.lpi#1.dfm#1(9)} -pin  "ACC3:acc#3" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.lpi#1.dfm#1}
load net {bluex.lpi#1.dfm#1(10)} -pin  "ACC3:acc#3" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.lpi#1.dfm#1}
load net {bluex.lpi#1.dfm#1(11)} -pin  "ACC3:acc#3" {A(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.lpi#1.dfm#1}
load net {bluex.lpi#1.dfm#1(12)} -pin  "ACC3:acc#3" {A(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.lpi#1.dfm#1}
load net {bluex.lpi#1.dfm#1(13)} -pin  "ACC3:acc#3" {A(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.lpi#1.dfm#1}
load net {bluex.lpi#1.dfm#1(14)} -pin  "ACC3:acc#3" {A(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.lpi#1.dfm#1}
load net {bluex.lpi#1.dfm#1(15)} -pin  "ACC3:acc#3" {A(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.lpi#1.dfm#1}
load net {ACC3:mux#15.itm(0)} -pin  "ACC3:acc#3" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:mux#15.itm}
load net {ACC3:mux#15.itm(1)} -pin  "ACC3:acc#3" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:mux#15.itm}
load net {ACC3:mux#15.itm(2)} -pin  "ACC3:acc#3" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:mux#15.itm}
load net {ACC3:mux#15.itm(3)} -pin  "ACC3:acc#3" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:mux#15.itm}
load net {ACC3:mux#15.itm(4)} -pin  "ACC3:acc#3" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:mux#15.itm}
load net {ACC3:mux#15.itm(5)} -pin  "ACC3:acc#3" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:mux#15.itm}
load net {ACC3:mux#15.itm(6)} -pin  "ACC3:acc#3" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:mux#15.itm}
load net {ACC3:mux#15.itm(7)} -pin  "ACC3:acc#3" {B(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:mux#15.itm}
load net {ACC3:mux#15.itm(8)} -pin  "ACC3:acc#3" {B(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:mux#15.itm}
load net {ACC3:mux#15.itm(9)} -pin  "ACC3:acc#3" {B(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:mux#15.itm}
load net {ACC3:mux#15.itm(10)} -pin  "ACC3:acc#3" {B(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:mux#15.itm}
load net {ACC3:mux#15.itm(11)} -pin  "ACC3:acc#3" {B(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:mux#15.itm}
load net {ACC3:mux#15.itm(12)} -pin  "ACC3:acc#3" {B(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:mux#15.itm}
load net {ACC3:mux#15.itm(13)} -pin  "ACC3:acc#3" {B(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:mux#15.itm}
load net {ACC3:mux#15.itm(14)} -pin  "ACC3:acc#3" {B(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:mux#15.itm}
load net {ACC3:mux#15.itm(15)} -pin  "ACC3:acc#3" {B(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:mux#15.itm}
load net {bluex.sva#2(0)} -pin  "ACC3:acc#3" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.sva#2}
load net {bluex.sva#2(1)} -pin  "ACC3:acc#3" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.sva#2}
load net {bluex.sva#2(2)} -pin  "ACC3:acc#3" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.sva#2}
load net {bluex.sva#2(3)} -pin  "ACC3:acc#3" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.sva#2}
load net {bluex.sva#2(4)} -pin  "ACC3:acc#3" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.sva#2}
load net {bluex.sva#2(5)} -pin  "ACC3:acc#3" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.sva#2}
load net {bluex.sva#2(6)} -pin  "ACC3:acc#3" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.sva#2}
load net {bluex.sva#2(7)} -pin  "ACC3:acc#3" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.sva#2}
load net {bluex.sva#2(8)} -pin  "ACC3:acc#3" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.sva#2}
load net {bluex.sva#2(9)} -pin  "ACC3:acc#3" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.sva#2}
load net {bluex.sva#2(10)} -pin  "ACC3:acc#3" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.sva#2}
load net {bluex.sva#2(11)} -pin  "ACC3:acc#3" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.sva#2}
load net {bluex.sva#2(12)} -pin  "ACC3:acc#3" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.sva#2}
load net {bluex.sva#2(13)} -pin  "ACC3:acc#3" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.sva#2}
load net {bluex.sva#2(14)} -pin  "ACC3:acc#3" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.sva#2}
load net {bluex.sva#2(15)} -pin  "ACC3:acc#3" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.sva#2}
load inst "ACC3:mux#16" "mux(4,16)" "INTERFACE" -attr xrf 9450 -attr oid 523 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:mux#16} -attr area 35.614128 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(16,2,4)"
load net {DC} -pin  "ACC3:mux#16" {A0(0)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC3:mux#16" {A0(1)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC3:mux#16" {A0(2)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC3:mux#16" {A0(3)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC3:mux#16" {A0(4)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC3:mux#16" {A0(5)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC3:mux#16" {A0(6)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC3:mux#16" {A0(7)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC3:mux#16" {A0(8)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC3:mux#16" {A0(9)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC3:mux#16" {A0(10)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC3:mux#16" {A0(11)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC3:mux#16" {A0(12)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC3:mux#16" {A0(13)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC3:mux#16" {A0(14)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC3:mux#16" {A0(15)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {blue_y(2).lpi#1.dfm#1(0)} -pin  "ACC3:mux#16" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(2).lpi#1.dfm#1}
load net {blue_y(2).lpi#1.dfm#1(1)} -pin  "ACC3:mux#16" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(2).lpi#1.dfm#1}
load net {blue_y(2).lpi#1.dfm#1(2)} -pin  "ACC3:mux#16" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(2).lpi#1.dfm#1}
load net {blue_y(2).lpi#1.dfm#1(3)} -pin  "ACC3:mux#16" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(2).lpi#1.dfm#1}
load net {blue_y(2).lpi#1.dfm#1(4)} -pin  "ACC3:mux#16" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(2).lpi#1.dfm#1}
load net {blue_y(2).lpi#1.dfm#1(5)} -pin  "ACC3:mux#16" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(2).lpi#1.dfm#1}
load net {blue_y(2).lpi#1.dfm#1(6)} -pin  "ACC3:mux#16" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(2).lpi#1.dfm#1}
load net {blue_y(2).lpi#1.dfm#1(7)} -pin  "ACC3:mux#16" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(2).lpi#1.dfm#1}
load net {blue_y(2).lpi#1.dfm#1(8)} -pin  "ACC3:mux#16" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(2).lpi#1.dfm#1}
load net {blue_y(2).lpi#1.dfm#1(9)} -pin  "ACC3:mux#16" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(2).lpi#1.dfm#1}
load net {blue_y(2).lpi#1.dfm#1(10)} -pin  "ACC3:mux#16" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(2).lpi#1.dfm#1}
load net {blue_y(2).lpi#1.dfm#1(11)} -pin  "ACC3:mux#16" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(2).lpi#1.dfm#1}
load net {blue_y(2).lpi#1.dfm#1(12)} -pin  "ACC3:mux#16" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(2).lpi#1.dfm#1}
load net {blue_y(2).lpi#1.dfm#1(13)} -pin  "ACC3:mux#16" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(2).lpi#1.dfm#1}
load net {blue_y(2).lpi#1.dfm#1(14)} -pin  "ACC3:mux#16" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(2).lpi#1.dfm#1}
load net {blue_y(2).lpi#1.dfm#1(15)} -pin  "ACC3:mux#16" {A1(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(2).lpi#1.dfm#1}
load net {blue_y(1).lpi#1.dfm#1(0)} -pin  "ACC3:mux#16" {A2(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(1).lpi#1.dfm#1}
load net {blue_y(1).lpi#1.dfm#1(1)} -pin  "ACC3:mux#16" {A2(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(1).lpi#1.dfm#1}
load net {blue_y(1).lpi#1.dfm#1(2)} -pin  "ACC3:mux#16" {A2(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(1).lpi#1.dfm#1}
load net {blue_y(1).lpi#1.dfm#1(3)} -pin  "ACC3:mux#16" {A2(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(1).lpi#1.dfm#1}
load net {blue_y(1).lpi#1.dfm#1(4)} -pin  "ACC3:mux#16" {A2(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(1).lpi#1.dfm#1}
load net {blue_y(1).lpi#1.dfm#1(5)} -pin  "ACC3:mux#16" {A2(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(1).lpi#1.dfm#1}
load net {blue_y(1).lpi#1.dfm#1(6)} -pin  "ACC3:mux#16" {A2(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(1).lpi#1.dfm#1}
load net {blue_y(1).lpi#1.dfm#1(7)} -pin  "ACC3:mux#16" {A2(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(1).lpi#1.dfm#1}
load net {blue_y(1).lpi#1.dfm#1(8)} -pin  "ACC3:mux#16" {A2(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(1).lpi#1.dfm#1}
load net {blue_y(1).lpi#1.dfm#1(9)} -pin  "ACC3:mux#16" {A2(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(1).lpi#1.dfm#1}
load net {blue_y(1).lpi#1.dfm#1(10)} -pin  "ACC3:mux#16" {A2(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(1).lpi#1.dfm#1}
load net {blue_y(1).lpi#1.dfm#1(11)} -pin  "ACC3:mux#16" {A2(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(1).lpi#1.dfm#1}
load net {blue_y(1).lpi#1.dfm#1(12)} -pin  "ACC3:mux#16" {A2(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(1).lpi#1.dfm#1}
load net {blue_y(1).lpi#1.dfm#1(13)} -pin  "ACC3:mux#16" {A2(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(1).lpi#1.dfm#1}
load net {blue_y(1).lpi#1.dfm#1(14)} -pin  "ACC3:mux#16" {A2(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(1).lpi#1.dfm#1}
load net {blue_y(1).lpi#1.dfm#1(15)} -pin  "ACC3:mux#16" {A2(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(1).lpi#1.dfm#1}
load net {blue_y(0).lpi#1.dfm#1(0)} -pin  "ACC3:mux#16" {A3(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(0).lpi#1.dfm#1}
load net {blue_y(0).lpi#1.dfm#1(1)} -pin  "ACC3:mux#16" {A3(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(0).lpi#1.dfm#1}
load net {blue_y(0).lpi#1.dfm#1(2)} -pin  "ACC3:mux#16" {A3(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(0).lpi#1.dfm#1}
load net {blue_y(0).lpi#1.dfm#1(3)} -pin  "ACC3:mux#16" {A3(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(0).lpi#1.dfm#1}
load net {blue_y(0).lpi#1.dfm#1(4)} -pin  "ACC3:mux#16" {A3(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(0).lpi#1.dfm#1}
load net {blue_y(0).lpi#1.dfm#1(5)} -pin  "ACC3:mux#16" {A3(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(0).lpi#1.dfm#1}
load net {blue_y(0).lpi#1.dfm#1(6)} -pin  "ACC3:mux#16" {A3(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(0).lpi#1.dfm#1}
load net {blue_y(0).lpi#1.dfm#1(7)} -pin  "ACC3:mux#16" {A3(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(0).lpi#1.dfm#1}
load net {blue_y(0).lpi#1.dfm#1(8)} -pin  "ACC3:mux#16" {A3(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(0).lpi#1.dfm#1}
load net {blue_y(0).lpi#1.dfm#1(9)} -pin  "ACC3:mux#16" {A3(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(0).lpi#1.dfm#1}
load net {blue_y(0).lpi#1.dfm#1(10)} -pin  "ACC3:mux#16" {A3(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(0).lpi#1.dfm#1}
load net {blue_y(0).lpi#1.dfm#1(11)} -pin  "ACC3:mux#16" {A3(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(0).lpi#1.dfm#1}
load net {blue_y(0).lpi#1.dfm#1(12)} -pin  "ACC3:mux#16" {A3(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(0).lpi#1.dfm#1}
load net {blue_y(0).lpi#1.dfm#1(13)} -pin  "ACC3:mux#16" {A3(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(0).lpi#1.dfm#1}
load net {blue_y(0).lpi#1.dfm#1(14)} -pin  "ACC3:mux#16" {A3(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(0).lpi#1.dfm#1}
load net {blue_y(0).lpi#1.dfm#1(15)} -pin  "ACC3:mux#16" {A3(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(0).lpi#1.dfm#1}
load net {FRAME:a#4.lpi#1(0)} -pin  "ACC3:mux#16" {S(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:a#4.lpi#1}
load net {FRAME:a#4.lpi#1(1)} -pin  "ACC3:mux#16" {S(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:a#4.lpi#1}
load net {ACC3:mux#16.itm(0)} -pin  "ACC3:mux#16" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:mux#16.itm}
load net {ACC3:mux#16.itm(1)} -pin  "ACC3:mux#16" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:mux#16.itm}
load net {ACC3:mux#16.itm(2)} -pin  "ACC3:mux#16" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:mux#16.itm}
load net {ACC3:mux#16.itm(3)} -pin  "ACC3:mux#16" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:mux#16.itm}
load net {ACC3:mux#16.itm(4)} -pin  "ACC3:mux#16" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:mux#16.itm}
load net {ACC3:mux#16.itm(5)} -pin  "ACC3:mux#16" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:mux#16.itm}
load net {ACC3:mux#16.itm(6)} -pin  "ACC3:mux#16" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:mux#16.itm}
load net {ACC3:mux#16.itm(7)} -pin  "ACC3:mux#16" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:mux#16.itm}
load net {ACC3:mux#16.itm(8)} -pin  "ACC3:mux#16" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:mux#16.itm}
load net {ACC3:mux#16.itm(9)} -pin  "ACC3:mux#16" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:mux#16.itm}
load net {ACC3:mux#16.itm(10)} -pin  "ACC3:mux#16" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:mux#16.itm}
load net {ACC3:mux#16.itm(11)} -pin  "ACC3:mux#16" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:mux#16.itm}
load net {ACC3:mux#16.itm(12)} -pin  "ACC3:mux#16" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:mux#16.itm}
load net {ACC3:mux#16.itm(13)} -pin  "ACC3:mux#16" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:mux#16.itm}
load net {ACC3:mux#16.itm(14)} -pin  "ACC3:mux#16" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:mux#16.itm}
load net {ACC3:mux#16.itm(15)} -pin  "ACC3:mux#16" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:mux#16.itm}
load inst "ACC3:acc#4" "add(16,-1,16,-1,16)" "INTERFACE" -attr xrf 9451 -attr oid 524 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#4} -attr area 17.189078 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(16,0,16,0,16)"
load net {bluey.lpi#1.dfm#1(0)} -pin  "ACC3:acc#4" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.lpi#1.dfm#1}
load net {bluey.lpi#1.dfm#1(1)} -pin  "ACC3:acc#4" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.lpi#1.dfm#1}
load net {bluey.lpi#1.dfm#1(2)} -pin  "ACC3:acc#4" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.lpi#1.dfm#1}
load net {bluey.lpi#1.dfm#1(3)} -pin  "ACC3:acc#4" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.lpi#1.dfm#1}
load net {bluey.lpi#1.dfm#1(4)} -pin  "ACC3:acc#4" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.lpi#1.dfm#1}
load net {bluey.lpi#1.dfm#1(5)} -pin  "ACC3:acc#4" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.lpi#1.dfm#1}
load net {bluey.lpi#1.dfm#1(6)} -pin  "ACC3:acc#4" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.lpi#1.dfm#1}
load net {bluey.lpi#1.dfm#1(7)} -pin  "ACC3:acc#4" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.lpi#1.dfm#1}
load net {bluey.lpi#1.dfm#1(8)} -pin  "ACC3:acc#4" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.lpi#1.dfm#1}
load net {bluey.lpi#1.dfm#1(9)} -pin  "ACC3:acc#4" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.lpi#1.dfm#1}
load net {bluey.lpi#1.dfm#1(10)} -pin  "ACC3:acc#4" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.lpi#1.dfm#1}
load net {bluey.lpi#1.dfm#1(11)} -pin  "ACC3:acc#4" {A(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.lpi#1.dfm#1}
load net {bluey.lpi#1.dfm#1(12)} -pin  "ACC3:acc#4" {A(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.lpi#1.dfm#1}
load net {bluey.lpi#1.dfm#1(13)} -pin  "ACC3:acc#4" {A(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.lpi#1.dfm#1}
load net {bluey.lpi#1.dfm#1(14)} -pin  "ACC3:acc#4" {A(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.lpi#1.dfm#1}
load net {bluey.lpi#1.dfm#1(15)} -pin  "ACC3:acc#4" {A(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.lpi#1.dfm#1}
load net {ACC3:mux#16.itm(0)} -pin  "ACC3:acc#4" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:mux#16.itm}
load net {ACC3:mux#16.itm(1)} -pin  "ACC3:acc#4" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:mux#16.itm}
load net {ACC3:mux#16.itm(2)} -pin  "ACC3:acc#4" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:mux#16.itm}
load net {ACC3:mux#16.itm(3)} -pin  "ACC3:acc#4" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:mux#16.itm}
load net {ACC3:mux#16.itm(4)} -pin  "ACC3:acc#4" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:mux#16.itm}
load net {ACC3:mux#16.itm(5)} -pin  "ACC3:acc#4" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:mux#16.itm}
load net {ACC3:mux#16.itm(6)} -pin  "ACC3:acc#4" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:mux#16.itm}
load net {ACC3:mux#16.itm(7)} -pin  "ACC3:acc#4" {B(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:mux#16.itm}
load net {ACC3:mux#16.itm(8)} -pin  "ACC3:acc#4" {B(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:mux#16.itm}
load net {ACC3:mux#16.itm(9)} -pin  "ACC3:acc#4" {B(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:mux#16.itm}
load net {ACC3:mux#16.itm(10)} -pin  "ACC3:acc#4" {B(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:mux#16.itm}
load net {ACC3:mux#16.itm(11)} -pin  "ACC3:acc#4" {B(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:mux#16.itm}
load net {ACC3:mux#16.itm(12)} -pin  "ACC3:acc#4" {B(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:mux#16.itm}
load net {ACC3:mux#16.itm(13)} -pin  "ACC3:acc#4" {B(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:mux#16.itm}
load net {ACC3:mux#16.itm(14)} -pin  "ACC3:acc#4" {B(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:mux#16.itm}
load net {ACC3:mux#16.itm(15)} -pin  "ACC3:acc#4" {B(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:mux#16.itm}
load net {bluey.sva#2(0)} -pin  "ACC3:acc#4" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.sva#2}
load net {bluey.sva#2(1)} -pin  "ACC3:acc#4" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.sva#2}
load net {bluey.sva#2(2)} -pin  "ACC3:acc#4" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.sva#2}
load net {bluey.sva#2(3)} -pin  "ACC3:acc#4" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.sva#2}
load net {bluey.sva#2(4)} -pin  "ACC3:acc#4" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.sva#2}
load net {bluey.sva#2(5)} -pin  "ACC3:acc#4" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.sva#2}
load net {bluey.sva#2(6)} -pin  "ACC3:acc#4" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.sva#2}
load net {bluey.sva#2(7)} -pin  "ACC3:acc#4" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.sva#2}
load net {bluey.sva#2(8)} -pin  "ACC3:acc#4" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.sva#2}
load net {bluey.sva#2(9)} -pin  "ACC3:acc#4" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.sva#2}
load net {bluey.sva#2(10)} -pin  "ACC3:acc#4" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.sva#2}
load net {bluey.sva#2(11)} -pin  "ACC3:acc#4" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.sva#2}
load net {bluey.sva#2(12)} -pin  "ACC3:acc#4" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.sva#2}
load net {bluey.sva#2(13)} -pin  "ACC3:acc#4" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.sva#2}
load net {bluey.sva#2(14)} -pin  "ACC3:acc#4" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.sva#2}
load net {bluey.sva#2(15)} -pin  "ACC3:acc#4" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.sva#2}
load inst "AbsAndMax:else:if:not" "not(15)" "INTERFACE" -attr xrf 9452 -attr oid 525 -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:else:if:not} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(15)"
load net {redx.sva#2(0)} -pin  "AbsAndMax:else:if:not" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(redx.sva#1).itm}
load net {redx.sva#2(1)} -pin  "AbsAndMax:else:if:not" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(redx.sva#1).itm}
load net {redx.sva#2(2)} -pin  "AbsAndMax:else:if:not" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(redx.sva#1).itm}
load net {redx.sva#2(3)} -pin  "AbsAndMax:else:if:not" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(redx.sva#1).itm}
load net {redx.sva#2(4)} -pin  "AbsAndMax:else:if:not" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(redx.sva#1).itm}
load net {redx.sva#2(5)} -pin  "AbsAndMax:else:if:not" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(redx.sva#1).itm}
load net {redx.sva#2(6)} -pin  "AbsAndMax:else:if:not" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(redx.sva#1).itm}
load net {redx.sva#2(7)} -pin  "AbsAndMax:else:if:not" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(redx.sva#1).itm}
load net {redx.sva#2(8)} -pin  "AbsAndMax:else:if:not" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(redx.sva#1).itm}
load net {redx.sva#2(9)} -pin  "AbsAndMax:else:if:not" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(redx.sva#1).itm}
load net {redx.sva#2(10)} -pin  "AbsAndMax:else:if:not" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(redx.sva#1).itm}
load net {redx.sva#2(11)} -pin  "AbsAndMax:else:if:not" {A(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(redx.sva#1).itm}
load net {redx.sva#2(12)} -pin  "AbsAndMax:else:if:not" {A(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(redx.sva#1).itm}
load net {redx.sva#2(13)} -pin  "AbsAndMax:else:if:not" {A(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(redx.sva#1).itm}
load net {redx.sva#2(14)} -pin  "AbsAndMax:else:if:not" {A(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(redx.sva#1).itm}
load net {AbsAndMax:else:if:not.itm(0)} -pin  "AbsAndMax:else:if:not" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:else:if:not.itm}
load net {AbsAndMax:else:if:not.itm(1)} -pin  "AbsAndMax:else:if:not" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:else:if:not.itm}
load net {AbsAndMax:else:if:not.itm(2)} -pin  "AbsAndMax:else:if:not" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:else:if:not.itm}
load net {AbsAndMax:else:if:not.itm(3)} -pin  "AbsAndMax:else:if:not" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:else:if:not.itm}
load net {AbsAndMax:else:if:not.itm(4)} -pin  "AbsAndMax:else:if:not" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:else:if:not.itm}
load net {AbsAndMax:else:if:not.itm(5)} -pin  "AbsAndMax:else:if:not" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:else:if:not.itm}
load net {AbsAndMax:else:if:not.itm(6)} -pin  "AbsAndMax:else:if:not" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:else:if:not.itm}
load net {AbsAndMax:else:if:not.itm(7)} -pin  "AbsAndMax:else:if:not" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:else:if:not.itm}
load net {AbsAndMax:else:if:not.itm(8)} -pin  "AbsAndMax:else:if:not" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:else:if:not.itm}
load net {AbsAndMax:else:if:not.itm(9)} -pin  "AbsAndMax:else:if:not" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:else:if:not.itm}
load net {AbsAndMax:else:if:not.itm(10)} -pin  "AbsAndMax:else:if:not" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:else:if:not.itm}
load net {AbsAndMax:else:if:not.itm(11)} -pin  "AbsAndMax:else:if:not" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:else:if:not.itm}
load net {AbsAndMax:else:if:not.itm(12)} -pin  "AbsAndMax:else:if:not" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:else:if:not.itm}
load net {AbsAndMax:else:if:not.itm(13)} -pin  "AbsAndMax:else:if:not" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:else:if:not.itm}
load net {AbsAndMax:else:if:not.itm(14)} -pin  "AbsAndMax:else:if:not" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:else:if:not.itm}
load inst "AbsAndMax:else:if:acc" "add(15,0,1,0,16)" "INTERFACE" -attr xrf 9453 -attr oid 526 -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:else:if:acc} -attr area 16.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(15,0,2,1,16)"
load net {AbsAndMax:else:if:not.itm(0)} -pin  "AbsAndMax:else:if:acc" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:else:if:not.itm}
load net {AbsAndMax:else:if:not.itm(1)} -pin  "AbsAndMax:else:if:acc" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:else:if:not.itm}
load net {AbsAndMax:else:if:not.itm(2)} -pin  "AbsAndMax:else:if:acc" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:else:if:not.itm}
load net {AbsAndMax:else:if:not.itm(3)} -pin  "AbsAndMax:else:if:acc" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:else:if:not.itm}
load net {AbsAndMax:else:if:not.itm(4)} -pin  "AbsAndMax:else:if:acc" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:else:if:not.itm}
load net {AbsAndMax:else:if:not.itm(5)} -pin  "AbsAndMax:else:if:acc" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:else:if:not.itm}
load net {AbsAndMax:else:if:not.itm(6)} -pin  "AbsAndMax:else:if:acc" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:else:if:not.itm}
load net {AbsAndMax:else:if:not.itm(7)} -pin  "AbsAndMax:else:if:acc" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:else:if:not.itm}
load net {AbsAndMax:else:if:not.itm(8)} -pin  "AbsAndMax:else:if:acc" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:else:if:not.itm}
load net {AbsAndMax:else:if:not.itm(9)} -pin  "AbsAndMax:else:if:acc" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:else:if:not.itm}
load net {AbsAndMax:else:if:not.itm(10)} -pin  "AbsAndMax:else:if:acc" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:else:if:not.itm}
load net {AbsAndMax:else:if:not.itm(11)} -pin  "AbsAndMax:else:if:acc" {A(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:else:if:not.itm}
load net {AbsAndMax:else:if:not.itm(12)} -pin  "AbsAndMax:else:if:acc" {A(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:else:if:not.itm}
load net {AbsAndMax:else:if:not.itm(13)} -pin  "AbsAndMax:else:if:acc" {A(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:else:if:not.itm}
load net {AbsAndMax:else:if:not.itm(14)} -pin  "AbsAndMax:else:if:acc" {A(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:else:if:not.itm}
load net {PWR} -pin  "AbsAndMax:else:if:acc" {B(0)} -attr @path {/edge_detect/edge_detect:core/C1_1#1}
load net {AbsAndMax:else:if:acc.itm(0)} -pin  "AbsAndMax:else:if:acc" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:else:if:acc.itm}
load net {AbsAndMax:else:if:acc.itm(1)} -pin  "AbsAndMax:else:if:acc" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:else:if:acc.itm}
load net {AbsAndMax:else:if:acc.itm(2)} -pin  "AbsAndMax:else:if:acc" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:else:if:acc.itm}
load net {AbsAndMax:else:if:acc.itm(3)} -pin  "AbsAndMax:else:if:acc" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:else:if:acc.itm}
load net {AbsAndMax:else:if:acc.itm(4)} -pin  "AbsAndMax:else:if:acc" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:else:if:acc.itm}
load net {AbsAndMax:else:if:acc.itm(5)} -pin  "AbsAndMax:else:if:acc" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:else:if:acc.itm}
load net {AbsAndMax:else:if:acc.itm(6)} -pin  "AbsAndMax:else:if:acc" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:else:if:acc.itm}
load net {AbsAndMax:else:if:acc.itm(7)} -pin  "AbsAndMax:else:if:acc" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:else:if:acc.itm}
load net {AbsAndMax:else:if:acc.itm(8)} -pin  "AbsAndMax:else:if:acc" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:else:if:acc.itm}
load net {AbsAndMax:else:if:acc.itm(9)} -pin  "AbsAndMax:else:if:acc" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:else:if:acc.itm}
load net {AbsAndMax:else:if:acc.itm(10)} -pin  "AbsAndMax:else:if:acc" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:else:if:acc.itm}
load net {AbsAndMax:else:if:acc.itm(11)} -pin  "AbsAndMax:else:if:acc" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:else:if:acc.itm}
load net {AbsAndMax:else:if:acc.itm(12)} -pin  "AbsAndMax:else:if:acc" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:else:if:acc.itm}
load net {AbsAndMax:else:if:acc.itm(13)} -pin  "AbsAndMax:else:if:acc" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:else:if:acc.itm}
load net {AbsAndMax:else:if:acc.itm(14)} -pin  "AbsAndMax:else:if:acc" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:else:if:acc.itm}
load net {AbsAndMax:else:if:acc.itm(15)} -pin  "AbsAndMax:else:if:acc" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:else:if:acc.itm}
load inst "AbsAndMax:nor" "nor(2,1)" "INTERFACE" -attr xrf 9454 -attr oid 527 -attr @path {/edge_detect/edge_detect:core/AbsAndMax:nor} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_nor(1,2)"
load net {redx.sva#2(15)} -pin  "AbsAndMax:nor" {A0(0)} -attr @path {/edge_detect/edge_detect:core/slc(redx.sva#1)#2.itm}
load net {AbsAndMax:if:acc.itm(6)} -pin  "AbsAndMax:nor" {A1(0)} -attr @path {/edge_detect/edge_detect:core/AbsAndMax:slc#1.itm}
load net {AbsAndMax:nor.itm} -pin  "AbsAndMax:nor" {Z(0)} -attr @path {/edge_detect/edge_detect:core/AbsAndMax:nor.itm}
load inst "not#170" "not(1)" "INTERFACE" -attr xrf 9455 -attr oid 528 -attr @path {/edge_detect/edge_detect:core/not#170} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {AbsAndMax:if:acc.itm(6)} -pin  "not#170" {A(0)} -attr @path {/edge_detect/edge_detect:core/AbsAndMax:slc#2.itm}
load net {not#170.itm} -pin  "not#170" {Z(0)} -attr @path {/edge_detect/edge_detect:core/not#170.itm}
load inst "AbsAndMax:and#1" "and(2,1)" "INTERFACE" -attr xrf 9456 -attr oid 529 -attr @path {/edge_detect/edge_detect:core/AbsAndMax:and#1} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,2)"
load net {redx.sva#2(15)} -pin  "AbsAndMax:and#1" {A0(0)} -attr @path {/edge_detect/edge_detect:core/slc(redx.sva#1)#4.itm}
load net {not#170.itm} -pin  "AbsAndMax:and#1" {A1(0)} -attr @path {/edge_detect/edge_detect:core/not#170.itm}
load net {AbsAndMax:and#1.itm} -pin  "AbsAndMax:and#1" {Z(0)} -attr @path {/edge_detect/edge_detect:core/AbsAndMax:and#1.itm}
load inst "AbsAndMax:mux1h" "mux1h(3,16)" "INTERFACE" -attr xrf 9457 -attr oid 530 -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:mux1h} -attr area 35.033984 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux1hot(16,3)"
load net {redx.sva#2(0)} -pin  "AbsAndMax:mux1h" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#192.itm}
load net {redx.sva#2(1)} -pin  "AbsAndMax:mux1h" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#192.itm}
load net {redx.sva#2(2)} -pin  "AbsAndMax:mux1h" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#192.itm}
load net {redx.sva#2(3)} -pin  "AbsAndMax:mux1h" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#192.itm}
load net {redx.sva#2(4)} -pin  "AbsAndMax:mux1h" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#192.itm}
load net {redx.sva#2(5)} -pin  "AbsAndMax:mux1h" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#192.itm}
load net {redx.sva#2(6)} -pin  "AbsAndMax:mux1h" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#192.itm}
load net {redx.sva#2(7)} -pin  "AbsAndMax:mux1h" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#192.itm}
load net {redx.sva#2(8)} -pin  "AbsAndMax:mux1h" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#192.itm}
load net {redx.sva#2(9)} -pin  "AbsAndMax:mux1h" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#192.itm}
load net {GND} -pin  "AbsAndMax:mux1h" {A0(10)} -attr @path {/edge_detect/edge_detect:core/conc#192.itm}
load net {GND} -pin  "AbsAndMax:mux1h" {A0(11)} -attr @path {/edge_detect/edge_detect:core/conc#192.itm}
load net {GND} -pin  "AbsAndMax:mux1h" {A0(12)} -attr @path {/edge_detect/edge_detect:core/conc#192.itm}
load net {GND} -pin  "AbsAndMax:mux1h" {A0(13)} -attr @path {/edge_detect/edge_detect:core/conc#192.itm}
load net {GND} -pin  "AbsAndMax:mux1h" {A0(14)} -attr @path {/edge_detect/edge_detect:core/conc#192.itm}
load net {GND} -pin  "AbsAndMax:mux1h" {A0(15)} -attr @path {/edge_detect/edge_detect:core/conc#192.itm}
load net {AbsAndMax:else:if:acc.itm(0)} -pin  "AbsAndMax:mux1h" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:else:if:acc.itm}
load net {AbsAndMax:else:if:acc.itm(1)} -pin  "AbsAndMax:mux1h" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:else:if:acc.itm}
load net {AbsAndMax:else:if:acc.itm(2)} -pin  "AbsAndMax:mux1h" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:else:if:acc.itm}
load net {AbsAndMax:else:if:acc.itm(3)} -pin  "AbsAndMax:mux1h" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:else:if:acc.itm}
load net {AbsAndMax:else:if:acc.itm(4)} -pin  "AbsAndMax:mux1h" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:else:if:acc.itm}
load net {AbsAndMax:else:if:acc.itm(5)} -pin  "AbsAndMax:mux1h" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:else:if:acc.itm}
load net {AbsAndMax:else:if:acc.itm(6)} -pin  "AbsAndMax:mux1h" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:else:if:acc.itm}
load net {AbsAndMax:else:if:acc.itm(7)} -pin  "AbsAndMax:mux1h" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:else:if:acc.itm}
load net {AbsAndMax:else:if:acc.itm(8)} -pin  "AbsAndMax:mux1h" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:else:if:acc.itm}
load net {AbsAndMax:else:if:acc.itm(9)} -pin  "AbsAndMax:mux1h" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:else:if:acc.itm}
load net {AbsAndMax:else:if:acc.itm(10)} -pin  "AbsAndMax:mux1h" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:else:if:acc.itm}
load net {AbsAndMax:else:if:acc.itm(11)} -pin  "AbsAndMax:mux1h" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:else:if:acc.itm}
load net {AbsAndMax:else:if:acc.itm(12)} -pin  "AbsAndMax:mux1h" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:else:if:acc.itm}
load net {AbsAndMax:else:if:acc.itm(13)} -pin  "AbsAndMax:mux1h" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:else:if:acc.itm}
load net {AbsAndMax:else:if:acc.itm(14)} -pin  "AbsAndMax:mux1h" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:else:if:acc.itm}
load net {AbsAndMax:else:if:acc.itm(15)} -pin  "AbsAndMax:mux1h" {A1(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:else:if:acc.itm}
load net {PWR} -pin  "AbsAndMax:mux1h" {A2(0)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "AbsAndMax:mux1h" {A2(1)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "AbsAndMax:mux1h" {A2(2)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "AbsAndMax:mux1h" {A2(3)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "AbsAndMax:mux1h" {A2(4)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "AbsAndMax:mux1h" {A2(5)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "AbsAndMax:mux1h" {A2(6)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "AbsAndMax:mux1h" {A2(7)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "AbsAndMax:mux1h" {A2(8)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "AbsAndMax:mux1h" {A2(9)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {GND} -pin  "AbsAndMax:mux1h" {A2(10)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {GND} -pin  "AbsAndMax:mux1h" {A2(11)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {GND} -pin  "AbsAndMax:mux1h" {A2(12)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {GND} -pin  "AbsAndMax:mux1h" {A2(13)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {GND} -pin  "AbsAndMax:mux1h" {A2(14)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {GND} -pin  "AbsAndMax:mux1h" {A2(15)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {AbsAndMax:nor.itm} -pin  "AbsAndMax:mux1h" {S0} -attr xrf 9458 -attr oid 531 -attr @path {/edge_detect/edge_detect:core/AbsAndMax:nor.itm}
load net {AbsAndMax:and#1.itm} -pin  "AbsAndMax:mux1h" {S1} -attr xrf 9459 -attr oid 532 -attr @path {/edge_detect/edge_detect:core/AbsAndMax:and#1.itm}
load net {AbsAndMax:if:acc.itm(6)} -pin  "AbsAndMax:mux1h" {S2} -attr xrf 9460 -attr oid 533 -attr @path {/edge_detect/edge_detect:core/AbsAndMax:slc.itm}
load net {AbsAndMax:mux1h.itm(0)} -pin  "AbsAndMax:mux1h" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:mux1h.itm}
load net {AbsAndMax:mux1h.itm(1)} -pin  "AbsAndMax:mux1h" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:mux1h.itm}
load net {AbsAndMax:mux1h.itm(2)} -pin  "AbsAndMax:mux1h" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:mux1h.itm}
load net {AbsAndMax:mux1h.itm(3)} -pin  "AbsAndMax:mux1h" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:mux1h.itm}
load net {AbsAndMax:mux1h.itm(4)} -pin  "AbsAndMax:mux1h" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:mux1h.itm}
load net {AbsAndMax:mux1h.itm(5)} -pin  "AbsAndMax:mux1h" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:mux1h.itm}
load net {AbsAndMax:mux1h.itm(6)} -pin  "AbsAndMax:mux1h" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:mux1h.itm}
load net {AbsAndMax:mux1h.itm(7)} -pin  "AbsAndMax:mux1h" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:mux1h.itm}
load net {AbsAndMax:mux1h.itm(8)} -pin  "AbsAndMax:mux1h" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:mux1h.itm}
load net {AbsAndMax:mux1h.itm(9)} -pin  "AbsAndMax:mux1h" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:mux1h.itm}
load net {AbsAndMax:mux1h.itm(10)} -pin  "AbsAndMax:mux1h" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:mux1h.itm}
load net {AbsAndMax:mux1h.itm(11)} -pin  "AbsAndMax:mux1h" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:mux1h.itm}
load net {AbsAndMax:mux1h.itm(12)} -pin  "AbsAndMax:mux1h" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:mux1h.itm}
load net {AbsAndMax:mux1h.itm(13)} -pin  "AbsAndMax:mux1h" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:mux1h.itm}
load net {AbsAndMax:mux1h.itm(14)} -pin  "AbsAndMax:mux1h" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:mux1h.itm}
load net {AbsAndMax:mux1h.itm(15)} -pin  "AbsAndMax:mux1h" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:mux1h.itm}
load inst "AbsAndMax#1:else:if:not" "not(15)" "INTERFACE" -attr xrf 9461 -attr oid 534 -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:else:if:not} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(15)"
load net {redy.sva#2(0)} -pin  "AbsAndMax#1:else:if:not" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(redy.sva#1).itm}
load net {redy.sva#2(1)} -pin  "AbsAndMax#1:else:if:not" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(redy.sva#1).itm}
load net {redy.sva#2(2)} -pin  "AbsAndMax#1:else:if:not" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(redy.sva#1).itm}
load net {redy.sva#2(3)} -pin  "AbsAndMax#1:else:if:not" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(redy.sva#1).itm}
load net {redy.sva#2(4)} -pin  "AbsAndMax#1:else:if:not" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(redy.sva#1).itm}
load net {redy.sva#2(5)} -pin  "AbsAndMax#1:else:if:not" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(redy.sva#1).itm}
load net {redy.sva#2(6)} -pin  "AbsAndMax#1:else:if:not" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(redy.sva#1).itm}
load net {redy.sva#2(7)} -pin  "AbsAndMax#1:else:if:not" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(redy.sva#1).itm}
load net {redy.sva#2(8)} -pin  "AbsAndMax#1:else:if:not" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(redy.sva#1).itm}
load net {redy.sva#2(9)} -pin  "AbsAndMax#1:else:if:not" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(redy.sva#1).itm}
load net {redy.sva#2(10)} -pin  "AbsAndMax#1:else:if:not" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(redy.sva#1).itm}
load net {redy.sva#2(11)} -pin  "AbsAndMax#1:else:if:not" {A(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(redy.sva#1).itm}
load net {redy.sva#2(12)} -pin  "AbsAndMax#1:else:if:not" {A(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(redy.sva#1).itm}
load net {redy.sva#2(13)} -pin  "AbsAndMax#1:else:if:not" {A(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(redy.sva#1).itm}
load net {redy.sva#2(14)} -pin  "AbsAndMax#1:else:if:not" {A(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(redy.sva#1).itm}
load net {AbsAndMax#1:else:if:not.itm(0)} -pin  "AbsAndMax#1:else:if:not" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:else:if:not.itm}
load net {AbsAndMax#1:else:if:not.itm(1)} -pin  "AbsAndMax#1:else:if:not" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:else:if:not.itm}
load net {AbsAndMax#1:else:if:not.itm(2)} -pin  "AbsAndMax#1:else:if:not" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:else:if:not.itm}
load net {AbsAndMax#1:else:if:not.itm(3)} -pin  "AbsAndMax#1:else:if:not" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:else:if:not.itm}
load net {AbsAndMax#1:else:if:not.itm(4)} -pin  "AbsAndMax#1:else:if:not" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:else:if:not.itm}
load net {AbsAndMax#1:else:if:not.itm(5)} -pin  "AbsAndMax#1:else:if:not" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:else:if:not.itm}
load net {AbsAndMax#1:else:if:not.itm(6)} -pin  "AbsAndMax#1:else:if:not" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:else:if:not.itm}
load net {AbsAndMax#1:else:if:not.itm(7)} -pin  "AbsAndMax#1:else:if:not" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:else:if:not.itm}
load net {AbsAndMax#1:else:if:not.itm(8)} -pin  "AbsAndMax#1:else:if:not" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:else:if:not.itm}
load net {AbsAndMax#1:else:if:not.itm(9)} -pin  "AbsAndMax#1:else:if:not" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:else:if:not.itm}
load net {AbsAndMax#1:else:if:not.itm(10)} -pin  "AbsAndMax#1:else:if:not" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:else:if:not.itm}
load net {AbsAndMax#1:else:if:not.itm(11)} -pin  "AbsAndMax#1:else:if:not" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:else:if:not.itm}
load net {AbsAndMax#1:else:if:not.itm(12)} -pin  "AbsAndMax#1:else:if:not" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:else:if:not.itm}
load net {AbsAndMax#1:else:if:not.itm(13)} -pin  "AbsAndMax#1:else:if:not" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:else:if:not.itm}
load net {AbsAndMax#1:else:if:not.itm(14)} -pin  "AbsAndMax#1:else:if:not" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:else:if:not.itm}
load inst "AbsAndMax#1:else:if:acc" "add(15,0,1,0,16)" "INTERFACE" -attr xrf 9462 -attr oid 535 -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:else:if:acc} -attr area 16.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(15,0,2,1,16)"
load net {AbsAndMax#1:else:if:not.itm(0)} -pin  "AbsAndMax#1:else:if:acc" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:else:if:not.itm}
load net {AbsAndMax#1:else:if:not.itm(1)} -pin  "AbsAndMax#1:else:if:acc" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:else:if:not.itm}
load net {AbsAndMax#1:else:if:not.itm(2)} -pin  "AbsAndMax#1:else:if:acc" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:else:if:not.itm}
load net {AbsAndMax#1:else:if:not.itm(3)} -pin  "AbsAndMax#1:else:if:acc" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:else:if:not.itm}
load net {AbsAndMax#1:else:if:not.itm(4)} -pin  "AbsAndMax#1:else:if:acc" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:else:if:not.itm}
load net {AbsAndMax#1:else:if:not.itm(5)} -pin  "AbsAndMax#1:else:if:acc" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:else:if:not.itm}
load net {AbsAndMax#1:else:if:not.itm(6)} -pin  "AbsAndMax#1:else:if:acc" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:else:if:not.itm}
load net {AbsAndMax#1:else:if:not.itm(7)} -pin  "AbsAndMax#1:else:if:acc" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:else:if:not.itm}
load net {AbsAndMax#1:else:if:not.itm(8)} -pin  "AbsAndMax#1:else:if:acc" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:else:if:not.itm}
load net {AbsAndMax#1:else:if:not.itm(9)} -pin  "AbsAndMax#1:else:if:acc" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:else:if:not.itm}
load net {AbsAndMax#1:else:if:not.itm(10)} -pin  "AbsAndMax#1:else:if:acc" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:else:if:not.itm}
load net {AbsAndMax#1:else:if:not.itm(11)} -pin  "AbsAndMax#1:else:if:acc" {A(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:else:if:not.itm}
load net {AbsAndMax#1:else:if:not.itm(12)} -pin  "AbsAndMax#1:else:if:acc" {A(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:else:if:not.itm}
load net {AbsAndMax#1:else:if:not.itm(13)} -pin  "AbsAndMax#1:else:if:acc" {A(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:else:if:not.itm}
load net {AbsAndMax#1:else:if:not.itm(14)} -pin  "AbsAndMax#1:else:if:acc" {A(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:else:if:not.itm}
load net {PWR} -pin  "AbsAndMax#1:else:if:acc" {B(0)} -attr @path {/edge_detect/edge_detect:core/C1_1#1}
load net {AbsAndMax#1:else:if:acc.itm(0)} -pin  "AbsAndMax#1:else:if:acc" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:else:if:acc.itm}
load net {AbsAndMax#1:else:if:acc.itm(1)} -pin  "AbsAndMax#1:else:if:acc" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:else:if:acc.itm}
load net {AbsAndMax#1:else:if:acc.itm(2)} -pin  "AbsAndMax#1:else:if:acc" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:else:if:acc.itm}
load net {AbsAndMax#1:else:if:acc.itm(3)} -pin  "AbsAndMax#1:else:if:acc" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:else:if:acc.itm}
load net {AbsAndMax#1:else:if:acc.itm(4)} -pin  "AbsAndMax#1:else:if:acc" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:else:if:acc.itm}
load net {AbsAndMax#1:else:if:acc.itm(5)} -pin  "AbsAndMax#1:else:if:acc" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:else:if:acc.itm}
load net {AbsAndMax#1:else:if:acc.itm(6)} -pin  "AbsAndMax#1:else:if:acc" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:else:if:acc.itm}
load net {AbsAndMax#1:else:if:acc.itm(7)} -pin  "AbsAndMax#1:else:if:acc" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:else:if:acc.itm}
load net {AbsAndMax#1:else:if:acc.itm(8)} -pin  "AbsAndMax#1:else:if:acc" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:else:if:acc.itm}
load net {AbsAndMax#1:else:if:acc.itm(9)} -pin  "AbsAndMax#1:else:if:acc" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:else:if:acc.itm}
load net {AbsAndMax#1:else:if:acc.itm(10)} -pin  "AbsAndMax#1:else:if:acc" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:else:if:acc.itm}
load net {AbsAndMax#1:else:if:acc.itm(11)} -pin  "AbsAndMax#1:else:if:acc" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:else:if:acc.itm}
load net {AbsAndMax#1:else:if:acc.itm(12)} -pin  "AbsAndMax#1:else:if:acc" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:else:if:acc.itm}
load net {AbsAndMax#1:else:if:acc.itm(13)} -pin  "AbsAndMax#1:else:if:acc" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:else:if:acc.itm}
load net {AbsAndMax#1:else:if:acc.itm(14)} -pin  "AbsAndMax#1:else:if:acc" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:else:if:acc.itm}
load net {AbsAndMax#1:else:if:acc.itm(15)} -pin  "AbsAndMax#1:else:if:acc" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:else:if:acc.itm}
load inst "AbsAndMax#1:nor" "nor(2,1)" "INTERFACE" -attr xrf 9463 -attr oid 536 -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:nor} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_nor(1,2)"
load net {redy.sva#2(15)} -pin  "AbsAndMax#1:nor" {A0(0)} -attr @path {/edge_detect/edge_detect:core/slc(redy.sva#1)#2.itm}
load net {AbsAndMax#1:if:acc.itm(6)} -pin  "AbsAndMax#1:nor" {A1(0)} -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:slc#1.itm}
load net {AbsAndMax#1:nor.itm} -pin  "AbsAndMax#1:nor" {Z(0)} -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:nor.itm}
load inst "not#171" "not(1)" "INTERFACE" -attr xrf 9464 -attr oid 537 -attr @path {/edge_detect/edge_detect:core/not#171} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {AbsAndMax#1:if:acc.itm(6)} -pin  "not#171" {A(0)} -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:slc#2.itm}
load net {not#171.itm} -pin  "not#171" {Z(0)} -attr @path {/edge_detect/edge_detect:core/not#171.itm}
load inst "AbsAndMax#1:and#1" "and(2,1)" "INTERFACE" -attr xrf 9465 -attr oid 538 -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:and#1} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,2)"
load net {redy.sva#2(15)} -pin  "AbsAndMax#1:and#1" {A0(0)} -attr @path {/edge_detect/edge_detect:core/slc(redy.sva#1)#4.itm}
load net {not#171.itm} -pin  "AbsAndMax#1:and#1" {A1(0)} -attr @path {/edge_detect/edge_detect:core/not#171.itm}
load net {AbsAndMax#1:and#1.itm} -pin  "AbsAndMax#1:and#1" {Z(0)} -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:and#1.itm}
load inst "AbsAndMax#1:mux1h" "mux1h(3,16)" "INTERFACE" -attr xrf 9466 -attr oid 539 -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:mux1h} -attr area 35.033984 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux1hot(16,3)"
load net {redy.sva#2(0)} -pin  "AbsAndMax#1:mux1h" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#193.itm}
load net {redy.sva#2(1)} -pin  "AbsAndMax#1:mux1h" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#193.itm}
load net {redy.sva#2(2)} -pin  "AbsAndMax#1:mux1h" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#193.itm}
load net {redy.sva#2(3)} -pin  "AbsAndMax#1:mux1h" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#193.itm}
load net {redy.sva#2(4)} -pin  "AbsAndMax#1:mux1h" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#193.itm}
load net {redy.sva#2(5)} -pin  "AbsAndMax#1:mux1h" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#193.itm}
load net {redy.sva#2(6)} -pin  "AbsAndMax#1:mux1h" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#193.itm}
load net {redy.sva#2(7)} -pin  "AbsAndMax#1:mux1h" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#193.itm}
load net {redy.sva#2(8)} -pin  "AbsAndMax#1:mux1h" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#193.itm}
load net {redy.sva#2(9)} -pin  "AbsAndMax#1:mux1h" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#193.itm}
load net {GND} -pin  "AbsAndMax#1:mux1h" {A0(10)} -attr @path {/edge_detect/edge_detect:core/conc#193.itm}
load net {GND} -pin  "AbsAndMax#1:mux1h" {A0(11)} -attr @path {/edge_detect/edge_detect:core/conc#193.itm}
load net {GND} -pin  "AbsAndMax#1:mux1h" {A0(12)} -attr @path {/edge_detect/edge_detect:core/conc#193.itm}
load net {GND} -pin  "AbsAndMax#1:mux1h" {A0(13)} -attr @path {/edge_detect/edge_detect:core/conc#193.itm}
load net {GND} -pin  "AbsAndMax#1:mux1h" {A0(14)} -attr @path {/edge_detect/edge_detect:core/conc#193.itm}
load net {GND} -pin  "AbsAndMax#1:mux1h" {A0(15)} -attr @path {/edge_detect/edge_detect:core/conc#193.itm}
load net {AbsAndMax#1:else:if:acc.itm(0)} -pin  "AbsAndMax#1:mux1h" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:else:if:acc.itm}
load net {AbsAndMax#1:else:if:acc.itm(1)} -pin  "AbsAndMax#1:mux1h" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:else:if:acc.itm}
load net {AbsAndMax#1:else:if:acc.itm(2)} -pin  "AbsAndMax#1:mux1h" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:else:if:acc.itm}
load net {AbsAndMax#1:else:if:acc.itm(3)} -pin  "AbsAndMax#1:mux1h" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:else:if:acc.itm}
load net {AbsAndMax#1:else:if:acc.itm(4)} -pin  "AbsAndMax#1:mux1h" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:else:if:acc.itm}
load net {AbsAndMax#1:else:if:acc.itm(5)} -pin  "AbsAndMax#1:mux1h" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:else:if:acc.itm}
load net {AbsAndMax#1:else:if:acc.itm(6)} -pin  "AbsAndMax#1:mux1h" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:else:if:acc.itm}
load net {AbsAndMax#1:else:if:acc.itm(7)} -pin  "AbsAndMax#1:mux1h" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:else:if:acc.itm}
load net {AbsAndMax#1:else:if:acc.itm(8)} -pin  "AbsAndMax#1:mux1h" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:else:if:acc.itm}
load net {AbsAndMax#1:else:if:acc.itm(9)} -pin  "AbsAndMax#1:mux1h" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:else:if:acc.itm}
load net {AbsAndMax#1:else:if:acc.itm(10)} -pin  "AbsAndMax#1:mux1h" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:else:if:acc.itm}
load net {AbsAndMax#1:else:if:acc.itm(11)} -pin  "AbsAndMax#1:mux1h" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:else:if:acc.itm}
load net {AbsAndMax#1:else:if:acc.itm(12)} -pin  "AbsAndMax#1:mux1h" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:else:if:acc.itm}
load net {AbsAndMax#1:else:if:acc.itm(13)} -pin  "AbsAndMax#1:mux1h" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:else:if:acc.itm}
load net {AbsAndMax#1:else:if:acc.itm(14)} -pin  "AbsAndMax#1:mux1h" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:else:if:acc.itm}
load net {AbsAndMax#1:else:if:acc.itm(15)} -pin  "AbsAndMax#1:mux1h" {A1(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:else:if:acc.itm}
load net {PWR} -pin  "AbsAndMax#1:mux1h" {A2(0)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "AbsAndMax#1:mux1h" {A2(1)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "AbsAndMax#1:mux1h" {A2(2)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "AbsAndMax#1:mux1h" {A2(3)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "AbsAndMax#1:mux1h" {A2(4)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "AbsAndMax#1:mux1h" {A2(5)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "AbsAndMax#1:mux1h" {A2(6)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "AbsAndMax#1:mux1h" {A2(7)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "AbsAndMax#1:mux1h" {A2(8)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "AbsAndMax#1:mux1h" {A2(9)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {GND} -pin  "AbsAndMax#1:mux1h" {A2(10)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {GND} -pin  "AbsAndMax#1:mux1h" {A2(11)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {GND} -pin  "AbsAndMax#1:mux1h" {A2(12)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {GND} -pin  "AbsAndMax#1:mux1h" {A2(13)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {GND} -pin  "AbsAndMax#1:mux1h" {A2(14)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {GND} -pin  "AbsAndMax#1:mux1h" {A2(15)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {AbsAndMax#1:nor.itm} -pin  "AbsAndMax#1:mux1h" {S0} -attr xrf 9467 -attr oid 540 -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:nor.itm}
load net {AbsAndMax#1:and#1.itm} -pin  "AbsAndMax#1:mux1h" {S1} -attr xrf 9468 -attr oid 541 -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:and#1.itm}
load net {AbsAndMax#1:if:acc.itm(6)} -pin  "AbsAndMax#1:mux1h" {S2} -attr xrf 9469 -attr oid 542 -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:slc.itm}
load net {AbsAndMax#1:mux1h.itm(0)} -pin  "AbsAndMax#1:mux1h" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:mux1h.itm}
load net {AbsAndMax#1:mux1h.itm(1)} -pin  "AbsAndMax#1:mux1h" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:mux1h.itm}
load net {AbsAndMax#1:mux1h.itm(2)} -pin  "AbsAndMax#1:mux1h" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:mux1h.itm}
load net {AbsAndMax#1:mux1h.itm(3)} -pin  "AbsAndMax#1:mux1h" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:mux1h.itm}
load net {AbsAndMax#1:mux1h.itm(4)} -pin  "AbsAndMax#1:mux1h" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:mux1h.itm}
load net {AbsAndMax#1:mux1h.itm(5)} -pin  "AbsAndMax#1:mux1h" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:mux1h.itm}
load net {AbsAndMax#1:mux1h.itm(6)} -pin  "AbsAndMax#1:mux1h" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:mux1h.itm}
load net {AbsAndMax#1:mux1h.itm(7)} -pin  "AbsAndMax#1:mux1h" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:mux1h.itm}
load net {AbsAndMax#1:mux1h.itm(8)} -pin  "AbsAndMax#1:mux1h" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:mux1h.itm}
load net {AbsAndMax#1:mux1h.itm(9)} -pin  "AbsAndMax#1:mux1h" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:mux1h.itm}
load net {AbsAndMax#1:mux1h.itm(10)} -pin  "AbsAndMax#1:mux1h" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:mux1h.itm}
load net {AbsAndMax#1:mux1h.itm(11)} -pin  "AbsAndMax#1:mux1h" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:mux1h.itm}
load net {AbsAndMax#1:mux1h.itm(12)} -pin  "AbsAndMax#1:mux1h" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:mux1h.itm}
load net {AbsAndMax#1:mux1h.itm(13)} -pin  "AbsAndMax#1:mux1h" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:mux1h.itm}
load net {AbsAndMax#1:mux1h.itm(14)} -pin  "AbsAndMax#1:mux1h" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:mux1h.itm}
load net {AbsAndMax#1:mux1h.itm(15)} -pin  "AbsAndMax#1:mux1h" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:mux1h.itm}
load inst "FRAME:acc#2" "add(16,-1,16,-1,16)" "INTERFACE" -attr xrf 9470 -attr oid 543 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#2} -attr area 17.189078 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(16,0,16,0,16)"
load net {AbsAndMax:mux1h.itm(0)} -pin  "FRAME:acc#2" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:mux1h.itm}
load net {AbsAndMax:mux1h.itm(1)} -pin  "FRAME:acc#2" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:mux1h.itm}
load net {AbsAndMax:mux1h.itm(2)} -pin  "FRAME:acc#2" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:mux1h.itm}
load net {AbsAndMax:mux1h.itm(3)} -pin  "FRAME:acc#2" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:mux1h.itm}
load net {AbsAndMax:mux1h.itm(4)} -pin  "FRAME:acc#2" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:mux1h.itm}
load net {AbsAndMax:mux1h.itm(5)} -pin  "FRAME:acc#2" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:mux1h.itm}
load net {AbsAndMax:mux1h.itm(6)} -pin  "FRAME:acc#2" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:mux1h.itm}
load net {AbsAndMax:mux1h.itm(7)} -pin  "FRAME:acc#2" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:mux1h.itm}
load net {AbsAndMax:mux1h.itm(8)} -pin  "FRAME:acc#2" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:mux1h.itm}
load net {AbsAndMax:mux1h.itm(9)} -pin  "FRAME:acc#2" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:mux1h.itm}
load net {AbsAndMax:mux1h.itm(10)} -pin  "FRAME:acc#2" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:mux1h.itm}
load net {AbsAndMax:mux1h.itm(11)} -pin  "FRAME:acc#2" {A(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:mux1h.itm}
load net {AbsAndMax:mux1h.itm(12)} -pin  "FRAME:acc#2" {A(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:mux1h.itm}
load net {AbsAndMax:mux1h.itm(13)} -pin  "FRAME:acc#2" {A(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:mux1h.itm}
load net {AbsAndMax:mux1h.itm(14)} -pin  "FRAME:acc#2" {A(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:mux1h.itm}
load net {AbsAndMax:mux1h.itm(15)} -pin  "FRAME:acc#2" {A(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:mux1h.itm}
load net {AbsAndMax#1:mux1h.itm(0)} -pin  "FRAME:acc#2" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:mux1h.itm}
load net {AbsAndMax#1:mux1h.itm(1)} -pin  "FRAME:acc#2" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:mux1h.itm}
load net {AbsAndMax#1:mux1h.itm(2)} -pin  "FRAME:acc#2" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:mux1h.itm}
load net {AbsAndMax#1:mux1h.itm(3)} -pin  "FRAME:acc#2" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:mux1h.itm}
load net {AbsAndMax#1:mux1h.itm(4)} -pin  "FRAME:acc#2" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:mux1h.itm}
load net {AbsAndMax#1:mux1h.itm(5)} -pin  "FRAME:acc#2" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:mux1h.itm}
load net {AbsAndMax#1:mux1h.itm(6)} -pin  "FRAME:acc#2" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:mux1h.itm}
load net {AbsAndMax#1:mux1h.itm(7)} -pin  "FRAME:acc#2" {B(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:mux1h.itm}
load net {AbsAndMax#1:mux1h.itm(8)} -pin  "FRAME:acc#2" {B(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:mux1h.itm}
load net {AbsAndMax#1:mux1h.itm(9)} -pin  "FRAME:acc#2" {B(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:mux1h.itm}
load net {AbsAndMax#1:mux1h.itm(10)} -pin  "FRAME:acc#2" {B(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:mux1h.itm}
load net {AbsAndMax#1:mux1h.itm(11)} -pin  "FRAME:acc#2" {B(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:mux1h.itm}
load net {AbsAndMax#1:mux1h.itm(12)} -pin  "FRAME:acc#2" {B(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:mux1h.itm}
load net {AbsAndMax#1:mux1h.itm(13)} -pin  "FRAME:acc#2" {B(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:mux1h.itm}
load net {AbsAndMax#1:mux1h.itm(14)} -pin  "FRAME:acc#2" {B(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:mux1h.itm}
load net {AbsAndMax#1:mux1h.itm(15)} -pin  "FRAME:acc#2" {B(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:mux1h.itm}
load net {FRAME:ac_int:cctor#12.sva(0)} -pin  "FRAME:acc#2" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:ac_int:cctor#12.sva}
load net {FRAME:ac_int:cctor#12.sva(1)} -pin  "FRAME:acc#2" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:ac_int:cctor#12.sva}
load net {FRAME:ac_int:cctor#12.sva(2)} -pin  "FRAME:acc#2" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:ac_int:cctor#12.sva}
load net {FRAME:ac_int:cctor#12.sva(3)} -pin  "FRAME:acc#2" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:ac_int:cctor#12.sva}
load net {FRAME:ac_int:cctor#12.sva(4)} -pin  "FRAME:acc#2" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:ac_int:cctor#12.sva}
load net {FRAME:ac_int:cctor#12.sva(5)} -pin  "FRAME:acc#2" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:ac_int:cctor#12.sva}
load net {FRAME:ac_int:cctor#12.sva(6)} -pin  "FRAME:acc#2" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:ac_int:cctor#12.sva}
load net {FRAME:ac_int:cctor#12.sva(7)} -pin  "FRAME:acc#2" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:ac_int:cctor#12.sva}
load net {FRAME:ac_int:cctor#12.sva(8)} -pin  "FRAME:acc#2" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:ac_int:cctor#12.sva}
load net {FRAME:ac_int:cctor#12.sva(9)} -pin  "FRAME:acc#2" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:ac_int:cctor#12.sva}
load net {FRAME:ac_int:cctor#12.sva(10)} -pin  "FRAME:acc#2" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:ac_int:cctor#12.sva}
load net {FRAME:ac_int:cctor#12.sva(11)} -pin  "FRAME:acc#2" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:ac_int:cctor#12.sva}
load net {FRAME:ac_int:cctor#12.sva(12)} -pin  "FRAME:acc#2" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:ac_int:cctor#12.sva}
load net {FRAME:ac_int:cctor#12.sva(13)} -pin  "FRAME:acc#2" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:ac_int:cctor#12.sva}
load net {FRAME:ac_int:cctor#12.sva(14)} -pin  "FRAME:acc#2" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:ac_int:cctor#12.sva}
load net {FRAME:ac_int:cctor#12.sva(15)} -pin  "FRAME:acc#2" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:ac_int:cctor#12.sva}
load inst "AbsAndMax#4:else:if:not" "not(15)" "INTERFACE" -attr xrf 9471 -attr oid 544 -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:else:if:not} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(15)"
load net {bluex.sva#2(0)} -pin  "AbsAndMax#4:else:if:not" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bluex.sva#1).itm}
load net {bluex.sva#2(1)} -pin  "AbsAndMax#4:else:if:not" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bluex.sva#1).itm}
load net {bluex.sva#2(2)} -pin  "AbsAndMax#4:else:if:not" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bluex.sva#1).itm}
load net {bluex.sva#2(3)} -pin  "AbsAndMax#4:else:if:not" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bluex.sva#1).itm}
load net {bluex.sva#2(4)} -pin  "AbsAndMax#4:else:if:not" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bluex.sva#1).itm}
load net {bluex.sva#2(5)} -pin  "AbsAndMax#4:else:if:not" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bluex.sva#1).itm}
load net {bluex.sva#2(6)} -pin  "AbsAndMax#4:else:if:not" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bluex.sva#1).itm}
load net {bluex.sva#2(7)} -pin  "AbsAndMax#4:else:if:not" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bluex.sva#1).itm}
load net {bluex.sva#2(8)} -pin  "AbsAndMax#4:else:if:not" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bluex.sva#1).itm}
load net {bluex.sva#2(9)} -pin  "AbsAndMax#4:else:if:not" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bluex.sva#1).itm}
load net {bluex.sva#2(10)} -pin  "AbsAndMax#4:else:if:not" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bluex.sva#1).itm}
load net {bluex.sva#2(11)} -pin  "AbsAndMax#4:else:if:not" {A(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bluex.sva#1).itm}
load net {bluex.sva#2(12)} -pin  "AbsAndMax#4:else:if:not" {A(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bluex.sva#1).itm}
load net {bluex.sva#2(13)} -pin  "AbsAndMax#4:else:if:not" {A(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bluex.sva#1).itm}
load net {bluex.sva#2(14)} -pin  "AbsAndMax#4:else:if:not" {A(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bluex.sva#1).itm}
load net {AbsAndMax#4:else:if:not.itm(0)} -pin  "AbsAndMax#4:else:if:not" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:else:if:not.itm}
load net {AbsAndMax#4:else:if:not.itm(1)} -pin  "AbsAndMax#4:else:if:not" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:else:if:not.itm}
load net {AbsAndMax#4:else:if:not.itm(2)} -pin  "AbsAndMax#4:else:if:not" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:else:if:not.itm}
load net {AbsAndMax#4:else:if:not.itm(3)} -pin  "AbsAndMax#4:else:if:not" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:else:if:not.itm}
load net {AbsAndMax#4:else:if:not.itm(4)} -pin  "AbsAndMax#4:else:if:not" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:else:if:not.itm}
load net {AbsAndMax#4:else:if:not.itm(5)} -pin  "AbsAndMax#4:else:if:not" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:else:if:not.itm}
load net {AbsAndMax#4:else:if:not.itm(6)} -pin  "AbsAndMax#4:else:if:not" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:else:if:not.itm}
load net {AbsAndMax#4:else:if:not.itm(7)} -pin  "AbsAndMax#4:else:if:not" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:else:if:not.itm}
load net {AbsAndMax#4:else:if:not.itm(8)} -pin  "AbsAndMax#4:else:if:not" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:else:if:not.itm}
load net {AbsAndMax#4:else:if:not.itm(9)} -pin  "AbsAndMax#4:else:if:not" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:else:if:not.itm}
load net {AbsAndMax#4:else:if:not.itm(10)} -pin  "AbsAndMax#4:else:if:not" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:else:if:not.itm}
load net {AbsAndMax#4:else:if:not.itm(11)} -pin  "AbsAndMax#4:else:if:not" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:else:if:not.itm}
load net {AbsAndMax#4:else:if:not.itm(12)} -pin  "AbsAndMax#4:else:if:not" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:else:if:not.itm}
load net {AbsAndMax#4:else:if:not.itm(13)} -pin  "AbsAndMax#4:else:if:not" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:else:if:not.itm}
load net {AbsAndMax#4:else:if:not.itm(14)} -pin  "AbsAndMax#4:else:if:not" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:else:if:not.itm}
load inst "AbsAndMax#4:else:if:acc" "add(15,0,1,0,16)" "INTERFACE" -attr xrf 9472 -attr oid 545 -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:else:if:acc} -attr area 16.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(15,0,2,1,16)"
load net {AbsAndMax#4:else:if:not.itm(0)} -pin  "AbsAndMax#4:else:if:acc" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:else:if:not.itm}
load net {AbsAndMax#4:else:if:not.itm(1)} -pin  "AbsAndMax#4:else:if:acc" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:else:if:not.itm}
load net {AbsAndMax#4:else:if:not.itm(2)} -pin  "AbsAndMax#4:else:if:acc" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:else:if:not.itm}
load net {AbsAndMax#4:else:if:not.itm(3)} -pin  "AbsAndMax#4:else:if:acc" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:else:if:not.itm}
load net {AbsAndMax#4:else:if:not.itm(4)} -pin  "AbsAndMax#4:else:if:acc" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:else:if:not.itm}
load net {AbsAndMax#4:else:if:not.itm(5)} -pin  "AbsAndMax#4:else:if:acc" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:else:if:not.itm}
load net {AbsAndMax#4:else:if:not.itm(6)} -pin  "AbsAndMax#4:else:if:acc" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:else:if:not.itm}
load net {AbsAndMax#4:else:if:not.itm(7)} -pin  "AbsAndMax#4:else:if:acc" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:else:if:not.itm}
load net {AbsAndMax#4:else:if:not.itm(8)} -pin  "AbsAndMax#4:else:if:acc" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:else:if:not.itm}
load net {AbsAndMax#4:else:if:not.itm(9)} -pin  "AbsAndMax#4:else:if:acc" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:else:if:not.itm}
load net {AbsAndMax#4:else:if:not.itm(10)} -pin  "AbsAndMax#4:else:if:acc" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:else:if:not.itm}
load net {AbsAndMax#4:else:if:not.itm(11)} -pin  "AbsAndMax#4:else:if:acc" {A(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:else:if:not.itm}
load net {AbsAndMax#4:else:if:not.itm(12)} -pin  "AbsAndMax#4:else:if:acc" {A(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:else:if:not.itm}
load net {AbsAndMax#4:else:if:not.itm(13)} -pin  "AbsAndMax#4:else:if:acc" {A(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:else:if:not.itm}
load net {AbsAndMax#4:else:if:not.itm(14)} -pin  "AbsAndMax#4:else:if:acc" {A(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:else:if:not.itm}
load net {PWR} -pin  "AbsAndMax#4:else:if:acc" {B(0)} -attr @path {/edge_detect/edge_detect:core/C1_1#1}
load net {AbsAndMax#4:else:if:acc.itm(0)} -pin  "AbsAndMax#4:else:if:acc" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:else:if:acc.itm}
load net {AbsAndMax#4:else:if:acc.itm(1)} -pin  "AbsAndMax#4:else:if:acc" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:else:if:acc.itm}
load net {AbsAndMax#4:else:if:acc.itm(2)} -pin  "AbsAndMax#4:else:if:acc" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:else:if:acc.itm}
load net {AbsAndMax#4:else:if:acc.itm(3)} -pin  "AbsAndMax#4:else:if:acc" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:else:if:acc.itm}
load net {AbsAndMax#4:else:if:acc.itm(4)} -pin  "AbsAndMax#4:else:if:acc" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:else:if:acc.itm}
load net {AbsAndMax#4:else:if:acc.itm(5)} -pin  "AbsAndMax#4:else:if:acc" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:else:if:acc.itm}
load net {AbsAndMax#4:else:if:acc.itm(6)} -pin  "AbsAndMax#4:else:if:acc" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:else:if:acc.itm}
load net {AbsAndMax#4:else:if:acc.itm(7)} -pin  "AbsAndMax#4:else:if:acc" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:else:if:acc.itm}
load net {AbsAndMax#4:else:if:acc.itm(8)} -pin  "AbsAndMax#4:else:if:acc" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:else:if:acc.itm}
load net {AbsAndMax#4:else:if:acc.itm(9)} -pin  "AbsAndMax#4:else:if:acc" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:else:if:acc.itm}
load net {AbsAndMax#4:else:if:acc.itm(10)} -pin  "AbsAndMax#4:else:if:acc" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:else:if:acc.itm}
load net {AbsAndMax#4:else:if:acc.itm(11)} -pin  "AbsAndMax#4:else:if:acc" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:else:if:acc.itm}
load net {AbsAndMax#4:else:if:acc.itm(12)} -pin  "AbsAndMax#4:else:if:acc" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:else:if:acc.itm}
load net {AbsAndMax#4:else:if:acc.itm(13)} -pin  "AbsAndMax#4:else:if:acc" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:else:if:acc.itm}
load net {AbsAndMax#4:else:if:acc.itm(14)} -pin  "AbsAndMax#4:else:if:acc" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:else:if:acc.itm}
load net {AbsAndMax#4:else:if:acc.itm(15)} -pin  "AbsAndMax#4:else:if:acc" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:else:if:acc.itm}
load inst "AbsAndMax#4:nor" "nor(2,1)" "INTERFACE" -attr xrf 9473 -attr oid 546 -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:nor} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_nor(1,2)"
load net {bluex.sva#2(15)} -pin  "AbsAndMax#4:nor" {A0(0)} -attr @path {/edge_detect/edge_detect:core/slc(bluex.sva#1)#2.itm}
load net {AbsAndMax#4:if:acc.itm(6)} -pin  "AbsAndMax#4:nor" {A1(0)} -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:slc#1.itm}
load net {AbsAndMax#4:nor.itm} -pin  "AbsAndMax#4:nor" {Z(0)} -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:nor.itm}
load inst "not#172" "not(1)" "INTERFACE" -attr xrf 9474 -attr oid 547 -attr @path {/edge_detect/edge_detect:core/not#172} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {AbsAndMax#4:if:acc.itm(6)} -pin  "not#172" {A(0)} -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:slc#2.itm}
load net {not#172.itm} -pin  "not#172" {Z(0)} -attr @path {/edge_detect/edge_detect:core/not#172.itm}
load inst "AbsAndMax#4:and#1" "and(2,1)" "INTERFACE" -attr xrf 9475 -attr oid 548 -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:and#1} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,2)"
load net {bluex.sva#2(15)} -pin  "AbsAndMax#4:and#1" {A0(0)} -attr @path {/edge_detect/edge_detect:core/slc(bluex.sva#1)#4.itm}
load net {not#172.itm} -pin  "AbsAndMax#4:and#1" {A1(0)} -attr @path {/edge_detect/edge_detect:core/not#172.itm}
load net {AbsAndMax#4:and#1.itm} -pin  "AbsAndMax#4:and#1" {Z(0)} -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:and#1.itm}
load inst "AbsAndMax#4:mux1h" "mux1h(3,16)" "INTERFACE" -attr xrf 9476 -attr oid 549 -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:mux1h} -attr area 35.033984 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux1hot(16,3)"
load net {bluex.sva#2(0)} -pin  "AbsAndMax#4:mux1h" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#194.itm}
load net {bluex.sva#2(1)} -pin  "AbsAndMax#4:mux1h" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#194.itm}
load net {bluex.sva#2(2)} -pin  "AbsAndMax#4:mux1h" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#194.itm}
load net {bluex.sva#2(3)} -pin  "AbsAndMax#4:mux1h" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#194.itm}
load net {bluex.sva#2(4)} -pin  "AbsAndMax#4:mux1h" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#194.itm}
load net {bluex.sva#2(5)} -pin  "AbsAndMax#4:mux1h" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#194.itm}
load net {bluex.sva#2(6)} -pin  "AbsAndMax#4:mux1h" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#194.itm}
load net {bluex.sva#2(7)} -pin  "AbsAndMax#4:mux1h" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#194.itm}
load net {bluex.sva#2(8)} -pin  "AbsAndMax#4:mux1h" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#194.itm}
load net {bluex.sva#2(9)} -pin  "AbsAndMax#4:mux1h" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#194.itm}
load net {GND} -pin  "AbsAndMax#4:mux1h" {A0(10)} -attr @path {/edge_detect/edge_detect:core/conc#194.itm}
load net {GND} -pin  "AbsAndMax#4:mux1h" {A0(11)} -attr @path {/edge_detect/edge_detect:core/conc#194.itm}
load net {GND} -pin  "AbsAndMax#4:mux1h" {A0(12)} -attr @path {/edge_detect/edge_detect:core/conc#194.itm}
load net {GND} -pin  "AbsAndMax#4:mux1h" {A0(13)} -attr @path {/edge_detect/edge_detect:core/conc#194.itm}
load net {GND} -pin  "AbsAndMax#4:mux1h" {A0(14)} -attr @path {/edge_detect/edge_detect:core/conc#194.itm}
load net {GND} -pin  "AbsAndMax#4:mux1h" {A0(15)} -attr @path {/edge_detect/edge_detect:core/conc#194.itm}
load net {AbsAndMax#4:else:if:acc.itm(0)} -pin  "AbsAndMax#4:mux1h" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:else:if:acc.itm}
load net {AbsAndMax#4:else:if:acc.itm(1)} -pin  "AbsAndMax#4:mux1h" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:else:if:acc.itm}
load net {AbsAndMax#4:else:if:acc.itm(2)} -pin  "AbsAndMax#4:mux1h" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:else:if:acc.itm}
load net {AbsAndMax#4:else:if:acc.itm(3)} -pin  "AbsAndMax#4:mux1h" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:else:if:acc.itm}
load net {AbsAndMax#4:else:if:acc.itm(4)} -pin  "AbsAndMax#4:mux1h" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:else:if:acc.itm}
load net {AbsAndMax#4:else:if:acc.itm(5)} -pin  "AbsAndMax#4:mux1h" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:else:if:acc.itm}
load net {AbsAndMax#4:else:if:acc.itm(6)} -pin  "AbsAndMax#4:mux1h" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:else:if:acc.itm}
load net {AbsAndMax#4:else:if:acc.itm(7)} -pin  "AbsAndMax#4:mux1h" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:else:if:acc.itm}
load net {AbsAndMax#4:else:if:acc.itm(8)} -pin  "AbsAndMax#4:mux1h" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:else:if:acc.itm}
load net {AbsAndMax#4:else:if:acc.itm(9)} -pin  "AbsAndMax#4:mux1h" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:else:if:acc.itm}
load net {AbsAndMax#4:else:if:acc.itm(10)} -pin  "AbsAndMax#4:mux1h" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:else:if:acc.itm}
load net {AbsAndMax#4:else:if:acc.itm(11)} -pin  "AbsAndMax#4:mux1h" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:else:if:acc.itm}
load net {AbsAndMax#4:else:if:acc.itm(12)} -pin  "AbsAndMax#4:mux1h" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:else:if:acc.itm}
load net {AbsAndMax#4:else:if:acc.itm(13)} -pin  "AbsAndMax#4:mux1h" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:else:if:acc.itm}
load net {AbsAndMax#4:else:if:acc.itm(14)} -pin  "AbsAndMax#4:mux1h" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:else:if:acc.itm}
load net {AbsAndMax#4:else:if:acc.itm(15)} -pin  "AbsAndMax#4:mux1h" {A1(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:else:if:acc.itm}
load net {PWR} -pin  "AbsAndMax#4:mux1h" {A2(0)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "AbsAndMax#4:mux1h" {A2(1)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "AbsAndMax#4:mux1h" {A2(2)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "AbsAndMax#4:mux1h" {A2(3)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "AbsAndMax#4:mux1h" {A2(4)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "AbsAndMax#4:mux1h" {A2(5)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "AbsAndMax#4:mux1h" {A2(6)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "AbsAndMax#4:mux1h" {A2(7)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "AbsAndMax#4:mux1h" {A2(8)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "AbsAndMax#4:mux1h" {A2(9)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {GND} -pin  "AbsAndMax#4:mux1h" {A2(10)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {GND} -pin  "AbsAndMax#4:mux1h" {A2(11)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {GND} -pin  "AbsAndMax#4:mux1h" {A2(12)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {GND} -pin  "AbsAndMax#4:mux1h" {A2(13)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {GND} -pin  "AbsAndMax#4:mux1h" {A2(14)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {GND} -pin  "AbsAndMax#4:mux1h" {A2(15)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {AbsAndMax#4:nor.itm} -pin  "AbsAndMax#4:mux1h" {S0} -attr xrf 9477 -attr oid 550 -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:nor.itm}
load net {AbsAndMax#4:and#1.itm} -pin  "AbsAndMax#4:mux1h" {S1} -attr xrf 9478 -attr oid 551 -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:and#1.itm}
load net {AbsAndMax#4:if:acc.itm(6)} -pin  "AbsAndMax#4:mux1h" {S2} -attr xrf 9479 -attr oid 552 -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:slc.itm}
load net {AbsAndMax#4:mux1h.itm(0)} -pin  "AbsAndMax#4:mux1h" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:mux1h.itm}
load net {AbsAndMax#4:mux1h.itm(1)} -pin  "AbsAndMax#4:mux1h" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:mux1h.itm}
load net {AbsAndMax#4:mux1h.itm(2)} -pin  "AbsAndMax#4:mux1h" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:mux1h.itm}
load net {AbsAndMax#4:mux1h.itm(3)} -pin  "AbsAndMax#4:mux1h" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:mux1h.itm}
load net {AbsAndMax#4:mux1h.itm(4)} -pin  "AbsAndMax#4:mux1h" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:mux1h.itm}
load net {AbsAndMax#4:mux1h.itm(5)} -pin  "AbsAndMax#4:mux1h" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:mux1h.itm}
load net {AbsAndMax#4:mux1h.itm(6)} -pin  "AbsAndMax#4:mux1h" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:mux1h.itm}
load net {AbsAndMax#4:mux1h.itm(7)} -pin  "AbsAndMax#4:mux1h" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:mux1h.itm}
load net {AbsAndMax#4:mux1h.itm(8)} -pin  "AbsAndMax#4:mux1h" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:mux1h.itm}
load net {AbsAndMax#4:mux1h.itm(9)} -pin  "AbsAndMax#4:mux1h" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:mux1h.itm}
load net {AbsAndMax#4:mux1h.itm(10)} -pin  "AbsAndMax#4:mux1h" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:mux1h.itm}
load net {AbsAndMax#4:mux1h.itm(11)} -pin  "AbsAndMax#4:mux1h" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:mux1h.itm}
load net {AbsAndMax#4:mux1h.itm(12)} -pin  "AbsAndMax#4:mux1h" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:mux1h.itm}
load net {AbsAndMax#4:mux1h.itm(13)} -pin  "AbsAndMax#4:mux1h" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:mux1h.itm}
load net {AbsAndMax#4:mux1h.itm(14)} -pin  "AbsAndMax#4:mux1h" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:mux1h.itm}
load net {AbsAndMax#4:mux1h.itm(15)} -pin  "AbsAndMax#4:mux1h" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:mux1h.itm}
load inst "AbsAndMax#5:else:if:not" "not(15)" "INTERFACE" -attr xrf 9480 -attr oid 553 -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:else:if:not} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(15)"
load net {bluey.sva#2(0)} -pin  "AbsAndMax#5:else:if:not" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bluey.sva#1).itm}
load net {bluey.sva#2(1)} -pin  "AbsAndMax#5:else:if:not" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bluey.sva#1).itm}
load net {bluey.sva#2(2)} -pin  "AbsAndMax#5:else:if:not" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bluey.sva#1).itm}
load net {bluey.sva#2(3)} -pin  "AbsAndMax#5:else:if:not" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bluey.sva#1).itm}
load net {bluey.sva#2(4)} -pin  "AbsAndMax#5:else:if:not" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bluey.sva#1).itm}
load net {bluey.sva#2(5)} -pin  "AbsAndMax#5:else:if:not" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bluey.sva#1).itm}
load net {bluey.sva#2(6)} -pin  "AbsAndMax#5:else:if:not" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bluey.sva#1).itm}
load net {bluey.sva#2(7)} -pin  "AbsAndMax#5:else:if:not" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bluey.sva#1).itm}
load net {bluey.sva#2(8)} -pin  "AbsAndMax#5:else:if:not" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bluey.sva#1).itm}
load net {bluey.sva#2(9)} -pin  "AbsAndMax#5:else:if:not" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bluey.sva#1).itm}
load net {bluey.sva#2(10)} -pin  "AbsAndMax#5:else:if:not" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bluey.sva#1).itm}
load net {bluey.sva#2(11)} -pin  "AbsAndMax#5:else:if:not" {A(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bluey.sva#1).itm}
load net {bluey.sva#2(12)} -pin  "AbsAndMax#5:else:if:not" {A(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bluey.sva#1).itm}
load net {bluey.sva#2(13)} -pin  "AbsAndMax#5:else:if:not" {A(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bluey.sva#1).itm}
load net {bluey.sva#2(14)} -pin  "AbsAndMax#5:else:if:not" {A(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bluey.sva#1).itm}
load net {AbsAndMax#5:else:if:not.itm(0)} -pin  "AbsAndMax#5:else:if:not" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:else:if:not.itm}
load net {AbsAndMax#5:else:if:not.itm(1)} -pin  "AbsAndMax#5:else:if:not" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:else:if:not.itm}
load net {AbsAndMax#5:else:if:not.itm(2)} -pin  "AbsAndMax#5:else:if:not" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:else:if:not.itm}
load net {AbsAndMax#5:else:if:not.itm(3)} -pin  "AbsAndMax#5:else:if:not" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:else:if:not.itm}
load net {AbsAndMax#5:else:if:not.itm(4)} -pin  "AbsAndMax#5:else:if:not" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:else:if:not.itm}
load net {AbsAndMax#5:else:if:not.itm(5)} -pin  "AbsAndMax#5:else:if:not" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:else:if:not.itm}
load net {AbsAndMax#5:else:if:not.itm(6)} -pin  "AbsAndMax#5:else:if:not" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:else:if:not.itm}
load net {AbsAndMax#5:else:if:not.itm(7)} -pin  "AbsAndMax#5:else:if:not" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:else:if:not.itm}
load net {AbsAndMax#5:else:if:not.itm(8)} -pin  "AbsAndMax#5:else:if:not" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:else:if:not.itm}
load net {AbsAndMax#5:else:if:not.itm(9)} -pin  "AbsAndMax#5:else:if:not" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:else:if:not.itm}
load net {AbsAndMax#5:else:if:not.itm(10)} -pin  "AbsAndMax#5:else:if:not" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:else:if:not.itm}
load net {AbsAndMax#5:else:if:not.itm(11)} -pin  "AbsAndMax#5:else:if:not" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:else:if:not.itm}
load net {AbsAndMax#5:else:if:not.itm(12)} -pin  "AbsAndMax#5:else:if:not" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:else:if:not.itm}
load net {AbsAndMax#5:else:if:not.itm(13)} -pin  "AbsAndMax#5:else:if:not" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:else:if:not.itm}
load net {AbsAndMax#5:else:if:not.itm(14)} -pin  "AbsAndMax#5:else:if:not" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:else:if:not.itm}
load inst "AbsAndMax#5:else:if:acc" "add(15,0,1,0,16)" "INTERFACE" -attr xrf 9481 -attr oid 554 -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:else:if:acc} -attr area 16.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(15,0,2,1,16)"
load net {AbsAndMax#5:else:if:not.itm(0)} -pin  "AbsAndMax#5:else:if:acc" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:else:if:not.itm}
load net {AbsAndMax#5:else:if:not.itm(1)} -pin  "AbsAndMax#5:else:if:acc" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:else:if:not.itm}
load net {AbsAndMax#5:else:if:not.itm(2)} -pin  "AbsAndMax#5:else:if:acc" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:else:if:not.itm}
load net {AbsAndMax#5:else:if:not.itm(3)} -pin  "AbsAndMax#5:else:if:acc" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:else:if:not.itm}
load net {AbsAndMax#5:else:if:not.itm(4)} -pin  "AbsAndMax#5:else:if:acc" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:else:if:not.itm}
load net {AbsAndMax#5:else:if:not.itm(5)} -pin  "AbsAndMax#5:else:if:acc" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:else:if:not.itm}
load net {AbsAndMax#5:else:if:not.itm(6)} -pin  "AbsAndMax#5:else:if:acc" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:else:if:not.itm}
load net {AbsAndMax#5:else:if:not.itm(7)} -pin  "AbsAndMax#5:else:if:acc" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:else:if:not.itm}
load net {AbsAndMax#5:else:if:not.itm(8)} -pin  "AbsAndMax#5:else:if:acc" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:else:if:not.itm}
load net {AbsAndMax#5:else:if:not.itm(9)} -pin  "AbsAndMax#5:else:if:acc" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:else:if:not.itm}
load net {AbsAndMax#5:else:if:not.itm(10)} -pin  "AbsAndMax#5:else:if:acc" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:else:if:not.itm}
load net {AbsAndMax#5:else:if:not.itm(11)} -pin  "AbsAndMax#5:else:if:acc" {A(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:else:if:not.itm}
load net {AbsAndMax#5:else:if:not.itm(12)} -pin  "AbsAndMax#5:else:if:acc" {A(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:else:if:not.itm}
load net {AbsAndMax#5:else:if:not.itm(13)} -pin  "AbsAndMax#5:else:if:acc" {A(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:else:if:not.itm}
load net {AbsAndMax#5:else:if:not.itm(14)} -pin  "AbsAndMax#5:else:if:acc" {A(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:else:if:not.itm}
load net {PWR} -pin  "AbsAndMax#5:else:if:acc" {B(0)} -attr @path {/edge_detect/edge_detect:core/C1_1#1}
load net {AbsAndMax#5:else:if:acc.itm(0)} -pin  "AbsAndMax#5:else:if:acc" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:else:if:acc.itm}
load net {AbsAndMax#5:else:if:acc.itm(1)} -pin  "AbsAndMax#5:else:if:acc" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:else:if:acc.itm}
load net {AbsAndMax#5:else:if:acc.itm(2)} -pin  "AbsAndMax#5:else:if:acc" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:else:if:acc.itm}
load net {AbsAndMax#5:else:if:acc.itm(3)} -pin  "AbsAndMax#5:else:if:acc" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:else:if:acc.itm}
load net {AbsAndMax#5:else:if:acc.itm(4)} -pin  "AbsAndMax#5:else:if:acc" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:else:if:acc.itm}
load net {AbsAndMax#5:else:if:acc.itm(5)} -pin  "AbsAndMax#5:else:if:acc" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:else:if:acc.itm}
load net {AbsAndMax#5:else:if:acc.itm(6)} -pin  "AbsAndMax#5:else:if:acc" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:else:if:acc.itm}
load net {AbsAndMax#5:else:if:acc.itm(7)} -pin  "AbsAndMax#5:else:if:acc" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:else:if:acc.itm}
load net {AbsAndMax#5:else:if:acc.itm(8)} -pin  "AbsAndMax#5:else:if:acc" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:else:if:acc.itm}
load net {AbsAndMax#5:else:if:acc.itm(9)} -pin  "AbsAndMax#5:else:if:acc" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:else:if:acc.itm}
load net {AbsAndMax#5:else:if:acc.itm(10)} -pin  "AbsAndMax#5:else:if:acc" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:else:if:acc.itm}
load net {AbsAndMax#5:else:if:acc.itm(11)} -pin  "AbsAndMax#5:else:if:acc" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:else:if:acc.itm}
load net {AbsAndMax#5:else:if:acc.itm(12)} -pin  "AbsAndMax#5:else:if:acc" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:else:if:acc.itm}
load net {AbsAndMax#5:else:if:acc.itm(13)} -pin  "AbsAndMax#5:else:if:acc" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:else:if:acc.itm}
load net {AbsAndMax#5:else:if:acc.itm(14)} -pin  "AbsAndMax#5:else:if:acc" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:else:if:acc.itm}
load net {AbsAndMax#5:else:if:acc.itm(15)} -pin  "AbsAndMax#5:else:if:acc" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:else:if:acc.itm}
load inst "AbsAndMax#5:nor" "nor(2,1)" "INTERFACE" -attr xrf 9482 -attr oid 555 -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:nor} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_nor(1,2)"
load net {bluey.sva#2(15)} -pin  "AbsAndMax#5:nor" {A0(0)} -attr @path {/edge_detect/edge_detect:core/slc(bluey.sva#1)#2.itm}
load net {AbsAndMax#5:if:acc.itm(6)} -pin  "AbsAndMax#5:nor" {A1(0)} -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:slc#1.itm}
load net {AbsAndMax#5:nor.itm} -pin  "AbsAndMax#5:nor" {Z(0)} -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:nor.itm}
load inst "not#173" "not(1)" "INTERFACE" -attr xrf 9483 -attr oid 556 -attr @path {/edge_detect/edge_detect:core/not#173} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {AbsAndMax#5:if:acc.itm(6)} -pin  "not#173" {A(0)} -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:slc#2.itm}
load net {not#173.itm} -pin  "not#173" {Z(0)} -attr @path {/edge_detect/edge_detect:core/not#173.itm}
load inst "AbsAndMax#5:and#1" "and(2,1)" "INTERFACE" -attr xrf 9484 -attr oid 557 -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:and#1} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,2)"
load net {bluey.sva#2(15)} -pin  "AbsAndMax#5:and#1" {A0(0)} -attr @path {/edge_detect/edge_detect:core/slc(bluey.sva#1)#4.itm}
load net {not#173.itm} -pin  "AbsAndMax#5:and#1" {A1(0)} -attr @path {/edge_detect/edge_detect:core/not#173.itm}
load net {AbsAndMax#5:and#1.itm} -pin  "AbsAndMax#5:and#1" {Z(0)} -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:and#1.itm}
load inst "AbsAndMax#5:mux1h" "mux1h(3,16)" "INTERFACE" -attr xrf 9485 -attr oid 558 -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:mux1h} -attr area 35.033984 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux1hot(16,3)"
load net {bluey.sva#2(0)} -pin  "AbsAndMax#5:mux1h" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#195.itm}
load net {bluey.sva#2(1)} -pin  "AbsAndMax#5:mux1h" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#195.itm}
load net {bluey.sva#2(2)} -pin  "AbsAndMax#5:mux1h" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#195.itm}
load net {bluey.sva#2(3)} -pin  "AbsAndMax#5:mux1h" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#195.itm}
load net {bluey.sva#2(4)} -pin  "AbsAndMax#5:mux1h" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#195.itm}
load net {bluey.sva#2(5)} -pin  "AbsAndMax#5:mux1h" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#195.itm}
load net {bluey.sva#2(6)} -pin  "AbsAndMax#5:mux1h" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#195.itm}
load net {bluey.sva#2(7)} -pin  "AbsAndMax#5:mux1h" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#195.itm}
load net {bluey.sva#2(8)} -pin  "AbsAndMax#5:mux1h" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#195.itm}
load net {bluey.sva#2(9)} -pin  "AbsAndMax#5:mux1h" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#195.itm}
load net {GND} -pin  "AbsAndMax#5:mux1h" {A0(10)} -attr @path {/edge_detect/edge_detect:core/conc#195.itm}
load net {GND} -pin  "AbsAndMax#5:mux1h" {A0(11)} -attr @path {/edge_detect/edge_detect:core/conc#195.itm}
load net {GND} -pin  "AbsAndMax#5:mux1h" {A0(12)} -attr @path {/edge_detect/edge_detect:core/conc#195.itm}
load net {GND} -pin  "AbsAndMax#5:mux1h" {A0(13)} -attr @path {/edge_detect/edge_detect:core/conc#195.itm}
load net {GND} -pin  "AbsAndMax#5:mux1h" {A0(14)} -attr @path {/edge_detect/edge_detect:core/conc#195.itm}
load net {GND} -pin  "AbsAndMax#5:mux1h" {A0(15)} -attr @path {/edge_detect/edge_detect:core/conc#195.itm}
load net {AbsAndMax#5:else:if:acc.itm(0)} -pin  "AbsAndMax#5:mux1h" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:else:if:acc.itm}
load net {AbsAndMax#5:else:if:acc.itm(1)} -pin  "AbsAndMax#5:mux1h" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:else:if:acc.itm}
load net {AbsAndMax#5:else:if:acc.itm(2)} -pin  "AbsAndMax#5:mux1h" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:else:if:acc.itm}
load net {AbsAndMax#5:else:if:acc.itm(3)} -pin  "AbsAndMax#5:mux1h" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:else:if:acc.itm}
load net {AbsAndMax#5:else:if:acc.itm(4)} -pin  "AbsAndMax#5:mux1h" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:else:if:acc.itm}
load net {AbsAndMax#5:else:if:acc.itm(5)} -pin  "AbsAndMax#5:mux1h" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:else:if:acc.itm}
load net {AbsAndMax#5:else:if:acc.itm(6)} -pin  "AbsAndMax#5:mux1h" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:else:if:acc.itm}
load net {AbsAndMax#5:else:if:acc.itm(7)} -pin  "AbsAndMax#5:mux1h" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:else:if:acc.itm}
load net {AbsAndMax#5:else:if:acc.itm(8)} -pin  "AbsAndMax#5:mux1h" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:else:if:acc.itm}
load net {AbsAndMax#5:else:if:acc.itm(9)} -pin  "AbsAndMax#5:mux1h" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:else:if:acc.itm}
load net {AbsAndMax#5:else:if:acc.itm(10)} -pin  "AbsAndMax#5:mux1h" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:else:if:acc.itm}
load net {AbsAndMax#5:else:if:acc.itm(11)} -pin  "AbsAndMax#5:mux1h" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:else:if:acc.itm}
load net {AbsAndMax#5:else:if:acc.itm(12)} -pin  "AbsAndMax#5:mux1h" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:else:if:acc.itm}
load net {AbsAndMax#5:else:if:acc.itm(13)} -pin  "AbsAndMax#5:mux1h" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:else:if:acc.itm}
load net {AbsAndMax#5:else:if:acc.itm(14)} -pin  "AbsAndMax#5:mux1h" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:else:if:acc.itm}
load net {AbsAndMax#5:else:if:acc.itm(15)} -pin  "AbsAndMax#5:mux1h" {A1(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:else:if:acc.itm}
load net {PWR} -pin  "AbsAndMax#5:mux1h" {A2(0)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "AbsAndMax#5:mux1h" {A2(1)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "AbsAndMax#5:mux1h" {A2(2)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "AbsAndMax#5:mux1h" {A2(3)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "AbsAndMax#5:mux1h" {A2(4)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "AbsAndMax#5:mux1h" {A2(5)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "AbsAndMax#5:mux1h" {A2(6)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "AbsAndMax#5:mux1h" {A2(7)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "AbsAndMax#5:mux1h" {A2(8)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "AbsAndMax#5:mux1h" {A2(9)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {GND} -pin  "AbsAndMax#5:mux1h" {A2(10)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {GND} -pin  "AbsAndMax#5:mux1h" {A2(11)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {GND} -pin  "AbsAndMax#5:mux1h" {A2(12)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {GND} -pin  "AbsAndMax#5:mux1h" {A2(13)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {GND} -pin  "AbsAndMax#5:mux1h" {A2(14)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {GND} -pin  "AbsAndMax#5:mux1h" {A2(15)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {AbsAndMax#5:nor.itm} -pin  "AbsAndMax#5:mux1h" {S0} -attr xrf 9486 -attr oid 559 -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:nor.itm}
load net {AbsAndMax#5:and#1.itm} -pin  "AbsAndMax#5:mux1h" {S1} -attr xrf 9487 -attr oid 560 -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:and#1.itm}
load net {AbsAndMax#5:if:acc.itm(6)} -pin  "AbsAndMax#5:mux1h" {S2} -attr xrf 9488 -attr oid 561 -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:slc.itm}
load net {AbsAndMax#5:mux1h.itm(0)} -pin  "AbsAndMax#5:mux1h" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:mux1h.itm}
load net {AbsAndMax#5:mux1h.itm(1)} -pin  "AbsAndMax#5:mux1h" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:mux1h.itm}
load net {AbsAndMax#5:mux1h.itm(2)} -pin  "AbsAndMax#5:mux1h" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:mux1h.itm}
load net {AbsAndMax#5:mux1h.itm(3)} -pin  "AbsAndMax#5:mux1h" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:mux1h.itm}
load net {AbsAndMax#5:mux1h.itm(4)} -pin  "AbsAndMax#5:mux1h" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:mux1h.itm}
load net {AbsAndMax#5:mux1h.itm(5)} -pin  "AbsAndMax#5:mux1h" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:mux1h.itm}
load net {AbsAndMax#5:mux1h.itm(6)} -pin  "AbsAndMax#5:mux1h" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:mux1h.itm}
load net {AbsAndMax#5:mux1h.itm(7)} -pin  "AbsAndMax#5:mux1h" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:mux1h.itm}
load net {AbsAndMax#5:mux1h.itm(8)} -pin  "AbsAndMax#5:mux1h" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:mux1h.itm}
load net {AbsAndMax#5:mux1h.itm(9)} -pin  "AbsAndMax#5:mux1h" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:mux1h.itm}
load net {AbsAndMax#5:mux1h.itm(10)} -pin  "AbsAndMax#5:mux1h" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:mux1h.itm}
load net {AbsAndMax#5:mux1h.itm(11)} -pin  "AbsAndMax#5:mux1h" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:mux1h.itm}
load net {AbsAndMax#5:mux1h.itm(12)} -pin  "AbsAndMax#5:mux1h" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:mux1h.itm}
load net {AbsAndMax#5:mux1h.itm(13)} -pin  "AbsAndMax#5:mux1h" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:mux1h.itm}
load net {AbsAndMax#5:mux1h.itm(14)} -pin  "AbsAndMax#5:mux1h" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:mux1h.itm}
load net {AbsAndMax#5:mux1h.itm(15)} -pin  "AbsAndMax#5:mux1h" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:mux1h.itm}
load inst "FRAME:acc#3" "add(16,-1,16,-1,16)" "INTERFACE" -attr xrf 9489 -attr oid 562 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#3} -attr area 17.189078 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(16,0,16,0,16)"
load net {AbsAndMax#4:mux1h.itm(0)} -pin  "FRAME:acc#3" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:mux1h.itm}
load net {AbsAndMax#4:mux1h.itm(1)} -pin  "FRAME:acc#3" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:mux1h.itm}
load net {AbsAndMax#4:mux1h.itm(2)} -pin  "FRAME:acc#3" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:mux1h.itm}
load net {AbsAndMax#4:mux1h.itm(3)} -pin  "FRAME:acc#3" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:mux1h.itm}
load net {AbsAndMax#4:mux1h.itm(4)} -pin  "FRAME:acc#3" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:mux1h.itm}
load net {AbsAndMax#4:mux1h.itm(5)} -pin  "FRAME:acc#3" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:mux1h.itm}
load net {AbsAndMax#4:mux1h.itm(6)} -pin  "FRAME:acc#3" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:mux1h.itm}
load net {AbsAndMax#4:mux1h.itm(7)} -pin  "FRAME:acc#3" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:mux1h.itm}
load net {AbsAndMax#4:mux1h.itm(8)} -pin  "FRAME:acc#3" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:mux1h.itm}
load net {AbsAndMax#4:mux1h.itm(9)} -pin  "FRAME:acc#3" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:mux1h.itm}
load net {AbsAndMax#4:mux1h.itm(10)} -pin  "FRAME:acc#3" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:mux1h.itm}
load net {AbsAndMax#4:mux1h.itm(11)} -pin  "FRAME:acc#3" {A(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:mux1h.itm}
load net {AbsAndMax#4:mux1h.itm(12)} -pin  "FRAME:acc#3" {A(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:mux1h.itm}
load net {AbsAndMax#4:mux1h.itm(13)} -pin  "FRAME:acc#3" {A(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:mux1h.itm}
load net {AbsAndMax#4:mux1h.itm(14)} -pin  "FRAME:acc#3" {A(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:mux1h.itm}
load net {AbsAndMax#4:mux1h.itm(15)} -pin  "FRAME:acc#3" {A(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:mux1h.itm}
load net {AbsAndMax#5:mux1h.itm(0)} -pin  "FRAME:acc#3" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:mux1h.itm}
load net {AbsAndMax#5:mux1h.itm(1)} -pin  "FRAME:acc#3" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:mux1h.itm}
load net {AbsAndMax#5:mux1h.itm(2)} -pin  "FRAME:acc#3" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:mux1h.itm}
load net {AbsAndMax#5:mux1h.itm(3)} -pin  "FRAME:acc#3" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:mux1h.itm}
load net {AbsAndMax#5:mux1h.itm(4)} -pin  "FRAME:acc#3" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:mux1h.itm}
load net {AbsAndMax#5:mux1h.itm(5)} -pin  "FRAME:acc#3" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:mux1h.itm}
load net {AbsAndMax#5:mux1h.itm(6)} -pin  "FRAME:acc#3" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:mux1h.itm}
load net {AbsAndMax#5:mux1h.itm(7)} -pin  "FRAME:acc#3" {B(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:mux1h.itm}
load net {AbsAndMax#5:mux1h.itm(8)} -pin  "FRAME:acc#3" {B(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:mux1h.itm}
load net {AbsAndMax#5:mux1h.itm(9)} -pin  "FRAME:acc#3" {B(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:mux1h.itm}
load net {AbsAndMax#5:mux1h.itm(10)} -pin  "FRAME:acc#3" {B(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:mux1h.itm}
load net {AbsAndMax#5:mux1h.itm(11)} -pin  "FRAME:acc#3" {B(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:mux1h.itm}
load net {AbsAndMax#5:mux1h.itm(12)} -pin  "FRAME:acc#3" {B(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:mux1h.itm}
load net {AbsAndMax#5:mux1h.itm(13)} -pin  "FRAME:acc#3" {B(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:mux1h.itm}
load net {AbsAndMax#5:mux1h.itm(14)} -pin  "FRAME:acc#3" {B(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:mux1h.itm}
load net {AbsAndMax#5:mux1h.itm(15)} -pin  "FRAME:acc#3" {B(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:mux1h.itm}
load net {FRAME:ac_int:cctor#13.sva(0)} -pin  "FRAME:acc#3" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:ac_int:cctor#13.sva}
load net {FRAME:ac_int:cctor#13.sva(1)} -pin  "FRAME:acc#3" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:ac_int:cctor#13.sva}
load net {FRAME:ac_int:cctor#13.sva(2)} -pin  "FRAME:acc#3" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:ac_int:cctor#13.sva}
load net {FRAME:ac_int:cctor#13.sva(3)} -pin  "FRAME:acc#3" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:ac_int:cctor#13.sva}
load net {FRAME:ac_int:cctor#13.sva(4)} -pin  "FRAME:acc#3" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:ac_int:cctor#13.sva}
load net {FRAME:ac_int:cctor#13.sva(5)} -pin  "FRAME:acc#3" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:ac_int:cctor#13.sva}
load net {FRAME:ac_int:cctor#13.sva(6)} -pin  "FRAME:acc#3" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:ac_int:cctor#13.sva}
load net {FRAME:ac_int:cctor#13.sva(7)} -pin  "FRAME:acc#3" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:ac_int:cctor#13.sva}
load net {FRAME:ac_int:cctor#13.sva(8)} -pin  "FRAME:acc#3" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:ac_int:cctor#13.sva}
load net {FRAME:ac_int:cctor#13.sva(9)} -pin  "FRAME:acc#3" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:ac_int:cctor#13.sva}
load net {FRAME:ac_int:cctor#13.sva(10)} -pin  "FRAME:acc#3" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:ac_int:cctor#13.sva}
load net {FRAME:ac_int:cctor#13.sva(11)} -pin  "FRAME:acc#3" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:ac_int:cctor#13.sva}
load net {FRAME:ac_int:cctor#13.sva(12)} -pin  "FRAME:acc#3" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:ac_int:cctor#13.sva}
load net {FRAME:ac_int:cctor#13.sva(13)} -pin  "FRAME:acc#3" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:ac_int:cctor#13.sva}
load net {FRAME:ac_int:cctor#13.sva(14)} -pin  "FRAME:acc#3" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:ac_int:cctor#13.sva}
load net {FRAME:ac_int:cctor#13.sva(15)} -pin  "FRAME:acc#3" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:ac_int:cctor#13.sva}
load inst "AbsAndMax#2:else:if:not" "not(15)" "INTERFACE" -attr xrf 9490 -attr oid 563 -attr vt dc -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:else:if:not} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(15)"
load net {greenx.sva#2(0)} -pin  "AbsAndMax#2:else:if:not" {A(0)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/slc(greenx.sva#1).itm}
load net {greenx.sva#2(1)} -pin  "AbsAndMax#2:else:if:not" {A(1)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/slc(greenx.sva#1).itm}
load net {greenx.sva#2(2)} -pin  "AbsAndMax#2:else:if:not" {A(2)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/slc(greenx.sva#1).itm}
load net {greenx.sva#2(3)} -pin  "AbsAndMax#2:else:if:not" {A(3)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/slc(greenx.sva#1).itm}
load net {greenx.sva#2(4)} -pin  "AbsAndMax#2:else:if:not" {A(4)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/slc(greenx.sva#1).itm}
load net {greenx.sva#2(5)} -pin  "AbsAndMax#2:else:if:not" {A(5)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/slc(greenx.sva#1).itm}
load net {greenx.sva#2(6)} -pin  "AbsAndMax#2:else:if:not" {A(6)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/slc(greenx.sva#1).itm}
load net {greenx.sva#2(7)} -pin  "AbsAndMax#2:else:if:not" {A(7)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/slc(greenx.sva#1).itm}
load net {greenx.sva#2(8)} -pin  "AbsAndMax#2:else:if:not" {A(8)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/slc(greenx.sva#1).itm}
load net {greenx.sva#2(9)} -pin  "AbsAndMax#2:else:if:not" {A(9)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/slc(greenx.sva#1).itm}
load net {greenx.sva#2(10)} -pin  "AbsAndMax#2:else:if:not" {A(10)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/slc(greenx.sva#1).itm}
load net {greenx.sva#2(11)} -pin  "AbsAndMax#2:else:if:not" {A(11)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/slc(greenx.sva#1).itm}
load net {greenx.sva#2(12)} -pin  "AbsAndMax#2:else:if:not" {A(12)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/slc(greenx.sva#1).itm}
load net {greenx.sva#2(13)} -pin  "AbsAndMax#2:else:if:not" {A(13)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/slc(greenx.sva#1).itm}
load net {greenx.sva#2(14)} -pin  "AbsAndMax#2:else:if:not" {A(14)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/slc(greenx.sva#1).itm}
load net {AbsAndMax#2:else:if:not.itm(0)} -pin  "AbsAndMax#2:else:if:not" {Z(0)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:else:if:not.itm}
load net {AbsAndMax#2:else:if:not.itm(1)} -pin  "AbsAndMax#2:else:if:not" {Z(1)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:else:if:not.itm}
load net {AbsAndMax#2:else:if:not.itm(2)} -pin  "AbsAndMax#2:else:if:not" {Z(2)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:else:if:not.itm}
load net {AbsAndMax#2:else:if:not.itm(3)} -pin  "AbsAndMax#2:else:if:not" {Z(3)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:else:if:not.itm}
load net {AbsAndMax#2:else:if:not.itm(4)} -pin  "AbsAndMax#2:else:if:not" {Z(4)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:else:if:not.itm}
load net {AbsAndMax#2:else:if:not.itm(5)} -pin  "AbsAndMax#2:else:if:not" {Z(5)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:else:if:not.itm}
load net {AbsAndMax#2:else:if:not.itm(6)} -pin  "AbsAndMax#2:else:if:not" {Z(6)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:else:if:not.itm}
load net {AbsAndMax#2:else:if:not.itm(7)} -pin  "AbsAndMax#2:else:if:not" {Z(7)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:else:if:not.itm}
load net {AbsAndMax#2:else:if:not.itm(8)} -pin  "AbsAndMax#2:else:if:not" {Z(8)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:else:if:not.itm}
load net {AbsAndMax#2:else:if:not.itm(9)} -pin  "AbsAndMax#2:else:if:not" {Z(9)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:else:if:not.itm}
load net {AbsAndMax#2:else:if:not.itm(10)} -pin  "AbsAndMax#2:else:if:not" {Z(10)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:else:if:not.itm}
load net {AbsAndMax#2:else:if:not.itm(11)} -pin  "AbsAndMax#2:else:if:not" {Z(11)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:else:if:not.itm}
load net {AbsAndMax#2:else:if:not.itm(12)} -pin  "AbsAndMax#2:else:if:not" {Z(12)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:else:if:not.itm}
load net {AbsAndMax#2:else:if:not.itm(13)} -pin  "AbsAndMax#2:else:if:not" {Z(13)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:else:if:not.itm}
load net {AbsAndMax#2:else:if:not.itm(14)} -pin  "AbsAndMax#2:else:if:not" {Z(14)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:else:if:not.itm}
load inst "AbsAndMax#2:else:if:acc" "add(15,0,1,0,16)" "INTERFACE" -attr xrf 9491 -attr oid 564 -attr vt dc -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:else:if:acc} -attr area 16.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(15,0,2,1,16)"
load net {AbsAndMax#2:else:if:not.itm(0)} -pin  "AbsAndMax#2:else:if:acc" {A(0)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:else:if:not.itm}
load net {AbsAndMax#2:else:if:not.itm(1)} -pin  "AbsAndMax#2:else:if:acc" {A(1)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:else:if:not.itm}
load net {AbsAndMax#2:else:if:not.itm(2)} -pin  "AbsAndMax#2:else:if:acc" {A(2)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:else:if:not.itm}
load net {AbsAndMax#2:else:if:not.itm(3)} -pin  "AbsAndMax#2:else:if:acc" {A(3)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:else:if:not.itm}
load net {AbsAndMax#2:else:if:not.itm(4)} -pin  "AbsAndMax#2:else:if:acc" {A(4)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:else:if:not.itm}
load net {AbsAndMax#2:else:if:not.itm(5)} -pin  "AbsAndMax#2:else:if:acc" {A(5)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:else:if:not.itm}
load net {AbsAndMax#2:else:if:not.itm(6)} -pin  "AbsAndMax#2:else:if:acc" {A(6)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:else:if:not.itm}
load net {AbsAndMax#2:else:if:not.itm(7)} -pin  "AbsAndMax#2:else:if:acc" {A(7)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:else:if:not.itm}
load net {AbsAndMax#2:else:if:not.itm(8)} -pin  "AbsAndMax#2:else:if:acc" {A(8)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:else:if:not.itm}
load net {AbsAndMax#2:else:if:not.itm(9)} -pin  "AbsAndMax#2:else:if:acc" {A(9)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:else:if:not.itm}
load net {AbsAndMax#2:else:if:not.itm(10)} -pin  "AbsAndMax#2:else:if:acc" {A(10)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:else:if:not.itm}
load net {AbsAndMax#2:else:if:not.itm(11)} -pin  "AbsAndMax#2:else:if:acc" {A(11)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:else:if:not.itm}
load net {AbsAndMax#2:else:if:not.itm(12)} -pin  "AbsAndMax#2:else:if:acc" {A(12)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:else:if:not.itm}
load net {AbsAndMax#2:else:if:not.itm(13)} -pin  "AbsAndMax#2:else:if:acc" {A(13)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:else:if:not.itm}
load net {AbsAndMax#2:else:if:not.itm(14)} -pin  "AbsAndMax#2:else:if:acc" {A(14)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:else:if:not.itm}
load net {PWR} -pin  "AbsAndMax#2:else:if:acc" {B(0)} -attr @path {/edge_detect/edge_detect:core/C1_1#1}
load net {AbsAndMax#2:else:if:acc.itm(0)} -pin  "AbsAndMax#2:else:if:acc" {Z(0)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:else:if:acc.itm}
load net {AbsAndMax#2:else:if:acc.itm(1)} -pin  "AbsAndMax#2:else:if:acc" {Z(1)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:else:if:acc.itm}
load net {AbsAndMax#2:else:if:acc.itm(2)} -pin  "AbsAndMax#2:else:if:acc" {Z(2)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:else:if:acc.itm}
load net {AbsAndMax#2:else:if:acc.itm(3)} -pin  "AbsAndMax#2:else:if:acc" {Z(3)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:else:if:acc.itm}
load net {AbsAndMax#2:else:if:acc.itm(4)} -pin  "AbsAndMax#2:else:if:acc" {Z(4)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:else:if:acc.itm}
load net {AbsAndMax#2:else:if:acc.itm(5)} -pin  "AbsAndMax#2:else:if:acc" {Z(5)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:else:if:acc.itm}
load net {AbsAndMax#2:else:if:acc.itm(6)} -pin  "AbsAndMax#2:else:if:acc" {Z(6)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:else:if:acc.itm}
load net {AbsAndMax#2:else:if:acc.itm(7)} -pin  "AbsAndMax#2:else:if:acc" {Z(7)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:else:if:acc.itm}
load net {AbsAndMax#2:else:if:acc.itm(8)} -pin  "AbsAndMax#2:else:if:acc" {Z(8)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:else:if:acc.itm}
load net {AbsAndMax#2:else:if:acc.itm(9)} -pin  "AbsAndMax#2:else:if:acc" {Z(9)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:else:if:acc.itm}
load net {AbsAndMax#2:else:if:acc.itm(10)} -pin  "AbsAndMax#2:else:if:acc" {Z(10)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:else:if:acc.itm}
load net {AbsAndMax#2:else:if:acc.itm(11)} -pin  "AbsAndMax#2:else:if:acc" {Z(11)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:else:if:acc.itm}
load net {AbsAndMax#2:else:if:acc.itm(12)} -pin  "AbsAndMax#2:else:if:acc" {Z(12)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:else:if:acc.itm}
load net {AbsAndMax#2:else:if:acc.itm(13)} -pin  "AbsAndMax#2:else:if:acc" {Z(13)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:else:if:acc.itm}
load net {AbsAndMax#2:else:if:acc.itm(14)} -pin  "AbsAndMax#2:else:if:acc" {Z(14)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:else:if:acc.itm}
load net {AbsAndMax#2:else:if:acc.itm(15)} -pin  "AbsAndMax#2:else:if:acc" {Z(15)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:else:if:acc.itm}
load inst "AbsAndMax#2:nor" "nor(2,1)" "INTERFACE" -attr xrf 9492 -attr oid 565 -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:nor} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_nor(1,2)"
load net {greenx.sva#2(15)} -pin  "AbsAndMax#2:nor" {A0(0)} -attr @path {/edge_detect/edge_detect:core/slc(greenx.sva#1)#2.itm}
load net {AbsAndMax#2:if:acc.itm(6)} -pin  "AbsAndMax#2:nor" {A1(0)} -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:slc#1.itm}
load net {AbsAndMax#2:nor.itm} -pin  "AbsAndMax#2:nor" {Z(0)} -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:nor.itm}
load inst "not#174" "not(1)" "INTERFACE" -attr xrf 9493 -attr oid 566 -attr @path {/edge_detect/edge_detect:core/not#174} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {AbsAndMax#2:if:acc.itm(6)} -pin  "not#174" {A(0)} -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:slc#2.itm}
load net {not#174.itm} -pin  "not#174" {Z(0)} -attr @path {/edge_detect/edge_detect:core/not#174.itm}
load inst "AbsAndMax#2:and#1" "and(2,1)" "INTERFACE" -attr xrf 9494 -attr oid 567 -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:and#1} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,2)"
load net {greenx.sva#2(15)} -pin  "AbsAndMax#2:and#1" {A0(0)} -attr @path {/edge_detect/edge_detect:core/slc(greenx.sva#1)#4.itm}
load net {not#174.itm} -pin  "AbsAndMax#2:and#1" {A1(0)} -attr @path {/edge_detect/edge_detect:core/not#174.itm}
load net {AbsAndMax#2:and#1.itm} -pin  "AbsAndMax#2:and#1" {Z(0)} -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:and#1.itm}
load inst "AbsAndMax#2:mux1h" "mux1h(3,16)" "INTERFACE" -attr xrf 9495 -attr oid 568 -attr vt dc -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:mux1h} -attr area 35.033984 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux1hot(16,3)"
load net {greenx.sva#2(0)} -pin  "AbsAndMax#2:mux1h" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#196.itm}
load net {greenx.sva#2(1)} -pin  "AbsAndMax#2:mux1h" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#196.itm}
load net {greenx.sva#2(2)} -pin  "AbsAndMax#2:mux1h" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#196.itm}
load net {greenx.sva#2(3)} -pin  "AbsAndMax#2:mux1h" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#196.itm}
load net {greenx.sva#2(4)} -pin  "AbsAndMax#2:mux1h" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#196.itm}
load net {greenx.sva#2(5)} -pin  "AbsAndMax#2:mux1h" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#196.itm}
load net {greenx.sva#2(6)} -pin  "AbsAndMax#2:mux1h" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#196.itm}
load net {greenx.sva#2(7)} -pin  "AbsAndMax#2:mux1h" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#196.itm}
load net {greenx.sva#2(8)} -pin  "AbsAndMax#2:mux1h" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#196.itm}
load net {greenx.sva#2(9)} -pin  "AbsAndMax#2:mux1h" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#196.itm}
load net {GND} -pin  "AbsAndMax#2:mux1h" {A0(10)} -attr @path {/edge_detect/edge_detect:core/conc#196.itm}
load net {GND} -pin  "AbsAndMax#2:mux1h" {A0(11)} -attr @path {/edge_detect/edge_detect:core/conc#196.itm}
load net {GND} -pin  "AbsAndMax#2:mux1h" {A0(12)} -attr @path {/edge_detect/edge_detect:core/conc#196.itm}
load net {GND} -pin  "AbsAndMax#2:mux1h" {A0(13)} -attr @path {/edge_detect/edge_detect:core/conc#196.itm}
load net {GND} -pin  "AbsAndMax#2:mux1h" {A0(14)} -attr @path {/edge_detect/edge_detect:core/conc#196.itm}
load net {GND} -pin  "AbsAndMax#2:mux1h" {A0(15)} -attr @path {/edge_detect/edge_detect:core/conc#196.itm}
load net {AbsAndMax#2:else:if:acc.itm(0)} -pin  "AbsAndMax#2:mux1h" {A1(0)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:else:if:acc.itm}
load net {AbsAndMax#2:else:if:acc.itm(1)} -pin  "AbsAndMax#2:mux1h" {A1(1)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:else:if:acc.itm}
load net {AbsAndMax#2:else:if:acc.itm(2)} -pin  "AbsAndMax#2:mux1h" {A1(2)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:else:if:acc.itm}
load net {AbsAndMax#2:else:if:acc.itm(3)} -pin  "AbsAndMax#2:mux1h" {A1(3)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:else:if:acc.itm}
load net {AbsAndMax#2:else:if:acc.itm(4)} -pin  "AbsAndMax#2:mux1h" {A1(4)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:else:if:acc.itm}
load net {AbsAndMax#2:else:if:acc.itm(5)} -pin  "AbsAndMax#2:mux1h" {A1(5)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:else:if:acc.itm}
load net {AbsAndMax#2:else:if:acc.itm(6)} -pin  "AbsAndMax#2:mux1h" {A1(6)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:else:if:acc.itm}
load net {AbsAndMax#2:else:if:acc.itm(7)} -pin  "AbsAndMax#2:mux1h" {A1(7)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:else:if:acc.itm}
load net {AbsAndMax#2:else:if:acc.itm(8)} -pin  "AbsAndMax#2:mux1h" {A1(8)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:else:if:acc.itm}
load net {AbsAndMax#2:else:if:acc.itm(9)} -pin  "AbsAndMax#2:mux1h" {A1(9)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:else:if:acc.itm}
load net {AbsAndMax#2:else:if:acc.itm(10)} -pin  "AbsAndMax#2:mux1h" {A1(10)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:else:if:acc.itm}
load net {AbsAndMax#2:else:if:acc.itm(11)} -pin  "AbsAndMax#2:mux1h" {A1(11)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:else:if:acc.itm}
load net {AbsAndMax#2:else:if:acc.itm(12)} -pin  "AbsAndMax#2:mux1h" {A1(12)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:else:if:acc.itm}
load net {AbsAndMax#2:else:if:acc.itm(13)} -pin  "AbsAndMax#2:mux1h" {A1(13)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:else:if:acc.itm}
load net {AbsAndMax#2:else:if:acc.itm(14)} -pin  "AbsAndMax#2:mux1h" {A1(14)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:else:if:acc.itm}
load net {AbsAndMax#2:else:if:acc.itm(15)} -pin  "AbsAndMax#2:mux1h" {A1(15)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:else:if:acc.itm}
load net {PWR} -pin  "AbsAndMax#2:mux1h" {A2(0)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "AbsAndMax#2:mux1h" {A2(1)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "AbsAndMax#2:mux1h" {A2(2)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "AbsAndMax#2:mux1h" {A2(3)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "AbsAndMax#2:mux1h" {A2(4)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "AbsAndMax#2:mux1h" {A2(5)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "AbsAndMax#2:mux1h" {A2(6)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "AbsAndMax#2:mux1h" {A2(7)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "AbsAndMax#2:mux1h" {A2(8)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "AbsAndMax#2:mux1h" {A2(9)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {GND} -pin  "AbsAndMax#2:mux1h" {A2(10)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {GND} -pin  "AbsAndMax#2:mux1h" {A2(11)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {GND} -pin  "AbsAndMax#2:mux1h" {A2(12)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {GND} -pin  "AbsAndMax#2:mux1h" {A2(13)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {GND} -pin  "AbsAndMax#2:mux1h" {A2(14)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {GND} -pin  "AbsAndMax#2:mux1h" {A2(15)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {AbsAndMax#2:nor.itm} -pin  "AbsAndMax#2:mux1h" {S0} -attr xrf 9496 -attr oid 569 -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:nor.itm}
load net {AbsAndMax#2:and#1.itm} -pin  "AbsAndMax#2:mux1h" {S1} -attr xrf 9497 -attr oid 570 -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:and#1.itm}
load net {AbsAndMax#2:if:acc.itm(6)} -pin  "AbsAndMax#2:mux1h" {S2} -attr xrf 9498 -attr oid 571 -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:slc.itm}
load net {AbsAndMax#2:mux1h.itm(0)} -pin  "AbsAndMax#2:mux1h" {Z(0)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:mux1h.itm}
load net {AbsAndMax#2:mux1h.itm(1)} -pin  "AbsAndMax#2:mux1h" {Z(1)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:mux1h.itm}
load net {AbsAndMax#2:mux1h.itm(2)} -pin  "AbsAndMax#2:mux1h" {Z(2)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:mux1h.itm}
load net {AbsAndMax#2:mux1h.itm(3)} -pin  "AbsAndMax#2:mux1h" {Z(3)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:mux1h.itm}
load net {AbsAndMax#2:mux1h.itm(4)} -pin  "AbsAndMax#2:mux1h" {Z(4)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:mux1h.itm}
load net {AbsAndMax#2:mux1h.itm(5)} -pin  "AbsAndMax#2:mux1h" {Z(5)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:mux1h.itm}
load net {AbsAndMax#2:mux1h.itm(6)} -pin  "AbsAndMax#2:mux1h" {Z(6)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:mux1h.itm}
load net {AbsAndMax#2:mux1h.itm(7)} -pin  "AbsAndMax#2:mux1h" {Z(7)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:mux1h.itm}
load net {AbsAndMax#2:mux1h.itm(8)} -pin  "AbsAndMax#2:mux1h" {Z(8)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:mux1h.itm}
load net {AbsAndMax#2:mux1h.itm(9)} -pin  "AbsAndMax#2:mux1h" {Z(9)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:mux1h.itm}
load net {AbsAndMax#2:mux1h.itm(10)} -pin  "AbsAndMax#2:mux1h" {Z(10)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:mux1h.itm}
load net {AbsAndMax#2:mux1h.itm(11)} -pin  "AbsAndMax#2:mux1h" {Z(11)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:mux1h.itm}
load net {AbsAndMax#2:mux1h.itm(12)} -pin  "AbsAndMax#2:mux1h" {Z(12)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:mux1h.itm}
load net {AbsAndMax#2:mux1h.itm(13)} -pin  "AbsAndMax#2:mux1h" {Z(13)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:mux1h.itm}
load net {AbsAndMax#2:mux1h.itm(14)} -pin  "AbsAndMax#2:mux1h" {Z(14)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:mux1h.itm}
load net {AbsAndMax#2:mux1h.itm(15)} -pin  "AbsAndMax#2:mux1h" {Z(15)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:mux1h.itm}
load inst "AbsAndMax#3:else:if:not" "not(15)" "INTERFACE" -attr xrf 9499 -attr oid 572 -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:else:if:not} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(15)"
load net {greeny.sva#2(0)} -pin  "AbsAndMax#3:else:if:not" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(greeny.sva#1).itm}
load net {greeny.sva#2(1)} -pin  "AbsAndMax#3:else:if:not" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(greeny.sva#1).itm}
load net {greeny.sva#2(2)} -pin  "AbsAndMax#3:else:if:not" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(greeny.sva#1).itm}
load net {greeny.sva#2(3)} -pin  "AbsAndMax#3:else:if:not" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(greeny.sva#1).itm}
load net {greeny.sva#2(4)} -pin  "AbsAndMax#3:else:if:not" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(greeny.sva#1).itm}
load net {greeny.sva#2(5)} -pin  "AbsAndMax#3:else:if:not" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(greeny.sva#1).itm}
load net {greeny.sva#2(6)} -pin  "AbsAndMax#3:else:if:not" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(greeny.sva#1).itm}
load net {greeny.sva#2(7)} -pin  "AbsAndMax#3:else:if:not" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(greeny.sva#1).itm}
load net {greeny.sva#2(8)} -pin  "AbsAndMax#3:else:if:not" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(greeny.sva#1).itm}
load net {greeny.sva#2(9)} -pin  "AbsAndMax#3:else:if:not" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(greeny.sva#1).itm}
load net {greeny.sva#2(10)} -pin  "AbsAndMax#3:else:if:not" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(greeny.sva#1).itm}
load net {greeny.sva#2(11)} -pin  "AbsAndMax#3:else:if:not" {A(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(greeny.sva#1).itm}
load net {greeny.sva#2(12)} -pin  "AbsAndMax#3:else:if:not" {A(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(greeny.sva#1).itm}
load net {greeny.sva#2(13)} -pin  "AbsAndMax#3:else:if:not" {A(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(greeny.sva#1).itm}
load net {greeny.sva#2(14)} -pin  "AbsAndMax#3:else:if:not" {A(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(greeny.sva#1).itm}
load net {AbsAndMax#3:else:if:not.itm(0)} -pin  "AbsAndMax#3:else:if:not" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:else:if:not.itm}
load net {AbsAndMax#3:else:if:not.itm(1)} -pin  "AbsAndMax#3:else:if:not" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:else:if:not.itm}
load net {AbsAndMax#3:else:if:not.itm(2)} -pin  "AbsAndMax#3:else:if:not" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:else:if:not.itm}
load net {AbsAndMax#3:else:if:not.itm(3)} -pin  "AbsAndMax#3:else:if:not" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:else:if:not.itm}
load net {AbsAndMax#3:else:if:not.itm(4)} -pin  "AbsAndMax#3:else:if:not" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:else:if:not.itm}
load net {AbsAndMax#3:else:if:not.itm(5)} -pin  "AbsAndMax#3:else:if:not" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:else:if:not.itm}
load net {AbsAndMax#3:else:if:not.itm(6)} -pin  "AbsAndMax#3:else:if:not" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:else:if:not.itm}
load net {AbsAndMax#3:else:if:not.itm(7)} -pin  "AbsAndMax#3:else:if:not" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:else:if:not.itm}
load net {AbsAndMax#3:else:if:not.itm(8)} -pin  "AbsAndMax#3:else:if:not" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:else:if:not.itm}
load net {AbsAndMax#3:else:if:not.itm(9)} -pin  "AbsAndMax#3:else:if:not" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:else:if:not.itm}
load net {AbsAndMax#3:else:if:not.itm(10)} -pin  "AbsAndMax#3:else:if:not" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:else:if:not.itm}
load net {AbsAndMax#3:else:if:not.itm(11)} -pin  "AbsAndMax#3:else:if:not" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:else:if:not.itm}
load net {AbsAndMax#3:else:if:not.itm(12)} -pin  "AbsAndMax#3:else:if:not" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:else:if:not.itm}
load net {AbsAndMax#3:else:if:not.itm(13)} -pin  "AbsAndMax#3:else:if:not" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:else:if:not.itm}
load net {AbsAndMax#3:else:if:not.itm(14)} -pin  "AbsAndMax#3:else:if:not" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:else:if:not.itm}
load inst "AbsAndMax#3:else:if:acc" "add(15,0,1,0,16)" "INTERFACE" -attr xrf 9500 -attr oid 573 -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:else:if:acc} -attr area 16.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(15,0,2,1,16)"
load net {AbsAndMax#3:else:if:not.itm(0)} -pin  "AbsAndMax#3:else:if:acc" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:else:if:not.itm}
load net {AbsAndMax#3:else:if:not.itm(1)} -pin  "AbsAndMax#3:else:if:acc" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:else:if:not.itm}
load net {AbsAndMax#3:else:if:not.itm(2)} -pin  "AbsAndMax#3:else:if:acc" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:else:if:not.itm}
load net {AbsAndMax#3:else:if:not.itm(3)} -pin  "AbsAndMax#3:else:if:acc" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:else:if:not.itm}
load net {AbsAndMax#3:else:if:not.itm(4)} -pin  "AbsAndMax#3:else:if:acc" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:else:if:not.itm}
load net {AbsAndMax#3:else:if:not.itm(5)} -pin  "AbsAndMax#3:else:if:acc" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:else:if:not.itm}
load net {AbsAndMax#3:else:if:not.itm(6)} -pin  "AbsAndMax#3:else:if:acc" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:else:if:not.itm}
load net {AbsAndMax#3:else:if:not.itm(7)} -pin  "AbsAndMax#3:else:if:acc" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:else:if:not.itm}
load net {AbsAndMax#3:else:if:not.itm(8)} -pin  "AbsAndMax#3:else:if:acc" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:else:if:not.itm}
load net {AbsAndMax#3:else:if:not.itm(9)} -pin  "AbsAndMax#3:else:if:acc" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:else:if:not.itm}
load net {AbsAndMax#3:else:if:not.itm(10)} -pin  "AbsAndMax#3:else:if:acc" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:else:if:not.itm}
load net {AbsAndMax#3:else:if:not.itm(11)} -pin  "AbsAndMax#3:else:if:acc" {A(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:else:if:not.itm}
load net {AbsAndMax#3:else:if:not.itm(12)} -pin  "AbsAndMax#3:else:if:acc" {A(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:else:if:not.itm}
load net {AbsAndMax#3:else:if:not.itm(13)} -pin  "AbsAndMax#3:else:if:acc" {A(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:else:if:not.itm}
load net {AbsAndMax#3:else:if:not.itm(14)} -pin  "AbsAndMax#3:else:if:acc" {A(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:else:if:not.itm}
load net {PWR} -pin  "AbsAndMax#3:else:if:acc" {B(0)} -attr @path {/edge_detect/edge_detect:core/C1_1#1}
load net {AbsAndMax#3:else:if:acc.itm(0)} -pin  "AbsAndMax#3:else:if:acc" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:else:if:acc.itm}
load net {AbsAndMax#3:else:if:acc.itm(1)} -pin  "AbsAndMax#3:else:if:acc" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:else:if:acc.itm}
load net {AbsAndMax#3:else:if:acc.itm(2)} -pin  "AbsAndMax#3:else:if:acc" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:else:if:acc.itm}
load net {AbsAndMax#3:else:if:acc.itm(3)} -pin  "AbsAndMax#3:else:if:acc" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:else:if:acc.itm}
load net {AbsAndMax#3:else:if:acc.itm(4)} -pin  "AbsAndMax#3:else:if:acc" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:else:if:acc.itm}
load net {AbsAndMax#3:else:if:acc.itm(5)} -pin  "AbsAndMax#3:else:if:acc" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:else:if:acc.itm}
load net {AbsAndMax#3:else:if:acc.itm(6)} -pin  "AbsAndMax#3:else:if:acc" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:else:if:acc.itm}
load net {AbsAndMax#3:else:if:acc.itm(7)} -pin  "AbsAndMax#3:else:if:acc" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:else:if:acc.itm}
load net {AbsAndMax#3:else:if:acc.itm(8)} -pin  "AbsAndMax#3:else:if:acc" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:else:if:acc.itm}
load net {AbsAndMax#3:else:if:acc.itm(9)} -pin  "AbsAndMax#3:else:if:acc" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:else:if:acc.itm}
load net {AbsAndMax#3:else:if:acc.itm(10)} -pin  "AbsAndMax#3:else:if:acc" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:else:if:acc.itm}
load net {AbsAndMax#3:else:if:acc.itm(11)} -pin  "AbsAndMax#3:else:if:acc" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:else:if:acc.itm}
load net {AbsAndMax#3:else:if:acc.itm(12)} -pin  "AbsAndMax#3:else:if:acc" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:else:if:acc.itm}
load net {AbsAndMax#3:else:if:acc.itm(13)} -pin  "AbsAndMax#3:else:if:acc" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:else:if:acc.itm}
load net {AbsAndMax#3:else:if:acc.itm(14)} -pin  "AbsAndMax#3:else:if:acc" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:else:if:acc.itm}
load net {AbsAndMax#3:else:if:acc.itm(15)} -pin  "AbsAndMax#3:else:if:acc" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:else:if:acc.itm}
load inst "AbsAndMax#3:nor" "nor(2,1)" "INTERFACE" -attr xrf 9501 -attr oid 574 -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:nor} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_nor(1,2)"
load net {greeny.sva#2(15)} -pin  "AbsAndMax#3:nor" {A0(0)} -attr @path {/edge_detect/edge_detect:core/slc(greeny.sva#1)#2.itm}
load net {AbsAndMax#3:if:acc.itm(6)} -pin  "AbsAndMax#3:nor" {A1(0)} -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:slc#1.itm}
load net {AbsAndMax#3:nor.itm} -pin  "AbsAndMax#3:nor" {Z(0)} -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:nor.itm}
load inst "not#175" "not(1)" "INTERFACE" -attr xrf 9502 -attr oid 575 -attr @path {/edge_detect/edge_detect:core/not#175} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {AbsAndMax#3:if:acc.itm(6)} -pin  "not#175" {A(0)} -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:slc#2.itm}
load net {not#175.itm} -pin  "not#175" {Z(0)} -attr @path {/edge_detect/edge_detect:core/not#175.itm}
load inst "AbsAndMax#3:and#1" "and(2,1)" "INTERFACE" -attr xrf 9503 -attr oid 576 -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:and#1} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,2)"
load net {greeny.sva#2(15)} -pin  "AbsAndMax#3:and#1" {A0(0)} -attr @path {/edge_detect/edge_detect:core/slc(greeny.sva#1)#4.itm}
load net {not#175.itm} -pin  "AbsAndMax#3:and#1" {A1(0)} -attr @path {/edge_detect/edge_detect:core/not#175.itm}
load net {AbsAndMax#3:and#1.itm} -pin  "AbsAndMax#3:and#1" {Z(0)} -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:and#1.itm}
load inst "AbsAndMax#3:mux1h" "mux1h(3,16)" "INTERFACE" -attr xrf 9504 -attr oid 577 -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:mux1h} -attr area 35.033984 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux1hot(16,3)"
load net {greeny.sva#2(0)} -pin  "AbsAndMax#3:mux1h" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#197.itm}
load net {greeny.sva#2(1)} -pin  "AbsAndMax#3:mux1h" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#197.itm}
load net {greeny.sva#2(2)} -pin  "AbsAndMax#3:mux1h" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#197.itm}
load net {greeny.sva#2(3)} -pin  "AbsAndMax#3:mux1h" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#197.itm}
load net {greeny.sva#2(4)} -pin  "AbsAndMax#3:mux1h" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#197.itm}
load net {greeny.sva#2(5)} -pin  "AbsAndMax#3:mux1h" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#197.itm}
load net {greeny.sva#2(6)} -pin  "AbsAndMax#3:mux1h" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#197.itm}
load net {greeny.sva#2(7)} -pin  "AbsAndMax#3:mux1h" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#197.itm}
load net {greeny.sva#2(8)} -pin  "AbsAndMax#3:mux1h" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#197.itm}
load net {greeny.sva#2(9)} -pin  "AbsAndMax#3:mux1h" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#197.itm}
load net {GND} -pin  "AbsAndMax#3:mux1h" {A0(10)} -attr @path {/edge_detect/edge_detect:core/conc#197.itm}
load net {GND} -pin  "AbsAndMax#3:mux1h" {A0(11)} -attr @path {/edge_detect/edge_detect:core/conc#197.itm}
load net {GND} -pin  "AbsAndMax#3:mux1h" {A0(12)} -attr @path {/edge_detect/edge_detect:core/conc#197.itm}
load net {GND} -pin  "AbsAndMax#3:mux1h" {A0(13)} -attr @path {/edge_detect/edge_detect:core/conc#197.itm}
load net {GND} -pin  "AbsAndMax#3:mux1h" {A0(14)} -attr @path {/edge_detect/edge_detect:core/conc#197.itm}
load net {GND} -pin  "AbsAndMax#3:mux1h" {A0(15)} -attr @path {/edge_detect/edge_detect:core/conc#197.itm}
load net {AbsAndMax#3:else:if:acc.itm(0)} -pin  "AbsAndMax#3:mux1h" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:else:if:acc.itm}
load net {AbsAndMax#3:else:if:acc.itm(1)} -pin  "AbsAndMax#3:mux1h" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:else:if:acc.itm}
load net {AbsAndMax#3:else:if:acc.itm(2)} -pin  "AbsAndMax#3:mux1h" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:else:if:acc.itm}
load net {AbsAndMax#3:else:if:acc.itm(3)} -pin  "AbsAndMax#3:mux1h" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:else:if:acc.itm}
load net {AbsAndMax#3:else:if:acc.itm(4)} -pin  "AbsAndMax#3:mux1h" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:else:if:acc.itm}
load net {AbsAndMax#3:else:if:acc.itm(5)} -pin  "AbsAndMax#3:mux1h" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:else:if:acc.itm}
load net {AbsAndMax#3:else:if:acc.itm(6)} -pin  "AbsAndMax#3:mux1h" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:else:if:acc.itm}
load net {AbsAndMax#3:else:if:acc.itm(7)} -pin  "AbsAndMax#3:mux1h" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:else:if:acc.itm}
load net {AbsAndMax#3:else:if:acc.itm(8)} -pin  "AbsAndMax#3:mux1h" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:else:if:acc.itm}
load net {AbsAndMax#3:else:if:acc.itm(9)} -pin  "AbsAndMax#3:mux1h" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:else:if:acc.itm}
load net {AbsAndMax#3:else:if:acc.itm(10)} -pin  "AbsAndMax#3:mux1h" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:else:if:acc.itm}
load net {AbsAndMax#3:else:if:acc.itm(11)} -pin  "AbsAndMax#3:mux1h" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:else:if:acc.itm}
load net {AbsAndMax#3:else:if:acc.itm(12)} -pin  "AbsAndMax#3:mux1h" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:else:if:acc.itm}
load net {AbsAndMax#3:else:if:acc.itm(13)} -pin  "AbsAndMax#3:mux1h" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:else:if:acc.itm}
load net {AbsAndMax#3:else:if:acc.itm(14)} -pin  "AbsAndMax#3:mux1h" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:else:if:acc.itm}
load net {AbsAndMax#3:else:if:acc.itm(15)} -pin  "AbsAndMax#3:mux1h" {A1(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:else:if:acc.itm}
load net {PWR} -pin  "AbsAndMax#3:mux1h" {A2(0)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "AbsAndMax#3:mux1h" {A2(1)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "AbsAndMax#3:mux1h" {A2(2)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "AbsAndMax#3:mux1h" {A2(3)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "AbsAndMax#3:mux1h" {A2(4)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "AbsAndMax#3:mux1h" {A2(5)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "AbsAndMax#3:mux1h" {A2(6)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "AbsAndMax#3:mux1h" {A2(7)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "AbsAndMax#3:mux1h" {A2(8)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "AbsAndMax#3:mux1h" {A2(9)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {GND} -pin  "AbsAndMax#3:mux1h" {A2(10)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {GND} -pin  "AbsAndMax#3:mux1h" {A2(11)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {GND} -pin  "AbsAndMax#3:mux1h" {A2(12)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {GND} -pin  "AbsAndMax#3:mux1h" {A2(13)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {GND} -pin  "AbsAndMax#3:mux1h" {A2(14)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {GND} -pin  "AbsAndMax#3:mux1h" {A2(15)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {AbsAndMax#3:nor.itm} -pin  "AbsAndMax#3:mux1h" {S0} -attr xrf 9505 -attr oid 578 -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:nor.itm}
load net {AbsAndMax#3:and#1.itm} -pin  "AbsAndMax#3:mux1h" {S1} -attr xrf 9506 -attr oid 579 -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:and#1.itm}
load net {AbsAndMax#3:if:acc.itm(6)} -pin  "AbsAndMax#3:mux1h" {S2} -attr xrf 9507 -attr oid 580 -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:slc.itm}
load net {AbsAndMax#3:mux1h.itm(0)} -pin  "AbsAndMax#3:mux1h" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:mux1h.itm}
load net {AbsAndMax#3:mux1h.itm(1)} -pin  "AbsAndMax#3:mux1h" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:mux1h.itm}
load net {AbsAndMax#3:mux1h.itm(2)} -pin  "AbsAndMax#3:mux1h" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:mux1h.itm}
load net {AbsAndMax#3:mux1h.itm(3)} -pin  "AbsAndMax#3:mux1h" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:mux1h.itm}
load net {AbsAndMax#3:mux1h.itm(4)} -pin  "AbsAndMax#3:mux1h" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:mux1h.itm}
load net {AbsAndMax#3:mux1h.itm(5)} -pin  "AbsAndMax#3:mux1h" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:mux1h.itm}
load net {AbsAndMax#3:mux1h.itm(6)} -pin  "AbsAndMax#3:mux1h" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:mux1h.itm}
load net {AbsAndMax#3:mux1h.itm(7)} -pin  "AbsAndMax#3:mux1h" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:mux1h.itm}
load net {AbsAndMax#3:mux1h.itm(8)} -pin  "AbsAndMax#3:mux1h" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:mux1h.itm}
load net {AbsAndMax#3:mux1h.itm(9)} -pin  "AbsAndMax#3:mux1h" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:mux1h.itm}
load net {AbsAndMax#3:mux1h.itm(10)} -pin  "AbsAndMax#3:mux1h" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:mux1h.itm}
load net {AbsAndMax#3:mux1h.itm(11)} -pin  "AbsAndMax#3:mux1h" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:mux1h.itm}
load net {AbsAndMax#3:mux1h.itm(12)} -pin  "AbsAndMax#3:mux1h" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:mux1h.itm}
load net {AbsAndMax#3:mux1h.itm(13)} -pin  "AbsAndMax#3:mux1h" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:mux1h.itm}
load net {AbsAndMax#3:mux1h.itm(14)} -pin  "AbsAndMax#3:mux1h" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:mux1h.itm}
load net {AbsAndMax#3:mux1h.itm(15)} -pin  "AbsAndMax#3:mux1h" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:mux1h.itm}
load inst "FRAME:acc#4" "add(16,-1,16,-1,16)" "INTERFACE" -attr xrf 9508 -attr oid 581 -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:acc#4} -attr area 17.189078 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(16,0,16,0,16)"
load net {AbsAndMax#2:mux1h.itm(0)} -pin  "FRAME:acc#4" {A(0)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:mux1h.itm}
load net {AbsAndMax#2:mux1h.itm(1)} -pin  "FRAME:acc#4" {A(1)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:mux1h.itm}
load net {AbsAndMax#2:mux1h.itm(2)} -pin  "FRAME:acc#4" {A(2)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:mux1h.itm}
load net {AbsAndMax#2:mux1h.itm(3)} -pin  "FRAME:acc#4" {A(3)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:mux1h.itm}
load net {AbsAndMax#2:mux1h.itm(4)} -pin  "FRAME:acc#4" {A(4)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:mux1h.itm}
load net {AbsAndMax#2:mux1h.itm(5)} -pin  "FRAME:acc#4" {A(5)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:mux1h.itm}
load net {AbsAndMax#2:mux1h.itm(6)} -pin  "FRAME:acc#4" {A(6)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:mux1h.itm}
load net {AbsAndMax#2:mux1h.itm(7)} -pin  "FRAME:acc#4" {A(7)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:mux1h.itm}
load net {AbsAndMax#2:mux1h.itm(8)} -pin  "FRAME:acc#4" {A(8)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:mux1h.itm}
load net {AbsAndMax#2:mux1h.itm(9)} -pin  "FRAME:acc#4" {A(9)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:mux1h.itm}
load net {AbsAndMax#2:mux1h.itm(10)} -pin  "FRAME:acc#4" {A(10)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:mux1h.itm}
load net {AbsAndMax#2:mux1h.itm(11)} -pin  "FRAME:acc#4" {A(11)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:mux1h.itm}
load net {AbsAndMax#2:mux1h.itm(12)} -pin  "FRAME:acc#4" {A(12)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:mux1h.itm}
load net {AbsAndMax#2:mux1h.itm(13)} -pin  "FRAME:acc#4" {A(13)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:mux1h.itm}
load net {AbsAndMax#2:mux1h.itm(14)} -pin  "FRAME:acc#4" {A(14)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:mux1h.itm}
load net {AbsAndMax#2:mux1h.itm(15)} -pin  "FRAME:acc#4" {A(15)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:mux1h.itm}
load net {AbsAndMax#3:mux1h.itm(0)} -pin  "FRAME:acc#4" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:mux1h.itm}
load net {AbsAndMax#3:mux1h.itm(1)} -pin  "FRAME:acc#4" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:mux1h.itm}
load net {AbsAndMax#3:mux1h.itm(2)} -pin  "FRAME:acc#4" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:mux1h.itm}
load net {AbsAndMax#3:mux1h.itm(3)} -pin  "FRAME:acc#4" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:mux1h.itm}
load net {AbsAndMax#3:mux1h.itm(4)} -pin  "FRAME:acc#4" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:mux1h.itm}
load net {AbsAndMax#3:mux1h.itm(5)} -pin  "FRAME:acc#4" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:mux1h.itm}
load net {AbsAndMax#3:mux1h.itm(6)} -pin  "FRAME:acc#4" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:mux1h.itm}
load net {AbsAndMax#3:mux1h.itm(7)} -pin  "FRAME:acc#4" {B(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:mux1h.itm}
load net {AbsAndMax#3:mux1h.itm(8)} -pin  "FRAME:acc#4" {B(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:mux1h.itm}
load net {AbsAndMax#3:mux1h.itm(9)} -pin  "FRAME:acc#4" {B(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:mux1h.itm}
load net {AbsAndMax#3:mux1h.itm(10)} -pin  "FRAME:acc#4" {B(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:mux1h.itm}
load net {AbsAndMax#3:mux1h.itm(11)} -pin  "FRAME:acc#4" {B(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:mux1h.itm}
load net {AbsAndMax#3:mux1h.itm(12)} -pin  "FRAME:acc#4" {B(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:mux1h.itm}
load net {AbsAndMax#3:mux1h.itm(13)} -pin  "FRAME:acc#4" {B(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:mux1h.itm}
load net {AbsAndMax#3:mux1h.itm(14)} -pin  "FRAME:acc#4" {B(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:mux1h.itm}
load net {AbsAndMax#3:mux1h.itm(15)} -pin  "FRAME:acc#4" {B(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:mux1h.itm}
load net {FRAME:ac_int:cctor#14.sva(0)} -pin  "FRAME:acc#4" {Z(0)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:ac_int:cctor#14.sva}
load net {FRAME:ac_int:cctor#14.sva(1)} -pin  "FRAME:acc#4" {Z(1)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:ac_int:cctor#14.sva}
load net {FRAME:ac_int:cctor#14.sva(2)} -pin  "FRAME:acc#4" {Z(2)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:ac_int:cctor#14.sva}
load net {FRAME:ac_int:cctor#14.sva(3)} -pin  "FRAME:acc#4" {Z(3)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:ac_int:cctor#14.sva}
load net {FRAME:ac_int:cctor#14.sva(4)} -pin  "FRAME:acc#4" {Z(4)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:ac_int:cctor#14.sva}
load net {FRAME:ac_int:cctor#14.sva(5)} -pin  "FRAME:acc#4" {Z(5)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:ac_int:cctor#14.sva}
load net {FRAME:ac_int:cctor#14.sva(6)} -pin  "FRAME:acc#4" {Z(6)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:ac_int:cctor#14.sva}
load net {FRAME:ac_int:cctor#14.sva(7)} -pin  "FRAME:acc#4" {Z(7)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:ac_int:cctor#14.sva}
load net {FRAME:ac_int:cctor#14.sva(8)} -pin  "FRAME:acc#4" {Z(8)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:ac_int:cctor#14.sva}
load net {FRAME:ac_int:cctor#14.sva(9)} -pin  "FRAME:acc#4" {Z(9)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:ac_int:cctor#14.sva}
load net {FRAME:ac_int:cctor#14.sva(10)} -pin  "FRAME:acc#4" {Z(10)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:ac_int:cctor#14.sva}
load net {FRAME:ac_int:cctor#14.sva(11)} -pin  "FRAME:acc#4" {Z(11)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:ac_int:cctor#14.sva}
load net {FRAME:ac_int:cctor#14.sva(12)} -pin  "FRAME:acc#4" {Z(12)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:ac_int:cctor#14.sva}
load net {FRAME:ac_int:cctor#14.sva(13)} -pin  "FRAME:acc#4" {Z(13)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:ac_int:cctor#14.sva}
load net {FRAME:ac_int:cctor#14.sva(14)} -pin  "FRAME:acc#4" {Z(14)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:ac_int:cctor#14.sva}
load net {FRAME:ac_int:cctor#14.sva(15)} -pin  "FRAME:acc#4" {Z(15)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:ac_int:cctor#14.sva}
load inst "AbsAndMax#8:else:if:not" "not(15)" "INTERFACE" -attr xrf 9509 -attr oid 582 -attr vt dc -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:else:if:not} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(15)"
load net {FRAME:ac_int:cctor#14.sva(0)} -pin  "AbsAndMax#8:else:if:not" {A(0)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/slc(FRAME:ac_int:cctor#14.sva).itm}
load net {FRAME:ac_int:cctor#14.sva(1)} -pin  "AbsAndMax#8:else:if:not" {A(1)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/slc(FRAME:ac_int:cctor#14.sva).itm}
load net {FRAME:ac_int:cctor#14.sva(2)} -pin  "AbsAndMax#8:else:if:not" {A(2)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/slc(FRAME:ac_int:cctor#14.sva).itm}
load net {FRAME:ac_int:cctor#14.sva(3)} -pin  "AbsAndMax#8:else:if:not" {A(3)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/slc(FRAME:ac_int:cctor#14.sva).itm}
load net {FRAME:ac_int:cctor#14.sva(4)} -pin  "AbsAndMax#8:else:if:not" {A(4)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/slc(FRAME:ac_int:cctor#14.sva).itm}
load net {FRAME:ac_int:cctor#14.sva(5)} -pin  "AbsAndMax#8:else:if:not" {A(5)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/slc(FRAME:ac_int:cctor#14.sva).itm}
load net {FRAME:ac_int:cctor#14.sva(6)} -pin  "AbsAndMax#8:else:if:not" {A(6)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/slc(FRAME:ac_int:cctor#14.sva).itm}
load net {FRAME:ac_int:cctor#14.sva(7)} -pin  "AbsAndMax#8:else:if:not" {A(7)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/slc(FRAME:ac_int:cctor#14.sva).itm}
load net {FRAME:ac_int:cctor#14.sva(8)} -pin  "AbsAndMax#8:else:if:not" {A(8)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/slc(FRAME:ac_int:cctor#14.sva).itm}
load net {FRAME:ac_int:cctor#14.sva(9)} -pin  "AbsAndMax#8:else:if:not" {A(9)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/slc(FRAME:ac_int:cctor#14.sva).itm}
load net {FRAME:ac_int:cctor#14.sva(10)} -pin  "AbsAndMax#8:else:if:not" {A(10)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/slc(FRAME:ac_int:cctor#14.sva).itm}
load net {FRAME:ac_int:cctor#14.sva(11)} -pin  "AbsAndMax#8:else:if:not" {A(11)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/slc(FRAME:ac_int:cctor#14.sva).itm}
load net {FRAME:ac_int:cctor#14.sva(12)} -pin  "AbsAndMax#8:else:if:not" {A(12)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/slc(FRAME:ac_int:cctor#14.sva).itm}
load net {FRAME:ac_int:cctor#14.sva(13)} -pin  "AbsAndMax#8:else:if:not" {A(13)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/slc(FRAME:ac_int:cctor#14.sva).itm}
load net {FRAME:ac_int:cctor#14.sva(14)} -pin  "AbsAndMax#8:else:if:not" {A(14)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/slc(FRAME:ac_int:cctor#14.sva).itm}
load net {AbsAndMax#8:else:if:not.itm(0)} -pin  "AbsAndMax#8:else:if:not" {Z(0)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:else:if:not.itm}
load net {AbsAndMax#8:else:if:not.itm(1)} -pin  "AbsAndMax#8:else:if:not" {Z(1)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:else:if:not.itm}
load net {AbsAndMax#8:else:if:not.itm(2)} -pin  "AbsAndMax#8:else:if:not" {Z(2)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:else:if:not.itm}
load net {AbsAndMax#8:else:if:not.itm(3)} -pin  "AbsAndMax#8:else:if:not" {Z(3)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:else:if:not.itm}
load net {AbsAndMax#8:else:if:not.itm(4)} -pin  "AbsAndMax#8:else:if:not" {Z(4)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:else:if:not.itm}
load net {AbsAndMax#8:else:if:not.itm(5)} -pin  "AbsAndMax#8:else:if:not" {Z(5)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:else:if:not.itm}
load net {AbsAndMax#8:else:if:not.itm(6)} -pin  "AbsAndMax#8:else:if:not" {Z(6)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:else:if:not.itm}
load net {AbsAndMax#8:else:if:not.itm(7)} -pin  "AbsAndMax#8:else:if:not" {Z(7)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:else:if:not.itm}
load net {AbsAndMax#8:else:if:not.itm(8)} -pin  "AbsAndMax#8:else:if:not" {Z(8)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:else:if:not.itm}
load net {AbsAndMax#8:else:if:not.itm(9)} -pin  "AbsAndMax#8:else:if:not" {Z(9)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:else:if:not.itm}
load net {AbsAndMax#8:else:if:not.itm(10)} -pin  "AbsAndMax#8:else:if:not" {Z(10)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:else:if:not.itm}
load net {AbsAndMax#8:else:if:not.itm(11)} -pin  "AbsAndMax#8:else:if:not" {Z(11)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:else:if:not.itm}
load net {AbsAndMax#8:else:if:not.itm(12)} -pin  "AbsAndMax#8:else:if:not" {Z(12)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:else:if:not.itm}
load net {AbsAndMax#8:else:if:not.itm(13)} -pin  "AbsAndMax#8:else:if:not" {Z(13)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:else:if:not.itm}
load net {AbsAndMax#8:else:if:not.itm(14)} -pin  "AbsAndMax#8:else:if:not" {Z(14)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:else:if:not.itm}
load inst "AbsAndMax#8:else:if:acc" "add(15,0,1,0,16)" "INTERFACE" -attr xrf 9510 -attr oid 583 -attr vt dc -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:else:if:acc} -attr area 16.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(15,0,2,1,16)"
load net {AbsAndMax#8:else:if:not.itm(0)} -pin  "AbsAndMax#8:else:if:acc" {A(0)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:else:if:not.itm}
load net {AbsAndMax#8:else:if:not.itm(1)} -pin  "AbsAndMax#8:else:if:acc" {A(1)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:else:if:not.itm}
load net {AbsAndMax#8:else:if:not.itm(2)} -pin  "AbsAndMax#8:else:if:acc" {A(2)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:else:if:not.itm}
load net {AbsAndMax#8:else:if:not.itm(3)} -pin  "AbsAndMax#8:else:if:acc" {A(3)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:else:if:not.itm}
load net {AbsAndMax#8:else:if:not.itm(4)} -pin  "AbsAndMax#8:else:if:acc" {A(4)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:else:if:not.itm}
load net {AbsAndMax#8:else:if:not.itm(5)} -pin  "AbsAndMax#8:else:if:acc" {A(5)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:else:if:not.itm}
load net {AbsAndMax#8:else:if:not.itm(6)} -pin  "AbsAndMax#8:else:if:acc" {A(6)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:else:if:not.itm}
load net {AbsAndMax#8:else:if:not.itm(7)} -pin  "AbsAndMax#8:else:if:acc" {A(7)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:else:if:not.itm}
load net {AbsAndMax#8:else:if:not.itm(8)} -pin  "AbsAndMax#8:else:if:acc" {A(8)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:else:if:not.itm}
load net {AbsAndMax#8:else:if:not.itm(9)} -pin  "AbsAndMax#8:else:if:acc" {A(9)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:else:if:not.itm}
load net {AbsAndMax#8:else:if:not.itm(10)} -pin  "AbsAndMax#8:else:if:acc" {A(10)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:else:if:not.itm}
load net {AbsAndMax#8:else:if:not.itm(11)} -pin  "AbsAndMax#8:else:if:acc" {A(11)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:else:if:not.itm}
load net {AbsAndMax#8:else:if:not.itm(12)} -pin  "AbsAndMax#8:else:if:acc" {A(12)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:else:if:not.itm}
load net {AbsAndMax#8:else:if:not.itm(13)} -pin  "AbsAndMax#8:else:if:acc" {A(13)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:else:if:not.itm}
load net {AbsAndMax#8:else:if:not.itm(14)} -pin  "AbsAndMax#8:else:if:acc" {A(14)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:else:if:not.itm}
load net {PWR} -pin  "AbsAndMax#8:else:if:acc" {B(0)} -attr @path {/edge_detect/edge_detect:core/C1_1#1}
load net {AbsAndMax#8:else:if:acc.itm(0)} -pin  "AbsAndMax#8:else:if:acc" {Z(0)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:else:if:acc.itm}
load net {AbsAndMax#8:else:if:acc.itm(1)} -pin  "AbsAndMax#8:else:if:acc" {Z(1)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:else:if:acc.itm}
load net {AbsAndMax#8:else:if:acc.itm(2)} -pin  "AbsAndMax#8:else:if:acc" {Z(2)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:else:if:acc.itm}
load net {AbsAndMax#8:else:if:acc.itm(3)} -pin  "AbsAndMax#8:else:if:acc" {Z(3)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:else:if:acc.itm}
load net {AbsAndMax#8:else:if:acc.itm(4)} -pin  "AbsAndMax#8:else:if:acc" {Z(4)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:else:if:acc.itm}
load net {AbsAndMax#8:else:if:acc.itm(5)} -pin  "AbsAndMax#8:else:if:acc" {Z(5)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:else:if:acc.itm}
load net {AbsAndMax#8:else:if:acc.itm(6)} -pin  "AbsAndMax#8:else:if:acc" {Z(6)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:else:if:acc.itm}
load net {AbsAndMax#8:else:if:acc.itm(7)} -pin  "AbsAndMax#8:else:if:acc" {Z(7)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:else:if:acc.itm}
load net {AbsAndMax#8:else:if:acc.itm(8)} -pin  "AbsAndMax#8:else:if:acc" {Z(8)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:else:if:acc.itm}
load net {AbsAndMax#8:else:if:acc.itm(9)} -pin  "AbsAndMax#8:else:if:acc" {Z(9)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:else:if:acc.itm}
load net {AbsAndMax#8:else:if:acc.itm(10)} -pin  "AbsAndMax#8:else:if:acc" {Z(10)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:else:if:acc.itm}
load net {AbsAndMax#8:else:if:acc.itm(11)} -pin  "AbsAndMax#8:else:if:acc" {Z(11)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:else:if:acc.itm}
load net {AbsAndMax#8:else:if:acc.itm(12)} -pin  "AbsAndMax#8:else:if:acc" {Z(12)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:else:if:acc.itm}
load net {AbsAndMax#8:else:if:acc.itm(13)} -pin  "AbsAndMax#8:else:if:acc" {Z(13)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:else:if:acc.itm}
load net {AbsAndMax#8:else:if:acc.itm(14)} -pin  "AbsAndMax#8:else:if:acc" {Z(14)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:else:if:acc.itm}
load net {AbsAndMax#8:else:if:acc.itm(15)} -pin  "AbsAndMax#8:else:if:acc" {Z(15)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:else:if:acc.itm}
load inst "not#76" "not(1)" "INTERFACE" -attr xrf 9511 -attr oid 584 -attr @path {/edge_detect/edge_detect:core/not#76} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {AbsAndMax#8:if:acc.itm(6)} -pin  "not#76" {A(0)} -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:slc.svs}
load net {not#76.itm} -pin  "not#76" {Z(0)} -attr @path {/edge_detect/edge_detect:core/not#76.itm}
load inst "AbsAndMax#8:and" "and(2,1)" "INTERFACE" -attr xrf 9512 -attr oid 585 -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:and} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,2)"
load net {FRAME:ac_int:cctor#14.sva(15)} -pin  "AbsAndMax#8:and" {A0(0)} -attr @path {/edge_detect/edge_detect:core/slc(FRAME:ac_int:cctor#14.sva)#4.itm}
load net {not#76.itm} -pin  "AbsAndMax#8:and" {A1(0)} -attr @path {/edge_detect/edge_detect:core/not#76.itm}
load net {AbsAndMax#8:and.itm} -pin  "AbsAndMax#8:and" {Z(0)} -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:and.itm}
load inst "AbsAndMax#8:nor" "nor(2,1)" "INTERFACE" -attr xrf 9513 -attr oid 586 -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:nor} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_nor(1,2)"
load net {FRAME:ac_int:cctor#14.sva(15)} -pin  "AbsAndMax#8:nor" {A0(0)} -attr @path {/edge_detect/edge_detect:core/slc(FRAME:ac_int:cctor#14.sva)#1.itm}
load net {AbsAndMax#8:if:acc.itm(6)} -pin  "AbsAndMax#8:nor" {A1(0)} -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:slc.svs}
load net {AbsAndMax#8:nor.itm} -pin  "AbsAndMax#8:nor" {Z(0)} -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:nor.itm}
load inst "AbsAndMax#8:mux1h" "mux1h(3,16)" "INTERFACE" -attr xrf 9514 -attr oid 587 -attr vt dc -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:mux1h} -attr area 35.033984 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux1hot(16,3)"
load net {AbsAndMax#8:else:if:acc.itm(0)} -pin  "AbsAndMax#8:mux1h" {A0(0)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:else:if:acc.itm}
load net {AbsAndMax#8:else:if:acc.itm(1)} -pin  "AbsAndMax#8:mux1h" {A0(1)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:else:if:acc.itm}
load net {AbsAndMax#8:else:if:acc.itm(2)} -pin  "AbsAndMax#8:mux1h" {A0(2)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:else:if:acc.itm}
load net {AbsAndMax#8:else:if:acc.itm(3)} -pin  "AbsAndMax#8:mux1h" {A0(3)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:else:if:acc.itm}
load net {AbsAndMax#8:else:if:acc.itm(4)} -pin  "AbsAndMax#8:mux1h" {A0(4)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:else:if:acc.itm}
load net {AbsAndMax#8:else:if:acc.itm(5)} -pin  "AbsAndMax#8:mux1h" {A0(5)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:else:if:acc.itm}
load net {AbsAndMax#8:else:if:acc.itm(6)} -pin  "AbsAndMax#8:mux1h" {A0(6)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:else:if:acc.itm}
load net {AbsAndMax#8:else:if:acc.itm(7)} -pin  "AbsAndMax#8:mux1h" {A0(7)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:else:if:acc.itm}
load net {AbsAndMax#8:else:if:acc.itm(8)} -pin  "AbsAndMax#8:mux1h" {A0(8)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:else:if:acc.itm}
load net {AbsAndMax#8:else:if:acc.itm(9)} -pin  "AbsAndMax#8:mux1h" {A0(9)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:else:if:acc.itm}
load net {AbsAndMax#8:else:if:acc.itm(10)} -pin  "AbsAndMax#8:mux1h" {A0(10)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:else:if:acc.itm}
load net {AbsAndMax#8:else:if:acc.itm(11)} -pin  "AbsAndMax#8:mux1h" {A0(11)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:else:if:acc.itm}
load net {AbsAndMax#8:else:if:acc.itm(12)} -pin  "AbsAndMax#8:mux1h" {A0(12)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:else:if:acc.itm}
load net {AbsAndMax#8:else:if:acc.itm(13)} -pin  "AbsAndMax#8:mux1h" {A0(13)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:else:if:acc.itm}
load net {AbsAndMax#8:else:if:acc.itm(14)} -pin  "AbsAndMax#8:mux1h" {A0(14)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:else:if:acc.itm}
load net {AbsAndMax#8:else:if:acc.itm(15)} -pin  "AbsAndMax#8:mux1h" {A0(15)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:else:if:acc.itm}
load net {FRAME:ac_int:cctor#14.sva(0)} -pin  "AbsAndMax#8:mux1h" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#198.itm}
load net {FRAME:ac_int:cctor#14.sva(1)} -pin  "AbsAndMax#8:mux1h" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#198.itm}
load net {FRAME:ac_int:cctor#14.sva(2)} -pin  "AbsAndMax#8:mux1h" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#198.itm}
load net {FRAME:ac_int:cctor#14.sva(3)} -pin  "AbsAndMax#8:mux1h" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#198.itm}
load net {FRAME:ac_int:cctor#14.sva(4)} -pin  "AbsAndMax#8:mux1h" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#198.itm}
load net {FRAME:ac_int:cctor#14.sva(5)} -pin  "AbsAndMax#8:mux1h" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#198.itm}
load net {FRAME:ac_int:cctor#14.sva(6)} -pin  "AbsAndMax#8:mux1h" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#198.itm}
load net {FRAME:ac_int:cctor#14.sva(7)} -pin  "AbsAndMax#8:mux1h" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#198.itm}
load net {FRAME:ac_int:cctor#14.sva(8)} -pin  "AbsAndMax#8:mux1h" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#198.itm}
load net {FRAME:ac_int:cctor#14.sva(9)} -pin  "AbsAndMax#8:mux1h" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#198.itm}
load net {GND} -pin  "AbsAndMax#8:mux1h" {A1(10)} -attr @path {/edge_detect/edge_detect:core/conc#198.itm}
load net {GND} -pin  "AbsAndMax#8:mux1h" {A1(11)} -attr @path {/edge_detect/edge_detect:core/conc#198.itm}
load net {GND} -pin  "AbsAndMax#8:mux1h" {A1(12)} -attr @path {/edge_detect/edge_detect:core/conc#198.itm}
load net {GND} -pin  "AbsAndMax#8:mux1h" {A1(13)} -attr @path {/edge_detect/edge_detect:core/conc#198.itm}
load net {GND} -pin  "AbsAndMax#8:mux1h" {A1(14)} -attr @path {/edge_detect/edge_detect:core/conc#198.itm}
load net {GND} -pin  "AbsAndMax#8:mux1h" {A1(15)} -attr @path {/edge_detect/edge_detect:core/conc#198.itm}
load net {PWR} -pin  "AbsAndMax#8:mux1h" {A2(0)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "AbsAndMax#8:mux1h" {A2(1)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "AbsAndMax#8:mux1h" {A2(2)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "AbsAndMax#8:mux1h" {A2(3)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "AbsAndMax#8:mux1h" {A2(4)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "AbsAndMax#8:mux1h" {A2(5)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "AbsAndMax#8:mux1h" {A2(6)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "AbsAndMax#8:mux1h" {A2(7)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "AbsAndMax#8:mux1h" {A2(8)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "AbsAndMax#8:mux1h" {A2(9)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {GND} -pin  "AbsAndMax#8:mux1h" {A2(10)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {GND} -pin  "AbsAndMax#8:mux1h" {A2(11)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {GND} -pin  "AbsAndMax#8:mux1h" {A2(12)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {GND} -pin  "AbsAndMax#8:mux1h" {A2(13)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {GND} -pin  "AbsAndMax#8:mux1h" {A2(14)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {GND} -pin  "AbsAndMax#8:mux1h" {A2(15)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {AbsAndMax#8:and.itm} -pin  "AbsAndMax#8:mux1h" {S0} -attr xrf 9515 -attr oid 588 -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:and.itm}
load net {AbsAndMax#8:nor.itm} -pin  "AbsAndMax#8:mux1h" {S1} -attr xrf 9516 -attr oid 589 -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:nor.itm}
load net {AbsAndMax#8:if:acc.itm(6)} -pin  "AbsAndMax#8:mux1h" {S2} -attr xrf 9517 -attr oid 590 -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:slc.svs}
load net {AbsAndMax:AbsAndMax:return#8.lpi#1.dfm#1(0)} -pin  "AbsAndMax#8:mux1h" {Z(0)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#8.lpi#1.dfm#1}
load net {AbsAndMax:AbsAndMax:return#8.lpi#1.dfm#1(1)} -pin  "AbsAndMax#8:mux1h" {Z(1)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#8.lpi#1.dfm#1}
load net {AbsAndMax:AbsAndMax:return#8.lpi#1.dfm#1(2)} -pin  "AbsAndMax#8:mux1h" {Z(2)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#8.lpi#1.dfm#1}
load net {AbsAndMax:AbsAndMax:return#8.lpi#1.dfm#1(3)} -pin  "AbsAndMax#8:mux1h" {Z(3)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#8.lpi#1.dfm#1}
load net {AbsAndMax:AbsAndMax:return#8.lpi#1.dfm#1(4)} -pin  "AbsAndMax#8:mux1h" {Z(4)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#8.lpi#1.dfm#1}
load net {AbsAndMax:AbsAndMax:return#8.lpi#1.dfm#1(5)} -pin  "AbsAndMax#8:mux1h" {Z(5)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#8.lpi#1.dfm#1}
load net {AbsAndMax:AbsAndMax:return#8.lpi#1.dfm#1(6)} -pin  "AbsAndMax#8:mux1h" {Z(6)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#8.lpi#1.dfm#1}
load net {AbsAndMax:AbsAndMax:return#8.lpi#1.dfm#1(7)} -pin  "AbsAndMax#8:mux1h" {Z(7)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#8.lpi#1.dfm#1}
load net {AbsAndMax:AbsAndMax:return#8.lpi#1.dfm#1(8)} -pin  "AbsAndMax#8:mux1h" {Z(8)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#8.lpi#1.dfm#1}
load net {AbsAndMax:AbsAndMax:return#8.lpi#1.dfm#1(9)} -pin  "AbsAndMax#8:mux1h" {Z(9)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#8.lpi#1.dfm#1}
load net {AbsAndMax:AbsAndMax:return#8.lpi#1.dfm#1(10)} -pin  "AbsAndMax#8:mux1h" {Z(10)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#8.lpi#1.dfm#1}
load net {AbsAndMax:AbsAndMax:return#8.lpi#1.dfm#1(11)} -pin  "AbsAndMax#8:mux1h" {Z(11)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#8.lpi#1.dfm#1}
load net {AbsAndMax:AbsAndMax:return#8.lpi#1.dfm#1(12)} -pin  "AbsAndMax#8:mux1h" {Z(12)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#8.lpi#1.dfm#1}
load net {AbsAndMax:AbsAndMax:return#8.lpi#1.dfm#1(13)} -pin  "AbsAndMax#8:mux1h" {Z(13)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#8.lpi#1.dfm#1}
load net {AbsAndMax:AbsAndMax:return#8.lpi#1.dfm#1(14)} -pin  "AbsAndMax#8:mux1h" {Z(14)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#8.lpi#1.dfm#1}
load net {AbsAndMax:AbsAndMax:return#8.lpi#1.dfm#1(15)} -pin  "AbsAndMax#8:mux1h" {Z(15)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#8.lpi#1.dfm#1}
load inst "AbsAndMax#7:else:if:not" "not(15)" "INTERFACE" -attr xrf 9518 -attr oid 591 -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:else:if:not} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(15)"
load net {FRAME:ac_int:cctor#13.sva(0)} -pin  "AbsAndMax#7:else:if:not" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(FRAME:ac_int:cctor#13.sva).itm}
load net {FRAME:ac_int:cctor#13.sva(1)} -pin  "AbsAndMax#7:else:if:not" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(FRAME:ac_int:cctor#13.sva).itm}
load net {FRAME:ac_int:cctor#13.sva(2)} -pin  "AbsAndMax#7:else:if:not" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(FRAME:ac_int:cctor#13.sva).itm}
load net {FRAME:ac_int:cctor#13.sva(3)} -pin  "AbsAndMax#7:else:if:not" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(FRAME:ac_int:cctor#13.sva).itm}
load net {FRAME:ac_int:cctor#13.sva(4)} -pin  "AbsAndMax#7:else:if:not" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(FRAME:ac_int:cctor#13.sva).itm}
load net {FRAME:ac_int:cctor#13.sva(5)} -pin  "AbsAndMax#7:else:if:not" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(FRAME:ac_int:cctor#13.sva).itm}
load net {FRAME:ac_int:cctor#13.sva(6)} -pin  "AbsAndMax#7:else:if:not" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(FRAME:ac_int:cctor#13.sva).itm}
load net {FRAME:ac_int:cctor#13.sva(7)} -pin  "AbsAndMax#7:else:if:not" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(FRAME:ac_int:cctor#13.sva).itm}
load net {FRAME:ac_int:cctor#13.sva(8)} -pin  "AbsAndMax#7:else:if:not" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(FRAME:ac_int:cctor#13.sva).itm}
load net {FRAME:ac_int:cctor#13.sva(9)} -pin  "AbsAndMax#7:else:if:not" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(FRAME:ac_int:cctor#13.sva).itm}
load net {FRAME:ac_int:cctor#13.sva(10)} -pin  "AbsAndMax#7:else:if:not" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(FRAME:ac_int:cctor#13.sva).itm}
load net {FRAME:ac_int:cctor#13.sva(11)} -pin  "AbsAndMax#7:else:if:not" {A(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(FRAME:ac_int:cctor#13.sva).itm}
load net {FRAME:ac_int:cctor#13.sva(12)} -pin  "AbsAndMax#7:else:if:not" {A(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(FRAME:ac_int:cctor#13.sva).itm}
load net {FRAME:ac_int:cctor#13.sva(13)} -pin  "AbsAndMax#7:else:if:not" {A(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(FRAME:ac_int:cctor#13.sva).itm}
load net {FRAME:ac_int:cctor#13.sva(14)} -pin  "AbsAndMax#7:else:if:not" {A(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(FRAME:ac_int:cctor#13.sva).itm}
load net {AbsAndMax#7:else:if:not.itm(0)} -pin  "AbsAndMax#7:else:if:not" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:else:if:not.itm}
load net {AbsAndMax#7:else:if:not.itm(1)} -pin  "AbsAndMax#7:else:if:not" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:else:if:not.itm}
load net {AbsAndMax#7:else:if:not.itm(2)} -pin  "AbsAndMax#7:else:if:not" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:else:if:not.itm}
load net {AbsAndMax#7:else:if:not.itm(3)} -pin  "AbsAndMax#7:else:if:not" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:else:if:not.itm}
load net {AbsAndMax#7:else:if:not.itm(4)} -pin  "AbsAndMax#7:else:if:not" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:else:if:not.itm}
load net {AbsAndMax#7:else:if:not.itm(5)} -pin  "AbsAndMax#7:else:if:not" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:else:if:not.itm}
load net {AbsAndMax#7:else:if:not.itm(6)} -pin  "AbsAndMax#7:else:if:not" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:else:if:not.itm}
load net {AbsAndMax#7:else:if:not.itm(7)} -pin  "AbsAndMax#7:else:if:not" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:else:if:not.itm}
load net {AbsAndMax#7:else:if:not.itm(8)} -pin  "AbsAndMax#7:else:if:not" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:else:if:not.itm}
load net {AbsAndMax#7:else:if:not.itm(9)} -pin  "AbsAndMax#7:else:if:not" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:else:if:not.itm}
load net {AbsAndMax#7:else:if:not.itm(10)} -pin  "AbsAndMax#7:else:if:not" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:else:if:not.itm}
load net {AbsAndMax#7:else:if:not.itm(11)} -pin  "AbsAndMax#7:else:if:not" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:else:if:not.itm}
load net {AbsAndMax#7:else:if:not.itm(12)} -pin  "AbsAndMax#7:else:if:not" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:else:if:not.itm}
load net {AbsAndMax#7:else:if:not.itm(13)} -pin  "AbsAndMax#7:else:if:not" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:else:if:not.itm}
load net {AbsAndMax#7:else:if:not.itm(14)} -pin  "AbsAndMax#7:else:if:not" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:else:if:not.itm}
load inst "AbsAndMax#7:else:if:acc" "add(15,0,1,0,16)" "INTERFACE" -attr xrf 9519 -attr oid 592 -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:else:if:acc} -attr area 16.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(15,0,2,1,16)"
load net {AbsAndMax#7:else:if:not.itm(0)} -pin  "AbsAndMax#7:else:if:acc" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:else:if:not.itm}
load net {AbsAndMax#7:else:if:not.itm(1)} -pin  "AbsAndMax#7:else:if:acc" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:else:if:not.itm}
load net {AbsAndMax#7:else:if:not.itm(2)} -pin  "AbsAndMax#7:else:if:acc" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:else:if:not.itm}
load net {AbsAndMax#7:else:if:not.itm(3)} -pin  "AbsAndMax#7:else:if:acc" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:else:if:not.itm}
load net {AbsAndMax#7:else:if:not.itm(4)} -pin  "AbsAndMax#7:else:if:acc" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:else:if:not.itm}
load net {AbsAndMax#7:else:if:not.itm(5)} -pin  "AbsAndMax#7:else:if:acc" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:else:if:not.itm}
load net {AbsAndMax#7:else:if:not.itm(6)} -pin  "AbsAndMax#7:else:if:acc" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:else:if:not.itm}
load net {AbsAndMax#7:else:if:not.itm(7)} -pin  "AbsAndMax#7:else:if:acc" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:else:if:not.itm}
load net {AbsAndMax#7:else:if:not.itm(8)} -pin  "AbsAndMax#7:else:if:acc" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:else:if:not.itm}
load net {AbsAndMax#7:else:if:not.itm(9)} -pin  "AbsAndMax#7:else:if:acc" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:else:if:not.itm}
load net {AbsAndMax#7:else:if:not.itm(10)} -pin  "AbsAndMax#7:else:if:acc" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:else:if:not.itm}
load net {AbsAndMax#7:else:if:not.itm(11)} -pin  "AbsAndMax#7:else:if:acc" {A(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:else:if:not.itm}
load net {AbsAndMax#7:else:if:not.itm(12)} -pin  "AbsAndMax#7:else:if:acc" {A(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:else:if:not.itm}
load net {AbsAndMax#7:else:if:not.itm(13)} -pin  "AbsAndMax#7:else:if:acc" {A(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:else:if:not.itm}
load net {AbsAndMax#7:else:if:not.itm(14)} -pin  "AbsAndMax#7:else:if:acc" {A(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:else:if:not.itm}
load net {PWR} -pin  "AbsAndMax#7:else:if:acc" {B(0)} -attr @path {/edge_detect/edge_detect:core/C1_1#1}
load net {AbsAndMax#7:else:if:acc.itm(0)} -pin  "AbsAndMax#7:else:if:acc" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:else:if:acc.itm}
load net {AbsAndMax#7:else:if:acc.itm(1)} -pin  "AbsAndMax#7:else:if:acc" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:else:if:acc.itm}
load net {AbsAndMax#7:else:if:acc.itm(2)} -pin  "AbsAndMax#7:else:if:acc" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:else:if:acc.itm}
load net {AbsAndMax#7:else:if:acc.itm(3)} -pin  "AbsAndMax#7:else:if:acc" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:else:if:acc.itm}
load net {AbsAndMax#7:else:if:acc.itm(4)} -pin  "AbsAndMax#7:else:if:acc" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:else:if:acc.itm}
load net {AbsAndMax#7:else:if:acc.itm(5)} -pin  "AbsAndMax#7:else:if:acc" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:else:if:acc.itm}
load net {AbsAndMax#7:else:if:acc.itm(6)} -pin  "AbsAndMax#7:else:if:acc" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:else:if:acc.itm}
load net {AbsAndMax#7:else:if:acc.itm(7)} -pin  "AbsAndMax#7:else:if:acc" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:else:if:acc.itm}
load net {AbsAndMax#7:else:if:acc.itm(8)} -pin  "AbsAndMax#7:else:if:acc" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:else:if:acc.itm}
load net {AbsAndMax#7:else:if:acc.itm(9)} -pin  "AbsAndMax#7:else:if:acc" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:else:if:acc.itm}
load net {AbsAndMax#7:else:if:acc.itm(10)} -pin  "AbsAndMax#7:else:if:acc" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:else:if:acc.itm}
load net {AbsAndMax#7:else:if:acc.itm(11)} -pin  "AbsAndMax#7:else:if:acc" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:else:if:acc.itm}
load net {AbsAndMax#7:else:if:acc.itm(12)} -pin  "AbsAndMax#7:else:if:acc" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:else:if:acc.itm}
load net {AbsAndMax#7:else:if:acc.itm(13)} -pin  "AbsAndMax#7:else:if:acc" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:else:if:acc.itm}
load net {AbsAndMax#7:else:if:acc.itm(14)} -pin  "AbsAndMax#7:else:if:acc" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:else:if:acc.itm}
load net {AbsAndMax#7:else:if:acc.itm(15)} -pin  "AbsAndMax#7:else:if:acc" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:else:if:acc.itm}
load inst "not#74" "not(1)" "INTERFACE" -attr xrf 9520 -attr oid 593 -attr @path {/edge_detect/edge_detect:core/not#74} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {AbsAndMax#7:if:acc.itm(6)} -pin  "not#74" {A(0)} -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:slc.svs}
load net {not#74.itm} -pin  "not#74" {Z(0)} -attr @path {/edge_detect/edge_detect:core/not#74.itm}
load inst "AbsAndMax#7:and" "and(2,1)" "INTERFACE" -attr xrf 9521 -attr oid 594 -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:and} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,2)"
load net {FRAME:ac_int:cctor#13.sva(15)} -pin  "AbsAndMax#7:and" {A0(0)} -attr @path {/edge_detect/edge_detect:core/slc(FRAME:ac_int:cctor#13.sva)#4.itm}
load net {not#74.itm} -pin  "AbsAndMax#7:and" {A1(0)} -attr @path {/edge_detect/edge_detect:core/not#74.itm}
load net {AbsAndMax#7:and.itm} -pin  "AbsAndMax#7:and" {Z(0)} -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:and.itm}
load inst "AbsAndMax#7:nor" "nor(2,1)" "INTERFACE" -attr xrf 9522 -attr oid 595 -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:nor} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_nor(1,2)"
load net {FRAME:ac_int:cctor#13.sva(15)} -pin  "AbsAndMax#7:nor" {A0(0)} -attr @path {/edge_detect/edge_detect:core/slc(FRAME:ac_int:cctor#13.sva)#1.itm}
load net {AbsAndMax#7:if:acc.itm(6)} -pin  "AbsAndMax#7:nor" {A1(0)} -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:slc.svs}
load net {AbsAndMax#7:nor.itm} -pin  "AbsAndMax#7:nor" {Z(0)} -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:nor.itm}
load inst "AbsAndMax#7:mux1h" "mux1h(3,16)" "INTERFACE" -attr xrf 9523 -attr oid 596 -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:mux1h} -attr area 35.033984 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux1hot(16,3)"
load net {AbsAndMax#7:else:if:acc.itm(0)} -pin  "AbsAndMax#7:mux1h" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:else:if:acc.itm}
load net {AbsAndMax#7:else:if:acc.itm(1)} -pin  "AbsAndMax#7:mux1h" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:else:if:acc.itm}
load net {AbsAndMax#7:else:if:acc.itm(2)} -pin  "AbsAndMax#7:mux1h" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:else:if:acc.itm}
load net {AbsAndMax#7:else:if:acc.itm(3)} -pin  "AbsAndMax#7:mux1h" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:else:if:acc.itm}
load net {AbsAndMax#7:else:if:acc.itm(4)} -pin  "AbsAndMax#7:mux1h" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:else:if:acc.itm}
load net {AbsAndMax#7:else:if:acc.itm(5)} -pin  "AbsAndMax#7:mux1h" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:else:if:acc.itm}
load net {AbsAndMax#7:else:if:acc.itm(6)} -pin  "AbsAndMax#7:mux1h" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:else:if:acc.itm}
load net {AbsAndMax#7:else:if:acc.itm(7)} -pin  "AbsAndMax#7:mux1h" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:else:if:acc.itm}
load net {AbsAndMax#7:else:if:acc.itm(8)} -pin  "AbsAndMax#7:mux1h" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:else:if:acc.itm}
load net {AbsAndMax#7:else:if:acc.itm(9)} -pin  "AbsAndMax#7:mux1h" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:else:if:acc.itm}
load net {AbsAndMax#7:else:if:acc.itm(10)} -pin  "AbsAndMax#7:mux1h" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:else:if:acc.itm}
load net {AbsAndMax#7:else:if:acc.itm(11)} -pin  "AbsAndMax#7:mux1h" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:else:if:acc.itm}
load net {AbsAndMax#7:else:if:acc.itm(12)} -pin  "AbsAndMax#7:mux1h" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:else:if:acc.itm}
load net {AbsAndMax#7:else:if:acc.itm(13)} -pin  "AbsAndMax#7:mux1h" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:else:if:acc.itm}
load net {AbsAndMax#7:else:if:acc.itm(14)} -pin  "AbsAndMax#7:mux1h" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:else:if:acc.itm}
load net {AbsAndMax#7:else:if:acc.itm(15)} -pin  "AbsAndMax#7:mux1h" {A0(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:else:if:acc.itm}
load net {FRAME:ac_int:cctor#13.sva(0)} -pin  "AbsAndMax#7:mux1h" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#199.itm}
load net {FRAME:ac_int:cctor#13.sva(1)} -pin  "AbsAndMax#7:mux1h" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#199.itm}
load net {FRAME:ac_int:cctor#13.sva(2)} -pin  "AbsAndMax#7:mux1h" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#199.itm}
load net {FRAME:ac_int:cctor#13.sva(3)} -pin  "AbsAndMax#7:mux1h" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#199.itm}
load net {FRAME:ac_int:cctor#13.sva(4)} -pin  "AbsAndMax#7:mux1h" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#199.itm}
load net {FRAME:ac_int:cctor#13.sva(5)} -pin  "AbsAndMax#7:mux1h" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#199.itm}
load net {FRAME:ac_int:cctor#13.sva(6)} -pin  "AbsAndMax#7:mux1h" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#199.itm}
load net {FRAME:ac_int:cctor#13.sva(7)} -pin  "AbsAndMax#7:mux1h" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#199.itm}
load net {FRAME:ac_int:cctor#13.sva(8)} -pin  "AbsAndMax#7:mux1h" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#199.itm}
load net {FRAME:ac_int:cctor#13.sva(9)} -pin  "AbsAndMax#7:mux1h" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#199.itm}
load net {GND} -pin  "AbsAndMax#7:mux1h" {A1(10)} -attr @path {/edge_detect/edge_detect:core/conc#199.itm}
load net {GND} -pin  "AbsAndMax#7:mux1h" {A1(11)} -attr @path {/edge_detect/edge_detect:core/conc#199.itm}
load net {GND} -pin  "AbsAndMax#7:mux1h" {A1(12)} -attr @path {/edge_detect/edge_detect:core/conc#199.itm}
load net {GND} -pin  "AbsAndMax#7:mux1h" {A1(13)} -attr @path {/edge_detect/edge_detect:core/conc#199.itm}
load net {GND} -pin  "AbsAndMax#7:mux1h" {A1(14)} -attr @path {/edge_detect/edge_detect:core/conc#199.itm}
load net {GND} -pin  "AbsAndMax#7:mux1h" {A1(15)} -attr @path {/edge_detect/edge_detect:core/conc#199.itm}
load net {PWR} -pin  "AbsAndMax#7:mux1h" {A2(0)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "AbsAndMax#7:mux1h" {A2(1)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "AbsAndMax#7:mux1h" {A2(2)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "AbsAndMax#7:mux1h" {A2(3)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "AbsAndMax#7:mux1h" {A2(4)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "AbsAndMax#7:mux1h" {A2(5)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "AbsAndMax#7:mux1h" {A2(6)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "AbsAndMax#7:mux1h" {A2(7)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "AbsAndMax#7:mux1h" {A2(8)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "AbsAndMax#7:mux1h" {A2(9)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {GND} -pin  "AbsAndMax#7:mux1h" {A2(10)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {GND} -pin  "AbsAndMax#7:mux1h" {A2(11)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {GND} -pin  "AbsAndMax#7:mux1h" {A2(12)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {GND} -pin  "AbsAndMax#7:mux1h" {A2(13)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {GND} -pin  "AbsAndMax#7:mux1h" {A2(14)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {GND} -pin  "AbsAndMax#7:mux1h" {A2(15)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {AbsAndMax#7:and.itm} -pin  "AbsAndMax#7:mux1h" {S0} -attr xrf 9524 -attr oid 597 -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:and.itm}
load net {AbsAndMax#7:nor.itm} -pin  "AbsAndMax#7:mux1h" {S1} -attr xrf 9525 -attr oid 598 -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:nor.itm}
load net {AbsAndMax#7:if:acc.itm(6)} -pin  "AbsAndMax#7:mux1h" {S2} -attr xrf 9526 -attr oid 599 -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:slc.svs}
load net {AbsAndMax:AbsAndMax:return#7.lpi#1.dfm#1(0)} -pin  "AbsAndMax#7:mux1h" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#7.lpi#1.dfm#1}
load net {AbsAndMax:AbsAndMax:return#7.lpi#1.dfm#1(1)} -pin  "AbsAndMax#7:mux1h" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#7.lpi#1.dfm#1}
load net {AbsAndMax:AbsAndMax:return#7.lpi#1.dfm#1(2)} -pin  "AbsAndMax#7:mux1h" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#7.lpi#1.dfm#1}
load net {AbsAndMax:AbsAndMax:return#7.lpi#1.dfm#1(3)} -pin  "AbsAndMax#7:mux1h" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#7.lpi#1.dfm#1}
load net {AbsAndMax:AbsAndMax:return#7.lpi#1.dfm#1(4)} -pin  "AbsAndMax#7:mux1h" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#7.lpi#1.dfm#1}
load net {AbsAndMax:AbsAndMax:return#7.lpi#1.dfm#1(5)} -pin  "AbsAndMax#7:mux1h" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#7.lpi#1.dfm#1}
load net {AbsAndMax:AbsAndMax:return#7.lpi#1.dfm#1(6)} -pin  "AbsAndMax#7:mux1h" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#7.lpi#1.dfm#1}
load net {AbsAndMax:AbsAndMax:return#7.lpi#1.dfm#1(7)} -pin  "AbsAndMax#7:mux1h" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#7.lpi#1.dfm#1}
load net {AbsAndMax:AbsAndMax:return#7.lpi#1.dfm#1(8)} -pin  "AbsAndMax#7:mux1h" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#7.lpi#1.dfm#1}
load net {AbsAndMax:AbsAndMax:return#7.lpi#1.dfm#1(9)} -pin  "AbsAndMax#7:mux1h" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#7.lpi#1.dfm#1}
load net {AbsAndMax:AbsAndMax:return#7.lpi#1.dfm#1(10)} -pin  "AbsAndMax#7:mux1h" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#7.lpi#1.dfm#1}
load net {AbsAndMax:AbsAndMax:return#7.lpi#1.dfm#1(11)} -pin  "AbsAndMax#7:mux1h" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#7.lpi#1.dfm#1}
load net {AbsAndMax:AbsAndMax:return#7.lpi#1.dfm#1(12)} -pin  "AbsAndMax#7:mux1h" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#7.lpi#1.dfm#1}
load net {AbsAndMax:AbsAndMax:return#7.lpi#1.dfm#1(13)} -pin  "AbsAndMax#7:mux1h" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#7.lpi#1.dfm#1}
load net {AbsAndMax:AbsAndMax:return#7.lpi#1.dfm#1(14)} -pin  "AbsAndMax#7:mux1h" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#7.lpi#1.dfm#1}
load net {AbsAndMax:AbsAndMax:return#7.lpi#1.dfm#1(15)} -pin  "AbsAndMax#7:mux1h" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#7.lpi#1.dfm#1}
load inst "AbsAndMax#8:not" "not(6)" "INTERFACE" -attr xrf 9527 -attr oid 600 -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:not} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(6)"
load net {FRAME:ac_int:cctor#14.sva(10)} -pin  "AbsAndMax#8:not" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(FRAME:ac_int:cctor#14.sva)#3.itm}
load net {FRAME:ac_int:cctor#14.sva(11)} -pin  "AbsAndMax#8:not" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(FRAME:ac_int:cctor#14.sva)#3.itm}
load net {FRAME:ac_int:cctor#14.sva(12)} -pin  "AbsAndMax#8:not" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(FRAME:ac_int:cctor#14.sva)#3.itm}
load net {FRAME:ac_int:cctor#14.sva(13)} -pin  "AbsAndMax#8:not" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(FRAME:ac_int:cctor#14.sva)#3.itm}
load net {FRAME:ac_int:cctor#14.sva(14)} -pin  "AbsAndMax#8:not" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(FRAME:ac_int:cctor#14.sva)#3.itm}
load net {FRAME:ac_int:cctor#14.sva(15)} -pin  "AbsAndMax#8:not" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(FRAME:ac_int:cctor#14.sva)#3.itm}
load net {AbsAndMax#8:not.itm(0)} -pin  "AbsAndMax#8:not" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:not.itm}
load net {AbsAndMax#8:not.itm(1)} -pin  "AbsAndMax#8:not" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:not.itm}
load net {AbsAndMax#8:not.itm(2)} -pin  "AbsAndMax#8:not" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:not.itm}
load net {AbsAndMax#8:not.itm(3)} -pin  "AbsAndMax#8:not" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:not.itm}
load net {AbsAndMax#8:not.itm(4)} -pin  "AbsAndMax#8:not" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:not.itm}
load net {AbsAndMax#8:not.itm(5)} -pin  "AbsAndMax#8:not" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:not.itm}
load inst "AbsAndMax#8:if:acc" "add(6,1,1,0,7)" "INTERFACE" -attr xrf 9528 -attr oid 601 -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:if:acc} -attr area 7.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(6,1,2,1,7)"
load net {AbsAndMax#8:not.itm(0)} -pin  "AbsAndMax#8:if:acc" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:not.itm}
load net {AbsAndMax#8:not.itm(1)} -pin  "AbsAndMax#8:if:acc" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:not.itm}
load net {AbsAndMax#8:not.itm(2)} -pin  "AbsAndMax#8:if:acc" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:not.itm}
load net {AbsAndMax#8:not.itm(3)} -pin  "AbsAndMax#8:if:acc" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:not.itm}
load net {AbsAndMax#8:not.itm(4)} -pin  "AbsAndMax#8:if:acc" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:not.itm}
load net {AbsAndMax#8:not.itm(5)} -pin  "AbsAndMax#8:if:acc" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:not.itm}
load net {PWR} -pin  "AbsAndMax#8:if:acc" {B(0)} -attr @path {/edge_detect/edge_detect:core/C1_1#1}
load net {AbsAndMax#8:if:acc.itm(0)} -pin  "AbsAndMax#8:if:acc" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:if:acc.itm}
load net {AbsAndMax#8:if:acc.itm(1)} -pin  "AbsAndMax#8:if:acc" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:if:acc.itm}
load net {AbsAndMax#8:if:acc.itm(2)} -pin  "AbsAndMax#8:if:acc" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:if:acc.itm}
load net {AbsAndMax#8:if:acc.itm(3)} -pin  "AbsAndMax#8:if:acc" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:if:acc.itm}
load net {AbsAndMax#8:if:acc.itm(4)} -pin  "AbsAndMax#8:if:acc" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:if:acc.itm}
load net {AbsAndMax#8:if:acc.itm(5)} -pin  "AbsAndMax#8:if:acc" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:if:acc.itm}
load net {AbsAndMax#8:if:acc.itm(6)} -pin  "AbsAndMax#8:if:acc" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:if:acc.itm}
load inst "AbsAndMax#2:not" "not(6)" "INTERFACE" -attr xrf 9529 -attr oid 602 -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:not} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(6)"
load net {greenx.sva#2(10)} -pin  "AbsAndMax#2:not" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(greenx.sva#1)#3.itm}
load net {greenx.sva#2(11)} -pin  "AbsAndMax#2:not" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(greenx.sva#1)#3.itm}
load net {greenx.sva#2(12)} -pin  "AbsAndMax#2:not" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(greenx.sva#1)#3.itm}
load net {greenx.sva#2(13)} -pin  "AbsAndMax#2:not" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(greenx.sva#1)#3.itm}
load net {greenx.sva#2(14)} -pin  "AbsAndMax#2:not" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(greenx.sva#1)#3.itm}
load net {greenx.sva#2(15)} -pin  "AbsAndMax#2:not" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(greenx.sva#1)#3.itm}
load net {AbsAndMax#2:not.itm(0)} -pin  "AbsAndMax#2:not" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:not.itm}
load net {AbsAndMax#2:not.itm(1)} -pin  "AbsAndMax#2:not" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:not.itm}
load net {AbsAndMax#2:not.itm(2)} -pin  "AbsAndMax#2:not" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:not.itm}
load net {AbsAndMax#2:not.itm(3)} -pin  "AbsAndMax#2:not" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:not.itm}
load net {AbsAndMax#2:not.itm(4)} -pin  "AbsAndMax#2:not" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:not.itm}
load net {AbsAndMax#2:not.itm(5)} -pin  "AbsAndMax#2:not" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:not.itm}
load inst "AbsAndMax#2:if:acc" "add(6,1,1,0,7)" "INTERFACE" -attr xrf 9530 -attr oid 603 -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:if:acc} -attr area 7.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(6,1,2,1,7)"
load net {AbsAndMax#2:not.itm(0)} -pin  "AbsAndMax#2:if:acc" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:not.itm}
load net {AbsAndMax#2:not.itm(1)} -pin  "AbsAndMax#2:if:acc" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:not.itm}
load net {AbsAndMax#2:not.itm(2)} -pin  "AbsAndMax#2:if:acc" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:not.itm}
load net {AbsAndMax#2:not.itm(3)} -pin  "AbsAndMax#2:if:acc" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:not.itm}
load net {AbsAndMax#2:not.itm(4)} -pin  "AbsAndMax#2:if:acc" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:not.itm}
load net {AbsAndMax#2:not.itm(5)} -pin  "AbsAndMax#2:if:acc" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:not.itm}
load net {PWR} -pin  "AbsAndMax#2:if:acc" {B(0)} -attr @path {/edge_detect/edge_detect:core/C1_1#1}
load net {AbsAndMax#2:if:acc.itm(0)} -pin  "AbsAndMax#2:if:acc" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:if:acc.itm}
load net {AbsAndMax#2:if:acc.itm(1)} -pin  "AbsAndMax#2:if:acc" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:if:acc.itm}
load net {AbsAndMax#2:if:acc.itm(2)} -pin  "AbsAndMax#2:if:acc" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:if:acc.itm}
load net {AbsAndMax#2:if:acc.itm(3)} -pin  "AbsAndMax#2:if:acc" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:if:acc.itm}
load net {AbsAndMax#2:if:acc.itm(4)} -pin  "AbsAndMax#2:if:acc" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:if:acc.itm}
load net {AbsAndMax#2:if:acc.itm(5)} -pin  "AbsAndMax#2:if:acc" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:if:acc.itm}
load net {AbsAndMax#2:if:acc.itm(6)} -pin  "AbsAndMax#2:if:acc" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:if:acc.itm}
load inst "AbsAndMax#3:not" "not(6)" "INTERFACE" -attr xrf 9531 -attr oid 604 -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:not} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(6)"
load net {greeny.sva#2(10)} -pin  "AbsAndMax#3:not" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(greeny.sva#1)#3.itm}
load net {greeny.sva#2(11)} -pin  "AbsAndMax#3:not" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(greeny.sva#1)#3.itm}
load net {greeny.sva#2(12)} -pin  "AbsAndMax#3:not" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(greeny.sva#1)#3.itm}
load net {greeny.sva#2(13)} -pin  "AbsAndMax#3:not" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(greeny.sva#1)#3.itm}
load net {greeny.sva#2(14)} -pin  "AbsAndMax#3:not" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(greeny.sva#1)#3.itm}
load net {greeny.sva#2(15)} -pin  "AbsAndMax#3:not" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(greeny.sva#1)#3.itm}
load net {AbsAndMax#3:not.itm(0)} -pin  "AbsAndMax#3:not" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:not.itm}
load net {AbsAndMax#3:not.itm(1)} -pin  "AbsAndMax#3:not" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:not.itm}
load net {AbsAndMax#3:not.itm(2)} -pin  "AbsAndMax#3:not" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:not.itm}
load net {AbsAndMax#3:not.itm(3)} -pin  "AbsAndMax#3:not" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:not.itm}
load net {AbsAndMax#3:not.itm(4)} -pin  "AbsAndMax#3:not" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:not.itm}
load net {AbsAndMax#3:not.itm(5)} -pin  "AbsAndMax#3:not" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:not.itm}
load inst "AbsAndMax#3:if:acc" "add(6,1,1,0,7)" "INTERFACE" -attr xrf 9532 -attr oid 605 -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:if:acc} -attr area 7.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(6,1,2,1,7)"
load net {AbsAndMax#3:not.itm(0)} -pin  "AbsAndMax#3:if:acc" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:not.itm}
load net {AbsAndMax#3:not.itm(1)} -pin  "AbsAndMax#3:if:acc" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:not.itm}
load net {AbsAndMax#3:not.itm(2)} -pin  "AbsAndMax#3:if:acc" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:not.itm}
load net {AbsAndMax#3:not.itm(3)} -pin  "AbsAndMax#3:if:acc" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:not.itm}
load net {AbsAndMax#3:not.itm(4)} -pin  "AbsAndMax#3:if:acc" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:not.itm}
load net {AbsAndMax#3:not.itm(5)} -pin  "AbsAndMax#3:if:acc" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:not.itm}
load net {PWR} -pin  "AbsAndMax#3:if:acc" {B(0)} -attr @path {/edge_detect/edge_detect:core/C1_1#1}
load net {AbsAndMax#3:if:acc.itm(0)} -pin  "AbsAndMax#3:if:acc" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:if:acc.itm}
load net {AbsAndMax#3:if:acc.itm(1)} -pin  "AbsAndMax#3:if:acc" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:if:acc.itm}
load net {AbsAndMax#3:if:acc.itm(2)} -pin  "AbsAndMax#3:if:acc" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:if:acc.itm}
load net {AbsAndMax#3:if:acc.itm(3)} -pin  "AbsAndMax#3:if:acc" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:if:acc.itm}
load net {AbsAndMax#3:if:acc.itm(4)} -pin  "AbsAndMax#3:if:acc" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:if:acc.itm}
load net {AbsAndMax#3:if:acc.itm(5)} -pin  "AbsAndMax#3:if:acc" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:if:acc.itm}
load net {AbsAndMax#3:if:acc.itm(6)} -pin  "AbsAndMax#3:if:acc" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:if:acc.itm}
load inst "AbsAndMax#7:not" "not(6)" "INTERFACE" -attr xrf 9533 -attr oid 606 -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:not} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(6)"
load net {FRAME:ac_int:cctor#13.sva(10)} -pin  "AbsAndMax#7:not" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(FRAME:ac_int:cctor#13.sva)#3.itm}
load net {FRAME:ac_int:cctor#13.sva(11)} -pin  "AbsAndMax#7:not" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(FRAME:ac_int:cctor#13.sva)#3.itm}
load net {FRAME:ac_int:cctor#13.sva(12)} -pin  "AbsAndMax#7:not" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(FRAME:ac_int:cctor#13.sva)#3.itm}
load net {FRAME:ac_int:cctor#13.sva(13)} -pin  "AbsAndMax#7:not" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(FRAME:ac_int:cctor#13.sva)#3.itm}
load net {FRAME:ac_int:cctor#13.sva(14)} -pin  "AbsAndMax#7:not" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(FRAME:ac_int:cctor#13.sva)#3.itm}
load net {FRAME:ac_int:cctor#13.sva(15)} -pin  "AbsAndMax#7:not" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(FRAME:ac_int:cctor#13.sva)#3.itm}
load net {AbsAndMax#7:not.itm(0)} -pin  "AbsAndMax#7:not" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:not.itm}
load net {AbsAndMax#7:not.itm(1)} -pin  "AbsAndMax#7:not" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:not.itm}
load net {AbsAndMax#7:not.itm(2)} -pin  "AbsAndMax#7:not" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:not.itm}
load net {AbsAndMax#7:not.itm(3)} -pin  "AbsAndMax#7:not" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:not.itm}
load net {AbsAndMax#7:not.itm(4)} -pin  "AbsAndMax#7:not" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:not.itm}
load net {AbsAndMax#7:not.itm(5)} -pin  "AbsAndMax#7:not" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:not.itm}
load inst "AbsAndMax#7:if:acc" "add(6,1,1,0,7)" "INTERFACE" -attr xrf 9534 -attr oid 607 -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:if:acc} -attr area 7.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(6,1,2,1,7)"
load net {AbsAndMax#7:not.itm(0)} -pin  "AbsAndMax#7:if:acc" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:not.itm}
load net {AbsAndMax#7:not.itm(1)} -pin  "AbsAndMax#7:if:acc" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:not.itm}
load net {AbsAndMax#7:not.itm(2)} -pin  "AbsAndMax#7:if:acc" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:not.itm}
load net {AbsAndMax#7:not.itm(3)} -pin  "AbsAndMax#7:if:acc" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:not.itm}
load net {AbsAndMax#7:not.itm(4)} -pin  "AbsAndMax#7:if:acc" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:not.itm}
load net {AbsAndMax#7:not.itm(5)} -pin  "AbsAndMax#7:if:acc" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:not.itm}
load net {PWR} -pin  "AbsAndMax#7:if:acc" {B(0)} -attr @path {/edge_detect/edge_detect:core/C1_1#1}
load net {AbsAndMax#7:if:acc.itm(0)} -pin  "AbsAndMax#7:if:acc" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:if:acc.itm}
load net {AbsAndMax#7:if:acc.itm(1)} -pin  "AbsAndMax#7:if:acc" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:if:acc.itm}
load net {AbsAndMax#7:if:acc.itm(2)} -pin  "AbsAndMax#7:if:acc" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:if:acc.itm}
load net {AbsAndMax#7:if:acc.itm(3)} -pin  "AbsAndMax#7:if:acc" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:if:acc.itm}
load net {AbsAndMax#7:if:acc.itm(4)} -pin  "AbsAndMax#7:if:acc" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:if:acc.itm}
load net {AbsAndMax#7:if:acc.itm(5)} -pin  "AbsAndMax#7:if:acc" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:if:acc.itm}
load net {AbsAndMax#7:if:acc.itm(6)} -pin  "AbsAndMax#7:if:acc" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:if:acc.itm}
load inst "AbsAndMax#4:not" "not(6)" "INTERFACE" -attr xrf 9535 -attr oid 608 -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:not} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(6)"
load net {bluex.sva#2(10)} -pin  "AbsAndMax#4:not" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bluex.sva#1)#3.itm}
load net {bluex.sva#2(11)} -pin  "AbsAndMax#4:not" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bluex.sva#1)#3.itm}
load net {bluex.sva#2(12)} -pin  "AbsAndMax#4:not" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bluex.sva#1)#3.itm}
load net {bluex.sva#2(13)} -pin  "AbsAndMax#4:not" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bluex.sva#1)#3.itm}
load net {bluex.sva#2(14)} -pin  "AbsAndMax#4:not" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bluex.sva#1)#3.itm}
load net {bluex.sva#2(15)} -pin  "AbsAndMax#4:not" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bluex.sva#1)#3.itm}
load net {AbsAndMax#4:not.itm(0)} -pin  "AbsAndMax#4:not" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:not.itm}
load net {AbsAndMax#4:not.itm(1)} -pin  "AbsAndMax#4:not" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:not.itm}
load net {AbsAndMax#4:not.itm(2)} -pin  "AbsAndMax#4:not" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:not.itm}
load net {AbsAndMax#4:not.itm(3)} -pin  "AbsAndMax#4:not" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:not.itm}
load net {AbsAndMax#4:not.itm(4)} -pin  "AbsAndMax#4:not" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:not.itm}
load net {AbsAndMax#4:not.itm(5)} -pin  "AbsAndMax#4:not" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:not.itm}
load inst "AbsAndMax#4:if:acc" "add(6,1,1,0,7)" "INTERFACE" -attr xrf 9536 -attr oid 609 -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:if:acc} -attr area 7.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(6,1,2,1,7)"
load net {AbsAndMax#4:not.itm(0)} -pin  "AbsAndMax#4:if:acc" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:not.itm}
load net {AbsAndMax#4:not.itm(1)} -pin  "AbsAndMax#4:if:acc" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:not.itm}
load net {AbsAndMax#4:not.itm(2)} -pin  "AbsAndMax#4:if:acc" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:not.itm}
load net {AbsAndMax#4:not.itm(3)} -pin  "AbsAndMax#4:if:acc" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:not.itm}
load net {AbsAndMax#4:not.itm(4)} -pin  "AbsAndMax#4:if:acc" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:not.itm}
load net {AbsAndMax#4:not.itm(5)} -pin  "AbsAndMax#4:if:acc" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:not.itm}
load net {PWR} -pin  "AbsAndMax#4:if:acc" {B(0)} -attr @path {/edge_detect/edge_detect:core/C1_1#1}
load net {AbsAndMax#4:if:acc.itm(0)} -pin  "AbsAndMax#4:if:acc" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:if:acc.itm}
load net {AbsAndMax#4:if:acc.itm(1)} -pin  "AbsAndMax#4:if:acc" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:if:acc.itm}
load net {AbsAndMax#4:if:acc.itm(2)} -pin  "AbsAndMax#4:if:acc" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:if:acc.itm}
load net {AbsAndMax#4:if:acc.itm(3)} -pin  "AbsAndMax#4:if:acc" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:if:acc.itm}
load net {AbsAndMax#4:if:acc.itm(4)} -pin  "AbsAndMax#4:if:acc" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:if:acc.itm}
load net {AbsAndMax#4:if:acc.itm(5)} -pin  "AbsAndMax#4:if:acc" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:if:acc.itm}
load net {AbsAndMax#4:if:acc.itm(6)} -pin  "AbsAndMax#4:if:acc" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:if:acc.itm}
load inst "AbsAndMax#5:not" "not(6)" "INTERFACE" -attr xrf 9537 -attr oid 610 -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:not} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(6)"
load net {bluey.sva#2(10)} -pin  "AbsAndMax#5:not" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bluey.sva#1)#3.itm}
load net {bluey.sva#2(11)} -pin  "AbsAndMax#5:not" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bluey.sva#1)#3.itm}
load net {bluey.sva#2(12)} -pin  "AbsAndMax#5:not" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bluey.sva#1)#3.itm}
load net {bluey.sva#2(13)} -pin  "AbsAndMax#5:not" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bluey.sva#1)#3.itm}
load net {bluey.sva#2(14)} -pin  "AbsAndMax#5:not" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bluey.sva#1)#3.itm}
load net {bluey.sva#2(15)} -pin  "AbsAndMax#5:not" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bluey.sva#1)#3.itm}
load net {AbsAndMax#5:not.itm(0)} -pin  "AbsAndMax#5:not" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:not.itm}
load net {AbsAndMax#5:not.itm(1)} -pin  "AbsAndMax#5:not" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:not.itm}
load net {AbsAndMax#5:not.itm(2)} -pin  "AbsAndMax#5:not" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:not.itm}
load net {AbsAndMax#5:not.itm(3)} -pin  "AbsAndMax#5:not" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:not.itm}
load net {AbsAndMax#5:not.itm(4)} -pin  "AbsAndMax#5:not" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:not.itm}
load net {AbsAndMax#5:not.itm(5)} -pin  "AbsAndMax#5:not" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:not.itm}
load inst "AbsAndMax#5:if:acc" "add(6,1,1,0,7)" "INTERFACE" -attr xrf 9538 -attr oid 611 -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:if:acc} -attr area 7.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(6,1,2,1,7)"
load net {AbsAndMax#5:not.itm(0)} -pin  "AbsAndMax#5:if:acc" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:not.itm}
load net {AbsAndMax#5:not.itm(1)} -pin  "AbsAndMax#5:if:acc" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:not.itm}
load net {AbsAndMax#5:not.itm(2)} -pin  "AbsAndMax#5:if:acc" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:not.itm}
load net {AbsAndMax#5:not.itm(3)} -pin  "AbsAndMax#5:if:acc" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:not.itm}
load net {AbsAndMax#5:not.itm(4)} -pin  "AbsAndMax#5:if:acc" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:not.itm}
load net {AbsAndMax#5:not.itm(5)} -pin  "AbsAndMax#5:if:acc" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:not.itm}
load net {PWR} -pin  "AbsAndMax#5:if:acc" {B(0)} -attr @path {/edge_detect/edge_detect:core/C1_1#1}
load net {AbsAndMax#5:if:acc.itm(0)} -pin  "AbsAndMax#5:if:acc" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:if:acc.itm}
load net {AbsAndMax#5:if:acc.itm(1)} -pin  "AbsAndMax#5:if:acc" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:if:acc.itm}
load net {AbsAndMax#5:if:acc.itm(2)} -pin  "AbsAndMax#5:if:acc" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:if:acc.itm}
load net {AbsAndMax#5:if:acc.itm(3)} -pin  "AbsAndMax#5:if:acc" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:if:acc.itm}
load net {AbsAndMax#5:if:acc.itm(4)} -pin  "AbsAndMax#5:if:acc" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:if:acc.itm}
load net {AbsAndMax#5:if:acc.itm(5)} -pin  "AbsAndMax#5:if:acc" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:if:acc.itm}
load net {AbsAndMax#5:if:acc.itm(6)} -pin  "AbsAndMax#5:if:acc" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:if:acc.itm}
load inst "AbsAndMax:not" "not(6)" "INTERFACE" -attr xrf 9539 -attr oid 612 -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:not} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(6)"
load net {redx.sva#2(10)} -pin  "AbsAndMax:not" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(redx.sva#1)#3.itm}
load net {redx.sva#2(11)} -pin  "AbsAndMax:not" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(redx.sva#1)#3.itm}
load net {redx.sva#2(12)} -pin  "AbsAndMax:not" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(redx.sva#1)#3.itm}
load net {redx.sva#2(13)} -pin  "AbsAndMax:not" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(redx.sva#1)#3.itm}
load net {redx.sva#2(14)} -pin  "AbsAndMax:not" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(redx.sva#1)#3.itm}
load net {redx.sva#2(15)} -pin  "AbsAndMax:not" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(redx.sva#1)#3.itm}
load net {AbsAndMax:not.itm(0)} -pin  "AbsAndMax:not" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:not.itm}
load net {AbsAndMax:not.itm(1)} -pin  "AbsAndMax:not" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:not.itm}
load net {AbsAndMax:not.itm(2)} -pin  "AbsAndMax:not" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:not.itm}
load net {AbsAndMax:not.itm(3)} -pin  "AbsAndMax:not" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:not.itm}
load net {AbsAndMax:not.itm(4)} -pin  "AbsAndMax:not" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:not.itm}
load net {AbsAndMax:not.itm(5)} -pin  "AbsAndMax:not" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:not.itm}
load inst "AbsAndMax:if:acc" "add(6,1,1,0,7)" "INTERFACE" -attr xrf 9540 -attr oid 613 -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:if:acc} -attr area 7.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(6,1,2,1,7)"
load net {AbsAndMax:not.itm(0)} -pin  "AbsAndMax:if:acc" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:not.itm}
load net {AbsAndMax:not.itm(1)} -pin  "AbsAndMax:if:acc" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:not.itm}
load net {AbsAndMax:not.itm(2)} -pin  "AbsAndMax:if:acc" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:not.itm}
load net {AbsAndMax:not.itm(3)} -pin  "AbsAndMax:if:acc" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:not.itm}
load net {AbsAndMax:not.itm(4)} -pin  "AbsAndMax:if:acc" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:not.itm}
load net {AbsAndMax:not.itm(5)} -pin  "AbsAndMax:if:acc" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:not.itm}
load net {PWR} -pin  "AbsAndMax:if:acc" {B(0)} -attr @path {/edge_detect/edge_detect:core/C1_1#1}
load net {AbsAndMax:if:acc.itm(0)} -pin  "AbsAndMax:if:acc" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:if:acc.itm}
load net {AbsAndMax:if:acc.itm(1)} -pin  "AbsAndMax:if:acc" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:if:acc.itm}
load net {AbsAndMax:if:acc.itm(2)} -pin  "AbsAndMax:if:acc" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:if:acc.itm}
load net {AbsAndMax:if:acc.itm(3)} -pin  "AbsAndMax:if:acc" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:if:acc.itm}
load net {AbsAndMax:if:acc.itm(4)} -pin  "AbsAndMax:if:acc" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:if:acc.itm}
load net {AbsAndMax:if:acc.itm(5)} -pin  "AbsAndMax:if:acc" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:if:acc.itm}
load net {AbsAndMax:if:acc.itm(6)} -pin  "AbsAndMax:if:acc" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:if:acc.itm}
load inst "AbsAndMax#1:not" "not(6)" "INTERFACE" -attr xrf 9541 -attr oid 614 -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:not} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(6)"
load net {redy.sva#2(10)} -pin  "AbsAndMax#1:not" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(redy.sva#1)#3.itm}
load net {redy.sva#2(11)} -pin  "AbsAndMax#1:not" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(redy.sva#1)#3.itm}
load net {redy.sva#2(12)} -pin  "AbsAndMax#1:not" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(redy.sva#1)#3.itm}
load net {redy.sva#2(13)} -pin  "AbsAndMax#1:not" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(redy.sva#1)#3.itm}
load net {redy.sva#2(14)} -pin  "AbsAndMax#1:not" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(redy.sva#1)#3.itm}
load net {redy.sva#2(15)} -pin  "AbsAndMax#1:not" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(redy.sva#1)#3.itm}
load net {AbsAndMax#1:not.itm(0)} -pin  "AbsAndMax#1:not" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:not.itm}
load net {AbsAndMax#1:not.itm(1)} -pin  "AbsAndMax#1:not" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:not.itm}
load net {AbsAndMax#1:not.itm(2)} -pin  "AbsAndMax#1:not" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:not.itm}
load net {AbsAndMax#1:not.itm(3)} -pin  "AbsAndMax#1:not" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:not.itm}
load net {AbsAndMax#1:not.itm(4)} -pin  "AbsAndMax#1:not" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:not.itm}
load net {AbsAndMax#1:not.itm(5)} -pin  "AbsAndMax#1:not" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:not.itm}
load inst "AbsAndMax#1:if:acc" "add(6,1,1,0,7)" "INTERFACE" -attr xrf 9542 -attr oid 615 -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:if:acc} -attr area 7.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(6,1,2,1,7)"
load net {AbsAndMax#1:not.itm(0)} -pin  "AbsAndMax#1:if:acc" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:not.itm}
load net {AbsAndMax#1:not.itm(1)} -pin  "AbsAndMax#1:if:acc" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:not.itm}
load net {AbsAndMax#1:not.itm(2)} -pin  "AbsAndMax#1:if:acc" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:not.itm}
load net {AbsAndMax#1:not.itm(3)} -pin  "AbsAndMax#1:if:acc" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:not.itm}
load net {AbsAndMax#1:not.itm(4)} -pin  "AbsAndMax#1:if:acc" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:not.itm}
load net {AbsAndMax#1:not.itm(5)} -pin  "AbsAndMax#1:if:acc" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:not.itm}
load net {PWR} -pin  "AbsAndMax#1:if:acc" {B(0)} -attr @path {/edge_detect/edge_detect:core/C1_1#1}
load net {AbsAndMax#1:if:acc.itm(0)} -pin  "AbsAndMax#1:if:acc" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:if:acc.itm}
load net {AbsAndMax#1:if:acc.itm(1)} -pin  "AbsAndMax#1:if:acc" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:if:acc.itm}
load net {AbsAndMax#1:if:acc.itm(2)} -pin  "AbsAndMax#1:if:acc" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:if:acc.itm}
load net {AbsAndMax#1:if:acc.itm(3)} -pin  "AbsAndMax#1:if:acc" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:if:acc.itm}
load net {AbsAndMax#1:if:acc.itm(4)} -pin  "AbsAndMax#1:if:acc" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:if:acc.itm}
load net {AbsAndMax#1:if:acc.itm(5)} -pin  "AbsAndMax#1:if:acc" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:if:acc.itm}
load net {AbsAndMax#1:if:acc.itm(6)} -pin  "AbsAndMax#1:if:acc" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:if:acc.itm}
load inst "ACC3:acc" "add(2,-1,1,0,2)" "INTERFACE" -attr xrf 9543 -attr oid 616 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc} -attr area 3.315520 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(2,0,1,0,2)"
load net {FRAME:a#4.sva(0)} -pin  "ACC3:acc" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:a#4.sva}
load net {FRAME:a#4.sva(1)} -pin  "ACC3:acc" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:a#4.sva}
load net {PWR} -pin  "ACC3:acc" {B(0)} -attr @path {/edge_detect/edge_detect:core/C1_1#1}
load net {ACC3:acc.itm(0)} -pin  "ACC3:acc" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc.itm}
load net {ACC3:acc.itm(1)} -pin  "ACC3:acc" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc.itm}
load inst "ACC3:acc#7" "add(2,-1,1,0,2)" "INTERFACE" -attr xrf 9544 -attr oid 617 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#7} -attr area 3.310766 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(2,0,2,0,2)"
load net {FRAME:a#4.lpi#1(0)} -pin  "ACC3:acc#7" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:a#4.lpi#1}
load net {FRAME:a#4.lpi#1(1)} -pin  "ACC3:acc#7" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:a#4.lpi#1}
load net {PWR} -pin  "ACC3:acc#7" {B(0)} -attr @path {/edge_detect/edge_detect:core/C1_1#1}
load net {FRAME:a#4.sva(0)} -pin  "ACC3:acc#7" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:a#4.sva}
load net {FRAME:a#4.sva(1)} -pin  "ACC3:acc#7" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:a#4.sva}
load inst "not#373" "not(1)" "INTERFACE" -attr xrf 9545 -attr oid 618 -attr @path {/edge_detect/edge_detect:core/not#373} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {exit:ACC3.lpi#1.dfm} -pin  "not#373" {A(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC3.lpi#1.dfm}
load net {not#373.itm} -pin  "not#373" {Z(0)} -attr @path {/edge_detect/edge_detect:core/not#373.itm}
load inst "and#73" "and(2,16)" "INTERFACE" -attr vt d -attr @path {/edge_detect/edge_detect:core/and#73} -attr area 11.678318 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(16,2)"
load net {greeny.lpi#1(0)} -pin  "and#73" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.lpi#1}
load net {greeny.lpi#1(1)} -pin  "and#73" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.lpi#1}
load net {greeny.lpi#1(2)} -pin  "and#73" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.lpi#1}
load net {greeny.lpi#1(3)} -pin  "and#73" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.lpi#1}
load net {greeny.lpi#1(4)} -pin  "and#73" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.lpi#1}
load net {greeny.lpi#1(5)} -pin  "and#73" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.lpi#1}
load net {greeny.lpi#1(6)} -pin  "and#73" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.lpi#1}
load net {greeny.lpi#1(7)} -pin  "and#73" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.lpi#1}
load net {greeny.lpi#1(8)} -pin  "and#73" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.lpi#1}
load net {greeny.lpi#1(9)} -pin  "and#73" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.lpi#1}
load net {greeny.lpi#1(10)} -pin  "and#73" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.lpi#1}
load net {greeny.lpi#1(11)} -pin  "and#73" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.lpi#1}
load net {greeny.lpi#1(12)} -pin  "and#73" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.lpi#1}
load net {greeny.lpi#1(13)} -pin  "and#73" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.lpi#1}
load net {greeny.lpi#1(14)} -pin  "and#73" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.lpi#1}
load net {greeny.lpi#1(15)} -pin  "and#73" {A0(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.lpi#1}
load net {not#373.itm} -pin  "and#73" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#24.itm}
load net {not#373.itm} -pin  "and#73" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#24.itm}
load net {not#373.itm} -pin  "and#73" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#24.itm}
load net {not#373.itm} -pin  "and#73" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#24.itm}
load net {not#373.itm} -pin  "and#73" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#24.itm}
load net {not#373.itm} -pin  "and#73" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#24.itm}
load net {not#373.itm} -pin  "and#73" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#24.itm}
load net {not#373.itm} -pin  "and#73" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#24.itm}
load net {not#373.itm} -pin  "and#73" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#24.itm}
load net {not#373.itm} -pin  "and#73" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#24.itm}
load net {not#373.itm} -pin  "and#73" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#24.itm}
load net {not#373.itm} -pin  "and#73" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#24.itm}
load net {not#373.itm} -pin  "and#73" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#24.itm}
load net {not#373.itm} -pin  "and#73" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#24.itm}
load net {not#373.itm} -pin  "and#73" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#24.itm}
load net {not#373.itm} -pin  "and#73" {A1(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#24.itm}
load net {greeny.lpi#1.dfm#1(0)} -pin  "and#73" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.lpi#1.dfm#1}
load net {greeny.lpi#1.dfm#1(1)} -pin  "and#73" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.lpi#1.dfm#1}
load net {greeny.lpi#1.dfm#1(2)} -pin  "and#73" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.lpi#1.dfm#1}
load net {greeny.lpi#1.dfm#1(3)} -pin  "and#73" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.lpi#1.dfm#1}
load net {greeny.lpi#1.dfm#1(4)} -pin  "and#73" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.lpi#1.dfm#1}
load net {greeny.lpi#1.dfm#1(5)} -pin  "and#73" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.lpi#1.dfm#1}
load net {greeny.lpi#1.dfm#1(6)} -pin  "and#73" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.lpi#1.dfm#1}
load net {greeny.lpi#1.dfm#1(7)} -pin  "and#73" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.lpi#1.dfm#1}
load net {greeny.lpi#1.dfm#1(8)} -pin  "and#73" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.lpi#1.dfm#1}
load net {greeny.lpi#1.dfm#1(9)} -pin  "and#73" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.lpi#1.dfm#1}
load net {greeny.lpi#1.dfm#1(10)} -pin  "and#73" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.lpi#1.dfm#1}
load net {greeny.lpi#1.dfm#1(11)} -pin  "and#73" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.lpi#1.dfm#1}
load net {greeny.lpi#1.dfm#1(12)} -pin  "and#73" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.lpi#1.dfm#1}
load net {greeny.lpi#1.dfm#1(13)} -pin  "and#73" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.lpi#1.dfm#1}
load net {greeny.lpi#1.dfm#1(14)} -pin  "and#73" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.lpi#1.dfm#1}
load net {greeny.lpi#1.dfm#1(15)} -pin  "and#73" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.lpi#1.dfm#1}
load inst "not#374" "not(1)" "INTERFACE" -attr xrf 9546 -attr oid 619 -attr @path {/edge_detect/edge_detect:core/not#374} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {exit:ACC3.lpi#1.dfm} -pin  "not#374" {A(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC3.lpi#1.dfm}
load net {not#374.itm} -pin  "not#374" {Z(0)} -attr @path {/edge_detect/edge_detect:core/not#374.itm}
load inst "and#74" "and(2,16)" "INTERFACE" -attr vt d -attr @path {/edge_detect/edge_detect:core/and#74} -attr area 11.678318 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(16,2)"
load net {green_y(2).lpi#1(0)} -pin  "and#74" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(2).lpi#1}
load net {green_y(2).lpi#1(1)} -pin  "and#74" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(2).lpi#1}
load net {green_y(2).lpi#1(2)} -pin  "and#74" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(2).lpi#1}
load net {green_y(2).lpi#1(3)} -pin  "and#74" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(2).lpi#1}
load net {green_y(2).lpi#1(4)} -pin  "and#74" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(2).lpi#1}
load net {green_y(2).lpi#1(5)} -pin  "and#74" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(2).lpi#1}
load net {green_y(2).lpi#1(6)} -pin  "and#74" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(2).lpi#1}
load net {green_y(2).lpi#1(7)} -pin  "and#74" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(2).lpi#1}
load net {green_y(2).lpi#1(8)} -pin  "and#74" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(2).lpi#1}
load net {green_y(2).lpi#1(9)} -pin  "and#74" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(2).lpi#1}
load net {green_y(2).lpi#1(10)} -pin  "and#74" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(2).lpi#1}
load net {green_y(2).lpi#1(11)} -pin  "and#74" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(2).lpi#1}
load net {green_y(2).lpi#1(12)} -pin  "and#74" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(2).lpi#1}
load net {green_y(2).lpi#1(13)} -pin  "and#74" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(2).lpi#1}
load net {green_y(2).lpi#1(14)} -pin  "and#74" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(2).lpi#1}
load net {green_y(2).lpi#1(15)} -pin  "and#74" {A0(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(2).lpi#1}
load net {not#374.itm} -pin  "and#74" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#25.itm}
load net {not#374.itm} -pin  "and#74" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#25.itm}
load net {not#374.itm} -pin  "and#74" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#25.itm}
load net {not#374.itm} -pin  "and#74" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#25.itm}
load net {not#374.itm} -pin  "and#74" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#25.itm}
load net {not#374.itm} -pin  "and#74" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#25.itm}
load net {not#374.itm} -pin  "and#74" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#25.itm}
load net {not#374.itm} -pin  "and#74" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#25.itm}
load net {not#374.itm} -pin  "and#74" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#25.itm}
load net {not#374.itm} -pin  "and#74" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#25.itm}
load net {not#374.itm} -pin  "and#74" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#25.itm}
load net {not#374.itm} -pin  "and#74" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#25.itm}
load net {not#374.itm} -pin  "and#74" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#25.itm}
load net {not#374.itm} -pin  "and#74" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#25.itm}
load net {not#374.itm} -pin  "and#74" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#25.itm}
load net {not#374.itm} -pin  "and#74" {A1(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#25.itm}
load net {green_y(2).lpi#1.dfm#1(0)} -pin  "and#74" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(2).lpi#1.dfm#1}
load net {green_y(2).lpi#1.dfm#1(1)} -pin  "and#74" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(2).lpi#1.dfm#1}
load net {green_y(2).lpi#1.dfm#1(2)} -pin  "and#74" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(2).lpi#1.dfm#1}
load net {green_y(2).lpi#1.dfm#1(3)} -pin  "and#74" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(2).lpi#1.dfm#1}
load net {green_y(2).lpi#1.dfm#1(4)} -pin  "and#74" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(2).lpi#1.dfm#1}
load net {green_y(2).lpi#1.dfm#1(5)} -pin  "and#74" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(2).lpi#1.dfm#1}
load net {green_y(2).lpi#1.dfm#1(6)} -pin  "and#74" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(2).lpi#1.dfm#1}
load net {green_y(2).lpi#1.dfm#1(7)} -pin  "and#74" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(2).lpi#1.dfm#1}
load net {green_y(2).lpi#1.dfm#1(8)} -pin  "and#74" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(2).lpi#1.dfm#1}
load net {green_y(2).lpi#1.dfm#1(9)} -pin  "and#74" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(2).lpi#1.dfm#1}
load net {green_y(2).lpi#1.dfm#1(10)} -pin  "and#74" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(2).lpi#1.dfm#1}
load net {green_y(2).lpi#1.dfm#1(11)} -pin  "and#74" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(2).lpi#1.dfm#1}
load net {green_y(2).lpi#1.dfm#1(12)} -pin  "and#74" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(2).lpi#1.dfm#1}
load net {green_y(2).lpi#1.dfm#1(13)} -pin  "and#74" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(2).lpi#1.dfm#1}
load net {green_y(2).lpi#1.dfm#1(14)} -pin  "and#74" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(2).lpi#1.dfm#1}
load net {green_y(2).lpi#1.dfm#1(15)} -pin  "and#74" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(2).lpi#1.dfm#1}
load inst "not#375" "not(1)" "INTERFACE" -attr xrf 9547 -attr oid 620 -attr @path {/edge_detect/edge_detect:core/not#375} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {exit:ACC3.lpi#1.dfm} -pin  "not#375" {A(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC3.lpi#1.dfm}
load net {not#375.itm} -pin  "not#375" {Z(0)} -attr @path {/edge_detect/edge_detect:core/not#375.itm}
load inst "and#75" "and(2,16)" "INTERFACE" -attr vt d -attr @path {/edge_detect/edge_detect:core/and#75} -attr area 11.678318 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(16,2)"
load net {green_y(1).lpi#1(0)} -pin  "and#75" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(1).lpi#1}
load net {green_y(1).lpi#1(1)} -pin  "and#75" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(1).lpi#1}
load net {green_y(1).lpi#1(2)} -pin  "and#75" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(1).lpi#1}
load net {green_y(1).lpi#1(3)} -pin  "and#75" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(1).lpi#1}
load net {green_y(1).lpi#1(4)} -pin  "and#75" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(1).lpi#1}
load net {green_y(1).lpi#1(5)} -pin  "and#75" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(1).lpi#1}
load net {green_y(1).lpi#1(6)} -pin  "and#75" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(1).lpi#1}
load net {green_y(1).lpi#1(7)} -pin  "and#75" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(1).lpi#1}
load net {green_y(1).lpi#1(8)} -pin  "and#75" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(1).lpi#1}
load net {green_y(1).lpi#1(9)} -pin  "and#75" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(1).lpi#1}
load net {green_y(1).lpi#1(10)} -pin  "and#75" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(1).lpi#1}
load net {green_y(1).lpi#1(11)} -pin  "and#75" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(1).lpi#1}
load net {green_y(1).lpi#1(12)} -pin  "and#75" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(1).lpi#1}
load net {green_y(1).lpi#1(13)} -pin  "and#75" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(1).lpi#1}
load net {green_y(1).lpi#1(14)} -pin  "and#75" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(1).lpi#1}
load net {green_y(1).lpi#1(15)} -pin  "and#75" {A0(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(1).lpi#1}
load net {not#375.itm} -pin  "and#75" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#26.itm}
load net {not#375.itm} -pin  "and#75" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#26.itm}
load net {not#375.itm} -pin  "and#75" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#26.itm}
load net {not#375.itm} -pin  "and#75" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#26.itm}
load net {not#375.itm} -pin  "and#75" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#26.itm}
load net {not#375.itm} -pin  "and#75" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#26.itm}
load net {not#375.itm} -pin  "and#75" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#26.itm}
load net {not#375.itm} -pin  "and#75" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#26.itm}
load net {not#375.itm} -pin  "and#75" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#26.itm}
load net {not#375.itm} -pin  "and#75" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#26.itm}
load net {not#375.itm} -pin  "and#75" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#26.itm}
load net {not#375.itm} -pin  "and#75" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#26.itm}
load net {not#375.itm} -pin  "and#75" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#26.itm}
load net {not#375.itm} -pin  "and#75" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#26.itm}
load net {not#375.itm} -pin  "and#75" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#26.itm}
load net {not#375.itm} -pin  "and#75" {A1(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#26.itm}
load net {green_y(1).lpi#1.dfm#1(0)} -pin  "and#75" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(1).lpi#1.dfm#1}
load net {green_y(1).lpi#1.dfm#1(1)} -pin  "and#75" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(1).lpi#1.dfm#1}
load net {green_y(1).lpi#1.dfm#1(2)} -pin  "and#75" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(1).lpi#1.dfm#1}
load net {green_y(1).lpi#1.dfm#1(3)} -pin  "and#75" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(1).lpi#1.dfm#1}
load net {green_y(1).lpi#1.dfm#1(4)} -pin  "and#75" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(1).lpi#1.dfm#1}
load net {green_y(1).lpi#1.dfm#1(5)} -pin  "and#75" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(1).lpi#1.dfm#1}
load net {green_y(1).lpi#1.dfm#1(6)} -pin  "and#75" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(1).lpi#1.dfm#1}
load net {green_y(1).lpi#1.dfm#1(7)} -pin  "and#75" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(1).lpi#1.dfm#1}
load net {green_y(1).lpi#1.dfm#1(8)} -pin  "and#75" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(1).lpi#1.dfm#1}
load net {green_y(1).lpi#1.dfm#1(9)} -pin  "and#75" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(1).lpi#1.dfm#1}
load net {green_y(1).lpi#1.dfm#1(10)} -pin  "and#75" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(1).lpi#1.dfm#1}
load net {green_y(1).lpi#1.dfm#1(11)} -pin  "and#75" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(1).lpi#1.dfm#1}
load net {green_y(1).lpi#1.dfm#1(12)} -pin  "and#75" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(1).lpi#1.dfm#1}
load net {green_y(1).lpi#1.dfm#1(13)} -pin  "and#75" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(1).lpi#1.dfm#1}
load net {green_y(1).lpi#1.dfm#1(14)} -pin  "and#75" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(1).lpi#1.dfm#1}
load net {green_y(1).lpi#1.dfm#1(15)} -pin  "and#75" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(1).lpi#1.dfm#1}
load inst "not#376" "not(1)" "INTERFACE" -attr xrf 9548 -attr oid 621 -attr @path {/edge_detect/edge_detect:core/not#376} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {exit:ACC3.lpi#1.dfm} -pin  "not#376" {A(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC3.lpi#1.dfm}
load net {not#376.itm} -pin  "not#376" {Z(0)} -attr @path {/edge_detect/edge_detect:core/not#376.itm}
load inst "and#76" "and(2,16)" "INTERFACE" -attr vt d -attr @path {/edge_detect/edge_detect:core/and#76} -attr area 11.678318 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(16,2)"
load net {green_y(0).lpi#1(0)} -pin  "and#76" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(0).lpi#1}
load net {green_y(0).lpi#1(1)} -pin  "and#76" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(0).lpi#1}
load net {green_y(0).lpi#1(2)} -pin  "and#76" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(0).lpi#1}
load net {green_y(0).lpi#1(3)} -pin  "and#76" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(0).lpi#1}
load net {green_y(0).lpi#1(4)} -pin  "and#76" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(0).lpi#1}
load net {green_y(0).lpi#1(5)} -pin  "and#76" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(0).lpi#1}
load net {green_y(0).lpi#1(6)} -pin  "and#76" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(0).lpi#1}
load net {green_y(0).lpi#1(7)} -pin  "and#76" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(0).lpi#1}
load net {green_y(0).lpi#1(8)} -pin  "and#76" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(0).lpi#1}
load net {green_y(0).lpi#1(9)} -pin  "and#76" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(0).lpi#1}
load net {green_y(0).lpi#1(10)} -pin  "and#76" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(0).lpi#1}
load net {green_y(0).lpi#1(11)} -pin  "and#76" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(0).lpi#1}
load net {green_y(0).lpi#1(12)} -pin  "and#76" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(0).lpi#1}
load net {green_y(0).lpi#1(13)} -pin  "and#76" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(0).lpi#1}
load net {green_y(0).lpi#1(14)} -pin  "and#76" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(0).lpi#1}
load net {green_y(0).lpi#1(15)} -pin  "and#76" {A0(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(0).lpi#1}
load net {not#376.itm} -pin  "and#76" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#27.itm}
load net {not#376.itm} -pin  "and#76" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#27.itm}
load net {not#376.itm} -pin  "and#76" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#27.itm}
load net {not#376.itm} -pin  "and#76" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#27.itm}
load net {not#376.itm} -pin  "and#76" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#27.itm}
load net {not#376.itm} -pin  "and#76" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#27.itm}
load net {not#376.itm} -pin  "and#76" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#27.itm}
load net {not#376.itm} -pin  "and#76" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#27.itm}
load net {not#376.itm} -pin  "and#76" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#27.itm}
load net {not#376.itm} -pin  "and#76" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#27.itm}
load net {not#376.itm} -pin  "and#76" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#27.itm}
load net {not#376.itm} -pin  "and#76" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#27.itm}
load net {not#376.itm} -pin  "and#76" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#27.itm}
load net {not#376.itm} -pin  "and#76" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#27.itm}
load net {not#376.itm} -pin  "and#76" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#27.itm}
load net {not#376.itm} -pin  "and#76" {A1(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#27.itm}
load net {green_y(0).lpi#1.dfm#1(0)} -pin  "and#76" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(0).lpi#1.dfm#1}
load net {green_y(0).lpi#1.dfm#1(1)} -pin  "and#76" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(0).lpi#1.dfm#1}
load net {green_y(0).lpi#1.dfm#1(2)} -pin  "and#76" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(0).lpi#1.dfm#1}
load net {green_y(0).lpi#1.dfm#1(3)} -pin  "and#76" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(0).lpi#1.dfm#1}
load net {green_y(0).lpi#1.dfm#1(4)} -pin  "and#76" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(0).lpi#1.dfm#1}
load net {green_y(0).lpi#1.dfm#1(5)} -pin  "and#76" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(0).lpi#1.dfm#1}
load net {green_y(0).lpi#1.dfm#1(6)} -pin  "and#76" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(0).lpi#1.dfm#1}
load net {green_y(0).lpi#1.dfm#1(7)} -pin  "and#76" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(0).lpi#1.dfm#1}
load net {green_y(0).lpi#1.dfm#1(8)} -pin  "and#76" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(0).lpi#1.dfm#1}
load net {green_y(0).lpi#1.dfm#1(9)} -pin  "and#76" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(0).lpi#1.dfm#1}
load net {green_y(0).lpi#1.dfm#1(10)} -pin  "and#76" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(0).lpi#1.dfm#1}
load net {green_y(0).lpi#1.dfm#1(11)} -pin  "and#76" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(0).lpi#1.dfm#1}
load net {green_y(0).lpi#1.dfm#1(12)} -pin  "and#76" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(0).lpi#1.dfm#1}
load net {green_y(0).lpi#1.dfm#1(13)} -pin  "and#76" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(0).lpi#1.dfm#1}
load net {green_y(0).lpi#1.dfm#1(14)} -pin  "and#76" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(0).lpi#1.dfm#1}
load net {green_y(0).lpi#1.dfm#1(15)} -pin  "and#76" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(0).lpi#1.dfm#1}
load inst "not#377" "not(1)" "INTERFACE" -attr xrf 9549 -attr oid 622 -attr @path {/edge_detect/edge_detect:core/not#377} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {exit:ACC3.lpi#1.dfm} -pin  "not#377" {A(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC3.lpi#1.dfm}
load net {not#377.itm} -pin  "not#377" {Z(0)} -attr @path {/edge_detect/edge_detect:core/not#377.itm}
load inst "and#77" "and(2,16)" "INTERFACE" -attr vt d -attr @path {/edge_detect/edge_detect:core/and#77} -attr area 11.678318 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(16,2)"
load net {greenx.lpi#1(0)} -pin  "and#77" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.lpi#1}
load net {greenx.lpi#1(1)} -pin  "and#77" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.lpi#1}
load net {greenx.lpi#1(2)} -pin  "and#77" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.lpi#1}
load net {greenx.lpi#1(3)} -pin  "and#77" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.lpi#1}
load net {greenx.lpi#1(4)} -pin  "and#77" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.lpi#1}
load net {greenx.lpi#1(5)} -pin  "and#77" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.lpi#1}
load net {greenx.lpi#1(6)} -pin  "and#77" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.lpi#1}
load net {greenx.lpi#1(7)} -pin  "and#77" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.lpi#1}
load net {greenx.lpi#1(8)} -pin  "and#77" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.lpi#1}
load net {greenx.lpi#1(9)} -pin  "and#77" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.lpi#1}
load net {greenx.lpi#1(10)} -pin  "and#77" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.lpi#1}
load net {greenx.lpi#1(11)} -pin  "and#77" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.lpi#1}
load net {greenx.lpi#1(12)} -pin  "and#77" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.lpi#1}
load net {greenx.lpi#1(13)} -pin  "and#77" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.lpi#1}
load net {greenx.lpi#1(14)} -pin  "and#77" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.lpi#1}
load net {greenx.lpi#1(15)} -pin  "and#77" {A0(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.lpi#1}
load net {not#377.itm} -pin  "and#77" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#28.itm}
load net {not#377.itm} -pin  "and#77" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#28.itm}
load net {not#377.itm} -pin  "and#77" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#28.itm}
load net {not#377.itm} -pin  "and#77" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#28.itm}
load net {not#377.itm} -pin  "and#77" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#28.itm}
load net {not#377.itm} -pin  "and#77" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#28.itm}
load net {not#377.itm} -pin  "and#77" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#28.itm}
load net {not#377.itm} -pin  "and#77" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#28.itm}
load net {not#377.itm} -pin  "and#77" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#28.itm}
load net {not#377.itm} -pin  "and#77" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#28.itm}
load net {not#377.itm} -pin  "and#77" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#28.itm}
load net {not#377.itm} -pin  "and#77" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#28.itm}
load net {not#377.itm} -pin  "and#77" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#28.itm}
load net {not#377.itm} -pin  "and#77" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#28.itm}
load net {not#377.itm} -pin  "and#77" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#28.itm}
load net {not#377.itm} -pin  "and#77" {A1(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#28.itm}
load net {greenx.lpi#1.dfm#1(0)} -pin  "and#77" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.lpi#1.dfm#1}
load net {greenx.lpi#1.dfm#1(1)} -pin  "and#77" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.lpi#1.dfm#1}
load net {greenx.lpi#1.dfm#1(2)} -pin  "and#77" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.lpi#1.dfm#1}
load net {greenx.lpi#1.dfm#1(3)} -pin  "and#77" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.lpi#1.dfm#1}
load net {greenx.lpi#1.dfm#1(4)} -pin  "and#77" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.lpi#1.dfm#1}
load net {greenx.lpi#1.dfm#1(5)} -pin  "and#77" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.lpi#1.dfm#1}
load net {greenx.lpi#1.dfm#1(6)} -pin  "and#77" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.lpi#1.dfm#1}
load net {greenx.lpi#1.dfm#1(7)} -pin  "and#77" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.lpi#1.dfm#1}
load net {greenx.lpi#1.dfm#1(8)} -pin  "and#77" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.lpi#1.dfm#1}
load net {greenx.lpi#1.dfm#1(9)} -pin  "and#77" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.lpi#1.dfm#1}
load net {greenx.lpi#1.dfm#1(10)} -pin  "and#77" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.lpi#1.dfm#1}
load net {greenx.lpi#1.dfm#1(11)} -pin  "and#77" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.lpi#1.dfm#1}
load net {greenx.lpi#1.dfm#1(12)} -pin  "and#77" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.lpi#1.dfm#1}
load net {greenx.lpi#1.dfm#1(13)} -pin  "and#77" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.lpi#1.dfm#1}
load net {greenx.lpi#1.dfm#1(14)} -pin  "and#77" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.lpi#1.dfm#1}
load net {greenx.lpi#1.dfm#1(15)} -pin  "and#77" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.lpi#1.dfm#1}
load inst "not#378" "not(1)" "INTERFACE" -attr xrf 9550 -attr oid 623 -attr vt c -attr @path {/edge_detect/edge_detect:core/not#378} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {exit:ACC3.lpi#1.dfm} -pin  "not#378" {A(0)} -attr vt c -attr @path {/edge_detect/edge_detect:core/exit:ACC3.lpi#1.dfm}
load net {not#378.itm} -pin  "not#378" {Z(0)} -attr vt c -attr @path {/edge_detect/edge_detect:core/not#378.itm}
load inst "and#78" "and(2,16)" "INTERFACE" -attr vt dc -attr @path {/edge_detect/edge_detect:core/and#78} -attr area 11.678318 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(16,2)"
load net {green_x(2).lpi#1(0)} -pin  "and#78" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(2).lpi#1}
load net {green_x(2).lpi#1(1)} -pin  "and#78" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(2).lpi#1}
load net {green_x(2).lpi#1(2)} -pin  "and#78" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(2).lpi#1}
load net {green_x(2).lpi#1(3)} -pin  "and#78" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(2).lpi#1}
load net {green_x(2).lpi#1(4)} -pin  "and#78" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(2).lpi#1}
load net {green_x(2).lpi#1(5)} -pin  "and#78" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(2).lpi#1}
load net {green_x(2).lpi#1(6)} -pin  "and#78" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(2).lpi#1}
load net {green_x(2).lpi#1(7)} -pin  "and#78" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(2).lpi#1}
load net {green_x(2).lpi#1(8)} -pin  "and#78" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(2).lpi#1}
load net {green_x(2).lpi#1(9)} -pin  "and#78" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(2).lpi#1}
load net {green_x(2).lpi#1(10)} -pin  "and#78" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(2).lpi#1}
load net {green_x(2).lpi#1(11)} -pin  "and#78" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(2).lpi#1}
load net {green_x(2).lpi#1(12)} -pin  "and#78" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(2).lpi#1}
load net {green_x(2).lpi#1(13)} -pin  "and#78" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(2).lpi#1}
load net {green_x(2).lpi#1(14)} -pin  "and#78" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(2).lpi#1}
load net {green_x(2).lpi#1(15)} -pin  "and#78" {A0(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(2).lpi#1}
load net {not#378.itm} -pin  "and#78" {A1(0)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/exs#29.itm}
load net {not#378.itm} -pin  "and#78" {A1(1)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/exs#29.itm}
load net {not#378.itm} -pin  "and#78" {A1(2)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/exs#29.itm}
load net {not#378.itm} -pin  "and#78" {A1(3)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/exs#29.itm}
load net {not#378.itm} -pin  "and#78" {A1(4)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/exs#29.itm}
load net {not#378.itm} -pin  "and#78" {A1(5)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/exs#29.itm}
load net {not#378.itm} -pin  "and#78" {A1(6)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/exs#29.itm}
load net {not#378.itm} -pin  "and#78" {A1(7)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/exs#29.itm}
load net {not#378.itm} -pin  "and#78" {A1(8)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/exs#29.itm}
load net {not#378.itm} -pin  "and#78" {A1(9)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/exs#29.itm}
load net {not#378.itm} -pin  "and#78" {A1(10)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/exs#29.itm}
load net {not#378.itm} -pin  "and#78" {A1(11)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/exs#29.itm}
load net {not#378.itm} -pin  "and#78" {A1(12)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/exs#29.itm}
load net {not#378.itm} -pin  "and#78" {A1(13)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/exs#29.itm}
load net {not#378.itm} -pin  "and#78" {A1(14)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/exs#29.itm}
load net {not#378.itm} -pin  "and#78" {A1(15)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/exs#29.itm}
load net {green_x(2).lpi#1.dfm#1(0)} -pin  "and#78" {Z(0)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/green_x(2).lpi#1.dfm#1}
load net {green_x(2).lpi#1.dfm#1(1)} -pin  "and#78" {Z(1)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/green_x(2).lpi#1.dfm#1}
load net {green_x(2).lpi#1.dfm#1(2)} -pin  "and#78" {Z(2)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/green_x(2).lpi#1.dfm#1}
load net {green_x(2).lpi#1.dfm#1(3)} -pin  "and#78" {Z(3)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/green_x(2).lpi#1.dfm#1}
load net {green_x(2).lpi#1.dfm#1(4)} -pin  "and#78" {Z(4)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/green_x(2).lpi#1.dfm#1}
load net {green_x(2).lpi#1.dfm#1(5)} -pin  "and#78" {Z(5)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/green_x(2).lpi#1.dfm#1}
load net {green_x(2).lpi#1.dfm#1(6)} -pin  "and#78" {Z(6)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/green_x(2).lpi#1.dfm#1}
load net {green_x(2).lpi#1.dfm#1(7)} -pin  "and#78" {Z(7)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/green_x(2).lpi#1.dfm#1}
load net {green_x(2).lpi#1.dfm#1(8)} -pin  "and#78" {Z(8)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/green_x(2).lpi#1.dfm#1}
load net {green_x(2).lpi#1.dfm#1(9)} -pin  "and#78" {Z(9)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/green_x(2).lpi#1.dfm#1}
load net {green_x(2).lpi#1.dfm#1(10)} -pin  "and#78" {Z(10)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/green_x(2).lpi#1.dfm#1}
load net {green_x(2).lpi#1.dfm#1(11)} -pin  "and#78" {Z(11)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/green_x(2).lpi#1.dfm#1}
load net {green_x(2).lpi#1.dfm#1(12)} -pin  "and#78" {Z(12)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/green_x(2).lpi#1.dfm#1}
load net {green_x(2).lpi#1.dfm#1(13)} -pin  "and#78" {Z(13)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/green_x(2).lpi#1.dfm#1}
load net {green_x(2).lpi#1.dfm#1(14)} -pin  "and#78" {Z(14)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/green_x(2).lpi#1.dfm#1}
load net {green_x(2).lpi#1.dfm#1(15)} -pin  "and#78" {Z(15)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/green_x(2).lpi#1.dfm#1}
load inst "not#379" "not(1)" "INTERFACE" -attr xrf 9551 -attr oid 624 -attr @path {/edge_detect/edge_detect:core/not#379} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {exit:ACC3.lpi#1.dfm} -pin  "not#379" {A(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC3.lpi#1.dfm}
load net {not#379.itm} -pin  "not#379" {Z(0)} -attr @path {/edge_detect/edge_detect:core/not#379.itm}
load inst "and#79" "and(2,16)" "INTERFACE" -attr vt d -attr @path {/edge_detect/edge_detect:core/and#79} -attr area 11.678318 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(16,2)"
load net {green_x(1).lpi#1(0)} -pin  "and#79" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(1).lpi#1}
load net {green_x(1).lpi#1(1)} -pin  "and#79" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(1).lpi#1}
load net {green_x(1).lpi#1(2)} -pin  "and#79" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(1).lpi#1}
load net {green_x(1).lpi#1(3)} -pin  "and#79" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(1).lpi#1}
load net {green_x(1).lpi#1(4)} -pin  "and#79" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(1).lpi#1}
load net {green_x(1).lpi#1(5)} -pin  "and#79" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(1).lpi#1}
load net {green_x(1).lpi#1(6)} -pin  "and#79" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(1).lpi#1}
load net {green_x(1).lpi#1(7)} -pin  "and#79" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(1).lpi#1}
load net {green_x(1).lpi#1(8)} -pin  "and#79" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(1).lpi#1}
load net {green_x(1).lpi#1(9)} -pin  "and#79" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(1).lpi#1}
load net {green_x(1).lpi#1(10)} -pin  "and#79" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(1).lpi#1}
load net {green_x(1).lpi#1(11)} -pin  "and#79" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(1).lpi#1}
load net {green_x(1).lpi#1(12)} -pin  "and#79" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(1).lpi#1}
load net {green_x(1).lpi#1(13)} -pin  "and#79" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(1).lpi#1}
load net {green_x(1).lpi#1(14)} -pin  "and#79" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(1).lpi#1}
load net {green_x(1).lpi#1(15)} -pin  "and#79" {A0(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(1).lpi#1}
load net {not#379.itm} -pin  "and#79" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#30.itm}
load net {not#379.itm} -pin  "and#79" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#30.itm}
load net {not#379.itm} -pin  "and#79" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#30.itm}
load net {not#379.itm} -pin  "and#79" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#30.itm}
load net {not#379.itm} -pin  "and#79" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#30.itm}
load net {not#379.itm} -pin  "and#79" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#30.itm}
load net {not#379.itm} -pin  "and#79" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#30.itm}
load net {not#379.itm} -pin  "and#79" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#30.itm}
load net {not#379.itm} -pin  "and#79" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#30.itm}
load net {not#379.itm} -pin  "and#79" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#30.itm}
load net {not#379.itm} -pin  "and#79" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#30.itm}
load net {not#379.itm} -pin  "and#79" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#30.itm}
load net {not#379.itm} -pin  "and#79" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#30.itm}
load net {not#379.itm} -pin  "and#79" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#30.itm}
load net {not#379.itm} -pin  "and#79" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#30.itm}
load net {not#379.itm} -pin  "and#79" {A1(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#30.itm}
load net {green_x(1).lpi#1.dfm#1(0)} -pin  "and#79" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(1).lpi#1.dfm#1}
load net {green_x(1).lpi#1.dfm#1(1)} -pin  "and#79" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(1).lpi#1.dfm#1}
load net {green_x(1).lpi#1.dfm#1(2)} -pin  "and#79" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(1).lpi#1.dfm#1}
load net {green_x(1).lpi#1.dfm#1(3)} -pin  "and#79" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(1).lpi#1.dfm#1}
load net {green_x(1).lpi#1.dfm#1(4)} -pin  "and#79" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(1).lpi#1.dfm#1}
load net {green_x(1).lpi#1.dfm#1(5)} -pin  "and#79" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(1).lpi#1.dfm#1}
load net {green_x(1).lpi#1.dfm#1(6)} -pin  "and#79" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(1).lpi#1.dfm#1}
load net {green_x(1).lpi#1.dfm#1(7)} -pin  "and#79" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(1).lpi#1.dfm#1}
load net {green_x(1).lpi#1.dfm#1(8)} -pin  "and#79" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(1).lpi#1.dfm#1}
load net {green_x(1).lpi#1.dfm#1(9)} -pin  "and#79" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(1).lpi#1.dfm#1}
load net {green_x(1).lpi#1.dfm#1(10)} -pin  "and#79" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(1).lpi#1.dfm#1}
load net {green_x(1).lpi#1.dfm#1(11)} -pin  "and#79" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(1).lpi#1.dfm#1}
load net {green_x(1).lpi#1.dfm#1(12)} -pin  "and#79" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(1).lpi#1.dfm#1}
load net {green_x(1).lpi#1.dfm#1(13)} -pin  "and#79" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(1).lpi#1.dfm#1}
load net {green_x(1).lpi#1.dfm#1(14)} -pin  "and#79" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(1).lpi#1.dfm#1}
load net {green_x(1).lpi#1.dfm#1(15)} -pin  "and#79" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(1).lpi#1.dfm#1}
load inst "not#380" "not(1)" "INTERFACE" -attr xrf 9552 -attr oid 625 -attr @path {/edge_detect/edge_detect:core/not#380} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {exit:ACC3.lpi#1.dfm} -pin  "not#380" {A(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC3.lpi#1.dfm}
load net {not#380.itm} -pin  "not#380" {Z(0)} -attr @path {/edge_detect/edge_detect:core/not#380.itm}
load inst "and#80" "and(2,16)" "INTERFACE" -attr vt d -attr @path {/edge_detect/edge_detect:core/and#80} -attr area 11.678318 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(16,2)"
load net {green_x(0).lpi#1(0)} -pin  "and#80" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(0).lpi#1}
load net {green_x(0).lpi#1(1)} -pin  "and#80" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(0).lpi#1}
load net {green_x(0).lpi#1(2)} -pin  "and#80" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(0).lpi#1}
load net {green_x(0).lpi#1(3)} -pin  "and#80" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(0).lpi#1}
load net {green_x(0).lpi#1(4)} -pin  "and#80" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(0).lpi#1}
load net {green_x(0).lpi#1(5)} -pin  "and#80" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(0).lpi#1}
load net {green_x(0).lpi#1(6)} -pin  "and#80" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(0).lpi#1}
load net {green_x(0).lpi#1(7)} -pin  "and#80" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(0).lpi#1}
load net {green_x(0).lpi#1(8)} -pin  "and#80" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(0).lpi#1}
load net {green_x(0).lpi#1(9)} -pin  "and#80" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(0).lpi#1}
load net {green_x(0).lpi#1(10)} -pin  "and#80" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(0).lpi#1}
load net {green_x(0).lpi#1(11)} -pin  "and#80" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(0).lpi#1}
load net {green_x(0).lpi#1(12)} -pin  "and#80" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(0).lpi#1}
load net {green_x(0).lpi#1(13)} -pin  "and#80" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(0).lpi#1}
load net {green_x(0).lpi#1(14)} -pin  "and#80" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(0).lpi#1}
load net {green_x(0).lpi#1(15)} -pin  "and#80" {A0(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(0).lpi#1}
load net {not#380.itm} -pin  "and#80" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#31.itm}
load net {not#380.itm} -pin  "and#80" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#31.itm}
load net {not#380.itm} -pin  "and#80" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#31.itm}
load net {not#380.itm} -pin  "and#80" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#31.itm}
load net {not#380.itm} -pin  "and#80" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#31.itm}
load net {not#380.itm} -pin  "and#80" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#31.itm}
load net {not#380.itm} -pin  "and#80" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#31.itm}
load net {not#380.itm} -pin  "and#80" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#31.itm}
load net {not#380.itm} -pin  "and#80" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#31.itm}
load net {not#380.itm} -pin  "and#80" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#31.itm}
load net {not#380.itm} -pin  "and#80" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#31.itm}
load net {not#380.itm} -pin  "and#80" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#31.itm}
load net {not#380.itm} -pin  "and#80" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#31.itm}
load net {not#380.itm} -pin  "and#80" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#31.itm}
load net {not#380.itm} -pin  "and#80" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#31.itm}
load net {not#380.itm} -pin  "and#80" {A1(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#31.itm}
load net {green_x(0).lpi#1.dfm#1(0)} -pin  "and#80" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(0).lpi#1.dfm#1}
load net {green_x(0).lpi#1.dfm#1(1)} -pin  "and#80" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(0).lpi#1.dfm#1}
load net {green_x(0).lpi#1.dfm#1(2)} -pin  "and#80" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(0).lpi#1.dfm#1}
load net {green_x(0).lpi#1.dfm#1(3)} -pin  "and#80" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(0).lpi#1.dfm#1}
load net {green_x(0).lpi#1.dfm#1(4)} -pin  "and#80" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(0).lpi#1.dfm#1}
load net {green_x(0).lpi#1.dfm#1(5)} -pin  "and#80" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(0).lpi#1.dfm#1}
load net {green_x(0).lpi#1.dfm#1(6)} -pin  "and#80" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(0).lpi#1.dfm#1}
load net {green_x(0).lpi#1.dfm#1(7)} -pin  "and#80" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(0).lpi#1.dfm#1}
load net {green_x(0).lpi#1.dfm#1(8)} -pin  "and#80" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(0).lpi#1.dfm#1}
load net {green_x(0).lpi#1.dfm#1(9)} -pin  "and#80" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(0).lpi#1.dfm#1}
load net {green_x(0).lpi#1.dfm#1(10)} -pin  "and#80" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(0).lpi#1.dfm#1}
load net {green_x(0).lpi#1.dfm#1(11)} -pin  "and#80" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(0).lpi#1.dfm#1}
load net {green_x(0).lpi#1.dfm#1(12)} -pin  "and#80" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(0).lpi#1.dfm#1}
load net {green_x(0).lpi#1.dfm#1(13)} -pin  "and#80" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(0).lpi#1.dfm#1}
load net {green_x(0).lpi#1.dfm#1(14)} -pin  "and#80" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(0).lpi#1.dfm#1}
load net {green_x(0).lpi#1.dfm#1(15)} -pin  "and#80" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(0).lpi#1.dfm#1}
load inst "not#381" "not(1)" "INTERFACE" -attr xrf 9553 -attr oid 626 -attr @path {/edge_detect/edge_detect:core/not#381} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {exit:ACC3.lpi#1.dfm} -pin  "not#381" {A(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC3.lpi#1.dfm}
load net {not#381.itm} -pin  "not#381" {Z(0)} -attr @path {/edge_detect/edge_detect:core/not#381.itm}
load inst "and#81" "and(2,16)" "INTERFACE" -attr vt d -attr @path {/edge_detect/edge_detect:core/and#81} -attr area 11.678318 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(16,2)"
load net {bluey.lpi#1(0)} -pin  "and#81" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.lpi#1}
load net {bluey.lpi#1(1)} -pin  "and#81" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.lpi#1}
load net {bluey.lpi#1(2)} -pin  "and#81" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.lpi#1}
load net {bluey.lpi#1(3)} -pin  "and#81" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.lpi#1}
load net {bluey.lpi#1(4)} -pin  "and#81" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.lpi#1}
load net {bluey.lpi#1(5)} -pin  "and#81" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.lpi#1}
load net {bluey.lpi#1(6)} -pin  "and#81" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.lpi#1}
load net {bluey.lpi#1(7)} -pin  "and#81" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.lpi#1}
load net {bluey.lpi#1(8)} -pin  "and#81" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.lpi#1}
load net {bluey.lpi#1(9)} -pin  "and#81" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.lpi#1}
load net {bluey.lpi#1(10)} -pin  "and#81" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.lpi#1}
load net {bluey.lpi#1(11)} -pin  "and#81" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.lpi#1}
load net {bluey.lpi#1(12)} -pin  "and#81" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.lpi#1}
load net {bluey.lpi#1(13)} -pin  "and#81" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.lpi#1}
load net {bluey.lpi#1(14)} -pin  "and#81" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.lpi#1}
load net {bluey.lpi#1(15)} -pin  "and#81" {A0(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.lpi#1}
load net {not#381.itm} -pin  "and#81" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#32.itm}
load net {not#381.itm} -pin  "and#81" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#32.itm}
load net {not#381.itm} -pin  "and#81" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#32.itm}
load net {not#381.itm} -pin  "and#81" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#32.itm}
load net {not#381.itm} -pin  "and#81" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#32.itm}
load net {not#381.itm} -pin  "and#81" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#32.itm}
load net {not#381.itm} -pin  "and#81" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#32.itm}
load net {not#381.itm} -pin  "and#81" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#32.itm}
load net {not#381.itm} -pin  "and#81" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#32.itm}
load net {not#381.itm} -pin  "and#81" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#32.itm}
load net {not#381.itm} -pin  "and#81" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#32.itm}
load net {not#381.itm} -pin  "and#81" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#32.itm}
load net {not#381.itm} -pin  "and#81" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#32.itm}
load net {not#381.itm} -pin  "and#81" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#32.itm}
load net {not#381.itm} -pin  "and#81" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#32.itm}
load net {not#381.itm} -pin  "and#81" {A1(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#32.itm}
load net {bluey.lpi#1.dfm#1(0)} -pin  "and#81" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.lpi#1.dfm#1}
load net {bluey.lpi#1.dfm#1(1)} -pin  "and#81" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.lpi#1.dfm#1}
load net {bluey.lpi#1.dfm#1(2)} -pin  "and#81" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.lpi#1.dfm#1}
load net {bluey.lpi#1.dfm#1(3)} -pin  "and#81" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.lpi#1.dfm#1}
load net {bluey.lpi#1.dfm#1(4)} -pin  "and#81" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.lpi#1.dfm#1}
load net {bluey.lpi#1.dfm#1(5)} -pin  "and#81" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.lpi#1.dfm#1}
load net {bluey.lpi#1.dfm#1(6)} -pin  "and#81" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.lpi#1.dfm#1}
load net {bluey.lpi#1.dfm#1(7)} -pin  "and#81" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.lpi#1.dfm#1}
load net {bluey.lpi#1.dfm#1(8)} -pin  "and#81" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.lpi#1.dfm#1}
load net {bluey.lpi#1.dfm#1(9)} -pin  "and#81" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.lpi#1.dfm#1}
load net {bluey.lpi#1.dfm#1(10)} -pin  "and#81" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.lpi#1.dfm#1}
load net {bluey.lpi#1.dfm#1(11)} -pin  "and#81" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.lpi#1.dfm#1}
load net {bluey.lpi#1.dfm#1(12)} -pin  "and#81" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.lpi#1.dfm#1}
load net {bluey.lpi#1.dfm#1(13)} -pin  "and#81" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.lpi#1.dfm#1}
load net {bluey.lpi#1.dfm#1(14)} -pin  "and#81" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.lpi#1.dfm#1}
load net {bluey.lpi#1.dfm#1(15)} -pin  "and#81" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.lpi#1.dfm#1}
load inst "not#382" "not(1)" "INTERFACE" -attr xrf 9554 -attr oid 627 -attr @path {/edge_detect/edge_detect:core/not#382} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {exit:ACC3.lpi#1.dfm} -pin  "not#382" {A(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC3.lpi#1.dfm}
load net {not#382.itm} -pin  "not#382" {Z(0)} -attr @path {/edge_detect/edge_detect:core/not#382.itm}
load inst "and#82" "and(2,16)" "INTERFACE" -attr vt d -attr @path {/edge_detect/edge_detect:core/and#82} -attr area 11.678318 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(16,2)"
load net {blue_y(2).lpi#1(0)} -pin  "and#82" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(2).lpi#1}
load net {blue_y(2).lpi#1(1)} -pin  "and#82" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(2).lpi#1}
load net {blue_y(2).lpi#1(2)} -pin  "and#82" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(2).lpi#1}
load net {blue_y(2).lpi#1(3)} -pin  "and#82" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(2).lpi#1}
load net {blue_y(2).lpi#1(4)} -pin  "and#82" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(2).lpi#1}
load net {blue_y(2).lpi#1(5)} -pin  "and#82" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(2).lpi#1}
load net {blue_y(2).lpi#1(6)} -pin  "and#82" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(2).lpi#1}
load net {blue_y(2).lpi#1(7)} -pin  "and#82" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(2).lpi#1}
load net {blue_y(2).lpi#1(8)} -pin  "and#82" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(2).lpi#1}
load net {blue_y(2).lpi#1(9)} -pin  "and#82" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(2).lpi#1}
load net {blue_y(2).lpi#1(10)} -pin  "and#82" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(2).lpi#1}
load net {blue_y(2).lpi#1(11)} -pin  "and#82" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(2).lpi#1}
load net {blue_y(2).lpi#1(12)} -pin  "and#82" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(2).lpi#1}
load net {blue_y(2).lpi#1(13)} -pin  "and#82" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(2).lpi#1}
load net {blue_y(2).lpi#1(14)} -pin  "and#82" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(2).lpi#1}
load net {blue_y(2).lpi#1(15)} -pin  "and#82" {A0(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(2).lpi#1}
load net {not#382.itm} -pin  "and#82" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#33.itm}
load net {not#382.itm} -pin  "and#82" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#33.itm}
load net {not#382.itm} -pin  "and#82" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#33.itm}
load net {not#382.itm} -pin  "and#82" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#33.itm}
load net {not#382.itm} -pin  "and#82" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#33.itm}
load net {not#382.itm} -pin  "and#82" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#33.itm}
load net {not#382.itm} -pin  "and#82" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#33.itm}
load net {not#382.itm} -pin  "and#82" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#33.itm}
load net {not#382.itm} -pin  "and#82" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#33.itm}
load net {not#382.itm} -pin  "and#82" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#33.itm}
load net {not#382.itm} -pin  "and#82" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#33.itm}
load net {not#382.itm} -pin  "and#82" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#33.itm}
load net {not#382.itm} -pin  "and#82" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#33.itm}
load net {not#382.itm} -pin  "and#82" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#33.itm}
load net {not#382.itm} -pin  "and#82" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#33.itm}
load net {not#382.itm} -pin  "and#82" {A1(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#33.itm}
load net {blue_y(2).lpi#1.dfm#1(0)} -pin  "and#82" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(2).lpi#1.dfm#1}
load net {blue_y(2).lpi#1.dfm#1(1)} -pin  "and#82" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(2).lpi#1.dfm#1}
load net {blue_y(2).lpi#1.dfm#1(2)} -pin  "and#82" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(2).lpi#1.dfm#1}
load net {blue_y(2).lpi#1.dfm#1(3)} -pin  "and#82" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(2).lpi#1.dfm#1}
load net {blue_y(2).lpi#1.dfm#1(4)} -pin  "and#82" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(2).lpi#1.dfm#1}
load net {blue_y(2).lpi#1.dfm#1(5)} -pin  "and#82" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(2).lpi#1.dfm#1}
load net {blue_y(2).lpi#1.dfm#1(6)} -pin  "and#82" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(2).lpi#1.dfm#1}
load net {blue_y(2).lpi#1.dfm#1(7)} -pin  "and#82" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(2).lpi#1.dfm#1}
load net {blue_y(2).lpi#1.dfm#1(8)} -pin  "and#82" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(2).lpi#1.dfm#1}
load net {blue_y(2).lpi#1.dfm#1(9)} -pin  "and#82" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(2).lpi#1.dfm#1}
load net {blue_y(2).lpi#1.dfm#1(10)} -pin  "and#82" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(2).lpi#1.dfm#1}
load net {blue_y(2).lpi#1.dfm#1(11)} -pin  "and#82" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(2).lpi#1.dfm#1}
load net {blue_y(2).lpi#1.dfm#1(12)} -pin  "and#82" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(2).lpi#1.dfm#1}
load net {blue_y(2).lpi#1.dfm#1(13)} -pin  "and#82" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(2).lpi#1.dfm#1}
load net {blue_y(2).lpi#1.dfm#1(14)} -pin  "and#82" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(2).lpi#1.dfm#1}
load net {blue_y(2).lpi#1.dfm#1(15)} -pin  "and#82" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(2).lpi#1.dfm#1}
load inst "not#383" "not(1)" "INTERFACE" -attr xrf 9555 -attr oid 628 -attr @path {/edge_detect/edge_detect:core/not#383} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {exit:ACC3.lpi#1.dfm} -pin  "not#383" {A(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC3.lpi#1.dfm}
load net {not#383.itm} -pin  "not#383" {Z(0)} -attr @path {/edge_detect/edge_detect:core/not#383.itm}
load inst "and#83" "and(2,16)" "INTERFACE" -attr vt d -attr @path {/edge_detect/edge_detect:core/and#83} -attr area 11.678318 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(16,2)"
load net {blue_y(1).lpi#1(0)} -pin  "and#83" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(1).lpi#1}
load net {blue_y(1).lpi#1(1)} -pin  "and#83" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(1).lpi#1}
load net {blue_y(1).lpi#1(2)} -pin  "and#83" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(1).lpi#1}
load net {blue_y(1).lpi#1(3)} -pin  "and#83" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(1).lpi#1}
load net {blue_y(1).lpi#1(4)} -pin  "and#83" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(1).lpi#1}
load net {blue_y(1).lpi#1(5)} -pin  "and#83" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(1).lpi#1}
load net {blue_y(1).lpi#1(6)} -pin  "and#83" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(1).lpi#1}
load net {blue_y(1).lpi#1(7)} -pin  "and#83" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(1).lpi#1}
load net {blue_y(1).lpi#1(8)} -pin  "and#83" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(1).lpi#1}
load net {blue_y(1).lpi#1(9)} -pin  "and#83" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(1).lpi#1}
load net {blue_y(1).lpi#1(10)} -pin  "and#83" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(1).lpi#1}
load net {blue_y(1).lpi#1(11)} -pin  "and#83" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(1).lpi#1}
load net {blue_y(1).lpi#1(12)} -pin  "and#83" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(1).lpi#1}
load net {blue_y(1).lpi#1(13)} -pin  "and#83" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(1).lpi#1}
load net {blue_y(1).lpi#1(14)} -pin  "and#83" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(1).lpi#1}
load net {blue_y(1).lpi#1(15)} -pin  "and#83" {A0(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(1).lpi#1}
load net {not#383.itm} -pin  "and#83" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#34.itm}
load net {not#383.itm} -pin  "and#83" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#34.itm}
load net {not#383.itm} -pin  "and#83" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#34.itm}
load net {not#383.itm} -pin  "and#83" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#34.itm}
load net {not#383.itm} -pin  "and#83" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#34.itm}
load net {not#383.itm} -pin  "and#83" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#34.itm}
load net {not#383.itm} -pin  "and#83" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#34.itm}
load net {not#383.itm} -pin  "and#83" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#34.itm}
load net {not#383.itm} -pin  "and#83" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#34.itm}
load net {not#383.itm} -pin  "and#83" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#34.itm}
load net {not#383.itm} -pin  "and#83" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#34.itm}
load net {not#383.itm} -pin  "and#83" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#34.itm}
load net {not#383.itm} -pin  "and#83" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#34.itm}
load net {not#383.itm} -pin  "and#83" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#34.itm}
load net {not#383.itm} -pin  "and#83" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#34.itm}
load net {not#383.itm} -pin  "and#83" {A1(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#34.itm}
load net {blue_y(1).lpi#1.dfm#1(0)} -pin  "and#83" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(1).lpi#1.dfm#1}
load net {blue_y(1).lpi#1.dfm#1(1)} -pin  "and#83" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(1).lpi#1.dfm#1}
load net {blue_y(1).lpi#1.dfm#1(2)} -pin  "and#83" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(1).lpi#1.dfm#1}
load net {blue_y(1).lpi#1.dfm#1(3)} -pin  "and#83" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(1).lpi#1.dfm#1}
load net {blue_y(1).lpi#1.dfm#1(4)} -pin  "and#83" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(1).lpi#1.dfm#1}
load net {blue_y(1).lpi#1.dfm#1(5)} -pin  "and#83" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(1).lpi#1.dfm#1}
load net {blue_y(1).lpi#1.dfm#1(6)} -pin  "and#83" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(1).lpi#1.dfm#1}
load net {blue_y(1).lpi#1.dfm#1(7)} -pin  "and#83" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(1).lpi#1.dfm#1}
load net {blue_y(1).lpi#1.dfm#1(8)} -pin  "and#83" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(1).lpi#1.dfm#1}
load net {blue_y(1).lpi#1.dfm#1(9)} -pin  "and#83" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(1).lpi#1.dfm#1}
load net {blue_y(1).lpi#1.dfm#1(10)} -pin  "and#83" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(1).lpi#1.dfm#1}
load net {blue_y(1).lpi#1.dfm#1(11)} -pin  "and#83" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(1).lpi#1.dfm#1}
load net {blue_y(1).lpi#1.dfm#1(12)} -pin  "and#83" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(1).lpi#1.dfm#1}
load net {blue_y(1).lpi#1.dfm#1(13)} -pin  "and#83" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(1).lpi#1.dfm#1}
load net {blue_y(1).lpi#1.dfm#1(14)} -pin  "and#83" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(1).lpi#1.dfm#1}
load net {blue_y(1).lpi#1.dfm#1(15)} -pin  "and#83" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(1).lpi#1.dfm#1}
load inst "not#384" "not(1)" "INTERFACE" -attr xrf 9556 -attr oid 629 -attr @path {/edge_detect/edge_detect:core/not#384} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {exit:ACC3.lpi#1.dfm} -pin  "not#384" {A(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC3.lpi#1.dfm}
load net {not#384.itm} -pin  "not#384" {Z(0)} -attr @path {/edge_detect/edge_detect:core/not#384.itm}
load inst "and#84" "and(2,16)" "INTERFACE" -attr vt d -attr @path {/edge_detect/edge_detect:core/and#84} -attr area 11.678318 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(16,2)"
load net {blue_y(0).lpi#1(0)} -pin  "and#84" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(0).lpi#1}
load net {blue_y(0).lpi#1(1)} -pin  "and#84" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(0).lpi#1}
load net {blue_y(0).lpi#1(2)} -pin  "and#84" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(0).lpi#1}
load net {blue_y(0).lpi#1(3)} -pin  "and#84" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(0).lpi#1}
load net {blue_y(0).lpi#1(4)} -pin  "and#84" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(0).lpi#1}
load net {blue_y(0).lpi#1(5)} -pin  "and#84" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(0).lpi#1}
load net {blue_y(0).lpi#1(6)} -pin  "and#84" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(0).lpi#1}
load net {blue_y(0).lpi#1(7)} -pin  "and#84" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(0).lpi#1}
load net {blue_y(0).lpi#1(8)} -pin  "and#84" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(0).lpi#1}
load net {blue_y(0).lpi#1(9)} -pin  "and#84" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(0).lpi#1}
load net {blue_y(0).lpi#1(10)} -pin  "and#84" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(0).lpi#1}
load net {blue_y(0).lpi#1(11)} -pin  "and#84" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(0).lpi#1}
load net {blue_y(0).lpi#1(12)} -pin  "and#84" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(0).lpi#1}
load net {blue_y(0).lpi#1(13)} -pin  "and#84" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(0).lpi#1}
load net {blue_y(0).lpi#1(14)} -pin  "and#84" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(0).lpi#1}
load net {blue_y(0).lpi#1(15)} -pin  "and#84" {A0(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(0).lpi#1}
load net {not#384.itm} -pin  "and#84" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#35.itm}
load net {not#384.itm} -pin  "and#84" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#35.itm}
load net {not#384.itm} -pin  "and#84" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#35.itm}
load net {not#384.itm} -pin  "and#84" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#35.itm}
load net {not#384.itm} -pin  "and#84" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#35.itm}
load net {not#384.itm} -pin  "and#84" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#35.itm}
load net {not#384.itm} -pin  "and#84" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#35.itm}
load net {not#384.itm} -pin  "and#84" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#35.itm}
load net {not#384.itm} -pin  "and#84" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#35.itm}
load net {not#384.itm} -pin  "and#84" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#35.itm}
load net {not#384.itm} -pin  "and#84" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#35.itm}
load net {not#384.itm} -pin  "and#84" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#35.itm}
load net {not#384.itm} -pin  "and#84" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#35.itm}
load net {not#384.itm} -pin  "and#84" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#35.itm}
load net {not#384.itm} -pin  "and#84" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#35.itm}
load net {not#384.itm} -pin  "and#84" {A1(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#35.itm}
load net {blue_y(0).lpi#1.dfm#1(0)} -pin  "and#84" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(0).lpi#1.dfm#1}
load net {blue_y(0).lpi#1.dfm#1(1)} -pin  "and#84" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(0).lpi#1.dfm#1}
load net {blue_y(0).lpi#1.dfm#1(2)} -pin  "and#84" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(0).lpi#1.dfm#1}
load net {blue_y(0).lpi#1.dfm#1(3)} -pin  "and#84" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(0).lpi#1.dfm#1}
load net {blue_y(0).lpi#1.dfm#1(4)} -pin  "and#84" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(0).lpi#1.dfm#1}
load net {blue_y(0).lpi#1.dfm#1(5)} -pin  "and#84" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(0).lpi#1.dfm#1}
load net {blue_y(0).lpi#1.dfm#1(6)} -pin  "and#84" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(0).lpi#1.dfm#1}
load net {blue_y(0).lpi#1.dfm#1(7)} -pin  "and#84" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(0).lpi#1.dfm#1}
load net {blue_y(0).lpi#1.dfm#1(8)} -pin  "and#84" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(0).lpi#1.dfm#1}
load net {blue_y(0).lpi#1.dfm#1(9)} -pin  "and#84" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(0).lpi#1.dfm#1}
load net {blue_y(0).lpi#1.dfm#1(10)} -pin  "and#84" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(0).lpi#1.dfm#1}
load net {blue_y(0).lpi#1.dfm#1(11)} -pin  "and#84" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(0).lpi#1.dfm#1}
load net {blue_y(0).lpi#1.dfm#1(12)} -pin  "and#84" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(0).lpi#1.dfm#1}
load net {blue_y(0).lpi#1.dfm#1(13)} -pin  "and#84" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(0).lpi#1.dfm#1}
load net {blue_y(0).lpi#1.dfm#1(14)} -pin  "and#84" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(0).lpi#1.dfm#1}
load net {blue_y(0).lpi#1.dfm#1(15)} -pin  "and#84" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(0).lpi#1.dfm#1}
load inst "not#385" "not(1)" "INTERFACE" -attr xrf 9557 -attr oid 630 -attr @path {/edge_detect/edge_detect:core/not#385} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {exit:ACC3.lpi#1.dfm} -pin  "not#385" {A(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC3.lpi#1.dfm}
load net {not#385.itm} -pin  "not#385" {Z(0)} -attr @path {/edge_detect/edge_detect:core/not#385.itm}
load inst "and#85" "and(2,16)" "INTERFACE" -attr vt d -attr @path {/edge_detect/edge_detect:core/and#85} -attr area 11.678318 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(16,2)"
load net {bluex.lpi#1(0)} -pin  "and#85" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.lpi#1}
load net {bluex.lpi#1(1)} -pin  "and#85" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.lpi#1}
load net {bluex.lpi#1(2)} -pin  "and#85" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.lpi#1}
load net {bluex.lpi#1(3)} -pin  "and#85" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.lpi#1}
load net {bluex.lpi#1(4)} -pin  "and#85" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.lpi#1}
load net {bluex.lpi#1(5)} -pin  "and#85" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.lpi#1}
load net {bluex.lpi#1(6)} -pin  "and#85" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.lpi#1}
load net {bluex.lpi#1(7)} -pin  "and#85" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.lpi#1}
load net {bluex.lpi#1(8)} -pin  "and#85" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.lpi#1}
load net {bluex.lpi#1(9)} -pin  "and#85" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.lpi#1}
load net {bluex.lpi#1(10)} -pin  "and#85" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.lpi#1}
load net {bluex.lpi#1(11)} -pin  "and#85" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.lpi#1}
load net {bluex.lpi#1(12)} -pin  "and#85" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.lpi#1}
load net {bluex.lpi#1(13)} -pin  "and#85" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.lpi#1}
load net {bluex.lpi#1(14)} -pin  "and#85" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.lpi#1}
load net {bluex.lpi#1(15)} -pin  "and#85" {A0(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.lpi#1}
load net {not#385.itm} -pin  "and#85" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#36.itm}
load net {not#385.itm} -pin  "and#85" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#36.itm}
load net {not#385.itm} -pin  "and#85" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#36.itm}
load net {not#385.itm} -pin  "and#85" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#36.itm}
load net {not#385.itm} -pin  "and#85" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#36.itm}
load net {not#385.itm} -pin  "and#85" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#36.itm}
load net {not#385.itm} -pin  "and#85" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#36.itm}
load net {not#385.itm} -pin  "and#85" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#36.itm}
load net {not#385.itm} -pin  "and#85" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#36.itm}
load net {not#385.itm} -pin  "and#85" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#36.itm}
load net {not#385.itm} -pin  "and#85" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#36.itm}
load net {not#385.itm} -pin  "and#85" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#36.itm}
load net {not#385.itm} -pin  "and#85" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#36.itm}
load net {not#385.itm} -pin  "and#85" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#36.itm}
load net {not#385.itm} -pin  "and#85" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#36.itm}
load net {not#385.itm} -pin  "and#85" {A1(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#36.itm}
load net {bluex.lpi#1.dfm#1(0)} -pin  "and#85" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.lpi#1.dfm#1}
load net {bluex.lpi#1.dfm#1(1)} -pin  "and#85" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.lpi#1.dfm#1}
load net {bluex.lpi#1.dfm#1(2)} -pin  "and#85" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.lpi#1.dfm#1}
load net {bluex.lpi#1.dfm#1(3)} -pin  "and#85" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.lpi#1.dfm#1}
load net {bluex.lpi#1.dfm#1(4)} -pin  "and#85" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.lpi#1.dfm#1}
load net {bluex.lpi#1.dfm#1(5)} -pin  "and#85" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.lpi#1.dfm#1}
load net {bluex.lpi#1.dfm#1(6)} -pin  "and#85" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.lpi#1.dfm#1}
load net {bluex.lpi#1.dfm#1(7)} -pin  "and#85" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.lpi#1.dfm#1}
load net {bluex.lpi#1.dfm#1(8)} -pin  "and#85" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.lpi#1.dfm#1}
load net {bluex.lpi#1.dfm#1(9)} -pin  "and#85" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.lpi#1.dfm#1}
load net {bluex.lpi#1.dfm#1(10)} -pin  "and#85" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.lpi#1.dfm#1}
load net {bluex.lpi#1.dfm#1(11)} -pin  "and#85" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.lpi#1.dfm#1}
load net {bluex.lpi#1.dfm#1(12)} -pin  "and#85" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.lpi#1.dfm#1}
load net {bluex.lpi#1.dfm#1(13)} -pin  "and#85" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.lpi#1.dfm#1}
load net {bluex.lpi#1.dfm#1(14)} -pin  "and#85" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.lpi#1.dfm#1}
load net {bluex.lpi#1.dfm#1(15)} -pin  "and#85" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.lpi#1.dfm#1}
load inst "not#386" "not(1)" "INTERFACE" -attr xrf 9558 -attr oid 631 -attr @path {/edge_detect/edge_detect:core/not#386} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {exit:ACC3.lpi#1.dfm} -pin  "not#386" {A(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC3.lpi#1.dfm}
load net {not#386.itm} -pin  "not#386" {Z(0)} -attr @path {/edge_detect/edge_detect:core/not#386.itm}
load inst "and#86" "and(2,16)" "INTERFACE" -attr vt d -attr @path {/edge_detect/edge_detect:core/and#86} -attr area 11.678318 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(16,2)"
load net {blue_x(2).lpi#1(0)} -pin  "and#86" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(2).lpi#1}
load net {blue_x(2).lpi#1(1)} -pin  "and#86" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(2).lpi#1}
load net {blue_x(2).lpi#1(2)} -pin  "and#86" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(2).lpi#1}
load net {blue_x(2).lpi#1(3)} -pin  "and#86" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(2).lpi#1}
load net {blue_x(2).lpi#1(4)} -pin  "and#86" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(2).lpi#1}
load net {blue_x(2).lpi#1(5)} -pin  "and#86" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(2).lpi#1}
load net {blue_x(2).lpi#1(6)} -pin  "and#86" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(2).lpi#1}
load net {blue_x(2).lpi#1(7)} -pin  "and#86" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(2).lpi#1}
load net {blue_x(2).lpi#1(8)} -pin  "and#86" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(2).lpi#1}
load net {blue_x(2).lpi#1(9)} -pin  "and#86" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(2).lpi#1}
load net {blue_x(2).lpi#1(10)} -pin  "and#86" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(2).lpi#1}
load net {blue_x(2).lpi#1(11)} -pin  "and#86" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(2).lpi#1}
load net {blue_x(2).lpi#1(12)} -pin  "and#86" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(2).lpi#1}
load net {blue_x(2).lpi#1(13)} -pin  "and#86" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(2).lpi#1}
load net {blue_x(2).lpi#1(14)} -pin  "and#86" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(2).lpi#1}
load net {blue_x(2).lpi#1(15)} -pin  "and#86" {A0(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(2).lpi#1}
load net {not#386.itm} -pin  "and#86" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#37.itm}
load net {not#386.itm} -pin  "and#86" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#37.itm}
load net {not#386.itm} -pin  "and#86" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#37.itm}
load net {not#386.itm} -pin  "and#86" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#37.itm}
load net {not#386.itm} -pin  "and#86" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#37.itm}
load net {not#386.itm} -pin  "and#86" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#37.itm}
load net {not#386.itm} -pin  "and#86" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#37.itm}
load net {not#386.itm} -pin  "and#86" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#37.itm}
load net {not#386.itm} -pin  "and#86" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#37.itm}
load net {not#386.itm} -pin  "and#86" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#37.itm}
load net {not#386.itm} -pin  "and#86" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#37.itm}
load net {not#386.itm} -pin  "and#86" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#37.itm}
load net {not#386.itm} -pin  "and#86" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#37.itm}
load net {not#386.itm} -pin  "and#86" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#37.itm}
load net {not#386.itm} -pin  "and#86" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#37.itm}
load net {not#386.itm} -pin  "and#86" {A1(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#37.itm}
load net {blue_x(2).lpi#1.dfm#1(0)} -pin  "and#86" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(2).lpi#1.dfm#1}
load net {blue_x(2).lpi#1.dfm#1(1)} -pin  "and#86" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(2).lpi#1.dfm#1}
load net {blue_x(2).lpi#1.dfm#1(2)} -pin  "and#86" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(2).lpi#1.dfm#1}
load net {blue_x(2).lpi#1.dfm#1(3)} -pin  "and#86" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(2).lpi#1.dfm#1}
load net {blue_x(2).lpi#1.dfm#1(4)} -pin  "and#86" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(2).lpi#1.dfm#1}
load net {blue_x(2).lpi#1.dfm#1(5)} -pin  "and#86" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(2).lpi#1.dfm#1}
load net {blue_x(2).lpi#1.dfm#1(6)} -pin  "and#86" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(2).lpi#1.dfm#1}
load net {blue_x(2).lpi#1.dfm#1(7)} -pin  "and#86" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(2).lpi#1.dfm#1}
load net {blue_x(2).lpi#1.dfm#1(8)} -pin  "and#86" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(2).lpi#1.dfm#1}
load net {blue_x(2).lpi#1.dfm#1(9)} -pin  "and#86" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(2).lpi#1.dfm#1}
load net {blue_x(2).lpi#1.dfm#1(10)} -pin  "and#86" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(2).lpi#1.dfm#1}
load net {blue_x(2).lpi#1.dfm#1(11)} -pin  "and#86" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(2).lpi#1.dfm#1}
load net {blue_x(2).lpi#1.dfm#1(12)} -pin  "and#86" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(2).lpi#1.dfm#1}
load net {blue_x(2).lpi#1.dfm#1(13)} -pin  "and#86" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(2).lpi#1.dfm#1}
load net {blue_x(2).lpi#1.dfm#1(14)} -pin  "and#86" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(2).lpi#1.dfm#1}
load net {blue_x(2).lpi#1.dfm#1(15)} -pin  "and#86" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(2).lpi#1.dfm#1}
load inst "not#387" "not(1)" "INTERFACE" -attr xrf 9559 -attr oid 632 -attr @path {/edge_detect/edge_detect:core/not#387} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {exit:ACC3.lpi#1.dfm} -pin  "not#387" {A(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC3.lpi#1.dfm}
load net {not#387.itm} -pin  "not#387" {Z(0)} -attr @path {/edge_detect/edge_detect:core/not#387.itm}
load inst "and#87" "and(2,16)" "INTERFACE" -attr vt d -attr @path {/edge_detect/edge_detect:core/and#87} -attr area 11.678318 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(16,2)"
load net {blue_x(1).lpi#1(0)} -pin  "and#87" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(1).lpi#1}
load net {blue_x(1).lpi#1(1)} -pin  "and#87" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(1).lpi#1}
load net {blue_x(1).lpi#1(2)} -pin  "and#87" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(1).lpi#1}
load net {blue_x(1).lpi#1(3)} -pin  "and#87" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(1).lpi#1}
load net {blue_x(1).lpi#1(4)} -pin  "and#87" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(1).lpi#1}
load net {blue_x(1).lpi#1(5)} -pin  "and#87" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(1).lpi#1}
load net {blue_x(1).lpi#1(6)} -pin  "and#87" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(1).lpi#1}
load net {blue_x(1).lpi#1(7)} -pin  "and#87" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(1).lpi#1}
load net {blue_x(1).lpi#1(8)} -pin  "and#87" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(1).lpi#1}
load net {blue_x(1).lpi#1(9)} -pin  "and#87" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(1).lpi#1}
load net {blue_x(1).lpi#1(10)} -pin  "and#87" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(1).lpi#1}
load net {blue_x(1).lpi#1(11)} -pin  "and#87" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(1).lpi#1}
load net {blue_x(1).lpi#1(12)} -pin  "and#87" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(1).lpi#1}
load net {blue_x(1).lpi#1(13)} -pin  "and#87" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(1).lpi#1}
load net {blue_x(1).lpi#1(14)} -pin  "and#87" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(1).lpi#1}
load net {blue_x(1).lpi#1(15)} -pin  "and#87" {A0(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(1).lpi#1}
load net {not#387.itm} -pin  "and#87" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#38.itm}
load net {not#387.itm} -pin  "and#87" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#38.itm}
load net {not#387.itm} -pin  "and#87" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#38.itm}
load net {not#387.itm} -pin  "and#87" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#38.itm}
load net {not#387.itm} -pin  "and#87" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#38.itm}
load net {not#387.itm} -pin  "and#87" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#38.itm}
load net {not#387.itm} -pin  "and#87" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#38.itm}
load net {not#387.itm} -pin  "and#87" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#38.itm}
load net {not#387.itm} -pin  "and#87" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#38.itm}
load net {not#387.itm} -pin  "and#87" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#38.itm}
load net {not#387.itm} -pin  "and#87" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#38.itm}
load net {not#387.itm} -pin  "and#87" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#38.itm}
load net {not#387.itm} -pin  "and#87" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#38.itm}
load net {not#387.itm} -pin  "and#87" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#38.itm}
load net {not#387.itm} -pin  "and#87" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#38.itm}
load net {not#387.itm} -pin  "and#87" {A1(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#38.itm}
load net {blue_x(1).lpi#1.dfm#1(0)} -pin  "and#87" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(1).lpi#1.dfm#1}
load net {blue_x(1).lpi#1.dfm#1(1)} -pin  "and#87" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(1).lpi#1.dfm#1}
load net {blue_x(1).lpi#1.dfm#1(2)} -pin  "and#87" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(1).lpi#1.dfm#1}
load net {blue_x(1).lpi#1.dfm#1(3)} -pin  "and#87" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(1).lpi#1.dfm#1}
load net {blue_x(1).lpi#1.dfm#1(4)} -pin  "and#87" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(1).lpi#1.dfm#1}
load net {blue_x(1).lpi#1.dfm#1(5)} -pin  "and#87" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(1).lpi#1.dfm#1}
load net {blue_x(1).lpi#1.dfm#1(6)} -pin  "and#87" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(1).lpi#1.dfm#1}
load net {blue_x(1).lpi#1.dfm#1(7)} -pin  "and#87" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(1).lpi#1.dfm#1}
load net {blue_x(1).lpi#1.dfm#1(8)} -pin  "and#87" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(1).lpi#1.dfm#1}
load net {blue_x(1).lpi#1.dfm#1(9)} -pin  "and#87" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(1).lpi#1.dfm#1}
load net {blue_x(1).lpi#1.dfm#1(10)} -pin  "and#87" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(1).lpi#1.dfm#1}
load net {blue_x(1).lpi#1.dfm#1(11)} -pin  "and#87" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(1).lpi#1.dfm#1}
load net {blue_x(1).lpi#1.dfm#1(12)} -pin  "and#87" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(1).lpi#1.dfm#1}
load net {blue_x(1).lpi#1.dfm#1(13)} -pin  "and#87" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(1).lpi#1.dfm#1}
load net {blue_x(1).lpi#1.dfm#1(14)} -pin  "and#87" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(1).lpi#1.dfm#1}
load net {blue_x(1).lpi#1.dfm#1(15)} -pin  "and#87" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(1).lpi#1.dfm#1}
load inst "not#388" "not(1)" "INTERFACE" -attr xrf 9560 -attr oid 633 -attr @path {/edge_detect/edge_detect:core/not#388} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {exit:ACC3.lpi#1.dfm} -pin  "not#388" {A(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC3.lpi#1.dfm}
load net {not#388.itm} -pin  "not#388" {Z(0)} -attr @path {/edge_detect/edge_detect:core/not#388.itm}
load inst "and#88" "and(2,16)" "INTERFACE" -attr vt d -attr @path {/edge_detect/edge_detect:core/and#88} -attr area 11.678318 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(16,2)"
load net {blue_x(0).lpi#1(0)} -pin  "and#88" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(0).lpi#1}
load net {blue_x(0).lpi#1(1)} -pin  "and#88" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(0).lpi#1}
load net {blue_x(0).lpi#1(2)} -pin  "and#88" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(0).lpi#1}
load net {blue_x(0).lpi#1(3)} -pin  "and#88" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(0).lpi#1}
load net {blue_x(0).lpi#1(4)} -pin  "and#88" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(0).lpi#1}
load net {blue_x(0).lpi#1(5)} -pin  "and#88" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(0).lpi#1}
load net {blue_x(0).lpi#1(6)} -pin  "and#88" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(0).lpi#1}
load net {blue_x(0).lpi#1(7)} -pin  "and#88" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(0).lpi#1}
load net {blue_x(0).lpi#1(8)} -pin  "and#88" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(0).lpi#1}
load net {blue_x(0).lpi#1(9)} -pin  "and#88" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(0).lpi#1}
load net {blue_x(0).lpi#1(10)} -pin  "and#88" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(0).lpi#1}
load net {blue_x(0).lpi#1(11)} -pin  "and#88" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(0).lpi#1}
load net {blue_x(0).lpi#1(12)} -pin  "and#88" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(0).lpi#1}
load net {blue_x(0).lpi#1(13)} -pin  "and#88" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(0).lpi#1}
load net {blue_x(0).lpi#1(14)} -pin  "and#88" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(0).lpi#1}
load net {blue_x(0).lpi#1(15)} -pin  "and#88" {A0(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(0).lpi#1}
load net {not#388.itm} -pin  "and#88" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#39.itm}
load net {not#388.itm} -pin  "and#88" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#39.itm}
load net {not#388.itm} -pin  "and#88" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#39.itm}
load net {not#388.itm} -pin  "and#88" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#39.itm}
load net {not#388.itm} -pin  "and#88" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#39.itm}
load net {not#388.itm} -pin  "and#88" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#39.itm}
load net {not#388.itm} -pin  "and#88" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#39.itm}
load net {not#388.itm} -pin  "and#88" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#39.itm}
load net {not#388.itm} -pin  "and#88" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#39.itm}
load net {not#388.itm} -pin  "and#88" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#39.itm}
load net {not#388.itm} -pin  "and#88" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#39.itm}
load net {not#388.itm} -pin  "and#88" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#39.itm}
load net {not#388.itm} -pin  "and#88" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#39.itm}
load net {not#388.itm} -pin  "and#88" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#39.itm}
load net {not#388.itm} -pin  "and#88" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#39.itm}
load net {not#388.itm} -pin  "and#88" {A1(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#39.itm}
load net {blue_x(0).lpi#1.dfm#1(0)} -pin  "and#88" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(0).lpi#1.dfm#1}
load net {blue_x(0).lpi#1.dfm#1(1)} -pin  "and#88" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(0).lpi#1.dfm#1}
load net {blue_x(0).lpi#1.dfm#1(2)} -pin  "and#88" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(0).lpi#1.dfm#1}
load net {blue_x(0).lpi#1.dfm#1(3)} -pin  "and#88" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(0).lpi#1.dfm#1}
load net {blue_x(0).lpi#1.dfm#1(4)} -pin  "and#88" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(0).lpi#1.dfm#1}
load net {blue_x(0).lpi#1.dfm#1(5)} -pin  "and#88" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(0).lpi#1.dfm#1}
load net {blue_x(0).lpi#1.dfm#1(6)} -pin  "and#88" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(0).lpi#1.dfm#1}
load net {blue_x(0).lpi#1.dfm#1(7)} -pin  "and#88" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(0).lpi#1.dfm#1}
load net {blue_x(0).lpi#1.dfm#1(8)} -pin  "and#88" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(0).lpi#1.dfm#1}
load net {blue_x(0).lpi#1.dfm#1(9)} -pin  "and#88" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(0).lpi#1.dfm#1}
load net {blue_x(0).lpi#1.dfm#1(10)} -pin  "and#88" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(0).lpi#1.dfm#1}
load net {blue_x(0).lpi#1.dfm#1(11)} -pin  "and#88" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(0).lpi#1.dfm#1}
load net {blue_x(0).lpi#1.dfm#1(12)} -pin  "and#88" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(0).lpi#1.dfm#1}
load net {blue_x(0).lpi#1.dfm#1(13)} -pin  "and#88" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(0).lpi#1.dfm#1}
load net {blue_x(0).lpi#1.dfm#1(14)} -pin  "and#88" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(0).lpi#1.dfm#1}
load net {blue_x(0).lpi#1.dfm#1(15)} -pin  "and#88" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(0).lpi#1.dfm#1}
load inst "not#389" "not(1)" "INTERFACE" -attr xrf 9561 -attr oid 634 -attr @path {/edge_detect/edge_detect:core/not#389} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {exit:ACC3.lpi#1.dfm} -pin  "not#389" {A(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC3.lpi#1.dfm}
load net {not#389.itm} -pin  "not#389" {Z(0)} -attr @path {/edge_detect/edge_detect:core/not#389.itm}
load inst "and#89" "and(2,16)" "INTERFACE" -attr vt d -attr @path {/edge_detect/edge_detect:core/and#89} -attr area 11.678318 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(16,2)"
load net {redy.lpi#1(0)} -pin  "and#89" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.lpi#1}
load net {redy.lpi#1(1)} -pin  "and#89" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.lpi#1}
load net {redy.lpi#1(2)} -pin  "and#89" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.lpi#1}
load net {redy.lpi#1(3)} -pin  "and#89" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.lpi#1}
load net {redy.lpi#1(4)} -pin  "and#89" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.lpi#1}
load net {redy.lpi#1(5)} -pin  "and#89" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.lpi#1}
load net {redy.lpi#1(6)} -pin  "and#89" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.lpi#1}
load net {redy.lpi#1(7)} -pin  "and#89" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.lpi#1}
load net {redy.lpi#1(8)} -pin  "and#89" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.lpi#1}
load net {redy.lpi#1(9)} -pin  "and#89" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.lpi#1}
load net {redy.lpi#1(10)} -pin  "and#89" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.lpi#1}
load net {redy.lpi#1(11)} -pin  "and#89" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.lpi#1}
load net {redy.lpi#1(12)} -pin  "and#89" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.lpi#1}
load net {redy.lpi#1(13)} -pin  "and#89" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.lpi#1}
load net {redy.lpi#1(14)} -pin  "and#89" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.lpi#1}
load net {redy.lpi#1(15)} -pin  "and#89" {A0(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.lpi#1}
load net {not#389.itm} -pin  "and#89" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#40.itm}
load net {not#389.itm} -pin  "and#89" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#40.itm}
load net {not#389.itm} -pin  "and#89" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#40.itm}
load net {not#389.itm} -pin  "and#89" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#40.itm}
load net {not#389.itm} -pin  "and#89" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#40.itm}
load net {not#389.itm} -pin  "and#89" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#40.itm}
load net {not#389.itm} -pin  "and#89" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#40.itm}
load net {not#389.itm} -pin  "and#89" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#40.itm}
load net {not#389.itm} -pin  "and#89" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#40.itm}
load net {not#389.itm} -pin  "and#89" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#40.itm}
load net {not#389.itm} -pin  "and#89" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#40.itm}
load net {not#389.itm} -pin  "and#89" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#40.itm}
load net {not#389.itm} -pin  "and#89" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#40.itm}
load net {not#389.itm} -pin  "and#89" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#40.itm}
load net {not#389.itm} -pin  "and#89" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#40.itm}
load net {not#389.itm} -pin  "and#89" {A1(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#40.itm}
load net {redy.lpi#1.dfm#1(0)} -pin  "and#89" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.lpi#1.dfm#1}
load net {redy.lpi#1.dfm#1(1)} -pin  "and#89" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.lpi#1.dfm#1}
load net {redy.lpi#1.dfm#1(2)} -pin  "and#89" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.lpi#1.dfm#1}
load net {redy.lpi#1.dfm#1(3)} -pin  "and#89" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.lpi#1.dfm#1}
load net {redy.lpi#1.dfm#1(4)} -pin  "and#89" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.lpi#1.dfm#1}
load net {redy.lpi#1.dfm#1(5)} -pin  "and#89" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.lpi#1.dfm#1}
load net {redy.lpi#1.dfm#1(6)} -pin  "and#89" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.lpi#1.dfm#1}
load net {redy.lpi#1.dfm#1(7)} -pin  "and#89" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.lpi#1.dfm#1}
load net {redy.lpi#1.dfm#1(8)} -pin  "and#89" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.lpi#1.dfm#1}
load net {redy.lpi#1.dfm#1(9)} -pin  "and#89" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.lpi#1.dfm#1}
load net {redy.lpi#1.dfm#1(10)} -pin  "and#89" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.lpi#1.dfm#1}
load net {redy.lpi#1.dfm#1(11)} -pin  "and#89" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.lpi#1.dfm#1}
load net {redy.lpi#1.dfm#1(12)} -pin  "and#89" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.lpi#1.dfm#1}
load net {redy.lpi#1.dfm#1(13)} -pin  "and#89" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.lpi#1.dfm#1}
load net {redy.lpi#1.dfm#1(14)} -pin  "and#89" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.lpi#1.dfm#1}
load net {redy.lpi#1.dfm#1(15)} -pin  "and#89" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.lpi#1.dfm#1}
load inst "not#390" "not(1)" "INTERFACE" -attr xrf 9562 -attr oid 635 -attr @path {/edge_detect/edge_detect:core/not#390} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {exit:ACC3.lpi#1.dfm} -pin  "not#390" {A(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC3.lpi#1.dfm}
load net {not#390.itm} -pin  "not#390" {Z(0)} -attr @path {/edge_detect/edge_detect:core/not#390.itm}
load inst "and#90" "and(2,16)" "INTERFACE" -attr vt d -attr @path {/edge_detect/edge_detect:core/and#90} -attr area 11.678318 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(16,2)"
load net {red_y(2).lpi#1(0)} -pin  "and#90" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(2).lpi#1}
load net {red_y(2).lpi#1(1)} -pin  "and#90" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(2).lpi#1}
load net {red_y(2).lpi#1(2)} -pin  "and#90" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(2).lpi#1}
load net {red_y(2).lpi#1(3)} -pin  "and#90" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(2).lpi#1}
load net {red_y(2).lpi#1(4)} -pin  "and#90" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(2).lpi#1}
load net {red_y(2).lpi#1(5)} -pin  "and#90" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(2).lpi#1}
load net {red_y(2).lpi#1(6)} -pin  "and#90" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(2).lpi#1}
load net {red_y(2).lpi#1(7)} -pin  "and#90" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(2).lpi#1}
load net {red_y(2).lpi#1(8)} -pin  "and#90" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(2).lpi#1}
load net {red_y(2).lpi#1(9)} -pin  "and#90" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(2).lpi#1}
load net {red_y(2).lpi#1(10)} -pin  "and#90" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(2).lpi#1}
load net {red_y(2).lpi#1(11)} -pin  "and#90" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(2).lpi#1}
load net {red_y(2).lpi#1(12)} -pin  "and#90" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(2).lpi#1}
load net {red_y(2).lpi#1(13)} -pin  "and#90" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(2).lpi#1}
load net {red_y(2).lpi#1(14)} -pin  "and#90" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(2).lpi#1}
load net {red_y(2).lpi#1(15)} -pin  "and#90" {A0(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(2).lpi#1}
load net {not#390.itm} -pin  "and#90" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#41.itm}
load net {not#390.itm} -pin  "and#90" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#41.itm}
load net {not#390.itm} -pin  "and#90" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#41.itm}
load net {not#390.itm} -pin  "and#90" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#41.itm}
load net {not#390.itm} -pin  "and#90" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#41.itm}
load net {not#390.itm} -pin  "and#90" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#41.itm}
load net {not#390.itm} -pin  "and#90" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#41.itm}
load net {not#390.itm} -pin  "and#90" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#41.itm}
load net {not#390.itm} -pin  "and#90" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#41.itm}
load net {not#390.itm} -pin  "and#90" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#41.itm}
load net {not#390.itm} -pin  "and#90" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#41.itm}
load net {not#390.itm} -pin  "and#90" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#41.itm}
load net {not#390.itm} -pin  "and#90" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#41.itm}
load net {not#390.itm} -pin  "and#90" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#41.itm}
load net {not#390.itm} -pin  "and#90" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#41.itm}
load net {not#390.itm} -pin  "and#90" {A1(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#41.itm}
load net {red_y(2).lpi#1.dfm#1(0)} -pin  "and#90" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(2).lpi#1.dfm#1}
load net {red_y(2).lpi#1.dfm#1(1)} -pin  "and#90" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(2).lpi#1.dfm#1}
load net {red_y(2).lpi#1.dfm#1(2)} -pin  "and#90" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(2).lpi#1.dfm#1}
load net {red_y(2).lpi#1.dfm#1(3)} -pin  "and#90" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(2).lpi#1.dfm#1}
load net {red_y(2).lpi#1.dfm#1(4)} -pin  "and#90" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(2).lpi#1.dfm#1}
load net {red_y(2).lpi#1.dfm#1(5)} -pin  "and#90" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(2).lpi#1.dfm#1}
load net {red_y(2).lpi#1.dfm#1(6)} -pin  "and#90" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(2).lpi#1.dfm#1}
load net {red_y(2).lpi#1.dfm#1(7)} -pin  "and#90" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(2).lpi#1.dfm#1}
load net {red_y(2).lpi#1.dfm#1(8)} -pin  "and#90" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(2).lpi#1.dfm#1}
load net {red_y(2).lpi#1.dfm#1(9)} -pin  "and#90" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(2).lpi#1.dfm#1}
load net {red_y(2).lpi#1.dfm#1(10)} -pin  "and#90" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(2).lpi#1.dfm#1}
load net {red_y(2).lpi#1.dfm#1(11)} -pin  "and#90" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(2).lpi#1.dfm#1}
load net {red_y(2).lpi#1.dfm#1(12)} -pin  "and#90" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(2).lpi#1.dfm#1}
load net {red_y(2).lpi#1.dfm#1(13)} -pin  "and#90" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(2).lpi#1.dfm#1}
load net {red_y(2).lpi#1.dfm#1(14)} -pin  "and#90" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(2).lpi#1.dfm#1}
load net {red_y(2).lpi#1.dfm#1(15)} -pin  "and#90" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(2).lpi#1.dfm#1}
load inst "not#391" "not(1)" "INTERFACE" -attr xrf 9563 -attr oid 636 -attr @path {/edge_detect/edge_detect:core/not#391} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {exit:ACC3.lpi#1.dfm} -pin  "not#391" {A(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC3.lpi#1.dfm}
load net {not#391.itm} -pin  "not#391" {Z(0)} -attr @path {/edge_detect/edge_detect:core/not#391.itm}
load inst "and#91" "and(2,16)" "INTERFACE" -attr vt d -attr @path {/edge_detect/edge_detect:core/and#91} -attr area 11.678318 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(16,2)"
load net {red_y(1).lpi#1(0)} -pin  "and#91" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(1).lpi#1}
load net {red_y(1).lpi#1(1)} -pin  "and#91" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(1).lpi#1}
load net {red_y(1).lpi#1(2)} -pin  "and#91" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(1).lpi#1}
load net {red_y(1).lpi#1(3)} -pin  "and#91" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(1).lpi#1}
load net {red_y(1).lpi#1(4)} -pin  "and#91" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(1).lpi#1}
load net {red_y(1).lpi#1(5)} -pin  "and#91" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(1).lpi#1}
load net {red_y(1).lpi#1(6)} -pin  "and#91" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(1).lpi#1}
load net {red_y(1).lpi#1(7)} -pin  "and#91" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(1).lpi#1}
load net {red_y(1).lpi#1(8)} -pin  "and#91" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(1).lpi#1}
load net {red_y(1).lpi#1(9)} -pin  "and#91" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(1).lpi#1}
load net {red_y(1).lpi#1(10)} -pin  "and#91" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(1).lpi#1}
load net {red_y(1).lpi#1(11)} -pin  "and#91" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(1).lpi#1}
load net {red_y(1).lpi#1(12)} -pin  "and#91" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(1).lpi#1}
load net {red_y(1).lpi#1(13)} -pin  "and#91" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(1).lpi#1}
load net {red_y(1).lpi#1(14)} -pin  "and#91" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(1).lpi#1}
load net {red_y(1).lpi#1(15)} -pin  "and#91" {A0(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(1).lpi#1}
load net {not#391.itm} -pin  "and#91" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#42.itm}
load net {not#391.itm} -pin  "and#91" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#42.itm}
load net {not#391.itm} -pin  "and#91" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#42.itm}
load net {not#391.itm} -pin  "and#91" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#42.itm}
load net {not#391.itm} -pin  "and#91" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#42.itm}
load net {not#391.itm} -pin  "and#91" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#42.itm}
load net {not#391.itm} -pin  "and#91" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#42.itm}
load net {not#391.itm} -pin  "and#91" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#42.itm}
load net {not#391.itm} -pin  "and#91" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#42.itm}
load net {not#391.itm} -pin  "and#91" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#42.itm}
load net {not#391.itm} -pin  "and#91" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#42.itm}
load net {not#391.itm} -pin  "and#91" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#42.itm}
load net {not#391.itm} -pin  "and#91" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#42.itm}
load net {not#391.itm} -pin  "and#91" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#42.itm}
load net {not#391.itm} -pin  "and#91" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#42.itm}
load net {not#391.itm} -pin  "and#91" {A1(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#42.itm}
load net {red_y(1).lpi#1.dfm#1(0)} -pin  "and#91" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(1).lpi#1.dfm#1}
load net {red_y(1).lpi#1.dfm#1(1)} -pin  "and#91" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(1).lpi#1.dfm#1}
load net {red_y(1).lpi#1.dfm#1(2)} -pin  "and#91" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(1).lpi#1.dfm#1}
load net {red_y(1).lpi#1.dfm#1(3)} -pin  "and#91" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(1).lpi#1.dfm#1}
load net {red_y(1).lpi#1.dfm#1(4)} -pin  "and#91" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(1).lpi#1.dfm#1}
load net {red_y(1).lpi#1.dfm#1(5)} -pin  "and#91" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(1).lpi#1.dfm#1}
load net {red_y(1).lpi#1.dfm#1(6)} -pin  "and#91" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(1).lpi#1.dfm#1}
load net {red_y(1).lpi#1.dfm#1(7)} -pin  "and#91" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(1).lpi#1.dfm#1}
load net {red_y(1).lpi#1.dfm#1(8)} -pin  "and#91" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(1).lpi#1.dfm#1}
load net {red_y(1).lpi#1.dfm#1(9)} -pin  "and#91" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(1).lpi#1.dfm#1}
load net {red_y(1).lpi#1.dfm#1(10)} -pin  "and#91" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(1).lpi#1.dfm#1}
load net {red_y(1).lpi#1.dfm#1(11)} -pin  "and#91" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(1).lpi#1.dfm#1}
load net {red_y(1).lpi#1.dfm#1(12)} -pin  "and#91" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(1).lpi#1.dfm#1}
load net {red_y(1).lpi#1.dfm#1(13)} -pin  "and#91" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(1).lpi#1.dfm#1}
load net {red_y(1).lpi#1.dfm#1(14)} -pin  "and#91" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(1).lpi#1.dfm#1}
load net {red_y(1).lpi#1.dfm#1(15)} -pin  "and#91" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(1).lpi#1.dfm#1}
load inst "not#392" "not(1)" "INTERFACE" -attr xrf 9564 -attr oid 637 -attr @path {/edge_detect/edge_detect:core/not#392} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {exit:ACC3.lpi#1.dfm} -pin  "not#392" {A(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC3.lpi#1.dfm}
load net {not#392.itm} -pin  "not#392" {Z(0)} -attr @path {/edge_detect/edge_detect:core/not#392.itm}
load inst "and#92" "and(2,16)" "INTERFACE" -attr vt d -attr @path {/edge_detect/edge_detect:core/and#92} -attr area 11.678318 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(16,2)"
load net {red_y(0).lpi#1(0)} -pin  "and#92" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(0).lpi#1}
load net {red_y(0).lpi#1(1)} -pin  "and#92" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(0).lpi#1}
load net {red_y(0).lpi#1(2)} -pin  "and#92" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(0).lpi#1}
load net {red_y(0).lpi#1(3)} -pin  "and#92" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(0).lpi#1}
load net {red_y(0).lpi#1(4)} -pin  "and#92" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(0).lpi#1}
load net {red_y(0).lpi#1(5)} -pin  "and#92" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(0).lpi#1}
load net {red_y(0).lpi#1(6)} -pin  "and#92" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(0).lpi#1}
load net {red_y(0).lpi#1(7)} -pin  "and#92" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(0).lpi#1}
load net {red_y(0).lpi#1(8)} -pin  "and#92" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(0).lpi#1}
load net {red_y(0).lpi#1(9)} -pin  "and#92" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(0).lpi#1}
load net {red_y(0).lpi#1(10)} -pin  "and#92" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(0).lpi#1}
load net {red_y(0).lpi#1(11)} -pin  "and#92" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(0).lpi#1}
load net {red_y(0).lpi#1(12)} -pin  "and#92" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(0).lpi#1}
load net {red_y(0).lpi#1(13)} -pin  "and#92" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(0).lpi#1}
load net {red_y(0).lpi#1(14)} -pin  "and#92" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(0).lpi#1}
load net {red_y(0).lpi#1(15)} -pin  "and#92" {A0(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(0).lpi#1}
load net {not#392.itm} -pin  "and#92" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#43.itm}
load net {not#392.itm} -pin  "and#92" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#43.itm}
load net {not#392.itm} -pin  "and#92" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#43.itm}
load net {not#392.itm} -pin  "and#92" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#43.itm}
load net {not#392.itm} -pin  "and#92" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#43.itm}
load net {not#392.itm} -pin  "and#92" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#43.itm}
load net {not#392.itm} -pin  "and#92" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#43.itm}
load net {not#392.itm} -pin  "and#92" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#43.itm}
load net {not#392.itm} -pin  "and#92" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#43.itm}
load net {not#392.itm} -pin  "and#92" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#43.itm}
load net {not#392.itm} -pin  "and#92" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#43.itm}
load net {not#392.itm} -pin  "and#92" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#43.itm}
load net {not#392.itm} -pin  "and#92" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#43.itm}
load net {not#392.itm} -pin  "and#92" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#43.itm}
load net {not#392.itm} -pin  "and#92" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#43.itm}
load net {not#392.itm} -pin  "and#92" {A1(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#43.itm}
load net {red_y(0).lpi#1.dfm#1(0)} -pin  "and#92" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(0).lpi#1.dfm#1}
load net {red_y(0).lpi#1.dfm#1(1)} -pin  "and#92" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(0).lpi#1.dfm#1}
load net {red_y(0).lpi#1.dfm#1(2)} -pin  "and#92" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(0).lpi#1.dfm#1}
load net {red_y(0).lpi#1.dfm#1(3)} -pin  "and#92" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(0).lpi#1.dfm#1}
load net {red_y(0).lpi#1.dfm#1(4)} -pin  "and#92" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(0).lpi#1.dfm#1}
load net {red_y(0).lpi#1.dfm#1(5)} -pin  "and#92" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(0).lpi#1.dfm#1}
load net {red_y(0).lpi#1.dfm#1(6)} -pin  "and#92" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(0).lpi#1.dfm#1}
load net {red_y(0).lpi#1.dfm#1(7)} -pin  "and#92" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(0).lpi#1.dfm#1}
load net {red_y(0).lpi#1.dfm#1(8)} -pin  "and#92" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(0).lpi#1.dfm#1}
load net {red_y(0).lpi#1.dfm#1(9)} -pin  "and#92" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(0).lpi#1.dfm#1}
load net {red_y(0).lpi#1.dfm#1(10)} -pin  "and#92" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(0).lpi#1.dfm#1}
load net {red_y(0).lpi#1.dfm#1(11)} -pin  "and#92" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(0).lpi#1.dfm#1}
load net {red_y(0).lpi#1.dfm#1(12)} -pin  "and#92" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(0).lpi#1.dfm#1}
load net {red_y(0).lpi#1.dfm#1(13)} -pin  "and#92" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(0).lpi#1.dfm#1}
load net {red_y(0).lpi#1.dfm#1(14)} -pin  "and#92" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(0).lpi#1.dfm#1}
load net {red_y(0).lpi#1.dfm#1(15)} -pin  "and#92" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(0).lpi#1.dfm#1}
load inst "not#393" "not(1)" "INTERFACE" -attr xrf 9565 -attr oid 638 -attr @path {/edge_detect/edge_detect:core/not#393} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {exit:ACC3.lpi#1.dfm} -pin  "not#393" {A(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC3.lpi#1.dfm}
load net {not#393.itm} -pin  "not#393" {Z(0)} -attr @path {/edge_detect/edge_detect:core/not#393.itm}
load inst "and#93" "and(2,16)" "INTERFACE" -attr vt d -attr @path {/edge_detect/edge_detect:core/and#93} -attr area 11.678318 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(16,2)"
load net {redx.lpi#1(0)} -pin  "and#93" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.lpi#1}
load net {redx.lpi#1(1)} -pin  "and#93" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.lpi#1}
load net {redx.lpi#1(2)} -pin  "and#93" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.lpi#1}
load net {redx.lpi#1(3)} -pin  "and#93" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.lpi#1}
load net {redx.lpi#1(4)} -pin  "and#93" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.lpi#1}
load net {redx.lpi#1(5)} -pin  "and#93" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.lpi#1}
load net {redx.lpi#1(6)} -pin  "and#93" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.lpi#1}
load net {redx.lpi#1(7)} -pin  "and#93" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.lpi#1}
load net {redx.lpi#1(8)} -pin  "and#93" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.lpi#1}
load net {redx.lpi#1(9)} -pin  "and#93" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.lpi#1}
load net {redx.lpi#1(10)} -pin  "and#93" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.lpi#1}
load net {redx.lpi#1(11)} -pin  "and#93" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.lpi#1}
load net {redx.lpi#1(12)} -pin  "and#93" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.lpi#1}
load net {redx.lpi#1(13)} -pin  "and#93" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.lpi#1}
load net {redx.lpi#1(14)} -pin  "and#93" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.lpi#1}
load net {redx.lpi#1(15)} -pin  "and#93" {A0(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.lpi#1}
load net {not#393.itm} -pin  "and#93" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#44.itm}
load net {not#393.itm} -pin  "and#93" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#44.itm}
load net {not#393.itm} -pin  "and#93" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#44.itm}
load net {not#393.itm} -pin  "and#93" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#44.itm}
load net {not#393.itm} -pin  "and#93" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#44.itm}
load net {not#393.itm} -pin  "and#93" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#44.itm}
load net {not#393.itm} -pin  "and#93" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#44.itm}
load net {not#393.itm} -pin  "and#93" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#44.itm}
load net {not#393.itm} -pin  "and#93" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#44.itm}
load net {not#393.itm} -pin  "and#93" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#44.itm}
load net {not#393.itm} -pin  "and#93" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#44.itm}
load net {not#393.itm} -pin  "and#93" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#44.itm}
load net {not#393.itm} -pin  "and#93" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#44.itm}
load net {not#393.itm} -pin  "and#93" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#44.itm}
load net {not#393.itm} -pin  "and#93" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#44.itm}
load net {not#393.itm} -pin  "and#93" {A1(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#44.itm}
load net {redx.lpi#1.dfm#1(0)} -pin  "and#93" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.lpi#1.dfm#1}
load net {redx.lpi#1.dfm#1(1)} -pin  "and#93" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.lpi#1.dfm#1}
load net {redx.lpi#1.dfm#1(2)} -pin  "and#93" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.lpi#1.dfm#1}
load net {redx.lpi#1.dfm#1(3)} -pin  "and#93" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.lpi#1.dfm#1}
load net {redx.lpi#1.dfm#1(4)} -pin  "and#93" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.lpi#1.dfm#1}
load net {redx.lpi#1.dfm#1(5)} -pin  "and#93" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.lpi#1.dfm#1}
load net {redx.lpi#1.dfm#1(6)} -pin  "and#93" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.lpi#1.dfm#1}
load net {redx.lpi#1.dfm#1(7)} -pin  "and#93" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.lpi#1.dfm#1}
load net {redx.lpi#1.dfm#1(8)} -pin  "and#93" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.lpi#1.dfm#1}
load net {redx.lpi#1.dfm#1(9)} -pin  "and#93" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.lpi#1.dfm#1}
load net {redx.lpi#1.dfm#1(10)} -pin  "and#93" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.lpi#1.dfm#1}
load net {redx.lpi#1.dfm#1(11)} -pin  "and#93" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.lpi#1.dfm#1}
load net {redx.lpi#1.dfm#1(12)} -pin  "and#93" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.lpi#1.dfm#1}
load net {redx.lpi#1.dfm#1(13)} -pin  "and#93" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.lpi#1.dfm#1}
load net {redx.lpi#1.dfm#1(14)} -pin  "and#93" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.lpi#1.dfm#1}
load net {redx.lpi#1.dfm#1(15)} -pin  "and#93" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.lpi#1.dfm#1}
load inst "not#394" "not(1)" "INTERFACE" -attr xrf 9566 -attr oid 639 -attr @path {/edge_detect/edge_detect:core/not#394} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {exit:ACC3.lpi#1.dfm} -pin  "not#394" {A(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC3.lpi#1.dfm}
load net {not#394.itm} -pin  "not#394" {Z(0)} -attr @path {/edge_detect/edge_detect:core/not#394.itm}
load inst "and#94" "and(2,16)" "INTERFACE" -attr vt d -attr @path {/edge_detect/edge_detect:core/and#94} -attr area 11.678318 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(16,2)"
load net {red_x(2).lpi#1(0)} -pin  "and#94" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(2).lpi#1}
load net {red_x(2).lpi#1(1)} -pin  "and#94" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(2).lpi#1}
load net {red_x(2).lpi#1(2)} -pin  "and#94" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(2).lpi#1}
load net {red_x(2).lpi#1(3)} -pin  "and#94" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(2).lpi#1}
load net {red_x(2).lpi#1(4)} -pin  "and#94" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(2).lpi#1}
load net {red_x(2).lpi#1(5)} -pin  "and#94" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(2).lpi#1}
load net {red_x(2).lpi#1(6)} -pin  "and#94" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(2).lpi#1}
load net {red_x(2).lpi#1(7)} -pin  "and#94" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(2).lpi#1}
load net {red_x(2).lpi#1(8)} -pin  "and#94" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(2).lpi#1}
load net {red_x(2).lpi#1(9)} -pin  "and#94" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(2).lpi#1}
load net {red_x(2).lpi#1(10)} -pin  "and#94" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(2).lpi#1}
load net {red_x(2).lpi#1(11)} -pin  "and#94" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(2).lpi#1}
load net {red_x(2).lpi#1(12)} -pin  "and#94" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(2).lpi#1}
load net {red_x(2).lpi#1(13)} -pin  "and#94" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(2).lpi#1}
load net {red_x(2).lpi#1(14)} -pin  "and#94" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(2).lpi#1}
load net {red_x(2).lpi#1(15)} -pin  "and#94" {A0(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(2).lpi#1}
load net {not#394.itm} -pin  "and#94" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#45.itm}
load net {not#394.itm} -pin  "and#94" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#45.itm}
load net {not#394.itm} -pin  "and#94" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#45.itm}
load net {not#394.itm} -pin  "and#94" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#45.itm}
load net {not#394.itm} -pin  "and#94" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#45.itm}
load net {not#394.itm} -pin  "and#94" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#45.itm}
load net {not#394.itm} -pin  "and#94" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#45.itm}
load net {not#394.itm} -pin  "and#94" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#45.itm}
load net {not#394.itm} -pin  "and#94" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#45.itm}
load net {not#394.itm} -pin  "and#94" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#45.itm}
load net {not#394.itm} -pin  "and#94" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#45.itm}
load net {not#394.itm} -pin  "and#94" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#45.itm}
load net {not#394.itm} -pin  "and#94" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#45.itm}
load net {not#394.itm} -pin  "and#94" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#45.itm}
load net {not#394.itm} -pin  "and#94" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#45.itm}
load net {not#394.itm} -pin  "and#94" {A1(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#45.itm}
load net {red_x(2).lpi#1.dfm#1(0)} -pin  "and#94" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(2).lpi#1.dfm#1}
load net {red_x(2).lpi#1.dfm#1(1)} -pin  "and#94" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(2).lpi#1.dfm#1}
load net {red_x(2).lpi#1.dfm#1(2)} -pin  "and#94" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(2).lpi#1.dfm#1}
load net {red_x(2).lpi#1.dfm#1(3)} -pin  "and#94" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(2).lpi#1.dfm#1}
load net {red_x(2).lpi#1.dfm#1(4)} -pin  "and#94" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(2).lpi#1.dfm#1}
load net {red_x(2).lpi#1.dfm#1(5)} -pin  "and#94" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(2).lpi#1.dfm#1}
load net {red_x(2).lpi#1.dfm#1(6)} -pin  "and#94" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(2).lpi#1.dfm#1}
load net {red_x(2).lpi#1.dfm#1(7)} -pin  "and#94" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(2).lpi#1.dfm#1}
load net {red_x(2).lpi#1.dfm#1(8)} -pin  "and#94" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(2).lpi#1.dfm#1}
load net {red_x(2).lpi#1.dfm#1(9)} -pin  "and#94" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(2).lpi#1.dfm#1}
load net {red_x(2).lpi#1.dfm#1(10)} -pin  "and#94" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(2).lpi#1.dfm#1}
load net {red_x(2).lpi#1.dfm#1(11)} -pin  "and#94" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(2).lpi#1.dfm#1}
load net {red_x(2).lpi#1.dfm#1(12)} -pin  "and#94" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(2).lpi#1.dfm#1}
load net {red_x(2).lpi#1.dfm#1(13)} -pin  "and#94" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(2).lpi#1.dfm#1}
load net {red_x(2).lpi#1.dfm#1(14)} -pin  "and#94" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(2).lpi#1.dfm#1}
load net {red_x(2).lpi#1.dfm#1(15)} -pin  "and#94" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(2).lpi#1.dfm#1}
load inst "not#395" "not(1)" "INTERFACE" -attr xrf 9567 -attr oid 640 -attr @path {/edge_detect/edge_detect:core/not#395} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {exit:ACC3.lpi#1.dfm} -pin  "not#395" {A(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC3.lpi#1.dfm}
load net {not#395.itm} -pin  "not#395" {Z(0)} -attr @path {/edge_detect/edge_detect:core/not#395.itm}
load inst "and#95" "and(2,16)" "INTERFACE" -attr vt d -attr @path {/edge_detect/edge_detect:core/and#95} -attr area 11.678318 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(16,2)"
load net {red_x(1).lpi#1(0)} -pin  "and#95" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(1).lpi#1}
load net {red_x(1).lpi#1(1)} -pin  "and#95" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(1).lpi#1}
load net {red_x(1).lpi#1(2)} -pin  "and#95" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(1).lpi#1}
load net {red_x(1).lpi#1(3)} -pin  "and#95" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(1).lpi#1}
load net {red_x(1).lpi#1(4)} -pin  "and#95" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(1).lpi#1}
load net {red_x(1).lpi#1(5)} -pin  "and#95" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(1).lpi#1}
load net {red_x(1).lpi#1(6)} -pin  "and#95" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(1).lpi#1}
load net {red_x(1).lpi#1(7)} -pin  "and#95" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(1).lpi#1}
load net {red_x(1).lpi#1(8)} -pin  "and#95" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(1).lpi#1}
load net {red_x(1).lpi#1(9)} -pin  "and#95" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(1).lpi#1}
load net {red_x(1).lpi#1(10)} -pin  "and#95" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(1).lpi#1}
load net {red_x(1).lpi#1(11)} -pin  "and#95" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(1).lpi#1}
load net {red_x(1).lpi#1(12)} -pin  "and#95" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(1).lpi#1}
load net {red_x(1).lpi#1(13)} -pin  "and#95" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(1).lpi#1}
load net {red_x(1).lpi#1(14)} -pin  "and#95" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(1).lpi#1}
load net {red_x(1).lpi#1(15)} -pin  "and#95" {A0(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(1).lpi#1}
load net {not#395.itm} -pin  "and#95" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#46.itm}
load net {not#395.itm} -pin  "and#95" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#46.itm}
load net {not#395.itm} -pin  "and#95" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#46.itm}
load net {not#395.itm} -pin  "and#95" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#46.itm}
load net {not#395.itm} -pin  "and#95" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#46.itm}
load net {not#395.itm} -pin  "and#95" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#46.itm}
load net {not#395.itm} -pin  "and#95" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#46.itm}
load net {not#395.itm} -pin  "and#95" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#46.itm}
load net {not#395.itm} -pin  "and#95" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#46.itm}
load net {not#395.itm} -pin  "and#95" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#46.itm}
load net {not#395.itm} -pin  "and#95" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#46.itm}
load net {not#395.itm} -pin  "and#95" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#46.itm}
load net {not#395.itm} -pin  "and#95" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#46.itm}
load net {not#395.itm} -pin  "and#95" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#46.itm}
load net {not#395.itm} -pin  "and#95" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#46.itm}
load net {not#395.itm} -pin  "and#95" {A1(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#46.itm}
load net {red_x(1).lpi#1.dfm#1(0)} -pin  "and#95" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(1).lpi#1.dfm#1}
load net {red_x(1).lpi#1.dfm#1(1)} -pin  "and#95" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(1).lpi#1.dfm#1}
load net {red_x(1).lpi#1.dfm#1(2)} -pin  "and#95" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(1).lpi#1.dfm#1}
load net {red_x(1).lpi#1.dfm#1(3)} -pin  "and#95" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(1).lpi#1.dfm#1}
load net {red_x(1).lpi#1.dfm#1(4)} -pin  "and#95" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(1).lpi#1.dfm#1}
load net {red_x(1).lpi#1.dfm#1(5)} -pin  "and#95" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(1).lpi#1.dfm#1}
load net {red_x(1).lpi#1.dfm#1(6)} -pin  "and#95" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(1).lpi#1.dfm#1}
load net {red_x(1).lpi#1.dfm#1(7)} -pin  "and#95" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(1).lpi#1.dfm#1}
load net {red_x(1).lpi#1.dfm#1(8)} -pin  "and#95" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(1).lpi#1.dfm#1}
load net {red_x(1).lpi#1.dfm#1(9)} -pin  "and#95" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(1).lpi#1.dfm#1}
load net {red_x(1).lpi#1.dfm#1(10)} -pin  "and#95" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(1).lpi#1.dfm#1}
load net {red_x(1).lpi#1.dfm#1(11)} -pin  "and#95" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(1).lpi#1.dfm#1}
load net {red_x(1).lpi#1.dfm#1(12)} -pin  "and#95" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(1).lpi#1.dfm#1}
load net {red_x(1).lpi#1.dfm#1(13)} -pin  "and#95" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(1).lpi#1.dfm#1}
load net {red_x(1).lpi#1.dfm#1(14)} -pin  "and#95" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(1).lpi#1.dfm#1}
load net {red_x(1).lpi#1.dfm#1(15)} -pin  "and#95" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(1).lpi#1.dfm#1}
load inst "not#396" "not(1)" "INTERFACE" -attr xrf 9568 -attr oid 641 -attr @path {/edge_detect/edge_detect:core/not#396} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {exit:ACC3.lpi#1.dfm} -pin  "not#396" {A(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC3.lpi#1.dfm}
load net {not#396.itm} -pin  "not#396" {Z(0)} -attr @path {/edge_detect/edge_detect:core/not#396.itm}
load inst "and#96" "and(2,16)" "INTERFACE" -attr vt d -attr @path {/edge_detect/edge_detect:core/and#96} -attr area 11.678318 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(16,2)"
load net {red_x(0).lpi#1(0)} -pin  "and#96" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(0).lpi#1}
load net {red_x(0).lpi#1(1)} -pin  "and#96" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(0).lpi#1}
load net {red_x(0).lpi#1(2)} -pin  "and#96" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(0).lpi#1}
load net {red_x(0).lpi#1(3)} -pin  "and#96" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(0).lpi#1}
load net {red_x(0).lpi#1(4)} -pin  "and#96" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(0).lpi#1}
load net {red_x(0).lpi#1(5)} -pin  "and#96" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(0).lpi#1}
load net {red_x(0).lpi#1(6)} -pin  "and#96" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(0).lpi#1}
load net {red_x(0).lpi#1(7)} -pin  "and#96" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(0).lpi#1}
load net {red_x(0).lpi#1(8)} -pin  "and#96" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(0).lpi#1}
load net {red_x(0).lpi#1(9)} -pin  "and#96" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(0).lpi#1}
load net {red_x(0).lpi#1(10)} -pin  "and#96" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(0).lpi#1}
load net {red_x(0).lpi#1(11)} -pin  "and#96" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(0).lpi#1}
load net {red_x(0).lpi#1(12)} -pin  "and#96" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(0).lpi#1}
load net {red_x(0).lpi#1(13)} -pin  "and#96" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(0).lpi#1}
load net {red_x(0).lpi#1(14)} -pin  "and#96" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(0).lpi#1}
load net {red_x(0).lpi#1(15)} -pin  "and#96" {A0(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(0).lpi#1}
load net {not#396.itm} -pin  "and#96" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#47.itm}
load net {not#396.itm} -pin  "and#96" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#47.itm}
load net {not#396.itm} -pin  "and#96" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#47.itm}
load net {not#396.itm} -pin  "and#96" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#47.itm}
load net {not#396.itm} -pin  "and#96" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#47.itm}
load net {not#396.itm} -pin  "and#96" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#47.itm}
load net {not#396.itm} -pin  "and#96" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#47.itm}
load net {not#396.itm} -pin  "and#96" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#47.itm}
load net {not#396.itm} -pin  "and#96" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#47.itm}
load net {not#396.itm} -pin  "and#96" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#47.itm}
load net {not#396.itm} -pin  "and#96" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#47.itm}
load net {not#396.itm} -pin  "and#96" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#47.itm}
load net {not#396.itm} -pin  "and#96" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#47.itm}
load net {not#396.itm} -pin  "and#96" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#47.itm}
load net {not#396.itm} -pin  "and#96" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#47.itm}
load net {not#396.itm} -pin  "and#96" {A1(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#47.itm}
load net {red_x(0).lpi#1.dfm#1(0)} -pin  "and#96" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(0).lpi#1.dfm#1}
load net {red_x(0).lpi#1.dfm#1(1)} -pin  "and#96" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(0).lpi#1.dfm#1}
load net {red_x(0).lpi#1.dfm#1(2)} -pin  "and#96" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(0).lpi#1.dfm#1}
load net {red_x(0).lpi#1.dfm#1(3)} -pin  "and#96" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(0).lpi#1.dfm#1}
load net {red_x(0).lpi#1.dfm#1(4)} -pin  "and#96" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(0).lpi#1.dfm#1}
load net {red_x(0).lpi#1.dfm#1(5)} -pin  "and#96" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(0).lpi#1.dfm#1}
load net {red_x(0).lpi#1.dfm#1(6)} -pin  "and#96" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(0).lpi#1.dfm#1}
load net {red_x(0).lpi#1.dfm#1(7)} -pin  "and#96" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(0).lpi#1.dfm#1}
load net {red_x(0).lpi#1.dfm#1(8)} -pin  "and#96" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(0).lpi#1.dfm#1}
load net {red_x(0).lpi#1.dfm#1(9)} -pin  "and#96" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(0).lpi#1.dfm#1}
load net {red_x(0).lpi#1.dfm#1(10)} -pin  "and#96" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(0).lpi#1.dfm#1}
load net {red_x(0).lpi#1.dfm#1(11)} -pin  "and#96" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(0).lpi#1.dfm#1}
load net {red_x(0).lpi#1.dfm#1(12)} -pin  "and#96" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(0).lpi#1.dfm#1}
load net {red_x(0).lpi#1.dfm#1(13)} -pin  "and#96" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(0).lpi#1.dfm#1}
load net {red_x(0).lpi#1.dfm#1(14)} -pin  "and#96" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(0).lpi#1.dfm#1}
load net {red_x(0).lpi#1.dfm#1(15)} -pin  "and#96" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(0).lpi#1.dfm#1}
load inst "ACC_GX:for:acc" "add(2,-1,1,0,2)" "INTERFACE" -attr xrf 9569 -attr oid 642 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc} -attr area 3.315520 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(2,0,1,0,2)"
load net {FRAME:a#5.sva(0)} -pin  "ACC_GX:for:acc" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:a#5.sva}
load net {FRAME:a#5.sva(1)} -pin  "ACC_GX:for:acc" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:a#5.sva}
load net {PWR} -pin  "ACC_GX:for:acc" {B(0)} -attr @path {/edge_detect/edge_detect:core/C1_1#1}
load net {ACC_GX:for:acc.itm(0)} -pin  "ACC_GX:for:acc" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc.itm}
load net {ACC_GX:for:acc.itm(1)} -pin  "ACC_GX:for:acc" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc.itm}
load inst "ACC_GY:for:acc" "add(2,-1,1,0,2)" "INTERFACE" -attr xrf 9570 -attr oid 643 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc} -attr area 3.315520 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(2,0,1,0,2)"
load net {FRAME:a#6.sva(0)} -pin  "ACC_GY:for:acc" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:a#6.sva}
load net {FRAME:a#6.sva(1)} -pin  "ACC_GY:for:acc" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:a#6.sva}
load net {PWR} -pin  "ACC_GY:for:acc" {B(0)} -attr @path {/edge_detect/edge_detect:core/C1_1#1}
load net {ACC_GY:for:acc.itm(0)} -pin  "ACC_GY:for:acc" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc.itm}
load net {ACC_GY:for:acc.itm(1)} -pin  "ACC_GY:for:acc" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc.itm}
load inst "ACC_GX:for:nor" "nor(2,1)" "INTERFACE" -attr xrf 9571 -attr oid 644 -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:nor} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_nor(1,2)"
load net {ACC_GX:for:acc.itm(1)} -pin  "ACC_GX:for:nor" {A0(0)} -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:slc.itm}
load net {ACC_GY:for:acc.itm(1)} -pin  "ACC_GX:for:nor" {A1(0)} -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:slc.itm}
load net {exit:ACC_GX:for.sva:mx0w0} -pin  "ACC_GX:for:nor" {Z(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC_GX:for.sva:mx0w0}
load inst "not#183" "not(1)" "INTERFACE" -attr @path {/edge_detect/edge_detect:core/not#183} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {exit:SHIFT.lpi#1} -pin  "not#183" {A(0)} -attr @path {/edge_detect/edge_detect:core/exit:SHIFT.lpi#1}
load net {not#183.itm} -pin  "not#183" {Z(0)} -attr @path {/edge_detect/edge_detect:core/not#183.itm}
load inst "or#9" "or(3,1)" "INTERFACE" -attr @path {/edge_detect/edge_detect:core/or#9} -attr area 1.055476 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_or(1,3)"
load net {or.dcpl#3} -pin  "or#9" {A0(0)} -attr @path {/edge_detect/edge_detect:core/or.dcpl#3}
load net {not#183.itm} -pin  "or#9" {A1(0)} -attr @path {/edge_detect/edge_detect:core/not#183.itm}
load net {exit:ACC_GX#1.lpi#1} -pin  "or#9" {A2(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC_GX#1.lpi#1}
load net {or#9.itm} -pin  "or#9" {Z(0)} -attr @path {/edge_detect/edge_detect:core/or#9.itm}
load inst "mux#1" "mux(2,1)" "INTERFACE" -attr xrf 9572 -attr oid 645 -attr @path {/edge_detect/edge_detect:core/mux#1} -attr area 0.920423 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(1,1,2)"
load net {exit:ACC_GX:for.sva} -pin  "mux#1" {A0(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC_GX:for.sva}
load net {exit:ACC_GX:for.sva:mx0w0} -pin  "mux#1" {A1(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC_GX:for.sva:mx0w0}
load net {or#9.itm} -pin  "mux#1" {S(0)} -attr @path {/edge_detect/edge_detect:core/or#9.itm}
load net {exit:ACC_GX:for.sva:mx0} -pin  "mux#1" {Z(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC_GX:for.sva:mx0}
load inst "ACC_GX:for:acc#9" "add(2,-1,1,0,2)" "INTERFACE" -attr xrf 9573 -attr oid 646 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#9} -attr area 3.310766 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(2,0,2,0,2)"
load net {FRAME:a#5.lpi#1(0)} -pin  "ACC_GX:for:acc#9" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:a#5.lpi#1}
load net {FRAME:a#5.lpi#1(1)} -pin  "ACC_GX:for:acc#9" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:a#5.lpi#1}
load net {PWR} -pin  "ACC_GX:for:acc#9" {B(0)} -attr @path {/edge_detect/edge_detect:core/C1_1#1}
load net {FRAME:a#5.sva(0)} -pin  "ACC_GX:for:acc#9" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:a#5.sva}
load net {FRAME:a#5.sva(1)} -pin  "ACC_GX:for:acc#9" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:a#5.sva}
load inst "ACC_GY:for:acc#9" "add(2,-1,1,0,2)" "INTERFACE" -attr xrf 9574 -attr oid 647 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#9} -attr area 3.310766 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(2,0,2,0,2)"
load net {FRAME:a#6.lpi#1(0)} -pin  "ACC_GY:for:acc#9" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:a#6.lpi#1}
load net {FRAME:a#6.lpi#1(1)} -pin  "ACC_GY:for:acc#9" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:a#6.lpi#1}
load net {PWR} -pin  "ACC_GY:for:acc#9" {B(0)} -attr @path {/edge_detect/edge_detect:core/C1_1#1}
load net {FRAME:a#6.sva(0)} -pin  "ACC_GY:for:acc#9" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:a#6.sva}
load net {FRAME:a#6.sva(1)} -pin  "ACC_GY:for:acc#9" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:a#6.sva}
load inst "not#197" "not(1)" "INTERFACE" -attr xrf 9575 -attr oid 648 -attr @path {/edge_detect/edge_detect:core/not#197} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {exit:ACC3.lpi#1.dfm} -pin  "not#197" {A(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC3.lpi#1.dfm}
load net {not#197.itm} -pin  "not#197" {Z(0)} -attr @path {/edge_detect/edge_detect:core/not#197.itm}
load inst "SHIFT:and#26" "and(2,1)" "INTERFACE" -attr xrf 9576 -attr oid 649 -attr @path {/edge_detect/edge_detect:core/SHIFT:and#26} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,2)"
load net {exit:ACC_GX#1.lpi#1} -pin  "SHIFT:and#26" {A0(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC_GX#1.lpi#1}
load net {not#197.itm} -pin  "SHIFT:and#26" {A1(0)} -attr @path {/edge_detect/edge_detect:core/not#197.itm}
load net {exit:ACC_GX#1.lpi#1.dfm} -pin  "SHIFT:and#26" {Z(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC_GX#1.lpi#1.dfm}
load inst "not#196" "not(1)" "INTERFACE" -attr xrf 9577 -attr oid 650 -attr @path {/edge_detect/edge_detect:core/not#196} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {exit:ACC3.lpi#1.dfm} -pin  "not#196" {A(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC3.lpi#1.dfm}
load net {not#196.itm} -pin  "not#196" {Z(0)} -attr @path {/edge_detect/edge_detect:core/not#196.itm}
load inst "SHIFT:and#27" "and(2,1)" "INTERFACE" -attr xrf 9578 -attr oid 651 -attr @path {/edge_detect/edge_detect:core/SHIFT:and#27} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,2)"
load net {exit:SHIFT.lpi#1} -pin  "SHIFT:and#27" {A0(0)} -attr @path {/edge_detect/edge_detect:core/exit:SHIFT.lpi#1}
load net {not#196.itm} -pin  "SHIFT:and#27" {A1(0)} -attr @path {/edge_detect/edge_detect:core/not#196.itm}
load net {exit:SHIFT.lpi#1.dfm#1} -pin  "SHIFT:and#27" {Z(0)} -attr @path {/edge_detect/edge_detect:core/exit:SHIFT.lpi#1.dfm#1}
load inst "or" "or(2,1)" "INTERFACE" -attr vt c -attr @path {/edge_detect/edge_detect:core/or} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_or(1,2)"
load net {exit:ACC3.lpi#1.dfm#5} -pin  "or" {A0(0)} -attr vt c -attr @path {/edge_detect/edge_detect:core/exit:ACC3.lpi#1.dfm#5}
load net {exit:FRAME#1.sva} -pin  "or" {A1(0)} -attr @path {/edge_detect/edge_detect:core/exit:FRAME#1.sva}
load net {exit:ACC3.lpi#1.dfm} -pin  "or" {Z(0)} -attr vt c -attr @path {/edge_detect/edge_detect:core/exit:ACC3.lpi#1.dfm}
load inst "not#27" "not(1)" "INTERFACE" -attr xrf 9579 -attr oid 652 -attr @path {/edge_detect/edge_detect:core/not#27} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {FRAME:p#1.sva#1(1)} -pin  "not#27" {A(0)} -attr @path {/edge_detect/edge_detect:core/slc(SHIFT:asn#110).itm}
load net {not#27.itm} -pin  "not#27" {Z(0)} -attr @path {/edge_detect/edge_detect:core/not#27.itm}
load inst "SHIFT:or#7" "or(2,1)" "INTERFACE" -attr xrf 9580 -attr oid 653 -attr @path {/edge_detect/edge_detect:core/SHIFT:or#7} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_or(1,2)"
load net {SHIFT:and#64.cse} -pin  "SHIFT:or#7" {A0(0)} -attr @path {/edge_detect/edge_detect:core/SHIFT:and#64.cse}
load net {not#27.itm} -pin  "SHIFT:or#7" {A1(0)} -attr @path {/edge_detect/edge_detect:core/not#27.itm}
load net {SHIFT:or#7.itm} -pin  "SHIFT:or#7" {Z(0)} -attr @path {/edge_detect/edge_detect:core/SHIFT:or#7.itm}
load inst "mux#30" "mux(2,1)" "INTERFACE" -attr xrf 9581 -attr oid 654 -attr @path {/edge_detect/edge_detect:core/mux#30} -attr area 0.920423 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(1,1,2)"
load net {SHIFT:and#64.cse} -pin  "mux#30" {A0(0)} -attr @path {/edge_detect/edge_detect:core/SHIFT:and#64.cse}
load net {SHIFT:or#7.itm} -pin  "mux#30" {A1(0)} -attr @path {/edge_detect/edge_detect:core/SHIFT:or#7.itm}
load net {or#6.cse} -pin  "mux#30" {S(0)} -attr @path {/edge_detect/edge_detect:core/or#6.cse}
load net {exit:ACC3.lpi#1.dfm#5:mx0} -pin  "mux#30" {Z(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC3.lpi#1.dfm#5:mx0}
load inst "FRAME:acc#6" "add(1,0,1,0,2)" "INTERFACE" -attr xrf 9582 -attr oid 655 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#6} -attr area 2.320458 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(1,0,1,0,2)"
load net {FRAME:p#1.lpi#1.dfm(0)} -pin  "FRAME:acc#6" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(FRAME:p#1.lpi#1.dfm).itm}
load net {PWR} -pin  "FRAME:acc#6" {B(0)} -attr @path {/edge_detect/edge_detect:core/C1_1#1}
load net {FRAME:p#1.sva#1(0)} -pin  "FRAME:acc#6" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:p#1.sva#1}
load net {FRAME:p#1.sva#1(1)} -pin  "FRAME:acc#6" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:p#1.sva#1}
load inst "ACC3:not" "not(1)" "INTERFACE" -attr xrf 9583 -attr oid 656 -attr @path {/edge_detect/edge_detect:core/ACC3:not} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {ACC3:acc.itm(1)} -pin  "ACC3:not" {A(0)} -attr @path {/edge_detect/edge_detect:core/ACC3:slc#1.itm}
load net {ACC3:not.itm} -pin  "ACC3:not" {Z(0)} -attr @path {/edge_detect/edge_detect:core/ACC3:not.itm}
load inst "SHIFT:and#64" "and(3,1)" "INTERFACE" -attr xrf 9584 -attr oid 657 -attr @path {/edge_detect/edge_detect:core/SHIFT:and#64} -attr area 1.055476 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,3)"
load net {ACC3:not.itm} -pin  "SHIFT:and#64" {A0(0)} -attr @path {/edge_detect/edge_detect:core/ACC3:not.itm}
load net {exit:ACC_GX#1.lpi#1.dfm} -pin  "SHIFT:and#64" {A1(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC_GX#1.lpi#1.dfm}
load net {exit:SHIFT.lpi#1.dfm#1} -pin  "SHIFT:and#64" {A2(0)} -attr @path {/edge_detect/edge_detect:core/exit:SHIFT.lpi#1.dfm#1}
load net {SHIFT:and#64.cse} -pin  "SHIFT:and#64" {Z(0)} -attr @path {/edge_detect/edge_detect:core/SHIFT:and#64.cse}
load inst "not#179" "not(1)" "INTERFACE" -attr xrf 9585 -attr oid 658 -attr @path {/edge_detect/edge_detect:core/not#179} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {exit:ACC3.lpi#1.dfm} -pin  "not#179" {A(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC3.lpi#1.dfm}
load net {not#179.itm} -pin  "not#179" {Z(0)} -attr @path {/edge_detect/edge_detect:core/not#179.itm}
load inst "SHIFT:and#24" "and(2,1)" "INTERFACE" -attr xrf 9586 -attr oid 659 -attr @path {/edge_detect/edge_detect:core/SHIFT:and#24} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,2)"
load net {exit:FRAME.lpi#1.dfm#3} -pin  "SHIFT:and#24" {A0(0)} -attr @path {/edge_detect/edge_detect:core/exit:FRAME.lpi#1.dfm#3}
load net {not#179.itm} -pin  "SHIFT:and#24" {A1(0)} -attr @path {/edge_detect/edge_detect:core/not#179.itm}
load net {exit:FRAME.lpi#1.dfm} -pin  "SHIFT:and#24" {Z(0)} -attr @path {/edge_detect/edge_detect:core/exit:FRAME.lpi#1.dfm}
load inst "ACC_GX:and" "and(2,1)" "INTERFACE" -attr xrf 9587 -attr oid 660 -attr @path {/edge_detect/edge_detect:core/ACC_GX:and} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,2)"
load net {exit:ACC_GX:for.sva:mx0w0} -pin  "ACC_GX:and" {A0(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC_GX:for.sva:mx0w0}
load net {exit:ACC_GX.sva} -pin  "ACC_GX:and" {A1(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC_GX.sva}
load net {exit:ACC_GX#1.sva#1} -pin  "ACC_GX:and" {Z(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC_GX#1.sva#1}
load inst "ACC_GY:for:mux#12" "mux(4,16)" "INTERFACE" -attr xrf 9588 -attr oid 661 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#12} -attr area 35.614128 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(16,2,4)"
load net {DC} -pin  "ACC_GY:for:mux#12" {A0(0)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC_GY:for:mux#12" {A0(1)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC_GY:for:mux#12" {A0(2)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC_GY:for:mux#12" {A0(3)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC_GY:for:mux#12" {A0(4)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC_GY:for:mux#12" {A0(5)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC_GY:for:mux#12" {A0(6)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC_GY:for:mux#12" {A0(7)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC_GY:for:mux#12" {A0(8)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC_GY:for:mux#12" {A0(9)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC_GY:for:mux#12" {A0(10)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC_GY:for:mux#12" {A0(11)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC_GY:for:mux#12" {A0(12)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC_GY:for:mux#12" {A0(13)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC_GY:for:mux#12" {A0(14)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC_GY:for:mux#12" {A0(15)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {blue_y(2).lpi#1.dfm#1(0)} -pin  "ACC_GY:for:mux#12" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(2).lpi#1.dfm#1}
load net {blue_y(2).lpi#1.dfm#1(1)} -pin  "ACC_GY:for:mux#12" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(2).lpi#1.dfm#1}
load net {blue_y(2).lpi#1.dfm#1(2)} -pin  "ACC_GY:for:mux#12" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(2).lpi#1.dfm#1}
load net {blue_y(2).lpi#1.dfm#1(3)} -pin  "ACC_GY:for:mux#12" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(2).lpi#1.dfm#1}
load net {blue_y(2).lpi#1.dfm#1(4)} -pin  "ACC_GY:for:mux#12" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(2).lpi#1.dfm#1}
load net {blue_y(2).lpi#1.dfm#1(5)} -pin  "ACC_GY:for:mux#12" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(2).lpi#1.dfm#1}
load net {blue_y(2).lpi#1.dfm#1(6)} -pin  "ACC_GY:for:mux#12" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(2).lpi#1.dfm#1}
load net {blue_y(2).lpi#1.dfm#1(7)} -pin  "ACC_GY:for:mux#12" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(2).lpi#1.dfm#1}
load net {blue_y(2).lpi#1.dfm#1(8)} -pin  "ACC_GY:for:mux#12" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(2).lpi#1.dfm#1}
load net {blue_y(2).lpi#1.dfm#1(9)} -pin  "ACC_GY:for:mux#12" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(2).lpi#1.dfm#1}
load net {blue_y(2).lpi#1.dfm#1(10)} -pin  "ACC_GY:for:mux#12" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(2).lpi#1.dfm#1}
load net {blue_y(2).lpi#1.dfm#1(11)} -pin  "ACC_GY:for:mux#12" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(2).lpi#1.dfm#1}
load net {blue_y(2).lpi#1.dfm#1(12)} -pin  "ACC_GY:for:mux#12" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(2).lpi#1.dfm#1}
load net {blue_y(2).lpi#1.dfm#1(13)} -pin  "ACC_GY:for:mux#12" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(2).lpi#1.dfm#1}
load net {blue_y(2).lpi#1.dfm#1(14)} -pin  "ACC_GY:for:mux#12" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(2).lpi#1.dfm#1}
load net {blue_y(2).lpi#1.dfm#1(15)} -pin  "ACC_GY:for:mux#12" {A1(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(2).lpi#1.dfm#1}
load net {blue_y(1).lpi#1.dfm#1(0)} -pin  "ACC_GY:for:mux#12" {A2(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(1).lpi#1.dfm#1}
load net {blue_y(1).lpi#1.dfm#1(1)} -pin  "ACC_GY:for:mux#12" {A2(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(1).lpi#1.dfm#1}
load net {blue_y(1).lpi#1.dfm#1(2)} -pin  "ACC_GY:for:mux#12" {A2(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(1).lpi#1.dfm#1}
load net {blue_y(1).lpi#1.dfm#1(3)} -pin  "ACC_GY:for:mux#12" {A2(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(1).lpi#1.dfm#1}
load net {blue_y(1).lpi#1.dfm#1(4)} -pin  "ACC_GY:for:mux#12" {A2(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(1).lpi#1.dfm#1}
load net {blue_y(1).lpi#1.dfm#1(5)} -pin  "ACC_GY:for:mux#12" {A2(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(1).lpi#1.dfm#1}
load net {blue_y(1).lpi#1.dfm#1(6)} -pin  "ACC_GY:for:mux#12" {A2(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(1).lpi#1.dfm#1}
load net {blue_y(1).lpi#1.dfm#1(7)} -pin  "ACC_GY:for:mux#12" {A2(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(1).lpi#1.dfm#1}
load net {blue_y(1).lpi#1.dfm#1(8)} -pin  "ACC_GY:for:mux#12" {A2(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(1).lpi#1.dfm#1}
load net {blue_y(1).lpi#1.dfm#1(9)} -pin  "ACC_GY:for:mux#12" {A2(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(1).lpi#1.dfm#1}
load net {blue_y(1).lpi#1.dfm#1(10)} -pin  "ACC_GY:for:mux#12" {A2(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(1).lpi#1.dfm#1}
load net {blue_y(1).lpi#1.dfm#1(11)} -pin  "ACC_GY:for:mux#12" {A2(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(1).lpi#1.dfm#1}
load net {blue_y(1).lpi#1.dfm#1(12)} -pin  "ACC_GY:for:mux#12" {A2(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(1).lpi#1.dfm#1}
load net {blue_y(1).lpi#1.dfm#1(13)} -pin  "ACC_GY:for:mux#12" {A2(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(1).lpi#1.dfm#1}
load net {blue_y(1).lpi#1.dfm#1(14)} -pin  "ACC_GY:for:mux#12" {A2(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(1).lpi#1.dfm#1}
load net {blue_y(1).lpi#1.dfm#1(15)} -pin  "ACC_GY:for:mux#12" {A2(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(1).lpi#1.dfm#1}
load net {blue_y(0).lpi#1.dfm#1(0)} -pin  "ACC_GY:for:mux#12" {A3(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(0).lpi#1.dfm#1}
load net {blue_y(0).lpi#1.dfm#1(1)} -pin  "ACC_GY:for:mux#12" {A3(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(0).lpi#1.dfm#1}
load net {blue_y(0).lpi#1.dfm#1(2)} -pin  "ACC_GY:for:mux#12" {A3(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(0).lpi#1.dfm#1}
load net {blue_y(0).lpi#1.dfm#1(3)} -pin  "ACC_GY:for:mux#12" {A3(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(0).lpi#1.dfm#1}
load net {blue_y(0).lpi#1.dfm#1(4)} -pin  "ACC_GY:for:mux#12" {A3(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(0).lpi#1.dfm#1}
load net {blue_y(0).lpi#1.dfm#1(5)} -pin  "ACC_GY:for:mux#12" {A3(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(0).lpi#1.dfm#1}
load net {blue_y(0).lpi#1.dfm#1(6)} -pin  "ACC_GY:for:mux#12" {A3(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(0).lpi#1.dfm#1}
load net {blue_y(0).lpi#1.dfm#1(7)} -pin  "ACC_GY:for:mux#12" {A3(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(0).lpi#1.dfm#1}
load net {blue_y(0).lpi#1.dfm#1(8)} -pin  "ACC_GY:for:mux#12" {A3(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(0).lpi#1.dfm#1}
load net {blue_y(0).lpi#1.dfm#1(9)} -pin  "ACC_GY:for:mux#12" {A3(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(0).lpi#1.dfm#1}
load net {blue_y(0).lpi#1.dfm#1(10)} -pin  "ACC_GY:for:mux#12" {A3(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(0).lpi#1.dfm#1}
load net {blue_y(0).lpi#1.dfm#1(11)} -pin  "ACC_GY:for:mux#12" {A3(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(0).lpi#1.dfm#1}
load net {blue_y(0).lpi#1.dfm#1(12)} -pin  "ACC_GY:for:mux#12" {A3(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(0).lpi#1.dfm#1}
load net {blue_y(0).lpi#1.dfm#1(13)} -pin  "ACC_GY:for:mux#12" {A3(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(0).lpi#1.dfm#1}
load net {blue_y(0).lpi#1.dfm#1(14)} -pin  "ACC_GY:for:mux#12" {A3(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(0).lpi#1.dfm#1}
load net {blue_y(0).lpi#1.dfm#1(15)} -pin  "ACC_GY:for:mux#12" {A3(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_y(0).lpi#1.dfm#1}
load net {FRAME:a#6.lpi#1(0)} -pin  "ACC_GY:for:mux#12" {S(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:a#6.lpi#1}
load net {FRAME:a#6.lpi#1(1)} -pin  "ACC_GY:for:mux#12" {S(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:a#6.lpi#1}
load net {ACC_GY:for:mux#12.itm(0)} -pin  "ACC_GY:for:mux#12" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#12.itm}
load net {ACC_GY:for:mux#12.itm(1)} -pin  "ACC_GY:for:mux#12" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#12.itm}
load net {ACC_GY:for:mux#12.itm(2)} -pin  "ACC_GY:for:mux#12" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#12.itm}
load net {ACC_GY:for:mux#12.itm(3)} -pin  "ACC_GY:for:mux#12" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#12.itm}
load net {ACC_GY:for:mux#12.itm(4)} -pin  "ACC_GY:for:mux#12" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#12.itm}
load net {ACC_GY:for:mux#12.itm(5)} -pin  "ACC_GY:for:mux#12" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#12.itm}
load net {ACC_GY:for:mux#12.itm(6)} -pin  "ACC_GY:for:mux#12" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#12.itm}
load net {ACC_GY:for:mux#12.itm(7)} -pin  "ACC_GY:for:mux#12" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#12.itm}
load net {ACC_GY:for:mux#12.itm(8)} -pin  "ACC_GY:for:mux#12" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#12.itm}
load net {ACC_GY:for:mux#12.itm(9)} -pin  "ACC_GY:for:mux#12" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#12.itm}
load net {ACC_GY:for:mux#12.itm(10)} -pin  "ACC_GY:for:mux#12" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#12.itm}
load net {ACC_GY:for:mux#12.itm(11)} -pin  "ACC_GY:for:mux#12" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#12.itm}
load net {ACC_GY:for:mux#12.itm(12)} -pin  "ACC_GY:for:mux#12" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#12.itm}
load net {ACC_GY:for:mux#12.itm(13)} -pin  "ACC_GY:for:mux#12" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#12.itm}
load net {ACC_GY:for:mux#12.itm(14)} -pin  "ACC_GY:for:mux#12" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#12.itm}
load net {ACC_GY:for:mux#12.itm(15)} -pin  "ACC_GY:for:mux#12" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#12.itm}
load inst "ACC_GY:for:mux#13" "mux(32,10)" "INTERFACE" -attr xrf 9589 -attr oid 662 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#13} -attr area 205.163230 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(10,5,32)"
load net {DC} -pin  "ACC_GY:for:mux#13" {A0(0)} -attr @path {/edge_detect/edge_detect:core/C----------_10}
load net {DC} -pin  "ACC_GY:for:mux#13" {A0(1)} -attr @path {/edge_detect/edge_detect:core/C----------_10}
load net {DC} -pin  "ACC_GY:for:mux#13" {A0(2)} -attr @path {/edge_detect/edge_detect:core/C----------_10}
load net {DC} -pin  "ACC_GY:for:mux#13" {A0(3)} -attr @path {/edge_detect/edge_detect:core/C----------_10}
load net {DC} -pin  "ACC_GY:for:mux#13" {A0(4)} -attr @path {/edge_detect/edge_detect:core/C----------_10}
load net {DC} -pin  "ACC_GY:for:mux#13" {A0(5)} -attr @path {/edge_detect/edge_detect:core/C----------_10}
load net {DC} -pin  "ACC_GY:for:mux#13" {A0(6)} -attr @path {/edge_detect/edge_detect:core/C----------_10}
load net {DC} -pin  "ACC_GY:for:mux#13" {A0(7)} -attr @path {/edge_detect/edge_detect:core/C----------_10}
load net {DC} -pin  "ACC_GY:for:mux#13" {A0(8)} -attr @path {/edge_detect/edge_detect:core/C----------_10}
load net {DC} -pin  "ACC_GY:for:mux#13" {A0(9)} -attr @path {/edge_detect/edge_detect:core/C----------_10}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(60)} -pin  "ACC_GY:for:mux#13" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#48.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(61)} -pin  "ACC_GY:for:mux#13" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#48.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(62)} -pin  "ACC_GY:for:mux#13" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#48.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(63)} -pin  "ACC_GY:for:mux#13" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#48.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(64)} -pin  "ACC_GY:for:mux#13" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#48.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(65)} -pin  "ACC_GY:for:mux#13" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#48.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(66)} -pin  "ACC_GY:for:mux#13" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#48.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(67)} -pin  "ACC_GY:for:mux#13" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#48.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(68)} -pin  "ACC_GY:for:mux#13" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#48.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(69)} -pin  "ACC_GY:for:mux#13" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#48.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(58)} -pin  "ACC_GY:for:mux#13" {A2(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#61.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(59)} -pin  "ACC_GY:for:mux#13" {A2(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#61.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(60)} -pin  "ACC_GY:for:mux#13" {A2(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#61.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(61)} -pin  "ACC_GY:for:mux#13" {A2(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#61.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(62)} -pin  "ACC_GY:for:mux#13" {A2(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#61.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(63)} -pin  "ACC_GY:for:mux#13" {A2(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#61.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(64)} -pin  "ACC_GY:for:mux#13" {A2(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#61.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(65)} -pin  "ACC_GY:for:mux#13" {A2(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#61.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(66)} -pin  "ACC_GY:for:mux#13" {A2(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#61.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(67)} -pin  "ACC_GY:for:mux#13" {A2(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#61.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(56)} -pin  "ACC_GY:for:mux#13" {A3(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#47.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(57)} -pin  "ACC_GY:for:mux#13" {A3(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#47.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(58)} -pin  "ACC_GY:for:mux#13" {A3(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#47.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(59)} -pin  "ACC_GY:for:mux#13" {A3(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#47.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(60)} -pin  "ACC_GY:for:mux#13" {A3(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#47.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(61)} -pin  "ACC_GY:for:mux#13" {A3(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#47.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(62)} -pin  "ACC_GY:for:mux#13" {A3(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#47.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(63)} -pin  "ACC_GY:for:mux#13" {A3(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#47.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(64)} -pin  "ACC_GY:for:mux#13" {A3(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#47.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(65)} -pin  "ACC_GY:for:mux#13" {A3(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#47.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(54)} -pin  "ACC_GY:for:mux#13" {A4(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#60.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(55)} -pin  "ACC_GY:for:mux#13" {A4(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#60.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(56)} -pin  "ACC_GY:for:mux#13" {A4(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#60.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(57)} -pin  "ACC_GY:for:mux#13" {A4(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#60.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(58)} -pin  "ACC_GY:for:mux#13" {A4(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#60.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(59)} -pin  "ACC_GY:for:mux#13" {A4(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#60.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(60)} -pin  "ACC_GY:for:mux#13" {A4(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#60.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(61)} -pin  "ACC_GY:for:mux#13" {A4(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#60.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(62)} -pin  "ACC_GY:for:mux#13" {A4(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#60.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(63)} -pin  "ACC_GY:for:mux#13" {A4(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#60.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(52)} -pin  "ACC_GY:for:mux#13" {A5(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#46.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(53)} -pin  "ACC_GY:for:mux#13" {A5(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#46.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(54)} -pin  "ACC_GY:for:mux#13" {A5(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#46.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(55)} -pin  "ACC_GY:for:mux#13" {A5(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#46.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(56)} -pin  "ACC_GY:for:mux#13" {A5(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#46.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(57)} -pin  "ACC_GY:for:mux#13" {A5(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#46.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(58)} -pin  "ACC_GY:for:mux#13" {A5(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#46.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(59)} -pin  "ACC_GY:for:mux#13" {A5(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#46.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(60)} -pin  "ACC_GY:for:mux#13" {A5(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#46.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(61)} -pin  "ACC_GY:for:mux#13" {A5(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#46.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(50)} -pin  "ACC_GY:for:mux#13" {A6(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#59.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(51)} -pin  "ACC_GY:for:mux#13" {A6(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#59.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(52)} -pin  "ACC_GY:for:mux#13" {A6(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#59.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(53)} -pin  "ACC_GY:for:mux#13" {A6(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#59.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(54)} -pin  "ACC_GY:for:mux#13" {A6(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#59.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(55)} -pin  "ACC_GY:for:mux#13" {A6(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#59.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(56)} -pin  "ACC_GY:for:mux#13" {A6(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#59.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(57)} -pin  "ACC_GY:for:mux#13" {A6(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#59.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(58)} -pin  "ACC_GY:for:mux#13" {A6(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#59.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(59)} -pin  "ACC_GY:for:mux#13" {A6(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#59.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(48)} -pin  "ACC_GY:for:mux#13" {A7(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#45.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(49)} -pin  "ACC_GY:for:mux#13" {A7(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#45.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(50)} -pin  "ACC_GY:for:mux#13" {A7(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#45.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(51)} -pin  "ACC_GY:for:mux#13" {A7(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#45.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(52)} -pin  "ACC_GY:for:mux#13" {A7(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#45.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(53)} -pin  "ACC_GY:for:mux#13" {A7(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#45.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(54)} -pin  "ACC_GY:for:mux#13" {A7(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#45.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(55)} -pin  "ACC_GY:for:mux#13" {A7(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#45.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(56)} -pin  "ACC_GY:for:mux#13" {A7(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#45.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(57)} -pin  "ACC_GY:for:mux#13" {A7(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#45.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(46)} -pin  "ACC_GY:for:mux#13" {A8(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#58.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(47)} -pin  "ACC_GY:for:mux#13" {A8(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#58.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(48)} -pin  "ACC_GY:for:mux#13" {A8(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#58.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(49)} -pin  "ACC_GY:for:mux#13" {A8(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#58.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(50)} -pin  "ACC_GY:for:mux#13" {A8(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#58.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(51)} -pin  "ACC_GY:for:mux#13" {A8(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#58.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(52)} -pin  "ACC_GY:for:mux#13" {A8(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#58.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(53)} -pin  "ACC_GY:for:mux#13" {A8(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#58.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(54)} -pin  "ACC_GY:for:mux#13" {A8(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#58.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(55)} -pin  "ACC_GY:for:mux#13" {A8(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#58.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(44)} -pin  "ACC_GY:for:mux#13" {A9(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#44.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(45)} -pin  "ACC_GY:for:mux#13" {A9(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#44.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(46)} -pin  "ACC_GY:for:mux#13" {A9(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#44.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(47)} -pin  "ACC_GY:for:mux#13" {A9(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#44.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(48)} -pin  "ACC_GY:for:mux#13" {A9(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#44.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(49)} -pin  "ACC_GY:for:mux#13" {A9(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#44.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(50)} -pin  "ACC_GY:for:mux#13" {A9(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#44.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(51)} -pin  "ACC_GY:for:mux#13" {A9(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#44.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(52)} -pin  "ACC_GY:for:mux#13" {A9(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#44.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(53)} -pin  "ACC_GY:for:mux#13" {A9(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#44.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(42)} -pin  "ACC_GY:for:mux#13" {A10(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#57.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(43)} -pin  "ACC_GY:for:mux#13" {A10(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#57.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(44)} -pin  "ACC_GY:for:mux#13" {A10(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#57.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(45)} -pin  "ACC_GY:for:mux#13" {A10(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#57.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(46)} -pin  "ACC_GY:for:mux#13" {A10(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#57.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(47)} -pin  "ACC_GY:for:mux#13" {A10(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#57.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(48)} -pin  "ACC_GY:for:mux#13" {A10(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#57.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(49)} -pin  "ACC_GY:for:mux#13" {A10(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#57.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(50)} -pin  "ACC_GY:for:mux#13" {A10(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#57.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(51)} -pin  "ACC_GY:for:mux#13" {A10(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#57.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(40)} -pin  "ACC_GY:for:mux#13" {A11(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#43.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(41)} -pin  "ACC_GY:for:mux#13" {A11(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#43.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(42)} -pin  "ACC_GY:for:mux#13" {A11(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#43.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(43)} -pin  "ACC_GY:for:mux#13" {A11(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#43.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(44)} -pin  "ACC_GY:for:mux#13" {A11(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#43.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(45)} -pin  "ACC_GY:for:mux#13" {A11(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#43.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(46)} -pin  "ACC_GY:for:mux#13" {A11(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#43.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(47)} -pin  "ACC_GY:for:mux#13" {A11(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#43.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(48)} -pin  "ACC_GY:for:mux#13" {A11(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#43.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(49)} -pin  "ACC_GY:for:mux#13" {A11(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#43.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(38)} -pin  "ACC_GY:for:mux#13" {A12(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#56.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(39)} -pin  "ACC_GY:for:mux#13" {A12(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#56.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(40)} -pin  "ACC_GY:for:mux#13" {A12(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#56.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(41)} -pin  "ACC_GY:for:mux#13" {A12(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#56.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(42)} -pin  "ACC_GY:for:mux#13" {A12(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#56.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(43)} -pin  "ACC_GY:for:mux#13" {A12(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#56.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(44)} -pin  "ACC_GY:for:mux#13" {A12(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#56.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(45)} -pin  "ACC_GY:for:mux#13" {A12(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#56.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(46)} -pin  "ACC_GY:for:mux#13" {A12(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#56.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(47)} -pin  "ACC_GY:for:mux#13" {A12(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#56.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(36)} -pin  "ACC_GY:for:mux#13" {A13(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#42.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(37)} -pin  "ACC_GY:for:mux#13" {A13(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#42.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(38)} -pin  "ACC_GY:for:mux#13" {A13(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#42.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(39)} -pin  "ACC_GY:for:mux#13" {A13(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#42.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(40)} -pin  "ACC_GY:for:mux#13" {A13(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#42.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(41)} -pin  "ACC_GY:for:mux#13" {A13(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#42.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(42)} -pin  "ACC_GY:for:mux#13" {A13(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#42.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(43)} -pin  "ACC_GY:for:mux#13" {A13(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#42.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(44)} -pin  "ACC_GY:for:mux#13" {A13(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#42.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(45)} -pin  "ACC_GY:for:mux#13" {A13(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#42.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(34)} -pin  "ACC_GY:for:mux#13" {A14(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#55.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(35)} -pin  "ACC_GY:for:mux#13" {A14(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#55.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(36)} -pin  "ACC_GY:for:mux#13" {A14(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#55.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(37)} -pin  "ACC_GY:for:mux#13" {A14(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#55.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(38)} -pin  "ACC_GY:for:mux#13" {A14(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#55.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(39)} -pin  "ACC_GY:for:mux#13" {A14(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#55.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(40)} -pin  "ACC_GY:for:mux#13" {A14(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#55.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(41)} -pin  "ACC_GY:for:mux#13" {A14(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#55.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(42)} -pin  "ACC_GY:for:mux#13" {A14(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#55.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(43)} -pin  "ACC_GY:for:mux#13" {A14(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#55.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(32)} -pin  "ACC_GY:for:mux#13" {A15(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#41.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(33)} -pin  "ACC_GY:for:mux#13" {A15(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#41.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(34)} -pin  "ACC_GY:for:mux#13" {A15(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#41.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(35)} -pin  "ACC_GY:for:mux#13" {A15(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#41.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(36)} -pin  "ACC_GY:for:mux#13" {A15(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#41.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(37)} -pin  "ACC_GY:for:mux#13" {A15(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#41.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(38)} -pin  "ACC_GY:for:mux#13" {A15(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#41.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(39)} -pin  "ACC_GY:for:mux#13" {A15(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#41.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(40)} -pin  "ACC_GY:for:mux#13" {A15(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#41.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(41)} -pin  "ACC_GY:for:mux#13" {A15(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#41.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(30)} -pin  "ACC_GY:for:mux#13" {A16(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#54.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(31)} -pin  "ACC_GY:for:mux#13" {A16(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#54.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(32)} -pin  "ACC_GY:for:mux#13" {A16(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#54.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(33)} -pin  "ACC_GY:for:mux#13" {A16(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#54.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(34)} -pin  "ACC_GY:for:mux#13" {A16(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#54.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(35)} -pin  "ACC_GY:for:mux#13" {A16(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#54.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(36)} -pin  "ACC_GY:for:mux#13" {A16(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#54.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(37)} -pin  "ACC_GY:for:mux#13" {A16(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#54.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(38)} -pin  "ACC_GY:for:mux#13" {A16(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#54.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(39)} -pin  "ACC_GY:for:mux#13" {A16(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#54.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(28)} -pin  "ACC_GY:for:mux#13" {A17(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#40.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(29)} -pin  "ACC_GY:for:mux#13" {A17(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#40.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(30)} -pin  "ACC_GY:for:mux#13" {A17(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#40.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(31)} -pin  "ACC_GY:for:mux#13" {A17(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#40.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(32)} -pin  "ACC_GY:for:mux#13" {A17(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#40.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(33)} -pin  "ACC_GY:for:mux#13" {A17(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#40.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(34)} -pin  "ACC_GY:for:mux#13" {A17(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#40.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(35)} -pin  "ACC_GY:for:mux#13" {A17(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#40.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(36)} -pin  "ACC_GY:for:mux#13" {A17(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#40.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(37)} -pin  "ACC_GY:for:mux#13" {A17(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#40.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(26)} -pin  "ACC_GY:for:mux#13" {A18(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#53.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(27)} -pin  "ACC_GY:for:mux#13" {A18(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#53.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(28)} -pin  "ACC_GY:for:mux#13" {A18(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#53.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(29)} -pin  "ACC_GY:for:mux#13" {A18(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#53.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(30)} -pin  "ACC_GY:for:mux#13" {A18(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#53.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(31)} -pin  "ACC_GY:for:mux#13" {A18(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#53.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(32)} -pin  "ACC_GY:for:mux#13" {A18(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#53.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(33)} -pin  "ACC_GY:for:mux#13" {A18(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#53.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(34)} -pin  "ACC_GY:for:mux#13" {A18(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#53.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(35)} -pin  "ACC_GY:for:mux#13" {A18(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#53.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(24)} -pin  "ACC_GY:for:mux#13" {A19(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#39.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(25)} -pin  "ACC_GY:for:mux#13" {A19(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#39.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(26)} -pin  "ACC_GY:for:mux#13" {A19(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#39.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(27)} -pin  "ACC_GY:for:mux#13" {A19(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#39.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(28)} -pin  "ACC_GY:for:mux#13" {A19(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#39.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(29)} -pin  "ACC_GY:for:mux#13" {A19(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#39.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(30)} -pin  "ACC_GY:for:mux#13" {A19(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#39.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(31)} -pin  "ACC_GY:for:mux#13" {A19(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#39.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(32)} -pin  "ACC_GY:for:mux#13" {A19(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#39.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(33)} -pin  "ACC_GY:for:mux#13" {A19(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#39.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(22)} -pin  "ACC_GY:for:mux#13" {A20(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#52.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(23)} -pin  "ACC_GY:for:mux#13" {A20(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#52.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(24)} -pin  "ACC_GY:for:mux#13" {A20(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#52.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(25)} -pin  "ACC_GY:for:mux#13" {A20(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#52.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(26)} -pin  "ACC_GY:for:mux#13" {A20(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#52.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(27)} -pin  "ACC_GY:for:mux#13" {A20(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#52.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(28)} -pin  "ACC_GY:for:mux#13" {A20(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#52.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(29)} -pin  "ACC_GY:for:mux#13" {A20(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#52.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(30)} -pin  "ACC_GY:for:mux#13" {A20(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#52.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(31)} -pin  "ACC_GY:for:mux#13" {A20(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#52.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(20)} -pin  "ACC_GY:for:mux#13" {A21(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#38.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(21)} -pin  "ACC_GY:for:mux#13" {A21(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#38.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(22)} -pin  "ACC_GY:for:mux#13" {A21(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#38.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(23)} -pin  "ACC_GY:for:mux#13" {A21(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#38.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(24)} -pin  "ACC_GY:for:mux#13" {A21(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#38.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(25)} -pin  "ACC_GY:for:mux#13" {A21(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#38.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(26)} -pin  "ACC_GY:for:mux#13" {A21(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#38.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(27)} -pin  "ACC_GY:for:mux#13" {A21(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#38.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(28)} -pin  "ACC_GY:for:mux#13" {A21(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#38.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(29)} -pin  "ACC_GY:for:mux#13" {A21(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#38.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(18)} -pin  "ACC_GY:for:mux#13" {A22(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#51.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(19)} -pin  "ACC_GY:for:mux#13" {A22(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#51.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(20)} -pin  "ACC_GY:for:mux#13" {A22(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#51.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(21)} -pin  "ACC_GY:for:mux#13" {A22(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#51.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(22)} -pin  "ACC_GY:for:mux#13" {A22(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#51.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(23)} -pin  "ACC_GY:for:mux#13" {A22(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#51.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(24)} -pin  "ACC_GY:for:mux#13" {A22(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#51.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(25)} -pin  "ACC_GY:for:mux#13" {A22(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#51.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(26)} -pin  "ACC_GY:for:mux#13" {A22(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#51.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(27)} -pin  "ACC_GY:for:mux#13" {A22(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#51.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(16)} -pin  "ACC_GY:for:mux#13" {A23(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#37.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(17)} -pin  "ACC_GY:for:mux#13" {A23(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#37.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(18)} -pin  "ACC_GY:for:mux#13" {A23(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#37.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(19)} -pin  "ACC_GY:for:mux#13" {A23(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#37.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(20)} -pin  "ACC_GY:for:mux#13" {A23(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#37.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(21)} -pin  "ACC_GY:for:mux#13" {A23(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#37.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(22)} -pin  "ACC_GY:for:mux#13" {A23(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#37.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(23)} -pin  "ACC_GY:for:mux#13" {A23(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#37.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(24)} -pin  "ACC_GY:for:mux#13" {A23(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#37.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(25)} -pin  "ACC_GY:for:mux#13" {A23(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#37.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(14)} -pin  "ACC_GY:for:mux#13" {A24(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#50.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(15)} -pin  "ACC_GY:for:mux#13" {A24(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#50.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(16)} -pin  "ACC_GY:for:mux#13" {A24(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#50.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(17)} -pin  "ACC_GY:for:mux#13" {A24(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#50.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(18)} -pin  "ACC_GY:for:mux#13" {A24(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#50.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(19)} -pin  "ACC_GY:for:mux#13" {A24(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#50.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(20)} -pin  "ACC_GY:for:mux#13" {A24(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#50.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(21)} -pin  "ACC_GY:for:mux#13" {A24(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#50.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(22)} -pin  "ACC_GY:for:mux#13" {A24(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#50.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(23)} -pin  "ACC_GY:for:mux#13" {A24(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#50.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(12)} -pin  "ACC_GY:for:mux#13" {A25(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#36.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(13)} -pin  "ACC_GY:for:mux#13" {A25(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#36.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(14)} -pin  "ACC_GY:for:mux#13" {A25(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#36.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(15)} -pin  "ACC_GY:for:mux#13" {A25(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#36.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(16)} -pin  "ACC_GY:for:mux#13" {A25(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#36.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(17)} -pin  "ACC_GY:for:mux#13" {A25(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#36.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(18)} -pin  "ACC_GY:for:mux#13" {A25(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#36.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(19)} -pin  "ACC_GY:for:mux#13" {A25(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#36.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(20)} -pin  "ACC_GY:for:mux#13" {A25(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#36.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(21)} -pin  "ACC_GY:for:mux#13" {A25(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#36.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(10)} -pin  "ACC_GY:for:mux#13" {A26(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#49.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(11)} -pin  "ACC_GY:for:mux#13" {A26(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#49.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(12)} -pin  "ACC_GY:for:mux#13" {A26(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#49.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(13)} -pin  "ACC_GY:for:mux#13" {A26(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#49.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(14)} -pin  "ACC_GY:for:mux#13" {A26(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#49.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(15)} -pin  "ACC_GY:for:mux#13" {A26(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#49.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(16)} -pin  "ACC_GY:for:mux#13" {A26(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#49.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(17)} -pin  "ACC_GY:for:mux#13" {A26(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#49.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(18)} -pin  "ACC_GY:for:mux#13" {A26(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#49.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(19)} -pin  "ACC_GY:for:mux#13" {A26(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#49.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(8)} -pin  "ACC_GY:for:mux#13" {A27(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#26.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(9)} -pin  "ACC_GY:for:mux#13" {A27(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#26.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(10)} -pin  "ACC_GY:for:mux#13" {A27(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#26.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(11)} -pin  "ACC_GY:for:mux#13" {A27(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#26.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(12)} -pin  "ACC_GY:for:mux#13" {A27(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#26.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(13)} -pin  "ACC_GY:for:mux#13" {A27(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#26.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(14)} -pin  "ACC_GY:for:mux#13" {A27(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#26.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(15)} -pin  "ACC_GY:for:mux#13" {A27(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#26.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(16)} -pin  "ACC_GY:for:mux#13" {A27(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#26.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(17)} -pin  "ACC_GY:for:mux#13" {A27(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#26.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(6)} -pin  "ACC_GY:for:mux#13" {A28(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#27.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(7)} -pin  "ACC_GY:for:mux#13" {A28(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#27.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(8)} -pin  "ACC_GY:for:mux#13" {A28(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#27.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(9)} -pin  "ACC_GY:for:mux#13" {A28(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#27.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(10)} -pin  "ACC_GY:for:mux#13" {A28(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#27.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(11)} -pin  "ACC_GY:for:mux#13" {A28(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#27.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(12)} -pin  "ACC_GY:for:mux#13" {A28(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#27.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(13)} -pin  "ACC_GY:for:mux#13" {A28(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#27.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(14)} -pin  "ACC_GY:for:mux#13" {A28(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#27.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(15)} -pin  "ACC_GY:for:mux#13" {A28(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#27.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(4)} -pin  "ACC_GY:for:mux#13" {A29(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#28.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(5)} -pin  "ACC_GY:for:mux#13" {A29(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#28.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(6)} -pin  "ACC_GY:for:mux#13" {A29(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#28.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(7)} -pin  "ACC_GY:for:mux#13" {A29(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#28.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(8)} -pin  "ACC_GY:for:mux#13" {A29(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#28.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(9)} -pin  "ACC_GY:for:mux#13" {A29(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#28.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(10)} -pin  "ACC_GY:for:mux#13" {A29(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#28.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(11)} -pin  "ACC_GY:for:mux#13" {A29(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#28.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(12)} -pin  "ACC_GY:for:mux#13" {A29(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#28.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(13)} -pin  "ACC_GY:for:mux#13" {A29(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#28.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(2)} -pin  "ACC_GY:for:mux#13" {A30(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#29.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(3)} -pin  "ACC_GY:for:mux#13" {A30(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#29.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(4)} -pin  "ACC_GY:for:mux#13" {A30(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#29.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(5)} -pin  "ACC_GY:for:mux#13" {A30(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#29.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(6)} -pin  "ACC_GY:for:mux#13" {A30(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#29.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(7)} -pin  "ACC_GY:for:mux#13" {A30(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#29.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(8)} -pin  "ACC_GY:for:mux#13" {A30(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#29.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(9)} -pin  "ACC_GY:for:mux#13" {A30(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#29.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(10)} -pin  "ACC_GY:for:mux#13" {A30(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#29.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(11)} -pin  "ACC_GY:for:mux#13" {A30(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#29.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(0)} -pin  "ACC_GY:for:mux#13" {A31(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#30.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(1)} -pin  "ACC_GY:for:mux#13" {A31(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#30.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(2)} -pin  "ACC_GY:for:mux#13" {A31(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#30.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(3)} -pin  "ACC_GY:for:mux#13" {A31(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#30.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(4)} -pin  "ACC_GY:for:mux#13" {A31(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#30.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(5)} -pin  "ACC_GY:for:mux#13" {A31(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#30.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(6)} -pin  "ACC_GY:for:mux#13" {A31(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#30.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(7)} -pin  "ACC_GY:for:mux#13" {A31(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#30.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(8)} -pin  "ACC_GY:for:mux#13" {A31(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#30.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(9)} -pin  "ACC_GY:for:mux#13" {A31(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#30.itm}
load net {ACC_GY:for:acc#13.psp.sva(0)} -pin  "ACC_GY:for:mux#13" {S(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#13.psp.sva}
load net {ACC_GY:for:acc#13.psp.sva(1)} -pin  "ACC_GY:for:mux#13" {S(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#13.psp.sva}
load net {ACC_GY:for:acc#13.psp.sva(2)} -pin  "ACC_GY:for:mux#13" {S(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#13.psp.sva}
load net {ACC_GY:for:acc#13.psp.sva(3)} -pin  "ACC_GY:for:mux#13" {S(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#13.psp.sva}
load net {ACC_GY:for:acc#13.psp.sva(4)} -pin  "ACC_GY:for:mux#13" {S(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#13.psp.sva}
load net {ACC_GY:for:mux#13.itm(0)} -pin  "ACC_GY:for:mux#13" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#13.itm}
load net {ACC_GY:for:mux#13.itm(1)} -pin  "ACC_GY:for:mux#13" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#13.itm}
load net {ACC_GY:for:mux#13.itm(2)} -pin  "ACC_GY:for:mux#13" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#13.itm}
load net {ACC_GY:for:mux#13.itm(3)} -pin  "ACC_GY:for:mux#13" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#13.itm}
load net {ACC_GY:for:mux#13.itm(4)} -pin  "ACC_GY:for:mux#13" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#13.itm}
load net {ACC_GY:for:mux#13.itm(5)} -pin  "ACC_GY:for:mux#13" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#13.itm}
load net {ACC_GY:for:mux#13.itm(6)} -pin  "ACC_GY:for:mux#13" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#13.itm}
load net {ACC_GY:for:mux#13.itm(7)} -pin  "ACC_GY:for:mux#13" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#13.itm}
load net {ACC_GY:for:mux#13.itm(8)} -pin  "ACC_GY:for:mux#13" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#13.itm}
load net {ACC_GY:for:mux#13.itm(9)} -pin  "ACC_GY:for:mux#13" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#13.itm}
load inst "and" "and(2,10)" "INTERFACE" -attr vt d -attr @path {/edge_detect/edge_detect:core/and} -attr area 7.299324 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(10,2)"
load net {ACC_GY:for:mux#13.itm(0)} -pin  "and" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#13.itm}
load net {ACC_GY:for:mux#13.itm(1)} -pin  "and" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#13.itm}
load net {ACC_GY:for:mux#13.itm(2)} -pin  "and" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#13.itm}
load net {ACC_GY:for:mux#13.itm(3)} -pin  "and" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#13.itm}
load net {ACC_GY:for:mux#13.itm(4)} -pin  "and" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#13.itm}
load net {ACC_GY:for:mux#13.itm(5)} -pin  "and" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#13.itm}
load net {ACC_GY:for:mux#13.itm(6)} -pin  "and" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#13.itm}
load net {ACC_GY:for:mux#13.itm(7)} -pin  "and" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#13.itm}
load net {ACC_GY:for:mux#13.itm(8)} -pin  "and" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#13.itm}
load net {ACC_GY:for:mux#13.itm(9)} -pin  "and" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#13.itm}
load net {ACC_GY:for:mux.itm} -pin  "and" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#55}
load net {ACC_GY:for:mux.itm} -pin  "and" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#55}
load net {ACC_GY:for:mux.itm} -pin  "and" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#55}
load net {ACC_GY:for:mux.itm} -pin  "and" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#55}
load net {ACC_GY:for:mux.itm} -pin  "and" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#55}
load net {ACC_GY:for:mux.itm} -pin  "and" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#55}
load net {ACC_GY:for:mux.itm} -pin  "and" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#55}
load net {ACC_GY:for:mux.itm} -pin  "and" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#55}
load net {ACC_GY:for:mux.itm} -pin  "and" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#55}
load net {ACC_GY:for:mux.itm} -pin  "and" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#55}
load net {mux#37.itm(0)} -pin  "and" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#37.itm}
load net {mux#37.itm(1)} -pin  "and" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#37.itm}
load net {mux#37.itm(2)} -pin  "and" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#37.itm}
load net {mux#37.itm(3)} -pin  "and" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#37.itm}
load net {mux#37.itm(4)} -pin  "and" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#37.itm}
load net {mux#37.itm(5)} -pin  "and" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#37.itm}
load net {mux#37.itm(6)} -pin  "and" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#37.itm}
load net {mux#37.itm(7)} -pin  "and" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#37.itm}
load net {mux#37.itm(8)} -pin  "and" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#37.itm}
load net {mux#37.itm(9)} -pin  "and" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#37.itm}
load inst "ACC_GY:for:acc#7" "add(16,-1,10,0,16)" "INTERFACE" -attr xrf 9590 -attr oid 663 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#7} -attr area 17.189078 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(16,0,16,0,16)"
load net {ACC_GY:for:mux#12.itm(0)} -pin  "ACC_GY:for:acc#7" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#12.itm}
load net {ACC_GY:for:mux#12.itm(1)} -pin  "ACC_GY:for:acc#7" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#12.itm}
load net {ACC_GY:for:mux#12.itm(2)} -pin  "ACC_GY:for:acc#7" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#12.itm}
load net {ACC_GY:for:mux#12.itm(3)} -pin  "ACC_GY:for:acc#7" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#12.itm}
load net {ACC_GY:for:mux#12.itm(4)} -pin  "ACC_GY:for:acc#7" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#12.itm}
load net {ACC_GY:for:mux#12.itm(5)} -pin  "ACC_GY:for:acc#7" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#12.itm}
load net {ACC_GY:for:mux#12.itm(6)} -pin  "ACC_GY:for:acc#7" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#12.itm}
load net {ACC_GY:for:mux#12.itm(7)} -pin  "ACC_GY:for:acc#7" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#12.itm}
load net {ACC_GY:for:mux#12.itm(8)} -pin  "ACC_GY:for:acc#7" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#12.itm}
load net {ACC_GY:for:mux#12.itm(9)} -pin  "ACC_GY:for:acc#7" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#12.itm}
load net {ACC_GY:for:mux#12.itm(10)} -pin  "ACC_GY:for:acc#7" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#12.itm}
load net {ACC_GY:for:mux#12.itm(11)} -pin  "ACC_GY:for:acc#7" {A(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#12.itm}
load net {ACC_GY:for:mux#12.itm(12)} -pin  "ACC_GY:for:acc#7" {A(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#12.itm}
load net {ACC_GY:for:mux#12.itm(13)} -pin  "ACC_GY:for:acc#7" {A(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#12.itm}
load net {ACC_GY:for:mux#12.itm(14)} -pin  "ACC_GY:for:acc#7" {A(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#12.itm}
load net {ACC_GY:for:mux#12.itm(15)} -pin  "ACC_GY:for:acc#7" {A(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#12.itm}
load net {mux#37.itm(0)} -pin  "ACC_GY:for:acc#7" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#37.itm}
load net {mux#37.itm(1)} -pin  "ACC_GY:for:acc#7" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#37.itm}
load net {mux#37.itm(2)} -pin  "ACC_GY:for:acc#7" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#37.itm}
load net {mux#37.itm(3)} -pin  "ACC_GY:for:acc#7" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#37.itm}
load net {mux#37.itm(4)} -pin  "ACC_GY:for:acc#7" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#37.itm}
load net {mux#37.itm(5)} -pin  "ACC_GY:for:acc#7" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#37.itm}
load net {mux#37.itm(6)} -pin  "ACC_GY:for:acc#7" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#37.itm}
load net {mux#37.itm(7)} -pin  "ACC_GY:for:acc#7" {B(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#37.itm}
load net {mux#37.itm(8)} -pin  "ACC_GY:for:acc#7" {B(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#37.itm}
load net {mux#37.itm(9)} -pin  "ACC_GY:for:acc#7" {B(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#37.itm}
load net {ACC_GY:for:acc#7.ctmp.sva(0)} -pin  "ACC_GY:for:acc#7" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#7.ctmp.sva}
load net {ACC_GY:for:acc#7.ctmp.sva(1)} -pin  "ACC_GY:for:acc#7" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#7.ctmp.sva}
load net {ACC_GY:for:acc#7.ctmp.sva(2)} -pin  "ACC_GY:for:acc#7" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#7.ctmp.sva}
load net {ACC_GY:for:acc#7.ctmp.sva(3)} -pin  "ACC_GY:for:acc#7" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#7.ctmp.sva}
load net {ACC_GY:for:acc#7.ctmp.sva(4)} -pin  "ACC_GY:for:acc#7" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#7.ctmp.sva}
load net {ACC_GY:for:acc#7.ctmp.sva(5)} -pin  "ACC_GY:for:acc#7" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#7.ctmp.sva}
load net {ACC_GY:for:acc#7.ctmp.sva(6)} -pin  "ACC_GY:for:acc#7" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#7.ctmp.sva}
load net {ACC_GY:for:acc#7.ctmp.sva(7)} -pin  "ACC_GY:for:acc#7" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#7.ctmp.sva}
load net {ACC_GY:for:acc#7.ctmp.sva(8)} -pin  "ACC_GY:for:acc#7" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#7.ctmp.sva}
load net {ACC_GY:for:acc#7.ctmp.sva(9)} -pin  "ACC_GY:for:acc#7" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#7.ctmp.sva}
load net {ACC_GY:for:acc#7.ctmp.sva(10)} -pin  "ACC_GY:for:acc#7" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#7.ctmp.sva}
load net {ACC_GY:for:acc#7.ctmp.sva(11)} -pin  "ACC_GY:for:acc#7" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#7.ctmp.sva}
load net {ACC_GY:for:acc#7.ctmp.sva(12)} -pin  "ACC_GY:for:acc#7" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#7.ctmp.sva}
load net {ACC_GY:for:acc#7.ctmp.sva(13)} -pin  "ACC_GY:for:acc#7" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#7.ctmp.sva}
load net {ACC_GY:for:acc#7.ctmp.sva(14)} -pin  "ACC_GY:for:acc#7" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#7.ctmp.sva}
load net {ACC_GY:for:acc#7.ctmp.sva(15)} -pin  "ACC_GY:for:acc#7" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#7.ctmp.sva}
load inst "ACC_GY:for:mux#10" "mux(4,16)" "INTERFACE" -attr xrf 9591 -attr oid 664 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#10} -attr area 35.614128 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(16,2,4)"
load net {DC} -pin  "ACC_GY:for:mux#10" {A0(0)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC_GY:for:mux#10" {A0(1)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC_GY:for:mux#10" {A0(2)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC_GY:for:mux#10" {A0(3)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC_GY:for:mux#10" {A0(4)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC_GY:for:mux#10" {A0(5)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC_GY:for:mux#10" {A0(6)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC_GY:for:mux#10" {A0(7)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC_GY:for:mux#10" {A0(8)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC_GY:for:mux#10" {A0(9)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC_GY:for:mux#10" {A0(10)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC_GY:for:mux#10" {A0(11)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC_GY:for:mux#10" {A0(12)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC_GY:for:mux#10" {A0(13)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC_GY:for:mux#10" {A0(14)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC_GY:for:mux#10" {A0(15)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {green_y(2).lpi#1.dfm#1(0)} -pin  "ACC_GY:for:mux#10" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(2).lpi#1.dfm#1}
load net {green_y(2).lpi#1.dfm#1(1)} -pin  "ACC_GY:for:mux#10" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(2).lpi#1.dfm#1}
load net {green_y(2).lpi#1.dfm#1(2)} -pin  "ACC_GY:for:mux#10" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(2).lpi#1.dfm#1}
load net {green_y(2).lpi#1.dfm#1(3)} -pin  "ACC_GY:for:mux#10" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(2).lpi#1.dfm#1}
load net {green_y(2).lpi#1.dfm#1(4)} -pin  "ACC_GY:for:mux#10" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(2).lpi#1.dfm#1}
load net {green_y(2).lpi#1.dfm#1(5)} -pin  "ACC_GY:for:mux#10" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(2).lpi#1.dfm#1}
load net {green_y(2).lpi#1.dfm#1(6)} -pin  "ACC_GY:for:mux#10" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(2).lpi#1.dfm#1}
load net {green_y(2).lpi#1.dfm#1(7)} -pin  "ACC_GY:for:mux#10" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(2).lpi#1.dfm#1}
load net {green_y(2).lpi#1.dfm#1(8)} -pin  "ACC_GY:for:mux#10" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(2).lpi#1.dfm#1}
load net {green_y(2).lpi#1.dfm#1(9)} -pin  "ACC_GY:for:mux#10" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(2).lpi#1.dfm#1}
load net {green_y(2).lpi#1.dfm#1(10)} -pin  "ACC_GY:for:mux#10" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(2).lpi#1.dfm#1}
load net {green_y(2).lpi#1.dfm#1(11)} -pin  "ACC_GY:for:mux#10" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(2).lpi#1.dfm#1}
load net {green_y(2).lpi#1.dfm#1(12)} -pin  "ACC_GY:for:mux#10" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(2).lpi#1.dfm#1}
load net {green_y(2).lpi#1.dfm#1(13)} -pin  "ACC_GY:for:mux#10" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(2).lpi#1.dfm#1}
load net {green_y(2).lpi#1.dfm#1(14)} -pin  "ACC_GY:for:mux#10" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(2).lpi#1.dfm#1}
load net {green_y(2).lpi#1.dfm#1(15)} -pin  "ACC_GY:for:mux#10" {A1(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(2).lpi#1.dfm#1}
load net {green_y(1).lpi#1.dfm#1(0)} -pin  "ACC_GY:for:mux#10" {A2(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(1).lpi#1.dfm#1}
load net {green_y(1).lpi#1.dfm#1(1)} -pin  "ACC_GY:for:mux#10" {A2(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(1).lpi#1.dfm#1}
load net {green_y(1).lpi#1.dfm#1(2)} -pin  "ACC_GY:for:mux#10" {A2(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(1).lpi#1.dfm#1}
load net {green_y(1).lpi#1.dfm#1(3)} -pin  "ACC_GY:for:mux#10" {A2(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(1).lpi#1.dfm#1}
load net {green_y(1).lpi#1.dfm#1(4)} -pin  "ACC_GY:for:mux#10" {A2(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(1).lpi#1.dfm#1}
load net {green_y(1).lpi#1.dfm#1(5)} -pin  "ACC_GY:for:mux#10" {A2(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(1).lpi#1.dfm#1}
load net {green_y(1).lpi#1.dfm#1(6)} -pin  "ACC_GY:for:mux#10" {A2(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(1).lpi#1.dfm#1}
load net {green_y(1).lpi#1.dfm#1(7)} -pin  "ACC_GY:for:mux#10" {A2(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(1).lpi#1.dfm#1}
load net {green_y(1).lpi#1.dfm#1(8)} -pin  "ACC_GY:for:mux#10" {A2(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(1).lpi#1.dfm#1}
load net {green_y(1).lpi#1.dfm#1(9)} -pin  "ACC_GY:for:mux#10" {A2(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(1).lpi#1.dfm#1}
load net {green_y(1).lpi#1.dfm#1(10)} -pin  "ACC_GY:for:mux#10" {A2(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(1).lpi#1.dfm#1}
load net {green_y(1).lpi#1.dfm#1(11)} -pin  "ACC_GY:for:mux#10" {A2(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(1).lpi#1.dfm#1}
load net {green_y(1).lpi#1.dfm#1(12)} -pin  "ACC_GY:for:mux#10" {A2(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(1).lpi#1.dfm#1}
load net {green_y(1).lpi#1.dfm#1(13)} -pin  "ACC_GY:for:mux#10" {A2(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(1).lpi#1.dfm#1}
load net {green_y(1).lpi#1.dfm#1(14)} -pin  "ACC_GY:for:mux#10" {A2(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(1).lpi#1.dfm#1}
load net {green_y(1).lpi#1.dfm#1(15)} -pin  "ACC_GY:for:mux#10" {A2(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(1).lpi#1.dfm#1}
load net {green_y(0).lpi#1.dfm#1(0)} -pin  "ACC_GY:for:mux#10" {A3(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(0).lpi#1.dfm#1}
load net {green_y(0).lpi#1.dfm#1(1)} -pin  "ACC_GY:for:mux#10" {A3(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(0).lpi#1.dfm#1}
load net {green_y(0).lpi#1.dfm#1(2)} -pin  "ACC_GY:for:mux#10" {A3(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(0).lpi#1.dfm#1}
load net {green_y(0).lpi#1.dfm#1(3)} -pin  "ACC_GY:for:mux#10" {A3(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(0).lpi#1.dfm#1}
load net {green_y(0).lpi#1.dfm#1(4)} -pin  "ACC_GY:for:mux#10" {A3(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(0).lpi#1.dfm#1}
load net {green_y(0).lpi#1.dfm#1(5)} -pin  "ACC_GY:for:mux#10" {A3(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(0).lpi#1.dfm#1}
load net {green_y(0).lpi#1.dfm#1(6)} -pin  "ACC_GY:for:mux#10" {A3(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(0).lpi#1.dfm#1}
load net {green_y(0).lpi#1.dfm#1(7)} -pin  "ACC_GY:for:mux#10" {A3(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(0).lpi#1.dfm#1}
load net {green_y(0).lpi#1.dfm#1(8)} -pin  "ACC_GY:for:mux#10" {A3(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(0).lpi#1.dfm#1}
load net {green_y(0).lpi#1.dfm#1(9)} -pin  "ACC_GY:for:mux#10" {A3(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(0).lpi#1.dfm#1}
load net {green_y(0).lpi#1.dfm#1(10)} -pin  "ACC_GY:for:mux#10" {A3(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(0).lpi#1.dfm#1}
load net {green_y(0).lpi#1.dfm#1(11)} -pin  "ACC_GY:for:mux#10" {A3(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(0).lpi#1.dfm#1}
load net {green_y(0).lpi#1.dfm#1(12)} -pin  "ACC_GY:for:mux#10" {A3(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(0).lpi#1.dfm#1}
load net {green_y(0).lpi#1.dfm#1(13)} -pin  "ACC_GY:for:mux#10" {A3(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(0).lpi#1.dfm#1}
load net {green_y(0).lpi#1.dfm#1(14)} -pin  "ACC_GY:for:mux#10" {A3(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(0).lpi#1.dfm#1}
load net {green_y(0).lpi#1.dfm#1(15)} -pin  "ACC_GY:for:mux#10" {A3(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_y(0).lpi#1.dfm#1}
load net {FRAME:a#6.lpi#1(0)} -pin  "ACC_GY:for:mux#10" {S(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:a#6.lpi#1}
load net {FRAME:a#6.lpi#1(1)} -pin  "ACC_GY:for:mux#10" {S(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:a#6.lpi#1}
load net {ACC_GY:for:mux#10.itm(0)} -pin  "ACC_GY:for:mux#10" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#10.itm}
load net {ACC_GY:for:mux#10.itm(1)} -pin  "ACC_GY:for:mux#10" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#10.itm}
load net {ACC_GY:for:mux#10.itm(2)} -pin  "ACC_GY:for:mux#10" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#10.itm}
load net {ACC_GY:for:mux#10.itm(3)} -pin  "ACC_GY:for:mux#10" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#10.itm}
load net {ACC_GY:for:mux#10.itm(4)} -pin  "ACC_GY:for:mux#10" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#10.itm}
load net {ACC_GY:for:mux#10.itm(5)} -pin  "ACC_GY:for:mux#10" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#10.itm}
load net {ACC_GY:for:mux#10.itm(6)} -pin  "ACC_GY:for:mux#10" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#10.itm}
load net {ACC_GY:for:mux#10.itm(7)} -pin  "ACC_GY:for:mux#10" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#10.itm}
load net {ACC_GY:for:mux#10.itm(8)} -pin  "ACC_GY:for:mux#10" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#10.itm}
load net {ACC_GY:for:mux#10.itm(9)} -pin  "ACC_GY:for:mux#10" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#10.itm}
load net {ACC_GY:for:mux#10.itm(10)} -pin  "ACC_GY:for:mux#10" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#10.itm}
load net {ACC_GY:for:mux#10.itm(11)} -pin  "ACC_GY:for:mux#10" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#10.itm}
load net {ACC_GY:for:mux#10.itm(12)} -pin  "ACC_GY:for:mux#10" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#10.itm}
load net {ACC_GY:for:mux#10.itm(13)} -pin  "ACC_GY:for:mux#10" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#10.itm}
load net {ACC_GY:for:mux#10.itm(14)} -pin  "ACC_GY:for:mux#10" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#10.itm}
load net {ACC_GY:for:mux#10.itm(15)} -pin  "ACC_GY:for:mux#10" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#10.itm}
load inst "ACC_GY:for:acc#5" "add(5,-1,3,0,5)" "INTERFACE" -attr xrf 9592 -attr oid 665 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#5} -attr area 6.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,0,4,1,5)"
load net {ACC_GY:for:acc#13.psp.sva(0)} -pin  "ACC_GY:for:acc#5" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#13.psp.sva}
load net {ACC_GY:for:acc#13.psp.sva(1)} -pin  "ACC_GY:for:acc#5" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#13.psp.sva}
load net {ACC_GY:for:acc#13.psp.sva(2)} -pin  "ACC_GY:for:acc#5" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#13.psp.sva}
load net {ACC_GY:for:acc#13.psp.sva(3)} -pin  "ACC_GY:for:acc#5" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#13.psp.sva}
load net {ACC_GY:for:acc#13.psp.sva(4)} -pin  "ACC_GY:for:acc#5" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#13.psp.sva}
load net {PWR} -pin  "ACC_GY:for:acc#5" {B(0)} -attr @path {/edge_detect/edge_detect:core/C5_3}
load net {GND} -pin  "ACC_GY:for:acc#5" {B(1)} -attr @path {/edge_detect/edge_detect:core/C5_3}
load net {PWR} -pin  "ACC_GY:for:acc#5" {B(2)} -attr @path {/edge_detect/edge_detect:core/C5_3}
load net {ACC_GY:for:acc#5.itm(0)} -pin  "ACC_GY:for:acc#5" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#5.itm}
load net {ACC_GY:for:acc#5.itm(1)} -pin  "ACC_GY:for:acc#5" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#5.itm}
load net {ACC_GY:for:acc#5.itm(2)} -pin  "ACC_GY:for:acc#5" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#5.itm}
load net {ACC_GY:for:acc#5.itm(3)} -pin  "ACC_GY:for:acc#5" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#5.itm}
load net {ACC_GY:for:acc#5.itm(4)} -pin  "ACC_GY:for:acc#5" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#5.itm}
load inst "ACC_GY:for:mux#11" "mux(32,10)" "INTERFACE" -attr xrf 9593 -attr oid 666 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#11} -attr area 205.163230 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(10,5,32)"
load net {regs.operator[]#3:slc(regs.regs).cse.sva(62)} -pin  "ACC_GY:for:mux#11" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#31.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(63)} -pin  "ACC_GY:for:mux#11" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#31.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(64)} -pin  "ACC_GY:for:mux#11" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#31.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(65)} -pin  "ACC_GY:for:mux#11" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#31.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(66)} -pin  "ACC_GY:for:mux#11" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#31.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(67)} -pin  "ACC_GY:for:mux#11" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#31.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(68)} -pin  "ACC_GY:for:mux#11" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#31.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(69)} -pin  "ACC_GY:for:mux#11" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#31.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(70)} -pin  "ACC_GY:for:mux#11" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#31.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(71)} -pin  "ACC_GY:for:mux#11" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#31.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(60)} -pin  "ACC_GY:for:mux#11" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva).itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(61)} -pin  "ACC_GY:for:mux#11" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva).itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(62)} -pin  "ACC_GY:for:mux#11" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva).itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(63)} -pin  "ACC_GY:for:mux#11" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva).itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(64)} -pin  "ACC_GY:for:mux#11" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva).itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(65)} -pin  "ACC_GY:for:mux#11" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva).itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(66)} -pin  "ACC_GY:for:mux#11" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva).itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(67)} -pin  "ACC_GY:for:mux#11" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva).itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(68)} -pin  "ACC_GY:for:mux#11" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva).itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(69)} -pin  "ACC_GY:for:mux#11" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva).itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(58)} -pin  "ACC_GY:for:mux#11" {A2(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#1.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(59)} -pin  "ACC_GY:for:mux#11" {A2(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#1.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(60)} -pin  "ACC_GY:for:mux#11" {A2(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#1.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(61)} -pin  "ACC_GY:for:mux#11" {A2(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#1.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(62)} -pin  "ACC_GY:for:mux#11" {A2(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#1.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(63)} -pin  "ACC_GY:for:mux#11" {A2(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#1.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(64)} -pin  "ACC_GY:for:mux#11" {A2(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#1.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(65)} -pin  "ACC_GY:for:mux#11" {A2(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#1.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(66)} -pin  "ACC_GY:for:mux#11" {A2(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#1.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(67)} -pin  "ACC_GY:for:mux#11" {A2(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#1.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(56)} -pin  "ACC_GY:for:mux#11" {A3(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#2.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(57)} -pin  "ACC_GY:for:mux#11" {A3(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#2.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(58)} -pin  "ACC_GY:for:mux#11" {A3(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#2.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(59)} -pin  "ACC_GY:for:mux#11" {A3(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#2.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(60)} -pin  "ACC_GY:for:mux#11" {A3(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#2.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(61)} -pin  "ACC_GY:for:mux#11" {A3(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#2.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(62)} -pin  "ACC_GY:for:mux#11" {A3(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#2.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(63)} -pin  "ACC_GY:for:mux#11" {A3(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#2.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(64)} -pin  "ACC_GY:for:mux#11" {A3(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#2.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(65)} -pin  "ACC_GY:for:mux#11" {A3(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#2.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(54)} -pin  "ACC_GY:for:mux#11" {A4(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#3.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(55)} -pin  "ACC_GY:for:mux#11" {A4(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#3.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(56)} -pin  "ACC_GY:for:mux#11" {A4(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#3.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(57)} -pin  "ACC_GY:for:mux#11" {A4(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#3.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(58)} -pin  "ACC_GY:for:mux#11" {A4(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#3.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(59)} -pin  "ACC_GY:for:mux#11" {A4(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#3.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(60)} -pin  "ACC_GY:for:mux#11" {A4(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#3.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(61)} -pin  "ACC_GY:for:mux#11" {A4(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#3.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(62)} -pin  "ACC_GY:for:mux#11" {A4(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#3.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(63)} -pin  "ACC_GY:for:mux#11" {A4(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#3.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(52)} -pin  "ACC_GY:for:mux#11" {A5(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#4.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(53)} -pin  "ACC_GY:for:mux#11" {A5(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#4.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(54)} -pin  "ACC_GY:for:mux#11" {A5(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#4.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(55)} -pin  "ACC_GY:for:mux#11" {A5(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#4.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(56)} -pin  "ACC_GY:for:mux#11" {A5(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#4.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(57)} -pin  "ACC_GY:for:mux#11" {A5(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#4.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(58)} -pin  "ACC_GY:for:mux#11" {A5(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#4.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(59)} -pin  "ACC_GY:for:mux#11" {A5(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#4.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(60)} -pin  "ACC_GY:for:mux#11" {A5(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#4.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(61)} -pin  "ACC_GY:for:mux#11" {A5(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#4.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(50)} -pin  "ACC_GY:for:mux#11" {A6(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#5.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(51)} -pin  "ACC_GY:for:mux#11" {A6(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#5.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(52)} -pin  "ACC_GY:for:mux#11" {A6(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#5.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(53)} -pin  "ACC_GY:for:mux#11" {A6(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#5.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(54)} -pin  "ACC_GY:for:mux#11" {A6(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#5.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(55)} -pin  "ACC_GY:for:mux#11" {A6(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#5.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(56)} -pin  "ACC_GY:for:mux#11" {A6(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#5.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(57)} -pin  "ACC_GY:for:mux#11" {A6(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#5.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(58)} -pin  "ACC_GY:for:mux#11" {A6(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#5.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(59)} -pin  "ACC_GY:for:mux#11" {A6(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#5.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(48)} -pin  "ACC_GY:for:mux#11" {A7(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#6.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(49)} -pin  "ACC_GY:for:mux#11" {A7(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#6.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(50)} -pin  "ACC_GY:for:mux#11" {A7(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#6.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(51)} -pin  "ACC_GY:for:mux#11" {A7(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#6.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(52)} -pin  "ACC_GY:for:mux#11" {A7(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#6.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(53)} -pin  "ACC_GY:for:mux#11" {A7(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#6.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(54)} -pin  "ACC_GY:for:mux#11" {A7(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#6.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(55)} -pin  "ACC_GY:for:mux#11" {A7(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#6.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(56)} -pin  "ACC_GY:for:mux#11" {A7(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#6.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(57)} -pin  "ACC_GY:for:mux#11" {A7(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#6.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(46)} -pin  "ACC_GY:for:mux#11" {A8(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#7.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(47)} -pin  "ACC_GY:for:mux#11" {A8(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#7.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(48)} -pin  "ACC_GY:for:mux#11" {A8(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#7.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(49)} -pin  "ACC_GY:for:mux#11" {A8(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#7.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(50)} -pin  "ACC_GY:for:mux#11" {A8(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#7.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(51)} -pin  "ACC_GY:for:mux#11" {A8(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#7.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(52)} -pin  "ACC_GY:for:mux#11" {A8(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#7.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(53)} -pin  "ACC_GY:for:mux#11" {A8(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#7.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(54)} -pin  "ACC_GY:for:mux#11" {A8(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#7.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(55)} -pin  "ACC_GY:for:mux#11" {A8(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#7.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(44)} -pin  "ACC_GY:for:mux#11" {A9(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#8.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(45)} -pin  "ACC_GY:for:mux#11" {A9(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#8.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(46)} -pin  "ACC_GY:for:mux#11" {A9(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#8.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(47)} -pin  "ACC_GY:for:mux#11" {A9(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#8.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(48)} -pin  "ACC_GY:for:mux#11" {A9(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#8.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(49)} -pin  "ACC_GY:for:mux#11" {A9(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#8.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(50)} -pin  "ACC_GY:for:mux#11" {A9(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#8.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(51)} -pin  "ACC_GY:for:mux#11" {A9(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#8.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(52)} -pin  "ACC_GY:for:mux#11" {A9(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#8.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(53)} -pin  "ACC_GY:for:mux#11" {A9(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#8.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(42)} -pin  "ACC_GY:for:mux#11" {A10(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#9.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(43)} -pin  "ACC_GY:for:mux#11" {A10(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#9.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(44)} -pin  "ACC_GY:for:mux#11" {A10(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#9.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(45)} -pin  "ACC_GY:for:mux#11" {A10(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#9.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(46)} -pin  "ACC_GY:for:mux#11" {A10(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#9.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(47)} -pin  "ACC_GY:for:mux#11" {A10(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#9.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(48)} -pin  "ACC_GY:for:mux#11" {A10(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#9.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(49)} -pin  "ACC_GY:for:mux#11" {A10(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#9.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(50)} -pin  "ACC_GY:for:mux#11" {A10(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#9.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(51)} -pin  "ACC_GY:for:mux#11" {A10(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#9.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(40)} -pin  "ACC_GY:for:mux#11" {A11(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#10.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(41)} -pin  "ACC_GY:for:mux#11" {A11(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#10.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(42)} -pin  "ACC_GY:for:mux#11" {A11(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#10.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(43)} -pin  "ACC_GY:for:mux#11" {A11(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#10.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(44)} -pin  "ACC_GY:for:mux#11" {A11(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#10.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(45)} -pin  "ACC_GY:for:mux#11" {A11(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#10.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(46)} -pin  "ACC_GY:for:mux#11" {A11(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#10.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(47)} -pin  "ACC_GY:for:mux#11" {A11(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#10.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(48)} -pin  "ACC_GY:for:mux#11" {A11(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#10.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(49)} -pin  "ACC_GY:for:mux#11" {A11(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#10.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(38)} -pin  "ACC_GY:for:mux#11" {A12(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#11.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(39)} -pin  "ACC_GY:for:mux#11" {A12(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#11.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(40)} -pin  "ACC_GY:for:mux#11" {A12(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#11.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(41)} -pin  "ACC_GY:for:mux#11" {A12(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#11.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(42)} -pin  "ACC_GY:for:mux#11" {A12(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#11.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(43)} -pin  "ACC_GY:for:mux#11" {A12(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#11.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(44)} -pin  "ACC_GY:for:mux#11" {A12(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#11.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(45)} -pin  "ACC_GY:for:mux#11" {A12(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#11.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(46)} -pin  "ACC_GY:for:mux#11" {A12(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#11.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(47)} -pin  "ACC_GY:for:mux#11" {A12(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#11.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(36)} -pin  "ACC_GY:for:mux#11" {A13(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#12.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(37)} -pin  "ACC_GY:for:mux#11" {A13(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#12.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(38)} -pin  "ACC_GY:for:mux#11" {A13(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#12.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(39)} -pin  "ACC_GY:for:mux#11" {A13(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#12.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(40)} -pin  "ACC_GY:for:mux#11" {A13(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#12.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(41)} -pin  "ACC_GY:for:mux#11" {A13(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#12.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(42)} -pin  "ACC_GY:for:mux#11" {A13(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#12.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(43)} -pin  "ACC_GY:for:mux#11" {A13(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#12.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(44)} -pin  "ACC_GY:for:mux#11" {A13(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#12.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(45)} -pin  "ACC_GY:for:mux#11" {A13(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#12.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(34)} -pin  "ACC_GY:for:mux#11" {A14(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#13.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(35)} -pin  "ACC_GY:for:mux#11" {A14(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#13.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(36)} -pin  "ACC_GY:for:mux#11" {A14(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#13.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(37)} -pin  "ACC_GY:for:mux#11" {A14(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#13.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(38)} -pin  "ACC_GY:for:mux#11" {A14(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#13.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(39)} -pin  "ACC_GY:for:mux#11" {A14(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#13.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(40)} -pin  "ACC_GY:for:mux#11" {A14(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#13.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(41)} -pin  "ACC_GY:for:mux#11" {A14(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#13.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(42)} -pin  "ACC_GY:for:mux#11" {A14(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#13.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(43)} -pin  "ACC_GY:for:mux#11" {A14(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#13.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(32)} -pin  "ACC_GY:for:mux#11" {A15(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#14.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(33)} -pin  "ACC_GY:for:mux#11" {A15(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#14.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(34)} -pin  "ACC_GY:for:mux#11" {A15(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#14.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(35)} -pin  "ACC_GY:for:mux#11" {A15(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#14.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(36)} -pin  "ACC_GY:for:mux#11" {A15(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#14.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(37)} -pin  "ACC_GY:for:mux#11" {A15(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#14.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(38)} -pin  "ACC_GY:for:mux#11" {A15(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#14.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(39)} -pin  "ACC_GY:for:mux#11" {A15(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#14.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(40)} -pin  "ACC_GY:for:mux#11" {A15(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#14.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(41)} -pin  "ACC_GY:for:mux#11" {A15(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#14.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(30)} -pin  "ACC_GY:for:mux#11" {A16(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#15.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(31)} -pin  "ACC_GY:for:mux#11" {A16(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#15.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(32)} -pin  "ACC_GY:for:mux#11" {A16(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#15.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(33)} -pin  "ACC_GY:for:mux#11" {A16(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#15.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(34)} -pin  "ACC_GY:for:mux#11" {A16(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#15.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(35)} -pin  "ACC_GY:for:mux#11" {A16(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#15.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(36)} -pin  "ACC_GY:for:mux#11" {A16(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#15.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(37)} -pin  "ACC_GY:for:mux#11" {A16(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#15.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(38)} -pin  "ACC_GY:for:mux#11" {A16(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#15.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(39)} -pin  "ACC_GY:for:mux#11" {A16(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#15.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(28)} -pin  "ACC_GY:for:mux#11" {A17(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#16.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(29)} -pin  "ACC_GY:for:mux#11" {A17(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#16.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(30)} -pin  "ACC_GY:for:mux#11" {A17(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#16.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(31)} -pin  "ACC_GY:for:mux#11" {A17(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#16.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(32)} -pin  "ACC_GY:for:mux#11" {A17(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#16.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(33)} -pin  "ACC_GY:for:mux#11" {A17(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#16.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(34)} -pin  "ACC_GY:for:mux#11" {A17(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#16.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(35)} -pin  "ACC_GY:for:mux#11" {A17(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#16.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(36)} -pin  "ACC_GY:for:mux#11" {A17(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#16.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(37)} -pin  "ACC_GY:for:mux#11" {A17(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#16.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(26)} -pin  "ACC_GY:for:mux#11" {A18(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#17.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(27)} -pin  "ACC_GY:for:mux#11" {A18(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#17.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(28)} -pin  "ACC_GY:for:mux#11" {A18(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#17.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(29)} -pin  "ACC_GY:for:mux#11" {A18(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#17.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(30)} -pin  "ACC_GY:for:mux#11" {A18(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#17.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(31)} -pin  "ACC_GY:for:mux#11" {A18(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#17.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(32)} -pin  "ACC_GY:for:mux#11" {A18(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#17.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(33)} -pin  "ACC_GY:for:mux#11" {A18(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#17.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(34)} -pin  "ACC_GY:for:mux#11" {A18(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#17.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(35)} -pin  "ACC_GY:for:mux#11" {A18(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#17.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(24)} -pin  "ACC_GY:for:mux#11" {A19(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#18.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(25)} -pin  "ACC_GY:for:mux#11" {A19(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#18.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(26)} -pin  "ACC_GY:for:mux#11" {A19(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#18.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(27)} -pin  "ACC_GY:for:mux#11" {A19(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#18.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(28)} -pin  "ACC_GY:for:mux#11" {A19(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#18.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(29)} -pin  "ACC_GY:for:mux#11" {A19(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#18.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(30)} -pin  "ACC_GY:for:mux#11" {A19(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#18.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(31)} -pin  "ACC_GY:for:mux#11" {A19(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#18.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(32)} -pin  "ACC_GY:for:mux#11" {A19(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#18.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(33)} -pin  "ACC_GY:for:mux#11" {A19(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#18.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(22)} -pin  "ACC_GY:for:mux#11" {A20(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#19.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(23)} -pin  "ACC_GY:for:mux#11" {A20(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#19.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(24)} -pin  "ACC_GY:for:mux#11" {A20(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#19.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(25)} -pin  "ACC_GY:for:mux#11" {A20(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#19.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(26)} -pin  "ACC_GY:for:mux#11" {A20(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#19.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(27)} -pin  "ACC_GY:for:mux#11" {A20(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#19.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(28)} -pin  "ACC_GY:for:mux#11" {A20(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#19.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(29)} -pin  "ACC_GY:for:mux#11" {A20(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#19.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(30)} -pin  "ACC_GY:for:mux#11" {A20(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#19.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(31)} -pin  "ACC_GY:for:mux#11" {A20(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#19.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(20)} -pin  "ACC_GY:for:mux#11" {A21(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#20.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(21)} -pin  "ACC_GY:for:mux#11" {A21(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#20.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(22)} -pin  "ACC_GY:for:mux#11" {A21(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#20.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(23)} -pin  "ACC_GY:for:mux#11" {A21(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#20.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(24)} -pin  "ACC_GY:for:mux#11" {A21(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#20.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(25)} -pin  "ACC_GY:for:mux#11" {A21(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#20.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(26)} -pin  "ACC_GY:for:mux#11" {A21(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#20.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(27)} -pin  "ACC_GY:for:mux#11" {A21(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#20.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(28)} -pin  "ACC_GY:for:mux#11" {A21(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#20.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(29)} -pin  "ACC_GY:for:mux#11" {A21(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#20.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(18)} -pin  "ACC_GY:for:mux#11" {A22(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#21.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(19)} -pin  "ACC_GY:for:mux#11" {A22(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#21.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(20)} -pin  "ACC_GY:for:mux#11" {A22(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#21.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(21)} -pin  "ACC_GY:for:mux#11" {A22(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#21.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(22)} -pin  "ACC_GY:for:mux#11" {A22(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#21.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(23)} -pin  "ACC_GY:for:mux#11" {A22(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#21.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(24)} -pin  "ACC_GY:for:mux#11" {A22(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#21.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(25)} -pin  "ACC_GY:for:mux#11" {A22(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#21.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(26)} -pin  "ACC_GY:for:mux#11" {A22(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#21.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(27)} -pin  "ACC_GY:for:mux#11" {A22(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#21.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(16)} -pin  "ACC_GY:for:mux#11" {A23(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#22.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(17)} -pin  "ACC_GY:for:mux#11" {A23(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#22.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(18)} -pin  "ACC_GY:for:mux#11" {A23(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#22.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(19)} -pin  "ACC_GY:for:mux#11" {A23(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#22.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(20)} -pin  "ACC_GY:for:mux#11" {A23(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#22.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(21)} -pin  "ACC_GY:for:mux#11" {A23(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#22.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(22)} -pin  "ACC_GY:for:mux#11" {A23(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#22.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(23)} -pin  "ACC_GY:for:mux#11" {A23(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#22.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(24)} -pin  "ACC_GY:for:mux#11" {A23(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#22.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(25)} -pin  "ACC_GY:for:mux#11" {A23(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#22.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(14)} -pin  "ACC_GY:for:mux#11" {A24(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#23.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(15)} -pin  "ACC_GY:for:mux#11" {A24(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#23.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(16)} -pin  "ACC_GY:for:mux#11" {A24(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#23.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(17)} -pin  "ACC_GY:for:mux#11" {A24(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#23.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(18)} -pin  "ACC_GY:for:mux#11" {A24(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#23.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(19)} -pin  "ACC_GY:for:mux#11" {A24(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#23.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(20)} -pin  "ACC_GY:for:mux#11" {A24(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#23.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(21)} -pin  "ACC_GY:for:mux#11" {A24(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#23.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(22)} -pin  "ACC_GY:for:mux#11" {A24(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#23.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(23)} -pin  "ACC_GY:for:mux#11" {A24(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#23.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(12)} -pin  "ACC_GY:for:mux#11" {A25(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#24.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(13)} -pin  "ACC_GY:for:mux#11" {A25(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#24.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(14)} -pin  "ACC_GY:for:mux#11" {A25(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#24.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(15)} -pin  "ACC_GY:for:mux#11" {A25(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#24.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(16)} -pin  "ACC_GY:for:mux#11" {A25(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#24.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(17)} -pin  "ACC_GY:for:mux#11" {A25(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#24.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(18)} -pin  "ACC_GY:for:mux#11" {A25(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#24.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(19)} -pin  "ACC_GY:for:mux#11" {A25(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#24.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(20)} -pin  "ACC_GY:for:mux#11" {A25(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#24.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(21)} -pin  "ACC_GY:for:mux#11" {A25(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#24.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(10)} -pin  "ACC_GY:for:mux#11" {A26(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#25.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(11)} -pin  "ACC_GY:for:mux#11" {A26(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#25.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(12)} -pin  "ACC_GY:for:mux#11" {A26(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#25.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(13)} -pin  "ACC_GY:for:mux#11" {A26(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#25.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(14)} -pin  "ACC_GY:for:mux#11" {A26(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#25.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(15)} -pin  "ACC_GY:for:mux#11" {A26(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#25.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(16)} -pin  "ACC_GY:for:mux#11" {A26(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#25.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(17)} -pin  "ACC_GY:for:mux#11" {A26(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#25.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(18)} -pin  "ACC_GY:for:mux#11" {A26(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#25.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(19)} -pin  "ACC_GY:for:mux#11" {A26(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#25.itm}
load net {DC} -pin  "ACC_GY:for:mux#11" {A27(0)} -attr @path {/edge_detect/edge_detect:core/C----------_10}
load net {DC} -pin  "ACC_GY:for:mux#11" {A27(1)} -attr @path {/edge_detect/edge_detect:core/C----------_10}
load net {DC} -pin  "ACC_GY:for:mux#11" {A27(2)} -attr @path {/edge_detect/edge_detect:core/C----------_10}
load net {DC} -pin  "ACC_GY:for:mux#11" {A27(3)} -attr @path {/edge_detect/edge_detect:core/C----------_10}
load net {DC} -pin  "ACC_GY:for:mux#11" {A27(4)} -attr @path {/edge_detect/edge_detect:core/C----------_10}
load net {DC} -pin  "ACC_GY:for:mux#11" {A27(5)} -attr @path {/edge_detect/edge_detect:core/C----------_10}
load net {DC} -pin  "ACC_GY:for:mux#11" {A27(6)} -attr @path {/edge_detect/edge_detect:core/C----------_10}
load net {DC} -pin  "ACC_GY:for:mux#11" {A27(7)} -attr @path {/edge_detect/edge_detect:core/C----------_10}
load net {DC} -pin  "ACC_GY:for:mux#11" {A27(8)} -attr @path {/edge_detect/edge_detect:core/C----------_10}
load net {DC} -pin  "ACC_GY:for:mux#11" {A27(9)} -attr @path {/edge_detect/edge_detect:core/C----------_10}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(70)} -pin  "ACC_GY:for:mux#11" {A28(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#32.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(71)} -pin  "ACC_GY:for:mux#11" {A28(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#32.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(72)} -pin  "ACC_GY:for:mux#11" {A28(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#32.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(73)} -pin  "ACC_GY:for:mux#11" {A28(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#32.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(74)} -pin  "ACC_GY:for:mux#11" {A28(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#32.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(75)} -pin  "ACC_GY:for:mux#11" {A28(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#32.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(76)} -pin  "ACC_GY:for:mux#11" {A28(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#32.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(77)} -pin  "ACC_GY:for:mux#11" {A28(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#32.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(78)} -pin  "ACC_GY:for:mux#11" {A28(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#32.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(79)} -pin  "ACC_GY:for:mux#11" {A28(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#32.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(68)} -pin  "ACC_GY:for:mux#11" {A29(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#33.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(69)} -pin  "ACC_GY:for:mux#11" {A29(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#33.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(70)} -pin  "ACC_GY:for:mux#11" {A29(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#33.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(71)} -pin  "ACC_GY:for:mux#11" {A29(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#33.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(72)} -pin  "ACC_GY:for:mux#11" {A29(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#33.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(73)} -pin  "ACC_GY:for:mux#11" {A29(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#33.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(74)} -pin  "ACC_GY:for:mux#11" {A29(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#33.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(75)} -pin  "ACC_GY:for:mux#11" {A29(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#33.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(76)} -pin  "ACC_GY:for:mux#11" {A29(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#33.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(77)} -pin  "ACC_GY:for:mux#11" {A29(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#33.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(66)} -pin  "ACC_GY:for:mux#11" {A30(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#34.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(67)} -pin  "ACC_GY:for:mux#11" {A30(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#34.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(68)} -pin  "ACC_GY:for:mux#11" {A30(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#34.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(69)} -pin  "ACC_GY:for:mux#11" {A30(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#34.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(70)} -pin  "ACC_GY:for:mux#11" {A30(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#34.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(71)} -pin  "ACC_GY:for:mux#11" {A30(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#34.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(72)} -pin  "ACC_GY:for:mux#11" {A30(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#34.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(73)} -pin  "ACC_GY:for:mux#11" {A30(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#34.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(74)} -pin  "ACC_GY:for:mux#11" {A30(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#34.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(75)} -pin  "ACC_GY:for:mux#11" {A30(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#34.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(64)} -pin  "ACC_GY:for:mux#11" {A31(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#35.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(65)} -pin  "ACC_GY:for:mux#11" {A31(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#35.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(66)} -pin  "ACC_GY:for:mux#11" {A31(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#35.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(67)} -pin  "ACC_GY:for:mux#11" {A31(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#35.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(68)} -pin  "ACC_GY:for:mux#11" {A31(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#35.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(69)} -pin  "ACC_GY:for:mux#11" {A31(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#35.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(70)} -pin  "ACC_GY:for:mux#11" {A31(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#35.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(71)} -pin  "ACC_GY:for:mux#11" {A31(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#35.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(72)} -pin  "ACC_GY:for:mux#11" {A31(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#35.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(73)} -pin  "ACC_GY:for:mux#11" {A31(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#35.itm}
load net {ACC_GY:for:acc#5.itm(0)} -pin  "ACC_GY:for:mux#11" {S(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#5.itm}
load net {ACC_GY:for:acc#5.itm(1)} -pin  "ACC_GY:for:mux#11" {S(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#5.itm}
load net {ACC_GY:for:acc#5.itm(2)} -pin  "ACC_GY:for:mux#11" {S(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#5.itm}
load net {ACC_GY:for:acc#5.itm(3)} -pin  "ACC_GY:for:mux#11" {S(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#5.itm}
load net {ACC_GY:for:acc#5.itm(4)} -pin  "ACC_GY:for:mux#11" {S(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#5.itm}
load net {ACC_GY:for:mux#11.itm(0)} -pin  "ACC_GY:for:mux#11" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#11.itm}
load net {ACC_GY:for:mux#11.itm(1)} -pin  "ACC_GY:for:mux#11" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#11.itm}
load net {ACC_GY:for:mux#11.itm(2)} -pin  "ACC_GY:for:mux#11" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#11.itm}
load net {ACC_GY:for:mux#11.itm(3)} -pin  "ACC_GY:for:mux#11" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#11.itm}
load net {ACC_GY:for:mux#11.itm(4)} -pin  "ACC_GY:for:mux#11" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#11.itm}
load net {ACC_GY:for:mux#11.itm(5)} -pin  "ACC_GY:for:mux#11" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#11.itm}
load net {ACC_GY:for:mux#11.itm(6)} -pin  "ACC_GY:for:mux#11" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#11.itm}
load net {ACC_GY:for:mux#11.itm(7)} -pin  "ACC_GY:for:mux#11" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#11.itm}
load net {ACC_GY:for:mux#11.itm(8)} -pin  "ACC_GY:for:mux#11" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#11.itm}
load net {ACC_GY:for:mux#11.itm(9)} -pin  "ACC_GY:for:mux#11" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#11.itm}
load inst "and#100" "and(2,10)" "INTERFACE" -attr vt d -attr @path {/edge_detect/edge_detect:core/and#100} -attr area 7.299324 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(10,2)"
load net {ACC_GY:for:mux#11.itm(0)} -pin  "and#100" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#11.itm}
load net {ACC_GY:for:mux#11.itm(1)} -pin  "and#100" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#11.itm}
load net {ACC_GY:for:mux#11.itm(2)} -pin  "and#100" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#11.itm}
load net {ACC_GY:for:mux#11.itm(3)} -pin  "and#100" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#11.itm}
load net {ACC_GY:for:mux#11.itm(4)} -pin  "and#100" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#11.itm}
load net {ACC_GY:for:mux#11.itm(5)} -pin  "and#100" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#11.itm}
load net {ACC_GY:for:mux#11.itm(6)} -pin  "and#100" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#11.itm}
load net {ACC_GY:for:mux#11.itm(7)} -pin  "and#100" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#11.itm}
load net {ACC_GY:for:mux#11.itm(8)} -pin  "and#100" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#11.itm}
load net {ACC_GY:for:mux#11.itm(9)} -pin  "and#100" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#11.itm}
load net {ACC_GY:for:mux.itm} -pin  "and#100" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#56}
load net {ACC_GY:for:mux.itm} -pin  "and#100" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#56}
load net {ACC_GY:for:mux.itm} -pin  "and#100" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#56}
load net {ACC_GY:for:mux.itm} -pin  "and#100" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#56}
load net {ACC_GY:for:mux.itm} -pin  "and#100" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#56}
load net {ACC_GY:for:mux.itm} -pin  "and#100" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#56}
load net {ACC_GY:for:mux.itm} -pin  "and#100" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#56}
load net {ACC_GY:for:mux.itm} -pin  "and#100" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#56}
load net {ACC_GY:for:mux.itm} -pin  "and#100" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#56}
load net {ACC_GY:for:mux.itm} -pin  "and#100" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#56}
load net {mux#38.itm(0)} -pin  "and#100" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#38.itm}
load net {mux#38.itm(1)} -pin  "and#100" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#38.itm}
load net {mux#38.itm(2)} -pin  "and#100" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#38.itm}
load net {mux#38.itm(3)} -pin  "and#100" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#38.itm}
load net {mux#38.itm(4)} -pin  "and#100" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#38.itm}
load net {mux#38.itm(5)} -pin  "and#100" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#38.itm}
load net {mux#38.itm(6)} -pin  "and#100" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#38.itm}
load net {mux#38.itm(7)} -pin  "and#100" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#38.itm}
load net {mux#38.itm(8)} -pin  "and#100" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#38.itm}
load net {mux#38.itm(9)} -pin  "and#100" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#38.itm}
load inst "ACC_GY:for:acc#4" "add(16,-1,10,0,16)" "INTERFACE" -attr xrf 9594 -attr oid 667 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#4} -attr area 17.189078 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(16,0,16,0,16)"
load net {ACC_GY:for:mux#10.itm(0)} -pin  "ACC_GY:for:acc#4" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#10.itm}
load net {ACC_GY:for:mux#10.itm(1)} -pin  "ACC_GY:for:acc#4" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#10.itm}
load net {ACC_GY:for:mux#10.itm(2)} -pin  "ACC_GY:for:acc#4" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#10.itm}
load net {ACC_GY:for:mux#10.itm(3)} -pin  "ACC_GY:for:acc#4" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#10.itm}
load net {ACC_GY:for:mux#10.itm(4)} -pin  "ACC_GY:for:acc#4" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#10.itm}
load net {ACC_GY:for:mux#10.itm(5)} -pin  "ACC_GY:for:acc#4" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#10.itm}
load net {ACC_GY:for:mux#10.itm(6)} -pin  "ACC_GY:for:acc#4" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#10.itm}
load net {ACC_GY:for:mux#10.itm(7)} -pin  "ACC_GY:for:acc#4" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#10.itm}
load net {ACC_GY:for:mux#10.itm(8)} -pin  "ACC_GY:for:acc#4" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#10.itm}
load net {ACC_GY:for:mux#10.itm(9)} -pin  "ACC_GY:for:acc#4" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#10.itm}
load net {ACC_GY:for:mux#10.itm(10)} -pin  "ACC_GY:for:acc#4" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#10.itm}
load net {ACC_GY:for:mux#10.itm(11)} -pin  "ACC_GY:for:acc#4" {A(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#10.itm}
load net {ACC_GY:for:mux#10.itm(12)} -pin  "ACC_GY:for:acc#4" {A(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#10.itm}
load net {ACC_GY:for:mux#10.itm(13)} -pin  "ACC_GY:for:acc#4" {A(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#10.itm}
load net {ACC_GY:for:mux#10.itm(14)} -pin  "ACC_GY:for:acc#4" {A(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#10.itm}
load net {ACC_GY:for:mux#10.itm(15)} -pin  "ACC_GY:for:acc#4" {A(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#10.itm}
load net {mux#38.itm(0)} -pin  "ACC_GY:for:acc#4" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#38.itm}
load net {mux#38.itm(1)} -pin  "ACC_GY:for:acc#4" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#38.itm}
load net {mux#38.itm(2)} -pin  "ACC_GY:for:acc#4" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#38.itm}
load net {mux#38.itm(3)} -pin  "ACC_GY:for:acc#4" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#38.itm}
load net {mux#38.itm(4)} -pin  "ACC_GY:for:acc#4" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#38.itm}
load net {mux#38.itm(5)} -pin  "ACC_GY:for:acc#4" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#38.itm}
load net {mux#38.itm(6)} -pin  "ACC_GY:for:acc#4" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#38.itm}
load net {mux#38.itm(7)} -pin  "ACC_GY:for:acc#4" {B(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#38.itm}
load net {mux#38.itm(8)} -pin  "ACC_GY:for:acc#4" {B(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#38.itm}
load net {mux#38.itm(9)} -pin  "ACC_GY:for:acc#4" {B(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#38.itm}
load net {ACC_GY:for:acc#4.ctmp.sva(0)} -pin  "ACC_GY:for:acc#4" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#4.ctmp.sva}
load net {ACC_GY:for:acc#4.ctmp.sva(1)} -pin  "ACC_GY:for:acc#4" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#4.ctmp.sva}
load net {ACC_GY:for:acc#4.ctmp.sva(2)} -pin  "ACC_GY:for:acc#4" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#4.ctmp.sva}
load net {ACC_GY:for:acc#4.ctmp.sva(3)} -pin  "ACC_GY:for:acc#4" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#4.ctmp.sva}
load net {ACC_GY:for:acc#4.ctmp.sva(4)} -pin  "ACC_GY:for:acc#4" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#4.ctmp.sva}
load net {ACC_GY:for:acc#4.ctmp.sva(5)} -pin  "ACC_GY:for:acc#4" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#4.ctmp.sva}
load net {ACC_GY:for:acc#4.ctmp.sva(6)} -pin  "ACC_GY:for:acc#4" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#4.ctmp.sva}
load net {ACC_GY:for:acc#4.ctmp.sva(7)} -pin  "ACC_GY:for:acc#4" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#4.ctmp.sva}
load net {ACC_GY:for:acc#4.ctmp.sva(8)} -pin  "ACC_GY:for:acc#4" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#4.ctmp.sva}
load net {ACC_GY:for:acc#4.ctmp.sva(9)} -pin  "ACC_GY:for:acc#4" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#4.ctmp.sva}
load net {ACC_GY:for:acc#4.ctmp.sva(10)} -pin  "ACC_GY:for:acc#4" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#4.ctmp.sva}
load net {ACC_GY:for:acc#4.ctmp.sva(11)} -pin  "ACC_GY:for:acc#4" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#4.ctmp.sva}
load net {ACC_GY:for:acc#4.ctmp.sva(12)} -pin  "ACC_GY:for:acc#4" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#4.ctmp.sva}
load net {ACC_GY:for:acc#4.ctmp.sva(13)} -pin  "ACC_GY:for:acc#4" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#4.ctmp.sva}
load net {ACC_GY:for:acc#4.ctmp.sva(14)} -pin  "ACC_GY:for:acc#4" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#4.ctmp.sva}
load net {ACC_GY:for:acc#4.ctmp.sva(15)} -pin  "ACC_GY:for:acc#4" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#4.ctmp.sva}
load inst "ACC_GY:for:mux#9" "mux(4,16)" "INTERFACE" -attr xrf 9595 -attr oid 668 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#9} -attr area 35.614128 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(16,2,4)"
load net {DC} -pin  "ACC_GY:for:mux#9" {A0(0)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC_GY:for:mux#9" {A0(1)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC_GY:for:mux#9" {A0(2)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC_GY:for:mux#9" {A0(3)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC_GY:for:mux#9" {A0(4)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC_GY:for:mux#9" {A0(5)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC_GY:for:mux#9" {A0(6)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC_GY:for:mux#9" {A0(7)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC_GY:for:mux#9" {A0(8)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC_GY:for:mux#9" {A0(9)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC_GY:for:mux#9" {A0(10)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC_GY:for:mux#9" {A0(11)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC_GY:for:mux#9" {A0(12)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC_GY:for:mux#9" {A0(13)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC_GY:for:mux#9" {A0(14)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC_GY:for:mux#9" {A0(15)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {red_y(2).lpi#1.dfm#1(0)} -pin  "ACC_GY:for:mux#9" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(2).lpi#1.dfm#1}
load net {red_y(2).lpi#1.dfm#1(1)} -pin  "ACC_GY:for:mux#9" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(2).lpi#1.dfm#1}
load net {red_y(2).lpi#1.dfm#1(2)} -pin  "ACC_GY:for:mux#9" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(2).lpi#1.dfm#1}
load net {red_y(2).lpi#1.dfm#1(3)} -pin  "ACC_GY:for:mux#9" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(2).lpi#1.dfm#1}
load net {red_y(2).lpi#1.dfm#1(4)} -pin  "ACC_GY:for:mux#9" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(2).lpi#1.dfm#1}
load net {red_y(2).lpi#1.dfm#1(5)} -pin  "ACC_GY:for:mux#9" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(2).lpi#1.dfm#1}
load net {red_y(2).lpi#1.dfm#1(6)} -pin  "ACC_GY:for:mux#9" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(2).lpi#1.dfm#1}
load net {red_y(2).lpi#1.dfm#1(7)} -pin  "ACC_GY:for:mux#9" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(2).lpi#1.dfm#1}
load net {red_y(2).lpi#1.dfm#1(8)} -pin  "ACC_GY:for:mux#9" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(2).lpi#1.dfm#1}
load net {red_y(2).lpi#1.dfm#1(9)} -pin  "ACC_GY:for:mux#9" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(2).lpi#1.dfm#1}
load net {red_y(2).lpi#1.dfm#1(10)} -pin  "ACC_GY:for:mux#9" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(2).lpi#1.dfm#1}
load net {red_y(2).lpi#1.dfm#1(11)} -pin  "ACC_GY:for:mux#9" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(2).lpi#1.dfm#1}
load net {red_y(2).lpi#1.dfm#1(12)} -pin  "ACC_GY:for:mux#9" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(2).lpi#1.dfm#1}
load net {red_y(2).lpi#1.dfm#1(13)} -pin  "ACC_GY:for:mux#9" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(2).lpi#1.dfm#1}
load net {red_y(2).lpi#1.dfm#1(14)} -pin  "ACC_GY:for:mux#9" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(2).lpi#1.dfm#1}
load net {red_y(2).lpi#1.dfm#1(15)} -pin  "ACC_GY:for:mux#9" {A1(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(2).lpi#1.dfm#1}
load net {red_y(1).lpi#1.dfm#1(0)} -pin  "ACC_GY:for:mux#9" {A2(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(1).lpi#1.dfm#1}
load net {red_y(1).lpi#1.dfm#1(1)} -pin  "ACC_GY:for:mux#9" {A2(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(1).lpi#1.dfm#1}
load net {red_y(1).lpi#1.dfm#1(2)} -pin  "ACC_GY:for:mux#9" {A2(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(1).lpi#1.dfm#1}
load net {red_y(1).lpi#1.dfm#1(3)} -pin  "ACC_GY:for:mux#9" {A2(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(1).lpi#1.dfm#1}
load net {red_y(1).lpi#1.dfm#1(4)} -pin  "ACC_GY:for:mux#9" {A2(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(1).lpi#1.dfm#1}
load net {red_y(1).lpi#1.dfm#1(5)} -pin  "ACC_GY:for:mux#9" {A2(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(1).lpi#1.dfm#1}
load net {red_y(1).lpi#1.dfm#1(6)} -pin  "ACC_GY:for:mux#9" {A2(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(1).lpi#1.dfm#1}
load net {red_y(1).lpi#1.dfm#1(7)} -pin  "ACC_GY:for:mux#9" {A2(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(1).lpi#1.dfm#1}
load net {red_y(1).lpi#1.dfm#1(8)} -pin  "ACC_GY:for:mux#9" {A2(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(1).lpi#1.dfm#1}
load net {red_y(1).lpi#1.dfm#1(9)} -pin  "ACC_GY:for:mux#9" {A2(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(1).lpi#1.dfm#1}
load net {red_y(1).lpi#1.dfm#1(10)} -pin  "ACC_GY:for:mux#9" {A2(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(1).lpi#1.dfm#1}
load net {red_y(1).lpi#1.dfm#1(11)} -pin  "ACC_GY:for:mux#9" {A2(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(1).lpi#1.dfm#1}
load net {red_y(1).lpi#1.dfm#1(12)} -pin  "ACC_GY:for:mux#9" {A2(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(1).lpi#1.dfm#1}
load net {red_y(1).lpi#1.dfm#1(13)} -pin  "ACC_GY:for:mux#9" {A2(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(1).lpi#1.dfm#1}
load net {red_y(1).lpi#1.dfm#1(14)} -pin  "ACC_GY:for:mux#9" {A2(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(1).lpi#1.dfm#1}
load net {red_y(1).lpi#1.dfm#1(15)} -pin  "ACC_GY:for:mux#9" {A2(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(1).lpi#1.dfm#1}
load net {red_y(0).lpi#1.dfm#1(0)} -pin  "ACC_GY:for:mux#9" {A3(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(0).lpi#1.dfm#1}
load net {red_y(0).lpi#1.dfm#1(1)} -pin  "ACC_GY:for:mux#9" {A3(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(0).lpi#1.dfm#1}
load net {red_y(0).lpi#1.dfm#1(2)} -pin  "ACC_GY:for:mux#9" {A3(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(0).lpi#1.dfm#1}
load net {red_y(0).lpi#1.dfm#1(3)} -pin  "ACC_GY:for:mux#9" {A3(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(0).lpi#1.dfm#1}
load net {red_y(0).lpi#1.dfm#1(4)} -pin  "ACC_GY:for:mux#9" {A3(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(0).lpi#1.dfm#1}
load net {red_y(0).lpi#1.dfm#1(5)} -pin  "ACC_GY:for:mux#9" {A3(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(0).lpi#1.dfm#1}
load net {red_y(0).lpi#1.dfm#1(6)} -pin  "ACC_GY:for:mux#9" {A3(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(0).lpi#1.dfm#1}
load net {red_y(0).lpi#1.dfm#1(7)} -pin  "ACC_GY:for:mux#9" {A3(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(0).lpi#1.dfm#1}
load net {red_y(0).lpi#1.dfm#1(8)} -pin  "ACC_GY:for:mux#9" {A3(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(0).lpi#1.dfm#1}
load net {red_y(0).lpi#1.dfm#1(9)} -pin  "ACC_GY:for:mux#9" {A3(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(0).lpi#1.dfm#1}
load net {red_y(0).lpi#1.dfm#1(10)} -pin  "ACC_GY:for:mux#9" {A3(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(0).lpi#1.dfm#1}
load net {red_y(0).lpi#1.dfm#1(11)} -pin  "ACC_GY:for:mux#9" {A3(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(0).lpi#1.dfm#1}
load net {red_y(0).lpi#1.dfm#1(12)} -pin  "ACC_GY:for:mux#9" {A3(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(0).lpi#1.dfm#1}
load net {red_y(0).lpi#1.dfm#1(13)} -pin  "ACC_GY:for:mux#9" {A3(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(0).lpi#1.dfm#1}
load net {red_y(0).lpi#1.dfm#1(14)} -pin  "ACC_GY:for:mux#9" {A3(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(0).lpi#1.dfm#1}
load net {red_y(0).lpi#1.dfm#1(15)} -pin  "ACC_GY:for:mux#9" {A3(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_y(0).lpi#1.dfm#1}
load net {FRAME:a#6.lpi#1(0)} -pin  "ACC_GY:for:mux#9" {S(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:a#6.lpi#1}
load net {FRAME:a#6.lpi#1(1)} -pin  "ACC_GY:for:mux#9" {S(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:a#6.lpi#1}
load net {ACC_GY:for:mux#9.itm(0)} -pin  "ACC_GY:for:mux#9" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#9.itm}
load net {ACC_GY:for:mux#9.itm(1)} -pin  "ACC_GY:for:mux#9" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#9.itm}
load net {ACC_GY:for:mux#9.itm(2)} -pin  "ACC_GY:for:mux#9" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#9.itm}
load net {ACC_GY:for:mux#9.itm(3)} -pin  "ACC_GY:for:mux#9" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#9.itm}
load net {ACC_GY:for:mux#9.itm(4)} -pin  "ACC_GY:for:mux#9" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#9.itm}
load net {ACC_GY:for:mux#9.itm(5)} -pin  "ACC_GY:for:mux#9" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#9.itm}
load net {ACC_GY:for:mux#9.itm(6)} -pin  "ACC_GY:for:mux#9" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#9.itm}
load net {ACC_GY:for:mux#9.itm(7)} -pin  "ACC_GY:for:mux#9" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#9.itm}
load net {ACC_GY:for:mux#9.itm(8)} -pin  "ACC_GY:for:mux#9" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#9.itm}
load net {ACC_GY:for:mux#9.itm(9)} -pin  "ACC_GY:for:mux#9" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#9.itm}
load net {ACC_GY:for:mux#9.itm(10)} -pin  "ACC_GY:for:mux#9" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#9.itm}
load net {ACC_GY:for:mux#9.itm(11)} -pin  "ACC_GY:for:mux#9" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#9.itm}
load net {ACC_GY:for:mux#9.itm(12)} -pin  "ACC_GY:for:mux#9" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#9.itm}
load net {ACC_GY:for:mux#9.itm(13)} -pin  "ACC_GY:for:mux#9" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#9.itm}
load net {ACC_GY:for:mux#9.itm(14)} -pin  "ACC_GY:for:mux#9" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#9.itm}
load net {ACC_GY:for:mux#9.itm(15)} -pin  "ACC_GY:for:mux#9" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#9.itm}
load inst "and#97" "and(2,10)" "INTERFACE" -attr vt d -attr @path {/edge_detect/edge_detect:core/and#97} -attr area 7.299324 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(10,2)"
load net {ACC_GY:for:rshift.itm(0)} -pin  "and#97" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:rshift.itm}
load net {ACC_GY:for:rshift.itm(1)} -pin  "and#97" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:rshift.itm}
load net {ACC_GY:for:rshift.itm(2)} -pin  "and#97" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:rshift.itm}
load net {ACC_GY:for:rshift.itm(3)} -pin  "and#97" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:rshift.itm}
load net {ACC_GY:for:rshift.itm(4)} -pin  "and#97" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:rshift.itm}
load net {ACC_GY:for:rshift.itm(5)} -pin  "and#97" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:rshift.itm}
load net {ACC_GY:for:rshift.itm(6)} -pin  "and#97" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:rshift.itm}
load net {ACC_GY:for:rshift.itm(7)} -pin  "and#97" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:rshift.itm}
load net {ACC_GY:for:rshift.itm(8)} -pin  "and#97" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:rshift.itm}
load net {ACC_GY:for:rshift.itm(9)} -pin  "and#97" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:rshift.itm}
load net {ACC_GY:for:mux.itm} -pin  "and#97" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#48.itm}
load net {ACC_GY:for:mux.itm} -pin  "and#97" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#48.itm}
load net {ACC_GY:for:mux.itm} -pin  "and#97" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#48.itm}
load net {ACC_GY:for:mux.itm} -pin  "and#97" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#48.itm}
load net {ACC_GY:for:mux.itm} -pin  "and#97" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#48.itm}
load net {ACC_GY:for:mux.itm} -pin  "and#97" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#48.itm}
load net {ACC_GY:for:mux.itm} -pin  "and#97" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#48.itm}
load net {ACC_GY:for:mux.itm} -pin  "and#97" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#48.itm}
load net {ACC_GY:for:mux.itm} -pin  "and#97" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#48.itm}
load net {ACC_GY:for:mux.itm} -pin  "and#97" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#48.itm}
load net {and#97.itm(0)} -pin  "and#97" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/and#97.itm}
load net {and#97.itm(1)} -pin  "and#97" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/and#97.itm}
load net {and#97.itm(2)} -pin  "and#97" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/and#97.itm}
load net {and#97.itm(3)} -pin  "and#97" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/and#97.itm}
load net {and#97.itm(4)} -pin  "and#97" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/and#97.itm}
load net {and#97.itm(5)} -pin  "and#97" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/and#97.itm}
load net {and#97.itm(6)} -pin  "and#97" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/and#97.itm}
load net {and#97.itm(7)} -pin  "and#97" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/and#97.itm}
load net {and#97.itm(8)} -pin  "and#97" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/and#97.itm}
load net {and#97.itm(9)} -pin  "and#97" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/and#97.itm}
load inst "ACC_GY:for:acc#1" "add(16,-1,10,0,16)" "INTERFACE" -attr xrf 9596 -attr oid 669 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#1} -attr area 17.189078 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(16,0,16,0,16)"
load net {ACC_GY:for:mux#9.itm(0)} -pin  "ACC_GY:for:acc#1" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#9.itm}
load net {ACC_GY:for:mux#9.itm(1)} -pin  "ACC_GY:for:acc#1" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#9.itm}
load net {ACC_GY:for:mux#9.itm(2)} -pin  "ACC_GY:for:acc#1" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#9.itm}
load net {ACC_GY:for:mux#9.itm(3)} -pin  "ACC_GY:for:acc#1" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#9.itm}
load net {ACC_GY:for:mux#9.itm(4)} -pin  "ACC_GY:for:acc#1" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#9.itm}
load net {ACC_GY:for:mux#9.itm(5)} -pin  "ACC_GY:for:acc#1" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#9.itm}
load net {ACC_GY:for:mux#9.itm(6)} -pin  "ACC_GY:for:acc#1" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#9.itm}
load net {ACC_GY:for:mux#9.itm(7)} -pin  "ACC_GY:for:acc#1" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#9.itm}
load net {ACC_GY:for:mux#9.itm(8)} -pin  "ACC_GY:for:acc#1" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#9.itm}
load net {ACC_GY:for:mux#9.itm(9)} -pin  "ACC_GY:for:acc#1" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#9.itm}
load net {ACC_GY:for:mux#9.itm(10)} -pin  "ACC_GY:for:acc#1" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#9.itm}
load net {ACC_GY:for:mux#9.itm(11)} -pin  "ACC_GY:for:acc#1" {A(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#9.itm}
load net {ACC_GY:for:mux#9.itm(12)} -pin  "ACC_GY:for:acc#1" {A(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#9.itm}
load net {ACC_GY:for:mux#9.itm(13)} -pin  "ACC_GY:for:acc#1" {A(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#9.itm}
load net {ACC_GY:for:mux#9.itm(14)} -pin  "ACC_GY:for:acc#1" {A(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#9.itm}
load net {ACC_GY:for:mux#9.itm(15)} -pin  "ACC_GY:for:acc#1" {A(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#9.itm}
load net {and#97.itm(0)} -pin  "ACC_GY:for:acc#1" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/and#97.itm}
load net {and#97.itm(1)} -pin  "ACC_GY:for:acc#1" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/and#97.itm}
load net {and#97.itm(2)} -pin  "ACC_GY:for:acc#1" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/and#97.itm}
load net {and#97.itm(3)} -pin  "ACC_GY:for:acc#1" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/and#97.itm}
load net {and#97.itm(4)} -pin  "ACC_GY:for:acc#1" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/and#97.itm}
load net {and#97.itm(5)} -pin  "ACC_GY:for:acc#1" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/and#97.itm}
load net {and#97.itm(6)} -pin  "ACC_GY:for:acc#1" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/and#97.itm}
load net {and#97.itm(7)} -pin  "ACC_GY:for:acc#1" {B(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/and#97.itm}
load net {and#97.itm(8)} -pin  "ACC_GY:for:acc#1" {B(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/and#97.itm}
load net {and#97.itm(9)} -pin  "ACC_GY:for:acc#1" {B(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/and#97.itm}
load net {ACC_GY:for:acc#1.ctmp.sva(0)} -pin  "ACC_GY:for:acc#1" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#1.ctmp.sva}
load net {ACC_GY:for:acc#1.ctmp.sva(1)} -pin  "ACC_GY:for:acc#1" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#1.ctmp.sva}
load net {ACC_GY:for:acc#1.ctmp.sva(2)} -pin  "ACC_GY:for:acc#1" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#1.ctmp.sva}
load net {ACC_GY:for:acc#1.ctmp.sva(3)} -pin  "ACC_GY:for:acc#1" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#1.ctmp.sva}
load net {ACC_GY:for:acc#1.ctmp.sva(4)} -pin  "ACC_GY:for:acc#1" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#1.ctmp.sva}
load net {ACC_GY:for:acc#1.ctmp.sva(5)} -pin  "ACC_GY:for:acc#1" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#1.ctmp.sva}
load net {ACC_GY:for:acc#1.ctmp.sva(6)} -pin  "ACC_GY:for:acc#1" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#1.ctmp.sva}
load net {ACC_GY:for:acc#1.ctmp.sva(7)} -pin  "ACC_GY:for:acc#1" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#1.ctmp.sva}
load net {ACC_GY:for:acc#1.ctmp.sva(8)} -pin  "ACC_GY:for:acc#1" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#1.ctmp.sva}
load net {ACC_GY:for:acc#1.ctmp.sva(9)} -pin  "ACC_GY:for:acc#1" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#1.ctmp.sva}
load net {ACC_GY:for:acc#1.ctmp.sva(10)} -pin  "ACC_GY:for:acc#1" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#1.ctmp.sva}
load net {ACC_GY:for:acc#1.ctmp.sva(11)} -pin  "ACC_GY:for:acc#1" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#1.ctmp.sva}
load net {ACC_GY:for:acc#1.ctmp.sva(12)} -pin  "ACC_GY:for:acc#1" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#1.ctmp.sva}
load net {ACC_GY:for:acc#1.ctmp.sva(13)} -pin  "ACC_GY:for:acc#1" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#1.ctmp.sva}
load net {ACC_GY:for:acc#1.ctmp.sva(14)} -pin  "ACC_GY:for:acc#1" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#1.ctmp.sva}
load net {ACC_GY:for:acc#1.ctmp.sva(15)} -pin  "ACC_GY:for:acc#1" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#1.ctmp.sva}
load inst "ACC_GX:for:mux#19" "mux(4,16)" "INTERFACE" -attr xrf 9597 -attr oid 670 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#19} -attr area 35.614128 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(16,2,4)"
load net {DC} -pin  "ACC_GX:for:mux#19" {A0(0)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC_GX:for:mux#19" {A0(1)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC_GX:for:mux#19" {A0(2)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC_GX:for:mux#19" {A0(3)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC_GX:for:mux#19" {A0(4)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC_GX:for:mux#19" {A0(5)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC_GX:for:mux#19" {A0(6)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC_GX:for:mux#19" {A0(7)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC_GX:for:mux#19" {A0(8)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC_GX:for:mux#19" {A0(9)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC_GX:for:mux#19" {A0(10)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC_GX:for:mux#19" {A0(11)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC_GX:for:mux#19" {A0(12)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC_GX:for:mux#19" {A0(13)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC_GX:for:mux#19" {A0(14)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC_GX:for:mux#19" {A0(15)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {blue_x(2).lpi#1.dfm#1(0)} -pin  "ACC_GX:for:mux#19" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(2).lpi#1.dfm#1}
load net {blue_x(2).lpi#1.dfm#1(1)} -pin  "ACC_GX:for:mux#19" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(2).lpi#1.dfm#1}
load net {blue_x(2).lpi#1.dfm#1(2)} -pin  "ACC_GX:for:mux#19" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(2).lpi#1.dfm#1}
load net {blue_x(2).lpi#1.dfm#1(3)} -pin  "ACC_GX:for:mux#19" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(2).lpi#1.dfm#1}
load net {blue_x(2).lpi#1.dfm#1(4)} -pin  "ACC_GX:for:mux#19" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(2).lpi#1.dfm#1}
load net {blue_x(2).lpi#1.dfm#1(5)} -pin  "ACC_GX:for:mux#19" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(2).lpi#1.dfm#1}
load net {blue_x(2).lpi#1.dfm#1(6)} -pin  "ACC_GX:for:mux#19" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(2).lpi#1.dfm#1}
load net {blue_x(2).lpi#1.dfm#1(7)} -pin  "ACC_GX:for:mux#19" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(2).lpi#1.dfm#1}
load net {blue_x(2).lpi#1.dfm#1(8)} -pin  "ACC_GX:for:mux#19" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(2).lpi#1.dfm#1}
load net {blue_x(2).lpi#1.dfm#1(9)} -pin  "ACC_GX:for:mux#19" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(2).lpi#1.dfm#1}
load net {blue_x(2).lpi#1.dfm#1(10)} -pin  "ACC_GX:for:mux#19" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(2).lpi#1.dfm#1}
load net {blue_x(2).lpi#1.dfm#1(11)} -pin  "ACC_GX:for:mux#19" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(2).lpi#1.dfm#1}
load net {blue_x(2).lpi#1.dfm#1(12)} -pin  "ACC_GX:for:mux#19" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(2).lpi#1.dfm#1}
load net {blue_x(2).lpi#1.dfm#1(13)} -pin  "ACC_GX:for:mux#19" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(2).lpi#1.dfm#1}
load net {blue_x(2).lpi#1.dfm#1(14)} -pin  "ACC_GX:for:mux#19" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(2).lpi#1.dfm#1}
load net {blue_x(2).lpi#1.dfm#1(15)} -pin  "ACC_GX:for:mux#19" {A1(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(2).lpi#1.dfm#1}
load net {blue_x(1).lpi#1.dfm#1(0)} -pin  "ACC_GX:for:mux#19" {A2(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(1).lpi#1.dfm#1}
load net {blue_x(1).lpi#1.dfm#1(1)} -pin  "ACC_GX:for:mux#19" {A2(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(1).lpi#1.dfm#1}
load net {blue_x(1).lpi#1.dfm#1(2)} -pin  "ACC_GX:for:mux#19" {A2(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(1).lpi#1.dfm#1}
load net {blue_x(1).lpi#1.dfm#1(3)} -pin  "ACC_GX:for:mux#19" {A2(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(1).lpi#1.dfm#1}
load net {blue_x(1).lpi#1.dfm#1(4)} -pin  "ACC_GX:for:mux#19" {A2(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(1).lpi#1.dfm#1}
load net {blue_x(1).lpi#1.dfm#1(5)} -pin  "ACC_GX:for:mux#19" {A2(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(1).lpi#1.dfm#1}
load net {blue_x(1).lpi#1.dfm#1(6)} -pin  "ACC_GX:for:mux#19" {A2(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(1).lpi#1.dfm#1}
load net {blue_x(1).lpi#1.dfm#1(7)} -pin  "ACC_GX:for:mux#19" {A2(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(1).lpi#1.dfm#1}
load net {blue_x(1).lpi#1.dfm#1(8)} -pin  "ACC_GX:for:mux#19" {A2(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(1).lpi#1.dfm#1}
load net {blue_x(1).lpi#1.dfm#1(9)} -pin  "ACC_GX:for:mux#19" {A2(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(1).lpi#1.dfm#1}
load net {blue_x(1).lpi#1.dfm#1(10)} -pin  "ACC_GX:for:mux#19" {A2(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(1).lpi#1.dfm#1}
load net {blue_x(1).lpi#1.dfm#1(11)} -pin  "ACC_GX:for:mux#19" {A2(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(1).lpi#1.dfm#1}
load net {blue_x(1).lpi#1.dfm#1(12)} -pin  "ACC_GX:for:mux#19" {A2(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(1).lpi#1.dfm#1}
load net {blue_x(1).lpi#1.dfm#1(13)} -pin  "ACC_GX:for:mux#19" {A2(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(1).lpi#1.dfm#1}
load net {blue_x(1).lpi#1.dfm#1(14)} -pin  "ACC_GX:for:mux#19" {A2(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(1).lpi#1.dfm#1}
load net {blue_x(1).lpi#1.dfm#1(15)} -pin  "ACC_GX:for:mux#19" {A2(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(1).lpi#1.dfm#1}
load net {blue_x(0).lpi#1.dfm#1(0)} -pin  "ACC_GX:for:mux#19" {A3(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(0).lpi#1.dfm#1}
load net {blue_x(0).lpi#1.dfm#1(1)} -pin  "ACC_GX:for:mux#19" {A3(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(0).lpi#1.dfm#1}
load net {blue_x(0).lpi#1.dfm#1(2)} -pin  "ACC_GX:for:mux#19" {A3(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(0).lpi#1.dfm#1}
load net {blue_x(0).lpi#1.dfm#1(3)} -pin  "ACC_GX:for:mux#19" {A3(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(0).lpi#1.dfm#1}
load net {blue_x(0).lpi#1.dfm#1(4)} -pin  "ACC_GX:for:mux#19" {A3(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(0).lpi#1.dfm#1}
load net {blue_x(0).lpi#1.dfm#1(5)} -pin  "ACC_GX:for:mux#19" {A3(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(0).lpi#1.dfm#1}
load net {blue_x(0).lpi#1.dfm#1(6)} -pin  "ACC_GX:for:mux#19" {A3(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(0).lpi#1.dfm#1}
load net {blue_x(0).lpi#1.dfm#1(7)} -pin  "ACC_GX:for:mux#19" {A3(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(0).lpi#1.dfm#1}
load net {blue_x(0).lpi#1.dfm#1(8)} -pin  "ACC_GX:for:mux#19" {A3(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(0).lpi#1.dfm#1}
load net {blue_x(0).lpi#1.dfm#1(9)} -pin  "ACC_GX:for:mux#19" {A3(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(0).lpi#1.dfm#1}
load net {blue_x(0).lpi#1.dfm#1(10)} -pin  "ACC_GX:for:mux#19" {A3(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(0).lpi#1.dfm#1}
load net {blue_x(0).lpi#1.dfm#1(11)} -pin  "ACC_GX:for:mux#19" {A3(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(0).lpi#1.dfm#1}
load net {blue_x(0).lpi#1.dfm#1(12)} -pin  "ACC_GX:for:mux#19" {A3(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(0).lpi#1.dfm#1}
load net {blue_x(0).lpi#1.dfm#1(13)} -pin  "ACC_GX:for:mux#19" {A3(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(0).lpi#1.dfm#1}
load net {blue_x(0).lpi#1.dfm#1(14)} -pin  "ACC_GX:for:mux#19" {A3(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(0).lpi#1.dfm#1}
load net {blue_x(0).lpi#1.dfm#1(15)} -pin  "ACC_GX:for:mux#19" {A3(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/blue_x(0).lpi#1.dfm#1}
load net {FRAME:a#5.lpi#1(0)} -pin  "ACC_GX:for:mux#19" {S(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:a#5.lpi#1}
load net {FRAME:a#5.lpi#1(1)} -pin  "ACC_GX:for:mux#19" {S(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:a#5.lpi#1}
load net {ACC_GX:for:mux#19.itm(0)} -pin  "ACC_GX:for:mux#19" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#19.itm}
load net {ACC_GX:for:mux#19.itm(1)} -pin  "ACC_GX:for:mux#19" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#19.itm}
load net {ACC_GX:for:mux#19.itm(2)} -pin  "ACC_GX:for:mux#19" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#19.itm}
load net {ACC_GX:for:mux#19.itm(3)} -pin  "ACC_GX:for:mux#19" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#19.itm}
load net {ACC_GX:for:mux#19.itm(4)} -pin  "ACC_GX:for:mux#19" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#19.itm}
load net {ACC_GX:for:mux#19.itm(5)} -pin  "ACC_GX:for:mux#19" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#19.itm}
load net {ACC_GX:for:mux#19.itm(6)} -pin  "ACC_GX:for:mux#19" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#19.itm}
load net {ACC_GX:for:mux#19.itm(7)} -pin  "ACC_GX:for:mux#19" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#19.itm}
load net {ACC_GX:for:mux#19.itm(8)} -pin  "ACC_GX:for:mux#19" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#19.itm}
load net {ACC_GX:for:mux#19.itm(9)} -pin  "ACC_GX:for:mux#19" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#19.itm}
load net {ACC_GX:for:mux#19.itm(10)} -pin  "ACC_GX:for:mux#19" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#19.itm}
load net {ACC_GX:for:mux#19.itm(11)} -pin  "ACC_GX:for:mux#19" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#19.itm}
load net {ACC_GX:for:mux#19.itm(12)} -pin  "ACC_GX:for:mux#19" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#19.itm}
load net {ACC_GX:for:mux#19.itm(13)} -pin  "ACC_GX:for:mux#19" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#19.itm}
load net {ACC_GX:for:mux#19.itm(14)} -pin  "ACC_GX:for:mux#19" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#19.itm}
load net {ACC_GX:for:mux#19.itm(15)} -pin  "ACC_GX:for:mux#19" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#19.itm}
load inst "ACC_GX:for:mux#20" "mux(32,10)" "INTERFACE" -attr xrf 9598 -attr oid 671 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#20} -attr area 205.163230 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(10,5,32)"
load net {DC} -pin  "ACC_GX:for:mux#20" {A0(0)} -attr @path {/edge_detect/edge_detect:core/C----------_10}
load net {DC} -pin  "ACC_GX:for:mux#20" {A0(1)} -attr @path {/edge_detect/edge_detect:core/C----------_10}
load net {DC} -pin  "ACC_GX:for:mux#20" {A0(2)} -attr @path {/edge_detect/edge_detect:core/C----------_10}
load net {DC} -pin  "ACC_GX:for:mux#20" {A0(3)} -attr @path {/edge_detect/edge_detect:core/C----------_10}
load net {DC} -pin  "ACC_GX:for:mux#20" {A0(4)} -attr @path {/edge_detect/edge_detect:core/C----------_10}
load net {DC} -pin  "ACC_GX:for:mux#20" {A0(5)} -attr @path {/edge_detect/edge_detect:core/C----------_10}
load net {DC} -pin  "ACC_GX:for:mux#20" {A0(6)} -attr @path {/edge_detect/edge_detect:core/C----------_10}
load net {DC} -pin  "ACC_GX:for:mux#20" {A0(7)} -attr @path {/edge_detect/edge_detect:core/C----------_10}
load net {DC} -pin  "ACC_GX:for:mux#20" {A0(8)} -attr @path {/edge_detect/edge_detect:core/C----------_10}
load net {DC} -pin  "ACC_GX:for:mux#20" {A0(9)} -attr @path {/edge_detect/edge_detect:core/C----------_10}
load net {regs.operator[]:slc(regs.regs).cse.sva(60)} -pin  "ACC_GX:for:mux#20" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#48.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(61)} -pin  "ACC_GX:for:mux#20" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#48.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(62)} -pin  "ACC_GX:for:mux#20" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#48.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(63)} -pin  "ACC_GX:for:mux#20" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#48.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(64)} -pin  "ACC_GX:for:mux#20" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#48.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(65)} -pin  "ACC_GX:for:mux#20" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#48.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(66)} -pin  "ACC_GX:for:mux#20" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#48.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(67)} -pin  "ACC_GX:for:mux#20" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#48.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(68)} -pin  "ACC_GX:for:mux#20" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#48.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(69)} -pin  "ACC_GX:for:mux#20" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#48.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(58)} -pin  "ACC_GX:for:mux#20" {A2(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#61.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(59)} -pin  "ACC_GX:for:mux#20" {A2(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#61.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(60)} -pin  "ACC_GX:for:mux#20" {A2(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#61.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(61)} -pin  "ACC_GX:for:mux#20" {A2(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#61.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(62)} -pin  "ACC_GX:for:mux#20" {A2(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#61.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(63)} -pin  "ACC_GX:for:mux#20" {A2(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#61.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(64)} -pin  "ACC_GX:for:mux#20" {A2(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#61.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(65)} -pin  "ACC_GX:for:mux#20" {A2(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#61.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(66)} -pin  "ACC_GX:for:mux#20" {A2(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#61.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(67)} -pin  "ACC_GX:for:mux#20" {A2(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#61.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(56)} -pin  "ACC_GX:for:mux#20" {A3(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#47.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(57)} -pin  "ACC_GX:for:mux#20" {A3(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#47.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(58)} -pin  "ACC_GX:for:mux#20" {A3(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#47.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(59)} -pin  "ACC_GX:for:mux#20" {A3(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#47.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(60)} -pin  "ACC_GX:for:mux#20" {A3(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#47.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(61)} -pin  "ACC_GX:for:mux#20" {A3(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#47.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(62)} -pin  "ACC_GX:for:mux#20" {A3(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#47.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(63)} -pin  "ACC_GX:for:mux#20" {A3(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#47.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(64)} -pin  "ACC_GX:for:mux#20" {A3(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#47.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(65)} -pin  "ACC_GX:for:mux#20" {A3(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#47.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(54)} -pin  "ACC_GX:for:mux#20" {A4(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#60.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(55)} -pin  "ACC_GX:for:mux#20" {A4(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#60.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(56)} -pin  "ACC_GX:for:mux#20" {A4(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#60.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(57)} -pin  "ACC_GX:for:mux#20" {A4(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#60.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(58)} -pin  "ACC_GX:for:mux#20" {A4(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#60.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(59)} -pin  "ACC_GX:for:mux#20" {A4(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#60.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(60)} -pin  "ACC_GX:for:mux#20" {A4(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#60.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(61)} -pin  "ACC_GX:for:mux#20" {A4(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#60.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(62)} -pin  "ACC_GX:for:mux#20" {A4(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#60.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(63)} -pin  "ACC_GX:for:mux#20" {A4(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#60.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(52)} -pin  "ACC_GX:for:mux#20" {A5(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#46.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(53)} -pin  "ACC_GX:for:mux#20" {A5(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#46.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(54)} -pin  "ACC_GX:for:mux#20" {A5(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#46.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(55)} -pin  "ACC_GX:for:mux#20" {A5(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#46.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(56)} -pin  "ACC_GX:for:mux#20" {A5(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#46.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(57)} -pin  "ACC_GX:for:mux#20" {A5(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#46.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(58)} -pin  "ACC_GX:for:mux#20" {A5(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#46.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(59)} -pin  "ACC_GX:for:mux#20" {A5(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#46.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(60)} -pin  "ACC_GX:for:mux#20" {A5(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#46.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(61)} -pin  "ACC_GX:for:mux#20" {A5(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#46.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(50)} -pin  "ACC_GX:for:mux#20" {A6(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#59.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(51)} -pin  "ACC_GX:for:mux#20" {A6(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#59.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(52)} -pin  "ACC_GX:for:mux#20" {A6(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#59.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(53)} -pin  "ACC_GX:for:mux#20" {A6(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#59.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(54)} -pin  "ACC_GX:for:mux#20" {A6(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#59.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(55)} -pin  "ACC_GX:for:mux#20" {A6(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#59.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(56)} -pin  "ACC_GX:for:mux#20" {A6(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#59.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(57)} -pin  "ACC_GX:for:mux#20" {A6(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#59.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(58)} -pin  "ACC_GX:for:mux#20" {A6(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#59.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(59)} -pin  "ACC_GX:for:mux#20" {A6(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#59.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(48)} -pin  "ACC_GX:for:mux#20" {A7(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#45.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(49)} -pin  "ACC_GX:for:mux#20" {A7(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#45.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(50)} -pin  "ACC_GX:for:mux#20" {A7(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#45.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(51)} -pin  "ACC_GX:for:mux#20" {A7(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#45.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(52)} -pin  "ACC_GX:for:mux#20" {A7(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#45.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(53)} -pin  "ACC_GX:for:mux#20" {A7(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#45.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(54)} -pin  "ACC_GX:for:mux#20" {A7(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#45.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(55)} -pin  "ACC_GX:for:mux#20" {A7(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#45.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(56)} -pin  "ACC_GX:for:mux#20" {A7(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#45.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(57)} -pin  "ACC_GX:for:mux#20" {A7(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#45.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(46)} -pin  "ACC_GX:for:mux#20" {A8(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#58.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(47)} -pin  "ACC_GX:for:mux#20" {A8(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#58.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(48)} -pin  "ACC_GX:for:mux#20" {A8(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#58.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(49)} -pin  "ACC_GX:for:mux#20" {A8(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#58.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(50)} -pin  "ACC_GX:for:mux#20" {A8(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#58.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(51)} -pin  "ACC_GX:for:mux#20" {A8(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#58.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(52)} -pin  "ACC_GX:for:mux#20" {A8(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#58.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(53)} -pin  "ACC_GX:for:mux#20" {A8(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#58.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(54)} -pin  "ACC_GX:for:mux#20" {A8(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#58.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(55)} -pin  "ACC_GX:for:mux#20" {A8(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#58.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(44)} -pin  "ACC_GX:for:mux#20" {A9(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#44.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(45)} -pin  "ACC_GX:for:mux#20" {A9(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#44.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(46)} -pin  "ACC_GX:for:mux#20" {A9(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#44.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(47)} -pin  "ACC_GX:for:mux#20" {A9(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#44.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(48)} -pin  "ACC_GX:for:mux#20" {A9(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#44.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(49)} -pin  "ACC_GX:for:mux#20" {A9(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#44.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(50)} -pin  "ACC_GX:for:mux#20" {A9(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#44.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(51)} -pin  "ACC_GX:for:mux#20" {A9(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#44.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(52)} -pin  "ACC_GX:for:mux#20" {A9(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#44.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(53)} -pin  "ACC_GX:for:mux#20" {A9(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#44.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(42)} -pin  "ACC_GX:for:mux#20" {A10(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#57.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(43)} -pin  "ACC_GX:for:mux#20" {A10(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#57.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(44)} -pin  "ACC_GX:for:mux#20" {A10(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#57.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(45)} -pin  "ACC_GX:for:mux#20" {A10(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#57.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(46)} -pin  "ACC_GX:for:mux#20" {A10(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#57.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(47)} -pin  "ACC_GX:for:mux#20" {A10(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#57.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(48)} -pin  "ACC_GX:for:mux#20" {A10(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#57.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(49)} -pin  "ACC_GX:for:mux#20" {A10(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#57.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(50)} -pin  "ACC_GX:for:mux#20" {A10(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#57.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(51)} -pin  "ACC_GX:for:mux#20" {A10(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#57.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(40)} -pin  "ACC_GX:for:mux#20" {A11(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#43.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(41)} -pin  "ACC_GX:for:mux#20" {A11(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#43.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(42)} -pin  "ACC_GX:for:mux#20" {A11(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#43.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(43)} -pin  "ACC_GX:for:mux#20" {A11(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#43.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(44)} -pin  "ACC_GX:for:mux#20" {A11(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#43.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(45)} -pin  "ACC_GX:for:mux#20" {A11(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#43.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(46)} -pin  "ACC_GX:for:mux#20" {A11(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#43.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(47)} -pin  "ACC_GX:for:mux#20" {A11(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#43.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(48)} -pin  "ACC_GX:for:mux#20" {A11(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#43.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(49)} -pin  "ACC_GX:for:mux#20" {A11(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#43.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(38)} -pin  "ACC_GX:for:mux#20" {A12(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#56.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(39)} -pin  "ACC_GX:for:mux#20" {A12(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#56.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(40)} -pin  "ACC_GX:for:mux#20" {A12(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#56.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(41)} -pin  "ACC_GX:for:mux#20" {A12(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#56.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(42)} -pin  "ACC_GX:for:mux#20" {A12(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#56.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(43)} -pin  "ACC_GX:for:mux#20" {A12(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#56.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(44)} -pin  "ACC_GX:for:mux#20" {A12(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#56.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(45)} -pin  "ACC_GX:for:mux#20" {A12(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#56.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(46)} -pin  "ACC_GX:for:mux#20" {A12(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#56.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(47)} -pin  "ACC_GX:for:mux#20" {A12(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#56.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(36)} -pin  "ACC_GX:for:mux#20" {A13(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#42.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(37)} -pin  "ACC_GX:for:mux#20" {A13(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#42.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(38)} -pin  "ACC_GX:for:mux#20" {A13(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#42.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(39)} -pin  "ACC_GX:for:mux#20" {A13(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#42.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(40)} -pin  "ACC_GX:for:mux#20" {A13(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#42.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(41)} -pin  "ACC_GX:for:mux#20" {A13(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#42.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(42)} -pin  "ACC_GX:for:mux#20" {A13(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#42.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(43)} -pin  "ACC_GX:for:mux#20" {A13(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#42.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(44)} -pin  "ACC_GX:for:mux#20" {A13(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#42.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(45)} -pin  "ACC_GX:for:mux#20" {A13(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#42.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(34)} -pin  "ACC_GX:for:mux#20" {A14(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#55.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(35)} -pin  "ACC_GX:for:mux#20" {A14(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#55.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(36)} -pin  "ACC_GX:for:mux#20" {A14(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#55.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(37)} -pin  "ACC_GX:for:mux#20" {A14(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#55.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(38)} -pin  "ACC_GX:for:mux#20" {A14(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#55.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(39)} -pin  "ACC_GX:for:mux#20" {A14(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#55.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(40)} -pin  "ACC_GX:for:mux#20" {A14(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#55.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(41)} -pin  "ACC_GX:for:mux#20" {A14(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#55.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(42)} -pin  "ACC_GX:for:mux#20" {A14(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#55.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(43)} -pin  "ACC_GX:for:mux#20" {A14(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#55.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(32)} -pin  "ACC_GX:for:mux#20" {A15(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#41.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(33)} -pin  "ACC_GX:for:mux#20" {A15(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#41.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(34)} -pin  "ACC_GX:for:mux#20" {A15(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#41.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(35)} -pin  "ACC_GX:for:mux#20" {A15(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#41.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(36)} -pin  "ACC_GX:for:mux#20" {A15(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#41.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(37)} -pin  "ACC_GX:for:mux#20" {A15(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#41.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(38)} -pin  "ACC_GX:for:mux#20" {A15(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#41.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(39)} -pin  "ACC_GX:for:mux#20" {A15(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#41.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(40)} -pin  "ACC_GX:for:mux#20" {A15(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#41.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(41)} -pin  "ACC_GX:for:mux#20" {A15(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#41.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(30)} -pin  "ACC_GX:for:mux#20" {A16(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#54.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(31)} -pin  "ACC_GX:for:mux#20" {A16(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#54.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(32)} -pin  "ACC_GX:for:mux#20" {A16(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#54.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(33)} -pin  "ACC_GX:for:mux#20" {A16(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#54.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(34)} -pin  "ACC_GX:for:mux#20" {A16(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#54.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(35)} -pin  "ACC_GX:for:mux#20" {A16(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#54.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(36)} -pin  "ACC_GX:for:mux#20" {A16(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#54.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(37)} -pin  "ACC_GX:for:mux#20" {A16(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#54.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(38)} -pin  "ACC_GX:for:mux#20" {A16(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#54.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(39)} -pin  "ACC_GX:for:mux#20" {A16(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#54.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(28)} -pin  "ACC_GX:for:mux#20" {A17(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#40.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(29)} -pin  "ACC_GX:for:mux#20" {A17(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#40.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(30)} -pin  "ACC_GX:for:mux#20" {A17(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#40.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(31)} -pin  "ACC_GX:for:mux#20" {A17(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#40.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(32)} -pin  "ACC_GX:for:mux#20" {A17(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#40.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(33)} -pin  "ACC_GX:for:mux#20" {A17(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#40.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(34)} -pin  "ACC_GX:for:mux#20" {A17(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#40.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(35)} -pin  "ACC_GX:for:mux#20" {A17(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#40.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(36)} -pin  "ACC_GX:for:mux#20" {A17(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#40.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(37)} -pin  "ACC_GX:for:mux#20" {A17(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#40.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(26)} -pin  "ACC_GX:for:mux#20" {A18(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#53.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(27)} -pin  "ACC_GX:for:mux#20" {A18(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#53.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(28)} -pin  "ACC_GX:for:mux#20" {A18(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#53.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(29)} -pin  "ACC_GX:for:mux#20" {A18(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#53.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(30)} -pin  "ACC_GX:for:mux#20" {A18(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#53.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(31)} -pin  "ACC_GX:for:mux#20" {A18(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#53.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(32)} -pin  "ACC_GX:for:mux#20" {A18(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#53.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(33)} -pin  "ACC_GX:for:mux#20" {A18(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#53.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(34)} -pin  "ACC_GX:for:mux#20" {A18(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#53.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(35)} -pin  "ACC_GX:for:mux#20" {A18(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#53.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(24)} -pin  "ACC_GX:for:mux#20" {A19(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#39.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(25)} -pin  "ACC_GX:for:mux#20" {A19(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#39.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(26)} -pin  "ACC_GX:for:mux#20" {A19(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#39.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(27)} -pin  "ACC_GX:for:mux#20" {A19(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#39.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(28)} -pin  "ACC_GX:for:mux#20" {A19(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#39.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(29)} -pin  "ACC_GX:for:mux#20" {A19(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#39.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(30)} -pin  "ACC_GX:for:mux#20" {A19(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#39.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(31)} -pin  "ACC_GX:for:mux#20" {A19(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#39.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(32)} -pin  "ACC_GX:for:mux#20" {A19(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#39.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(33)} -pin  "ACC_GX:for:mux#20" {A19(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#39.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(22)} -pin  "ACC_GX:for:mux#20" {A20(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#52.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(23)} -pin  "ACC_GX:for:mux#20" {A20(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#52.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(24)} -pin  "ACC_GX:for:mux#20" {A20(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#52.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(25)} -pin  "ACC_GX:for:mux#20" {A20(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#52.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(26)} -pin  "ACC_GX:for:mux#20" {A20(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#52.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(27)} -pin  "ACC_GX:for:mux#20" {A20(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#52.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(28)} -pin  "ACC_GX:for:mux#20" {A20(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#52.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(29)} -pin  "ACC_GX:for:mux#20" {A20(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#52.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(30)} -pin  "ACC_GX:for:mux#20" {A20(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#52.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(31)} -pin  "ACC_GX:for:mux#20" {A20(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#52.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(20)} -pin  "ACC_GX:for:mux#20" {A21(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#38.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(21)} -pin  "ACC_GX:for:mux#20" {A21(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#38.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(22)} -pin  "ACC_GX:for:mux#20" {A21(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#38.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(23)} -pin  "ACC_GX:for:mux#20" {A21(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#38.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(24)} -pin  "ACC_GX:for:mux#20" {A21(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#38.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(25)} -pin  "ACC_GX:for:mux#20" {A21(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#38.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(26)} -pin  "ACC_GX:for:mux#20" {A21(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#38.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(27)} -pin  "ACC_GX:for:mux#20" {A21(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#38.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(28)} -pin  "ACC_GX:for:mux#20" {A21(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#38.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(29)} -pin  "ACC_GX:for:mux#20" {A21(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#38.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(18)} -pin  "ACC_GX:for:mux#20" {A22(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#51.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(19)} -pin  "ACC_GX:for:mux#20" {A22(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#51.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(20)} -pin  "ACC_GX:for:mux#20" {A22(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#51.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(21)} -pin  "ACC_GX:for:mux#20" {A22(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#51.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(22)} -pin  "ACC_GX:for:mux#20" {A22(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#51.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(23)} -pin  "ACC_GX:for:mux#20" {A22(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#51.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(24)} -pin  "ACC_GX:for:mux#20" {A22(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#51.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(25)} -pin  "ACC_GX:for:mux#20" {A22(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#51.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(26)} -pin  "ACC_GX:for:mux#20" {A22(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#51.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(27)} -pin  "ACC_GX:for:mux#20" {A22(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#51.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(16)} -pin  "ACC_GX:for:mux#20" {A23(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#37.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(17)} -pin  "ACC_GX:for:mux#20" {A23(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#37.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(18)} -pin  "ACC_GX:for:mux#20" {A23(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#37.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(19)} -pin  "ACC_GX:for:mux#20" {A23(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#37.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(20)} -pin  "ACC_GX:for:mux#20" {A23(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#37.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(21)} -pin  "ACC_GX:for:mux#20" {A23(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#37.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(22)} -pin  "ACC_GX:for:mux#20" {A23(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#37.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(23)} -pin  "ACC_GX:for:mux#20" {A23(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#37.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(24)} -pin  "ACC_GX:for:mux#20" {A23(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#37.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(25)} -pin  "ACC_GX:for:mux#20" {A23(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#37.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(14)} -pin  "ACC_GX:for:mux#20" {A24(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#50.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(15)} -pin  "ACC_GX:for:mux#20" {A24(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#50.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(16)} -pin  "ACC_GX:for:mux#20" {A24(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#50.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(17)} -pin  "ACC_GX:for:mux#20" {A24(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#50.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(18)} -pin  "ACC_GX:for:mux#20" {A24(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#50.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(19)} -pin  "ACC_GX:for:mux#20" {A24(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#50.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(20)} -pin  "ACC_GX:for:mux#20" {A24(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#50.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(21)} -pin  "ACC_GX:for:mux#20" {A24(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#50.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(22)} -pin  "ACC_GX:for:mux#20" {A24(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#50.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(23)} -pin  "ACC_GX:for:mux#20" {A24(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#50.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(12)} -pin  "ACC_GX:for:mux#20" {A25(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#36.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(13)} -pin  "ACC_GX:for:mux#20" {A25(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#36.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(14)} -pin  "ACC_GX:for:mux#20" {A25(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#36.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(15)} -pin  "ACC_GX:for:mux#20" {A25(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#36.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(16)} -pin  "ACC_GX:for:mux#20" {A25(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#36.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(17)} -pin  "ACC_GX:for:mux#20" {A25(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#36.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(18)} -pin  "ACC_GX:for:mux#20" {A25(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#36.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(19)} -pin  "ACC_GX:for:mux#20" {A25(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#36.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(20)} -pin  "ACC_GX:for:mux#20" {A25(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#36.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(21)} -pin  "ACC_GX:for:mux#20" {A25(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#36.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(10)} -pin  "ACC_GX:for:mux#20" {A26(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#49.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(11)} -pin  "ACC_GX:for:mux#20" {A26(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#49.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(12)} -pin  "ACC_GX:for:mux#20" {A26(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#49.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(13)} -pin  "ACC_GX:for:mux#20" {A26(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#49.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(14)} -pin  "ACC_GX:for:mux#20" {A26(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#49.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(15)} -pin  "ACC_GX:for:mux#20" {A26(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#49.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(16)} -pin  "ACC_GX:for:mux#20" {A26(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#49.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(17)} -pin  "ACC_GX:for:mux#20" {A26(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#49.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(18)} -pin  "ACC_GX:for:mux#20" {A26(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#49.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(19)} -pin  "ACC_GX:for:mux#20" {A26(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#49.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(8)} -pin  "ACC_GX:for:mux#20" {A27(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#26.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(9)} -pin  "ACC_GX:for:mux#20" {A27(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#26.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(10)} -pin  "ACC_GX:for:mux#20" {A27(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#26.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(11)} -pin  "ACC_GX:for:mux#20" {A27(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#26.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(12)} -pin  "ACC_GX:for:mux#20" {A27(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#26.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(13)} -pin  "ACC_GX:for:mux#20" {A27(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#26.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(14)} -pin  "ACC_GX:for:mux#20" {A27(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#26.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(15)} -pin  "ACC_GX:for:mux#20" {A27(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#26.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(16)} -pin  "ACC_GX:for:mux#20" {A27(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#26.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(17)} -pin  "ACC_GX:for:mux#20" {A27(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#26.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(6)} -pin  "ACC_GX:for:mux#20" {A28(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#27.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(7)} -pin  "ACC_GX:for:mux#20" {A28(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#27.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(8)} -pin  "ACC_GX:for:mux#20" {A28(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#27.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(9)} -pin  "ACC_GX:for:mux#20" {A28(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#27.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(10)} -pin  "ACC_GX:for:mux#20" {A28(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#27.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(11)} -pin  "ACC_GX:for:mux#20" {A28(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#27.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(12)} -pin  "ACC_GX:for:mux#20" {A28(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#27.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(13)} -pin  "ACC_GX:for:mux#20" {A28(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#27.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(14)} -pin  "ACC_GX:for:mux#20" {A28(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#27.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(15)} -pin  "ACC_GX:for:mux#20" {A28(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#27.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(4)} -pin  "ACC_GX:for:mux#20" {A29(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#28.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(5)} -pin  "ACC_GX:for:mux#20" {A29(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#28.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(6)} -pin  "ACC_GX:for:mux#20" {A29(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#28.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(7)} -pin  "ACC_GX:for:mux#20" {A29(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#28.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(8)} -pin  "ACC_GX:for:mux#20" {A29(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#28.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(9)} -pin  "ACC_GX:for:mux#20" {A29(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#28.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(10)} -pin  "ACC_GX:for:mux#20" {A29(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#28.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(11)} -pin  "ACC_GX:for:mux#20" {A29(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#28.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(12)} -pin  "ACC_GX:for:mux#20" {A29(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#28.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(13)} -pin  "ACC_GX:for:mux#20" {A29(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#28.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(2)} -pin  "ACC_GX:for:mux#20" {A30(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#29.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(3)} -pin  "ACC_GX:for:mux#20" {A30(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#29.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(4)} -pin  "ACC_GX:for:mux#20" {A30(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#29.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(5)} -pin  "ACC_GX:for:mux#20" {A30(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#29.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(6)} -pin  "ACC_GX:for:mux#20" {A30(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#29.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(7)} -pin  "ACC_GX:for:mux#20" {A30(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#29.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(8)} -pin  "ACC_GX:for:mux#20" {A30(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#29.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(9)} -pin  "ACC_GX:for:mux#20" {A30(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#29.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(10)} -pin  "ACC_GX:for:mux#20" {A30(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#29.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(11)} -pin  "ACC_GX:for:mux#20" {A30(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#29.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(0)} -pin  "ACC_GX:for:mux#20" {A31(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#30.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(1)} -pin  "ACC_GX:for:mux#20" {A31(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#30.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(2)} -pin  "ACC_GX:for:mux#20" {A31(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#30.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(3)} -pin  "ACC_GX:for:mux#20" {A31(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#30.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(4)} -pin  "ACC_GX:for:mux#20" {A31(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#30.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(5)} -pin  "ACC_GX:for:mux#20" {A31(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#30.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(6)} -pin  "ACC_GX:for:mux#20" {A31(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#30.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(7)} -pin  "ACC_GX:for:mux#20" {A31(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#30.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(8)} -pin  "ACC_GX:for:mux#20" {A31(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#30.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(9)} -pin  "ACC_GX:for:mux#20" {A31(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#30.itm}
load net {ACC_GX:for:acc#13.psp.sva(0)} -pin  "ACC_GX:for:mux#20" {S(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#13.psp.sva}
load net {ACC_GX:for:acc#13.psp.sva(1)} -pin  "ACC_GX:for:mux#20" {S(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#13.psp.sva}
load net {ACC_GX:for:acc#13.psp.sva(2)} -pin  "ACC_GX:for:mux#20" {S(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#13.psp.sva}
load net {ACC_GX:for:acc#13.psp.sva(3)} -pin  "ACC_GX:for:mux#20" {S(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#13.psp.sva}
load net {ACC_GX:for:acc#13.psp.sva(4)} -pin  "ACC_GX:for:mux#20" {S(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#13.psp.sva}
load net {ACC_GX:for:mux#20.itm(0)} -pin  "ACC_GX:for:mux#20" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#20.itm}
load net {ACC_GX:for:mux#20.itm(1)} -pin  "ACC_GX:for:mux#20" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#20.itm}
load net {ACC_GX:for:mux#20.itm(2)} -pin  "ACC_GX:for:mux#20" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#20.itm}
load net {ACC_GX:for:mux#20.itm(3)} -pin  "ACC_GX:for:mux#20" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#20.itm}
load net {ACC_GX:for:mux#20.itm(4)} -pin  "ACC_GX:for:mux#20" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#20.itm}
load net {ACC_GX:for:mux#20.itm(5)} -pin  "ACC_GX:for:mux#20" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#20.itm}
load net {ACC_GX:for:mux#20.itm(6)} -pin  "ACC_GX:for:mux#20" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#20.itm}
load net {ACC_GX:for:mux#20.itm(7)} -pin  "ACC_GX:for:mux#20" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#20.itm}
load net {ACC_GX:for:mux#20.itm(8)} -pin  "ACC_GX:for:mux#20" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#20.itm}
load net {ACC_GX:for:mux#20.itm(9)} -pin  "ACC_GX:for:mux#20" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#20.itm}
load inst "and#101" "and(2,10)" "INTERFACE" -attr vt d -attr @path {/edge_detect/edge_detect:core/and#101} -attr area 7.299324 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(10,2)"
load net {ACC_GX:for:mux#20.itm(0)} -pin  "and#101" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#20.itm}
load net {ACC_GX:for:mux#20.itm(1)} -pin  "and#101" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#20.itm}
load net {ACC_GX:for:mux#20.itm(2)} -pin  "and#101" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#20.itm}
load net {ACC_GX:for:mux#20.itm(3)} -pin  "and#101" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#20.itm}
load net {ACC_GX:for:mux#20.itm(4)} -pin  "and#101" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#20.itm}
load net {ACC_GX:for:mux#20.itm(5)} -pin  "and#101" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#20.itm}
load net {ACC_GX:for:mux#20.itm(6)} -pin  "and#101" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#20.itm}
load net {ACC_GX:for:mux#20.itm(7)} -pin  "and#101" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#20.itm}
load net {ACC_GX:for:mux#20.itm(8)} -pin  "and#101" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#20.itm}
load net {ACC_GX:for:mux#20.itm(9)} -pin  "and#101" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#20.itm}
load net {ACC_GX:for:mux#16.itm} -pin  "and#101" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#57}
load net {ACC_GX:for:mux#16.itm} -pin  "and#101" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#57}
load net {ACC_GX:for:mux#16.itm} -pin  "and#101" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#57}
load net {ACC_GX:for:mux#16.itm} -pin  "and#101" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#57}
load net {ACC_GX:for:mux#16.itm} -pin  "and#101" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#57}
load net {ACC_GX:for:mux#16.itm} -pin  "and#101" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#57}
load net {ACC_GX:for:mux#16.itm} -pin  "and#101" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#57}
load net {ACC_GX:for:mux#16.itm} -pin  "and#101" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#57}
load net {ACC_GX:for:mux#16.itm} -pin  "and#101" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#57}
load net {ACC_GX:for:mux#16.itm} -pin  "and#101" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#57}
load net {mux#40.itm(0)} -pin  "and#101" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#40.itm}
load net {mux#40.itm(1)} -pin  "and#101" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#40.itm}
load net {mux#40.itm(2)} -pin  "and#101" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#40.itm}
load net {mux#40.itm(3)} -pin  "and#101" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#40.itm}
load net {mux#40.itm(4)} -pin  "and#101" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#40.itm}
load net {mux#40.itm(5)} -pin  "and#101" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#40.itm}
load net {mux#40.itm(6)} -pin  "and#101" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#40.itm}
load net {mux#40.itm(7)} -pin  "and#101" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#40.itm}
load net {mux#40.itm(8)} -pin  "and#101" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#40.itm}
load net {mux#40.itm(9)} -pin  "and#101" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#40.itm}
load inst "ACC_GX:for:acc#7" "add(16,-1,10,0,16)" "INTERFACE" -attr xrf 9599 -attr oid 672 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#7} -attr area 17.189078 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(16,0,16,0,16)"
load net {ACC_GX:for:mux#19.itm(0)} -pin  "ACC_GX:for:acc#7" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#19.itm}
load net {ACC_GX:for:mux#19.itm(1)} -pin  "ACC_GX:for:acc#7" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#19.itm}
load net {ACC_GX:for:mux#19.itm(2)} -pin  "ACC_GX:for:acc#7" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#19.itm}
load net {ACC_GX:for:mux#19.itm(3)} -pin  "ACC_GX:for:acc#7" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#19.itm}
load net {ACC_GX:for:mux#19.itm(4)} -pin  "ACC_GX:for:acc#7" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#19.itm}
load net {ACC_GX:for:mux#19.itm(5)} -pin  "ACC_GX:for:acc#7" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#19.itm}
load net {ACC_GX:for:mux#19.itm(6)} -pin  "ACC_GX:for:acc#7" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#19.itm}
load net {ACC_GX:for:mux#19.itm(7)} -pin  "ACC_GX:for:acc#7" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#19.itm}
load net {ACC_GX:for:mux#19.itm(8)} -pin  "ACC_GX:for:acc#7" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#19.itm}
load net {ACC_GX:for:mux#19.itm(9)} -pin  "ACC_GX:for:acc#7" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#19.itm}
load net {ACC_GX:for:mux#19.itm(10)} -pin  "ACC_GX:for:acc#7" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#19.itm}
load net {ACC_GX:for:mux#19.itm(11)} -pin  "ACC_GX:for:acc#7" {A(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#19.itm}
load net {ACC_GX:for:mux#19.itm(12)} -pin  "ACC_GX:for:acc#7" {A(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#19.itm}
load net {ACC_GX:for:mux#19.itm(13)} -pin  "ACC_GX:for:acc#7" {A(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#19.itm}
load net {ACC_GX:for:mux#19.itm(14)} -pin  "ACC_GX:for:acc#7" {A(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#19.itm}
load net {ACC_GX:for:mux#19.itm(15)} -pin  "ACC_GX:for:acc#7" {A(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#19.itm}
load net {mux#40.itm(0)} -pin  "ACC_GX:for:acc#7" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#40.itm}
load net {mux#40.itm(1)} -pin  "ACC_GX:for:acc#7" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#40.itm}
load net {mux#40.itm(2)} -pin  "ACC_GX:for:acc#7" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#40.itm}
load net {mux#40.itm(3)} -pin  "ACC_GX:for:acc#7" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#40.itm}
load net {mux#40.itm(4)} -pin  "ACC_GX:for:acc#7" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#40.itm}
load net {mux#40.itm(5)} -pin  "ACC_GX:for:acc#7" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#40.itm}
load net {mux#40.itm(6)} -pin  "ACC_GX:for:acc#7" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#40.itm}
load net {mux#40.itm(7)} -pin  "ACC_GX:for:acc#7" {B(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#40.itm}
load net {mux#40.itm(8)} -pin  "ACC_GX:for:acc#7" {B(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#40.itm}
load net {mux#40.itm(9)} -pin  "ACC_GX:for:acc#7" {B(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#40.itm}
load net {ACC_GX:for:acc#7.ctmp.sva(0)} -pin  "ACC_GX:for:acc#7" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#7.ctmp.sva}
load net {ACC_GX:for:acc#7.ctmp.sva(1)} -pin  "ACC_GX:for:acc#7" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#7.ctmp.sva}
load net {ACC_GX:for:acc#7.ctmp.sva(2)} -pin  "ACC_GX:for:acc#7" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#7.ctmp.sva}
load net {ACC_GX:for:acc#7.ctmp.sva(3)} -pin  "ACC_GX:for:acc#7" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#7.ctmp.sva}
load net {ACC_GX:for:acc#7.ctmp.sva(4)} -pin  "ACC_GX:for:acc#7" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#7.ctmp.sva}
load net {ACC_GX:for:acc#7.ctmp.sva(5)} -pin  "ACC_GX:for:acc#7" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#7.ctmp.sva}
load net {ACC_GX:for:acc#7.ctmp.sva(6)} -pin  "ACC_GX:for:acc#7" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#7.ctmp.sva}
load net {ACC_GX:for:acc#7.ctmp.sva(7)} -pin  "ACC_GX:for:acc#7" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#7.ctmp.sva}
load net {ACC_GX:for:acc#7.ctmp.sva(8)} -pin  "ACC_GX:for:acc#7" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#7.ctmp.sva}
load net {ACC_GX:for:acc#7.ctmp.sva(9)} -pin  "ACC_GX:for:acc#7" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#7.ctmp.sva}
load net {ACC_GX:for:acc#7.ctmp.sva(10)} -pin  "ACC_GX:for:acc#7" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#7.ctmp.sva}
load net {ACC_GX:for:acc#7.ctmp.sva(11)} -pin  "ACC_GX:for:acc#7" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#7.ctmp.sva}
load net {ACC_GX:for:acc#7.ctmp.sva(12)} -pin  "ACC_GX:for:acc#7" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#7.ctmp.sva}
load net {ACC_GX:for:acc#7.ctmp.sva(13)} -pin  "ACC_GX:for:acc#7" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#7.ctmp.sva}
load net {ACC_GX:for:acc#7.ctmp.sva(14)} -pin  "ACC_GX:for:acc#7" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#7.ctmp.sva}
load net {ACC_GX:for:acc#7.ctmp.sva(15)} -pin  "ACC_GX:for:acc#7" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#7.ctmp.sva}
load inst "ACC_GX:for:mux#17" "mux(4,16)" "INTERFACE" -attr xrf 9600 -attr oid 673 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#17} -attr area 35.614128 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(16,2,4)"
load net {DC} -pin  "ACC_GX:for:mux#17" {A0(0)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC_GX:for:mux#17" {A0(1)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC_GX:for:mux#17" {A0(2)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC_GX:for:mux#17" {A0(3)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC_GX:for:mux#17" {A0(4)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC_GX:for:mux#17" {A0(5)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC_GX:for:mux#17" {A0(6)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC_GX:for:mux#17" {A0(7)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC_GX:for:mux#17" {A0(8)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC_GX:for:mux#17" {A0(9)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC_GX:for:mux#17" {A0(10)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC_GX:for:mux#17" {A0(11)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC_GX:for:mux#17" {A0(12)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC_GX:for:mux#17" {A0(13)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC_GX:for:mux#17" {A0(14)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC_GX:for:mux#17" {A0(15)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {green_x(2).lpi#1.dfm#1(0)} -pin  "ACC_GX:for:mux#17" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(2).lpi#1.dfm#1}
load net {green_x(2).lpi#1.dfm#1(1)} -pin  "ACC_GX:for:mux#17" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(2).lpi#1.dfm#1}
load net {green_x(2).lpi#1.dfm#1(2)} -pin  "ACC_GX:for:mux#17" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(2).lpi#1.dfm#1}
load net {green_x(2).lpi#1.dfm#1(3)} -pin  "ACC_GX:for:mux#17" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(2).lpi#1.dfm#1}
load net {green_x(2).lpi#1.dfm#1(4)} -pin  "ACC_GX:for:mux#17" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(2).lpi#1.dfm#1}
load net {green_x(2).lpi#1.dfm#1(5)} -pin  "ACC_GX:for:mux#17" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(2).lpi#1.dfm#1}
load net {green_x(2).lpi#1.dfm#1(6)} -pin  "ACC_GX:for:mux#17" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(2).lpi#1.dfm#1}
load net {green_x(2).lpi#1.dfm#1(7)} -pin  "ACC_GX:for:mux#17" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(2).lpi#1.dfm#1}
load net {green_x(2).lpi#1.dfm#1(8)} -pin  "ACC_GX:for:mux#17" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(2).lpi#1.dfm#1}
load net {green_x(2).lpi#1.dfm#1(9)} -pin  "ACC_GX:for:mux#17" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(2).lpi#1.dfm#1}
load net {green_x(2).lpi#1.dfm#1(10)} -pin  "ACC_GX:for:mux#17" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(2).lpi#1.dfm#1}
load net {green_x(2).lpi#1.dfm#1(11)} -pin  "ACC_GX:for:mux#17" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(2).lpi#1.dfm#1}
load net {green_x(2).lpi#1.dfm#1(12)} -pin  "ACC_GX:for:mux#17" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(2).lpi#1.dfm#1}
load net {green_x(2).lpi#1.dfm#1(13)} -pin  "ACC_GX:for:mux#17" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(2).lpi#1.dfm#1}
load net {green_x(2).lpi#1.dfm#1(14)} -pin  "ACC_GX:for:mux#17" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(2).lpi#1.dfm#1}
load net {green_x(2).lpi#1.dfm#1(15)} -pin  "ACC_GX:for:mux#17" {A1(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(2).lpi#1.dfm#1}
load net {green_x(1).lpi#1.dfm#1(0)} -pin  "ACC_GX:for:mux#17" {A2(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(1).lpi#1.dfm#1}
load net {green_x(1).lpi#1.dfm#1(1)} -pin  "ACC_GX:for:mux#17" {A2(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(1).lpi#1.dfm#1}
load net {green_x(1).lpi#1.dfm#1(2)} -pin  "ACC_GX:for:mux#17" {A2(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(1).lpi#1.dfm#1}
load net {green_x(1).lpi#1.dfm#1(3)} -pin  "ACC_GX:for:mux#17" {A2(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(1).lpi#1.dfm#1}
load net {green_x(1).lpi#1.dfm#1(4)} -pin  "ACC_GX:for:mux#17" {A2(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(1).lpi#1.dfm#1}
load net {green_x(1).lpi#1.dfm#1(5)} -pin  "ACC_GX:for:mux#17" {A2(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(1).lpi#1.dfm#1}
load net {green_x(1).lpi#1.dfm#1(6)} -pin  "ACC_GX:for:mux#17" {A2(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(1).lpi#1.dfm#1}
load net {green_x(1).lpi#1.dfm#1(7)} -pin  "ACC_GX:for:mux#17" {A2(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(1).lpi#1.dfm#1}
load net {green_x(1).lpi#1.dfm#1(8)} -pin  "ACC_GX:for:mux#17" {A2(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(1).lpi#1.dfm#1}
load net {green_x(1).lpi#1.dfm#1(9)} -pin  "ACC_GX:for:mux#17" {A2(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(1).lpi#1.dfm#1}
load net {green_x(1).lpi#1.dfm#1(10)} -pin  "ACC_GX:for:mux#17" {A2(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(1).lpi#1.dfm#1}
load net {green_x(1).lpi#1.dfm#1(11)} -pin  "ACC_GX:for:mux#17" {A2(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(1).lpi#1.dfm#1}
load net {green_x(1).lpi#1.dfm#1(12)} -pin  "ACC_GX:for:mux#17" {A2(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(1).lpi#1.dfm#1}
load net {green_x(1).lpi#1.dfm#1(13)} -pin  "ACC_GX:for:mux#17" {A2(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(1).lpi#1.dfm#1}
load net {green_x(1).lpi#1.dfm#1(14)} -pin  "ACC_GX:for:mux#17" {A2(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(1).lpi#1.dfm#1}
load net {green_x(1).lpi#1.dfm#1(15)} -pin  "ACC_GX:for:mux#17" {A2(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(1).lpi#1.dfm#1}
load net {green_x(0).lpi#1.dfm#1(0)} -pin  "ACC_GX:for:mux#17" {A3(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(0).lpi#1.dfm#1}
load net {green_x(0).lpi#1.dfm#1(1)} -pin  "ACC_GX:for:mux#17" {A3(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(0).lpi#1.dfm#1}
load net {green_x(0).lpi#1.dfm#1(2)} -pin  "ACC_GX:for:mux#17" {A3(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(0).lpi#1.dfm#1}
load net {green_x(0).lpi#1.dfm#1(3)} -pin  "ACC_GX:for:mux#17" {A3(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(0).lpi#1.dfm#1}
load net {green_x(0).lpi#1.dfm#1(4)} -pin  "ACC_GX:for:mux#17" {A3(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(0).lpi#1.dfm#1}
load net {green_x(0).lpi#1.dfm#1(5)} -pin  "ACC_GX:for:mux#17" {A3(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(0).lpi#1.dfm#1}
load net {green_x(0).lpi#1.dfm#1(6)} -pin  "ACC_GX:for:mux#17" {A3(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(0).lpi#1.dfm#1}
load net {green_x(0).lpi#1.dfm#1(7)} -pin  "ACC_GX:for:mux#17" {A3(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(0).lpi#1.dfm#1}
load net {green_x(0).lpi#1.dfm#1(8)} -pin  "ACC_GX:for:mux#17" {A3(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(0).lpi#1.dfm#1}
load net {green_x(0).lpi#1.dfm#1(9)} -pin  "ACC_GX:for:mux#17" {A3(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(0).lpi#1.dfm#1}
load net {green_x(0).lpi#1.dfm#1(10)} -pin  "ACC_GX:for:mux#17" {A3(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(0).lpi#1.dfm#1}
load net {green_x(0).lpi#1.dfm#1(11)} -pin  "ACC_GX:for:mux#17" {A3(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(0).lpi#1.dfm#1}
load net {green_x(0).lpi#1.dfm#1(12)} -pin  "ACC_GX:for:mux#17" {A3(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(0).lpi#1.dfm#1}
load net {green_x(0).lpi#1.dfm#1(13)} -pin  "ACC_GX:for:mux#17" {A3(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(0).lpi#1.dfm#1}
load net {green_x(0).lpi#1.dfm#1(14)} -pin  "ACC_GX:for:mux#17" {A3(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(0).lpi#1.dfm#1}
load net {green_x(0).lpi#1.dfm#1(15)} -pin  "ACC_GX:for:mux#17" {A3(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/green_x(0).lpi#1.dfm#1}
load net {FRAME:a#5.lpi#1(0)} -pin  "ACC_GX:for:mux#17" {S(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:a#5.lpi#1}
load net {FRAME:a#5.lpi#1(1)} -pin  "ACC_GX:for:mux#17" {S(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:a#5.lpi#1}
load net {ACC_GX:for:mux#17.itm(0)} -pin  "ACC_GX:for:mux#17" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#17.itm}
load net {ACC_GX:for:mux#17.itm(1)} -pin  "ACC_GX:for:mux#17" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#17.itm}
load net {ACC_GX:for:mux#17.itm(2)} -pin  "ACC_GX:for:mux#17" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#17.itm}
load net {ACC_GX:for:mux#17.itm(3)} -pin  "ACC_GX:for:mux#17" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#17.itm}
load net {ACC_GX:for:mux#17.itm(4)} -pin  "ACC_GX:for:mux#17" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#17.itm}
load net {ACC_GX:for:mux#17.itm(5)} -pin  "ACC_GX:for:mux#17" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#17.itm}
load net {ACC_GX:for:mux#17.itm(6)} -pin  "ACC_GX:for:mux#17" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#17.itm}
load net {ACC_GX:for:mux#17.itm(7)} -pin  "ACC_GX:for:mux#17" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#17.itm}
load net {ACC_GX:for:mux#17.itm(8)} -pin  "ACC_GX:for:mux#17" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#17.itm}
load net {ACC_GX:for:mux#17.itm(9)} -pin  "ACC_GX:for:mux#17" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#17.itm}
load net {ACC_GX:for:mux#17.itm(10)} -pin  "ACC_GX:for:mux#17" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#17.itm}
load net {ACC_GX:for:mux#17.itm(11)} -pin  "ACC_GX:for:mux#17" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#17.itm}
load net {ACC_GX:for:mux#17.itm(12)} -pin  "ACC_GX:for:mux#17" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#17.itm}
load net {ACC_GX:for:mux#17.itm(13)} -pin  "ACC_GX:for:mux#17" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#17.itm}
load net {ACC_GX:for:mux#17.itm(14)} -pin  "ACC_GX:for:mux#17" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#17.itm}
load net {ACC_GX:for:mux#17.itm(15)} -pin  "ACC_GX:for:mux#17" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#17.itm}
load inst "ACC_GX:for:acc#5" "add(5,-1,3,0,5)" "INTERFACE" -attr xrf 9601 -attr oid 674 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#5} -attr area 6.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,0,4,1,5)"
load net {ACC_GX:for:acc#13.psp.sva(0)} -pin  "ACC_GX:for:acc#5" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#13.psp.sva}
load net {ACC_GX:for:acc#13.psp.sva(1)} -pin  "ACC_GX:for:acc#5" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#13.psp.sva}
load net {ACC_GX:for:acc#13.psp.sva(2)} -pin  "ACC_GX:for:acc#5" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#13.psp.sva}
load net {ACC_GX:for:acc#13.psp.sva(3)} -pin  "ACC_GX:for:acc#5" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#13.psp.sva}
load net {ACC_GX:for:acc#13.psp.sva(4)} -pin  "ACC_GX:for:acc#5" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#13.psp.sva}
load net {PWR} -pin  "ACC_GX:for:acc#5" {B(0)} -attr @path {/edge_detect/edge_detect:core/C5_3}
load net {GND} -pin  "ACC_GX:for:acc#5" {B(1)} -attr @path {/edge_detect/edge_detect:core/C5_3}
load net {PWR} -pin  "ACC_GX:for:acc#5" {B(2)} -attr @path {/edge_detect/edge_detect:core/C5_3}
load net {ACC_GX:for:acc#5.itm(0)} -pin  "ACC_GX:for:acc#5" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#5.itm}
load net {ACC_GX:for:acc#5.itm(1)} -pin  "ACC_GX:for:acc#5" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#5.itm}
load net {ACC_GX:for:acc#5.itm(2)} -pin  "ACC_GX:for:acc#5" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#5.itm}
load net {ACC_GX:for:acc#5.itm(3)} -pin  "ACC_GX:for:acc#5" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#5.itm}
load net {ACC_GX:for:acc#5.itm(4)} -pin  "ACC_GX:for:acc#5" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#5.itm}
load inst "ACC_GX:for:mux#18" "mux(32,10)" "INTERFACE" -attr xrf 9602 -attr oid 675 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#18} -attr area 205.163230 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(10,5,32)"
load net {regs.operator[]:slc(regs.regs).cse.sva(62)} -pin  "ACC_GX:for:mux#18" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#31.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(63)} -pin  "ACC_GX:for:mux#18" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#31.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(64)} -pin  "ACC_GX:for:mux#18" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#31.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(65)} -pin  "ACC_GX:for:mux#18" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#31.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(66)} -pin  "ACC_GX:for:mux#18" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#31.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(67)} -pin  "ACC_GX:for:mux#18" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#31.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(68)} -pin  "ACC_GX:for:mux#18" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#31.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(69)} -pin  "ACC_GX:for:mux#18" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#31.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(70)} -pin  "ACC_GX:for:mux#18" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#31.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(71)} -pin  "ACC_GX:for:mux#18" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#31.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(60)} -pin  "ACC_GX:for:mux#18" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva).itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(61)} -pin  "ACC_GX:for:mux#18" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva).itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(62)} -pin  "ACC_GX:for:mux#18" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva).itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(63)} -pin  "ACC_GX:for:mux#18" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva).itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(64)} -pin  "ACC_GX:for:mux#18" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva).itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(65)} -pin  "ACC_GX:for:mux#18" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva).itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(66)} -pin  "ACC_GX:for:mux#18" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva).itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(67)} -pin  "ACC_GX:for:mux#18" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva).itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(68)} -pin  "ACC_GX:for:mux#18" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva).itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(69)} -pin  "ACC_GX:for:mux#18" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva).itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(58)} -pin  "ACC_GX:for:mux#18" {A2(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#1.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(59)} -pin  "ACC_GX:for:mux#18" {A2(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#1.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(60)} -pin  "ACC_GX:for:mux#18" {A2(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#1.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(61)} -pin  "ACC_GX:for:mux#18" {A2(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#1.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(62)} -pin  "ACC_GX:for:mux#18" {A2(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#1.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(63)} -pin  "ACC_GX:for:mux#18" {A2(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#1.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(64)} -pin  "ACC_GX:for:mux#18" {A2(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#1.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(65)} -pin  "ACC_GX:for:mux#18" {A2(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#1.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(66)} -pin  "ACC_GX:for:mux#18" {A2(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#1.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(67)} -pin  "ACC_GX:for:mux#18" {A2(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#1.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(56)} -pin  "ACC_GX:for:mux#18" {A3(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#2.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(57)} -pin  "ACC_GX:for:mux#18" {A3(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#2.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(58)} -pin  "ACC_GX:for:mux#18" {A3(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#2.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(59)} -pin  "ACC_GX:for:mux#18" {A3(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#2.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(60)} -pin  "ACC_GX:for:mux#18" {A3(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#2.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(61)} -pin  "ACC_GX:for:mux#18" {A3(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#2.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(62)} -pin  "ACC_GX:for:mux#18" {A3(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#2.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(63)} -pin  "ACC_GX:for:mux#18" {A3(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#2.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(64)} -pin  "ACC_GX:for:mux#18" {A3(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#2.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(65)} -pin  "ACC_GX:for:mux#18" {A3(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#2.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(54)} -pin  "ACC_GX:for:mux#18" {A4(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#3.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(55)} -pin  "ACC_GX:for:mux#18" {A4(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#3.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(56)} -pin  "ACC_GX:for:mux#18" {A4(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#3.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(57)} -pin  "ACC_GX:for:mux#18" {A4(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#3.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(58)} -pin  "ACC_GX:for:mux#18" {A4(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#3.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(59)} -pin  "ACC_GX:for:mux#18" {A4(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#3.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(60)} -pin  "ACC_GX:for:mux#18" {A4(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#3.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(61)} -pin  "ACC_GX:for:mux#18" {A4(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#3.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(62)} -pin  "ACC_GX:for:mux#18" {A4(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#3.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(63)} -pin  "ACC_GX:for:mux#18" {A4(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#3.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(52)} -pin  "ACC_GX:for:mux#18" {A5(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#4.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(53)} -pin  "ACC_GX:for:mux#18" {A5(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#4.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(54)} -pin  "ACC_GX:for:mux#18" {A5(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#4.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(55)} -pin  "ACC_GX:for:mux#18" {A5(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#4.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(56)} -pin  "ACC_GX:for:mux#18" {A5(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#4.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(57)} -pin  "ACC_GX:for:mux#18" {A5(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#4.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(58)} -pin  "ACC_GX:for:mux#18" {A5(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#4.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(59)} -pin  "ACC_GX:for:mux#18" {A5(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#4.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(60)} -pin  "ACC_GX:for:mux#18" {A5(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#4.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(61)} -pin  "ACC_GX:for:mux#18" {A5(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#4.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(50)} -pin  "ACC_GX:for:mux#18" {A6(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#5.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(51)} -pin  "ACC_GX:for:mux#18" {A6(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#5.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(52)} -pin  "ACC_GX:for:mux#18" {A6(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#5.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(53)} -pin  "ACC_GX:for:mux#18" {A6(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#5.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(54)} -pin  "ACC_GX:for:mux#18" {A6(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#5.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(55)} -pin  "ACC_GX:for:mux#18" {A6(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#5.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(56)} -pin  "ACC_GX:for:mux#18" {A6(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#5.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(57)} -pin  "ACC_GX:for:mux#18" {A6(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#5.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(58)} -pin  "ACC_GX:for:mux#18" {A6(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#5.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(59)} -pin  "ACC_GX:for:mux#18" {A6(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#5.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(48)} -pin  "ACC_GX:for:mux#18" {A7(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#6.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(49)} -pin  "ACC_GX:for:mux#18" {A7(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#6.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(50)} -pin  "ACC_GX:for:mux#18" {A7(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#6.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(51)} -pin  "ACC_GX:for:mux#18" {A7(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#6.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(52)} -pin  "ACC_GX:for:mux#18" {A7(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#6.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(53)} -pin  "ACC_GX:for:mux#18" {A7(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#6.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(54)} -pin  "ACC_GX:for:mux#18" {A7(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#6.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(55)} -pin  "ACC_GX:for:mux#18" {A7(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#6.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(56)} -pin  "ACC_GX:for:mux#18" {A7(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#6.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(57)} -pin  "ACC_GX:for:mux#18" {A7(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#6.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(46)} -pin  "ACC_GX:for:mux#18" {A8(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#7.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(47)} -pin  "ACC_GX:for:mux#18" {A8(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#7.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(48)} -pin  "ACC_GX:for:mux#18" {A8(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#7.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(49)} -pin  "ACC_GX:for:mux#18" {A8(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#7.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(50)} -pin  "ACC_GX:for:mux#18" {A8(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#7.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(51)} -pin  "ACC_GX:for:mux#18" {A8(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#7.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(52)} -pin  "ACC_GX:for:mux#18" {A8(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#7.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(53)} -pin  "ACC_GX:for:mux#18" {A8(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#7.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(54)} -pin  "ACC_GX:for:mux#18" {A8(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#7.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(55)} -pin  "ACC_GX:for:mux#18" {A8(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#7.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(44)} -pin  "ACC_GX:for:mux#18" {A9(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#8.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(45)} -pin  "ACC_GX:for:mux#18" {A9(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#8.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(46)} -pin  "ACC_GX:for:mux#18" {A9(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#8.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(47)} -pin  "ACC_GX:for:mux#18" {A9(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#8.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(48)} -pin  "ACC_GX:for:mux#18" {A9(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#8.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(49)} -pin  "ACC_GX:for:mux#18" {A9(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#8.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(50)} -pin  "ACC_GX:for:mux#18" {A9(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#8.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(51)} -pin  "ACC_GX:for:mux#18" {A9(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#8.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(52)} -pin  "ACC_GX:for:mux#18" {A9(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#8.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(53)} -pin  "ACC_GX:for:mux#18" {A9(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#8.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(42)} -pin  "ACC_GX:for:mux#18" {A10(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#9.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(43)} -pin  "ACC_GX:for:mux#18" {A10(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#9.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(44)} -pin  "ACC_GX:for:mux#18" {A10(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#9.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(45)} -pin  "ACC_GX:for:mux#18" {A10(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#9.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(46)} -pin  "ACC_GX:for:mux#18" {A10(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#9.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(47)} -pin  "ACC_GX:for:mux#18" {A10(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#9.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(48)} -pin  "ACC_GX:for:mux#18" {A10(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#9.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(49)} -pin  "ACC_GX:for:mux#18" {A10(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#9.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(50)} -pin  "ACC_GX:for:mux#18" {A10(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#9.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(51)} -pin  "ACC_GX:for:mux#18" {A10(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#9.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(40)} -pin  "ACC_GX:for:mux#18" {A11(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#10.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(41)} -pin  "ACC_GX:for:mux#18" {A11(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#10.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(42)} -pin  "ACC_GX:for:mux#18" {A11(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#10.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(43)} -pin  "ACC_GX:for:mux#18" {A11(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#10.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(44)} -pin  "ACC_GX:for:mux#18" {A11(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#10.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(45)} -pin  "ACC_GX:for:mux#18" {A11(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#10.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(46)} -pin  "ACC_GX:for:mux#18" {A11(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#10.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(47)} -pin  "ACC_GX:for:mux#18" {A11(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#10.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(48)} -pin  "ACC_GX:for:mux#18" {A11(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#10.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(49)} -pin  "ACC_GX:for:mux#18" {A11(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#10.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(38)} -pin  "ACC_GX:for:mux#18" {A12(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#11.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(39)} -pin  "ACC_GX:for:mux#18" {A12(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#11.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(40)} -pin  "ACC_GX:for:mux#18" {A12(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#11.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(41)} -pin  "ACC_GX:for:mux#18" {A12(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#11.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(42)} -pin  "ACC_GX:for:mux#18" {A12(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#11.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(43)} -pin  "ACC_GX:for:mux#18" {A12(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#11.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(44)} -pin  "ACC_GX:for:mux#18" {A12(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#11.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(45)} -pin  "ACC_GX:for:mux#18" {A12(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#11.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(46)} -pin  "ACC_GX:for:mux#18" {A12(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#11.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(47)} -pin  "ACC_GX:for:mux#18" {A12(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#11.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(36)} -pin  "ACC_GX:for:mux#18" {A13(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#12.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(37)} -pin  "ACC_GX:for:mux#18" {A13(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#12.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(38)} -pin  "ACC_GX:for:mux#18" {A13(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#12.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(39)} -pin  "ACC_GX:for:mux#18" {A13(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#12.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(40)} -pin  "ACC_GX:for:mux#18" {A13(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#12.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(41)} -pin  "ACC_GX:for:mux#18" {A13(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#12.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(42)} -pin  "ACC_GX:for:mux#18" {A13(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#12.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(43)} -pin  "ACC_GX:for:mux#18" {A13(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#12.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(44)} -pin  "ACC_GX:for:mux#18" {A13(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#12.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(45)} -pin  "ACC_GX:for:mux#18" {A13(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#12.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(34)} -pin  "ACC_GX:for:mux#18" {A14(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#13.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(35)} -pin  "ACC_GX:for:mux#18" {A14(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#13.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(36)} -pin  "ACC_GX:for:mux#18" {A14(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#13.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(37)} -pin  "ACC_GX:for:mux#18" {A14(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#13.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(38)} -pin  "ACC_GX:for:mux#18" {A14(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#13.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(39)} -pin  "ACC_GX:for:mux#18" {A14(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#13.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(40)} -pin  "ACC_GX:for:mux#18" {A14(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#13.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(41)} -pin  "ACC_GX:for:mux#18" {A14(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#13.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(42)} -pin  "ACC_GX:for:mux#18" {A14(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#13.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(43)} -pin  "ACC_GX:for:mux#18" {A14(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#13.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(32)} -pin  "ACC_GX:for:mux#18" {A15(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#14.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(33)} -pin  "ACC_GX:for:mux#18" {A15(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#14.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(34)} -pin  "ACC_GX:for:mux#18" {A15(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#14.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(35)} -pin  "ACC_GX:for:mux#18" {A15(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#14.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(36)} -pin  "ACC_GX:for:mux#18" {A15(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#14.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(37)} -pin  "ACC_GX:for:mux#18" {A15(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#14.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(38)} -pin  "ACC_GX:for:mux#18" {A15(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#14.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(39)} -pin  "ACC_GX:for:mux#18" {A15(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#14.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(40)} -pin  "ACC_GX:for:mux#18" {A15(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#14.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(41)} -pin  "ACC_GX:for:mux#18" {A15(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#14.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(30)} -pin  "ACC_GX:for:mux#18" {A16(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#15.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(31)} -pin  "ACC_GX:for:mux#18" {A16(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#15.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(32)} -pin  "ACC_GX:for:mux#18" {A16(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#15.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(33)} -pin  "ACC_GX:for:mux#18" {A16(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#15.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(34)} -pin  "ACC_GX:for:mux#18" {A16(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#15.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(35)} -pin  "ACC_GX:for:mux#18" {A16(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#15.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(36)} -pin  "ACC_GX:for:mux#18" {A16(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#15.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(37)} -pin  "ACC_GX:for:mux#18" {A16(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#15.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(38)} -pin  "ACC_GX:for:mux#18" {A16(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#15.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(39)} -pin  "ACC_GX:for:mux#18" {A16(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#15.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(28)} -pin  "ACC_GX:for:mux#18" {A17(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#16.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(29)} -pin  "ACC_GX:for:mux#18" {A17(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#16.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(30)} -pin  "ACC_GX:for:mux#18" {A17(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#16.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(31)} -pin  "ACC_GX:for:mux#18" {A17(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#16.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(32)} -pin  "ACC_GX:for:mux#18" {A17(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#16.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(33)} -pin  "ACC_GX:for:mux#18" {A17(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#16.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(34)} -pin  "ACC_GX:for:mux#18" {A17(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#16.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(35)} -pin  "ACC_GX:for:mux#18" {A17(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#16.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(36)} -pin  "ACC_GX:for:mux#18" {A17(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#16.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(37)} -pin  "ACC_GX:for:mux#18" {A17(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#16.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(26)} -pin  "ACC_GX:for:mux#18" {A18(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#17.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(27)} -pin  "ACC_GX:for:mux#18" {A18(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#17.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(28)} -pin  "ACC_GX:for:mux#18" {A18(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#17.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(29)} -pin  "ACC_GX:for:mux#18" {A18(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#17.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(30)} -pin  "ACC_GX:for:mux#18" {A18(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#17.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(31)} -pin  "ACC_GX:for:mux#18" {A18(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#17.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(32)} -pin  "ACC_GX:for:mux#18" {A18(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#17.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(33)} -pin  "ACC_GX:for:mux#18" {A18(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#17.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(34)} -pin  "ACC_GX:for:mux#18" {A18(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#17.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(35)} -pin  "ACC_GX:for:mux#18" {A18(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#17.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(24)} -pin  "ACC_GX:for:mux#18" {A19(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#18.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(25)} -pin  "ACC_GX:for:mux#18" {A19(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#18.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(26)} -pin  "ACC_GX:for:mux#18" {A19(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#18.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(27)} -pin  "ACC_GX:for:mux#18" {A19(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#18.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(28)} -pin  "ACC_GX:for:mux#18" {A19(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#18.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(29)} -pin  "ACC_GX:for:mux#18" {A19(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#18.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(30)} -pin  "ACC_GX:for:mux#18" {A19(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#18.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(31)} -pin  "ACC_GX:for:mux#18" {A19(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#18.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(32)} -pin  "ACC_GX:for:mux#18" {A19(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#18.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(33)} -pin  "ACC_GX:for:mux#18" {A19(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#18.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(22)} -pin  "ACC_GX:for:mux#18" {A20(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#19.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(23)} -pin  "ACC_GX:for:mux#18" {A20(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#19.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(24)} -pin  "ACC_GX:for:mux#18" {A20(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#19.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(25)} -pin  "ACC_GX:for:mux#18" {A20(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#19.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(26)} -pin  "ACC_GX:for:mux#18" {A20(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#19.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(27)} -pin  "ACC_GX:for:mux#18" {A20(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#19.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(28)} -pin  "ACC_GX:for:mux#18" {A20(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#19.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(29)} -pin  "ACC_GX:for:mux#18" {A20(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#19.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(30)} -pin  "ACC_GX:for:mux#18" {A20(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#19.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(31)} -pin  "ACC_GX:for:mux#18" {A20(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#19.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(20)} -pin  "ACC_GX:for:mux#18" {A21(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#20.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(21)} -pin  "ACC_GX:for:mux#18" {A21(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#20.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(22)} -pin  "ACC_GX:for:mux#18" {A21(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#20.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(23)} -pin  "ACC_GX:for:mux#18" {A21(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#20.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(24)} -pin  "ACC_GX:for:mux#18" {A21(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#20.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(25)} -pin  "ACC_GX:for:mux#18" {A21(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#20.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(26)} -pin  "ACC_GX:for:mux#18" {A21(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#20.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(27)} -pin  "ACC_GX:for:mux#18" {A21(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#20.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(28)} -pin  "ACC_GX:for:mux#18" {A21(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#20.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(29)} -pin  "ACC_GX:for:mux#18" {A21(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#20.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(18)} -pin  "ACC_GX:for:mux#18" {A22(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#21.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(19)} -pin  "ACC_GX:for:mux#18" {A22(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#21.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(20)} -pin  "ACC_GX:for:mux#18" {A22(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#21.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(21)} -pin  "ACC_GX:for:mux#18" {A22(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#21.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(22)} -pin  "ACC_GX:for:mux#18" {A22(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#21.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(23)} -pin  "ACC_GX:for:mux#18" {A22(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#21.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(24)} -pin  "ACC_GX:for:mux#18" {A22(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#21.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(25)} -pin  "ACC_GX:for:mux#18" {A22(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#21.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(26)} -pin  "ACC_GX:for:mux#18" {A22(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#21.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(27)} -pin  "ACC_GX:for:mux#18" {A22(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#21.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(16)} -pin  "ACC_GX:for:mux#18" {A23(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#22.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(17)} -pin  "ACC_GX:for:mux#18" {A23(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#22.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(18)} -pin  "ACC_GX:for:mux#18" {A23(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#22.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(19)} -pin  "ACC_GX:for:mux#18" {A23(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#22.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(20)} -pin  "ACC_GX:for:mux#18" {A23(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#22.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(21)} -pin  "ACC_GX:for:mux#18" {A23(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#22.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(22)} -pin  "ACC_GX:for:mux#18" {A23(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#22.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(23)} -pin  "ACC_GX:for:mux#18" {A23(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#22.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(24)} -pin  "ACC_GX:for:mux#18" {A23(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#22.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(25)} -pin  "ACC_GX:for:mux#18" {A23(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#22.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(14)} -pin  "ACC_GX:for:mux#18" {A24(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#23.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(15)} -pin  "ACC_GX:for:mux#18" {A24(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#23.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(16)} -pin  "ACC_GX:for:mux#18" {A24(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#23.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(17)} -pin  "ACC_GX:for:mux#18" {A24(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#23.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(18)} -pin  "ACC_GX:for:mux#18" {A24(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#23.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(19)} -pin  "ACC_GX:for:mux#18" {A24(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#23.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(20)} -pin  "ACC_GX:for:mux#18" {A24(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#23.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(21)} -pin  "ACC_GX:for:mux#18" {A24(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#23.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(22)} -pin  "ACC_GX:for:mux#18" {A24(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#23.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(23)} -pin  "ACC_GX:for:mux#18" {A24(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#23.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(12)} -pin  "ACC_GX:for:mux#18" {A25(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#24.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(13)} -pin  "ACC_GX:for:mux#18" {A25(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#24.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(14)} -pin  "ACC_GX:for:mux#18" {A25(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#24.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(15)} -pin  "ACC_GX:for:mux#18" {A25(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#24.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(16)} -pin  "ACC_GX:for:mux#18" {A25(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#24.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(17)} -pin  "ACC_GX:for:mux#18" {A25(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#24.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(18)} -pin  "ACC_GX:for:mux#18" {A25(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#24.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(19)} -pin  "ACC_GX:for:mux#18" {A25(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#24.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(20)} -pin  "ACC_GX:for:mux#18" {A25(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#24.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(21)} -pin  "ACC_GX:for:mux#18" {A25(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#24.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(10)} -pin  "ACC_GX:for:mux#18" {A26(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#25.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(11)} -pin  "ACC_GX:for:mux#18" {A26(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#25.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(12)} -pin  "ACC_GX:for:mux#18" {A26(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#25.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(13)} -pin  "ACC_GX:for:mux#18" {A26(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#25.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(14)} -pin  "ACC_GX:for:mux#18" {A26(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#25.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(15)} -pin  "ACC_GX:for:mux#18" {A26(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#25.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(16)} -pin  "ACC_GX:for:mux#18" {A26(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#25.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(17)} -pin  "ACC_GX:for:mux#18" {A26(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#25.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(18)} -pin  "ACC_GX:for:mux#18" {A26(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#25.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(19)} -pin  "ACC_GX:for:mux#18" {A26(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#25.itm}
load net {DC} -pin  "ACC_GX:for:mux#18" {A27(0)} -attr @path {/edge_detect/edge_detect:core/C----------_10}
load net {DC} -pin  "ACC_GX:for:mux#18" {A27(1)} -attr @path {/edge_detect/edge_detect:core/C----------_10}
load net {DC} -pin  "ACC_GX:for:mux#18" {A27(2)} -attr @path {/edge_detect/edge_detect:core/C----------_10}
load net {DC} -pin  "ACC_GX:for:mux#18" {A27(3)} -attr @path {/edge_detect/edge_detect:core/C----------_10}
load net {DC} -pin  "ACC_GX:for:mux#18" {A27(4)} -attr @path {/edge_detect/edge_detect:core/C----------_10}
load net {DC} -pin  "ACC_GX:for:mux#18" {A27(5)} -attr @path {/edge_detect/edge_detect:core/C----------_10}
load net {DC} -pin  "ACC_GX:for:mux#18" {A27(6)} -attr @path {/edge_detect/edge_detect:core/C----------_10}
load net {DC} -pin  "ACC_GX:for:mux#18" {A27(7)} -attr @path {/edge_detect/edge_detect:core/C----------_10}
load net {DC} -pin  "ACC_GX:for:mux#18" {A27(8)} -attr @path {/edge_detect/edge_detect:core/C----------_10}
load net {DC} -pin  "ACC_GX:for:mux#18" {A27(9)} -attr @path {/edge_detect/edge_detect:core/C----------_10}
load net {regs.operator[]:slc(regs.regs).cse.sva(70)} -pin  "ACC_GX:for:mux#18" {A28(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#32.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(71)} -pin  "ACC_GX:for:mux#18" {A28(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#32.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(72)} -pin  "ACC_GX:for:mux#18" {A28(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#32.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(73)} -pin  "ACC_GX:for:mux#18" {A28(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#32.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(74)} -pin  "ACC_GX:for:mux#18" {A28(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#32.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(75)} -pin  "ACC_GX:for:mux#18" {A28(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#32.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(76)} -pin  "ACC_GX:for:mux#18" {A28(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#32.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(77)} -pin  "ACC_GX:for:mux#18" {A28(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#32.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(78)} -pin  "ACC_GX:for:mux#18" {A28(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#32.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(79)} -pin  "ACC_GX:for:mux#18" {A28(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#32.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(68)} -pin  "ACC_GX:for:mux#18" {A29(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#33.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(69)} -pin  "ACC_GX:for:mux#18" {A29(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#33.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(70)} -pin  "ACC_GX:for:mux#18" {A29(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#33.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(71)} -pin  "ACC_GX:for:mux#18" {A29(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#33.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(72)} -pin  "ACC_GX:for:mux#18" {A29(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#33.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(73)} -pin  "ACC_GX:for:mux#18" {A29(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#33.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(74)} -pin  "ACC_GX:for:mux#18" {A29(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#33.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(75)} -pin  "ACC_GX:for:mux#18" {A29(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#33.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(76)} -pin  "ACC_GX:for:mux#18" {A29(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#33.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(77)} -pin  "ACC_GX:for:mux#18" {A29(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#33.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(66)} -pin  "ACC_GX:for:mux#18" {A30(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#34.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(67)} -pin  "ACC_GX:for:mux#18" {A30(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#34.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(68)} -pin  "ACC_GX:for:mux#18" {A30(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#34.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(69)} -pin  "ACC_GX:for:mux#18" {A30(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#34.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(70)} -pin  "ACC_GX:for:mux#18" {A30(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#34.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(71)} -pin  "ACC_GX:for:mux#18" {A30(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#34.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(72)} -pin  "ACC_GX:for:mux#18" {A30(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#34.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(73)} -pin  "ACC_GX:for:mux#18" {A30(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#34.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(74)} -pin  "ACC_GX:for:mux#18" {A30(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#34.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(75)} -pin  "ACC_GX:for:mux#18" {A30(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#34.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(64)} -pin  "ACC_GX:for:mux#18" {A31(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#35.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(65)} -pin  "ACC_GX:for:mux#18" {A31(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#35.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(66)} -pin  "ACC_GX:for:mux#18" {A31(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#35.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(67)} -pin  "ACC_GX:for:mux#18" {A31(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#35.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(68)} -pin  "ACC_GX:for:mux#18" {A31(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#35.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(69)} -pin  "ACC_GX:for:mux#18" {A31(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#35.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(70)} -pin  "ACC_GX:for:mux#18" {A31(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#35.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(71)} -pin  "ACC_GX:for:mux#18" {A31(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#35.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(72)} -pin  "ACC_GX:for:mux#18" {A31(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#35.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(73)} -pin  "ACC_GX:for:mux#18" {A31(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#35.itm}
load net {ACC_GX:for:acc#5.itm(0)} -pin  "ACC_GX:for:mux#18" {S(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#5.itm}
load net {ACC_GX:for:acc#5.itm(1)} -pin  "ACC_GX:for:mux#18" {S(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#5.itm}
load net {ACC_GX:for:acc#5.itm(2)} -pin  "ACC_GX:for:mux#18" {S(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#5.itm}
load net {ACC_GX:for:acc#5.itm(3)} -pin  "ACC_GX:for:mux#18" {S(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#5.itm}
load net {ACC_GX:for:acc#5.itm(4)} -pin  "ACC_GX:for:mux#18" {S(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#5.itm}
load net {ACC_GX:for:mux#18.itm(0)} -pin  "ACC_GX:for:mux#18" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#18.itm}
load net {ACC_GX:for:mux#18.itm(1)} -pin  "ACC_GX:for:mux#18" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#18.itm}
load net {ACC_GX:for:mux#18.itm(2)} -pin  "ACC_GX:for:mux#18" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#18.itm}
load net {ACC_GX:for:mux#18.itm(3)} -pin  "ACC_GX:for:mux#18" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#18.itm}
load net {ACC_GX:for:mux#18.itm(4)} -pin  "ACC_GX:for:mux#18" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#18.itm}
load net {ACC_GX:for:mux#18.itm(5)} -pin  "ACC_GX:for:mux#18" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#18.itm}
load net {ACC_GX:for:mux#18.itm(6)} -pin  "ACC_GX:for:mux#18" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#18.itm}
load net {ACC_GX:for:mux#18.itm(7)} -pin  "ACC_GX:for:mux#18" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#18.itm}
load net {ACC_GX:for:mux#18.itm(8)} -pin  "ACC_GX:for:mux#18" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#18.itm}
load net {ACC_GX:for:mux#18.itm(9)} -pin  "ACC_GX:for:mux#18" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#18.itm}
load inst "and#102" "and(2,10)" "INTERFACE" -attr vt d -attr @path {/edge_detect/edge_detect:core/and#102} -attr area 7.299324 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(10,2)"
load net {ACC_GX:for:mux#18.itm(0)} -pin  "and#102" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#18.itm}
load net {ACC_GX:for:mux#18.itm(1)} -pin  "and#102" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#18.itm}
load net {ACC_GX:for:mux#18.itm(2)} -pin  "and#102" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#18.itm}
load net {ACC_GX:for:mux#18.itm(3)} -pin  "and#102" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#18.itm}
load net {ACC_GX:for:mux#18.itm(4)} -pin  "and#102" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#18.itm}
load net {ACC_GX:for:mux#18.itm(5)} -pin  "and#102" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#18.itm}
load net {ACC_GX:for:mux#18.itm(6)} -pin  "and#102" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#18.itm}
load net {ACC_GX:for:mux#18.itm(7)} -pin  "and#102" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#18.itm}
load net {ACC_GX:for:mux#18.itm(8)} -pin  "and#102" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#18.itm}
load net {ACC_GX:for:mux#18.itm(9)} -pin  "and#102" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#18.itm}
load net {ACC_GX:for:mux#16.itm} -pin  "and#102" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#58}
load net {ACC_GX:for:mux#16.itm} -pin  "and#102" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#58}
load net {ACC_GX:for:mux#16.itm} -pin  "and#102" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#58}
load net {ACC_GX:for:mux#16.itm} -pin  "and#102" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#58}
load net {ACC_GX:for:mux#16.itm} -pin  "and#102" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#58}
load net {ACC_GX:for:mux#16.itm} -pin  "and#102" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#58}
load net {ACC_GX:for:mux#16.itm} -pin  "and#102" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#58}
load net {ACC_GX:for:mux#16.itm} -pin  "and#102" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#58}
load net {ACC_GX:for:mux#16.itm} -pin  "and#102" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#58}
load net {ACC_GX:for:mux#16.itm} -pin  "and#102" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#58}
load net {mux#41.itm(0)} -pin  "and#102" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#41.itm}
load net {mux#41.itm(1)} -pin  "and#102" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#41.itm}
load net {mux#41.itm(2)} -pin  "and#102" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#41.itm}
load net {mux#41.itm(3)} -pin  "and#102" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#41.itm}
load net {mux#41.itm(4)} -pin  "and#102" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#41.itm}
load net {mux#41.itm(5)} -pin  "and#102" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#41.itm}
load net {mux#41.itm(6)} -pin  "and#102" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#41.itm}
load net {mux#41.itm(7)} -pin  "and#102" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#41.itm}
load net {mux#41.itm(8)} -pin  "and#102" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#41.itm}
load net {mux#41.itm(9)} -pin  "and#102" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#41.itm}
load inst "ACC_GX:for:acc#4" "add(16,-1,10,0,16)" "INTERFACE" -attr xrf 9603 -attr oid 676 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#4} -attr area 17.189078 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(16,0,16,0,16)"
load net {ACC_GX:for:mux#17.itm(0)} -pin  "ACC_GX:for:acc#4" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#17.itm}
load net {ACC_GX:for:mux#17.itm(1)} -pin  "ACC_GX:for:acc#4" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#17.itm}
load net {ACC_GX:for:mux#17.itm(2)} -pin  "ACC_GX:for:acc#4" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#17.itm}
load net {ACC_GX:for:mux#17.itm(3)} -pin  "ACC_GX:for:acc#4" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#17.itm}
load net {ACC_GX:for:mux#17.itm(4)} -pin  "ACC_GX:for:acc#4" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#17.itm}
load net {ACC_GX:for:mux#17.itm(5)} -pin  "ACC_GX:for:acc#4" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#17.itm}
load net {ACC_GX:for:mux#17.itm(6)} -pin  "ACC_GX:for:acc#4" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#17.itm}
load net {ACC_GX:for:mux#17.itm(7)} -pin  "ACC_GX:for:acc#4" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#17.itm}
load net {ACC_GX:for:mux#17.itm(8)} -pin  "ACC_GX:for:acc#4" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#17.itm}
load net {ACC_GX:for:mux#17.itm(9)} -pin  "ACC_GX:for:acc#4" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#17.itm}
load net {ACC_GX:for:mux#17.itm(10)} -pin  "ACC_GX:for:acc#4" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#17.itm}
load net {ACC_GX:for:mux#17.itm(11)} -pin  "ACC_GX:for:acc#4" {A(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#17.itm}
load net {ACC_GX:for:mux#17.itm(12)} -pin  "ACC_GX:for:acc#4" {A(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#17.itm}
load net {ACC_GX:for:mux#17.itm(13)} -pin  "ACC_GX:for:acc#4" {A(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#17.itm}
load net {ACC_GX:for:mux#17.itm(14)} -pin  "ACC_GX:for:acc#4" {A(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#17.itm}
load net {ACC_GX:for:mux#17.itm(15)} -pin  "ACC_GX:for:acc#4" {A(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#17.itm}
load net {mux#41.itm(0)} -pin  "ACC_GX:for:acc#4" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#41.itm}
load net {mux#41.itm(1)} -pin  "ACC_GX:for:acc#4" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#41.itm}
load net {mux#41.itm(2)} -pin  "ACC_GX:for:acc#4" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#41.itm}
load net {mux#41.itm(3)} -pin  "ACC_GX:for:acc#4" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#41.itm}
load net {mux#41.itm(4)} -pin  "ACC_GX:for:acc#4" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#41.itm}
load net {mux#41.itm(5)} -pin  "ACC_GX:for:acc#4" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#41.itm}
load net {mux#41.itm(6)} -pin  "ACC_GX:for:acc#4" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#41.itm}
load net {mux#41.itm(7)} -pin  "ACC_GX:for:acc#4" {B(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#41.itm}
load net {mux#41.itm(8)} -pin  "ACC_GX:for:acc#4" {B(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#41.itm}
load net {mux#41.itm(9)} -pin  "ACC_GX:for:acc#4" {B(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#41.itm}
load net {ACC_GX:for:acc#4.ctmp.sva(0)} -pin  "ACC_GX:for:acc#4" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#4.ctmp.sva}
load net {ACC_GX:for:acc#4.ctmp.sva(1)} -pin  "ACC_GX:for:acc#4" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#4.ctmp.sva}
load net {ACC_GX:for:acc#4.ctmp.sva(2)} -pin  "ACC_GX:for:acc#4" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#4.ctmp.sva}
load net {ACC_GX:for:acc#4.ctmp.sva(3)} -pin  "ACC_GX:for:acc#4" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#4.ctmp.sva}
load net {ACC_GX:for:acc#4.ctmp.sva(4)} -pin  "ACC_GX:for:acc#4" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#4.ctmp.sva}
load net {ACC_GX:for:acc#4.ctmp.sva(5)} -pin  "ACC_GX:for:acc#4" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#4.ctmp.sva}
load net {ACC_GX:for:acc#4.ctmp.sva(6)} -pin  "ACC_GX:for:acc#4" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#4.ctmp.sva}
load net {ACC_GX:for:acc#4.ctmp.sva(7)} -pin  "ACC_GX:for:acc#4" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#4.ctmp.sva}
load net {ACC_GX:for:acc#4.ctmp.sva(8)} -pin  "ACC_GX:for:acc#4" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#4.ctmp.sva}
load net {ACC_GX:for:acc#4.ctmp.sva(9)} -pin  "ACC_GX:for:acc#4" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#4.ctmp.sva}
load net {ACC_GX:for:acc#4.ctmp.sva(10)} -pin  "ACC_GX:for:acc#4" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#4.ctmp.sva}
load net {ACC_GX:for:acc#4.ctmp.sva(11)} -pin  "ACC_GX:for:acc#4" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#4.ctmp.sva}
load net {ACC_GX:for:acc#4.ctmp.sva(12)} -pin  "ACC_GX:for:acc#4" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#4.ctmp.sva}
load net {ACC_GX:for:acc#4.ctmp.sva(13)} -pin  "ACC_GX:for:acc#4" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#4.ctmp.sva}
load net {ACC_GX:for:acc#4.ctmp.sva(14)} -pin  "ACC_GX:for:acc#4" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#4.ctmp.sva}
load net {ACC_GX:for:acc#4.ctmp.sva(15)} -pin  "ACC_GX:for:acc#4" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#4.ctmp.sva}
load inst "ACC_GX:for:mux" "mux(4,16)" "INTERFACE" -attr xrf 9604 -attr oid 677 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux} -attr area 35.614128 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(16,2,4)"
load net {DC} -pin  "ACC_GX:for:mux" {A0(0)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC_GX:for:mux" {A0(1)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC_GX:for:mux" {A0(2)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC_GX:for:mux" {A0(3)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC_GX:for:mux" {A0(4)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC_GX:for:mux" {A0(5)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC_GX:for:mux" {A0(6)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC_GX:for:mux" {A0(7)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC_GX:for:mux" {A0(8)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC_GX:for:mux" {A0(9)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC_GX:for:mux" {A0(10)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC_GX:for:mux" {A0(11)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC_GX:for:mux" {A0(12)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC_GX:for:mux" {A0(13)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC_GX:for:mux" {A0(14)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC_GX:for:mux" {A0(15)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {red_x(2).lpi#1.dfm#1(0)} -pin  "ACC_GX:for:mux" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(2).lpi#1.dfm#1}
load net {red_x(2).lpi#1.dfm#1(1)} -pin  "ACC_GX:for:mux" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(2).lpi#1.dfm#1}
load net {red_x(2).lpi#1.dfm#1(2)} -pin  "ACC_GX:for:mux" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(2).lpi#1.dfm#1}
load net {red_x(2).lpi#1.dfm#1(3)} -pin  "ACC_GX:for:mux" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(2).lpi#1.dfm#1}
load net {red_x(2).lpi#1.dfm#1(4)} -pin  "ACC_GX:for:mux" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(2).lpi#1.dfm#1}
load net {red_x(2).lpi#1.dfm#1(5)} -pin  "ACC_GX:for:mux" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(2).lpi#1.dfm#1}
load net {red_x(2).lpi#1.dfm#1(6)} -pin  "ACC_GX:for:mux" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(2).lpi#1.dfm#1}
load net {red_x(2).lpi#1.dfm#1(7)} -pin  "ACC_GX:for:mux" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(2).lpi#1.dfm#1}
load net {red_x(2).lpi#1.dfm#1(8)} -pin  "ACC_GX:for:mux" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(2).lpi#1.dfm#1}
load net {red_x(2).lpi#1.dfm#1(9)} -pin  "ACC_GX:for:mux" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(2).lpi#1.dfm#1}
load net {red_x(2).lpi#1.dfm#1(10)} -pin  "ACC_GX:for:mux" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(2).lpi#1.dfm#1}
load net {red_x(2).lpi#1.dfm#1(11)} -pin  "ACC_GX:for:mux" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(2).lpi#1.dfm#1}
load net {red_x(2).lpi#1.dfm#1(12)} -pin  "ACC_GX:for:mux" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(2).lpi#1.dfm#1}
load net {red_x(2).lpi#1.dfm#1(13)} -pin  "ACC_GX:for:mux" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(2).lpi#1.dfm#1}
load net {red_x(2).lpi#1.dfm#1(14)} -pin  "ACC_GX:for:mux" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(2).lpi#1.dfm#1}
load net {red_x(2).lpi#1.dfm#1(15)} -pin  "ACC_GX:for:mux" {A1(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(2).lpi#1.dfm#1}
load net {red_x(1).lpi#1.dfm#1(0)} -pin  "ACC_GX:for:mux" {A2(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(1).lpi#1.dfm#1}
load net {red_x(1).lpi#1.dfm#1(1)} -pin  "ACC_GX:for:mux" {A2(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(1).lpi#1.dfm#1}
load net {red_x(1).lpi#1.dfm#1(2)} -pin  "ACC_GX:for:mux" {A2(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(1).lpi#1.dfm#1}
load net {red_x(1).lpi#1.dfm#1(3)} -pin  "ACC_GX:for:mux" {A2(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(1).lpi#1.dfm#1}
load net {red_x(1).lpi#1.dfm#1(4)} -pin  "ACC_GX:for:mux" {A2(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(1).lpi#1.dfm#1}
load net {red_x(1).lpi#1.dfm#1(5)} -pin  "ACC_GX:for:mux" {A2(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(1).lpi#1.dfm#1}
load net {red_x(1).lpi#1.dfm#1(6)} -pin  "ACC_GX:for:mux" {A2(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(1).lpi#1.dfm#1}
load net {red_x(1).lpi#1.dfm#1(7)} -pin  "ACC_GX:for:mux" {A2(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(1).lpi#1.dfm#1}
load net {red_x(1).lpi#1.dfm#1(8)} -pin  "ACC_GX:for:mux" {A2(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(1).lpi#1.dfm#1}
load net {red_x(1).lpi#1.dfm#1(9)} -pin  "ACC_GX:for:mux" {A2(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(1).lpi#1.dfm#1}
load net {red_x(1).lpi#1.dfm#1(10)} -pin  "ACC_GX:for:mux" {A2(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(1).lpi#1.dfm#1}
load net {red_x(1).lpi#1.dfm#1(11)} -pin  "ACC_GX:for:mux" {A2(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(1).lpi#1.dfm#1}
load net {red_x(1).lpi#1.dfm#1(12)} -pin  "ACC_GX:for:mux" {A2(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(1).lpi#1.dfm#1}
load net {red_x(1).lpi#1.dfm#1(13)} -pin  "ACC_GX:for:mux" {A2(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(1).lpi#1.dfm#1}
load net {red_x(1).lpi#1.dfm#1(14)} -pin  "ACC_GX:for:mux" {A2(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(1).lpi#1.dfm#1}
load net {red_x(1).lpi#1.dfm#1(15)} -pin  "ACC_GX:for:mux" {A2(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(1).lpi#1.dfm#1}
load net {red_x(0).lpi#1.dfm#1(0)} -pin  "ACC_GX:for:mux" {A3(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(0).lpi#1.dfm#1}
load net {red_x(0).lpi#1.dfm#1(1)} -pin  "ACC_GX:for:mux" {A3(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(0).lpi#1.dfm#1}
load net {red_x(0).lpi#1.dfm#1(2)} -pin  "ACC_GX:for:mux" {A3(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(0).lpi#1.dfm#1}
load net {red_x(0).lpi#1.dfm#1(3)} -pin  "ACC_GX:for:mux" {A3(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(0).lpi#1.dfm#1}
load net {red_x(0).lpi#1.dfm#1(4)} -pin  "ACC_GX:for:mux" {A3(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(0).lpi#1.dfm#1}
load net {red_x(0).lpi#1.dfm#1(5)} -pin  "ACC_GX:for:mux" {A3(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(0).lpi#1.dfm#1}
load net {red_x(0).lpi#1.dfm#1(6)} -pin  "ACC_GX:for:mux" {A3(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(0).lpi#1.dfm#1}
load net {red_x(0).lpi#1.dfm#1(7)} -pin  "ACC_GX:for:mux" {A3(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(0).lpi#1.dfm#1}
load net {red_x(0).lpi#1.dfm#1(8)} -pin  "ACC_GX:for:mux" {A3(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(0).lpi#1.dfm#1}
load net {red_x(0).lpi#1.dfm#1(9)} -pin  "ACC_GX:for:mux" {A3(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(0).lpi#1.dfm#1}
load net {red_x(0).lpi#1.dfm#1(10)} -pin  "ACC_GX:for:mux" {A3(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(0).lpi#1.dfm#1}
load net {red_x(0).lpi#1.dfm#1(11)} -pin  "ACC_GX:for:mux" {A3(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(0).lpi#1.dfm#1}
load net {red_x(0).lpi#1.dfm#1(12)} -pin  "ACC_GX:for:mux" {A3(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(0).lpi#1.dfm#1}
load net {red_x(0).lpi#1.dfm#1(13)} -pin  "ACC_GX:for:mux" {A3(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(0).lpi#1.dfm#1}
load net {red_x(0).lpi#1.dfm#1(14)} -pin  "ACC_GX:for:mux" {A3(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(0).lpi#1.dfm#1}
load net {red_x(0).lpi#1.dfm#1(15)} -pin  "ACC_GX:for:mux" {A3(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/red_x(0).lpi#1.dfm#1}
load net {FRAME:a#5.lpi#1(0)} -pin  "ACC_GX:for:mux" {S(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:a#5.lpi#1}
load net {FRAME:a#5.lpi#1(1)} -pin  "ACC_GX:for:mux" {S(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:a#5.lpi#1}
load net {ACC_GX:for:mux.itm(0)} -pin  "ACC_GX:for:mux" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux.itm}
load net {ACC_GX:for:mux.itm(1)} -pin  "ACC_GX:for:mux" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux.itm}
load net {ACC_GX:for:mux.itm(2)} -pin  "ACC_GX:for:mux" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux.itm}
load net {ACC_GX:for:mux.itm(3)} -pin  "ACC_GX:for:mux" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux.itm}
load net {ACC_GX:for:mux.itm(4)} -pin  "ACC_GX:for:mux" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux.itm}
load net {ACC_GX:for:mux.itm(5)} -pin  "ACC_GX:for:mux" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux.itm}
load net {ACC_GX:for:mux.itm(6)} -pin  "ACC_GX:for:mux" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux.itm}
load net {ACC_GX:for:mux.itm(7)} -pin  "ACC_GX:for:mux" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux.itm}
load net {ACC_GX:for:mux.itm(8)} -pin  "ACC_GX:for:mux" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux.itm}
load net {ACC_GX:for:mux.itm(9)} -pin  "ACC_GX:for:mux" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux.itm}
load net {ACC_GX:for:mux.itm(10)} -pin  "ACC_GX:for:mux" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux.itm}
load net {ACC_GX:for:mux.itm(11)} -pin  "ACC_GX:for:mux" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux.itm}
load net {ACC_GX:for:mux.itm(12)} -pin  "ACC_GX:for:mux" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux.itm}
load net {ACC_GX:for:mux.itm(13)} -pin  "ACC_GX:for:mux" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux.itm}
load net {ACC_GX:for:mux.itm(14)} -pin  "ACC_GX:for:mux" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux.itm}
load net {ACC_GX:for:mux.itm(15)} -pin  "ACC_GX:for:mux" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux.itm}
load inst "ACC_GX:for:acc#3" "add(2,0,4,-1,4)" "INTERFACE" -attr xrf 9605 -attr oid 678 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#3} -attr area 5.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,0,4,1,5)"
load net {FRAME:a#5.lpi#1(0)} -pin  "ACC_GX:for:acc#3" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/asn(ACC_GX:for:asn#13).itm}
load net {FRAME:a#5.lpi#1(1)} -pin  "ACC_GX:for:acc#3" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/asn(ACC_GX:for:asn#13).itm}
load net {FRAME:i#3.lpi#1(0)} -pin  "ACC_GX:for:acc#3" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:conc#16.itm}
load net {ACC_GX:for:acc#14.itm(0)} -pin  "ACC_GX:for:acc#3" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:conc#16.itm}
load net {ACC_GX:for:acc#14.itm(1)} -pin  "ACC_GX:for:acc#3" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:conc#16.itm}
load net {ACC_GX:for:acc#14.itm(2)} -pin  "ACC_GX:for:acc#3" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:conc#16.itm}
load net {ACC_GX:for:acc#3.itm(0)} -pin  "ACC_GX:for:acc#3" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#3.itm}
load net {ACC_GX:for:acc#3.itm(1)} -pin  "ACC_GX:for:acc#3" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#3.itm}
load net {ACC_GX:for:acc#3.itm(2)} -pin  "ACC_GX:for:acc#3" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#3.itm}
load net {ACC_GX:for:acc#3.itm(3)} -pin  "ACC_GX:for:acc#3" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#3.itm}
load inst "ACC_GX:for:mux#15" "mux(16,1)" "INTERFACE" -attr xrf 9606 -attr oid 679 -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#15} -attr area 10.064643 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(1,4,16)"
load net {DC} -pin  "ACC_GX:for:mux#15" {A0(0)} -attr @path {/edge_detect/edge_detect:core/C-_1_Not_Not}
load net {DC} -pin  "ACC_GX:for:mux#15" {A1(0)} -attr @path {/edge_detect/edge_detect:core/C-_1_Not_Not}
load net {DC} -pin  "ACC_GX:for:mux#15" {A2(0)} -attr @path {/edge_detect/edge_detect:core/C-_1_Not_Not}
load net {DC} -pin  "ACC_GX:for:mux#15" {A3(0)} -attr @path {/edge_detect/edge_detect:core/C-_1_Not_Not}
load net {DC} -pin  "ACC_GX:for:mux#15" {A4(0)} -attr @path {/edge_detect/edge_detect:core/C-_1_Not_Not}
load net {DC} -pin  "ACC_GX:for:mux#15" {A5(0)} -attr @path {/edge_detect/edge_detect:core/C-_1_Not_Not}
load net {DC} -pin  "ACC_GX:for:mux#15" {A6(0)} -attr @path {/edge_detect/edge_detect:core/C-_1_Not_Not}
load net {PWR} -pin  "ACC_GX:for:mux#15" {A7(0)} -attr @path {/edge_detect/edge_detect:core/gx.rom#10_Not_Not}
load net {GND} -pin  "ACC_GX:for:mux#15" {A8(0)} -attr @path {/edge_detect/edge_detect:core/gx.rom#11_Not_Not}
load net {PWR} -pin  "ACC_GX:for:mux#15" {A9(0)} -attr @path {/edge_detect/edge_detect:core/gx.rom#12_Not_Not}
load net {GND} -pin  "ACC_GX:for:mux#15" {A10(0)} -attr @path {/edge_detect/edge_detect:core/gx.rom#13_Not_Not}
load net {GND} -pin  "ACC_GX:for:mux#15" {A11(0)} -attr @path {/edge_detect/edge_detect:core/gx.rom#14_Not_Not}
load net {GND} -pin  "ACC_GX:for:mux#15" {A12(0)} -attr @path {/edge_detect/edge_detect:core/gx.rom#15_Not_Not}
load net {PWR} -pin  "ACC_GX:for:mux#15" {A13(0)} -attr @path {/edge_detect/edge_detect:core/gx.rom#16_Not_Not}
load net {GND} -pin  "ACC_GX:for:mux#15" {A14(0)} -attr @path {/edge_detect/edge_detect:core/gx.rom#17_Not_Not}
load net {PWR} -pin  "ACC_GX:for:mux#15" {A15(0)} -attr @path {/edge_detect/edge_detect:core/gx.rom#18_Not_Not}
load net {ACC_GX:for:acc#3.itm(0)} -pin  "ACC_GX:for:mux#15" {S(0)} -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#3.itm}
load net {ACC_GX:for:acc#3.itm(1)} -pin  "ACC_GX:for:mux#15" {S(1)} -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#3.itm}
load net {ACC_GX:for:acc#3.itm(2)} -pin  "ACC_GX:for:mux#15" {S(2)} -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#3.itm}
load net {ACC_GX:for:acc#3.itm(3)} -pin  "ACC_GX:for:mux#15" {S(3)} -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#3.itm}
load net {ACC_GX:for:mux#15.itm} -pin  "ACC_GX:for:mux#15" {Z(0)} -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#15.itm}
load inst "and#98" "and(2,10)" "INTERFACE" -attr vt d -attr @path {/edge_detect/edge_detect:core/and#98} -attr area 7.299324 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(10,2)"
load net {ACC_GX:for:rshift.itm(0)} -pin  "and#98" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:rshift.itm}
load net {ACC_GX:for:rshift.itm(1)} -pin  "and#98" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:rshift.itm}
load net {ACC_GX:for:rshift.itm(2)} -pin  "and#98" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:rshift.itm}
load net {ACC_GX:for:rshift.itm(3)} -pin  "and#98" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:rshift.itm}
load net {ACC_GX:for:rshift.itm(4)} -pin  "and#98" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:rshift.itm}
load net {ACC_GX:for:rshift.itm(5)} -pin  "and#98" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:rshift.itm}
load net {ACC_GX:for:rshift.itm(6)} -pin  "and#98" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:rshift.itm}
load net {ACC_GX:for:rshift.itm(7)} -pin  "and#98" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:rshift.itm}
load net {ACC_GX:for:rshift.itm(8)} -pin  "and#98" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:rshift.itm}
load net {ACC_GX:for:rshift.itm(9)} -pin  "and#98" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:rshift.itm}
load net {ACC_GX:for:mux#15.itm} -pin  "and#98" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#49.itm}
load net {ACC_GX:for:mux#15.itm} -pin  "and#98" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#49.itm}
load net {ACC_GX:for:mux#15.itm} -pin  "and#98" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#49.itm}
load net {ACC_GX:for:mux#15.itm} -pin  "and#98" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#49.itm}
load net {ACC_GX:for:mux#15.itm} -pin  "and#98" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#49.itm}
load net {ACC_GX:for:mux#15.itm} -pin  "and#98" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#49.itm}
load net {ACC_GX:for:mux#15.itm} -pin  "and#98" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#49.itm}
load net {ACC_GX:for:mux#15.itm} -pin  "and#98" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#49.itm}
load net {ACC_GX:for:mux#15.itm} -pin  "and#98" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#49.itm}
load net {ACC_GX:for:mux#15.itm} -pin  "and#98" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#49.itm}
load net {and#98.itm(0)} -pin  "and#98" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/and#98.itm}
load net {and#98.itm(1)} -pin  "and#98" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/and#98.itm}
load net {and#98.itm(2)} -pin  "and#98" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/and#98.itm}
load net {and#98.itm(3)} -pin  "and#98" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/and#98.itm}
load net {and#98.itm(4)} -pin  "and#98" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/and#98.itm}
load net {and#98.itm(5)} -pin  "and#98" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/and#98.itm}
load net {and#98.itm(6)} -pin  "and#98" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/and#98.itm}
load net {and#98.itm(7)} -pin  "and#98" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/and#98.itm}
load net {and#98.itm(8)} -pin  "and#98" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/and#98.itm}
load net {and#98.itm(9)} -pin  "and#98" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/and#98.itm}
load inst "ACC_GX:for:acc#1" "add(16,-1,10,0,16)" "INTERFACE" -attr xrf 9607 -attr oid 680 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#1} -attr area 17.189078 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(16,0,16,0,16)"
load net {ACC_GX:for:mux.itm(0)} -pin  "ACC_GX:for:acc#1" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux.itm}
load net {ACC_GX:for:mux.itm(1)} -pin  "ACC_GX:for:acc#1" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux.itm}
load net {ACC_GX:for:mux.itm(2)} -pin  "ACC_GX:for:acc#1" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux.itm}
load net {ACC_GX:for:mux.itm(3)} -pin  "ACC_GX:for:acc#1" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux.itm}
load net {ACC_GX:for:mux.itm(4)} -pin  "ACC_GX:for:acc#1" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux.itm}
load net {ACC_GX:for:mux.itm(5)} -pin  "ACC_GX:for:acc#1" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux.itm}
load net {ACC_GX:for:mux.itm(6)} -pin  "ACC_GX:for:acc#1" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux.itm}
load net {ACC_GX:for:mux.itm(7)} -pin  "ACC_GX:for:acc#1" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux.itm}
load net {ACC_GX:for:mux.itm(8)} -pin  "ACC_GX:for:acc#1" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux.itm}
load net {ACC_GX:for:mux.itm(9)} -pin  "ACC_GX:for:acc#1" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux.itm}
load net {ACC_GX:for:mux.itm(10)} -pin  "ACC_GX:for:acc#1" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux.itm}
load net {ACC_GX:for:mux.itm(11)} -pin  "ACC_GX:for:acc#1" {A(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux.itm}
load net {ACC_GX:for:mux.itm(12)} -pin  "ACC_GX:for:acc#1" {A(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux.itm}
load net {ACC_GX:for:mux.itm(13)} -pin  "ACC_GX:for:acc#1" {A(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux.itm}
load net {ACC_GX:for:mux.itm(14)} -pin  "ACC_GX:for:acc#1" {A(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux.itm}
load net {ACC_GX:for:mux.itm(15)} -pin  "ACC_GX:for:acc#1" {A(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux.itm}
load net {and#98.itm(0)} -pin  "ACC_GX:for:acc#1" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/and#98.itm}
load net {and#98.itm(1)} -pin  "ACC_GX:for:acc#1" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/and#98.itm}
load net {and#98.itm(2)} -pin  "ACC_GX:for:acc#1" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/and#98.itm}
load net {and#98.itm(3)} -pin  "ACC_GX:for:acc#1" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/and#98.itm}
load net {and#98.itm(4)} -pin  "ACC_GX:for:acc#1" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/and#98.itm}
load net {and#98.itm(5)} -pin  "ACC_GX:for:acc#1" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/and#98.itm}
load net {and#98.itm(6)} -pin  "ACC_GX:for:acc#1" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/and#98.itm}
load net {and#98.itm(7)} -pin  "ACC_GX:for:acc#1" {B(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/and#98.itm}
load net {and#98.itm(8)} -pin  "ACC_GX:for:acc#1" {B(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/and#98.itm}
load net {and#98.itm(9)} -pin  "ACC_GX:for:acc#1" {B(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/and#98.itm}
load net {ACC_GX:for:acc#1.ctmp.sva(0)} -pin  "ACC_GX:for:acc#1" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#1.ctmp.sva}
load net {ACC_GX:for:acc#1.ctmp.sva(1)} -pin  "ACC_GX:for:acc#1" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#1.ctmp.sva}
load net {ACC_GX:for:acc#1.ctmp.sva(2)} -pin  "ACC_GX:for:acc#1" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#1.ctmp.sva}
load net {ACC_GX:for:acc#1.ctmp.sva(3)} -pin  "ACC_GX:for:acc#1" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#1.ctmp.sva}
load net {ACC_GX:for:acc#1.ctmp.sva(4)} -pin  "ACC_GX:for:acc#1" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#1.ctmp.sva}
load net {ACC_GX:for:acc#1.ctmp.sva(5)} -pin  "ACC_GX:for:acc#1" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#1.ctmp.sva}
load net {ACC_GX:for:acc#1.ctmp.sva(6)} -pin  "ACC_GX:for:acc#1" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#1.ctmp.sva}
load net {ACC_GX:for:acc#1.ctmp.sva(7)} -pin  "ACC_GX:for:acc#1" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#1.ctmp.sva}
load net {ACC_GX:for:acc#1.ctmp.sva(8)} -pin  "ACC_GX:for:acc#1" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#1.ctmp.sva}
load net {ACC_GX:for:acc#1.ctmp.sva(9)} -pin  "ACC_GX:for:acc#1" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#1.ctmp.sva}
load net {ACC_GX:for:acc#1.ctmp.sva(10)} -pin  "ACC_GX:for:acc#1" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#1.ctmp.sva}
load net {ACC_GX:for:acc#1.ctmp.sva(11)} -pin  "ACC_GX:for:acc#1" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#1.ctmp.sva}
load net {ACC_GX:for:acc#1.ctmp.sva(12)} -pin  "ACC_GX:for:acc#1" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#1.ctmp.sva}
load net {ACC_GX:for:acc#1.ctmp.sva(13)} -pin  "ACC_GX:for:acc#1" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#1.ctmp.sva}
load net {ACC_GX:for:acc#1.ctmp.sva(14)} -pin  "ACC_GX:for:acc#1" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#1.ctmp.sva}
load net {ACC_GX:for:acc#1.ctmp.sva(15)} -pin  "ACC_GX:for:acc#1" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#1.ctmp.sva}
load inst "not#398" "not(1)" "INTERFACE" -attr xrf 9608 -attr oid 681 -attr @path {/edge_detect/edge_detect:core/not#398} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {exit:FRAME#1.sva} -pin  "not#398" {A(0)} -attr @path {/edge_detect/edge_detect:core/exit:FRAME#1.sva}
load net {not#398.itm} -pin  "not#398" {Z(0)} -attr @path {/edge_detect/edge_detect:core/not#398.itm}
load inst "and#99" "and(2,2)" "INTERFACE" -attr vt d -attr @path {/edge_detect/edge_detect:core/and#99} -attr area 1.460665 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(2,2)"
load net {FRAME:p#1.lpi#1.dfm#3(0)} -pin  "and#99" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:p#1.lpi#1.dfm#3}
load net {FRAME:p#1.lpi#1.dfm#3(1)} -pin  "and#99" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:p#1.lpi#1.dfm#3}
load net {not#398.itm} -pin  "and#99" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs.itm}
load net {not#398.itm} -pin  "and#99" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs.itm}
load net {FRAME:p#1.lpi#1.dfm(0)} -pin  "and#99" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:p#1.lpi#1.dfm}
load net {FRAME:p#1.lpi#1.dfm(1)} -pin  "and#99" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:p#1.lpi#1.dfm}
load inst "ACC_GX:acc" "add(2,-1,1,0,2)" "INTERFACE" -attr xrf 9609 -attr oid 682 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:acc} -attr area 3.315520 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(2,0,1,0,2)"
load net {FRAME:i#3.sva(0)} -pin  "ACC_GX:acc" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:i#3.sva}
load net {FRAME:i#3.sva(1)} -pin  "ACC_GX:acc" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:i#3.sva}
load net {PWR} -pin  "ACC_GX:acc" {B(0)} -attr @path {/edge_detect/edge_detect:core/C1_1#1}
load net {ACC_GX:acc.itm(0)} -pin  "ACC_GX:acc" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:acc.itm}
load net {ACC_GX:acc.itm(1)} -pin  "ACC_GX:acc" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:acc.itm}
load inst "ACC_GY:acc" "add(2,-1,1,0,2)" "INTERFACE" -attr xrf 9610 -attr oid 683 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:acc} -attr area 3.315520 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(2,0,1,0,2)"
load net {FRAME:i#2.sva(0)} -pin  "ACC_GY:acc" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:i#2.sva}
load net {FRAME:i#2.sva(1)} -pin  "ACC_GY:acc" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:i#2.sva}
load net {PWR} -pin  "ACC_GY:acc" {B(0)} -attr @path {/edge_detect/edge_detect:core/C1_1#1}
load net {ACC_GY:acc.itm(0)} -pin  "ACC_GY:acc" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:acc.itm}
load net {ACC_GY:acc.itm(1)} -pin  "ACC_GY:acc" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:acc.itm}
load inst "ACC_GX:nor" "nor(2,1)" "INTERFACE" -attr xrf 9611 -attr oid 684 -attr @path {/edge_detect/edge_detect:core/ACC_GX:nor} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_nor(1,2)"
load net {ACC_GX:acc.itm(1)} -pin  "ACC_GX:nor" {A0(0)} -attr @path {/edge_detect/edge_detect:core/ACC_GX:slc.itm}
load net {ACC_GY:acc.itm(1)} -pin  "ACC_GX:nor" {A1(0)} -attr @path {/edge_detect/edge_detect:core/ACC_GY:slc.itm}
load net {exit:ACC_GX.sva} -pin  "ACC_GX:nor" {Z(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC_GX.sva}
load inst "ACC_GX:acc#1" "add(2,-1,1,0,2)" "INTERFACE" -attr xrf 9612 -attr oid 685 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:acc#1} -attr area 3.310766 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(2,0,2,0,2)"
load net {FRAME:i#3.lpi#1(0)} -pin  "ACC_GX:acc#1" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:i#3.lpi#1}
load net {FRAME:i#3.lpi#1(1)} -pin  "ACC_GX:acc#1" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:i#3.lpi#1}
load net {PWR} -pin  "ACC_GX:acc#1" {B(0)} -attr @path {/edge_detect/edge_detect:core/C1_1#1}
load net {FRAME:i#3.sva(0)} -pin  "ACC_GX:acc#1" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:i#3.sva}
load net {FRAME:i#3.sva(1)} -pin  "ACC_GX:acc#1" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:i#3.sva}
load inst "ACC_GY:acc#1" "add(2,-1,1,0,2)" "INTERFACE" -attr xrf 9613 -attr oid 686 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:acc#1} -attr area 3.310766 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(2,0,2,0,2)"
load net {FRAME:i#2.lpi#1(0)} -pin  "ACC_GY:acc#1" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:i#2.lpi#1}
load net {FRAME:i#2.lpi#1(1)} -pin  "ACC_GY:acc#1" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:i#2.lpi#1}
load net {PWR} -pin  "ACC_GY:acc#1" {B(0)} -attr @path {/edge_detect/edge_detect:core/C1_1#1}
load net {FRAME:i#2.sva(0)} -pin  "ACC_GY:acc#1" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:i#2.sva}
load net {FRAME:i#2.sva(1)} -pin  "ACC_GY:acc#1" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:i#2.sva}
load inst "regs.operator[]#3:mux" "mux(4,90)" "INTERFACE" -attr xrf 9614 -attr oid 687 -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:mux} -attr area 200.329470 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(90,2,4)"
load net {DC} -pin  "regs.operator[]#3:mux" {A0(0)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]#3:mux" {A0(1)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]#3:mux" {A0(2)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]#3:mux" {A0(3)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]#3:mux" {A0(4)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]#3:mux" {A0(5)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]#3:mux" {A0(6)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]#3:mux" {A0(7)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]#3:mux" {A0(8)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]#3:mux" {A0(9)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]#3:mux" {A0(10)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]#3:mux" {A0(11)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]#3:mux" {A0(12)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]#3:mux" {A0(13)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]#3:mux" {A0(14)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]#3:mux" {A0(15)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]#3:mux" {A0(16)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]#3:mux" {A0(17)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]#3:mux" {A0(18)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]#3:mux" {A0(19)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]#3:mux" {A0(20)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]#3:mux" {A0(21)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]#3:mux" {A0(22)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]#3:mux" {A0(23)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]#3:mux" {A0(24)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]#3:mux" {A0(25)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]#3:mux" {A0(26)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]#3:mux" {A0(27)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]#3:mux" {A0(28)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]#3:mux" {A0(29)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]#3:mux" {A0(30)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]#3:mux" {A0(31)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]#3:mux" {A0(32)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]#3:mux" {A0(33)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]#3:mux" {A0(34)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]#3:mux" {A0(35)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]#3:mux" {A0(36)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]#3:mux" {A0(37)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]#3:mux" {A0(38)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]#3:mux" {A0(39)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]#3:mux" {A0(40)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]#3:mux" {A0(41)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]#3:mux" {A0(42)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]#3:mux" {A0(43)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]#3:mux" {A0(44)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]#3:mux" {A0(45)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]#3:mux" {A0(46)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]#3:mux" {A0(47)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]#3:mux" {A0(48)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]#3:mux" {A0(49)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]#3:mux" {A0(50)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]#3:mux" {A0(51)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]#3:mux" {A0(52)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]#3:mux" {A0(53)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]#3:mux" {A0(54)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]#3:mux" {A0(55)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]#3:mux" {A0(56)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]#3:mux" {A0(57)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]#3:mux" {A0(58)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]#3:mux" {A0(59)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]#3:mux" {A0(60)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]#3:mux" {A0(61)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]#3:mux" {A0(62)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]#3:mux" {A0(63)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]#3:mux" {A0(64)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]#3:mux" {A0(65)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]#3:mux" {A0(66)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]#3:mux" {A0(67)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]#3:mux" {A0(68)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]#3:mux" {A0(69)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]#3:mux" {A0(70)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]#3:mux" {A0(71)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]#3:mux" {A0(72)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]#3:mux" {A0(73)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]#3:mux" {A0(74)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]#3:mux" {A0(75)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]#3:mux" {A0(76)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]#3:mux" {A0(77)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]#3:mux" {A0(78)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]#3:mux" {A0(79)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]#3:mux" {A0(80)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]#3:mux" {A0(81)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]#3:mux" {A0(82)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]#3:mux" {A0(83)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]#3:mux" {A0(84)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]#3:mux" {A0(85)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]#3:mux" {A0(86)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]#3:mux" {A0(87)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]#3:mux" {A0(88)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]#3:mux" {A0(89)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {regs.regs(2).sva(0)} -pin  "regs.operator[]#3:mux" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(1)} -pin  "regs.operator[]#3:mux" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(2)} -pin  "regs.operator[]#3:mux" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(3)} -pin  "regs.operator[]#3:mux" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(4)} -pin  "regs.operator[]#3:mux" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(5)} -pin  "regs.operator[]#3:mux" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(6)} -pin  "regs.operator[]#3:mux" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(7)} -pin  "regs.operator[]#3:mux" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(8)} -pin  "regs.operator[]#3:mux" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(9)} -pin  "regs.operator[]#3:mux" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(10)} -pin  "regs.operator[]#3:mux" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(11)} -pin  "regs.operator[]#3:mux" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(12)} -pin  "regs.operator[]#3:mux" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(13)} -pin  "regs.operator[]#3:mux" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(14)} -pin  "regs.operator[]#3:mux" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(15)} -pin  "regs.operator[]#3:mux" {A1(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(16)} -pin  "regs.operator[]#3:mux" {A1(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(17)} -pin  "regs.operator[]#3:mux" {A1(17)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(18)} -pin  "regs.operator[]#3:mux" {A1(18)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(19)} -pin  "regs.operator[]#3:mux" {A1(19)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(20)} -pin  "regs.operator[]#3:mux" {A1(20)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(21)} -pin  "regs.operator[]#3:mux" {A1(21)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(22)} -pin  "regs.operator[]#3:mux" {A1(22)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(23)} -pin  "regs.operator[]#3:mux" {A1(23)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(24)} -pin  "regs.operator[]#3:mux" {A1(24)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(25)} -pin  "regs.operator[]#3:mux" {A1(25)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(26)} -pin  "regs.operator[]#3:mux" {A1(26)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(27)} -pin  "regs.operator[]#3:mux" {A1(27)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(28)} -pin  "regs.operator[]#3:mux" {A1(28)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(29)} -pin  "regs.operator[]#3:mux" {A1(29)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(30)} -pin  "regs.operator[]#3:mux" {A1(30)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(31)} -pin  "regs.operator[]#3:mux" {A1(31)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(32)} -pin  "regs.operator[]#3:mux" {A1(32)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(33)} -pin  "regs.operator[]#3:mux" {A1(33)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(34)} -pin  "regs.operator[]#3:mux" {A1(34)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(35)} -pin  "regs.operator[]#3:mux" {A1(35)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(36)} -pin  "regs.operator[]#3:mux" {A1(36)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(37)} -pin  "regs.operator[]#3:mux" {A1(37)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(38)} -pin  "regs.operator[]#3:mux" {A1(38)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(39)} -pin  "regs.operator[]#3:mux" {A1(39)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(40)} -pin  "regs.operator[]#3:mux" {A1(40)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(41)} -pin  "regs.operator[]#3:mux" {A1(41)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(42)} -pin  "regs.operator[]#3:mux" {A1(42)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(43)} -pin  "regs.operator[]#3:mux" {A1(43)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(44)} -pin  "regs.operator[]#3:mux" {A1(44)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(45)} -pin  "regs.operator[]#3:mux" {A1(45)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(46)} -pin  "regs.operator[]#3:mux" {A1(46)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(47)} -pin  "regs.operator[]#3:mux" {A1(47)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(48)} -pin  "regs.operator[]#3:mux" {A1(48)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(49)} -pin  "regs.operator[]#3:mux" {A1(49)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(50)} -pin  "regs.operator[]#3:mux" {A1(50)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(51)} -pin  "regs.operator[]#3:mux" {A1(51)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(52)} -pin  "regs.operator[]#3:mux" {A1(52)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(53)} -pin  "regs.operator[]#3:mux" {A1(53)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(54)} -pin  "regs.operator[]#3:mux" {A1(54)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(55)} -pin  "regs.operator[]#3:mux" {A1(55)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(56)} -pin  "regs.operator[]#3:mux" {A1(56)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(57)} -pin  "regs.operator[]#3:mux" {A1(57)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(58)} -pin  "regs.operator[]#3:mux" {A1(58)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(59)} -pin  "regs.operator[]#3:mux" {A1(59)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(60)} -pin  "regs.operator[]#3:mux" {A1(60)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(61)} -pin  "regs.operator[]#3:mux" {A1(61)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(62)} -pin  "regs.operator[]#3:mux" {A1(62)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(63)} -pin  "regs.operator[]#3:mux" {A1(63)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(64)} -pin  "regs.operator[]#3:mux" {A1(64)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(65)} -pin  "regs.operator[]#3:mux" {A1(65)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(66)} -pin  "regs.operator[]#3:mux" {A1(66)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(67)} -pin  "regs.operator[]#3:mux" {A1(67)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(68)} -pin  "regs.operator[]#3:mux" {A1(68)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(69)} -pin  "regs.operator[]#3:mux" {A1(69)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(70)} -pin  "regs.operator[]#3:mux" {A1(70)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(71)} -pin  "regs.operator[]#3:mux" {A1(71)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(72)} -pin  "regs.operator[]#3:mux" {A1(72)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(73)} -pin  "regs.operator[]#3:mux" {A1(73)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(74)} -pin  "regs.operator[]#3:mux" {A1(74)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(75)} -pin  "regs.operator[]#3:mux" {A1(75)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(76)} -pin  "regs.operator[]#3:mux" {A1(76)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(77)} -pin  "regs.operator[]#3:mux" {A1(77)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(78)} -pin  "regs.operator[]#3:mux" {A1(78)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(79)} -pin  "regs.operator[]#3:mux" {A1(79)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(80)} -pin  "regs.operator[]#3:mux" {A1(80)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(81)} -pin  "regs.operator[]#3:mux" {A1(81)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(82)} -pin  "regs.operator[]#3:mux" {A1(82)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(83)} -pin  "regs.operator[]#3:mux" {A1(83)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(84)} -pin  "regs.operator[]#3:mux" {A1(84)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(85)} -pin  "regs.operator[]#3:mux" {A1(85)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(86)} -pin  "regs.operator[]#3:mux" {A1(86)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(87)} -pin  "regs.operator[]#3:mux" {A1(87)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(88)} -pin  "regs.operator[]#3:mux" {A1(88)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(89)} -pin  "regs.operator[]#3:mux" {A1(89)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(1).sva(0)} -pin  "regs.operator[]#3:mux" {A2(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(1)} -pin  "regs.operator[]#3:mux" {A2(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(2)} -pin  "regs.operator[]#3:mux" {A2(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(3)} -pin  "regs.operator[]#3:mux" {A2(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(4)} -pin  "regs.operator[]#3:mux" {A2(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(5)} -pin  "regs.operator[]#3:mux" {A2(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(6)} -pin  "regs.operator[]#3:mux" {A2(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(7)} -pin  "regs.operator[]#3:mux" {A2(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(8)} -pin  "regs.operator[]#3:mux" {A2(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(9)} -pin  "regs.operator[]#3:mux" {A2(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(10)} -pin  "regs.operator[]#3:mux" {A2(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(11)} -pin  "regs.operator[]#3:mux" {A2(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(12)} -pin  "regs.operator[]#3:mux" {A2(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(13)} -pin  "regs.operator[]#3:mux" {A2(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(14)} -pin  "regs.operator[]#3:mux" {A2(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(15)} -pin  "regs.operator[]#3:mux" {A2(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(16)} -pin  "regs.operator[]#3:mux" {A2(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(17)} -pin  "regs.operator[]#3:mux" {A2(17)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(18)} -pin  "regs.operator[]#3:mux" {A2(18)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(19)} -pin  "regs.operator[]#3:mux" {A2(19)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(20)} -pin  "regs.operator[]#3:mux" {A2(20)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(21)} -pin  "regs.operator[]#3:mux" {A2(21)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(22)} -pin  "regs.operator[]#3:mux" {A2(22)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(23)} -pin  "regs.operator[]#3:mux" {A2(23)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(24)} -pin  "regs.operator[]#3:mux" {A2(24)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(25)} -pin  "regs.operator[]#3:mux" {A2(25)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(26)} -pin  "regs.operator[]#3:mux" {A2(26)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(27)} -pin  "regs.operator[]#3:mux" {A2(27)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(28)} -pin  "regs.operator[]#3:mux" {A2(28)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(29)} -pin  "regs.operator[]#3:mux" {A2(29)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(30)} -pin  "regs.operator[]#3:mux" {A2(30)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(31)} -pin  "regs.operator[]#3:mux" {A2(31)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(32)} -pin  "regs.operator[]#3:mux" {A2(32)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(33)} -pin  "regs.operator[]#3:mux" {A2(33)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(34)} -pin  "regs.operator[]#3:mux" {A2(34)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(35)} -pin  "regs.operator[]#3:mux" {A2(35)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(36)} -pin  "regs.operator[]#3:mux" {A2(36)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(37)} -pin  "regs.operator[]#3:mux" {A2(37)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(38)} -pin  "regs.operator[]#3:mux" {A2(38)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(39)} -pin  "regs.operator[]#3:mux" {A2(39)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(40)} -pin  "regs.operator[]#3:mux" {A2(40)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(41)} -pin  "regs.operator[]#3:mux" {A2(41)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(42)} -pin  "regs.operator[]#3:mux" {A2(42)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(43)} -pin  "regs.operator[]#3:mux" {A2(43)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(44)} -pin  "regs.operator[]#3:mux" {A2(44)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(45)} -pin  "regs.operator[]#3:mux" {A2(45)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(46)} -pin  "regs.operator[]#3:mux" {A2(46)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(47)} -pin  "regs.operator[]#3:mux" {A2(47)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(48)} -pin  "regs.operator[]#3:mux" {A2(48)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(49)} -pin  "regs.operator[]#3:mux" {A2(49)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(50)} -pin  "regs.operator[]#3:mux" {A2(50)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(51)} -pin  "regs.operator[]#3:mux" {A2(51)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(52)} -pin  "regs.operator[]#3:mux" {A2(52)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(53)} -pin  "regs.operator[]#3:mux" {A2(53)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(54)} -pin  "regs.operator[]#3:mux" {A2(54)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(55)} -pin  "regs.operator[]#3:mux" {A2(55)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(56)} -pin  "regs.operator[]#3:mux" {A2(56)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(57)} -pin  "regs.operator[]#3:mux" {A2(57)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(58)} -pin  "regs.operator[]#3:mux" {A2(58)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(59)} -pin  "regs.operator[]#3:mux" {A2(59)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(60)} -pin  "regs.operator[]#3:mux" {A2(60)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(61)} -pin  "regs.operator[]#3:mux" {A2(61)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(62)} -pin  "regs.operator[]#3:mux" {A2(62)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(63)} -pin  "regs.operator[]#3:mux" {A2(63)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(64)} -pin  "regs.operator[]#3:mux" {A2(64)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(65)} -pin  "regs.operator[]#3:mux" {A2(65)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(66)} -pin  "regs.operator[]#3:mux" {A2(66)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(67)} -pin  "regs.operator[]#3:mux" {A2(67)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(68)} -pin  "regs.operator[]#3:mux" {A2(68)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(69)} -pin  "regs.operator[]#3:mux" {A2(69)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(70)} -pin  "regs.operator[]#3:mux" {A2(70)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(71)} -pin  "regs.operator[]#3:mux" {A2(71)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(72)} -pin  "regs.operator[]#3:mux" {A2(72)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(73)} -pin  "regs.operator[]#3:mux" {A2(73)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(74)} -pin  "regs.operator[]#3:mux" {A2(74)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(75)} -pin  "regs.operator[]#3:mux" {A2(75)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(76)} -pin  "regs.operator[]#3:mux" {A2(76)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(77)} -pin  "regs.operator[]#3:mux" {A2(77)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(78)} -pin  "regs.operator[]#3:mux" {A2(78)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(79)} -pin  "regs.operator[]#3:mux" {A2(79)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(80)} -pin  "regs.operator[]#3:mux" {A2(80)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(81)} -pin  "regs.operator[]#3:mux" {A2(81)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(82)} -pin  "regs.operator[]#3:mux" {A2(82)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(83)} -pin  "regs.operator[]#3:mux" {A2(83)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(84)} -pin  "regs.operator[]#3:mux" {A2(84)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(85)} -pin  "regs.operator[]#3:mux" {A2(85)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(86)} -pin  "regs.operator[]#3:mux" {A2(86)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(87)} -pin  "regs.operator[]#3:mux" {A2(87)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(88)} -pin  "regs.operator[]#3:mux" {A2(88)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(89)} -pin  "regs.operator[]#3:mux" {A2(89)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(0).sva(0)} -pin  "regs.operator[]#3:mux" {A3(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(1)} -pin  "regs.operator[]#3:mux" {A3(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(2)} -pin  "regs.operator[]#3:mux" {A3(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(3)} -pin  "regs.operator[]#3:mux" {A3(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(4)} -pin  "regs.operator[]#3:mux" {A3(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(5)} -pin  "regs.operator[]#3:mux" {A3(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(6)} -pin  "regs.operator[]#3:mux" {A3(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(7)} -pin  "regs.operator[]#3:mux" {A3(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(8)} -pin  "regs.operator[]#3:mux" {A3(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(9)} -pin  "regs.operator[]#3:mux" {A3(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(10)} -pin  "regs.operator[]#3:mux" {A3(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(11)} -pin  "regs.operator[]#3:mux" {A3(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(12)} -pin  "regs.operator[]#3:mux" {A3(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(13)} -pin  "regs.operator[]#3:mux" {A3(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(14)} -pin  "regs.operator[]#3:mux" {A3(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(15)} -pin  "regs.operator[]#3:mux" {A3(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(16)} -pin  "regs.operator[]#3:mux" {A3(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(17)} -pin  "regs.operator[]#3:mux" {A3(17)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(18)} -pin  "regs.operator[]#3:mux" {A3(18)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(19)} -pin  "regs.operator[]#3:mux" {A3(19)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(20)} -pin  "regs.operator[]#3:mux" {A3(20)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(21)} -pin  "regs.operator[]#3:mux" {A3(21)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(22)} -pin  "regs.operator[]#3:mux" {A3(22)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(23)} -pin  "regs.operator[]#3:mux" {A3(23)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(24)} -pin  "regs.operator[]#3:mux" {A3(24)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(25)} -pin  "regs.operator[]#3:mux" {A3(25)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(26)} -pin  "regs.operator[]#3:mux" {A3(26)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(27)} -pin  "regs.operator[]#3:mux" {A3(27)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(28)} -pin  "regs.operator[]#3:mux" {A3(28)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(29)} -pin  "regs.operator[]#3:mux" {A3(29)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(30)} -pin  "regs.operator[]#3:mux" {A3(30)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(31)} -pin  "regs.operator[]#3:mux" {A3(31)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(32)} -pin  "regs.operator[]#3:mux" {A3(32)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(33)} -pin  "regs.operator[]#3:mux" {A3(33)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(34)} -pin  "regs.operator[]#3:mux" {A3(34)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(35)} -pin  "regs.operator[]#3:mux" {A3(35)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(36)} -pin  "regs.operator[]#3:mux" {A3(36)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(37)} -pin  "regs.operator[]#3:mux" {A3(37)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(38)} -pin  "regs.operator[]#3:mux" {A3(38)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(39)} -pin  "regs.operator[]#3:mux" {A3(39)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(40)} -pin  "regs.operator[]#3:mux" {A3(40)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(41)} -pin  "regs.operator[]#3:mux" {A3(41)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(42)} -pin  "regs.operator[]#3:mux" {A3(42)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(43)} -pin  "regs.operator[]#3:mux" {A3(43)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(44)} -pin  "regs.operator[]#3:mux" {A3(44)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(45)} -pin  "regs.operator[]#3:mux" {A3(45)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(46)} -pin  "regs.operator[]#3:mux" {A3(46)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(47)} -pin  "regs.operator[]#3:mux" {A3(47)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(48)} -pin  "regs.operator[]#3:mux" {A3(48)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(49)} -pin  "regs.operator[]#3:mux" {A3(49)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(50)} -pin  "regs.operator[]#3:mux" {A3(50)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(51)} -pin  "regs.operator[]#3:mux" {A3(51)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(52)} -pin  "regs.operator[]#3:mux" {A3(52)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(53)} -pin  "regs.operator[]#3:mux" {A3(53)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(54)} -pin  "regs.operator[]#3:mux" {A3(54)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(55)} -pin  "regs.operator[]#3:mux" {A3(55)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(56)} -pin  "regs.operator[]#3:mux" {A3(56)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(57)} -pin  "regs.operator[]#3:mux" {A3(57)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(58)} -pin  "regs.operator[]#3:mux" {A3(58)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(59)} -pin  "regs.operator[]#3:mux" {A3(59)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(60)} -pin  "regs.operator[]#3:mux" {A3(60)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(61)} -pin  "regs.operator[]#3:mux" {A3(61)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(62)} -pin  "regs.operator[]#3:mux" {A3(62)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(63)} -pin  "regs.operator[]#3:mux" {A3(63)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(64)} -pin  "regs.operator[]#3:mux" {A3(64)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(65)} -pin  "regs.operator[]#3:mux" {A3(65)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(66)} -pin  "regs.operator[]#3:mux" {A3(66)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(67)} -pin  "regs.operator[]#3:mux" {A3(67)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(68)} -pin  "regs.operator[]#3:mux" {A3(68)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(69)} -pin  "regs.operator[]#3:mux" {A3(69)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(70)} -pin  "regs.operator[]#3:mux" {A3(70)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(71)} -pin  "regs.operator[]#3:mux" {A3(71)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(72)} -pin  "regs.operator[]#3:mux" {A3(72)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(73)} -pin  "regs.operator[]#3:mux" {A3(73)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(74)} -pin  "regs.operator[]#3:mux" {A3(74)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(75)} -pin  "regs.operator[]#3:mux" {A3(75)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(76)} -pin  "regs.operator[]#3:mux" {A3(76)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(77)} -pin  "regs.operator[]#3:mux" {A3(77)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(78)} -pin  "regs.operator[]#3:mux" {A3(78)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(79)} -pin  "regs.operator[]#3:mux" {A3(79)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(80)} -pin  "regs.operator[]#3:mux" {A3(80)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(81)} -pin  "regs.operator[]#3:mux" {A3(81)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(82)} -pin  "regs.operator[]#3:mux" {A3(82)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(83)} -pin  "regs.operator[]#3:mux" {A3(83)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(84)} -pin  "regs.operator[]#3:mux" {A3(84)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(85)} -pin  "regs.operator[]#3:mux" {A3(85)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(86)} -pin  "regs.operator[]#3:mux" {A3(86)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(87)} -pin  "regs.operator[]#3:mux" {A3(87)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(88)} -pin  "regs.operator[]#3:mux" {A3(88)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(89)} -pin  "regs.operator[]#3:mux" {A3(89)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {FRAME:i#2.lpi#1(0)} -pin  "regs.operator[]#3:mux" {S(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:i#2.lpi#1}
load net {FRAME:i#2.lpi#1(1)} -pin  "regs.operator[]#3:mux" {S(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:i#2.lpi#1}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(0)} -pin  "regs.operator[]#3:mux" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(1)} -pin  "regs.operator[]#3:mux" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(2)} -pin  "regs.operator[]#3:mux" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(3)} -pin  "regs.operator[]#3:mux" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(4)} -pin  "regs.operator[]#3:mux" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(5)} -pin  "regs.operator[]#3:mux" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(6)} -pin  "regs.operator[]#3:mux" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(7)} -pin  "regs.operator[]#3:mux" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(8)} -pin  "regs.operator[]#3:mux" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(9)} -pin  "regs.operator[]#3:mux" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(10)} -pin  "regs.operator[]#3:mux" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(11)} -pin  "regs.operator[]#3:mux" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(12)} -pin  "regs.operator[]#3:mux" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(13)} -pin  "regs.operator[]#3:mux" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(14)} -pin  "regs.operator[]#3:mux" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(15)} -pin  "regs.operator[]#3:mux" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(16)} -pin  "regs.operator[]#3:mux" {Z(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(17)} -pin  "regs.operator[]#3:mux" {Z(17)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(18)} -pin  "regs.operator[]#3:mux" {Z(18)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(19)} -pin  "regs.operator[]#3:mux" {Z(19)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(20)} -pin  "regs.operator[]#3:mux" {Z(20)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(21)} -pin  "regs.operator[]#3:mux" {Z(21)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(22)} -pin  "regs.operator[]#3:mux" {Z(22)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(23)} -pin  "regs.operator[]#3:mux" {Z(23)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(24)} -pin  "regs.operator[]#3:mux" {Z(24)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(25)} -pin  "regs.operator[]#3:mux" {Z(25)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(26)} -pin  "regs.operator[]#3:mux" {Z(26)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(27)} -pin  "regs.operator[]#3:mux" {Z(27)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(28)} -pin  "regs.operator[]#3:mux" {Z(28)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(29)} -pin  "regs.operator[]#3:mux" {Z(29)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(30)} -pin  "regs.operator[]#3:mux" {Z(30)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(31)} -pin  "regs.operator[]#3:mux" {Z(31)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(32)} -pin  "regs.operator[]#3:mux" {Z(32)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(33)} -pin  "regs.operator[]#3:mux" {Z(33)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(34)} -pin  "regs.operator[]#3:mux" {Z(34)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(35)} -pin  "regs.operator[]#3:mux" {Z(35)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(36)} -pin  "regs.operator[]#3:mux" {Z(36)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(37)} -pin  "regs.operator[]#3:mux" {Z(37)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(38)} -pin  "regs.operator[]#3:mux" {Z(38)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(39)} -pin  "regs.operator[]#3:mux" {Z(39)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(40)} -pin  "regs.operator[]#3:mux" {Z(40)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(41)} -pin  "regs.operator[]#3:mux" {Z(41)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(42)} -pin  "regs.operator[]#3:mux" {Z(42)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(43)} -pin  "regs.operator[]#3:mux" {Z(43)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(44)} -pin  "regs.operator[]#3:mux" {Z(44)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(45)} -pin  "regs.operator[]#3:mux" {Z(45)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(46)} -pin  "regs.operator[]#3:mux" {Z(46)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(47)} -pin  "regs.operator[]#3:mux" {Z(47)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(48)} -pin  "regs.operator[]#3:mux" {Z(48)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(49)} -pin  "regs.operator[]#3:mux" {Z(49)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(50)} -pin  "regs.operator[]#3:mux" {Z(50)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(51)} -pin  "regs.operator[]#3:mux" {Z(51)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(52)} -pin  "regs.operator[]#3:mux" {Z(52)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(53)} -pin  "regs.operator[]#3:mux" {Z(53)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(54)} -pin  "regs.operator[]#3:mux" {Z(54)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(55)} -pin  "regs.operator[]#3:mux" {Z(55)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(56)} -pin  "regs.operator[]#3:mux" {Z(56)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(57)} -pin  "regs.operator[]#3:mux" {Z(57)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(58)} -pin  "regs.operator[]#3:mux" {Z(58)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(59)} -pin  "regs.operator[]#3:mux" {Z(59)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(60)} -pin  "regs.operator[]#3:mux" {Z(60)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(61)} -pin  "regs.operator[]#3:mux" {Z(61)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(62)} -pin  "regs.operator[]#3:mux" {Z(62)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(63)} -pin  "regs.operator[]#3:mux" {Z(63)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(64)} -pin  "regs.operator[]#3:mux" {Z(64)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(65)} -pin  "regs.operator[]#3:mux" {Z(65)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(66)} -pin  "regs.operator[]#3:mux" {Z(66)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(67)} -pin  "regs.operator[]#3:mux" {Z(67)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(68)} -pin  "regs.operator[]#3:mux" {Z(68)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(69)} -pin  "regs.operator[]#3:mux" {Z(69)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(70)} -pin  "regs.operator[]#3:mux" {Z(70)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(71)} -pin  "regs.operator[]#3:mux" {Z(71)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(72)} -pin  "regs.operator[]#3:mux" {Z(72)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(73)} -pin  "regs.operator[]#3:mux" {Z(73)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(74)} -pin  "regs.operator[]#3:mux" {Z(74)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(75)} -pin  "regs.operator[]#3:mux" {Z(75)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(76)} -pin  "regs.operator[]#3:mux" {Z(76)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(77)} -pin  "regs.operator[]#3:mux" {Z(77)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(78)} -pin  "regs.operator[]#3:mux" {Z(78)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(79)} -pin  "regs.operator[]#3:mux" {Z(79)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(80)} -pin  "regs.operator[]#3:mux" {Z(80)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(81)} -pin  "regs.operator[]#3:mux" {Z(81)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(82)} -pin  "regs.operator[]#3:mux" {Z(82)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(83)} -pin  "regs.operator[]#3:mux" {Z(83)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(84)} -pin  "regs.operator[]#3:mux" {Z(84)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(85)} -pin  "regs.operator[]#3:mux" {Z(85)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(86)} -pin  "regs.operator[]#3:mux" {Z(86)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(87)} -pin  "regs.operator[]#3:mux" {Z(87)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(88)} -pin  "regs.operator[]#3:mux" {Z(88)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(89)} -pin  "regs.operator[]#3:mux" {Z(89)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load inst "ACC_GY:for:not#1" "not(2)" "INTERFACE" -attr xrf 9615 -attr oid 688 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:not#1} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(2)"
load net {FRAME:a#6.lpi#1(0)} -pin  "ACC_GY:for:not#1" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:a#6.lpi#1}
load net {FRAME:a#6.lpi#1(1)} -pin  "ACC_GY:for:not#1" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:a#6.lpi#1}
load net {ACC_GY:for:not#1.itm(0)} -pin  "ACC_GY:for:not#1" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:not#1.itm}
load net {ACC_GY:for:not#1.itm(1)} -pin  "ACC_GY:for:not#1" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:not#1.itm}
load inst "ACC_GY:for:acc#13" "add(3,1,5,-1,5)" "INTERFACE" -attr xrf 9616 -attr oid 689 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#13} -attr area 6.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,0,4,1,5)"
load net {ACC_GY:for:not#1.itm(0)} -pin  "ACC_GY:for:acc#13" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#200.itm}
load net {ACC_GY:for:not#1.itm(1)} -pin  "ACC_GY:for:acc#13" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#200.itm}
load net {PWR} -pin  "ACC_GY:for:acc#13" {A(2)} -attr @path {/edge_detect/edge_detect:core/conc#200.itm}
load net {PWR} -pin  "ACC_GY:for:acc#13" {B(0)} -attr @path {/edge_detect/edge_detect:core/conc#201.itm}
load net {GND} -pin  "ACC_GY:for:acc#13" {B(1)} -attr @path {/edge_detect/edge_detect:core/conc#201.itm}
load net {GND} -pin  "ACC_GY:for:acc#13" {B(2)} -attr @path {/edge_detect/edge_detect:core/conc#201.itm}
load net {GND} -pin  "ACC_GY:for:acc#13" {B(3)} -attr @path {/edge_detect/edge_detect:core/conc#201.itm}
load net {FRAME:a#6.lpi#1(0)} -pin  "ACC_GY:for:acc#13" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#201.itm}
load net {ACC_GY:for:acc#13.psp.sva(0)} -pin  "ACC_GY:for:acc#13" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#13.psp.sva}
load net {ACC_GY:for:acc#13.psp.sva(1)} -pin  "ACC_GY:for:acc#13" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#13.psp.sva}
load net {ACC_GY:for:acc#13.psp.sva(2)} -pin  "ACC_GY:for:acc#13" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#13.psp.sva}
load net {ACC_GY:for:acc#13.psp.sva(3)} -pin  "ACC_GY:for:acc#13" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#13.psp.sva}
load net {ACC_GY:for:acc#13.psp.sva(4)} -pin  "ACC_GY:for:acc#13" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#13.psp.sva}
load inst "ACC_GY:for:acc#15" "add(2,0,2,0,3)" "INTERFACE" -attr xrf 9617 -attr oid 690 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#15} -attr area 3.310766 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(2,0,2,0,3)"
load net {FRAME:i#2.lpi#1(0)} -pin  "ACC_GY:for:acc#15" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/asn(ACC_GY:for:asn#22).itm}
load net {FRAME:i#2.lpi#1(1)} -pin  "ACC_GY:for:acc#15" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/asn(ACC_GY:for:asn#22).itm}
load net {FRAME:a#6.lpi#1(0)} -pin  "ACC_GY:for:acc#15" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:asn#2.itm}
load net {FRAME:a#6.lpi#1(1)} -pin  "ACC_GY:for:acc#15" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:asn#2.itm}
load net {ACC_GY:for:acc#15.sdt(0)} -pin  "ACC_GY:for:acc#15" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#15.sdt}
load net {ACC_GY:for:acc#15.sdt(1)} -pin  "ACC_GY:for:acc#15" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#15.sdt}
load net {ACC_GY:for:acc#15.sdt(2)} -pin  "ACC_GY:for:acc#15" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#15.sdt}
load inst "regs.operator[]:mux" "mux(4,90)" "INTERFACE" -attr xrf 9618 -attr oid 691 -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:mux} -attr area 200.329470 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(90,2,4)"
load net {DC} -pin  "regs.operator[]:mux" {A0(0)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]:mux" {A0(1)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]:mux" {A0(2)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]:mux" {A0(3)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]:mux" {A0(4)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]:mux" {A0(5)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]:mux" {A0(6)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]:mux" {A0(7)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]:mux" {A0(8)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]:mux" {A0(9)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]:mux" {A0(10)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]:mux" {A0(11)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]:mux" {A0(12)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]:mux" {A0(13)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]:mux" {A0(14)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]:mux" {A0(15)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]:mux" {A0(16)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]:mux" {A0(17)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]:mux" {A0(18)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]:mux" {A0(19)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]:mux" {A0(20)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]:mux" {A0(21)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]:mux" {A0(22)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]:mux" {A0(23)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]:mux" {A0(24)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]:mux" {A0(25)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]:mux" {A0(26)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]:mux" {A0(27)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]:mux" {A0(28)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]:mux" {A0(29)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]:mux" {A0(30)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]:mux" {A0(31)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]:mux" {A0(32)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]:mux" {A0(33)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]:mux" {A0(34)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]:mux" {A0(35)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]:mux" {A0(36)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]:mux" {A0(37)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]:mux" {A0(38)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]:mux" {A0(39)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]:mux" {A0(40)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]:mux" {A0(41)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]:mux" {A0(42)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]:mux" {A0(43)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]:mux" {A0(44)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]:mux" {A0(45)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]:mux" {A0(46)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]:mux" {A0(47)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]:mux" {A0(48)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]:mux" {A0(49)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]:mux" {A0(50)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]:mux" {A0(51)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]:mux" {A0(52)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]:mux" {A0(53)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]:mux" {A0(54)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]:mux" {A0(55)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]:mux" {A0(56)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]:mux" {A0(57)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]:mux" {A0(58)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]:mux" {A0(59)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]:mux" {A0(60)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]:mux" {A0(61)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]:mux" {A0(62)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]:mux" {A0(63)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]:mux" {A0(64)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]:mux" {A0(65)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]:mux" {A0(66)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]:mux" {A0(67)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]:mux" {A0(68)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]:mux" {A0(69)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]:mux" {A0(70)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]:mux" {A0(71)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]:mux" {A0(72)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]:mux" {A0(73)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]:mux" {A0(74)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]:mux" {A0(75)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]:mux" {A0(76)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]:mux" {A0(77)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]:mux" {A0(78)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]:mux" {A0(79)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]:mux" {A0(80)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]:mux" {A0(81)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]:mux" {A0(82)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]:mux" {A0(83)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]:mux" {A0(84)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]:mux" {A0(85)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]:mux" {A0(86)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]:mux" {A0(87)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]:mux" {A0(88)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]:mux" {A0(89)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {regs.regs(2).sva(0)} -pin  "regs.operator[]:mux" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(1)} -pin  "regs.operator[]:mux" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(2)} -pin  "regs.operator[]:mux" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(3)} -pin  "regs.operator[]:mux" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(4)} -pin  "regs.operator[]:mux" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(5)} -pin  "regs.operator[]:mux" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(6)} -pin  "regs.operator[]:mux" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(7)} -pin  "regs.operator[]:mux" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(8)} -pin  "regs.operator[]:mux" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(9)} -pin  "regs.operator[]:mux" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(10)} -pin  "regs.operator[]:mux" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(11)} -pin  "regs.operator[]:mux" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(12)} -pin  "regs.operator[]:mux" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(13)} -pin  "regs.operator[]:mux" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(14)} -pin  "regs.operator[]:mux" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(15)} -pin  "regs.operator[]:mux" {A1(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(16)} -pin  "regs.operator[]:mux" {A1(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(17)} -pin  "regs.operator[]:mux" {A1(17)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(18)} -pin  "regs.operator[]:mux" {A1(18)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(19)} -pin  "regs.operator[]:mux" {A1(19)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(20)} -pin  "regs.operator[]:mux" {A1(20)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(21)} -pin  "regs.operator[]:mux" {A1(21)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(22)} -pin  "regs.operator[]:mux" {A1(22)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(23)} -pin  "regs.operator[]:mux" {A1(23)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(24)} -pin  "regs.operator[]:mux" {A1(24)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(25)} -pin  "regs.operator[]:mux" {A1(25)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(26)} -pin  "regs.operator[]:mux" {A1(26)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(27)} -pin  "regs.operator[]:mux" {A1(27)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(28)} -pin  "regs.operator[]:mux" {A1(28)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(29)} -pin  "regs.operator[]:mux" {A1(29)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(30)} -pin  "regs.operator[]:mux" {A1(30)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(31)} -pin  "regs.operator[]:mux" {A1(31)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(32)} -pin  "regs.operator[]:mux" {A1(32)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(33)} -pin  "regs.operator[]:mux" {A1(33)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(34)} -pin  "regs.operator[]:mux" {A1(34)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(35)} -pin  "regs.operator[]:mux" {A1(35)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(36)} -pin  "regs.operator[]:mux" {A1(36)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(37)} -pin  "regs.operator[]:mux" {A1(37)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(38)} -pin  "regs.operator[]:mux" {A1(38)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(39)} -pin  "regs.operator[]:mux" {A1(39)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(40)} -pin  "regs.operator[]:mux" {A1(40)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(41)} -pin  "regs.operator[]:mux" {A1(41)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(42)} -pin  "regs.operator[]:mux" {A1(42)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(43)} -pin  "regs.operator[]:mux" {A1(43)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(44)} -pin  "regs.operator[]:mux" {A1(44)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(45)} -pin  "regs.operator[]:mux" {A1(45)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(46)} -pin  "regs.operator[]:mux" {A1(46)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(47)} -pin  "regs.operator[]:mux" {A1(47)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(48)} -pin  "regs.operator[]:mux" {A1(48)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(49)} -pin  "regs.operator[]:mux" {A1(49)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(50)} -pin  "regs.operator[]:mux" {A1(50)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(51)} -pin  "regs.operator[]:mux" {A1(51)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(52)} -pin  "regs.operator[]:mux" {A1(52)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(53)} -pin  "regs.operator[]:mux" {A1(53)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(54)} -pin  "regs.operator[]:mux" {A1(54)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(55)} -pin  "regs.operator[]:mux" {A1(55)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(56)} -pin  "regs.operator[]:mux" {A1(56)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(57)} -pin  "regs.operator[]:mux" {A1(57)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(58)} -pin  "regs.operator[]:mux" {A1(58)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(59)} -pin  "regs.operator[]:mux" {A1(59)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(60)} -pin  "regs.operator[]:mux" {A1(60)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(61)} -pin  "regs.operator[]:mux" {A1(61)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(62)} -pin  "regs.operator[]:mux" {A1(62)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(63)} -pin  "regs.operator[]:mux" {A1(63)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(64)} -pin  "regs.operator[]:mux" {A1(64)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(65)} -pin  "regs.operator[]:mux" {A1(65)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(66)} -pin  "regs.operator[]:mux" {A1(66)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(67)} -pin  "regs.operator[]:mux" {A1(67)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(68)} -pin  "regs.operator[]:mux" {A1(68)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(69)} -pin  "regs.operator[]:mux" {A1(69)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(70)} -pin  "regs.operator[]:mux" {A1(70)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(71)} -pin  "regs.operator[]:mux" {A1(71)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(72)} -pin  "regs.operator[]:mux" {A1(72)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(73)} -pin  "regs.operator[]:mux" {A1(73)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(74)} -pin  "regs.operator[]:mux" {A1(74)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(75)} -pin  "regs.operator[]:mux" {A1(75)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(76)} -pin  "regs.operator[]:mux" {A1(76)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(77)} -pin  "regs.operator[]:mux" {A1(77)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(78)} -pin  "regs.operator[]:mux" {A1(78)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(79)} -pin  "regs.operator[]:mux" {A1(79)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(80)} -pin  "regs.operator[]:mux" {A1(80)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(81)} -pin  "regs.operator[]:mux" {A1(81)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(82)} -pin  "regs.operator[]:mux" {A1(82)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(83)} -pin  "regs.operator[]:mux" {A1(83)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(84)} -pin  "regs.operator[]:mux" {A1(84)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(85)} -pin  "regs.operator[]:mux" {A1(85)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(86)} -pin  "regs.operator[]:mux" {A1(86)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(87)} -pin  "regs.operator[]:mux" {A1(87)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(88)} -pin  "regs.operator[]:mux" {A1(88)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(89)} -pin  "regs.operator[]:mux" {A1(89)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(1).sva(0)} -pin  "regs.operator[]:mux" {A2(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(1)} -pin  "regs.operator[]:mux" {A2(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(2)} -pin  "regs.operator[]:mux" {A2(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(3)} -pin  "regs.operator[]:mux" {A2(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(4)} -pin  "regs.operator[]:mux" {A2(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(5)} -pin  "regs.operator[]:mux" {A2(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(6)} -pin  "regs.operator[]:mux" {A2(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(7)} -pin  "regs.operator[]:mux" {A2(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(8)} -pin  "regs.operator[]:mux" {A2(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(9)} -pin  "regs.operator[]:mux" {A2(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(10)} -pin  "regs.operator[]:mux" {A2(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(11)} -pin  "regs.operator[]:mux" {A2(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(12)} -pin  "regs.operator[]:mux" {A2(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(13)} -pin  "regs.operator[]:mux" {A2(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(14)} -pin  "regs.operator[]:mux" {A2(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(15)} -pin  "regs.operator[]:mux" {A2(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(16)} -pin  "regs.operator[]:mux" {A2(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(17)} -pin  "regs.operator[]:mux" {A2(17)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(18)} -pin  "regs.operator[]:mux" {A2(18)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(19)} -pin  "regs.operator[]:mux" {A2(19)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(20)} -pin  "regs.operator[]:mux" {A2(20)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(21)} -pin  "regs.operator[]:mux" {A2(21)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(22)} -pin  "regs.operator[]:mux" {A2(22)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(23)} -pin  "regs.operator[]:mux" {A2(23)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(24)} -pin  "regs.operator[]:mux" {A2(24)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(25)} -pin  "regs.operator[]:mux" {A2(25)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(26)} -pin  "regs.operator[]:mux" {A2(26)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(27)} -pin  "regs.operator[]:mux" {A2(27)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(28)} -pin  "regs.operator[]:mux" {A2(28)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(29)} -pin  "regs.operator[]:mux" {A2(29)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(30)} -pin  "regs.operator[]:mux" {A2(30)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(31)} -pin  "regs.operator[]:mux" {A2(31)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(32)} -pin  "regs.operator[]:mux" {A2(32)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(33)} -pin  "regs.operator[]:mux" {A2(33)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(34)} -pin  "regs.operator[]:mux" {A2(34)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(35)} -pin  "regs.operator[]:mux" {A2(35)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(36)} -pin  "regs.operator[]:mux" {A2(36)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(37)} -pin  "regs.operator[]:mux" {A2(37)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(38)} -pin  "regs.operator[]:mux" {A2(38)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(39)} -pin  "regs.operator[]:mux" {A2(39)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(40)} -pin  "regs.operator[]:mux" {A2(40)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(41)} -pin  "regs.operator[]:mux" {A2(41)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(42)} -pin  "regs.operator[]:mux" {A2(42)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(43)} -pin  "regs.operator[]:mux" {A2(43)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(44)} -pin  "regs.operator[]:mux" {A2(44)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(45)} -pin  "regs.operator[]:mux" {A2(45)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(46)} -pin  "regs.operator[]:mux" {A2(46)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(47)} -pin  "regs.operator[]:mux" {A2(47)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(48)} -pin  "regs.operator[]:mux" {A2(48)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(49)} -pin  "regs.operator[]:mux" {A2(49)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(50)} -pin  "regs.operator[]:mux" {A2(50)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(51)} -pin  "regs.operator[]:mux" {A2(51)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(52)} -pin  "regs.operator[]:mux" {A2(52)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(53)} -pin  "regs.operator[]:mux" {A2(53)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(54)} -pin  "regs.operator[]:mux" {A2(54)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(55)} -pin  "regs.operator[]:mux" {A2(55)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(56)} -pin  "regs.operator[]:mux" {A2(56)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(57)} -pin  "regs.operator[]:mux" {A2(57)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(58)} -pin  "regs.operator[]:mux" {A2(58)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(59)} -pin  "regs.operator[]:mux" {A2(59)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(60)} -pin  "regs.operator[]:mux" {A2(60)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(61)} -pin  "regs.operator[]:mux" {A2(61)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(62)} -pin  "regs.operator[]:mux" {A2(62)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(63)} -pin  "regs.operator[]:mux" {A2(63)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(64)} -pin  "regs.operator[]:mux" {A2(64)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(65)} -pin  "regs.operator[]:mux" {A2(65)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(66)} -pin  "regs.operator[]:mux" {A2(66)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(67)} -pin  "regs.operator[]:mux" {A2(67)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(68)} -pin  "regs.operator[]:mux" {A2(68)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(69)} -pin  "regs.operator[]:mux" {A2(69)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(70)} -pin  "regs.operator[]:mux" {A2(70)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(71)} -pin  "regs.operator[]:mux" {A2(71)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(72)} -pin  "regs.operator[]:mux" {A2(72)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(73)} -pin  "regs.operator[]:mux" {A2(73)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(74)} -pin  "regs.operator[]:mux" {A2(74)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(75)} -pin  "regs.operator[]:mux" {A2(75)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(76)} -pin  "regs.operator[]:mux" {A2(76)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(77)} -pin  "regs.operator[]:mux" {A2(77)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(78)} -pin  "regs.operator[]:mux" {A2(78)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(79)} -pin  "regs.operator[]:mux" {A2(79)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(80)} -pin  "regs.operator[]:mux" {A2(80)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(81)} -pin  "regs.operator[]:mux" {A2(81)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(82)} -pin  "regs.operator[]:mux" {A2(82)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(83)} -pin  "regs.operator[]:mux" {A2(83)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(84)} -pin  "regs.operator[]:mux" {A2(84)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(85)} -pin  "regs.operator[]:mux" {A2(85)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(86)} -pin  "regs.operator[]:mux" {A2(86)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(87)} -pin  "regs.operator[]:mux" {A2(87)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(88)} -pin  "regs.operator[]:mux" {A2(88)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(89)} -pin  "regs.operator[]:mux" {A2(89)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(0).sva(0)} -pin  "regs.operator[]:mux" {A3(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(1)} -pin  "regs.operator[]:mux" {A3(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(2)} -pin  "regs.operator[]:mux" {A3(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(3)} -pin  "regs.operator[]:mux" {A3(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(4)} -pin  "regs.operator[]:mux" {A3(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(5)} -pin  "regs.operator[]:mux" {A3(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(6)} -pin  "regs.operator[]:mux" {A3(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(7)} -pin  "regs.operator[]:mux" {A3(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(8)} -pin  "regs.operator[]:mux" {A3(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(9)} -pin  "regs.operator[]:mux" {A3(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(10)} -pin  "regs.operator[]:mux" {A3(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(11)} -pin  "regs.operator[]:mux" {A3(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(12)} -pin  "regs.operator[]:mux" {A3(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(13)} -pin  "regs.operator[]:mux" {A3(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(14)} -pin  "regs.operator[]:mux" {A3(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(15)} -pin  "regs.operator[]:mux" {A3(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(16)} -pin  "regs.operator[]:mux" {A3(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(17)} -pin  "regs.operator[]:mux" {A3(17)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(18)} -pin  "regs.operator[]:mux" {A3(18)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(19)} -pin  "regs.operator[]:mux" {A3(19)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(20)} -pin  "regs.operator[]:mux" {A3(20)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(21)} -pin  "regs.operator[]:mux" {A3(21)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(22)} -pin  "regs.operator[]:mux" {A3(22)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(23)} -pin  "regs.operator[]:mux" {A3(23)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(24)} -pin  "regs.operator[]:mux" {A3(24)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(25)} -pin  "regs.operator[]:mux" {A3(25)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(26)} -pin  "regs.operator[]:mux" {A3(26)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(27)} -pin  "regs.operator[]:mux" {A3(27)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(28)} -pin  "regs.operator[]:mux" {A3(28)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(29)} -pin  "regs.operator[]:mux" {A3(29)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(30)} -pin  "regs.operator[]:mux" {A3(30)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(31)} -pin  "regs.operator[]:mux" {A3(31)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(32)} -pin  "regs.operator[]:mux" {A3(32)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(33)} -pin  "regs.operator[]:mux" {A3(33)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(34)} -pin  "regs.operator[]:mux" {A3(34)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(35)} -pin  "regs.operator[]:mux" {A3(35)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(36)} -pin  "regs.operator[]:mux" {A3(36)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(37)} -pin  "regs.operator[]:mux" {A3(37)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(38)} -pin  "regs.operator[]:mux" {A3(38)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(39)} -pin  "regs.operator[]:mux" {A3(39)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(40)} -pin  "regs.operator[]:mux" {A3(40)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(41)} -pin  "regs.operator[]:mux" {A3(41)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(42)} -pin  "regs.operator[]:mux" {A3(42)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(43)} -pin  "regs.operator[]:mux" {A3(43)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(44)} -pin  "regs.operator[]:mux" {A3(44)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(45)} -pin  "regs.operator[]:mux" {A3(45)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(46)} -pin  "regs.operator[]:mux" {A3(46)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(47)} -pin  "regs.operator[]:mux" {A3(47)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(48)} -pin  "regs.operator[]:mux" {A3(48)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(49)} -pin  "regs.operator[]:mux" {A3(49)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(50)} -pin  "regs.operator[]:mux" {A3(50)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(51)} -pin  "regs.operator[]:mux" {A3(51)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(52)} -pin  "regs.operator[]:mux" {A3(52)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(53)} -pin  "regs.operator[]:mux" {A3(53)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(54)} -pin  "regs.operator[]:mux" {A3(54)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(55)} -pin  "regs.operator[]:mux" {A3(55)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(56)} -pin  "regs.operator[]:mux" {A3(56)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(57)} -pin  "regs.operator[]:mux" {A3(57)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(58)} -pin  "regs.operator[]:mux" {A3(58)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(59)} -pin  "regs.operator[]:mux" {A3(59)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(60)} -pin  "regs.operator[]:mux" {A3(60)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(61)} -pin  "regs.operator[]:mux" {A3(61)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(62)} -pin  "regs.operator[]:mux" {A3(62)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(63)} -pin  "regs.operator[]:mux" {A3(63)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(64)} -pin  "regs.operator[]:mux" {A3(64)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(65)} -pin  "regs.operator[]:mux" {A3(65)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(66)} -pin  "regs.operator[]:mux" {A3(66)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(67)} -pin  "regs.operator[]:mux" {A3(67)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(68)} -pin  "regs.operator[]:mux" {A3(68)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(69)} -pin  "regs.operator[]:mux" {A3(69)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(70)} -pin  "regs.operator[]:mux" {A3(70)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(71)} -pin  "regs.operator[]:mux" {A3(71)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(72)} -pin  "regs.operator[]:mux" {A3(72)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(73)} -pin  "regs.operator[]:mux" {A3(73)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(74)} -pin  "regs.operator[]:mux" {A3(74)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(75)} -pin  "regs.operator[]:mux" {A3(75)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(76)} -pin  "regs.operator[]:mux" {A3(76)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(77)} -pin  "regs.operator[]:mux" {A3(77)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(78)} -pin  "regs.operator[]:mux" {A3(78)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(79)} -pin  "regs.operator[]:mux" {A3(79)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(80)} -pin  "regs.operator[]:mux" {A3(80)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(81)} -pin  "regs.operator[]:mux" {A3(81)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(82)} -pin  "regs.operator[]:mux" {A3(82)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(83)} -pin  "regs.operator[]:mux" {A3(83)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(84)} -pin  "regs.operator[]:mux" {A3(84)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(85)} -pin  "regs.operator[]:mux" {A3(85)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(86)} -pin  "regs.operator[]:mux" {A3(86)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(87)} -pin  "regs.operator[]:mux" {A3(87)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(88)} -pin  "regs.operator[]:mux" {A3(88)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(89)} -pin  "regs.operator[]:mux" {A3(89)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {FRAME:i#3.lpi#1(0)} -pin  "regs.operator[]:mux" {S(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:i#3.lpi#1}
load net {FRAME:i#3.lpi#1(1)} -pin  "regs.operator[]:mux" {S(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:i#3.lpi#1}
load net {regs.operator[]:slc(regs.regs).cse.sva(0)} -pin  "regs.operator[]:mux" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(1)} -pin  "regs.operator[]:mux" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(2)} -pin  "regs.operator[]:mux" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(3)} -pin  "regs.operator[]:mux" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(4)} -pin  "regs.operator[]:mux" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(5)} -pin  "regs.operator[]:mux" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(6)} -pin  "regs.operator[]:mux" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(7)} -pin  "regs.operator[]:mux" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(8)} -pin  "regs.operator[]:mux" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(9)} -pin  "regs.operator[]:mux" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(10)} -pin  "regs.operator[]:mux" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(11)} -pin  "regs.operator[]:mux" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(12)} -pin  "regs.operator[]:mux" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(13)} -pin  "regs.operator[]:mux" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(14)} -pin  "regs.operator[]:mux" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(15)} -pin  "regs.operator[]:mux" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(16)} -pin  "regs.operator[]:mux" {Z(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(17)} -pin  "regs.operator[]:mux" {Z(17)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(18)} -pin  "regs.operator[]:mux" {Z(18)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(19)} -pin  "regs.operator[]:mux" {Z(19)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(20)} -pin  "regs.operator[]:mux" {Z(20)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(21)} -pin  "regs.operator[]:mux" {Z(21)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(22)} -pin  "regs.operator[]:mux" {Z(22)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(23)} -pin  "regs.operator[]:mux" {Z(23)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(24)} -pin  "regs.operator[]:mux" {Z(24)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(25)} -pin  "regs.operator[]:mux" {Z(25)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(26)} -pin  "regs.operator[]:mux" {Z(26)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(27)} -pin  "regs.operator[]:mux" {Z(27)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(28)} -pin  "regs.operator[]:mux" {Z(28)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(29)} -pin  "regs.operator[]:mux" {Z(29)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(30)} -pin  "regs.operator[]:mux" {Z(30)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(31)} -pin  "regs.operator[]:mux" {Z(31)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(32)} -pin  "regs.operator[]:mux" {Z(32)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(33)} -pin  "regs.operator[]:mux" {Z(33)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(34)} -pin  "regs.operator[]:mux" {Z(34)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(35)} -pin  "regs.operator[]:mux" {Z(35)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(36)} -pin  "regs.operator[]:mux" {Z(36)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(37)} -pin  "regs.operator[]:mux" {Z(37)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(38)} -pin  "regs.operator[]:mux" {Z(38)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(39)} -pin  "regs.operator[]:mux" {Z(39)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(40)} -pin  "regs.operator[]:mux" {Z(40)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(41)} -pin  "regs.operator[]:mux" {Z(41)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(42)} -pin  "regs.operator[]:mux" {Z(42)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(43)} -pin  "regs.operator[]:mux" {Z(43)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(44)} -pin  "regs.operator[]:mux" {Z(44)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(45)} -pin  "regs.operator[]:mux" {Z(45)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(46)} -pin  "regs.operator[]:mux" {Z(46)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(47)} -pin  "regs.operator[]:mux" {Z(47)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(48)} -pin  "regs.operator[]:mux" {Z(48)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(49)} -pin  "regs.operator[]:mux" {Z(49)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(50)} -pin  "regs.operator[]:mux" {Z(50)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(51)} -pin  "regs.operator[]:mux" {Z(51)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(52)} -pin  "regs.operator[]:mux" {Z(52)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(53)} -pin  "regs.operator[]:mux" {Z(53)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(54)} -pin  "regs.operator[]:mux" {Z(54)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(55)} -pin  "regs.operator[]:mux" {Z(55)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(56)} -pin  "regs.operator[]:mux" {Z(56)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(57)} -pin  "regs.operator[]:mux" {Z(57)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(58)} -pin  "regs.operator[]:mux" {Z(58)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(59)} -pin  "regs.operator[]:mux" {Z(59)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(60)} -pin  "regs.operator[]:mux" {Z(60)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(61)} -pin  "regs.operator[]:mux" {Z(61)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(62)} -pin  "regs.operator[]:mux" {Z(62)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(63)} -pin  "regs.operator[]:mux" {Z(63)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(64)} -pin  "regs.operator[]:mux" {Z(64)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(65)} -pin  "regs.operator[]:mux" {Z(65)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(66)} -pin  "regs.operator[]:mux" {Z(66)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(67)} -pin  "regs.operator[]:mux" {Z(67)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(68)} -pin  "regs.operator[]:mux" {Z(68)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(69)} -pin  "regs.operator[]:mux" {Z(69)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(70)} -pin  "regs.operator[]:mux" {Z(70)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(71)} -pin  "regs.operator[]:mux" {Z(71)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(72)} -pin  "regs.operator[]:mux" {Z(72)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(73)} -pin  "regs.operator[]:mux" {Z(73)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(74)} -pin  "regs.operator[]:mux" {Z(74)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(75)} -pin  "regs.operator[]:mux" {Z(75)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(76)} -pin  "regs.operator[]:mux" {Z(76)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(77)} -pin  "regs.operator[]:mux" {Z(77)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(78)} -pin  "regs.operator[]:mux" {Z(78)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(79)} -pin  "regs.operator[]:mux" {Z(79)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(80)} -pin  "regs.operator[]:mux" {Z(80)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(81)} -pin  "regs.operator[]:mux" {Z(81)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(82)} -pin  "regs.operator[]:mux" {Z(82)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(83)} -pin  "regs.operator[]:mux" {Z(83)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(84)} -pin  "regs.operator[]:mux" {Z(84)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(85)} -pin  "regs.operator[]:mux" {Z(85)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(86)} -pin  "regs.operator[]:mux" {Z(86)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(87)} -pin  "regs.operator[]:mux" {Z(87)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(88)} -pin  "regs.operator[]:mux" {Z(88)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(89)} -pin  "regs.operator[]:mux" {Z(89)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load inst "ACC_GX:for:not#1" "not(2)" "INTERFACE" -attr xrf 9619 -attr oid 692 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:not#1} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(2)"
load net {FRAME:a#5.lpi#1(0)} -pin  "ACC_GX:for:not#1" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:a#5.lpi#1}
load net {FRAME:a#5.lpi#1(1)} -pin  "ACC_GX:for:not#1" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:a#5.lpi#1}
load net {ACC_GX:for:not#1.itm(0)} -pin  "ACC_GX:for:not#1" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:not#1.itm}
load net {ACC_GX:for:not#1.itm(1)} -pin  "ACC_GX:for:not#1" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:not#1.itm}
load inst "ACC_GX:for:acc#13" "add(3,1,5,-1,5)" "INTERFACE" -attr xrf 9620 -attr oid 693 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#13} -attr area 6.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,0,4,1,5)"
load net {ACC_GX:for:not#1.itm(0)} -pin  "ACC_GX:for:acc#13" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#202.itm}
load net {ACC_GX:for:not#1.itm(1)} -pin  "ACC_GX:for:acc#13" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#202.itm}
load net {PWR} -pin  "ACC_GX:for:acc#13" {A(2)} -attr @path {/edge_detect/edge_detect:core/conc#202.itm}
load net {PWR} -pin  "ACC_GX:for:acc#13" {B(0)} -attr @path {/edge_detect/edge_detect:core/conc#203.itm}
load net {GND} -pin  "ACC_GX:for:acc#13" {B(1)} -attr @path {/edge_detect/edge_detect:core/conc#203.itm}
load net {GND} -pin  "ACC_GX:for:acc#13" {B(2)} -attr @path {/edge_detect/edge_detect:core/conc#203.itm}
load net {GND} -pin  "ACC_GX:for:acc#13" {B(3)} -attr @path {/edge_detect/edge_detect:core/conc#203.itm}
load net {FRAME:a#5.lpi#1(0)} -pin  "ACC_GX:for:acc#13" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#203.itm}
load net {ACC_GX:for:acc#13.psp.sva(0)} -pin  "ACC_GX:for:acc#13" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#13.psp.sva}
load net {ACC_GX:for:acc#13.psp.sva(1)} -pin  "ACC_GX:for:acc#13" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#13.psp.sva}
load net {ACC_GX:for:acc#13.psp.sva(2)} -pin  "ACC_GX:for:acc#13" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#13.psp.sva}
load net {ACC_GX:for:acc#13.psp.sva(3)} -pin  "ACC_GX:for:acc#13" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#13.psp.sva}
load net {ACC_GX:for:acc#13.psp.sva(4)} -pin  "ACC_GX:for:acc#13" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#13.psp.sva}
load inst "mux#2" "mux(2,2)" "INTERFACE" -attr xrf 9621 -attr oid 694 -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#2} -attr area 1.839846 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(2,1,2)"
load net {SHIFT:i#1.lpi#3(0)} -pin  "mux#2" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:i#1.lpi#3}
load net {SHIFT:i#1.lpi#3(1)} -pin  "mux#2" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:i#1.lpi#3}
load net {GND} -pin  "mux#2" {A1(0)} -attr @path {/edge_detect/edge_detect:core/Cn2_2}
load net {PWR} -pin  "mux#2" {A1(1)} -attr @path {/edge_detect/edge_detect:core/Cn2_2}
load net {and.dcpl} -pin  "mux#2" {S(0)} -attr @path {/edge_detect/edge_detect:core/and.dcpl}
load net {mux#2.itm(0)} -pin  "mux#2" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#2.itm}
load net {mux#2.itm(1)} -pin  "mux#2" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#2.itm}
load inst "SHIFT:acc#1" "add(2,-1,1,1,2)" "INTERFACE" -attr xrf 9622 -attr oid 695 -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:acc#1} -attr area 3.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(2,0,1,1,2)"
load net {mux#2.itm(0)} -pin  "SHIFT:acc#1" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#2.itm}
load net {mux#2.itm(1)} -pin  "SHIFT:acc#1" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#2.itm}
load net {PWR} -pin  "SHIFT:acc#1" {B(0)} -attr @path {/edge_detect/edge_detect:core/Cn1_1}
load net {SHIFT:acc#1.psp(0)} -pin  "SHIFT:acc#1" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:acc#1.psp}
load net {SHIFT:acc#1.psp(1)} -pin  "SHIFT:acc#1" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:acc#1.psp}
load inst "ACC3:mux#13" "mux(2,1)" "INTERFACE" -attr xrf 9623 -attr oid 696 -attr @path {/edge_detect/edge_detect:core/ACC3:mux#13} -attr area 0.919423 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(1,1,2)"
load net {exit:FRAME.lpi#1.dfm} -pin  "ACC3:mux#13" {A0(0)} -attr @path {/edge_detect/edge_detect:core/exit:FRAME.lpi#1.dfm}
load net {FRAME:p#1.sva#1(1)} -pin  "ACC3:mux#13" {A1(0)} -attr @path {/edge_detect/edge_detect:core/slc(FRAME:p#1.sva#2).itm}
load net {ACC3:acc.itm(1)} -pin  "ACC3:mux#13" {S(0)} -attr @path {/edge_detect/edge_detect:core/ACC3:slc.itm}
load net {ACC3:mux#13.itm} -pin  "ACC3:mux#13" {Z(0)} -attr @path {/edge_detect/edge_detect:core/ACC3:mux#13.itm}
load inst "ACC_GX:mux#67" "mux(2,1)" "INTERFACE" -attr xrf 9624 -attr oid 697 -attr @path {/edge_detect/edge_detect:core/ACC_GX:mux#67} -attr area 0.919423 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(1,1,2)"
load net {ACC3:mux#13.itm} -pin  "ACC_GX:mux#67" {A0(0)} -attr @path {/edge_detect/edge_detect:core/ACC3:mux#13.itm}
load net {exit:FRAME.lpi#1.dfm} -pin  "ACC_GX:mux#67" {A1(0)} -attr @path {/edge_detect/edge_detect:core/exit:FRAME.lpi#1.dfm}
load net {exit:ACC_GX#1.lpi#1.dfm} -pin  "ACC_GX:mux#67" {S(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC_GX#1.lpi#1.dfm}
load net {ACC_GX:mux#67.itm} -pin  "ACC_GX:mux#67" {Z(0)} -attr @path {/edge_detect/edge_detect:core/ACC_GX:mux#67.itm}
load inst "mux#35" "mux(2,1)" "INTERFACE" -attr xrf 9625 -attr oid 698 -attr @path {/edge_detect/edge_detect:core/mux#35} -attr area 0.920423 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(1,1,2)"
load net {exit:FRAME.lpi#1.dfm} -pin  "mux#35" {A0(0)} -attr @path {/edge_detect/edge_detect:core/exit:FRAME.lpi#1.dfm}
load net {ACC_GX:mux#67.itm} -pin  "mux#35" {A1(0)} -attr @path {/edge_detect/edge_detect:core/ACC_GX:mux#67.itm}
load net {or.dcpl#4} -pin  "mux#35" {S(0)} -attr @path {/edge_detect/edge_detect:core/or.dcpl#4}
load net {exit:FRAME.lpi#1.dfm#3:mx0} -pin  "mux#35" {Z(0)} -attr @path {/edge_detect/edge_detect:core/exit:FRAME.lpi#1.dfm#3:mx0}
load inst "not#194" "not(1)" "INTERFACE" -attr xrf 9626 -attr oid 699 -attr @path {/edge_detect/edge_detect:core/not#194} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {exit:ACC_GX#1.lpi#1.dfm} -pin  "not#194" {A(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC_GX#1.lpi#1.dfm}
load net {not#194.itm} -pin  "not#194" {Z(0)} -attr @path {/edge_detect/edge_detect:core/not#194.itm}
load inst "ACC_GX:and#21" "and(3,1)" "INTERFACE" -attr xrf 9627 -attr oid 700 -attr @path {/edge_detect/edge_detect:core/ACC_GX:and#21} -attr area 1.055476 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,3)"
load net {exit:ACC_GX:for.sva:mx0} -pin  "ACC_GX:and#21" {A0(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC_GX:for.sva:mx0}
load net {not#194.itm} -pin  "ACC_GX:and#21" {A1(0)} -attr @path {/edge_detect/edge_detect:core/not#194.itm}
load net {exit:SHIFT.lpi#1.dfm#1} -pin  "ACC_GX:and#21" {A2(0)} -attr @path {/edge_detect/edge_detect:core/exit:SHIFT.lpi#1.dfm#1}
load net {ACC_GX:and#21.cse#1} -pin  "ACC_GX:and#21" {Z(0)} -attr @path {/edge_detect/edge_detect:core/ACC_GX:and#21.cse#1}
load inst "mux#36" "mux(2,90)" "INTERFACE" -attr xrf 9628 -attr oid 701 -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#36} -attr area 82.749070 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(90,1,2)"
load net {regs.operator<<:din.lpi#1.dfm(0)} -pin  "mux#36" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(1)} -pin  "mux#36" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(2)} -pin  "mux#36" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(3)} -pin  "mux#36" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(4)} -pin  "mux#36" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(5)} -pin  "mux#36" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(6)} -pin  "mux#36" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(7)} -pin  "mux#36" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(8)} -pin  "mux#36" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(9)} -pin  "mux#36" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(10)} -pin  "mux#36" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(11)} -pin  "mux#36" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(12)} -pin  "mux#36" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(13)} -pin  "mux#36" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(14)} -pin  "mux#36" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(15)} -pin  "mux#36" {A0(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(16)} -pin  "mux#36" {A0(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(17)} -pin  "mux#36" {A0(17)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(18)} -pin  "mux#36" {A0(18)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(19)} -pin  "mux#36" {A0(19)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(20)} -pin  "mux#36" {A0(20)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(21)} -pin  "mux#36" {A0(21)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(22)} -pin  "mux#36" {A0(22)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(23)} -pin  "mux#36" {A0(23)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(24)} -pin  "mux#36" {A0(24)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(25)} -pin  "mux#36" {A0(25)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(26)} -pin  "mux#36" {A0(26)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(27)} -pin  "mux#36" {A0(27)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(28)} -pin  "mux#36" {A0(28)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(29)} -pin  "mux#36" {A0(29)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(30)} -pin  "mux#36" {A0(30)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(31)} -pin  "mux#36" {A0(31)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(32)} -pin  "mux#36" {A0(32)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(33)} -pin  "mux#36" {A0(33)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(34)} -pin  "mux#36" {A0(34)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(35)} -pin  "mux#36" {A0(35)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(36)} -pin  "mux#36" {A0(36)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(37)} -pin  "mux#36" {A0(37)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(38)} -pin  "mux#36" {A0(38)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(39)} -pin  "mux#36" {A0(39)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(40)} -pin  "mux#36" {A0(40)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(41)} -pin  "mux#36" {A0(41)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(42)} -pin  "mux#36" {A0(42)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(43)} -pin  "mux#36" {A0(43)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(44)} -pin  "mux#36" {A0(44)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(45)} -pin  "mux#36" {A0(45)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(46)} -pin  "mux#36" {A0(46)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(47)} -pin  "mux#36" {A0(47)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(48)} -pin  "mux#36" {A0(48)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(49)} -pin  "mux#36" {A0(49)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(50)} -pin  "mux#36" {A0(50)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(51)} -pin  "mux#36" {A0(51)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(52)} -pin  "mux#36" {A0(52)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(53)} -pin  "mux#36" {A0(53)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(54)} -pin  "mux#36" {A0(54)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(55)} -pin  "mux#36" {A0(55)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(56)} -pin  "mux#36" {A0(56)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(57)} -pin  "mux#36" {A0(57)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(58)} -pin  "mux#36" {A0(58)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(59)} -pin  "mux#36" {A0(59)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(60)} -pin  "mux#36" {A0(60)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(61)} -pin  "mux#36" {A0(61)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(62)} -pin  "mux#36" {A0(62)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(63)} -pin  "mux#36" {A0(63)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(64)} -pin  "mux#36" {A0(64)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(65)} -pin  "mux#36" {A0(65)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(66)} -pin  "mux#36" {A0(66)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(67)} -pin  "mux#36" {A0(67)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(68)} -pin  "mux#36" {A0(68)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(69)} -pin  "mux#36" {A0(69)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(70)} -pin  "mux#36" {A0(70)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(71)} -pin  "mux#36" {A0(71)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(72)} -pin  "mux#36" {A0(72)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(73)} -pin  "mux#36" {A0(73)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(74)} -pin  "mux#36" {A0(74)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(75)} -pin  "mux#36" {A0(75)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(76)} -pin  "mux#36" {A0(76)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(77)} -pin  "mux#36" {A0(77)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(78)} -pin  "mux#36" {A0(78)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(79)} -pin  "mux#36" {A0(79)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(80)} -pin  "mux#36" {A0(80)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(81)} -pin  "mux#36" {A0(81)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(82)} -pin  "mux#36" {A0(82)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(83)} -pin  "mux#36" {A0(83)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(84)} -pin  "mux#36" {A0(84)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(85)} -pin  "mux#36" {A0(85)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(86)} -pin  "mux#36" {A0(86)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(87)} -pin  "mux#36" {A0(87)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(88)} -pin  "mux#36" {A0(88)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(89)} -pin  "mux#36" {A0(89)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {vin:rsc:mgc_in_wire.d(0)} -pin  "mux#36" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(1)} -pin  "mux#36" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(2)} -pin  "mux#36" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(3)} -pin  "mux#36" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(4)} -pin  "mux#36" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(5)} -pin  "mux#36" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(6)} -pin  "mux#36" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(7)} -pin  "mux#36" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(8)} -pin  "mux#36" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(9)} -pin  "mux#36" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(10)} -pin  "mux#36" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(11)} -pin  "mux#36" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(12)} -pin  "mux#36" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(13)} -pin  "mux#36" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(14)} -pin  "mux#36" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(15)} -pin  "mux#36" {A1(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(16)} -pin  "mux#36" {A1(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(17)} -pin  "mux#36" {A1(17)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(18)} -pin  "mux#36" {A1(18)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(19)} -pin  "mux#36" {A1(19)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(20)} -pin  "mux#36" {A1(20)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(21)} -pin  "mux#36" {A1(21)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(22)} -pin  "mux#36" {A1(22)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(23)} -pin  "mux#36" {A1(23)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(24)} -pin  "mux#36" {A1(24)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(25)} -pin  "mux#36" {A1(25)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(26)} -pin  "mux#36" {A1(26)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(27)} -pin  "mux#36" {A1(27)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(28)} -pin  "mux#36" {A1(28)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(29)} -pin  "mux#36" {A1(29)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(30)} -pin  "mux#36" {A1(30)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(31)} -pin  "mux#36" {A1(31)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(32)} -pin  "mux#36" {A1(32)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(33)} -pin  "mux#36" {A1(33)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(34)} -pin  "mux#36" {A1(34)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(35)} -pin  "mux#36" {A1(35)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(36)} -pin  "mux#36" {A1(36)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(37)} -pin  "mux#36" {A1(37)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(38)} -pin  "mux#36" {A1(38)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(39)} -pin  "mux#36" {A1(39)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(40)} -pin  "mux#36" {A1(40)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(41)} -pin  "mux#36" {A1(41)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(42)} -pin  "mux#36" {A1(42)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(43)} -pin  "mux#36" {A1(43)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(44)} -pin  "mux#36" {A1(44)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(45)} -pin  "mux#36" {A1(45)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(46)} -pin  "mux#36" {A1(46)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(47)} -pin  "mux#36" {A1(47)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(48)} -pin  "mux#36" {A1(48)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(49)} -pin  "mux#36" {A1(49)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(50)} -pin  "mux#36" {A1(50)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(51)} -pin  "mux#36" {A1(51)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(52)} -pin  "mux#36" {A1(52)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(53)} -pin  "mux#36" {A1(53)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(54)} -pin  "mux#36" {A1(54)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(55)} -pin  "mux#36" {A1(55)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(56)} -pin  "mux#36" {A1(56)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(57)} -pin  "mux#36" {A1(57)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(58)} -pin  "mux#36" {A1(58)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(59)} -pin  "mux#36" {A1(59)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(60)} -pin  "mux#36" {A1(60)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(61)} -pin  "mux#36" {A1(61)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(62)} -pin  "mux#36" {A1(62)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(63)} -pin  "mux#36" {A1(63)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(64)} -pin  "mux#36" {A1(64)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(65)} -pin  "mux#36" {A1(65)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(66)} -pin  "mux#36" {A1(66)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(67)} -pin  "mux#36" {A1(67)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(68)} -pin  "mux#36" {A1(68)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(69)} -pin  "mux#36" {A1(69)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(70)} -pin  "mux#36" {A1(70)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(71)} -pin  "mux#36" {A1(71)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(72)} -pin  "mux#36" {A1(72)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(73)} -pin  "mux#36" {A1(73)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(74)} -pin  "mux#36" {A1(74)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(75)} -pin  "mux#36" {A1(75)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(76)} -pin  "mux#36" {A1(76)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(77)} -pin  "mux#36" {A1(77)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(78)} -pin  "mux#36" {A1(78)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(79)} -pin  "mux#36" {A1(79)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(80)} -pin  "mux#36" {A1(80)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(81)} -pin  "mux#36" {A1(81)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(82)} -pin  "mux#36" {A1(82)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(83)} -pin  "mux#36" {A1(83)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(84)} -pin  "mux#36" {A1(84)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(85)} -pin  "mux#36" {A1(85)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(86)} -pin  "mux#36" {A1(86)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(87)} -pin  "mux#36" {A1(87)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(88)} -pin  "mux#36" {A1(88)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(89)} -pin  "mux#36" {A1(89)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {and.dcpl} -pin  "mux#36" {S(0)} -attr @path {/edge_detect/edge_detect:core/and.dcpl}
load net {regs.operator<<:din.lpi#1.dfm:mx0(0)} -pin  "mux#36" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(1)} -pin  "mux#36" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(2)} -pin  "mux#36" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(3)} -pin  "mux#36" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(4)} -pin  "mux#36" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(5)} -pin  "mux#36" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(6)} -pin  "mux#36" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(7)} -pin  "mux#36" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(8)} -pin  "mux#36" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(9)} -pin  "mux#36" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(10)} -pin  "mux#36" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(11)} -pin  "mux#36" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(12)} -pin  "mux#36" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(13)} -pin  "mux#36" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(14)} -pin  "mux#36" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(15)} -pin  "mux#36" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(16)} -pin  "mux#36" {Z(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(17)} -pin  "mux#36" {Z(17)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(18)} -pin  "mux#36" {Z(18)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(19)} -pin  "mux#36" {Z(19)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(20)} -pin  "mux#36" {Z(20)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(21)} -pin  "mux#36" {Z(21)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(22)} -pin  "mux#36" {Z(22)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(23)} -pin  "mux#36" {Z(23)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(24)} -pin  "mux#36" {Z(24)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(25)} -pin  "mux#36" {Z(25)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(26)} -pin  "mux#36" {Z(26)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(27)} -pin  "mux#36" {Z(27)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(28)} -pin  "mux#36" {Z(28)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(29)} -pin  "mux#36" {Z(29)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(30)} -pin  "mux#36" {Z(30)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(31)} -pin  "mux#36" {Z(31)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(32)} -pin  "mux#36" {Z(32)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(33)} -pin  "mux#36" {Z(33)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(34)} -pin  "mux#36" {Z(34)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(35)} -pin  "mux#36" {Z(35)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(36)} -pin  "mux#36" {Z(36)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(37)} -pin  "mux#36" {Z(37)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(38)} -pin  "mux#36" {Z(38)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(39)} -pin  "mux#36" {Z(39)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(40)} -pin  "mux#36" {Z(40)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(41)} -pin  "mux#36" {Z(41)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(42)} -pin  "mux#36" {Z(42)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(43)} -pin  "mux#36" {Z(43)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(44)} -pin  "mux#36" {Z(44)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(45)} -pin  "mux#36" {Z(45)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(46)} -pin  "mux#36" {Z(46)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(47)} -pin  "mux#36" {Z(47)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(48)} -pin  "mux#36" {Z(48)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(49)} -pin  "mux#36" {Z(49)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(50)} -pin  "mux#36" {Z(50)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(51)} -pin  "mux#36" {Z(51)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(52)} -pin  "mux#36" {Z(52)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(53)} -pin  "mux#36" {Z(53)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(54)} -pin  "mux#36" {Z(54)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(55)} -pin  "mux#36" {Z(55)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(56)} -pin  "mux#36" {Z(56)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(57)} -pin  "mux#36" {Z(57)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(58)} -pin  "mux#36" {Z(58)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(59)} -pin  "mux#36" {Z(59)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(60)} -pin  "mux#36" {Z(60)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(61)} -pin  "mux#36" {Z(61)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(62)} -pin  "mux#36" {Z(62)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(63)} -pin  "mux#36" {Z(63)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(64)} -pin  "mux#36" {Z(64)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(65)} -pin  "mux#36" {Z(65)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(66)} -pin  "mux#36" {Z(66)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(67)} -pin  "mux#36" {Z(67)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(68)} -pin  "mux#36" {Z(68)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(69)} -pin  "mux#36" {Z(69)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(70)} -pin  "mux#36" {Z(70)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(71)} -pin  "mux#36" {Z(71)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(72)} -pin  "mux#36" {Z(72)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(73)} -pin  "mux#36" {Z(73)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(74)} -pin  "mux#36" {Z(74)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(75)} -pin  "mux#36" {Z(75)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(76)} -pin  "mux#36" {Z(76)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(77)} -pin  "mux#36" {Z(77)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(78)} -pin  "mux#36" {Z(78)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(79)} -pin  "mux#36" {Z(79)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(80)} -pin  "mux#36" {Z(80)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(81)} -pin  "mux#36" {Z(81)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(82)} -pin  "mux#36" {Z(82)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(83)} -pin  "mux#36" {Z(83)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(84)} -pin  "mux#36" {Z(84)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(85)} -pin  "mux#36" {Z(85)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(86)} -pin  "mux#36" {Z(86)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(87)} -pin  "mux#36" {Z(87)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(88)} -pin  "mux#36" {Z(88)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(89)} -pin  "mux#36" {Z(89)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load inst "not#177" "not(1)" "INTERFACE" -attr xrf 9629 -attr oid 702 -attr @path {/edge_detect/edge_detect:core/not#177} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {exit:ACC_GX#1.lpi#1.dfm} -pin  "not#177" {A(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC_GX#1.lpi#1.dfm}
load net {not#177.itm} -pin  "not#177" {Z(0)} -attr @path {/edge_detect/edge_detect:core/not#177.itm}
load inst "ACC_GX:and#25" "and(2,1)" "INTERFACE" -attr xrf 9630 -attr oid 703 -attr @path {/edge_detect/edge_detect:core/ACC_GX:and#25} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,2)"
load net {exit:ACC_GX:for.sva:mx0} -pin  "ACC_GX:and#25" {A0(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC_GX:for.sva:mx0}
load net {not#177.itm} -pin  "ACC_GX:and#25" {A1(0)} -attr @path {/edge_detect/edge_detect:core/not#177.itm}
load net {ACC_GX:and#25.tmp} -pin  "ACC_GX:and#25" {Z(0)} -attr @path {/edge_detect/edge_detect:core/ACC_GX:and#25.tmp}
load inst "ACC_GX:for:acc#14" "add(1,0,2,0,3)" "INTERFACE" -attr xrf 9631 -attr oid 704 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#14} -attr area 3.310766 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(2,0,2,0,3)"
load net {FRAME:i#3.lpi#1(1)} -pin  "ACC_GX:for:acc#14" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(FRAME:i#3.lpi#1)#1.itm}
load net {FRAME:i#3.lpi#1(0)} -pin  "ACC_GX:for:acc#14" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:asn#11.itm}
load net {FRAME:i#3.lpi#1(1)} -pin  "ACC_GX:for:acc#14" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:asn#11.itm}
load net {ACC_GX:for:acc#14.itm(0)} -pin  "ACC_GX:for:acc#14" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#14.itm}
load net {ACC_GX:for:acc#14.itm(1)} -pin  "ACC_GX:for:acc#14" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#14.itm}
load net {ACC_GX:for:acc#14.itm(2)} -pin  "ACC_GX:for:acc#14" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#14.itm}
load inst "ACC_GY:for:acc#16" "add(2,0,2,0,3)" "INTERFACE" -attr xrf 9632 -attr oid 705 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#16} -attr area 3.311766 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(2,0,2,0,3)"
load net {ACC_GY:for:acc#15.sdt(1)} -pin  "ACC_GY:for:acc#16" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ACC_GY:for:acc#15.sdt).itm}
load net {ACC_GY:for:acc#15.sdt(2)} -pin  "ACC_GY:for:acc#16" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ACC_GY:for:acc#15.sdt).itm}
load net {FRAME:i#2.lpi#1(0)} -pin  "ACC_GY:for:acc#16" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/asn(ACC_GY:for:asn#21).itm}
load net {FRAME:i#2.lpi#1(1)} -pin  "ACC_GY:for:acc#16" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/asn(ACC_GY:for:asn#21).itm}
load net {ACC_GY:for:acc#16.itm(0)} -pin  "ACC_GY:for:acc#16" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#16.itm}
load net {ACC_GY:for:acc#16.itm(1)} -pin  "ACC_GY:for:acc#16" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#16.itm}
load net {ACC_GY:for:acc#16.itm(2)} -pin  "ACC_GY:for:acc#16" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#16.itm}
load inst "ACC_GY:for:mux" "mux(16,1)" "INTERFACE" -attr xrf 9633 -attr oid 706 -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux} -attr area 10.064643 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(1,4,16)"
load net {DC} -pin  "ACC_GY:for:mux" {A0(0)} -attr @path {/edge_detect/edge_detect:core/C-_1}
load net {DC} -pin  "ACC_GY:for:mux" {A1(0)} -attr @path {/edge_detect/edge_detect:core/C-_1}
load net {DC} -pin  "ACC_GY:for:mux" {A2(0)} -attr @path {/edge_detect/edge_detect:core/C-_1}
load net {DC} -pin  "ACC_GY:for:mux" {A3(0)} -attr @path {/edge_detect/edge_detect:core/C-_1}
load net {DC} -pin  "ACC_GY:for:mux" {A4(0)} -attr @path {/edge_detect/edge_detect:core/C-_1}
load net {DC} -pin  "ACC_GY:for:mux" {A5(0)} -attr @path {/edge_detect/edge_detect:core/C-_1}
load net {DC} -pin  "ACC_GY:for:mux" {A6(0)} -attr @path {/edge_detect/edge_detect:core/C-_1}
load net {PWR} -pin  "ACC_GY:for:mux" {A7(0)} -attr @path {/edge_detect/edge_detect:core/gx.rom#28}
load net {GND} -pin  "ACC_GY:for:mux" {A8(0)} -attr @path {/edge_detect/edge_detect:core/gx.rom#29}
load net {PWR} -pin  "ACC_GY:for:mux" {A9(0)} -attr @path {/edge_detect/edge_detect:core/gx.rom#30}
load net {GND} -pin  "ACC_GY:for:mux" {A10(0)} -attr @path {/edge_detect/edge_detect:core/gx.rom#31}
load net {GND} -pin  "ACC_GY:for:mux" {A11(0)} -attr @path {/edge_detect/edge_detect:core/gx.rom#32}
load net {GND} -pin  "ACC_GY:for:mux" {A12(0)} -attr @path {/edge_detect/edge_detect:core/gx.rom#33}
load net {PWR} -pin  "ACC_GY:for:mux" {A13(0)} -attr @path {/edge_detect/edge_detect:core/gx.rom#34}
load net {GND} -pin  "ACC_GY:for:mux" {A14(0)} -attr @path {/edge_detect/edge_detect:core/gx.rom#35}
load net {PWR} -pin  "ACC_GY:for:mux" {A15(0)} -attr @path {/edge_detect/edge_detect:core/gx.rom#36}
load net {ACC_GY:for:acc#15.sdt(0)} -pin  "ACC_GY:for:mux" {S(0)} -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:conc#14.itm}
load net {ACC_GY:for:acc#16.itm(0)} -pin  "ACC_GY:for:mux" {S(1)} -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:conc#14.itm}
load net {ACC_GY:for:acc#16.itm(1)} -pin  "ACC_GY:for:mux" {S(2)} -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:conc#14.itm}
load net {ACC_GY:for:acc#16.itm(2)} -pin  "ACC_GY:for:mux" {S(3)} -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:conc#14.itm}
load net {ACC_GY:for:mux.itm} -pin  "ACC_GY:for:mux" {Z(0)} -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux.itm}
load inst "ACC_GX:for:acc#6" "add(4,-1,2,0,4)" "INTERFACE" -attr xrf 9634 -attr oid 707 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#6} -attr area 5.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,0,4,1,5)"
load net {FRAME:i#3.lpi#1(0)} -pin  "ACC_GX:for:acc#6" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:conc#18.itm}
load net {ACC_GX:for:acc#14.itm(0)} -pin  "ACC_GX:for:acc#6" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:conc#18.itm}
load net {ACC_GX:for:acc#14.itm(1)} -pin  "ACC_GX:for:acc#6" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:conc#18.itm}
load net {ACC_GX:for:acc#14.itm(2)} -pin  "ACC_GX:for:acc#6" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:conc#18.itm}
load net {FRAME:a#5.lpi#1(0)} -pin  "ACC_GX:for:acc#6" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/asn(ACC_GX:for:asn#12).itm}
load net {FRAME:a#5.lpi#1(1)} -pin  "ACC_GX:for:acc#6" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/asn(ACC_GX:for:asn#12).itm}
load net {ACC_GX:for:acc#6.itm(0)} -pin  "ACC_GX:for:acc#6" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#6.itm}
load net {ACC_GX:for:acc#6.itm(1)} -pin  "ACC_GX:for:acc#6" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#6.itm}
load net {ACC_GX:for:acc#6.itm(2)} -pin  "ACC_GX:for:acc#6" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#6.itm}
load net {ACC_GX:for:acc#6.itm(3)} -pin  "ACC_GX:for:acc#6" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#6.itm}
load inst "ACC_GX:for:mux#16" "mux(16,1)" "INTERFACE" -attr xrf 9635 -attr oid 708 -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#16} -attr area 10.064643 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(1,4,16)"
load net {DC} -pin  "ACC_GX:for:mux#16" {A0(0)} -attr @path {/edge_detect/edge_detect:core/C-_1}
load net {DC} -pin  "ACC_GX:for:mux#16" {A1(0)} -attr @path {/edge_detect/edge_detect:core/C-_1}
load net {DC} -pin  "ACC_GX:for:mux#16" {A2(0)} -attr @path {/edge_detect/edge_detect:core/C-_1}
load net {DC} -pin  "ACC_GX:for:mux#16" {A3(0)} -attr @path {/edge_detect/edge_detect:core/C-_1}
load net {DC} -pin  "ACC_GX:for:mux#16" {A4(0)} -attr @path {/edge_detect/edge_detect:core/C-_1}
load net {DC} -pin  "ACC_GX:for:mux#16" {A5(0)} -attr @path {/edge_detect/edge_detect:core/C-_1}
load net {DC} -pin  "ACC_GX:for:mux#16" {A6(0)} -attr @path {/edge_detect/edge_detect:core/C-_1}
load net {PWR} -pin  "ACC_GX:for:mux#16" {A7(0)} -attr @path {/edge_detect/edge_detect:core/gx.rom#19}
load net {GND} -pin  "ACC_GX:for:mux#16" {A8(0)} -attr @path {/edge_detect/edge_detect:core/gx.rom#20}
load net {PWR} -pin  "ACC_GX:for:mux#16" {A9(0)} -attr @path {/edge_detect/edge_detect:core/gx.rom#21}
load net {GND} -pin  "ACC_GX:for:mux#16" {A10(0)} -attr @path {/edge_detect/edge_detect:core/gx.rom#22}
load net {GND} -pin  "ACC_GX:for:mux#16" {A11(0)} -attr @path {/edge_detect/edge_detect:core/gx.rom#23}
load net {GND} -pin  "ACC_GX:for:mux#16" {A12(0)} -attr @path {/edge_detect/edge_detect:core/gx.rom#24}
load net {PWR} -pin  "ACC_GX:for:mux#16" {A13(0)} -attr @path {/edge_detect/edge_detect:core/gx.rom#25}
load net {GND} -pin  "ACC_GX:for:mux#16" {A14(0)} -attr @path {/edge_detect/edge_detect:core/gx.rom#26}
load net {PWR} -pin  "ACC_GX:for:mux#16" {A15(0)} -attr @path {/edge_detect/edge_detect:core/gx.rom#27}
load net {ACC_GX:for:acc#6.itm(0)} -pin  "ACC_GX:for:mux#16" {S(0)} -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#6.itm}
load net {ACC_GX:for:acc#6.itm(1)} -pin  "ACC_GX:for:mux#16" {S(1)} -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#6.itm}
load net {ACC_GX:for:acc#6.itm(2)} -pin  "ACC_GX:for:mux#16" {S(2)} -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#6.itm}
load net {ACC_GX:for:acc#6.itm(3)} -pin  "ACC_GX:for:mux#16" {S(3)} -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#6.itm}
load net {ACC_GX:for:mux#16.itm} -pin  "ACC_GX:for:mux#16" {Z(0)} -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#16.itm}
load inst "SHIFT:mux#25" "mux(2,2)" "INTERFACE" -attr xrf 9636 -attr oid 709 -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux#25} -attr area 1.839846 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(2,1,2)"
load net {GND} -pin  "SHIFT:mux#25" {A0(0)} -attr @path {/edge_detect/edge_detect:core/C2_3#1}
load net {PWR} -pin  "SHIFT:mux#25" {A0(1)} -attr @path {/edge_detect/edge_detect:core/C2_3#1}
load net {SHIFT:i#1.lpi#3(0)} -pin  "SHIFT:mux#25" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:i#1.lpi#3}
load net {SHIFT:i#1.lpi#3(1)} -pin  "SHIFT:mux#25" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:i#1.lpi#3}
load net {exit:ACC3.lpi#1.dfm} -pin  "SHIFT:mux#25" {S(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC3.lpi#1.dfm}
load net {SHIFT:mux#25.tmp(0)} -pin  "SHIFT:mux#25" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux#25.tmp}
load net {SHIFT:mux#25.tmp(1)} -pin  "SHIFT:mux#25" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux#25.tmp}
load inst "or#4" "or(2,1)" "INTERFACE" -attr @path {/edge_detect/edge_detect:core/or#4} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_or(1,2)"
load net {exit:FRAME#1.sva} -pin  "or#4" {A0(0)} -attr @path {/edge_detect/edge_detect:core/exit:FRAME#1.sva}
load net {exit:ACC3.lpi#1.dfm#5} -pin  "or#4" {A1(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC3.lpi#1.dfm#5}
load net {or.dcpl#3} -pin  "or#4" {Z(0)} -attr @path {/edge_detect/edge_detect:core/or.dcpl#3}
load inst "not#193" "not(1)" "INTERFACE" -attr @path {/edge_detect/edge_detect:core/not#193} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {exit:SHIFT.lpi#1} -pin  "not#193" {A(0)} -attr @path {/edge_detect/edge_detect:core/exit:SHIFT.lpi#1}
load net {not#193.itm} -pin  "not#193" {Z(0)} -attr @path {/edge_detect/edge_detect:core/not#193.itm}
load inst "or#5" "or(2,1)" "INTERFACE" -attr @path {/edge_detect/edge_detect:core/or#5} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_or(1,2)"
load net {or.dcpl#3} -pin  "or#5" {A0(0)} -attr @path {/edge_detect/edge_detect:core/or.dcpl#3}
load net {not#193.itm} -pin  "or#5" {A1(0)} -attr @path {/edge_detect/edge_detect:core/not#193.itm}
load net {or.dcpl#4} -pin  "or#5" {Z(0)} -attr @path {/edge_detect/edge_detect:core/or.dcpl#4}
load inst "nor" "nor(2,1)" "INTERFACE" -attr @path {/edge_detect/edge_detect:core/nor} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_nor(1,2)"
load net {exit:FRAME#1.sva} -pin  "nor" {A0(0)} -attr @path {/edge_detect/edge_detect:core/exit:FRAME#1.sva}
load net {exit:ACC3.lpi#1.dfm#5} -pin  "nor" {A1(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC3.lpi#1.dfm#5}
load net {and.dcpl} -pin  "nor" {Z(0)} -attr @path {/edge_detect/edge_detect:core/and.dcpl}
load inst "and#22" "and(2,1)" "INTERFACE" -attr @path {/edge_detect/edge_detect:core/and#22} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,2)"
load net {and.dcpl} -pin  "and#22" {A0(0)} -attr @path {/edge_detect/edge_detect:core/and.dcpl}
load net {exit:SHIFT.lpi#1} -pin  "and#22" {A1(0)} -attr @path {/edge_detect/edge_detect:core/exit:SHIFT.lpi#1}
load net {and#22.cse} -pin  "and#22" {Z(0)} -attr @path {/edge_detect/edge_detect:core/and#22.cse}
load inst "or#14" "or(2,1)" "INTERFACE" -attr @path {/edge_detect/edge_detect:core/or#14} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_or(1,2)"
load net {exit:ACC_GX#1.lpi#1} -pin  "or#14" {A0(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC_GX#1.lpi#1}
load net {FRAME:a#6.lpi#1(0)} -pin  "or#14" {A1(0)} -attr @path {/edge_detect/edge_detect:core/slc(FRAME:a#6.lpi#1)#5.itm}
load net {or.dcpl#13} -pin  "or#14" {Z(0)} -attr @path {/edge_detect/edge_detect:core/or.dcpl#13}
load inst "or#59" "or(2,1)" "INTERFACE" -attr @path {/edge_detect/edge_detect:core/or#59} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_or(1,2)"
load net {exit:ACC_GX#1.lpi#1} -pin  "or#59" {A0(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC_GX#1.lpi#1}
load net {FRAME:a#5.lpi#1(0)} -pin  "or#59" {A1(0)} -attr @path {/edge_detect/edge_detect:core/slc(FRAME:a#5.lpi#1)#5.itm}
load net {or.dcpl#58} -pin  "or#59" {Z(0)} -attr @path {/edge_detect/edge_detect:core/or.dcpl#58}
load inst "and#25" "and(3,1)" "INTERFACE" -attr @path {/edge_detect/edge_detect:core/and#25} -attr area 1.055476 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,3)"
load net {and.dcpl} -pin  "and#25" {A0(0)} -attr @path {/edge_detect/edge_detect:core/and.dcpl}
load net {exit:SHIFT.lpi#1} -pin  "and#25" {A1(0)} -attr @path {/edge_detect/edge_detect:core/exit:SHIFT.lpi#1}
load net {exit:ACC_GX#1.lpi#1} -pin  "and#25" {A2(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC_GX#1.lpi#1}
load net {and#25.cse} -pin  "and#25" {Z(0)} -attr @path {/edge_detect/edge_detect:core/and#25.cse}
load inst "or#132" "or(2,1)" "INTERFACE" -attr @path {/edge_detect/edge_detect:core/or#132} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_or(1,2)"
load net {exit:ACC_GX#1.sva#1} -pin  "or#132" {A0(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC_GX#1.sva#1}
load net {exit:ACC_GX#1.lpi#1.dfm} -pin  "or#132" {A1(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC_GX#1.lpi#1.dfm}
load net {or#132.itm} -pin  "or#132" {Z(0)} -attr @path {/edge_detect/edge_detect:core/or#132.itm}
load inst "nand" "nand(2,1)" "INTERFACE" -attr @path {/edge_detect/edge_detect:core/nand} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_nand(1,2)"
load net {or#132.itm} -pin  "nand" {A0(0)} -attr @path {/edge_detect/edge_detect:core/or#132.itm}
load net {exit:SHIFT.lpi#1.dfm#1} -pin  "nand" {A1(0)} -attr @path {/edge_detect/edge_detect:core/exit:SHIFT.lpi#1.dfm#1}
load net {or.dcpl} -pin  "nand" {Z(0)} -attr @path {/edge_detect/edge_detect:core/or.dcpl}
load inst "not#223" "not(1)" "INTERFACE" -attr @path {/edge_detect/edge_detect:core/not#223} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {exit:ACC_GX#1.lpi#1.dfm} -pin  "not#223" {A(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC_GX#1.lpi#1.dfm}
load net {not#223.itm} -pin  "not#223" {Z(0)} -attr @path {/edge_detect/edge_detect:core/not#223.itm}
load inst "and#49" "and(3,1)" "INTERFACE" -attr @path {/edge_detect/edge_detect:core/and#49} -attr area 1.055476 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,3)"
load net {exit:SHIFT.lpi#1.dfm#1} -pin  "and#49" {A0(0)} -attr @path {/edge_detect/edge_detect:core/exit:SHIFT.lpi#1.dfm#1}
load net {exit:ACC_GX#1.sva#1} -pin  "and#49" {A1(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC_GX#1.sva#1}
load net {not#223.itm} -pin  "and#49" {A2(0)} -attr @path {/edge_detect/edge_detect:core/not#223.itm}
load net {and.dcpl#30} -pin  "and#49" {Z(0)} -attr @path {/edge_detect/edge_detect:core/and.dcpl#30}
load inst "nor#32" "nor(2,1)" "INTERFACE" -attr @path {/edge_detect/edge_detect:core/nor#32} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_nor(1,2)"
load net {exit:SHIFT.lpi#1.dfm#1} -pin  "nor#32" {A0(0)} -attr @path {/edge_detect/edge_detect:core/exit:SHIFT.lpi#1.dfm#1}
load net {SHIFT:acc#1.psp(1)} -pin  "nor#32" {A1(0)} -attr @path {/edge_detect/edge_detect:core/slc(SHIFT:acc#1.psp)#6.itm}
load net {nor#32.cse} -pin  "nor#32" {Z(0)} -attr @path {/edge_detect/edge_detect:core/nor#32.cse}
load inst "not#260" "not(1)" "INTERFACE" -attr @path {/edge_detect/edge_detect:core/not#260} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {exit:SHIFT.lpi#1.dfm#1} -pin  "not#260" {A(0)} -attr @path {/edge_detect/edge_detect:core/exit:SHIFT.lpi#1.dfm#1}
load net {not#260.itm} -pin  "not#260" {Z(0)} -attr @path {/edge_detect/edge_detect:core/not#260.itm}
load inst "and#51" "and(2,1)" "INTERFACE" -attr @path {/edge_detect/edge_detect:core/and#51} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,2)"
load net {not#260.itm} -pin  "and#51" {A0(0)} -attr @path {/edge_detect/edge_detect:core/not#260.itm}
load net {SHIFT:acc#1.psp(1)} -pin  "and#51" {A1(0)} -attr @path {/edge_detect/edge_detect:core/slc(SHIFT:acc#1.psp)#4.itm}
load net {and#51.cse} -pin  "and#51" {Z(0)} -attr @path {/edge_detect/edge_detect:core/and#51.cse}
load inst "not#226" "not(1)" "INTERFACE" -attr @path {/edge_detect/edge_detect:core/not#226} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {exit:ACC_GX.sva} -pin  "not#226" {A(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC_GX.sva}
load net {not#226.itm} -pin  "not#226" {Z(0)} -attr @path {/edge_detect/edge_detect:core/not#226.itm}
load inst "and#52" "and(2,1)" "INTERFACE" -attr @path {/edge_detect/edge_detect:core/and#52} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,2)"
load net {ACC_GX:and#21.cse#1} -pin  "and#52" {A0(0)} -attr @path {/edge_detect/edge_detect:core/ACC_GX:and#21.cse#1}
load net {not#226.itm} -pin  "and#52" {A1(0)} -attr @path {/edge_detect/edge_detect:core/not#226.itm}
load net {and#52.itm} -pin  "and#52" {Z(0)} -attr @path {/edge_detect/edge_detect:core/and#52.itm}
load inst "or#121" "or(2,1)" "INTERFACE" -attr @path {/edge_detect/edge_detect:core/or#121} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_or(1,2)"
load net {and#52.itm} -pin  "or#121" {A0(0)} -attr @path {/edge_detect/edge_detect:core/and#52.itm}
load net {and#51.cse} -pin  "or#121" {A1(0)} -attr @path {/edge_detect/edge_detect:core/and#51.cse}
load net {or.dcpl#119} -pin  "or#121" {Z(0)} -attr @path {/edge_detect/edge_detect:core/or.dcpl#119}
load inst "and#53" "and(2,1)" "INTERFACE" -attr @path {/edge_detect/edge_detect:core/and#53} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,2)"
load net {ACC_GX:and#21.cse#1} -pin  "and#53" {A0(0)} -attr @path {/edge_detect/edge_detect:core/ACC_GX:and#21.cse#1}
load net {exit:ACC_GX.sva} -pin  "and#53" {A1(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC_GX.sva}
load net {and#53.itm} -pin  "and#53" {Z(0)} -attr @path {/edge_detect/edge_detect:core/and#53.itm}
load inst "ACC_GX:nor#1" "nor(2,1)" "INTERFACE" -attr xrf 9637 -attr oid 710 -attr @path {/edge_detect/edge_detect:core/ACC_GX:nor#1} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_nor(1,2)"
load net {exit:ACC_GX:for.sva:mx0} -pin  "ACC_GX:nor#1" {A0(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC_GX:for.sva:mx0}
load net {exit:ACC_GX#1.lpi#1.dfm} -pin  "ACC_GX:nor#1" {A1(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC_GX#1.lpi#1.dfm}
load net {ACC_GX:nor#1.itm} -pin  "ACC_GX:nor#1" {Z(0)} -attr @path {/edge_detect/edge_detect:core/ACC_GX:nor#1.itm}
load inst "SHIFT:and#61" "and(2,1)" "INTERFACE" -attr xrf 9638 -attr oid 711 -attr @path {/edge_detect/edge_detect:core/SHIFT:and#61} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,2)"
load net {ACC_GX:nor#1.itm} -pin  "SHIFT:and#61" {A0(0)} -attr @path {/edge_detect/edge_detect:core/ACC_GX:nor#1.itm}
load net {exit:SHIFT.lpi#1.dfm#1} -pin  "SHIFT:and#61" {A1(0)} -attr @path {/edge_detect/edge_detect:core/exit:SHIFT.lpi#1.dfm#1}
load net {SHIFT:and#61.itm} -pin  "SHIFT:and#61" {Z(0)} -attr @path {/edge_detect/edge_detect:core/SHIFT:and#61.itm}
load inst "or#122" "or(2,1)" "INTERFACE" -attr @path {/edge_detect/edge_detect:core/or#122} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_or(1,2)"
load net {and#53.itm} -pin  "or#122" {A0(0)} -attr @path {/edge_detect/edge_detect:core/and#53.itm}
load net {SHIFT:and#61.itm} -pin  "or#122" {A1(0)} -attr @path {/edge_detect/edge_detect:core/SHIFT:and#61.itm}
load net {or.dcpl#120} -pin  "or#122" {Z(0)} -attr @path {/edge_detect/edge_detect:core/or.dcpl#120}
load inst "SHIFT:not#5" "not(1)" "INTERFACE" -attr xrf 9639 -attr oid 712 -attr @path {/edge_detect/edge_detect:core/SHIFT:not#5} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {ACC_GX:and#25.tmp} -pin  "SHIFT:not#5" {A(0)} -attr @path {/edge_detect/edge_detect:core/ACC_GX:and#25.tmp}
load net {SHIFT:not#5.itm} -pin  "SHIFT:not#5" {Z(0)} -attr @path {/edge_detect/edge_detect:core/SHIFT:not#5.itm}
load inst "SHIFT:and#68" "and(2,1)" "INTERFACE" -attr xrf 9640 -attr oid 713 -attr @path {/edge_detect/edge_detect:core/SHIFT:and#68} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,2)"
load net {SHIFT:not#5.itm} -pin  "SHIFT:and#68" {A0(0)} -attr @path {/edge_detect/edge_detect:core/SHIFT:not#5.itm}
load net {exit:SHIFT.lpi#1.dfm#1} -pin  "SHIFT:and#68" {A1(0)} -attr @path {/edge_detect/edge_detect:core/exit:SHIFT.lpi#1.dfm#1}
load net {SHIFT:and#68.itm} -pin  "SHIFT:and#68" {Z(0)} -attr @path {/edge_detect/edge_detect:core/SHIFT:and#68.itm}
load inst "or#126" "or(2,1)" "INTERFACE" -attr @path {/edge_detect/edge_detect:core/or#126} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_or(1,2)"
load net {nor#32.cse} -pin  "or#126" {A0(0)} -attr @path {/edge_detect/edge_detect:core/nor#32.cse}
load net {SHIFT:and#68.itm} -pin  "or#126" {A1(0)} -attr @path {/edge_detect/edge_detect:core/SHIFT:and#68.itm}
load net {or.dcpl#124} -pin  "or#126" {Z(0)} -attr @path {/edge_detect/edge_detect:core/or.dcpl#124}
load inst "ACC_GY:for:acc#2" "add(4,0,3,0,5)" "INTERFACE" -attr xrf 9641 -attr oid 714 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#2} -attr area 5.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,0,4,1,5)"
load net {ACC_GY:for:acc#13.psp.sva(1)} -pin  "ACC_GY:for:acc#2" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ACC_GY:for:acc#13.psp.sva).itm}
load net {ACC_GY:for:acc#13.psp.sva(2)} -pin  "ACC_GY:for:acc#2" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ACC_GY:for:acc#13.psp.sva).itm}
load net {ACC_GY:for:acc#13.psp.sva(3)} -pin  "ACC_GY:for:acc#2" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ACC_GY:for:acc#13.psp.sva).itm}
load net {ACC_GY:for:acc#13.psp.sva(4)} -pin  "ACC_GY:for:acc#2" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ACC_GY:for:acc#13.psp.sva).itm}
load net {PWR} -pin  "ACC_GY:for:acc#2" {B(0)} -attr @path {/edge_detect/edge_detect:core/C5_3}
load net {GND} -pin  "ACC_GY:for:acc#2" {B(1)} -attr @path {/edge_detect/edge_detect:core/C5_3}
load net {PWR} -pin  "ACC_GY:for:acc#2" {B(2)} -attr @path {/edge_detect/edge_detect:core/C5_3}
load net {ACC_GY:for:acc#2.itm(0)} -pin  "ACC_GY:for:acc#2" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#2.itm}
load net {ACC_GY:for:acc#2.itm(1)} -pin  "ACC_GY:for:acc#2" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#2.itm}
load net {ACC_GY:for:acc#2.itm(2)} -pin  "ACC_GY:for:acc#2" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#2.itm}
load net {ACC_GY:for:acc#2.itm(3)} -pin  "ACC_GY:for:acc#2" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#2.itm}
load net {ACC_GY:for:acc#2.itm(4)} -pin  "ACC_GY:for:acc#2" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#2.itm}
load inst "ACC_GX:for:acc#2" "add(4,0,3,0,5)" "INTERFACE" -attr xrf 9642 -attr oid 715 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#2} -attr area 5.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,0,4,1,5)"
load net {ACC_GX:for:acc#13.psp.sva(1)} -pin  "ACC_GX:for:acc#2" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ACC_GX:for:acc#13.psp.sva).itm}
load net {ACC_GX:for:acc#13.psp.sva(2)} -pin  "ACC_GX:for:acc#2" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ACC_GX:for:acc#13.psp.sva).itm}
load net {ACC_GX:for:acc#13.psp.sva(3)} -pin  "ACC_GX:for:acc#2" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ACC_GX:for:acc#13.psp.sva).itm}
load net {ACC_GX:for:acc#13.psp.sva(4)} -pin  "ACC_GX:for:acc#2" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ACC_GX:for:acc#13.psp.sva).itm}
load net {PWR} -pin  "ACC_GX:for:acc#2" {B(0)} -attr @path {/edge_detect/edge_detect:core/C5_3}
load net {GND} -pin  "ACC_GX:for:acc#2" {B(1)} -attr @path {/edge_detect/edge_detect:core/C5_3}
load net {PWR} -pin  "ACC_GX:for:acc#2" {B(2)} -attr @path {/edge_detect/edge_detect:core/C5_3}
load net {ACC_GX:for:acc#2.itm(0)} -pin  "ACC_GX:for:acc#2" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#2.itm}
load net {ACC_GX:for:acc#2.itm(1)} -pin  "ACC_GX:for:acc#2" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#2.itm}
load net {ACC_GX:for:acc#2.itm(2)} -pin  "ACC_GX:for:acc#2" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#2.itm}
load net {ACC_GX:for:acc#2.itm(3)} -pin  "ACC_GX:for:acc#2" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#2.itm}
load net {ACC_GX:for:acc#2.itm(4)} -pin  "ACC_GX:for:acc#2" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#2.itm}
### END MODULE 

module new "edge_detect" "orig"
load portBus {vin:rsc.z(89:0)} input 90 {vin:rsc.z(89)} {vin:rsc.z(88)} {vin:rsc.z(87)} {vin:rsc.z(86)} {vin:rsc.z(85)} {vin:rsc.z(84)} {vin:rsc.z(83)} {vin:rsc.z(82)} {vin:rsc.z(81)} {vin:rsc.z(80)} {vin:rsc.z(79)} {vin:rsc.z(78)} {vin:rsc.z(77)} {vin:rsc.z(76)} {vin:rsc.z(75)} {vin:rsc.z(74)} {vin:rsc.z(73)} {vin:rsc.z(72)} {vin:rsc.z(71)} {vin:rsc.z(70)} {vin:rsc.z(69)} {vin:rsc.z(68)} {vin:rsc.z(67)} {vin:rsc.z(66)} {vin:rsc.z(65)} {vin:rsc.z(64)} {vin:rsc.z(63)} {vin:rsc.z(62)} {vin:rsc.z(61)} {vin:rsc.z(60)} {vin:rsc.z(59)} {vin:rsc.z(58)} {vin:rsc.z(57)} {vin:rsc.z(56)} {vin:rsc.z(55)} {vin:rsc.z(54)} {vin:rsc.z(53)} {vin:rsc.z(52)} {vin:rsc.z(51)} {vin:rsc.z(50)} {vin:rsc.z(49)} {vin:rsc.z(48)} {vin:rsc.z(47)} {vin:rsc.z(46)} {vin:rsc.z(45)} {vin:rsc.z(44)} {vin:rsc.z(43)} {vin:rsc.z(42)} {vin:rsc.z(41)} {vin:rsc.z(40)} {vin:rsc.z(39)} {vin:rsc.z(38)} {vin:rsc.z(37)} {vin:rsc.z(36)} {vin:rsc.z(35)} {vin:rsc.z(34)} {vin:rsc.z(33)} {vin:rsc.z(32)} {vin:rsc.z(31)} {vin:rsc.z(30)} {vin:rsc.z(29)} {vin:rsc.z(28)} {vin:rsc.z(27)} {vin:rsc.z(26)} {vin:rsc.z(25)} {vin:rsc.z(24)} {vin:rsc.z(23)} {vin:rsc.z(22)} {vin:rsc.z(21)} {vin:rsc.z(20)} {vin:rsc.z(19)} {vin:rsc.z(18)} {vin:rsc.z(17)} {vin:rsc.z(16)} {vin:rsc.z(15)} {vin:rsc.z(14)} {vin:rsc.z(13)} {vin:rsc.z(12)} {vin:rsc.z(11)} {vin:rsc.z(10)} {vin:rsc.z(9)} {vin:rsc.z(8)} {vin:rsc.z(7)} {vin:rsc.z(6)} {vin:rsc.z(5)} {vin:rsc.z(4)} {vin:rsc.z(3)} {vin:rsc.z(2)} {vin:rsc.z(1)} {vin:rsc.z(0)} -attr xrf 9643 -attr oid 716 -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load portBus {vout:rsc.z(29:0)} output 30 {vout:rsc.z(29)} {vout:rsc.z(28)} {vout:rsc.z(27)} {vout:rsc.z(26)} {vout:rsc.z(25)} {vout:rsc.z(24)} {vout:rsc.z(23)} {vout:rsc.z(22)} {vout:rsc.z(21)} {vout:rsc.z(20)} {vout:rsc.z(19)} {vout:rsc.z(18)} {vout:rsc.z(17)} {vout:rsc.z(16)} {vout:rsc.z(15)} {vout:rsc.z(14)} {vout:rsc.z(13)} {vout:rsc.z(12)} {vout:rsc.z(11)} {vout:rsc.z(10)} {vout:rsc.z(9)} {vout:rsc.z(8)} {vout:rsc.z(7)} {vout:rsc.z(6)} {vout:rsc.z(5)} {vout:rsc.z(4)} {vout:rsc.z(3)} {vout:rsc.z(2)} {vout:rsc.z(1)} {vout:rsc.z(0)} -attr xrf 9644 -attr oid 717 -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load port {clk} input -attr xrf 9645 -attr oid 718 -attr vt d -attr @path {/edge_detect/clk}
load port {en} input -attr xrf 9646 -attr oid 719 -attr vt d -attr @path {/edge_detect/en}
load port {arst_n} input -attr xrf 9647 -attr oid 720 -attr vt d -attr @path {/edge_detect/arst_n}
load symbol "mgc_ioport.mgc_in_wire(1,90)" "INTERFACE" GEN boxcolor 0 \
     portBus {d(89:0)} output 90 {d(89)} {d(88)} {d(87)} {d(86)} {d(85)} {d(84)} {d(83)} {d(82)} {d(81)} {d(80)} {d(79)} {d(78)} {d(77)} {d(76)} {d(75)} {d(74)} {d(73)} {d(72)} {d(71)} {d(70)} {d(69)} {d(68)} {d(67)} {d(66)} {d(65)} {d(64)} {d(63)} {d(62)} {d(61)} {d(60)} {d(59)} {d(58)} {d(57)} {d(56)} {d(55)} {d(54)} {d(53)} {d(52)} {d(51)} {d(50)} {d(49)} {d(48)} {d(47)} {d(46)} {d(45)} {d(44)} {d(43)} {d(42)} {d(41)} {d(40)} {d(39)} {d(38)} {d(37)} {d(36)} {d(35)} {d(34)} {d(33)} {d(32)} {d(31)} {d(30)} {d(29)} {d(28)} {d(27)} {d(26)} {d(25)} {d(24)} {d(23)} {d(22)} {d(21)} {d(20)} {d(19)} {d(18)} {d(17)} {d(16)} {d(15)} {d(14)} {d(13)} {d(12)} {d(11)} {d(10)} {d(9)} {d(8)} {d(7)} {d(6)} {d(5)} {d(4)} {d(3)} {d(2)} {d(1)} {d(0)} \
     portBus {z(89:0)} input 90 {z(89)} {z(88)} {z(87)} {z(86)} {z(85)} {z(84)} {z(83)} {z(82)} {z(81)} {z(80)} {z(79)} {z(78)} {z(77)} {z(76)} {z(75)} {z(74)} {z(73)} {z(72)} {z(71)} {z(70)} {z(69)} {z(68)} {z(67)} {z(66)} {z(65)} {z(64)} {z(63)} {z(62)} {z(61)} {z(60)} {z(59)} {z(58)} {z(57)} {z(56)} {z(55)} {z(54)} {z(53)} {z(52)} {z(51)} {z(50)} {z(49)} {z(48)} {z(47)} {z(46)} {z(45)} {z(44)} {z(43)} {z(42)} {z(41)} {z(40)} {z(39)} {z(38)} {z(37)} {z(36)} {z(35)} {z(34)} {z(33)} {z(32)} {z(31)} {z(30)} {z(29)} {z(28)} {z(27)} {z(26)} {z(25)} {z(24)} {z(23)} {z(22)} {z(21)} {z(20)} {z(19)} {z(18)} {z(17)} {z(16)} {z(15)} {z(14)} {z(13)} {z(12)} {z(11)} {z(10)} {z(9)} {z(8)} {z(7)} {z(6)} {z(5)} {z(4)} {z(3)} {z(2)} {z(1)} {z(0)} \

load symbol "mgc_ioport.mgc_out_stdreg(2,30)" "INTERFACE" GEN boxcolor 0 \
     portBus {d(29:0)} input 30 {d(29)} {d(28)} {d(27)} {d(26)} {d(25)} {d(24)} {d(23)} {d(22)} {d(21)} {d(20)} {d(19)} {d(18)} {d(17)} {d(16)} {d(15)} {d(14)} {d(13)} {d(12)} {d(11)} {d(10)} {d(9)} {d(8)} {d(7)} {d(6)} {d(5)} {d(4)} {d(3)} {d(2)} {d(1)} {d(0)} \
     portBus {z(29:0)} output 30 {z(29)} {z(28)} {z(27)} {z(26)} {z(25)} {z(24)} {z(23)} {z(22)} {z(21)} {z(20)} {z(19)} {z(18)} {z(17)} {z(16)} {z(15)} {z(14)} {z(13)} {z(12)} {z(11)} {z(10)} {z(9)} {z(8)} {z(7)} {z(6)} {z(5)} {z(4)} {z(3)} {z(2)} {z(1)} {z(0)} \

load symbol "edge_detect:core" "orig" GEN \
     port {clk#1} input \
     port {en#1} input \
     port {arst_n#1} input \
     portBus {vin:rsc:mgc_in_wire.d(89:0)} input 90 {vin:rsc:mgc_in_wire.d(89)} {vin:rsc:mgc_in_wire.d(88)} {vin:rsc:mgc_in_wire.d(87)} {vin:rsc:mgc_in_wire.d(86)} {vin:rsc:mgc_in_wire.d(85)} {vin:rsc:mgc_in_wire.d(84)} {vin:rsc:mgc_in_wire.d(83)} {vin:rsc:mgc_in_wire.d(82)} {vin:rsc:mgc_in_wire.d(81)} {vin:rsc:mgc_in_wire.d(80)} {vin:rsc:mgc_in_wire.d(79)} {vin:rsc:mgc_in_wire.d(78)} {vin:rsc:mgc_in_wire.d(77)} {vin:rsc:mgc_in_wire.d(76)} {vin:rsc:mgc_in_wire.d(75)} {vin:rsc:mgc_in_wire.d(74)} {vin:rsc:mgc_in_wire.d(73)} {vin:rsc:mgc_in_wire.d(72)} {vin:rsc:mgc_in_wire.d(71)} {vin:rsc:mgc_in_wire.d(70)} {vin:rsc:mgc_in_wire.d(69)} {vin:rsc:mgc_in_wire.d(68)} {vin:rsc:mgc_in_wire.d(67)} {vin:rsc:mgc_in_wire.d(66)} {vin:rsc:mgc_in_wire.d(65)} {vin:rsc:mgc_in_wire.d(64)} {vin:rsc:mgc_in_wire.d(63)} {vin:rsc:mgc_in_wire.d(62)} {vin:rsc:mgc_in_wire.d(61)} {vin:rsc:mgc_in_wire.d(60)} {vin:rsc:mgc_in_wire.d(59)} {vin:rsc:mgc_in_wire.d(58)} {vin:rsc:mgc_in_wire.d(57)} {vin:rsc:mgc_in_wire.d(56)} {vin:rsc:mgc_in_wire.d(55)} {vin:rsc:mgc_in_wire.d(54)} {vin:rsc:mgc_in_wire.d(53)} {vin:rsc:mgc_in_wire.d(52)} {vin:rsc:mgc_in_wire.d(51)} {vin:rsc:mgc_in_wire.d(50)} {vin:rsc:mgc_in_wire.d(49)} {vin:rsc:mgc_in_wire.d(48)} {vin:rsc:mgc_in_wire.d(47)} {vin:rsc:mgc_in_wire.d(46)} {vin:rsc:mgc_in_wire.d(45)} {vin:rsc:mgc_in_wire.d(44)} {vin:rsc:mgc_in_wire.d(43)} {vin:rsc:mgc_in_wire.d(42)} {vin:rsc:mgc_in_wire.d(41)} {vin:rsc:mgc_in_wire.d(40)} {vin:rsc:mgc_in_wire.d(39)} {vin:rsc:mgc_in_wire.d(38)} {vin:rsc:mgc_in_wire.d(37)} {vin:rsc:mgc_in_wire.d(36)} {vin:rsc:mgc_in_wire.d(35)} {vin:rsc:mgc_in_wire.d(34)} {vin:rsc:mgc_in_wire.d(33)} {vin:rsc:mgc_in_wire.d(32)} {vin:rsc:mgc_in_wire.d(31)} {vin:rsc:mgc_in_wire.d(30)} {vin:rsc:mgc_in_wire.d(29)} {vin:rsc:mgc_in_wire.d(28)} {vin:rsc:mgc_in_wire.d(27)} {vin:rsc:mgc_in_wire.d(26)} {vin:rsc:mgc_in_wire.d(25)} {vin:rsc:mgc_in_wire.d(24)} {vin:rsc:mgc_in_wire.d(23)} {vin:rsc:mgc_in_wire.d(22)} {vin:rsc:mgc_in_wire.d(21)} {vin:rsc:mgc_in_wire.d(20)} {vin:rsc:mgc_in_wire.d(19)} {vin:rsc:mgc_in_wire.d(18)} {vin:rsc:mgc_in_wire.d(17)} {vin:rsc:mgc_in_wire.d(16)} {vin:rsc:mgc_in_wire.d(15)} {vin:rsc:mgc_in_wire.d(14)} {vin:rsc:mgc_in_wire.d(13)} {vin:rsc:mgc_in_wire.d(12)} {vin:rsc:mgc_in_wire.d(11)} {vin:rsc:mgc_in_wire.d(10)} {vin:rsc:mgc_in_wire.d(9)} {vin:rsc:mgc_in_wire.d(8)} {vin:rsc:mgc_in_wire.d(7)} {vin:rsc:mgc_in_wire.d(6)} {vin:rsc:mgc_in_wire.d(5)} {vin:rsc:mgc_in_wire.d(4)} {vin:rsc:mgc_in_wire.d(3)} {vin:rsc:mgc_in_wire.d(2)} {vin:rsc:mgc_in_wire.d(1)} {vin:rsc:mgc_in_wire.d(0)} \
     portBus {vout:rsc:mgc_out_stdreg.d(29:0)} output 30 {vout:rsc:mgc_out_stdreg.d(29)} {vout:rsc:mgc_out_stdreg.d(28)} {vout:rsc:mgc_out_stdreg.d(27)} {vout:rsc:mgc_out_stdreg.d(26)} {vout:rsc:mgc_out_stdreg.d(25)} {vout:rsc:mgc_out_stdreg.d(24)} {vout:rsc:mgc_out_stdreg.d(23)} {vout:rsc:mgc_out_stdreg.d(22)} {vout:rsc:mgc_out_stdreg.d(21)} {vout:rsc:mgc_out_stdreg.d(20)} {vout:rsc:mgc_out_stdreg.d(19)} {vout:rsc:mgc_out_stdreg.d(18)} {vout:rsc:mgc_out_stdreg.d(17)} {vout:rsc:mgc_out_stdreg.d(16)} {vout:rsc:mgc_out_stdreg.d(15)} {vout:rsc:mgc_out_stdreg.d(14)} {vout:rsc:mgc_out_stdreg.d(13)} {vout:rsc:mgc_out_stdreg.d(12)} {vout:rsc:mgc_out_stdreg.d(11)} {vout:rsc:mgc_out_stdreg.d(10)} {vout:rsc:mgc_out_stdreg.d(9)} {vout:rsc:mgc_out_stdreg.d(8)} {vout:rsc:mgc_out_stdreg.d(7)} {vout:rsc:mgc_out_stdreg.d(6)} {vout:rsc:mgc_out_stdreg.d(5)} {vout:rsc:mgc_out_stdreg.d(4)} {vout:rsc:mgc_out_stdreg.d(3)} {vout:rsc:mgc_out_stdreg.d(2)} {vout:rsc:mgc_out_stdreg.d(1)} {vout:rsc:mgc_out_stdreg.d(0)} \

load net {vin:rsc:mgc_in_wire.d#1(0)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(1)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(2)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(3)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(4)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(5)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(6)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(7)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(8)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(9)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(10)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(11)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(12)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(13)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(14)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(15)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(16)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(17)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(18)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(19)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(20)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(21)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(22)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(23)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(24)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(25)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(26)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(27)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(28)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(29)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(30)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(31)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(32)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(33)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(34)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(35)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(36)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(37)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(38)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(39)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(40)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(41)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(42)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(43)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(44)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(45)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(46)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(47)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(48)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(49)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(50)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(51)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(52)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(53)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(54)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(55)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(56)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(57)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(58)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(59)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(60)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(61)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(62)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(63)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(64)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(65)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(66)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(67)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(68)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(69)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(70)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(71)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(72)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(73)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(74)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(75)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(76)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(77)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(78)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(79)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(80)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(81)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(82)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(83)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(84)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(85)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(86)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(87)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(88)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(89)} -attr vt d
load netBundle {vin:rsc:mgc_in_wire.d#1} 90 {vin:rsc:mgc_in_wire.d#1(0)} {vin:rsc:mgc_in_wire.d#1(1)} {vin:rsc:mgc_in_wire.d#1(2)} {vin:rsc:mgc_in_wire.d#1(3)} {vin:rsc:mgc_in_wire.d#1(4)} {vin:rsc:mgc_in_wire.d#1(5)} {vin:rsc:mgc_in_wire.d#1(6)} {vin:rsc:mgc_in_wire.d#1(7)} {vin:rsc:mgc_in_wire.d#1(8)} {vin:rsc:mgc_in_wire.d#1(9)} {vin:rsc:mgc_in_wire.d#1(10)} {vin:rsc:mgc_in_wire.d#1(11)} {vin:rsc:mgc_in_wire.d#1(12)} {vin:rsc:mgc_in_wire.d#1(13)} {vin:rsc:mgc_in_wire.d#1(14)} {vin:rsc:mgc_in_wire.d#1(15)} {vin:rsc:mgc_in_wire.d#1(16)} {vin:rsc:mgc_in_wire.d#1(17)} {vin:rsc:mgc_in_wire.d#1(18)} {vin:rsc:mgc_in_wire.d#1(19)} {vin:rsc:mgc_in_wire.d#1(20)} {vin:rsc:mgc_in_wire.d#1(21)} {vin:rsc:mgc_in_wire.d#1(22)} {vin:rsc:mgc_in_wire.d#1(23)} {vin:rsc:mgc_in_wire.d#1(24)} {vin:rsc:mgc_in_wire.d#1(25)} {vin:rsc:mgc_in_wire.d#1(26)} {vin:rsc:mgc_in_wire.d#1(27)} {vin:rsc:mgc_in_wire.d#1(28)} {vin:rsc:mgc_in_wire.d#1(29)} {vin:rsc:mgc_in_wire.d#1(30)} {vin:rsc:mgc_in_wire.d#1(31)} {vin:rsc:mgc_in_wire.d#1(32)} {vin:rsc:mgc_in_wire.d#1(33)} {vin:rsc:mgc_in_wire.d#1(34)} {vin:rsc:mgc_in_wire.d#1(35)} {vin:rsc:mgc_in_wire.d#1(36)} {vin:rsc:mgc_in_wire.d#1(37)} {vin:rsc:mgc_in_wire.d#1(38)} {vin:rsc:mgc_in_wire.d#1(39)} {vin:rsc:mgc_in_wire.d#1(40)} {vin:rsc:mgc_in_wire.d#1(41)} {vin:rsc:mgc_in_wire.d#1(42)} {vin:rsc:mgc_in_wire.d#1(43)} {vin:rsc:mgc_in_wire.d#1(44)} {vin:rsc:mgc_in_wire.d#1(45)} {vin:rsc:mgc_in_wire.d#1(46)} {vin:rsc:mgc_in_wire.d#1(47)} {vin:rsc:mgc_in_wire.d#1(48)} {vin:rsc:mgc_in_wire.d#1(49)} {vin:rsc:mgc_in_wire.d#1(50)} {vin:rsc:mgc_in_wire.d#1(51)} {vin:rsc:mgc_in_wire.d#1(52)} {vin:rsc:mgc_in_wire.d#1(53)} {vin:rsc:mgc_in_wire.d#1(54)} {vin:rsc:mgc_in_wire.d#1(55)} {vin:rsc:mgc_in_wire.d#1(56)} {vin:rsc:mgc_in_wire.d#1(57)} {vin:rsc:mgc_in_wire.d#1(58)} {vin:rsc:mgc_in_wire.d#1(59)} {vin:rsc:mgc_in_wire.d#1(60)} {vin:rsc:mgc_in_wire.d#1(61)} {vin:rsc:mgc_in_wire.d#1(62)} {vin:rsc:mgc_in_wire.d#1(63)} {vin:rsc:mgc_in_wire.d#1(64)} {vin:rsc:mgc_in_wire.d#1(65)} {vin:rsc:mgc_in_wire.d#1(66)} {vin:rsc:mgc_in_wire.d#1(67)} {vin:rsc:mgc_in_wire.d#1(68)} {vin:rsc:mgc_in_wire.d#1(69)} {vin:rsc:mgc_in_wire.d#1(70)} {vin:rsc:mgc_in_wire.d#1(71)} {vin:rsc:mgc_in_wire.d#1(72)} {vin:rsc:mgc_in_wire.d#1(73)} {vin:rsc:mgc_in_wire.d#1(74)} {vin:rsc:mgc_in_wire.d#1(75)} {vin:rsc:mgc_in_wire.d#1(76)} {vin:rsc:mgc_in_wire.d#1(77)} {vin:rsc:mgc_in_wire.d#1(78)} {vin:rsc:mgc_in_wire.d#1(79)} {vin:rsc:mgc_in_wire.d#1(80)} {vin:rsc:mgc_in_wire.d#1(81)} {vin:rsc:mgc_in_wire.d#1(82)} {vin:rsc:mgc_in_wire.d#1(83)} {vin:rsc:mgc_in_wire.d#1(84)} {vin:rsc:mgc_in_wire.d#1(85)} {vin:rsc:mgc_in_wire.d#1(86)} {vin:rsc:mgc_in_wire.d#1(87)} {vin:rsc:mgc_in_wire.d#1(88)} {vin:rsc:mgc_in_wire.d#1(89)} -attr xrf 9648 -attr oid 721 -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vout:rsc:mgc_out_stdreg.d#1(0)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(1)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(2)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(3)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(4)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(5)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(6)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(7)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(8)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(9)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(10)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(11)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(12)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(13)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(14)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(15)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(16)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(17)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(18)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(19)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(20)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(21)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(22)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(23)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(24)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(25)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(26)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(27)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(28)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(29)} -attr vt d
load netBundle {vout:rsc:mgc_out_stdreg.d#1} 30 {vout:rsc:mgc_out_stdreg.d#1(0)} {vout:rsc:mgc_out_stdreg.d#1(1)} {vout:rsc:mgc_out_stdreg.d#1(2)} {vout:rsc:mgc_out_stdreg.d#1(3)} {vout:rsc:mgc_out_stdreg.d#1(4)} {vout:rsc:mgc_out_stdreg.d#1(5)} {vout:rsc:mgc_out_stdreg.d#1(6)} {vout:rsc:mgc_out_stdreg.d#1(7)} {vout:rsc:mgc_out_stdreg.d#1(8)} {vout:rsc:mgc_out_stdreg.d#1(9)} {vout:rsc:mgc_out_stdreg.d#1(10)} {vout:rsc:mgc_out_stdreg.d#1(11)} {vout:rsc:mgc_out_stdreg.d#1(12)} {vout:rsc:mgc_out_stdreg.d#1(13)} {vout:rsc:mgc_out_stdreg.d#1(14)} {vout:rsc:mgc_out_stdreg.d#1(15)} {vout:rsc:mgc_out_stdreg.d#1(16)} {vout:rsc:mgc_out_stdreg.d#1(17)} {vout:rsc:mgc_out_stdreg.d#1(18)} {vout:rsc:mgc_out_stdreg.d#1(19)} {vout:rsc:mgc_out_stdreg.d#1(20)} {vout:rsc:mgc_out_stdreg.d#1(21)} {vout:rsc:mgc_out_stdreg.d#1(22)} {vout:rsc:mgc_out_stdreg.d#1(23)} {vout:rsc:mgc_out_stdreg.d#1(24)} {vout:rsc:mgc_out_stdreg.d#1(25)} {vout:rsc:mgc_out_stdreg.d#1(26)} {vout:rsc:mgc_out_stdreg.d#1(27)} {vout:rsc:mgc_out_stdreg.d#1(28)} {vout:rsc:mgc_out_stdreg.d#1(29)} -attr xrf 9649 -attr oid 722 -attr vt d -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vin:rsc.z(0)} -attr vt d
load net {vin:rsc.z(1)} -attr vt d
load net {vin:rsc.z(2)} -attr vt d
load net {vin:rsc.z(3)} -attr vt d
load net {vin:rsc.z(4)} -attr vt d
load net {vin:rsc.z(5)} -attr vt d
load net {vin:rsc.z(6)} -attr vt d
load net {vin:rsc.z(7)} -attr vt d
load net {vin:rsc.z(8)} -attr vt d
load net {vin:rsc.z(9)} -attr vt d
load net {vin:rsc.z(10)} -attr vt d
load net {vin:rsc.z(11)} -attr vt d
load net {vin:rsc.z(12)} -attr vt d
load net {vin:rsc.z(13)} -attr vt d
load net {vin:rsc.z(14)} -attr vt d
load net {vin:rsc.z(15)} -attr vt d
load net {vin:rsc.z(16)} -attr vt d
load net {vin:rsc.z(17)} -attr vt d
load net {vin:rsc.z(18)} -attr vt d
load net {vin:rsc.z(19)} -attr vt d
load net {vin:rsc.z(20)} -attr vt d
load net {vin:rsc.z(21)} -attr vt d
load net {vin:rsc.z(22)} -attr vt d
load net {vin:rsc.z(23)} -attr vt d
load net {vin:rsc.z(24)} -attr vt d
load net {vin:rsc.z(25)} -attr vt d
load net {vin:rsc.z(26)} -attr vt d
load net {vin:rsc.z(27)} -attr vt d
load net {vin:rsc.z(28)} -attr vt d
load net {vin:rsc.z(29)} -attr vt d
load net {vin:rsc.z(30)} -attr vt d
load net {vin:rsc.z(31)} -attr vt d
load net {vin:rsc.z(32)} -attr vt d
load net {vin:rsc.z(33)} -attr vt d
load net {vin:rsc.z(34)} -attr vt d
load net {vin:rsc.z(35)} -attr vt d
load net {vin:rsc.z(36)} -attr vt d
load net {vin:rsc.z(37)} -attr vt d
load net {vin:rsc.z(38)} -attr vt d
load net {vin:rsc.z(39)} -attr vt d
load net {vin:rsc.z(40)} -attr vt d
load net {vin:rsc.z(41)} -attr vt d
load net {vin:rsc.z(42)} -attr vt d
load net {vin:rsc.z(43)} -attr vt d
load net {vin:rsc.z(44)} -attr vt d
load net {vin:rsc.z(45)} -attr vt d
load net {vin:rsc.z(46)} -attr vt d
load net {vin:rsc.z(47)} -attr vt d
load net {vin:rsc.z(48)} -attr vt d
load net {vin:rsc.z(49)} -attr vt d
load net {vin:rsc.z(50)} -attr vt d
load net {vin:rsc.z(51)} -attr vt d
load net {vin:rsc.z(52)} -attr vt d
load net {vin:rsc.z(53)} -attr vt d
load net {vin:rsc.z(54)} -attr vt d
load net {vin:rsc.z(55)} -attr vt d
load net {vin:rsc.z(56)} -attr vt d
load net {vin:rsc.z(57)} -attr vt d
load net {vin:rsc.z(58)} -attr vt d
load net {vin:rsc.z(59)} -attr vt d
load net {vin:rsc.z(60)} -attr vt d
load net {vin:rsc.z(61)} -attr vt d
load net {vin:rsc.z(62)} -attr vt d
load net {vin:rsc.z(63)} -attr vt d
load net {vin:rsc.z(64)} -attr vt d
load net {vin:rsc.z(65)} -attr vt d
load net {vin:rsc.z(66)} -attr vt d
load net {vin:rsc.z(67)} -attr vt d
load net {vin:rsc.z(68)} -attr vt d
load net {vin:rsc.z(69)} -attr vt d
load net {vin:rsc.z(70)} -attr vt d
load net {vin:rsc.z(71)} -attr vt d
load net {vin:rsc.z(72)} -attr vt d
load net {vin:rsc.z(73)} -attr vt d
load net {vin:rsc.z(74)} -attr vt d
load net {vin:rsc.z(75)} -attr vt d
load net {vin:rsc.z(76)} -attr vt d
load net {vin:rsc.z(77)} -attr vt d
load net {vin:rsc.z(78)} -attr vt d
load net {vin:rsc.z(79)} -attr vt d
load net {vin:rsc.z(80)} -attr vt d
load net {vin:rsc.z(81)} -attr vt d
load net {vin:rsc.z(82)} -attr vt d
load net {vin:rsc.z(83)} -attr vt d
load net {vin:rsc.z(84)} -attr vt d
load net {vin:rsc.z(85)} -attr vt d
load net {vin:rsc.z(86)} -attr vt d
load net {vin:rsc.z(87)} -attr vt d
load net {vin:rsc.z(88)} -attr vt d
load net {vin:rsc.z(89)} -attr vt d
load netBundle {vin:rsc.z} 90 {vin:rsc.z(0)} {vin:rsc.z(1)} {vin:rsc.z(2)} {vin:rsc.z(3)} {vin:rsc.z(4)} {vin:rsc.z(5)} {vin:rsc.z(6)} {vin:rsc.z(7)} {vin:rsc.z(8)} {vin:rsc.z(9)} {vin:rsc.z(10)} {vin:rsc.z(11)} {vin:rsc.z(12)} {vin:rsc.z(13)} {vin:rsc.z(14)} {vin:rsc.z(15)} {vin:rsc.z(16)} {vin:rsc.z(17)} {vin:rsc.z(18)} {vin:rsc.z(19)} {vin:rsc.z(20)} {vin:rsc.z(21)} {vin:rsc.z(22)} {vin:rsc.z(23)} {vin:rsc.z(24)} {vin:rsc.z(25)} {vin:rsc.z(26)} {vin:rsc.z(27)} {vin:rsc.z(28)} {vin:rsc.z(29)} {vin:rsc.z(30)} {vin:rsc.z(31)} {vin:rsc.z(32)} {vin:rsc.z(33)} {vin:rsc.z(34)} {vin:rsc.z(35)} {vin:rsc.z(36)} {vin:rsc.z(37)} {vin:rsc.z(38)} {vin:rsc.z(39)} {vin:rsc.z(40)} {vin:rsc.z(41)} {vin:rsc.z(42)} {vin:rsc.z(43)} {vin:rsc.z(44)} {vin:rsc.z(45)} {vin:rsc.z(46)} {vin:rsc.z(47)} {vin:rsc.z(48)} {vin:rsc.z(49)} {vin:rsc.z(50)} {vin:rsc.z(51)} {vin:rsc.z(52)} {vin:rsc.z(53)} {vin:rsc.z(54)} {vin:rsc.z(55)} {vin:rsc.z(56)} {vin:rsc.z(57)} {vin:rsc.z(58)} {vin:rsc.z(59)} {vin:rsc.z(60)} {vin:rsc.z(61)} {vin:rsc.z(62)} {vin:rsc.z(63)} {vin:rsc.z(64)} {vin:rsc.z(65)} {vin:rsc.z(66)} {vin:rsc.z(67)} {vin:rsc.z(68)} {vin:rsc.z(69)} {vin:rsc.z(70)} {vin:rsc.z(71)} {vin:rsc.z(72)} {vin:rsc.z(73)} {vin:rsc.z(74)} {vin:rsc.z(75)} {vin:rsc.z(76)} {vin:rsc.z(77)} {vin:rsc.z(78)} {vin:rsc.z(79)} {vin:rsc.z(80)} {vin:rsc.z(81)} {vin:rsc.z(82)} {vin:rsc.z(83)} {vin:rsc.z(84)} {vin:rsc.z(85)} {vin:rsc.z(86)} {vin:rsc.z(87)} {vin:rsc.z(88)} {vin:rsc.z(89)} -attr xrf 9650 -attr oid 723 -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(0)} -port {vin:rsc.z(0)} -attr vt d
load net {vin:rsc.z(1)} -port {vin:rsc.z(1)} -attr vt d
load net {vin:rsc.z(2)} -port {vin:rsc.z(2)} -attr vt d
load net {vin:rsc.z(3)} -port {vin:rsc.z(3)} -attr vt d
load net {vin:rsc.z(4)} -port {vin:rsc.z(4)} -attr vt d
load net {vin:rsc.z(5)} -port {vin:rsc.z(5)} -attr vt d
load net {vin:rsc.z(6)} -port {vin:rsc.z(6)} -attr vt d
load net {vin:rsc.z(7)} -port {vin:rsc.z(7)} -attr vt d
load net {vin:rsc.z(8)} -port {vin:rsc.z(8)} -attr vt d
load net {vin:rsc.z(9)} -port {vin:rsc.z(9)} -attr vt d
load net {vin:rsc.z(10)} -port {vin:rsc.z(10)} -attr vt d
load net {vin:rsc.z(11)} -port {vin:rsc.z(11)} -attr vt d
load net {vin:rsc.z(12)} -port {vin:rsc.z(12)} -attr vt d
load net {vin:rsc.z(13)} -port {vin:rsc.z(13)} -attr vt d
load net {vin:rsc.z(14)} -port {vin:rsc.z(14)} -attr vt d
load net {vin:rsc.z(15)} -port {vin:rsc.z(15)} -attr vt d
load net {vin:rsc.z(16)} -port {vin:rsc.z(16)} -attr vt d
load net {vin:rsc.z(17)} -port {vin:rsc.z(17)} -attr vt d
load net {vin:rsc.z(18)} -port {vin:rsc.z(18)} -attr vt d
load net {vin:rsc.z(19)} -port {vin:rsc.z(19)} -attr vt d
load net {vin:rsc.z(20)} -port {vin:rsc.z(20)} -attr vt d
load net {vin:rsc.z(21)} -port {vin:rsc.z(21)} -attr vt d
load net {vin:rsc.z(22)} -port {vin:rsc.z(22)} -attr vt d
load net {vin:rsc.z(23)} -port {vin:rsc.z(23)} -attr vt d
load net {vin:rsc.z(24)} -port {vin:rsc.z(24)} -attr vt d
load net {vin:rsc.z(25)} -port {vin:rsc.z(25)} -attr vt d
load net {vin:rsc.z(26)} -port {vin:rsc.z(26)} -attr vt d
load net {vin:rsc.z(27)} -port {vin:rsc.z(27)} -attr vt d
load net {vin:rsc.z(28)} -port {vin:rsc.z(28)} -attr vt d
load net {vin:rsc.z(29)} -port {vin:rsc.z(29)} -attr vt d
load net {vin:rsc.z(30)} -port {vin:rsc.z(30)} -attr vt d
load net {vin:rsc.z(31)} -port {vin:rsc.z(31)} -attr vt d
load net {vin:rsc.z(32)} -port {vin:rsc.z(32)} -attr vt d
load net {vin:rsc.z(33)} -port {vin:rsc.z(33)} -attr vt d
load net {vin:rsc.z(34)} -port {vin:rsc.z(34)} -attr vt d
load net {vin:rsc.z(35)} -port {vin:rsc.z(35)} -attr vt d
load net {vin:rsc.z(36)} -port {vin:rsc.z(36)} -attr vt d
load net {vin:rsc.z(37)} -port {vin:rsc.z(37)} -attr vt d
load net {vin:rsc.z(38)} -port {vin:rsc.z(38)} -attr vt d
load net {vin:rsc.z(39)} -port {vin:rsc.z(39)} -attr vt d
load net {vin:rsc.z(40)} -port {vin:rsc.z(40)} -attr vt d
load net {vin:rsc.z(41)} -port {vin:rsc.z(41)} -attr vt d
load net {vin:rsc.z(42)} -port {vin:rsc.z(42)} -attr vt d
load net {vin:rsc.z(43)} -port {vin:rsc.z(43)} -attr vt d
load net {vin:rsc.z(44)} -port {vin:rsc.z(44)} -attr vt d
load net {vin:rsc.z(45)} -port {vin:rsc.z(45)} -attr vt d
load net {vin:rsc.z(46)} -port {vin:rsc.z(46)} -attr vt d
load net {vin:rsc.z(47)} -port {vin:rsc.z(47)} -attr vt d
load net {vin:rsc.z(48)} -port {vin:rsc.z(48)} -attr vt d
load net {vin:rsc.z(49)} -port {vin:rsc.z(49)} -attr vt d
load net {vin:rsc.z(50)} -port {vin:rsc.z(50)} -attr vt d
load net {vin:rsc.z(51)} -port {vin:rsc.z(51)} -attr vt d
load net {vin:rsc.z(52)} -port {vin:rsc.z(52)} -attr vt d
load net {vin:rsc.z(53)} -port {vin:rsc.z(53)} -attr vt d
load net {vin:rsc.z(54)} -port {vin:rsc.z(54)} -attr vt d
load net {vin:rsc.z(55)} -port {vin:rsc.z(55)} -attr vt d
load net {vin:rsc.z(56)} -port {vin:rsc.z(56)} -attr vt d
load net {vin:rsc.z(57)} -port {vin:rsc.z(57)} -attr vt d
load net {vin:rsc.z(58)} -port {vin:rsc.z(58)} -attr vt d
load net {vin:rsc.z(59)} -port {vin:rsc.z(59)} -attr vt d
load net {vin:rsc.z(60)} -port {vin:rsc.z(60)} -attr vt d
load net {vin:rsc.z(61)} -port {vin:rsc.z(61)} -attr vt d
load net {vin:rsc.z(62)} -port {vin:rsc.z(62)} -attr vt d
load net {vin:rsc.z(63)} -port {vin:rsc.z(63)} -attr vt d
load net {vin:rsc.z(64)} -port {vin:rsc.z(64)} -attr vt d
load net {vin:rsc.z(65)} -port {vin:rsc.z(65)} -attr vt d
load net {vin:rsc.z(66)} -port {vin:rsc.z(66)} -attr vt d
load net {vin:rsc.z(67)} -port {vin:rsc.z(67)} -attr vt d
load net {vin:rsc.z(68)} -port {vin:rsc.z(68)} -attr vt d
load net {vin:rsc.z(69)} -port {vin:rsc.z(69)} -attr vt d
load net {vin:rsc.z(70)} -port {vin:rsc.z(70)} -attr vt d
load net {vin:rsc.z(71)} -port {vin:rsc.z(71)} -attr vt d
load net {vin:rsc.z(72)} -port {vin:rsc.z(72)} -attr vt d
load net {vin:rsc.z(73)} -port {vin:rsc.z(73)} -attr vt d
load net {vin:rsc.z(74)} -port {vin:rsc.z(74)} -attr vt d
load net {vin:rsc.z(75)} -port {vin:rsc.z(75)} -attr vt d
load net {vin:rsc.z(76)} -port {vin:rsc.z(76)} -attr vt d
load net {vin:rsc.z(77)} -port {vin:rsc.z(77)} -attr vt d
load net {vin:rsc.z(78)} -port {vin:rsc.z(78)} -attr vt d
load net {vin:rsc.z(79)} -port {vin:rsc.z(79)} -attr vt d
load net {vin:rsc.z(80)} -port {vin:rsc.z(80)} -attr vt d
load net {vin:rsc.z(81)} -port {vin:rsc.z(81)} -attr vt d
load net {vin:rsc.z(82)} -port {vin:rsc.z(82)} -attr vt d
load net {vin:rsc.z(83)} -port {vin:rsc.z(83)} -attr vt d
load net {vin:rsc.z(84)} -port {vin:rsc.z(84)} -attr vt d
load net {vin:rsc.z(85)} -port {vin:rsc.z(85)} -attr vt d
load net {vin:rsc.z(86)} -port {vin:rsc.z(86)} -attr vt d
load net {vin:rsc.z(87)} -port {vin:rsc.z(87)} -attr vt d
load net {vin:rsc.z(88)} -port {vin:rsc.z(88)} -attr vt d
load net {vin:rsc.z(89)} -port {vin:rsc.z(89)} -attr vt d
load netBundle {vin:rsc.z} 90 {vin:rsc.z(0)} {vin:rsc.z(1)} {vin:rsc.z(2)} {vin:rsc.z(3)} {vin:rsc.z(4)} {vin:rsc.z(5)} {vin:rsc.z(6)} {vin:rsc.z(7)} {vin:rsc.z(8)} {vin:rsc.z(9)} {vin:rsc.z(10)} {vin:rsc.z(11)} {vin:rsc.z(12)} {vin:rsc.z(13)} {vin:rsc.z(14)} {vin:rsc.z(15)} {vin:rsc.z(16)} {vin:rsc.z(17)} {vin:rsc.z(18)} {vin:rsc.z(19)} {vin:rsc.z(20)} {vin:rsc.z(21)} {vin:rsc.z(22)} {vin:rsc.z(23)} {vin:rsc.z(24)} {vin:rsc.z(25)} {vin:rsc.z(26)} {vin:rsc.z(27)} {vin:rsc.z(28)} {vin:rsc.z(29)} {vin:rsc.z(30)} {vin:rsc.z(31)} {vin:rsc.z(32)} {vin:rsc.z(33)} {vin:rsc.z(34)} {vin:rsc.z(35)} {vin:rsc.z(36)} {vin:rsc.z(37)} {vin:rsc.z(38)} {vin:rsc.z(39)} {vin:rsc.z(40)} {vin:rsc.z(41)} {vin:rsc.z(42)} {vin:rsc.z(43)} {vin:rsc.z(44)} {vin:rsc.z(45)} {vin:rsc.z(46)} {vin:rsc.z(47)} {vin:rsc.z(48)} {vin:rsc.z(49)} {vin:rsc.z(50)} {vin:rsc.z(51)} {vin:rsc.z(52)} {vin:rsc.z(53)} {vin:rsc.z(54)} {vin:rsc.z(55)} {vin:rsc.z(56)} {vin:rsc.z(57)} {vin:rsc.z(58)} {vin:rsc.z(59)} {vin:rsc.z(60)} {vin:rsc.z(61)} {vin:rsc.z(62)} {vin:rsc.z(63)} {vin:rsc.z(64)} {vin:rsc.z(65)} {vin:rsc.z(66)} {vin:rsc.z(67)} {vin:rsc.z(68)} {vin:rsc.z(69)} {vin:rsc.z(70)} {vin:rsc.z(71)} {vin:rsc.z(72)} {vin:rsc.z(73)} {vin:rsc.z(74)} {vin:rsc.z(75)} {vin:rsc.z(76)} {vin:rsc.z(77)} {vin:rsc.z(78)} {vin:rsc.z(79)} {vin:rsc.z(80)} {vin:rsc.z(81)} {vin:rsc.z(82)} {vin:rsc.z(83)} {vin:rsc.z(84)} {vin:rsc.z(85)} {vin:rsc.z(86)} {vin:rsc.z(87)} {vin:rsc.z(88)} {vin:rsc.z(89)} -attr xrf 9651 -attr oid 724 -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vout:rsc.z(0)} -attr vt d
load net {vout:rsc.z(1)} -attr vt d
load net {vout:rsc.z(2)} -attr vt d
load net {vout:rsc.z(3)} -attr vt d
load net {vout:rsc.z(4)} -attr vt d
load net {vout:rsc.z(5)} -attr vt d
load net {vout:rsc.z(6)} -attr vt d
load net {vout:rsc.z(7)} -attr vt d
load net {vout:rsc.z(8)} -attr vt d
load net {vout:rsc.z(9)} -attr vt d
load net {vout:rsc.z(10)} -attr vt d
load net {vout:rsc.z(11)} -attr vt d
load net {vout:rsc.z(12)} -attr vt d
load net {vout:rsc.z(13)} -attr vt d
load net {vout:rsc.z(14)} -attr vt d
load net {vout:rsc.z(15)} -attr vt d
load net {vout:rsc.z(16)} -attr vt d
load net {vout:rsc.z(17)} -attr vt d
load net {vout:rsc.z(18)} -attr vt d
load net {vout:rsc.z(19)} -attr vt d
load net {vout:rsc.z(20)} -attr vt d
load net {vout:rsc.z(21)} -attr vt d
load net {vout:rsc.z(22)} -attr vt d
load net {vout:rsc.z(23)} -attr vt d
load net {vout:rsc.z(24)} -attr vt d
load net {vout:rsc.z(25)} -attr vt d
load net {vout:rsc.z(26)} -attr vt d
load net {vout:rsc.z(27)} -attr vt d
load net {vout:rsc.z(28)} -attr vt d
load net {vout:rsc.z(29)} -attr vt d
load netBundle {vout:rsc.z} 30 {vout:rsc.z(0)} {vout:rsc.z(1)} {vout:rsc.z(2)} {vout:rsc.z(3)} {vout:rsc.z(4)} {vout:rsc.z(5)} {vout:rsc.z(6)} {vout:rsc.z(7)} {vout:rsc.z(8)} {vout:rsc.z(9)} {vout:rsc.z(10)} {vout:rsc.z(11)} {vout:rsc.z(12)} {vout:rsc.z(13)} {vout:rsc.z(14)} {vout:rsc.z(15)} {vout:rsc.z(16)} {vout:rsc.z(17)} {vout:rsc.z(18)} {vout:rsc.z(19)} {vout:rsc.z(20)} {vout:rsc.z(21)} {vout:rsc.z(22)} {vout:rsc.z(23)} {vout:rsc.z(24)} {vout:rsc.z(25)} {vout:rsc.z(26)} {vout:rsc.z(27)} {vout:rsc.z(28)} {vout:rsc.z(29)} -attr xrf 9652 -attr oid 725 -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(0)} -port {vout:rsc.z(0)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(1)} -port {vout:rsc.z(1)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(2)} -port {vout:rsc.z(2)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(3)} -port {vout:rsc.z(3)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(4)} -port {vout:rsc.z(4)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(5)} -port {vout:rsc.z(5)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(6)} -port {vout:rsc.z(6)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(7)} -port {vout:rsc.z(7)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(8)} -port {vout:rsc.z(8)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(9)} -port {vout:rsc.z(9)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(10)} -port {vout:rsc.z(10)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(11)} -port {vout:rsc.z(11)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(12)} -port {vout:rsc.z(12)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(13)} -port {vout:rsc.z(13)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(14)} -port {vout:rsc.z(14)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(15)} -port {vout:rsc.z(15)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(16)} -port {vout:rsc.z(16)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(17)} -port {vout:rsc.z(17)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(18)} -port {vout:rsc.z(18)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(19)} -port {vout:rsc.z(19)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(20)} -port {vout:rsc.z(20)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(21)} -port {vout:rsc.z(21)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(22)} -port {vout:rsc.z(22)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(23)} -port {vout:rsc.z(23)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(24)} -port {vout:rsc.z(24)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(25)} -port {vout:rsc.z(25)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(26)} -port {vout:rsc.z(26)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(27)} -port {vout:rsc.z(27)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(28)} -port {vout:rsc.z(28)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(29)} -port {vout:rsc.z(29)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {clk} -attr xrf 9653 -attr oid 726
load net {clk} -port {clk} -attr xrf 9654 -attr oid 727
load net {en} -attr xrf 9655 -attr oid 728
load net {en} -port {en} -attr xrf 9656 -attr oid 729
load net {arst_n} -attr xrf 9657 -attr oid 730
load net {arst_n} -port {arst_n} -attr xrf 9658 -attr oid 731
load inst "edge_detect:core:inst" "edge_detect:core" "orig" -attr xrf 9659 -attr oid 732 -attr vt dc -attr @path {/edge_detect/edge_detect:core:inst} -attr area 4231.105708 -attr delay 10.168383 -attr hier "/edge_detect/edge_detect:core" -pg 1 -lvl 3
load net {clk} -pin  "edge_detect:core:inst" {clk#1} -attr xrf 9660 -attr oid 733 -attr @path {/edge_detect/clk}
load net {en} -pin  "edge_detect:core:inst" {en#1} -attr xrf 9661 -attr oid 734 -attr @path {/edge_detect/en}
load net {arst_n} -pin  "edge_detect:core:inst" {arst_n#1} -attr xrf 9662 -attr oid 735 -attr @path {/edge_detect/arst_n}
load net {vin:rsc:mgc_in_wire.d#1(0)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(0)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(1)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(1)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(2)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(2)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(3)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(3)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(4)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(4)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(5)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(5)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(6)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(6)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(7)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(7)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(8)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(8)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(9)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(9)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(10)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(10)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(11)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(11)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(12)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(12)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(13)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(13)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(14)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(14)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(15)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(15)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(16)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(16)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(17)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(17)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(18)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(18)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(19)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(19)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(20)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(20)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(21)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(21)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(22)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(22)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(23)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(23)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(24)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(24)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(25)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(25)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(26)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(26)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(27)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(27)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(28)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(28)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(29)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(29)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(30)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(30)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(31)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(31)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(32)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(32)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(33)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(33)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(34)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(34)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(35)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(35)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(36)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(36)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(37)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(37)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(38)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(38)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(39)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(39)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(40)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(40)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(41)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(41)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(42)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(42)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(43)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(43)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(44)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(44)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(45)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(45)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(46)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(46)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(47)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(47)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(48)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(48)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(49)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(49)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(50)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(50)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(51)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(51)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(52)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(52)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(53)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(53)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(54)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(54)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(55)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(55)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(56)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(56)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(57)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(57)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(58)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(58)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(59)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(59)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(60)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(60)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(61)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(61)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(62)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(62)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(63)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(63)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(64)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(64)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(65)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(65)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(66)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(66)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(67)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(67)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(68)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(68)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(69)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(69)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(70)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(70)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(71)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(71)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(72)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(72)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(73)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(73)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(74)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(74)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(75)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(75)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(76)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(76)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(77)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(77)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(78)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(78)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(79)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(79)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(80)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(80)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(81)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(81)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(82)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(82)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(83)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(83)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(84)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(84)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(85)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(85)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(86)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(86)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(87)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(87)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(88)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(88)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(89)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(89)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vout:rsc:mgc_out_stdreg.d#1(0)} -pin  "edge_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(0)} -attr vt dc -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(1)} -pin  "edge_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(1)} -attr vt dc -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(2)} -pin  "edge_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(2)} -attr vt dc -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(3)} -pin  "edge_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(3)} -attr vt dc -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(4)} -pin  "edge_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(4)} -attr vt dc -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(5)} -pin  "edge_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(5)} -attr vt dc -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(6)} -pin  "edge_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(6)} -attr vt dc -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(7)} -pin  "edge_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(7)} -attr vt dc -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(8)} -pin  "edge_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(8)} -attr vt dc -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(9)} -pin  "edge_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(9)} -attr vt dc -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(10)} -pin  "edge_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(10)} -attr vt dc -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(11)} -pin  "edge_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(11)} -attr vt dc -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(12)} -pin  "edge_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(12)} -attr vt dc -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(13)} -pin  "edge_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(13)} -attr vt dc -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(14)} -pin  "edge_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(14)} -attr vt dc -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(15)} -pin  "edge_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(15)} -attr vt dc -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(16)} -pin  "edge_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(16)} -attr vt dc -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(17)} -pin  "edge_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(17)} -attr vt dc -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(18)} -pin  "edge_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(18)} -attr vt dc -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(19)} -pin  "edge_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(19)} -attr vt dc -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(20)} -pin  "edge_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(20)} -attr vt dc -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(21)} -pin  "edge_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(21)} -attr vt dc -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(22)} -pin  "edge_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(22)} -attr vt dc -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(23)} -pin  "edge_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(23)} -attr vt dc -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(24)} -pin  "edge_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(24)} -attr vt dc -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(25)} -pin  "edge_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(25)} -attr vt dc -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(26)} -pin  "edge_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(26)} -attr vt dc -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(27)} -pin  "edge_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(27)} -attr vt dc -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(28)} -pin  "edge_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(28)} -attr vt dc -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(29)} -pin  "edge_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(29)} -attr vt dc -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load inst "vin:rsc:mgc_in_wire" "mgc_ioport.mgc_in_wire(1,90)" "INTERFACE" -attr xrf 9663 -attr oid 736 -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire} -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_ioport.mgc_in_wire(1,90)" -pg 1 -lvl 1
load net {vin:rsc:mgc_in_wire.d#1(0)} -pin  "vin:rsc:mgc_in_wire" {d(0)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(1)} -pin  "vin:rsc:mgc_in_wire" {d(1)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(2)} -pin  "vin:rsc:mgc_in_wire" {d(2)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(3)} -pin  "vin:rsc:mgc_in_wire" {d(3)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(4)} -pin  "vin:rsc:mgc_in_wire" {d(4)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(5)} -pin  "vin:rsc:mgc_in_wire" {d(5)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(6)} -pin  "vin:rsc:mgc_in_wire" {d(6)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(7)} -pin  "vin:rsc:mgc_in_wire" {d(7)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(8)} -pin  "vin:rsc:mgc_in_wire" {d(8)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(9)} -pin  "vin:rsc:mgc_in_wire" {d(9)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(10)} -pin  "vin:rsc:mgc_in_wire" {d(10)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(11)} -pin  "vin:rsc:mgc_in_wire" {d(11)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(12)} -pin  "vin:rsc:mgc_in_wire" {d(12)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(13)} -pin  "vin:rsc:mgc_in_wire" {d(13)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(14)} -pin  "vin:rsc:mgc_in_wire" {d(14)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(15)} -pin  "vin:rsc:mgc_in_wire" {d(15)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(16)} -pin  "vin:rsc:mgc_in_wire" {d(16)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(17)} -pin  "vin:rsc:mgc_in_wire" {d(17)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(18)} -pin  "vin:rsc:mgc_in_wire" {d(18)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(19)} -pin  "vin:rsc:mgc_in_wire" {d(19)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(20)} -pin  "vin:rsc:mgc_in_wire" {d(20)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(21)} -pin  "vin:rsc:mgc_in_wire" {d(21)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(22)} -pin  "vin:rsc:mgc_in_wire" {d(22)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(23)} -pin  "vin:rsc:mgc_in_wire" {d(23)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(24)} -pin  "vin:rsc:mgc_in_wire" {d(24)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(25)} -pin  "vin:rsc:mgc_in_wire" {d(25)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(26)} -pin  "vin:rsc:mgc_in_wire" {d(26)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(27)} -pin  "vin:rsc:mgc_in_wire" {d(27)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(28)} -pin  "vin:rsc:mgc_in_wire" {d(28)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(29)} -pin  "vin:rsc:mgc_in_wire" {d(29)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(30)} -pin  "vin:rsc:mgc_in_wire" {d(30)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(31)} -pin  "vin:rsc:mgc_in_wire" {d(31)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(32)} -pin  "vin:rsc:mgc_in_wire" {d(32)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(33)} -pin  "vin:rsc:mgc_in_wire" {d(33)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(34)} -pin  "vin:rsc:mgc_in_wire" {d(34)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(35)} -pin  "vin:rsc:mgc_in_wire" {d(35)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(36)} -pin  "vin:rsc:mgc_in_wire" {d(36)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(37)} -pin  "vin:rsc:mgc_in_wire" {d(37)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(38)} -pin  "vin:rsc:mgc_in_wire" {d(38)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(39)} -pin  "vin:rsc:mgc_in_wire" {d(39)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(40)} -pin  "vin:rsc:mgc_in_wire" {d(40)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(41)} -pin  "vin:rsc:mgc_in_wire" {d(41)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(42)} -pin  "vin:rsc:mgc_in_wire" {d(42)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(43)} -pin  "vin:rsc:mgc_in_wire" {d(43)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(44)} -pin  "vin:rsc:mgc_in_wire" {d(44)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(45)} -pin  "vin:rsc:mgc_in_wire" {d(45)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(46)} -pin  "vin:rsc:mgc_in_wire" {d(46)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(47)} -pin  "vin:rsc:mgc_in_wire" {d(47)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(48)} -pin  "vin:rsc:mgc_in_wire" {d(48)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(49)} -pin  "vin:rsc:mgc_in_wire" {d(49)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(50)} -pin  "vin:rsc:mgc_in_wire" {d(50)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(51)} -pin  "vin:rsc:mgc_in_wire" {d(51)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(52)} -pin  "vin:rsc:mgc_in_wire" {d(52)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(53)} -pin  "vin:rsc:mgc_in_wire" {d(53)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(54)} -pin  "vin:rsc:mgc_in_wire" {d(54)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(55)} -pin  "vin:rsc:mgc_in_wire" {d(55)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(56)} -pin  "vin:rsc:mgc_in_wire" {d(56)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(57)} -pin  "vin:rsc:mgc_in_wire" {d(57)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(58)} -pin  "vin:rsc:mgc_in_wire" {d(58)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(59)} -pin  "vin:rsc:mgc_in_wire" {d(59)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(60)} -pin  "vin:rsc:mgc_in_wire" {d(60)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(61)} -pin  "vin:rsc:mgc_in_wire" {d(61)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(62)} -pin  "vin:rsc:mgc_in_wire" {d(62)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(63)} -pin  "vin:rsc:mgc_in_wire" {d(63)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(64)} -pin  "vin:rsc:mgc_in_wire" {d(64)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(65)} -pin  "vin:rsc:mgc_in_wire" {d(65)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(66)} -pin  "vin:rsc:mgc_in_wire" {d(66)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(67)} -pin  "vin:rsc:mgc_in_wire" {d(67)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(68)} -pin  "vin:rsc:mgc_in_wire" {d(68)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(69)} -pin  "vin:rsc:mgc_in_wire" {d(69)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(70)} -pin  "vin:rsc:mgc_in_wire" {d(70)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(71)} -pin  "vin:rsc:mgc_in_wire" {d(71)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(72)} -pin  "vin:rsc:mgc_in_wire" {d(72)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(73)} -pin  "vin:rsc:mgc_in_wire" {d(73)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(74)} -pin  "vin:rsc:mgc_in_wire" {d(74)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(75)} -pin  "vin:rsc:mgc_in_wire" {d(75)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(76)} -pin  "vin:rsc:mgc_in_wire" {d(76)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(77)} -pin  "vin:rsc:mgc_in_wire" {d(77)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(78)} -pin  "vin:rsc:mgc_in_wire" {d(78)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(79)} -pin  "vin:rsc:mgc_in_wire" {d(79)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(80)} -pin  "vin:rsc:mgc_in_wire" {d(80)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(81)} -pin  "vin:rsc:mgc_in_wire" {d(81)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(82)} -pin  "vin:rsc:mgc_in_wire" {d(82)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(83)} -pin  "vin:rsc:mgc_in_wire" {d(83)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(84)} -pin  "vin:rsc:mgc_in_wire" {d(84)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(85)} -pin  "vin:rsc:mgc_in_wire" {d(85)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(86)} -pin  "vin:rsc:mgc_in_wire" {d(86)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(87)} -pin  "vin:rsc:mgc_in_wire" {d(87)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(88)} -pin  "vin:rsc:mgc_in_wire" {d(88)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(89)} -pin  "vin:rsc:mgc_in_wire" {d(89)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc.z(0)} -pin  "vin:rsc:mgc_in_wire" {z(0)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(1)} -pin  "vin:rsc:mgc_in_wire" {z(1)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(2)} -pin  "vin:rsc:mgc_in_wire" {z(2)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(3)} -pin  "vin:rsc:mgc_in_wire" {z(3)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(4)} -pin  "vin:rsc:mgc_in_wire" {z(4)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(5)} -pin  "vin:rsc:mgc_in_wire" {z(5)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(6)} -pin  "vin:rsc:mgc_in_wire" {z(6)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(7)} -pin  "vin:rsc:mgc_in_wire" {z(7)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(8)} -pin  "vin:rsc:mgc_in_wire" {z(8)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(9)} -pin  "vin:rsc:mgc_in_wire" {z(9)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(10)} -pin  "vin:rsc:mgc_in_wire" {z(10)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(11)} -pin  "vin:rsc:mgc_in_wire" {z(11)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(12)} -pin  "vin:rsc:mgc_in_wire" {z(12)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(13)} -pin  "vin:rsc:mgc_in_wire" {z(13)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(14)} -pin  "vin:rsc:mgc_in_wire" {z(14)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(15)} -pin  "vin:rsc:mgc_in_wire" {z(15)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(16)} -pin  "vin:rsc:mgc_in_wire" {z(16)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(17)} -pin  "vin:rsc:mgc_in_wire" {z(17)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(18)} -pin  "vin:rsc:mgc_in_wire" {z(18)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(19)} -pin  "vin:rsc:mgc_in_wire" {z(19)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(20)} -pin  "vin:rsc:mgc_in_wire" {z(20)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(21)} -pin  "vin:rsc:mgc_in_wire" {z(21)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(22)} -pin  "vin:rsc:mgc_in_wire" {z(22)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(23)} -pin  "vin:rsc:mgc_in_wire" {z(23)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(24)} -pin  "vin:rsc:mgc_in_wire" {z(24)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(25)} -pin  "vin:rsc:mgc_in_wire" {z(25)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(26)} -pin  "vin:rsc:mgc_in_wire" {z(26)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(27)} -pin  "vin:rsc:mgc_in_wire" {z(27)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(28)} -pin  "vin:rsc:mgc_in_wire" {z(28)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(29)} -pin  "vin:rsc:mgc_in_wire" {z(29)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(30)} -pin  "vin:rsc:mgc_in_wire" {z(30)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(31)} -pin  "vin:rsc:mgc_in_wire" {z(31)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(32)} -pin  "vin:rsc:mgc_in_wire" {z(32)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(33)} -pin  "vin:rsc:mgc_in_wire" {z(33)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(34)} -pin  "vin:rsc:mgc_in_wire" {z(34)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(35)} -pin  "vin:rsc:mgc_in_wire" {z(35)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(36)} -pin  "vin:rsc:mgc_in_wire" {z(36)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(37)} -pin  "vin:rsc:mgc_in_wire" {z(37)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(38)} -pin  "vin:rsc:mgc_in_wire" {z(38)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(39)} -pin  "vin:rsc:mgc_in_wire" {z(39)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(40)} -pin  "vin:rsc:mgc_in_wire" {z(40)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(41)} -pin  "vin:rsc:mgc_in_wire" {z(41)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(42)} -pin  "vin:rsc:mgc_in_wire" {z(42)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(43)} -pin  "vin:rsc:mgc_in_wire" {z(43)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(44)} -pin  "vin:rsc:mgc_in_wire" {z(44)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(45)} -pin  "vin:rsc:mgc_in_wire" {z(45)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(46)} -pin  "vin:rsc:mgc_in_wire" {z(46)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(47)} -pin  "vin:rsc:mgc_in_wire" {z(47)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(48)} -pin  "vin:rsc:mgc_in_wire" {z(48)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(49)} -pin  "vin:rsc:mgc_in_wire" {z(49)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(50)} -pin  "vin:rsc:mgc_in_wire" {z(50)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(51)} -pin  "vin:rsc:mgc_in_wire" {z(51)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(52)} -pin  "vin:rsc:mgc_in_wire" {z(52)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(53)} -pin  "vin:rsc:mgc_in_wire" {z(53)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(54)} -pin  "vin:rsc:mgc_in_wire" {z(54)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(55)} -pin  "vin:rsc:mgc_in_wire" {z(55)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(56)} -pin  "vin:rsc:mgc_in_wire" {z(56)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(57)} -pin  "vin:rsc:mgc_in_wire" {z(57)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(58)} -pin  "vin:rsc:mgc_in_wire" {z(58)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(59)} -pin  "vin:rsc:mgc_in_wire" {z(59)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(60)} -pin  "vin:rsc:mgc_in_wire" {z(60)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(61)} -pin  "vin:rsc:mgc_in_wire" {z(61)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(62)} -pin  "vin:rsc:mgc_in_wire" {z(62)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(63)} -pin  "vin:rsc:mgc_in_wire" {z(63)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(64)} -pin  "vin:rsc:mgc_in_wire" {z(64)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(65)} -pin  "vin:rsc:mgc_in_wire" {z(65)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(66)} -pin  "vin:rsc:mgc_in_wire" {z(66)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(67)} -pin  "vin:rsc:mgc_in_wire" {z(67)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(68)} -pin  "vin:rsc:mgc_in_wire" {z(68)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(69)} -pin  "vin:rsc:mgc_in_wire" {z(69)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(70)} -pin  "vin:rsc:mgc_in_wire" {z(70)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(71)} -pin  "vin:rsc:mgc_in_wire" {z(71)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(72)} -pin  "vin:rsc:mgc_in_wire" {z(72)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(73)} -pin  "vin:rsc:mgc_in_wire" {z(73)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(74)} -pin  "vin:rsc:mgc_in_wire" {z(74)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(75)} -pin  "vin:rsc:mgc_in_wire" {z(75)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(76)} -pin  "vin:rsc:mgc_in_wire" {z(76)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(77)} -pin  "vin:rsc:mgc_in_wire" {z(77)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(78)} -pin  "vin:rsc:mgc_in_wire" {z(78)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(79)} -pin  "vin:rsc:mgc_in_wire" {z(79)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(80)} -pin  "vin:rsc:mgc_in_wire" {z(80)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(81)} -pin  "vin:rsc:mgc_in_wire" {z(81)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(82)} -pin  "vin:rsc:mgc_in_wire" {z(82)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(83)} -pin  "vin:rsc:mgc_in_wire" {z(83)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(84)} -pin  "vin:rsc:mgc_in_wire" {z(84)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(85)} -pin  "vin:rsc:mgc_in_wire" {z(85)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(86)} -pin  "vin:rsc:mgc_in_wire" {z(86)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(87)} -pin  "vin:rsc:mgc_in_wire" {z(87)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(88)} -pin  "vin:rsc:mgc_in_wire" {z(88)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(89)} -pin  "vin:rsc:mgc_in_wire" {z(89)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load inst "vout:rsc:mgc_out_stdreg" "mgc_ioport.mgc_out_stdreg(2,30)" "INTERFACE" -attr xrf 9664 -attr oid 737 -attr vt d -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg} -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_ioport.mgc_out_stdreg(2,30)" -pg 1 -lvl 1002
load net {vout:rsc:mgc_out_stdreg.d#1(0)} -pin  "vout:rsc:mgc_out_stdreg" {d(0)} -attr vt d -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(1)} -pin  "vout:rsc:mgc_out_stdreg" {d(1)} -attr vt d -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(2)} -pin  "vout:rsc:mgc_out_stdreg" {d(2)} -attr vt d -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(3)} -pin  "vout:rsc:mgc_out_stdreg" {d(3)} -attr vt d -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(4)} -pin  "vout:rsc:mgc_out_stdreg" {d(4)} -attr vt d -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(5)} -pin  "vout:rsc:mgc_out_stdreg" {d(5)} -attr vt d -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(6)} -pin  "vout:rsc:mgc_out_stdreg" {d(6)} -attr vt d -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(7)} -pin  "vout:rsc:mgc_out_stdreg" {d(7)} -attr vt d -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(8)} -pin  "vout:rsc:mgc_out_stdreg" {d(8)} -attr vt d -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(9)} -pin  "vout:rsc:mgc_out_stdreg" {d(9)} -attr vt d -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(10)} -pin  "vout:rsc:mgc_out_stdreg" {d(10)} -attr vt d -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(11)} -pin  "vout:rsc:mgc_out_stdreg" {d(11)} -attr vt d -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(12)} -pin  "vout:rsc:mgc_out_stdreg" {d(12)} -attr vt d -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(13)} -pin  "vout:rsc:mgc_out_stdreg" {d(13)} -attr vt d -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(14)} -pin  "vout:rsc:mgc_out_stdreg" {d(14)} -attr vt d -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(15)} -pin  "vout:rsc:mgc_out_stdreg" {d(15)} -attr vt d -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(16)} -pin  "vout:rsc:mgc_out_stdreg" {d(16)} -attr vt d -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(17)} -pin  "vout:rsc:mgc_out_stdreg" {d(17)} -attr vt d -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(18)} -pin  "vout:rsc:mgc_out_stdreg" {d(18)} -attr vt d -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(19)} -pin  "vout:rsc:mgc_out_stdreg" {d(19)} -attr vt d -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(20)} -pin  "vout:rsc:mgc_out_stdreg" {d(20)} -attr vt d -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(21)} -pin  "vout:rsc:mgc_out_stdreg" {d(21)} -attr vt d -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(22)} -pin  "vout:rsc:mgc_out_stdreg" {d(22)} -attr vt d -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(23)} -pin  "vout:rsc:mgc_out_stdreg" {d(23)} -attr vt d -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(24)} -pin  "vout:rsc:mgc_out_stdreg" {d(24)} -attr vt d -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(25)} -pin  "vout:rsc:mgc_out_stdreg" {d(25)} -attr vt d -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(26)} -pin  "vout:rsc:mgc_out_stdreg" {d(26)} -attr vt d -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(27)} -pin  "vout:rsc:mgc_out_stdreg" {d(27)} -attr vt d -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(28)} -pin  "vout:rsc:mgc_out_stdreg" {d(28)} -attr vt d -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(29)} -pin  "vout:rsc:mgc_out_stdreg" {d(29)} -attr vt d -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc.z(0)} -pin  "vout:rsc:mgc_out_stdreg" {z(0)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(1)} -pin  "vout:rsc:mgc_out_stdreg" {z(1)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(2)} -pin  "vout:rsc:mgc_out_stdreg" {z(2)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(3)} -pin  "vout:rsc:mgc_out_stdreg" {z(3)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(4)} -pin  "vout:rsc:mgc_out_stdreg" {z(4)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(5)} -pin  "vout:rsc:mgc_out_stdreg" {z(5)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(6)} -pin  "vout:rsc:mgc_out_stdreg" {z(6)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(7)} -pin  "vout:rsc:mgc_out_stdreg" {z(7)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(8)} -pin  "vout:rsc:mgc_out_stdreg" {z(8)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(9)} -pin  "vout:rsc:mgc_out_stdreg" {z(9)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(10)} -pin  "vout:rsc:mgc_out_stdreg" {z(10)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(11)} -pin  "vout:rsc:mgc_out_stdreg" {z(11)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(12)} -pin  "vout:rsc:mgc_out_stdreg" {z(12)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(13)} -pin  "vout:rsc:mgc_out_stdreg" {z(13)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(14)} -pin  "vout:rsc:mgc_out_stdreg" {z(14)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(15)} -pin  "vout:rsc:mgc_out_stdreg" {z(15)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(16)} -pin  "vout:rsc:mgc_out_stdreg" {z(16)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(17)} -pin  "vout:rsc:mgc_out_stdreg" {z(17)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(18)} -pin  "vout:rsc:mgc_out_stdreg" {z(18)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(19)} -pin  "vout:rsc:mgc_out_stdreg" {z(19)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(20)} -pin  "vout:rsc:mgc_out_stdreg" {z(20)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(21)} -pin  "vout:rsc:mgc_out_stdreg" {z(21)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(22)} -pin  "vout:rsc:mgc_out_stdreg" {z(22)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(23)} -pin  "vout:rsc:mgc_out_stdreg" {z(23)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(24)} -pin  "vout:rsc:mgc_out_stdreg" {z(24)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(25)} -pin  "vout:rsc:mgc_out_stdreg" {z(25)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(26)} -pin  "vout:rsc:mgc_out_stdreg" {z(26)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(27)} -pin  "vout:rsc:mgc_out_stdreg" {z(27)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(28)} -pin  "vout:rsc:mgc_out_stdreg" {z(28)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(29)} -pin  "vout:rsc:mgc_out_stdreg" {z(29)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
### END MODULE 

