// Seed: 1419029572
module module_0 (
    input tri id_0,
    input tri1 id_1,
    output wor id_2,
    output tri id_3,
    input supply1 id_4,
    output supply0 id_5,
    input supply1 id_6,
    output wand id_7
);
  id_9(
      .id_0(id_6), .id_1(id_4), .id_2(1), .id_3(1)
  );
endmodule
module module_1 (
    output tri id_0,
    output supply1 id_1,
    input wire id_2,
    input wor id_3,
    output tri1 id_4,
    output supply1 id_5,
    input tri0 id_6,
    input uwire id_7,
    output wand id_8,
    output tri id_9
);
  wire id_11, id_12, id_13;
  id_14(
      .id_0(1 + 1), .id_1(1), .id_2(1)
  );
  xor (id_5, id_13, id_11, id_7, id_12, id_6, id_2, id_3);
  module_0(
      id_3, id_7, id_5, id_9, id_3, id_9, id_6, id_5
  );
endmodule
