// Seed: 298493654
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  wire id_3;
  ;
  assign module_1._id_2 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd90,
    parameter id_2 = 32'd58
) (
    input supply1 _id_0,
    input wor id_1,
    input tri1 _id_2,
    input tri1 id_3,
    output supply0 id_4,
    input tri1 id_5,
    input wor id_6,
    output wor id_7,
    input wire id_8
);
  logic [id_0 : id_2] id_10;
  ;
  logic id_11 = id_0;
  module_0 modCall_1 (
      id_10,
      id_10
  );
  wire id_12;
endmodule
