

================================================================
== Vivado HLS Report for 'selu_float_float_selu3_config_struct_s'
================================================================
* Date:           Sun Jul 18 16:07:15 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.084 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |       11|       11| 55.000 ns | 55.000 ns |    3|    3| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 3, D = 12, States = { 1 2 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.64>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%data_1_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %data_1_read)" [../../nnet_utils/nnet_activation.h:749]   --->   Operation 13 'read' 'data_1_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%data_0_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %data_0_read)" [../../nnet_utils/nnet_activation.h:749]   --->   Operation 14 'read' 'data_0_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [2/2] (1.64ns)   --->   "%tmp_3 = fcmp oge float %data_0_read_1, 0.000000e+00" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 15 'fcmp' 'tmp_3' <Predicate = true> <Delay = 1.64> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [2/2] (1.64ns)   --->   "%tmp_6 = fcmp oge float %data_1_read_1, 0.000000e+00" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 16 'fcmp' 'tmp_6' <Predicate = true> <Delay = 1.64> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 4.08>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%data_3_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %data_3_read)" [../../nnet_utils/nnet_activation.h:749]   --->   Operation 17 'read' 'data_3_read_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%data_2_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %data_2_read)" [../../nnet_utils/nnet_activation.h:749]   --->   Operation 18 'read' 'data_2_read_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%bitcast_ln776 = bitcast float %data_0_read_1 to i32" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 19 'bitcast' 'bitcast_ln776' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_2 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln776, i32 23, i32 30)" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 20 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln776 = trunc i32 %bitcast_ln776 to i23" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 21 'trunc' 'trunc_ln776' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.58ns)   --->   "%icmp_ln776 = icmp ne i8 %tmp_2, -1" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 22 'icmp' 'icmp_ln776' <Predicate = true> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.75ns)   --->   "%icmp_ln776_1 = icmp eq i23 %trunc_ln776, 0" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 23 'icmp' 'icmp_ln776_1' <Predicate = true> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node and_ln776)   --->   "%or_ln776 = or i1 %icmp_ln776_1, %icmp_ln776" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 24 'or' 'or_ln776' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/2] (1.64ns)   --->   "%tmp_3 = fcmp oge float %data_0_read_1, 0.000000e+00" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 25 'fcmp' 'tmp_3' <Predicate = true> <Delay = 1.64> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln776 = and i1 %or_ln776, %tmp_3" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 26 'and' 'and_ln776' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "br i1 %and_ln776, label %0, label %1" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 27 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [3/3] (4.08ns)   --->   "%tmp_1 = fmul float %data_0_read_1, 1.024000e+03" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 28 'fmul' 'tmp_1' <Predicate = (!and_ln776)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [3/3] (4.08ns)   --->   "%tmp_4 = fmul float %data_0_read_1, 0x3FF0CFABE0000000" [../../nnet_utils/nnet_activation.h:777]   --->   Operation 29 'fmul' 'tmp_4' <Predicate = (and_ln776)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%bitcast_ln776_1 = bitcast float %data_1_read_1 to i32" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 30 'bitcast' 'bitcast_ln776_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_5 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln776_1, i32 23, i32 30)" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 31 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln776_1 = trunc i32 %bitcast_ln776_1 to i23" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 32 'trunc' 'trunc_ln776_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.58ns)   --->   "%icmp_ln776_2 = icmp ne i8 %tmp_5, -1" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 33 'icmp' 'icmp_ln776_2' <Predicate = true> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.75ns)   --->   "%icmp_ln776_3 = icmp eq i23 %trunc_ln776_1, 0" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 34 'icmp' 'icmp_ln776_3' <Predicate = true> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node and_ln776_1)   --->   "%or_ln776_1 = or i1 %icmp_ln776_3, %icmp_ln776_2" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 35 'or' 'or_ln776_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/2] (1.64ns)   --->   "%tmp_6 = fcmp oge float %data_1_read_1, 0.000000e+00" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 36 'fcmp' 'tmp_6' <Predicate = true> <Delay = 1.64> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln776_1 = and i1 %or_ln776_1, %tmp_6" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 37 'and' 'and_ln776_1' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "br i1 %and_ln776_1, label %2, label %4" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 38 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [3/3] (4.08ns)   --->   "%tmp_1_1 = fmul float %data_1_read_1, 1.024000e+03" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 39 'fmul' 'tmp_1_1' <Predicate = (!and_ln776_1)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [3/3] (4.08ns)   --->   "%tmp_4_1 = fmul float %data_1_read_1, 0x3FF0CFABE0000000" [../../nnet_utils/nnet_activation.h:777]   --->   Operation 40 'fmul' 'tmp_4_1' <Predicate = (and_ln776_1)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [2/2] (1.64ns)   --->   "%tmp_8 = fcmp oge float %data_2_read_1, 0.000000e+00" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 41 'fcmp' 'tmp_8' <Predicate = true> <Delay = 1.64> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [2/2] (1.64ns)   --->   "%tmp_s = fcmp oge float %data_3_read_1, 0.000000e+00" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 42 'fcmp' 'tmp_s' <Predicate = true> <Delay = 1.64> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 4.08>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%data_4_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %data_4_read)" [../../nnet_utils/nnet_activation.h:749]   --->   Operation 43 'read' 'data_4_read_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [2/3] (4.08ns)   --->   "%tmp_1 = fmul float %data_0_read_1, 1.024000e+03" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 44 'fmul' 'tmp_1' <Predicate = (!and_ln776)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [2/3] (4.08ns)   --->   "%tmp_4 = fmul float %data_0_read_1, 0x3FF0CFABE0000000" [../../nnet_utils/nnet_activation.h:777]   --->   Operation 45 'fmul' 'tmp_4' <Predicate = (and_ln776)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [2/3] (4.08ns)   --->   "%tmp_1_1 = fmul float %data_1_read_1, 1.024000e+03" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 46 'fmul' 'tmp_1_1' <Predicate = (!and_ln776_1)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [2/3] (4.08ns)   --->   "%tmp_4_1 = fmul float %data_1_read_1, 0x3FF0CFABE0000000" [../../nnet_utils/nnet_activation.h:777]   --->   Operation 47 'fmul' 'tmp_4_1' <Predicate = (and_ln776_1)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%bitcast_ln776_2 = bitcast float %data_2_read_1 to i32" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 48 'bitcast' 'bitcast_ln776_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_7 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln776_2, i32 23, i32 30)" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 49 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln776_2 = trunc i32 %bitcast_ln776_2 to i23" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 50 'trunc' 'trunc_ln776_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.58ns)   --->   "%icmp_ln776_4 = icmp ne i8 %tmp_7, -1" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 51 'icmp' 'icmp_ln776_4' <Predicate = true> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.75ns)   --->   "%icmp_ln776_5 = icmp eq i23 %trunc_ln776_2, 0" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 52 'icmp' 'icmp_ln776_5' <Predicate = true> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node and_ln776_2)   --->   "%or_ln776_2 = or i1 %icmp_ln776_5, %icmp_ln776_4" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 53 'or' 'or_ln776_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/2] (1.64ns)   --->   "%tmp_8 = fcmp oge float %data_2_read_1, 0.000000e+00" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 54 'fcmp' 'tmp_8' <Predicate = true> <Delay = 1.64> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln776_2 = and i1 %or_ln776_2, %tmp_8" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 55 'and' 'and_ln776_2' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "br i1 %and_ln776_2, label %5, label %7" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 56 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [3/3] (4.08ns)   --->   "%tmp_1_2 = fmul float %data_2_read_1, 1.024000e+03" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 57 'fmul' 'tmp_1_2' <Predicate = (!and_ln776_2)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [3/3] (4.08ns)   --->   "%tmp_4_2 = fmul float %data_2_read_1, 0x3FF0CFABE0000000" [../../nnet_utils/nnet_activation.h:777]   --->   Operation 58 'fmul' 'tmp_4_2' <Predicate = (and_ln776_2)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%bitcast_ln776_3 = bitcast float %data_3_read_1 to i32" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 59 'bitcast' 'bitcast_ln776_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_9 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln776_3, i32 23, i32 30)" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 60 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln776_3 = trunc i32 %bitcast_ln776_3 to i23" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 61 'trunc' 'trunc_ln776_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.58ns)   --->   "%icmp_ln776_6 = icmp ne i8 %tmp_9, -1" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 62 'icmp' 'icmp_ln776_6' <Predicate = true> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.75ns)   --->   "%icmp_ln776_7 = icmp eq i23 %trunc_ln776_3, 0" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 63 'icmp' 'icmp_ln776_7' <Predicate = true> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node and_ln776_3)   --->   "%or_ln776_3 = or i1 %icmp_ln776_7, %icmp_ln776_6" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 64 'or' 'or_ln776_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/2] (1.64ns)   --->   "%tmp_s = fcmp oge float %data_3_read_1, 0.000000e+00" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 65 'fcmp' 'tmp_s' <Predicate = true> <Delay = 1.64> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln776_3 = and i1 %or_ln776_3, %tmp_s" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 66 'and' 'and_ln776_3' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "br i1 %and_ln776_3, label %8, label %10" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 67 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [3/3] (4.08ns)   --->   "%tmp_1_3 = fmul float %data_3_read_1, 1.024000e+03" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 68 'fmul' 'tmp_1_3' <Predicate = (!and_ln776_3)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [3/3] (4.08ns)   --->   "%tmp_4_3 = fmul float %data_3_read_1, 0x3FF0CFABE0000000" [../../nnet_utils/nnet_activation.h:777]   --->   Operation 69 'fmul' 'tmp_4_3' <Predicate = (and_ln776_3)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [2/2] (1.64ns)   --->   "%tmp_11 = fcmp oge float %data_4_read_1, 0.000000e+00" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 70 'fcmp' 'tmp_11' <Predicate = true> <Delay = 1.64> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.08>
ST_4 : Operation 71 [1/3] (4.08ns)   --->   "%tmp_1 = fmul float %data_0_read_1, 1.024000e+03" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 71 'fmul' 'tmp_1' <Predicate = (!and_ln776)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/3] (4.08ns)   --->   "%tmp_4 = fmul float %data_0_read_1, 0x3FF0CFABE0000000" [../../nnet_utils/nnet_activation.h:777]   --->   Operation 72 'fmul' 'tmp_4' <Predicate = (and_ln776)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/3] (4.08ns)   --->   "%tmp_1_1 = fmul float %data_1_read_1, 1.024000e+03" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 73 'fmul' 'tmp_1_1' <Predicate = (!and_ln776_1)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [1/3] (4.08ns)   --->   "%tmp_4_1 = fmul float %data_1_read_1, 0x3FF0CFABE0000000" [../../nnet_utils/nnet_activation.h:777]   --->   Operation 74 'fmul' 'tmp_4_1' <Predicate = (and_ln776_1)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [2/3] (4.08ns)   --->   "%tmp_1_2 = fmul float %data_2_read_1, 1.024000e+03" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 75 'fmul' 'tmp_1_2' <Predicate = (!and_ln776_2)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [2/3] (4.08ns)   --->   "%tmp_4_2 = fmul float %data_2_read_1, 0x3FF0CFABE0000000" [../../nnet_utils/nnet_activation.h:777]   --->   Operation 76 'fmul' 'tmp_4_2' <Predicate = (and_ln776_2)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [2/3] (4.08ns)   --->   "%tmp_1_3 = fmul float %data_3_read_1, 1.024000e+03" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 77 'fmul' 'tmp_1_3' <Predicate = (!and_ln776_3)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 78 [2/3] (4.08ns)   --->   "%tmp_4_3 = fmul float %data_3_read_1, 0x3FF0CFABE0000000" [../../nnet_utils/nnet_activation.h:777]   --->   Operation 78 'fmul' 'tmp_4_3' <Predicate = (and_ln776_3)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%bitcast_ln776_4 = bitcast float %data_4_read_1 to i32" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 79 'bitcast' 'bitcast_ln776_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_10 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln776_4, i32 23, i32 30)" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 80 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln776_4 = trunc i32 %bitcast_ln776_4 to i23" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 81 'trunc' 'trunc_ln776_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.58ns)   --->   "%icmp_ln776_8 = icmp ne i8 %tmp_10, -1" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 82 'icmp' 'icmp_ln776_8' <Predicate = true> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.75ns)   --->   "%icmp_ln776_9 = icmp eq i23 %trunc_ln776_4, 0" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 83 'icmp' 'icmp_ln776_9' <Predicate = true> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node and_ln776_4)   --->   "%or_ln776_4 = or i1 %icmp_ln776_9, %icmp_ln776_8" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 84 'or' 'or_ln776_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 85 [1/2] (1.64ns)   --->   "%tmp_11 = fcmp oge float %data_4_read_1, 0.000000e+00" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 85 'fcmp' 'tmp_11' <Predicate = true> <Delay = 1.64> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln776_4 = and i1 %or_ln776_4, %tmp_11" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 86 'and' 'and_ln776_4' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "br i1 %and_ln776_4, label %11, label %13" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 87 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 88 [3/3] (4.08ns)   --->   "%tmp_1_4 = fmul float %data_4_read_1, 1.024000e+03" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 88 'fmul' 'tmp_1_4' <Predicate = (!and_ln776_4)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [3/3] (4.08ns)   --->   "%tmp_4_4 = fmul float %data_4_read_1, 0x3FF0CFABE0000000" [../../nnet_utils/nnet_activation.h:777]   --->   Operation 89 'fmul' 'tmp_4_4' <Predicate = (and_ln776_4)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.08>
ST_5 : Operation 90 [3/3] (4.08ns)   --->   "%x_assign = fmul float %tmp_1, -1.250000e-01" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 90 'fmul' 'x_assign' <Predicate = (!and_ln776)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 91 [3/3] (4.08ns)   --->   "%x_assign_1 = fmul float %tmp_1_1, -1.250000e-01" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 91 'fmul' 'x_assign_1' <Predicate = (!and_ln776_1)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 92 [1/3] (4.08ns)   --->   "%tmp_1_2 = fmul float %data_2_read_1, 1.024000e+03" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 92 'fmul' 'tmp_1_2' <Predicate = (!and_ln776_2)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 93 [1/3] (4.08ns)   --->   "%tmp_4_2 = fmul float %data_2_read_1, 0x3FF0CFABE0000000" [../../nnet_utils/nnet_activation.h:777]   --->   Operation 93 'fmul' 'tmp_4_2' <Predicate = (and_ln776_2)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 94 [1/3] (4.08ns)   --->   "%tmp_1_3 = fmul float %data_3_read_1, 1.024000e+03" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 94 'fmul' 'tmp_1_3' <Predicate = (!and_ln776_3)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 95 [1/3] (4.08ns)   --->   "%tmp_4_3 = fmul float %data_3_read_1, 0x3FF0CFABE0000000" [../../nnet_utils/nnet_activation.h:777]   --->   Operation 95 'fmul' 'tmp_4_3' <Predicate = (and_ln776_3)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 96 [2/3] (4.08ns)   --->   "%tmp_1_4 = fmul float %data_4_read_1, 1.024000e+03" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 96 'fmul' 'tmp_1_4' <Predicate = (!and_ln776_4)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 97 [2/3] (4.08ns)   --->   "%tmp_4_4 = fmul float %data_4_read_1, 0x3FF0CFABE0000000" [../../nnet_utils/nnet_activation.h:777]   --->   Operation 97 'fmul' 'tmp_4_4' <Predicate = (and_ln776_4)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.08>
ST_6 : Operation 98 [2/3] (4.08ns)   --->   "%x_assign = fmul float %tmp_1, -1.250000e-01" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 98 'fmul' 'x_assign' <Predicate = (!and_ln776)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 99 [2/3] (4.08ns)   --->   "%x_assign_1 = fmul float %tmp_1_1, -1.250000e-01" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 99 'fmul' 'x_assign_1' <Predicate = (!and_ln776_1)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 100 [3/3] (4.08ns)   --->   "%x_assign_2 = fmul float %tmp_1_2, -1.250000e-01" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 100 'fmul' 'x_assign_2' <Predicate = (!and_ln776_2)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 101 [3/3] (4.08ns)   --->   "%x_assign_3 = fmul float %tmp_1_3, -1.250000e-01" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 101 'fmul' 'x_assign_3' <Predicate = (!and_ln776_3)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 102 [1/3] (4.08ns)   --->   "%tmp_1_4 = fmul float %data_4_read_1, 1.024000e+03" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 102 'fmul' 'tmp_1_4' <Predicate = (!and_ln776_4)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 103 [1/3] (4.08ns)   --->   "%tmp_4_4 = fmul float %data_4_read_1, 0x3FF0CFABE0000000" [../../nnet_utils/nnet_activation.h:777]   --->   Operation 103 'fmul' 'tmp_4_4' <Predicate = (and_ln776_4)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.08>
ST_7 : Operation 104 [1/3] (4.08ns)   --->   "%x_assign = fmul float %tmp_1, -1.250000e-01" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 104 'fmul' 'x_assign' <Predicate = (!and_ln776)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 105 [1/3] (4.08ns)   --->   "%x_assign_1 = fmul float %tmp_1_1, -1.250000e-01" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 105 'fmul' 'x_assign_1' <Predicate = (!and_ln776_1)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 106 [2/3] (4.08ns)   --->   "%x_assign_2 = fmul float %tmp_1_2, -1.250000e-01" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 106 'fmul' 'x_assign_2' <Predicate = (!and_ln776_2)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 107 [2/3] (4.08ns)   --->   "%x_assign_3 = fmul float %tmp_1_3, -1.250000e-01" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 107 'fmul' 'x_assign_3' <Predicate = (!and_ln776_3)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 108 [3/3] (4.08ns)   --->   "%x_assign_4 = fmul float %tmp_1_4, -1.250000e-01" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 108 'fmul' 'x_assign_4' <Predicate = (!and_ln776_4)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.08>
ST_8 : Operation 109 [1/1] (0.00ns)   --->   "%p_Val2_s = bitcast float %x_assign to i32" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:310->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:13->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 109 'bitcast' 'p_Val2_s' <Predicate = (!and_ln776)> <Delay = 0.00>
ST_8 : Operation 110 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_s, i32 31)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:316->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:13->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 110 'bitselect' 'p_Result_s' <Predicate = (!and_ln776)> <Delay = 0.00>
ST_8 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_s, i32 23, i32 30) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:317->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:13->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 111 'partselect' 'tmp_V' <Predicate = (!and_ln776)> <Delay = 0.00>
ST_8 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_V_1 = trunc i32 %p_Val2_s to i23" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:318->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:13->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 112 'trunc' 'tmp_V_1' <Predicate = (!and_ln776)> <Delay = 0.00>
ST_8 : Operation 113 [1/1] (0.00ns)   --->   "%mantissa_V = call i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1(i1 true, i23 %tmp_V_1, i1 false)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 113 'bitconcatenate' 'mantissa_V' <Predicate = (!and_ln776)> <Delay = 0.00>
ST_8 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_25)   --->   "%zext_ln682 = zext i25 %mantissa_V to i79" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 114 'zext' 'zext_ln682' <Predicate = (!and_ln776)> <Delay = 0.00>
ST_8 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln339 = zext i8 %tmp_V to i9" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:339->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 115 'zext' 'zext_ln339' <Predicate = (!and_ln776)> <Delay = 0.00>
ST_8 : Operation 116 [1/1] (0.48ns)   --->   "%add_ln339 = add i9 -127, %zext_ln339" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:339->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 116 'add' 'add_ln339' <Predicate = (!and_ln776)> <Delay = 0.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 117 [1/1] (0.00ns)   --->   "%isNeg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %add_ln339, i32 8)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 117 'bitselect' 'isNeg' <Predicate = (!and_ln776)> <Delay = 0.00>
ST_8 : Operation 118 [1/1] (0.48ns)   --->   "%sub_ln1311 = sub i8 127, %tmp_V" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 118 'sub' 'sub_ln1311' <Predicate = (!and_ln776)> <Delay = 0.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 119 [1/1] (0.00ns)   --->   "%sext_ln1311 = sext i8 %sub_ln1311 to i9" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 119 'sext' 'sext_ln1311' <Predicate = (!and_ln776)> <Delay = 0.00>
ST_8 : Operation 120 [1/1] (0.30ns)   --->   "%ush = select i1 %isNeg, i9 %sext_ln1311, i9 %add_ln339" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 120 'select' 'ush' <Predicate = (!and_ln776)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_25)   --->   "%sext_ln1311_1 = sext i9 %ush to i32" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 121 'sext' 'sext_ln1311_1' <Predicate = (!and_ln776)> <Delay = 0.00>
ST_8 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_25)   --->   "%sext_ln1311_10 = sext i9 %ush to i25" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 122 'sext' 'sext_ln1311_10' <Predicate = (!and_ln776)> <Delay = 0.00>
ST_8 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_25)   --->   "%zext_ln1287 = zext i32 %sext_ln1311_1 to i79" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 123 'zext' 'zext_ln1287' <Predicate = (!and_ln776)> <Delay = 0.00>
ST_8 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_25)   --->   "%r_V = lshr i25 %mantissa_V, %sext_ln1311_10" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 124 'lshr' 'r_V' <Predicate = (!and_ln776)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_25)   --->   "%r_V_1 = shl i79 %zext_ln682, %zext_ln1287" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 125 'shl' 'r_V_1' <Predicate = (!and_ln776)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_25)   --->   "%tmp_15 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %r_V, i32 24)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:21->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 126 'bitselect' 'tmp_15' <Predicate = (!and_ln776)> <Delay = 0.00>
ST_8 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_25)   --->   "%zext_ln662 = zext i1 %tmp_15 to i32" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:21->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 127 'zext' 'zext_ln662' <Predicate = (!and_ln776)> <Delay = 0.00>
ST_8 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_25)   --->   "%tmp_12 = call i32 @_ssdm_op_PartSelect.i32.i79.i32.i32(i79 %r_V_1, i32 24, i32 55)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:21->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 128 'partselect' 'tmp_12' <Predicate = (!and_ln776)> <Delay = 0.00>
ST_8 : Operation 129 [1/1] (1.05ns) (out node of the LUT)   --->   "%p_Val2_25 = select i1 %isNeg, i32 %zext_ln662, i32 %tmp_12" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 129 'select' 'p_Val2_25' <Predicate = (!and_ln776)> <Delay = 1.05> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 130 [1/1] (0.66ns)   --->   "%result_V_1 = sub i32 0, %p_Val2_25" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 130 'sub' 'result_V_1' <Predicate = (!and_ln776)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 131 [1/1] (0.22ns)   --->   "%p_Val2_26 = select i1 %p_Result_s, i32 %result_V_1, i32 %p_Val2_25" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 131 'select' 'p_Val2_26' <Predicate = (!and_ln776)> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 132 [1/1] (0.00ns)   --->   "%trunc_ln789 = trunc i32 %p_Val2_26 to i10" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 132 'trunc' 'trunc_ln789' <Predicate = (!and_ln776)> <Delay = 0.00>
ST_8 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_17 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %p_Val2_26, i32 10, i32 31)" [../../nnet_utils/nnet_activation.h:780]   --->   Operation 133 'partselect' 'tmp_17' <Predicate = (!and_ln776)> <Delay = 0.00>
ST_8 : Operation 134 [1/1] (0.74ns)   --->   "%icmp_ln780 = icmp ne i22 %tmp_17, 0" [../../nnet_utils/nnet_activation.h:780]   --->   Operation 134 'icmp' 'icmp_ln780' <Predicate = (!and_ln776)> <Delay = 0.74> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 135 [1/1] (0.30ns)   --->   "%select_ln780 = select i1 %icmp_ln780, i10 -1, i10 %trunc_ln789" [../../nnet_utils/nnet_activation.h:780]   --->   Operation 135 'select' 'select_ln780' <Predicate = (!and_ln776)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 136 [1/1] (0.00ns)   --->   "%p_Val2_5 = bitcast float %x_assign_1 to i32" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:310->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:13->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 136 'bitcast' 'p_Val2_5' <Predicate = (!and_ln776_1)> <Delay = 0.00>
ST_8 : Operation 137 [1/1] (0.00ns)   --->   "%p_Result_1 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_5, i32 31)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:316->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:13->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 137 'bitselect' 'p_Result_1' <Predicate = (!and_ln776_1)> <Delay = 0.00>
ST_8 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_V_2 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_5, i32 23, i32 30) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:317->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:13->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 138 'partselect' 'tmp_V_2' <Predicate = (!and_ln776_1)> <Delay = 0.00>
ST_8 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_V_3 = trunc i32 %p_Val2_5 to i23" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:318->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:13->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 139 'trunc' 'tmp_V_3' <Predicate = (!and_ln776_1)> <Delay = 0.00>
ST_8 : Operation 140 [1/1] (0.00ns)   --->   "%mantissa_V_1 = call i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1(i1 true, i23 %tmp_V_3, i1 false)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 140 'bitconcatenate' 'mantissa_V_1' <Predicate = (!and_ln776_1)> <Delay = 0.00>
ST_8 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_27)   --->   "%zext_ln682_1 = zext i25 %mantissa_V_1 to i79" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 141 'zext' 'zext_ln682_1' <Predicate = (!and_ln776_1)> <Delay = 0.00>
ST_8 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln339_1 = zext i8 %tmp_V_2 to i9" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:339->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 142 'zext' 'zext_ln339_1' <Predicate = (!and_ln776_1)> <Delay = 0.00>
ST_8 : Operation 143 [1/1] (0.48ns)   --->   "%add_ln339_1 = add i9 -127, %zext_ln339_1" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:339->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 143 'add' 'add_ln339_1' <Predicate = (!and_ln776_1)> <Delay = 0.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 144 [1/1] (0.00ns)   --->   "%isNeg_1 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %add_ln339_1, i32 8)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 144 'bitselect' 'isNeg_1' <Predicate = (!and_ln776_1)> <Delay = 0.00>
ST_8 : Operation 145 [1/1] (0.48ns)   --->   "%sub_ln1311_1 = sub i8 127, %tmp_V_2" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 145 'sub' 'sub_ln1311_1' <Predicate = (!and_ln776_1)> <Delay = 0.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 146 [1/1] (0.00ns)   --->   "%sext_ln1311_2 = sext i8 %sub_ln1311_1 to i9" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 146 'sext' 'sext_ln1311_2' <Predicate = (!and_ln776_1)> <Delay = 0.00>
ST_8 : Operation 147 [1/1] (0.30ns)   --->   "%ush_1 = select i1 %isNeg_1, i9 %sext_ln1311_2, i9 %add_ln339_1" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 147 'select' 'ush_1' <Predicate = (!and_ln776_1)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_27)   --->   "%sext_ln1311_3 = sext i9 %ush_1 to i32" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 148 'sext' 'sext_ln1311_3' <Predicate = (!and_ln776_1)> <Delay = 0.00>
ST_8 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_27)   --->   "%sext_ln1311_11 = sext i9 %ush_1 to i25" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 149 'sext' 'sext_ln1311_11' <Predicate = (!and_ln776_1)> <Delay = 0.00>
ST_8 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_27)   --->   "%zext_ln1287_1 = zext i32 %sext_ln1311_3 to i79" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 150 'zext' 'zext_ln1287_1' <Predicate = (!and_ln776_1)> <Delay = 0.00>
ST_8 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_27)   --->   "%r_V_2 = lshr i25 %mantissa_V_1, %sext_ln1311_11" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 151 'lshr' 'r_V_2' <Predicate = (!and_ln776_1)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_27)   --->   "%r_V_3 = shl i79 %zext_ln682_1, %zext_ln1287_1" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 152 'shl' 'r_V_3' <Predicate = (!and_ln776_1)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_27)   --->   "%tmp_23 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %r_V_2, i32 24)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:21->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 153 'bitselect' 'tmp_23' <Predicate = (!and_ln776_1)> <Delay = 0.00>
ST_8 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_27)   --->   "%zext_ln662_1 = zext i1 %tmp_23 to i32" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:21->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 154 'zext' 'zext_ln662_1' <Predicate = (!and_ln776_1)> <Delay = 0.00>
ST_8 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_27)   --->   "%tmp_13 = call i32 @_ssdm_op_PartSelect.i32.i79.i32.i32(i79 %r_V_3, i32 24, i32 55)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:21->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 155 'partselect' 'tmp_13' <Predicate = (!and_ln776_1)> <Delay = 0.00>
ST_8 : Operation 156 [1/1] (1.05ns) (out node of the LUT)   --->   "%p_Val2_27 = select i1 %isNeg_1, i32 %zext_ln662_1, i32 %tmp_13" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 156 'select' 'p_Val2_27' <Predicate = (!and_ln776_1)> <Delay = 1.05> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 157 [1/1] (0.66ns)   --->   "%result_V_3 = sub i32 0, %p_Val2_27" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 157 'sub' 'result_V_3' <Predicate = (!and_ln776_1)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 158 [1/1] (0.22ns)   --->   "%p_Val2_28 = select i1 %p_Result_1, i32 %result_V_3, i32 %p_Val2_27" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 158 'select' 'p_Val2_28' <Predicate = (!and_ln776_1)> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 159 [1/1] (0.00ns)   --->   "%trunc_ln789_1 = trunc i32 %p_Val2_28 to i10" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 159 'trunc' 'trunc_ln789_1' <Predicate = (!and_ln776_1)> <Delay = 0.00>
ST_8 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_24 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %p_Val2_28, i32 10, i32 31)" [../../nnet_utils/nnet_activation.h:780]   --->   Operation 160 'partselect' 'tmp_24' <Predicate = (!and_ln776_1)> <Delay = 0.00>
ST_8 : Operation 161 [1/1] (0.74ns)   --->   "%icmp_ln780_1 = icmp ne i22 %tmp_24, 0" [../../nnet_utils/nnet_activation.h:780]   --->   Operation 161 'icmp' 'icmp_ln780_1' <Predicate = (!and_ln776_1)> <Delay = 0.74> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 162 [1/1] (0.30ns)   --->   "%select_ln780_1 = select i1 %icmp_ln780_1, i10 -1, i10 %trunc_ln789_1" [../../nnet_utils/nnet_activation.h:780]   --->   Operation 162 'select' 'select_ln780_1' <Predicate = (!and_ln776_1)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 163 [1/3] (4.08ns)   --->   "%x_assign_2 = fmul float %tmp_1_2, -1.250000e-01" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 163 'fmul' 'x_assign_2' <Predicate = (!and_ln776_2)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 164 [1/3] (4.08ns)   --->   "%x_assign_3 = fmul float %tmp_1_3, -1.250000e-01" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 164 'fmul' 'x_assign_3' <Predicate = (!and_ln776_3)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 165 [2/3] (4.08ns)   --->   "%x_assign_4 = fmul float %tmp_1_4, -1.250000e-01" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 165 'fmul' 'x_assign_4' <Predicate = (!and_ln776_4)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.08>
ST_9 : Operation 166 [1/1] (0.00ns)   --->   "%zext_ln781 = zext i10 %select_ln780 to i64" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 166 'zext' 'zext_ln781' <Predicate = (!and_ln776)> <Delay = 0.00>
ST_9 : Operation 167 [1/1] (0.00ns)   --->   "%selu_table5_addr = getelementptr inbounds [1024 x float]* @selu_table5, i64 0, i64 %zext_ln781" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 167 'getelementptr' 'selu_table5_addr' <Predicate = (!and_ln776)> <Delay = 0.00>
ST_9 : Operation 168 [2/2] (1.15ns)   --->   "%selu_table5_load = load float* %selu_table5_addr, align 4" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 168 'load' 'selu_table5_load' <Predicate = (!and_ln776)> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_9 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln781_1 = zext i10 %select_ln780_1 to i64" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 169 'zext' 'zext_ln781_1' <Predicate = (!and_ln776_1)> <Delay = 0.00>
ST_9 : Operation 170 [1/1] (0.00ns)   --->   "%selu_table5_addr_1 = getelementptr inbounds [1024 x float]* @selu_table5, i64 0, i64 %zext_ln781_1" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 170 'getelementptr' 'selu_table5_addr_1' <Predicate = (!and_ln776_1)> <Delay = 0.00>
ST_9 : Operation 171 [2/2] (1.15ns)   --->   "%selu_table5_load_1 = load float* %selu_table5_addr_1, align 4" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 171 'load' 'selu_table5_load_1' <Predicate = (!and_ln776_1)> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_9 : Operation 172 [1/1] (0.00ns)   --->   "%p_Val2_10 = bitcast float %x_assign_2 to i32" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:310->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:13->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 172 'bitcast' 'p_Val2_10' <Predicate = (!and_ln776_2)> <Delay = 0.00>
ST_9 : Operation 173 [1/1] (0.00ns)   --->   "%p_Result_2 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_10, i32 31)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:316->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:13->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 173 'bitselect' 'p_Result_2' <Predicate = (!and_ln776_2)> <Delay = 0.00>
ST_9 : Operation 174 [1/1] (0.00ns)   --->   "%tmp_V_4 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_10, i32 23, i32 30) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:317->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:13->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 174 'partselect' 'tmp_V_4' <Predicate = (!and_ln776_2)> <Delay = 0.00>
ST_9 : Operation 175 [1/1] (0.00ns)   --->   "%tmp_V_5 = trunc i32 %p_Val2_10 to i23" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:318->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:13->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 175 'trunc' 'tmp_V_5' <Predicate = (!and_ln776_2)> <Delay = 0.00>
ST_9 : Operation 176 [1/1] (0.00ns)   --->   "%mantissa_V_2 = call i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1(i1 true, i23 %tmp_V_5, i1 false)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 176 'bitconcatenate' 'mantissa_V_2' <Predicate = (!and_ln776_2)> <Delay = 0.00>
ST_9 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_29)   --->   "%zext_ln682_2 = zext i25 %mantissa_V_2 to i79" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 177 'zext' 'zext_ln682_2' <Predicate = (!and_ln776_2)> <Delay = 0.00>
ST_9 : Operation 178 [1/1] (0.00ns)   --->   "%zext_ln339_2 = zext i8 %tmp_V_4 to i9" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:339->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 178 'zext' 'zext_ln339_2' <Predicate = (!and_ln776_2)> <Delay = 0.00>
ST_9 : Operation 179 [1/1] (0.48ns)   --->   "%add_ln339_2 = add i9 -127, %zext_ln339_2" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:339->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 179 'add' 'add_ln339_2' <Predicate = (!and_ln776_2)> <Delay = 0.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 180 [1/1] (0.00ns)   --->   "%isNeg_2 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %add_ln339_2, i32 8)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 180 'bitselect' 'isNeg_2' <Predicate = (!and_ln776_2)> <Delay = 0.00>
ST_9 : Operation 181 [1/1] (0.48ns)   --->   "%sub_ln1311_2 = sub i8 127, %tmp_V_4" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 181 'sub' 'sub_ln1311_2' <Predicate = (!and_ln776_2)> <Delay = 0.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 182 [1/1] (0.00ns)   --->   "%sext_ln1311_4 = sext i8 %sub_ln1311_2 to i9" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 182 'sext' 'sext_ln1311_4' <Predicate = (!and_ln776_2)> <Delay = 0.00>
ST_9 : Operation 183 [1/1] (0.30ns)   --->   "%ush_2 = select i1 %isNeg_2, i9 %sext_ln1311_4, i9 %add_ln339_2" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 183 'select' 'ush_2' <Predicate = (!and_ln776_2)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_29)   --->   "%sext_ln1311_5 = sext i9 %ush_2 to i32" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 184 'sext' 'sext_ln1311_5' <Predicate = (!and_ln776_2)> <Delay = 0.00>
ST_9 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_29)   --->   "%sext_ln1311_12 = sext i9 %ush_2 to i25" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 185 'sext' 'sext_ln1311_12' <Predicate = (!and_ln776_2)> <Delay = 0.00>
ST_9 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_29)   --->   "%zext_ln1287_2 = zext i32 %sext_ln1311_5 to i79" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 186 'zext' 'zext_ln1287_2' <Predicate = (!and_ln776_2)> <Delay = 0.00>
ST_9 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_29)   --->   "%r_V_4 = lshr i25 %mantissa_V_2, %sext_ln1311_12" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 187 'lshr' 'r_V_4' <Predicate = (!and_ln776_2)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_29)   --->   "%r_V_5 = shl i79 %zext_ln682_2, %zext_ln1287_2" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 188 'shl' 'r_V_5' <Predicate = (!and_ln776_2)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_29)   --->   "%tmp_27 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %r_V_4, i32 24)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:21->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 189 'bitselect' 'tmp_27' <Predicate = (!and_ln776_2)> <Delay = 0.00>
ST_9 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_29)   --->   "%zext_ln662_2 = zext i1 %tmp_27 to i32" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:21->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 190 'zext' 'zext_ln662_2' <Predicate = (!and_ln776_2)> <Delay = 0.00>
ST_9 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_29)   --->   "%tmp_14 = call i32 @_ssdm_op_PartSelect.i32.i79.i32.i32(i79 %r_V_5, i32 24, i32 55)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:21->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 191 'partselect' 'tmp_14' <Predicate = (!and_ln776_2)> <Delay = 0.00>
ST_9 : Operation 192 [1/1] (1.05ns) (out node of the LUT)   --->   "%p_Val2_29 = select i1 %isNeg_2, i32 %zext_ln662_2, i32 %tmp_14" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 192 'select' 'p_Val2_29' <Predicate = (!and_ln776_2)> <Delay = 1.05> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 193 [1/1] (0.66ns)   --->   "%result_V_5 = sub i32 0, %p_Val2_29" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 193 'sub' 'result_V_5' <Predicate = (!and_ln776_2)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 194 [1/1] (0.22ns)   --->   "%p_Val2_30 = select i1 %p_Result_2, i32 %result_V_5, i32 %p_Val2_29" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 194 'select' 'p_Val2_30' <Predicate = (!and_ln776_2)> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 195 [1/1] (0.00ns)   --->   "%trunc_ln789_2 = trunc i32 %p_Val2_30 to i10" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 195 'trunc' 'trunc_ln789_2' <Predicate = (!and_ln776_2)> <Delay = 0.00>
ST_9 : Operation 196 [1/1] (0.00ns)   --->   "%tmp_28 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %p_Val2_30, i32 10, i32 31)" [../../nnet_utils/nnet_activation.h:780]   --->   Operation 196 'partselect' 'tmp_28' <Predicate = (!and_ln776_2)> <Delay = 0.00>
ST_9 : Operation 197 [1/1] (0.74ns)   --->   "%icmp_ln780_2 = icmp ne i22 %tmp_28, 0" [../../nnet_utils/nnet_activation.h:780]   --->   Operation 197 'icmp' 'icmp_ln780_2' <Predicate = (!and_ln776_2)> <Delay = 0.74> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 198 [1/1] (0.30ns)   --->   "%select_ln780_2 = select i1 %icmp_ln780_2, i10 -1, i10 %trunc_ln789_2" [../../nnet_utils/nnet_activation.h:780]   --->   Operation 198 'select' 'select_ln780_2' <Predicate = (!and_ln776_2)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 199 [1/1] (0.00ns)   --->   "%p_Val2_15 = bitcast float %x_assign_3 to i32" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:310->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:13->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 199 'bitcast' 'p_Val2_15' <Predicate = (!and_ln776_3)> <Delay = 0.00>
ST_9 : Operation 200 [1/1] (0.00ns)   --->   "%p_Result_3 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_15, i32 31)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:316->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:13->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 200 'bitselect' 'p_Result_3' <Predicate = (!and_ln776_3)> <Delay = 0.00>
ST_9 : Operation 201 [1/1] (0.00ns)   --->   "%tmp_V_6 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_15, i32 23, i32 30) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:317->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:13->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 201 'partselect' 'tmp_V_6' <Predicate = (!and_ln776_3)> <Delay = 0.00>
ST_9 : Operation 202 [1/1] (0.00ns)   --->   "%tmp_V_7 = trunc i32 %p_Val2_15 to i23" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:318->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:13->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 202 'trunc' 'tmp_V_7' <Predicate = (!and_ln776_3)> <Delay = 0.00>
ST_9 : Operation 203 [1/1] (0.00ns)   --->   "%mantissa_V_3 = call i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1(i1 true, i23 %tmp_V_7, i1 false)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 203 'bitconcatenate' 'mantissa_V_3' <Predicate = (!and_ln776_3)> <Delay = 0.00>
ST_9 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_31)   --->   "%zext_ln682_3 = zext i25 %mantissa_V_3 to i79" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 204 'zext' 'zext_ln682_3' <Predicate = (!and_ln776_3)> <Delay = 0.00>
ST_9 : Operation 205 [1/1] (0.00ns)   --->   "%zext_ln339_3 = zext i8 %tmp_V_6 to i9" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:339->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 205 'zext' 'zext_ln339_3' <Predicate = (!and_ln776_3)> <Delay = 0.00>
ST_9 : Operation 206 [1/1] (0.48ns)   --->   "%add_ln339_3 = add i9 -127, %zext_ln339_3" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:339->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 206 'add' 'add_ln339_3' <Predicate = (!and_ln776_3)> <Delay = 0.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 207 [1/1] (0.00ns)   --->   "%isNeg_3 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %add_ln339_3, i32 8)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 207 'bitselect' 'isNeg_3' <Predicate = (!and_ln776_3)> <Delay = 0.00>
ST_9 : Operation 208 [1/1] (0.48ns)   --->   "%sub_ln1311_3 = sub i8 127, %tmp_V_6" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 208 'sub' 'sub_ln1311_3' <Predicate = (!and_ln776_3)> <Delay = 0.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 209 [1/1] (0.00ns)   --->   "%sext_ln1311_6 = sext i8 %sub_ln1311_3 to i9" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 209 'sext' 'sext_ln1311_6' <Predicate = (!and_ln776_3)> <Delay = 0.00>
ST_9 : Operation 210 [1/1] (0.30ns)   --->   "%ush_3 = select i1 %isNeg_3, i9 %sext_ln1311_6, i9 %add_ln339_3" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 210 'select' 'ush_3' <Predicate = (!and_ln776_3)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_31)   --->   "%sext_ln1311_7 = sext i9 %ush_3 to i32" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 211 'sext' 'sext_ln1311_7' <Predicate = (!and_ln776_3)> <Delay = 0.00>
ST_9 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_31)   --->   "%sext_ln1311_13 = sext i9 %ush_3 to i25" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 212 'sext' 'sext_ln1311_13' <Predicate = (!and_ln776_3)> <Delay = 0.00>
ST_9 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_31)   --->   "%zext_ln1287_3 = zext i32 %sext_ln1311_7 to i79" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 213 'zext' 'zext_ln1287_3' <Predicate = (!and_ln776_3)> <Delay = 0.00>
ST_9 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_31)   --->   "%r_V_6 = lshr i25 %mantissa_V_3, %sext_ln1311_13" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 214 'lshr' 'r_V_6' <Predicate = (!and_ln776_3)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 215 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_31)   --->   "%r_V_7 = shl i79 %zext_ln682_3, %zext_ln1287_3" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 215 'shl' 'r_V_7' <Predicate = (!and_ln776_3)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 216 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_31)   --->   "%tmp_31 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %r_V_6, i32 24)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:21->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 216 'bitselect' 'tmp_31' <Predicate = (!and_ln776_3)> <Delay = 0.00>
ST_9 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_31)   --->   "%zext_ln662_3 = zext i1 %tmp_31 to i32" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:21->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 217 'zext' 'zext_ln662_3' <Predicate = (!and_ln776_3)> <Delay = 0.00>
ST_9 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_31)   --->   "%tmp_16 = call i32 @_ssdm_op_PartSelect.i32.i79.i32.i32(i79 %r_V_7, i32 24, i32 55)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:21->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 218 'partselect' 'tmp_16' <Predicate = (!and_ln776_3)> <Delay = 0.00>
ST_9 : Operation 219 [1/1] (1.05ns) (out node of the LUT)   --->   "%p_Val2_31 = select i1 %isNeg_3, i32 %zext_ln662_3, i32 %tmp_16" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 219 'select' 'p_Val2_31' <Predicate = (!and_ln776_3)> <Delay = 1.05> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 220 [1/1] (0.66ns)   --->   "%result_V_7 = sub i32 0, %p_Val2_31" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 220 'sub' 'result_V_7' <Predicate = (!and_ln776_3)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 221 [1/1] (0.22ns)   --->   "%p_Val2_32 = select i1 %p_Result_3, i32 %result_V_7, i32 %p_Val2_31" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 221 'select' 'p_Val2_32' <Predicate = (!and_ln776_3)> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 222 [1/1] (0.00ns)   --->   "%trunc_ln789_3 = trunc i32 %p_Val2_32 to i10" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 222 'trunc' 'trunc_ln789_3' <Predicate = (!and_ln776_3)> <Delay = 0.00>
ST_9 : Operation 223 [1/1] (0.00ns)   --->   "%tmp_32 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %p_Val2_32, i32 10, i32 31)" [../../nnet_utils/nnet_activation.h:780]   --->   Operation 223 'partselect' 'tmp_32' <Predicate = (!and_ln776_3)> <Delay = 0.00>
ST_9 : Operation 224 [1/1] (0.74ns)   --->   "%icmp_ln780_3 = icmp ne i22 %tmp_32, 0" [../../nnet_utils/nnet_activation.h:780]   --->   Operation 224 'icmp' 'icmp_ln780_3' <Predicate = (!and_ln776_3)> <Delay = 0.74> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 225 [1/1] (0.30ns)   --->   "%select_ln780_3 = select i1 %icmp_ln780_3, i10 -1, i10 %trunc_ln789_3" [../../nnet_utils/nnet_activation.h:780]   --->   Operation 225 'select' 'select_ln780_3' <Predicate = (!and_ln776_3)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 226 [1/3] (4.08ns)   --->   "%x_assign_4 = fmul float %tmp_1_4, -1.250000e-01" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 226 'fmul' 'x_assign_4' <Predicate = (!and_ln776_4)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.78>
ST_10 : Operation 227 [1/2] (1.15ns)   --->   "%selu_table5_load = load float* %selu_table5_addr, align 4" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 227 'load' 'selu_table5_load' <Predicate = (!and_ln776)> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_10 : Operation 228 [1/1] (0.00ns)   --->   "%res_addr = getelementptr [5 x float]* %res, i64 0, i64 0" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 228 'getelementptr' 'res_addr' <Predicate = (!and_ln776)> <Delay = 0.00>
ST_10 : Operation 229 [1/1] (0.59ns)   --->   "store float %selu_table5_load, float* %res_addr, align 4" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 229 'store' <Predicate = (!and_ln776)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_10 : Operation 230 [1/1] (0.00ns)   --->   "%res_addr_1 = getelementptr [5 x float]* %res, i64 0, i64 0" [../../nnet_utils/nnet_activation.h:777]   --->   Operation 230 'getelementptr' 'res_addr_1' <Predicate = (and_ln776)> <Delay = 0.00>
ST_10 : Operation 231 [1/1] (0.59ns)   --->   "store float %tmp_4, float* %res_addr_1, align 4" [../../nnet_utils/nnet_activation.h:777]   --->   Operation 231 'store' <Predicate = (and_ln776)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_10 : Operation 232 [1/2] (1.15ns)   --->   "%selu_table5_load_1 = load float* %selu_table5_addr_1, align 4" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 232 'load' 'selu_table5_load_1' <Predicate = (!and_ln776_1)> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_10 : Operation 233 [1/1] (0.00ns)   --->   "%res_addr_2 = getelementptr [5 x float]* %res, i64 0, i64 1" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 233 'getelementptr' 'res_addr_2' <Predicate = (!and_ln776_1)> <Delay = 0.00>
ST_10 : Operation 234 [1/1] (0.59ns)   --->   "store float %selu_table5_load_1, float* %res_addr_2, align 4" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 234 'store' <Predicate = (!and_ln776_1)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_10 : Operation 235 [1/1] (0.00ns)   --->   "%res_addr_3 = getelementptr [5 x float]* %res, i64 0, i64 1" [../../nnet_utils/nnet_activation.h:777]   --->   Operation 235 'getelementptr' 'res_addr_3' <Predicate = (and_ln776_1)> <Delay = 0.00>
ST_10 : Operation 236 [1/1] (0.59ns)   --->   "store float %tmp_4_1, float* %res_addr_3, align 4" [../../nnet_utils/nnet_activation.h:777]   --->   Operation 236 'store' <Predicate = (and_ln776_1)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_10 : Operation 237 [1/1] (0.00ns)   --->   "%zext_ln781_2 = zext i10 %select_ln780_2 to i64" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 237 'zext' 'zext_ln781_2' <Predicate = (!and_ln776_2)> <Delay = 0.00>
ST_10 : Operation 238 [1/1] (0.00ns)   --->   "%selu_table5_addr_2 = getelementptr inbounds [1024 x float]* @selu_table5, i64 0, i64 %zext_ln781_2" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 238 'getelementptr' 'selu_table5_addr_2' <Predicate = (!and_ln776_2)> <Delay = 0.00>
ST_10 : Operation 239 [2/2] (1.15ns)   --->   "%selu_table5_load_2 = load float* %selu_table5_addr_2, align 4" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 239 'load' 'selu_table5_load_2' <Predicate = (!and_ln776_2)> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_10 : Operation 240 [1/1] (0.00ns)   --->   "%zext_ln781_3 = zext i10 %select_ln780_3 to i64" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 240 'zext' 'zext_ln781_3' <Predicate = (!and_ln776_3)> <Delay = 0.00>
ST_10 : Operation 241 [1/1] (0.00ns)   --->   "%selu_table5_addr_3 = getelementptr inbounds [1024 x float]* @selu_table5, i64 0, i64 %zext_ln781_3" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 241 'getelementptr' 'selu_table5_addr_3' <Predicate = (!and_ln776_3)> <Delay = 0.00>
ST_10 : Operation 242 [2/2] (1.15ns)   --->   "%selu_table5_load_3 = load float* %selu_table5_addr_3, align 4" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 242 'load' 'selu_table5_load_3' <Predicate = (!and_ln776_3)> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_10 : Operation 243 [1/1] (0.00ns)   --->   "%p_Val2_20 = bitcast float %x_assign_4 to i32" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:310->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:13->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 243 'bitcast' 'p_Val2_20' <Predicate = (!and_ln776_4)> <Delay = 0.00>
ST_10 : Operation 244 [1/1] (0.00ns)   --->   "%p_Result_4 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_20, i32 31)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:316->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:13->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 244 'bitselect' 'p_Result_4' <Predicate = (!and_ln776_4)> <Delay = 0.00>
ST_10 : Operation 245 [1/1] (0.00ns)   --->   "%tmp_V_8 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_20, i32 23, i32 30) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:317->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:13->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 245 'partselect' 'tmp_V_8' <Predicate = (!and_ln776_4)> <Delay = 0.00>
ST_10 : Operation 246 [1/1] (0.00ns)   --->   "%tmp_V_9 = trunc i32 %p_Val2_20 to i23" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:318->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:13->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 246 'trunc' 'tmp_V_9' <Predicate = (!and_ln776_4)> <Delay = 0.00>
ST_10 : Operation 247 [1/1] (0.00ns)   --->   "%mantissa_V_4 = call i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1(i1 true, i23 %tmp_V_9, i1 false)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 247 'bitconcatenate' 'mantissa_V_4' <Predicate = (!and_ln776_4)> <Delay = 0.00>
ST_10 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_33)   --->   "%zext_ln682_4 = zext i25 %mantissa_V_4 to i79" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 248 'zext' 'zext_ln682_4' <Predicate = (!and_ln776_4)> <Delay = 0.00>
ST_10 : Operation 249 [1/1] (0.00ns)   --->   "%zext_ln339_4 = zext i8 %tmp_V_8 to i9" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:339->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 249 'zext' 'zext_ln339_4' <Predicate = (!and_ln776_4)> <Delay = 0.00>
ST_10 : Operation 250 [1/1] (0.48ns)   --->   "%add_ln339_4 = add i9 -127, %zext_ln339_4" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:339->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 250 'add' 'add_ln339_4' <Predicate = (!and_ln776_4)> <Delay = 0.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 251 [1/1] (0.00ns)   --->   "%isNeg_4 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %add_ln339_4, i32 8)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 251 'bitselect' 'isNeg_4' <Predicate = (!and_ln776_4)> <Delay = 0.00>
ST_10 : Operation 252 [1/1] (0.48ns)   --->   "%sub_ln1311_4 = sub i8 127, %tmp_V_8" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 252 'sub' 'sub_ln1311_4' <Predicate = (!and_ln776_4)> <Delay = 0.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 253 [1/1] (0.00ns)   --->   "%sext_ln1311_8 = sext i8 %sub_ln1311_4 to i9" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 253 'sext' 'sext_ln1311_8' <Predicate = (!and_ln776_4)> <Delay = 0.00>
ST_10 : Operation 254 [1/1] (0.30ns)   --->   "%ush_4 = select i1 %isNeg_4, i9 %sext_ln1311_8, i9 %add_ln339_4" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 254 'select' 'ush_4' <Predicate = (!and_ln776_4)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 255 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_33)   --->   "%sext_ln1311_9 = sext i9 %ush_4 to i32" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 255 'sext' 'sext_ln1311_9' <Predicate = (!and_ln776_4)> <Delay = 0.00>
ST_10 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_33)   --->   "%sext_ln1311_14 = sext i9 %ush_4 to i25" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 256 'sext' 'sext_ln1311_14' <Predicate = (!and_ln776_4)> <Delay = 0.00>
ST_10 : Operation 257 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_33)   --->   "%zext_ln1287_4 = zext i32 %sext_ln1311_9 to i79" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 257 'zext' 'zext_ln1287_4' <Predicate = (!and_ln776_4)> <Delay = 0.00>
ST_10 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_33)   --->   "%r_V_8 = lshr i25 %mantissa_V_4, %sext_ln1311_14" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 258 'lshr' 'r_V_8' <Predicate = (!and_ln776_4)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 259 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_33)   --->   "%r_V_9 = shl i79 %zext_ln682_4, %zext_ln1287_4" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 259 'shl' 'r_V_9' <Predicate = (!and_ln776_4)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 260 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_33)   --->   "%tmp_35 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %r_V_8, i32 24)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:21->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 260 'bitselect' 'tmp_35' <Predicate = (!and_ln776_4)> <Delay = 0.00>
ST_10 : Operation 261 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_33)   --->   "%zext_ln662_4 = zext i1 %tmp_35 to i32" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:21->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 261 'zext' 'zext_ln662_4' <Predicate = (!and_ln776_4)> <Delay = 0.00>
ST_10 : Operation 262 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_33)   --->   "%tmp_18 = call i32 @_ssdm_op_PartSelect.i32.i79.i32.i32(i79 %r_V_9, i32 24, i32 55)" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:21->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 262 'partselect' 'tmp_18' <Predicate = (!and_ln776_4)> <Delay = 0.00>
ST_10 : Operation 263 [1/1] (1.05ns) (out node of the LUT)   --->   "%p_Val2_33 = select i1 %isNeg_4, i32 %zext_ln662_4, i32 %tmp_18" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 263 'select' 'p_Val2_33' <Predicate = (!and_ln776_4)> <Delay = 1.05> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 264 [1/1] (0.66ns)   --->   "%result_V_9 = sub i32 0, %p_Val2_33" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 264 'sub' 'result_V_9' <Predicate = (!and_ln776_4)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 265 [1/1] (0.22ns)   --->   "%p_Val2_34 = select i1 %p_Result_4, i32 %result_V_9, i32 %p_Val2_33" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 265 'select' 'p_Val2_34' <Predicate = (!and_ln776_4)> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 266 [1/1] (0.00ns)   --->   "%trunc_ln789_4 = trunc i32 %p_Val2_34 to i10" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779]   --->   Operation 266 'trunc' 'trunc_ln789_4' <Predicate = (!and_ln776_4)> <Delay = 0.00>
ST_10 : Operation 267 [1/1] (0.00ns)   --->   "%tmp_36 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %p_Val2_34, i32 10, i32 31)" [../../nnet_utils/nnet_activation.h:780]   --->   Operation 267 'partselect' 'tmp_36' <Predicate = (!and_ln776_4)> <Delay = 0.00>
ST_10 : Operation 268 [1/1] (0.74ns)   --->   "%icmp_ln780_4 = icmp ne i22 %tmp_36, 0" [../../nnet_utils/nnet_activation.h:780]   --->   Operation 268 'icmp' 'icmp_ln780_4' <Predicate = (!and_ln776_4)> <Delay = 0.74> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 269 [1/1] (0.30ns)   --->   "%select_ln780_4 = select i1 %icmp_ln780_4, i10 -1, i10 %trunc_ln789_4" [../../nnet_utils/nnet_activation.h:780]   --->   Operation 269 'select' 'select_ln780_4' <Predicate = (!and_ln776_4)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 11 <SV = 10> <Delay = 1.75>
ST_11 : Operation 270 [1/2] (1.15ns)   --->   "%selu_table5_load_2 = load float* %selu_table5_addr_2, align 4" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 270 'load' 'selu_table5_load_2' <Predicate = (!and_ln776_2)> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_11 : Operation 271 [1/1] (0.00ns)   --->   "%res_addr_4 = getelementptr [5 x float]* %res, i64 0, i64 2" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 271 'getelementptr' 'res_addr_4' <Predicate = (!and_ln776_2)> <Delay = 0.00>
ST_11 : Operation 272 [1/1] (0.59ns)   --->   "store float %selu_table5_load_2, float* %res_addr_4, align 4" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 272 'store' <Predicate = (!and_ln776_2)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_11 : Operation 273 [1/1] (0.00ns)   --->   "%res_addr_5 = getelementptr [5 x float]* %res, i64 0, i64 2" [../../nnet_utils/nnet_activation.h:777]   --->   Operation 273 'getelementptr' 'res_addr_5' <Predicate = (and_ln776_2)> <Delay = 0.00>
ST_11 : Operation 274 [1/1] (0.59ns)   --->   "store float %tmp_4_2, float* %res_addr_5, align 4" [../../nnet_utils/nnet_activation.h:777]   --->   Operation 274 'store' <Predicate = (and_ln776_2)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_11 : Operation 275 [1/2] (1.15ns)   --->   "%selu_table5_load_3 = load float* %selu_table5_addr_3, align 4" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 275 'load' 'selu_table5_load_3' <Predicate = (!and_ln776_3)> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_11 : Operation 276 [1/1] (0.00ns)   --->   "%res_addr_6 = getelementptr [5 x float]* %res, i64 0, i64 3" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 276 'getelementptr' 'res_addr_6' <Predicate = (!and_ln776_3)> <Delay = 0.00>
ST_11 : Operation 277 [1/1] (0.59ns)   --->   "store float %selu_table5_load_3, float* %res_addr_6, align 4" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 277 'store' <Predicate = (!and_ln776_3)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_11 : Operation 278 [1/1] (0.00ns)   --->   "%res_addr_7 = getelementptr [5 x float]* %res, i64 0, i64 3" [../../nnet_utils/nnet_activation.h:777]   --->   Operation 278 'getelementptr' 'res_addr_7' <Predicate = (and_ln776_3)> <Delay = 0.00>
ST_11 : Operation 279 [1/1] (0.59ns)   --->   "store float %tmp_4_3, float* %res_addr_7, align 4" [../../nnet_utils/nnet_activation.h:777]   --->   Operation 279 'store' <Predicate = (and_ln776_3)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_11 : Operation 280 [1/1] (0.00ns)   --->   "%zext_ln781_4 = zext i10 %select_ln780_4 to i64" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 280 'zext' 'zext_ln781_4' <Predicate = (!and_ln776_4)> <Delay = 0.00>
ST_11 : Operation 281 [1/1] (0.00ns)   --->   "%selu_table5_addr_4 = getelementptr inbounds [1024 x float]* @selu_table5, i64 0, i64 %zext_ln781_4" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 281 'getelementptr' 'selu_table5_addr_4' <Predicate = (!and_ln776_4)> <Delay = 0.00>
ST_11 : Operation 282 [2/2] (1.15ns)   --->   "%selu_table5_load_4 = load float* %selu_table5_addr_4, align 4" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 282 'load' 'selu_table5_load_4' <Predicate = (!and_ln776_4)> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>

State 12 <SV = 11> <Delay = 1.75>
ST_12 : Operation 283 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str2)" [../../nnet_utils/nnet_activation.h:764]   --->   Operation 283 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 284 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [../../nnet_utils/nnet_activation.h:765]   --->   Operation 284 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 285 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str2, i32 %tmp)" [../../nnet_utils/nnet_activation.h:766]   --->   Operation 285 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 286 [1/1] (0.00ns)   --->   "br label %3"   --->   Operation 286 'br' <Predicate = (!and_ln776)> <Delay = 0.00>
ST_12 : Operation 287 [1/1] (0.00ns)   --->   "br label %3" [../../nnet_utils/nnet_activation.h:778]   --->   Operation 287 'br' <Predicate = (and_ln776)> <Delay = 0.00>
ST_12 : Operation 288 [1/1] (0.00ns)   --->   "br label %6"   --->   Operation 288 'br' <Predicate = (!and_ln776_1)> <Delay = 0.00>
ST_12 : Operation 289 [1/1] (0.00ns)   --->   "br label %6" [../../nnet_utils/nnet_activation.h:778]   --->   Operation 289 'br' <Predicate = (and_ln776_1)> <Delay = 0.00>
ST_12 : Operation 290 [1/1] (0.00ns)   --->   "br label %9"   --->   Operation 290 'br' <Predicate = (!and_ln776_2)> <Delay = 0.00>
ST_12 : Operation 291 [1/1] (0.00ns)   --->   "br label %9" [../../nnet_utils/nnet_activation.h:778]   --->   Operation 291 'br' <Predicate = (and_ln776_2)> <Delay = 0.00>
ST_12 : Operation 292 [1/1] (0.00ns)   --->   "br label %12"   --->   Operation 292 'br' <Predicate = (!and_ln776_3)> <Delay = 0.00>
ST_12 : Operation 293 [1/1] (0.00ns)   --->   "br label %12" [../../nnet_utils/nnet_activation.h:778]   --->   Operation 293 'br' <Predicate = (and_ln776_3)> <Delay = 0.00>
ST_12 : Operation 294 [1/2] (1.15ns)   --->   "%selu_table5_load_4 = load float* %selu_table5_addr_4, align 4" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 294 'load' 'selu_table5_load_4' <Predicate = (!and_ln776_4)> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_12 : Operation 295 [1/1] (0.00ns)   --->   "%res_addr_8 = getelementptr [5 x float]* %res, i64 0, i64 4" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 295 'getelementptr' 'res_addr_8' <Predicate = (!and_ln776_4)> <Delay = 0.00>
ST_12 : Operation 296 [1/1] (0.59ns)   --->   "store float %selu_table5_load_4, float* %res_addr_8, align 4" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 296 'store' <Predicate = (!and_ln776_4)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_12 : Operation 297 [1/1] (0.00ns)   --->   "br label %14"   --->   Operation 297 'br' <Predicate = (!and_ln776_4)> <Delay = 0.00>
ST_12 : Operation 298 [1/1] (0.00ns)   --->   "%res_addr_9 = getelementptr [5 x float]* %res, i64 0, i64 4" [../../nnet_utils/nnet_activation.h:777]   --->   Operation 298 'getelementptr' 'res_addr_9' <Predicate = (and_ln776_4)> <Delay = 0.00>
ST_12 : Operation 299 [1/1] (0.59ns)   --->   "store float %tmp_4_4, float* %res_addr_9, align 4" [../../nnet_utils/nnet_activation.h:777]   --->   Operation 299 'store' <Predicate = (and_ln776_4)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_12 : Operation 300 [1/1] (0.00ns)   --->   "br label %14" [../../nnet_utils/nnet_activation.h:778]   --->   Operation 300 'br' <Predicate = (and_ln776_4)> <Delay = 0.00>
ST_12 : Operation 301 [1/1] (0.00ns)   --->   "ret void" [../../nnet_utils/nnet_activation.h:784]   --->   Operation 301 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 1.65ns
The critical path consists of the following:
	wire read on port 'data_1_read' (../../nnet_utils/nnet_activation.h:749) [12]  (0 ns)
	'fcmp' operation ('tmp_6', ../../nnet_utils/nnet_activation.h:776) [74]  (1.65 ns)

 <State 2>: 4.08ns
The critical path consists of the following:
	'fmul' operation ('tmp_1', ../../nnet_utils/nnet_activation.h:779) [27]  (4.08 ns)

 <State 3>: 4.08ns
The critical path consists of the following:
	'fmul' operation ('tmp_1', ../../nnet_utils/nnet_activation.h:779) [27]  (4.08 ns)

 <State 4>: 4.08ns
The critical path consists of the following:
	'fmul' operation ('tmp_1', ../../nnet_utils/nnet_activation.h:779) [27]  (4.08 ns)

 <State 5>: 4.08ns
The critical path consists of the following:
	'fmul' operation ('x', ../../nnet_utils/nnet_activation.h:779) [28]  (4.08 ns)

 <State 6>: 4.08ns
The critical path consists of the following:
	'fmul' operation ('x', ../../nnet_utils/nnet_activation.h:779) [28]  (4.08 ns)

 <State 7>: 4.08ns
The critical path consists of the following:
	'fmul' operation ('x', ../../nnet_utils/nnet_activation.h:779) [28]  (4.08 ns)

 <State 8>: 4.08ns
The critical path consists of the following:
	'fmul' operation ('x', ../../nnet_utils/nnet_activation.h:779) [130]  (4.08 ns)

 <State 9>: 4.08ns
The critical path consists of the following:
	'fmul' operation ('x', ../../nnet_utils/nnet_activation.h:779) [232]  (4.08 ns)

 <State 10>: 3.78ns
The critical path consists of the following:
	'add' operation ('sh', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:339->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779) [240]  (0.481 ns)
	'select' operation ('sh', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779) [244]  (0.303 ns)
	'shl' operation ('r.V', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779) [249]  (0 ns)
	'select' operation ('__Val2__', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779) [253]  (1.05 ns)
	'sub' operation ('result.V', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779) [254]  (0.669 ns)
	'select' operation ('__Val2__', /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->../../nnet_utils/nnet_activation.h:779) [255]  (0.227 ns)
	'icmp' operation ('icmp_ln780_4', ../../nnet_utils/nnet_activation.h:780) [258]  (0.745 ns)
	'select' operation ('select_ln780_4', ../../nnet_utils/nnet_activation.h:780) [259]  (0.303 ns)

 <State 11>: 1.75ns
The critical path consists of the following:
	'load' operation ('selu_table5_load_2', ../../nnet_utils/nnet_activation.h:781) on array 'selu_table5' [160]  (1.16 ns)
	'store' operation ('store_ln781', ../../nnet_utils/nnet_activation.h:781) of variable 'selu_table5_load_2', ../../nnet_utils/nnet_activation.h:781 on array 'res' [162]  (0.594 ns)

 <State 12>: 1.75ns
The critical path consists of the following:
	'load' operation ('selu_table5_load_4', ../../nnet_utils/nnet_activation.h:781) on array 'selu_table5' [262]  (1.16 ns)
	'store' operation ('store_ln781', ../../nnet_utils/nnet_activation.h:781) of variable 'selu_table5_load_4', ../../nnet_utils/nnet_activation.h:781 on array 'res' [264]  (0.594 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
