// Seed: 3221334756
module module_0 (
    input wor id_0,
    input tri1 id_1,
    input tri id_2,
    input supply1 id_3,
    input supply0 id_4,
    output logic id_5
);
  supply1 id_7;
  ;
  parameter id_8 = 1;
  always @(posedge -1 == id_7) begin : LABEL_0
    if (1) id_5 <= 1;
  end
  assign id_7 = 1;
  wire  id_9;
  logic id_10;
endmodule
module module_1 (
    input tri id_0,
    input tri0 id_1,
    output tri1 id_2,
    output supply0 id_3,
    input tri0 id_4,
    input tri0 id_5,
    output tri1 id_6,
    input wire id_7,
    input wand id_8,
    input wor id_9,
    input tri id_10,
    input wand id_11,
    input supply1 id_12,
    input uwire id_13
    , id_24,
    output tri1 id_14,
    input supply1 id_15,
    output wand id_16,
    inout logic id_17,
    output tri1 id_18,
    input tri0 id_19,
    output wand id_20,
    input supply1 id_21,
    output supply1 id_22
);
  assign id_17 = -1;
  wire [1 : 1] id_25;
  wire id_26;
  module_0 modCall_1 (
      id_5,
      id_10,
      id_5,
      id_9,
      id_8,
      id_17
  );
  assign modCall_1.id_7 = 0;
  always @(*) id_17 <= -1;
endmodule
