abc command read data/library/mcnc.genlib
Entered genlib library with 23 gates from file "data/library/mcnc.genlib".
abc command read_blif data/su/cla32.blif
Line 11: Skipping line ".default_input_arrival 0.00 0.00 ".
Line 12: Skipping line ".default_output_required 0.00 0.00 ".
Line 13: Skipping line ".default_input_drive 0.10 0.10 ".
Line 14: Skipping line ".default_output_load 2.00 ".
Line 15: Skipping line ".default_max_input_load 999.00 ".
abc command print_stats
[1;37mcla32                         :[0m i/o =   64/   33  lat =    0  nd =   419  edge =    952  area =958.00  delay =38.50  lev = 27
--------------- round 1 ---------------
seed = 2479811446
[3172] is replaced by zero with estimated error 0
error = 0
area = 952
delay = 38.5
#gates = 418
output circuit result/cla32_1_0_952_38.5.blif
time = 2453884 us
--------------- round 2 ---------------
seed = 483073556
[1809] is replaced by [3103] with estimated error 0
error = 0
area = 928
delay = 38.5
#gates = 409
output circuit result/cla32_2_0_928_38.5.blif
time = 4701822 us
--------------- round 3 ---------------
seed = 2024146207
[2636] is replaced by one with estimated error 0
error = 0
area = 921
delay = 38.5
#gates = 406
output circuit result/cla32_3_0_921_38.5.blif
time = 6778708 us
--------------- round 4 ---------------
seed = 925398735
[1796] is replaced by [3098] with estimated error 4e-05
error = 4e-05
area = 910
delay = 31.6
#gates = 402
output circuit result/cla32_4_4e-05_910_31.6.blif
time = 8825690 us
--------------- round 5 ---------------
seed = 2991017840
[2874] is replaced by [1746] with estimated error 1e-05
error = 1e-05
area = 900
delay = 31.6
#gates = 398
output circuit result/cla32_5_1e-05_900_31.6.blif
time = 10760912 us
--------------- round 6 ---------------
seed = 3211940077
[2750] is replaced by [1683] with estimated error 3e-05
error = 3e-05
area = 896
delay = 31.6
#gates = 397
output circuit result/cla32_6_3e-05_896_31.6.blif
time = 12668285 us
--------------- round 7 ---------------
seed = 872905812
[1651] is replaced by [1650] with estimated error 3e-05
error = 3e-05
area = 893
delay = 31.6
#gates = 395
output circuit result/cla32_7_3e-05_893_31.6.blif
time = 14576412 us
--------------- round 8 ---------------
seed = 952204276
[1552] is replaced by [2327] with estimated error 3e-05
error = 3e-05
area = 891
delay = 31.6
#gates = 394
output circuit result/cla32_8_3e-05_891_31.6.blif
time = 16439862 us
--------------- round 9 ---------------
seed = 1723167167
n107 is replaced by [141876] with estimated error 2e-05
error = 2e-05
area = 886
delay = 30.1
#gates = 392
output circuit result/cla32_9_2e-05_886_30.1.blif
time = 18302874 us
--------------- round 10 ---------------
seed = 4156884995
[2641] is replaced by [2576] with estimated error 4e-05
error = 4e-05
area = 881
delay = 30.1
#gates = 390
output circuit result/cla32_10_4e-05_881_30.1.blif
time = 20093296 us
--------------- round 11 ---------------
seed = 2796532821
[1105] is replaced by n273 with estimated error 8e-05
error = 8e-05
area = 876
delay = 30.1
#gates = 388
output circuit result/cla32_11_8e-05_876_30.1.blif
time = 21876371 us
--------------- round 12 ---------------
seed = 496574352
[2609] is replaced by [2493] with estimated error 5e-05
error = 5e-05
area = 871
delay = 30.1
#gates = 386
output circuit result/cla32_12_5e-05_871_30.1.blif
time = 23650803 us
--------------- round 13 ---------------
seed = 2612459208
[1771] is replaced by [1781] with estimated error 7e-05
error = 7e-05
area = 870
delay = 30.1
#gates = 385
output circuit result/cla32_13_7e-05_870_30.1.blif
time = 25407719 us
--------------- round 14 ---------------
seed = 115555343
[2616] is replaced by [2511] with estimated error 0.00012
error = 0.00012
area = 864
delay = 30.1
#gates = 383
output circuit result/cla32_14_0.00012_864_30.1.blif
time = 27162333 us
--------------- round 15 ---------------
seed = 1438033549
n279 is replaced by [141889] with estimated error 0.00022
error = 0.00022
area = 861
delay = 30.1
#gates = 382
output circuit result/cla32_15_0.00022_861_30.1.blif
time = 28910500 us
--------------- round 16 ---------------
seed = 1331189957
[2759] is replaced by [2752] with estimated error 0.00032
error = 0.00032
area = 857
delay = 30.1
#gates = 380
output circuit result/cla32_16_0.00032_857_30.1.blif
time = 30618298 us
--------------- round 17 ---------------
seed = 204742316
[2863] is replaced by n267 with estimated error 0.00047
error = 0.00047
area = 854
delay = 30.1
#gates = 379
output circuit result/cla32_17_0.00047_854_30.1.blif
time = 32342478 us
--------------- round 18 ---------------
seed = 4179062453
[2818] is replaced by one with estimated error 0.00056
error = 0.00056
area = 853
delay = 30.1
#gates = 378
output circuit result/cla32_18_0.00056_853_30.1.blif
time = 34051343 us
--------------- round 19 ---------------
seed = 618686477
exceed error bound
