Command: report datapath > reports_Nov28-17:45:40/generic/soc_top_datapath.rpt
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Nov 28 2023  05:45:47 pm
  Module:                 soc_top
  Operating conditions:   PVT_1P8V_25C 
  Interconnect mode:      global
  Area mode:              timing library
============================================================


Inferred components

              Operator Signedness Inputs Outputs CellArea 
==========================================================
soc_top
 chip_backlight_seconds_clk_inc_add_23_19
  
  module:increment_unsigned_10_49
   very_fast increment unsigned   26x1   26       2639.07 
==========================================================
soc_top
 chip_cd_inc_add_23_19
  
  module:increment_unsigned_10_12
   very_fast increment unsigned   26x1   26       2639.07 
==========================================================

      Type        CellArea Percentage 
--------------------------------------
datapath modules   5278.15       0.78 
external muxes        0.00       0.00 
others           675231.92      99.22 
--------------------------------------
total            680510.07     100.00 

