Analysis & Synthesis report for experiement_digital_recorder
Mon Jun 04 17:31:15 2018
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis IP Cores Summary
  7. Source assignments for audio_codec_controller:audio_codec_controller_inst
  8. Partition Status Summary
  9. Dependent File Changes for Partition Top
 10. Dependent File Changes for Partition sld_hub:auto_hub
 11. Partition for Top-Level Resource Utilization by Entity
 12. State Machine - |experiement_digital_recorder|LooperSM:inst1|state
 13. Registers Removed During Synthesis
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for recorder_module_looper:inst|dpram:inst1|altsyncram:altsyncram_component|altsyncram_o6v3:auto_generated
 16. Parameter Settings for User Entity Instance: recorder_module_looper:inst|LPM_CONSTANT:inst
 17. Parameter Settings for User Entity Instance: recorder_module_looper:inst|dpram:inst1|altsyncram:altsyncram_component
 18. Parameter Settings for User Entity Instance: recorder_module_looper:inst|LPM_COMPARE:inst24
 19. Parameter Settings for User Entity Instance: recorder_module_looper:inst|LPM_CONSTANT:inst3
 20. Parameter Settings for Inferred Entity Instance: Looper_integrator:inst3|lpm_divide:Div0
 21. Partition Dependent Files
 22. Post-Synthesis Netlist Statistics for Top Partition
 23. Source assignments for sld_signaltap:auto_signaltap_0
 24. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 25. SignalTap II Logic Analyzer Settings
 26. Elapsed Time Per Partition
 27. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+-----------------------------+-------------------------------------------------+
; Analysis & Synthesis Status ; Successful - Mon Jun 04 17:31:15 2018           ;
; Quartus Prime Version       ; 17.0.0 Build 595 04/25/2017 SJ Standard Edition ;
; Revision Name               ; experiement_digital_recorder                    ;
; Top-level Entity Name       ; experiement_digital_recorder                    ;
; Family                      ; Cyclone V                                       ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                       ;
; Total registers             ; N/A until Partition Merge                       ;
; Total pins                  ; N/A until Partition Merge                       ;
; Total virtual pins          ; N/A until Partition Merge                       ;
; Total block memory bits     ; N/A until Partition Merge                       ;
; Total PLLs                  ; N/A until Partition Merge                       ;
; Total DLLs                  ; N/A until Partition Merge                       ;
+-----------------------------+-------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                                                 ;
+---------------------------------------------------------------------------------+------------------------------+------------------------------+
; Option                                                                          ; Setting                      ; Default Value                ;
+---------------------------------------------------------------------------------+------------------------------+------------------------------+
; Device                                                                          ; 5CSXFC6D6F31C6               ;                              ;
; Top-level entity name                                                           ; experiement_digital_recorder ; experiement_digital_recorder ;
; Family name                                                                     ; Cyclone V                    ; Cyclone V                    ;
; Use smart compilation                                                           ; Off                          ; Off                          ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                           ; On                           ;
; Enable compact report table                                                     ; Off                          ; Off                          ;
; Restructure Multiplexers                                                        ; Auto                         ; Auto                         ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                          ; Off                          ;
; Create Debugging Nodes for IP Cores                                             ; Off                          ; Off                          ;
; Preserve fewer node names                                                       ; On                           ; On                           ;
; OpenCore Plus hardware evaluation                                               ; Enable                       ; Enable                       ;
; Verilog Version                                                                 ; Verilog_2001                 ; Verilog_2001                 ;
; VHDL Version                                                                    ; VHDL_1993                    ; VHDL_1993                    ;
; State Machine Processing                                                        ; Auto                         ; Auto                         ;
; Safe State Machine                                                              ; Off                          ; Off                          ;
; Extract Verilog State Machines                                                  ; On                           ; On                           ;
; Extract VHDL State Machines                                                     ; On                           ; On                           ;
; Ignore Verilog initial constructs                                               ; Off                          ; Off                          ;
; Iteration limit for constant Verilog loops                                      ; 5000                         ; 5000                         ;
; Iteration limit for non-constant Verilog loops                                  ; 250                          ; 250                          ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                           ; On                           ;
; Infer RAMs from Raw Logic                                                       ; On                           ; On                           ;
; Parallel Synthesis                                                              ; On                           ; On                           ;
; DSP Block Balancing                                                             ; Auto                         ; Auto                         ;
; NOT Gate Push-Back                                                              ; On                           ; On                           ;
; Power-Up Don't Care                                                             ; On                           ; On                           ;
; Remove Redundant Logic Cells                                                    ; Off                          ; Off                          ;
; Remove Duplicate Registers                                                      ; On                           ; On                           ;
; Ignore CARRY Buffers                                                            ; Off                          ; Off                          ;
; Ignore CASCADE Buffers                                                          ; Off                          ; Off                          ;
; Ignore GLOBAL Buffers                                                           ; Off                          ; Off                          ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                          ; Off                          ;
; Ignore LCELL Buffers                                                            ; Off                          ; Off                          ;
; Ignore SOFT Buffers                                                             ; On                           ; On                           ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                          ; Off                          ;
; Optimization Technique                                                          ; Balanced                     ; Balanced                     ;
; Carry Chain Length                                                              ; 70                           ; 70                           ;
; Auto Carry Chains                                                               ; On                           ; On                           ;
; Auto Open-Drain Pins                                                            ; On                           ; On                           ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                          ; Off                          ;
; Auto ROM Replacement                                                            ; On                           ; On                           ;
; Auto RAM Replacement                                                            ; On                           ; On                           ;
; Auto DSP Block Replacement                                                      ; On                           ; On                           ;
; Auto Shift Register Replacement                                                 ; Auto                         ; Auto                         ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto                         ; Auto                         ;
; Auto Clock Enable Replacement                                                   ; On                           ; On                           ;
; Strict RAM Replacement                                                          ; Off                          ; Off                          ;
; Allow Synchronous Control Signals                                               ; On                           ; On                           ;
; Force Use of Synchronous Clear Signals                                          ; Off                          ; Off                          ;
; Auto Resource Sharing                                                           ; Off                          ; Off                          ;
; Allow Any RAM Size For Recognition                                              ; Off                          ; Off                          ;
; Allow Any ROM Size For Recognition                                              ; Off                          ; Off                          ;
; Allow Any Shift Register Size For Recognition                                   ; Off                          ; Off                          ;
; Use LogicLock Constraints during Resource Balancing                             ; On                           ; On                           ;
; Ignore translate_off and synthesis_off directives                               ; Off                          ; Off                          ;
; Timing-Driven Synthesis                                                         ; On                           ; On                           ;
; Report Parameter Settings                                                       ; On                           ; On                           ;
; Report Source Assignments                                                       ; On                           ; On                           ;
; Report Connectivity Checks                                                      ; On                           ; On                           ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                          ; Off                          ;
; Synchronization Register Chain Length                                           ; 3                            ; 3                            ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation           ; Normal compilation           ;
; HDL message level                                                               ; Level2                       ; Level2                       ;
; Suppress Register Optimization Related Messages                                 ; Off                          ; Off                          ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000                         ; 5000                         ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000                         ; 5000                         ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                          ; 100                          ;
; Clock MUX Protection                                                            ; On                           ; On                           ;
; Auto Gated Clock Conversion                                                     ; Off                          ; Off                          ;
; Block Design Naming                                                             ; Auto                         ; Auto                         ;
; SDC constraint protection                                                       ; Off                          ; Off                          ;
; Synthesis Effort                                                                ; Auto                         ; Auto                         ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                           ; On                           ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                          ; Off                          ;
; Analysis & Synthesis Message Level                                              ; Medium                       ; Medium                       ;
; Disable Register Merging Across Hierarchies                                     ; Auto                         ; Auto                         ;
; Resource Aware Inference For Block RAM                                          ; On                           ; On                           ;
; Automatic Parallel Synthesis                                                    ; On                           ; On                           ;
; Partial Reconfiguration Bitstream ID                                            ; Off                          ; Off                          ;
+---------------------------------------------------------------------------------+------------------------------+------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.28        ;
; Maximum used               ; 3           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  14.2%      ;
;     Processor 3            ;  14.2%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                           ;
+--------------------------------------------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                                           ; Library     ;
+--------------------------------------------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------------------------------------------+-------------+
; experiement_digital_recorder.bdf                                   ; yes             ; User Block Diagram/Schematic File  ; Z:/Lab_git/lab_project/Looper_trial/experiement_digital_recorder.bdf                                   ;             ;
; prescaler.vhd                                                      ; yes             ; User VHDL File                     ; Z:/Lab_git/lab_project/Looper_trial/prescaler.vhd                                                      ;             ;
; audio_codec_controller.qxp                                         ; yes             ; User File                          ; Z:/Lab_git/lab_project/Looper_trial/audio_codec_controller.qxp                                         ;             ;
; addr_counter.vhd                                                   ; yes             ; User VHDL File                     ; Z:/Lab_git/lab_project/Looper_trial/addr_counter.vhd                                                   ;             ;
; dpram.vhd                                                          ; yes             ; User Wizard-Generated File         ; Z:/Lab_git/lab_project/Looper_trial/dpram.vhd                                                          ;             ;
; recorder_module_looper.bdf                                         ; yes             ; User Block Diagram/Schematic File  ; Z:/Lab_git/lab_project/Looper_trial/recorder_module_looper.bdf                                         ;             ;
; Looper_integrator.vhd                                              ; yes             ; User VHDL File                     ; Z:/Lab_git/lab_project/Looper_trial/Looper_integrator.vhd                                              ;             ;
; SM/LooperSM.vhd                                                    ; yes             ; User VHDL File                     ; Z:/Lab_git/lab_project/Looper_trial/SM/LooperSM.vhd                                                    ;             ;
; lpm_constant.tdf                                                   ; yes             ; Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_constant.tdf                                     ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf                                       ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mux.inc                                          ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_decode.inc                                       ;             ;
; aglobal170.inc                                                     ; yes             ; Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/aglobal170.inc                                       ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/a_rdenreg.inc                                        ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/altrom.inc                                           ;             ;
; altram.inc                                                         ; yes             ; Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/altram.inc                                           ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/altdpram.inc                                         ;             ;
; db/altsyncram_o6v3.tdf                                             ; yes             ; Auto-Generated Megafunction        ; Z:/Lab_git/lab_project/Looper_trial/db/altsyncram_o6v3.tdf                                             ;             ;
; db/decode_sma.tdf                                                  ; yes             ; Auto-Generated Megafunction        ; Z:/Lab_git/lab_project/Looper_trial/db/decode_sma.tdf                                                  ;             ;
; db/mux_rib.tdf                                                     ; yes             ; Auto-Generated Megafunction        ; Z:/Lab_git/lab_project/Looper_trial/db/mux_rib.tdf                                                     ;             ;
; lpm_compare.tdf                                                    ; yes             ; Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_compare.tdf                                      ;             ;
; comptree.inc                                                       ; yes             ; Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/comptree.inc                                         ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/altshift.inc                                         ;             ;
; db/cmpr_ihd.tdf                                                    ; yes             ; Auto-Generated Megafunction        ; Z:/Lab_git/lab_project/Looper_trial/db/cmpr_ihd.tdf                                                    ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_signaltap.vhd                                    ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction             ; c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                               ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction             ; c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_ela_control.vhd                                  ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                     ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_constant.inc                                     ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/dffeea.inc                                           ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction             ; c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_mbpmg.vhd                                        ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction             ; c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                         ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction             ; c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd                               ;             ;
; db/altsyncram_7k84.tdf                                             ; yes             ; Auto-Generated Megafunction        ; Z:/Lab_git/lab_project/Looper_trial/db/altsyncram_7k84.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/altdpram.tdf                                         ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/others/maxplus2/memmodes.inc                                       ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/a_hdffe.inc                                          ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                  ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.inc                                       ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mux.tdf                                          ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/muxlut.inc                                           ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/bypassff.inc                                         ;             ;
; db/mux_blc.tdf                                                     ; yes             ; Auto-Generated Megafunction        ; Z:/Lab_git/lab_project/Looper_trial/db/mux_blc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_decode.tdf                                       ;             ;
; declut.inc                                                         ; yes             ; Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/declut.inc                                           ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_compare.inc                                      ;             ;
; db/decode_vnf.tdf                                                  ; yes             ; Auto-Generated Megafunction        ; Z:/Lab_git/lab_project/Looper_trial/db/decode_vnf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_counter.tdf                                      ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_add_sub.inc                                      ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/cmpconst.inc                                         ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_counter.inc                                      ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/alt_counter_stratix.inc                              ;             ;
; db/cntr_qai.tdf                                                    ; yes             ; Auto-Generated Megafunction        ; Z:/Lab_git/lab_project/Looper_trial/db/cntr_qai.tdf                                                    ;             ;
; db/cmpr_f9c.tdf                                                    ; yes             ; Auto-Generated Megafunction        ; Z:/Lab_git/lab_project/Looper_trial/db/cmpr_f9c.tdf                                                    ;             ;
; db/cntr_q1j.tdf                                                    ; yes             ; Auto-Generated Megafunction        ; Z:/Lab_git/lab_project/Looper_trial/db/cntr_q1j.tdf                                                    ;             ;
; db/cntr_u8i.tdf                                                    ; yes             ; Auto-Generated Megafunction        ; Z:/Lab_git/lab_project/Looper_trial/db/cntr_u8i.tdf                                                    ;             ;
; db/cmpr_d9c.tdf                                                    ; yes             ; Auto-Generated Megafunction        ; Z:/Lab_git/lab_project/Looper_trial/db/cmpr_d9c.tdf                                                    ;             ;
; db/cntr_kri.tdf                                                    ; yes             ; Auto-Generated Megafunction        ; Z:/Lab_git/lab_project/Looper_trial/db/cntr_kri.tdf                                                    ;             ;
; db/cmpr_99c.tdf                                                    ; yes             ; Auto-Generated Megafunction        ; Z:/Lab_git/lab_project/Looper_trial/db/cmpr_99c.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction             ; c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_rom_sr.vhd                                       ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction             ; c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                        ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction             ; c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                    ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction             ; c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_hub.vhd                                          ; altera_sld  ;
; db/ip/sld6ddbbe67/alt_sld_fab.v                                    ; yes             ; Encrypted Altera IP File           ; Z:/Lab_git/lab_project/Looper_trial/db/ip/sld6ddbbe67/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld6ddbbe67/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Altera IP File           ; Z:/Lab_git/lab_project/Looper_trial/db/ip/sld6ddbbe67/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld6ddbbe67/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File  ; Z:/Lab_git/lab_project/Looper_trial/db/ip/sld6ddbbe67/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld6ddbbe67/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Altera IP File           ; Z:/Lab_git/lab_project/Looper_trial/db/ip/sld6ddbbe67/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld6ddbbe67/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Altera IP File           ; Z:/Lab_git/lab_project/Looper_trial/db/ip/sld6ddbbe67/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld6ddbbe67/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Altera IP File           ; Z:/Lab_git/lab_project/Looper_trial/db/ip/sld6ddbbe67/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction             ; c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                     ;             ;
+--------------------------------------------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------------------------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                               ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                                   ; IP Include File ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |experiement_digital_recorder|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |experiement_digital_recorder|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |experiement_digital_recorder|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |experiement_digital_recorder|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |experiement_digital_recorder|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; Altera ; RAM: 2-PORT  ; 17.0    ; N/A          ; N/A          ; |experiement_digital_recorder|recorder_module_looper:inst|dpram:inst1                                                                                                                                                                                                                             ; dpram.vhd       ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_codec_controller:audio_codec_controller_inst                                                                   ;
+--------------------------------------------------------------------------------+------------------------+------+----------------------------+
; Assignment                                                                     ; Value                  ; From ; To                         ;
+--------------------------------------------------------------------------------+------------------------+------+----------------------------+
; LOCATION                                                                       ; PIN_Y21                ;      ; ADC_CONVST                 ;
; LOCATION                                                                       ; PIN_W22                ;      ; ADC_DIN                    ;
; LOCATION                                                                       ; PIN_V23                ;      ; ADC_DOUT                   ;
; LOCATION                                                                       ; PIN_W24                ;      ; ADC_SCLK                   ;
; LOCATION                                                                       ; PIN_AJ29               ;      ; AUD_ADCDAT                 ;
; LOCATION                                                                       ; PIN_AH29               ;      ; AUD_ADCLRCK                ;
; LOCATION                                                                       ; PIN_AF30               ;      ; AUD_BCLK                   ;
; LOCATION                                                                       ; PIN_AF29               ;      ; AUD_DACDAT                 ;
; LOCATION                                                                       ; PIN_AG30               ;      ; AUD_DACLRCK                ;
; LOCATION                                                                       ; PIN_Y24                ;      ; AUD_I2C_SCLK               ;
; LOCATION                                                                       ; PIN_Y23                ;      ; AUD_I2C_SDAT               ;
; LOCATION                                                                       ; PIN_AH30               ;      ; AUD_XCK                    ;
; LOCATION                                                                       ; PIN_AA16               ;      ; CLOCK2_50                  ;
; LOCATION                                                                       ; PIN_Y26                ;      ; CLOCK3_50                  ;
; LOCATION                                                                       ; PIN_K14                ;      ; CLOCK4_50                  ;
; LOCATION                                                                       ; PIN_AF14               ;      ; CLOCK_50                   ;
; LOCATION                                                                       ; PIN_W17                ;      ; HEX0[0]                    ;
; LOCATION                                                                       ; PIN_V18                ;      ; HEX0[1]                    ;
; LOCATION                                                                       ; PIN_AG17               ;      ; HEX0[2]                    ;
; LOCATION                                                                       ; PIN_AG16               ;      ; HEX0[3]                    ;
; LOCATION                                                                       ; PIN_AH17               ;      ; HEX0[4]                    ;
; LOCATION                                                                       ; PIN_AG18               ;      ; HEX0[5]                    ;
; LOCATION                                                                       ; PIN_AH18               ;      ; HEX0[6]                    ;
; LOCATION                                                                       ; PIN_AF16               ;      ; HEX1[0]                    ;
; LOCATION                                                                       ; PIN_V16                ;      ; HEX1[1]                    ;
; LOCATION                                                                       ; PIN_AE16               ;      ; HEX1[2]                    ;
; LOCATION                                                                       ; PIN_AD17               ;      ; HEX1[3]                    ;
; LOCATION                                                                       ; PIN_AE18               ;      ; HEX1[4]                    ;
; LOCATION                                                                       ; PIN_AE17               ;      ; HEX1[5]                    ;
; LOCATION                                                                       ; PIN_V17                ;      ; HEX1[6]                    ;
; LOCATION                                                                       ; PIN_AA21               ;      ; HEX2[0]                    ;
; LOCATION                                                                       ; PIN_AB17               ;      ; HEX2[1]                    ;
; LOCATION                                                                       ; PIN_AA18               ;      ; HEX2[2]                    ;
; LOCATION                                                                       ; PIN_Y17                ;      ; HEX2[3]                    ;
; LOCATION                                                                       ; PIN_Y18                ;      ; HEX2[4]                    ;
; LOCATION                                                                       ; PIN_AF18               ;      ; HEX2[5]                    ;
; LOCATION                                                                       ; PIN_W16                ;      ; HEX2[6]                    ;
; LOCATION                                                                       ; PIN_Y19                ;      ; HEX3[0]                    ;
; LOCATION                                                                       ; PIN_W19                ;      ; HEX3[1]                    ;
; LOCATION                                                                       ; PIN_AD19               ;      ; HEX3[2]                    ;
; LOCATION                                                                       ; PIN_AA20               ;      ; HEX3[3]                    ;
; LOCATION                                                                       ; PIN_AC20               ;      ; HEX3[4]                    ;
; LOCATION                                                                       ; PIN_AA19               ;      ; HEX3[5]                    ;
; LOCATION                                                                       ; PIN_AD20               ;      ; HEX3[6]                    ;
; LOCATION                                                                       ; PIN_AD21               ;      ; HEX4[0]                    ;
; LOCATION                                                                       ; PIN_AG22               ;      ; HEX4[1]                    ;
; LOCATION                                                                       ; PIN_AE22               ;      ; HEX4[2]                    ;
; LOCATION                                                                       ; PIN_AE23               ;      ; HEX4[3]                    ;
; LOCATION                                                                       ; PIN_AG23               ;      ; HEX4[4]                    ;
; LOCATION                                                                       ; PIN_AF23               ;      ; HEX4[5]                    ;
; LOCATION                                                                       ; PIN_AH22               ;      ; HEX4[6]                    ;
; LOCATION                                                                       ; PIN_AF21               ;      ; HEX5[0]                    ;
; LOCATION                                                                       ; PIN_AG21               ;      ; HEX5[1]                    ;
; LOCATION                                                                       ; PIN_AF20               ;      ; HEX5[2]                    ;
; LOCATION                                                                       ; PIN_AG20               ;      ; HEX5[3]                    ;
; LOCATION                                                                       ; PIN_AE19               ;      ; HEX5[4]                    ;
; LOCATION                                                                       ; PIN_AF19               ;      ; HEX5[5]                    ;
; LOCATION                                                                       ; PIN_AB21               ;      ; HEX5[6]                    ;
; LOCATION                                                                       ; PIN_AK4                ;      ; KEY[1]                     ;
; LOCATION                                                                       ; PIN_AA14               ;      ; KEY[2]                     ;
; LOCATION                                                                       ; PIN_AA15               ;      ; KEY[3]                     ;
; LOCATION                                                                       ; PIN_AA24               ;      ; LED                        ;
; LOCATION                                                                       ; PIN_AB23               ;      ; LEDR[1]                    ;
; LOCATION                                                                       ; PIN_AC23               ;      ; LEDR[2]                    ;
; LOCATION                                                                       ; PIN_AD24               ;      ; LEDR[3]                    ;
; LOCATION                                                                       ; PIN_AG25               ;      ; LEDR[4]                    ;
; LOCATION                                                                       ; PIN_AF25               ;      ; LEDR[5]                    ;
; LOCATION                                                                       ; PIN_AE24               ;      ; LEDR[6]                    ;
; LOCATION                                                                       ; PIN_AF24               ;      ; LEDR[7]                    ;
; LOCATION                                                                       ; PIN_AB22               ;      ; LEDR[8]                    ;
; LOCATION                                                                       ; PIN_AC22               ;      ; MICROPHON_LED              ;
; LOCATION                                                                       ; PIN_AA30               ;      ; MICROPHON_ON               ;
; LOCATION                                                                       ; PIN_AB25               ;      ; PS2_CLK                    ;
; LOCATION                                                                       ; PIN_AC25               ;      ; PS2_CLK2                   ;
; LOCATION                                                                       ; PIN_AA25               ;      ; PS2_DAT                    ;
; LOCATION                                                                       ; PIN_AB26               ;      ; PS2_DAT2                   ;
; LOCATION                                                                       ; PIN_AK22               ;      ; VGA_BLANK_N                ;
; LOCATION                                                                       ; PIN_AJ21               ;      ; VGA_B[0]                   ;
; LOCATION                                                                       ; PIN_AJ20               ;      ; VGA_B[1]                   ;
; LOCATION                                                                       ; PIN_AH20               ;      ; VGA_B[2]                   ;
; LOCATION                                                                       ; PIN_AJ19               ;      ; VGA_B[3]                   ;
; LOCATION                                                                       ; PIN_AH19               ;      ; VGA_B[4]                   ;
; LOCATION                                                                       ; PIN_AJ17               ;      ; VGA_B[5]                   ;
; LOCATION                                                                       ; PIN_AJ16               ;      ; VGA_B[6]                   ;
; LOCATION                                                                       ; PIN_AK16               ;      ; VGA_B[7]                   ;
; LOCATION                                                                       ; PIN_AK21               ;      ; VGA_CLK                    ;
; LOCATION                                                                       ; PIN_AK26               ;      ; VGA_G[0]                   ;
; LOCATION                                                                       ; PIN_AJ25               ;      ; VGA_G[1]                   ;
; LOCATION                                                                       ; PIN_AH25               ;      ; VGA_G[2]                   ;
; LOCATION                                                                       ; PIN_AK24               ;      ; VGA_G[3]                   ;
; LOCATION                                                                       ; PIN_AJ24               ;      ; VGA_G[4]                   ;
; LOCATION                                                                       ; PIN_AH24               ;      ; VGA_G[5]                   ;
; LOCATION                                                                       ; PIN_AK23               ;      ; VGA_G[6]                   ;
; LOCATION                                                                       ; PIN_AH23               ;      ; VGA_G[7]                   ;
; LOCATION                                                                       ; PIN_AK19               ;      ; VGA_HS                     ;
; LOCATION                                                                       ; PIN_AK29               ;      ; VGA_R[0]                   ;
; LOCATION                                                                       ; PIN_AK28               ;      ; VGA_R[1]                   ;
; LOCATION                                                                       ; PIN_AK27               ;      ; VGA_R[2]                   ;
; LOCATION                                                                       ; PIN_AJ27               ;      ; VGA_R[3]                   ;
; LOCATION                                                                       ; PIN_AH27               ;      ; VGA_R[4]                   ;
; LOCATION                                                                       ; PIN_AF26               ;      ; VGA_R[5]                   ;
; LOCATION                                                                       ; PIN_AG26               ;      ; VGA_R[6]                   ;
; LOCATION                                                                       ; PIN_AJ26               ;      ; VGA_R[7]                   ;
; LOCATION                                                                       ; PIN_AJ22               ;      ; VGA_SYNC_N                 ;
; LOCATION                                                                       ; PIN_AK18               ;      ; VGA_VS                     ;
; LOCATION                                                                       ; PIN_AC28               ;      ; freq[0]                    ;
; LOCATION                                                                       ; PIN_AD30               ;      ; freq[1]                    ;
; LOCATION                                                                       ; PIN_AC29               ;      ; freq[2]                    ;
; LOCATION                                                                       ; PIN_AB28               ;      ; mux[0]                     ;
; LOCATION                                                                       ; PIN_AC30               ;      ; mux[1]                     ;
; LOCATION                                                                       ; PIN_W25                ;      ; mux[2]                     ;
; LOCATION                                                                       ; PIN_V25                ;      ; mux[3]                     ;
; LOCATION                                                                       ; PIN_Y27                ;      ; playing                    ;
; LOCATION                                                                       ; PIN_AB30               ;      ; recording                  ;
; LOCATION                                                                       ; PIN_AJ4                ;      ; resetN                     ;
; ENABLE_UNUSED_RX_CLOCK_WORKAROUND                                              ; OFF                    ;      ;                            ;
; PRESERVE_UNUSED_XCVR_CHANNEL                                                   ; OFF                    ;      ;                            ;
; ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP                                            ; OFF                    ;      ;                            ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH                                          ; 3                      ;      ;                            ;
; OPTIMIZE_POWER_DURING_SYNTHESIS                                                ; NORMAL COMPILATION     ;      ;                            ;
; TXPMA_SLEW_RATE                                                                ; LOW                    ;      ;                            ;
; ADCE_ENABLED                                                                   ; AUTO                   ;      ;                            ;
; BLOCK_RAM_TO_MLAB_CELL_CONVERSION                                              ; ON                     ;      ;                            ;
; BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS                              ; AUTO                   ;      ;                            ;
; BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES                         ; CARE                   ;      ;                            ;
; OPTIMIZE_POWER_DURING_FITTING                                                  ; NORMAL COMPILATION     ;      ;                            ;
; PHYSICAL_SYNTHESIS_COMBO_LOGIC_FOR_AREA                                        ; OFF                    ;      ;                            ;
; PHYSICAL_SYNTHESIS_COMBO_LOGIC                                                 ; OFF                    ;      ;                            ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION                                        ; OFF                    ;      ;                            ;
; PHYSICAL_SYNTHESIS_MAP_LOGIC_TO_MEMORY_FOR_AREA                                ; OFF                    ;      ;                            ;
; PHYSICAL_SYNTHESIS_REGISTER_RETIMING                                           ; OFF                    ;      ;                            ;
; PHYSICAL_SYNTHESIS_ASYNCHRONOUS_SIGNAL_PIPELINING                              ; OFF                    ;      ;                            ;
; ENABLE_BENEFICIAL_SKEW_OPTIMIZATION                                            ; ON                     ;      ;                            ;
; FORM_DDR_CLUSTERING_CLIQUE                                                     ; OFF                    ;      ;                            ;
; HYPER_RETIMER_FAST_FORWARD_ADD_PIPELINING_MAX                                  ; -1                     ;      ;                            ;
; HYPER_RETIMER_FAST_FORWARD_ASYNCH_CLEAR                                        ; AUTO                   ;      ;                            ;
; HYPER_RETIMER_FAST_FORWARD_USER_PRESERVE_RESTRICTION                           ; AUTO                   ;      ;                            ;
; HYPER_RETIMER_FAST_FORWARD_DSP_BLOCKS                                          ; ON                     ;      ;                            ;
; HYPER_RETIMER_FAST_FORWARD_RAM_BLOCKS                                          ; ON                     ;      ;                            ;
; POWER_REPORT_SIGNAL_ACTIVITY                                                   ; OFF                    ;      ;                            ;
; POWER_REPORT_POWER_DISSIPATION                                                 ; OFF                    ;      ;                            ;
; ARRIAIIGX_RX_CDR_LOCKUP_FIX_OVERRIDE                                           ; OFF                    ;      ;                            ;
; MUX_RESTRUCTURE                                                                ; AUTO                   ;      ;                            ;
; MLAB_ADD_TIMING_CONSTRAINTS_FOR_MIXED_PORT_FEED_THROUGH_MODE_SETTING_DONT_CARE ; OFF                    ;      ;                            ;
; STATE_MACHINE_PROCESSING                                                       ; AUTO                   ;      ;                            ;
; SAFE_STATE_MACHINE                                                             ; OFF                    ;      ;                            ;
; IGNORE_VERILOG_INITIAL_CONSTRUCTS                                              ; OFF                    ;      ;                            ;
; VERILOG_CONSTANT_LOOP_LIMIT                                                    ; 5000                   ;      ;                            ;
; VERILOG_NON_CONSTANT_LOOP_LIMIT                                                ; 250                    ;      ;                            ;
; INFER_RAMS_FROM_RAW_LOGIC                                                      ; ON                     ;      ;                            ;
; DSP_BLOCK_BALANCING                                                            ; AUTO                   ;      ;                            ;
; NOT_GATE_PUSH_BACK                                                             ; ON                     ;      ;                            ;
; REMOVE_REDUNDANT_LOGIC_CELLS                                                   ; OFF                    ;      ;                            ;
; REMOVE_DUPLICATE_REGISTERS                                                     ; ON                     ;      ;                            ;
; IGNORE_CARRY_BUFFERS                                                           ; OFF                    ;      ;                            ;
; IGNORE_CASCADE_BUFFERS                                                         ; OFF                    ;      ;                            ;
; IGNORE_GLOBAL_BUFFERS                                                          ; OFF                    ;      ;                            ;
; IGNORE_ROW_GLOBAL_BUFFERS                                                      ; OFF                    ;      ;                            ;
; IGNORE_LCELL_BUFFERS                                                           ; OFF                    ;      ;                            ;
; MAX7000_IGNORE_LCELL_BUFFERS                                                   ; AUTO                   ;      ;                            ;
; IGNORE_SOFT_BUFFERS                                                            ; ON                     ;      ;                            ;
; MAX7000_IGNORE_SOFT_BUFFERS                                                    ; OFF                    ;      ;                            ;
; AUTO_GLOBAL_CLOCK_MAX                                                          ; ON                     ;      ;                            ;
; AUTO_GLOBAL_OE_MAX                                                             ; ON                     ;      ;                            ;
; MAX_AUTO_GLOBAL_REGISTER_CONTROLS                                              ; ON                     ;      ;                            ;
; AUTO_IMPLEMENT_IN_ROM                                                          ; OFF                    ;      ;                            ;
; APEX20K_TECHNOLOGY_MAPPER                                                      ; LUT                    ;      ;                            ;
; OPTIMIZATION_TECHNIQUE                                                         ; BALANCED               ;      ;                            ;
; STRATIXII_OPTIMIZATION_TECHNIQUE                                               ; BALANCED               ;      ;                            ;
; CYCLONE_OPTIMIZATION_TECHNIQUE                                                 ; BALANCED               ;      ;                            ;
; CYCLONEII_OPTIMIZATION_TECHNIQUE                                               ; BALANCED               ;      ;                            ;
; STRATIX_OPTIMIZATION_TECHNIQUE                                                 ; BALANCED               ;      ;                            ;
; MAXII_OPTIMIZATION_TECHNIQUE                                                   ; BALANCED               ;      ;                            ;
; MAX7000_OPTIMIZATION_TECHNIQUE                                                 ; SPEED                  ;      ;                            ;
; APEX20K_OPTIMIZATION_TECHNIQUE                                                 ; BALANCED               ;      ;                            ;
; MERCURY_OPTIMIZATION_TECHNIQUE                                                 ; AREA                   ;      ;                            ;
; FLEX6K_OPTIMIZATION_TECHNIQUE                                                  ; AREA                   ;      ;                            ;
; FLEX10K_OPTIMIZATION_TECHNIQUE                                                 ; AREA                   ;      ;                            ;
; ALLOW_XOR_GATE_USAGE                                                           ; ON                     ;      ;                            ;
; AUTO_LCELL_INSERTION                                                           ; ON                     ;      ;                            ;
; CARRY_CHAIN_LENGTH                                                             ; 48                     ;      ;                            ;
; FLEX6K_CARRY_CHAIN_LENGTH                                                      ; 32                     ;      ;                            ;
; FLEX10K_CARRY_CHAIN_LENGTH                                                     ; 32                     ;      ;                            ;
; MERCURY_CARRY_CHAIN_LENGTH                                                     ; 48                     ;      ;                            ;
; STRATIX_CARRY_CHAIN_LENGTH                                                     ; 70                     ;      ;                            ;
; STRATIXII_CARRY_CHAIN_LENGTH                                                   ; 70                     ;      ;                            ;
; CASCADE_CHAIN_LENGTH                                                           ; 2                      ;      ;                            ;
; PARALLEL_EXPANDER_CHAIN_LENGTH                                                 ; 16                     ;      ;                            ;
; MAX7000_PARALLEL_EXPANDER_CHAIN_LENGTH                                         ; 4                      ;      ;                            ;
; AUTO_CARRY_CHAINS                                                              ; ON                     ;      ;                            ;
; AUTO_CASCADE_CHAINS                                                            ; ON                     ;      ;                            ;
; AUTO_PARALLEL_EXPANDERS                                                        ; ON                     ;      ;                            ;
; AUTO_OPEN_DRAIN_PINS                                                           ; ON                     ;      ;                            ;
; AUTO_ROM_RECOGNITION                                                           ; ON                     ;      ;                            ;
; AUTO_RAM_RECOGNITION                                                           ; ON                     ;      ;                            ;
; AUTO_DSP_RECOGNITION                                                           ; ON                     ;      ;                            ;
; AUTO_SHIFT_REGISTER_RECOGNITION                                                ; AUTO                   ;      ;                            ;
; ALLOW_SHIFT_REGISTER_MERGING_ACROSS_HIERARCHIES                                ; AUTO                   ;      ;                            ;
; AUTO_CLOCK_ENABLE_RECOGNITION                                                  ; ON                     ;      ;                            ;
; STRICT_RAM_RECOGNITION                                                         ; OFF                    ;      ;                            ;
; ALLOW_SYNCH_CTRL_USAGE                                                         ; ON                     ;      ;                            ;
; FORCE_SYNCH_CLEAR                                                              ; OFF                    ;      ;                            ;
; AUTO_RAM_TO_LCELL_CONVERSION                                                   ; OFF                    ;      ;                            ;
; AUTO_RESOURCE_SHARING                                                          ; OFF                    ;      ;                            ;
; ALLOW_ANY_RAM_SIZE_FOR_RECOGNITION                                             ; OFF                    ;      ;                            ;
; ALLOW_ANY_ROM_SIZE_FOR_RECOGNITION                                             ; OFF                    ;      ;                            ;
; ALLOW_ANY_SHIFT_REGISTER_SIZE_FOR_RECOGNITION                                  ; OFF                    ;      ;                            ;
; MAX7000_FANIN_PER_CELL                                                         ; 100                    ;      ;                            ;
; SYNTH_TIMING_DRIVEN_SYNTHESIS                                                  ; ON                     ;      ;                            ;
; IGNORE_MAX_FANOUT_ASSIGNMENTS                                                  ; OFF                    ;      ;                            ;
; USE_HIGH_SPEED_ADDER                                                           ; AUTO                   ;      ;                            ;
; SYNTH_GATED_CLOCK_CONVERSION                                                   ; OFF                    ;      ;                            ;
; BLOCK_DESIGN_NAMING                                                            ; AUTO                   ;      ;                            ;
; SHIFT_REGISTER_RECOGNITION_ACLR_SIGNAL                                         ; ON                     ;      ;                            ;
; PRPOF_ID                                                                       ; OFF                    ;      ;                            ;
; DISABLE_DSP_NEGATE_INFERENCING                                                 ; OFF                    ;      ;                            ;
; AUTO_MERGE_PLLS                                                                ; ON                     ;      ;                            ;
; IGNORE_MODE_FOR_MERGE                                                          ; OFF                    ;      ;                            ;
; PERIPHERY_TO_CORE_PLACEMENT_AND_ROUTING_OPTIMIZATION                           ; OFF                    ;      ;                            ;
; SLOW_SLEW_RATE                                                                 ; OFF                    ;      ;                            ;
; PCI_IO                                                                         ; OFF                    ;      ;                            ;
; TURBO_BIT                                                                      ; ON                     ;      ;                            ;
; WEAK_PULL_UP_RESISTOR                                                          ; OFF                    ;      ;                            ;
; ENABLE_BUS_HOLD_CIRCUITRY                                                      ; OFF                    ;      ;                            ;
; AUTO_GLOBAL_MEMORY_CONTROLS                                                    ; OFF                    ;      ;                            ;
; QII_AUTO_PACKED_REGISTERS                                                      ; AUTO                   ;      ;                            ;
; AUTO_PACKED_REGISTERS_MAX                                                      ; AUTO                   ;      ;                            ;
; NORMAL_LCELL_INSERT                                                            ; ON                     ;      ;                            ;
; CARRY_OUT_PINS_LCELL_INSERT                                                    ; ON                     ;      ;                            ;
; XSTL_INPUT_ALLOW_SE_BUFFER                                                     ; OFF                    ;      ;                            ;
; TREAT_BIDIR_AS_OUTPUT                                                          ; OFF                    ;      ;                            ;
; AUTO_TURBO_BIT                                                                 ; ON                     ;      ;                            ;
; AUTO_GLOBAL_CLOCK                                                              ; ON                     ;      ;                            ;
; AUTO_GLOBAL_OE                                                                 ; ON                     ;      ;                            ;
; AUTO_GLOBAL_REGISTER_CONTROLS                                                  ; ON                     ;      ;                            ;
; SYNCHRONIZER_IDENTIFICATION                                                    ; AUTO                   ;      ;                            ;
; M144K_BLOCK_READ_CLOCK_DUTY_CYCLE_DEPENDENCY                                   ; OFF                    ;      ;                            ;
; CLAMPING_DIODE                                                                 ; OFF                    ;      ;                            ;
; IMPLEMENT_MLAB_IN_16_BIT_DEEP_MODE                                             ; OFF                    ;      ;                            ;
; POWER_UP_LEVEL                                                                 ; HIGH                   ;      ; counter7a0                 ;
; POWER_UP_LEVEL                                                                 ; LOW                    ;      ; parity8                    ;
; POWER_UP_LEVEL                                                                 ; HIGH                   ;      ; counter7a0                 ;
; POWER_UP_LEVEL                                                                 ; LOW                    ;      ; parity8                    ;
; POWER_UP_LEVEL                                                                 ; HIGH                   ;      ; parity5                    ;
; POWER_UP_LEVEL                                                                 ; HIGH                   ;      ; counter5a0                 ;
; POWER_UP_LEVEL                                                                 ; LOW                    ;      ; parity6                    ;
; PRESERVE_REGISTER                                                              ; on                     ;      ; serial_rdy                 ;
; X_ON_VIOLATION_OPTION                                                          ; OFF                    ;      ;                            ;
; PRESERVE_REGISTER                                                              ; ON                     ;      ;                            ;
; ADV_NETLIST_OPT_ALLOWED                                                        ; NEVER_ALLOW            ;      ;                            ;
; DONT_MERGE_REGISTER                                                            ; ON                     ;      ;                            ;
; SYNCHRONIZER_IDENTIFICATION                                                    ; FORCED_IF_ASYNCHRONOUS ;      ;                            ;
; X_ON_VIOLATION_OPTION                                                          ; OFF                    ;      ;                            ;
; PRESERVE_REGISTER                                                              ; ON                     ;      ;                            ;
; ADV_NETLIST_OPT_ALLOWED                                                        ; NEVER_ALLOW            ;      ;                            ;
; DONT_MERGE_REGISTER                                                            ; ON                     ;      ;                            ;
; SYNCHRONIZER_IDENTIFICATION                                                    ; FORCED_IF_ASYNCHRONOUS ;      ;                            ;
; X_ON_VIOLATION_OPTION                                                          ; OFF                    ;      ;                            ;
; PRESERVE_REGISTER                                                              ; ON                     ;      ;                            ;
; ADV_NETLIST_OPT_ALLOWED                                                        ; NEVER_ALLOW            ;      ;                            ;
; DONT_MERGE_REGISTER                                                            ; ON                     ;      ;                            ;
; SYNCHRONIZER_IDENTIFICATION                                                    ; FORCED_IF_ASYNCHRONOUS ;      ;                            ;
; X_ON_VIOLATION_OPTION                                                          ; OFF                    ;      ;                            ;
; PRESERVE_REGISTER                                                              ; ON                     ;      ;                            ;
; ADV_NETLIST_OPT_ALLOWED                                                        ; NEVER_ALLOW            ;      ;                            ;
; DONT_MERGE_REGISTER                                                            ; ON                     ;      ;                            ;
; SYNCHRONIZER_IDENTIFICATION                                                    ; FORCED_IF_ASYNCHRONOUS ;      ;                            ;
; OPTIMIZE_POWER_DURING_SYNTHESIS                                                ; NORMAL_COMPILATION     ;      ;                            ;
; OPTIMIZE_POWER_DURING_SYNTHESIS                                                ; NORMAL_COMPILATION     ;      ;                            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; AUD_ADCDAT                 ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; AUD_ADCLRCK                ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; AUD_BCLK                   ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; AUD_DACDAT                 ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; AUD_DACLRCK                ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; AUD_I2C_SCLK               ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; AUD_I2C_SDAT               ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; AUD_XCK                    ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; CLOCK_50                   ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; MICROPHON_LED              ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; MICROPHON_ON               ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[0]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[10]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[11]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[12]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[13]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[14]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[15]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[1]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[2]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[3]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[4]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[5]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[6]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[7]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[8]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_left[9]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[0]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[10]          ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[11]          ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[12]          ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[13]          ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[14]          ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[15]          ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[1]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[2]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[3]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[4]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[5]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[6]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[7]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[8]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; adcdata_right[9]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[0]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[10]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[11]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[12]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[13]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[14]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[15]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[1]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[2]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[3]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[4]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[5]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[6]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[7]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[8]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_left[9]            ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[0]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[10]          ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[11]          ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[12]          ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[13]          ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[14]          ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[15]          ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[1]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[2]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[3]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[4]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[5]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[6]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[7]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[8]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; dacdata_right[9]           ;
; IO_STANDARD                                                                    ; 3.3-V LVTTL            ;      ; resetN                     ;
; POWER_UP_LEVEL                                                                 ; HIGH                   ;      ; counter_reg_bit0           ;
; AUTO_SHIFT_REGISTER_RECOGNITION                                                ; OFF                    ;      ;                            ;
; AUTO_SHIFT_REGISTER_RECOGNITION                                                ; OFF                    ;      ;                            ;
; REMOVE_DUPLICATE_REGISTERS                                                     ; OFF                    ;      ;                            ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH                                          ; 2                      ;      ;                            ;
; SYNCHRONIZER_IDENTIFICATION                                                    ; OFF                    ;      ;                            ;
; AUTO_SHIFT_REGISTER_RECOGNITION                                                ; OFF                    ;      ;                            ;
; REMOVE_DUPLICATE_REGISTERS                                                     ; OFF                    ;      ;                            ;
; POWER_UP_LEVEL                                                                 ; HIGH                   ;      ; rdemp_eq_comp_lsb_aeb      ;
; POWER_UP_LEVEL                                                                 ; HIGH                   ;      ; rdemp_eq_comp_msb_aeb      ;
; POWER_UP_LEVEL                                                                 ; LOW                    ;      ; wrptr_g                    ;
; PRESERVE_REGISTER                                                              ; ON                     ;      ; rdemp_eq_comp_lsb_aeb      ;
; PRESERVE_REGISTER                                                              ; ON                     ;      ; rdemp_eq_comp_msb_aeb      ;
; PRESERVE_REGISTER                                                              ; ON                     ;      ; wrfull_eq_comp_lsb_mux_reg ;
; PRESERVE_REGISTER                                                              ; ON                     ;      ; wrfull_eq_comp_msb_mux_reg ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH                                          ; 3                      ;      ;                            ;
; SYNCHRONIZER_IDENTIFICATION                                                    ; OFF                    ;      ;                            ;
; SYNCHRONIZER_IDENTIFICATION                                                    ; FORCED_IF_ASYNCHRONOUS ;      ; rdemp_eq_comp_lsb_aeb      ;
; SYNCHRONIZER_IDENTIFICATION                                                    ; FORCED_IF_ASYNCHRONOUS ;      ; rdemp_eq_comp_msb_aeb      ;
; SYNCHRONIZER_IDENTIFICATION                                                    ; FORCED_IF_ASYNCHRONOUS ;      ; wrfull_eq_comp_lsb_mux_reg ;
; SYNCHRONIZER_IDENTIFICATION                                                    ; FORCED_IF_ASYNCHRONOUS ;      ; wrfull_eq_comp_msb_mux_reg ;
; AUTO_SHIFT_REGISTER_RECOGNITION                                                ; OFF                    ;      ;                            ;
; AUTO_SHIFT_REGISTER_RECOGNITION                                                ; OFF                    ;      ;                            ;
; AUTO_SHIFT_REGISTER_RECOGNITION                                                ; OFF                    ;      ;                            ;
; AUTO_SHIFT_REGISTER_RECOGNITION                                                ; OFF                    ;      ;                            ;
; AUTO_SHIFT_REGISTER_RECOGNITION                                                ; OFF                    ;      ;                            ;
; AUTO_SHIFT_REGISTER_RECOGNITION                                                ; OFF                    ;      ;                            ;
+--------------------------------------------------------------------------------+------------------------+------+----------------------------+


+----------------------------------------------------------------------------------------------------------+
; Partition Status Summary                                                                                 ;
+----------------------------------------------------+-------------+---------------------------------------+
; Partition Name                                     ; Synthesized ; Reason                                ;
+----------------------------------------------------+-------------+---------------------------------------+
; Top                                                ; yes         ; Dependent files changed               ;
; audio_codec_controller:audio_codec_controller_inst ; no          ; Netlist imported from another project ;
; sld_signaltap:auto_signaltap_0                     ; yes         ; Dependent files changed               ;
; sld_hub:auto_hub                                   ; yes         ; Dependent files changed               ;
+----------------------------------------------------+-------------+---------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Dependent File Changes for Partition Top                                                                                                          ;
+-----------+----------------------------------+-------------------+----------+----------------------------------+----------------------------------+
; Hierarchy ; File Name                        ; Relative Location ; Change   ; Old                              ; New                              ;
+-----------+----------------------------------+-------------------+----------+----------------------------------+----------------------------------+
; |         ; experiement_digital_recorder.bdf ; Project Directory ; Checksum ; 64a39eb43d21858dda4db39380b92f71 ; d24374458868cb0bc22e7775a218f612 ;
+-----------+----------------------------------+-------------------+----------+----------------------------------+----------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Dependent File Changes for Partition sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+-------------------+----------+----------------------------------+----------------------------------+
; Hierarchy                                                                                                                                                                                                                                                   ; File Name                                                     ; Relative Location ; Change   ; Old                              ; New                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+-------------------+----------+----------------------------------+----------------------------------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_ident:ident ; db/ip/sld6ddbbe67/submodules/alt_sld_fab_alt_sld_fab_ident.sv ; Project Directory ; Checksum ; 3c990b1fe461f19bf47261aea43bab6c ; 36316f9a6a8554f9bdb21fdbc0043d10 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+-------------------+----------+----------------------------------+----------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition for Top-Level Resource Utilization by Entity                                                                                                                                                                                                                                                                                                              ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                           ; Entity Name                  ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+--------------+
; |experiement_digital_recorder                ; 1092 (0)            ; 281 (0)                   ; 4194304           ; 0          ; 0    ; 0            ; |experiement_digital_recorder                                                                                                                                 ; experiement_digital_recorder ; work         ;
;    |LooperSM:inst1|                          ; 268 (268)           ; 122 (122)                 ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|LooperSM:inst1                                                                                                                  ; LooperSM                     ; work         ;
;    |Looper_integrator:inst3|                 ; 634 (213)           ; 66 (66)                   ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|Looper_integrator:inst3                                                                                                         ; Looper_integrator            ; work         ;
;       |lpm_divide:Div0|                      ; 421 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|Looper_integrator:inst3|lpm_divide:Div0                                                                                         ; lpm_divide                   ; work         ;
;          |lpm_divide_apo:auto_generated|     ; 421 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|Looper_integrator:inst3|lpm_divide:Div0|lpm_divide_apo:auto_generated                                                           ; lpm_divide_apo               ; work         ;
;             |abs_divider_jbg:divider|        ; 421 (32)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|Looper_integrator:inst3|lpm_divide:Div0|lpm_divide_apo:auto_generated|abs_divider_jbg:divider                                   ; abs_divider_jbg              ; work         ;
;                |alt_u_div_mve:divider|       ; 357 (357)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|Looper_integrator:inst3|lpm_divide:Div0|lpm_divide_apo:auto_generated|abs_divider_jbg:divider|alt_u_div_mve:divider             ; alt_u_div_mve                ; work         ;
;                |lpm_abs_4p9:my_abs_num|      ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|Looper_integrator:inst3|lpm_divide:Div0|lpm_divide_apo:auto_generated|abs_divider_jbg:divider|lpm_abs_4p9:my_abs_num            ; lpm_abs_4p9                  ; work         ;
;    |recorder_module_looper:inst|             ; 190 (0)             ; 93 (0)                    ; 4194304           ; 0          ; 0    ; 0            ; |experiement_digital_recorder|recorder_module_looper:inst                                                                                                     ; recorder_module_looper       ; work         ;
;       |addr_counter:inst4|                   ; 79 (79)             ; 50 (50)                   ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|recorder_module_looper:inst|addr_counter:inst4                                                                                  ; addr_counter                 ; work         ;
;       |dpram:inst1|                          ; 70 (0)              ; 10 (0)                    ; 4194304           ; 0          ; 0    ; 0            ; |experiement_digital_recorder|recorder_module_looper:inst|dpram:inst1                                                                                         ; dpram                        ; work         ;
;          |altsyncram:altsyncram_component|   ; 70 (0)              ; 10 (0)                    ; 4194304           ; 0          ; 0    ; 0            ; |experiement_digital_recorder|recorder_module_looper:inst|dpram:inst1|altsyncram:altsyncram_component                                                         ; altsyncram                   ; work         ;
;             |altsyncram_o6v3:auto_generated| ; 70 (0)              ; 10 (10)                   ; 4194304           ; 0          ; 0    ; 0            ; |experiement_digital_recorder|recorder_module_looper:inst|dpram:inst1|altsyncram:altsyncram_component|altsyncram_o6v3:auto_generated                          ; altsyncram_o6v3              ; work         ;
;                |decode_sma:decode2|          ; 35 (35)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|recorder_module_looper:inst|dpram:inst1|altsyncram:altsyncram_component|altsyncram_o6v3:auto_generated|decode_sma:decode2       ; decode_sma                   ; work         ;
;                |decode_sma:rden_decode_b|    ; 35 (35)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|recorder_module_looper:inst|dpram:inst1|altsyncram:altsyncram_component|altsyncram_o6v3:auto_generated|decode_sma:rden_decode_b ; decode_sma                   ; work         ;
;       |prescaler:inst27|                     ; 41 (41)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |experiement_digital_recorder|recorder_module_looper:inst|prescaler:inst27                                                                                    ; prescaler                    ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |experiement_digital_recorder|LooperSM:inst1|state                                                             ;
+---------------------+-----------------+---------------+------------------+-----------------+---------------------+-------------+
; Name                ; state.REC_OTHER ; state.PRE_REC ; state.CH_CONTROL ; state.REC_FIRST ; state.PRE_REC_FIRST ; state.EMPTY ;
+---------------------+-----------------+---------------+------------------+-----------------+---------------------+-------------+
; state.EMPTY         ; 0               ; 0             ; 0                ; 0               ; 0                   ; 0           ;
; state.PRE_REC_FIRST ; 0               ; 0             ; 0                ; 0               ; 1                   ; 1           ;
; state.REC_FIRST     ; 0               ; 0             ; 0                ; 1               ; 0                   ; 1           ;
; state.CH_CONTROL    ; 0               ; 0             ; 1                ; 0               ; 0                   ; 1           ;
; state.PRE_REC       ; 0               ; 1             ; 0                ; 0               ; 0                   ; 1           ;
; state.REC_OTHER     ; 1               ; 0             ; 0                ; 0               ; 0                   ; 1           ;
+---------------------+-----------------+---------------+------------------+-----------------+---------------------+-------------+


+-------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                  ;
+----------------------------------------+--------------------------------------------+
; Register name                          ; Reason for Removal                         ;
+----------------------------------------+--------------------------------------------+
; LooperSM:inst1|arch_Ch0END[19..30]     ; Merged with LooperSM:inst1|arch_Ch0END[18] ;
; LooperSM:inst1|arch_Ch1END[19..30]     ; Merged with LooperSM:inst1|arch_Ch1END[18] ;
; LooperSM:inst1|arch_Ch2END[19..30]     ; Merged with LooperSM:inst1|arch_Ch2END[18] ;
; LooperSM:inst1|arch_Ch3END[19..30]     ; Merged with LooperSM:inst1|arch_Ch3END[18] ;
; LooperSM:inst1|arch_Ch0END[18]         ; Stuck at GND due to stuck port data_in     ;
; Total Number of Removed Registers = 49 ;                                            ;
+----------------------------------------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------+
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |experiement_digital_recorder|recorder_module_looper:inst|addr_counter:inst4|counter[20] ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |experiement_digital_recorder|LooperSM:inst1|arch_recSel[0]                              ;
; 7:1                ; 17 bits   ; 68 LEs        ; 0 LEs                ; 68 LEs                 ; Yes        ; |experiement_digital_recorder|LooperSM:inst1|arch_Ch1END[1]                              ;
; 7:1                ; 17 bits   ; 68 LEs        ; 0 LEs                ; 68 LEs                 ; Yes        ; |experiement_digital_recorder|LooperSM:inst1|arch_Ch2END[1]                              ;
; 7:1                ; 17 bits   ; 68 LEs        ; 0 LEs                ; 68 LEs                 ; Yes        ; |experiement_digital_recorder|LooperSM:inst1|arch_Ch3END[15]                             ;
; 6:1                ; 17 bits   ; 68 LEs        ; 0 LEs                ; 68 LEs                 ; Yes        ; |experiement_digital_recorder|LooperSM:inst1|arch_Ch0END[1]                              ;
; 33:1               ; 16 bits   ; 352 LEs       ; 336 LEs              ; 16 LEs                 ; Yes        ; |experiement_digital_recorder|Looper_integrator:inst3|data[4]                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |experiement_digital_recorder|recorder_module_looper:inst|addr_counter:inst4|counter[0]  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |experiement_digital_recorder|LooperSM:inst1|recCounter                                  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |experiement_digital_recorder|LooperSM:inst1|Mux137                                      ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |experiement_digital_recorder|LooperSM:inst1|Selector150                                 ;
; 13:1               ; 4 bits    ; 32 LEs        ; 20 LEs               ; 12 LEs                 ; No         ; |experiement_digital_recorder|LooperSM:inst1|Selector163                                 ;
; 13:1               ; 2 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |experiement_digital_recorder|LooperSM:inst1|Selector162                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for recorder_module_looper:inst|dpram:inst1|altsyncram:altsyncram_component|altsyncram_o6v3:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: recorder_module_looper:inst|LPM_CONSTANT:inst ;
+--------------------+------------------+----------------------------------------------------+
; Parameter Name     ; Value            ; Type                                               ;
+--------------------+------------------+----------------------------------------------------+
; LPM_WIDTH          ; 11               ; Untyped                                            ;
; LPM_CVALUE         ; 2047             ; Signed Integer                                     ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                            ;
; CBXI_PARAMETER     ; lpm_constant_0f4 ; Untyped                                            ;
+--------------------+------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: recorder_module_looper:inst|dpram:inst1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                     ;
+------------------------------------+----------------------+----------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                  ;
; WIDTH_A                            ; 16                   ; Signed Integer                                           ;
; WIDTHAD_A                          ; 18                   ; Signed Integer                                           ;
; NUMWORDS_A                         ; 262144               ; Signed Integer                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; WIDTH_B                            ; 16                   ; Signed Integer                                           ;
; WIDTHAD_B                          ; 18                   ; Signed Integer                                           ;
; NUMWORDS_B                         ; 262144               ; Signed Integer                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                  ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                  ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                  ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                  ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                  ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                           ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                  ;
; CBXI_PARAMETER                     ; altsyncram_o6v3      ; Untyped                                                  ;
+------------------------------------+----------------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: recorder_module_looper:inst|LPM_COMPARE:inst24 ;
+------------------------+-----------+--------------------------------------------------------+
; Parameter Name         ; Value     ; Type                                                   ;
+------------------------+-----------+--------------------------------------------------------+
; lpm_width              ; 2         ; Untyped                                                ;
; LPM_REPRESENTATION     ; UNSIGNED  ; Untyped                                                ;
; LPM_PIPELINE           ; 0         ; Untyped                                                ;
; CHAIN_SIZE             ; 8         ; Untyped                                                ;
; ONE_INPUT_IS_CONSTANT  ; NO        ; Untyped                                                ;
; CARRY_CHAIN            ; MANUAL    ; Untyped                                                ;
; CASCADE_CHAIN          ; MANUAL    ; Untyped                                                ;
; CARRY_CHAIN_LENGTH     ; 48        ; CARRY_CHAIN_LENGTH                                     ;
; CASCADE_CHAIN_LENGTH   ; 2         ; CASCADE_CHAIN_LENGTH                                   ;
; DEVICE_FAMILY          ; Cyclone V ; Untyped                                                ;
; CBXI_PARAMETER         ; cmpr_ihd  ; Untyped                                                ;
; AUTO_CARRY_CHAINS      ; ON        ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF       ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS    ; ON        ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF       ; IGNORE_CASCADE                                         ;
+------------------------+-----------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: recorder_module_looper:inst|LPM_CONSTANT:inst3 ;
+--------------------+------------------+-----------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                ;
+--------------------+------------------+-----------------------------------------------------+
; LPM_WIDTH          ; 1                ; Untyped                                             ;
; LPM_CVALUE         ; 1                ; Signed Integer                                      ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                             ;
; CBXI_PARAMETER     ; lpm_constant_t64 ; Untyped                                             ;
+--------------------+------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Looper_integrator:inst3|lpm_divide:Div0 ;
+------------------------+----------------+------------------------------------------------+
; Parameter Name         ; Value          ; Type                                           ;
+------------------------+----------------+------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                        ;
; LPM_WIDTHD             ; 4              ; Untyped                                        ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                        ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                        ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                        ;
; CBXI_PARAMETER         ; lpm_divide_apo ; Untyped                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                 ;
+------------------------+----------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Partition Dependent Files                                                                                          ;
+-----------------------------------------------+-----------------------+---------+----------------------------------+
; File                                          ; Location              ; Library ; Checksum                         ;
+-----------------------------------------------+-----------------------+---------+----------------------------------+
; libraries/megafunctions/a_rdenreg.inc         ; Quartus Prime Install ; work    ; 3fcdce7559590d5a8afbe64788d201fb ;
; libraries/megafunctions/aglobal170.inc        ; Quartus Prime Install ; work    ; 5e51ccbc7a52298c3a01f3b5bfb59350 ;
; libraries/megafunctions/altdpram.inc          ; Quartus Prime Install ; work    ; 229c034d72d6c571b2f9af0f2aa5d997 ;
; libraries/megafunctions/altram.inc            ; Quartus Prime Install ; work    ; ad5518b39ffd3cf1df377e6360d1c9b6 ;
; libraries/megafunctions/altrom.inc            ; Quartus Prime Install ; work    ; 192b74eafa8debf2248ea73881e77f91 ;
; libraries/megafunctions/altshift.inc          ; Quartus Prime Install ; work    ; 5c767a29f11db3f131fc886ea42a52bd ;
; libraries/megafunctions/altsyncram.tdf        ; Quartus Prime Install ; work    ; 9f7ebd35576833d499d505ff5247528c ;
; libraries/megafunctions/comptree.inc          ; Quartus Prime Install ; work    ; 17f2438ef7f30db194fa362eabd6d61a ;
; libraries/megafunctions/lpm_compare.tdf       ; Quartus Prime Install ; work    ; 145cb958ff38299c086c86b2c0d3e07f ;
; libraries/megafunctions/lpm_constant.tdf      ; Quartus Prime Install ; work    ; e5e59e025a3829dfd6addc0dfcfec9fe ;
; libraries/megafunctions/lpm_decode.inc        ; Quartus Prime Install ; work    ; 10da69a8bbd590d66779e7a142f73790 ;
; libraries/megafunctions/lpm_mux.inc           ; Quartus Prime Install ; work    ; dd87bed90959d6126db09970164b7ba6 ;
; libraries/megafunctions/stratix_ram_block.inc ; Quartus Prime Install ; work    ; e3a03868917f0b3dd57b6ed1dd195f22 ;
; addr_counter.vhd                              ; Project Directory     ; work    ; cd2de31c03751b5664966b49cf157936 ;
; db/altsyncram_o6v3.tdf                        ; Project Directory     ; work    ; 381c2c72bd05d3b5436e457ee4ad27fc ;
; db/cmpr_ihd.tdf                               ; Project Directory     ; work    ; 374ffbb08f3ee6e8b3aad0df20e3b87e ;
; db/decode_sma.tdf                             ; Project Directory     ; work    ; b32be775cb7a55227d94741c713a2bfa ;
; db/mux_rib.tdf                                ; Project Directory     ; work    ; 9968ec5925c5f9b9b4bc20c3b85fb573 ;
; dpram.vhd                                     ; Project Directory     ; work    ; e87f64abb6ecb01c9c287e64612f286d ;
; experiement_digital_recorder.bdf              ; Project Directory     ; work    ; d24374458868cb0bc22e7775a218f612 ;
; Looper_integrator.vhd                         ; Project Directory     ; work    ; d2311223b9596ad1319e909e0ebdbceb ;
; prescaler.vhd                                 ; Project Directory     ; work    ; ab0edd5f20e20144765babc8c2e3ab39 ;
; recorder_module_looper.bdf                    ; Project Directory     ; work    ; a8da435d4d45af4f7a6dc97cc60ac85a ;
; SM/LooperSM.vhd                               ; Project Directory     ; work    ; 9c3bc222c53d286907a19e6f6f8010eb ;
+-----------------------------------------------+-----------------------+---------+----------------------------------+


+----------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition            ;
+--------------------------------------------------------+-------+
; Type                                                   ; Count ;
+--------------------------------------------------------+-------+
; arriav_ff                                              ; 281   ;
;     CLR                                                ; 29    ;
;     CLR SCLR                                           ; 64    ;
;     CLR SCLR SLD                                       ; 30    ;
;     ENA                                                ; 4     ;
;     ENA CLR                                            ; 26    ;
;     ENA CLR SCLR                                       ; 51    ;
;     ENA CLR SCLR SLD                                   ; 51    ;
;     ENA SCLR                                           ; 16    ;
;     plain                                              ; 10    ;
; arriav_lcell_comb                                      ; 1092  ;
;     arith                                              ; 421   ;
;         0 data inputs                                  ; 63    ;
;         1 data inputs                                  ; 117   ;
;         2 data inputs                                  ; 108   ;
;         3 data inputs                                  ; 28    ;
;         4 data inputs                                  ; 77    ;
;         5 data inputs                                  ; 28    ;
;     extend                                             ; 3     ;
;         7 data inputs                                  ; 3     ;
;     normal                                             ; 659   ;
;         1 data inputs                                  ; 1     ;
;         2 data inputs                                  ; 191   ;
;         3 data inputs                                  ; 73    ;
;         4 data inputs                                  ; 53    ;
;         5 data inputs                                  ; 107   ;
;         6 data inputs                                  ; 234   ;
;     shared                                             ; 9     ;
;         0 data inputs                                  ; 3     ;
;         2 data inputs                                  ; 3     ;
;         4 data inputs                                  ; 3     ;
; blackbox                                               ; 1     ;
;     audio_codec_controller:audio_codec_controller_inst ; 1     ;
; boundary_port                                          ; 21    ;
; stratixv_ram_block                                     ; 512   ;
;                                                        ;       ;
; Max LUT depth                                          ; 57.60 ;
; Average LUT depth                                      ; 18.92 ;
+--------------------------------------------------------+-------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                               ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                                                                      ; Type           ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                                                                              ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                                                                                                                                                                                                            ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; sld_data_bits                                   ; 118                                                                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; sld_trigger_bits                                ; 118                                                                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                                                                         ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_sample_depth                                ; 1024                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; sld_segment_size                                ; 1024                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                       ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                                                                       ; String         ;
; sld_inversion_mask_length                       ; 378                                                                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                                                                                                  ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; sld_storage_qualifier_bits                      ; 118                                                                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                                                                                                        ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                                                                                      ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 118                 ; 118              ; 1024         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------+
; Elapsed Time Per Partition                    ;
+--------------------------------+--------------+
; Partition Name                 ; Elapsed Time ;
+--------------------------------+--------------+
; sld_signaltap:auto_signaltap_0 ; 00:00:05     ;
; Top                            ; 00:00:05     ;
; sld_hub:auto_hub               ; 00:00:05     ;
+--------------------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition
    Info: Processing started: Mon Jun 04 17:30:32 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off experiement_digital_recorder -c experiement_digital_recorder
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file experiement_digital_recorder.bdf
    Info (12023): Found entity 1: experiement_digital_recorder
Info (12021): Found 2 design units, including 1 entities, in source file prescaler.vhd
    Info (12022): Found design unit 1: prescaler-behave File: Z:/Lab_git/lab_project/Looper_trial/prescaler.vhd Line: 26
    Info (12023): Found entity 1: prescaler File: Z:/Lab_git/lab_project/Looper_trial/prescaler.vhd Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file audio_codec_controller.qxp
    Info (12023): Found entity 1: audio_codec_controller File: Z:/Lab_git/lab_project/Looper_trial/audio_codec_controller.qxp Line: -1
Info (12021): Found 2 design units, including 1 entities, in source file addr_counter.vhd
    Info (12022): Found design unit 1: addr_counter-addr_counter_arch File: Z:/Lab_git/lab_project/Looper_trial/addr_counter.vhd Line: 15
    Info (12023): Found entity 1: addr_counter File: Z:/Lab_git/lab_project/Looper_trial/addr_counter.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file dpram.vhd
    Info (12022): Found design unit 1: dpram-SYN File: Z:/Lab_git/lab_project/Looper_trial/dpram.vhd Line: 57
    Info (12023): Found entity 1: dpram File: Z:/Lab_git/lab_project/Looper_trial/dpram.vhd Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file recorder_module_looper.bdf
    Info (12023): Found entity 1: recorder_module_looper
Info (12021): Found 2 design units, including 1 entities, in source file looper_integrator.vhd
    Info (12022): Found design unit 1: Looper_integrator-arc_Looper_integrator File: Z:/Lab_git/lab_project/Looper_trial/Looper_integrator.vhd Line: 34
    Info (12023): Found entity 1: Looper_integrator File: Z:/Lab_git/lab_project/Looper_trial/Looper_integrator.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file prescaler_new.vhd
    Info (12022): Found design unit 1: prescaler_new-behave File: Z:/Lab_git/lab_project/Looper_trial/prescaler_new.vhd Line: 26
    Info (12023): Found entity 1: prescaler_new File: Z:/Lab_git/lab_project/Looper_trial/prescaler_new.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file addr_counter_new.vhd
    Info (12022): Found design unit 1: addr_counter_new-addr_counter_new_arch File: Z:/Lab_git/lab_project/Looper_trial/addr_counter_new.vhd Line: 17
    Info (12023): Found entity 1: addr_counter_new File: Z:/Lab_git/lab_project/Looper_trial/addr_counter_new.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file sm/loopersm.vhd
    Info (12022): Found design unit 1: LooperSM-arc_LooperSM File: Z:/Lab_git/lab_project/Looper_trial/SM/LooperSM.vhd Line: 51
    Info (12023): Found entity 1: LooperSM File: Z:/Lab_git/lab_project/Looper_trial/SM/LooperSM.vhd Line: 10
Info (12127): Elaborating entity "experiement_digital_recorder" for the top level hierarchy
Info (12128): Elaborating entity "audio_codec_controller" for hierarchy "audio_codec_controller:audio_codec_controller_inst"
Info (12128): Elaborating entity "Looper_integrator" for hierarchy "Looper_integrator:inst3"
Info (12128): Elaborating entity "recorder_module_looper" for hierarchy "recorder_module_looper:inst"
Info (12128): Elaborating entity "prescaler" for hierarchy "recorder_module_looper:inst|prescaler:inst27"
Info (12128): Elaborating entity "LPM_CONSTANT" for hierarchy "recorder_module_looper:inst|LPM_CONSTANT:inst"
Info (12130): Elaborated megafunction instantiation "recorder_module_looper:inst|LPM_CONSTANT:inst"
Info (12133): Instantiated megafunction "recorder_module_looper:inst|LPM_CONSTANT:inst" with the following parameter:
    Info (12134): Parameter "LPM_CVALUE" = "2047"
    Info (12134): Parameter "LPM_WIDTH" = "11"
Info (12128): Elaborating entity "addr_counter" for hierarchy "recorder_module_looper:inst|addr_counter:inst4"
Info (12128): Elaborating entity "dpram" for hierarchy "recorder_module_looper:inst|dpram:inst1"
Info (12128): Elaborating entity "altsyncram" for hierarchy "recorder_module_looper:inst|dpram:inst1|altsyncram:altsyncram_component" File: Z:/Lab_git/lab_project/Looper_trial/dpram.vhd Line: 64
Info (12130): Elaborated megafunction instantiation "recorder_module_looper:inst|dpram:inst1|altsyncram:altsyncram_component" File: Z:/Lab_git/lab_project/Looper_trial/dpram.vhd Line: 64
Info (12133): Instantiated megafunction "recorder_module_looper:inst|dpram:inst1|altsyncram:altsyncram_component" with the following parameter: File: Z:/Lab_git/lab_project/Looper_trial/dpram.vhd Line: 64
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "262144"
    Info (12134): Parameter "numwords_b" = "262144"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "18"
    Info (12134): Parameter "widthad_b" = "18"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_o6v3.tdf
    Info (12023): Found entity 1: altsyncram_o6v3 File: Z:/Lab_git/lab_project/Looper_trial/db/altsyncram_o6v3.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_o6v3" for hierarchy "recorder_module_looper:inst|dpram:inst1|altsyncram:altsyncram_component|altsyncram_o6v3:auto_generated" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_sma.tdf
    Info (12023): Found entity 1: decode_sma File: Z:/Lab_git/lab_project/Looper_trial/db/decode_sma.tdf Line: 23
Info (12128): Elaborating entity "decode_sma" for hierarchy "recorder_module_looper:inst|dpram:inst1|altsyncram:altsyncram_component|altsyncram_o6v3:auto_generated|decode_sma:decode2" File: Z:/Lab_git/lab_project/Looper_trial/db/altsyncram_o6v3.tdf Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_rib.tdf
    Info (12023): Found entity 1: mux_rib File: Z:/Lab_git/lab_project/Looper_trial/db/mux_rib.tdf Line: 23
Info (12128): Elaborating entity "mux_rib" for hierarchy "recorder_module_looper:inst|dpram:inst1|altsyncram:altsyncram_component|altsyncram_o6v3:auto_generated|mux_rib:mux3" File: Z:/Lab_git/lab_project/Looper_trial/db/altsyncram_o6v3.tdf Line: 48
Info (12128): Elaborating entity "LPM_COMPARE" for hierarchy "recorder_module_looper:inst|LPM_COMPARE:inst24"
Info (12130): Elaborated megafunction instantiation "recorder_module_looper:inst|LPM_COMPARE:inst24"
Info (12133): Instantiated megafunction "recorder_module_looper:inst|LPM_COMPARE:inst24" with the following parameter:
    Info (12134): Parameter "LPM_WIDTH" = "2"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ihd.tdf
    Info (12023): Found entity 1: cmpr_ihd File: Z:/Lab_git/lab_project/Looper_trial/db/cmpr_ihd.tdf Line: 23
Info (12128): Elaborating entity "cmpr_ihd" for hierarchy "recorder_module_looper:inst|LPM_COMPARE:inst24|cmpr_ihd:auto_generated" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_compare.tdf Line: 281
Info (12128): Elaborating entity "LPM_CONSTANT" for hierarchy "recorder_module_looper:inst|LPM_CONSTANT:inst3"
Info (12130): Elaborated megafunction instantiation "recorder_module_looper:inst|LPM_CONSTANT:inst3"
Info (12133): Instantiated megafunction "recorder_module_looper:inst|LPM_CONSTANT:inst3" with the following parameter:
    Info (12134): Parameter "LPM_CVALUE" = "1"
    Info (12134): Parameter "LPM_WIDTH" = "1"
Info (12128): Elaborating entity "LooperSM" for hierarchy "LooperSM:inst1"
Warning (10036): Verilog HDL or VHDL warning at LooperSM.vhd(81): object "stpCounter" assigned a value but never read File: Z:/Lab_git/lab_project/Looper_trial/SM/LooperSM.vhd Line: 81
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7k84.tdf
    Info (12023): Found entity 1: altsyncram_7k84 File: Z:/Lab_git/lab_project/Looper_trial/db/altsyncram_7k84.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_blc.tdf
    Info (12023): Found entity 1: mux_blc File: Z:/Lab_git/lab_project/Looper_trial/db/mux_blc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf File: Z:/Lab_git/lab_project/Looper_trial/db/decode_vnf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_qai.tdf
    Info (12023): Found entity 1: cntr_qai File: Z:/Lab_git/lab_project/Looper_trial/db/cntr_qai.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_f9c.tdf
    Info (12023): Found entity 1: cmpr_f9c File: Z:/Lab_git/lab_project/Looper_trial/db/cmpr_f9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_q1j.tdf
    Info (12023): Found entity 1: cntr_q1j File: Z:/Lab_git/lab_project/Looper_trial/db/cntr_q1j.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_u8i.tdf
    Info (12023): Found entity 1: cntr_u8i File: Z:/Lab_git/lab_project/Looper_trial/db/cntr_u8i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf
    Info (12023): Found entity 1: cmpr_d9c File: Z:/Lab_git/lab_project/Looper_trial/db/cmpr_d9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri File: Z:/Lab_git/lab_project/Looper_trial/db/cntr_kri.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c File: Z:/Lab_git/lab_project/Looper_trial/db/cmpr_99c.tdf Line: 23
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2018.06.04.17:30:59 Progress: Loading sld6ddbbe67/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6ddbbe67/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: Z:/Lab_git/lab_project/Looper_trial/db/ip/sld6ddbbe67/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6ddbbe67/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: Z:/Lab_git/lab_project/Looper_trial/db/ip/sld6ddbbe67/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6ddbbe67/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: Z:/Lab_git/lab_project/Looper_trial/db/ip/sld6ddbbe67/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6ddbbe67/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: Z:/Lab_git/lab_project/Looper_trial/db/ip/sld6ddbbe67/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld6ddbbe67/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: Z:/Lab_git/lab_project/Looper_trial/db/ip/sld6ddbbe67/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: Z:/Lab_git/lab_project/Looper_trial/db/ip/sld6ddbbe67/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6ddbbe67/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: Z:/Lab_git/lab_project/Looper_trial/db/ip/sld6ddbbe67/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (12206): 3 design partitions require synthesis
    Info (12211): Partition "Top" requires synthesis because there were changes to its dependent source files
    Info (12211): Partition "sld_signaltap:auto_signaltap_0" requires synthesis because there were changes to its dependent source files
    Info (12211): Partition "sld_hub:auto_hub" requires synthesis because there were changes to its dependent source files
Info (12207): 1 design partition does not require synthesis
    Info (12227): Partition "audio_codec_controller:audio_codec_controller_inst" does not require synthesis because its netlist was imported from a bottom-up project
Warning (12240): Synthesis found one or more imported partitions that will be treated as black boxes for timing analysis during synthesis
Info (281037): Using 4 processors to synthesize 3 partitions in parallel
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition
    Info: Processing started: Mon Jun 04 17:31:09 2018
Info: Command: quartus_map --parallel=1 --helper=0 --helper_type=user_partition --partition=Top experiement_digital_recorder -c experiement_digital_recorder
Info (278001): Inferred 1 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Looper_integrator:inst3|Div0" File: Z:/Lab_git/lab_project/Looper_trial/Looper_integrator.vhd Line: 72
Info (12130): Elaborated megafunction instantiation "Looper_integrator:inst3|lpm_divide:Div0" File: Z:/Lab_git/lab_project/Looper_trial/Looper_integrator.vhd Line: 72
Info (12133): Instantiated megafunction "Looper_integrator:inst3|lpm_divide:Div0" with the following parameter: File: Z:/Lab_git/lab_project/Looper_trial/Looper_integrator.vhd Line: 72
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_apo.tdf
    Info (12023): Found entity 1: lpm_divide_apo File: Z:/Lab_git/lab_project/Looper_trial/db/lpm_divide_apo.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_jbg.tdf
    Info (12023): Found entity 1: abs_divider_jbg File: Z:/Lab_git/lab_project/Looper_trial/db/abs_divider_jbg.tdf Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_mve.tdf
    Info (12023): Found entity 1: alt_u_div_mve File: Z:/Lab_git/lab_project/Looper_trial/db/alt_u_div_mve.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_jn9.tdf
    Info (12023): Found entity 1: lpm_abs_jn9 File: Z:/Lab_git/lab_project/Looper_trial/db/lpm_abs_jn9.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_4p9.tdf
    Info (12023): Found entity 1: lpm_abs_4p9 File: Z:/Lab_git/lab_project/Looper_trial/db/lpm_abs_4p9.tdf Line: 23
Info (281020): Starting Logic Optimization and Technology Mapping for Top Partition
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "AUD_I2C_SDAT~synth"
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register recorder_module_looper:inst|prescaler:inst27|PRESCALER_COUNTER[31] will power up to Low File: Z:/Lab_git/lab_project/Looper_trial/prescaler.vhd Line: 38
    Critical Warning (18010): Register recorder_module_looper:inst|prescaler:inst27|PRESCALER_COUNTER[0] will power up to Low File: Z:/Lab_git/lab_project/Looper_trial/prescaler.vhd Line: 38
    Critical Warning (18010): Register recorder_module_looper:inst|addr_counter:inst4|counter[0] will power up to Low File: Z:/Lab_git/lab_project/Looper_trial/addr_counter.vhd Line: 25
    Critical Warning (18010): Register LooperSM:inst1|arch_Ch0END[31] will power up to Low File: Z:/Lab_git/lab_project/Looper_trial/SM/LooperSM.vhd Line: 86
    Critical Warning (18010): Register LooperSM:inst1|arch_Ch0END[0] will power up to Low File: Z:/Lab_git/lab_project/Looper_trial/SM/LooperSM.vhd Line: 86
    Critical Warning (18010): Register LooperSM:inst1|arch_Ch2END[31] will power up to Low File: Z:/Lab_git/lab_project/Looper_trial/SM/LooperSM.vhd Line: 86
    Critical Warning (18010): Register LooperSM:inst1|arch_Ch2END[0] will power up to Low File: Z:/Lab_git/lab_project/Looper_trial/SM/LooperSM.vhd Line: 86
    Critical Warning (18010): Register LooperSM:inst1|arch_Ch1END[31] will power up to Low File: Z:/Lab_git/lab_project/Looper_trial/SM/LooperSM.vhd Line: 86
    Critical Warning (18010): Register LooperSM:inst1|arch_Ch1END[0] will power up to Low File: Z:/Lab_git/lab_project/Looper_trial/SM/LooperSM.vhd Line: 86
    Critical Warning (18010): Register LooperSM:inst1|arch_Ch3END[31] will power up to Low File: Z:/Lab_git/lab_project/Looper_trial/SM/LooperSM.vhd Line: 86
    Critical Warning (18010): Register LooperSM:inst1|arch_Ch3END[0] will power up to Low File: Z:/Lab_git/lab_project/Looper_trial/SM/LooperSM.vhd Line: 86
    Critical Warning (18010): Register LooperSM:inst1|memEndAddr[0] will power up to High File: Z:/Lab_git/lab_project/Looper_trial/SM/LooperSM.vhd Line: 86
    Critical Warning (18010): Register LooperSM:inst1|memEndAddr[1] will power up to High File: Z:/Lab_git/lab_project/Looper_trial/SM/LooperSM.vhd Line: 86
    Critical Warning (18010): Register LooperSM:inst1|memEndAddr[2] will power up to High File: Z:/Lab_git/lab_project/Looper_trial/SM/LooperSM.vhd Line: 86
    Critical Warning (18010): Register LooperSM:inst1|memEndAddr[3] will power up to High File: Z:/Lab_git/lab_project/Looper_trial/SM/LooperSM.vhd Line: 86
    Critical Warning (18010): Register LooperSM:inst1|memEndAddr[4] will power up to High File: Z:/Lab_git/lab_project/Looper_trial/SM/LooperSM.vhd Line: 86
    Critical Warning (18010): Register LooperSM:inst1|memEndAddr[5] will power up to High File: Z:/Lab_git/lab_project/Looper_trial/SM/LooperSM.vhd Line: 86
    Critical Warning (18010): Register LooperSM:inst1|memEndAddr[6] will power up to High File: Z:/Lab_git/lab_project/Looper_trial/SM/LooperSM.vhd Line: 86
    Critical Warning (18010): Register LooperSM:inst1|memEndAddr[7] will power up to High File: Z:/Lab_git/lab_project/Looper_trial/SM/LooperSM.vhd Line: 86
    Critical Warning (18010): Register LooperSM:inst1|memEndAddr[8] will power up to High File: Z:/Lab_git/lab_project/Looper_trial/SM/LooperSM.vhd Line: 86
    Critical Warning (18010): Register LooperSM:inst1|memEndAddr[9] will power up to High File: Z:/Lab_git/lab_project/Looper_trial/SM/LooperSM.vhd Line: 86
    Critical Warning (18010): Register LooperSM:inst1|memEndAddr[10] will power up to High File: Z:/Lab_git/lab_project/Looper_trial/SM/LooperSM.vhd Line: 86
    Critical Warning (18010): Register LooperSM:inst1|memEndAddr[11] will power up to High File: Z:/Lab_git/lab_project/Looper_trial/SM/LooperSM.vhd Line: 86
    Critical Warning (18010): Register LooperSM:inst1|memEndAddr[12] will power up to High File: Z:/Lab_git/lab_project/Looper_trial/SM/LooperSM.vhd Line: 86
    Critical Warning (18010): Register LooperSM:inst1|memEndAddr[13] will power up to High File: Z:/Lab_git/lab_project/Looper_trial/SM/LooperSM.vhd Line: 86
    Critical Warning (18010): Register LooperSM:inst1|memEndAddr[14] will power up to High File: Z:/Lab_git/lab_project/Looper_trial/SM/LooperSM.vhd Line: 86
    Critical Warning (18010): Register LooperSM:inst1|memEndAddr[15] will power up to High File: Z:/Lab_git/lab_project/Looper_trial/SM/LooperSM.vhd Line: 86
    Critical Warning (18010): Register LooperSM:inst1|memEndAddr[16] will power up to High File: Z:/Lab_git/lab_project/Looper_trial/SM/LooperSM.vhd Line: 86
    Critical Warning (18010): Register LooperSM:inst1|memEndAddr[17] will power up to High File: Z:/Lab_git/lab_project/Looper_trial/SM/LooperSM.vhd Line: 86
    Critical Warning (18010): Register recorder_module_looper:inst|addr_counter:inst4|counter[31] will power up to Low File: Z:/Lab_git/lab_project/Looper_trial/addr_counter.vhd Line: 25
Info (21057): Implemented 1757 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 16 input pins
    Info (21059): Implemented 4 output pins
    Info (21060): Implemented 1 bidirectional pins
    Info (21061): Implemented 1223 logic cells
    Info (21064): Implemented 512 RAM segments
    Info (21071): Implemented 1 partitions
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 33 warnings
    Info: Peak virtual memory: 709 megabytes
    Info: Processing ended: Mon Jun 04 17:31:14 2018
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:10
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition
    Info: Processing started: Mon Jun 04 17:31:09 2018
Info: Command: quartus_map --parallel=1 --helper=2 --helper_type=user_partition --partition=sld_signaltap:auto_signaltap_0 experiement_digital_recorder -c experiement_digital_recorder
Info (281019): Starting Logic Optimization and Technology Mapping for Partition sld_signaltap:auto_signaltap_0
Info (286031): Timing-Driven Synthesis is running on partition "sld_signaltap:auto_signaltap_0"
Info (21057): Implemented 2674 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 423 input pins
    Info (21059): Implemented 251 output pins
    Info (21061): Implemented 1882 logic cells
    Info (21064): Implemented 118 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 674 megabytes
    Info: Processing ended: Mon Jun 04 17:31:13 2018
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:09
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition
    Info: Processing started: Mon Jun 04 17:31:09 2018
Info: Command: quartus_map --parallel=1 --helper=3 --helper_type=user_partition --partition=sld_hub:auto_hub experiement_digital_recorder -c experiement_digital_recorder
Info (281019): Starting Logic Optimization and Technology Mapping for Partition sld_hub:auto_hub
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (21057): Implemented 237 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 45 input pins
    Info (21059): Implemented 62 output pins
    Info (21061): Implemented 130 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 665 megabytes
    Info: Processing ended: Mon Jun 04 17:31:12 2018
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:06
Info (281038): Finished parallel synthesis of all partitions
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 36 warnings
    Info: Peak virtual memory: 834 megabytes
    Info: Processing ended: Mon Jun 04 17:31:17 2018
    Info: Elapsed time: 00:00:45
    Info: Total CPU time (on all processors): 00:01:08


