timestamp=1627588565084

[~A]
LastVerilogToplevel=top
ModifyID=1
Version=74
design.sv_testbench.sv=0*622*1388

[~MFT]
0=5|0work.mgf|1388|0
1=3|1work.mgf|1490|0
3=6|3work.mgf|2359|0

[$root]
A/$root=22|||1*0
BinL64/$root=3*0
SLP=3*106
Version=2020.04.130 (Linux64)|00000019789cd32dc9cc4d2d4e4ecc495530cc2bd6076205dde232a36c4b0071ae0864|c73a565f2ade592f8ac1c68f484c921688cc98b634fa63501b2018b861323d92

[m41]
A/m41=22|../design.sv|1|1*374
BinL64/m41=3*174
R=../design.sv|1
SLP=3*724
Version=2020.04.130 (Linux64)|00000019789cd32dc9cc4d2d4e4ecc495530cc2bd6076205dde232a36c4b0071ae0864|50b51622098a27a9458783870588b28170976345f8064f40af1cda2a95f2ec89

[top]
A/top=22|../testbench.sv|1|1*1490
BinL64/top=3*956
R=../testbench.sv|1
SLP=3*2359
Version=2020.04.130 (Linux64)|00000019789cd32dc9cc4d2d4e4ecc495530cc2bd6076205dde232a36c4b0071ae0864|f1fdecad8dc292011c024b8d633bc5c770976345f8064f40af1cda2a95f2ec89

[~U]
$root=12|0*0|
m41=12|0*182|
top=12|0*395||0x10
