# Generated by Yosys 0.55+46 (git sha1 aa1daa702, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3)
autoidx 9
attribute \dynports 1
attribute \src "dut.sv:1.1-36.10"
module \simple_memory
  parameter \WIDTH 8
  parameter \DEPTH 16
  parameter \ADDR_WIDTH 4
  wire $auto$rtlil.cc:2957:Not$4
  wire $auto$rtlil.cc:3004:And$6
  wire width 8 $auto$rtlil.cc:3092:Mux$2
  wire width 8 $auto$rtlil.cc:3092:Mux$8
  attribute \src "dut.sv:9.34-9.38"
  wire width 4 input 4 \addr
  attribute \src "dut.sv:6.34-6.37"
  wire input 1 \clk
  attribute \src "dut.sv:10.34-10.41"
  wire width 8 input 5 \data_in
  attribute \src "dut.sv:11.34-11.42"
  wire width 8 output 6 \data_out
  attribute \src "dut.sv:18.13-18.14"
  wire width 32 \i
  wire width 8 \memrd_memory_DATA
  attribute \src "dut.sv:7.34-7.37"
  wire input 2 \rst
  attribute \src "dut.sv:8.34-8.36"
  wire input 3 \we
  attribute \src "dut.sv:15.21-15.27"
  memory width 8 size 16 \memory
  cell $not $auto$process.cpp:1480:import_statement_sync$3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rst
    connect \Y $auto$rtlil.cc:2957:Not$4
  end
  cell $mux $auto$process.cpp:1713:import_assignment_sync$1
    parameter \WIDTH 8
    connect \A \data_out
    connect \B 8'00000000
    connect \S \rst
    connect \Y $auto$rtlil.cc:3092:Mux$2
  end
  cell $mux $auto$process.cpp:1713:import_assignment_sync$7
    parameter \WIDTH 8
    connect \A \data_out
    connect \B \memrd_memory_DATA
    connect \S $auto$rtlil.cc:2957:Not$4
    connect \Y $auto$rtlil.cc:3092:Mux$8
  end
  cell $and $auto$process.cpp:2078:import_if_stmt_sync$5
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2957:Not$4
    connect \B \we
    connect \Y $auto$rtlil.cc:3004:And$6
  end
  attribute \src "dut.sv:32.32-32.36"
  cell $memrd \memrd_memory
    parameter \ABITS 4
    parameter \CLK_ENABLE 0
    parameter \CLK_POLARITY 0
    parameter \MEMID "\\memory"
    parameter \TRANSPARENT 0
    parameter \WIDTH 8
    connect \ADDR \addr
    connect \CLK 1'x
    connect \DATA \memrd_memory_DATA
    connect \EN 1'1
  end
  attribute \always_ff 1
  attribute \src "dut.sv:19.5-34.8"
  process $proc$dut.sv:19$1
    sync posedge \clk
      update \data_out $auto$rtlil.cc:3092:Mux$2
      update \data_out $auto$rtlil.cc:3092:Mux$8
      memwr \memory \addr \data_in { $auto$rtlil.cc:3004:And$6 $auto$rtlil.cc:3004:And$6 $auto$rtlil.cc:3004:And$6 $auto$rtlil.cc:3004:And$6 $auto$rtlil.cc:3004:And$6 $auto$rtlil.cc:3004:And$6 $auto$rtlil.cc:3004:And$6 $auto$rtlil.cc:3004:And$6 } 0'x
  end
end
