// Generated for: spectre
// Design Netlist Generated on: Nov  7 09:49:33 2024
// Design library name: logic_gates
// Design cell name: lab3_nand_report
// Design view name: schematic
simulator lang=spectre
include "ade_e.scs"
global 0 vdd!
