# 1 "C:\\Users\\user\\ECLIPS~1\\TC275_~1\\bsw\\system\\interrupts.c"
# 1 "C:\\Users\\user\\eclipse-workspace\\tc275_erika3_day2\\out//"
# 1 "<built-in>"
#define __STDC__ 1
#define __STDC_VERSION__ 199901L
#define __STDC_HOSTED__ 1
#define __GNUC__ 4
#define __GNUC_MINOR__ 9
#define __GNUC_PATCHLEVEL__ 4
#define __VERSION__ "4.9.4 build on 2019-06-07"
#define __ATOMIC_RELAXED 0
#define __ATOMIC_SEQ_CST 5
#define __ATOMIC_ACQUIRE 2
#define __ATOMIC_RELEASE 3
#define __ATOMIC_ACQ_REL 4
#define __ATOMIC_CONSUME 1
#define __OPTIMIZE__ 1
#define __FAST_MATH__ 1
#define __FINITE_MATH_ONLY__ 1
#define __SIZEOF_INT__ 4
#define __SIZEOF_LONG__ 4
#define __SIZEOF_LONG_LONG__ 8
#define __SIZEOF_SHORT__ 2
#define __SIZEOF_FLOAT__ 4
#define __SIZEOF_DOUBLE__ 4
#define __SIZEOF_LONG_DOUBLE__ 8
#define __SIZEOF_SIZE_T__ 4
#define __CHAR_BIT__ 8
#define __BIGGEST_ALIGNMENT__ 4
#define __ORDER_LITTLE_ENDIAN__ 1234
#define __ORDER_BIG_ENDIAN__ 4321
#define __ORDER_PDP_ENDIAN__ 3412
#define __BYTE_ORDER__ __ORDER_LITTLE_ENDIAN__
#define __FLOAT_WORD_ORDER__ __ORDER_LITTLE_ENDIAN__
#define __SIZEOF_POINTER__ 4
#define __SIZE_TYPE__ long unsigned int
#define __PTRDIFF_TYPE__ long int
#define __WCHAR_TYPE__ int
#define __WINT_TYPE__ unsigned int
#define __INTMAX_TYPE__ long long int
#define __UINTMAX_TYPE__ long long unsigned int
#define __CHAR16_TYPE__ short unsigned int
#define __CHAR32_TYPE__ long unsigned int
#define __SIG_ATOMIC_TYPE__ int
#define __INT8_TYPE__ signed char
#define __INT16_TYPE__ short int
#define __INT32_TYPE__ long int
#define __INT64_TYPE__ long long int
#define __UINT8_TYPE__ unsigned char
#define __UINT16_TYPE__ short unsigned int
#define __UINT32_TYPE__ long unsigned int
#define __UINT64_TYPE__ long long unsigned int
#define __INT_LEAST8_TYPE__ signed char
#define __INT_LEAST16_TYPE__ short int
#define __INT_LEAST32_TYPE__ long int
#define __INT_LEAST64_TYPE__ long long int
#define __UINT_LEAST8_TYPE__ unsigned char
#define __UINT_LEAST16_TYPE__ short unsigned int
#define __UINT_LEAST32_TYPE__ long unsigned int
#define __UINT_LEAST64_TYPE__ long long unsigned int
#define __INT_FAST8_TYPE__ int
#define __INT_FAST16_TYPE__ int
#define __INT_FAST32_TYPE__ int
#define __INT_FAST64_TYPE__ long long int
#define __UINT_FAST8_TYPE__ unsigned int
#define __UINT_FAST16_TYPE__ unsigned int
#define __UINT_FAST32_TYPE__ unsigned int
#define __UINT_FAST64_TYPE__ long long unsigned int
#define __INTPTR_TYPE__ long int
#define __UINTPTR_TYPE__ long unsigned int
#define __has_include(STR) __has_include__(STR)
#define __has_include_next(STR) __has_include_next__(STR)
#define __GXX_ABI_VERSION 1002
#define __USING_SJLJ_EXCEPTIONS__ 1
#define __SCHAR_MAX__ 127
#define __SHRT_MAX__ 32767
#define __INT_MAX__ 2147483647
#define __LONG_MAX__ 2147483647L
#define __LONG_LONG_MAX__ 9223372036854775807LL
#define __WCHAR_MAX__ 2147483647
#define __WCHAR_MIN__ (-__WCHAR_MAX__ - 1)
#define __WINT_MAX__ 4294967295U
#define __WINT_MIN__ 0U
#define __PTRDIFF_MAX__ 2147483647L
#define __SIZE_MAX__ 4294967295UL
#define __INTMAX_MAX__ 9223372036854775807LL
#define __INTMAX_C(c) c ## LL
#define __UINTMAX_MAX__ 18446744073709551615ULL
#define __UINTMAX_C(c) c ## ULL
#define __SIG_ATOMIC_MAX__ 2147483647
#define __SIG_ATOMIC_MIN__ (-__SIG_ATOMIC_MAX__ - 1)
#define __INT8_MAX__ 127
#define __INT16_MAX__ 32767
#define __INT32_MAX__ 2147483647L
#define __INT64_MAX__ 9223372036854775807LL
#define __UINT8_MAX__ 255
#define __UINT16_MAX__ 65535
#define __UINT32_MAX__ 4294967295UL
#define __UINT64_MAX__ 18446744073709551615ULL
#define __INT_LEAST8_MAX__ 127
#define __INT8_C(c) c
#define __INT_LEAST16_MAX__ 32767
#define __INT16_C(c) c
#define __INT_LEAST32_MAX__ 2147483647L
#define __INT32_C(c) c ## L
#define __INT_LEAST64_MAX__ 9223372036854775807LL
#define __INT64_C(c) c ## LL
#define __UINT_LEAST8_MAX__ 255
#define __UINT8_C(c) c
#define __UINT_LEAST16_MAX__ 65535
#define __UINT16_C(c) c
#define __UINT_LEAST32_MAX__ 4294967295UL
#define __UINT32_C(c) c ## UL
#define __UINT_LEAST64_MAX__ 18446744073709551615ULL
#define __UINT64_C(c) c ## ULL
#define __INT_FAST8_MAX__ 2147483647
#define __INT_FAST16_MAX__ 2147483647
#define __INT_FAST32_MAX__ 2147483647
#define __INT_FAST64_MAX__ 9223372036854775807LL
#define __UINT_FAST8_MAX__ 4294967295U
#define __UINT_FAST16_MAX__ 4294967295U
#define __UINT_FAST32_MAX__ 4294967295U
#define __UINT_FAST64_MAX__ 18446744073709551615ULL
#define __INTPTR_MAX__ 2147483647L
#define __UINTPTR_MAX__ 4294967295UL
#define __GCC_IEC_559 0
#define __GCC_IEC_559_COMPLEX 0
#define __FLT_EVAL_METHOD__ 0
#define __DEC_EVAL_METHOD__ 2
#define __FLT_RADIX__ 2
#define __FLT_MANT_DIG__ 24
#define __FLT_DIG__ 6
#define __FLT_MIN_EXP__ (-125)
#define __FLT_MIN_10_EXP__ (-37)
#define __FLT_MAX_EXP__ 128
#define __FLT_MAX_10_EXP__ 38
#define __FLT_DECIMAL_DIG__ 9
#define __FLT_MAX__ 3.4028234663852886e+38F
#define __FLT_MIN__ 1.1754943508222875e-38F
#define __FLT_EPSILON__ 1.1920928955078125e-7F
#define __FLT_DENORM_MIN__ 1.4012984643248171e-45F
#define __FLT_HAS_DENORM__ 1
#define __FLT_HAS_INFINITY__ 1
#define __FLT_HAS_QUIET_NAN__ 1
#define __FP_FAST_FMAF 1
#define __DBL_MANT_DIG__ 24
#define __DBL_DIG__ 6
#define __DBL_MIN_EXP__ (-125)
#define __DBL_MIN_10_EXP__ (-37)
#define __DBL_MAX_EXP__ 128
#define __DBL_MAX_10_EXP__ 38
#define __DBL_DECIMAL_DIG__ 9
#define __DBL_MAX__ ((double)3.4028234663852886e+38L)
#define __DBL_MIN__ ((double)1.1754943508222875e-38L)
#define __DBL_EPSILON__ ((double)1.1920928955078125e-7L)
#define __DBL_DENORM_MIN__ ((double)1.4012984643248171e-45L)
#define __DBL_HAS_DENORM__ 1
#define __DBL_HAS_INFINITY__ 1
#define __DBL_HAS_QUIET_NAN__ 1
#define __FP_FAST_FMA 1
#define __LDBL_MANT_DIG__ 53
#define __LDBL_DIG__ 15
#define __LDBL_MIN_EXP__ (-1021)
#define __LDBL_MIN_10_EXP__ (-307)
#define __LDBL_MAX_EXP__ 1024
#define __LDBL_MAX_10_EXP__ 308
#define __DECIMAL_DIG__ 17
#define __LDBL_MAX__ 1.7976931348623157e+308L
#define __LDBL_MIN__ 2.2250738585072014e-308L
#define __LDBL_EPSILON__ 2.2204460492503131e-16L
#define __LDBL_DENORM_MIN__ 4.9406564584124654e-324L
#define __LDBL_HAS_DENORM__ 1
#define __LDBL_HAS_INFINITY__ 1
#define __LDBL_HAS_QUIET_NAN__ 1
#define __DEC32_MANT_DIG__ 7
#define __DEC32_MIN_EXP__ (-94)
#define __DEC32_MAX_EXP__ 97
#define __DEC32_MIN__ 1E-95DF
#define __DEC32_MAX__ 9.999999E96DF
#define __DEC32_EPSILON__ 1E-6DF
#define __DEC32_SUBNORMAL_MIN__ 0.000001E-95DF
#define __DEC64_MANT_DIG__ 16
#define __DEC64_MIN_EXP__ (-382)
#define __DEC64_MAX_EXP__ 385
#define __DEC64_MIN__ 1E-383DD
#define __DEC64_MAX__ 9.999999999999999E384DD
#define __DEC64_EPSILON__ 1E-15DD
#define __DEC64_SUBNORMAL_MIN__ 0.000000000000001E-383DD
#define __DEC128_MANT_DIG__ 34
#define __DEC128_MIN_EXP__ (-6142)
#define __DEC128_MAX_EXP__ 6145
#define __DEC128_MIN__ 1E-6143DL
#define __DEC128_MAX__ 9.999999999999999999999999999999999E6144DL
#define __DEC128_EPSILON__ 1E-33DL
#define __DEC128_SUBNORMAL_MIN__ 0.000000000000000000000000000000001E-6143DL
#define __REGISTER_PREFIX__ %
#define __USER_LABEL_PREFIX__ 
#define __GNUC_STDC_INLINE__ 1
#define __STRICT_ANSI__ 1
#define __GCC_ATOMIC_BOOL_LOCK_FREE 1
#define __GCC_ATOMIC_CHAR_LOCK_FREE 1
#define __GCC_ATOMIC_CHAR16_T_LOCK_FREE 1
#define __GCC_ATOMIC_CHAR32_T_LOCK_FREE 1
#define __GCC_ATOMIC_WCHAR_T_LOCK_FREE 1
#define __GCC_ATOMIC_SHORT_LOCK_FREE 1
#define __GCC_ATOMIC_INT_LOCK_FREE 1
#define __GCC_ATOMIC_LONG_LOCK_FREE 1
#define __GCC_ATOMIC_LLONG_LOCK_FREE 1
#define __GCC_ATOMIC_TEST_AND_SET_TRUEVAL 1
#define __GCC_ATOMIC_POINTER_LOCK_FREE 1
#define __PRAGMA_REDEFINE_EXTNAME 1
#define __SIZEOF_WCHAR_T__ 4
#define __SIZEOF_WINT_T__ 4
#define __SIZEOF_PTRDIFF_T__ 4
#define __HIGHTEC__ 1
#define __HAVE_SHORT_DOUBLE__ 1
#define __tricore 1
#define __tricore__ 1
#define __TRICORE__ 1
#define __TC161__ 1
#define __TRICORE_CORE__ 0x161
#define __TC27XX__ 1
#define __TRICORE_NAME__ 0x2700
#define __TRICORE_HAVE_DIV__ 1
#define __TRICORE_HAVE_FTOIZ__ 1
#define __TRICORE_HAVE_MOV64__ 1
#define __TRICORE_HAVE_FLOAT16__ 1
#define __BUILTIN_TRICORE_NOP 1
#define __BUILTIN_TRICORE_LROTATE 1
#define __BUILTIN_TRICORE_RROTATE 1
#define __BUILTIN_TRICORE_INSERT 1
#define __BUILTIN_TRICORE_IMASK 1
#define __BUILTIN_TRICORE_SWAPW 1
#define __BUILTIN_TRICORE_SWAPMSKW 1
#define __BUILTIN_TRICORE_CMPSWAPW 1
#define __BUILTIN_TRICORE_SATB 1
#define __BUILTIN_TRICORE_SATH 1
#define __BUILTIN_TRICORE_SATBU 1
#define __BUILTIN_TRICORE_SATHU 1
#define __BUILTIN_TRICORE_LDMST 1
#define __ELF__ 1
# 1 "<command-line>"
#define __HAVE_SHORT_DOUBLE__ 1
# 1 "C:\\Users\\user\\ECLIPS~1\\TC275_~1\\bsw\\system\\interrupts.c"







# 1 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0-infineon-1.0\\tricore\\include\\machine\\wdtcon.h" 1 3
# 28 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0-infineon-1.0\\tricore\\include\\machine\\wdtcon.h" 3
#define __wdtcon_h 
# 57 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0-infineon-1.0\\tricore\\include\\machine\\wdtcon.h" 3
extern void lock_wdtcon (void);
extern void unlock_wdtcon (void);

extern void WDT_Passwd (void);
extern void WDT_Modify (unsigned long modify, unsigned long mask);


extern void lock_safety_wdtcon (void);
extern void unlock_safety_wdtcon (void);
# 9 "C:\\Users\\user\\ECLIPS~1\\TC275_~1\\bsw\\system\\interrupts.c" 2
# 1 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0-infineon-1.0\\tricore\\include\\machine\\intrinsics.h" 1 3
# 28 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0-infineon-1.0\\tricore\\include\\machine\\intrinsics.h" 3
#define __INTRINSICS_H__ 

#undef __STRINGIFY
#define __STRINGIFY(x) #x
# 82 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0-infineon-1.0\\tricore\\include\\machine\\intrinsics.h" 3
#define __bisr(irq_level) __tric_bisr(irq_level)
#define __BISR(irq_level) __tric_bisr(irq_level)

#define __tric_bisr(irq_level) __asm__ volatile ("bisr " __STRINGIFY (irq_level) ::: "memory")


static __inline__ __attribute__((__always_inline__))
void _bisr (const unsigned __irq_level)
{
  __asm__ volatile ("bisr %0" :: "i" (__irq_level) : "memory");
}






#define __MFCR(regaddr) __tric_mfcr (regaddr)
#define __mfcr(regaddr) __tric_mfcr (regaddr)

#define __tric_mfcr(regaddr) (__extension__({ unsigned __res; __asm__ volatile ("mfcr %0, LO:" __STRINGIFY (regaddr) : "=d" (__res) :: "memory"); __res; }))







static __inline__ __attribute__((__always_inline__))
unsigned _mfcr (const unsigned __regaddr)
{
  unsigned __res;
  __asm__ volatile ("mfcr %0, LO:%1"
                    : "=d" (__res) : "i" (__regaddr) : "memory");
  return __res;
}






#define __MTCR(regaddr,val) __tric_mtcr (regaddr, val)
#define __mtcr(regaddr,val) __tric_mtcr (regaddr, val)

#define __tric_mtcr(regaddr,val) do { unsigned __newval = (unsigned) (val); __asm__ volatile ("mtcr LO:" __STRINGIFY (regaddr) ", %0" :: "d" (__newval) : "memory"); } while (0)






static __inline__ __attribute__((__always_inline__))
void _mtcr (const unsigned __regaddr, const unsigned __val)
{
  __asm__ volatile ("mtcr LO:%0, %1"
                    :: "i" (__regaddr), "d" (__val) : "memory");
}






#define __syscall(service) __tric_syscall (service)
#define __SYSCALL(service) __tric_syscall (service)

#define __tric_syscall(service) __asm__ volatile ("syscall "__STRINGIFY (service) ::: "memory")


static __inline__ __attribute__((__always_inline__))
void _syscall (const unsigned __service)
{
  __asm__ volatile ("syscall %0" :: "i" (__service) : "memory");
}






static __inline__ __attribute__((__always_inline__))
void _disable (void)
{
  __asm__ volatile ("disable" ::: "memory");
}

static __inline__ __attribute__((__always_inline__))
void _enable (void)
{
  __asm__ volatile ("enable" ::: "memory");
}

static __inline__ __attribute__((__always_inline__))
void _debug (void)
{
  __asm__ volatile ("debug" ::: "memory");
}

static __inline__ __attribute__((__always_inline__))
void _isync (void)
{
  __asm__ volatile ("isync" ::: "memory");
}

static __inline__ __attribute__((__always_inline__))
void _dsync (void)
{
  __asm__ volatile ("dsync" ::: "memory");
}

static __inline__ __attribute__((__always_inline__))
void _rstv (void)
{
  __asm__ volatile ("rstv" ::: "memory");
}

static __inline__ __attribute__((__always_inline__))
void _rslcx (void)
{
    __asm__ volatile ("rslcx" ::: "memory",
                      "d0", "d1", "d2", "d3", "d4", "d5", "d6", "d7",
                      "a2", "a3", "a4", "a5", "a6", "a7", "a11");
}


static __inline__ __attribute__((__always_inline__))
void _svlcx (void)
{
  __asm__ volatile ("svlcx" ::: "memory");
}

static __inline__ __attribute__((__always_inline__))
void _nop (void)
{
  __asm__ volatile ("nop" ::: "memory");
}
# 227 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0-infineon-1.0\\tricore\\include\\machine\\intrinsics.h" 3
static __inline__ __attribute__((__always_inline__))
void _restore (const int irqs_on)
{

  __asm__ volatile ("restore %0" :: "d" (irqs_on) : "memory");






}
# 248 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0-infineon-1.0\\tricore\\include\\machine\\intrinsics.h" 3
#define __CLZ(val) __builtin_clz (val)

#define __CTZ(val) __builtin_ctz (val)

#define __ABS(val) __builtin_abs (val)
# 10 "C:\\Users\\user\\ECLIPS~1\\TC275_~1\\bsw\\system\\interrupts.c" 2

# 1 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0-infineon-1.0\\tricore\\include\\tc27xd\\ifxcpu_bf.h" 1 3
# 28 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0-infineon-1.0\\tricore\\include\\tc27xd\\ifxcpu_bf.h" 3
#define IFXCPU_BF_H 1






#define IFX_CPU_A_ADDR_LEN (32u)


#define IFX_CPU_A_ADDR_MSK (0xffffffffu)


#define IFX_CPU_A_ADDR_OFF (0u)


#define IFX_CPU_BIV_BIV_LEN (31u)


#define IFX_CPU_BIV_BIV_MSK (0x7fffffffu)


#define IFX_CPU_BIV_BIV_OFF (1u)


#define IFX_CPU_BIV_VSS_LEN (1u)


#define IFX_CPU_BIV_VSS_MSK (0x1u)


#define IFX_CPU_BIV_VSS_OFF (0u)


#define IFX_CPU_BTV_BTV_LEN (31u)


#define IFX_CPU_BTV_BTV_MSK (0x7fffffffu)


#define IFX_CPU_BTV_BTV_OFF (1u)


#define IFX_CPU_CCNT_COUNTVALUE_LEN (31u)


#define IFX_CPU_CCNT_COUNTVALUE_MSK (0x7fffffffu)


#define IFX_CPU_CCNT_COUNTVALUE_OFF (0u)


#define IFX_CPU_CCNT_SOVF_LEN (1u)


#define IFX_CPU_CCNT_SOVF_MSK (0x1u)


#define IFX_CPU_CCNT_SOVF_OFF (31u)


#define IFX_CPU_CCTRL_CE_LEN (1u)


#define IFX_CPU_CCTRL_CE_MSK (0x1u)


#define IFX_CPU_CCTRL_CE_OFF (1u)


#define IFX_CPU_CCTRL_CM_LEN (1u)


#define IFX_CPU_CCTRL_CM_MSK (0x1u)


#define IFX_CPU_CCTRL_CM_OFF (0u)


#define IFX_CPU_CCTRL_M1_LEN (3u)


#define IFX_CPU_CCTRL_M1_MSK (0x7u)


#define IFX_CPU_CCTRL_M1_OFF (2u)


#define IFX_CPU_CCTRL_M2_LEN (3u)


#define IFX_CPU_CCTRL_M2_MSK (0x7u)


#define IFX_CPU_CCTRL_M2_OFF (5u)


#define IFX_CPU_CCTRL_M3_LEN (3u)


#define IFX_CPU_CCTRL_M3_MSK (0x7u)


#define IFX_CPU_CCTRL_M3_OFF (8u)


#define IFX_CPU_COMPAT_RM_LEN (1u)


#define IFX_CPU_COMPAT_RM_MSK (0x1u)


#define IFX_CPU_COMPAT_RM_OFF (3u)


#define IFX_CPU_COMPAT_SP_LEN (1u)


#define IFX_CPU_COMPAT_SP_MSK (0x1u)


#define IFX_CPU_COMPAT_SP_OFF (4u)


#define IFX_CPU_CORE_ID_CORE_ID_LEN (3u)


#define IFX_CPU_CORE_ID_CORE_ID_MSK (0x7u)


#define IFX_CPU_CORE_ID_CORE_ID_OFF (0u)


#define IFX_CPU_CPR_L_LOWBND_LEN (29u)


#define IFX_CPU_CPR_L_LOWBND_MSK (0x1fffffffu)


#define IFX_CPU_CPR_L_LOWBND_OFF (3u)


#define IFX_CPU_CPR_U_UPPBND_LEN (29u)


#define IFX_CPU_CPR_U_UPPBND_MSK (0x1fffffffu)


#define IFX_CPU_CPR_U_UPPBND_OFF (3u)


#define IFX_CPU_CPU_ID_MOD_32B_LEN (8u)


#define IFX_CPU_CPU_ID_MOD_32B_MSK (0xffu)


#define IFX_CPU_CPU_ID_MOD_32B_OFF (8u)


#define IFX_CPU_CPU_ID_MOD_LEN (16u)


#define IFX_CPU_CPU_ID_MOD_MSK (0xffffu)


#define IFX_CPU_CPU_ID_MOD_OFF (16u)


#define IFX_CPU_CPU_ID_MOD_REV_LEN (8u)


#define IFX_CPU_CPU_ID_MOD_REV_MSK (0xffu)


#define IFX_CPU_CPU_ID_MOD_REV_OFF (0u)


#define IFX_CPU_CPXE_XE_LEN (8u)


#define IFX_CPU_CPXE_XE_MSK (0xffu)


#define IFX_CPU_CPXE_XE_OFF (0u)


#define IFX_CPU_CREVT_BBM_LEN (1u)


#define IFX_CPU_CREVT_BBM_MSK (0x1u)


#define IFX_CPU_CREVT_BBM_OFF (3u)


#define IFX_CPU_CREVT_BOD_LEN (1u)


#define IFX_CPU_CREVT_BOD_MSK (0x1u)


#define IFX_CPU_CREVT_BOD_OFF (4u)


#define IFX_CPU_CREVT_CNT_LEN (2u)


#define IFX_CPU_CREVT_CNT_MSK (0x3u)


#define IFX_CPU_CREVT_CNT_OFF (6u)


#define IFX_CPU_CREVT_EVTA_LEN (3u)


#define IFX_CPU_CREVT_EVTA_MSK (0x7u)


#define IFX_CPU_CREVT_EVTA_OFF (0u)


#define IFX_CPU_CREVT_SUSP_LEN (1u)


#define IFX_CPU_CREVT_SUSP_MSK (0x1u)


#define IFX_CPU_CREVT_SUSP_OFF (5u)


#define IFX_CPU_CUS_ID_CID_LEN (3u)


#define IFX_CPU_CUS_ID_CID_MSK (0x7u)


#define IFX_CPU_CUS_ID_CID_OFF (0u)


#define IFX_CPU_D_DATA_LEN (32u)


#define IFX_CPU_D_DATA_MSK (0xffffffffu)


#define IFX_CPU_D_DATA_OFF (0u)


#define IFX_CPU_DATR_CFE_LEN (1u)


#define IFX_CPU_DATR_CFE_MSK (0x1u)


#define IFX_CPU_DATR_CFE_OFF (10u)


#define IFX_CPU_DATR_CWE_LEN (1u)


#define IFX_CPU_DATR_CWE_MSK (0x1u)


#define IFX_CPU_DATR_CWE_OFF (9u)


#define IFX_CPU_DATR_SBE_LEN (1u)


#define IFX_CPU_DATR_SBE_MSK (0x1u)


#define IFX_CPU_DATR_SBE_OFF (3u)


#define IFX_CPU_DATR_SME_LEN (1u)


#define IFX_CPU_DATR_SME_MSK (0x1u)


#define IFX_CPU_DATR_SME_OFF (15u)


#define IFX_CPU_DATR_SOE_LEN (1u)


#define IFX_CPU_DATR_SOE_MSK (0x1u)


#define IFX_CPU_DATR_SOE_OFF (14u)


#define IFX_CPU_DBGSR_DE_LEN (1u)


#define IFX_CPU_DBGSR_DE_MSK (0x1u)


#define IFX_CPU_DBGSR_DE_OFF (0u)


#define IFX_CPU_DBGSR_EVTSRC_LEN (5u)


#define IFX_CPU_DBGSR_EVTSRC_MSK (0x1fu)


#define IFX_CPU_DBGSR_EVTSRC_OFF (8u)


#define IFX_CPU_DBGSR_HALT_LEN (2u)


#define IFX_CPU_DBGSR_HALT_MSK (0x3u)


#define IFX_CPU_DBGSR_HALT_OFF (1u)


#define IFX_CPU_DBGSR_PEVT_LEN (1u)


#define IFX_CPU_DBGSR_PEVT_MSK (0x1u)


#define IFX_CPU_DBGSR_PEVT_OFF (7u)


#define IFX_CPU_DBGSR_PREVSUSP_LEN (1u)


#define IFX_CPU_DBGSR_PREVSUSP_MSK (0x1u)


#define IFX_CPU_DBGSR_PREVSUSP_OFF (6u)


#define IFX_CPU_DBGSR_SIH_LEN (1u)


#define IFX_CPU_DBGSR_SIH_MSK (0x1u)


#define IFX_CPU_DBGSR_SIH_OFF (3u)


#define IFX_CPU_DBGSR_SUSP_LEN (1u)


#define IFX_CPU_DBGSR_SUSP_MSK (0x1u)


#define IFX_CPU_DBGSR_SUSP_OFF (4u)


#define IFX_CPU_DBGTCR_DTA_LEN (1u)


#define IFX_CPU_DBGTCR_DTA_MSK (0x1u)


#define IFX_CPU_DBGTCR_DTA_OFF (0u)


#define IFX_CPU_DCON0_DCBYP_LEN (1u)


#define IFX_CPU_DCON0_DCBYP_MSK (0x1u)


#define IFX_CPU_DCON0_DCBYP_OFF (1u)


#define IFX_CPU_DCON2_DCACHE_SZE_LEN (16u)


#define IFX_CPU_DCON2_DCACHE_SZE_MSK (0xffffu)


#define IFX_CPU_DCON2_DCACHE_SZE_OFF (0u)


#define IFX_CPU_DCON2_DSCRATCH_SZE_LEN (16u)


#define IFX_CPU_DCON2_DSCRATCH_SZE_MSK (0xffffu)


#define IFX_CPU_DCON2_DSCRATCH_SZE_OFF (16u)


#define IFX_CPU_DCX_DCXVALUE_LEN (26u)


#define IFX_CPU_DCX_DCXVALUE_MSK (0x3ffffffu)


#define IFX_CPU_DCX_DCXVALUE_OFF (6u)


#define IFX_CPU_DEADD_ERROR_ADDRESS_LEN (32u)


#define IFX_CPU_DEADD_ERROR_ADDRESS_MSK (0xffffffffu)


#define IFX_CPU_DEADD_ERROR_ADDRESS_OFF (0u)


#define IFX_CPU_DIEAR_TA_LEN (32u)


#define IFX_CPU_DIEAR_TA_MSK (0xffffffffu)


#define IFX_CPU_DIEAR_TA_OFF (0u)


#define IFX_CPU_DIETR_E_INFO_LEN (6u)


#define IFX_CPU_DIETR_E_INFO_MSK (0x3fu)


#define IFX_CPU_DIETR_E_INFO_OFF (5u)


#define IFX_CPU_DIETR_IE_BI_LEN (1u)


#define IFX_CPU_DIETR_IE_BI_MSK (0x1u)


#define IFX_CPU_DIETR_IE_BI_OFF (4u)


#define IFX_CPU_DIETR_IE_BS_LEN (1u)


#define IFX_CPU_DIETR_IE_BS_MSK (0x1u)


#define IFX_CPU_DIETR_IE_BS_OFF (13u)


#define IFX_CPU_DIETR_IE_C_LEN (1u)


#define IFX_CPU_DIETR_IE_C_MSK (0x1u)


#define IFX_CPU_DIETR_IE_C_OFF (2u)


#define IFX_CPU_DIETR_IE_DUAL_LEN (1u)


#define IFX_CPU_DIETR_IE_DUAL_MSK (0x1u)


#define IFX_CPU_DIETR_IE_DUAL_OFF (11u)


#define IFX_CPU_DIETR_IE_S_LEN (1u)


#define IFX_CPU_DIETR_IE_S_MSK (0x1u)


#define IFX_CPU_DIETR_IE_S_OFF (3u)


#define IFX_CPU_DIETR_IE_SP_LEN (1u)


#define IFX_CPU_DIETR_IE_SP_MSK (0x1u)


#define IFX_CPU_DIETR_IE_SP_OFF (12u)


#define IFX_CPU_DIETR_IE_T_LEN (1u)


#define IFX_CPU_DIETR_IE_T_MSK (0x1u)


#define IFX_CPU_DIETR_IE_T_OFF (1u)


#define IFX_CPU_DIETR_IED_LEN (1u)


#define IFX_CPU_DIETR_IED_MSK (0x1u)


#define IFX_CPU_DIETR_IED_OFF (0u)


#define IFX_CPU_DMS_DMSVALUE_LEN (31u)


#define IFX_CPU_DMS_DMSVALUE_MSK (0x7fffffffu)


#define IFX_CPU_DMS_DMSVALUE_OFF (1u)


#define IFX_CPU_DPR_L_LOWBND_LEN (29u)


#define IFX_CPU_DPR_L_LOWBND_MSK (0x1fffffffu)


#define IFX_CPU_DPR_L_LOWBND_OFF (3u)


#define IFX_CPU_DPR_U_UPPBND_LEN (29u)


#define IFX_CPU_DPR_U_UPPBND_MSK (0x1fffffffu)


#define IFX_CPU_DPR_U_UPPBND_OFF (3u)


#define IFX_CPU_DPRE_RE_LEN (16u)


#define IFX_CPU_DPRE_RE_MSK (0xffffu)


#define IFX_CPU_DPRE_RE_OFF (0u)


#define IFX_CPU_DPWE_WE_LEN (16u)


#define IFX_CPU_DPWE_WE_MSK (0xffffu)


#define IFX_CPU_DPWE_WE_OFF (0u)


#define IFX_CPU_DSTR_ALN_LEN (1u)


#define IFX_CPU_DSTR_ALN_MSK (0x1u)


#define IFX_CPU_DSTR_ALN_OFF (24u)


#define IFX_CPU_DSTR_CAC_LEN (1u)


#define IFX_CPU_DSTR_CAC_MSK (0x1u)


#define IFX_CPU_DSTR_CAC_OFF (18u)


#define IFX_CPU_DSTR_CLE_LEN (1u)


#define IFX_CPU_DSTR_CLE_MSK (0x1u)


#define IFX_CPU_DSTR_CLE_OFF (20u)


#define IFX_CPU_DSTR_CRE_LEN (1u)


#define IFX_CPU_DSTR_CRE_MSK (0x1u)


#define IFX_CPU_DSTR_CRE_OFF (6u)


#define IFX_CPU_DSTR_DTME_LEN (1u)


#define IFX_CPU_DSTR_DTME_MSK (0x1u)


#define IFX_CPU_DSTR_DTME_OFF (14u)


#define IFX_CPU_DSTR_GAE_LEN (1u)


#define IFX_CPU_DSTR_GAE_MSK (0x1u)


#define IFX_CPU_DSTR_GAE_OFF (1u)


#define IFX_CPU_DSTR_LBE_LEN (1u)


#define IFX_CPU_DSTR_LBE_MSK (0x1u)


#define IFX_CPU_DSTR_LBE_OFF (2u)


#define IFX_CPU_DSTR_LOE_LEN (1u)


#define IFX_CPU_DSTR_LOE_MSK (0x1u)


#define IFX_CPU_DSTR_LOE_OFF (15u)


#define IFX_CPU_DSTR_MPE_LEN (1u)


#define IFX_CPU_DSTR_MPE_MSK (0x1u)


#define IFX_CPU_DSTR_MPE_OFF (19u)


#define IFX_CPU_DSTR_SCE_LEN (1u)


#define IFX_CPU_DSTR_SCE_MSK (0x1u)


#define IFX_CPU_DSTR_SCE_OFF (17u)


#define IFX_CPU_DSTR_SDE_LEN (1u)


#define IFX_CPU_DSTR_SDE_MSK (0x1u)


#define IFX_CPU_DSTR_SDE_OFF (16u)


#define IFX_CPU_DSTR_SRE_LEN (1u)


#define IFX_CPU_DSTR_SRE_MSK (0x1u)


#define IFX_CPU_DSTR_SRE_OFF (0u)


#define IFX_CPU_EXEVT_BBM_LEN (1u)


#define IFX_CPU_EXEVT_BBM_MSK (0x1u)


#define IFX_CPU_EXEVT_BBM_OFF (3u)


#define IFX_CPU_EXEVT_BOD_LEN (1u)


#define IFX_CPU_EXEVT_BOD_MSK (0x1u)


#define IFX_CPU_EXEVT_BOD_OFF (4u)


#define IFX_CPU_EXEVT_CNT_LEN (2u)


#define IFX_CPU_EXEVT_CNT_MSK (0x3u)


#define IFX_CPU_EXEVT_CNT_OFF (6u)


#define IFX_CPU_EXEVT_EVTA_LEN (3u)


#define IFX_CPU_EXEVT_EVTA_MSK (0x7u)


#define IFX_CPU_EXEVT_EVTA_OFF (0u)


#define IFX_CPU_EXEVT_SUSP_LEN (1u)


#define IFX_CPU_EXEVT_SUSP_MSK (0x1u)


#define IFX_CPU_EXEVT_SUSP_OFF (5u)


#define IFX_CPU_FCX_FCXO_LEN (16u)


#define IFX_CPU_FCX_FCXO_MSK (0xffffu)


#define IFX_CPU_FCX_FCXO_OFF (0u)


#define IFX_CPU_FCX_FCXS_LEN (4u)


#define IFX_CPU_FCX_FCXS_MSK (0xfu)


#define IFX_CPU_FCX_FCXS_OFF (16u)


#define IFX_CPU_FPU_TRAP_CON_FI_LEN (1u)


#define IFX_CPU_FPU_TRAP_CON_FI_MSK (0x1u)


#define IFX_CPU_FPU_TRAP_CON_FI_OFF (30u)


#define IFX_CPU_FPU_TRAP_CON_FIE_LEN (1u)


#define IFX_CPU_FPU_TRAP_CON_FIE_MSK (0x1u)


#define IFX_CPU_FPU_TRAP_CON_FIE_OFF (22u)


#define IFX_CPU_FPU_TRAP_CON_FU_LEN (1u)


#define IFX_CPU_FPU_TRAP_CON_FU_MSK (0x1u)


#define IFX_CPU_FPU_TRAP_CON_FU_OFF (27u)


#define IFX_CPU_FPU_TRAP_CON_FUE_LEN (1u)


#define IFX_CPU_FPU_TRAP_CON_FUE_MSK (0x1u)


#define IFX_CPU_FPU_TRAP_CON_FUE_OFF (19u)


#define IFX_CPU_FPU_TRAP_CON_FV_LEN (1u)


#define IFX_CPU_FPU_TRAP_CON_FV_MSK (0x1u)


#define IFX_CPU_FPU_TRAP_CON_FV_OFF (29u)


#define IFX_CPU_FPU_TRAP_CON_FVE_LEN (1u)


#define IFX_CPU_FPU_TRAP_CON_FVE_MSK (0x1u)


#define IFX_CPU_FPU_TRAP_CON_FVE_OFF (21u)


#define IFX_CPU_FPU_TRAP_CON_FX_LEN (1u)


#define IFX_CPU_FPU_TRAP_CON_FX_MSK (0x1u)


#define IFX_CPU_FPU_TRAP_CON_FX_OFF (26u)


#define IFX_CPU_FPU_TRAP_CON_FXE_LEN (1u)


#define IFX_CPU_FPU_TRAP_CON_FXE_MSK (0x1u)


#define IFX_CPU_FPU_TRAP_CON_FXE_OFF (18u)


#define IFX_CPU_FPU_TRAP_CON_FZ_LEN (1u)


#define IFX_CPU_FPU_TRAP_CON_FZ_MSK (0x1u)


#define IFX_CPU_FPU_TRAP_CON_FZ_OFF (28u)


#define IFX_CPU_FPU_TRAP_CON_FZE_LEN (1u)


#define IFX_CPU_FPU_TRAP_CON_FZE_MSK (0x1u)


#define IFX_CPU_FPU_TRAP_CON_FZE_OFF (20u)


#define IFX_CPU_FPU_TRAP_CON_RM_LEN (2u)


#define IFX_CPU_FPU_TRAP_CON_RM_MSK (0x3u)


#define IFX_CPU_FPU_TRAP_CON_RM_OFF (8u)


#define IFX_CPU_FPU_TRAP_CON_TCL_LEN (1u)


#define IFX_CPU_FPU_TRAP_CON_TCL_MSK (0x1u)


#define IFX_CPU_FPU_TRAP_CON_TCL_OFF (1u)


#define IFX_CPU_FPU_TRAP_CON_TST_LEN (1u)


#define IFX_CPU_FPU_TRAP_CON_TST_MSK (0x1u)


#define IFX_CPU_FPU_TRAP_CON_TST_OFF (0u)


#define IFX_CPU_FPU_TRAP_OPC_DREG_LEN (4u)


#define IFX_CPU_FPU_TRAP_OPC_DREG_MSK (0xfu)


#define IFX_CPU_FPU_TRAP_OPC_DREG_OFF (16u)


#define IFX_CPU_FPU_TRAP_OPC_FMT_LEN (1u)


#define IFX_CPU_FPU_TRAP_OPC_FMT_MSK (0x1u)


#define IFX_CPU_FPU_TRAP_OPC_FMT_OFF (8u)


#define IFX_CPU_FPU_TRAP_OPC_OPC_LEN (8u)


#define IFX_CPU_FPU_TRAP_OPC_OPC_MSK (0xffu)


#define IFX_CPU_FPU_TRAP_OPC_OPC_OFF (0u)


#define IFX_CPU_FPU_TRAP_PC_PC_LEN (32u)


#define IFX_CPU_FPU_TRAP_PC_PC_MSK (0xffffffffu)


#define IFX_CPU_FPU_TRAP_PC_PC_OFF (0u)


#define IFX_CPU_FPU_TRAP_SRC1_SRC1_LEN (32u)


#define IFX_CPU_FPU_TRAP_SRC1_SRC1_MSK (0xffffffffu)


#define IFX_CPU_FPU_TRAP_SRC1_SRC1_OFF (0u)


#define IFX_CPU_FPU_TRAP_SRC2_SRC2_LEN (32u)


#define IFX_CPU_FPU_TRAP_SRC2_SRC2_MSK (0xffffffffu)


#define IFX_CPU_FPU_TRAP_SRC2_SRC2_OFF (0u)


#define IFX_CPU_FPU_TRAP_SRC3_SRC3_LEN (32u)


#define IFX_CPU_FPU_TRAP_SRC3_SRC3_MSK (0xffffffffu)


#define IFX_CPU_FPU_TRAP_SRC3_SRC3_OFF (0u)


#define IFX_CPU_ICNT_COUNTVALUE_LEN (31u)


#define IFX_CPU_ICNT_COUNTVALUE_MSK (0x7fffffffu)


#define IFX_CPU_ICNT_COUNTVALUE_OFF (0u)


#define IFX_CPU_ICNT_SOVF_LEN (1u)


#define IFX_CPU_ICNT_SOVF_MSK (0x1u)


#define IFX_CPU_ICNT_SOVF_OFF (31u)


#define IFX_CPU_ICR_CCPN_LEN (10u)


#define IFX_CPU_ICR_CCPN_MSK (0x3ffu)


#define IFX_CPU_ICR_CCPN_OFF (0u)


#define IFX_CPU_ICR_IE_LEN (1u)


#define IFX_CPU_ICR_IE_MSK (0x1u)


#define IFX_CPU_ICR_IE_OFF (15u)


#define IFX_CPU_ICR_PIPN_LEN (10u)


#define IFX_CPU_ICR_PIPN_MSK (0x3ffu)


#define IFX_CPU_ICR_PIPN_OFF (16u)


#define IFX_CPU_ISP_ISP_LEN (32u)


#define IFX_CPU_ISP_ISP_MSK (0xffffffffu)


#define IFX_CPU_ISP_ISP_OFF (0u)


#define IFX_CPU_LCX_LCXO_LEN (16u)


#define IFX_CPU_LCX_LCXO_MSK (0xffffu)


#define IFX_CPU_LCX_LCXO_OFF (0u)


#define IFX_CPU_LCX_LCXS_LEN (4u)


#define IFX_CPU_LCX_LCXS_MSK (0xfu)


#define IFX_CPU_LCX_LCXS_OFF (16u)


#define IFX_CPU_M1CNT_COUNTVALUE_LEN (31u)


#define IFX_CPU_M1CNT_COUNTVALUE_MSK (0x7fffffffu)


#define IFX_CPU_M1CNT_COUNTVALUE_OFF (0u)


#define IFX_CPU_M1CNT_SOVF_LEN (1u)


#define IFX_CPU_M1CNT_SOVF_MSK (0x1u)


#define IFX_CPU_M1CNT_SOVF_OFF (31u)


#define IFX_CPU_M2CNT_COUNTVALUE_LEN (31u)


#define IFX_CPU_M2CNT_COUNTVALUE_MSK (0x7fffffffu)


#define IFX_CPU_M2CNT_COUNTVALUE_OFF (0u)


#define IFX_CPU_M2CNT_SOVF_LEN (1u)


#define IFX_CPU_M2CNT_SOVF_MSK (0x1u)


#define IFX_CPU_M2CNT_SOVF_OFF (31u)


#define IFX_CPU_M3CNT_COUNTVALUE_LEN (31u)


#define IFX_CPU_M3CNT_COUNTVALUE_MSK (0x7fffffffu)


#define IFX_CPU_M3CNT_COUNTVALUE_OFF (0u)


#define IFX_CPU_M3CNT_SOVF_LEN (1u)


#define IFX_CPU_M3CNT_SOVF_MSK (0x1u)


#define IFX_CPU_M3CNT_SOVF_OFF (31u)


#define IFX_CPU_PC_PC_LEN (31u)


#define IFX_CPU_PC_PC_MSK (0x7fffffffu)


#define IFX_CPU_PC_PC_OFF (1u)


#define IFX_CPU_PCON0_PCBYP_LEN (1u)


#define IFX_CPU_PCON0_PCBYP_MSK (0x1u)


#define IFX_CPU_PCON0_PCBYP_OFF (1u)


#define IFX_CPU_PCON1_PBINV_LEN (1u)


#define IFX_CPU_PCON1_PBINV_MSK (0x1u)


#define IFX_CPU_PCON1_PBINV_OFF (1u)


#define IFX_CPU_PCON1_PCINV_LEN (1u)


#define IFX_CPU_PCON1_PCINV_MSK (0x1u)


#define IFX_CPU_PCON1_PCINV_OFF (0u)


#define IFX_CPU_PCON2_PCACHE_SZE_LEN (16u)


#define IFX_CPU_PCON2_PCACHE_SZE_MSK (0xffffu)


#define IFX_CPU_PCON2_PCACHE_SZE_OFF (0u)


#define IFX_CPU_PCON2_PSCRATCH_SZE_LEN (16u)


#define IFX_CPU_PCON2_PSCRATCH_SZE_MSK (0xffffu)


#define IFX_CPU_PCON2_PSCRATCH_SZE_OFF (16u)


#define IFX_CPU_PCXI_PCPN_LEN (10u)


#define IFX_CPU_PCXI_PCPN_MSK (0x3ffu)


#define IFX_CPU_PCXI_PCPN_OFF (22u)


#define IFX_CPU_PCXI_PCXO_LEN (16u)


#define IFX_CPU_PCXI_PCXO_MSK (0xffffu)


#define IFX_CPU_PCXI_PCXO_OFF (0u)


#define IFX_CPU_PCXI_PCXS_LEN (4u)


#define IFX_CPU_PCXI_PCXS_MSK (0xfu)


#define IFX_CPU_PCXI_PCXS_OFF (16u)


#define IFX_CPU_PCXI_PIE_LEN (1u)


#define IFX_CPU_PCXI_PIE_MSK (0x1u)


#define IFX_CPU_PCXI_PIE_OFF (21u)


#define IFX_CPU_PCXI_UL_LEN (1u)


#define IFX_CPU_PCXI_UL_MSK (0x1u)


#define IFX_CPU_PCXI_UL_OFF (20u)


#define IFX_CPU_PIEAR_TA_LEN (32u)


#define IFX_CPU_PIEAR_TA_MSK (0xffffffffu)


#define IFX_CPU_PIEAR_TA_OFF (0u)


#define IFX_CPU_PIETR_E_INFO_LEN (6u)


#define IFX_CPU_PIETR_E_INFO_MSK (0x3fu)


#define IFX_CPU_PIETR_E_INFO_OFF (5u)


#define IFX_CPU_PIETR_IE_BI_LEN (1u)


#define IFX_CPU_PIETR_IE_BI_MSK (0x1u)


#define IFX_CPU_PIETR_IE_BI_OFF (4u)


#define IFX_CPU_PIETR_IE_BS_LEN (1u)


#define IFX_CPU_PIETR_IE_BS_MSK (0x1u)


#define IFX_CPU_PIETR_IE_BS_OFF (13u)


#define IFX_CPU_PIETR_IE_C_LEN (1u)


#define IFX_CPU_PIETR_IE_C_MSK (0x1u)


#define IFX_CPU_PIETR_IE_C_OFF (2u)


#define IFX_CPU_PIETR_IE_DUAL_LEN (1u)


#define IFX_CPU_PIETR_IE_DUAL_MSK (0x1u)


#define IFX_CPU_PIETR_IE_DUAL_OFF (11u)


#define IFX_CPU_PIETR_IE_S_LEN (1u)


#define IFX_CPU_PIETR_IE_S_MSK (0x1u)


#define IFX_CPU_PIETR_IE_S_OFF (3u)


#define IFX_CPU_PIETR_IE_SP_LEN (1u)


#define IFX_CPU_PIETR_IE_SP_MSK (0x1u)


#define IFX_CPU_PIETR_IE_SP_OFF (12u)


#define IFX_CPU_PIETR_IE_T_LEN (1u)


#define IFX_CPU_PIETR_IE_T_MSK (0x1u)


#define IFX_CPU_PIETR_IE_T_OFF (1u)


#define IFX_CPU_PIETR_IED_LEN (1u)


#define IFX_CPU_PIETR_IED_MSK (0x1u)


#define IFX_CPU_PIETR_IED_OFF (0u)


#define IFX_CPU_PMA0_DAC_LEN (3u)


#define IFX_CPU_PMA0_DAC_MSK (0x7u)


#define IFX_CPU_PMA0_DAC_OFF (13u)


#define IFX_CPU_PMA1_CAC_LEN (2u)


#define IFX_CPU_PMA1_CAC_MSK (0x3u)


#define IFX_CPU_PMA1_CAC_OFF (14u)


#define IFX_CPU_PMA2_PSI_LEN (16u)


#define IFX_CPU_PMA2_PSI_MSK (0xffffu)


#define IFX_CPU_PMA2_PSI_OFF (0u)


#define IFX_CPU_PSTR_FBE_LEN (1u)


#define IFX_CPU_PSTR_FBE_MSK (0x1u)


#define IFX_CPU_PSTR_FBE_OFF (2u)


#define IFX_CPU_PSTR_FME_LEN (1u)


#define IFX_CPU_PSTR_FME_MSK (0x1u)


#define IFX_CPU_PSTR_FME_OFF (14u)


#define IFX_CPU_PSTR_FPE_LEN (1u)


#define IFX_CPU_PSTR_FPE_MSK (0x1u)


#define IFX_CPU_PSTR_FPE_OFF (12u)


#define IFX_CPU_PSTR_FRE_LEN (1u)


#define IFX_CPU_PSTR_FRE_MSK (0x1u)


#define IFX_CPU_PSTR_FRE_OFF (0u)


#define IFX_CPU_PSW_AV_LEN (1u)


#define IFX_CPU_PSW_AV_MSK (0x1u)


#define IFX_CPU_PSW_AV_OFF (28u)


#define IFX_CPU_PSW_C_LEN (1u)


#define IFX_CPU_PSW_C_MSK (0x1u)


#define IFX_CPU_PSW_C_OFF (31u)


#define IFX_CPU_PSW_CDC_LEN (7u)


#define IFX_CPU_PSW_CDC_MSK (0x7fu)


#define IFX_CPU_PSW_CDC_OFF (0u)


#define IFX_CPU_PSW_CDE_LEN (1u)


#define IFX_CPU_PSW_CDE_MSK (0x1u)


#define IFX_CPU_PSW_CDE_OFF (7u)


#define IFX_CPU_PSW_GW_LEN (1u)


#define IFX_CPU_PSW_GW_MSK (0x1u)


#define IFX_CPU_PSW_GW_OFF (8u)


#define IFX_CPU_PSW_IO_LEN (2u)


#define IFX_CPU_PSW_IO_MSK (0x3u)


#define IFX_CPU_PSW_IO_OFF (10u)


#define IFX_CPU_PSW_IS_LEN (1u)


#define IFX_CPU_PSW_IS_MSK (0x1u)


#define IFX_CPU_PSW_IS_OFF (9u)


#define IFX_CPU_PSW_PRS_LEN (2u)


#define IFX_CPU_PSW_PRS_MSK (0x3u)


#define IFX_CPU_PSW_PRS_OFF (12u)


#define IFX_CPU_PSW_S_LEN (1u)


#define IFX_CPU_PSW_S_MSK (0x1u)


#define IFX_CPU_PSW_S_OFF (14u)


#define IFX_CPU_PSW_SAV_LEN (1u)


#define IFX_CPU_PSW_SAV_MSK (0x1u)


#define IFX_CPU_PSW_SAV_OFF (27u)


#define IFX_CPU_PSW_SV_LEN (1u)


#define IFX_CPU_PSW_SV_MSK (0x1u)


#define IFX_CPU_PSW_SV_OFF (29u)


#define IFX_CPU_PSW_V_LEN (1u)


#define IFX_CPU_PSW_V_MSK (0x1u)


#define IFX_CPU_PSW_V_OFF (30u)


#define IFX_CPU_SEGEN_ADFLIP_LEN (8u)


#define IFX_CPU_SEGEN_ADFLIP_MSK (0xffu)


#define IFX_CPU_SEGEN_ADFLIP_OFF (0u)


#define IFX_CPU_SEGEN_ADTYPE_LEN (2u)


#define IFX_CPU_SEGEN_ADTYPE_MSK (0x3u)


#define IFX_CPU_SEGEN_ADTYPE_OFF (8u)


#define IFX_CPU_SEGEN_AE_LEN (1u)


#define IFX_CPU_SEGEN_AE_MSK (0x1u)


#define IFX_CPU_SEGEN_AE_OFF (31u)


#define IFX_CPU_SMACON_DC_LEN (1u)


#define IFX_CPU_SMACON_DC_MSK (0x1u)


#define IFX_CPU_SMACON_DC_OFF (8u)


#define IFX_CPU_SMACON_DT_LEN (1u)


#define IFX_CPU_SMACON_DT_MSK (0x1u)


#define IFX_CPU_SMACON_DT_OFF (10u)


#define IFX_CPU_SMACON_IODT_LEN (1u)


#define IFX_CPU_SMACON_IODT_MSK (0x1u)


#define IFX_CPU_SMACON_IODT_OFF (24u)


#define IFX_CPU_SMACON_PC_LEN (1u)


#define IFX_CPU_SMACON_PC_MSK (0x1u)


#define IFX_CPU_SMACON_PC_OFF (0u)


#define IFX_CPU_SMACON_PT_LEN (1u)


#define IFX_CPU_SMACON_PT_MSK (0x1u)


#define IFX_CPU_SMACON_PT_OFF (2u)


#define IFX_CPU_SPROT_ACCENA_EN_LEN (32u)


#define IFX_CPU_SPROT_ACCENA_EN_MSK (0xffffffffu)


#define IFX_CPU_SPROT_ACCENA_EN_OFF (0u)


#define IFX_CPU_SPROT_RGN_ACCENA_EN_LEN (32u)


#define IFX_CPU_SPROT_RGN_ACCENA_EN_MSK (0xffffffffu)


#define IFX_CPU_SPROT_RGN_ACCENA_EN_OFF (0u)


#define IFX_CPU_SPROT_RGN_LA_ADDR_LEN (27u)


#define IFX_CPU_SPROT_RGN_LA_ADDR_MSK (0x7ffffffu)


#define IFX_CPU_SPROT_RGN_LA_ADDR_OFF (5u)


#define IFX_CPU_SPROT_RGN_UA_ADDR_LEN (27u)


#define IFX_CPU_SPROT_RGN_UA_ADDR_MSK (0x7ffffffu)


#define IFX_CPU_SPROT_RGN_UA_ADDR_OFF (5u)


#define IFX_CPU_SWEVT_BBM_LEN (1u)


#define IFX_CPU_SWEVT_BBM_MSK (0x1u)


#define IFX_CPU_SWEVT_BBM_OFF (3u)


#define IFX_CPU_SWEVT_BOD_LEN (1u)


#define IFX_CPU_SWEVT_BOD_MSK (0x1u)


#define IFX_CPU_SWEVT_BOD_OFF (4u)


#define IFX_CPU_SWEVT_CNT_LEN (2u)


#define IFX_CPU_SWEVT_CNT_MSK (0x3u)


#define IFX_CPU_SWEVT_CNT_OFF (6u)


#define IFX_CPU_SWEVT_EVTA_LEN (3u)


#define IFX_CPU_SWEVT_EVTA_MSK (0x7u)


#define IFX_CPU_SWEVT_EVTA_OFF (0u)


#define IFX_CPU_SWEVT_SUSP_LEN (1u)


#define IFX_CPU_SWEVT_SUSP_MSK (0x1u)


#define IFX_CPU_SWEVT_SUSP_OFF (5u)


#define IFX_CPU_SYSCON_FCDSF_LEN (1u)


#define IFX_CPU_SYSCON_FCDSF_MSK (0x1u)


#define IFX_CPU_SYSCON_FCDSF_OFF (0u)


#define IFX_CPU_SYSCON_IS_LEN (1u)


#define IFX_CPU_SYSCON_IS_MSK (0x1u)


#define IFX_CPU_SYSCON_IS_OFF (3u)


#define IFX_CPU_SYSCON_IT_LEN (1u)


#define IFX_CPU_SYSCON_IT_MSK (0x1u)


#define IFX_CPU_SYSCON_IT_OFF (4u)


#define IFX_CPU_SYSCON_PROTEN_LEN (1u)


#define IFX_CPU_SYSCON_PROTEN_MSK (0x1u)


#define IFX_CPU_SYSCON_PROTEN_OFF (1u)


#define IFX_CPU_SYSCON_RES_LEN (11u)


#define IFX_CPU_SYSCON_RES_MSK (0x7ffu)


#define IFX_CPU_SYSCON_RES_OFF (5u)


#define IFX_CPU_SYSCON_TPROTEN_LEN (1u)


#define IFX_CPU_SYSCON_TPROTEN_MSK (0x1u)


#define IFX_CPU_SYSCON_TPROTEN_OFF (2u)


#define IFX_CPU_SYSCON_U1_IED_LEN (1u)


#define IFX_CPU_SYSCON_U1_IED_MSK (0x1u)


#define IFX_CPU_SYSCON_U1_IED_OFF (16u)


#define IFX_CPU_SYSCON_U1_IOS_LEN (1u)


#define IFX_CPU_SYSCON_U1_IOS_MSK (0x1u)


#define IFX_CPU_SYSCON_U1_IOS_OFF (17u)


#define IFX_CPU_TASK_ASI_ASI_LEN (5u)


#define IFX_CPU_TASK_ASI_ASI_MSK (0x1fu)


#define IFX_CPU_TASK_ASI_ASI_OFF (0u)


#define IFX_CPU_TPS_CON_TEXP0_LEN (1u)


#define IFX_CPU_TPS_CON_TEXP0_MSK (0x1u)


#define IFX_CPU_TPS_CON_TEXP0_OFF (0u)


#define IFX_CPU_TPS_CON_TEXP1_LEN (1u)


#define IFX_CPU_TPS_CON_TEXP1_MSK (0x1u)


#define IFX_CPU_TPS_CON_TEXP1_OFF (1u)


#define IFX_CPU_TPS_CON_TEXP2_LEN (1u)


#define IFX_CPU_TPS_CON_TEXP2_MSK (0x1u)


#define IFX_CPU_TPS_CON_TEXP2_OFF (2u)


#define IFX_CPU_TPS_CON_TTRAP_LEN (1u)


#define IFX_CPU_TPS_CON_TTRAP_MSK (0x1u)


#define IFX_CPU_TPS_CON_TTRAP_OFF (16u)


#define IFX_CPU_TPS_TIMER_TIMER_LEN (32u)


#define IFX_CPU_TPS_TIMER_TIMER_MSK (0xffffffffu)


#define IFX_CPU_TPS_TIMER_TIMER_OFF (0u)


#define IFX_CPU_TR_ADR_ADDR_LEN (32u)


#define IFX_CPU_TR_ADR_ADDR_MSK (0xffffffffu)


#define IFX_CPU_TR_ADR_ADDR_OFF (0u)


#define IFX_CPU_TR_EVT_ALD_LEN (1u)


#define IFX_CPU_TR_EVT_ALD_MSK (0x1u)


#define IFX_CPU_TR_EVT_ALD_OFF (28u)


#define IFX_CPU_TR_EVT_ASI_EN_LEN (1u)


#define IFX_CPU_TR_EVT_ASI_EN_MSK (0x1u)


#define IFX_CPU_TR_EVT_ASI_EN_OFF (15u)


#define IFX_CPU_TR_EVT_ASI_LEN (5u)


#define IFX_CPU_TR_EVT_ASI_MSK (0x1fu)


#define IFX_CPU_TR_EVT_ASI_OFF (16u)


#define IFX_CPU_TR_EVT_AST_LEN (1u)


#define IFX_CPU_TR_EVT_AST_MSK (0x1u)


#define IFX_CPU_TR_EVT_AST_OFF (27u)


#define IFX_CPU_TR_EVT_BBM_LEN (1u)


#define IFX_CPU_TR_EVT_BBM_MSK (0x1u)


#define IFX_CPU_TR_EVT_BBM_OFF (3u)


#define IFX_CPU_TR_EVT_BOD_LEN (1u)


#define IFX_CPU_TR_EVT_BOD_MSK (0x1u)


#define IFX_CPU_TR_EVT_BOD_OFF (4u)


#define IFX_CPU_TR_EVT_CNT_LEN (2u)


#define IFX_CPU_TR_EVT_CNT_MSK (0x3u)


#define IFX_CPU_TR_EVT_CNT_OFF (6u)


#define IFX_CPU_TR_EVT_EVTA_LEN (3u)


#define IFX_CPU_TR_EVT_EVTA_MSK (0x7u)


#define IFX_CPU_TR_EVT_EVTA_OFF (0u)


#define IFX_CPU_TR_EVT_RNG_LEN (1u)


#define IFX_CPU_TR_EVT_RNG_MSK (0x1u)


#define IFX_CPU_TR_EVT_RNG_OFF (13u)


#define IFX_CPU_TR_EVT_SUSP_LEN (1u)


#define IFX_CPU_TR_EVT_SUSP_MSK (0x1u)


#define IFX_CPU_TR_EVT_SUSP_OFF (5u)


#define IFX_CPU_TR_EVT_TYP_LEN (1u)


#define IFX_CPU_TR_EVT_TYP_MSK (0x1u)


#define IFX_CPU_TR_EVT_TYP_OFF (12u)


#define IFX_CPU_TRIG_ACC_T0_LEN (1u)


#define IFX_CPU_TRIG_ACC_T0_MSK (0x1u)


#define IFX_CPU_TRIG_ACC_T0_OFF (0u)


#define IFX_CPU_TRIG_ACC_T1_LEN (1u)


#define IFX_CPU_TRIG_ACC_T1_MSK (0x1u)


#define IFX_CPU_TRIG_ACC_T1_OFF (1u)


#define IFX_CPU_TRIG_ACC_T2_LEN (1u)


#define IFX_CPU_TRIG_ACC_T2_MSK (0x1u)


#define IFX_CPU_TRIG_ACC_T2_OFF (2u)


#define IFX_CPU_TRIG_ACC_T3_LEN (1u)


#define IFX_CPU_TRIG_ACC_T3_MSK (0x1u)


#define IFX_CPU_TRIG_ACC_T3_OFF (3u)


#define IFX_CPU_TRIG_ACC_T4_LEN (1u)


#define IFX_CPU_TRIG_ACC_T4_MSK (0x1u)


#define IFX_CPU_TRIG_ACC_T4_OFF (4u)


#define IFX_CPU_TRIG_ACC_T5_LEN (1u)


#define IFX_CPU_TRIG_ACC_T5_MSK (0x1u)


#define IFX_CPU_TRIG_ACC_T5_OFF (5u)


#define IFX_CPU_TRIG_ACC_T6_LEN (1u)


#define IFX_CPU_TRIG_ACC_T6_MSK (0x1u)


#define IFX_CPU_TRIG_ACC_T6_OFF (6u)


#define IFX_CPU_TRIG_ACC_T7_LEN (1u)


#define IFX_CPU_TRIG_ACC_T7_MSK (0x1u)


#define IFX_CPU_TRIG_ACC_T7_OFF (7u)
# 12 "C:\\Users\\user\\ECLIPS~1\\TC275_~1\\bsw\\system\\interrupts.c" 2
# 1 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0-infineon-1.0\\tricore\\include\\tc27xd\\ifxcpu_reg.h" 1 3
# 52 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0-infineon-1.0\\tricore\\include\\tc27xd\\ifxcpu_reg.h" 3
#define IFXCPU_REG_H 1

# 1 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0-infineon-1.0\\tricore\\include\\tc27xd\\IfxCpu_regdef.h" 1 3
# 37 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0-infineon-1.0\\tricore\\include\\tc27xd\\IfxCpu_regdef.h" 3
#define IFXCPU_REGDEF_H 1

# 1 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0-infineon-1.0\\tricore\\include\\tc27xd\\Ifx_TypesReg.h" 1 3
# 27 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0-infineon-1.0\\tricore\\include\\tc27xd\\Ifx_TypesReg.h" 3
#define IFX_TYPESREG_H 1







#define Ifx_Strict_16Bit volatile unsigned short
#define Ifx_Strict_32Bit volatile unsigned int
# 48 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0-infineon-1.0\\tricore\\include\\tc27xd\\Ifx_TypesReg.h" 3
#define Ifx_VADC_RES Ifx_VADC_G_RES
#define Ifx_VADC_RESD Ifx_VADC_G_RESD
#define Ifx_VADC_CHCTR Ifx_VADC_G_CHCTR
#define Ifx_VADC_RCR Ifx_VADC_G_RCR
# 40 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0-infineon-1.0\\tricore\\include\\tc27xd\\IfxCpu_regdef.h" 2 3





typedef struct _Ifx_CPU_A_Bits
{
    volatile unsigned int ADDR:32;
} Ifx_CPU_A_Bits;


typedef struct _Ifx_CPU_BIV_Bits
{
    volatile unsigned int VSS:1;
    volatile unsigned int BIV:31;
} Ifx_CPU_BIV_Bits;


typedef struct _Ifx_CPU_BTV_Bits
{
    volatile unsigned int reserved_0:1;
    volatile unsigned int BTV:31;
} Ifx_CPU_BTV_Bits;


typedef struct _Ifx_CPU_CCNT_Bits
{
    volatile unsigned int CountValue:31;
    volatile unsigned int SOvf:1;
} Ifx_CPU_CCNT_Bits;


typedef struct _Ifx_CPU_CCTRL_Bits
{
    volatile unsigned int CM:1;
    volatile unsigned int CE:1;
    volatile unsigned int M1:3;
    volatile unsigned int M2:3;
    volatile unsigned int M3:3;
    volatile unsigned int reserved_11:21;
} Ifx_CPU_CCTRL_Bits;


typedef struct _Ifx_CPU_COMPAT_Bits
{
    volatile unsigned int reserved_0:3;
    volatile unsigned int RM:1;
    volatile unsigned int SP:1;
    volatile unsigned int reserved_5:27;
} Ifx_CPU_COMPAT_Bits;


typedef struct _Ifx_CPU_CORE_ID_Bits
{
    volatile unsigned int CORE_ID:3;
    volatile unsigned int reserved_3:29;
} Ifx_CPU_CORE_ID_Bits;


typedef struct _Ifx_CPU_CPR_L_Bits
{
    volatile unsigned int reserved_0:3;
    volatile unsigned int LOWBND:29;
} Ifx_CPU_CPR_L_Bits;


typedef struct _Ifx_CPU_CPR_U_Bits
{
    volatile unsigned int reserved_0:3;
    volatile unsigned int UPPBND:29;
} Ifx_CPU_CPR_U_Bits;


typedef struct _Ifx_CPU_CPU_ID_Bits
{
    volatile unsigned int MOD_REV:8;
    volatile unsigned int MOD_32B:8;
    volatile unsigned int MOD:16;
} Ifx_CPU_CPU_ID_Bits;


typedef struct _Ifx_CPU_CPXE_Bits
{
    volatile unsigned int XE:8;
    volatile unsigned int reserved_8:24;
} Ifx_CPU_CPXE_Bits;


typedef struct _Ifx_CPU_CREVT_Bits
{
    volatile unsigned int EVTA:3;
    volatile unsigned int BBM:1;
    volatile unsigned int BOD:1;
    volatile unsigned int SUSP:1;
    volatile unsigned int CNT:2;
    volatile unsigned int reserved_8:24;
} Ifx_CPU_CREVT_Bits;


typedef struct _Ifx_CPU_CUS_ID_Bits
{
    volatile unsigned int CID:3;
    volatile unsigned int reserved_3:29;
} Ifx_CPU_CUS_ID_Bits;


typedef struct _Ifx_CPU_D_Bits
{
    volatile unsigned int DATA:32;
} Ifx_CPU_D_Bits;


typedef struct _Ifx_CPU_DATR_Bits
{
    volatile unsigned int reserved_0:3;
    volatile unsigned int SBE:1;
    volatile unsigned int reserved_4:5;
    volatile unsigned int CWE:1;
    volatile unsigned int CFE:1;
    volatile unsigned int reserved_11:3;
    volatile unsigned int SOE:1;
    volatile unsigned int SME:1;
    volatile unsigned int reserved_16:16;
} Ifx_CPU_DATR_Bits;


typedef struct _Ifx_CPU_DBGSR_Bits
{
    volatile unsigned int DE:1;
    volatile unsigned int HALT:2;
    volatile unsigned int SIH:1;
    volatile unsigned int SUSP:1;
    volatile unsigned int reserved_5:1;
    volatile unsigned int PREVSUSP:1;
    volatile unsigned int PEVT:1;
    volatile unsigned int EVTSRC:5;
    volatile unsigned int reserved_13:19;
} Ifx_CPU_DBGSR_Bits;


typedef struct _Ifx_CPU_DBGTCR_Bits
{
    volatile unsigned int DTA:1;
    volatile unsigned int reserved_1:31;
} Ifx_CPU_DBGTCR_Bits;


typedef struct _Ifx_CPU_DCON0_Bits
{
    volatile unsigned int reserved_0:1;
    volatile unsigned int DCBYP:1;
    volatile unsigned int reserved_2:30;
} Ifx_CPU_DCON0_Bits;


typedef struct _Ifx_CPU_DCON2_Bits
{
    volatile unsigned int DCACHE_SZE:16;
    volatile unsigned int DSCRATCH_SZE:16;
} Ifx_CPU_DCON2_Bits;


typedef struct _Ifx_CPU_DCX_Bits
{
    volatile unsigned int reserved_0:6;
    volatile unsigned int DCXValue:26;
} Ifx_CPU_DCX_Bits;


typedef struct _Ifx_CPU_DEADD_Bits
{
    volatile unsigned int ERROR_ADDRESS:32;
} Ifx_CPU_DEADD_Bits;


typedef struct _Ifx_CPU_DIEAR_Bits
{
    volatile unsigned int TA:32;
} Ifx_CPU_DIEAR_Bits;


typedef struct _Ifx_CPU_DIETR_Bits
{
    volatile unsigned int IED:1;
    volatile unsigned int IE_T:1;
    volatile unsigned int IE_C:1;
    volatile unsigned int IE_S:1;
    volatile unsigned int IE_BI:1;
    volatile unsigned int E_INFO:6;
    volatile unsigned int IE_DUAL:1;
    volatile unsigned int IE_SP:1;
    volatile unsigned int IE_BS:1;
    volatile unsigned int reserved_14:18;
} Ifx_CPU_DIETR_Bits;


typedef struct _Ifx_CPU_DMS_Bits
{
    volatile unsigned int reserved_0:1;
    volatile unsigned int DMSValue:31;
} Ifx_CPU_DMS_Bits;


typedef struct _Ifx_CPU_DPR_L_Bits
{
    volatile unsigned int reserved_0:3;
    volatile unsigned int LOWBND:29;
} Ifx_CPU_DPR_L_Bits;


typedef struct _Ifx_CPU_DPR_U_Bits
{
    volatile unsigned int reserved_0:3;
    volatile unsigned int UPPBND:29;
} Ifx_CPU_DPR_U_Bits;


typedef struct _Ifx_CPU_DPRE_Bits
{
    volatile unsigned int RE:16;
    volatile unsigned int reserved_16:16;
} Ifx_CPU_DPRE_Bits;


typedef struct _Ifx_CPU_DPWE_Bits
{
    volatile unsigned int WE:16;
    volatile unsigned int reserved_16:16;
} Ifx_CPU_DPWE_Bits;


typedef struct _Ifx_CPU_DSTR_Bits
{
    volatile unsigned int SRE:1;
    volatile unsigned int GAE:1;
    volatile unsigned int LBE:1;
    volatile unsigned int reserved_3:3;
    volatile unsigned int CRE:1;
    volatile unsigned int reserved_7:7;
    volatile unsigned int DTME:1;
    volatile unsigned int LOE:1;
    volatile unsigned int SDE:1;
    volatile unsigned int SCE:1;
    volatile unsigned int CAC:1;
    volatile unsigned int MPE:1;
    volatile unsigned int CLE:1;
    volatile unsigned int reserved_21:3;
    volatile unsigned int ALN:1;
    volatile unsigned int reserved_25:7;
} Ifx_CPU_DSTR_Bits;


typedef struct _Ifx_CPU_EXEVT_Bits
{
    volatile unsigned int EVTA:3;
    volatile unsigned int BBM:1;
    volatile unsigned int BOD:1;
    volatile unsigned int SUSP:1;
    volatile unsigned int CNT:2;
    volatile unsigned int reserved_8:24;
} Ifx_CPU_EXEVT_Bits;


typedef struct _Ifx_CPU_FCX_Bits
{
    volatile unsigned int FCXO:16;
    volatile unsigned int FCXS:4;
    volatile unsigned int reserved_20:12;
} Ifx_CPU_FCX_Bits;


typedef struct _Ifx_CPU_FPU_TRAP_CON_Bits
{
    volatile unsigned int TST:1;
    volatile unsigned int TCL:1;
    volatile unsigned int reserved_2:6;
    volatile unsigned int RM:2;
    volatile unsigned int reserved_10:8;
    volatile unsigned int FXE:1;
    volatile unsigned int FUE:1;
    volatile unsigned int FZE:1;
    volatile unsigned int FVE:1;
    volatile unsigned int FIE:1;
    volatile unsigned int reserved_23:3;
    volatile unsigned int FX:1;
    volatile unsigned int FU:1;
    volatile unsigned int FZ:1;
    volatile unsigned int FV:1;
    volatile unsigned int FI:1;
    volatile unsigned int reserved_31:1;
} Ifx_CPU_FPU_TRAP_CON_Bits;


typedef struct _Ifx_CPU_FPU_TRAP_OPC_Bits
{
    volatile unsigned int OPC:8;
    volatile unsigned int FMT:1;
    volatile unsigned int reserved_9:7;
    volatile unsigned int DREG:4;
    volatile unsigned int reserved_20:12;
} Ifx_CPU_FPU_TRAP_OPC_Bits;


typedef struct _Ifx_CPU_FPU_TRAP_PC_Bits
{
    volatile unsigned int PC:32;
} Ifx_CPU_FPU_TRAP_PC_Bits;


typedef struct _Ifx_CPU_FPU_TRAP_SRC1_Bits
{
    volatile unsigned int SRC1:32;
} Ifx_CPU_FPU_TRAP_SRC1_Bits;


typedef struct _Ifx_CPU_FPU_TRAP_SRC2_Bits
{
    volatile unsigned int SRC2:32;
} Ifx_CPU_FPU_TRAP_SRC2_Bits;


typedef struct _Ifx_CPU_FPU_TRAP_SRC3_Bits
{
    volatile unsigned int SRC3:32;
} Ifx_CPU_FPU_TRAP_SRC3_Bits;


typedef struct _Ifx_CPU_ICNT_Bits
{
    volatile unsigned int CountValue:31;
    volatile unsigned int SOvf:1;
} Ifx_CPU_ICNT_Bits;


typedef struct _Ifx_CPU_ICR_Bits
{
    volatile unsigned int CCPN:10;
    volatile unsigned int reserved_10:5;
    volatile unsigned int IE:1;
    volatile unsigned int PIPN:10;
    volatile unsigned int reserved_26:6;
} Ifx_CPU_ICR_Bits;


typedef struct _Ifx_CPU_ISP_Bits
{
    volatile unsigned int ISP:32;
} Ifx_CPU_ISP_Bits;


typedef struct _Ifx_CPU_LCX_Bits
{
    volatile unsigned int LCXO:16;
    volatile unsigned int LCXS:4;
    volatile unsigned int reserved_20:12;
} Ifx_CPU_LCX_Bits;


typedef struct _Ifx_CPU_M1CNT_Bits
{
    volatile unsigned int CountValue:31;
    volatile unsigned int SOvf:1;
} Ifx_CPU_M1CNT_Bits;


typedef struct _Ifx_CPU_M2CNT_Bits
{
    volatile unsigned int CountValue:31;
    volatile unsigned int SOvf:1;
} Ifx_CPU_M2CNT_Bits;


typedef struct _Ifx_CPU_M3CNT_Bits
{
    volatile unsigned int CountValue:31;
    volatile unsigned int SOvf:1;
} Ifx_CPU_M3CNT_Bits;


typedef struct _Ifx_CPU_PC_Bits
{
    volatile unsigned int reserved_0:1;
    volatile unsigned int PC:31;
} Ifx_CPU_PC_Bits;


typedef struct _Ifx_CPU_PCON0_Bits
{
    volatile unsigned int reserved_0:1;
    volatile unsigned int PCBYP:1;
    volatile unsigned int reserved_2:30;
} Ifx_CPU_PCON0_Bits;


typedef struct _Ifx_CPU_PCON1_Bits
{
    volatile unsigned int PCINV:1;
    volatile unsigned int PBINV:1;
    volatile unsigned int reserved_2:30;
} Ifx_CPU_PCON1_Bits;


typedef struct _Ifx_CPU_PCON2_Bits
{
    volatile unsigned int PCACHE_SZE:16;
    volatile unsigned int PSCRATCH_SZE:16;
} Ifx_CPU_PCON2_Bits;


typedef struct _Ifx_CPU_PCXI_Bits
{
    volatile unsigned int PCXO:16;
    volatile unsigned int PCXS:4;
    volatile unsigned int UL:1;
    volatile unsigned int PIE:1;
    volatile unsigned int PCPN:10;
} Ifx_CPU_PCXI_Bits;


typedef struct _Ifx_CPU_PIEAR_Bits
{
    volatile unsigned int TA:32;
} Ifx_CPU_PIEAR_Bits;


typedef struct _Ifx_CPU_PIETR_Bits
{
    volatile unsigned int IED:1;
    volatile unsigned int IE_T:1;
    volatile unsigned int IE_C:1;
    volatile unsigned int IE_S:1;
    volatile unsigned int IE_BI:1;
    volatile unsigned int E_INFO:6;
    volatile unsigned int IE_DUAL:1;
    volatile unsigned int IE_SP:1;
    volatile unsigned int IE_BS:1;
    volatile unsigned int reserved_14:18;
} Ifx_CPU_PIETR_Bits;


typedef struct _Ifx_CPU_PMA0_Bits
{
    volatile unsigned int reserved_0:13;
    volatile unsigned int DAC:3;
    volatile unsigned int reserved_16:16;
} Ifx_CPU_PMA0_Bits;


typedef struct _Ifx_CPU_PMA1_Bits
{
    volatile unsigned int reserved_0:14;
    volatile unsigned int CAC:2;
    volatile unsigned int reserved_16:16;
} Ifx_CPU_PMA1_Bits;


typedef struct _Ifx_CPU_PMA2_Bits
{
    volatile unsigned int PSI:16;
    volatile unsigned int reserved_16:16;
} Ifx_CPU_PMA2_Bits;


typedef struct _Ifx_CPU_PSTR_Bits
{
    volatile unsigned int FRE:1;
    volatile unsigned int reserved_1:1;
    volatile unsigned int FBE:1;
    volatile unsigned int reserved_3:9;
    volatile unsigned int FPE:1;
    volatile unsigned int reserved_13:1;
    volatile unsigned int FME:1;
    volatile unsigned int reserved_15:17;
} Ifx_CPU_PSTR_Bits;


typedef struct _Ifx_CPU_PSW_Bits
{
    volatile unsigned int CDC:7;
    volatile unsigned int CDE:1;
    volatile unsigned int GW:1;
    volatile unsigned int IS:1;
    volatile unsigned int IO:2;
    volatile unsigned int PRS:2;
    volatile unsigned int S:1;
    volatile unsigned int reserved_15:12;
    volatile unsigned int SAV:1;
    volatile unsigned int AV:1;
    volatile unsigned int SV:1;
    volatile unsigned int V:1;
    volatile unsigned int C:1;
} Ifx_CPU_PSW_Bits;


typedef struct _Ifx_CPU_SEGEN_Bits
{
    volatile unsigned int ADFLIP:8;
    volatile unsigned int ADTYPE:2;
    volatile unsigned int reserved_10:21;
    volatile unsigned int AE:1;
} Ifx_CPU_SEGEN_Bits;


typedef struct _Ifx_CPU_SMACON_Bits
{
    volatile unsigned int PC:1;
    volatile unsigned int reserved_1:1;
    volatile unsigned int PT:1;
    volatile unsigned int reserved_3:5;
    volatile unsigned int DC:1;
    volatile unsigned int reserved_9:1;
    volatile unsigned int DT:1;
    volatile unsigned int reserved_11:13;
    volatile unsigned int IODT:1;
    volatile unsigned int reserved_25:7;
} Ifx_CPU_SMACON_Bits;


typedef struct _Ifx_CPU_SPROT_ACCENA_Bits
{
    volatile unsigned int EN:32;
} Ifx_CPU_SPROT_ACCENA_Bits;


typedef struct _Ifx_CPU_SPROT_ACCENB_Bits
{
    volatile unsigned int reserved_0:32;
} Ifx_CPU_SPROT_ACCENB_Bits;


typedef struct _Ifx_CPU_SPROT_RGN_ACCENA_Bits
{
    volatile unsigned int EN:32;
} Ifx_CPU_SPROT_RGN_ACCENA_Bits;


typedef struct _Ifx_CPU_SPROT_RGN_ACCENB_Bits
{
    volatile unsigned int reserved_0:32;
} Ifx_CPU_SPROT_RGN_ACCENB_Bits;


typedef struct _Ifx_CPU_SPROT_RGN_LA_Bits
{
    volatile unsigned int reserved_0:5;
    volatile unsigned int ADDR:27;
} Ifx_CPU_SPROT_RGN_LA_Bits;


typedef struct _Ifx_CPU_SPROT_RGN_UA_Bits
{
    volatile unsigned int reserved_0:5;
    volatile unsigned int ADDR:27;
} Ifx_CPU_SPROT_RGN_UA_Bits;


typedef struct _Ifx_CPU_SWEVT_Bits
{
    volatile unsigned int EVTA:3;
    volatile unsigned int BBM:1;
    volatile unsigned int BOD:1;
    volatile unsigned int SUSP:1;
    volatile unsigned int CNT:2;
    volatile unsigned int reserved_8:24;
} Ifx_CPU_SWEVT_Bits;


typedef struct _Ifx_CPU_SYSCON_Bits
{
    volatile unsigned int FCDSF:1;
    volatile unsigned int PROTEN:1;
    volatile unsigned int TPROTEN:1;
    volatile unsigned int IS:1;
    volatile unsigned int IT:1;
    volatile unsigned int RES:11;
    volatile unsigned int U1_IED:1;
    volatile unsigned int U1_IOS:1;
    volatile unsigned int reserved_18:14;
} Ifx_CPU_SYSCON_Bits;


typedef struct _Ifx_CPU_TASK_ASI_Bits
{
    volatile unsigned int ASI:5;
    volatile unsigned int reserved_5:27;
} Ifx_CPU_TASK_ASI_Bits;


typedef struct _Ifx_CPU_TPS_CON_Bits
{
    volatile unsigned int TEXP0:1;
    volatile unsigned int TEXP1:1;
    volatile unsigned int TEXP2:1;
    volatile unsigned int reserved_3:13;
    volatile unsigned int TTRAP:1;
    volatile unsigned int reserved_17:15;
} Ifx_CPU_TPS_CON_Bits;


typedef struct _Ifx_CPU_TPS_TIMER_Bits
{
    volatile unsigned int Timer:32;
} Ifx_CPU_TPS_TIMER_Bits;


typedef struct _Ifx_CPU_TR_ADR_Bits
{
    volatile unsigned int ADDR:32;
} Ifx_CPU_TR_ADR_Bits;


typedef struct _Ifx_CPU_TR_EVT_Bits
{
    volatile unsigned int EVTA:3;
    volatile unsigned int BBM:1;
    volatile unsigned int BOD:1;
    volatile unsigned int SUSP:1;
    volatile unsigned int CNT:2;
    volatile unsigned int reserved_8:4;
    volatile unsigned int TYP:1;
    volatile unsigned int RNG:1;
    volatile unsigned int reserved_14:1;
    volatile unsigned int ASI_EN:1;
    volatile unsigned int ASI:5;
    volatile unsigned int reserved_21:6;
    volatile unsigned int AST:1;
    volatile unsigned int ALD:1;
    volatile unsigned int reserved_29:3;
} Ifx_CPU_TR_EVT_Bits;


typedef struct _Ifx_CPU_TRIG_ACC_Bits
{
    volatile unsigned int T0:1;
    volatile unsigned int T1:1;
    volatile unsigned int T2:1;
    volatile unsigned int T3:1;
    volatile unsigned int T4:1;
    volatile unsigned int T5:1;
    volatile unsigned int T6:1;
    volatile unsigned int T7:1;
    volatile unsigned int reserved_8:24;
} Ifx_CPU_TRIG_ACC_Bits;







typedef union
{
    unsigned int U;
    signed int I;
    Ifx_CPU_A_Bits B;
} Ifx_CPU_A;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_CPU_BIV_Bits B;
} Ifx_CPU_BIV;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_CPU_BTV_Bits B;
} Ifx_CPU_BTV;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_CPU_CCNT_Bits B;
} Ifx_CPU_CCNT;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_CPU_CCTRL_Bits B;
} Ifx_CPU_CCTRL;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_CPU_COMPAT_Bits B;
} Ifx_CPU_COMPAT;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_CPU_CORE_ID_Bits B;
} Ifx_CPU_CORE_ID;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_CPU_CPR_L_Bits B;
} Ifx_CPU_CPR_L;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_CPU_CPR_U_Bits B;
} Ifx_CPU_CPR_U;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_CPU_CPU_ID_Bits B;
} Ifx_CPU_CPU_ID;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_CPU_CPXE_Bits B;
} Ifx_CPU_CPXE;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_CPU_CREVT_Bits B;
} Ifx_CPU_CREVT;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_CPU_CUS_ID_Bits B;
} Ifx_CPU_CUS_ID;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_CPU_D_Bits B;
} Ifx_CPU_D;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_CPU_DATR_Bits B;
} Ifx_CPU_DATR;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_CPU_DBGSR_Bits B;
} Ifx_CPU_DBGSR;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_CPU_DBGTCR_Bits B;
} Ifx_CPU_DBGTCR;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_CPU_DCON0_Bits B;
} Ifx_CPU_DCON0;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_CPU_DCON2_Bits B;
} Ifx_CPU_DCON2;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_CPU_DCX_Bits B;
} Ifx_CPU_DCX;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_CPU_DEADD_Bits B;
} Ifx_CPU_DEADD;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_CPU_DIEAR_Bits B;
} Ifx_CPU_DIEAR;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_CPU_DIETR_Bits B;
} Ifx_CPU_DIETR;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_CPU_DMS_Bits B;
} Ifx_CPU_DMS;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_CPU_DPR_L_Bits B;
} Ifx_CPU_DPR_L;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_CPU_DPR_U_Bits B;
} Ifx_CPU_DPR_U;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_CPU_DPRE_Bits B;
} Ifx_CPU_DPRE;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_CPU_DPWE_Bits B;
} Ifx_CPU_DPWE;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_CPU_DSTR_Bits B;
} Ifx_CPU_DSTR;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_CPU_EXEVT_Bits B;
} Ifx_CPU_EXEVT;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_CPU_FCX_Bits B;
} Ifx_CPU_FCX;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_CPU_FPU_TRAP_CON_Bits B;
} Ifx_CPU_FPU_TRAP_CON;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_CPU_FPU_TRAP_OPC_Bits B;
} Ifx_CPU_FPU_TRAP_OPC;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_CPU_FPU_TRAP_PC_Bits B;
} Ifx_CPU_FPU_TRAP_PC;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_CPU_FPU_TRAP_SRC1_Bits B;
} Ifx_CPU_FPU_TRAP_SRC1;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_CPU_FPU_TRAP_SRC2_Bits B;
} Ifx_CPU_FPU_TRAP_SRC2;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_CPU_FPU_TRAP_SRC3_Bits B;
} Ifx_CPU_FPU_TRAP_SRC3;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_CPU_ICNT_Bits B;
} Ifx_CPU_ICNT;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_CPU_ICR_Bits B;
} Ifx_CPU_ICR;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_CPU_ISP_Bits B;
} Ifx_CPU_ISP;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_CPU_LCX_Bits B;
} Ifx_CPU_LCX;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_CPU_M1CNT_Bits B;
} Ifx_CPU_M1CNT;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_CPU_M2CNT_Bits B;
} Ifx_CPU_M2CNT;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_CPU_M3CNT_Bits B;
} Ifx_CPU_M3CNT;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_CPU_PC_Bits B;
} Ifx_CPU_PC;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_CPU_PCON0_Bits B;
} Ifx_CPU_PCON0;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_CPU_PCON1_Bits B;
} Ifx_CPU_PCON1;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_CPU_PCON2_Bits B;
} Ifx_CPU_PCON2;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_CPU_PCXI_Bits B;
} Ifx_CPU_PCXI;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_CPU_PIEAR_Bits B;
} Ifx_CPU_PIEAR;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_CPU_PIETR_Bits B;
} Ifx_CPU_PIETR;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_CPU_PMA0_Bits B;
} Ifx_CPU_PMA0;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_CPU_PMA1_Bits B;
} Ifx_CPU_PMA1;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_CPU_PMA2_Bits B;
} Ifx_CPU_PMA2;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_CPU_PSTR_Bits B;
} Ifx_CPU_PSTR;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_CPU_PSW_Bits B;
} Ifx_CPU_PSW;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_CPU_SEGEN_Bits B;
} Ifx_CPU_SEGEN;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_CPU_SMACON_Bits B;
} Ifx_CPU_SMACON;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_CPU_SPROT_ACCENA_Bits B;
} Ifx_CPU_SPROT_ACCENA;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_CPU_SPROT_ACCENB_Bits B;
} Ifx_CPU_SPROT_ACCENB;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_CPU_SPROT_RGN_ACCENA_Bits B;
} Ifx_CPU_SPROT_RGN_ACCENA;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_CPU_SPROT_RGN_ACCENB_Bits B;
} Ifx_CPU_SPROT_RGN_ACCENB;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_CPU_SPROT_RGN_LA_Bits B;
} Ifx_CPU_SPROT_RGN_LA;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_CPU_SPROT_RGN_UA_Bits B;
} Ifx_CPU_SPROT_RGN_UA;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_CPU_SWEVT_Bits B;
} Ifx_CPU_SWEVT;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_CPU_SYSCON_Bits B;
} Ifx_CPU_SYSCON;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_CPU_TASK_ASI_Bits B;
} Ifx_CPU_TASK_ASI;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_CPU_TPS_CON_Bits B;
} Ifx_CPU_TPS_CON;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_CPU_TPS_TIMER_Bits B;
} Ifx_CPU_TPS_TIMER;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_CPU_TR_ADR_Bits B;
} Ifx_CPU_TR_ADR;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_CPU_TR_EVT_Bits B;
} Ifx_CPU_TR_EVT;


typedef union
{
    unsigned int U;
    signed int I;
    Ifx_CPU_TRIG_ACC_Bits B;
} Ifx_CPU_TRIG_ACC;
# 1274 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0-infineon-1.0\\tricore\\include\\tc27xd\\IfxCpu_regdef.h" 3
typedef volatile struct _Ifx_CPU_CPR
{
    Ifx_CPU_CPR_L L;
    Ifx_CPU_CPR_U U;
} Ifx_CPU_CPR;


typedef volatile struct _Ifx_CPU_DPR
{
    Ifx_CPU_DPR_L L;
    Ifx_CPU_DPR_U U;
} Ifx_CPU_DPR;


typedef volatile struct _Ifx_CPU_SPROT_RGN
{
    Ifx_CPU_SPROT_RGN_LA LA;
    Ifx_CPU_SPROT_RGN_UA UA;
    Ifx_CPU_SPROT_RGN_ACCENA ACCENA;
    Ifx_CPU_SPROT_RGN_ACCENB ACCENB;
} Ifx_CPU_SPROT_RGN;


typedef volatile struct _Ifx_CPU_TPS
{
    Ifx_CPU_TPS_CON CON;
    Ifx_CPU_TPS_TIMER TIMER[3];
} Ifx_CPU_TPS;


typedef volatile struct _Ifx_CPU_TR
{
    Ifx_CPU_TR_EVT EVT;
    Ifx_CPU_TR_ADR ADR;
} Ifx_CPU_TR;
# 1321 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0-infineon-1.0\\tricore\\include\\tc27xd\\IfxCpu_regdef.h" 3
typedef volatile struct _Ifx_CPU
{
    unsigned char reserved_0[4144];
    Ifx_CPU_SEGEN SEGEN;
    unsigned char reserved_1034[28624];
    Ifx_CPU_TASK_ASI TASK_ASI;
    unsigned char reserved_8008[248];
    Ifx_CPU_PMA0 PMA0;
    Ifx_CPU_PMA1 PMA1;
    Ifx_CPU_PMA2 PMA2;
    unsigned char reserved_810C[3828];
    Ifx_CPU_DCON2 DCON2;
    unsigned char reserved_9004[8];
    Ifx_CPU_SMACON SMACON;
    Ifx_CPU_DSTR DSTR;
    unsigned char reserved_9014[4];
    Ifx_CPU_DATR DATR;
    Ifx_CPU_DEADD DEADD;
    Ifx_CPU_DIEAR DIEAR;
    Ifx_CPU_DIETR DIETR;
    unsigned char reserved_9028[24];
    Ifx_CPU_DCON0 DCON0;
    unsigned char reserved_9044[444];
    Ifx_CPU_PSTR PSTR;
    Ifx_CPU_PCON1 PCON1;
    Ifx_CPU_PCON2 PCON2;
    Ifx_CPU_PCON0 PCON0;
    Ifx_CPU_PIEAR PIEAR;
    Ifx_CPU_PIETR PIETR;
    unsigned char reserved_9218[488];
    Ifx_CPU_COMPAT COMPAT;
    unsigned char reserved_9404[3068];
    Ifx_CPU_FPU_TRAP_CON FPU_TRAP_CON;
    Ifx_CPU_FPU_TRAP_PC FPU_TRAP_PC;
    Ifx_CPU_FPU_TRAP_OPC FPU_TRAP_OPC;
    unsigned char reserved_A00C[4];
    Ifx_CPU_FPU_TRAP_SRC1 FPU_TRAP_SRC1;
    Ifx_CPU_FPU_TRAP_SRC2 FPU_TRAP_SRC2;
    Ifx_CPU_FPU_TRAP_SRC3 FPU_TRAP_SRC3;
    unsigned char reserved_A01C[8164];
    Ifx_CPU_DPR DPR[16];
    unsigned char reserved_C080[3968];
    Ifx_CPU_CPR CPR[8];
    unsigned char reserved_D040[4032];
    Ifx_CPU_CPXE CPXE[4];
    Ifx_CPU_DPRE DPRE[4];
    Ifx_CPU_DPWE DPWE[4];
    unsigned char reserved_E030[976];
    Ifx_CPU_TPS TPS;
    unsigned char reserved_E410[3056];
    Ifx_CPU_TR TR[8];
    unsigned char reserved_F040[3008];
    Ifx_CPU_CCTRL CCTRL;
    Ifx_CPU_CCNT CCNT;
    Ifx_CPU_ICNT ICNT;
    Ifx_CPU_M1CNT M1CNT;
    Ifx_CPU_M2CNT M2CNT;
    Ifx_CPU_M3CNT M3CNT;
    unsigned char reserved_FC18[232];
    Ifx_CPU_DBGSR DBGSR;
    unsigned char reserved_FD04[4];
    Ifx_CPU_EXEVT EXEVT;
    Ifx_CPU_CREVT CREVT;
    Ifx_CPU_SWEVT SWEVT;
    unsigned char reserved_FD14[28];
    Ifx_CPU_TRIG_ACC TRIG_ACC;
    unsigned char reserved_FD34[12];
    Ifx_CPU_DMS DMS;
    Ifx_CPU_DCX DCX;
    Ifx_CPU_DBGTCR DBGTCR;
    unsigned char reserved_FD4C[180];
    Ifx_CPU_PCXI PCXI;
    Ifx_CPU_PSW PSW;
    Ifx_CPU_PC PC;
    unsigned char reserved_FE0C[8];
    Ifx_CPU_SYSCON SYSCON;
    Ifx_CPU_CPU_ID CPU_ID;
    Ifx_CPU_CORE_ID CORE_ID;
    Ifx_CPU_BIV BIV;
    Ifx_CPU_BTV BTV;
    Ifx_CPU_ISP ISP;
    Ifx_CPU_ICR ICR;
    unsigned char reserved_FE30[8];
    Ifx_CPU_FCX FCX;
    Ifx_CPU_LCX LCX;
    unsigned char reserved_FE40[16];
    Ifx_CPU_CUS_ID CUS_ID;
    unsigned char reserved_FE54[172];
    Ifx_CPU_D D[16];
    unsigned char reserved_FF40[64];
    Ifx_CPU_A A[16];
    unsigned char reserved_FFC0[64];
} Ifx_CPU;


typedef volatile struct _Ifx_CPU_SPROT
{
    unsigned char reserved_0[57344];
    Ifx_CPU_SPROT_RGN RGN[8];
    unsigned char reserved_E080[128];
    Ifx_CPU_SPROT_ACCENA ACCENA;
    Ifx_CPU_SPROT_ACCENB ACCENB;
    unsigned char reserved_E108[7928];
} Ifx_CPU_SPROT;
# 55 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0-infineon-1.0\\tricore\\include\\tc27xd\\ifxcpu_reg.h" 2 3





#define MODULE_CPU0 (*(Ifx_CPU*)0xF8810000u)


#define MODULE_CPU0_SPROT (*(Ifx_CPU_SPROT*)0xF8800000u)


#define MODULE_CPU1 (*(Ifx_CPU*)0xF8830000u)


#define MODULE_CPU1_SPROT (*(Ifx_CPU_SPROT*)0xF8820000u)


#define MODULE_CPU2 (*(Ifx_CPU*)0xF8850000u)


#define MODULE_CPU2_SPROT (*(Ifx_CPU_SPROT*)0xF8840000u)







#define CPU0_A0 (*(volatile Ifx_CPU_A*)0xF881FF80u)


#define CPU0_A1 (*(volatile Ifx_CPU_A*)0xF881FF84u)


#define CPU0_A10 (*(volatile Ifx_CPU_A*)0xF881FFA8u)


#define CPU0_A11 (*(volatile Ifx_CPU_A*)0xF881FFACu)


#define CPU0_A12 (*(volatile Ifx_CPU_A*)0xF881FFB0u)


#define CPU0_A13 (*(volatile Ifx_CPU_A*)0xF881FFB4u)


#define CPU0_A14 (*(volatile Ifx_CPU_A*)0xF881FFB8u)


#define CPU0_A15 (*(volatile Ifx_CPU_A*)0xF881FFBCu)


#define CPU0_A2 (*(volatile Ifx_CPU_A*)0xF881FF88u)


#define CPU0_A3 (*(volatile Ifx_CPU_A*)0xF881FF8Cu)


#define CPU0_A4 (*(volatile Ifx_CPU_A*)0xF881FF90u)


#define CPU0_A5 (*(volatile Ifx_CPU_A*)0xF881FF94u)


#define CPU0_A6 (*(volatile Ifx_CPU_A*)0xF881FF98u)


#define CPU0_A7 (*(volatile Ifx_CPU_A*)0xF881FF9Cu)


#define CPU0_A8 (*(volatile Ifx_CPU_A*)0xF881FFA0u)


#define CPU0_A9 (*(volatile Ifx_CPU_A*)0xF881FFA4u)


#define CPU0_BIV (*(volatile Ifx_CPU_BIV*)0xF881FE20u)


#define CPU0_BTV (*(volatile Ifx_CPU_BTV*)0xF881FE24u)


#define CPU0_CCNT (*(volatile Ifx_CPU_CCNT*)0xF881FC04u)


#define CPU0_CCTRL (*(volatile Ifx_CPU_CCTRL*)0xF881FC00u)


#define CPU0_COMPAT (*(volatile Ifx_CPU_COMPAT*)0xF8819400u)


#define CPU0_CORE_ID (*(volatile Ifx_CPU_CORE_ID*)0xF881FE1Cu)


#define CPU0_CPR0_L (*(volatile Ifx_CPU_CPR_L*)0xF881D000u)


#define CPU0_CPR0_U (*(volatile Ifx_CPU_CPR_U*)0xF881D004u)


#define CPU0_CPR1_L (*(volatile Ifx_CPU_CPR_L*)0xF881D008u)


#define CPU0_CPR1_U (*(volatile Ifx_CPU_CPR_U*)0xF881D00Cu)


#define CPU0_CPR2_L (*(volatile Ifx_CPU_CPR_L*)0xF881D010u)


#define CPU0_CPR2_U (*(volatile Ifx_CPU_CPR_U*)0xF881D014u)


#define CPU0_CPR3_L (*(volatile Ifx_CPU_CPR_L*)0xF881D018u)


#define CPU0_CPR3_U (*(volatile Ifx_CPU_CPR_U*)0xF881D01Cu)


#define CPU0_CPR4_L (*(volatile Ifx_CPU_CPR_L*)0xF881D020u)


#define CPU0_CPR4_U (*(volatile Ifx_CPU_CPR_U*)0xF881D024u)


#define CPU0_CPR5_L (*(volatile Ifx_CPU_CPR_L*)0xF881D028u)


#define CPU0_CPR5_U (*(volatile Ifx_CPU_CPR_U*)0xF881D02Cu)


#define CPU0_CPR6_L (*(volatile Ifx_CPU_CPR_L*)0xF881D030u)


#define CPU0_CPR6_U (*(volatile Ifx_CPU_CPR_U*)0xF881D034u)


#define CPU0_CPR7_L (*(volatile Ifx_CPU_CPR_L*)0xF881D038u)


#define CPU0_CPR7_U (*(volatile Ifx_CPU_CPR_U*)0xF881D03Cu)


#define CPU0_CPU_ID (*(volatile Ifx_CPU_CPU_ID*)0xF881FE18u)


#define CPU0_CPXE0 (*(volatile Ifx_CPU_CPXE*)0xF881E000u)




#define CPU0_CPXE_0 (CPU0_CPXE0)


#define CPU0_CPXE1 (*(volatile Ifx_CPU_CPXE*)0xF881E004u)




#define CPU0_CPXE_1 (CPU0_CPXE1)


#define CPU0_CPXE2 (*(volatile Ifx_CPU_CPXE*)0xF881E008u)




#define CPU0_CPXE_2 (CPU0_CPXE2)


#define CPU0_CPXE3 (*(volatile Ifx_CPU_CPXE*)0xF881E00Cu)




#define CPU0_CPXE_3 (CPU0_CPXE3)


#define CPU0_CREVT (*(volatile Ifx_CPU_CREVT*)0xF881FD0Cu)


#define CPU0_CUS_ID (*(volatile Ifx_CPU_CUS_ID*)0xF881FE50u)


#define CPU0_D0 (*(volatile Ifx_CPU_D*)0xF881FF00u)


#define CPU0_D1 (*(volatile Ifx_CPU_D*)0xF881FF04u)


#define CPU0_D10 (*(volatile Ifx_CPU_D*)0xF881FF28u)


#define CPU0_D11 (*(volatile Ifx_CPU_D*)0xF881FF2Cu)


#define CPU0_D12 (*(volatile Ifx_CPU_D*)0xF881FF30u)


#define CPU0_D13 (*(volatile Ifx_CPU_D*)0xF881FF34u)


#define CPU0_D14 (*(volatile Ifx_CPU_D*)0xF881FF38u)


#define CPU0_D15 (*(volatile Ifx_CPU_D*)0xF881FF3Cu)


#define CPU0_D2 (*(volatile Ifx_CPU_D*)0xF881FF08u)


#define CPU0_D3 (*(volatile Ifx_CPU_D*)0xF881FF0Cu)


#define CPU0_D4 (*(volatile Ifx_CPU_D*)0xF881FF10u)


#define CPU0_D5 (*(volatile Ifx_CPU_D*)0xF881FF14u)


#define CPU0_D6 (*(volatile Ifx_CPU_D*)0xF881FF18u)


#define CPU0_D7 (*(volatile Ifx_CPU_D*)0xF881FF1Cu)


#define CPU0_D8 (*(volatile Ifx_CPU_D*)0xF881FF20u)


#define CPU0_D9 (*(volatile Ifx_CPU_D*)0xF881FF24u)


#define CPU0_DATR (*(volatile Ifx_CPU_DATR*)0xF8819018u)


#define CPU0_DBGSR (*(volatile Ifx_CPU_DBGSR*)0xF881FD00u)


#define CPU0_DBGTCR (*(volatile Ifx_CPU_DBGTCR*)0xF881FD48u)


#define CPU0_DCON0 (*(volatile Ifx_CPU_DCON0*)0xF8819040u)


#define CPU0_DCON2 (*(volatile Ifx_CPU_DCON2*)0xF8819000u)


#define CPU0_DCX (*(volatile Ifx_CPU_DCX*)0xF881FD44u)


#define CPU0_DEADD (*(volatile Ifx_CPU_DEADD*)0xF881901Cu)


#define CPU0_DIEAR (*(volatile Ifx_CPU_DIEAR*)0xF8819020u)


#define CPU0_DIETR (*(volatile Ifx_CPU_DIETR*)0xF8819024u)


#define CPU0_DMS (*(volatile Ifx_CPU_DMS*)0xF881FD40u)


#define CPU0_DPR0_L (*(volatile Ifx_CPU_DPR_L*)0xF881C000u)


#define CPU0_DPR0_U (*(volatile Ifx_CPU_DPR_U*)0xF881C004u)


#define CPU0_DPR10_L (*(volatile Ifx_CPU_DPR_L*)0xF881C050u)


#define CPU0_DPR10_U (*(volatile Ifx_CPU_DPR_U*)0xF881C054u)


#define CPU0_DPR11_L (*(volatile Ifx_CPU_DPR_L*)0xF881C058u)


#define CPU0_DPR11_U (*(volatile Ifx_CPU_DPR_U*)0xF881C05Cu)


#define CPU0_DPR12_L (*(volatile Ifx_CPU_DPR_L*)0xF881C060u)


#define CPU0_DPR12_U (*(volatile Ifx_CPU_DPR_U*)0xF881C064u)


#define CPU0_DPR13_L (*(volatile Ifx_CPU_DPR_L*)0xF881C068u)


#define CPU0_DPR13_U (*(volatile Ifx_CPU_DPR_U*)0xF881C06Cu)


#define CPU0_DPR14_L (*(volatile Ifx_CPU_DPR_L*)0xF881C070u)


#define CPU0_DPR14_U (*(volatile Ifx_CPU_DPR_U*)0xF881C074u)


#define CPU0_DPR15_L (*(volatile Ifx_CPU_DPR_L*)0xF881C078u)


#define CPU0_DPR15_U (*(volatile Ifx_CPU_DPR_U*)0xF881C07Cu)


#define CPU0_DPR1_L (*(volatile Ifx_CPU_DPR_L*)0xF881C008u)


#define CPU0_DPR1_U (*(volatile Ifx_CPU_DPR_U*)0xF881C00Cu)


#define CPU0_DPR2_L (*(volatile Ifx_CPU_DPR_L*)0xF881C010u)


#define CPU0_DPR2_U (*(volatile Ifx_CPU_DPR_U*)0xF881C014u)


#define CPU0_DPR3_L (*(volatile Ifx_CPU_DPR_L*)0xF881C018u)


#define CPU0_DPR3_U (*(volatile Ifx_CPU_DPR_U*)0xF881C01Cu)


#define CPU0_DPR4_L (*(volatile Ifx_CPU_DPR_L*)0xF881C020u)


#define CPU0_DPR4_U (*(volatile Ifx_CPU_DPR_U*)0xF881C024u)


#define CPU0_DPR5_L (*(volatile Ifx_CPU_DPR_L*)0xF881C028u)


#define CPU0_DPR5_U (*(volatile Ifx_CPU_DPR_U*)0xF881C02Cu)


#define CPU0_DPR6_L (*(volatile Ifx_CPU_DPR_L*)0xF881C030u)


#define CPU0_DPR6_U (*(volatile Ifx_CPU_DPR_U*)0xF881C034u)


#define CPU0_DPR7_L (*(volatile Ifx_CPU_DPR_L*)0xF881C038u)


#define CPU0_DPR7_U (*(volatile Ifx_CPU_DPR_U*)0xF881C03Cu)


#define CPU0_DPR8_L (*(volatile Ifx_CPU_DPR_L*)0xF881C040u)


#define CPU0_DPR8_U (*(volatile Ifx_CPU_DPR_U*)0xF881C044u)


#define CPU0_DPR9_L (*(volatile Ifx_CPU_DPR_L*)0xF881C048u)


#define CPU0_DPR9_U (*(volatile Ifx_CPU_DPR_U*)0xF881C04Cu)


#define CPU0_DPRE0 (*(volatile Ifx_CPU_DPRE*)0xF881E010u)




#define CPU0_DPRE_0 (CPU0_DPRE0)


#define CPU0_DPRE1 (*(volatile Ifx_CPU_DPRE*)0xF881E014u)




#define CPU0_DPRE_1 (CPU0_DPRE1)


#define CPU0_DPRE2 (*(volatile Ifx_CPU_DPRE*)0xF881E018u)




#define CPU0_DPRE_2 (CPU0_DPRE2)


#define CPU0_DPRE3 (*(volatile Ifx_CPU_DPRE*)0xF881E01Cu)




#define CPU0_DPRE_3 (CPU0_DPRE3)


#define CPU0_DPWE0 (*(volatile Ifx_CPU_DPWE*)0xF881E020u)




#define CPU0_DPWE_0 (CPU0_DPWE0)


#define CPU0_DPWE1 (*(volatile Ifx_CPU_DPWE*)0xF881E024u)




#define CPU0_DPWE_1 (CPU0_DPWE1)


#define CPU0_DPWE2 (*(volatile Ifx_CPU_DPWE*)0xF881E028u)




#define CPU0_DPWE_2 (CPU0_DPWE2)


#define CPU0_DPWE3 (*(volatile Ifx_CPU_DPWE*)0xF881E02Cu)




#define CPU0_DPWE_3 (CPU0_DPWE3)


#define CPU0_DSTR (*(volatile Ifx_CPU_DSTR*)0xF8819010u)


#define CPU0_EXEVT (*(volatile Ifx_CPU_EXEVT*)0xF881FD08u)


#define CPU0_FCX (*(volatile Ifx_CPU_FCX*)0xF881FE38u)


#define CPU0_FPU_TRAP_CON (*(volatile Ifx_CPU_FPU_TRAP_CON*)0xF881A000u)


#define CPU0_FPU_TRAP_OPC (*(volatile Ifx_CPU_FPU_TRAP_OPC*)0xF881A008u)


#define CPU0_FPU_TRAP_PC (*(volatile Ifx_CPU_FPU_TRAP_PC*)0xF881A004u)


#define CPU0_FPU_TRAP_SRC1 (*(volatile Ifx_CPU_FPU_TRAP_SRC1*)0xF881A010u)


#define CPU0_FPU_TRAP_SRC2 (*(volatile Ifx_CPU_FPU_TRAP_SRC2*)0xF881A014u)


#define CPU0_FPU_TRAP_SRC3 (*(volatile Ifx_CPU_FPU_TRAP_SRC3*)0xF881A018u)


#define CPU0_ICNT (*(volatile Ifx_CPU_ICNT*)0xF881FC08u)


#define CPU0_ICR (*(volatile Ifx_CPU_ICR*)0xF881FE2Cu)


#define CPU0_ISP (*(volatile Ifx_CPU_ISP*)0xF881FE28u)


#define CPU0_LCX (*(volatile Ifx_CPU_LCX*)0xF881FE3Cu)


#define CPU0_M1CNT (*(volatile Ifx_CPU_M1CNT*)0xF881FC0Cu)


#define CPU0_M2CNT (*(volatile Ifx_CPU_M2CNT*)0xF881FC10u)


#define CPU0_M3CNT (*(volatile Ifx_CPU_M3CNT*)0xF881FC14u)


#define CPU0_PC (*(volatile Ifx_CPU_PC*)0xF881FE08u)


#define CPU0_PCON0 (*(volatile Ifx_CPU_PCON0*)0xF881920Cu)


#define CPU0_PCON1 (*(volatile Ifx_CPU_PCON1*)0xF8819204u)


#define CPU0_PCON2 (*(volatile Ifx_CPU_PCON2*)0xF8819208u)


#define CPU0_PCXI (*(volatile Ifx_CPU_PCXI*)0xF881FE00u)


#define CPU0_PIEAR (*(volatile Ifx_CPU_PIEAR*)0xF8819210u)


#define CPU0_PIETR (*(volatile Ifx_CPU_PIETR*)0xF8819214u)


#define CPU0_PMA0 (*(volatile Ifx_CPU_PMA0*)0xF8818100u)


#define CPU0_PMA1 (*(volatile Ifx_CPU_PMA1*)0xF8818104u)


#define CPU0_PMA2 (*(volatile Ifx_CPU_PMA2*)0xF8818108u)


#define CPU0_PSTR (*(volatile Ifx_CPU_PSTR*)0xF8819200u)


#define CPU0_PSW (*(volatile Ifx_CPU_PSW*)0xF881FE04u)


#define CPU0_SEGEN (*(volatile Ifx_CPU_SEGEN*)0xF8811030u)


#define CPU0_SMACON (*(volatile Ifx_CPU_SMACON*)0xF881900Cu)


#define CPU0_SWEVT (*(volatile Ifx_CPU_SWEVT*)0xF881FD10u)


#define CPU0_SYSCON (*(volatile Ifx_CPU_SYSCON*)0xF881FE14u)


#define CPU0_TASK_ASI (*(volatile Ifx_CPU_TASK_ASI*)0xF8818004u)


#define CPU0_TPS_CON (*(volatile Ifx_CPU_TPS_CON*)0xF881E400u)


#define CPU0_TPS_TIMER0 (*(volatile Ifx_CPU_TPS_TIMER*)0xF881E404u)


#define CPU0_TPS_TIMER1 (*(volatile Ifx_CPU_TPS_TIMER*)0xF881E408u)


#define CPU0_TPS_TIMER2 (*(volatile Ifx_CPU_TPS_TIMER*)0xF881E40Cu)


#define CPU0_TR0_ADR (*(volatile Ifx_CPU_TR_ADR*)0xF881F004u)




#define CPU0_TR0ADR (CPU0_TR0_ADR)


#define CPU0_TR0_EVT (*(volatile Ifx_CPU_TR_EVT*)0xF881F000u)




#define CPU0_TR0EVT (CPU0_TR0_EVT)


#define CPU0_TR1_ADR (*(volatile Ifx_CPU_TR_ADR*)0xF881F00Cu)




#define CPU0_TR1ADR (CPU0_TR1_ADR)


#define CPU0_TR1_EVT (*(volatile Ifx_CPU_TR_EVT*)0xF881F008u)




#define CPU0_TR1EVT (CPU0_TR1_EVT)


#define CPU0_TR2_ADR (*(volatile Ifx_CPU_TR_ADR*)0xF881F014u)




#define CPU0_TR2ADR (CPU0_TR2_ADR)


#define CPU0_TR2_EVT (*(volatile Ifx_CPU_TR_EVT*)0xF881F010u)




#define CPU0_TR2EVT (CPU0_TR2_EVT)


#define CPU0_TR3_ADR (*(volatile Ifx_CPU_TR_ADR*)0xF881F01Cu)




#define CPU0_TR3ADR (CPU0_TR3_ADR)


#define CPU0_TR3_EVT (*(volatile Ifx_CPU_TR_EVT*)0xF881F018u)




#define CPU0_TR3EVT (CPU0_TR3_EVT)


#define CPU0_TR4_ADR (*(volatile Ifx_CPU_TR_ADR*)0xF881F024u)




#define CPU0_TR4ADR (CPU0_TR4_ADR)


#define CPU0_TR4_EVT (*(volatile Ifx_CPU_TR_EVT*)0xF881F020u)




#define CPU0_TR4EVT (CPU0_TR4_EVT)


#define CPU0_TR5_ADR (*(volatile Ifx_CPU_TR_ADR*)0xF881F02Cu)




#define CPU0_TR5ADR (CPU0_TR5_ADR)


#define CPU0_TR5_EVT (*(volatile Ifx_CPU_TR_EVT*)0xF881F028u)




#define CPU0_TR5EVT (CPU0_TR5_EVT)


#define CPU0_TR6_ADR (*(volatile Ifx_CPU_TR_ADR*)0xF881F034u)




#define CPU0_TR6ADR (CPU0_TR6_ADR)


#define CPU0_TR6_EVT (*(volatile Ifx_CPU_TR_EVT*)0xF881F030u)




#define CPU0_TR6EVT (CPU0_TR6_EVT)


#define CPU0_TR7_ADR (*(volatile Ifx_CPU_TR_ADR*)0xF881F03Cu)




#define CPU0_TR7ADR (CPU0_TR7_ADR)


#define CPU0_TR7_EVT (*(volatile Ifx_CPU_TR_EVT*)0xF881F038u)




#define CPU0_TR7EVT (CPU0_TR7_EVT)


#define CPU0_TRIG_ACC (*(volatile Ifx_CPU_TRIG_ACC*)0xF881FD30u)







#define CPU1_A0 (*(volatile Ifx_CPU_A*)0xF883FF80u)


#define CPU1_A1 (*(volatile Ifx_CPU_A*)0xF883FF84u)


#define CPU1_A10 (*(volatile Ifx_CPU_A*)0xF883FFA8u)


#define CPU1_A11 (*(volatile Ifx_CPU_A*)0xF883FFACu)


#define CPU1_A12 (*(volatile Ifx_CPU_A*)0xF883FFB0u)


#define CPU1_A13 (*(volatile Ifx_CPU_A*)0xF883FFB4u)


#define CPU1_A14 (*(volatile Ifx_CPU_A*)0xF883FFB8u)


#define CPU1_A15 (*(volatile Ifx_CPU_A*)0xF883FFBCu)


#define CPU1_A2 (*(volatile Ifx_CPU_A*)0xF883FF88u)


#define CPU1_A3 (*(volatile Ifx_CPU_A*)0xF883FF8Cu)


#define CPU1_A4 (*(volatile Ifx_CPU_A*)0xF883FF90u)


#define CPU1_A5 (*(volatile Ifx_CPU_A*)0xF883FF94u)


#define CPU1_A6 (*(volatile Ifx_CPU_A*)0xF883FF98u)


#define CPU1_A7 (*(volatile Ifx_CPU_A*)0xF883FF9Cu)


#define CPU1_A8 (*(volatile Ifx_CPU_A*)0xF883FFA0u)


#define CPU1_A9 (*(volatile Ifx_CPU_A*)0xF883FFA4u)


#define CPU1_BIV (*(volatile Ifx_CPU_BIV*)0xF883FE20u)


#define CPU1_BTV (*(volatile Ifx_CPU_BTV*)0xF883FE24u)


#define CPU1_CCNT (*(volatile Ifx_CPU_CCNT*)0xF883FC04u)


#define CPU1_CCTRL (*(volatile Ifx_CPU_CCTRL*)0xF883FC00u)


#define CPU1_COMPAT (*(volatile Ifx_CPU_COMPAT*)0xF8839400u)


#define CPU1_CORE_ID (*(volatile Ifx_CPU_CORE_ID*)0xF883FE1Cu)


#define CPU1_CPR0_L (*(volatile Ifx_CPU_CPR_L*)0xF883D000u)


#define CPU1_CPR0_U (*(volatile Ifx_CPU_CPR_U*)0xF883D004u)


#define CPU1_CPR1_L (*(volatile Ifx_CPU_CPR_L*)0xF883D008u)


#define CPU1_CPR1_U (*(volatile Ifx_CPU_CPR_U*)0xF883D00Cu)


#define CPU1_CPR2_L (*(volatile Ifx_CPU_CPR_L*)0xF883D010u)


#define CPU1_CPR2_U (*(volatile Ifx_CPU_CPR_U*)0xF883D014u)


#define CPU1_CPR3_L (*(volatile Ifx_CPU_CPR_L*)0xF883D018u)


#define CPU1_CPR3_U (*(volatile Ifx_CPU_CPR_U*)0xF883D01Cu)


#define CPU1_CPR4_L (*(volatile Ifx_CPU_CPR_L*)0xF883D020u)


#define CPU1_CPR4_U (*(volatile Ifx_CPU_CPR_U*)0xF883D024u)


#define CPU1_CPR5_L (*(volatile Ifx_CPU_CPR_L*)0xF883D028u)


#define CPU1_CPR5_U (*(volatile Ifx_CPU_CPR_U*)0xF883D02Cu)


#define CPU1_CPR6_L (*(volatile Ifx_CPU_CPR_L*)0xF883D030u)


#define CPU1_CPR6_U (*(volatile Ifx_CPU_CPR_U*)0xF883D034u)


#define CPU1_CPR7_L (*(volatile Ifx_CPU_CPR_L*)0xF883D038u)


#define CPU1_CPR7_U (*(volatile Ifx_CPU_CPR_U*)0xF883D03Cu)


#define CPU1_CPU_ID (*(volatile Ifx_CPU_CPU_ID*)0xF883FE18u)


#define CPU1_CPXE0 (*(volatile Ifx_CPU_CPXE*)0xF883E000u)




#define CPU1_CPXE_0 (CPU1_CPXE0)


#define CPU1_CPXE1 (*(volatile Ifx_CPU_CPXE*)0xF883E004u)




#define CPU1_CPXE_1 (CPU1_CPXE1)


#define CPU1_CPXE2 (*(volatile Ifx_CPU_CPXE*)0xF883E008u)




#define CPU1_CPXE_2 (CPU1_CPXE2)


#define CPU1_CPXE3 (*(volatile Ifx_CPU_CPXE*)0xF883E00Cu)




#define CPU1_CPXE_3 (CPU1_CPXE3)


#define CPU1_CREVT (*(volatile Ifx_CPU_CREVT*)0xF883FD0Cu)


#define CPU1_CUS_ID (*(volatile Ifx_CPU_CUS_ID*)0xF883FE50u)


#define CPU1_D0 (*(volatile Ifx_CPU_D*)0xF883FF00u)


#define CPU1_D1 (*(volatile Ifx_CPU_D*)0xF883FF04u)


#define CPU1_D10 (*(volatile Ifx_CPU_D*)0xF883FF28u)


#define CPU1_D11 (*(volatile Ifx_CPU_D*)0xF883FF2Cu)


#define CPU1_D12 (*(volatile Ifx_CPU_D*)0xF883FF30u)


#define CPU1_D13 (*(volatile Ifx_CPU_D*)0xF883FF34u)


#define CPU1_D14 (*(volatile Ifx_CPU_D*)0xF883FF38u)


#define CPU1_D15 (*(volatile Ifx_CPU_D*)0xF883FF3Cu)


#define CPU1_D2 (*(volatile Ifx_CPU_D*)0xF883FF08u)


#define CPU1_D3 (*(volatile Ifx_CPU_D*)0xF883FF0Cu)


#define CPU1_D4 (*(volatile Ifx_CPU_D*)0xF883FF10u)


#define CPU1_D5 (*(volatile Ifx_CPU_D*)0xF883FF14u)


#define CPU1_D6 (*(volatile Ifx_CPU_D*)0xF883FF18u)


#define CPU1_D7 (*(volatile Ifx_CPU_D*)0xF883FF1Cu)


#define CPU1_D8 (*(volatile Ifx_CPU_D*)0xF883FF20u)


#define CPU1_D9 (*(volatile Ifx_CPU_D*)0xF883FF24u)


#define CPU1_DATR (*(volatile Ifx_CPU_DATR*)0xF8839018u)


#define CPU1_DBGSR (*(volatile Ifx_CPU_DBGSR*)0xF883FD00u)


#define CPU1_DBGTCR (*(volatile Ifx_CPU_DBGTCR*)0xF883FD48u)


#define CPU1_DCON0 (*(volatile Ifx_CPU_DCON0*)0xF8839040u)


#define CPU1_DCON2 (*(volatile Ifx_CPU_DCON2*)0xF8839000u)


#define CPU1_DCX (*(volatile Ifx_CPU_DCX*)0xF883FD44u)


#define CPU1_DEADD (*(volatile Ifx_CPU_DEADD*)0xF883901Cu)


#define CPU1_DIEAR (*(volatile Ifx_CPU_DIEAR*)0xF8839020u)


#define CPU1_DIETR (*(volatile Ifx_CPU_DIETR*)0xF8839024u)


#define CPU1_DMS (*(volatile Ifx_CPU_DMS*)0xF883FD40u)


#define CPU1_DPR0_L (*(volatile Ifx_CPU_DPR_L*)0xF883C000u)


#define CPU1_DPR0_U (*(volatile Ifx_CPU_DPR_U*)0xF883C004u)


#define CPU1_DPR10_L (*(volatile Ifx_CPU_DPR_L*)0xF883C050u)


#define CPU1_DPR10_U (*(volatile Ifx_CPU_DPR_U*)0xF883C054u)


#define CPU1_DPR11_L (*(volatile Ifx_CPU_DPR_L*)0xF883C058u)


#define CPU1_DPR11_U (*(volatile Ifx_CPU_DPR_U*)0xF883C05Cu)


#define CPU1_DPR12_L (*(volatile Ifx_CPU_DPR_L*)0xF883C060u)


#define CPU1_DPR12_U (*(volatile Ifx_CPU_DPR_U*)0xF883C064u)


#define CPU1_DPR13_L (*(volatile Ifx_CPU_DPR_L*)0xF883C068u)


#define CPU1_DPR13_U (*(volatile Ifx_CPU_DPR_U*)0xF883C06Cu)


#define CPU1_DPR14_L (*(volatile Ifx_CPU_DPR_L*)0xF883C070u)


#define CPU1_DPR14_U (*(volatile Ifx_CPU_DPR_U*)0xF883C074u)


#define CPU1_DPR15_L (*(volatile Ifx_CPU_DPR_L*)0xF883C078u)


#define CPU1_DPR15_U (*(volatile Ifx_CPU_DPR_U*)0xF883C07Cu)


#define CPU1_DPR1_L (*(volatile Ifx_CPU_DPR_L*)0xF883C008u)


#define CPU1_DPR1_U (*(volatile Ifx_CPU_DPR_U*)0xF883C00Cu)


#define CPU1_DPR2_L (*(volatile Ifx_CPU_DPR_L*)0xF883C010u)


#define CPU1_DPR2_U (*(volatile Ifx_CPU_DPR_U*)0xF883C014u)


#define CPU1_DPR3_L (*(volatile Ifx_CPU_DPR_L*)0xF883C018u)


#define CPU1_DPR3_U (*(volatile Ifx_CPU_DPR_U*)0xF883C01Cu)


#define CPU1_DPR4_L (*(volatile Ifx_CPU_DPR_L*)0xF883C020u)


#define CPU1_DPR4_U (*(volatile Ifx_CPU_DPR_U*)0xF883C024u)


#define CPU1_DPR5_L (*(volatile Ifx_CPU_DPR_L*)0xF883C028u)


#define CPU1_DPR5_U (*(volatile Ifx_CPU_DPR_U*)0xF883C02Cu)


#define CPU1_DPR6_L (*(volatile Ifx_CPU_DPR_L*)0xF883C030u)


#define CPU1_DPR6_U (*(volatile Ifx_CPU_DPR_U*)0xF883C034u)


#define CPU1_DPR7_L (*(volatile Ifx_CPU_DPR_L*)0xF883C038u)


#define CPU1_DPR7_U (*(volatile Ifx_CPU_DPR_U*)0xF883C03Cu)


#define CPU1_DPR8_L (*(volatile Ifx_CPU_DPR_L*)0xF883C040u)


#define CPU1_DPR8_U (*(volatile Ifx_CPU_DPR_U*)0xF883C044u)


#define CPU1_DPR9_L (*(volatile Ifx_CPU_DPR_L*)0xF883C048u)


#define CPU1_DPR9_U (*(volatile Ifx_CPU_DPR_U*)0xF883C04Cu)


#define CPU1_DPRE0 (*(volatile Ifx_CPU_DPRE*)0xF883E010u)




#define CPU1_DPRE_0 (CPU1_DPRE0)


#define CPU1_DPRE1 (*(volatile Ifx_CPU_DPRE*)0xF883E014u)




#define CPU1_DPRE_1 (CPU1_DPRE1)


#define CPU1_DPRE2 (*(volatile Ifx_CPU_DPRE*)0xF883E018u)




#define CPU1_DPRE_2 (CPU1_DPRE2)


#define CPU1_DPRE3 (*(volatile Ifx_CPU_DPRE*)0xF883E01Cu)




#define CPU1_DPRE_3 (CPU1_DPRE3)


#define CPU1_DPWE0 (*(volatile Ifx_CPU_DPWE*)0xF883E020u)




#define CPU1_DPWE_0 (CPU1_DPWE0)


#define CPU1_DPWE1 (*(volatile Ifx_CPU_DPWE*)0xF883E024u)




#define CPU1_DPWE_1 (CPU1_DPWE1)


#define CPU1_DPWE2 (*(volatile Ifx_CPU_DPWE*)0xF883E028u)




#define CPU1_DPWE_2 (CPU1_DPWE2)


#define CPU1_DPWE3 (*(volatile Ifx_CPU_DPWE*)0xF883E02Cu)




#define CPU1_DPWE_3 (CPU1_DPWE3)


#define CPU1_DSTR (*(volatile Ifx_CPU_DSTR*)0xF8839010u)


#define CPU1_EXEVT (*(volatile Ifx_CPU_EXEVT*)0xF883FD08u)


#define CPU1_FCX (*(volatile Ifx_CPU_FCX*)0xF883FE38u)


#define CPU1_FPU_TRAP_CON (*(volatile Ifx_CPU_FPU_TRAP_CON*)0xF883A000u)


#define CPU1_FPU_TRAP_OPC (*(volatile Ifx_CPU_FPU_TRAP_OPC*)0xF883A008u)


#define CPU1_FPU_TRAP_PC (*(volatile Ifx_CPU_FPU_TRAP_PC*)0xF883A004u)


#define CPU1_FPU_TRAP_SRC1 (*(volatile Ifx_CPU_FPU_TRAP_SRC1*)0xF883A010u)


#define CPU1_FPU_TRAP_SRC2 (*(volatile Ifx_CPU_FPU_TRAP_SRC2*)0xF883A014u)


#define CPU1_FPU_TRAP_SRC3 (*(volatile Ifx_CPU_FPU_TRAP_SRC3*)0xF883A018u)


#define CPU1_ICNT (*(volatile Ifx_CPU_ICNT*)0xF883FC08u)


#define CPU1_ICR (*(volatile Ifx_CPU_ICR*)0xF883FE2Cu)


#define CPU1_ISP (*(volatile Ifx_CPU_ISP*)0xF883FE28u)


#define CPU1_LCX (*(volatile Ifx_CPU_LCX*)0xF883FE3Cu)


#define CPU1_M1CNT (*(volatile Ifx_CPU_M1CNT*)0xF883FC0Cu)


#define CPU1_M2CNT (*(volatile Ifx_CPU_M2CNT*)0xF883FC10u)


#define CPU1_M3CNT (*(volatile Ifx_CPU_M3CNT*)0xF883FC14u)


#define CPU1_PC (*(volatile Ifx_CPU_PC*)0xF883FE08u)


#define CPU1_PCON0 (*(volatile Ifx_CPU_PCON0*)0xF883920Cu)


#define CPU1_PCON1 (*(volatile Ifx_CPU_PCON1*)0xF8839204u)


#define CPU1_PCON2 (*(volatile Ifx_CPU_PCON2*)0xF8839208u)


#define CPU1_PCXI (*(volatile Ifx_CPU_PCXI*)0xF883FE00u)


#define CPU1_PIEAR (*(volatile Ifx_CPU_PIEAR*)0xF8839210u)


#define CPU1_PIETR (*(volatile Ifx_CPU_PIETR*)0xF8839214u)


#define CPU1_PMA0 (*(volatile Ifx_CPU_PMA0*)0xF8838100u)


#define CPU1_PMA1 (*(volatile Ifx_CPU_PMA1*)0xF8838104u)


#define CPU1_PMA2 (*(volatile Ifx_CPU_PMA2*)0xF8838108u)


#define CPU1_PSTR (*(volatile Ifx_CPU_PSTR*)0xF8839200u)


#define CPU1_PSW (*(volatile Ifx_CPU_PSW*)0xF883FE04u)


#define CPU1_SEGEN (*(volatile Ifx_CPU_SEGEN*)0xF8831030u)


#define CPU1_SMACON (*(volatile Ifx_CPU_SMACON*)0xF883900Cu)


#define CPU1_SWEVT (*(volatile Ifx_CPU_SWEVT*)0xF883FD10u)


#define CPU1_SYSCON (*(volatile Ifx_CPU_SYSCON*)0xF883FE14u)


#define CPU1_TASK_ASI (*(volatile Ifx_CPU_TASK_ASI*)0xF8838004u)


#define CPU1_TPS_CON (*(volatile Ifx_CPU_TPS_CON*)0xF883E400u)


#define CPU1_TPS_TIMER0 (*(volatile Ifx_CPU_TPS_TIMER*)0xF883E404u)


#define CPU1_TPS_TIMER1 (*(volatile Ifx_CPU_TPS_TIMER*)0xF883E408u)


#define CPU1_TPS_TIMER2 (*(volatile Ifx_CPU_TPS_TIMER*)0xF883E40Cu)


#define CPU1_TR0_ADR (*(volatile Ifx_CPU_TR_ADR*)0xF883F004u)




#define CPU1_TR0ADR (CPU1_TR0_ADR)


#define CPU1_TR0_EVT (*(volatile Ifx_CPU_TR_EVT*)0xF883F000u)




#define CPU1_TR0EVT (CPU1_TR0_EVT)


#define CPU1_TR1_ADR (*(volatile Ifx_CPU_TR_ADR*)0xF883F00Cu)




#define CPU1_TR1ADR (CPU1_TR1_ADR)


#define CPU1_TR1_EVT (*(volatile Ifx_CPU_TR_EVT*)0xF883F008u)




#define CPU1_TR1EVT (CPU1_TR1_EVT)


#define CPU1_TR2_ADR (*(volatile Ifx_CPU_TR_ADR*)0xF883F014u)




#define CPU1_TR2ADR (CPU1_TR2_ADR)


#define CPU1_TR2_EVT (*(volatile Ifx_CPU_TR_EVT*)0xF883F010u)




#define CPU1_TR2EVT (CPU1_TR2_EVT)


#define CPU1_TR3_ADR (*(volatile Ifx_CPU_TR_ADR*)0xF883F01Cu)




#define CPU1_TR3ADR (CPU1_TR3_ADR)


#define CPU1_TR3_EVT (*(volatile Ifx_CPU_TR_EVT*)0xF883F018u)




#define CPU1_TR3EVT (CPU1_TR3_EVT)


#define CPU1_TR4_ADR (*(volatile Ifx_CPU_TR_ADR*)0xF883F024u)




#define CPU1_TR4ADR (CPU1_TR4_ADR)


#define CPU1_TR4_EVT (*(volatile Ifx_CPU_TR_EVT*)0xF883F020u)




#define CPU1_TR4EVT (CPU1_TR4_EVT)


#define CPU1_TR5_ADR (*(volatile Ifx_CPU_TR_ADR*)0xF883F02Cu)




#define CPU1_TR5ADR (CPU1_TR5_ADR)


#define CPU1_TR5_EVT (*(volatile Ifx_CPU_TR_EVT*)0xF883F028u)




#define CPU1_TR5EVT (CPU1_TR5_EVT)


#define CPU1_TR6_ADR (*(volatile Ifx_CPU_TR_ADR*)0xF883F034u)




#define CPU1_TR6ADR (CPU1_TR6_ADR)


#define CPU1_TR6_EVT (*(volatile Ifx_CPU_TR_EVT*)0xF883F030u)




#define CPU1_TR6EVT (CPU1_TR6_EVT)


#define CPU1_TR7_ADR (*(volatile Ifx_CPU_TR_ADR*)0xF883F03Cu)




#define CPU1_TR7ADR (CPU1_TR7_ADR)


#define CPU1_TR7_EVT (*(volatile Ifx_CPU_TR_EVT*)0xF883F038u)




#define CPU1_TR7EVT (CPU1_TR7_EVT)


#define CPU1_TRIG_ACC (*(volatile Ifx_CPU_TRIG_ACC*)0xF883FD30u)







#define CPU2_A0 (*(volatile Ifx_CPU_A*)0xF885FF80u)


#define CPU2_A1 (*(volatile Ifx_CPU_A*)0xF885FF84u)


#define CPU2_A10 (*(volatile Ifx_CPU_A*)0xF885FFA8u)


#define CPU2_A11 (*(volatile Ifx_CPU_A*)0xF885FFACu)


#define CPU2_A12 (*(volatile Ifx_CPU_A*)0xF885FFB0u)


#define CPU2_A13 (*(volatile Ifx_CPU_A*)0xF885FFB4u)


#define CPU2_A14 (*(volatile Ifx_CPU_A*)0xF885FFB8u)


#define CPU2_A15 (*(volatile Ifx_CPU_A*)0xF885FFBCu)


#define CPU2_A2 (*(volatile Ifx_CPU_A*)0xF885FF88u)


#define CPU2_A3 (*(volatile Ifx_CPU_A*)0xF885FF8Cu)


#define CPU2_A4 (*(volatile Ifx_CPU_A*)0xF885FF90u)


#define CPU2_A5 (*(volatile Ifx_CPU_A*)0xF885FF94u)


#define CPU2_A6 (*(volatile Ifx_CPU_A*)0xF885FF98u)


#define CPU2_A7 (*(volatile Ifx_CPU_A*)0xF885FF9Cu)


#define CPU2_A8 (*(volatile Ifx_CPU_A*)0xF885FFA0u)


#define CPU2_A9 (*(volatile Ifx_CPU_A*)0xF885FFA4u)


#define CPU2_BIV (*(volatile Ifx_CPU_BIV*)0xF885FE20u)


#define CPU2_BTV (*(volatile Ifx_CPU_BTV*)0xF885FE24u)


#define CPU2_CCNT (*(volatile Ifx_CPU_CCNT*)0xF885FC04u)


#define CPU2_CCTRL (*(volatile Ifx_CPU_CCTRL*)0xF885FC00u)


#define CPU2_COMPAT (*(volatile Ifx_CPU_COMPAT*)0xF8859400u)


#define CPU2_CORE_ID (*(volatile Ifx_CPU_CORE_ID*)0xF885FE1Cu)


#define CPU2_CPR0_L (*(volatile Ifx_CPU_CPR_L*)0xF885D000u)


#define CPU2_CPR0_U (*(volatile Ifx_CPU_CPR_U*)0xF885D004u)


#define CPU2_CPR1_L (*(volatile Ifx_CPU_CPR_L*)0xF885D008u)


#define CPU2_CPR1_U (*(volatile Ifx_CPU_CPR_U*)0xF885D00Cu)


#define CPU2_CPR2_L (*(volatile Ifx_CPU_CPR_L*)0xF885D010u)


#define CPU2_CPR2_U (*(volatile Ifx_CPU_CPR_U*)0xF885D014u)


#define CPU2_CPR3_L (*(volatile Ifx_CPU_CPR_L*)0xF885D018u)


#define CPU2_CPR3_U (*(volatile Ifx_CPU_CPR_U*)0xF885D01Cu)


#define CPU2_CPR4_L (*(volatile Ifx_CPU_CPR_L*)0xF885D020u)


#define CPU2_CPR4_U (*(volatile Ifx_CPU_CPR_U*)0xF885D024u)


#define CPU2_CPR5_L (*(volatile Ifx_CPU_CPR_L*)0xF885D028u)


#define CPU2_CPR5_U (*(volatile Ifx_CPU_CPR_U*)0xF885D02Cu)


#define CPU2_CPR6_L (*(volatile Ifx_CPU_CPR_L*)0xF885D030u)


#define CPU2_CPR6_U (*(volatile Ifx_CPU_CPR_U*)0xF885D034u)


#define CPU2_CPR7_L (*(volatile Ifx_CPU_CPR_L*)0xF885D038u)


#define CPU2_CPR7_U (*(volatile Ifx_CPU_CPR_U*)0xF885D03Cu)


#define CPU2_CPU_ID (*(volatile Ifx_CPU_CPU_ID*)0xF885FE18u)


#define CPU2_CPXE0 (*(volatile Ifx_CPU_CPXE*)0xF885E000u)




#define CPU2_CPXE_0 (CPU2_CPXE0)


#define CPU2_CPXE1 (*(volatile Ifx_CPU_CPXE*)0xF885E004u)




#define CPU2_CPXE_1 (CPU2_CPXE1)


#define CPU2_CPXE2 (*(volatile Ifx_CPU_CPXE*)0xF885E008u)




#define CPU2_CPXE_2 (CPU2_CPXE2)


#define CPU2_CPXE3 (*(volatile Ifx_CPU_CPXE*)0xF885E00Cu)




#define CPU2_CPXE_3 (CPU2_CPXE3)


#define CPU2_CREVT (*(volatile Ifx_CPU_CREVT*)0xF885FD0Cu)


#define CPU2_CUS_ID (*(volatile Ifx_CPU_CUS_ID*)0xF885FE50u)


#define CPU2_D0 (*(volatile Ifx_CPU_D*)0xF885FF00u)


#define CPU2_D1 (*(volatile Ifx_CPU_D*)0xF885FF04u)


#define CPU2_D10 (*(volatile Ifx_CPU_D*)0xF885FF28u)


#define CPU2_D11 (*(volatile Ifx_CPU_D*)0xF885FF2Cu)


#define CPU2_D12 (*(volatile Ifx_CPU_D*)0xF885FF30u)


#define CPU2_D13 (*(volatile Ifx_CPU_D*)0xF885FF34u)


#define CPU2_D14 (*(volatile Ifx_CPU_D*)0xF885FF38u)


#define CPU2_D15 (*(volatile Ifx_CPU_D*)0xF885FF3Cu)


#define CPU2_D2 (*(volatile Ifx_CPU_D*)0xF885FF08u)


#define CPU2_D3 (*(volatile Ifx_CPU_D*)0xF885FF0Cu)


#define CPU2_D4 (*(volatile Ifx_CPU_D*)0xF885FF10u)


#define CPU2_D5 (*(volatile Ifx_CPU_D*)0xF885FF14u)


#define CPU2_D6 (*(volatile Ifx_CPU_D*)0xF885FF18u)


#define CPU2_D7 (*(volatile Ifx_CPU_D*)0xF885FF1Cu)


#define CPU2_D8 (*(volatile Ifx_CPU_D*)0xF885FF20u)


#define CPU2_D9 (*(volatile Ifx_CPU_D*)0xF885FF24u)


#define CPU2_DATR (*(volatile Ifx_CPU_DATR*)0xF8859018u)


#define CPU2_DBGSR (*(volatile Ifx_CPU_DBGSR*)0xF885FD00u)


#define CPU2_DBGTCR (*(volatile Ifx_CPU_DBGTCR*)0xF885FD48u)


#define CPU2_DCON0 (*(volatile Ifx_CPU_DCON0*)0xF8859040u)


#define CPU2_DCON2 (*(volatile Ifx_CPU_DCON2*)0xF8859000u)


#define CPU2_DCX (*(volatile Ifx_CPU_DCX*)0xF885FD44u)


#define CPU2_DEADD (*(volatile Ifx_CPU_DEADD*)0xF885901Cu)


#define CPU2_DIEAR (*(volatile Ifx_CPU_DIEAR*)0xF8859020u)


#define CPU2_DIETR (*(volatile Ifx_CPU_DIETR*)0xF8859024u)


#define CPU2_DMS (*(volatile Ifx_CPU_DMS*)0xF885FD40u)


#define CPU2_DPR0_L (*(volatile Ifx_CPU_DPR_L*)0xF885C000u)


#define CPU2_DPR0_U (*(volatile Ifx_CPU_DPR_U*)0xF885C004u)


#define CPU2_DPR10_L (*(volatile Ifx_CPU_DPR_L*)0xF885C050u)


#define CPU2_DPR10_U (*(volatile Ifx_CPU_DPR_U*)0xF885C054u)


#define CPU2_DPR11_L (*(volatile Ifx_CPU_DPR_L*)0xF885C058u)


#define CPU2_DPR11_U (*(volatile Ifx_CPU_DPR_U*)0xF885C05Cu)


#define CPU2_DPR12_L (*(volatile Ifx_CPU_DPR_L*)0xF885C060u)


#define CPU2_DPR12_U (*(volatile Ifx_CPU_DPR_U*)0xF885C064u)


#define CPU2_DPR13_L (*(volatile Ifx_CPU_DPR_L*)0xF885C068u)


#define CPU2_DPR13_U (*(volatile Ifx_CPU_DPR_U*)0xF885C06Cu)


#define CPU2_DPR14_L (*(volatile Ifx_CPU_DPR_L*)0xF885C070u)


#define CPU2_DPR14_U (*(volatile Ifx_CPU_DPR_U*)0xF885C074u)


#define CPU2_DPR15_L (*(volatile Ifx_CPU_DPR_L*)0xF885C078u)


#define CPU2_DPR15_U (*(volatile Ifx_CPU_DPR_U*)0xF885C07Cu)


#define CPU2_DPR1_L (*(volatile Ifx_CPU_DPR_L*)0xF885C008u)


#define CPU2_DPR1_U (*(volatile Ifx_CPU_DPR_U*)0xF885C00Cu)


#define CPU2_DPR2_L (*(volatile Ifx_CPU_DPR_L*)0xF885C010u)


#define CPU2_DPR2_U (*(volatile Ifx_CPU_DPR_U*)0xF885C014u)


#define CPU2_DPR3_L (*(volatile Ifx_CPU_DPR_L*)0xF885C018u)


#define CPU2_DPR3_U (*(volatile Ifx_CPU_DPR_U*)0xF885C01Cu)


#define CPU2_DPR4_L (*(volatile Ifx_CPU_DPR_L*)0xF885C020u)


#define CPU2_DPR4_U (*(volatile Ifx_CPU_DPR_U*)0xF885C024u)


#define CPU2_DPR5_L (*(volatile Ifx_CPU_DPR_L*)0xF885C028u)


#define CPU2_DPR5_U (*(volatile Ifx_CPU_DPR_U*)0xF885C02Cu)


#define CPU2_DPR6_L (*(volatile Ifx_CPU_DPR_L*)0xF885C030u)


#define CPU2_DPR6_U (*(volatile Ifx_CPU_DPR_U*)0xF885C034u)


#define CPU2_DPR7_L (*(volatile Ifx_CPU_DPR_L*)0xF885C038u)


#define CPU2_DPR7_U (*(volatile Ifx_CPU_DPR_U*)0xF885C03Cu)


#define CPU2_DPR8_L (*(volatile Ifx_CPU_DPR_L*)0xF885C040u)


#define CPU2_DPR8_U (*(volatile Ifx_CPU_DPR_U*)0xF885C044u)


#define CPU2_DPR9_L (*(volatile Ifx_CPU_DPR_L*)0xF885C048u)


#define CPU2_DPR9_U (*(volatile Ifx_CPU_DPR_U*)0xF885C04Cu)


#define CPU2_DPRE0 (*(volatile Ifx_CPU_DPRE*)0xF885E010u)




#define CPU2_DPRE_0 (CPU2_DPRE0)


#define CPU2_DPRE1 (*(volatile Ifx_CPU_DPRE*)0xF885E014u)




#define CPU2_DPRE_1 (CPU2_DPRE1)


#define CPU2_DPRE2 (*(volatile Ifx_CPU_DPRE*)0xF885E018u)




#define CPU2_DPRE_2 (CPU2_DPRE2)


#define CPU2_DPRE3 (*(volatile Ifx_CPU_DPRE*)0xF885E01Cu)




#define CPU2_DPRE_3 (CPU2_DPRE3)


#define CPU2_DPWE0 (*(volatile Ifx_CPU_DPWE*)0xF885E020u)




#define CPU2_DPWE_0 (CPU2_DPWE0)


#define CPU2_DPWE1 (*(volatile Ifx_CPU_DPWE*)0xF885E024u)




#define CPU2_DPWE_1 (CPU2_DPWE1)


#define CPU2_DPWE2 (*(volatile Ifx_CPU_DPWE*)0xF885E028u)




#define CPU2_DPWE_2 (CPU2_DPWE2)


#define CPU2_DPWE3 (*(volatile Ifx_CPU_DPWE*)0xF885E02Cu)




#define CPU2_DPWE_3 (CPU2_DPWE3)


#define CPU2_DSTR (*(volatile Ifx_CPU_DSTR*)0xF8859010u)


#define CPU2_EXEVT (*(volatile Ifx_CPU_EXEVT*)0xF885FD08u)


#define CPU2_FCX (*(volatile Ifx_CPU_FCX*)0xF885FE38u)


#define CPU2_FPU_TRAP_CON (*(volatile Ifx_CPU_FPU_TRAP_CON*)0xF885A000u)


#define CPU2_FPU_TRAP_OPC (*(volatile Ifx_CPU_FPU_TRAP_OPC*)0xF885A008u)


#define CPU2_FPU_TRAP_PC (*(volatile Ifx_CPU_FPU_TRAP_PC*)0xF885A004u)


#define CPU2_FPU_TRAP_SRC1 (*(volatile Ifx_CPU_FPU_TRAP_SRC1*)0xF885A010u)


#define CPU2_FPU_TRAP_SRC2 (*(volatile Ifx_CPU_FPU_TRAP_SRC2*)0xF885A014u)


#define CPU2_FPU_TRAP_SRC3 (*(volatile Ifx_CPU_FPU_TRAP_SRC3*)0xF885A018u)


#define CPU2_ICNT (*(volatile Ifx_CPU_ICNT*)0xF885FC08u)


#define CPU2_ICR (*(volatile Ifx_CPU_ICR*)0xF885FE2Cu)


#define CPU2_ISP (*(volatile Ifx_CPU_ISP*)0xF885FE28u)


#define CPU2_LCX (*(volatile Ifx_CPU_LCX*)0xF885FE3Cu)


#define CPU2_M1CNT (*(volatile Ifx_CPU_M1CNT*)0xF885FC0Cu)


#define CPU2_M2CNT (*(volatile Ifx_CPU_M2CNT*)0xF885FC10u)


#define CPU2_M3CNT (*(volatile Ifx_CPU_M3CNT*)0xF885FC14u)


#define CPU2_PC (*(volatile Ifx_CPU_PC*)0xF885FE08u)


#define CPU2_PCON0 (*(volatile Ifx_CPU_PCON0*)0xF885920Cu)


#define CPU2_PCON1 (*(volatile Ifx_CPU_PCON1*)0xF8859204u)


#define CPU2_PCON2 (*(volatile Ifx_CPU_PCON2*)0xF8859208u)


#define CPU2_PCXI (*(volatile Ifx_CPU_PCXI*)0xF885FE00u)


#define CPU2_PIEAR (*(volatile Ifx_CPU_PIEAR*)0xF8859210u)


#define CPU2_PIETR (*(volatile Ifx_CPU_PIETR*)0xF8859214u)


#define CPU2_PMA0 (*(volatile Ifx_CPU_PMA0*)0xF8858100u)


#define CPU2_PMA1 (*(volatile Ifx_CPU_PMA1*)0xF8858104u)


#define CPU2_PMA2 (*(volatile Ifx_CPU_PMA2*)0xF8858108u)


#define CPU2_PSTR (*(volatile Ifx_CPU_PSTR*)0xF8859200u)


#define CPU2_PSW (*(volatile Ifx_CPU_PSW*)0xF885FE04u)


#define CPU2_SEGEN (*(volatile Ifx_CPU_SEGEN*)0xF8851030u)


#define CPU2_SMACON (*(volatile Ifx_CPU_SMACON*)0xF885900Cu)


#define CPU2_SWEVT (*(volatile Ifx_CPU_SWEVT*)0xF885FD10u)


#define CPU2_SYSCON (*(volatile Ifx_CPU_SYSCON*)0xF885FE14u)


#define CPU2_TASK_ASI (*(volatile Ifx_CPU_TASK_ASI*)0xF8858004u)


#define CPU2_TPS_CON (*(volatile Ifx_CPU_TPS_CON*)0xF885E400u)


#define CPU2_TPS_TIMER0 (*(volatile Ifx_CPU_TPS_TIMER*)0xF885E404u)


#define CPU2_TPS_TIMER1 (*(volatile Ifx_CPU_TPS_TIMER*)0xF885E408u)


#define CPU2_TPS_TIMER2 (*(volatile Ifx_CPU_TPS_TIMER*)0xF885E40Cu)


#define CPU2_TR0_ADR (*(volatile Ifx_CPU_TR_ADR*)0xF885F004u)




#define CPU2_TR0ADR (CPU2_TR0_ADR)


#define CPU2_TR0_EVT (*(volatile Ifx_CPU_TR_EVT*)0xF885F000u)




#define CPU2_TR0EVT (CPU2_TR0_EVT)


#define CPU2_TR1_ADR (*(volatile Ifx_CPU_TR_ADR*)0xF885F00Cu)




#define CPU2_TR1ADR (CPU2_TR1_ADR)


#define CPU2_TR1_EVT (*(volatile Ifx_CPU_TR_EVT*)0xF885F008u)




#define CPU2_TR1EVT (CPU2_TR1_EVT)


#define CPU2_TR2_ADR (*(volatile Ifx_CPU_TR_ADR*)0xF885F014u)




#define CPU2_TR2ADR (CPU2_TR2_ADR)


#define CPU2_TR2_EVT (*(volatile Ifx_CPU_TR_EVT*)0xF885F010u)




#define CPU2_TR2EVT (CPU2_TR2_EVT)


#define CPU2_TR3_ADR (*(volatile Ifx_CPU_TR_ADR*)0xF885F01Cu)




#define CPU2_TR3ADR (CPU2_TR3_ADR)


#define CPU2_TR3_EVT (*(volatile Ifx_CPU_TR_EVT*)0xF885F018u)




#define CPU2_TR3EVT (CPU2_TR3_EVT)


#define CPU2_TR4_ADR (*(volatile Ifx_CPU_TR_ADR*)0xF885F024u)




#define CPU2_TR4ADR (CPU2_TR4_ADR)


#define CPU2_TR4_EVT (*(volatile Ifx_CPU_TR_EVT*)0xF885F020u)




#define CPU2_TR4EVT (CPU2_TR4_EVT)


#define CPU2_TR5_ADR (*(volatile Ifx_CPU_TR_ADR*)0xF885F02Cu)




#define CPU2_TR5ADR (CPU2_TR5_ADR)


#define CPU2_TR5_EVT (*(volatile Ifx_CPU_TR_EVT*)0xF885F028u)




#define CPU2_TR5EVT (CPU2_TR5_EVT)


#define CPU2_TR6_ADR (*(volatile Ifx_CPU_TR_ADR*)0xF885F034u)




#define CPU2_TR6ADR (CPU2_TR6_ADR)


#define CPU2_TR6_EVT (*(volatile Ifx_CPU_TR_EVT*)0xF885F030u)




#define CPU2_TR6EVT (CPU2_TR6_EVT)


#define CPU2_TR7_ADR (*(volatile Ifx_CPU_TR_ADR*)0xF885F03Cu)




#define CPU2_TR7ADR (CPU2_TR7_ADR)


#define CPU2_TR7_EVT (*(volatile Ifx_CPU_TR_EVT*)0xF885F038u)




#define CPU2_TR7EVT (CPU2_TR7_EVT)


#define CPU2_TRIG_ACC (*(volatile Ifx_CPU_TRIG_ACC*)0xF885FD30u)







#define CPU_A0 0xFF80


#define CPU_A1 0xFF84


#define CPU_A10 0xFFA8


#define CPU_A11 0xFFAC


#define CPU_A12 0xFFB0


#define CPU_A13 0xFFB4


#define CPU_A14 0xFFB8


#define CPU_A15 0xFFBC


#define CPU_A2 0xFF88


#define CPU_A3 0xFF8C


#define CPU_A4 0xFF90


#define CPU_A5 0xFF94


#define CPU_A6 0xFF98


#define CPU_A7 0xFF9C


#define CPU_A8 0xFFA0


#define CPU_A9 0xFFA4


#define CPU_BIV 0xFE20


#define CPU_BTV 0xFE24


#define CPU_CCNT 0xFC04


#define CPU_CCTRL 0xFC00


#define CPU_COMPAT 0x9400


#define CPU_CORE_ID 0xFE1C



#define CPU_CPR0_L 0xD000



#define CPU_CPR0_U 0xD004



#define CPU_CPR1_L 0xD008



#define CPU_CPR1_U 0xD00C



#define CPU_CPR2_L 0xD010



#define CPU_CPR2_U 0xD014



#define CPU_CPR3_L 0xD018



#define CPU_CPR3_U 0xD01C



#define CPU_CPR4_L 0xD020



#define CPU_CPR4_U 0xD024



#define CPU_CPR5_L 0xD028



#define CPU_CPR5_U 0xD02C



#define CPU_CPR6_L 0xD030



#define CPU_CPR6_U 0xD034



#define CPU_CPR7_L 0xD038



#define CPU_CPR7_U 0xD03C


#define CPU_CPU_ID 0xFE18



#define CPU_CPXE0 0xE000



#define CPU_CPXE1 0xE004



#define CPU_CPXE2 0xE008



#define CPU_CPXE3 0xE00C


#define CPU_CREVT 0xFD0C


#define CPU_CUS_ID 0xFE50


#define CPU_D0 0xFF00


#define CPU_D1 0xFF04


#define CPU_D10 0xFF28


#define CPU_D11 0xFF2C


#define CPU_D12 0xFF30


#define CPU_D13 0xFF34


#define CPU_D14 0xFF38


#define CPU_D15 0xFF3C


#define CPU_D2 0xFF08


#define CPU_D3 0xFF0C


#define CPU_D4 0xFF10


#define CPU_D5 0xFF14


#define CPU_D6 0xFF18


#define CPU_D7 0xFF1C


#define CPU_D8 0xFF20


#define CPU_D9 0xFF24


#define CPU_DATR 0x9018


#define CPU_DBGSR 0xFD00


#define CPU_DBGTCR 0xFD48


#define CPU_DCON0 0x9040


#define CPU_DCON2 0x9000


#define CPU_DCX 0xFD44


#define CPU_DEADD 0x901C


#define CPU_DIEAR 0x9020


#define CPU_DIETR 0x9024


#define CPU_DMS 0xFD40



#define CPU_DPR0_L 0xC000



#define CPU_DPR0_U 0xC004



#define CPU_DPR10_L 0xC050



#define CPU_DPR10_U 0xC054



#define CPU_DPR11_L 0xC058



#define CPU_DPR11_U 0xC05C



#define CPU_DPR12_L 0xC060



#define CPU_DPR12_U 0xC064



#define CPU_DPR13_L 0xC068



#define CPU_DPR13_U 0xC06C



#define CPU_DPR14_L 0xC070



#define CPU_DPR14_U 0xC074



#define CPU_DPR15_L 0xC078



#define CPU_DPR15_U 0xC07C



#define CPU_DPR1_L 0xC008



#define CPU_DPR1_U 0xC00C



#define CPU_DPR2_L 0xC010



#define CPU_DPR2_U 0xC014



#define CPU_DPR3_L 0xC018



#define CPU_DPR3_U 0xC01C



#define CPU_DPR4_L 0xC020



#define CPU_DPR4_U 0xC024



#define CPU_DPR5_L 0xC028



#define CPU_DPR5_U 0xC02C



#define CPU_DPR6_L 0xC030



#define CPU_DPR6_U 0xC034



#define CPU_DPR7_L 0xC038



#define CPU_DPR7_U 0xC03C



#define CPU_DPR8_L 0xC040



#define CPU_DPR8_U 0xC044



#define CPU_DPR9_L 0xC048



#define CPU_DPR9_U 0xC04C



#define CPU_DPRE0 0xE010



#define CPU_DPRE1 0xE014



#define CPU_DPRE2 0xE018



#define CPU_DPRE3 0xE01C



#define CPU_DPWE0 0xE020



#define CPU_DPWE1 0xE024



#define CPU_DPWE2 0xE028



#define CPU_DPWE3 0xE02C


#define CPU_DSTR 0x9010


#define CPU_EXEVT 0xFD08


#define CPU_FCX 0xFE38


#define CPU_FPU_TRAP_CON 0xA000



#define CPU_FPU_TRAP_OPC 0xA008



#define CPU_FPU_TRAP_PC 0xA004



#define CPU_FPU_TRAP_SRC1 0xA010



#define CPU_FPU_TRAP_SRC2 0xA014



#define CPU_FPU_TRAP_SRC3 0xA018


#define CPU_ICNT 0xFC08


#define CPU_ICR 0xFE2C


#define CPU_ISP 0xFE28


#define CPU_LCX 0xFE3C


#define CPU_M1CNT 0xFC0C


#define CPU_M2CNT 0xFC10


#define CPU_M3CNT 0xFC14


#define CPU_PC 0xFE08


#define CPU_PCON0 0x920C


#define CPU_PCON1 0x9204


#define CPU_PCON2 0x9208


#define CPU_PCXI 0xFE00



#define CPU_PIEAR 0x9210


#define CPU_PIETR 0x9214


#define CPU_PMA0 0x8100


#define CPU_PMA1 0x8104


#define CPU_PMA2 0x8108


#define CPU_PSTR 0x9200


#define CPU_PSW 0xFE04


#define CPU_SEGEN 0x1030


#define CPU_SMACON 0x900C


#define CPU_SWEVT 0xFD10


#define CPU_SYSCON 0xFE14



#define CPU_TASK_ASI 0x8004



#define CPU_TPS_CON 0xE400



#define CPU_TPS_TIMER0 0xE404



#define CPU_TPS_TIMER1 0xE408



#define CPU_TPS_TIMER2 0xE40C


#define CPU_TR0_ADR 0xF004


#define CPU_TR0_EVT 0xF000


#define CPU_TR1_ADR 0xF00C


#define CPU_TR1_EVT 0xF008


#define CPU_TR2_ADR 0xF014


#define CPU_TR2_EVT 0xF010


#define CPU_TR3_ADR 0xF01C


#define CPU_TR3_EVT 0xF018


#define CPU_TR4_ADR 0xF024


#define CPU_TR4_EVT 0xF020


#define CPU_TR5_ADR 0xF02C


#define CPU_TR5_EVT 0xF028


#define CPU_TR6_ADR 0xF034


#define CPU_TR6_EVT 0xF030


#define CPU_TR7_ADR 0xF03C


#define CPU_TR7_EVT 0xF038


#define CPU_TRIG_ACC 0xFD30







#define CPU0_SPROT_ACCENA (*(volatile Ifx_CPU_SPROT_ACCENA*)0xF880E100u)


#define CPU0_SPROT_ACCENB (*(volatile Ifx_CPU_SPROT_ACCENB*)0xF880E104u)


#define CPU0_SPROT_RGN0_ACCENA (*(volatile Ifx_CPU_SPROT_RGN_ACCENA*)0xF880E008u)




#define CPU0_SPROT_RGNACCENA0 (CPU0_SPROT_RGN0_ACCENA)


#define CPU0_SPROT_RGN0_ACCENB (*(volatile Ifx_CPU_SPROT_RGN_ACCENB*)0xF880E00Cu)




#define CPU0_SPROT_RGNACCENB0 (CPU0_SPROT_RGN0_ACCENB)


#define CPU0_SPROT_RGN0_LA (*(volatile Ifx_CPU_SPROT_RGN_LA*)0xF880E000u)




#define CPU0_SPROT_RGNLA0 (CPU0_SPROT_RGN0_LA)


#define CPU0_SPROT_RGN0_UA (*(volatile Ifx_CPU_SPROT_RGN_UA*)0xF880E004u)




#define CPU0_SPROT_RGNUA0 (CPU0_SPROT_RGN0_UA)


#define CPU0_SPROT_RGN1_ACCENA (*(volatile Ifx_CPU_SPROT_RGN_ACCENA*)0xF880E018u)




#define CPU0_SPROT_RGNACCENA1 (CPU0_SPROT_RGN1_ACCENA)


#define CPU0_SPROT_RGN1_ACCENB (*(volatile Ifx_CPU_SPROT_RGN_ACCENB*)0xF880E01Cu)




#define CPU0_SPROT_RGNACCENB1 (CPU0_SPROT_RGN1_ACCENB)


#define CPU0_SPROT_RGN1_LA (*(volatile Ifx_CPU_SPROT_RGN_LA*)0xF880E010u)




#define CPU0_SPROT_RGNLA1 (CPU0_SPROT_RGN1_LA)


#define CPU0_SPROT_RGN1_UA (*(volatile Ifx_CPU_SPROT_RGN_UA*)0xF880E014u)




#define CPU0_SPROT_RGNUA1 (CPU0_SPROT_RGN1_UA)


#define CPU0_SPROT_RGN2_ACCENA (*(volatile Ifx_CPU_SPROT_RGN_ACCENA*)0xF880E028u)




#define CPU0_SPROT_RGNACCENA2 (CPU0_SPROT_RGN2_ACCENA)


#define CPU0_SPROT_RGN2_ACCENB (*(volatile Ifx_CPU_SPROT_RGN_ACCENB*)0xF880E02Cu)




#define CPU0_SPROT_RGNACCENB2 (CPU0_SPROT_RGN2_ACCENB)


#define CPU0_SPROT_RGN2_LA (*(volatile Ifx_CPU_SPROT_RGN_LA*)0xF880E020u)




#define CPU0_SPROT_RGNLA2 (CPU0_SPROT_RGN2_LA)


#define CPU0_SPROT_RGN2_UA (*(volatile Ifx_CPU_SPROT_RGN_UA*)0xF880E024u)




#define CPU0_SPROT_RGNUA2 (CPU0_SPROT_RGN2_UA)


#define CPU0_SPROT_RGN3_ACCENA (*(volatile Ifx_CPU_SPROT_RGN_ACCENA*)0xF880E038u)




#define CPU0_SPROT_RGNACCENA3 (CPU0_SPROT_RGN3_ACCENA)


#define CPU0_SPROT_RGN3_ACCENB (*(volatile Ifx_CPU_SPROT_RGN_ACCENB*)0xF880E03Cu)




#define CPU0_SPROT_RGNACCENB3 (CPU0_SPROT_RGN3_ACCENB)


#define CPU0_SPROT_RGN3_LA (*(volatile Ifx_CPU_SPROT_RGN_LA*)0xF880E030u)




#define CPU0_SPROT_RGNLA3 (CPU0_SPROT_RGN3_LA)


#define CPU0_SPROT_RGN3_UA (*(volatile Ifx_CPU_SPROT_RGN_UA*)0xF880E034u)




#define CPU0_SPROT_RGNUA3 (CPU0_SPROT_RGN3_UA)


#define CPU0_SPROT_RGN4_ACCENA (*(volatile Ifx_CPU_SPROT_RGN_ACCENA*)0xF880E048u)




#define CPU0_SPROT_RGNACCENA4 (CPU0_SPROT_RGN4_ACCENA)


#define CPU0_SPROT_RGN4_ACCENB (*(volatile Ifx_CPU_SPROT_RGN_ACCENB*)0xF880E04Cu)




#define CPU0_SPROT_RGNACCENB4 (CPU0_SPROT_RGN4_ACCENB)


#define CPU0_SPROT_RGN4_LA (*(volatile Ifx_CPU_SPROT_RGN_LA*)0xF880E040u)




#define CPU0_SPROT_RGNLA4 (CPU0_SPROT_RGN4_LA)


#define CPU0_SPROT_RGN4_UA (*(volatile Ifx_CPU_SPROT_RGN_UA*)0xF880E044u)




#define CPU0_SPROT_RGNUA4 (CPU0_SPROT_RGN4_UA)


#define CPU0_SPROT_RGN5_ACCENA (*(volatile Ifx_CPU_SPROT_RGN_ACCENA*)0xF880E058u)




#define CPU0_SPROT_RGNACCENA5 (CPU0_SPROT_RGN5_ACCENA)


#define CPU0_SPROT_RGN5_ACCENB (*(volatile Ifx_CPU_SPROT_RGN_ACCENB*)0xF880E05Cu)




#define CPU0_SPROT_RGNACCENB5 (CPU0_SPROT_RGN5_ACCENB)


#define CPU0_SPROT_RGN5_LA (*(volatile Ifx_CPU_SPROT_RGN_LA*)0xF880E050u)




#define CPU0_SPROT_RGNLA5 (CPU0_SPROT_RGN5_LA)


#define CPU0_SPROT_RGN5_UA (*(volatile Ifx_CPU_SPROT_RGN_UA*)0xF880E054u)




#define CPU0_SPROT_RGNUA5 (CPU0_SPROT_RGN5_UA)


#define CPU0_SPROT_RGN6_ACCENA (*(volatile Ifx_CPU_SPROT_RGN_ACCENA*)0xF880E068u)




#define CPU0_SPROT_RGNACCENA6 (CPU0_SPROT_RGN6_ACCENA)


#define CPU0_SPROT_RGN6_ACCENB (*(volatile Ifx_CPU_SPROT_RGN_ACCENB*)0xF880E06Cu)




#define CPU0_SPROT_RGNACCENB6 (CPU0_SPROT_RGN6_ACCENB)


#define CPU0_SPROT_RGN6_LA (*(volatile Ifx_CPU_SPROT_RGN_LA*)0xF880E060u)




#define CPU0_SPROT_RGNLA6 (CPU0_SPROT_RGN6_LA)


#define CPU0_SPROT_RGN6_UA (*(volatile Ifx_CPU_SPROT_RGN_UA*)0xF880E064u)




#define CPU0_SPROT_RGNUA6 (CPU0_SPROT_RGN6_UA)


#define CPU0_SPROT_RGN7_ACCENA (*(volatile Ifx_CPU_SPROT_RGN_ACCENA*)0xF880E078u)




#define CPU0_SPROT_RGNACCENA7 (CPU0_SPROT_RGN7_ACCENA)


#define CPU0_SPROT_RGN7_ACCENB (*(volatile Ifx_CPU_SPROT_RGN_ACCENB*)0xF880E07Cu)




#define CPU0_SPROT_RGNACCENB7 (CPU0_SPROT_RGN7_ACCENB)


#define CPU0_SPROT_RGN7_LA (*(volatile Ifx_CPU_SPROT_RGN_LA*)0xF880E070u)




#define CPU0_SPROT_RGNLA7 (CPU0_SPROT_RGN7_LA)


#define CPU0_SPROT_RGN7_UA (*(volatile Ifx_CPU_SPROT_RGN_UA*)0xF880E074u)




#define CPU0_SPROT_RGNUA7 (CPU0_SPROT_RGN7_UA)







#define CPU1_SPROT_ACCENA (*(volatile Ifx_CPU_SPROT_ACCENA*)0xF882E100u)


#define CPU1_SPROT_ACCENB (*(volatile Ifx_CPU_SPROT_ACCENB*)0xF882E104u)


#define CPU1_SPROT_RGN0_ACCENA (*(volatile Ifx_CPU_SPROT_RGN_ACCENA*)0xF882E008u)




#define CPU1_SPROT_RGNACCENA0 (CPU1_SPROT_RGN0_ACCENA)


#define CPU1_SPROT_RGN0_ACCENB (*(volatile Ifx_CPU_SPROT_RGN_ACCENB*)0xF882E00Cu)




#define CPU1_SPROT_RGNACCENB0 (CPU1_SPROT_RGN0_ACCENB)


#define CPU1_SPROT_RGN0_LA (*(volatile Ifx_CPU_SPROT_RGN_LA*)0xF882E000u)




#define CPU1_SPROT_RGNLA0 (CPU1_SPROT_RGN0_LA)


#define CPU1_SPROT_RGN0_UA (*(volatile Ifx_CPU_SPROT_RGN_UA*)0xF882E004u)




#define CPU1_SPROT_RGNUA0 (CPU1_SPROT_RGN0_UA)


#define CPU1_SPROT_RGN1_ACCENA (*(volatile Ifx_CPU_SPROT_RGN_ACCENA*)0xF882E018u)




#define CPU1_SPROT_RGNACCENA1 (CPU1_SPROT_RGN1_ACCENA)


#define CPU1_SPROT_RGN1_ACCENB (*(volatile Ifx_CPU_SPROT_RGN_ACCENB*)0xF882E01Cu)




#define CPU1_SPROT_RGNACCENB1 (CPU1_SPROT_RGN1_ACCENB)


#define CPU1_SPROT_RGN1_LA (*(volatile Ifx_CPU_SPROT_RGN_LA*)0xF882E010u)




#define CPU1_SPROT_RGNLA1 (CPU1_SPROT_RGN1_LA)


#define CPU1_SPROT_RGN1_UA (*(volatile Ifx_CPU_SPROT_RGN_UA*)0xF882E014u)




#define CPU1_SPROT_RGNUA1 (CPU1_SPROT_RGN1_UA)


#define CPU1_SPROT_RGN2_ACCENA (*(volatile Ifx_CPU_SPROT_RGN_ACCENA*)0xF882E028u)




#define CPU1_SPROT_RGNACCENA2 (CPU1_SPROT_RGN2_ACCENA)


#define CPU1_SPROT_RGN2_ACCENB (*(volatile Ifx_CPU_SPROT_RGN_ACCENB*)0xF882E02Cu)




#define CPU1_SPROT_RGNACCENB2 (CPU1_SPROT_RGN2_ACCENB)


#define CPU1_SPROT_RGN2_LA (*(volatile Ifx_CPU_SPROT_RGN_LA*)0xF882E020u)




#define CPU1_SPROT_RGNLA2 (CPU1_SPROT_RGN2_LA)


#define CPU1_SPROT_RGN2_UA (*(volatile Ifx_CPU_SPROT_RGN_UA*)0xF882E024u)




#define CPU1_SPROT_RGNUA2 (CPU1_SPROT_RGN2_UA)


#define CPU1_SPROT_RGN3_ACCENA (*(volatile Ifx_CPU_SPROT_RGN_ACCENA*)0xF882E038u)




#define CPU1_SPROT_RGNACCENA3 (CPU1_SPROT_RGN3_ACCENA)


#define CPU1_SPROT_RGN3_ACCENB (*(volatile Ifx_CPU_SPROT_RGN_ACCENB*)0xF882E03Cu)




#define CPU1_SPROT_RGNACCENB3 (CPU1_SPROT_RGN3_ACCENB)


#define CPU1_SPROT_RGN3_LA (*(volatile Ifx_CPU_SPROT_RGN_LA*)0xF882E030u)




#define CPU1_SPROT_RGNLA3 (CPU1_SPROT_RGN3_LA)


#define CPU1_SPROT_RGN3_UA (*(volatile Ifx_CPU_SPROT_RGN_UA*)0xF882E034u)




#define CPU1_SPROT_RGNUA3 (CPU1_SPROT_RGN3_UA)


#define CPU1_SPROT_RGN4_ACCENA (*(volatile Ifx_CPU_SPROT_RGN_ACCENA*)0xF882E048u)




#define CPU1_SPROT_RGNACCENA4 (CPU1_SPROT_RGN4_ACCENA)


#define CPU1_SPROT_RGN4_ACCENB (*(volatile Ifx_CPU_SPROT_RGN_ACCENB*)0xF882E04Cu)




#define CPU1_SPROT_RGNACCENB4 (CPU1_SPROT_RGN4_ACCENB)


#define CPU1_SPROT_RGN4_LA (*(volatile Ifx_CPU_SPROT_RGN_LA*)0xF882E040u)




#define CPU1_SPROT_RGNLA4 (CPU1_SPROT_RGN4_LA)


#define CPU1_SPROT_RGN4_UA (*(volatile Ifx_CPU_SPROT_RGN_UA*)0xF882E044u)




#define CPU1_SPROT_RGNUA4 (CPU1_SPROT_RGN4_UA)


#define CPU1_SPROT_RGN5_ACCENA (*(volatile Ifx_CPU_SPROT_RGN_ACCENA*)0xF882E058u)




#define CPU1_SPROT_RGNACCENA5 (CPU1_SPROT_RGN5_ACCENA)


#define CPU1_SPROT_RGN5_ACCENB (*(volatile Ifx_CPU_SPROT_RGN_ACCENB*)0xF882E05Cu)




#define CPU1_SPROT_RGNACCENB5 (CPU1_SPROT_RGN5_ACCENB)


#define CPU1_SPROT_RGN5_LA (*(volatile Ifx_CPU_SPROT_RGN_LA*)0xF882E050u)




#define CPU1_SPROT_RGNLA5 (CPU1_SPROT_RGN5_LA)


#define CPU1_SPROT_RGN5_UA (*(volatile Ifx_CPU_SPROT_RGN_UA*)0xF882E054u)




#define CPU1_SPROT_RGNUA5 (CPU1_SPROT_RGN5_UA)


#define CPU1_SPROT_RGN6_ACCENA (*(volatile Ifx_CPU_SPROT_RGN_ACCENA*)0xF882E068u)




#define CPU1_SPROT_RGNACCENA6 (CPU1_SPROT_RGN6_ACCENA)


#define CPU1_SPROT_RGN6_ACCENB (*(volatile Ifx_CPU_SPROT_RGN_ACCENB*)0xF882E06Cu)




#define CPU1_SPROT_RGNACCENB6 (CPU1_SPROT_RGN6_ACCENB)


#define CPU1_SPROT_RGN6_LA (*(volatile Ifx_CPU_SPROT_RGN_LA*)0xF882E060u)




#define CPU1_SPROT_RGNLA6 (CPU1_SPROT_RGN6_LA)


#define CPU1_SPROT_RGN6_UA (*(volatile Ifx_CPU_SPROT_RGN_UA*)0xF882E064u)




#define CPU1_SPROT_RGNUA6 (CPU1_SPROT_RGN6_UA)


#define CPU1_SPROT_RGN7_ACCENA (*(volatile Ifx_CPU_SPROT_RGN_ACCENA*)0xF882E078u)




#define CPU1_SPROT_RGNACCENA7 (CPU1_SPROT_RGN7_ACCENA)


#define CPU1_SPROT_RGN7_ACCENB (*(volatile Ifx_CPU_SPROT_RGN_ACCENB*)0xF882E07Cu)




#define CPU1_SPROT_RGNACCENB7 (CPU1_SPROT_RGN7_ACCENB)


#define CPU1_SPROT_RGN7_LA (*(volatile Ifx_CPU_SPROT_RGN_LA*)0xF882E070u)




#define CPU1_SPROT_RGNLA7 (CPU1_SPROT_RGN7_LA)


#define CPU1_SPROT_RGN7_UA (*(volatile Ifx_CPU_SPROT_RGN_UA*)0xF882E074u)




#define CPU1_SPROT_RGNUA7 (CPU1_SPROT_RGN7_UA)







#define CPU2_SPROT_ACCENA (*(volatile Ifx_CPU_SPROT_ACCENA*)0xF884E100u)


#define CPU2_SPROT_ACCENB (*(volatile Ifx_CPU_SPROT_ACCENB*)0xF884E104u)


#define CPU2_SPROT_RGN0_ACCENA (*(volatile Ifx_CPU_SPROT_RGN_ACCENA*)0xF884E008u)




#define CPU2_SPROT_RGNACCENA0 (CPU2_SPROT_RGN0_ACCENA)


#define CPU2_SPROT_RGN0_ACCENB (*(volatile Ifx_CPU_SPROT_RGN_ACCENB*)0xF884E00Cu)




#define CPU2_SPROT_RGNACCENB0 (CPU2_SPROT_RGN0_ACCENB)


#define CPU2_SPROT_RGN0_LA (*(volatile Ifx_CPU_SPROT_RGN_LA*)0xF884E000u)




#define CPU2_SPROT_RGNLA0 (CPU2_SPROT_RGN0_LA)


#define CPU2_SPROT_RGN0_UA (*(volatile Ifx_CPU_SPROT_RGN_UA*)0xF884E004u)




#define CPU2_SPROT_RGNUA0 (CPU2_SPROT_RGN0_UA)


#define CPU2_SPROT_RGN1_ACCENA (*(volatile Ifx_CPU_SPROT_RGN_ACCENA*)0xF884E018u)




#define CPU2_SPROT_RGNACCENA1 (CPU2_SPROT_RGN1_ACCENA)


#define CPU2_SPROT_RGN1_ACCENB (*(volatile Ifx_CPU_SPROT_RGN_ACCENB*)0xF884E01Cu)




#define CPU2_SPROT_RGNACCENB1 (CPU2_SPROT_RGN1_ACCENB)


#define CPU2_SPROT_RGN1_LA (*(volatile Ifx_CPU_SPROT_RGN_LA*)0xF884E010u)




#define CPU2_SPROT_RGNLA1 (CPU2_SPROT_RGN1_LA)


#define CPU2_SPROT_RGN1_UA (*(volatile Ifx_CPU_SPROT_RGN_UA*)0xF884E014u)




#define CPU2_SPROT_RGNUA1 (CPU2_SPROT_RGN1_UA)


#define CPU2_SPROT_RGN2_ACCENA (*(volatile Ifx_CPU_SPROT_RGN_ACCENA*)0xF884E028u)




#define CPU2_SPROT_RGNACCENA2 (CPU2_SPROT_RGN2_ACCENA)


#define CPU2_SPROT_RGN2_ACCENB (*(volatile Ifx_CPU_SPROT_RGN_ACCENB*)0xF884E02Cu)




#define CPU2_SPROT_RGNACCENB2 (CPU2_SPROT_RGN2_ACCENB)


#define CPU2_SPROT_RGN2_LA (*(volatile Ifx_CPU_SPROT_RGN_LA*)0xF884E020u)




#define CPU2_SPROT_RGNLA2 (CPU2_SPROT_RGN2_LA)


#define CPU2_SPROT_RGN2_UA (*(volatile Ifx_CPU_SPROT_RGN_UA*)0xF884E024u)




#define CPU2_SPROT_RGNUA2 (CPU2_SPROT_RGN2_UA)


#define CPU2_SPROT_RGN3_ACCENA (*(volatile Ifx_CPU_SPROT_RGN_ACCENA*)0xF884E038u)




#define CPU2_SPROT_RGNACCENA3 (CPU2_SPROT_RGN3_ACCENA)


#define CPU2_SPROT_RGN3_ACCENB (*(volatile Ifx_CPU_SPROT_RGN_ACCENB*)0xF884E03Cu)




#define CPU2_SPROT_RGNACCENB3 (CPU2_SPROT_RGN3_ACCENB)


#define CPU2_SPROT_RGN3_LA (*(volatile Ifx_CPU_SPROT_RGN_LA*)0xF884E030u)




#define CPU2_SPROT_RGNLA3 (CPU2_SPROT_RGN3_LA)


#define CPU2_SPROT_RGN3_UA (*(volatile Ifx_CPU_SPROT_RGN_UA*)0xF884E034u)




#define CPU2_SPROT_RGNUA3 (CPU2_SPROT_RGN3_UA)


#define CPU2_SPROT_RGN4_ACCENA (*(volatile Ifx_CPU_SPROT_RGN_ACCENA*)0xF884E048u)




#define CPU2_SPROT_RGNACCENA4 (CPU2_SPROT_RGN4_ACCENA)


#define CPU2_SPROT_RGN4_ACCENB (*(volatile Ifx_CPU_SPROT_RGN_ACCENB*)0xF884E04Cu)




#define CPU2_SPROT_RGNACCENB4 (CPU2_SPROT_RGN4_ACCENB)


#define CPU2_SPROT_RGN4_LA (*(volatile Ifx_CPU_SPROT_RGN_LA*)0xF884E040u)




#define CPU2_SPROT_RGNLA4 (CPU2_SPROT_RGN4_LA)


#define CPU2_SPROT_RGN4_UA (*(volatile Ifx_CPU_SPROT_RGN_UA*)0xF884E044u)




#define CPU2_SPROT_RGNUA4 (CPU2_SPROT_RGN4_UA)


#define CPU2_SPROT_RGN5_ACCENA (*(volatile Ifx_CPU_SPROT_RGN_ACCENA*)0xF884E058u)




#define CPU2_SPROT_RGNACCENA5 (CPU2_SPROT_RGN5_ACCENA)


#define CPU2_SPROT_RGN5_ACCENB (*(volatile Ifx_CPU_SPROT_RGN_ACCENB*)0xF884E05Cu)




#define CPU2_SPROT_RGNACCENB5 (CPU2_SPROT_RGN5_ACCENB)


#define CPU2_SPROT_RGN5_LA (*(volatile Ifx_CPU_SPROT_RGN_LA*)0xF884E050u)




#define CPU2_SPROT_RGNLA5 (CPU2_SPROT_RGN5_LA)


#define CPU2_SPROT_RGN5_UA (*(volatile Ifx_CPU_SPROT_RGN_UA*)0xF884E054u)




#define CPU2_SPROT_RGNUA5 (CPU2_SPROT_RGN5_UA)


#define CPU2_SPROT_RGN6_ACCENA (*(volatile Ifx_CPU_SPROT_RGN_ACCENA*)0xF884E068u)




#define CPU2_SPROT_RGNACCENA6 (CPU2_SPROT_RGN6_ACCENA)


#define CPU2_SPROT_RGN6_ACCENB (*(volatile Ifx_CPU_SPROT_RGN_ACCENB*)0xF884E06Cu)




#define CPU2_SPROT_RGNACCENB6 (CPU2_SPROT_RGN6_ACCENB)


#define CPU2_SPROT_RGN6_LA (*(volatile Ifx_CPU_SPROT_RGN_LA*)0xF884E060u)




#define CPU2_SPROT_RGNLA6 (CPU2_SPROT_RGN6_LA)


#define CPU2_SPROT_RGN6_UA (*(volatile Ifx_CPU_SPROT_RGN_UA*)0xF884E064u)




#define CPU2_SPROT_RGNUA6 (CPU2_SPROT_RGN6_UA)


#define CPU2_SPROT_RGN7_ACCENA (*(volatile Ifx_CPU_SPROT_RGN_ACCENA*)0xF884E078u)




#define CPU2_SPROT_RGNACCENA7 (CPU2_SPROT_RGN7_ACCENA)


#define CPU2_SPROT_RGN7_ACCENB (*(volatile Ifx_CPU_SPROT_RGN_ACCENB*)0xF884E07Cu)




#define CPU2_SPROT_RGNACCENB7 (CPU2_SPROT_RGN7_ACCENB)


#define CPU2_SPROT_RGN7_LA (*(volatile Ifx_CPU_SPROT_RGN_LA*)0xF884E070u)




#define CPU2_SPROT_RGNLA7 (CPU2_SPROT_RGN7_LA)


#define CPU2_SPROT_RGN7_UA (*(volatile Ifx_CPU_SPROT_RGN_UA*)0xF884E074u)




#define CPU2_SPROT_RGNUA7 (CPU2_SPROT_RGN7_UA)
# 13 "C:\\Users\\user\\ECLIPS~1\\TC275_~1\\bsw\\system\\interrupts.c" 2
# 1 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0-infineon-1.0\\tricore\\include\\tc27xd\\ifxcpu_regdef.h" 1 3
# 14 "C:\\Users\\user\\ECLIPS~1\\TC275_~1\\bsw\\system\\interrupts.c" 2
# 1 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0-infineon-1.0\\tricore\\include\\tc27xd\\ifxsrc_bf.h" 1 3
# 28 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0-infineon-1.0\\tricore\\include\\tc27xd\\ifxsrc_bf.h" 3
#define IFXSRC_BF_H 1






#define IFX_SRC_SRCR_CLRR_LEN (1u)


#define IFX_SRC_SRCR_CLRR_MSK (0x1u)


#define IFX_SRC_SRCR_CLRR_OFF (25u)


#define IFX_SRC_SRCR_ECC_LEN (6u)


#define IFX_SRC_SRCR_ECC_MSK (0x3fu)


#define IFX_SRC_SRCR_ECC_OFF (16u)


#define IFX_SRC_SRCR_IOV_LEN (1u)


#define IFX_SRC_SRCR_IOV_MSK (0x1u)


#define IFX_SRC_SRCR_IOV_OFF (27u)


#define IFX_SRC_SRCR_IOVCLR_LEN (1u)


#define IFX_SRC_SRCR_IOVCLR_MSK (0x1u)


#define IFX_SRC_SRCR_IOVCLR_OFF (28u)


#define IFX_SRC_SRCR_SETR_LEN (1u)


#define IFX_SRC_SRCR_SETR_MSK (0x1u)


#define IFX_SRC_SRCR_SETR_OFF (26u)


#define IFX_SRC_SRCR_SRE_LEN (1u)


#define IFX_SRC_SRCR_SRE_MSK (0x1u)


#define IFX_SRC_SRCR_SRE_OFF (10u)


#define IFX_SRC_SRCR_SRPN_LEN (8u)


#define IFX_SRC_SRCR_SRPN_MSK (0xffu)


#define IFX_SRC_SRCR_SRPN_OFF (0u)


#define IFX_SRC_SRCR_SRR_LEN (1u)


#define IFX_SRC_SRCR_SRR_MSK (0x1u)


#define IFX_SRC_SRCR_SRR_OFF (24u)


#define IFX_SRC_SRCR_SWS_LEN (1u)


#define IFX_SRC_SRCR_SWS_MSK (0x1u)


#define IFX_SRC_SRCR_SWS_OFF (29u)


#define IFX_SRC_SRCR_SWSCLR_LEN (1u)


#define IFX_SRC_SRCR_SWSCLR_MSK (0x1u)


#define IFX_SRC_SRCR_SWSCLR_OFF (30u)


#define IFX_SRC_SRCR_TOS_LEN (2u)


#define IFX_SRC_SRCR_TOS_MSK (0x3u)


#define IFX_SRC_SRCR_TOS_OFF (11u)
# 15 "C:\\Users\\user\\ECLIPS~1\\TC275_~1\\bsw\\system\\interrupts.c" 2
# 1 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0-infineon-1.0\\tricore\\include\\tc27xd\\ifxsrc_reg.h" 1 3
# 34 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0-infineon-1.0\\tricore\\include\\tc27xd\\ifxsrc_reg.h" 3
#define IFXSRC_REG_H 1

# 1 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0-infineon-1.0\\tricore\\include\\tc27xd\\IfxSrc_regdef.h" 1 3
# 37 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0-infineon-1.0\\tricore\\include\\tc27xd\\IfxSrc_regdef.h" 3
#define IFXSRC_REGDEF_H 1







typedef struct _Ifx_SRC_SRCR_Bits
{
    unsigned int SRPN:8;
    unsigned int reserved_8:2;
    unsigned int SRE:1;
    unsigned int TOS:2;
    unsigned int reserved_13:3;
    unsigned int ECC:6;
    unsigned int reserved_22:2;
    unsigned int SRR:1;
    unsigned int CLRR:1;
    unsigned int SETR:1;
    unsigned int IOV:1;
    unsigned int IOVCLR:1;
    unsigned int SWS:1;
    unsigned int SWSCLR:1;
    unsigned int reserved_31:1;
} Ifx_SRC_SRCR_Bits;







typedef union
{
    unsigned int U;
    signed int I;
    Ifx_SRC_SRCR_Bits B;
} Ifx_SRC_SRCR;
# 86 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0-infineon-1.0\\tricore\\include\\tc27xd\\IfxSrc_regdef.h" 3
typedef volatile struct _Ifx_SRC_AGBT
{
    Ifx_SRC_SRCR SR;
} Ifx_SRC_AGBT;


typedef volatile struct _Ifx_SRC_ASCLIN
{
    Ifx_SRC_SRCR TX;
    Ifx_SRC_SRCR RX;
    Ifx_SRC_SRCR ERR;
} Ifx_SRC_ASCLIN;


typedef volatile struct _Ifx_SRC_BCUSPB
{
    Ifx_SRC_SRCR SBSRC;
} Ifx_SRC_BCUSPB;


typedef volatile struct _Ifx_SRC_CAN
{
    Ifx_SRC_SRCR INT[16];
} Ifx_SRC_CAN;


typedef volatile struct _Ifx_SRC_CCU6
{
    Ifx_SRC_SRCR SR0;
    Ifx_SRC_SRCR SR1;
    Ifx_SRC_SRCR SR2;
    Ifx_SRC_SRCR SR3;
} Ifx_SRC_CCU6;


typedef volatile struct _Ifx_SRC_CERBERUS
{
    Ifx_SRC_SRCR SR[2];
} Ifx_SRC_CERBERUS;


typedef volatile struct _Ifx_SRC_CIF
{
    Ifx_SRC_SRCR MI;
    Ifx_SRC_SRCR MIEP;
    Ifx_SRC_SRCR ISP;
    Ifx_SRC_SRCR MJPEG;
} Ifx_SRC_CIF;


typedef volatile struct _Ifx_SRC_CPU
{
    Ifx_SRC_SRCR SBSRC;
} Ifx_SRC_CPU;


typedef volatile struct _Ifx_SRC_DAM
{
    Ifx_SRC_SRCR SR[6];
} Ifx_SRC_DAM;


typedef volatile struct _Ifx_SRC_DMA
{
    Ifx_SRC_SRCR ERR;
    unsigned char reserved_4[12];
    Ifx_SRC_SRCR CH[64];
} Ifx_SRC_DMA;


typedef volatile struct _Ifx_SRC_DSADC
{
    Ifx_SRC_SRCR SRM;
    Ifx_SRC_SRCR SRA;
} Ifx_SRC_DSADC;


typedef volatile struct _Ifx_SRC_EMEM
{
    Ifx_SRC_SRCR SR;
} Ifx_SRC_EMEM;


typedef volatile struct _Ifx_SRC_ERAY
{
    Ifx_SRC_SRCR INT[2];
    Ifx_SRC_SRCR TINT[2];
    Ifx_SRC_SRCR NDAT[2];
    Ifx_SRC_SRCR MBSC[2];
    Ifx_SRC_SRCR OBUSY;
    Ifx_SRC_SRCR IBUSY;
    unsigned char reserved_28[40];
} Ifx_SRC_ERAY;


typedef volatile struct _Ifx_SRC_ETH
{
    Ifx_SRC_SRCR SR;
} Ifx_SRC_ETH;


typedef volatile struct _Ifx_SRC_FCE
{
    Ifx_SRC_SRCR SR;
} Ifx_SRC_FCE;


typedef volatile struct _Ifx_SRC_GPSR
{
    Ifx_SRC_SRCR SR0;
    Ifx_SRC_SRCR SR1;
    Ifx_SRC_SRCR SR2;
    Ifx_SRC_SRCR SR3;
    unsigned char reserved_10[16];
} Ifx_SRC_GPSR;


typedef volatile struct _Ifx_SRC_GPT12
{
    Ifx_SRC_SRCR CIRQ;
    Ifx_SRC_SRCR T2;
    Ifx_SRC_SRCR T3;
    Ifx_SRC_SRCR T4;
    Ifx_SRC_SRCR T5;
    Ifx_SRC_SRCR T6;
    unsigned char reserved_18[24];
} Ifx_SRC_GPT12;


typedef volatile struct _Ifx_SRC_GTM
{
    Ifx_SRC_SRCR AEIIRQ;
    Ifx_SRC_SRCR ARUIRQ[3];
    unsigned char reserved_10[4];
    Ifx_SRC_SRCR BRCIRQ;
    Ifx_SRC_SRCR CMPIRQ;
    Ifx_SRC_SRCR SPEIRQ[2];
    unsigned char reserved_24[8];
    Ifx_SRC_SRCR PSM[1][8];
    unsigned char reserved_4C[88];
    Ifx_SRC_SRCR DPLL[27];
    unsigned char reserved_110[96];
    Ifx_SRC_SRCR ERR;
    unsigned char reserved_174[12];
    Ifx_SRC_SRCR TIM[4][8];
    unsigned char reserved_200[384];
    Ifx_SRC_SRCR MCS[4][8];
    unsigned char reserved_400[384];
    Ifx_SRC_SRCR TOM[3][8];
    unsigned char reserved_5E0[416];
    Ifx_SRC_SRCR ATOM[5][4];
    unsigned char reserved_7D0[304];
    Ifx_SRC_SRCR MCSW0[4];
    unsigned char reserved_910[48];
    Ifx_SRC_SRCR MCSW1[4];
} Ifx_SRC_GTM;


typedef volatile struct _Ifx_SRC_HSCT
{
    Ifx_SRC_SRCR SR;
} Ifx_SRC_HSCT;


typedef volatile struct _Ifx_SRC_HSM
{
    Ifx_SRC_SRCR HSM[2];
} Ifx_SRC_HSM;


typedef volatile struct _Ifx_SRC_HSSL
{
    Ifx_SRC_SRCR COK;
    Ifx_SRC_SRCR RDI;
    Ifx_SRC_SRCR ERR;
    Ifx_SRC_SRCR TRG;
} Ifx_SRC_HSSL;


typedef volatile struct _Ifx_SRC_I2C
{
    Ifx_SRC_SRCR BREQ;
    Ifx_SRC_SRCR LBREQ;
    Ifx_SRC_SRCR SREQ;
    Ifx_SRC_SRCR LSREQ;
    Ifx_SRC_SRCR ERR;
    Ifx_SRC_SRCR P;
    unsigned char reserved_18[56];
} Ifx_SRC_I2C;


typedef volatile struct _Ifx_SRC_LMU
{
    Ifx_SRC_SRCR SR;
} Ifx_SRC_LMU;


typedef volatile struct _Ifx_SRC_MSC
{
    Ifx_SRC_SRCR SR0;
    Ifx_SRC_SRCR SR1;
    Ifx_SRC_SRCR SR2;
    Ifx_SRC_SRCR SR3;
    Ifx_SRC_SRCR SR4;
} Ifx_SRC_MSC;


typedef volatile struct _Ifx_SRC_PMU
{
    Ifx_SRC_SRCR SR;
} Ifx_SRC_PMU;


typedef volatile struct _Ifx_SRC_PSI5
{
    Ifx_SRC_SRCR SR[8];
} Ifx_SRC_PSI5;


typedef volatile struct _Ifx_SRC_PSI5S
{
    Ifx_SRC_SRCR SR[8];
} Ifx_SRC_PSI5S;


typedef volatile struct _Ifx_SRC_QSPI
{
    Ifx_SRC_SRCR TX;
    Ifx_SRC_SRCR RX;
    Ifx_SRC_SRCR ERR;
    Ifx_SRC_SRCR PT;
    unsigned char reserved_10[4];
    Ifx_SRC_SRCR U;
} Ifx_SRC_QSPI;


typedef volatile struct _Ifx_SRC_SCU
{
    Ifx_SRC_SRCR DTS;
    Ifx_SRC_SRCR ERU[4];
} Ifx_SRC_SCU;


typedef volatile struct _Ifx_SRC_SENT
{
    Ifx_SRC_SRCR SR[10];
} Ifx_SRC_SENT;


typedef volatile struct _Ifx_SRC_SMU
{
    Ifx_SRC_SRCR SR[3];
} Ifx_SRC_SMU;


typedef volatile struct _Ifx_SRC_STM
{
    Ifx_SRC_SRCR SR0;
    Ifx_SRC_SRCR SR1;
} Ifx_SRC_STM;


typedef volatile struct _Ifx_SRC_VADCCG
{
    Ifx_SRC_SRCR SR0;
    Ifx_SRC_SRCR SR1;
    Ifx_SRC_SRCR SR2;
    Ifx_SRC_SRCR SR3;
} Ifx_SRC_VADCCG;


typedef volatile struct _Ifx_SRC_VADCG
{
    Ifx_SRC_SRCR SR0;
    Ifx_SRC_SRCR SR1;
    Ifx_SRC_SRCR SR2;
    Ifx_SRC_SRCR SR3;
} Ifx_SRC_VADCG;


typedef volatile struct _Ifx_SRC_XBAR
{
    Ifx_SRC_SRCR SRC;
} Ifx_SRC_XBAR;
# 382 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0-infineon-1.0\\tricore\\include\\tc27xd\\IfxSrc_regdef.h" 3
typedef volatile struct _Ifx_SRC_GAGBT
{
    Ifx_SRC_AGBT AGBT[1];
} Ifx_SRC_GAGBT;


typedef volatile struct _Ifx_SRC_GASCLIN
{
    Ifx_SRC_ASCLIN ASCLIN[4];
} Ifx_SRC_GASCLIN;


typedef volatile struct _Ifx_SRC_GBCU
{
    Ifx_SRC_BCUSPB SPB;
} Ifx_SRC_GBCU;


typedef volatile struct _Ifx_SRC_GCAN
{
    Ifx_SRC_CAN CAN[1];
} Ifx_SRC_GCAN;


typedef volatile struct _Ifx_SRC_GCCU6
{
    Ifx_SRC_CCU6 CCU6[2];
} Ifx_SRC_GCCU6;


typedef volatile struct _Ifx_SRC_GCERBERUS
{
    Ifx_SRC_CERBERUS CERBERUS;
} Ifx_SRC_GCERBERUS;


typedef volatile struct _Ifx_SRC_GCIF
{
    Ifx_SRC_CIF CIF[1];
} Ifx_SRC_GCIF;


typedef volatile struct _Ifx_SRC_GCPU
{
    Ifx_SRC_CPU CPU[3];
} Ifx_SRC_GCPU;


typedef volatile struct _Ifx_SRC_GDAM
{
    Ifx_SRC_DAM DAM[1];
} Ifx_SRC_GDAM;


typedef volatile struct _Ifx_SRC_GDMA
{
    Ifx_SRC_DMA DMA[1];
} Ifx_SRC_GDMA;


typedef volatile struct _Ifx_SRC_GDSADC
{
    Ifx_SRC_DSADC DSADC[6];
} Ifx_SRC_GDSADC;


typedef volatile struct _Ifx_SRC_GEMEM
{
    Ifx_SRC_EMEM EMEM[1];
} Ifx_SRC_GEMEM;


typedef volatile struct _Ifx_SRC_GERAY
{
    Ifx_SRC_ERAY ERAY[1];
} Ifx_SRC_GERAY;


typedef volatile struct _Ifx_SRC_GETH
{
    Ifx_SRC_ETH ETH[1];
} Ifx_SRC_GETH;


typedef volatile struct _Ifx_SRC_GFCE
{
    Ifx_SRC_FCE FCE[1];
} Ifx_SRC_GFCE;


typedef volatile struct _Ifx_SRC_GGPSR
{
    Ifx_SRC_GPSR GPSR[3];
} Ifx_SRC_GGPSR;


typedef volatile struct _Ifx_SRC_GGPT12
{
    Ifx_SRC_GPT12 GPT12[1];
} Ifx_SRC_GGPT12;


typedef volatile struct _Ifx_SRC_GGTM
{
    Ifx_SRC_GTM GTM[1];
} Ifx_SRC_GGTM;


typedef volatile struct _Ifx_SRC_GHSCT
{
    Ifx_SRC_HSCT HSCT[1];
} Ifx_SRC_GHSCT;


typedef volatile struct _Ifx_SRC_GHSM
{
    Ifx_SRC_HSM HSM[1];
} Ifx_SRC_GHSM;


typedef volatile struct _Ifx_SRC_GHSSL
{
    Ifx_SRC_HSSL HSSL[4];
    Ifx_SRC_SRCR EXI;
} Ifx_SRC_GHSSL;


typedef volatile struct _Ifx_SRC_GI2C
{
    Ifx_SRC_I2C I2C[1];
} Ifx_SRC_GI2C;


typedef volatile struct _Ifx_SRC_GLMU
{
    Ifx_SRC_LMU LMU[1];
} Ifx_SRC_GLMU;


typedef volatile struct _Ifx_SRC_GMSC
{
    Ifx_SRC_MSC MSC[2];
} Ifx_SRC_GMSC;


typedef volatile struct _Ifx_SRC_GPMU
{
    Ifx_SRC_PMU PMU[2];
} Ifx_SRC_GPMU;


typedef volatile struct _Ifx_SRC_GPSI5
{
    Ifx_SRC_PSI5 PSI5[1];
} Ifx_SRC_GPSI5;


typedef volatile struct _Ifx_SRC_GPSI5S
{
    Ifx_SRC_PSI5S PSI5S[1];
} Ifx_SRC_GPSI5S;


typedef volatile struct _Ifx_SRC_GQSPI
{
    Ifx_SRC_QSPI QSPI[4];
} Ifx_SRC_GQSPI;


typedef volatile struct _Ifx_SRC_GSCU
{
    Ifx_SRC_SCU SCU;
} Ifx_SRC_GSCU;


typedef volatile struct _Ifx_SRC_GSENT
{
    Ifx_SRC_SENT SENT[1];
} Ifx_SRC_GSENT;


typedef volatile struct _Ifx_SRC_GSMU
{
    Ifx_SRC_SMU SMU[1];
} Ifx_SRC_GSMU;


typedef volatile struct _Ifx_SRC_GSTM
{
    Ifx_SRC_STM STM[3];
} Ifx_SRC_GSTM;


typedef volatile struct _Ifx_SRC_GVADC
{
    Ifx_SRC_VADCG G[8];
    unsigned char reserved_80[160];
    Ifx_SRC_VADCCG CG[2];
} Ifx_SRC_GVADC;


typedef volatile struct _Ifx_SRC_GXBAR
{
    Ifx_SRC_XBAR XBAR;
} Ifx_SRC_GXBAR;
# 599 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0-infineon-1.0\\tricore\\include\\tc27xd\\IfxSrc_regdef.h" 3
typedef volatile struct _Ifx_SRC
{
    Ifx_SRC_GCPU CPU;
    unsigned char reserved_C[20];
    Ifx_SRC_GEMEM EMEM;
    Ifx_SRC_GAGBT AGBT;
    unsigned char reserved_28[24];
    Ifx_SRC_GBCU BCU;
    unsigned char reserved_44[4];
    Ifx_SRC_GXBAR XBAR;
    unsigned char reserved_4C[4];
    Ifx_SRC_GCERBERUS CERBERUS;
    unsigned char reserved_58[40];
    Ifx_SRC_GASCLIN ASCLIN;
    unsigned char reserved_B0[224];
    Ifx_SRC_GQSPI QSPI;
    unsigned char reserved_1F0[160];
    Ifx_SRC_GHSCT HSCT;
    unsigned char reserved_294[12];
    Ifx_SRC_GHSSL HSSL;
    unsigned char reserved_2E4[28];
    Ifx_SRC_GI2C I2C;
    Ifx_SRC_GSENT SENT;
    unsigned char reserved_378[104];
    Ifx_SRC_GMSC MSC;
    unsigned char reserved_408[24];
    Ifx_SRC_GCCU6 CCU6;
    unsigned char reserved_440[32];
    Ifx_SRC_GGPT12 GPT12;
    Ifx_SRC_GSTM STM;
    unsigned char reserved_4A8[8];
    Ifx_SRC_GFCE FCE;
    unsigned char reserved_4B4[60];
    Ifx_SRC_GDMA DMA;
    unsigned char reserved_600[752];
    Ifx_SRC_GETH ETH;
    unsigned char reserved_8F4[12];
    Ifx_SRC_GCAN CAN;
    unsigned char reserved_940[64];
    Ifx_SRC_GVADC VADC;
    unsigned char reserved_AC0[144];
    Ifx_SRC_GDSADC DSADC;
    unsigned char reserved_B80[96];
    Ifx_SRC_GERAY ERAY;
    Ifx_SRC_GPMU PMU;
    unsigned char reserved_C38[136];
    Ifx_SRC_GHSM HSM;
    unsigned char reserved_CC8[8];
    Ifx_SRC_GSCU SCU;
    unsigned char reserved_CE4[44];
    Ifx_SRC_GSMU SMU;
    unsigned char reserved_D1C[20];
    Ifx_SRC_GPSI5 PSI5;
    unsigned char reserved_D50[32];
    Ifx_SRC_GDAM DAM;
    unsigned char reserved_D88[24];
    Ifx_SRC_GCIF CIF;
    unsigned char reserved_DB0[48];
    Ifx_SRC_GLMU LMU;
    unsigned char reserved_DE4[12];
    Ifx_SRC_GPSI5S PSI5S;
    unsigned char reserved_E10[496];
    Ifx_SRC_GGPSR GPSR;
    unsigned char reserved_1060[1440];
    Ifx_SRC_GGTM GTM;
    unsigned char reserved_1F50[176];
} Ifx_SRC;
# 37 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0-infineon-1.0\\tricore\\include\\tc27xd\\ifxsrc_reg.h" 2 3





#define MODULE_SRC (*(Ifx_SRC*)0xF0038000u)







#define SRC_AGBT_AGBT0_SR (*(volatile Ifx_SRC_SRCR*)0xF0038024u)




#define SRC_AGBT (SRC_AGBT_AGBT0_SR)


#define SRC_ASCLIN_ASCLIN0_ERR (*(volatile Ifx_SRC_SRCR*)0xF0038088u)




#define SRC_ASCLIN0ERR (SRC_ASCLIN_ASCLIN0_ERR)


#define SRC_ASCLIN_ASCLIN0_RX (*(volatile Ifx_SRC_SRCR*)0xF0038084u)




#define SRC_ASCLIN0RX (SRC_ASCLIN_ASCLIN0_RX)


#define SRC_ASCLIN_ASCLIN0_TX (*(volatile Ifx_SRC_SRCR*)0xF0038080u)




#define SRC_ASCLIN0TX (SRC_ASCLIN_ASCLIN0_TX)


#define SRC_ASCLIN_ASCLIN1_ERR (*(volatile Ifx_SRC_SRCR*)0xF0038094u)




#define SRC_ASCLIN1ERR (SRC_ASCLIN_ASCLIN1_ERR)


#define SRC_ASCLIN_ASCLIN1_RX (*(volatile Ifx_SRC_SRCR*)0xF0038090u)




#define SRC_ASCLIN1RX (SRC_ASCLIN_ASCLIN1_RX)


#define SRC_ASCLIN_ASCLIN1_TX (*(volatile Ifx_SRC_SRCR*)0xF003808Cu)




#define SRC_ASCLIN1TX (SRC_ASCLIN_ASCLIN1_TX)


#define SRC_ASCLIN_ASCLIN2_ERR (*(volatile Ifx_SRC_SRCR*)0xF00380A0u)




#define SRC_ASCLIN2ERR (SRC_ASCLIN_ASCLIN2_ERR)


#define SRC_ASCLIN_ASCLIN2_RX (*(volatile Ifx_SRC_SRCR*)0xF003809Cu)




#define SRC_ASCLIN2RX (SRC_ASCLIN_ASCLIN2_RX)


#define SRC_ASCLIN_ASCLIN2_TX (*(volatile Ifx_SRC_SRCR*)0xF0038098u)




#define SRC_ASCLIN2TX (SRC_ASCLIN_ASCLIN2_TX)


#define SRC_ASCLIN_ASCLIN3_ERR (*(volatile Ifx_SRC_SRCR*)0xF00380ACu)




#define SRC_ASCLIN3ERR (SRC_ASCLIN_ASCLIN3_ERR)


#define SRC_ASCLIN_ASCLIN3_RX (*(volatile Ifx_SRC_SRCR*)0xF00380A8u)




#define SRC_ASCLIN3RX (SRC_ASCLIN_ASCLIN3_RX)


#define SRC_ASCLIN_ASCLIN3_TX (*(volatile Ifx_SRC_SRCR*)0xF00380A4u)




#define SRC_ASCLIN3TX (SRC_ASCLIN_ASCLIN3_TX)


#define SRC_BCU_SPB_SBSRC (*(volatile Ifx_SRC_SRCR*)0xF0038040u)




#define SRC_BCUSPBSBSRC (SRC_BCU_SPB_SBSRC)


#define SRC_CAN_CAN0_INT0 (*(volatile Ifx_SRC_SRCR*)0xF0038900u)




#define SRC_CANINT0 (SRC_CAN_CAN0_INT0)


#define SRC_CAN_CAN0_INT1 (*(volatile Ifx_SRC_SRCR*)0xF0038904u)




#define SRC_CANINT1 (SRC_CAN_CAN0_INT1)


#define SRC_CAN_CAN0_INT10 (*(volatile Ifx_SRC_SRCR*)0xF0038928u)




#define SRC_CANINT10 (SRC_CAN_CAN0_INT10)


#define SRC_CAN_CAN0_INT11 (*(volatile Ifx_SRC_SRCR*)0xF003892Cu)




#define SRC_CANINT11 (SRC_CAN_CAN0_INT11)


#define SRC_CAN_CAN0_INT12 (*(volatile Ifx_SRC_SRCR*)0xF0038930u)




#define SRC_CANINT12 (SRC_CAN_CAN0_INT12)


#define SRC_CAN_CAN0_INT13 (*(volatile Ifx_SRC_SRCR*)0xF0038934u)




#define SRC_CANINT13 (SRC_CAN_CAN0_INT13)


#define SRC_CAN_CAN0_INT14 (*(volatile Ifx_SRC_SRCR*)0xF0038938u)




#define SRC_CANINT14 (SRC_CAN_CAN0_INT14)


#define SRC_CAN_CAN0_INT15 (*(volatile Ifx_SRC_SRCR*)0xF003893Cu)




#define SRC_CANINT15 (SRC_CAN_CAN0_INT15)


#define SRC_CAN_CAN0_INT2 (*(volatile Ifx_SRC_SRCR*)0xF0038908u)




#define SRC_CANINT2 (SRC_CAN_CAN0_INT2)


#define SRC_CAN_CAN0_INT3 (*(volatile Ifx_SRC_SRCR*)0xF003890Cu)




#define SRC_CANINT3 (SRC_CAN_CAN0_INT3)


#define SRC_CAN_CAN0_INT4 (*(volatile Ifx_SRC_SRCR*)0xF0038910u)




#define SRC_CANINT4 (SRC_CAN_CAN0_INT4)


#define SRC_CAN_CAN0_INT5 (*(volatile Ifx_SRC_SRCR*)0xF0038914u)




#define SRC_CANINT5 (SRC_CAN_CAN0_INT5)


#define SRC_CAN_CAN0_INT6 (*(volatile Ifx_SRC_SRCR*)0xF0038918u)




#define SRC_CANINT6 (SRC_CAN_CAN0_INT6)


#define SRC_CAN_CAN0_INT7 (*(volatile Ifx_SRC_SRCR*)0xF003891Cu)




#define SRC_CANINT7 (SRC_CAN_CAN0_INT7)


#define SRC_CAN_CAN0_INT8 (*(volatile Ifx_SRC_SRCR*)0xF0038920u)




#define SRC_CANINT8 (SRC_CAN_CAN0_INT8)


#define SRC_CAN_CAN0_INT9 (*(volatile Ifx_SRC_SRCR*)0xF0038924u)




#define SRC_CANINT9 (SRC_CAN_CAN0_INT9)


#define SRC_CCU6_CCU60_SR0 (*(volatile Ifx_SRC_SRCR*)0xF0038420u)




#define SRC_CCU60SR0 (SRC_CCU6_CCU60_SR0)


#define SRC_CCU6_CCU60_SR1 (*(volatile Ifx_SRC_SRCR*)0xF0038424u)




#define SRC_CCU60SR1 (SRC_CCU6_CCU60_SR1)


#define SRC_CCU6_CCU60_SR2 (*(volatile Ifx_SRC_SRCR*)0xF0038428u)




#define SRC_CCU60SR2 (SRC_CCU6_CCU60_SR2)


#define SRC_CCU6_CCU60_SR3 (*(volatile Ifx_SRC_SRCR*)0xF003842Cu)




#define SRC_CCU60SR3 (SRC_CCU6_CCU60_SR3)


#define SRC_CCU6_CCU61_SR0 (*(volatile Ifx_SRC_SRCR*)0xF0038430u)




#define SRC_CCU61SR0 (SRC_CCU6_CCU61_SR0)


#define SRC_CCU6_CCU61_SR1 (*(volatile Ifx_SRC_SRCR*)0xF0038434u)




#define SRC_CCU61SR1 (SRC_CCU6_CCU61_SR1)


#define SRC_CCU6_CCU61_SR2 (*(volatile Ifx_SRC_SRCR*)0xF0038438u)




#define SRC_CCU61SR2 (SRC_CCU6_CCU61_SR2)


#define SRC_CCU6_CCU61_SR3 (*(volatile Ifx_SRC_SRCR*)0xF003843Cu)




#define SRC_CCU61SR3 (SRC_CCU6_CCU61_SR3)


#define SRC_CERBERUS_CERBERUS_SR0 (*(volatile Ifx_SRC_SRCR*)0xF0038050u)




#define SRC_CERBERUS0 (SRC_CERBERUS_CERBERUS_SR0)


#define SRC_CERBERUS_CERBERUS_SR1 (*(volatile Ifx_SRC_SRCR*)0xF0038054u)




#define SRC_CERBERUS1 (SRC_CERBERUS_CERBERUS_SR1)


#define SRC_CIF_CIF0_ISP (*(volatile Ifx_SRC_SRCR*)0xF0038DA8u)




#define SRC_CIFISP (SRC_CIF_CIF0_ISP)


#define SRC_CIF_CIF0_MI (*(volatile Ifx_SRC_SRCR*)0xF0038DA0u)




#define SRC_CIFMI (SRC_CIF_CIF0_MI)


#define SRC_CIF_CIF0_MIEP (*(volatile Ifx_SRC_SRCR*)0xF0038DA4u)




#define SRC_CIFMIEP (SRC_CIF_CIF0_MIEP)


#define SRC_CIF_CIF0_MJPEG (*(volatile Ifx_SRC_SRCR*)0xF0038DACu)




#define SRC_CIFMJPEG (SRC_CIF_CIF0_MJPEG)


#define SRC_CPU_CPU0_SBSRC (*(volatile Ifx_SRC_SRCR*)0xF0038000u)




#define SRC_CPU0SBSRC (SRC_CPU_CPU0_SBSRC)


#define SRC_CPU_CPU1_SBSRC (*(volatile Ifx_SRC_SRCR*)0xF0038004u)




#define SRC_CPU1SBSRC (SRC_CPU_CPU1_SBSRC)


#define SRC_CPU_CPU2_SBSRC (*(volatile Ifx_SRC_SRCR*)0xF0038008u)




#define SRC_CPU2SBSRC (SRC_CPU_CPU2_SBSRC)


#define SRC_DAM_DAM0_SR0 (*(volatile Ifx_SRC_SRCR*)0xF0038D70u)




#define SRC_DAM0 (SRC_DAM_DAM0_SR0)


#define SRC_DAM_DAM0_SR1 (*(volatile Ifx_SRC_SRCR*)0xF0038D74u)




#define SRC_DAM1 (SRC_DAM_DAM0_SR1)


#define SRC_DAM_DAM0_SR2 (*(volatile Ifx_SRC_SRCR*)0xF0038D78u)




#define SRC_DAM2 (SRC_DAM_DAM0_SR2)


#define SRC_DAM_DAM0_SR3 (*(volatile Ifx_SRC_SRCR*)0xF0038D7Cu)




#define SRC_DAM3 (SRC_DAM_DAM0_SR3)


#define SRC_DAM_DAM0_SR4 (*(volatile Ifx_SRC_SRCR*)0xF0038D80u)




#define SRC_DAM4 (SRC_DAM_DAM0_SR4)


#define SRC_DAM_DAM0_SR5 (*(volatile Ifx_SRC_SRCR*)0xF0038D84u)




#define SRC_DAM5 (SRC_DAM_DAM0_SR5)


#define SRC_DMA_DMA0_CH0 (*(volatile Ifx_SRC_SRCR*)0xF0038500u)




#define SRC_DMACH0 (SRC_DMA_DMA0_CH0)


#define SRC_DMA_DMA0_CH1 (*(volatile Ifx_SRC_SRCR*)0xF0038504u)




#define SRC_DMACH1 (SRC_DMA_DMA0_CH1)


#define SRC_DMA_DMA0_CH10 (*(volatile Ifx_SRC_SRCR*)0xF0038528u)




#define SRC_DMACH10 (SRC_DMA_DMA0_CH10)


#define SRC_DMA_DMA0_CH11 (*(volatile Ifx_SRC_SRCR*)0xF003852Cu)




#define SRC_DMACH11 (SRC_DMA_DMA0_CH11)


#define SRC_DMA_DMA0_CH12 (*(volatile Ifx_SRC_SRCR*)0xF0038530u)




#define SRC_DMACH12 (SRC_DMA_DMA0_CH12)


#define SRC_DMA_DMA0_CH13 (*(volatile Ifx_SRC_SRCR*)0xF0038534u)




#define SRC_DMACH13 (SRC_DMA_DMA0_CH13)


#define SRC_DMA_DMA0_CH14 (*(volatile Ifx_SRC_SRCR*)0xF0038538u)




#define SRC_DMACH14 (SRC_DMA_DMA0_CH14)


#define SRC_DMA_DMA0_CH15 (*(volatile Ifx_SRC_SRCR*)0xF003853Cu)




#define SRC_DMACH15 (SRC_DMA_DMA0_CH15)


#define SRC_DMA_DMA0_CH16 (*(volatile Ifx_SRC_SRCR*)0xF0038540u)




#define SRC_DMACH16 (SRC_DMA_DMA0_CH16)


#define SRC_DMA_DMA0_CH17 (*(volatile Ifx_SRC_SRCR*)0xF0038544u)




#define SRC_DMACH17 (SRC_DMA_DMA0_CH17)


#define SRC_DMA_DMA0_CH18 (*(volatile Ifx_SRC_SRCR*)0xF0038548u)




#define SRC_DMACH18 (SRC_DMA_DMA0_CH18)


#define SRC_DMA_DMA0_CH19 (*(volatile Ifx_SRC_SRCR*)0xF003854Cu)




#define SRC_DMACH19 (SRC_DMA_DMA0_CH19)


#define SRC_DMA_DMA0_CH2 (*(volatile Ifx_SRC_SRCR*)0xF0038508u)




#define SRC_DMACH2 (SRC_DMA_DMA0_CH2)


#define SRC_DMA_DMA0_CH20 (*(volatile Ifx_SRC_SRCR*)0xF0038550u)




#define SRC_DMACH20 (SRC_DMA_DMA0_CH20)


#define SRC_DMA_DMA0_CH21 (*(volatile Ifx_SRC_SRCR*)0xF0038554u)




#define SRC_DMACH21 (SRC_DMA_DMA0_CH21)


#define SRC_DMA_DMA0_CH22 (*(volatile Ifx_SRC_SRCR*)0xF0038558u)




#define SRC_DMACH22 (SRC_DMA_DMA0_CH22)


#define SRC_DMA_DMA0_CH23 (*(volatile Ifx_SRC_SRCR*)0xF003855Cu)




#define SRC_DMACH23 (SRC_DMA_DMA0_CH23)


#define SRC_DMA_DMA0_CH24 (*(volatile Ifx_SRC_SRCR*)0xF0038560u)




#define SRC_DMACH24 (SRC_DMA_DMA0_CH24)


#define SRC_DMA_DMA0_CH25 (*(volatile Ifx_SRC_SRCR*)0xF0038564u)




#define SRC_DMACH25 (SRC_DMA_DMA0_CH25)


#define SRC_DMA_DMA0_CH26 (*(volatile Ifx_SRC_SRCR*)0xF0038568u)




#define SRC_DMACH26 (SRC_DMA_DMA0_CH26)


#define SRC_DMA_DMA0_CH27 (*(volatile Ifx_SRC_SRCR*)0xF003856Cu)




#define SRC_DMACH27 (SRC_DMA_DMA0_CH27)


#define SRC_DMA_DMA0_CH28 (*(volatile Ifx_SRC_SRCR*)0xF0038570u)




#define SRC_DMACH28 (SRC_DMA_DMA0_CH28)


#define SRC_DMA_DMA0_CH29 (*(volatile Ifx_SRC_SRCR*)0xF0038574u)




#define SRC_DMACH29 (SRC_DMA_DMA0_CH29)


#define SRC_DMA_DMA0_CH3 (*(volatile Ifx_SRC_SRCR*)0xF003850Cu)




#define SRC_DMACH3 (SRC_DMA_DMA0_CH3)


#define SRC_DMA_DMA0_CH30 (*(volatile Ifx_SRC_SRCR*)0xF0038578u)




#define SRC_DMACH30 (SRC_DMA_DMA0_CH30)


#define SRC_DMA_DMA0_CH31 (*(volatile Ifx_SRC_SRCR*)0xF003857Cu)




#define SRC_DMACH31 (SRC_DMA_DMA0_CH31)


#define SRC_DMA_DMA0_CH32 (*(volatile Ifx_SRC_SRCR*)0xF0038580u)




#define SRC_DMACH32 (SRC_DMA_DMA0_CH32)


#define SRC_DMA_DMA0_CH33 (*(volatile Ifx_SRC_SRCR*)0xF0038584u)




#define SRC_DMACH33 (SRC_DMA_DMA0_CH33)


#define SRC_DMA_DMA0_CH34 (*(volatile Ifx_SRC_SRCR*)0xF0038588u)




#define SRC_DMACH34 (SRC_DMA_DMA0_CH34)


#define SRC_DMA_DMA0_CH35 (*(volatile Ifx_SRC_SRCR*)0xF003858Cu)




#define SRC_DMACH35 (SRC_DMA_DMA0_CH35)


#define SRC_DMA_DMA0_CH36 (*(volatile Ifx_SRC_SRCR*)0xF0038590u)




#define SRC_DMACH36 (SRC_DMA_DMA0_CH36)


#define SRC_DMA_DMA0_CH37 (*(volatile Ifx_SRC_SRCR*)0xF0038594u)




#define SRC_DMACH37 (SRC_DMA_DMA0_CH37)


#define SRC_DMA_DMA0_CH38 (*(volatile Ifx_SRC_SRCR*)0xF0038598u)




#define SRC_DMACH38 (SRC_DMA_DMA0_CH38)


#define SRC_DMA_DMA0_CH39 (*(volatile Ifx_SRC_SRCR*)0xF003859Cu)




#define SRC_DMACH39 (SRC_DMA_DMA0_CH39)


#define SRC_DMA_DMA0_CH4 (*(volatile Ifx_SRC_SRCR*)0xF0038510u)




#define SRC_DMACH4 (SRC_DMA_DMA0_CH4)


#define SRC_DMA_DMA0_CH40 (*(volatile Ifx_SRC_SRCR*)0xF00385A0u)




#define SRC_DMACH40 (SRC_DMA_DMA0_CH40)


#define SRC_DMA_DMA0_CH41 (*(volatile Ifx_SRC_SRCR*)0xF00385A4u)




#define SRC_DMACH41 (SRC_DMA_DMA0_CH41)


#define SRC_DMA_DMA0_CH42 (*(volatile Ifx_SRC_SRCR*)0xF00385A8u)




#define SRC_DMACH42 (SRC_DMA_DMA0_CH42)


#define SRC_DMA_DMA0_CH43 (*(volatile Ifx_SRC_SRCR*)0xF00385ACu)




#define SRC_DMACH43 (SRC_DMA_DMA0_CH43)


#define SRC_DMA_DMA0_CH44 (*(volatile Ifx_SRC_SRCR*)0xF00385B0u)




#define SRC_DMACH44 (SRC_DMA_DMA0_CH44)


#define SRC_DMA_DMA0_CH45 (*(volatile Ifx_SRC_SRCR*)0xF00385B4u)




#define SRC_DMACH45 (SRC_DMA_DMA0_CH45)


#define SRC_DMA_DMA0_CH46 (*(volatile Ifx_SRC_SRCR*)0xF00385B8u)




#define SRC_DMACH46 (SRC_DMA_DMA0_CH46)


#define SRC_DMA_DMA0_CH47 (*(volatile Ifx_SRC_SRCR*)0xF00385BCu)




#define SRC_DMACH47 (SRC_DMA_DMA0_CH47)


#define SRC_DMA_DMA0_CH48 (*(volatile Ifx_SRC_SRCR*)0xF00385C0u)




#define SRC_DMACH48 (SRC_DMA_DMA0_CH48)


#define SRC_DMA_DMA0_CH49 (*(volatile Ifx_SRC_SRCR*)0xF00385C4u)




#define SRC_DMACH49 (SRC_DMA_DMA0_CH49)


#define SRC_DMA_DMA0_CH5 (*(volatile Ifx_SRC_SRCR*)0xF0038514u)




#define SRC_DMACH5 (SRC_DMA_DMA0_CH5)


#define SRC_DMA_DMA0_CH50 (*(volatile Ifx_SRC_SRCR*)0xF00385C8u)




#define SRC_DMACH50 (SRC_DMA_DMA0_CH50)


#define SRC_DMA_DMA0_CH51 (*(volatile Ifx_SRC_SRCR*)0xF00385CCu)




#define SRC_DMACH51 (SRC_DMA_DMA0_CH51)


#define SRC_DMA_DMA0_CH52 (*(volatile Ifx_SRC_SRCR*)0xF00385D0u)




#define SRC_DMACH52 (SRC_DMA_DMA0_CH52)


#define SRC_DMA_DMA0_CH53 (*(volatile Ifx_SRC_SRCR*)0xF00385D4u)




#define SRC_DMACH53 (SRC_DMA_DMA0_CH53)


#define SRC_DMA_DMA0_CH54 (*(volatile Ifx_SRC_SRCR*)0xF00385D8u)




#define SRC_DMACH54 (SRC_DMA_DMA0_CH54)


#define SRC_DMA_DMA0_CH55 (*(volatile Ifx_SRC_SRCR*)0xF00385DCu)




#define SRC_DMACH55 (SRC_DMA_DMA0_CH55)


#define SRC_DMA_DMA0_CH56 (*(volatile Ifx_SRC_SRCR*)0xF00385E0u)




#define SRC_DMACH56 (SRC_DMA_DMA0_CH56)


#define SRC_DMA_DMA0_CH57 (*(volatile Ifx_SRC_SRCR*)0xF00385E4u)




#define SRC_DMACH57 (SRC_DMA_DMA0_CH57)


#define SRC_DMA_DMA0_CH58 (*(volatile Ifx_SRC_SRCR*)0xF00385E8u)




#define SRC_DMACH58 (SRC_DMA_DMA0_CH58)


#define SRC_DMA_DMA0_CH59 (*(volatile Ifx_SRC_SRCR*)0xF00385ECu)




#define SRC_DMACH59 (SRC_DMA_DMA0_CH59)


#define SRC_DMA_DMA0_CH6 (*(volatile Ifx_SRC_SRCR*)0xF0038518u)




#define SRC_DMACH6 (SRC_DMA_DMA0_CH6)


#define SRC_DMA_DMA0_CH60 (*(volatile Ifx_SRC_SRCR*)0xF00385F0u)




#define SRC_DMACH60 (SRC_DMA_DMA0_CH60)


#define SRC_DMA_DMA0_CH61 (*(volatile Ifx_SRC_SRCR*)0xF00385F4u)




#define SRC_DMACH61 (SRC_DMA_DMA0_CH61)


#define SRC_DMA_DMA0_CH62 (*(volatile Ifx_SRC_SRCR*)0xF00385F8u)




#define SRC_DMACH62 (SRC_DMA_DMA0_CH62)


#define SRC_DMA_DMA0_CH63 (*(volatile Ifx_SRC_SRCR*)0xF00385FCu)




#define SRC_DMACH63 (SRC_DMA_DMA0_CH63)


#define SRC_DMA_DMA0_CH7 (*(volatile Ifx_SRC_SRCR*)0xF003851Cu)




#define SRC_DMACH7 (SRC_DMA_DMA0_CH7)


#define SRC_DMA_DMA0_CH8 (*(volatile Ifx_SRC_SRCR*)0xF0038520u)




#define SRC_DMACH8 (SRC_DMA_DMA0_CH8)


#define SRC_DMA_DMA0_CH9 (*(volatile Ifx_SRC_SRCR*)0xF0038524u)




#define SRC_DMACH9 (SRC_DMA_DMA0_CH9)


#define SRC_DMA_DMA0_ERR (*(volatile Ifx_SRC_SRCR*)0xF00384F0u)




#define SRC_DMAERR (SRC_DMA_DMA0_ERR)


#define SRC_DSADC_DSADC0_SRA (*(volatile Ifx_SRC_SRCR*)0xF0038B54u)




#define SRC_DSADCSRA0 (SRC_DSADC_DSADC0_SRA)


#define SRC_DSADC_DSADC0_SRM (*(volatile Ifx_SRC_SRCR*)0xF0038B50u)




#define SRC_DSADCSRM0 (SRC_DSADC_DSADC0_SRM)


#define SRC_DSADC_DSADC1_SRA (*(volatile Ifx_SRC_SRCR*)0xF0038B5Cu)




#define SRC_DSADCSRA1 (SRC_DSADC_DSADC1_SRA)


#define SRC_DSADC_DSADC1_SRM (*(volatile Ifx_SRC_SRCR*)0xF0038B58u)




#define SRC_DSADCSRM1 (SRC_DSADC_DSADC1_SRM)


#define SRC_DSADC_DSADC2_SRA (*(volatile Ifx_SRC_SRCR*)0xF0038B64u)




#define SRC_DSADCSRA2 (SRC_DSADC_DSADC2_SRA)


#define SRC_DSADC_DSADC2_SRM (*(volatile Ifx_SRC_SRCR*)0xF0038B60u)




#define SRC_DSADCSRM2 (SRC_DSADC_DSADC2_SRM)


#define SRC_DSADC_DSADC3_SRA (*(volatile Ifx_SRC_SRCR*)0xF0038B6Cu)




#define SRC_DSADCSRA3 (SRC_DSADC_DSADC3_SRA)


#define SRC_DSADC_DSADC3_SRM (*(volatile Ifx_SRC_SRCR*)0xF0038B68u)




#define SRC_DSADCSRM3 (SRC_DSADC_DSADC3_SRM)


#define SRC_DSADC_DSADC4_SRA (*(volatile Ifx_SRC_SRCR*)0xF0038B74u)




#define SRC_DSADCSRA4 (SRC_DSADC_DSADC4_SRA)


#define SRC_DSADC_DSADC4_SRM (*(volatile Ifx_SRC_SRCR*)0xF0038B70u)




#define SRC_DSADCSRM4 (SRC_DSADC_DSADC4_SRM)


#define SRC_DSADC_DSADC5_SRA (*(volatile Ifx_SRC_SRCR*)0xF0038B7Cu)




#define SRC_DSADCSRA5 (SRC_DSADC_DSADC5_SRA)


#define SRC_DSADC_DSADC5_SRM (*(volatile Ifx_SRC_SRCR*)0xF0038B78u)




#define SRC_DSADCSRM5 (SRC_DSADC_DSADC5_SRM)


#define SRC_EMEM_EMEM0_SR (*(volatile Ifx_SRC_SRCR*)0xF0038020u)




#define SRC_EMEM (SRC_EMEM_EMEM0_SR)


#define SRC_ERAY_ERAY0_IBUSY (*(volatile Ifx_SRC_SRCR*)0xF0038C04u)




#define SRC_ERAYIBUSY (SRC_ERAY_ERAY0_IBUSY)


#define SRC_ERAY_ERAY0_INT0 (*(volatile Ifx_SRC_SRCR*)0xF0038BE0u)




#define SRC_ERAYINT0 (SRC_ERAY_ERAY0_INT0)


#define SRC_ERAY_ERAY0_INT1 (*(volatile Ifx_SRC_SRCR*)0xF0038BE4u)




#define SRC_ERAYINT1 (SRC_ERAY_ERAY0_INT1)


#define SRC_ERAY_ERAY0_MBSC0 (*(volatile Ifx_SRC_SRCR*)0xF0038BF8u)




#define SRC_ERAYMBSC0 (SRC_ERAY_ERAY0_MBSC0)


#define SRC_ERAY_ERAY0_MBSC1 (*(volatile Ifx_SRC_SRCR*)0xF0038BFCu)




#define SRC_ERAYMBSC1 (SRC_ERAY_ERAY0_MBSC1)


#define SRC_ERAY_ERAY0_NDAT0 (*(volatile Ifx_SRC_SRCR*)0xF0038BF0u)




#define SRC_ERAYNDAT0 (SRC_ERAY_ERAY0_NDAT0)


#define SRC_ERAY_ERAY0_NDAT1 (*(volatile Ifx_SRC_SRCR*)0xF0038BF4u)




#define SRC_ERAYNDAT1 (SRC_ERAY_ERAY0_NDAT1)


#define SRC_ERAY_ERAY0_OBUSY (*(volatile Ifx_SRC_SRCR*)0xF0038C00u)




#define SRC_ERAYOBUSY (SRC_ERAY_ERAY0_OBUSY)


#define SRC_ERAY_ERAY0_TINT0 (*(volatile Ifx_SRC_SRCR*)0xF0038BE8u)




#define SRC_ERAYTINT0 (SRC_ERAY_ERAY0_TINT0)


#define SRC_ERAY_ERAY0_TINT1 (*(volatile Ifx_SRC_SRCR*)0xF0038BECu)




#define SRC_ERAYTINT1 (SRC_ERAY_ERAY0_TINT1)


#define SRC_ETH_ETH0_SR (*(volatile Ifx_SRC_SRCR*)0xF00388F0u)




#define SRC_ETH (SRC_ETH_ETH0_SR)


#define SRC_FCE_FCE0_SR (*(volatile Ifx_SRC_SRCR*)0xF00384B0u)




#define SRC_FCE (SRC_FCE_FCE0_SR)


#define SRC_GPSR_GPSR0_SR0 (*(volatile Ifx_SRC_SRCR*)0xF0039000u)




#define SRC_GPSR00 (SRC_GPSR_GPSR0_SR0)


#define SRC_GPSR_GPSR0_SR1 (*(volatile Ifx_SRC_SRCR*)0xF0039004u)




#define SRC_GPSR01 (SRC_GPSR_GPSR0_SR1)


#define SRC_GPSR_GPSR0_SR2 (*(volatile Ifx_SRC_SRCR*)0xF0039008u)




#define SRC_GPSR02 (SRC_GPSR_GPSR0_SR2)


#define SRC_GPSR_GPSR0_SR3 (*(volatile Ifx_SRC_SRCR*)0xF003900Cu)




#define SRC_GPSR03 (SRC_GPSR_GPSR0_SR3)


#define SRC_GPSR_GPSR1_SR0 (*(volatile Ifx_SRC_SRCR*)0xF0039020u)




#define SRC_GPSR10 (SRC_GPSR_GPSR1_SR0)


#define SRC_GPSR_GPSR1_SR1 (*(volatile Ifx_SRC_SRCR*)0xF0039024u)




#define SRC_GPSR11 (SRC_GPSR_GPSR1_SR1)


#define SRC_GPSR_GPSR1_SR2 (*(volatile Ifx_SRC_SRCR*)0xF0039028u)




#define SRC_GPSR12 (SRC_GPSR_GPSR1_SR2)


#define SRC_GPSR_GPSR1_SR3 (*(volatile Ifx_SRC_SRCR*)0xF003902Cu)




#define SRC_GPSR13 (SRC_GPSR_GPSR1_SR3)


#define SRC_GPSR_GPSR2_SR0 (*(volatile Ifx_SRC_SRCR*)0xF0039040u)




#define SRC_GPSR20 (SRC_GPSR_GPSR2_SR0)


#define SRC_GPSR_GPSR2_SR1 (*(volatile Ifx_SRC_SRCR*)0xF0039044u)




#define SRC_GPSR21 (SRC_GPSR_GPSR2_SR1)


#define SRC_GPSR_GPSR2_SR2 (*(volatile Ifx_SRC_SRCR*)0xF0039048u)




#define SRC_GPSR22 (SRC_GPSR_GPSR2_SR2)


#define SRC_GPSR_GPSR2_SR3 (*(volatile Ifx_SRC_SRCR*)0xF003904Cu)




#define SRC_GPSR23 (SRC_GPSR_GPSR2_SR3)


#define SRC_GPT12_GPT120_CIRQ (*(volatile Ifx_SRC_SRCR*)0xF0038460u)




#define SRC_GPT120CIRQ (SRC_GPT12_GPT120_CIRQ)


#define SRC_GPT12_GPT120_T2 (*(volatile Ifx_SRC_SRCR*)0xF0038464u)




#define SRC_GPT120T2 (SRC_GPT12_GPT120_T2)


#define SRC_GPT12_GPT120_T3 (*(volatile Ifx_SRC_SRCR*)0xF0038468u)




#define SRC_GPT120T3 (SRC_GPT12_GPT120_T3)


#define SRC_GPT12_GPT120_T4 (*(volatile Ifx_SRC_SRCR*)0xF003846Cu)




#define SRC_GPT120T4 (SRC_GPT12_GPT120_T4)


#define SRC_GPT12_GPT120_T5 (*(volatile Ifx_SRC_SRCR*)0xF0038470u)




#define SRC_GPT120T5 (SRC_GPT12_GPT120_T5)


#define SRC_GPT12_GPT120_T6 (*(volatile Ifx_SRC_SRCR*)0xF0038474u)




#define SRC_GPT120T6 (SRC_GPT12_GPT120_T6)


#define SRC_GTM_GTM0_AEIIRQ (*(volatile Ifx_SRC_SRCR*)0xF0039600u)




#define SRC_GTMAEIIRQ (SRC_GTM_GTM0_AEIIRQ)


#define SRC_GTM_GTM0_ARUIRQ0 (*(volatile Ifx_SRC_SRCR*)0xF0039604u)




#define SRC_GTMARUIRQ0 (SRC_GTM_GTM0_ARUIRQ0)


#define SRC_GTM_GTM0_ARUIRQ1 (*(volatile Ifx_SRC_SRCR*)0xF0039608u)




#define SRC_GTMARUIRQ1 (SRC_GTM_GTM0_ARUIRQ1)


#define SRC_GTM_GTM0_ARUIRQ2 (*(volatile Ifx_SRC_SRCR*)0xF003960Cu)




#define SRC_GTMARUIRQ2 (SRC_GTM_GTM0_ARUIRQ2)


#define SRC_GTM_GTM0_ATOM0_0 (*(volatile Ifx_SRC_SRCR*)0xF0039D80u)




#define SRC_GTMATOM00 (SRC_GTM_GTM0_ATOM0_0)


#define SRC_GTM_GTM0_ATOM0_1 (*(volatile Ifx_SRC_SRCR*)0xF0039D84u)




#define SRC_GTMATOM01 (SRC_GTM_GTM0_ATOM0_1)


#define SRC_GTM_GTM0_ATOM0_2 (*(volatile Ifx_SRC_SRCR*)0xF0039D88u)




#define SRC_GTMATOM02 (SRC_GTM_GTM0_ATOM0_2)


#define SRC_GTM_GTM0_ATOM0_3 (*(volatile Ifx_SRC_SRCR*)0xF0039D8Cu)




#define SRC_GTMATOM03 (SRC_GTM_GTM0_ATOM0_3)


#define SRC_GTM_GTM0_ATOM1_0 (*(volatile Ifx_SRC_SRCR*)0xF0039D90u)




#define SRC_GTMATOM10 (SRC_GTM_GTM0_ATOM1_0)


#define SRC_GTM_GTM0_ATOM1_1 (*(volatile Ifx_SRC_SRCR*)0xF0039D94u)




#define SRC_GTMATOM11 (SRC_GTM_GTM0_ATOM1_1)


#define SRC_GTM_GTM0_ATOM1_2 (*(volatile Ifx_SRC_SRCR*)0xF0039D98u)




#define SRC_GTMATOM12 (SRC_GTM_GTM0_ATOM1_2)


#define SRC_GTM_GTM0_ATOM1_3 (*(volatile Ifx_SRC_SRCR*)0xF0039D9Cu)




#define SRC_GTMATOM13 (SRC_GTM_GTM0_ATOM1_3)


#define SRC_GTM_GTM0_ATOM2_0 (*(volatile Ifx_SRC_SRCR*)0xF0039DA0u)




#define SRC_GTMATOM20 (SRC_GTM_GTM0_ATOM2_0)


#define SRC_GTM_GTM0_ATOM2_1 (*(volatile Ifx_SRC_SRCR*)0xF0039DA4u)




#define SRC_GTMATOM21 (SRC_GTM_GTM0_ATOM2_1)


#define SRC_GTM_GTM0_ATOM2_2 (*(volatile Ifx_SRC_SRCR*)0xF0039DA8u)




#define SRC_GTMATOM22 (SRC_GTM_GTM0_ATOM2_2)


#define SRC_GTM_GTM0_ATOM2_3 (*(volatile Ifx_SRC_SRCR*)0xF0039DACu)




#define SRC_GTMATOM23 (SRC_GTM_GTM0_ATOM2_3)


#define SRC_GTM_GTM0_ATOM3_0 (*(volatile Ifx_SRC_SRCR*)0xF0039DB0u)




#define SRC_GTMATOM30 (SRC_GTM_GTM0_ATOM3_0)


#define SRC_GTM_GTM0_ATOM3_1 (*(volatile Ifx_SRC_SRCR*)0xF0039DB4u)




#define SRC_GTMATOM31 (SRC_GTM_GTM0_ATOM3_1)


#define SRC_GTM_GTM0_ATOM3_2 (*(volatile Ifx_SRC_SRCR*)0xF0039DB8u)




#define SRC_GTMATOM32 (SRC_GTM_GTM0_ATOM3_2)


#define SRC_GTM_GTM0_ATOM3_3 (*(volatile Ifx_SRC_SRCR*)0xF0039DBCu)




#define SRC_GTMATOM33 (SRC_GTM_GTM0_ATOM3_3)


#define SRC_GTM_GTM0_ATOM4_0 (*(volatile Ifx_SRC_SRCR*)0xF0039DC0u)




#define SRC_GTMATOM40 (SRC_GTM_GTM0_ATOM4_0)


#define SRC_GTM_GTM0_ATOM4_1 (*(volatile Ifx_SRC_SRCR*)0xF0039DC4u)




#define SRC_GTMATOM41 (SRC_GTM_GTM0_ATOM4_1)


#define SRC_GTM_GTM0_ATOM4_2 (*(volatile Ifx_SRC_SRCR*)0xF0039DC8u)




#define SRC_GTMATOM42 (SRC_GTM_GTM0_ATOM4_2)


#define SRC_GTM_GTM0_ATOM4_3 (*(volatile Ifx_SRC_SRCR*)0xF0039DCCu)




#define SRC_GTMATOM43 (SRC_GTM_GTM0_ATOM4_3)


#define SRC_GTM_GTM0_BRCIRQ (*(volatile Ifx_SRC_SRCR*)0xF0039614u)




#define SRC_GTMBRCIRQ (SRC_GTM_GTM0_BRCIRQ)


#define SRC_GTM_GTM0_CMPIRQ (*(volatile Ifx_SRC_SRCR*)0xF0039618u)




#define SRC_GTMCMPIRQ (SRC_GTM_GTM0_CMPIRQ)


#define SRC_GTM_GTM0_DPLL0 (*(volatile Ifx_SRC_SRCR*)0xF00396A4u)




#define SRC_GTMDPLL0 (SRC_GTM_GTM0_DPLL0)


#define SRC_GTM_GTM0_DPLL1 (*(volatile Ifx_SRC_SRCR*)0xF00396A8u)




#define SRC_GTMDPLL1 (SRC_GTM_GTM0_DPLL1)


#define SRC_GTM_GTM0_DPLL10 (*(volatile Ifx_SRC_SRCR*)0xF00396CCu)




#define SRC_GTMDPLL10 (SRC_GTM_GTM0_DPLL10)


#define SRC_GTM_GTM0_DPLL11 (*(volatile Ifx_SRC_SRCR*)0xF00396D0u)




#define SRC_GTMDPLL11 (SRC_GTM_GTM0_DPLL11)


#define SRC_GTM_GTM0_DPLL12 (*(volatile Ifx_SRC_SRCR*)0xF00396D4u)




#define SRC_GTMDPLL12 (SRC_GTM_GTM0_DPLL12)


#define SRC_GTM_GTM0_DPLL13 (*(volatile Ifx_SRC_SRCR*)0xF00396D8u)




#define SRC_GTMDPLL13 (SRC_GTM_GTM0_DPLL13)


#define SRC_GTM_GTM0_DPLL14 (*(volatile Ifx_SRC_SRCR*)0xF00396DCu)




#define SRC_GTMDPLL14 (SRC_GTM_GTM0_DPLL14)


#define SRC_GTM_GTM0_DPLL15 (*(volatile Ifx_SRC_SRCR*)0xF00396E0u)




#define SRC_GTMDPLL15 (SRC_GTM_GTM0_DPLL15)


#define SRC_GTM_GTM0_DPLL16 (*(volatile Ifx_SRC_SRCR*)0xF00396E4u)




#define SRC_GTMDPLL16 (SRC_GTM_GTM0_DPLL16)


#define SRC_GTM_GTM0_DPLL17 (*(volatile Ifx_SRC_SRCR*)0xF00396E8u)




#define SRC_GTMDPLL17 (SRC_GTM_GTM0_DPLL17)


#define SRC_GTM_GTM0_DPLL18 (*(volatile Ifx_SRC_SRCR*)0xF00396ECu)




#define SRC_GTMDPLL18 (SRC_GTM_GTM0_DPLL18)


#define SRC_GTM_GTM0_DPLL19 (*(volatile Ifx_SRC_SRCR*)0xF00396F0u)




#define SRC_GTMDPLL19 (SRC_GTM_GTM0_DPLL19)


#define SRC_GTM_GTM0_DPLL2 (*(volatile Ifx_SRC_SRCR*)0xF00396ACu)




#define SRC_GTMDPLL2 (SRC_GTM_GTM0_DPLL2)


#define SRC_GTM_GTM0_DPLL20 (*(volatile Ifx_SRC_SRCR*)0xF00396F4u)




#define SRC_GTMDPLL20 (SRC_GTM_GTM0_DPLL20)


#define SRC_GTM_GTM0_DPLL21 (*(volatile Ifx_SRC_SRCR*)0xF00396F8u)




#define SRC_GTMDPLL21 (SRC_GTM_GTM0_DPLL21)


#define SRC_GTM_GTM0_DPLL22 (*(volatile Ifx_SRC_SRCR*)0xF00396FCu)




#define SRC_GTMDPLL22 (SRC_GTM_GTM0_DPLL22)


#define SRC_GTM_GTM0_DPLL23 (*(volatile Ifx_SRC_SRCR*)0xF0039700u)




#define SRC_GTMDPLL23 (SRC_GTM_GTM0_DPLL23)


#define SRC_GTM_GTM0_DPLL24 (*(volatile Ifx_SRC_SRCR*)0xF0039704u)




#define SRC_GTMDPLL24 (SRC_GTM_GTM0_DPLL24)


#define SRC_GTM_GTM0_DPLL25 (*(volatile Ifx_SRC_SRCR*)0xF0039708u)




#define SRC_GTMDPLL25 (SRC_GTM_GTM0_DPLL25)


#define SRC_GTM_GTM0_DPLL26 (*(volatile Ifx_SRC_SRCR*)0xF003970Cu)




#define SRC_GTMDPLL26 (SRC_GTM_GTM0_DPLL26)


#define SRC_GTM_GTM0_DPLL3 (*(volatile Ifx_SRC_SRCR*)0xF00396B0u)




#define SRC_GTMDPLL3 (SRC_GTM_GTM0_DPLL3)


#define SRC_GTM_GTM0_DPLL4 (*(volatile Ifx_SRC_SRCR*)0xF00396B4u)




#define SRC_GTMDPLL4 (SRC_GTM_GTM0_DPLL4)


#define SRC_GTM_GTM0_DPLL5 (*(volatile Ifx_SRC_SRCR*)0xF00396B8u)




#define SRC_GTMDPLL5 (SRC_GTM_GTM0_DPLL5)


#define SRC_GTM_GTM0_DPLL6 (*(volatile Ifx_SRC_SRCR*)0xF00396BCu)




#define SRC_GTMDPLL6 (SRC_GTM_GTM0_DPLL6)


#define SRC_GTM_GTM0_DPLL7 (*(volatile Ifx_SRC_SRCR*)0xF00396C0u)




#define SRC_GTMDPLL7 (SRC_GTM_GTM0_DPLL7)


#define SRC_GTM_GTM0_DPLL8 (*(volatile Ifx_SRC_SRCR*)0xF00396C4u)




#define SRC_GTMDPLL8 (SRC_GTM_GTM0_DPLL8)


#define SRC_GTM_GTM0_DPLL9 (*(volatile Ifx_SRC_SRCR*)0xF00396C8u)




#define SRC_GTMDPLL9 (SRC_GTM_GTM0_DPLL9)


#define SRC_GTM_GTM0_ERR (*(volatile Ifx_SRC_SRCR*)0xF0039770u)




#define SRC_GTMERR (SRC_GTM_GTM0_ERR)


#define SRC_GTM_GTM0_MCS0_0 (*(volatile Ifx_SRC_SRCR*)0xF0039980u)




#define SRC_GTMMCS00 (SRC_GTM_GTM0_MCS0_0)


#define SRC_GTM_GTM0_MCS0_1 (*(volatile Ifx_SRC_SRCR*)0xF0039984u)




#define SRC_GTMMCS01 (SRC_GTM_GTM0_MCS0_1)


#define SRC_GTM_GTM0_MCS0_2 (*(volatile Ifx_SRC_SRCR*)0xF0039988u)




#define SRC_GTMMCS02 (SRC_GTM_GTM0_MCS0_2)


#define SRC_GTM_GTM0_MCS0_3 (*(volatile Ifx_SRC_SRCR*)0xF003998Cu)




#define SRC_GTMMCS03 (SRC_GTM_GTM0_MCS0_3)


#define SRC_GTM_GTM0_MCS0_4 (*(volatile Ifx_SRC_SRCR*)0xF0039990u)




#define SRC_GTMMCS04 (SRC_GTM_GTM0_MCS0_4)


#define SRC_GTM_GTM0_MCS0_5 (*(volatile Ifx_SRC_SRCR*)0xF0039994u)




#define SRC_GTMMCS05 (SRC_GTM_GTM0_MCS0_5)


#define SRC_GTM_GTM0_MCS0_6 (*(volatile Ifx_SRC_SRCR*)0xF0039998u)




#define SRC_GTMMCS06 (SRC_GTM_GTM0_MCS0_6)


#define SRC_GTM_GTM0_MCS0_7 (*(volatile Ifx_SRC_SRCR*)0xF003999Cu)




#define SRC_GTMMCS07 (SRC_GTM_GTM0_MCS0_7)


#define SRC_GTM_GTM0_MCS1_0 (*(volatile Ifx_SRC_SRCR*)0xF00399A0u)




#define SRC_GTMMCS10 (SRC_GTM_GTM0_MCS1_0)


#define SRC_GTM_GTM0_MCS1_1 (*(volatile Ifx_SRC_SRCR*)0xF00399A4u)




#define SRC_GTMMCS11 (SRC_GTM_GTM0_MCS1_1)


#define SRC_GTM_GTM0_MCS1_2 (*(volatile Ifx_SRC_SRCR*)0xF00399A8u)




#define SRC_GTMMCS12 (SRC_GTM_GTM0_MCS1_2)


#define SRC_GTM_GTM0_MCS1_3 (*(volatile Ifx_SRC_SRCR*)0xF00399ACu)




#define SRC_GTMMCS13 (SRC_GTM_GTM0_MCS1_3)


#define SRC_GTM_GTM0_MCS1_4 (*(volatile Ifx_SRC_SRCR*)0xF00399B0u)




#define SRC_GTMMCS14 (SRC_GTM_GTM0_MCS1_4)


#define SRC_GTM_GTM0_MCS1_5 (*(volatile Ifx_SRC_SRCR*)0xF00399B4u)




#define SRC_GTMMCS15 (SRC_GTM_GTM0_MCS1_5)


#define SRC_GTM_GTM0_MCS1_6 (*(volatile Ifx_SRC_SRCR*)0xF00399B8u)




#define SRC_GTMMCS16 (SRC_GTM_GTM0_MCS1_6)


#define SRC_GTM_GTM0_MCS1_7 (*(volatile Ifx_SRC_SRCR*)0xF00399BCu)




#define SRC_GTMMCS17 (SRC_GTM_GTM0_MCS1_7)


#define SRC_GTM_GTM0_MCS2_0 (*(volatile Ifx_SRC_SRCR*)0xF00399C0u)




#define SRC_GTMMCS20 (SRC_GTM_GTM0_MCS2_0)


#define SRC_GTM_GTM0_MCS2_1 (*(volatile Ifx_SRC_SRCR*)0xF00399C4u)




#define SRC_GTMMCS21 (SRC_GTM_GTM0_MCS2_1)


#define SRC_GTM_GTM0_MCS2_2 (*(volatile Ifx_SRC_SRCR*)0xF00399C8u)




#define SRC_GTMMCS22 (SRC_GTM_GTM0_MCS2_2)


#define SRC_GTM_GTM0_MCS2_3 (*(volatile Ifx_SRC_SRCR*)0xF00399CCu)




#define SRC_GTMMCS23 (SRC_GTM_GTM0_MCS2_3)


#define SRC_GTM_GTM0_MCS2_4 (*(volatile Ifx_SRC_SRCR*)0xF00399D0u)




#define SRC_GTMMCS24 (SRC_GTM_GTM0_MCS2_4)


#define SRC_GTM_GTM0_MCS2_5 (*(volatile Ifx_SRC_SRCR*)0xF00399D4u)




#define SRC_GTMMCS25 (SRC_GTM_GTM0_MCS2_5)


#define SRC_GTM_GTM0_MCS2_6 (*(volatile Ifx_SRC_SRCR*)0xF00399D8u)




#define SRC_GTMMCS26 (SRC_GTM_GTM0_MCS2_6)


#define SRC_GTM_GTM0_MCS2_7 (*(volatile Ifx_SRC_SRCR*)0xF00399DCu)




#define SRC_GTMMCS27 (SRC_GTM_GTM0_MCS2_7)


#define SRC_GTM_GTM0_MCS3_0 (*(volatile Ifx_SRC_SRCR*)0xF00399E0u)




#define SRC_GTMMCS30 (SRC_GTM_GTM0_MCS3_0)


#define SRC_GTM_GTM0_MCS3_1 (*(volatile Ifx_SRC_SRCR*)0xF00399E4u)




#define SRC_GTMMCS31 (SRC_GTM_GTM0_MCS3_1)


#define SRC_GTM_GTM0_MCS3_2 (*(volatile Ifx_SRC_SRCR*)0xF00399E8u)




#define SRC_GTMMCS32 (SRC_GTM_GTM0_MCS3_2)


#define SRC_GTM_GTM0_MCS3_3 (*(volatile Ifx_SRC_SRCR*)0xF00399ECu)




#define SRC_GTMMCS33 (SRC_GTM_GTM0_MCS3_3)


#define SRC_GTM_GTM0_MCS3_4 (*(volatile Ifx_SRC_SRCR*)0xF00399F0u)




#define SRC_GTMMCS34 (SRC_GTM_GTM0_MCS3_4)


#define SRC_GTM_GTM0_MCS3_5 (*(volatile Ifx_SRC_SRCR*)0xF00399F4u)




#define SRC_GTMMCS35 (SRC_GTM_GTM0_MCS3_5)


#define SRC_GTM_GTM0_MCS3_6 (*(volatile Ifx_SRC_SRCR*)0xF00399F8u)




#define SRC_GTMMCS36 (SRC_GTM_GTM0_MCS3_6)


#define SRC_GTM_GTM0_MCS3_7 (*(volatile Ifx_SRC_SRCR*)0xF00399FCu)




#define SRC_GTMMCS37 (SRC_GTM_GTM0_MCS3_7)


#define SRC_GTM_GTM0_MCSW00 (*(volatile Ifx_SRC_SRCR*)0xF0039F00u)




#define SRC_GTMMCSW00 (SRC_GTM_GTM0_MCSW00)


#define SRC_GTM_GTM0_MCSW01 (*(volatile Ifx_SRC_SRCR*)0xF0039F04u)




#define SRC_GTMMCSW01 (SRC_GTM_GTM0_MCSW01)


#define SRC_GTM_GTM0_MCSW02 (*(volatile Ifx_SRC_SRCR*)0xF0039F08u)




#define SRC_GTMMCSW02 (SRC_GTM_GTM0_MCSW02)


#define SRC_GTM_GTM0_MCSW03 (*(volatile Ifx_SRC_SRCR*)0xF0039F0Cu)




#define SRC_GTMMCSW03 (SRC_GTM_GTM0_MCSW03)


#define SRC_GTM_GTM0_MCSW10 (*(volatile Ifx_SRC_SRCR*)0xF0039F40u)




#define SRC_GTMMCSW10 (SRC_GTM_GTM0_MCSW10)


#define SRC_GTM_GTM0_MCSW11 (*(volatile Ifx_SRC_SRCR*)0xF0039F44u)




#define SRC_GTMMCSW11 (SRC_GTM_GTM0_MCSW11)


#define SRC_GTM_GTM0_MCSW12 (*(volatile Ifx_SRC_SRCR*)0xF0039F48u)




#define SRC_GTMMCSW12 (SRC_GTM_GTM0_MCSW12)


#define SRC_GTM_GTM0_MCSW13 (*(volatile Ifx_SRC_SRCR*)0xF0039F4Cu)




#define SRC_GTMMCSW13 (SRC_GTM_GTM0_MCSW13)


#define SRC_GTM_GTM0_PSM0_0 (*(volatile Ifx_SRC_SRCR*)0xF003962Cu)




#define SRC_GTMPSM00 (SRC_GTM_GTM0_PSM0_0)


#define SRC_GTM_GTM0_PSM0_1 (*(volatile Ifx_SRC_SRCR*)0xF0039630u)




#define SRC_GTMPSM01 (SRC_GTM_GTM0_PSM0_1)


#define SRC_GTM_GTM0_PSM0_2 (*(volatile Ifx_SRC_SRCR*)0xF0039634u)




#define SRC_GTMPSM02 (SRC_GTM_GTM0_PSM0_2)


#define SRC_GTM_GTM0_PSM0_3 (*(volatile Ifx_SRC_SRCR*)0xF0039638u)




#define SRC_GTMPSM03 (SRC_GTM_GTM0_PSM0_3)


#define SRC_GTM_GTM0_PSM0_4 (*(volatile Ifx_SRC_SRCR*)0xF003963Cu)




#define SRC_GTMPSM04 (SRC_GTM_GTM0_PSM0_4)


#define SRC_GTM_GTM0_PSM0_5 (*(volatile Ifx_SRC_SRCR*)0xF0039640u)




#define SRC_GTMPSM05 (SRC_GTM_GTM0_PSM0_5)


#define SRC_GTM_GTM0_PSM0_6 (*(volatile Ifx_SRC_SRCR*)0xF0039644u)




#define SRC_GTMPSM06 (SRC_GTM_GTM0_PSM0_6)


#define SRC_GTM_GTM0_PSM0_7 (*(volatile Ifx_SRC_SRCR*)0xF0039648u)




#define SRC_GTMPSM07 (SRC_GTM_GTM0_PSM0_7)


#define SRC_GTM_GTM0_SPEIRQ0 (*(volatile Ifx_SRC_SRCR*)0xF003961Cu)




#define SRC_GTMSPE0IRQ (SRC_GTM_GTM0_SPEIRQ0)


#define SRC_GTM_GTM0_SPEIRQ1 (*(volatile Ifx_SRC_SRCR*)0xF0039620u)




#define SRC_GTMSPE1IRQ (SRC_GTM_GTM0_SPEIRQ1)


#define SRC_GTM_GTM0_TIM0_0 (*(volatile Ifx_SRC_SRCR*)0xF0039780u)




#define SRC_GTMTIM00 (SRC_GTM_GTM0_TIM0_0)


#define SRC_GTM_GTM0_TIM0_1 (*(volatile Ifx_SRC_SRCR*)0xF0039784u)




#define SRC_GTMTIM01 (SRC_GTM_GTM0_TIM0_1)


#define SRC_GTM_GTM0_TIM0_2 (*(volatile Ifx_SRC_SRCR*)0xF0039788u)




#define SRC_GTMTIM02 (SRC_GTM_GTM0_TIM0_2)


#define SRC_GTM_GTM0_TIM0_3 (*(volatile Ifx_SRC_SRCR*)0xF003978Cu)




#define SRC_GTMTIM03 (SRC_GTM_GTM0_TIM0_3)


#define SRC_GTM_GTM0_TIM0_4 (*(volatile Ifx_SRC_SRCR*)0xF0039790u)




#define SRC_GTMTIM04 (SRC_GTM_GTM0_TIM0_4)


#define SRC_GTM_GTM0_TIM0_5 (*(volatile Ifx_SRC_SRCR*)0xF0039794u)




#define SRC_GTMTIM05 (SRC_GTM_GTM0_TIM0_5)


#define SRC_GTM_GTM0_TIM0_6 (*(volatile Ifx_SRC_SRCR*)0xF0039798u)




#define SRC_GTMTIM06 (SRC_GTM_GTM0_TIM0_6)


#define SRC_GTM_GTM0_TIM0_7 (*(volatile Ifx_SRC_SRCR*)0xF003979Cu)




#define SRC_GTMTIM07 (SRC_GTM_GTM0_TIM0_7)


#define SRC_GTM_GTM0_TIM1_0 (*(volatile Ifx_SRC_SRCR*)0xF00397A0u)




#define SRC_GTMTIM10 (SRC_GTM_GTM0_TIM1_0)


#define SRC_GTM_GTM0_TIM1_1 (*(volatile Ifx_SRC_SRCR*)0xF00397A4u)




#define SRC_GTMTIM11 (SRC_GTM_GTM0_TIM1_1)


#define SRC_GTM_GTM0_TIM1_2 (*(volatile Ifx_SRC_SRCR*)0xF00397A8u)




#define SRC_GTMTIM12 (SRC_GTM_GTM0_TIM1_2)


#define SRC_GTM_GTM0_TIM1_3 (*(volatile Ifx_SRC_SRCR*)0xF00397ACu)




#define SRC_GTMTIM13 (SRC_GTM_GTM0_TIM1_3)


#define SRC_GTM_GTM0_TIM1_4 (*(volatile Ifx_SRC_SRCR*)0xF00397B0u)




#define SRC_GTMTIM14 (SRC_GTM_GTM0_TIM1_4)


#define SRC_GTM_GTM0_TIM1_5 (*(volatile Ifx_SRC_SRCR*)0xF00397B4u)




#define SRC_GTMTIM15 (SRC_GTM_GTM0_TIM1_5)


#define SRC_GTM_GTM0_TIM1_6 (*(volatile Ifx_SRC_SRCR*)0xF00397B8u)




#define SRC_GTMTIM16 (SRC_GTM_GTM0_TIM1_6)


#define SRC_GTM_GTM0_TIM1_7 (*(volatile Ifx_SRC_SRCR*)0xF00397BCu)




#define SRC_GTMTIM17 (SRC_GTM_GTM0_TIM1_7)


#define SRC_GTM_GTM0_TIM2_0 (*(volatile Ifx_SRC_SRCR*)0xF00397C0u)




#define SRC_GTMTIM20 (SRC_GTM_GTM0_TIM2_0)


#define SRC_GTM_GTM0_TIM2_1 (*(volatile Ifx_SRC_SRCR*)0xF00397C4u)




#define SRC_GTMTIM21 (SRC_GTM_GTM0_TIM2_1)


#define SRC_GTM_GTM0_TIM2_2 (*(volatile Ifx_SRC_SRCR*)0xF00397C8u)




#define SRC_GTMTIM22 (SRC_GTM_GTM0_TIM2_2)


#define SRC_GTM_GTM0_TIM2_3 (*(volatile Ifx_SRC_SRCR*)0xF00397CCu)




#define SRC_GTMTIM23 (SRC_GTM_GTM0_TIM2_3)


#define SRC_GTM_GTM0_TIM2_4 (*(volatile Ifx_SRC_SRCR*)0xF00397D0u)




#define SRC_GTMTIM24 (SRC_GTM_GTM0_TIM2_4)


#define SRC_GTM_GTM0_TIM2_5 (*(volatile Ifx_SRC_SRCR*)0xF00397D4u)




#define SRC_GTMTIM25 (SRC_GTM_GTM0_TIM2_5)


#define SRC_GTM_GTM0_TIM2_6 (*(volatile Ifx_SRC_SRCR*)0xF00397D8u)




#define SRC_GTMTIM26 (SRC_GTM_GTM0_TIM2_6)


#define SRC_GTM_GTM0_TIM2_7 (*(volatile Ifx_SRC_SRCR*)0xF00397DCu)




#define SRC_GTMTIM27 (SRC_GTM_GTM0_TIM2_7)


#define SRC_GTM_GTM0_TIM3_0 (*(volatile Ifx_SRC_SRCR*)0xF00397E0u)




#define SRC_GTMTIM30 (SRC_GTM_GTM0_TIM3_0)


#define SRC_GTM_GTM0_TIM3_1 (*(volatile Ifx_SRC_SRCR*)0xF00397E4u)




#define SRC_GTMTIM31 (SRC_GTM_GTM0_TIM3_1)


#define SRC_GTM_GTM0_TIM3_2 (*(volatile Ifx_SRC_SRCR*)0xF00397E8u)




#define SRC_GTMTIM32 (SRC_GTM_GTM0_TIM3_2)


#define SRC_GTM_GTM0_TIM3_3 (*(volatile Ifx_SRC_SRCR*)0xF00397ECu)




#define SRC_GTMTIM33 (SRC_GTM_GTM0_TIM3_3)


#define SRC_GTM_GTM0_TIM3_4 (*(volatile Ifx_SRC_SRCR*)0xF00397F0u)




#define SRC_GTMTIM34 (SRC_GTM_GTM0_TIM3_4)


#define SRC_GTM_GTM0_TIM3_5 (*(volatile Ifx_SRC_SRCR*)0xF00397F4u)




#define SRC_GTMTIM35 (SRC_GTM_GTM0_TIM3_5)


#define SRC_GTM_GTM0_TIM3_6 (*(volatile Ifx_SRC_SRCR*)0xF00397F8u)




#define SRC_GTMTIM36 (SRC_GTM_GTM0_TIM3_6)


#define SRC_GTM_GTM0_TIM3_7 (*(volatile Ifx_SRC_SRCR*)0xF00397FCu)




#define SRC_GTMTIM37 (SRC_GTM_GTM0_TIM3_7)


#define SRC_GTM_GTM0_TOM0_0 (*(volatile Ifx_SRC_SRCR*)0xF0039B80u)




#define SRC_GTMTOM00 (SRC_GTM_GTM0_TOM0_0)


#define SRC_GTM_GTM0_TOM0_1 (*(volatile Ifx_SRC_SRCR*)0xF0039B84u)




#define SRC_GTMTOM01 (SRC_GTM_GTM0_TOM0_1)


#define SRC_GTM_GTM0_TOM0_2 (*(volatile Ifx_SRC_SRCR*)0xF0039B88u)




#define SRC_GTMTOM02 (SRC_GTM_GTM0_TOM0_2)


#define SRC_GTM_GTM0_TOM0_3 (*(volatile Ifx_SRC_SRCR*)0xF0039B8Cu)




#define SRC_GTMTOM03 (SRC_GTM_GTM0_TOM0_3)


#define SRC_GTM_GTM0_TOM0_4 (*(volatile Ifx_SRC_SRCR*)0xF0039B90u)




#define SRC_GTMTOM04 (SRC_GTM_GTM0_TOM0_4)


#define SRC_GTM_GTM0_TOM0_5 (*(volatile Ifx_SRC_SRCR*)0xF0039B94u)




#define SRC_GTMTOM05 (SRC_GTM_GTM0_TOM0_5)


#define SRC_GTM_GTM0_TOM0_6 (*(volatile Ifx_SRC_SRCR*)0xF0039B98u)




#define SRC_GTMTOM06 (SRC_GTM_GTM0_TOM0_6)


#define SRC_GTM_GTM0_TOM0_7 (*(volatile Ifx_SRC_SRCR*)0xF0039B9Cu)




#define SRC_GTMTOM07 (SRC_GTM_GTM0_TOM0_7)


#define SRC_GTM_GTM0_TOM1_0 (*(volatile Ifx_SRC_SRCR*)0xF0039BA0u)




#define SRC_GTMTOM10 (SRC_GTM_GTM0_TOM1_0)


#define SRC_GTM_GTM0_TOM1_1 (*(volatile Ifx_SRC_SRCR*)0xF0039BA4u)




#define SRC_GTMTOM11 (SRC_GTM_GTM0_TOM1_1)


#define SRC_GTM_GTM0_TOM1_2 (*(volatile Ifx_SRC_SRCR*)0xF0039BA8u)




#define SRC_GTMTOM12 (SRC_GTM_GTM0_TOM1_2)


#define SRC_GTM_GTM0_TOM1_3 (*(volatile Ifx_SRC_SRCR*)0xF0039BACu)




#define SRC_GTMTOM13 (SRC_GTM_GTM0_TOM1_3)


#define SRC_GTM_GTM0_TOM1_4 (*(volatile Ifx_SRC_SRCR*)0xF0039BB0u)




#define SRC_GTMTOM14 (SRC_GTM_GTM0_TOM1_4)


#define SRC_GTM_GTM0_TOM1_5 (*(volatile Ifx_SRC_SRCR*)0xF0039BB4u)




#define SRC_GTMTOM15 (SRC_GTM_GTM0_TOM1_5)


#define SRC_GTM_GTM0_TOM1_6 (*(volatile Ifx_SRC_SRCR*)0xF0039BB8u)




#define SRC_GTMTOM16 (SRC_GTM_GTM0_TOM1_6)


#define SRC_GTM_GTM0_TOM1_7 (*(volatile Ifx_SRC_SRCR*)0xF0039BBCu)




#define SRC_GTMTOM17 (SRC_GTM_GTM0_TOM1_7)


#define SRC_GTM_GTM0_TOM2_0 (*(volatile Ifx_SRC_SRCR*)0xF0039BC0u)




#define SRC_GTMTOM20 (SRC_GTM_GTM0_TOM2_0)


#define SRC_GTM_GTM0_TOM2_1 (*(volatile Ifx_SRC_SRCR*)0xF0039BC4u)




#define SRC_GTMTOM21 (SRC_GTM_GTM0_TOM2_1)


#define SRC_GTM_GTM0_TOM2_2 (*(volatile Ifx_SRC_SRCR*)0xF0039BC8u)




#define SRC_GTMTOM22 (SRC_GTM_GTM0_TOM2_2)


#define SRC_GTM_GTM0_TOM2_3 (*(volatile Ifx_SRC_SRCR*)0xF0039BCCu)




#define SRC_GTMTOM23 (SRC_GTM_GTM0_TOM2_3)


#define SRC_GTM_GTM0_TOM2_4 (*(volatile Ifx_SRC_SRCR*)0xF0039BD0u)




#define SRC_GTMTOM24 (SRC_GTM_GTM0_TOM2_4)


#define SRC_GTM_GTM0_TOM2_5 (*(volatile Ifx_SRC_SRCR*)0xF0039BD4u)




#define SRC_GTMTOM25 (SRC_GTM_GTM0_TOM2_5)


#define SRC_GTM_GTM0_TOM2_6 (*(volatile Ifx_SRC_SRCR*)0xF0039BD8u)




#define SRC_GTMTOM26 (SRC_GTM_GTM0_TOM2_6)


#define SRC_GTM_GTM0_TOM2_7 (*(volatile Ifx_SRC_SRCR*)0xF0039BDCu)




#define SRC_GTMTOM27 (SRC_GTM_GTM0_TOM2_7)


#define SRC_HSCT_HSCT0_SR (*(volatile Ifx_SRC_SRCR*)0xF0038290u)




#define SRC_HSCT (SRC_HSCT_HSCT0_SR)


#define SRC_HSM_HSM0_HSM0 (*(volatile Ifx_SRC_SRCR*)0xF0038CC0u)




#define SRC_HSM0 (SRC_HSM_HSM0_HSM0)


#define SRC_HSM_HSM0_HSM1 (*(volatile Ifx_SRC_SRCR*)0xF0038CC4u)




#define SRC_HSM1 (SRC_HSM_HSM0_HSM1)


#define SRC_HSSL_EXI (*(volatile Ifx_SRC_SRCR*)0xF00382E0u)




#define SRC_HSSLEXI (SRC_HSSL_EXI)


#define SRC_HSSL_HSSL0_COK (*(volatile Ifx_SRC_SRCR*)0xF00382A0u)




#define SRC_HSSLCOK0 (SRC_HSSL_HSSL0_COK)


#define SRC_HSSL_HSSL0_ERR (*(volatile Ifx_SRC_SRCR*)0xF00382A8u)




#define SRC_HSSLERR0 (SRC_HSSL_HSSL0_ERR)


#define SRC_HSSL_HSSL0_RDI (*(volatile Ifx_SRC_SRCR*)0xF00382A4u)




#define SRC_HSSLRDI0 (SRC_HSSL_HSSL0_RDI)


#define SRC_HSSL_HSSL0_TRG (*(volatile Ifx_SRC_SRCR*)0xF00382ACu)




#define SRC_HSSLTRG0 (SRC_HSSL_HSSL0_TRG)


#define SRC_HSSL_HSSL1_COK (*(volatile Ifx_SRC_SRCR*)0xF00382B0u)




#define SRC_HSSLCOK1 (SRC_HSSL_HSSL1_COK)


#define SRC_HSSL_HSSL1_ERR (*(volatile Ifx_SRC_SRCR*)0xF00382B8u)




#define SRC_HSSLERR1 (SRC_HSSL_HSSL1_ERR)


#define SRC_HSSL_HSSL1_RDI (*(volatile Ifx_SRC_SRCR*)0xF00382B4u)




#define SRC_HSSLRDI1 (SRC_HSSL_HSSL1_RDI)


#define SRC_HSSL_HSSL1_TRG (*(volatile Ifx_SRC_SRCR*)0xF00382BCu)




#define SRC_HSSLTRG1 (SRC_HSSL_HSSL1_TRG)


#define SRC_HSSL_HSSL2_COK (*(volatile Ifx_SRC_SRCR*)0xF00382C0u)




#define SRC_HSSLCOK2 (SRC_HSSL_HSSL2_COK)


#define SRC_HSSL_HSSL2_ERR (*(volatile Ifx_SRC_SRCR*)0xF00382C8u)




#define SRC_HSSLERR2 (SRC_HSSL_HSSL2_ERR)


#define SRC_HSSL_HSSL2_RDI (*(volatile Ifx_SRC_SRCR*)0xF00382C4u)




#define SRC_HSSLRDI2 (SRC_HSSL_HSSL2_RDI)


#define SRC_HSSL_HSSL2_TRG (*(volatile Ifx_SRC_SRCR*)0xF00382CCu)




#define SRC_HSSLTRG2 (SRC_HSSL_HSSL2_TRG)


#define SRC_HSSL_HSSL3_COK (*(volatile Ifx_SRC_SRCR*)0xF00382D0u)




#define SRC_HSSLCOK3 (SRC_HSSL_HSSL3_COK)


#define SRC_HSSL_HSSL3_ERR (*(volatile Ifx_SRC_SRCR*)0xF00382D8u)




#define SRC_HSSLERR3 (SRC_HSSL_HSSL3_ERR)


#define SRC_HSSL_HSSL3_RDI (*(volatile Ifx_SRC_SRCR*)0xF00382D4u)




#define SRC_HSSLRDI3 (SRC_HSSL_HSSL3_RDI)


#define SRC_HSSL_HSSL3_TRG (*(volatile Ifx_SRC_SRCR*)0xF00382DCu)




#define SRC_HSSLTRG3 (SRC_HSSL_HSSL3_TRG)


#define SRC_I2C_I2C0_BREQ (*(volatile Ifx_SRC_SRCR*)0xF0038300u)




#define SRC_I2C0BREQ (SRC_I2C_I2C0_BREQ)


#define SRC_I2C_I2C0_ERR (*(volatile Ifx_SRC_SRCR*)0xF0038310u)




#define SRC_I2C0ERR (SRC_I2C_I2C0_ERR)


#define SRC_I2C_I2C0_LBREQ (*(volatile Ifx_SRC_SRCR*)0xF0038304u)




#define SRC_I2C0LBREQ (SRC_I2C_I2C0_LBREQ)


#define SRC_I2C_I2C0_LSREQ (*(volatile Ifx_SRC_SRCR*)0xF003830Cu)




#define SRC_I2C0LSREQ (SRC_I2C_I2C0_LSREQ)


#define SRC_I2C_I2C0_P (*(volatile Ifx_SRC_SRCR*)0xF0038314u)




#define SRC_I2C0P (SRC_I2C_I2C0_P)


#define SRC_I2C_I2C0_SREQ (*(volatile Ifx_SRC_SRCR*)0xF0038308u)




#define SRC_I2C0SREQ (SRC_I2C_I2C0_SREQ)


#define SRC_LMU_LMU0_SR (*(volatile Ifx_SRC_SRCR*)0xF0038DE0u)




#define SRC_LMU (SRC_LMU_LMU0_SR)


#define SRC_MSC_MSC0_SR0 (*(volatile Ifx_SRC_SRCR*)0xF00383E0u)




#define SRC_MSC0SR0 (SRC_MSC_MSC0_SR0)


#define SRC_MSC_MSC0_SR1 (*(volatile Ifx_SRC_SRCR*)0xF00383E4u)




#define SRC_MSC0SR1 (SRC_MSC_MSC0_SR1)


#define SRC_MSC_MSC0_SR2 (*(volatile Ifx_SRC_SRCR*)0xF00383E8u)




#define SRC_MSC0SR2 (SRC_MSC_MSC0_SR2)


#define SRC_MSC_MSC0_SR3 (*(volatile Ifx_SRC_SRCR*)0xF00383ECu)




#define SRC_MSC0SR3 (SRC_MSC_MSC0_SR3)


#define SRC_MSC_MSC0_SR4 (*(volatile Ifx_SRC_SRCR*)0xF00383F0u)




#define SRC_MSC0SR4 (SRC_MSC_MSC0_SR4)


#define SRC_MSC_MSC1_SR0 (*(volatile Ifx_SRC_SRCR*)0xF00383F4u)




#define SRC_MSC1SR0 (SRC_MSC_MSC1_SR0)


#define SRC_MSC_MSC1_SR1 (*(volatile Ifx_SRC_SRCR*)0xF00383F8u)




#define SRC_MSC1SR1 (SRC_MSC_MSC1_SR1)


#define SRC_MSC_MSC1_SR2 (*(volatile Ifx_SRC_SRCR*)0xF00383FCu)




#define SRC_MSC1SR2 (SRC_MSC_MSC1_SR2)


#define SRC_MSC_MSC1_SR3 (*(volatile Ifx_SRC_SRCR*)0xF0038400u)




#define SRC_MSC1SR3 (SRC_MSC_MSC1_SR3)


#define SRC_MSC_MSC1_SR4 (*(volatile Ifx_SRC_SRCR*)0xF0038404u)




#define SRC_MSC1SR4 (SRC_MSC_MSC1_SR4)


#define SRC_PMU_PMU0_SR (*(volatile Ifx_SRC_SRCR*)0xF0038C30u)




#define SRC_PMU00 (SRC_PMU_PMU0_SR)


#define SRC_PMU_PMU1_SR (*(volatile Ifx_SRC_SRCR*)0xF0038C34u)




#define SRC_PMU01 (SRC_PMU_PMU1_SR)


#define SRC_PSI5_PSI50_SR0 (*(volatile Ifx_SRC_SRCR*)0xF0038D30u)




#define SRC_PSI50 (SRC_PSI5_PSI50_SR0)


#define SRC_PSI5_PSI50_SR1 (*(volatile Ifx_SRC_SRCR*)0xF0038D34u)




#define SRC_PSI51 (SRC_PSI5_PSI50_SR1)


#define SRC_PSI5_PSI50_SR2 (*(volatile Ifx_SRC_SRCR*)0xF0038D38u)




#define SRC_PSI52 (SRC_PSI5_PSI50_SR2)


#define SRC_PSI5_PSI50_SR3 (*(volatile Ifx_SRC_SRCR*)0xF0038D3Cu)




#define SRC_PSI53 (SRC_PSI5_PSI50_SR3)


#define SRC_PSI5_PSI50_SR4 (*(volatile Ifx_SRC_SRCR*)0xF0038D40u)




#define SRC_PSI54 (SRC_PSI5_PSI50_SR4)


#define SRC_PSI5_PSI50_SR5 (*(volatile Ifx_SRC_SRCR*)0xF0038D44u)




#define SRC_PSI55 (SRC_PSI5_PSI50_SR5)


#define SRC_PSI5_PSI50_SR6 (*(volatile Ifx_SRC_SRCR*)0xF0038D48u)




#define SRC_PSI56 (SRC_PSI5_PSI50_SR6)


#define SRC_PSI5_PSI50_SR7 (*(volatile Ifx_SRC_SRCR*)0xF0038D4Cu)




#define SRC_PSI57 (SRC_PSI5_PSI50_SR7)


#define SRC_PSI5S_PSI5S0_SR0 (*(volatile Ifx_SRC_SRCR*)0xF0038DF0u)




#define SRC_PSI5S0 (SRC_PSI5S_PSI5S0_SR0)


#define SRC_PSI5S_PSI5S0_SR1 (*(volatile Ifx_SRC_SRCR*)0xF0038DF4u)




#define SRC_PSI5S1 (SRC_PSI5S_PSI5S0_SR1)


#define SRC_PSI5S_PSI5S0_SR2 (*(volatile Ifx_SRC_SRCR*)0xF0038DF8u)




#define SRC_PSI5S2 (SRC_PSI5S_PSI5S0_SR2)


#define SRC_PSI5S_PSI5S0_SR3 (*(volatile Ifx_SRC_SRCR*)0xF0038DFCu)




#define SRC_PSI5S3 (SRC_PSI5S_PSI5S0_SR3)


#define SRC_PSI5S_PSI5S0_SR4 (*(volatile Ifx_SRC_SRCR*)0xF0038E00u)




#define SRC_PSI5S4 (SRC_PSI5S_PSI5S0_SR4)


#define SRC_PSI5S_PSI5S0_SR5 (*(volatile Ifx_SRC_SRCR*)0xF0038E04u)




#define SRC_PSI5S5 (SRC_PSI5S_PSI5S0_SR5)


#define SRC_PSI5S_PSI5S0_SR6 (*(volatile Ifx_SRC_SRCR*)0xF0038E08u)




#define SRC_PSI5S6 (SRC_PSI5S_PSI5S0_SR6)


#define SRC_PSI5S_PSI5S0_SR7 (*(volatile Ifx_SRC_SRCR*)0xF0038E0Cu)




#define SRC_PSI5S7 (SRC_PSI5S_PSI5S0_SR7)


#define SRC_QSPI_QSPI0_ERR (*(volatile Ifx_SRC_SRCR*)0xF0038198u)




#define SRC_QSPI0ERR (SRC_QSPI_QSPI0_ERR)


#define SRC_QSPI_QSPI0_PT (*(volatile Ifx_SRC_SRCR*)0xF003819Cu)




#define SRC_QSPI0PT (SRC_QSPI_QSPI0_PT)


#define SRC_QSPI_QSPI0_RX (*(volatile Ifx_SRC_SRCR*)0xF0038194u)




#define SRC_QSPI0RX (SRC_QSPI_QSPI0_RX)


#define SRC_QSPI_QSPI0_TX (*(volatile Ifx_SRC_SRCR*)0xF0038190u)




#define SRC_QSPI0TX (SRC_QSPI_QSPI0_TX)


#define SRC_QSPI_QSPI0_U (*(volatile Ifx_SRC_SRCR*)0xF00381A4u)




#define SRC_QSPI0U (SRC_QSPI_QSPI0_U)


#define SRC_QSPI_QSPI1_ERR (*(volatile Ifx_SRC_SRCR*)0xF00381B0u)




#define SRC_QSPI1ERR (SRC_QSPI_QSPI1_ERR)


#define SRC_QSPI_QSPI1_PT (*(volatile Ifx_SRC_SRCR*)0xF00381B4u)




#define SRC_QSPI1PT (SRC_QSPI_QSPI1_PT)


#define SRC_QSPI_QSPI1_RX (*(volatile Ifx_SRC_SRCR*)0xF00381ACu)




#define SRC_QSPI1RX (SRC_QSPI_QSPI1_RX)


#define SRC_QSPI_QSPI1_TX (*(volatile Ifx_SRC_SRCR*)0xF00381A8u)




#define SRC_QSPI1TX (SRC_QSPI_QSPI1_TX)


#define SRC_QSPI_QSPI1_U (*(volatile Ifx_SRC_SRCR*)0xF00381BCu)




#define SRC_QSPI1U (SRC_QSPI_QSPI1_U)


#define SRC_QSPI_QSPI2_ERR (*(volatile Ifx_SRC_SRCR*)0xF00381C8u)




#define SRC_QSPI2ERR (SRC_QSPI_QSPI2_ERR)


#define SRC_QSPI_QSPI2_PT (*(volatile Ifx_SRC_SRCR*)0xF00381CCu)




#define SRC_QSPI2PT (SRC_QSPI_QSPI2_PT)


#define SRC_QSPI_QSPI2_RX (*(volatile Ifx_SRC_SRCR*)0xF00381C4u)




#define SRC_QSPI2RX (SRC_QSPI_QSPI2_RX)


#define SRC_QSPI_QSPI2_TX (*(volatile Ifx_SRC_SRCR*)0xF00381C0u)




#define SRC_QSPI2TX (SRC_QSPI_QSPI2_TX)


#define SRC_QSPI_QSPI2_U (*(volatile Ifx_SRC_SRCR*)0xF00381D4u)




#define SRC_QSPI2U (SRC_QSPI_QSPI2_U)


#define SRC_QSPI_QSPI3_ERR (*(volatile Ifx_SRC_SRCR*)0xF00381E0u)




#define SRC_QSPI3ERR (SRC_QSPI_QSPI3_ERR)


#define SRC_QSPI_QSPI3_PT (*(volatile Ifx_SRC_SRCR*)0xF00381E4u)




#define SRC_QSPI3PT (SRC_QSPI_QSPI3_PT)


#define SRC_QSPI_QSPI3_RX (*(volatile Ifx_SRC_SRCR*)0xF00381DCu)




#define SRC_QSPI3RX (SRC_QSPI_QSPI3_RX)


#define SRC_QSPI_QSPI3_TX (*(volatile Ifx_SRC_SRCR*)0xF00381D8u)




#define SRC_QSPI3TX (SRC_QSPI_QSPI3_TX)


#define SRC_QSPI_QSPI3_U (*(volatile Ifx_SRC_SRCR*)0xF00381ECu)




#define SRC_QSPI3U (SRC_QSPI_QSPI3_U)


#define SRC_SCU_SCU_DTS (*(volatile Ifx_SRC_SRCR*)0xF0038CD0u)




#define SRC_SCUDTS (SRC_SCU_SCU_DTS)


#define SRC_SCU_SCU_ERU0 (*(volatile Ifx_SRC_SRCR*)0xF0038CD4u)




#define SRC_SCUERU0 (SRC_SCU_SCU_ERU0)


#define SRC_SCU_SCU_ERU1 (*(volatile Ifx_SRC_SRCR*)0xF0038CD8u)




#define SRC_SCUERU1 (SRC_SCU_SCU_ERU1)


#define SRC_SCU_SCU_ERU2 (*(volatile Ifx_SRC_SRCR*)0xF0038CDCu)




#define SRC_SCUERU2 (SRC_SCU_SCU_ERU2)


#define SRC_SCU_SCU_ERU3 (*(volatile Ifx_SRC_SRCR*)0xF0038CE0u)




#define SRC_SCUERU3 (SRC_SCU_SCU_ERU3)


#define SRC_SENT_SENT0_SR0 (*(volatile Ifx_SRC_SRCR*)0xF0038350u)




#define SRC_SENT0 (SRC_SENT_SENT0_SR0)


#define SRC_SENT_SENT0_SR1 (*(volatile Ifx_SRC_SRCR*)0xF0038354u)




#define SRC_SENT1 (SRC_SENT_SENT0_SR1)


#define SRC_SENT_SENT0_SR2 (*(volatile Ifx_SRC_SRCR*)0xF0038358u)




#define SRC_SENT2 (SRC_SENT_SENT0_SR2)


#define SRC_SENT_SENT0_SR3 (*(volatile Ifx_SRC_SRCR*)0xF003835Cu)




#define SRC_SENT3 (SRC_SENT_SENT0_SR3)


#define SRC_SENT_SENT0_SR4 (*(volatile Ifx_SRC_SRCR*)0xF0038360u)




#define SRC_SENT4 (SRC_SENT_SENT0_SR4)


#define SRC_SENT_SENT0_SR5 (*(volatile Ifx_SRC_SRCR*)0xF0038364u)




#define SRC_SENT5 (SRC_SENT_SENT0_SR5)


#define SRC_SENT_SENT0_SR6 (*(volatile Ifx_SRC_SRCR*)0xF0038368u)




#define SRC_SENT6 (SRC_SENT_SENT0_SR6)


#define SRC_SENT_SENT0_SR7 (*(volatile Ifx_SRC_SRCR*)0xF003836Cu)




#define SRC_SENT7 (SRC_SENT_SENT0_SR7)


#define SRC_SENT_SENT0_SR8 (*(volatile Ifx_SRC_SRCR*)0xF0038370u)




#define SRC_SENT8 (SRC_SENT_SENT0_SR8)


#define SRC_SENT_SENT0_SR9 (*(volatile Ifx_SRC_SRCR*)0xF0038374u)




#define SRC_SENT9 (SRC_SENT_SENT0_SR9)


#define SRC_SMU_SMU0_SR0 (*(volatile Ifx_SRC_SRCR*)0xF0038D10u)




#define SRC_SMU0 (SRC_SMU_SMU0_SR0)


#define SRC_SMU_SMU0_SR1 (*(volatile Ifx_SRC_SRCR*)0xF0038D14u)




#define SRC_SMU1 (SRC_SMU_SMU0_SR1)


#define SRC_SMU_SMU0_SR2 (*(volatile Ifx_SRC_SRCR*)0xF0038D18u)




#define SRC_SMU2 (SRC_SMU_SMU0_SR2)


#define SRC_STM_STM0_SR0 (*(volatile Ifx_SRC_SRCR*)0xF0038490u)




#define SRC_STM0SR0 (SRC_STM_STM0_SR0)


#define SRC_STM_STM0_SR1 (*(volatile Ifx_SRC_SRCR*)0xF0038494u)




#define SRC_STM0SR1 (SRC_STM_STM0_SR1)


#define SRC_STM_STM1_SR0 (*(volatile Ifx_SRC_SRCR*)0xF0038498u)




#define SRC_STM1SR0 (SRC_STM_STM1_SR0)


#define SRC_STM_STM1_SR1 (*(volatile Ifx_SRC_SRCR*)0xF003849Cu)




#define SRC_STM1SR1 (SRC_STM_STM1_SR1)


#define SRC_STM_STM2_SR0 (*(volatile Ifx_SRC_SRCR*)0xF00384A0u)




#define SRC_STM2SR0 (SRC_STM_STM2_SR0)


#define SRC_STM_STM2_SR1 (*(volatile Ifx_SRC_SRCR*)0xF00384A4u)




#define SRC_STM2SR1 (SRC_STM_STM2_SR1)


#define SRC_VADC_CG0_SR0 (*(volatile Ifx_SRC_SRCR*)0xF0038AA0u)




#define SRC_VADCCG0SR0 (SRC_VADC_CG0_SR0)


#define SRC_VADC_CG0_SR1 (*(volatile Ifx_SRC_SRCR*)0xF0038AA4u)




#define SRC_VADCCG0SR1 (SRC_VADC_CG0_SR1)


#define SRC_VADC_CG0_SR2 (*(volatile Ifx_SRC_SRCR*)0xF0038AA8u)




#define SRC_VADCCG0SR2 (SRC_VADC_CG0_SR2)


#define SRC_VADC_CG0_SR3 (*(volatile Ifx_SRC_SRCR*)0xF0038AACu)




#define SRC_VADCCG0SR3 (SRC_VADC_CG0_SR3)


#define SRC_VADC_CG1_SR0 (*(volatile Ifx_SRC_SRCR*)0xF0038AB0u)




#define SRC_VADCCG1SR0 (SRC_VADC_CG1_SR0)


#define SRC_VADC_CG1_SR1 (*(volatile Ifx_SRC_SRCR*)0xF0038AB4u)




#define SRC_VADCCG1SR1 (SRC_VADC_CG1_SR1)


#define SRC_VADC_CG1_SR2 (*(volatile Ifx_SRC_SRCR*)0xF0038AB8u)




#define SRC_VADCCG1SR2 (SRC_VADC_CG1_SR2)


#define SRC_VADC_CG1_SR3 (*(volatile Ifx_SRC_SRCR*)0xF0038ABCu)




#define SRC_VADCCG1SR3 (SRC_VADC_CG1_SR3)


#define SRC_VADC_G0_SR0 (*(volatile Ifx_SRC_SRCR*)0xF0038980u)




#define SRC_VADCG0SR0 (SRC_VADC_G0_SR0)


#define SRC_VADC_G0_SR1 (*(volatile Ifx_SRC_SRCR*)0xF0038984u)




#define SRC_VADCG0SR1 (SRC_VADC_G0_SR1)


#define SRC_VADC_G0_SR2 (*(volatile Ifx_SRC_SRCR*)0xF0038988u)




#define SRC_VADCG0SR2 (SRC_VADC_G0_SR2)


#define SRC_VADC_G0_SR3 (*(volatile Ifx_SRC_SRCR*)0xF003898Cu)




#define SRC_VADCG0SR3 (SRC_VADC_G0_SR3)


#define SRC_VADC_G1_SR0 (*(volatile Ifx_SRC_SRCR*)0xF0038990u)




#define SRC_VADCG1SR0 (SRC_VADC_G1_SR0)


#define SRC_VADC_G1_SR1 (*(volatile Ifx_SRC_SRCR*)0xF0038994u)




#define SRC_VADCG1SR1 (SRC_VADC_G1_SR1)


#define SRC_VADC_G1_SR2 (*(volatile Ifx_SRC_SRCR*)0xF0038998u)




#define SRC_VADCG1SR2 (SRC_VADC_G1_SR2)


#define SRC_VADC_G1_SR3 (*(volatile Ifx_SRC_SRCR*)0xF003899Cu)




#define SRC_VADCG1SR3 (SRC_VADC_G1_SR3)


#define SRC_VADC_G2_SR0 (*(volatile Ifx_SRC_SRCR*)0xF00389A0u)




#define SRC_VADCG2SR0 (SRC_VADC_G2_SR0)


#define SRC_VADC_G2_SR1 (*(volatile Ifx_SRC_SRCR*)0xF00389A4u)




#define SRC_VADCG2SR1 (SRC_VADC_G2_SR1)


#define SRC_VADC_G2_SR2 (*(volatile Ifx_SRC_SRCR*)0xF00389A8u)




#define SRC_VADCG2SR2 (SRC_VADC_G2_SR2)


#define SRC_VADC_G2_SR3 (*(volatile Ifx_SRC_SRCR*)0xF00389ACu)




#define SRC_VADCG2SR3 (SRC_VADC_G2_SR3)


#define SRC_VADC_G3_SR0 (*(volatile Ifx_SRC_SRCR*)0xF00389B0u)




#define SRC_VADCG3SR0 (SRC_VADC_G3_SR0)


#define SRC_VADC_G3_SR1 (*(volatile Ifx_SRC_SRCR*)0xF00389B4u)




#define SRC_VADCG3SR1 (SRC_VADC_G3_SR1)


#define SRC_VADC_G3_SR2 (*(volatile Ifx_SRC_SRCR*)0xF00389B8u)




#define SRC_VADCG3SR2 (SRC_VADC_G3_SR2)


#define SRC_VADC_G3_SR3 (*(volatile Ifx_SRC_SRCR*)0xF00389BCu)




#define SRC_VADCG3SR3 (SRC_VADC_G3_SR3)


#define SRC_VADC_G4_SR0 (*(volatile Ifx_SRC_SRCR*)0xF00389C0u)




#define SRC_VADCG4SR0 (SRC_VADC_G4_SR0)


#define SRC_VADC_G4_SR1 (*(volatile Ifx_SRC_SRCR*)0xF00389C4u)




#define SRC_VADCG4SR1 (SRC_VADC_G4_SR1)


#define SRC_VADC_G4_SR2 (*(volatile Ifx_SRC_SRCR*)0xF00389C8u)




#define SRC_VADCG4SR2 (SRC_VADC_G4_SR2)


#define SRC_VADC_G4_SR3 (*(volatile Ifx_SRC_SRCR*)0xF00389CCu)




#define SRC_VADCG4SR3 (SRC_VADC_G4_SR3)


#define SRC_VADC_G5_SR0 (*(volatile Ifx_SRC_SRCR*)0xF00389D0u)




#define SRC_VADCG5SR0 (SRC_VADC_G5_SR0)


#define SRC_VADC_G5_SR1 (*(volatile Ifx_SRC_SRCR*)0xF00389D4u)




#define SRC_VADCG5SR1 (SRC_VADC_G5_SR1)


#define SRC_VADC_G5_SR2 (*(volatile Ifx_SRC_SRCR*)0xF00389D8u)




#define SRC_VADCG5SR2 (SRC_VADC_G5_SR2)


#define SRC_VADC_G5_SR3 (*(volatile Ifx_SRC_SRCR*)0xF00389DCu)




#define SRC_VADCG5SR3 (SRC_VADC_G5_SR3)


#define SRC_VADC_G6_SR0 (*(volatile Ifx_SRC_SRCR*)0xF00389E0u)




#define SRC_VADCG6SR0 (SRC_VADC_G6_SR0)


#define SRC_VADC_G6_SR1 (*(volatile Ifx_SRC_SRCR*)0xF00389E4u)




#define SRC_VADCG6SR1 (SRC_VADC_G6_SR1)


#define SRC_VADC_G6_SR2 (*(volatile Ifx_SRC_SRCR*)0xF00389E8u)




#define SRC_VADCG6SR2 (SRC_VADC_G6_SR2)


#define SRC_VADC_G6_SR3 (*(volatile Ifx_SRC_SRCR*)0xF00389ECu)




#define SRC_VADCG6SR3 (SRC_VADC_G6_SR3)


#define SRC_VADC_G7_SR0 (*(volatile Ifx_SRC_SRCR*)0xF00389F0u)




#define SRC_VADCG7SR0 (SRC_VADC_G7_SR0)


#define SRC_VADC_G7_SR1 (*(volatile Ifx_SRC_SRCR*)0xF00389F4u)




#define SRC_VADCG7SR1 (SRC_VADC_G7_SR1)


#define SRC_VADC_G7_SR2 (*(volatile Ifx_SRC_SRCR*)0xF00389F8u)




#define SRC_VADCG7SR2 (SRC_VADC_G7_SR2)


#define SRC_VADC_G7_SR3 (*(volatile Ifx_SRC_SRCR*)0xF00389FCu)




#define SRC_VADCG7SR3 (SRC_VADC_G7_SR3)


#define SRC_XBAR_XBAR_SRC (*(volatile Ifx_SRC_SRCR*)0xF0038048u)




#define SRC_XBARSRC (SRC_XBAR_XBAR_SRC)
# 16 "C:\\Users\\user\\ECLIPS~1\\TC275_~1\\bsw\\system\\interrupts.c" 2
# 1 "c:\\hightec\\toolchains\\tricore\\v4.9.3.0-infineon-1.0\\tricore\\include\\tc27xd\\ifxsrc_regdef.h" 1 3
# 17 "C:\\Users\\user\\ECLIPS~1\\TC275_~1\\bsw\\system\\interrupts.c" 2

# 1 "C:\\Users\\user\\ECLIPS~1\\TC275_~1\\bsw\\system\\interrupts.h" 1
# 9 "C:\\Users\\user\\ECLIPS~1\\TC275_~1\\bsw\\system\\interrupts.h"
#define __INTERRUPTS_H__ 


#define SRC_ID_CPU0SBSRC 0
#define SRC_ID_CPU1SBSRC 1
#define SRC_ID_CPU2SBSRC 2

#define SRC_ID_EMEM 8
#define SRC_ID_AGBT 9

#define SRC_ID_BCUSPBSRC 16

#define SRC_ID_XBARSRC 18

#define SRC_ID_CERBERUS0 20
#define SRC_ID_CERBERUS1 21

#define SRC_ID_ASCLIN0TX 32
#define SRC_ID_ASCLIN0RX 33
#define SRC_ID_ASCLIN0EX 34
#define SRC_ID_ASCLIN1TX 35
#define SRC_ID_ASCLIN1RX 36
#define SRC_ID_ASCLIN1EX 37
#define SRC_ID_ASCLIN2TX 38
#define SRC_ID_ASCLIN2RX 39
#define SRC_ID_ASCLIN2EX 40
#define SRC_ID_ASCLIN3TX 41
#define SRC_ID_ASCLIN3RX 42
#define SRC_ID_ASCLIN3EX 43

#define SRC_ID_QSPI0TX 100
#define SRC_ID_QSPI0RX 101
#define SRC_ID_QSPI0ERR 102
#define SRC_ID_QSPI0PT 103
#define SRC_ID_QSPI0HC 104
#define SRC_ID_QSPI0U 105
#define SRC_ID_QSPI1TX 106
#define SRC_ID_QSPI1RX 107
#define SRC_ID_QSPI1ERR 108
#define SRC_ID_QSPI1PT 109
#define SRC_ID_QSPI1HC 110
#define SRC_ID_QSPI1U 111
#define SRC_ID_QSPI2TX 112
#define SRC_ID_QSPI2RX 113
#define SRC_ID_QSPI2ERR 114
#define SRC_ID_QSPI2PT 115
#define SRC_ID_QSPI2HC 116
#define SRC_ID_QSPI2U 117
#define SRC_ID_QSPI3TX 118
#define SRC_ID_QSPI3RX 119
#define SRC_ID_QSPI3ERR 120
#define SRC_ID_QSPI3PT 121
#define SRC_ID_QSPI3HC 122
#define SRC_ID_QSPI3U 123

#define SRC_ID_HSCT 164

#define SRC_ID_HSSLCOK0 168
#define SRC_ID_HSSLRDI0 169
#define SRC_ID_HSSLERR0 170
#define SRC_ID_HSSLTRG0 171
#define SRC_ID_HSSLCOK1 172
#define SRC_ID_HSSLRDI1 173
#define SRC_ID_HSSLERR1 174
#define SRC_ID_HSSLTRG1 175
#define SRC_ID_HSSLCOK2 176
#define SRC_ID_HSSLRDI2 177
#define SRC_ID_HSSLERR2 178
#define SRC_ID_HSSLTRG2 179
#define SRC_ID_HSSLCOK3 180
#define SRC_ID_HSSLRDI3 181
#define SRC_ID_HSSLERR3 182
#define SRC_ID_HSSLTRG3 183
#define SRC_ID_HSSLEXI 184

#define SRC_ID_I2C0BREQ 192
#define SRC_ID_I2C0LBREQ 193
#define SRC_ID_I2C0SREQ 194
#define SRC_ID_I2C0LSREQ 195
#define SRC_ID_I2C0ERR 196
#define SRC_ID_I2C0P 197

#define SRC_ID_SENT0 212
#define SRC_ID_SENT1 213
#define SRC_ID_SENT2 214
#define SRC_ID_SENT3 215
#define SRC_ID_SENT4 216
#define SRC_ID_SENT5 217
#define SRC_ID_SENT6 218
#define SRC_ID_SENT7 219
#define SRC_ID_SENT8 220
#define SRC_ID_SENT9 221

#define SRC_ID_MSC0SR0 248
#define SRC_ID_MSC0SR1 249
#define SRC_ID_MSC0SR2 250
#define SRC_ID_MSC0SR3 251
#define SRC_ID_MSC0SR4 252
#define SRC_ID_MSC1SR0 253
#define SRC_ID_MSC1SR1 254
#define SRC_ID_MSC1SR2 255
#define SRC_ID_MSC1SR3 256
#define SRC_ID_MSC1SR4 257

#define SRC_ID_CCU60SR0 264
#define SRC_ID_CCU60SR1 265
#define SRC_ID_CCU60SR2 266
#define SRC_ID_CCU60SR3 267
#define SRC_ID_CCU61SR0 268
#define SRC_ID_CCU61SR1 269
#define SRC_ID_CCU61SR2 270
#define SRC_ID_CCU61SR3 271

#define SRC_ID_GPT120CIRQ 280
#define SRC_ID_GPT120T2 281
#define SRC_ID_GPT120T3 282
#define SRC_ID_GPT120T4 283
#define SRC_ID_GPT120T5 284
#define SRC_ID_GPT120T6 285

#define SRC_ID_STM0SR0 292
#define SRC_ID_STM0SR1 293
#define SRC_ID_STM1SR0 294
#define SRC_ID_STM1SR1 295
#define SRC_ID_STM2SR0 296
#define SRC_ID_STM2SR1 297

#define SRC_ID_FCE 300

#define SRC_ID_DMAERR 316

#define SRC_ID_DMACH0 320
#define SRC_ID_DMACH1 321
#define SRC_ID_DMACH2 322
#define SRC_ID_DMACH3 323
#define SRC_ID_DMACH4 324
#define SRC_ID_DMACH5 325
#define SRC_ID_DMACH6 326
#define SRC_ID_DMACH7 327
#define SRC_ID_DMACH8 328
#define SRC_ID_DMACH9 329
#define SRC_ID_DMACH10 330
#define SRC_ID_DMACH11 331
#define SRC_ID_DMACH12 332
#define SRC_ID_DMACH13 333
#define SRC_ID_DMACH14 334
#define SRC_ID_DMACH15 335
#define SRC_ID_DMACH16 336
#define SRC_ID_DMACH17 337
#define SRC_ID_DMACH18 338
#define SRC_ID_DMACH19 339
#define SRC_ID_DMACH20 340
#define SRC_ID_DMACH21 341
#define SRC_ID_DMACH22 342
#define SRC_ID_DMACH23 343
#define SRC_ID_DMACH24 344
#define SRC_ID_DMACH25 345
#define SRC_ID_DMACH26 346
#define SRC_ID_DMACH27 347
#define SRC_ID_DMACH28 348
#define SRC_ID_DMACH29 349
#define SRC_ID_DMACH30 350
#define SRC_ID_DMACH31 351
#define SRC_ID_DMACH32 352
#define SRC_ID_DMACH33 353
#define SRC_ID_DMACH34 354
#define SRC_ID_DMACH35 355
#define SRC_ID_DMACH36 356
#define SRC_ID_DMACH37 357
#define SRC_ID_DMACH38 358
#define SRC_ID_DMACH39 359
#define SRC_ID_DMACH40 360
#define SRC_ID_DMACH41 361
#define SRC_ID_DMACH42 362
#define SRC_ID_DMACH43 363
#define SRC_ID_DMACH44 364
#define SRC_ID_DMACH45 365
#define SRC_ID_DMACH46 366
#define SRC_ID_DMACH47 367
#define SRC_ID_DMACH48 368
#define SRC_ID_DMACH49 369
#define SRC_ID_DMACH50 370
#define SRC_ID_DMACH51 371
#define SRC_ID_DMACH52 372
#define SRC_ID_DMACH53 373
#define SRC_ID_DMACH54 374
#define SRC_ID_DMACH55 375
#define SRC_ID_DMACH56 376
#define SRC_ID_DMACH57 377
#define SRC_ID_DMACH58 378
#define SRC_ID_DMACH59 379
#define SRC_ID_DMACH60 380
#define SRC_ID_DMACH61 381
#define SRC_ID_DMACH62 382
#define SRC_ID_DMACH63 383

#define SRC_ID_ETH 572

#define SRC_ID_CANINT0 576
#define SRC_ID_CANINT1 577
#define SRC_ID_CANINT2 578
#define SRC_ID_CANINT3 579
#define SRC_ID_CANINT4 580
#define SRC_ID_CANINT5 581
#define SRC_ID_CANINT6 582
#define SRC_ID_CANINT7 583
#define SRC_ID_CANINT8 584
#define SRC_ID_CANINT9 585
#define SRC_ID_CANINT10 586
#define SRC_ID_CANINT11 587
#define SRC_ID_CANINT12 588
#define SRC_ID_CANINT13 589
#define SRC_ID_CANINT14 590
#define SRC_ID_CANINT15 591

#define SRC_ID_VADCG0SR0 608
#define SRC_ID_VADCG0SR1 609
#define SRC_ID_VADCG0SR2 610
#define SRC_ID_VADCG0SR3 611
#define SRC_ID_VADCG1SR0 612
#define SRC_ID_VADCG1SR1 613
#define SRC_ID_VADCG1SR2 614
#define SRC_ID_VADCG1SR3 615
#define SRC_ID_VADCG2SR0 616
#define SRC_ID_VADCG2SR1 617
#define SRC_ID_VADCG2SR2 618
#define SRC_ID_VADCG2SR3 619
#define SRC_ID_VADCG3SR0 620
#define SRC_ID_VADCG3SR1 621
#define SRC_ID_VADCG3SR2 622
#define SRC_ID_VADCG3SR3 623
#define SRC_ID_VADCG4SR0 624
#define SRC_ID_VADCG4SR1 625
#define SRC_ID_VADCG4SR2 626
#define SRC_ID_VADCG4SR3 627
#define SRC_ID_VADCG5SR0 628
#define SRC_ID_VADCG5SR1 629
#define SRC_ID_VADCG5SR2 630
#define SRC_ID_VADCG5SR3 631
#define SRC_ID_VADCG6SR0 632
#define SRC_ID_VADCG6SR1 633
#define SRC_ID_VADCG6SR2 634
#define SRC_ID_VADCG6SR3 635
#define SRC_ID_VADCG7SR0 636
#define SRC_ID_VADCG7SR1 637
#define SRC_ID_VADCG7SR2 638
#define SRC_ID_VADCG7SR3 639

#define SRC_ID_VADCCG0SR0 680
#define SRC_ID_VADCCG0SR1 681
#define SRC_ID_VADCCG0SR2 682
#define SRC_ID_VADCCG0SR3 683
#define SRC_ID_VADCCG1SR0 684
#define SRC_ID_VADCCG1SR1 685
#define SRC_ID_VADCCG1SR2 686
#define SRC_ID_VADCCG1SR3 687

#define SRC_ID_DSADCSRM0 724
#define SRC_ID_DSADCSRA0 725
#define SRC_ID_DSADCSRM1 726
#define SRC_ID_DSADCSRA1 727
#define SRC_ID_DSADCSRM2 728
#define SRC_ID_DSADCSRA2 729
#define SRC_ID_DSADCSRM3 730
#define SRC_ID_DSADCSRA3 731
#define SRC_ID_DSADCSRM4 732
#define SRC_ID_DSADCSRA4 733
#define SRC_ID_DSADCSRM5 734
#define SRC_ID_DSADCSRA5 735

#define SRC_ID_ERAYINT0 760
#define SRC_ID_ERAYINT1 761
#define SRC_ID_ERAYTINT0 762
#define SRC_ID_ERAYTINT1 763
#define SRC_ID_ERAYNDAT0 764
#define SRC_ID_ERAYNDAT1 765
#define SRC_ID_ERAYMBSC0 766
#define SRC_ID_ERAYMBSC1 767
#define SRC_ID_ERAYOBUSY 768
#define SRC_ID_ERAYIBUSY 769

#define SRC_ID_PMU00 780
#define SRC_ID_PMU01 781

#define SRC_ID_HSM0 816
#define SRC_ID_HSM1 817

#define SRC_ID_SCUDTS 820
#define SRC_ID_SCUERU0 821
#define SRC_ID_SCUERU1 822
#define SRC_ID_SCUERU2 823
#define SRC_ID_SCUERU3 824

#define SRC_ID_SMU0 836
#define SRC_ID_SMU1 837
#define SRC_ID_SMU2 838

#define SRC_ID_PSI50 844
#define SRC_ID_PSI51 845
#define SRC_ID_PSI52 846
#define SRC_ID_PSI53 847
#define SRC_ID_PSI54 848
#define SRC_ID_PSI55 849
#define SRC_ID_PSI56 850
#define SRC_ID_PSI57 851

#define SRC_ID_DAMLI0 860
#define SRC_ID_DAMRI0 861
#define SRC_ID_DAMLI1 862
#define SRC_ID_DAMRI1 863
#define SRC_ID_DAMDR 864
#define SRC_ID_DAMERR 865

#define SRC_ID_CIFMI 872
#define SRC_ID_CIFMIEP 873
#define SRC_ID_CIFISP 874
#define SRC_ID_CIFMJPEG 875

#define SRC_ID_LMU 888

#define SRC_ID_PSI5S0 892
#define SRC_ID_PSI5S1 893
#define SRC_ID_PSI5S2 894
#define SRC_ID_PSI5S3 895
#define SRC_ID_PSI5S4 896
#define SRC_ID_PSI5S5 897
#define SRC_ID_PSI5S6 898
#define SRC_ID_PSI5S7 899

#define SRC_ID_GPSR00 1024
#define SRC_ID_GPSR01 1025
#define SRC_ID_GPSR02 1026
#define SRC_ID_GPSR03 1027

#define SRC_ID_GPSR10 1032
#define SRC_ID_GPSR11 1033
#define SRC_ID_GPSR12 1034
#define SRC_ID_GPSR13 1035

#define SRC_ID_GPSR20 1040
#define SRC_ID_GPSR21 1041
#define SRC_ID_GPSR22 1042
#define SRC_ID_GPSR23 1043

#define SRC_ID_GTMAEIIRQ 1408
#define SRC_ID_GTMARUIRQ0 1409
#define SRC_ID_GTMARUIRQ1 1410
#define SRC_ID_GTMARUIRQ2 1411

#define SRC_ID_GTMBRCIRQ 1413
#define SRC_ID_GTMCMPIRQ 1414
#define SRC_ID_GTMSPE0IRQ 1415
#define SRC_ID_GTMSPE1IRQ 1416

#define SRC_ID_GTMPSM00 1419
#define SRC_ID_GTMPSM01 1420
#define SRC_ID_GTMPSM02 1421
#define SRC_ID_GTMPSM03 1422
#define SRC_ID_GTMPSM04 1423
#define SRC_ID_GTMPSM05 1424
#define SRC_ID_GTMPSM06 1425
#define SRC_ID_GTMPSM07 1426

#define SRC_ID_GTMDPLL0 1449
#define SRC_ID_GTMDPLL1 1450
#define SRC_ID_GTMDPLL2 1451
#define SRC_ID_GTMDPLL3 1452
#define SRC_ID_GTMDPLL4 1453
#define SRC_ID_GTMDPLL5 1454
#define SRC_ID_GTMDPLL6 1455
#define SRC_ID_GTMDPLL7 1456
#define SRC_ID_GTMDPLL8 1457
#define SRC_ID_GTMDPLL9 1458
#define SRC_ID_GTMDPLL10 1459
#define SRC_ID_GTMDPLL11 1460
#define SRC_ID_GTMDPLL12 1461
#define SRC_ID_GTMDPLL13 1462
#define SRC_ID_GTMDPLL14 1463
#define SRC_ID_GTMDPLL15 1464
#define SRC_ID_GTMDPLL16 1465
#define SRC_ID_GTMDPLL17 1466
#define SRC_ID_GTMDPLL18 1467
#define SRC_ID_GTMDPLL19 1468
#define SRC_ID_GTMDPLL20 1469
#define SRC_ID_GTMDPLL21 1470
#define SRC_ID_GTMDPLL22 1471
#define SRC_ID_GTMDPLL23 1472
#define SRC_ID_GTMDPLL24 1473
#define SRC_ID_GTMDPLL25 1474
#define SRC_ID_GTMDPLL26 1475

#define SRC_ID_GTMERR 1500

#define SRC_ID_GTMTIM00 1504
#define SRC_ID_GTMTIM01 1505
#define SRC_ID_GTMTIM02 1506
#define SRC_ID_GTMTIM03 1507
#define SRC_ID_GTMTIM04 1508
#define SRC_ID_GTMTIM05 1509
#define SRC_ID_GTMTIM06 1510
#define SRC_ID_GTMTIM07 1511
#define SRC_ID_GTMTIM10 1512
#define SRC_ID_GTMTIM11 1513
#define SRC_ID_GTMTIM12 1514
#define SRC_ID_GTMTIM13 1515
#define SRC_ID_GTMTIM14 1516
#define SRC_ID_GTMTIM15 1517
#define SRC_ID_GTMTIM16 1518
#define SRC_ID_GTMTIM17 1519
#define SRC_ID_GTMTIM20 1520
#define SRC_ID_GTMTIM21 1521
#define SRC_ID_GTMTIM22 1522
#define SRC_ID_GTMTIM23 1523
#define SRC_ID_GTMTIM24 1524
#define SRC_ID_GTMTIM25 1525
#define SRC_ID_GTMTIM26 1526
#define SRC_ID_GTMTIM27 1527
#define SRC_ID_GTMTIM30 1528
#define SRC_ID_GTMTIM31 1529
#define SRC_ID_GTMTIM32 1530
#define SRC_ID_GTMTIM33 1531
#define SRC_ID_GTMTIM34 1532
#define SRC_ID_GTMTIM35 1533
#define SRC_ID_GTMTIM36 1534
#define SRC_ID_GTMTIM37 1535

#define SRC_ID_GTMMSC00 1632
#define SRC_ID_GTMMSC01 1633
#define SRC_ID_GTMMSC02 1634
#define SRC_ID_GTMMSC03 1635
#define SRC_ID_GTMMSC04 1636
#define SRC_ID_GTMMSC05 1637
#define SRC_ID_GTMMSC06 1638
#define SRC_ID_GTMMSC07 1639
#define SRC_ID_GTMMSC10 1640
#define SRC_ID_GTMMSC11 1641
#define SRC_ID_GTMMSC12 1642
#define SRC_ID_GTMMSC13 1643
#define SRC_ID_GTMMSC14 1644
#define SRC_ID_GTMMSC15 1645
#define SRC_ID_GTMMSC16 1646
#define SRC_ID_GTMMSC17 1647
#define SRC_ID_GTMMSC20 1648
#define SRC_ID_GTMMSC21 1649
#define SRC_ID_GTMMSC22 1650
#define SRC_ID_GTMMSC23 1651
#define SRC_ID_GTMMSC24 1652
#define SRC_ID_GTMMSC25 1653
#define SRC_ID_GTMMSC26 1654
#define SRC_ID_GTMMSC27 1655
#define SRC_ID_GTMMSC30 1656
#define SRC_ID_GTMMSC31 1657
#define SRC_ID_GTMMSC32 1658
#define SRC_ID_GTMMSC33 1659
#define SRC_ID_GTMMSC34 1660
#define SRC_ID_GTMMSC35 1661
#define SRC_ID_GTMMSC36 1662
#define SRC_ID_GTMMSC37 1663

#define SRC_ID_GTMTOM00 1760
#define SRC_ID_GTMTOM01 1761
#define SRC_ID_GTMTOM02 1762
#define SRC_ID_GTMTOM03 1763
#define SRC_ID_GTMTOM04 1764
#define SRC_ID_GTMTOM05 1765
#define SRC_ID_GTMTOM06 1766
#define SRC_ID_GTMTOM07 1767
#define SRC_ID_GTMTOM10 1768
#define SRC_ID_GTMTOM11 1769
#define SRC_ID_GTMTOM12 1770
#define SRC_ID_GTMTOM13 1771
#define SRC_ID_GTMTOM14 1772
#define SRC_ID_GTMTOM15 1773
#define SRC_ID_GTMTOM16 1774
#define SRC_ID_GTMTOM17 1775
#define SRC_ID_GTMTOM20 1776
#define SRC_ID_GTMTOM21 1777
#define SRC_ID_GTMTOM22 1778
#define SRC_ID_GTMTOM23 1779
#define SRC_ID_GTMTOM24 1780
#define SRC_ID_GTMTOM25 1781
#define SRC_ID_GTMTOM26 1782
#define SRC_ID_GTMTOM27 1783

#define SRC_ID_GTMATOM00 1888
#define SRC_ID_GTMATOM01 1889
#define SRC_ID_GTMATOM02 1890
#define SRC_ID_GTMATOM03 1891
#define SRC_ID_GTMATOM10 1892
#define SRC_ID_GTMATOM11 1893
#define SRC_ID_GTMATOM12 1894
#define SRC_ID_GTMATOM13 1895
#define SRC_ID_GTMATOM20 1896
#define SRC_ID_GTMATOM21 1897
#define SRC_ID_GTMATOM22 1898
#define SRC_ID_GTMATOM23 1899
#define SRC_ID_GTMATOM30 1900
#define SRC_ID_GTMATOM31 1901
#define SRC_ID_GTMATOM32 1902
#define SRC_ID_GTMATOM33 1903
#define SRC_ID_GTMATOM40 1904
#define SRC_ID_GTMATOM41 1905
#define SRC_ID_GTMATOM42 1906
#define SRC_ID_GTMATOM43 1907

#define IRQ_ID_MAX_NUM 1908
# 523 "C:\\Users\\user\\ECLIPS~1\\TC275_~1\\bsw\\system\\interrupts.h"
typedef void (*isrhnd_t)(int arg);
# 532 "C:\\Users\\user\\ECLIPS~1\\TC275_~1\\bsw\\system\\interrupts.h"
void InterruptInit(void);
# 543 "C:\\Users\\user\\ECLIPS~1\\TC275_~1\\bsw\\system\\interrupts.h"
void InterruptInstall(int irqNum, isrhnd_t isrProc, int prio, int arg);
# 19 "C:\\Users\\user\\ECLIPS~1\\TC275_~1\\bsw\\system\\interrupts.c" 2


extern void _init_vectab(void);
extern int _install_int_handler(int intno, void (*handler)(int), int arg);



typedef union _Ifx_SRC_t
{
 volatile unsigned int R;
 struct _bits
 {
  volatile unsigned int SRPN : 8;
  volatile unsigned int : 2;
  volatile unsigned int SRE : 1;
  volatile unsigned int TOS : 2;
  volatile unsigned int : 3;
  volatile unsigned int ECC : 6;
  volatile unsigned int : 2;
  volatile unsigned int SRR : 1;
  volatile unsigned int CLRR : 1;
  volatile unsigned int SETR : 1;
  volatile unsigned int IOV : 1;
  volatile unsigned int IOVCLR : 1;
  volatile unsigned int SWS : 1;
  volatile unsigned int SWSCLR : 1;
  volatile unsigned int : 1;
 } B;
} Ifx_SRC_t;


static Ifx_SRC_t * const tabSRC = (Ifx_SRC_t *)&(*(Ifx_SRC*)0xF0038000u);
# 59 "C:\\Users\\user\\ECLIPS~1\\TC275_~1\\bsw\\system\\interrupts.c"
void InterruptInit(void)
{

 _init_vectab();


 _enable();
}
# 77 "C:\\Users\\user\\ECLIPS~1\\TC275_~1\\bsw\\system\\interrupts.c"
void InterruptInstall(int irqNum, isrhnd_t isrProc, int prio, int arg)
{
 unsigned int coreId = _mfcr(0xFE1C) & (0x7u);

 if ((irqNum < 0) || (1908 <= irqNum))
 {
  return;
 }


 _install_int_handler(prio, isrProc, arg);


 tabSRC[irqNum].B.TOS = coreId;
 tabSRC[irqNum].B.SRPN = prio;

 tabSRC[irqNum].B.SRE = 1;
}
