Release 14.7 - par P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Tue Oct 18 19:46:55 2022

All signals are completely routed.

WARNING:ParHelpers:362 - There are 4 sourceless signals in this design. This design will not pass the DRC check run by
   Bitgen.

   qd<0>_OBUF
   qd<1>_OBUF
   qd<2>_OBUF
   qd<3>_OBUF


