// Seed: 3362417633
module module_0 (
    output supply0 id_0,
    input tri0 id_1,
    input supply1 id_2
);
  wire id_4;
endmodule
module module_1 (
    input wor id_0,
    output wire id_1,
    output logic id_2,
    output tri0 id_3,
    output wire id_4,
    input wire id_5,
    input tri0 id_6,
    input tri1 id_7,
    input supply0 id_8,
    output wand id_9,
    output wand id_10
);
  initial $display(1, 1);
  module_0 modCall_1 (
      id_3,
      id_7,
      id_7
  );
  assign modCall_1.type_2 = 0;
  int id_12;
  always @(negedge id_7) id_2 <= 1;
  assign id_12 = 1;
endmodule
