Fitter Place Stage Report for quartus_compile
Wed Dec 13 00:55:42 2023
Quartus Prime Version 20.4.0 Build 72 12/14/2020 SC Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Resource Usage Summary
  3. Fitter Resource Utilization by Entity
  4. Fitter Partition Statistics
  5. Non-Global High Fan-Out Signals
  6. Fitter RAM Summary
  7. Fitter Physical RAM Information
  8. Fitter DSP Block Usage Summary
  9. Place Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                              ;
+-------------------------------------------------------------+----------------------+-------+
; Resource                                                    ; Usage                ; %     ;
+-------------------------------------------------------------+----------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 3,826 / 80,330       ; 5 %   ;
; ALMs needed [=A-B+C]                                        ; 3,826                ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 4,915 / 80,330       ; 6 %   ;
;         [a] ALMs used for LUT logic and registers           ; 1,269                ;       ;
;         [b] ALMs used for LUT logic                         ; 902                  ;       ;
;         [c] ALMs used for registers                         ; 1,874                ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 870                  ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 1,321 / 80,330       ; 2 %   ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 232 / 80,330         ; < 1 % ;
;         [a] Due to location constrained logic               ; 0                    ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 0                    ;       ;
;         [c] Due to LAB input limits                         ; 31                   ;       ;
;         [d] Due to virtual I/Os                             ; 201                  ;       ;
;                                                             ;                      ;       ;
; Difficulty packing design                                   ; Low                  ;       ;
;                                                             ;                      ;       ;
; Total LABs:  partially or completely used                   ; 656 / 8,033          ; 8 %   ;
;     -- Logic LABs                                           ; 569                  ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 87                   ;       ;
;                                                             ;                      ;       ;
; Combinational ALUT usage for logic                          ; 3,798                ;       ;
;     -- 7 input functions                                    ; 20                   ;       ;
;     -- 6 input functions                                    ; 507                  ;       ;
;     -- 5 input functions                                    ; 539                  ;       ;
;     -- 4 input functions                                    ; 646                  ;       ;
;     -- <=3 input functions                                  ; 2,086                ;       ;
; Combinational ALUT usage for route-throughs                 ; 3,461                ;       ;
; Memory ALUT usage                                           ; 1,107                ;       ;
;     -- 64-address deep                                      ; 0                    ;       ;
;     -- 32-address deep                                      ; 1,107                ;       ;
;                                                             ;                      ;       ;
;                                                             ;                      ;       ;
; Dedicated logic registers                                   ; 6,984                ;       ;
;     -- By type:                                             ;                      ;       ;
;         -- Primary logic registers                          ; 6,285 / 160,660      ; 4 %   ;
;         -- Secondary logic registers                        ; 699 / 160,660        ; < 1 % ;
;     -- By function:                                         ;                      ;       ;
;         -- Design implementation registers                  ; 6,984                ;       ;
;         -- Routing optimization registers                   ; 0                    ;       ;
;                                                             ;                      ;       ;
; ALMs adjustment for power estimation                        ; 849                  ;       ;
;                                                             ;                      ;       ;
; Virtual pins                                                ; 401                  ;       ;
; I/O pins                                                    ; 0 / 340              ; 0 %   ;
;     -- Clock pins                                           ; 0 / 16               ; 0 %   ;
;     -- Dedicated input pins                                 ; 0 / 35               ; 0 %   ;
;                                                             ;                      ;       ;
; M20K blocks                                                 ; 20 / 587             ; 3 %   ;
; Total MLAB memory bits                                      ; 31,770               ;       ;
; Total block memory bits                                     ; 144,256 / 12,021,760 ; 1 %   ;
; Total block memory implementation bits                      ; 409,600 / 12,021,760 ; 3 %   ;
;                                                             ;                      ;       ;
; DSP Blocks Needed [=A+B-C]                                  ; 3 / 192              ; 2 %   ;
;     [A] Total Fixed Point DSP Blocks                        ; 0                    ;       ;
;     [B] Total Floating Point DSP Blocks                     ; 3                    ;       ;
;     [C] Estimate of DSP Blocks recoverable by dense merging ; 0                    ;       ;
;                                                             ;                      ;       ;
; IOPLLs                                                      ; 0 / 6                ; 0 %   ;
; FPLLs                                                       ; 0 / 8                ; 0 %   ;
; Global signals                                              ; 2                    ;       ;
;     -- Global clocks                                        ; 2 / 32               ; 6 %   ;
;     -- Regional clocks                                      ; 0 / 8                ; 0 %   ;
;     -- Periphery clocks                                     ; 0 / 144              ; 0 %   ;
; JTAGs                                                       ; 0 / 1                ; 0 %   ;
; ASMI blocks                                                 ; 0 / 1                ; 0 %   ;
; CRC blocks                                                  ; 0 / 1                ; 0 %   ;
; Remote update blocks                                        ; 0 / 1                ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1                ; 0 %   ;
; PCIe Hard IPs                                               ; 0 / 1                ; 0 %   ;
; HSSI RX PCSs                                                ; 0 / 12               ; 0 %   ;
; HSSI PMA RX DESERs                                          ; 0 / 12               ; 0 %   ;
; HSSI TX PCSs                                                ; 0 / 12               ; 0 %   ;
; HSSI PMA TX SERs                                            ; 0 / 12               ; 0 %   ;
; HSSI CDR PLL                                                ; 0 / 12               ; 0 %   ;
;     -- CDR PLLs for Unused RX Clock Workaround              ; 0 / 12               ; 0 %   ;
; HSSI ATX PLL                                                ; 0 / 4                ; 0 %   ;
; Impedance control blocks                                    ; 0 / 7                ; 0 %   ;
; Maximum fan-out                                             ; 9427                 ;       ;
; Highest non-global fan-out                                  ; 2776                 ;       ;
; Total fan-out                                               ; 58787                ;       ;
; Average fan-out                                             ; 4.65                 ;       ;
+-------------------------------------------------------------+----------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                    ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M20Ks ; DSP Blocks ; Pins ; Virtual Pins ; IOPLLs ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Entity Name                                                      ; Library Name ;
+-------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------+
; |                                                                                                                             ; 3823.0 (234.5)       ; 4914.0 (191.5)                   ; 1319.5 (158.5)                                    ; 228.5 (201.5)                    ; 870.0 (0.0)          ; 3798 (0)            ; 6984 (401)                ; 0 (0)         ; 144256            ; 20    ; 3          ; 0    ; 401          ; 0 (0)  ; |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; quartus_compile                                                  ; altera_work  ;
;    |atax_inst|                                                                                                                ; 3588.5 (0.5)         ; 4722.5 (0.5)                     ; 1161.0 (0.0)                                      ; 27.0 (0.0)                       ; 870.0 (0.0)          ; 3798 (1)            ; 6583 (0)                  ; 0 (0)         ; 144256            ; 20    ; 3          ; 0    ; 0            ; 0 (0)  ; atax_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; atax                                                             ; atax         ;
;       |atax_internal_inst|                                                                                                    ; 3588.0 (0.0)         ; 4722.0 (0.0)                     ; 1161.0 (0.0)                                      ; 27.0 (0.0)                       ; 870.0 (0.0)          ; 3797 (0)            ; 6583 (0)                  ; 0 (0)         ; 144256            ; 20    ; 3          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; atax_internal                                                    ; N/A          ;
;          |atax_internal|                                                                                                      ; 3245.0 (0.5)         ; 4051.1 (0.5)                     ; 829.7 (0.0)                                       ; 23.5 (0.0)                       ; 830.0 (0.0)          ; 3566 (1)            ; 5220 (0)                  ; 0 (0)         ; 9088              ; 11    ; 3          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; atax_function_wrapper                                            ; N/A          ;
;             |theatax_function|                                                                                                ; 3244.5 (0.0)         ; 4050.6 (0.0)                     ; 829.7 (0.0)                                       ; 23.5 (0.0)                       ; 830.0 (0.0)          ; 3565 (0)            ; 5220 (0)                  ; 0 (0)         ; 9088              ; 11    ; 3          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; atax_function                                                    ; N/A          ;
;                |thebb_atax_B10|                                                                                               ; 7.0 (0.0)            ; 7.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; atax_bb_B10                                                      ; N/A          ;
;                   |theatax_B10_branch|                                                                                        ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10|theatax_B10_branch                                                                                                                                                                                                                                                                                                                                                                                                                                     ; atax_B10_branch                                                  ; N/A          ;
;                   |thebb_atax_B10_stall_region|                                                                               ; 6.0 (1.7)            ; 6.0 (1.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (3)              ; 6 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10|thebb_atax_B10_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                            ; atax_bb_B10_stall_region                                         ; N/A          ;
;                      |thei_llvm_fpga_push_i1_memdep_phi_push20_atax0|                                                         ; 4.2 (0.0)            ; 4.3 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10|thebb_atax_B10_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push20_atax0                                                                                                                                                                                                                                                                                                                                                                             ; atax_i_llvm_fpga_push_i1_memdep_phi_push20_0                     ; N/A          ;
;                         |thei_llvm_fpga_push_i1_memdep_phi_push20_atax1|                                                      ; 4.2 (0.5)            ; 4.3 (0.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (1)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10|thebb_atax_B10_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push20_atax0|thei_llvm_fpga_push_i1_memdep_phi_push20_atax1                                                                                                                                                                                                                                                                                                                              ; acl_push                                                         ; N/A          ;
;                            |fifo|                                                                                             ; 3.7 (0.0)            ; 3.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10|thebb_atax_B10_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push20_atax0|thei_llvm_fpga_push_i1_memdep_phi_push20_atax1|fifo                                                                                                                                                                                                                                                                                                                         ; acl_data_fifo                                                    ; N/A          ;
;                               |fifo|                                                                                          ; 2.7 (0.7)            ; 2.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (1)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10|thebb_atax_B10_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push20_atax0|thei_llvm_fpga_push_i1_memdep_phi_push20_atax1|fifo|fifo                                                                                                                                                                                                                                                                                                                    ; acl_data_fifo                                                    ; N/A          ;
;                                  |fifo|                                                                                       ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10|thebb_atax_B10_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push20_atax0|thei_llvm_fpga_push_i1_memdep_phi_push20_atax1|fifo|fifo|fifo                                                                                                                                                                                                                                                                                                               ; acl_ll_fifo                                                      ; N/A          ;
;                               |staging_reg|                                                                                   ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10|thebb_atax_B10_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push20_atax0|thei_llvm_fpga_push_i1_memdep_phi_push20_atax1|fifo|staging_reg                                                                                                                                                                                                                                                                                                             ; acl_staging_reg                                                  ; N/A          ;
;                |thebb_atax_B10_sr_0_aunroll_x|                                                                                ; 0.3 (0.3)            ; 1.2 (1.2)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B10_sr_0_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                         ; atax_bb_B10_sr_0                                                 ; N/A          ;
;                |thebb_atax_B11_sr_0_aunroll_x|                                                                                ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B11_sr_0_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                         ; atax_bb_B11_sr_0                                                 ; N/A          ;
;                |thebb_atax_B12|                                                                                               ; 793.6 (0.0)          ; 960.9 (0.0)                      ; 174.8 (0.0)                                       ; 7.5 (0.0)                        ; 210.0 (0.0)          ; 910 (0)             ; 1188 (0)                  ; 0 (0)         ; 4224              ; 5     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; atax_bb_B12                                                      ; N/A          ;
;                   |theatax_B12_branch|                                                                                        ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|theatax_B12_branch                                                                                                                                                                                                                                                                                                                                                                                                                                     ; atax_B12_branch                                                  ; N/A          ;
;                   |theatax_B12_merge|                                                                                         ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|theatax_B12_merge                                                                                                                                                                                                                                                                                                                                                                                                                                      ; atax_B12_merge                                                   ; N/A          ;
;                   |thebb_atax_B12_stall_region|                                                                               ; 791.2 (117.3)        ; 958.6 (117.3)                    ; 174.8 (0.0)                                       ; 7.5 (0.0)                        ; 210.0 (0.0)          ; 906 (262)           ; 1187 (40)                 ; 0 (0)         ; 4224              ; 5     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                            ; atax_bb_B12_stall_region                                         ; N/A          ;
;                      |i_masked_atax32_delay|                                                                                  ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|i_masked_atax32_delay                                                                                                                                                                                                                                                                                                                                                                                                      ; dspba_delay_ver                                                  ; N/A          ;
;                      |theatax_B12_merge_reg_aunroll_x|                                                                        ; 1.7 (1.7)            ; 1.7 (1.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|theatax_B12_merge_reg_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                            ; atax_B12_merge_reg                                               ; N/A          ;
;                      |thebubble_out_atax_B12_merge_reg_aunroll_x_1_reg|                                                       ; 7.0 (7.0)            ; 7.5 (7.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thebubble_out_atax_B12_merge_reg_aunroll_x_1_reg                                                                                                                                                                                                                                                                                                                                                                           ; acl_valid_fifo_counter                                           ; N/A          ;
;                      |thebubble_out_atax_B12_merge_reg_aunroll_x_2_reg|                                                       ; 6.5 (6.5)            ; 7.0 (7.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thebubble_out_atax_B12_merge_reg_aunroll_x_2_reg                                                                                                                                                                                                                                                                                                                                                                           ; acl_valid_fifo_counter                                           ; N/A          ;
;                      |thebubble_out_i_llvm_fpga_mem_memdep_16_atax34_1_reg|                                                   ; 7.0 (7.0)            ; 7.5 (7.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thebubble_out_i_llvm_fpga_mem_memdep_16_atax34_1_reg                                                                                                                                                                                                                                                                                                                                                                       ; acl_valid_fifo_counter                                           ; N/A          ;
;                      |thebubble_out_i_llvm_fpga_pipeline_keep_going_atax3_1_reg|                                              ; 7.6 (7.6)            ; 8.1 (8.1)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thebubble_out_i_llvm_fpga_pipeline_keep_going_atax3_1_reg                                                                                                                                                                                                                                                                                                                                                                  ; acl_valid_fifo_counter                                           ; N/A          ;
;                      |thebubble_out_i_llvm_fpga_pop_i4_initerations_pop24_atax4_1_reg|                                        ; 8.0 (8.0)            ; 8.8 (8.8)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thebubble_out_i_llvm_fpga_pop_i4_initerations_pop24_atax4_1_reg                                                                                                                                                                                                                                                                                                                                                            ; acl_valid_fifo_counter                                           ; N/A          ;
;                      |thebubble_out_i_llvm_fpga_pop_i6_fpga_indvars_iv30_pop21_atax7_1_reg|                                   ; 7.8 (7.8)            ; 8.3 (8.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thebubble_out_i_llvm_fpga_pop_i6_fpga_indvars_iv30_pop21_atax7_1_reg                                                                                                                                                                                                                                                                                                                                                       ; acl_valid_fifo_counter                                           ; N/A          ;
;                      |thecoalesced_delay_0_fifo|                                                                              ; 37.6 (0.0)           ; 52.3 (0.0)                       ; 15.4 (0.0)                                        ; 0.7 (0.0)                        ; 20.0 (0.0)           ; 22 (0)              ; 72 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thecoalesced_delay_0_fifo                                                                                                                                                                                                                                                                                                                                                                                                  ; acl_data_fifo                                                    ; N/A          ;
;                         |fifo|                                                                                                ; 37.6 (0.0)           ; 52.3 (0.0)                       ; 15.4 (0.0)                                        ; 0.7 (0.0)                        ; 20.0 (0.0)           ; 22 (0)              ; 72 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thecoalesced_delay_0_fifo|fifo                                                                                                                                                                                                                                                                                                                                                                                             ; acl_fifo                                                         ; N/A          ;
;                            |hld_fifo_inst|                                                                                    ; 37.6 (0.0)           ; 52.3 (0.0)                       ; 15.4 (0.0)                                        ; 0.7 (0.0)                        ; 20.0 (0.0)           ; 22 (0)              ; 72 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst                                                                                                                                                                                                                                                                                                                                                                               ; hld_fifo                                                         ; N/A          ;
;                               |ms.acl_mid_speed_fifo_inst|                                                                    ; 37.6 (1.7)           ; 52.3 (2.3)                       ; 15.4 (0.8)                                        ; 0.7 (0.1)                        ; 20.0 (0.0)           ; 22 (3)              ; 72 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                                                                    ; acl_mid_speed_fifo                                               ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                     ; 0.3 (0.3)            ; 1.5 (1.5)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                             ; acl_reset_handler                                                ; N/A          ;
;                                  |addr_match_inst|                                                                            ; 4.8 (4.7)            ; 6.5 (5.0)                        ; 1.8 (0.3)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                                                                    ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                  ; 0.1 (0.1)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                             ; acl_reset_handler                                                ; N/A          ;
;                                  |gen_ram.gen_mlab.altdpram_component|                                                        ; 24.4 (0.0)           ; 30.5 (0.0)                       ; 6.2 (0.0)                                         ; 0.1 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                                                                                                                                ; altdpram                                                         ; N/A          ;
;                                     |auto_generated|                                                                          ; 24.4 (24.4)          ; 30.5 (30.5)                      ; 6.2 (6.2)                                         ; 0.1 (0.1)                        ; 20.0 (20.0)          ; 0 (0)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                                                                                                                 ; dpram_lp42                                                       ; N/A          ;
;                                  |gen_real_stall_out.stall_out_inst|                                                          ; 5.0 (5.2)            ; 7.5 (6.0)                        ; 2.5 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                                                                                  ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                  ; -0.2 (-0.2)          ; 1.5 (1.5)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                           ; acl_reset_handler                                                ; N/A          ;
;                                  |ram_rd_addr_inst|                                                                           ; 0.7 (0.0)            ; 2.0 (0.0)                        ; 1.5 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                                                                                   ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                               ; 0.7 (0.7)            ; 2.0 (2.0)                        ; 1.5 (1.5)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                                                         ; fibonacci_lfsr                                                   ; N/A          ;
;                                  |ram_wr_addr_inst|                                                                           ; 0.7 (0.0)            ; 2.0 (0.0)                        ; 1.5 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                                                                                   ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                               ; 0.7 (0.7)            ; 2.0 (2.0)                        ; 1.5 (1.5)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                                                         ; fibonacci_lfsr                                                   ; N/A          ;
;                      |thei_llvm_fpga_ffwd_dest_p1024f32_y_out4433_atax1|                                                      ; 11.8 (0.0)           ; 19.5 (0.0)                       ; 7.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 63 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_llvm_fpga_ffwd_dest_p1024f32_y_out4433_atax1                                                                                                                                                                                                                                                                                                                                                                          ; atax_i_llvm_fpga_ffwd_dest_p1024f32_y_out4433_0                  ; N/A          ;
;                         |thei_llvm_fpga_ffwd_dest_p1024f32_y_out4433_atax1|                                                   ; 11.8 (11.8)          ; 19.5 (19.5)                      ; 7.7 (7.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 63 (63)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_llvm_fpga_ffwd_dest_p1024f32_y_out4433_atax1|thei_llvm_fpga_ffwd_dest_p1024f32_y_out4433_atax1                                                                                                                                                                                                                                                                                                                        ; acl_ffwddst                                                      ; N/A          ;
;                      |thei_llvm_fpga_ffwd_dest_p1024f32_y_out4434_atax0|                                                      ; 10.8 (0.0)           ; 20.0 (0.0)                       ; 9.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 63 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_llvm_fpga_ffwd_dest_p1024f32_y_out4434_atax0                                                                                                                                                                                                                                                                                                                                                                          ; atax_i_llvm_fpga_ffwd_dest_p1024f32_y_out4434_0                  ; N/A          ;
;                         |thei_llvm_fpga_ffwd_dest_p1024f32_y_out4434_atax1|                                                   ; 10.8 (10.8)          ; 20.0 (20.0)                      ; 9.2 (9.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 63 (63)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_llvm_fpga_ffwd_dest_p1024f32_y_out4434_atax0|thei_llvm_fpga_ffwd_dest_p1024f32_y_out4434_atax1                                                                                                                                                                                                                                                                                                                        ; acl_ffwddst                                                      ; N/A          ;
;                      |thei_llvm_fpga_mem_memdep_15_atax33|                                                                    ; 101.4 (0.0)          ; 115.7 (0.0)                      ; 16.1 (0.0)                                        ; 1.8 (0.0)                        ; 60.0 (0.0)           ; 66 (0)              ; 92 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_15_atax33                                                                                                                                                                                                                                                                                                                                                                                        ; atax_i_llvm_fpga_mem_memdep_15_0                                 ; N/A          ;
;                         |thei_llvm_fpga_mem_memdep_15_atax1|                                                                  ; 101.4 (0.0)          ; 115.7 (0.0)                      ; 16.1 (0.0)                                        ; 1.8 (0.0)                        ; 60.0 (0.0)           ; 66 (0)              ; 92 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_15_atax33|thei_llvm_fpga_mem_memdep_15_atax1                                                                                                                                                                                                                                                                                                                                                     ; lsu_top                                                          ; N/A          ;
;                            |pipelined_write|                                                                                  ; 101.4 (8.7)          ; 115.7 (8.7)                      ; 16.1 (0.1)                                        ; 1.8 (0.1)                        ; 60.0 (0.0)           ; 66 (16)             ; 92 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_15_atax33|thei_llvm_fpga_mem_memdep_15_atax1|pipelined_write                                                                                                                                                                                                                                                                                                                                     ; lsu_pipelined_write                                              ; N/A          ;
;                               |data_fifo|                                                                                     ; 65.2 (0.0)           ; 73.5 (0.0)                       ; 9.5 (0.0)                                         ; 1.2 (0.0)                        ; 50.0 (0.0)           ; 24 (0)              ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_15_atax33|thei_llvm_fpga_mem_memdep_15_atax1|pipelined_write|data_fifo                                                                                                                                                                                                                                                                                                                           ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                                 ; 65.2 (3.0)           ; 73.5 (3.7)                       ; 9.5 (1.0)                                         ; 1.2 (0.3)                        ; 50.0 (0.0)           ; 24 (5)              ; 39 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_15_atax33|thei_llvm_fpga_mem_memdep_15_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                  ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_15_atax33|thei_llvm_fpga_mem_memdep_15_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                         ; acl_reset_handler                                                ; N/A          ;
;                                     |addr_match_inst|                                                                         ; 5.6 (5.5)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.6 (0.5)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_15_atax33|thei_llvm_fpga_mem_memdep_15_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                               ; 0.1 (0.1)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_15_atax33|thei_llvm_fpga_mem_memdep_15_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                         ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_ram.gen_mlab.altdpram_component|                                                     ; 50.0 (0.0)           ; 50.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 50.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_15_atax33|thei_llvm_fpga_mem_memdep_15_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                                                                            ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                       ; 50.0 (50.0)          ; 50.0 (50.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 50.0 (50.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_15_atax33|thei_llvm_fpga_mem_memdep_15_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                                                             ; dpram_up42                                                       ; N/A          ;
;                                     |gen_real_stall_out.stall_out_inst|                                                       ; 5.3 (5.5)            ; 7.7 (6.5)                        ; 2.3 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_15_atax33|thei_llvm_fpga_mem_memdep_15_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                              ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                               ; -0.2 (-0.2)          ; 1.2 (1.2)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_15_atax33|thei_llvm_fpga_mem_memdep_15_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                       ; acl_reset_handler                                                ; N/A          ;
;                                     |ram_rd_addr_inst|                                                                        ; 0.7 (0.0)            ; 1.7 (0.0)                        ; 1.2 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_15_atax33|thei_llvm_fpga_mem_memdep_15_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                               ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                            ; 0.7 (0.7)            ; 1.7 (1.7)                        ; 1.2 (1.2)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_15_atax33|thei_llvm_fpga_mem_memdep_15_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                     ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |ram_wr_addr_inst|                                                                        ; 0.7 (0.0)            ; 2.5 (0.0)                        ; 2.0 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_15_atax33|thei_llvm_fpga_mem_memdep_15_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                               ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                            ; 0.7 (0.7)            ; 2.5 (2.5)                        ; 2.0 (2.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_15_atax33|thei_llvm_fpga_mem_memdep_15_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                     ; fibonacci_lfsr                                                   ; N/A          ;
;                               |nop_fifo|                                                                                      ; 27.5 (0.0)           ; 33.5 (0.0)                       ; 6.5 (0.0)                                         ; 0.5 (0.0)                        ; 10.0 (0.0)           ; 26 (0)              ; 41 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_15_atax33|thei_llvm_fpga_mem_memdep_15_atax1|pipelined_write|nop_fifo                                                                                                                                                                                                                                                                                                                            ; hld_fifo                                                         ; N/A          ;
;                                  |llram.acl_latency_one_ram_fifo_inst|                                                        ; 27.5 (4.0)           ; 33.5 (5.0)                       ; 6.5 (1.0)                                         ; 0.5 (0.0)                        ; 10.0 (0.0)           ; 26 (7)              ; 41 (5)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_15_atax33|thei_llvm_fpga_mem_memdep_15_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst                                                                                                                                                                                                                                                                                        ; acl_latency_one_ram_fifo                                         ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                  ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_15_atax33|thei_llvm_fpga_mem_memdep_15_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                 ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_mlab.gen_mlab_reg.altdpram_component|                                                ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_15_atax33|thei_llvm_fpga_mem_memdep_15_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component                                                                                                                                                                                                                                               ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                       ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_15_atax33|thei_llvm_fpga_mem_memdep_15_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated                                                                                                                                                                                                                                ; dpram_m242                                                       ; N/A          ;
;                                     |gen_occ_gte_three_E.occ_gte_three_inst|                                                  ; 5.5 (5.5)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_15_atax33|thei_llvm_fpga_mem_memdep_15_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst                                                                                                                                                                                                                                                 ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                               ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_15_atax33|thei_llvm_fpga_mem_memdep_15_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst                                                                                                                                                                                                                          ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_real_stall_out.stall_out_inst|                                                       ; 5.0 (5.0)            ; 7.5 (6.0)                        ; 2.5 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_15_atax33|thei_llvm_fpga_mem_memdep_15_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                      ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                               ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_15_atax33|thei_llvm_fpga_mem_memdep_15_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                               ; acl_reset_handler                                                ; N/A          ;
;                                     |m20k_rdaddr_inst|                                                                        ; 1.5 (0.0)            ; 1.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_15_atax33|thei_llvm_fpga_mem_memdep_15_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst                                                                                                                                                                                                                                                                       ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                            ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_15_atax33|thei_llvm_fpga_mem_memdep_15_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst                                                                                                                                                                                                                                                             ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |m20k_wraddr_inst|                                                                        ; 1.5 (0.0)            ; 1.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_15_atax33|thei_llvm_fpga_mem_memdep_15_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst                                                                                                                                                                                                                                                                       ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                            ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_15_atax33|thei_llvm_fpga_mem_memdep_15_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst                                                                                                                                                                                                                                                             ; fibonacci_lfsr                                                   ; N/A          ;
;                      |thei_llvm_fpga_mem_memdep_16_atax34|                                                                    ; 103.4 (0.0)          ; 120.0 (0.0)                      ; 17.6 (0.0)                                        ; 1.0 (0.0)                        ; 60.0 (0.0)           ; 74 (0)              ; 92 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_16_atax34                                                                                                                                                                                                                                                                                                                                                                                        ; atax_i_llvm_fpga_mem_memdep_16_0                                 ; N/A          ;
;                         |thei_llvm_fpga_mem_memdep_16_atax1|                                                                  ; 103.4 (0.0)          ; 120.0 (0.0)                      ; 17.6 (0.0)                                        ; 1.0 (0.0)                        ; 60.0 (0.0)           ; 74 (0)              ; 92 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_16_atax34|thei_llvm_fpga_mem_memdep_16_atax1                                                                                                                                                                                                                                                                                                                                                     ; lsu_top                                                          ; N/A          ;
;                            |pipelined_write|                                                                                  ; 103.4 (13.2)         ; 120.0 (13.5)                     ; 17.6 (0.2)                                        ; 1.0 (0.0)                        ; 60.0 (0.0)           ; 74 (22)             ; 92 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_16_atax34|thei_llvm_fpga_mem_memdep_16_atax1|pipelined_write                                                                                                                                                                                                                                                                                                                                     ; lsu_pipelined_write                                              ; N/A          ;
;                               |data_fifo|                                                                                     ; 65.7 (0.0)           ; 75.0 (0.0)                       ; 10.3 (0.0)                                        ; 1.0 (0.0)                        ; 50.0 (0.0)           ; 25 (0)              ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_16_atax34|thei_llvm_fpga_mem_memdep_16_atax1|pipelined_write|data_fifo                                                                                                                                                                                                                                                                                                                           ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                                 ; 65.7 (3.5)           ; 75.0 (4.0)                       ; 10.3 (0.8)                                        ; 1.0 (0.3)                        ; 50.0 (0.0)           ; 25 (6)              ; 39 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_16_atax34|thei_llvm_fpga_mem_memdep_16_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                  ; 0.1 (0.1)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_16_atax34|thei_llvm_fpga_mem_memdep_16_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                         ; acl_reset_handler                                                ; N/A          ;
;                                     |addr_match_inst|                                                                         ; 5.0 (5.0)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_16_atax34|thei_llvm_fpga_mem_memdep_16_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                               ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_16_atax34|thei_llvm_fpga_mem_memdep_16_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                         ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_ram.gen_mlab.altdpram_component|                                                     ; 50.0 (0.0)           ; 50.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 50.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_16_atax34|thei_llvm_fpga_mem_memdep_16_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                                                                            ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                       ; 50.0 (50.0)          ; 50.0 (50.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 50.0 (50.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_16_atax34|thei_llvm_fpga_mem_memdep_16_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                                                             ; dpram_up42                                                       ; N/A          ;
;                                     |gen_real_stall_out.stall_out_inst|                                                       ; 5.8 (5.7)            ; 8.0 (6.5)                        ; 2.5 (1.0)                                         ; 0.3 (0.2)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_16_atax34|thei_llvm_fpga_mem_memdep_16_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                              ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                               ; 0.1 (0.1)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_16_atax34|thei_llvm_fpga_mem_memdep_16_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                       ; acl_reset_handler                                                ; N/A          ;
;                                     |ram_rd_addr_inst|                                                                        ; 0.8 (0.0)            ; 2.5 (0.0)                        ; 2.0 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_16_atax34|thei_llvm_fpga_mem_memdep_16_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                               ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                            ; 0.8 (0.8)            ; 2.5 (2.5)                        ; 2.0 (2.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_16_atax34|thei_llvm_fpga_mem_memdep_16_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                     ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |ram_wr_addr_inst|                                                                        ; 0.5 (0.0)            ; 2.5 (0.0)                        ; 2.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_16_atax34|thei_llvm_fpga_mem_memdep_16_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                               ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                            ; 0.5 (0.5)            ; 2.5 (2.5)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_16_atax34|thei_llvm_fpga_mem_memdep_16_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                     ; fibonacci_lfsr                                                   ; N/A          ;
;                               |nop_fifo|                                                                                      ; 24.5 (0.0)           ; 31.5 (0.0)                       ; 7.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 27 (0)              ; 41 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_16_atax34|thei_llvm_fpga_mem_memdep_16_atax1|pipelined_write|nop_fifo                                                                                                                                                                                                                                                                                                                            ; hld_fifo                                                         ; N/A          ;
;                                  |llram.acl_latency_one_ram_fifo_inst|                                                        ; 24.5 (4.0)           ; 31.5 (4.3)                       ; 7.0 (0.3)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 27 (8)              ; 41 (5)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_16_atax34|thei_llvm_fpga_mem_memdep_16_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst                                                                                                                                                                                                                                                                                        ; acl_latency_one_ram_fifo                                         ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                  ; 0.0 (0.0)            ; 1.2 (1.2)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_16_atax34|thei_llvm_fpga_mem_memdep_16_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                 ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_mlab.gen_mlab_reg.altdpram_component|                                                ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_16_atax34|thei_llvm_fpga_mem_memdep_16_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component                                                                                                                                                                                                                                               ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                       ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_16_atax34|thei_llvm_fpga_mem_memdep_16_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated                                                                                                                                                                                                                                ; dpram_m242                                                       ; N/A          ;
;                                     |gen_occ_gte_three_E.occ_gte_three_inst|                                                  ; 5.0 (5.0)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_16_atax34|thei_llvm_fpga_mem_memdep_16_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst                                                                                                                                                                                                                                                 ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                               ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_16_atax34|thei_llvm_fpga_mem_memdep_16_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst                                                                                                                                                                                                                          ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_real_stall_out.stall_out_inst|                                                       ; 4.5 (4.5)            ; 6.5 (5.0)                        ; 2.0 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_16_atax34|thei_llvm_fpga_mem_memdep_16_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                      ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                               ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_16_atax34|thei_llvm_fpga_mem_memdep_16_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                               ; acl_reset_handler                                                ; N/A          ;
;                                     |m20k_rdaddr_inst|                                                                        ; 0.5 (0.0)            ; 1.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_16_atax34|thei_llvm_fpga_mem_memdep_16_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst                                                                                                                                                                                                                                                                       ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                            ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_16_atax34|thei_llvm_fpga_mem_memdep_16_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst                                                                                                                                                                                                                                                             ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |m20k_wraddr_inst|                                                                        ; 0.5 (0.0)            ; 1.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_16_atax34|thei_llvm_fpga_mem_memdep_16_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst                                                                                                                                                                                                                                                                       ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                            ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_16_atax34|thei_llvm_fpga_mem_memdep_16_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst                                                                                                                                                                                                                                                             ; fibonacci_lfsr                                                   ; N/A          ;
;                      |thei_llvm_fpga_pipeline_keep_going_atax3|                                                               ; 18.8 (0.0)           ; 19.2 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (0)              ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_llvm_fpga_pipeline_keep_going_atax3                                                                                                                                                                                                                                                                                                                                                                                   ; atax_i_llvm_fpga_pipeline_keep_going_0                           ; N/A          ;
;                         |thei_llvm_fpga_pipeline_keep_going_atax1|                                                            ; 18.2 (0.0)           ; 18.6 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (0)              ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_llvm_fpga_pipeline_keep_going_atax3|thei_llvm_fpga_pipeline_keep_going_atax1                                                                                                                                                                                                                                                                                                                                          ; acl_pipeline                                                     ; N/A          ;
;                            |pop1|                                                                                             ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_llvm_fpga_pipeline_keep_going_atax3|thei_llvm_fpga_pipeline_keep_going_atax1|pop1                                                                                                                                                                                                                                                                                                                                     ; acl_pop                                                          ; N/A          ;
;                            |pop2|                                                                                             ; 2.8 (2.8)            ; 2.8 (2.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_llvm_fpga_pipeline_keep_going_atax3|thei_llvm_fpga_pipeline_keep_going_atax1|pop2                                                                                                                                                                                                                                                                                                                                     ; acl_pop                                                          ; N/A          ;
;                            |push|                                                                                             ; 13.9 (2.3)           ; 14.3 (2.3)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (3)              ; 12 (2)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_llvm_fpga_pipeline_keep_going_atax3|thei_llvm_fpga_pipeline_keep_going_atax1|push                                                                                                                                                                                                                                                                                                                                     ; acl_push                                                         ; N/A          ;
;                               |fifo|                                                                                          ; 11.7 (0.0)           ; 12.0 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_llvm_fpga_pipeline_keep_going_atax3|thei_llvm_fpga_pipeline_keep_going_atax1|push|fifo                                                                                                                                                                                                                                                                                                                                ; acl_data_fifo                                                    ; N/A          ;
;                                  |fifo|                                                                                       ; 9.0 (1.8)            ; 9.0 (1.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (5)              ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_llvm_fpga_pipeline_keep_going_atax3|thei_llvm_fpga_pipeline_keep_going_atax1|push|fifo|fifo                                                                                                                                                                                                                                                                                                                           ; acl_data_fifo                                                    ; N/A          ;
;                                     |fifo|                                                                                    ; 7.2 (7.2)            ; 7.2 (7.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_llvm_fpga_pipeline_keep_going_atax3|thei_llvm_fpga_pipeline_keep_going_atax1|push|fifo|fifo|fifo                                                                                                                                                                                                                                                                                                                      ; acl_ll_fifo                                                      ; N/A          ;
;                                  |staging_reg|                                                                                ; 2.3 (2.3)            ; 3.0 (3.0)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_llvm_fpga_pipeline_keep_going_atax3|thei_llvm_fpga_pipeline_keep_going_atax1|push|fifo|staging_reg                                                                                                                                                                                                                                                                                                                    ; acl_staging_reg                                                  ; N/A          ;
;                         |thei_llvm_fpga_pipeline_keep_going_atax3_reg|                                                        ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_llvm_fpga_pipeline_keep_going_atax3|thei_llvm_fpga_pipeline_keep_going_atax3_reg                                                                                                                                                                                                                                                                                                                                      ; atax_i_llvm_fpga_pipeline_keep_going_3_reg                       ; N/A          ;
;                      |thei_llvm_fpga_pop_i1_memdep_phi17_pop23_atax6|                                                         ; 2.0 (0.0)            ; 2.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_llvm_fpga_pop_i1_memdep_phi17_pop23_atax6                                                                                                                                                                                                                                                                                                                                                                             ; atax_i_llvm_fpga_pop_i1_memdep_phi17_pop23_0                     ; N/A          ;
;                         |thei_llvm_fpga_pop_i1_memdep_phi17_pop23_atax1|                                                      ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_llvm_fpga_pop_i1_memdep_phi17_pop23_atax6|thei_llvm_fpga_pop_i1_memdep_phi17_pop23_atax1                                                                                                                                                                                                                                                                                                                              ; acl_pop                                                          ; N/A          ;
;                         |thei_llvm_fpga_pop_i1_memdep_phi17_pop23_atax6_reg|                                                  ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_llvm_fpga_pop_i1_memdep_phi17_pop23_atax6|thei_llvm_fpga_pop_i1_memdep_phi17_pop23_atax6_reg                                                                                                                                                                                                                                                                                                                          ; atax_i_llvm_fpga_pop_i1_memdep_phi17_pop23_6_reg                 ; N/A          ;
;                      |thei_llvm_fpga_pop_i32_i_334_pop22_atax5|                                                               ; 16.8 (0.0)           ; 16.8 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_llvm_fpga_pop_i32_i_334_pop22_atax5                                                                                                                                                                                                                                                                                                                                                                                   ; atax_i_llvm_fpga_pop_i32_i_334_pop22_0                           ; N/A          ;
;                         |thei_llvm_fpga_pop_i32_i_334_pop22_atax1|                                                            ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_llvm_fpga_pop_i32_i_334_pop22_atax5|thei_llvm_fpga_pop_i32_i_334_pop22_atax1                                                                                                                                                                                                                                                                                                                                          ; acl_pop                                                          ; N/A          ;
;                         |thei_llvm_fpga_pop_i32_i_334_pop22_atax5_reg|                                                        ; 16.5 (16.5)          ; 16.5 (16.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_llvm_fpga_pop_i32_i_334_pop22_atax5|thei_llvm_fpga_pop_i32_i_334_pop22_atax5_reg                                                                                                                                                                                                                                                                                                                                      ; atax_i_llvm_fpga_pop_i32_i_334_pop22_5_reg                       ; N/A          ;
;                      |thei_llvm_fpga_pop_i4_cleanups_pop25_atax2|                                                             ; 1.7 (0.0)            ; 1.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_llvm_fpga_pop_i4_cleanups_pop25_atax2                                                                                                                                                                                                                                                                                                                                                                                 ; atax_i_llvm_fpga_pop_i4_cleanups_pop25_0                         ; N/A          ;
;                         |thei_llvm_fpga_pop_i4_cleanups_pop25_atax2_reg|                                                      ; 1.7 (1.7)            ; 1.7 (1.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_llvm_fpga_pop_i4_cleanups_pop25_atax2|thei_llvm_fpga_pop_i4_cleanups_pop25_atax2_reg                                                                                                                                                                                                                                                                                                                                  ; atax_i_llvm_fpga_pop_i4_cleanups_pop25_2_reg                     ; N/A          ;
;                      |thei_llvm_fpga_pop_i4_initerations_pop24_atax4|                                                         ; 1.5 (0.0)            ; 1.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_llvm_fpga_pop_i4_initerations_pop24_atax4                                                                                                                                                                                                                                                                                                                                                                             ; atax_i_llvm_fpga_pop_i4_initerations_pop24_0                     ; N/A          ;
;                         |thei_llvm_fpga_pop_i4_initerations_pop24_atax1|                                                      ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_llvm_fpga_pop_i4_initerations_pop24_atax4|thei_llvm_fpga_pop_i4_initerations_pop24_atax1                                                                                                                                                                                                                                                                                                                              ; acl_pop                                                          ; N/A          ;
;                         |thei_llvm_fpga_pop_i4_initerations_pop24_atax4_reg|                                                  ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_llvm_fpga_pop_i4_initerations_pop24_atax4|thei_llvm_fpga_pop_i4_initerations_pop24_atax4_reg                                                                                                                                                                                                                                                                                                                          ; atax_i_llvm_fpga_pop_i4_initerations_pop24_4_reg                 ; N/A          ;
;                      |thei_llvm_fpga_pop_i6_fpga_indvars_iv30_pop21_atax7|                                                    ; 4.2 (0.0)            ; 4.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_llvm_fpga_pop_i6_fpga_indvars_iv30_pop21_atax7                                                                                                                                                                                                                                                                                                                                                                        ; atax_i_llvm_fpga_pop_i6_fpga_indvars_iv30_pop21_0                ; N/A          ;
;                         |thei_llvm_fpga_pop_i6_fpga_indvars_iv30_pop21_atax1|                                                 ; 1.6 (1.6)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_llvm_fpga_pop_i6_fpga_indvars_iv30_pop21_atax7|thei_llvm_fpga_pop_i6_fpga_indvars_iv30_pop21_atax1                                                                                                                                                                                                                                                                                                                    ; acl_pop                                                          ; N/A          ;
;                         |thei_llvm_fpga_pop_i6_fpga_indvars_iv30_pop21_atax7_reg|                                             ; 2.6 (2.6)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 1 (1)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_llvm_fpga_pop_i6_fpga_indvars_iv30_pop21_atax7|thei_llvm_fpga_pop_i6_fpga_indvars_iv30_pop21_atax7_reg                                                                                                                                                                                                                                                                                                                ; atax_i_llvm_fpga_pop_i6_fpga_indvars_iv30_pop21_7_reg            ; N/A          ;
;                      |thei_llvm_fpga_push_i1_lastiniteration_atax29|                                                          ; 9.5 (0.0)            ; 10.5 (0.0)                       ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i1_lastiniteration_atax29                                                                                                                                                                                                                                                                                                                                                                              ; atax_i_llvm_fpga_push_i1_lastiniteration_0                       ; N/A          ;
;                         |thei_llvm_fpga_push_i1_lastiniteration_atax1|                                                        ; 9.5 (1.3)            ; 10.5 (1.5)                       ; 1.0 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (2)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i1_lastiniteration_atax29|thei_llvm_fpga_push_i1_lastiniteration_atax1                                                                                                                                                                                                                                                                                                                                 ; acl_push                                                         ; N/A          ;
;                            |fifo|                                                                                             ; 8.2 (0.0)            ; 9.0 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i1_lastiniteration_atax29|thei_llvm_fpga_push_i1_lastiniteration_atax1|fifo                                                                                                                                                                                                                                                                                                                            ; acl_data_fifo                                                    ; N/A          ;
;                               |fifo|                                                                                          ; 6.0 (1.0)            ; 6.5 (1.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (2)              ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i1_lastiniteration_atax29|thei_llvm_fpga_push_i1_lastiniteration_atax1|fifo|fifo                                                                                                                                                                                                                                                                                                                       ; acl_data_fifo                                                    ; N/A          ;
;                                  |fifo|                                                                                       ; 5.0 (5.0)            ; 5.5 (5.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i1_lastiniteration_atax29|thei_llvm_fpga_push_i1_lastiniteration_atax1|fifo|fifo|fifo                                                                                                                                                                                                                                                                                                                  ; acl_ll_fifo                                                      ; N/A          ;
;                               |staging_reg|                                                                                   ; 2.2 (2.2)            ; 2.5 (2.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i1_lastiniteration_atax29|thei_llvm_fpga_push_i1_lastiniteration_atax1|fifo|staging_reg                                                                                                                                                                                                                                                                                                                ; acl_staging_reg                                                  ; N/A          ;
;                      |thei_llvm_fpga_push_i1_memdep_phi17_push23_atax36|                                                      ; 4.4 (0.0)            ; 4.8 (0.0)                        ; 0.5 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 8 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i1_memdep_phi17_push23_atax36                                                                                                                                                                                                                                                                                                                                                                          ; atax_i_llvm_fpga_push_i1_memdep_phi17_push23_0                   ; N/A          ;
;                         |thei_llvm_fpga_push_i1_memdep_phi17_push23_atax1|                                                    ; 4.4 (2.1)            ; 4.8 (2.2)                        ; 0.5 (0.2)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 8 (3)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i1_memdep_phi17_push23_atax36|thei_llvm_fpga_push_i1_memdep_phi17_push23_atax1                                                                                                                                                                                                                                                                                                                         ; acl_push                                                         ; N/A          ;
;                            |fifo|                                                                                             ; 2.3 (0.0)            ; 2.7 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i1_memdep_phi17_push23_atax36|thei_llvm_fpga_push_i1_memdep_phi17_push23_atax1|fifo                                                                                                                                                                                                                                                                                                                    ; acl_data_fifo                                                    ; N/A          ;
;                               |fifo|                                                                                          ; 2.0 (0.0)            ; 2.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i1_memdep_phi17_push23_atax36|thei_llvm_fpga_push_i1_memdep_phi17_push23_atax1|fifo|fifo                                                                                                                                                                                                                                                                                                               ; acl_data_fifo                                                    ; N/A          ;
;                                  |fifo|                                                                                       ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i1_memdep_phi17_push23_atax36|thei_llvm_fpga_push_i1_memdep_phi17_push23_atax1|fifo|fifo|fifo                                                                                                                                                                                                                                                                                                          ; acl_ll_fifo                                                      ; N/A          ;
;                               |staging_reg|                                                                                   ; 0.3 (0.3)            ; 0.7 (0.7)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i1_memdep_phi17_push23_atax36|thei_llvm_fpga_push_i1_memdep_phi17_push23_atax1|fifo|staging_reg                                                                                                                                                                                                                                                                                                        ; acl_staging_reg                                                  ; N/A          ;
;                      |thei_llvm_fpga_push_i1_notexitcond_atax24|                                                              ; 12.3 (0.0)           ; 12.3 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i1_notexitcond_atax24                                                                                                                                                                                                                                                                                                                                                                                  ; atax_i_llvm_fpga_push_i1_notexitcond_0                           ; N/A          ;
;                         |thei_llvm_fpga_push_i1_notexitcond_atax1|                                                            ; 12.3 (0.0)           ; 12.3 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i1_notexitcond_atax24|thei_llvm_fpga_push_i1_notexitcond_atax1                                                                                                                                                                                                                                                                                                                                         ; acl_push                                                         ; N/A          ;
;                            |fifo|                                                                                             ; 12.3 (0.0)           ; 12.3 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i1_notexitcond_atax24|thei_llvm_fpga_push_i1_notexitcond_atax1|fifo                                                                                                                                                                                                                                                                                                                                    ; acl_data_fifo                                                    ; N/A          ;
;                               |fifo|                                                                                          ; 10.3 (1.3)           ; 10.3 (1.3)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (3)              ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i1_notexitcond_atax24|thei_llvm_fpga_push_i1_notexitcond_atax1|fifo|fifo                                                                                                                                                                                                                                                                                                                               ; acl_data_fifo                                                    ; N/A          ;
;                                  |fifo|                                                                                       ; 9.0 (9.0)            ; 9.0 (9.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i1_notexitcond_atax24|thei_llvm_fpga_push_i1_notexitcond_atax1|fifo|fifo|fifo                                                                                                                                                                                                                                                                                                                          ; acl_ll_fifo                                                      ; N/A          ;
;                               |staging_reg|                                                                                   ; 1.8 (1.8)            ; 2.0 (2.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i1_notexitcond_atax24|thei_llvm_fpga_push_i1_notexitcond_atax1|fifo|staging_reg                                                                                                                                                                                                                                                                                                                        ; acl_staging_reg                                                  ; N/A          ;
;                      |thei_llvm_fpga_push_i32_i_334_push22_atax22|                                                            ; 62.7 (0.0)           ; 64.0 (0.0)                       ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 45 (0)              ; 103 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i32_i_334_push22_atax22                                                                                                                                                                                                                                                                                                                                                                                ; atax_i_llvm_fpga_push_i32_i_334_push22_0                         ; N/A          ;
;                         |thei_llvm_fpga_push_i32_i_334_push22_atax1|                                                          ; 62.7 (0.5)           ; 64.0 (1.0)                       ; 1.3 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 45 (1)              ; 103 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i32_i_334_push22_atax22|thei_llvm_fpga_push_i32_i_334_push22_atax1                                                                                                                                                                                                                                                                                                                                     ; acl_push                                                         ; N/A          ;
;                            |fifo|                                                                                             ; 62.2 (16.0)          ; 63.0 (16.0)                      ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 44 (32)             ; 103 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i32_i_334_push22_atax22|thei_llvm_fpga_push_i32_i_334_push22_atax1|fifo                                                                                                                                                                                                                                                                                                                                ; acl_data_fifo                                                    ; N/A          ;
;                               |fifo|                                                                                          ; 29.5 (0.3)           ; 30.3 (0.3)                       ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (1)              ; 70 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i32_i_334_push22_atax22|thei_llvm_fpga_push_i32_i_334_push22_atax1|fifo|fifo                                                                                                                                                                                                                                                                                                                           ; acl_data_fifo                                                    ; N/A          ;
;                                  |fifo|                                                                                       ; 29.2 (29.2)          ; 30.0 (30.0)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 70 (70)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i32_i_334_push22_atax22|thei_llvm_fpga_push_i32_i_334_push22_atax1|fifo|fifo|fifo                                                                                                                                                                                                                                                                                                                      ; acl_ll_fifo                                                      ; N/A          ;
;                               |staging_reg|                                                                                   ; 16.7 (16.7)          ; 16.7 (16.7)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i32_i_334_push22_atax22|thei_llvm_fpga_push_i32_i_334_push22_atax1|fifo|staging_reg                                                                                                                                                                                                                                                                                                                    ; acl_staging_reg                                                  ; N/A          ;
;                      |thei_llvm_fpga_push_i4_cleanups_push25_atax37|                                                          ; 11.0 (0.0)           ; 11.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i4_cleanups_push25_atax37                                                                                                                                                                                                                                                                                                                                                                              ; atax_i_llvm_fpga_push_i4_cleanups_push25_0                       ; N/A          ;
;                         |thei_llvm_fpga_push_i4_cleanups_push25_atax1|                                                        ; 11.0 (0.5)           ; 11.0 (0.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (1)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i4_cleanups_push25_atax37|thei_llvm_fpga_push_i4_cleanups_push25_atax1                                                                                                                                                                                                                                                                                                                                 ; acl_push                                                         ; N/A          ;
;                            |fifo|                                                                                             ; 10.5 (0.0)           ; 10.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i4_cleanups_push25_atax37|thei_llvm_fpga_push_i4_cleanups_push25_atax1|fifo                                                                                                                                                                                                                                                                                                                            ; acl_data_fifo                                                    ; N/A          ;
;                               |fifo|                                                                                          ; 8.0 (1.3)            ; 8.0 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (2)              ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i4_cleanups_push25_atax37|thei_llvm_fpga_push_i4_cleanups_push25_atax1|fifo|fifo                                                                                                                                                                                                                                                                                                                       ; acl_data_fifo                                                    ; N/A          ;
;                                  |fifo|                                                                                       ; 6.7 (6.7)            ; 6.7 (6.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i4_cleanups_push25_atax37|thei_llvm_fpga_push_i4_cleanups_push25_atax1|fifo|fifo|fifo                                                                                                                                                                                                                                                                                                                  ; acl_ll_fifo                                                      ; N/A          ;
;                               |staging_reg|                                                                                   ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i4_cleanups_push25_atax37|thei_llvm_fpga_push_i4_cleanups_push25_atax1|fifo|staging_reg                                                                                                                                                                                                                                                                                                                ; acl_staging_reg                                                  ; N/A          ;
;                      |thei_llvm_fpga_push_i4_initerations_push24_atax18|                                                      ; 8.5 (0.0)            ; 9.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i4_initerations_push24_atax18                                                                                                                                                                                                                                                                                                                                                                          ; atax_i_llvm_fpga_push_i4_initerations_push24_0                   ; N/A          ;
;                         |thei_llvm_fpga_push_i4_initerations_push24_atax1|                                                    ; 8.5 (0.0)            ; 9.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i4_initerations_push24_atax18|thei_llvm_fpga_push_i4_initerations_push24_atax1                                                                                                                                                                                                                                                                                                                         ; acl_push                                                         ; N/A          ;
;                            |fifo|                                                                                             ; 8.5 (0.0)            ; 9.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i4_initerations_push24_atax18|thei_llvm_fpga_push_i4_initerations_push24_atax1|fifo                                                                                                                                                                                                                                                                                                                    ; acl_data_fifo                                                    ; N/A          ;
;                               |fifo|                                                                                          ; 6.0 (1.0)            ; 6.8 (1.3)                        ; 0.8 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (2)              ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i4_initerations_push24_atax18|thei_llvm_fpga_push_i4_initerations_push24_atax1|fifo|fifo                                                                                                                                                                                                                                                                                                               ; acl_data_fifo                                                    ; N/A          ;
;                                  |fifo|                                                                                       ; 5.0 (5.0)            ; 5.5 (5.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i4_initerations_push24_atax18|thei_llvm_fpga_push_i4_initerations_push24_atax1|fifo|fifo|fifo                                                                                                                                                                                                                                                                                                          ; acl_ll_fifo                                                      ; N/A          ;
;                               |staging_reg|                                                                                   ; 2.5 (2.5)            ; 2.7 (2.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i4_initerations_push24_atax18|thei_llvm_fpga_push_i4_initerations_push24_atax1|fifo|staging_reg                                                                                                                                                                                                                                                                                                        ; acl_staging_reg                                                  ; N/A          ;
;                      |thei_llvm_fpga_push_i6_fpga_indvars_iv30_push21_atax25|                                                 ; 14.3 (0.0)           ; 16.2 (0.0)                       ; 2.2 (0.0)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 25 (0)              ; 25 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i6_fpga_indvars_iv30_push21_atax25                                                                                                                                                                                                                                                                                                                                                                     ; atax_i_llvm_fpga_push_i6_fpga_indvars_iv30_push21_0              ; N/A          ;
;                         |thei_llvm_fpga_push_i6_fpga_indvars_iv30_push21_atax1|                                               ; 14.3 (0.0)           ; 16.2 (0.0)                       ; 2.2 (0.0)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 25 (0)              ; 25 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i6_fpga_indvars_iv30_push21_atax25|thei_llvm_fpga_push_i6_fpga_indvars_iv30_push21_atax1                                                                                                                                                                                                                                                                                                               ; acl_push                                                         ; N/A          ;
;                            |fifo|                                                                                             ; 14.3 (1.6)           ; 16.2 (1.5)                       ; 2.2 (0.0)                                         ; 0.3 (0.1)                        ; 0.0 (0.0)            ; 25 (6)              ; 25 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i6_fpga_indvars_iv30_push21_atax25|thei_llvm_fpga_push_i6_fpga_indvars_iv30_push21_atax1|fifo                                                                                                                                                                                                                                                                                                          ; acl_data_fifo                                                    ; N/A          ;
;                               |fifo|                                                                                          ; 10.2 (1.0)           ; 11.7 (1.0)                       ; 1.7 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 17 (1)              ; 18 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i6_fpga_indvars_iv30_push21_atax25|thei_llvm_fpga_push_i6_fpga_indvars_iv30_push21_atax1|fifo|fifo                                                                                                                                                                                                                                                                                                     ; acl_data_fifo                                                    ; N/A          ;
;                                  |fifo|                                                                                       ; 9.2 (9.2)            ; 10.7 (10.7)                      ; 1.7 (1.7)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 16 (16)             ; 18 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i6_fpga_indvars_iv30_push21_atax25|thei_llvm_fpga_push_i6_fpga_indvars_iv30_push21_atax1|fifo|fifo|fifo                                                                                                                                                                                                                                                                                                ; acl_ll_fifo                                                      ; N/A          ;
;                               |staging_reg|                                                                                   ; 2.6 (2.6)            ; 3.0 (3.0)                        ; 0.5 (0.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 2 (2)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_llvm_fpga_push_i6_fpga_indvars_iv30_push21_atax25|thei_llvm_fpga_push_i6_fpga_indvars_iv30_push21_atax1|fifo|staging_reg                                                                                                                                                                                                                                                                                              ; acl_staging_reg                                                  ; N/A          ;
;                      |thei_sfc_s_c0_in_for_body69_ataxs_c0_enter21213_atax27_aunroll_x|                                       ; 61.4 (0.0)           ; 116.8 (0.0)                      ; 56.3 (0.0)                                        ; 1.0 (0.0)                        ; 40.0 (0.0)           ; 27 (0)              ; 176 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter21213_atax27_aunroll_x                                                                                                                                                                                                                                                                                                                                                           ; atax_i_sfc_s_c0_in_for_body69_s_c0_enter21213_atax27             ; N/A          ;
;                         |thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit217_atax1_aunroll_x|                        ; 58.5 (0.3)           ; 81.7 (0.5)                       ; 24.2 (0.2)                                        ; 1.0 (0.0)                        ; 40.0 (0.0)           ; 21 (1)              ; 97 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter21213_atax27_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit217_atax1_aunroll_x                                                                                                                                                                                                                                                                              ; atax_i_llvm_fpga_sfc_exit_s_c0_out_for_body69_s_c0_exit217_atax0 ; N/A          ;
;                            |thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit217_atax1_data_fifo_aunroll_x|           ; 55.2 (0.0)           ; 78.2 (0.0)                       ; 24.0 (0.0)                                        ; 1.0 (0.0)                        ; 40.0 (0.0)           ; 14 (0)              ; 91 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter21213_atax27_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit217_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit217_atax1_data_fifo_aunroll_x                                                                                                                                                                                       ; atax_i_llvm_fpga_sfc_exit_s_c0_out_for_b0000t217_atax1_data_fifo ; N/A          ;
;                               |thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit217_atax0|                            ; 55.2 (0.0)           ; 78.2 (0.0)                       ; 24.0 (0.0)                                        ; 1.0 (0.0)                        ; 40.0 (0.0)           ; 14 (0)              ; 91 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter21213_atax27_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit217_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit217_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit217_atax0                                                                                                                    ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                                 ; 55.2 (1.7)           ; 78.2 (3.2)                       ; 24.0 (1.5)                                        ; 1.0 (0.0)                        ; 40.0 (0.0)           ; 14 (4)              ; 91 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter21213_atax27_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit217_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit217_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit217_atax0|ms.acl_mid_speed_fifo_inst                                                                                         ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                  ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter21213_atax27_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit217_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit217_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit217_atax0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                  ; acl_reset_handler                                                ; N/A          ;
;                                     |addr_match_inst|                                                                         ; 5.2 (5.2)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter21213_atax27_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit217_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit217_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit217_atax0|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                         ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                               ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter21213_atax27_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit217_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit217_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit217_atax0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                  ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_ram.gen_mlab.altdpram_component|                                                     ; 45.2 (0.0)           ; 62.0 (0.0)                       ; 17.5 (0.0)                                        ; 0.7 (0.0)                        ; 40.0 (0.0)           ; 0 (0)               ; 64 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter21213_atax27_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit217_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit217_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit217_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                     ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                       ; 45.2 (45.2)          ; 62.0 (62.0)                      ; 17.5 (17.5)                                       ; 0.7 (0.7)                        ; 40.0 (40.0)          ; 0 (0)               ; 64 (64)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter21213_atax27_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit217_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit217_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit217_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                      ; dpram_up42                                                       ; N/A          ;
;                                     |ram_rd_addr_inst|                                                                        ; 1.5 (0.0)            ; 2.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter21213_atax27_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit217_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit217_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit217_atax0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                        ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                            ; 1.5 (1.5)            ; 2.5 (2.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter21213_atax27_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit217_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit217_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit217_atax0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                              ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |ram_wr_addr_inst|                                                                        ; 1.5 (0.0)            ; 2.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter21213_atax27_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit217_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit217_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit217_atax0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                        ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                            ; 1.5 (1.5)            ; 2.5 (2.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter21213_atax27_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit217_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit217_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit217_atax0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                              ; fibonacci_lfsr                                                   ; N/A          ;
;                            |thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit217_atax1_full_detector|                 ; 3.0 (0.0)            ; 3.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter21213_atax27_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit217_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit217_atax1_full_detector                                                                                                                                                                                             ; atax_i_llvm_fpga_sfc_exit_s_c0_out_for_b0002_atax1_full_detector ; N/A          ;
;                               |thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit217_atax1_full_detector|              ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter21213_atax27_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit217_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit217_atax1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit217_atax1_full_detector                                                                                                            ; acl_full_detector                                                ; N/A          ;
;                         |thei_sfc_logic_s_c0_in_for_body69_ataxs_c0_enter21213_atax0_aunroll_x|                               ; 2.9 (0.8)            ; 35.1 (4.2)                       ; 32.2 (3.4)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (1)               ; 79 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter21213_atax27_aunroll_x|thei_sfc_logic_s_c0_in_for_body69_ataxs_c0_enter21213_atax0_aunroll_x                                                                                                                                                                                                                                                                                     ; atax_i_sfc_logic_s_c0_in_for_body69_s_c0_enter21213_atax0        ; N/A          ;
;                            |thei_llvm_fpga_mem_memcoalesce_load_atax_fpgaunique_1110_atax4_aunroll_x|                         ; 2.2 (-0.5)           ; 30.9 (28.1)                      ; 28.8 (28.6)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 67 (64)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter21213_atax27_aunroll_x|thei_sfc_logic_s_c0_in_for_body69_ataxs_c0_enter21213_atax0_aunroll_x|thei_llvm_fpga_mem_memcoalesce_load_atax_fpgaunique_1110_atax4_aunroll_x                                                                                                                                                                                                            ; atax_i_llvm_fpga_mem_memcoalesce_load_fpgaunique_1110_atax0      ; N/A          ;
;                               |thei_llvm_fpga_mem_memcoalesce_load_atax_fpgaunique_1110_atax1|                                ; 2.7 (0.0)            ; 2.8 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter21213_atax27_aunroll_x|thei_sfc_logic_s_c0_in_for_body69_ataxs_c0_enter21213_atax0_aunroll_x|thei_llvm_fpga_mem_memcoalesce_load_atax_fpgaunique_1110_atax4_aunroll_x|thei_llvm_fpga_mem_memcoalesce_load_atax_fpgaunique_1110_atax1                                                                                                                                             ; lsu_top                                                          ; N/A          ;
;                                  |pipelined_read|                                                                             ; 2.7 (2.7)            ; 2.8 (2.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter21213_atax27_aunroll_x|thei_sfc_logic_s_c0_in_for_body69_ataxs_c0_enter21213_atax0_aunroll_x|thei_llvm_fpga_mem_memcoalesce_load_atax_fpgaunique_1110_atax4_aunroll_x|thei_llvm_fpga_mem_memcoalesce_load_atax_fpgaunique_1110_atax1|pipelined_read                                                                                                                              ; lsu_pipelined_read                                               ; N/A          ;
;                      |theredist1_i_arrayidx73_atax0_narrow_x_b_39_fifo|                                                       ; 17.3 (0.0)           ; 27.0 (0.0)                       ; 9.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (0)              ; 47 (0)                    ; 0 (0)         ; 3968              ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|theredist1_i_arrayidx73_atax0_narrow_x_b_39_fifo                                                                                                                                                                                                                                                                                                                                                                           ; acl_data_fifo                                                    ; N/A          ;
;                         |fifo|                                                                                                ; 17.3 (0.0)           ; 27.0 (0.0)                       ; 9.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (0)              ; 47 (0)                    ; 0 (0)         ; 3968              ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|theredist1_i_arrayidx73_atax0_narrow_x_b_39_fifo|fifo                                                                                                                                                                                                                                                                                                                                                                      ; acl_fifo                                                         ; N/A          ;
;                            |hld_fifo_inst|                                                                                    ; 17.3 (0.0)           ; 27.0 (0.0)                       ; 9.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (0)              ; 47 (0)                    ; 0 (0)         ; 3968              ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|theredist1_i_arrayidx73_atax0_narrow_x_b_39_fifo|fifo|hld_fifo_inst                                                                                                                                                                                                                                                                                                                                                        ; hld_fifo                                                         ; N/A          ;
;                               |ms.acl_mid_speed_fifo_inst|                                                                    ; 17.3 (1.7)           ; 27.0 (3.0)                       ; 9.7 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (4)              ; 47 (3)                    ; 0 (0)         ; 3968              ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|theredist1_i_arrayidx73_atax0_narrow_x_b_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                                             ; acl_mid_speed_fifo                                               ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                     ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|theredist1_i_arrayidx73_atax0_narrow_x_b_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                      ; acl_reset_handler                                                ; N/A          ;
;                                  |addr_match_inst|                                                                            ; 6.2 (6.0)            ; 7.5 (6.0)                        ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 14 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|theredist1_i_arrayidx73_atax0_narrow_x_b_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                                             ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                  ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|theredist1_i_arrayidx73_atax0_narrow_x_b_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                      ; acl_reset_handler                                                ; N/A          ;
;                                  |gen_ram.gen_m20k.altera_syncram|                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3968              ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|theredist1_i_arrayidx73_atax0_narrow_x_b_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram                                                                                                                                                                                                                                                                                             ; altera_syncram                                                   ; N/A          ;
;                                     |auto_generated|                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3968              ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|theredist1_i_arrayidx73_atax0_narrow_x_b_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated                                                                                                                                                                                                                                                                              ; altera_syncram_o082                                              ; N/A          ;
;                                        |altsyncram1|                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3968              ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|theredist1_i_arrayidx73_atax0_narrow_x_b_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1                                                                                                                                                                                                                                                                  ; altsyncram_36c4                                                  ; N/A          ;
;                                  |gen_real_stall_out.stall_out_inst|                                                          ; 6.0 (6.0)            ; 8.5 (7.0)                        ; 2.5 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 15 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|theredist1_i_arrayidx73_atax0_narrow_x_b_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                                                           ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                  ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|theredist1_i_arrayidx73_atax0_narrow_x_b_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                    ; acl_reset_handler                                                ; N/A          ;
;                                  |ram_rd_addr_inst|                                                                           ; 2.0 (0.0)            ; 3.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|theredist1_i_arrayidx73_atax0_narrow_x_b_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                                                            ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                               ; 2.0 (2.0)            ; 3.5 (3.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|theredist1_i_arrayidx73_atax0_narrow_x_b_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                                  ; fibonacci_lfsr                                                   ; N/A          ;
;                                  |ram_wr_addr_inst|                                                                           ; 1.5 (0.0)            ; 3.0 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|theredist1_i_arrayidx73_atax0_narrow_x_b_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                                                            ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                               ; 1.5 (1.5)            ; 3.0 (3.0)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|theredist1_i_arrayidx73_atax0_narrow_x_b_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                                  ; fibonacci_lfsr                                                   ; N/A          ;
;                      |theredist2_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_39_fifo|                                     ; 18.8 (0.0)           ; 23.5 (0.0)                       ; 4.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (0)              ; 47 (0)                    ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|theredist2_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_39_fifo                                                                                                                                                                                                                                                                                                                                                         ; acl_data_fifo                                                    ; N/A          ;
;                         |fifo|                                                                                                ; 18.8 (0.0)           ; 23.5 (0.0)                       ; 4.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (0)              ; 47 (0)                    ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|theredist2_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_39_fifo|fifo                                                                                                                                                                                                                                                                                                                                                    ; acl_fifo                                                         ; N/A          ;
;                            |hld_fifo_inst|                                                                                    ; 18.8 (0.0)           ; 23.5 (0.0)                       ; 4.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (0)              ; 47 (0)                    ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|theredist2_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_39_fifo|fifo|hld_fifo_inst                                                                                                                                                                                                                                                                                                                                      ; hld_fifo                                                         ; N/A          ;
;                               |ms.acl_mid_speed_fifo_inst|                                                                    ; 18.8 (2.5)           ; 23.5 (3.0)                       ; 4.7 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (4)              ; 47 (3)                    ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|theredist2_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                           ; acl_mid_speed_fifo                                               ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                     ; 0.0 (0.0)            ; 1.0 (1.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|theredist2_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                    ; acl_reset_handler                                                ; N/A          ;
;                                  |addr_match_inst|                                                                            ; 6.5 (6.0)            ; 7.5 (6.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 14 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|theredist2_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                           ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                  ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|theredist2_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                    ; acl_reset_handler                                                ; N/A          ;
;                                  |gen_ram.gen_m20k.altera_syncram|                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|theredist2_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram                                                                                                                                                                                                                                                                           ; altera_syncram                                                   ; N/A          ;
;                                     |auto_generated|                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|theredist2_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated                                                                                                                                                                                                                                                            ; altera_syncram_at72                                              ; N/A          ;
;                                        |altsyncram1|                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|theredist2_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1                                                                                                                                                                                                                                                ; altsyncram_l2c4                                                  ; N/A          ;
;                                  |gen_real_stall_out.stall_out_inst|                                                          ; 6.3 (6.0)            ; 8.0 (6.7)                        ; 1.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 15 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|theredist2_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                                         ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                  ; 0.3 (0.3)            ; 1.3 (1.3)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|theredist2_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                  ; acl_reset_handler                                                ; N/A          ;
;                                  |ram_rd_addr_inst|                                                                           ; 2.0 (0.0)            ; 2.5 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|theredist2_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                                          ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                               ; 2.0 (2.0)            ; 2.5 (2.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|theredist2_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                ; fibonacci_lfsr                                                   ; N/A          ;
;                                  |ram_wr_addr_inst|                                                                           ; 1.5 (0.0)            ; 1.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|theredist2_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                                          ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                               ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|theredist2_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                ; fibonacci_lfsr                                                   ; N/A          ;
;                      |theredist3_i_masked_atax32_q_70_fifo|                                                                   ; 20.5 (0.0)           ; 26.7 (0.0)                       ; 6.7 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 33 (0)              ; 51 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|theredist3_i_masked_atax32_q_70_fifo                                                                                                                                                                                                                                                                                                                                                                                       ; acl_data_fifo                                                    ; N/A          ;
;                         |fifo|                                                                                                ; 20.5 (0.0)           ; 26.7 (0.0)                       ; 6.7 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 33 (0)              ; 51 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|theredist3_i_masked_atax32_q_70_fifo|fifo                                                                                                                                                                                                                                                                                                                                                                                  ; acl_fifo                                                         ; N/A          ;
;                            |hld_fifo_inst|                                                                                    ; 20.5 (0.0)           ; 26.7 (0.0)                       ; 6.7 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 33 (0)              ; 51 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|theredist3_i_masked_atax32_q_70_fifo|fifo|hld_fifo_inst                                                                                                                                                                                                                                                                                                                                                                    ; hld_fifo                                                         ; N/A          ;
;                               |ms.acl_mid_speed_fifo_inst|                                                                    ; 20.5 (2.6)           ; 26.7 (3.3)                       ; 6.7 (0.8)                                         ; 0.5 (0.1)                        ; 0.0 (0.0)            ; 33 (4)              ; 51 (3)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|theredist3_i_masked_atax32_q_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                                                         ; acl_mid_speed_fifo                                               ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                     ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|theredist3_i_masked_atax32_q_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                  ; acl_reset_handler                                                ; N/A          ;
;                                  |addr_match_inst|                                                                            ; 6.7 (6.7)            ; 8.5 (7.0)                        ; 1.8 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 15 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|theredist3_i_masked_atax32_q_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                                                         ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                  ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|theredist3_i_masked_atax32_q_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                  ; acl_reset_handler                                                ; N/A          ;
;                                  |gen_ram.gen_m20k.altera_syncram|                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|theredist3_i_masked_atax32_q_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram                                                                                                                                                                                                                                                                                                         ; altera_syncram                                                   ; N/A          ;
;                                     |auto_generated|                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|theredist3_i_masked_atax32_q_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated                                                                                                                                                                                                                                                                                          ; altera_syncram_e082                                              ; N/A          ;
;                                        |altsyncram1|                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|theredist3_i_masked_atax32_q_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1                                                                                                                                                                                                                                                                              ; altsyncram_p5c4                                                  ; N/A          ;
;                                  |gen_real_stall_out.stall_out_inst|                                                          ; 7.3 (7.4)            ; 8.8 (7.5)                        ; 2.0 (0.5)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 13 (13)             ; 16 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|theredist3_i_masked_atax32_q_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                                                                       ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                  ; -0.2 (-0.2)          ; 1.3 (1.3)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|theredist3_i_masked_atax32_q_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                ; acl_reset_handler                                                ; N/A          ;
;                                  |ram_rd_addr_inst|                                                                           ; 2.0 (0.0)            ; 2.5 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|theredist3_i_masked_atax32_q_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                                                                        ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                               ; 2.0 (2.0)            ; 2.5 (2.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|theredist3_i_masked_atax32_q_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                                              ; fibonacci_lfsr                                                   ; N/A          ;
;                                  |ram_wr_addr_inst|                                                                           ; 2.0 (0.0)            ; 2.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|theredist3_i_masked_atax32_q_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                                                                        ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                               ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|theredist3_i_masked_atax32_q_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                                              ; fibonacci_lfsr                                                   ; N/A          ;
;                      |theredist4_i_llvm_fpga_pipeline_keep_going_atax3_out_data_out_39_fifo|                                  ; 18.9 (0.0)           ; 25.0 (0.0)                       ; 6.5 (0.0)                                         ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 31 (0)              ; 47 (0)                    ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|theredist4_i_llvm_fpga_pipeline_keep_going_atax3_out_data_out_39_fifo                                                                                                                                                                                                                                                                                                                                                      ; acl_data_fifo                                                    ; N/A          ;
;                         |fifo|                                                                                                ; 18.9 (0.0)           ; 25.0 (0.0)                       ; 6.5 (0.0)                                         ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 31 (0)              ; 47 (0)                    ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|theredist4_i_llvm_fpga_pipeline_keep_going_atax3_out_data_out_39_fifo|fifo                                                                                                                                                                                                                                                                                                                                                 ; acl_fifo                                                         ; N/A          ;
;                            |hld_fifo_inst|                                                                                    ; 18.9 (0.0)           ; 25.0 (0.0)                       ; 6.5 (0.0)                                         ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 31 (0)              ; 47 (0)                    ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|theredist4_i_llvm_fpga_pipeline_keep_going_atax3_out_data_out_39_fifo|fifo|hld_fifo_inst                                                                                                                                                                                                                                                                                                                                   ; hld_fifo                                                         ; N/A          ;
;                               |ms.acl_mid_speed_fifo_inst|                                                                    ; 18.9 (3.0)           ; 25.0 (4.0)                       ; 6.5 (1.2)                                         ; 0.4 (0.2)                        ; 0.0 (0.0)            ; 31 (4)              ; 47 (3)                    ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|theredist4_i_llvm_fpga_pipeline_keep_going_atax3_out_data_out_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                        ; acl_mid_speed_fifo                                               ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                     ; 0.2 (0.2)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|theredist4_i_llvm_fpga_pipeline_keep_going_atax3_out_data_out_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                 ; acl_reset_handler                                                ; N/A          ;
;                                  |addr_match_inst|                                                                            ; 6.2 (6.0)            ; 7.5 (6.0)                        ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 14 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|theredist4_i_llvm_fpga_pipeline_keep_going_atax3_out_data_out_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                        ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                  ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|theredist4_i_llvm_fpga_pipeline_keep_going_atax3_out_data_out_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                 ; acl_reset_handler                                                ; N/A          ;
;                                  |gen_ram.gen_m20k.altera_syncram|                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|theredist4_i_llvm_fpga_pipeline_keep_going_atax3_out_data_out_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram                                                                                                                                                                                                                                                                        ; altera_syncram                                                   ; N/A          ;
;                                     |auto_generated|                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|theredist4_i_llvm_fpga_pipeline_keep_going_atax3_out_data_out_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated                                                                                                                                                                                                                                                         ; altera_syncram_at72                                              ; N/A          ;
;                                        |altsyncram1|                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|theredist4_i_llvm_fpga_pipeline_keep_going_atax3_out_data_out_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1                                                                                                                                                                                                                                             ; altsyncram_l2c4                                                  ; N/A          ;
;                                  |gen_real_stall_out.stall_out_inst|                                                          ; 6.0 (6.0)            ; 8.0 (6.5)                        ; 2.0 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 15 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|theredist4_i_llvm_fpga_pipeline_keep_going_atax3_out_data_out_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                                      ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                  ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|theredist4_i_llvm_fpga_pipeline_keep_going_atax3_out_data_out_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                               ; acl_reset_handler                                                ; N/A          ;
;                                  |ram_rd_addr_inst|                                                                           ; 2.0 (0.0)            ; 2.5 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|theredist4_i_llvm_fpga_pipeline_keep_going_atax3_out_data_out_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                                       ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                               ; 2.0 (2.0)            ; 2.5 (2.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|theredist4_i_llvm_fpga_pipeline_keep_going_atax3_out_data_out_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                             ; fibonacci_lfsr                                                   ; N/A          ;
;                                  |ram_wr_addr_inst|                                                                           ; 1.5 (0.0)            ; 1.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|theredist4_i_llvm_fpga_pipeline_keep_going_atax3_out_data_out_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                                       ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                               ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|theredist4_i_llvm_fpga_pipeline_keep_going_atax3_out_data_out_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                             ; fibonacci_lfsr                                                   ; N/A          ;
;                      |theredist5_i_inc75_atax12_vt_select_31_b_8_fifo|                                                        ; 33.5 (0.0)           ; 40.0 (0.0)                       ; 7.5 (0.0)                                         ; 1.0 (0.0)                        ; 20.0 (0.0)           ; 21 (0)              ; 35 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|theredist5_i_inc75_atax12_vt_select_31_b_8_fifo                                                                                                                                                                                                                                                                                                                                                                            ; acl_data_fifo                                                    ; N/A          ;
;                         |fifo|                                                                                                ; 33.5 (0.0)           ; 40.0 (0.0)                       ; 7.5 (0.0)                                         ; 1.0 (0.0)                        ; 20.0 (0.0)           ; 21 (0)              ; 35 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|theredist5_i_inc75_atax12_vt_select_31_b_8_fifo|fifo                                                                                                                                                                                                                                                                                                                                                                       ; acl_fifo                                                         ; N/A          ;
;                            |hld_fifo_inst|                                                                                    ; 33.5 (0.0)           ; 40.0 (0.0)                       ; 7.5 (0.0)                                         ; 1.0 (0.0)                        ; 20.0 (0.0)           ; 21 (0)              ; 35 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|theredist5_i_inc75_atax12_vt_select_31_b_8_fifo|fifo|hld_fifo_inst                                                                                                                                                                                                                                                                                                                                                         ; hld_fifo                                                         ; N/A          ;
;                               |ms.acl_mid_speed_fifo_inst|                                                                    ; 33.5 (2.2)           ; 40.0 (3.0)                       ; 7.5 (0.8)                                         ; 1.0 (0.0)                        ; 20.0 (0.0)           ; 21 (4)              ; 35 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|theredist5_i_inc75_atax12_vt_select_31_b_8_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                                              ; acl_mid_speed_fifo                                               ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                     ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|theredist5_i_inc75_atax12_vt_select_31_b_8_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                       ; acl_reset_handler                                                ; N/A          ;
;                                  |addr_match_inst|                                                                            ; 4.5 (4.5)            ; 5.5 (4.0)                        ; 1.5 (0.0)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 7 (7)               ; 10 (7)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|theredist5_i_inc75_atax12_vt_select_31_b_8_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                                              ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                  ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|theredist5_i_inc75_atax12_vt_select_31_b_8_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                       ; acl_reset_handler                                                ; N/A          ;
;                                  |gen_ram.gen_mlab.altdpram_component|                                                        ; 20.0 (0.0)           ; 20.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|theredist5_i_inc75_atax12_vt_select_31_b_8_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                                                                                                          ; altdpram                                                         ; N/A          ;
;                                     |auto_generated|                                                                          ; 20.0 (20.0)          ; 20.0 (20.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (20.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|theredist5_i_inc75_atax12_vt_select_31_b_8_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                                                                                           ; dpram_ip42                                                       ; N/A          ;
;                                  |gen_real_stall_out.stall_out_inst|                                                          ; 4.8 (5.0)            ; 6.0 (4.5)                        ; 1.7 (0.0)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|theredist5_i_inc75_atax12_vt_select_31_b_8_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                                                            ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                  ; -0.2 (-0.2)          ; 1.5 (1.5)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|theredist5_i_inc75_atax12_vt_select_31_b_8_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                     ; acl_reset_handler                                                ; N/A          ;
;                                  |ram_rd_addr_inst|                                                                           ; 1.0 (0.0)            ; 2.0 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|theredist5_i_inc75_atax12_vt_select_31_b_8_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                                                             ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                               ; 1.0 (1.0)            ; 2.0 (2.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|theredist5_i_inc75_atax12_vt_select_31_b_8_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                                   ; fibonacci_lfsr                                                   ; N/A          ;
;                                  |ram_wr_addr_inst|                                                                           ; 1.0 (0.0)            ; 2.0 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|theredist5_i_inc75_atax12_vt_select_31_b_8_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                                                             ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                               ; 1.0 (1.0)            ; 2.0 (2.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|theredist5_i_inc75_atax12_vt_select_31_b_8_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                                   ; fibonacci_lfsr                                                   ; N/A          ;
;                      |theredist6_i_first_cleanup_xor_atax17_q_8_fifo|                                                         ; 23.5 (0.0)           ; 31.5 (0.0)                       ; 8.5 (0.0)                                         ; 0.5 (0.0)                        ; 10.0 (0.0)           ; 22 (0)              ; 35 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|theredist6_i_first_cleanup_xor_atax17_q_8_fifo                                                                                                                                                                                                                                                                                                                                                                             ; acl_data_fifo                                                    ; N/A          ;
;                         |fifo|                                                                                                ; 23.5 (0.0)           ; 31.5 (0.0)                       ; 8.5 (0.0)                                         ; 0.5 (0.0)                        ; 10.0 (0.0)           ; 22 (0)              ; 35 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|theredist6_i_first_cleanup_xor_atax17_q_8_fifo|fifo                                                                                                                                                                                                                                                                                                                                                                        ; acl_fifo                                                         ; N/A          ;
;                            |hld_fifo_inst|                                                                                    ; 23.5 (0.0)           ; 31.5 (0.0)                       ; 8.5 (0.0)                                         ; 0.5 (0.0)                        ; 10.0 (0.0)           ; 22 (0)              ; 35 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|theredist6_i_first_cleanup_xor_atax17_q_8_fifo|fifo|hld_fifo_inst                                                                                                                                                                                                                                                                                                                                                          ; hld_fifo                                                         ; N/A          ;
;                               |ms.acl_mid_speed_fifo_inst|                                                                    ; 23.5 (3.0)           ; 31.5 (4.5)                       ; 8.5 (1.7)                                         ; 0.5 (0.2)                        ; 10.0 (0.0)           ; 22 (5)              ; 35 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|theredist6_i_first_cleanup_xor_atax17_q_8_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                                               ; acl_mid_speed_fifo                                               ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                     ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|theredist6_i_first_cleanup_xor_atax17_q_8_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                        ; acl_reset_handler                                                ; N/A          ;
;                                  |addr_match_inst|                                                                            ; 4.3 (4.0)            ; 5.5 (4.0)                        ; 1.3 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 10 (7)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|theredist6_i_first_cleanup_xor_atax17_q_8_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                                               ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                  ; 0.2 (0.2)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|theredist6_i_first_cleanup_xor_atax17_q_8_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                        ; acl_reset_handler                                                ; N/A          ;
;                                  |gen_ram.gen_mlab.altdpram_component|                                                        ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|theredist6_i_first_cleanup_xor_atax17_q_8_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                                                                                                           ; altdpram                                                         ; N/A          ;
;                                     |auto_generated|                                                                          ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|theredist6_i_first_cleanup_xor_atax17_q_8_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                                                                                            ; dpram_vn42                                                       ; N/A          ;
;                                  |gen_real_stall_out.stall_out_inst|                                                          ; 4.2 (4.0)            ; 7.0 (5.5)                        ; 3.0 (1.5)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|theredist6_i_first_cleanup_xor_atax17_q_8_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                                                             ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                  ; 0.2 (0.2)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|theredist6_i_first_cleanup_xor_atax17_q_8_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                      ; acl_reset_handler                                                ; N/A          ;
;                                  |ram_rd_addr_inst|                                                                           ; 1.0 (0.0)            ; 1.5 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|theredist6_i_first_cleanup_xor_atax17_q_8_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                                                              ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                               ; 1.0 (1.0)            ; 1.5 (1.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|theredist6_i_first_cleanup_xor_atax17_q_8_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                                    ; fibonacci_lfsr                                                   ; N/A          ;
;                                  |ram_wr_addr_inst|                                                                           ; 1.0 (0.0)            ; 1.5 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|theredist6_i_first_cleanup_xor_atax17_q_8_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                                                              ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                               ; 1.0 (1.0)            ; 1.5 (1.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|theredist6_i_first_cleanup_xor_atax17_q_8_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                                    ; fibonacci_lfsr                                                   ; N/A          ;
;                |thebb_atax_B12_sr_1_aunroll_x|                                                                                ; 1.8 (1.8)            ; 1.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12_sr_1_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                         ; atax_bb_B12_sr_1                                                 ; N/A          ;
;                |thebb_atax_B13|                                                                                               ; 3.7 (0.0)            ; 4.4 (0.0)                        ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; atax_bb_B13                                                      ; N/A          ;
;                   |thebb_atax_B13_stall_region|                                                                               ; 3.7 (0.0)            ; 4.4 (0.0)                        ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                            ; atax_bb_B13_stall_region                                         ; N/A          ;
;                      |thei_iowr_bl_return_atax_unnamed_atax16_atax0|                                                          ; 1.7 (0.0)            ; 2.0 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|thei_iowr_bl_return_atax_unnamed_atax16_atax0                                                                                                                                                                                                                                                                                                                                                                              ; atax_i_iowr_bl_return_unnamed_atax16_atax0                       ; N/A          ;
;                         |theiowr|                                                                                             ; 1.7 (0.0)            ; 2.0 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|thei_iowr_bl_return_atax_unnamed_atax16_atax0|theiowr                                                                                                                                                                                                                                                                                                                                                                      ; hld_iowr                                                         ; N/A          ;
;                            |GEN_STALL_VALID.hld_iowr_stall_valid_inst|                                                        ; 1.7 (1.7)            ; 2.0 (2.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|thei_iowr_bl_return_atax_unnamed_atax16_atax0|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst                                                                                                                                                                                                                                                                                                                            ; hld_iowr_stall_valid                                             ; N/A          ;
;                      |thei_llvm_fpga_push_token_i1_throttle_push_atax1|                                                       ; 2.0 (0.0)            ; 2.5 (0.0)                        ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_atax1                                                                                                                                                                                                                                                                                                                                                                           ; atax_i_llvm_fpga_push_token_i1_throttle_push_0                   ; N/A          ;
;                         |thei_llvm_fpga_push_token_i1_throttle_push_atax1|                                                    ; 2.0 (0.0)            ; 2.5 (0.0)                        ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_atax1|thei_llvm_fpga_push_token_i1_throttle_push_atax1                                                                                                                                                                                                                                                                                                                          ; acl_push                                                         ; N/A          ;
;                            |fifo|                                                                                             ; 2.0 (2.0)            ; 2.5 (2.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13|thebb_atax_B13_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_atax1|thei_llvm_fpga_push_token_i1_throttle_push_atax1|fifo                                                                                                                                                                                                                                                                                                                     ; acl_token_fifo_counter                                           ; N/A          ;
;                |thebb_atax_B13_sr_0_aunroll_x|                                                                                ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B13_sr_0_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                         ; atax_bb_B13_sr_0                                                 ; N/A          ;
;                |thebb_atax_B1_start_aunroll_x|                                                                                ; 174.3 (0.0)          ; 220.2 (0.0)                      ; 46.9 (0.0)                                        ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 127 (0)             ; 375 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                         ; atax_bb_B1_start                                                 ; N/A          ;
;                   |thebb_atax_B1_start_stall_region|                                                                          ; 174.3 (0.3)          ; 220.2 (0.7)                      ; 46.9 (0.3)                                        ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 127 (1)             ; 375 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region                                                                                                                                                                                                                                                                                                                                                                                                        ; atax_bb_B1_start_stall_region                                    ; N/A          ;
;                      |theatax_B1_start_merge_reg|                                                                             ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|theatax_B1_start_merge_reg                                                                                                                                                                                                                                                                                                                                                                             ; atax_B1_start_merge_reg                                          ; N/A          ;
;                      |thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|                                                   ; 18.2 (0.0)           ; 65.7 (0.0)                       ; 47.8 (0.0)                                        ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 187 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x                                                                                                                                                                                                                                                                                                                                                   ; atax_i_iord_bl_call_unnamed_atax2_atax0                          ; N/A          ;
;                         |theiord|                                                                                             ; 18.2 (0.0)           ; 65.7 (0.0)                       ; 47.8 (0.0)                                        ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 187 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord                                                                                                                                                                                                                                                                                                                                           ; hld_iord                                                         ; N/A          ;
;                            |GEN_STALL_VALID.hld_iord_stall_valid_inst|                                                        ; 18.2 (0.0)           ; 65.7 (0.0)                       ; 47.8 (0.0)                                        ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 187 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst                                                                                                                                                                                                                                                                                                 ; hld_iord_stall_valid                                             ; N/A          ;
;                               |GEN_DOWN_STAGING_REG.downstream_staging_reg|                                                   ; 18.2 (18.2)          ; 65.7 (65.7)                      ; 47.8 (47.8)                                       ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 1 (1)               ; 187 (187)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_iord_bl_call_atax_unnamed_atax2_atax2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg                                                                                                                                                                                                                                                     ; acl_staging_reg                                                  ; N/A          ;
;                      |thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|                                                ; 31.0 (0.0)           ; 31.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 62 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5                                                                                                                                                                                                                                                                                                                                                ; atax_i_llvm_fpga_ffwd_source_p1024f32_unnamed_4_atax0            ; N/A          ;
;                         |thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1|                                             ; 31.0 (31.0)          ; 31.0 (31.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 62 (62)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax5|thei_llvm_fpga_ffwd_source_p1024f32_unnamed_atax4_atax1                                                                                                                                                                                                                                                                                        ; acl_ffwdsrc                                                      ; N/A          ;
;                      |thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax4_aunroll_x|             ; 122.8 (0.0)          ; 122.1 (0.0)                      ; 0.0 (0.0)                                         ; 0.7 (0.0)                        ; 0.0 (0.0)            ; 124 (0)             ; 124 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax4_aunroll_x                                                                                                                                                                                                                                                                                                             ; atax_i_llvm_fpga_ffwd_source_s_struct_z40000_unnamed_atax3_atax0 ; N/A          ;
;                         |thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1|                    ; 122.8 (122.8)        ; 122.1 (122.1)                    ; 0.0 (0.0)                                         ; 0.7 (0.7)                        ; 0.0 (0.0)            ; 124 (124)           ; 124 (124)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax4_aunroll_x|thei_llvm_fpga_ffwd_source_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax3_atax1                                                                                                                                                                                                                            ; acl_ffwdsrc                                                      ; N/A          ;
;                      |thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|                                                      ; 0.6 (0.0)            ; 0.6 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1                                                                                                                                                                                                                                                                                                                                                      ; atax_i_llvm_fpga_pop_throttle_i1_throttle_pop_0                  ; N/A          ;
;                         |thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1_reg|                                               ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B1_start_aunroll_x|thebb_atax_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_atax1_reg                                                                                                                                                                                                                                                                                                ; atax_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg              ; N/A          ;
;                |thebb_atax_B2_sr_0_aunroll_x|                                                                                 ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B2_sr_0_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                          ; atax_bb_B2_sr_0                                                  ; N/A          ;
;                |thebb_atax_B3_aunroll_x|                                                                                      ; 392.8 (0.0)          ; 482.2 (0.0)                      ; 92.5 (0.0)                                        ; 3.0 (0.0)                        ; 80.0 (0.0)           ; 490 (0)             ; 655 (0)                   ; 0 (0)         ; 4032              ; 4     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                               ; atax_bb_B3                                                       ; N/A          ;
;                   |theatax_B3_merge|                                                                                          ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|theatax_B3_merge                                                                                                                                                                                                                                                                                                                                                                                                                              ; atax_B3_merge                                                    ; N/A          ;
;                   |thebb_atax_B3_stall_region|                                                                                ; 391.8 (58.5)         ; 481.6 (58.5)                     ; 92.7 (0.0)                                        ; 3.0 (0.0)                        ; 80.0 (0.0)           ; 488 (150)           ; 655 (18)                  ; 0 (0)         ; 4032              ; 4     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                    ; atax_bb_B3_stall_region                                          ; N/A          ;
;                      |i_notcmp88_atax16_delay|                                                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|i_notcmp88_atax16_delay                                                                                                                                                                                                                                                                                                                                                                                            ; dspba_delay_ver                                                  ; N/A          ;
;                      |theatax_B3_merge_reg_aunroll_x|                                                                         ; 0.6 (0.6)            ; 0.7 (0.7)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theatax_B3_merge_reg_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                     ; atax_B3_merge_reg                                                ; N/A          ;
;                      |thebubble_out_i_llvm_fpga_pipeline_keep_going90_atax0_1_reg|                                            ; 6.5 (6.5)            ; 7.0 (7.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thebubble_out_i_llvm_fpga_pipeline_keep_going90_atax0_1_reg                                                                                                                                                                                                                                                                                                                                                        ; acl_valid_fifo_counter                                           ; N/A          ;
;                      |thebubble_out_i_llvm_fpga_pop_i7_fpga_indvars_iv18_pop16_atax13_1_reg|                                  ; 7.0 (7.0)            ; 7.5 (7.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thebubble_out_i_llvm_fpga_pop_i7_fpga_indvars_iv18_pop16_atax13_1_reg                                                                                                                                                                                                                                                                                                                                              ; acl_valid_fifo_counter                                           ; N/A          ;
;                      |thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax5_atax1_aunroll_x|               ; 14.5 (0.0)           ; 18.7 (0.0)                       ; 4.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 63 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax5_atax1_aunroll_x                                                                                                                                                                                                                                                                                                                           ; atax_i_llvm_fpga_ffwd_dest_s_struct_z4pa0000_unnamed_atax5_atax0 ; N/A          ;
;                         |thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax5_atax1|                      ; 14.5 (14.5)          ; 18.7 (18.7)                      ; 4.2 (4.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 63 (63)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax5_atax1_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax5_atax1                                                                                                                                                                                                                                            ; acl_ffwddst                                                      ; N/A          ;
;                      |thei_llvm_fpga_mem_memdep_12_atax10|                                                                    ; 8.2 (0.0)            ; 9.7 (0.0)                        ; 1.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 13 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_memdep_12_atax10                                                                                                                                                                                                                                                                                                                                                                                ; atax_i_llvm_fpga_mem_memdep_12_0                                 ; N/A          ;
;                         |thei_llvm_fpga_mem_memdep_12_atax1|                                                                  ; 8.2 (0.0)            ; 9.7 (0.0)                        ; 1.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 13 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_memdep_12_atax10|thei_llvm_fpga_mem_memdep_12_atax1                                                                                                                                                                                                                                                                                                                                             ; lsu_top                                                          ; N/A          ;
;                            |pipelined_write|                                                                                  ; 8.2 (6.3)            ; 9.7 (6.3)                        ; 1.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (10)             ; 13 (6)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_memdep_12_atax10|thei_llvm_fpga_mem_memdep_12_atax1|pipelined_write                                                                                                                                                                                                                                                                                                                             ; lsu_pipelined_write                                              ; N/A          ;
;                               |nop_fifo|                                                                                      ; 1.8 (0.0)            ; 3.3 (0.0)                        ; 1.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_memdep_12_atax10|thei_llvm_fpga_mem_memdep_12_atax1|pipelined_write|nop_fifo                                                                                                                                                                                                                                                                                                                    ; hld_fifo                                                         ; N/A          ;
;                                  |llreg.acl_low_latency_fifo_inst|                                                            ; 1.8 (1.5)            ; 3.3 (2.0)                        ; 1.6 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 7 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_memdep_12_atax10|thei_llvm_fpga_mem_memdep_12_atax1|pipelined_write|nop_fifo|llreg.acl_low_latency_fifo_inst                                                                                                                                                                                                                                                                                    ; acl_low_latency_fifo                                             ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                  ; 0.2 (0.2)            ; 1.3 (1.3)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_memdep_12_atax10|thei_llvm_fpga_mem_memdep_12_atax1|pipelined_write|nop_fifo|llreg.acl_low_latency_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                             ; acl_reset_handler                                                ; N/A          ;
;                      |thei_llvm_fpga_mem_memdep_13_atax12|                                                                    ; 8.2 (0.0)            ; 10.0 (0.0)                       ; 1.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 13 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_memdep_13_atax12                                                                                                                                                                                                                                                                                                                                                                                ; atax_i_llvm_fpga_mem_memdep_13_0                                 ; N/A          ;
;                         |thei_llvm_fpga_mem_memdep_13_atax1|                                                                  ; 8.2 (0.0)            ; 10.0 (0.0)                       ; 1.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 13 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_memdep_13_atax12|thei_llvm_fpga_mem_memdep_13_atax1                                                                                                                                                                                                                                                                                                                                             ; lsu_top                                                          ; N/A          ;
;                            |pipelined_write|                                                                                  ; 8.2 (6.5)            ; 10.0 (6.5)                       ; 1.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (10)             ; 13 (6)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_memdep_13_atax12|thei_llvm_fpga_mem_memdep_13_atax1|pipelined_write                                                                                                                                                                                                                                                                                                                             ; lsu_pipelined_write                                              ; N/A          ;
;                               |nop_fifo|                                                                                      ; 1.8 (0.0)            ; 3.5 (0.0)                        ; 1.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_memdep_13_atax12|thei_llvm_fpga_mem_memdep_13_atax1|pipelined_write|nop_fifo                                                                                                                                                                                                                                                                                                                    ; hld_fifo                                                         ; N/A          ;
;                                  |llreg.acl_low_latency_fifo_inst|                                                            ; 1.8 (1.5)            ; 3.5 (2.0)                        ; 1.8 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 7 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_memdep_13_atax12|thei_llvm_fpga_mem_memdep_13_atax1|pipelined_write|nop_fifo|llreg.acl_low_latency_fifo_inst                                                                                                                                                                                                                                                                                    ; acl_low_latency_fifo                                             ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                  ; 0.2 (0.2)            ; 1.5 (1.5)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_memdep_13_atax12|thei_llvm_fpga_mem_memdep_13_atax1|pipelined_write|nop_fifo|llreg.acl_low_latency_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                             ; acl_reset_handler                                                ; N/A          ;
;                      |thei_llvm_fpga_mem_memdep_atax8|                                                                        ; 6.5 (0.0)            ; 8.2 (0.0)                        ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 13 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_memdep_atax8                                                                                                                                                                                                                                                                                                                                                                                    ; atax_i_llvm_fpga_mem_memdep_0                                    ; N/A          ;
;                         |thei_llvm_fpga_mem_memdep_atax1|                                                                     ; 6.5 (0.0)            ; 8.2 (0.0)                        ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 13 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_memdep_atax8|thei_llvm_fpga_mem_memdep_atax1                                                                                                                                                                                                                                                                                                                                                    ; lsu_top                                                          ; N/A          ;
;                            |pipelined_write|                                                                                  ; 6.5 (4.7)            ; 8.2 (4.7)                        ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (8)              ; 13 (6)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_memdep_atax8|thei_llvm_fpga_mem_memdep_atax1|pipelined_write                                                                                                                                                                                                                                                                                                                                    ; lsu_pipelined_write                                              ; N/A          ;
;                               |nop_fifo|                                                                                      ; 1.5 (0.0)            ; 3.5 (0.0)                        ; 2.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_memdep_atax8|thei_llvm_fpga_mem_memdep_atax1|pipelined_write|nop_fifo                                                                                                                                                                                                                                                                                                                           ; hld_fifo                                                         ; N/A          ;
;                                  |llreg.acl_low_latency_fifo_inst|                                                            ; 1.5 (1.5)            ; 3.5 (2.0)                        ; 2.0 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 7 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_memdep_atax8|thei_llvm_fpga_mem_memdep_atax1|pipelined_write|nop_fifo|llreg.acl_low_latency_fifo_inst                                                                                                                                                                                                                                                                                           ; acl_low_latency_fifo                                             ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                  ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_memdep_atax8|thei_llvm_fpga_mem_memdep_atax1|pipelined_write|nop_fifo|llreg.acl_low_latency_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                    ; acl_reset_handler                                                ; N/A          ;
;                      |thei_llvm_fpga_mem_unnamed_atax6_atax6|                                                                 ; 153.1 (0.0)          ; 194.8 (0.0)                      ; 43.7 (0.0)                                        ; 2.0 (0.0)                        ; 80.0 (0.0)           ; 133 (0)             ; 187 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6                                                                                                                                                                                                                                                                                                                                                                             ; atax_i_llvm_fpga_mem_unnamed_6_atax0                             ; N/A          ;
;                         |thei_llvm_fpga_mem_unnamed_atax6_atax1|                                                              ; 149.1 (0.0)          ; 183.2 (0.0)                      ; 36.0 (0.0)                                        ; 1.9 (0.0)                        ; 80.0 (0.0)           ; 132 (0)             ; 154 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1                                                                                                                                                                                                                                                                                                                                      ; lsu_top                                                          ; N/A          ;
;                            |pipelined_read|                                                                                   ; 149.1 (14.8)         ; 183.2 (18.6)                     ; 36.0 (4.0)                                        ; 1.9 (0.2)                        ; 80.0 (0.0)           ; 132 (43)            ; 154 (6)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read                                                                                                                                                                                                                                                                                                                       ; lsu_pipelined_read                                               ; N/A          ;
;                               |data_fifo|                                                                                     ; 34.1 (0.0)           ; 43.2 (0.0)                       ; 9.7 (0.0)                                         ; 0.6 (0.0)                        ; 20.0 (0.0)           ; 23 (0)              ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|data_fifo                                                                                                                                                                                                                                                                                                             ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                                 ; 34.1 (3.0)           ; 43.2 (3.3)                       ; 9.7 (0.7)                                         ; 0.6 (0.3)                        ; 20.0 (0.0)           ; 23 (4)              ; 39 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                  ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                  ; 0.1 (0.1)            ; 1.3 (1.3)                        ; 1.3 (1.3)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                           ; acl_reset_handler                                                ; N/A          ;
;                                     |addr_match_inst|                                                                         ; 5.0 (5.0)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                  ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                               ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                           ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_ram.gen_mlab.altdpram_component|                                                     ; 20.0 (0.0)           ; 20.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                                                              ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                       ; 20.0 (20.0)          ; 20.0 (20.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (20.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                                               ; dpram_kp42                                                       ; N/A          ;
;                                     |gen_real_stall_out.stall_out_inst|                                                       ; 5.0 (5.0)            ; 7.5 (6.0)                        ; 2.7 (1.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                               ; -0.0 (-0.0)          ; 1.5 (1.5)                        ; 1.7 (1.7)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                         ; acl_reset_handler                                                ; N/A          ;
;                                     |ram_rd_addr_inst|                                                                        ; 0.5 (0.0)            ; 2.0 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                 ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                            ; 0.5 (0.5)            ; 2.0 (2.0)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                       ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |ram_wr_addr_inst|                                                                        ; 0.5 (0.0)            ; 2.5 (0.0)                        ; 2.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                 ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                            ; 0.5 (0.5)            ; 2.5 (2.5)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                       ; fibonacci_lfsr                                                   ; N/A          ;
;                               |input_fifo|                                                                                    ; 52.3 (0.0)           ; 62.8 (0.0)                       ; 10.5 (0.0)                                        ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 22 (0)              ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|input_fifo                                                                                                                                                                                                                                                                                                            ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                                 ; 52.3 (1.5)           ; 62.8 (2.5)                       ; 10.5 (1.0)                                        ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 22 (3)              ; 39 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                 ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                  ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                          ; acl_reset_handler                                                ; N/A          ;
;                                     |addr_match_inst|                                                                         ; 5.0 (5.0)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                 ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                               ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                          ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_ram.gen_mlab.altdpram_component|                                                     ; 40.0 (0.0)           ; 40.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                                                             ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                       ; 40.0 (40.0)          ; 40.0 (40.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (40.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                                              ; dpram_pp42                                                       ; N/A          ;
;                                     |gen_real_stall_out.stall_out_inst|                                                       ; 4.8 (5.0)            ; 7.5 (6.0)                        ; 2.7 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                               ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                               ; -0.2 (-0.2)          ; 1.5 (1.5)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                        ; acl_reset_handler                                                ; N/A          ;
;                                     |ram_rd_addr_inst|                                                                        ; 0.5 (0.0)            ; 2.5 (0.0)                        ; 2.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                            ; 0.5 (0.5)            ; 2.5 (2.5)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                      ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |ram_wr_addr_inst|                                                                        ; 0.5 (0.0)            ; 2.3 (0.0)                        ; 1.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                            ; 0.5 (0.5)            ; 2.3 (2.3)                        ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                      ; fibonacci_lfsr                                                   ; N/A          ;
;                               |nop_fifo|                                                                                      ; 27.5 (0.0)           ; 31.5 (0.0)                       ; 5.2 (0.0)                                         ; 1.1 (0.0)                        ; 10.0 (0.0)           ; 26 (0)              ; 40 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|nop_fifo                                                                                                                                                                                                                                                                                                              ; hld_fifo                                                         ; N/A          ;
;                                  |llram.acl_latency_one_ram_fifo_inst|                                                        ; 27.5 (3.9)           ; 31.5 (4.4)                       ; 5.2 (0.7)                                         ; 1.1 (0.1)                        ; 10.0 (0.0)           ; 26 (7)              ; 40 (4)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst                                                                                                                                                                                                                                                                          ; acl_latency_one_ram_fifo                                         ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                  ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                   ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_mlab.gen_mlab_reg.altdpram_component|                                                ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component                                                                                                                                                                                                                                 ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                       ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated                                                                                                                                                                                                                  ; dpram_m242                                                       ; N/A          ;
;                                     |gen_occ_gte_three_E.occ_gte_three_inst|                                                  ; 5.3 (5.5)            ; 6.3 (5.0)                        ; 1.5 (0.0)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst                                                                                                                                                                                                                                   ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                               ; -0.2 (-0.2)          ; 1.3 (1.3)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst                                                                                                                                                                                                            ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_real_stall_out.stall_out_inst|                                                       ; 5.2 (5.0)            ; 6.2 (5.0)                        ; 1.5 (0.5)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                        ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                               ; 0.2 (0.2)            ; 1.2 (1.2)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                 ; acl_reset_handler                                                ; N/A          ;
;                                     |m20k_rdaddr_inst|                                                                        ; 1.5 (0.0)            ; 1.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst                                                                                                                                                                                                                                                         ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                            ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst                                                                                                                                                                                                                                               ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |m20k_wraddr_inst|                                                                        ; 1.5 (0.0)            ; 1.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst                                                                                                                                                                                                                                                         ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                            ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst                                                                                                                                                                                                                                               ; fibonacci_lfsr                                                   ; N/A          ;
;                               |req_fifo|                                                                                      ; 20.5 (0.0)           ; 27.2 (0.0)                       ; 6.7 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 18 (0)              ; 30 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|req_fifo                                                                                                                                                                                                                                                                                                              ; hld_fifo                                                         ; N/A          ;
;                                  |llram.acl_latency_one_ram_fifo_inst|                                                        ; 20.5 (4.3)           ; 27.2 (5.2)                       ; 6.7 (0.8)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 18 (8)              ; 30 (6)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst                                                                                                                                                                                                                                                                          ; acl_latency_one_ram_fifo                                         ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                  ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                   ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_mlab.gen_mlab_reg.altdpram_component|                                                ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component                                                                                                                                                                                                                                 ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                       ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated                                                                                                                                                                                                                  ; dpram_m242                                                       ; N/A          ;
;                                     |gen_occ_gte_three_E.occ_gte_three_inst|                                                  ; 5.2 (5.2)            ; 7.5 (6.0)                        ; 2.3 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst                                                                                                                                                                                                                                   ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                               ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst                                                                                                                                                                                                            ; acl_reset_handler                                                ; N/A          ;
;                                     |m20k_rdaddr_inst|                                                                        ; 0.5 (0.0)            ; 1.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst                                                                                                                                                                                                                                                         ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                            ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst                                                                                                                                                                                                                                               ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |m20k_wraddr_inst|                                                                        ; 0.5 (0.0)            ; 1.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst                                                                                                                                                                                                                                                         ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                            ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst                                                                                                                                                                                                                                               ; fibonacci_lfsr                                                   ; N/A          ;
;                         |thereaddata_reg_unnamed_atax6_atax0|                                                                 ; 4.0 (4.0)            ; 11.5 (11.5)                      ; 7.7 (7.7)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 1 (1)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thereaddata_reg_unnamed_atax6_atax0                                                                                                                                                                                                                                                                                                                                         ; atax_readdata_reg_unnamed_6_atax0                                ; N/A          ;
;                      |thei_llvm_fpga_pipeline_keep_going90_atax0|                                                             ; 1.0 (0.0)            ; 1.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_pipeline_keep_going90_atax0                                                                                                                                                                                                                                                                                                                                                                         ; atax_i_llvm_fpga_pipeline_keep_going90_0                         ; N/A          ;
;                         |thei_llvm_fpga_pipeline_keep_going90_atax0_reg|                                                      ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_pipeline_keep_going90_atax0|thei_llvm_fpga_pipeline_keep_going90_atax0_reg                                                                                                                                                                                                                                                                                                                          ; atax_i_llvm_fpga_pipeline_keep_going90_0_reg                     ; N/A          ;
;                         |thei_llvm_fpga_pipeline_keep_going90_atax1|                                                          ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_pipeline_keep_going90_atax0|thei_llvm_fpga_pipeline_keep_going90_atax1                                                                                                                                                                                                                                                                                                                              ; acl_pipeline                                                     ; N/A          ;
;                            |asr|                                                                                              ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_pipeline_keep_going90_atax0|thei_llvm_fpga_pipeline_keep_going90_atax1|asr                                                                                                                                                                                                                                                                                                                          ; acl_staging_reg                                                  ; N/A          ;
;                      |thei_llvm_fpga_pop_i32_i_040_pop17_atax3|                                                               ; 16.7 (0.0)           ; 16.7 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_pop_i32_i_040_pop17_atax3                                                                                                                                                                                                                                                                                                                                                                           ; atax_i_llvm_fpga_pop_i32_i_040_pop17_0                           ; N/A          ;
;                         |thei_llvm_fpga_pop_i32_i_040_pop17_atax3_reg|                                                        ; 16.7 (16.7)          ; 16.7 (16.7)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_pop_i32_i_040_pop17_atax3|thei_llvm_fpga_pop_i32_i_040_pop17_atax3_reg                                                                                                                                                                                                                                                                                                                              ; atax_i_llvm_fpga_pop_i32_i_040_pop17_3_reg                       ; N/A          ;
;                      |thei_llvm_fpga_pop_i7_fpga_indvars_iv18_pop16_atax13|                                                   ; 4.8 (0.0)            ; 4.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 8 (0)               ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_pop_i7_fpga_indvars_iv18_pop16_atax13                                                                                                                                                                                                                                                                                                                                                               ; atax_i_llvm_fpga_pop_i7_fpga_indvars_iv18_pop16_0                ; N/A          ;
;                         |thei_llvm_fpga_pop_i7_fpga_indvars_iv18_pop16_atax1|                                                 ; 1.9 (1.9)            ; 1.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_pop_i7_fpga_indvars_iv18_pop16_atax13|thei_llvm_fpga_pop_i7_fpga_indvars_iv18_pop16_atax1                                                                                                                                                                                                                                                                                                           ; acl_pop                                                          ; N/A          ;
;                         |thei_llvm_fpga_pop_i7_fpga_indvars_iv18_pop16_atax13_reg|                                            ; 2.9 (2.9)            ; 2.8 (2.8)                        ; 0.0 (0.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 1 (1)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_pop_i7_fpga_indvars_iv18_pop16_atax13|thei_llvm_fpga_pop_i7_fpga_indvars_iv18_pop16_atax13_reg                                                                                                                                                                                                                                                                                                      ; atax_i_llvm_fpga_pop_i7_fpga_indvars_iv18_pop16_13_reg           ; N/A          ;
;                      |thei_llvm_fpga_push_i1_notexitcond91_atax17|                                                            ; 0.8 (0.0)            ; 0.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_push_i1_notexitcond91_atax17                                                                                                                                                                                                                                                                                                                                                                        ; atax_i_llvm_fpga_push_i1_notexitcond91_0                         ; N/A          ;
;                         |thei_llvm_fpga_push_i1_notexitcond91_atax1|                                                          ; 0.8 (0.0)            ; 0.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_push_i1_notexitcond91_atax17|thei_llvm_fpga_push_i1_notexitcond91_atax1                                                                                                                                                                                                                                                                                                                             ; acl_push                                                         ; N/A          ;
;                            |staging_reg|                                                                                      ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_push_i1_notexitcond91_atax17|thei_llvm_fpga_push_i1_notexitcond91_atax1|staging_reg                                                                                                                                                                                                                                                                                                                 ; acl_staging_reg                                                  ; N/A          ;
;                      |thei_llvm_fpga_push_i32_i_040_push17_atax21|                                                            ; 35.3 (0.0)           ; 44.2 (0.0)                       ; 8.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 103 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_push_i32_i_040_push17_atax21                                                                                                                                                                                                                                                                                                                                                                        ; atax_i_llvm_fpga_push_i32_i_040_push17_0                         ; N/A          ;
;                         |thei_llvm_fpga_push_i32_i_040_push17_atax1|                                                          ; 35.3 (0.0)           ; 44.2 (0.0)                       ; 8.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 103 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_push_i32_i_040_push17_atax21|thei_llvm_fpga_push_i32_i_040_push17_atax1                                                                                                                                                                                                                                                                                                                             ; acl_push                                                         ; N/A          ;
;                            |fifo|                                                                                             ; 35.3 (0.0)           ; 44.2 (0.0)                       ; 8.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 103 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_push_i32_i_040_push17_atax21|thei_llvm_fpga_push_i32_i_040_push17_atax1|fifo                                                                                                                                                                                                                                                                                                                        ; acl_data_fifo                                                    ; N/A          ;
;                               |fifo|                                                                                          ; 29.8 (0.3)           ; 29.8 (0.3)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (1)              ; 70 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_push_i32_i_040_push17_atax21|thei_llvm_fpga_push_i32_i_040_push17_atax1|fifo|fifo                                                                                                                                                                                                                                                                                                                   ; acl_data_fifo                                                    ; N/A          ;
;                                  |fifo|                                                                                       ; 29.5 (29.5)          ; 29.5 (29.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 70 (70)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_push_i32_i_040_push17_atax21|thei_llvm_fpga_push_i32_i_040_push17_atax1|fifo|fifo|fifo                                                                                                                                                                                                                                                                                                              ; acl_ll_fifo                                                      ; N/A          ;
;                               |staging_reg|                                                                                   ; 5.3 (5.3)            ; 14.3 (14.3)                      ; 9.0 (9.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_push_i32_i_040_push17_atax21|thei_llvm_fpga_push_i32_i_040_push17_atax1|fifo|staging_reg                                                                                                                                                                                                                                                                                                            ; acl_staging_reg                                                  ; N/A          ;
;                      |thei_llvm_fpga_push_i7_fpga_indvars_iv18_push16_atax19|                                                 ; 13.5 (0.0)           ; 16.7 (0.0)                       ; 3.3 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 28 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_push_i7_fpga_indvars_iv18_push16_atax19                                                                                                                                                                                                                                                                                                                                                             ; atax_i_llvm_fpga_push_i7_fpga_indvars_iv18_push16_0              ; N/A          ;
;                         |thei_llvm_fpga_push_i7_fpga_indvars_iv18_push16_atax1|                                               ; 13.5 (0.0)           ; 16.7 (0.0)                       ; 3.3 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 28 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_push_i7_fpga_indvars_iv18_push16_atax19|thei_llvm_fpga_push_i7_fpga_indvars_iv18_push16_atax1                                                                                                                                                                                                                                                                                                       ; acl_push                                                         ; N/A          ;
;                            |fifo|                                                                                             ; 13.5 (0.0)           ; 16.7 (0.0)                       ; 3.3 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 28 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_push_i7_fpga_indvars_iv18_push16_atax19|thei_llvm_fpga_push_i7_fpga_indvars_iv18_push16_atax1|fifo                                                                                                                                                                                                                                                                                                  ; acl_data_fifo                                                    ; N/A          ;
;                               |fifo|                                                                                          ; 10.8 (0.5)           ; 10.8 (0.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (1)              ; 20 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_push_i7_fpga_indvars_iv18_push16_atax19|thei_llvm_fpga_push_i7_fpga_indvars_iv18_push16_atax1|fifo|fifo                                                                                                                                                                                                                                                                                             ; acl_data_fifo                                                    ; N/A          ;
;                                  |fifo|                                                                                       ; 10.3 (10.3)          ; 10.3 (10.3)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_push_i7_fpga_indvars_iv18_push16_atax19|thei_llvm_fpga_push_i7_fpga_indvars_iv18_push16_atax1|fifo|fifo|fifo                                                                                                                                                                                                                                                                                        ; acl_ll_fifo                                                      ; N/A          ;
;                               |staging_reg|                                                                                   ; 2.7 (2.7)            ; 5.8 (5.8)                        ; 3.3 (3.3)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 4 (4)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_push_i7_fpga_indvars_iv18_push16_atax19|thei_llvm_fpga_push_i7_fpga_indvars_iv18_push16_atax1|fifo|staging_reg                                                                                                                                                                                                                                                                                      ; acl_staging_reg                                                  ; N/A          ;
;                      |theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|                                                   ; 18.0 (0.0)           ; 27.5 (0.0)                       ; 10.0 (0.0)                                        ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 33 (0)              ; 47 (0)                    ; 0 (0)         ; 384               ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo                                                                                                                                                                                                                                                                                                                                                               ; acl_data_fifo                                                    ; N/A          ;
;                         |fifo|                                                                                                ; 18.0 (0.0)           ; 27.5 (0.0)                       ; 10.0 (0.0)                                        ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 33 (0)              ; 47 (0)                    ; 0 (0)         ; 384               ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|fifo                                                                                                                                                                                                                                                                                                                                                          ; acl_fifo                                                         ; N/A          ;
;                            |hld_fifo_inst|                                                                                    ; 18.0 (0.0)           ; 27.5 (0.0)                       ; 10.0 (0.0)                                        ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 33 (0)              ; 47 (0)                    ; 0 (0)         ; 384               ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|fifo|hld_fifo_inst                                                                                                                                                                                                                                                                                                                                            ; hld_fifo                                                         ; N/A          ;
;                               |ms.acl_mid_speed_fifo_inst|                                                                    ; 18.0 (3.3)           ; 27.5 (5.0)                       ; 10.0 (1.8)                                        ; 0.5 (0.2)                        ; 0.0 (0.0)            ; 33 (5)              ; 47 (3)                    ; 0 (0)         ; 384               ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                                 ; acl_mid_speed_fifo                                               ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                     ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                          ; acl_reset_handler                                                ; N/A          ;
;                                  |addr_match_inst|                                                                            ; 6.2 (6.0)            ; 7.5 (6.0)                        ; 1.5 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 14 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                                 ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                  ; 0.2 (0.2)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                          ; acl_reset_handler                                                ; N/A          ;
;                                  |gen_ram.gen_m20k.altera_syncram|                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 384               ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram                                                                                                                                                                                                                                                                                 ; altera_syncram                                                   ; N/A          ;
;                                     |auto_generated|                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 384               ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated                                                                                                                                                                                                                                                                  ; altera_syncram_s082                                              ; N/A          ;
;                                        |altsyncram1|                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 384               ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1                                                                                                                                                                                                                                                      ; altsyncram_76c4                                                  ; N/A          ;
;                                  |gen_real_stall_out.stall_out_inst|                                                          ; 6.5 (6.3)            ; 9.0 (7.5)                        ; 2.7 (1.2)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 15 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                                               ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                  ; 0.2 (0.2)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                        ; acl_reset_handler                                                ; N/A          ;
;                                  |ram_rd_addr_inst|                                                                           ; 1.5 (0.0)            ; 2.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                                                ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                               ; 1.5 (1.5)            ; 2.5 (2.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                      ; fibonacci_lfsr                                                   ; N/A          ;
;                                  |ram_wr_addr_inst|                                                                           ; 0.5 (0.0)            ; 2.0 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                                                ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                               ; 0.5 (0.5)            ; 2.0 (2.0)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                      ; fibonacci_lfsr                                                   ; N/A          ;
;                      |theredist1_i_notcmp88_atax16_q_33_fifo|                                                                 ; 17.0 (0.0)           ; 26.7 (0.0)                       ; 9.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 47 (0)                    ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist1_i_notcmp88_atax16_q_33_fifo                                                                                                                                                                                                                                                                                                                                                                             ; acl_data_fifo                                                    ; N/A          ;
;                         |fifo|                                                                                                ; 17.0 (0.0)           ; 26.7 (0.0)                       ; 9.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 47 (0)                    ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist1_i_notcmp88_atax16_q_33_fifo|fifo                                                                                                                                                                                                                                                                                                                                                                        ; acl_fifo                                                         ; N/A          ;
;                            |hld_fifo_inst|                                                                                    ; 17.0 (0.0)           ; 26.7 (0.0)                       ; 9.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 47 (0)                    ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist1_i_notcmp88_atax16_q_33_fifo|fifo|hld_fifo_inst                                                                                                                                                                                                                                                                                                                                                          ; hld_fifo                                                         ; N/A          ;
;                               |ms.acl_mid_speed_fifo_inst|                                                                    ; 17.0 (1.8)           ; 26.7 (3.5)                       ; 9.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (4)              ; 47 (3)                    ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist1_i_notcmp88_atax16_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                                               ; acl_mid_speed_fifo                                               ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                     ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist1_i_notcmp88_atax16_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                        ; acl_reset_handler                                                ; N/A          ;
;                                  |addr_match_inst|                                                                            ; 7.0 (7.0)            ; 9.0 (7.5)                        ; 2.0 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 14 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist1_i_notcmp88_atax16_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                                               ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                  ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist1_i_notcmp88_atax16_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                        ; acl_reset_handler                                                ; N/A          ;
;                                  |gen_ram.gen_m20k.altera_syncram|                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist1_i_notcmp88_atax16_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram                                                                                                                                                                                                                                                                                               ; altera_syncram                                                   ; N/A          ;
;                                     |auto_generated|                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist1_i_notcmp88_atax16_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated                                                                                                                                                                                                                                                                                ; altera_syncram_at72                                              ; N/A          ;
;                                        |altsyncram1|                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist1_i_notcmp88_atax16_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1                                                                                                                                                                                                                                                                    ; altsyncram_l2c4                                                  ; N/A          ;
;                                  |gen_real_stall_out.stall_out_inst|                                                          ; 6.0 (6.0)            ; 8.2 (6.7)                        ; 2.2 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 15 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist1_i_notcmp88_atax16_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                                                             ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                  ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist1_i_notcmp88_atax16_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                      ; acl_reset_handler                                                ; N/A          ;
;                                  |ram_rd_addr_inst|                                                                           ; 1.7 (0.0)            ; 2.5 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist1_i_notcmp88_atax16_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                                                              ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                               ; 1.7 (1.7)            ; 2.5 (2.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist1_i_notcmp88_atax16_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                                    ; fibonacci_lfsr                                                   ; N/A          ;
;                                  |ram_wr_addr_inst|                                                                           ; 0.5 (0.0)            ; 2.0 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist1_i_notcmp88_atax16_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                                                              ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                               ; 0.5 (0.5)            ; 2.0 (2.0)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist1_i_notcmp88_atax16_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                                    ; fibonacci_lfsr                                                   ; N/A          ;
;                      |theredist2_i_idxprom_atax4_vt_join_q_33_fifo|                                                           ; 19.3 (0.0)           ; 28.2 (0.0)                       ; 8.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (0)              ; 47 (0)                    ; 0 (0)         ; 3584              ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist2_i_idxprom_atax4_vt_join_q_33_fifo                                                                                                                                                                                                                                                                                                                                                                       ; acl_data_fifo                                                    ; N/A          ;
;                         |fifo|                                                                                                ; 19.3 (0.0)           ; 28.2 (0.0)                       ; 8.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (0)              ; 47 (0)                    ; 0 (0)         ; 3584              ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist2_i_idxprom_atax4_vt_join_q_33_fifo|fifo                                                                                                                                                                                                                                                                                                                                                                  ; acl_fifo                                                         ; N/A          ;
;                            |hld_fifo_inst|                                                                                    ; 19.3 (0.0)           ; 28.2 (0.0)                       ; 8.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (0)              ; 47 (0)                    ; 0 (0)         ; 3584              ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist2_i_idxprom_atax4_vt_join_q_33_fifo|fifo|hld_fifo_inst                                                                                                                                                                                                                                                                                                                                                    ; hld_fifo                                                         ; N/A          ;
;                               |ms.acl_mid_speed_fifo_inst|                                                                    ; 19.3 (2.7)           ; 28.2 (3.2)                       ; 8.8 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (5)              ; 47 (3)                    ; 0 (0)         ; 3584              ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist2_i_idxprom_atax4_vt_join_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                                         ; acl_mid_speed_fifo                                               ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                     ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist2_i_idxprom_atax4_vt_join_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                  ; acl_reset_handler                                                ; N/A          ;
;                                  |addr_match_inst|                                                                            ; 7.3 (7.0)            ; 9.0 (7.5)                        ; 1.7 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 14 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist2_i_idxprom_atax4_vt_join_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                                         ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                  ; 0.3 (0.3)            ; 1.5 (1.5)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist2_i_idxprom_atax4_vt_join_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                  ; acl_reset_handler                                                ; N/A          ;
;                                  |gen_ram.gen_m20k.altera_syncram|                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3584              ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist2_i_idxprom_atax4_vt_join_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram                                                                                                                                                                                                                                                                                         ; altera_syncram                                                   ; N/A          ;
;                                     |auto_generated|                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3584              ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist2_i_idxprom_atax4_vt_join_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated                                                                                                                                                                                                                                                                          ; altera_syncram_s082                                              ; N/A          ;
;                                        |altsyncram1|                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3584              ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist2_i_idxprom_atax4_vt_join_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1                                                                                                                                                                                                                                                              ; altsyncram_76c4                                                  ; N/A          ;
;                                  |gen_real_stall_out.stall_out_inst|                                                          ; 5.8 (6.0)            ; 8.0 (6.5)                        ; 2.2 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 15 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist2_i_idxprom_atax4_vt_join_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                                                       ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                  ; -0.2 (-0.2)          ; 1.5 (1.5)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist2_i_idxprom_atax4_vt_join_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                ; acl_reset_handler                                                ; N/A          ;
;                                  |ram_rd_addr_inst|                                                                           ; 1.8 (0.0)            ; 3.5 (0.0)                        ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist2_i_idxprom_atax4_vt_join_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                                                        ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                               ; 1.8 (1.8)            ; 3.5 (3.5)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist2_i_idxprom_atax4_vt_join_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                              ; fibonacci_lfsr                                                   ; N/A          ;
;                                  |ram_wr_addr_inst|                                                                           ; 1.7 (0.0)            ; 3.0 (0.0)                        ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist2_i_idxprom_atax4_vt_join_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                                                        ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                               ; 1.7 (1.7)            ; 3.0 (3.0)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist2_i_idxprom_atax4_vt_join_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                              ; fibonacci_lfsr                                                   ; N/A          ;
;                |thebb_atax_B3_sr_1_aunroll_x|                                                                                 ; 1.8 (1.8)            ; 2.2 (2.2)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_sr_1_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                          ; atax_bb_B3_sr_1                                                  ; N/A          ;
;                |thebb_atax_B4_aunroll_x|                                                                                      ; 965.5 (0.0)          ; 1163.8 (0.0)                     ; 207.2 (0.0)                                       ; 8.8 (0.0)                        ; 320.0 (0.0)          ; 1089 (0)            ; 1166 (0)                  ; 0 (0)         ; 832               ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                               ; atax_bb_B4                                                       ; N/A          ;
;                   |theatax_B4_branch|                                                                                         ; 0.8 (0.8)            ; 1.5 (1.5)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|theatax_B4_branch                                                                                                                                                                                                                                                                                                                                                                                                                             ; atax_B4_branch                                                   ; N/A          ;
;                   |theatax_B4_merge|                                                                                          ; 1.3 (1.3)            ; 1.4 (1.4)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|theatax_B4_merge                                                                                                                                                                                                                                                                                                                                                                                                                              ; atax_B4_merge                                                    ; N/A          ;
;                   |thebb_atax_B4_stall_region|                                                                                ; 963.3 (9.3)          ; 1160.9 (10.0)                    ; 206.4 (0.7)                                       ; 8.8 (0.0)                        ; 320.0 (0.0)          ; 1084 (14)           ; 1164 (6)                  ; 0 (0)         ; 832               ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                    ; atax_bb_B4_stall_region                                          ; N/A          ;
;                      |theatax_B4_merge_reg_aunroll_x|                                                                         ; 29.4 (29.4)          ; 29.6 (29.6)                      ; 0.4 (0.4)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 1 (1)               ; 59 (59)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|theatax_B4_merge_reg_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                     ; atax_B4_merge_reg                                                ; N/A          ;
;                      |thecoalesced_delay_0_fifo|                                                                              ; 18.0 (0.0)           ; 24.3 (0.0)                       ; 6.8 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 31 (0)              ; 47 (0)                    ; 0 (0)         ; 704               ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo                                                                                                                                                                                                                                                                                                                                                                                          ; acl_data_fifo                                                    ; N/A          ;
;                         |fifo|                                                                                                ; 18.0 (0.0)           ; 24.3 (0.0)                       ; 6.8 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 31 (0)              ; 47 (0)                    ; 0 (0)         ; 704               ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|fifo                                                                                                                                                                                                                                                                                                                                                                                     ; acl_fifo                                                         ; N/A          ;
;                            |hld_fifo_inst|                                                                                    ; 18.0 (0.0)           ; 24.3 (0.0)                       ; 6.8 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 31 (0)              ; 47 (0)                    ; 0 (0)         ; 704               ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst                                                                                                                                                                                                                                                                                                                                                                       ; hld_fifo                                                         ; N/A          ;
;                               |ms.acl_mid_speed_fifo_inst|                                                                    ; 18.0 (2.1)           ; 24.3 (3.0)                       ; 6.8 (1.0)                                         ; 0.5 (0.1)                        ; 0.0 (0.0)            ; 31 (4)              ; 47 (3)                    ; 0 (0)         ; 704               ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                                                            ; acl_mid_speed_fifo                                               ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                     ; 0.2 (0.2)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                     ; acl_reset_handler                                                ; N/A          ;
;                                  |addr_match_inst|                                                                            ; 6.2 (6.0)            ; 7.5 (6.0)                        ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 14 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                                                            ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                  ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                     ; acl_reset_handler                                                ; N/A          ;
;                                  |gen_ram.gen_m20k.altera_syncram|                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 704               ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram                                                                                                                                                                                                                                                                                                            ; altera_syncram                                                   ; N/A          ;
;                                     |auto_generated|                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 704               ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated                                                                                                                                                                                                                                                                                             ; altera_syncram_u082                                              ; N/A          ;
;                                        |altsyncram1|                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 704               ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1                                                                                                                                                                                                                                                                                 ; altsyncram_96c4                                                  ; N/A          ;
;                                  |gen_real_stall_out.stall_out_inst|                                                          ; 6.0 (6.0)            ; 7.8 (6.3)                        ; 2.0 (0.3)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 15 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                                                                          ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                  ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.7 (1.7)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                   ; acl_reset_handler                                                ; N/A          ;
;                                  |ram_rd_addr_inst|                                                                           ; 2.0 (0.0)            ; 2.5 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                                                                           ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                               ; 2.0 (2.0)            ; 2.5 (2.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                                                 ; fibonacci_lfsr                                                   ; N/A          ;
;                                  |ram_wr_addr_inst|                                                                           ; 1.5 (0.0)            ; 2.0 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                                                                           ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                               ; 1.5 (1.5)            ; 2.0 (2.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                                                 ; fibonacci_lfsr                                                   ; N/A          ;
;                      |thecoalesced_delay_1_fifo|                                                                              ; 18.0 (0.0)           ; 25.5 (0.0)                       ; 7.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (0)              ; 47 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo                                                                                                                                                                                                                                                                                                                                                                                          ; acl_data_fifo                                                    ; N/A          ;
;                         |fifo|                                                                                                ; 18.0 (0.0)           ; 25.5 (0.0)                       ; 7.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (0)              ; 47 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo                                                                                                                                                                                                                                                                                                                                                                                     ; acl_fifo                                                         ; N/A          ;
;                            |hld_fifo_inst|                                                                                    ; 18.0 (0.0)           ; 25.5 (0.0)                       ; 7.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (0)              ; 47 (0)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst                                                                                                                                                                                                                                                                                                                                                                       ; hld_fifo                                                         ; N/A          ;
;                               |ms.acl_mid_speed_fifo_inst|                                                                    ; 18.0 (2.3)           ; 25.5 (3.5)                       ; 7.5 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (4)              ; 47 (3)                    ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                                                            ; acl_mid_speed_fifo                                               ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                     ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                     ; acl_reset_handler                                                ; N/A          ;
;                                  |addr_match_inst|                                                                            ; 6.2 (6.0)            ; 7.5 (6.0)                        ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 14 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                                                            ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                  ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                     ; acl_reset_handler                                                ; N/A          ;
;                                  |gen_ram.gen_m20k.altera_syncram|                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram                                                                                                                                                                                                                                                                                                            ; altera_syncram                                                   ; N/A          ;
;                                     |auto_generated|                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated                                                                                                                                                                                                                                                                                             ; altera_syncram_ct72                                              ; N/A          ;
;                                        |altsyncram1|                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1                                                                                                                                                                                                                                                                                 ; altsyncram_n2c4                                                  ; N/A          ;
;                                  |gen_real_stall_out.stall_out_inst|                                                          ; 6.0 (6.0)            ; 8.5 (7.0)                        ; 2.5 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 15 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                                                                          ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                  ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                   ; acl_reset_handler                                                ; N/A          ;
;                                  |ram_rd_addr_inst|                                                                           ; 2.0 (0.0)            ; 2.5 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                                                                           ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                               ; 2.0 (2.0)            ; 2.5 (2.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                                                 ; fibonacci_lfsr                                                   ; N/A          ;
;                                  |ram_wr_addr_inst|                                                                           ; 1.5 (0.0)            ; 2.0 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                                                                           ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                               ; 1.5 (1.5)            ; 2.0 (2.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                                                 ; fibonacci_lfsr                                                   ; N/A          ;
;                      |thei_llvm_fpga_mem_memdep_6_atax9_aunroll_x|                                                            ; 11.0 (0.0)           ; 13.2 (0.0)                       ; 2.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (0)              ; 18 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_memdep_6_atax9_aunroll_x                                                                                                                                                                                                                                                                                                                                                                        ; atax_i_llvm_fpga_mem_memdep_6_0                                  ; N/A          ;
;                         |thei_llvm_fpga_mem_memdep_6_atax1|                                                                   ; 11.0 (0.0)           ; 13.2 (0.0)                       ; 2.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (0)              ; 18 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_memdep_6_atax9_aunroll_x|thei_llvm_fpga_mem_memdep_6_atax1                                                                                                                                                                                                                                                                                                                                      ; lsu_top                                                          ; N/A          ;
;                            |pipelined_write|                                                                                  ; 11.0 (7.2)           ; 13.2 (7.4)                       ; 2.2 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (12)             ; 18 (6)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_memdep_6_atax9_aunroll_x|thei_llvm_fpga_mem_memdep_6_atax1|pipelined_write                                                                                                                                                                                                                                                                                                                      ; lsu_pipelined_write                                              ; N/A          ;
;                               |nop_fifo|                                                                                      ; 3.8 (0.0)            ; 5.8 (0.0)                        ; 1.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_memdep_6_atax9_aunroll_x|thei_llvm_fpga_mem_memdep_6_atax1|pipelined_write|nop_fifo                                                                                                                                                                                                                                                                                                             ; hld_fifo                                                         ; N/A          ;
;                                  |llreg.acl_low_latency_fifo_inst|                                                            ; 3.8 (3.8)            ; 5.8 (4.2)                        ; 1.9 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_memdep_6_atax9_aunroll_x|thei_llvm_fpga_mem_memdep_6_atax1|pipelined_write|nop_fifo|llreg.acl_low_latency_fifo_inst                                                                                                                                                                                                                                                                             ; acl_low_latency_fifo                                             ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                  ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_memdep_6_atax9_aunroll_x|thei_llvm_fpga_mem_memdep_6_atax1|pipelined_write|nop_fifo|llreg.acl_low_latency_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                      ; acl_reset_handler                                                ; N/A          ;
;                      |thei_llvm_fpga_mem_unnamed_atax10_atax6|                                                                ; 164.5 (0.0)          ; 197.8 (0.0)                      ; 35.2 (0.0)                                        ; 1.8 (0.0)                        ; 80.0 (0.0)           ; 138 (0)             ; 188 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6                                                                                                                                                                                                                                                                                                                                                                            ; atax_i_llvm_fpga_mem_unnamed_10_atax0                            ; N/A          ;
;                         |thei_llvm_fpga_mem_unnamed_atax10_atax1|                                                             ; 160.1 (0.0)          ; 187.2 (0.0)                      ; 28.8 (0.0)                                        ; 1.8 (0.0)                        ; 80.0 (0.0)           ; 137 (0)             ; 155 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1                                                                                                                                                                                                                                                                                                                                    ; lsu_top                                                          ; N/A          ;
;                            |pipelined_read|                                                                                   ; 160.1 (20.2)         ; 187.2 (20.2)                     ; 28.8 (0.0)                                        ; 1.8 (0.0)                        ; 80.0 (0.0)           ; 137 (44)            ; 155 (6)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read                                                                                                                                                                                                                                                                                                                     ; lsu_pipelined_read                                               ; N/A          ;
;                               |data_fifo|                                                                                     ; 36.5 (0.0)           ; 43.5 (0.0)                       ; 7.5 (0.0)                                         ; 0.5 (0.0)                        ; 20.0 (0.0)           ; 23 (0)              ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|data_fifo                                                                                                                                                                                                                                                                                                           ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                                 ; 36.5 (2.5)           ; 43.5 (3.5)                       ; 7.5 (1.0)                                         ; 0.5 (0.0)                        ; 20.0 (0.0)           ; 23 (4)              ; 39 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                  ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                         ; acl_reset_handler                                                ; N/A          ;
;                                     |addr_match_inst|                                                                         ; 5.2 (5.0)            ; 6.5 (5.0)                        ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                               ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                         ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_ram.gen_mlab.altdpram_component|                                                     ; 20.0 (0.0)           ; 20.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                                                            ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                       ; 20.0 (20.0)          ; 20.0 (20.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (20.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                                             ; dpram_kp42                                                       ; N/A          ;
;                                     |gen_real_stall_out.stall_out_inst|                                                       ; 5.8 (6.0)            ; 7.5 (6.0)                        ; 2.2 (0.5)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                              ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                               ; -0.2 (-0.2)          ; 1.5 (1.5)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                       ; acl_reset_handler                                                ; N/A          ;
;                                     |ram_rd_addr_inst|                                                                        ; 1.5 (0.0)            ; 2.0 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                               ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                            ; 1.5 (1.5)            ; 2.0 (2.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                     ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |ram_wr_addr_inst|                                                                        ; 1.5 (0.0)            ; 2.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                               ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                            ; 1.5 (1.5)            ; 2.5 (2.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                     ; fibonacci_lfsr                                                   ; N/A          ;
;                               |input_fifo|                                                                                    ; 54.6 (0.0)           ; 63.5 (0.0)                       ; 9.7 (0.0)                                         ; 0.8 (0.0)                        ; 40.0 (0.0)           ; 24 (0)              ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo                                                                                                                                                                                                                                                                                                          ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                                 ; 54.6 (2.5)           ; 63.5 (3.7)                       ; 9.7 (1.2)                                         ; 0.8 (0.0)                        ; 40.0 (0.0)           ; 24 (5)              ; 39 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                               ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                  ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                        ; acl_reset_handler                                                ; N/A          ;
;                                     |addr_match_inst|                                                                         ; 5.5 (5.5)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                               ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                               ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                        ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_ram.gen_mlab.altdpram_component|                                                     ; 40.0 (0.0)           ; 40.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                                                           ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                       ; 40.0 (40.0)          ; 40.0 (40.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (40.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                                            ; dpram_pp42                                                       ; N/A          ;
;                                     |gen_real_stall_out.stall_out_inst|                                                       ; 5.3 (5.5)            ; 7.3 (6.0)                        ; 2.0 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                             ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                               ; -0.2 (-0.2)          ; 1.3 (1.3)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                      ; acl_reset_handler                                                ; N/A          ;
;                                     |ram_rd_addr_inst|                                                                        ; 0.6 (0.0)            ; 2.0 (0.0)                        ; 1.5 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                              ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                            ; 0.6 (0.6)            ; 2.0 (2.0)                        ; 1.5 (1.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                    ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |ram_wr_addr_inst|                                                                        ; 0.6 (0.0)            ; 2.5 (0.0)                        ; 2.0 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                              ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                            ; 0.6 (0.6)            ; 2.5 (2.5)                        ; 2.0 (2.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                    ; fibonacci_lfsr                                                   ; N/A          ;
;                               |nop_fifo|                                                                                      ; 25.0 (0.0)           ; 33.0 (0.0)                       ; 8.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 28 (0)              ; 41 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|nop_fifo                                                                                                                                                                                                                                                                                                            ; hld_fifo                                                         ; N/A          ;
;                                  |llram.acl_latency_one_ram_fifo_inst|                                                        ; 25.0 (4.3)           ; 33.0 (5.5)                       ; 8.0 (1.2)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 28 (9)              ; 41 (5)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst                                                                                                                                                                                                                                                                        ; acl_latency_one_ram_fifo                                         ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                  ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                 ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_mlab.gen_mlab_reg.altdpram_component|                                                ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component                                                                                                                                                                                                                               ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                       ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated                                                                                                                                                                                                                ; dpram_m242                                                       ; N/A          ;
;                                     |gen_occ_gte_three_E.occ_gte_three_inst|                                                  ; 5.0 (5.0)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst                                                                                                                                                                                                                                 ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                               ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst                                                                                                                                                                                                          ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_real_stall_out.stall_out_inst|                                                       ; 4.7 (4.7)            ; 6.5 (5.0)                        ; 1.8 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                      ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                               ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                               ; acl_reset_handler                                                ; N/A          ;
;                                     |m20k_rdaddr_inst|                                                                        ; 0.5 (0.0)            ; 1.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst                                                                                                                                                                                                                                                       ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                            ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst                                                                                                                                                                                                                                             ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |m20k_wraddr_inst|                                                                        ; 0.5 (0.0)            ; 1.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst                                                                                                                                                                                                                                                       ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                            ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst                                                                                                                                                                                                                                             ; fibonacci_lfsr                                                   ; N/A          ;
;                               |req_fifo|                                                                                      ; 23.5 (0.0)           ; 27.0 (0.0)                       ; 4.0 (0.0)                                         ; 0.5 (0.0)                        ; 10.0 (0.0)           ; 18 (0)              ; 30 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|req_fifo                                                                                                                                                                                                                                                                                                            ; hld_fifo                                                         ; N/A          ;
;                                  |llram.acl_latency_one_ram_fifo_inst|                                                        ; 23.5 (4.8)           ; 27.0 (4.8)                       ; 4.0 (0.3)                                         ; 0.5 (0.3)                        ; 10.0 (0.0)           ; 18 (8)              ; 30 (6)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst                                                                                                                                                                                                                                                                        ; acl_latency_one_ram_fifo                                         ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                  ; 0.1 (0.1)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                 ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_mlab.gen_mlab_reg.altdpram_component|                                                ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component                                                                                                                                                                                                                               ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                       ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated                                                                                                                                                                                                                ; dpram_m242                                                       ; N/A          ;
;                                     |gen_occ_gte_three_E.occ_gte_three_inst|                                                  ; 5.6 (5.5)            ; 7.5 (6.0)                        ; 2.0 (0.5)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst                                                                                                                                                                                                                                 ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                               ; 0.1 (0.1)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst                                                                                                                                                                                                          ; acl_reset_handler                                                ; N/A          ;
;                                     |m20k_rdaddr_inst|                                                                        ; 1.5 (0.0)            ; 1.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst                                                                                                                                                                                                                                                       ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                            ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst                                                                                                                                                                                                                                             ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |m20k_wraddr_inst|                                                                        ; 1.5 (0.0)            ; 1.7 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst                                                                                                                                                                                                                                                       ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                            ; 1.5 (1.5)            ; 1.7 (1.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst                                                                                                                                                                                                                                             ; fibonacci_lfsr                                                   ; N/A          ;
;                         |thereaddata_reg_unnamed_atax10_atax3|                                                                ; 4.3 (4.3)            ; 10.7 (10.7)                      ; 6.3 (6.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thereaddata_reg_unnamed_atax10_atax3                                                                                                                                                                                                                                                                                                                                       ; atax_readdata_reg_unnamed_10_atax3                               ; N/A          ;
;                      |thei_llvm_fpga_mem_unnamed_atax11_atax7|                                                                ; 162.8 (0.0)          ; 201.5 (0.0)                      ; 41.2 (0.0)                                        ; 2.5 (0.0)                        ; 80.0 (0.0)           ; 138 (0)             ; 188 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7                                                                                                                                                                                                                                                                                                                                                                            ; atax_i_llvm_fpga_mem_unnamed_11_atax0                            ; N/A          ;
;                         |thei_llvm_fpga_mem_unnamed_atax11_atax1|                                                             ; 159.2 (0.0)          ; 188.0 (0.0)                      ; 31.0 (0.0)                                        ; 2.2 (0.0)                        ; 80.0 (0.0)           ; 137 (0)             ; 155 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1                                                                                                                                                                                                                                                                                                                                    ; lsu_top                                                          ; N/A          ;
;                            |pipelined_read|                                                                                   ; 159.2 (20.6)         ; 188.0 (20.8)                     ; 31.0 (0.5)                                        ; 2.2 (0.2)                        ; 80.0 (0.0)           ; 137 (44)            ; 155 (6)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read                                                                                                                                                                                                                                                                                                                     ; lsu_pipelined_read                                               ; N/A          ;
;                               |data_fifo|                                                                                     ; 33.5 (0.0)           ; 44.0 (0.0)                       ; 11.0 (0.0)                                        ; 0.5 (0.0)                        ; 20.0 (0.0)           ; 23 (0)              ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|data_fifo                                                                                                                                                                                                                                                                                                           ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                                 ; 33.5 (2.2)           ; 44.0 (3.3)                       ; 11.0 (1.2)                                        ; 0.5 (0.0)                        ; 20.0 (0.0)           ; 23 (4)              ; 39 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                  ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                         ; acl_reset_handler                                                ; N/A          ;
;                                     |addr_match_inst|                                                                         ; 5.1 (5.0)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                               ; 0.1 (0.1)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                         ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_ram.gen_mlab.altdpram_component|                                                     ; 20.0 (0.0)           ; 20.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                                                            ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                       ; 20.0 (20.0)          ; 20.0 (20.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (20.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                                             ; dpram_kp42                                                       ; N/A          ;
;                                     |gen_real_stall_out.stall_out_inst|                                                       ; 4.8 (5.0)            ; 8.2 (6.7)                        ; 3.3 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                              ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                               ; -0.2 (-0.2)          ; 1.5 (1.5)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                       ; acl_reset_handler                                                ; N/A          ;
;                                     |ram_rd_addr_inst|                                                                        ; 0.7 (0.0)            ; 2.0 (0.0)                        ; 1.5 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                               ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                            ; 0.7 (0.7)            ; 2.0 (2.0)                        ; 1.5 (1.5)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                     ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |ram_wr_addr_inst|                                                                        ; 0.7 (0.0)            ; 2.5 (0.0)                        ; 2.0 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                               ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                            ; 0.7 (0.7)            ; 2.5 (2.5)                        ; 2.0 (2.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                     ; fibonacci_lfsr                                                   ; N/A          ;
;                               |input_fifo|                                                                                    ; 56.7 (0.0)           ; 62.5 (0.0)                       ; 6.8 (0.0)                                         ; 1.0 (0.0)                        ; 40.0 (0.0)           ; 24 (0)              ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo                                                                                                                                                                                                                                                                                                          ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                                 ; 56.7 (2.9)           ; 62.5 (3.3)                       ; 6.8 (0.7)                                         ; 1.0 (0.2)                        ; 40.0 (0.0)           ; 24 (5)              ; 39 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                               ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                  ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                        ; acl_reset_handler                                                ; N/A          ;
;                                     |addr_match_inst|                                                                         ; 5.6 (5.5)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.6 (0.5)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                               ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                               ; 0.1 (0.1)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                        ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_ram.gen_mlab.altdpram_component|                                                     ; 40.0 (0.0)           ; 40.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                                                           ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                       ; 40.0 (40.0)          ; 40.0 (40.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (40.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                                            ; dpram_pp42                                                       ; N/A          ;
;                                     |gen_real_stall_out.stall_out_inst|                                                       ; 5.1 (5.0)            ; 7.5 (6.0)                        ; 2.5 (1.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                             ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                               ; 0.1 (0.1)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                      ; acl_reset_handler                                                ; N/A          ;
;                                     |ram_rd_addr_inst|                                                                        ; 1.5 (0.0)            ; 2.0 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                              ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                            ; 1.5 (1.5)            ; 2.0 (2.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                    ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |ram_wr_addr_inst|                                                                        ; 1.5 (0.0)            ; 1.7 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                              ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                            ; 1.5 (1.5)            ; 1.7 (1.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                    ; fibonacci_lfsr                                                   ; N/A          ;
;                               |nop_fifo|                                                                                      ; 28.0 (0.0)           ; 33.5 (0.0)                       ; 6.0 (0.0)                                         ; 0.5 (0.0)                        ; 10.0 (0.0)           ; 28 (0)              ; 41 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|nop_fifo                                                                                                                                                                                                                                                                                                            ; hld_fifo                                                         ; N/A          ;
;                                  |llram.acl_latency_one_ram_fifo_inst|                                                        ; 28.0 (5.0)           ; 33.5 (6.0)                       ; 6.0 (1.0)                                         ; 0.5 (0.0)                        ; 10.0 (0.0)           ; 28 (9)              ; 41 (5)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst                                                                                                                                                                                                                                                                        ; acl_latency_one_ram_fifo                                         ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                  ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                 ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_mlab.gen_mlab_reg.altdpram_component|                                                ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component                                                                                                                                                                                                                               ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                       ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated                                                                                                                                                                                                                ; dpram_m242                                                       ; N/A          ;
;                                     |gen_occ_gte_three_E.occ_gte_three_inst|                                                  ; 5.0 (5.0)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst                                                                                                                                                                                                                                 ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                               ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst                                                                                                                                                                                                          ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_real_stall_out.stall_out_inst|                                                       ; 5.0 (5.0)            ; 6.5 (5.0)                        ; 2.0 (0.5)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                      ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                               ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                               ; acl_reset_handler                                                ; N/A          ;
;                                     |m20k_rdaddr_inst|                                                                        ; 1.5 (0.0)            ; 1.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst                                                                                                                                                                                                                                                       ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                            ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst                                                                                                                                                                                                                                             ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |m20k_wraddr_inst|                                                                        ; 1.5 (0.0)            ; 1.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst                                                                                                                                                                                                                                                       ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                            ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst                                                                                                                                                                                                                                             ; fibonacci_lfsr                                                   ; N/A          ;
;                               |req_fifo|                                                                                      ; 20.5 (0.0)           ; 27.2 (0.0)                       ; 6.7 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 18 (0)              ; 30 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|req_fifo                                                                                                                                                                                                                                                                                                            ; hld_fifo                                                         ; N/A          ;
;                                  |llram.acl_latency_one_ram_fifo_inst|                                                        ; 20.5 (4.0)           ; 27.2 (5.3)                       ; 6.7 (1.3)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 18 (8)              ; 30 (6)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst                                                                                                                                                                                                                                                                        ; acl_latency_one_ram_fifo                                         ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                  ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                 ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_mlab.gen_mlab_reg.altdpram_component|                                                ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component                                                                                                                                                                                                                               ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                       ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated                                                                                                                                                                                                                ; dpram_m242                                                       ; N/A          ;
;                                     |gen_occ_gte_three_E.occ_gte_three_inst|                                                  ; 5.2 (5.2)            ; 7.5 (6.0)                        ; 2.3 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst                                                                                                                                                                                                                                 ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                               ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst                                                                                                                                                                                                          ; acl_reset_handler                                                ; N/A          ;
;                                     |m20k_rdaddr_inst|                                                                        ; 0.5 (0.0)            ; 1.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst                                                                                                                                                                                                                                                       ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                            ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst                                                                                                                                                                                                                                             ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |m20k_wraddr_inst|                                                                        ; 0.8 (0.0)            ; 1.3 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst                                                                                                                                                                                                                                                       ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                            ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst                                                                                                                                                                                                                                             ; fibonacci_lfsr                                                   ; N/A          ;
;                         |thereaddata_reg_unnamed_atax11_atax4|                                                                ; 3.6 (3.6)            ; 13.5 (13.5)                      ; 10.2 (10.2)                                       ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 1 (1)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thereaddata_reg_unnamed_atax11_atax4                                                                                                                                                                                                                                                                                                                                       ; atax_readdata_reg_unnamed_11_atax4                               ; N/A          ;
;                      |thei_llvm_fpga_mem_unnamed_atax8_atax3|                                                                 ; 160.7 (0.0)          ; 194.2 (0.0)                      ; 35.3 (0.0)                                        ; 1.8 (0.0)                        ; 80.0 (0.0)           ; 138 (0)             ; 188 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3                                                                                                                                                                                                                                                                                                                                                                             ; atax_i_llvm_fpga_mem_unnamed_8_atax0                             ; N/A          ;
;                         |thei_llvm_fpga_mem_unnamed_atax8_atax1|                                                              ; 154.8 (0.0)          ; 185.6 (0.0)                      ; 32.5 (0.0)                                        ; 1.8 (0.0)                        ; 80.0 (0.0)           ; 137 (0)             ; 155 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1                                                                                                                                                                                                                                                                                                                                      ; lsu_top                                                          ; N/A          ;
;                            |pipelined_read|                                                                                   ; 154.8 (20.8)         ; 185.6 (20.5)                     ; 32.5 (0.0)                                        ; 1.8 (0.2)                        ; 80.0 (0.0)           ; 137 (44)            ; 155 (6)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read                                                                                                                                                                                                                                                                                                                       ; lsu_pipelined_read                                               ; N/A          ;
;                               |data_fifo|                                                                                     ; 33.0 (0.0)           ; 42.2 (0.0)                       ; 9.2 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 23 (0)              ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo                                                                                                                                                                                                                                                                                                             ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                                 ; 33.0 (2.2)           ; 42.2 (2.5)                       ; 9.2 (0.3)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 23 (4)              ; 39 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                  ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                  ; 0.0 (0.0)            ; 1.3 (1.3)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                           ; acl_reset_handler                                                ; N/A          ;
;                                     |addr_match_inst|                                                                         ; 5.0 (5.0)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                  ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                               ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                           ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_ram.gen_mlab.altdpram_component|                                                     ; 20.0 (0.0)           ; 20.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                                                              ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                       ; 20.0 (20.0)          ; 20.0 (20.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (20.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                                               ; dpram_kp42                                                       ; N/A          ;
;                                     |gen_real_stall_out.stall_out_inst|                                                       ; 4.8 (5.0)            ; 7.3 (6.0)                        ; 2.5 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                               ; -0.2 (-0.2)          ; 1.3 (1.3)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                         ; acl_reset_handler                                                ; N/A          ;
;                                     |ram_rd_addr_inst|                                                                        ; 0.5 (0.0)            ; 2.0 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                 ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                            ; 0.5 (0.5)            ; 2.0 (2.0)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                       ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |ram_wr_addr_inst|                                                                        ; 0.5 (0.0)            ; 2.5 (0.0)                        ; 2.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                 ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                            ; 0.5 (0.5)            ; 2.5 (2.5)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                       ; fibonacci_lfsr                                                   ; N/A          ;
;                               |input_fifo|                                                                                    ; 54.3 (0.0)           ; 63.0 (0.0)                       ; 9.2 (0.0)                                         ; 0.5 (0.0)                        ; 40.0 (0.0)           ; 24 (0)              ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|input_fifo                                                                                                                                                                                                                                                                                                            ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                                 ; 54.3 (2.5)           ; 63.0 (3.3)                       ; 9.2 (0.8)                                         ; 0.5 (0.0)                        ; 40.0 (0.0)           ; 24 (5)              ; 39 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                 ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                  ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                          ; acl_reset_handler                                                ; N/A          ;
;                                     |addr_match_inst|                                                                         ; 5.0 (5.0)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                 ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                               ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                          ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_ram.gen_mlab.altdpram_component|                                                     ; 40.0 (0.0)           ; 40.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                                                             ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                       ; 40.0 (40.0)          ; 40.0 (40.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (40.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                                              ; dpram_pp42                                                       ; N/A          ;
;                                     |gen_real_stall_out.stall_out_inst|                                                       ; 5.3 (5.5)            ; 7.5 (6.0)                        ; 2.2 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                               ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                               ; -0.2 (-0.2)          ; 1.5 (1.5)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                        ; acl_reset_handler                                                ; N/A          ;
;                                     |ram_rd_addr_inst|                                                                        ; 0.8 (0.0)            ; 1.7 (0.0)                        ; 1.2 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                            ; 0.8 (0.8)            ; 1.7 (1.7)                        ; 1.2 (1.2)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                      ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |ram_wr_addr_inst|                                                                        ; 0.8 (0.0)            ; 2.5 (0.0)                        ; 2.0 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                            ; 0.8 (0.8)            ; 2.5 (2.5)                        ; 2.0 (2.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                      ; fibonacci_lfsr                                                   ; N/A          ;
;                               |nop_fifo|                                                                                      ; 26.0 (0.0)           ; 33.5 (0.0)                       ; 8.5 (0.0)                                         ; 1.0 (0.0)                        ; 10.0 (0.0)           ; 28 (0)              ; 41 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|nop_fifo                                                                                                                                                                                                                                                                                                              ; hld_fifo                                                         ; N/A          ;
;                                  |llram.acl_latency_one_ram_fifo_inst|                                                        ; 26.0 (4.3)           ; 33.5 (6.0)                       ; 8.5 (1.7)                                         ; 1.0 (0.0)                        ; 10.0 (0.0)           ; 28 (9)              ; 41 (5)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst                                                                                                                                                                                                                                                                          ; acl_latency_one_ram_fifo                                         ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                  ; 0.2 (0.2)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                   ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_mlab.gen_mlab_reg.altdpram_component|                                                ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component                                                                                                                                                                                                                                 ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                       ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated                                                                                                                                                                                                                  ; dpram_m242                                                       ; N/A          ;
;                                     |gen_occ_gte_three_E.occ_gte_three_inst|                                                  ; 5.7 (5.5)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.7 (0.5)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst                                                                                                                                                                                                                                   ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                               ; 0.2 (0.2)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst                                                                                                                                                                                                            ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_real_stall_out.stall_out_inst|                                                       ; 4.8 (4.7)            ; 6.5 (5.0)                        ; 1.8 (0.3)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                        ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                               ; 0.2 (0.2)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                 ; acl_reset_handler                                                ; N/A          ;
;                                     |m20k_rdaddr_inst|                                                                        ; 0.5 (0.0)            ; 1.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst                                                                                                                                                                                                                                                         ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                            ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst                                                                                                                                                                                                                                               ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |m20k_wraddr_inst|                                                                        ; 0.5 (0.0)            ; 1.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst                                                                                                                                                                                                                                                         ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                            ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst                                                                                                                                                                                                                                               ; fibonacci_lfsr                                                   ; N/A          ;
;                               |req_fifo|                                                                                      ; 20.7 (0.0)           ; 26.4 (0.0)                       ; 5.8 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 18 (0)              ; 30 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|req_fifo                                                                                                                                                                                                                                                                                                              ; hld_fifo                                                         ; N/A          ;
;                                  |llram.acl_latency_one_ram_fifo_inst|                                                        ; 20.7 (4.2)           ; 26.4 (4.8)                       ; 5.8 (0.7)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 18 (8)              ; 30 (6)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst                                                                                                                                                                                                                                                                          ; acl_latency_one_ram_fifo                                         ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                  ; 0.0 (0.0)            ; 1.2 (1.2)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                   ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_mlab.gen_mlab_reg.altdpram_component|                                                ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component                                                                                                                                                                                                                                 ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                       ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated                                                                                                                                                                                                                  ; dpram_m242                                                       ; N/A          ;
;                                     |gen_occ_gte_three_E.occ_gte_three_inst|                                                  ; 5.2 (5.2)            ; 7.5 (6.0)                        ; 2.3 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst                                                                                                                                                                                                                                   ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                               ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst                                                                                                                                                                                                            ; acl_reset_handler                                                ; N/A          ;
;                                     |m20k_rdaddr_inst|                                                                        ; 0.5 (0.0)            ; 1.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst                                                                                                                                                                                                                                                         ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                            ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst                                                                                                                                                                                                                                               ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |m20k_wraddr_inst|                                                                        ; 0.8 (0.0)            ; 1.3 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst                                                                                                                                                                                                                                                         ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                            ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst                                                                                                                                                                                                                                               ; fibonacci_lfsr                                                   ; N/A          ;
;                         |thereaddata_reg_unnamed_atax8_atax1|                                                                 ; 5.8 (5.8)            ; 8.7 (8.7)                        ; 2.8 (2.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thereaddata_reg_unnamed_atax8_atax1                                                                                                                                                                                                                                                                                                                                         ; atax_readdata_reg_unnamed_8_atax1                                ; N/A          ;
;                      |thei_llvm_fpga_mem_unnamed_atax9_atax5|                                                                 ; 158.9 (0.0)          ; 196.7 (0.0)                      ; 39.2 (0.0)                                        ; 1.5 (0.0)                        ; 80.0 (0.0)           ; 139 (0)             ; 188 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5                                                                                                                                                                                                                                                                                                                                                                             ; atax_i_llvm_fpga_mem_unnamed_9_atax0                             ; N/A          ;
;                         |thei_llvm_fpga_mem_unnamed_atax9_atax1|                                                              ; 153.6 (0.0)          ; 186.5 (0.0)                      ; 34.4 (0.0)                                        ; 1.5 (0.0)                        ; 80.0 (0.0)           ; 138 (0)             ; 155 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1                                                                                                                                                                                                                                                                                                                                      ; lsu_top                                                          ; N/A          ;
;                            |pipelined_read|                                                                                   ; 153.6 (14.4)         ; 186.5 (20.4)                     ; 34.4 (6.0)                                        ; 1.5 (0.0)                        ; 80.0 (0.0)           ; 138 (43)            ; 155 (6)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read                                                                                                                                                                                                                                                                                                                       ; lsu_pipelined_read                                               ; N/A          ;
;                               |data_fifo|                                                                                     ; 35.5 (0.0)           ; 43.5 (0.0)                       ; 8.5 (0.0)                                         ; 0.5 (0.0)                        ; 20.0 (0.0)           ; 23 (0)              ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo                                                                                                                                                                                                                                                                                                             ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                                 ; 35.5 (2.2)           ; 43.5 (3.3)                       ; 8.5 (1.2)                                         ; 0.5 (0.0)                        ; 20.0 (0.0)           ; 23 (4)              ; 39 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                  ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                  ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                           ; acl_reset_handler                                                ; N/A          ;
;                                     |addr_match_inst|                                                                         ; 5.5 (5.5)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                  ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                               ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                           ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_ram.gen_mlab.altdpram_component|                                                     ; 20.0 (0.0)           ; 20.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                                                              ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                       ; 20.0 (20.0)          ; 20.0 (20.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (20.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                                               ; dpram_kp42                                                       ; N/A          ;
;                                     |gen_real_stall_out.stall_out_inst|                                                       ; 4.8 (5.0)            ; 7.7 (6.2)                        ; 2.8 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                               ; -0.2 (-0.2)          ; 1.5 (1.5)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                         ; acl_reset_handler                                                ; N/A          ;
;                                     |ram_rd_addr_inst|                                                                        ; 1.5 (0.0)            ; 2.0 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                 ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                            ; 1.5 (1.5)            ; 2.0 (2.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                       ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |ram_wr_addr_inst|                                                                        ; 1.5 (0.0)            ; 2.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                 ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                            ; 1.5 (1.5)            ; 2.5 (2.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                       ; fibonacci_lfsr                                                   ; N/A          ;
;                               |input_fifo|                                                                                    ; 54.8 (0.0)           ; 62.5 (0.0)                       ; 8.2 (0.0)                                         ; 0.5 (0.0)                        ; 40.0 (0.0)           ; 24 (0)              ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo                                                                                                                                                                                                                                                                                                            ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                                 ; 54.8 (2.7)           ; 62.5 (3.2)                       ; 8.2 (0.5)                                         ; 0.5 (0.0)                        ; 40.0 (0.0)           ; 24 (5)              ; 39 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                 ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                  ; 0.3 (0.3)            ; 1.3 (1.3)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                          ; acl_reset_handler                                                ; N/A          ;
;                                     |addr_match_inst|                                                                         ; 5.0 (5.0)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                 ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                               ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                          ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_ram.gen_mlab.altdpram_component|                                                     ; 40.0 (0.0)           ; 40.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                                                             ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                       ; 40.0 (40.0)          ; 40.0 (40.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (40.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                                              ; dpram_pp42                                                       ; N/A          ;
;                                     |gen_real_stall_out.stall_out_inst|                                                       ; 5.8 (5.8)            ; 8.0 (6.5)                        ; 2.7 (1.2)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                               ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                               ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                        ; acl_reset_handler                                                ; N/A          ;
;                                     |ram_rd_addr_inst|                                                                        ; 0.5 (0.0)            ; 1.8 (0.0)                        ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                            ; 0.5 (0.5)            ; 1.8 (1.8)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                      ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |ram_wr_addr_inst|                                                                        ; 0.5 (0.0)            ; 1.8 (0.0)                        ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                            ; 0.5 (0.5)            ; 1.8 (1.8)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                      ; fibonacci_lfsr                                                   ; N/A          ;
;                               |nop_fifo|                                                                                      ; 26.8 (0.0)           ; 32.1 (0.0)                       ; 5.2 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 28 (0)              ; 41 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo                                                                                                                                                                                                                                                                                                              ; hld_fifo                                                         ; N/A          ;
;                                  |llram.acl_latency_one_ram_fifo_inst|                                                        ; 26.8 (4.5)           ; 32.1 (4.8)                       ; 5.2 (0.2)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 28 (9)              ; 41 (5)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst                                                                                                                                                                                                                                                                          ; acl_latency_one_ram_fifo                                         ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                  ; 0.0 (0.0)            ; 1.3 (1.3)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                   ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_mlab.gen_mlab_reg.altdpram_component|                                                ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component                                                                                                                                                                                                                                 ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                       ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated                                                                                                                                                                                                                  ; dpram_m242                                                       ; N/A          ;
;                                     |gen_occ_gte_three_E.occ_gte_three_inst|                                                  ; 4.8 (5.0)            ; 6.5 (5.0)                        ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst                                                                                                                                                                                                                                   ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                               ; -0.2 (-0.2)          ; 1.5 (1.5)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst                                                                                                                                                                                                            ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_real_stall_out.stall_out_inst|                                                       ; 4.5 (4.7)            ; 6.5 (5.0)                        ; 2.0 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                        ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                               ; -0.2 (-0.2)          ; 1.5 (1.5)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                 ; acl_reset_handler                                                ; N/A          ;
;                                     |m20k_rdaddr_inst|                                                                        ; 1.5 (0.0)            ; 1.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst                                                                                                                                                                                                                                                         ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                            ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst                                                                                                                                                                                                                                               ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |m20k_wraddr_inst|                                                                        ; 1.5 (0.0)            ; 1.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst                                                                                                                                                                                                                                                         ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                            ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst                                                                                                                                                                                                                                               ; fibonacci_lfsr                                                   ; N/A          ;
;                               |req_fifo|                                                                                      ; 22.0 (0.0)           ; 28.0 (0.0)                       ; 6.5 (0.0)                                         ; 0.5 (0.0)                        ; 10.0 (0.0)           ; 20 (0)              ; 30 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|req_fifo                                                                                                                                                                                                                                                                                                              ; hld_fifo                                                         ; N/A          ;
;                                  |llram.acl_latency_one_ram_fifo_inst|                                                        ; 22.0 (4.8)           ; 28.0 (5.5)                       ; 6.5 (0.7)                                         ; 0.5 (0.0)                        ; 10.0 (0.0)           ; 20 (8)              ; 30 (6)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst                                                                                                                                                                                                                                                                          ; acl_latency_one_ram_fifo                                         ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                  ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                   ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_mlab.gen_mlab_reg.altdpram_component|                                                ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component                                                                                                                                                                                                                                 ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                       ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated                                                                                                                                                                                                                  ; dpram_m242                                                       ; N/A          ;
;                                     |gen_occ_gte_three_E.occ_gte_three_inst|                                                  ; 5.7 (5.7)            ; 8.0 (6.5)                        ; 2.3 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst                                                                                                                                                                                                                                   ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                               ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst                                                                                                                                                                                                            ; acl_reset_handler                                                ; N/A          ;
;                                     |m20k_rdaddr_inst|                                                                        ; 0.8 (0.0)            ; 1.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst                                                                                                                                                                                                                                                         ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                            ; 0.8 (0.8)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst                                                                                                                                                                                                                                               ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |m20k_wraddr_inst|                                                                        ; 0.8 (0.0)            ; 1.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst                                                                                                                                                                                                                                                         ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                            ; 0.8 (0.8)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst                                                                                                                                                                                                                                               ; fibonacci_lfsr                                                   ; N/A          ;
;                         |thereaddata_reg_unnamed_atax9_atax2|                                                                 ; 5.3 (5.3)            ; 10.2 (10.2)                      ; 4.8 (4.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thereaddata_reg_unnamed_atax9_atax2                                                                                                                                                                                                                                                                                                                                         ; atax_readdata_reg_unnamed_9_atax2                                ; N/A          ;
;                      |thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|                                         ; 230.7 (0.2)          ; 268.1 (0.5)                      ; 37.9 (0.2)                                        ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 435 (1)             ; 235 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x                                                                                                                                                                                                                                                                                                                                                     ; atax_i_sfc_s_c0_in_for_body9_s_c0_enter13414_atax1               ; N/A          ;
;                         |thei_llvm_fpga_sfc_exit_s_c0_out_for_body9_ataxs_c0_exit136_atax1_aunroll_x|                         ; 1.0 (0.0)            ; 1.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body9_ataxs_c0_exit136_atax1_aunroll_x                                                                                                                                                                                                                                                                         ; atax_i_llvm_fpga_sfc_exit_s_c0_out_for_body9_s_c0_exit136_atax0  ; N/A          ;
;                            |thei_llvm_fpga_sfc_exit_s_c0_out_for_body9_ataxs_c0_exit136_atax1|                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body9_ataxs_c0_exit136_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body9_ataxs_c0_exit136_atax1                                                                                                                                                                                                       ; acl_enable_sink                                                  ; N/A          ;
;                         |thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|                                ; 229.4 (170.6)        ; 266.6 (178.2)                    ; 37.7 (7.8)                                        ; 0.5 (0.3)                        ; 0.0 (0.0)            ; 433 (343)           ; 235 (69)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x                                                                                                                                                                                                                                                                                ; atax_i_sfc_logic_s_c0_in_for_body9_s_c0_enter13414_atax0         ; N/A          ;
;                            |thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax7_atax8_aunroll_x|         ; 19.2 (0.0)           ; 33.3 (0.0)                       ; 14.1 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (0)              ; 63 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax7_atax8_aunroll_x                                                                                                                                                                                       ; atax_i_llvm_fpga_ffwd_dest_s_struct_z4pa0000_unnamed_atax7_atax0 ; N/A          ;
;                               |thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax7_atax1|                ; 19.2 (19.2)          ; 33.3 (33.3)                      ; 14.1 (14.1)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (33)             ; 63 (63)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax7_atax8_aunroll_x|thei_llvm_fpga_ffwd_dest_s_struct_z4ataxpa64_fpfs1_inputss_unnamed_atax7_atax1                                                                                                        ; acl_ffwddst                                                      ; N/A          ;
;                            |thei_llvm_fpga_pipeline_keep_going76_atax6|                                                       ; 3.2 (0.0)            ; 3.4 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|thei_llvm_fpga_pipeline_keep_going76_atax6                                                                                                                                                                                                                                     ; atax_i_llvm_fpga_pipeline_keep_going76_0                         ; N/A          ;
;                               |thei_llvm_fpga_pipeline_keep_going76_atax1|                                                    ; 3.2 (0.0)            ; 3.4 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|thei_llvm_fpga_pipeline_keep_going76_atax6|thei_llvm_fpga_pipeline_keep_going76_atax1                                                                                                                                                                                          ; acl_pipeline                                                     ; N/A          ;
;                                  |pop2|                                                                                       ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|thei_llvm_fpga_pipeline_keep_going76_atax6|thei_llvm_fpga_pipeline_keep_going76_atax1|pop2                                                                                                                                                                                     ; acl_pop                                                          ; N/A          ;
;                                  |push|                                                                                       ; 2.5 (0.0)            ; 2.8 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|thei_llvm_fpga_pipeline_keep_going76_atax6|thei_llvm_fpga_pipeline_keep_going76_atax1|push                                                                                                                                                                                     ; acl_push                                                         ; N/A          ;
;                                     |staging_reg|                                                                             ; 2.5 (2.5)            ; 2.8 (2.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|thei_llvm_fpga_pipeline_keep_going76_atax6|thei_llvm_fpga_pipeline_keep_going76_atax1|push|staging_reg                                                                                                                                                                         ; acl_staging_reg                                                  ; N/A          ;
;                            |thei_llvm_fpga_pop_i1_notcmp88100_pop30_atax38|                                                   ; 0.2 (0.0)            ; 0.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|thei_llvm_fpga_pop_i1_notcmp88100_pop30_atax38                                                                                                                                                                                                                                 ; atax_i_llvm_fpga_pop_i1_notcmp88100_pop30_0                      ; N/A          ;
;                               |thei_llvm_fpga_pop_i1_notcmp88100_pop30_atax1|                                                 ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|thei_llvm_fpga_pop_i1_notcmp88100_pop30_atax38|thei_llvm_fpga_pop_i1_notcmp88100_pop30_atax1                                                                                                                                                                                   ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_pop_i2_cleanups79_pop28_atax2|                                                     ; 0.3 (0.0)            ; 0.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|thei_llvm_fpga_pop_i2_cleanups79_pop28_atax2                                                                                                                                                                                                                                   ; atax_i_llvm_fpga_pop_i2_cleanups79_pop28_0                       ; N/A          ;
;                               |thei_llvm_fpga_pop_i2_cleanups79_pop28_atax1|                                                  ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|thei_llvm_fpga_pop_i2_cleanups79_pop28_atax2|thei_llvm_fpga_pop_i2_cleanups79_pop28_atax1                                                                                                                                                                                      ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_pop_i32_j_039_pop27_atax10|                                                        ; 1.6 (0.0)            ; 1.6 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|thei_llvm_fpga_pop_i32_j_039_pop27_atax10                                                                                                                                                                                                                                      ; atax_i_llvm_fpga_pop_i32_j_039_pop27_0                           ; N/A          ;
;                               |thei_llvm_fpga_pop_i32_j_039_pop27_atax1|                                                      ; 1.6 (1.6)            ; 1.6 (1.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|thei_llvm_fpga_pop_i32_j_039_pop27_atax10|thei_llvm_fpga_pop_i32_j_039_pop27_atax1                                                                                                                                                                                             ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_pop_i5_fpga_indvars_iv_pop26_atax27|                                               ; 0.2 (0.0)            ; 0.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|thei_llvm_fpga_pop_i5_fpga_indvars_iv_pop26_atax27                                                                                                                                                                                                                             ; atax_i_llvm_fpga_pop_i5_fpga_indvars_iv_pop26_0                  ; N/A          ;
;                               |thei_llvm_fpga_pop_i5_fpga_indvars_iv_pop26_atax1|                                             ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|thei_llvm_fpga_pop_i5_fpga_indvars_iv_pop26_atax27|thei_llvm_fpga_pop_i5_fpga_indvars_iv_pop26_atax1                                                                                                                                                                           ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_pop_i64_idxprom99_pop29_atax12|                                                    ; 7.0 (0.0)            ; 10.4 (0.0)                       ; 3.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|thei_llvm_fpga_pop_i64_idxprom99_pop29_atax12                                                                                                                                                                                                                                  ; atax_i_llvm_fpga_pop_i64_idxprom99_pop29_0                       ; N/A          ;
;                               |thei_llvm_fpga_pop_i64_idxprom99_pop29_atax1|                                                  ; 7.0 (7.0)            ; 10.4 (10.4)                      ; 3.4 (3.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|thei_llvm_fpga_pop_i64_idxprom99_pop29_atax12|thei_llvm_fpga_pop_i64_idxprom99_pop29_atax1                                                                                                                                                                                     ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_push_i1_lastiniteration78_atax7|                                                   ; 0.6 (0.0)            ; 0.8 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration78_atax7                                                                                                                                                                                                                                 ; atax_i_llvm_fpga_push_i1_lastiniteration78_0                     ; N/A          ;
;                               |thei_llvm_fpga_push_i1_lastiniteration78_atax1|                                                ; 0.6 (0.0)            ; 0.8 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration78_atax7|thei_llvm_fpga_push_i1_lastiniteration78_atax1                                                                                                                                                                                  ; acl_push                                                         ; N/A          ;
;                                  |staging_reg|                                                                                ; 0.6 (0.6)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration78_atax7|thei_llvm_fpga_push_i1_lastiniteration78_atax1|staging_reg                                                                                                                                                                      ; acl_staging_reg                                                  ; N/A          ;
;                            |thei_llvm_fpga_push_i1_notcmp88100_push30_atax39|                                                 ; 1.1 (0.0)            ; 1.1 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|thei_llvm_fpga_push_i1_notcmp88100_push30_atax39                                                                                                                                                                                                                               ; atax_i_llvm_fpga_push_i1_notcmp88100_push30_0                    ; N/A          ;
;                               |thei_llvm_fpga_push_i1_notcmp88100_push30_atax1|                                               ; 1.1 (0.2)            ; 1.1 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|thei_llvm_fpga_push_i1_notcmp88100_push30_atax39|thei_llvm_fpga_push_i1_notcmp88100_push30_atax1                                                                                                                                                                               ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                       ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|thei_llvm_fpga_push_i1_notcmp88100_push30_atax39|thei_llvm_fpga_push_i1_notcmp88100_push30_atax1|fifo                                                                                                                                                                          ; acl_data_fifo                                                    ; N/A          ;
;                            |thei_llvm_fpga_push_i1_notexitcond86_atax31|                                                      ; 1.8 (0.0)            ; 1.9 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond86_atax31                                                                                                                                                                                                                                    ; atax_i_llvm_fpga_push_i1_notexitcond86_0                         ; N/A          ;
;                               |thei_llvm_fpga_push_i1_notexitcond86_atax1|                                                    ; 1.8 (0.0)            ; 1.9 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond86_atax31|thei_llvm_fpga_push_i1_notexitcond86_atax1                                                                                                                                                                                         ; acl_push                                                         ; N/A          ;
;                                  |staging_reg|                                                                                ; 1.8 (1.8)            ; 1.9 (1.9)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond86_atax31|thei_llvm_fpga_push_i1_notexitcond86_atax1|staging_reg                                                                                                                                                                             ; acl_staging_reg                                                  ; N/A          ;
;                            |thei_llvm_fpga_push_i2_cleanups79_push28_atax34|                                                  ; 0.9 (0.0)            ; 1.0 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|thei_llvm_fpga_push_i2_cleanups79_push28_atax34                                                                                                                                                                                                                                ; atax_i_llvm_fpga_push_i2_cleanups79_push28_0                     ; N/A          ;
;                               |thei_llvm_fpga_push_i2_cleanups79_push28_atax1|                                                ; 0.9 (0.0)            ; 1.0 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|thei_llvm_fpga_push_i2_cleanups79_push28_atax34|thei_llvm_fpga_push_i2_cleanups79_push28_atax1                                                                                                                                                                                 ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                       ; 0.9 (0.9)            ; 1.0 (1.0)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|thei_llvm_fpga_push_i2_cleanups79_push28_atax34|thei_llvm_fpga_push_i2_cleanups79_push28_atax1|fifo                                                                                                                                                                            ; acl_data_fifo                                                    ; N/A          ;
;                            |thei_llvm_fpga_push_i32_j_039_push27_atax26|                                                      ; 8.8 (0.0)            ; 8.8 (0.0)                        ; 0.2 (0.0)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 31 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_039_push27_atax26                                                                                                                                                                                                                                    ; atax_i_llvm_fpga_push_i32_j_039_push27_0                         ; N/A          ;
;                               |thei_llvm_fpga_push_i32_j_039_push27_atax1|                                                    ; 8.8 (0.2)            ; 8.8 (0.2)                        ; 0.2 (0.0)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 3 (1)               ; 31 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_039_push27_atax26|thei_llvm_fpga_push_i32_j_039_push27_atax1                                                                                                                                                                                         ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                       ; 8.6 (8.6)            ; 8.6 (8.6)                        ; 0.2 (0.2)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 2 (2)               ; 31 (31)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_039_push27_atax26|thei_llvm_fpga_push_i32_j_039_push27_atax1|fifo                                                                                                                                                                                    ; acl_data_fifo                                                    ; N/A          ;
;                            |thei_llvm_fpga_push_i5_fpga_indvars_iv_push26_atax36|                                             ; 2.2 (0.0)            ; 2.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|thei_llvm_fpga_push_i5_fpga_indvars_iv_push26_atax36                                                                                                                                                                                                                           ; atax_i_llvm_fpga_push_i5_fpga_indvars_iv_push26_0                ; N/A          ;
;                               |thei_llvm_fpga_push_i5_fpga_indvars_iv_push26_atax1|                                           ; 2.2 (0.3)            ; 2.2 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|thei_llvm_fpga_push_i5_fpga_indvars_iv_push26_atax36|thei_llvm_fpga_push_i5_fpga_indvars_iv_push26_atax1                                                                                                                                                                       ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                       ; 1.9 (1.9)            ; 1.9 (1.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|thei_llvm_fpga_push_i5_fpga_indvars_iv_push26_atax36|thei_llvm_fpga_push_i5_fpga_indvars_iv_push26_atax1|fifo                                                                                                                                                                  ; acl_data_fifo                                                    ; N/A          ;
;                            |thei_llvm_fpga_push_i64_idxprom99_push29_atax13|                                                  ; 11.2 (0.0)           ; 22.9 (0.0)                       ; 11.7 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 57 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|thei_llvm_fpga_push_i64_idxprom99_push29_atax13                                                                                                                                                                                                                                ; atax_i_llvm_fpga_push_i64_idxprom99_push29_0                     ; N/A          ;
;                               |thei_llvm_fpga_push_i64_idxprom99_push29_atax1|                                                ; 11.2 (0.3)           ; 22.9 (0.3)                       ; 11.7 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (1)               ; 57 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|thei_llvm_fpga_push_i64_idxprom99_push29_atax13|thei_llvm_fpga_push_i64_idxprom99_push29_atax1                                                                                                                                                                                 ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                       ; 10.9 (10.9)          ; 22.6 (22.6)                      ; 11.7 (11.7)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 57 (57)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_sfc_s_c0_in_for_body9_ataxs_c0_enter13414_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body9_ataxs_c0_enter13414_atax0_aunroll_x|thei_llvm_fpga_push_i64_idxprom99_push29_atax13|thei_llvm_fpga_push_i64_idxprom99_push29_atax1|fifo                                                                                                                                                                            ; acl_data_fifo                                                    ; N/A          ;
;                |thebb_atax_B4_sr_1_aunroll_x|                                                                                 ; 5.4 (5.4)            ; 29.5 (29.5)                      ; 24.3 (24.3)                                       ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 1 (1)               ; 59 (59)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_sr_1_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                          ; atax_bb_B4_sr_1                                                  ; N/A          ;
;                |thebb_atax_B5|                                                                                                ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; atax_bb_B5                                                       ; N/A          ;
;                   |theatax_B5_branch|                                                                                         ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5|theatax_B5_branch                                                                                                                                                                                                                                                                                                                                                                                                                                       ; atax_B5_branch                                                   ; N/A          ;
;                |thebb_atax_B5_sr_0_aunroll_x|                                                                                 ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B5_sr_0_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                          ; atax_bb_B5_sr_0                                                  ; N/A          ;
;                |thebb_atax_B6|                                                                                                ; 82.7 (0.0)           ; 120.8 (0.0)                      ; 38.2 (0.0)                                        ; 0.0 (0.0)                        ; 50.0 (0.0)           ; 63 (0)              ; 138 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; atax_bb_B6                                                       ; N/A          ;
;                   |thebb_atax_B6_stall_region|                                                                                ; 82.7 (0.3)           ; 120.8 (0.3)                      ; 38.2 (0.0)                                        ; 0.0 (0.0)                        ; 50.0 (0.0)           ; 63 (1)              ; 138 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                              ; atax_bb_B6_stall_region                                          ; N/A          ;
;                      |theatax_B6_merge_reg_aunroll_x|                                                                         ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|theatax_B6_merge_reg_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                               ; atax_B6_merge_reg                                                ; N/A          ;
;                      |thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter13912_atax1_aunroll_x|                              ; 80.7 (0.2)           ; 119.0 (0.5)                      ; 38.3 (0.2)                                        ; 0.0 (0.0)                        ; 50.0 (0.0)           ; 59 (1)              ; 136 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter13912_atax1_aunroll_x                                                                                                                                                                                                                                                                                                                                                    ; atax_i_sfc_s_c0_in_for_cond24_preheader_s_c0_enter13912_atax1    ; N/A          ;
;                         |thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit147_atax1_aunroll_x|              ; 42.5 (0.0)           ; 49.5 (0.0)                       ; 7.0 (0.0)                                         ; 0.0 (0.0)                        ; 30.0 (0.0)           ; 20 (0)              ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter13912_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit147_atax1_aunroll_x                                                                                                                                                                                                                                                             ; atax_i_llvm_fpga_sfc_exit_s_c0_out_for_c0000r_s_c0_exit147_atax0 ; N/A          ;
;                            |thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit147_atax1_data_fifo_aunroll_x| ; 39.5 (0.0)           ; 46.5 (0.0)                       ; 7.0 (0.0)                                         ; 0.0 (0.0)                        ; 30.0 (0.0)           ; 14 (0)              ; 27 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter13912_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit147_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit147_atax1_data_fifo_aunroll_x                                                                                                                                                            ; atax_i_llvm_fpga_sfc_exit_s_c0_out_for_c0000t147_atax1_data_fifo ; N/A          ;
;                               |thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit147_atax0|                  ; 39.5 (0.0)           ; 46.5 (0.0)                       ; 7.0 (0.0)                                         ; 0.0 (0.0)                        ; 30.0 (0.0)           ; 14 (0)              ; 27 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter13912_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit147_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit147_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit147_atax0                                                                               ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                                 ; 39.5 (2.3)           ; 46.5 (3.5)                       ; 7.0 (1.2)                                         ; 0.0 (0.0)                        ; 30.0 (0.0)           ; 14 (4)              ; 27 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter13912_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit147_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit147_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit147_atax0|ms.acl_mid_speed_fifo_inst                                                    ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                  ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter13912_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit147_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit147_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit147_atax0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                             ; acl_reset_handler                                                ; N/A          ;
;                                     |addr_match_inst|                                                                         ; 5.2 (5.0)            ; 6.5 (5.0)                        ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter13912_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit147_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit147_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit147_atax0|ms.acl_mid_speed_fifo_inst|addr_match_inst                                    ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                               ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter13912_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit147_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit147_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit147_atax0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst             ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_ram.gen_mlab.altdpram_component|                                                     ; 30.0 (0.0)           ; 30.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 30.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter13912_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit147_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit147_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit147_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                       ; 30.0 (30.0)          ; 30.0 (30.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 30.0 (30.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter13912_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit147_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit147_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit147_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated ; dpram_cr42                                                       ; N/A          ;
;                                     |ram_rd_addr_inst|                                                                        ; 0.5 (0.0)            ; 2.5 (0.0)                        ; 2.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter13912_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit147_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit147_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit147_atax0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                   ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                            ; 0.5 (0.5)            ; 2.5 (2.5)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter13912_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit147_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit147_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit147_atax0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                         ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |ram_wr_addr_inst|                                                                        ; 1.5 (0.0)            ; 2.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter13912_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit147_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit147_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit147_atax0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                   ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                            ; 1.5 (1.5)            ; 2.5 (2.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter13912_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit147_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit147_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit147_atax0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                         ; fibonacci_lfsr                                                   ; N/A          ;
;                            |thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit147_atax1_full_detector|       ; 3.0 (0.0)            ; 3.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter13912_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit147_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit147_atax1_full_detector                                                                                                                                                                  ; atax_i_llvm_fpga_sfc_exit_s_c0_out_for_c0000_atax1_full_detector ; N/A          ;
;                               |thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit147_atax1_full_detector|    ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter13912_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit147_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit147_atax1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit147_atax1_full_detector                                                                       ; acl_full_detector                                                ; N/A          ;
;                         |thei_sfc_logic_s_c0_in_for_cond24_preheader_ataxs_c0_enter13912_atax0_aunroll_x|                     ; 37.9 (11.1)          ; 69.0 (20.4)                      ; 31.1 (9.4)                                        ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 38 (25)             ; 103 (40)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter13912_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond24_preheader_ataxs_c0_enter13912_atax0_aunroll_x                                                                                                                                                                                                                                                                    ; atax_i_sfc_logic_s_c0_in_for_cond24_preh0000_c0_enter13912_atax0 ; N/A          ;
;                            |redist5_i_idxprom27_atax4_vt_join_q_5_mem_dmem|                                                   ; 10.2 (0.0)           ; 14.0 (0.0)                       ; 3.8 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter13912_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond24_preheader_ataxs_c0_enter13912_atax0_aunroll_x|redist5_i_idxprom27_atax4_vt_join_q_5_mem_dmem                                                                                                                                                                                                                     ; altera_syncram                                                   ; N/A          ;
;                               |auto_generated|                                                                                ; 10.2 (0.0)           ; 14.0 (0.0)                       ; 3.8 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter13912_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond24_preheader_ataxs_c0_enter13912_atax0_aunroll_x|redist5_i_idxprom27_atax4_vt_join_q_5_mem_dmem|auto_generated                                                                                                                                                                                                      ; altera_syncram_2272                                              ; N/A          ;
;                                  |altsyncram1|                                                                                ; 10.2 (10.2)          ; 14.0 (14.0)                      ; 3.8 (3.8)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter13912_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond24_preheader_ataxs_c0_enter13912_atax0_aunroll_x|redist5_i_idxprom27_atax4_vt_join_q_5_mem_dmem|auto_generated|altsyncram1                                                                                                                                                                                          ; altsyncram_lla4                                                  ; N/A          ;
;                            |redist6_i_arrayidx288_atax5_vt_join_q_5_mem_dmem|                                                 ; 10.0 (0.0)           ; 14.0 (0.0)                       ; 4.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter13912_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond24_preheader_ataxs_c0_enter13912_atax0_aunroll_x|redist6_i_arrayidx288_atax5_vt_join_q_5_mem_dmem                                                                                                                                                                                                                   ; altera_syncram                                                   ; N/A          ;
;                               |auto_generated|                                                                                ; 10.0 (0.0)           ; 14.0 (0.0)                       ; 4.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter13912_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond24_preheader_ataxs_c0_enter13912_atax0_aunroll_x|redist6_i_arrayidx288_atax5_vt_join_q_5_mem_dmem|auto_generated                                                                                                                                                                                                    ; altera_syncram_2272                                              ; N/A          ;
;                                  |altsyncram1|                                                                                ; 10.0 (10.0)          ; 14.0 (14.0)                      ; 4.0 (4.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter13912_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond24_preheader_ataxs_c0_enter13912_atax0_aunroll_x|redist6_i_arrayidx288_atax5_vt_join_q_5_mem_dmem|auto_generated|altsyncram1                                                                                                                                                                                        ; altsyncram_lla4                                                  ; N/A          ;
;                            |thei_llvm_fpga_mem_arrayidx28_promoted11_atax6|                                                   ; -0.7 (-0.7)          ; 12.6 (12.6)                      ; 13.3 (13.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter13912_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond24_preheader_ataxs_c0_enter13912_atax0_aunroll_x|thei_llvm_fpga_mem_arrayidx28_promoted11_atax6                                                                                                                                                                                                                     ; atax_i_llvm_fpga_mem_arrayidx28_promoted11_0                     ; N/A          ;
;                            |thei_llvm_fpga_pipeline_keep_going69_atax2|                                                       ; 0.2 (0.0)            ; 0.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter13912_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond24_preheader_ataxs_c0_enter13912_atax0_aunroll_x|thei_llvm_fpga_pipeline_keep_going69_atax2                                                                                                                                                                                                                         ; atax_i_llvm_fpga_pipeline_keep_going69_0                         ; N/A          ;
;                               |thei_llvm_fpga_pipeline_keep_going69_atax1|                                                    ; 0.2 (0.2)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter13912_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond24_preheader_ataxs_c0_enter13912_atax0_aunroll_x|thei_llvm_fpga_pipeline_keep_going69_atax2|thei_llvm_fpga_pipeline_keep_going69_atax1                                                                                                                                                                              ; acl_pipeline                                                     ; N/A          ;
;                            |thei_llvm_fpga_pop_i32_i_138_pop19_atax3|                                                         ; 1.5 (0.0)            ; 1.6 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter13912_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond24_preheader_ataxs_c0_enter13912_atax0_aunroll_x|thei_llvm_fpga_pop_i32_i_138_pop19_atax3                                                                                                                                                                                                                           ; atax_i_llvm_fpga_pop_i32_i_138_pop19_0                           ; N/A          ;
;                               |thei_llvm_fpga_pop_i32_i_138_pop19_atax1|                                                      ; 1.5 (1.5)            ; 1.6 (1.6)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter13912_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond24_preheader_ataxs_c0_enter13912_atax0_aunroll_x|thei_llvm_fpga_pop_i32_i_138_pop19_atax3|thei_llvm_fpga_pop_i32_i_138_pop19_atax1                                                                                                                                                                                  ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_pop_i7_fpga_indvars_iv27_pop18_atax7|                                              ; 0.5 (0.0)            ; 0.7 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter13912_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond24_preheader_ataxs_c0_enter13912_atax0_aunroll_x|thei_llvm_fpga_pop_i7_fpga_indvars_iv27_pop18_atax7                                                                                                                                                                                                                ; atax_i_llvm_fpga_pop_i7_fpga_indvars_iv27_pop18_0                ; N/A          ;
;                               |thei_llvm_fpga_pop_i7_fpga_indvars_iv27_pop18_atax1|                                           ; 0.5 (0.5)            ; 0.7 (0.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter13912_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond24_preheader_ataxs_c0_enter13912_atax0_aunroll_x|thei_llvm_fpga_pop_i7_fpga_indvars_iv27_pop18_atax7|thei_llvm_fpga_pop_i7_fpga_indvars_iv27_pop18_atax1                                                                                                                                                            ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_push_i32_i_138_push19_atax15|                                                      ; 2.6 (0.0)            ; 2.7 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter13912_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond24_preheader_ataxs_c0_enter13912_atax0_aunroll_x|thei_llvm_fpga_push_i32_i_138_push19_atax15                                                                                                                                                                                                                        ; atax_i_llvm_fpga_push_i32_i_138_push19_0                         ; N/A          ;
;                               |thei_llvm_fpga_push_i32_i_138_push19_atax1|                                                    ; 2.6 (0.2)            ; 2.7 (0.2)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (1)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter13912_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond24_preheader_ataxs_c0_enter13912_atax0_aunroll_x|thei_llvm_fpga_push_i32_i_138_push19_atax15|thei_llvm_fpga_push_i32_i_138_push19_atax1                                                                                                                                                                             ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                       ; 2.3 (2.3)            ; 2.4 (2.4)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter13912_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond24_preheader_ataxs_c0_enter13912_atax0_aunroll_x|thei_llvm_fpga_push_i32_i_138_push19_atax15|thei_llvm_fpga_push_i32_i_138_push19_atax1|fifo                                                                                                                                                                        ; acl_data_fifo                                                    ; N/A          ;
;                            |thei_llvm_fpga_push_i7_fpga_indvars_iv27_push18_atax13|                                           ; 2.5 (0.0)            ; 2.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter13912_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond24_preheader_ataxs_c0_enter13912_atax0_aunroll_x|thei_llvm_fpga_push_i7_fpga_indvars_iv27_push18_atax13                                                                                                                                                                                                             ; atax_i_llvm_fpga_push_i7_fpga_indvars_iv27_push18_0              ; N/A          ;
;                               |thei_llvm_fpga_push_i7_fpga_indvars_iv27_push18_atax1|                                         ; 2.5 (0.0)            ; 2.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter13912_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond24_preheader_ataxs_c0_enter13912_atax0_aunroll_x|thei_llvm_fpga_push_i7_fpga_indvars_iv27_push18_atax13|thei_llvm_fpga_push_i7_fpga_indvars_iv27_push18_atax1                                                                                                                                                       ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                       ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter13912_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond24_preheader_ataxs_c0_enter13912_atax0_aunroll_x|thei_llvm_fpga_push_i7_fpga_indvars_iv27_push18_atax13|thei_llvm_fpga_push_i7_fpga_indvars_iv27_push18_atax1|fifo                                                                                                                                                  ; acl_data_fifo                                                    ; N/A          ;
;                |thebb_atax_B6_sr_1_aunroll_x|                                                                                 ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6_sr_1_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                          ; atax_bb_B6_sr_1                                                  ; N/A          ;
;                |thebb_atax_B7|                                                                                                ; 484.1 (0.0)          ; 566.8 (0.0)                      ; 84.7 (0.0)                                        ; 2.0 (0.0)                        ; 90.0 (0.0)           ; 495 (0)             ; 822 (0)                   ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; atax_bb_B7                                                       ; N/A          ;
;                   |theatax_B7_branch|                                                                                         ; 7.8 (7.8)            ; 18.8 (18.8)                      ; 11.5 (11.5)                                       ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 2 (2)               ; 48 (48)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_branch                                                                                                                                                                                                                                                                                                                                                                                                                                       ; atax_B7_branch                                                   ; N/A          ;
;                   |theatax_B7_merge|                                                                                          ; 0.7 (0.7)            ; 0.8 (0.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|theatax_B7_merge                                                                                                                                                                                                                                                                                                                                                                                                                                        ; atax_B7_merge                                                    ; N/A          ;
;                   |thebb_atax_B7_stall_region|                                                                                ; 475.6 (0.0)          ; 547.2 (0.0)                      ; 73.2 (0.0)                                        ; 1.5 (0.0)                        ; 90.0 (0.0)           ; 491 (0)             ; 774 (0)                   ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                              ; atax_bb_B7_stall_region                                          ; N/A          ;
;                      |theatax_B7_merge_reg_aunroll_x|                                                                         ; 24.5 (24.5)          ; 24.8 (24.8)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 49 (49)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|theatax_B7_merge_reg_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                               ; atax_B7_merge_reg                                                ; N/A          ;
;                      |thei_sfc_s_c0_in_for_body26_ataxs_c0_enter15715_atax1_aunroll_x|                                        ; 451.1 (0.3)          ; 522.5 (0.5)                      ; 72.9 (0.2)                                        ; 1.5 (0.0)                        ; 90.0 (0.0)           ; 490 (1)             ; 725 (0)                   ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter15715_atax1_aunroll_x                                                                                                                                                                                                                                                                                                                                                              ; atax_i_sfc_s_c0_in_for_body26_s_c0_enter15715_atax1              ; N/A          ;
;                         |thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit169_atax1_aunroll_x|                        ; 43.3 (0.3)           ; 49.3 (0.5)                       ; 6.0 (0.2)                                         ; 0.0 (0.0)                        ; 30.0 (0.0)           ; 21 (1)              ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter15715_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit169_atax1_aunroll_x                                                                                                                                                                                                                                                                                 ; atax_i_llvm_fpga_sfc_exit_s_c0_out_for_body26_s_c0_exit169_atax0 ; N/A          ;
;                            |thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit169_atax1_data_fifo_aunroll_x|           ; 40.0 (0.0)           ; 45.8 (0.0)                       ; 5.8 (0.0)                                         ; 0.0 (0.0)                        ; 30.0 (0.0)           ; 14 (0)              ; 27 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter15715_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit169_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit169_atax1_data_fifo_aunroll_x                                                                                                                                                                                          ; atax_i_llvm_fpga_sfc_exit_s_c0_out_for_b0000t169_atax1_data_fifo ; N/A          ;
;                               |thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit169_atax0|                            ; 40.0 (0.0)           ; 45.8 (0.0)                       ; 5.8 (0.0)                                         ; 0.0 (0.0)                        ; 30.0 (0.0)           ; 14 (0)              ; 27 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter15715_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit169_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit169_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit169_atax0                                                                                                                       ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                                 ; 40.0 (1.8)           ; 45.8 (3.0)                       ; 5.8 (1.2)                                         ; 0.0 (0.0)                        ; 30.0 (0.0)           ; 14 (4)              ; 27 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter15715_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit169_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit169_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit169_atax0|ms.acl_mid_speed_fifo_inst                                                                                            ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                  ; 0.0 (0.0)            ; 1.3 (1.3)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter15715_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit169_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit169_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit169_atax0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                     ; acl_reset_handler                                                ; N/A          ;
;                                     |addr_match_inst|                                                                         ; 5.2 (5.0)            ; 6.5 (5.0)                        ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter15715_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit169_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit169_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit169_atax0|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                            ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                               ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter15715_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit169_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit169_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit169_atax0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                     ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_ram.gen_mlab.altdpram_component|                                                     ; 30.0 (0.0)           ; 30.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 30.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter15715_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit169_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit169_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit169_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                        ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                       ; 30.0 (30.0)          ; 30.0 (30.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 30.0 (30.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter15715_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit169_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit169_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit169_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                         ; dpram_4r42                                                       ; N/A          ;
;                                     |ram_rd_addr_inst|                                                                        ; 1.5 (0.0)            ; 2.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter15715_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit169_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit169_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit169_atax0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                           ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                            ; 1.5 (1.5)            ; 2.5 (2.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter15715_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit169_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit169_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit169_atax0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                 ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |ram_wr_addr_inst|                                                                        ; 1.5 (0.0)            ; 2.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter15715_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit169_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit169_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit169_atax0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                           ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                            ; 1.5 (1.5)            ; 2.5 (2.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter15715_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit169_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit169_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit169_atax0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                 ; fibonacci_lfsr                                                   ; N/A          ;
;                            |thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit169_atax1_full_detector|                 ; 3.0 (0.0)            ; 3.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter15715_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit169_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit169_atax1_full_detector                                                                                                                                                                                                ; atax_i_llvm_fpga_sfc_exit_s_c0_out_for_b0000_atax1_full_detector ; N/A          ;
;                               |thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit169_atax1_full_detector|              ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter15715_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit169_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit169_atax1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit169_atax1_full_detector                                                                                                               ; acl_full_detector                                                ; N/A          ;
;                         |thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter15715_atax0_aunroll_x|                               ; 407.4 (36.7)         ; 472.7 (52.0)                     ; 66.7 (15.4)                                       ; 1.5 (0.0)                        ; 60.0 (0.0)           ; 468 (60)            ; 692 (124)                 ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter15715_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter15715_atax0_aunroll_x                                                                                                                                                                                                                                                                                        ; atax_i_sfc_logic_s_c0_in_for_body26_s_c0_enter15715_atax0        ; N/A          ;
;                            |i_masked64_atax31_delay|                                                                          ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter15715_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter15715_atax0_aunroll_x|i_masked64_atax31_delay                                                                                                                                                                                                                                                                ; dspba_delay_ver                                                  ; N/A          ;
;                            |redist17_i_llvm_fpga_pop_p67f32_arrayidx288104_pop37_atax34_out_data_out_4_mem_dmem|              ; 10.7 (0.0)           ; 10.7 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter15715_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter15715_atax0_aunroll_x|redist17_i_llvm_fpga_pop_p67f32_arrayidx288104_pop37_atax34_out_data_out_4_mem_dmem                                                                                                                                                                                                    ; altera_syncram                                                   ; N/A          ;
;                               |auto_generated|                                                                                ; 10.7 (0.0)           ; 10.7 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter15715_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter15715_atax0_aunroll_x|redist17_i_llvm_fpga_pop_p67f32_arrayidx288104_pop37_atax34_out_data_out_4_mem_dmem|auto_generated                                                                                                                                                                                     ; altera_syncram_2272                                              ; N/A          ;
;                                  |altsyncram1|                                                                                ; 10.7 (10.7)          ; 10.7 (10.7)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter15715_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter15715_atax0_aunroll_x|redist17_i_llvm_fpga_pop_p67f32_arrayidx288104_pop37_atax34_out_data_out_4_mem_dmem|auto_generated|altsyncram1                                                                                                                                                                         ; altsyncram_lla4                                                  ; N/A          ;
;                            |redist18_i_llvm_fpga_pop_p67f32_arrayidx288104_pop37_atax34_out_data_out_8_mem_dmem|              ; 12.2 (0.0)           ; 12.7 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter15715_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter15715_atax0_aunroll_x|redist18_i_llvm_fpga_pop_p67f32_arrayidx288104_pop37_atax34_out_data_out_8_mem_dmem                                                                                                                                                                                                    ; altera_syncram                                                   ; N/A          ;
;                               |auto_generated|                                                                                ; 12.2 (0.0)           ; 12.7 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter15715_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter15715_atax0_aunroll_x|redist18_i_llvm_fpga_pop_p67f32_arrayidx288104_pop37_atax34_out_data_out_8_mem_dmem|auto_generated                                                                                                                                                                                     ; altera_syncram_2272                                              ; N/A          ;
;                                  |altsyncram1|                                                                                ; 12.2 (12.2)          ; 12.7 (12.7)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter15715_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter15715_atax0_aunroll_x|redist18_i_llvm_fpga_pop_p67f32_arrayidx288104_pop37_atax34_out_data_out_8_mem_dmem|auto_generated|altsyncram1                                                                                                                                                                         ; altsyncram_lla4                                                  ; N/A          ;
;                            |redist19_i_llvm_fpga_pop_i64_idxprom27102_pop36_atax10_out_data_out_4_mem_dmem|                   ; 10.0 (0.0)           ; 11.0 (0.0)                       ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter15715_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter15715_atax0_aunroll_x|redist19_i_llvm_fpga_pop_i64_idxprom27102_pop36_atax10_out_data_out_4_mem_dmem                                                                                                                                                                                                         ; altera_syncram                                                   ; N/A          ;
;                               |auto_generated|                                                                                ; 10.0 (0.0)           ; 11.0 (0.0)                       ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter15715_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter15715_atax0_aunroll_x|redist19_i_llvm_fpga_pop_i64_idxprom27102_pop36_atax10_out_data_out_4_mem_dmem|auto_generated                                                                                                                                                                                          ; altera_syncram_2272                                              ; N/A          ;
;                                  |altsyncram1|                                                                                ; 10.0 (10.0)          ; 11.0 (11.0)                      ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter15715_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter15715_atax0_aunroll_x|redist19_i_llvm_fpga_pop_i64_idxprom27102_pop36_atax10_out_data_out_4_mem_dmem|auto_generated|altsyncram1                                                                                                                                                                              ; altsyncram_lla4                                                  ; N/A          ;
;                            |redist20_i_llvm_fpga_pop_i64_idxprom27102_pop36_atax10_out_data_out_8_mem_dmem|                   ; 10.2 (0.0)           ; 13.8 (0.0)                       ; 3.7 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter15715_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter15715_atax0_aunroll_x|redist20_i_llvm_fpga_pop_i64_idxprom27102_pop36_atax10_out_data_out_8_mem_dmem                                                                                                                                                                                                         ; altera_syncram                                                   ; N/A          ;
;                               |auto_generated|                                                                                ; 10.2 (0.0)           ; 13.8 (0.0)                       ; 3.7 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter15715_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter15715_atax0_aunroll_x|redist20_i_llvm_fpga_pop_i64_idxprom27102_pop36_atax10_out_data_out_8_mem_dmem|auto_generated                                                                                                                                                                                          ; altera_syncram_2272                                              ; N/A          ;
;                                  |altsyncram1|                                                                                ; 10.2 (10.2)          ; 13.8 (13.8)                      ; 3.7 (3.7)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter15715_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter15715_atax0_aunroll_x|redist20_i_llvm_fpga_pop_i64_idxprom27102_pop36_atax10_out_data_out_8_mem_dmem|auto_generated|altsyncram1                                                                                                                                                                              ; altsyncram_lla4                                                  ; N/A          ;
;                            |redist22_i_llvm_fpga_pop_i1_notcmp67107_pop39_atax38_out_data_out_6|                              ; 0.0 (0.0)            ; 2.0 (2.0)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter15715_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter15715_atax0_aunroll_x|redist22_i_llvm_fpga_pop_i1_notcmp67107_pop39_atax38_out_data_out_6                                                                                                                                                                                                                    ; dspba_delay_ver                                                  ; N/A          ;
;                            |redist23_i_llvm_fpga_pop_i1_forked98101_pop35_atax32_out_data_out_6|                              ; 0.2 (0.2)            ; 2.0 (2.0)                        ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter15715_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter15715_atax0_aunroll_x|redist23_i_llvm_fpga_pop_i1_forked98101_pop35_atax32_out_data_out_6                                                                                                                                                                                                                    ; dspba_delay_ver                                                  ; N/A          ;
;                            |redist24_i_llvm_fpga_pop_i1_exitcond29105_pop38_atax36_out_data_out_6|                            ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter15715_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter15715_atax0_aunroll_x|redist24_i_llvm_fpga_pop_i1_exitcond29105_pop38_atax36_out_data_out_6                                                                                                                                                                                                                  ; dspba_delay_ver                                                  ; N/A          ;
;                            |redist4_sync_together97_aunroll_x_in_c0_eni7_3_tpl_5_mem_dmem|                                    ; 20.2 (0.0)           ; 20.7 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter15715_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter15715_atax0_aunroll_x|redist4_sync_together97_aunroll_x_in_c0_eni7_3_tpl_5_mem_dmem                                                                                                                                                                                                                          ; altera_syncram                                                   ; N/A          ;
;                               |auto_generated|                                                                                ; 20.2 (0.0)           ; 20.7 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter15715_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter15715_atax0_aunroll_x|redist4_sync_together97_aunroll_x_in_c0_eni7_3_tpl_5_mem_dmem|auto_generated                                                                                                                                                                                                           ; altera_syncram_q172                                              ; N/A          ;
;                                  |altsyncram1|                                                                                ; 20.2 (20.2)          ; 20.7 (20.7)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 20.0 (20.0)          ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter15715_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter15715_atax0_aunroll_x|redist4_sync_together97_aunroll_x_in_c0_eni7_3_tpl_5_mem_dmem|auto_generated|altsyncram1                                                                                                                                                                                               ; altsyncram_dla4                                                  ; N/A          ;
;                            |thei_llvm_fpga_fp_multadd_mult_add_atax17|                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter15715_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter15715_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add_atax17                                                                                                                                                                                                                                              ; atax_flt_i_sfc_logic_s_c0_in_for_body26_0000xk5id06uq0cp0jv34qcz ; N/A          ;
;                            |thei_llvm_fpga_mem_unnamed_atax12_atax13|                                                         ; 43.3 (9.9)           ; 42.8 (9.6)                       ; 0.0 (0.0)                                         ; 0.5 (0.2)                        ; 0.0 (0.0)            ; 53 (0)              ; 55 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter15715_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter15715_atax0_aunroll_x|thei_llvm_fpga_mem_unnamed_atax12_atax13                                                                                                                                                                                                                                               ; atax_i_llvm_fpga_mem_unnamed_12_atax0                            ; N/A          ;
;                               |thei_llvm_fpga_mem_unnamed_atax12_atax1|                                                       ; 32.7 (0.0)           ; 33.2 (0.0)                       ; 0.8 (0.0)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 53 (0)              ; 23 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter15715_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter15715_atax0_aunroll_x|thei_llvm_fpga_mem_unnamed_atax12_atax13|thei_llvm_fpga_mem_unnamed_atax12_atax1                                                                                                                                                                                                       ; lsu_top                                                          ; N/A          ;
;                                  |pipelined_read|                                                                             ; 32.7 (22.5)          ; 33.2 (22.2)                      ; 0.8 (0.0)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 53 (37)             ; 23 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter15715_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter15715_atax0_aunroll_x|thei_llvm_fpga_mem_unnamed_atax12_atax13|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read                                                                                                                                                                                        ; lsu_pipelined_read                                               ; N/A          ;
;                                     |req_fifo|                                                                                ; 8.2 (0.0)            ; 11.0 (0.0)                       ; 2.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (0)              ; 20 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter15715_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter15715_atax0_aunroll_x|thei_llvm_fpga_mem_unnamed_atax12_atax13|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|req_fifo                                                                                                                                                                               ; hld_fifo                                                         ; N/A          ;
;                                        |llreg.acl_low_latency_fifo_inst|                                                      ; 8.2 (8.3)            ; 11.0 (9.5)                       ; 2.8 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 20 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter15715_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter15715_atax0_aunroll_x|thei_llvm_fpga_mem_unnamed_atax12_atax13|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|req_fifo|llreg.acl_low_latency_fifo_inst                                                                                                                                               ; acl_low_latency_fifo                                             ; N/A          ;
;                                           |acl_reset_handler_inst|                                                            ; -0.2 (-0.2)          ; 1.5 (1.5)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter15715_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter15715_atax0_aunroll_x|thei_llvm_fpga_mem_unnamed_atax12_atax13|thei_llvm_fpga_mem_unnamed_atax12_atax1|pipelined_read|req_fifo|llreg.acl_low_latency_fifo_inst|acl_reset_handler_inst                                                                                                                        ; acl_reset_handler                                                ; N/A          ;
;                            |thei_llvm_fpga_mem_unnamed_atax13_atax15|                                                         ; 0.0 (0.0)            ; 15.7 (15.7)                      ; 15.7 (15.7)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter15715_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter15715_atax0_aunroll_x|thei_llvm_fpga_mem_unnamed_atax13_atax15                                                                                                                                                                                                                                               ; atax_i_llvm_fpga_mem_unnamed_13_atax0                            ; N/A          ;
;                            |thei_llvm_fpga_pipeline_keep_going55_atax6|                                                       ; 14.3 (0.0)           ; 15.2 (0.0)                       ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter15715_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter15715_atax0_aunroll_x|thei_llvm_fpga_pipeline_keep_going55_atax6                                                                                                                                                                                                                                             ; atax_i_llvm_fpga_pipeline_keep_going55_0                         ; N/A          ;
;                               |thei_llvm_fpga_pipeline_keep_going55_atax1|                                                    ; 14.3 (0.0)           ; 15.2 (0.0)                       ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter15715_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter15715_atax0_aunroll_x|thei_llvm_fpga_pipeline_keep_going55_atax6|thei_llvm_fpga_pipeline_keep_going55_atax1                                                                                                                                                                                                  ; acl_pipeline                                                     ; N/A          ;
;                                  |pop1|                                                                                       ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter15715_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter15715_atax0_aunroll_x|thei_llvm_fpga_pipeline_keep_going55_atax6|thei_llvm_fpga_pipeline_keep_going55_atax1|pop1                                                                                                                                                                                             ; acl_pop                                                          ; N/A          ;
;                                  |pop2|                                                                                       ; 1.2 (1.2)            ; 1.7 (1.7)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter15715_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter15715_atax0_aunroll_x|thei_llvm_fpga_pipeline_keep_going55_atax6|thei_llvm_fpga_pipeline_keep_going55_atax1|pop2                                                                                                                                                                                             ; acl_pop                                                          ; N/A          ;
;                                  |push|                                                                                       ; 12.2 (0.0)           ; 12.5 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter15715_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter15715_atax0_aunroll_x|thei_llvm_fpga_pipeline_keep_going55_atax6|thei_llvm_fpga_pipeline_keep_going55_atax1|push                                                                                                                                                                                             ; acl_push                                                         ; N/A          ;
;                                     |fifo|                                                                                    ; 12.2 (0.0)           ; 12.5 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter15715_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter15715_atax0_aunroll_x|thei_llvm_fpga_pipeline_keep_going55_atax6|thei_llvm_fpga_pipeline_keep_going55_atax1|push|fifo                                                                                                                                                                                        ; acl_data_fifo                                                    ; N/A          ;
;                                        |fifo|                                                                                 ; 9.8 (0.8)            ; 9.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (2)              ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter15715_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter15715_atax0_aunroll_x|thei_llvm_fpga_pipeline_keep_going55_atax6|thei_llvm_fpga_pipeline_keep_going55_atax1|push|fifo|fifo                                                                                                                                                                                   ; acl_data_fifo                                                    ; N/A          ;
;                                           |fifo|                                                                              ; 9.0 (9.0)            ; 9.0 (9.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter15715_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter15715_atax0_aunroll_x|thei_llvm_fpga_pipeline_keep_going55_atax6|thei_llvm_fpga_pipeline_keep_going55_atax1|push|fifo|fifo|fifo                                                                                                                                                                              ; acl_ll_fifo                                                      ; N/A          ;
;                                        |staging_reg|                                                                          ; 2.3 (2.3)            ; 2.7 (2.7)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter15715_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter15715_atax0_aunroll_x|thei_llvm_fpga_pipeline_keep_going55_atax6|thei_llvm_fpga_pipeline_keep_going55_atax1|push|fifo|staging_reg                                                                                                                                                                            ; acl_staging_reg                                                  ; N/A          ;
;                            |thei_llvm_fpga_pop_f32_add41_pop32_atax16|                                                        ; 17.5 (0.0)           ; 17.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter15715_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter15715_atax0_aunroll_x|thei_llvm_fpga_pop_f32_add41_pop32_atax16                                                                                                                                                                                                                                              ; atax_i_llvm_fpga_pop_f32_add41_pop32_0                           ; N/A          ;
;                               |thei_llvm_fpga_pop_f32_add41_pop32_atax1|                                                      ; 17.5 (17.5)          ; 17.5 (17.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter15715_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter15715_atax0_aunroll_x|thei_llvm_fpga_pop_f32_add41_pop32_atax16|thei_llvm_fpga_pop_f32_add41_pop32_atax1                                                                                                                                                                                                     ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_pop_i1_exitcond29105_pop38_atax36|                                                 ; 0.2 (0.0)            ; 0.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter15715_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter15715_atax0_aunroll_x|thei_llvm_fpga_pop_i1_exitcond29105_pop38_atax36                                                                                                                                                                                                                                       ; atax_i_llvm_fpga_pop_i1_exitcond29105_pop38_0                    ; N/A          ;
;                               |thei_llvm_fpga_pop_i1_exitcond29105_pop38_atax1|                                               ; 0.2 (0.2)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter15715_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter15715_atax0_aunroll_x|thei_llvm_fpga_pop_i1_exitcond29105_pop38_atax36|thei_llvm_fpga_pop_i1_exitcond29105_pop38_atax1                                                                                                                                                                                       ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_pop_i1_forked98101_pop35_atax32|                                                   ; 0.2 (0.0)            ; 0.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter15715_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter15715_atax0_aunroll_x|thei_llvm_fpga_pop_i1_forked98101_pop35_atax32                                                                                                                                                                                                                                         ; atax_i_llvm_fpga_pop_i1_forked98101_pop35_0                      ; N/A          ;
;                               |thei_llvm_fpga_pop_i1_forked98101_pop35_atax1|                                                 ; 0.2 (0.2)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter15715_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter15715_atax0_aunroll_x|thei_llvm_fpga_pop_i1_forked98101_pop35_atax32|thei_llvm_fpga_pop_i1_forked98101_pop35_atax1                                                                                                                                                                                           ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_pop_i1_notcmp67107_pop39_atax38|                                                   ; 0.2 (0.0)            ; 0.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter15715_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter15715_atax0_aunroll_x|thei_llvm_fpga_pop_i1_notcmp67107_pop39_atax38                                                                                                                                                                                                                                         ; atax_i_llvm_fpga_pop_i1_notcmp67107_pop39_0                      ; N/A          ;
;                               |thei_llvm_fpga_pop_i1_notcmp67107_pop39_atax1|                                                 ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter15715_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter15715_atax0_aunroll_x|thei_llvm_fpga_pop_i1_notcmp67107_pop39_atax38|thei_llvm_fpga_pop_i1_notcmp67107_pop39_atax1                                                                                                                                                                                           ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_pop_i2_cleanups58_pop34_atax2|                                                     ; 0.2 (0.0)            ; 0.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter15715_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter15715_atax0_aunroll_x|thei_llvm_fpga_pop_i2_cleanups58_pop34_atax2                                                                                                                                                                                                                                           ; atax_i_llvm_fpga_pop_i2_cleanups58_pop34_0                       ; N/A          ;
;                               |thei_llvm_fpga_pop_i2_cleanups58_pop34_atax1|                                                  ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter15715_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter15715_atax0_aunroll_x|thei_llvm_fpga_pop_i2_cleanups58_pop34_atax2|thei_llvm_fpga_pop_i2_cleanups58_pop34_atax1                                                                                                                                                                                              ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_pop_i32_j_137_pop33_atax8|                                                         ; 1.5 (0.0)            ; 2.1 (0.0)                        ; 0.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter15715_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter15715_atax0_aunroll_x|thei_llvm_fpga_pop_i32_j_137_pop33_atax8                                                                                                                                                                                                                                               ; atax_i_llvm_fpga_pop_i32_j_137_pop33_0                           ; N/A          ;
;                               |thei_llvm_fpga_pop_i32_j_137_pop33_atax1|                                                      ; 1.5 (1.5)            ; 2.1 (2.1)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter15715_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter15715_atax0_aunroll_x|thei_llvm_fpga_pop_i32_j_137_pop33_atax8|thei_llvm_fpga_pop_i32_j_137_pop33_atax1                                                                                                                                                                                                      ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_pop_i64_idxprom27102_pop36_atax10|                                                 ; 3.4 (0.0)            ; 4.7 (0.0)                        ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter15715_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter15715_atax0_aunroll_x|thei_llvm_fpga_pop_i64_idxprom27102_pop36_atax10                                                                                                                                                                                                                                       ; atax_i_llvm_fpga_pop_i64_idxprom27102_pop36_0                    ; N/A          ;
;                               |thei_llvm_fpga_pop_i64_idxprom27102_pop36_atax1|                                               ; 3.4 (3.4)            ; 4.7 (4.7)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter15715_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter15715_atax0_aunroll_x|thei_llvm_fpga_pop_i64_idxprom27102_pop36_atax10|thei_llvm_fpga_pop_i64_idxprom27102_pop36_atax1                                                                                                                                                                                       ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_pop_i7_fpga_indvars_iv21_pop31_atax21|                                             ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter15715_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter15715_atax0_aunroll_x|thei_llvm_fpga_pop_i7_fpga_indvars_iv21_pop31_atax21                                                                                                                                                                                                                                   ; atax_i_llvm_fpga_pop_i7_fpga_indvars_iv21_pop31_0                ; N/A          ;
;                               |thei_llvm_fpga_pop_i7_fpga_indvars_iv21_pop31_atax1|                                           ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter15715_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter15715_atax0_aunroll_x|thei_llvm_fpga_pop_i7_fpga_indvars_iv21_pop31_atax21|thei_llvm_fpga_pop_i7_fpga_indvars_iv21_pop31_atax1                                                                                                                                                                               ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_pop_p67f32_arrayidx288104_pop37_atax34|                                            ; 1.5 (0.0)            ; 2.2 (0.0)                        ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter15715_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter15715_atax0_aunroll_x|thei_llvm_fpga_pop_p67f32_arrayidx288104_pop37_atax34                                                                                                                                                                                                                                  ; atax_i_llvm_fpga_pop_p67f32_arrayidx288104_pop37_0               ; N/A          ;
;                               |thei_llvm_fpga_pop_p67f32_arrayidx288104_pop37_atax1|                                          ; 1.5 (1.5)            ; 2.2 (2.2)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter15715_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter15715_atax0_aunroll_x|thei_llvm_fpga_pop_p67f32_arrayidx288104_pop37_atax34|thei_llvm_fpga_pop_p67f32_arrayidx288104_pop37_atax1                                                                                                                                                                             ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_push_f32_add41_push32_atax18|                                                      ; 76.0 (0.0)           ; 85.5 (0.0)                       ; 9.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 52 (0)              ; 171 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter15715_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter15715_atax0_aunroll_x|thei_llvm_fpga_push_f32_add41_push32_atax18                                                                                                                                                                                                                                            ; atax_i_llvm_fpga_push_f32_add41_push32_0                         ; N/A          ;
;                               |thei_llvm_fpga_push_f32_add41_push32_atax1|                                                    ; 76.0 (0.0)           ; 85.5 (0.0)                       ; 9.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 52 (0)              ; 171 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter15715_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter15715_atax0_aunroll_x|thei_llvm_fpga_push_f32_add41_push32_atax18|thei_llvm_fpga_push_f32_add41_push32_atax1                                                                                                                                                                                                 ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                       ; 76.0 (8.7)           ; 85.5 (8.7)                       ; 9.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 52 (32)             ; 171 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter15715_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter15715_atax0_aunroll_x|thei_llvm_fpga_push_f32_add41_push32_atax18|thei_llvm_fpga_push_f32_add41_push32_atax1|fifo                                                                                                                                                                                            ; acl_data_fifo                                                    ; N/A          ;
;                                     |fifo|                                                                                    ; 57.6 (0.5)           ; 67.1 (0.5)                       ; 9.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (1)              ; 138 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter15715_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter15715_atax0_aunroll_x|thei_llvm_fpga_push_f32_add41_push32_atax18|thei_llvm_fpga_push_f32_add41_push32_atax1|fifo|fifo                                                                                                                                                                                       ; acl_data_fifo                                                    ; N/A          ;
;                                        |fifo|                                                                                 ; 57.1 (57.1)          ; 66.6 (66.6)                      ; 9.5 (9.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 138 (138)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter15715_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter15715_atax0_aunroll_x|thei_llvm_fpga_push_f32_add41_push32_atax18|thei_llvm_fpga_push_f32_add41_push32_atax1|fifo|fifo|fifo                                                                                                                                                                                  ; acl_ll_fifo                                                      ; N/A          ;
;                                     |staging_reg|                                                                             ; 9.6 (9.6)            ; 9.8 (9.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter15715_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter15715_atax0_aunroll_x|thei_llvm_fpga_push_f32_add41_push32_atax18|thei_llvm_fpga_push_f32_add41_push32_atax1|fifo|staging_reg                                                                                                                                                                                ; acl_staging_reg                                                  ; N/A          ;
;                            |thei_llvm_fpga_push_i1_exitcond29105_push38_atax37|                                               ; 9.5 (0.0)            ; 9.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (0)              ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter15715_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter15715_atax0_aunroll_x|thei_llvm_fpga_push_i1_exitcond29105_push38_atax37                                                                                                                                                                                                                                     ; atax_i_llvm_fpga_push_i1_exitcond29105_push38_0                  ; N/A          ;
;                               |thei_llvm_fpga_push_i1_exitcond29105_push38_atax1|                                             ; 9.5 (0.0)            ; 9.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (0)              ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter15715_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter15715_atax0_aunroll_x|thei_llvm_fpga_push_i1_exitcond29105_push38_atax37|thei_llvm_fpga_push_i1_exitcond29105_push38_atax1                                                                                                                                                                                   ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                       ; 9.5 (0.5)            ; 9.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (2)              ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter15715_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter15715_atax0_aunroll_x|thei_llvm_fpga_push_i1_exitcond29105_push38_atax37|thei_llvm_fpga_push_i1_exitcond29105_push38_atax1|fifo                                                                                                                                                                              ; acl_data_fifo                                                    ; N/A          ;
;                                     |fifo|                                                                                    ; 9.0 (9.0)            ; 9.0 (9.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter15715_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter15715_atax0_aunroll_x|thei_llvm_fpga_push_i1_exitcond29105_push38_atax37|thei_llvm_fpga_push_i1_exitcond29105_push38_atax1|fifo|fifo                                                                                                                                                                         ; acl_ll_fifo                                                      ; N/A          ;
;                            |thei_llvm_fpga_push_i1_forked98101_push35_atax33|                                                 ; 9.5 (0.0)            ; 9.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (0)              ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter15715_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter15715_atax0_aunroll_x|thei_llvm_fpga_push_i1_forked98101_push35_atax33                                                                                                                                                                                                                                       ; atax_i_llvm_fpga_push_i1_forked98101_push35_0                    ; N/A          ;
;                               |thei_llvm_fpga_push_i1_forked98101_push35_atax1|                                               ; 9.5 (0.0)            ; 9.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (0)              ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter15715_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter15715_atax0_aunroll_x|thei_llvm_fpga_push_i1_forked98101_push35_atax33|thei_llvm_fpga_push_i1_forked98101_push35_atax1                                                                                                                                                                                       ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                       ; 9.5 (0.5)            ; 9.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (2)              ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter15715_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter15715_atax0_aunroll_x|thei_llvm_fpga_push_i1_forked98101_push35_atax33|thei_llvm_fpga_push_i1_forked98101_push35_atax1|fifo                                                                                                                                                                                  ; acl_data_fifo                                                    ; N/A          ;
;                                     |fifo|                                                                                    ; 9.0 (9.0)            ; 9.0 (9.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter15715_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter15715_atax0_aunroll_x|thei_llvm_fpga_push_i1_forked98101_push35_atax33|thei_llvm_fpga_push_i1_forked98101_push35_atax1|fifo|fifo                                                                                                                                                                             ; acl_ll_fifo                                                      ; N/A          ;
;                            |thei_llvm_fpga_push_i1_lastiniteration57_atax7|                                                   ; 3.6 (0.0)            ; 3.6 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter15715_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter15715_atax0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration57_atax7                                                                                                                                                                                                                                         ; atax_i_llvm_fpga_push_i1_lastiniteration57_0                     ; N/A          ;
;                               |thei_llvm_fpga_push_i1_lastiniteration57_atax1|                                                ; 3.6 (0.0)            ; 3.6 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter15715_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter15715_atax0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration57_atax7|thei_llvm_fpga_push_i1_lastiniteration57_atax1                                                                                                                                                                                          ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                       ; 3.6 (0.3)            ; 3.6 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (1)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter15715_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter15715_atax0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration57_atax7|thei_llvm_fpga_push_i1_lastiniteration57_atax1|fifo                                                                                                                                                                                     ; acl_data_fifo                                                    ; N/A          ;
;                                     |fifo|                                                                                    ; 3.2 (3.2)            ; 3.2 (3.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter15715_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter15715_atax0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration57_atax7|thei_llvm_fpga_push_i1_lastiniteration57_atax1|fifo|fifo                                                                                                                                                                                ; acl_ll_fifo                                                      ; N/A          ;
;                            |thei_llvm_fpga_push_i1_notcmp67107_push39_atax39|                                                 ; 9.8 (0.0)            ; 9.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (0)              ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter15715_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter15715_atax0_aunroll_x|thei_llvm_fpga_push_i1_notcmp67107_push39_atax39                                                                                                                                                                                                                                       ; atax_i_llvm_fpga_push_i1_notcmp67107_push39_0                    ; N/A          ;
;                               |thei_llvm_fpga_push_i1_notcmp67107_push39_atax1|                                               ; 9.8 (0.0)            ; 9.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (0)              ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter15715_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter15715_atax0_aunroll_x|thei_llvm_fpga_push_i1_notcmp67107_push39_atax39|thei_llvm_fpga_push_i1_notcmp67107_push39_atax1                                                                                                                                                                                       ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                       ; 9.8 (0.9)            ; 9.8 (0.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (2)              ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter15715_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter15715_atax0_aunroll_x|thei_llvm_fpga_push_i1_notcmp67107_push39_atax39|thei_llvm_fpga_push_i1_notcmp67107_push39_atax1|fifo                                                                                                                                                                                  ; acl_data_fifo                                                    ; N/A          ;
;                                     |fifo|                                                                                    ; 8.8 (8.8)            ; 8.8 (8.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter15715_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter15715_atax0_aunroll_x|thei_llvm_fpga_push_i1_notcmp67107_push39_atax39|thei_llvm_fpga_push_i1_notcmp67107_push39_atax1|fifo|fifo                                                                                                                                                                             ; acl_ll_fifo                                                      ; N/A          ;
;                            |thei_llvm_fpga_push_i1_notexitcond65_atax25|                                                      ; 10.8 (0.0)           ; 11.3 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (0)              ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter15715_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter15715_atax0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond65_atax25                                                                                                                                                                                                                                            ; atax_i_llvm_fpga_push_i1_notexitcond65_0                         ; N/A          ;
;                               |thei_llvm_fpga_push_i1_notexitcond65_atax1|                                                    ; 10.8 (0.0)           ; 11.3 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (0)              ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter15715_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter15715_atax0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond65_atax25|thei_llvm_fpga_push_i1_notexitcond65_atax1                                                                                                                                                                                                 ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                       ; 10.8 (0.3)           ; 11.3 (0.8)                       ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (2)              ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter15715_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter15715_atax0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond65_atax25|thei_llvm_fpga_push_i1_notexitcond65_atax1|fifo                                                                                                                                                                                            ; acl_data_fifo                                                    ; N/A          ;
;                                     |fifo|                                                                                    ; 10.5 (10.5)          ; 10.5 (10.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter15715_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter15715_atax0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond65_atax25|thei_llvm_fpga_push_i1_notexitcond65_atax1|fifo|fifo                                                                                                                                                                                       ; acl_ll_fifo                                                      ; N/A          ;
;                            |thei_llvm_fpga_push_i2_cleanups58_push34_atax28|                                                  ; 11.7 (0.0)           ; 11.7 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (0)              ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter15715_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter15715_atax0_aunroll_x|thei_llvm_fpga_push_i2_cleanups58_push34_atax28                                                                                                                                                                                                                                        ; atax_i_llvm_fpga_push_i2_cleanups58_push34_0                     ; N/A          ;
;                               |thei_llvm_fpga_push_i2_cleanups58_push34_atax1|                                                ; 11.7 (0.0)           ; 11.7 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (0)              ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter15715_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter15715_atax0_aunroll_x|thei_llvm_fpga_push_i2_cleanups58_push34_atax28|thei_llvm_fpga_push_i2_cleanups58_push34_atax1                                                                                                                                                                                         ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                       ; 11.7 (0.7)           ; 11.7 (0.7)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (2)              ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter15715_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter15715_atax0_aunroll_x|thei_llvm_fpga_push_i2_cleanups58_push34_atax28|thei_llvm_fpga_push_i2_cleanups58_push34_atax1|fifo                                                                                                                                                                                    ; acl_data_fifo                                                    ; N/A          ;
;                                     |fifo|                                                                                    ; 10.8 (10.8)          ; 11.0 (11.0)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter15715_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter15715_atax0_aunroll_x|thei_llvm_fpga_push_i2_cleanups58_push34_atax28|thei_llvm_fpga_push_i2_cleanups58_push34_atax1|fifo|fifo                                                                                                                                                                               ; acl_ll_fifo                                                      ; N/A          ;
;                            |thei_llvm_fpga_push_i32_j_137_push33_atax20|                                                      ; 28.3 (0.0)           ; 33.6 (0.0)                       ; 5.8 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 20 (0)              ; 58 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter15715_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter15715_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_137_push33_atax20                                                                                                                                                                                                                                            ; atax_i_llvm_fpga_push_i32_j_137_push33_0                         ; N/A          ;
;                               |thei_llvm_fpga_push_i32_j_137_push33_atax1|                                                    ; 28.3 (0.0)           ; 33.6 (0.0)                       ; 5.8 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 20 (0)              ; 58 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter15715_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter15715_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_137_push33_atax20|thei_llvm_fpga_push_i32_j_137_push33_atax1                                                                                                                                                                                                 ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                       ; 28.3 (0.8)           ; 33.6 (0.8)                       ; 5.8 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 20 (2)              ; 58 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter15715_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter15715_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_137_push33_atax20|thei_llvm_fpga_push_i32_j_137_push33_atax1|fifo                                                                                                                                                                                            ; acl_data_fifo                                                    ; N/A          ;
;                                     |fifo|                                                                                    ; 27.3 (27.3)          ; 32.8 (32.8)                      ; 5.9 (5.9)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 18 (18)             ; 58 (58)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter15715_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter15715_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_137_push33_atax20|thei_llvm_fpga_push_i32_j_137_push33_atax1|fifo|fifo                                                                                                                                                                                       ; acl_ll_fifo                                                      ; N/A          ;
;                            |thei_llvm_fpga_push_i64_idxprom27102_push36_atax11|                                               ; 22.0 (0.0)           ; 22.1 (0.0)                       ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 42 (0)              ; 41 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter15715_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter15715_atax0_aunroll_x|thei_llvm_fpga_push_i64_idxprom27102_push36_atax11                                                                                                                                                                                                                                     ; atax_i_llvm_fpga_push_i64_idxprom27102_push36_0                  ; N/A          ;
;                               |thei_llvm_fpga_push_i64_idxprom27102_push36_atax1|                                             ; 22.0 (0.0)           ; 22.1 (0.0)                       ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 42 (0)              ; 41 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter15715_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter15715_atax0_aunroll_x|thei_llvm_fpga_push_i64_idxprom27102_push36_atax11|thei_llvm_fpga_push_i64_idxprom27102_push36_atax1                                                                                                                                                                                   ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                       ; 22.0 (1.0)           ; 22.1 (1.0)                       ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 42 (6)              ; 41 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter15715_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter15715_atax0_aunroll_x|thei_llvm_fpga_push_i64_idxprom27102_push36_atax11|thei_llvm_fpga_push_i64_idxprom27102_push36_atax1|fifo                                                                                                                                                                              ; acl_data_fifo                                                    ; N/A          ;
;                                     |fifo|                                                                                    ; 18.1 (0.6)           ; 18.8 (1.2)                       ; 0.8 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 35 (2)              ; 34 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter15715_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter15715_atax0_aunroll_x|thei_llvm_fpga_push_i64_idxprom27102_push36_atax11|thei_llvm_fpga_push_i64_idxprom27102_push36_atax1|fifo|fifo                                                                                                                                                                         ; acl_data_fifo                                                    ; N/A          ;
;                                        |fifo|                                                                                 ; 17.5 (17.5)          ; 17.7 (17.7)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (33)             ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter15715_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter15715_atax0_aunroll_x|thei_llvm_fpga_push_i64_idxprom27102_push36_atax11|thei_llvm_fpga_push_i64_idxprom27102_push36_atax1|fifo|fifo|fifo                                                                                                                                                                    ; acl_ll_fifo                                                      ; N/A          ;
;                                     |staging_reg|                                                                             ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter15715_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter15715_atax0_aunroll_x|thei_llvm_fpga_push_i64_idxprom27102_push36_atax11|thei_llvm_fpga_push_i64_idxprom27102_push36_atax1|fifo|staging_reg                                                                                                                                                                  ; acl_staging_reg                                                  ; N/A          ;
;                            |thei_llvm_fpga_push_i7_fpga_indvars_iv21_push31_atax30|                                           ; 19.8 (0.0)           ; 22.5 (0.0)                       ; 3.2 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 20 (0)              ; 38 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter15715_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter15715_atax0_aunroll_x|thei_llvm_fpga_push_i7_fpga_indvars_iv21_push31_atax30                                                                                                                                                                                                                                 ; atax_i_llvm_fpga_push_i7_fpga_indvars_iv21_push31_0              ; N/A          ;
;                               |thei_llvm_fpga_push_i7_fpga_indvars_iv21_push31_atax1|                                         ; 19.8 (0.0)           ; 22.5 (0.0)                       ; 3.2 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 20 (0)              ; 38 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter15715_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter15715_atax0_aunroll_x|thei_llvm_fpga_push_i7_fpga_indvars_iv21_push31_atax30|thei_llvm_fpga_push_i7_fpga_indvars_iv21_push31_atax1                                                                                                                                                                           ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                       ; 19.8 (0.8)           ; 22.5 (0.8)                       ; 3.2 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 20 (2)              ; 38 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter15715_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter15715_atax0_aunroll_x|thei_llvm_fpga_push_i7_fpga_indvars_iv21_push31_atax30|thei_llvm_fpga_push_i7_fpga_indvars_iv21_push31_atax1|fifo                                                                                                                                                                      ; acl_data_fifo                                                    ; N/A          ;
;                                     |fifo|                                                                                    ; 19.0 (19.0)          ; 21.7 (21.7)                      ; 3.2 (3.2)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 18 (18)             ; 38 (38)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter15715_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter15715_atax0_aunroll_x|thei_llvm_fpga_push_i7_fpga_indvars_iv21_push31_atax30|thei_llvm_fpga_push_i7_fpga_indvars_iv21_push31_atax1|fifo|fifo                                                                                                                                                                 ; acl_ll_fifo                                                      ; N/A          ;
;                            |thei_llvm_fpga_push_p67f32_arrayidx288104_push37_atax35|                                          ; 21.7 (0.0)           ; 24.8 (0.0)                       ; 3.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 42 (0)              ; 41 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter15715_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter15715_atax0_aunroll_x|thei_llvm_fpga_push_p67f32_arrayidx288104_push37_atax35                                                                                                                                                                                                                                ; atax_i_llvm_fpga_push_p67f32_arrayidx288104_push37_0             ; N/A          ;
;                               |thei_llvm_fpga_push_p67f32_arrayidx288104_push37_atax1|                                        ; 21.7 (0.0)           ; 24.8 (0.0)                       ; 3.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 42 (0)              ; 41 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter15715_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter15715_atax0_aunroll_x|thei_llvm_fpga_push_p67f32_arrayidx288104_push37_atax35|thei_llvm_fpga_push_p67f32_arrayidx288104_push37_atax1                                                                                                                                                                         ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                       ; 21.7 (1.5)           ; 24.8 (1.5)                       ; 3.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 42 (6)              ; 41 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter15715_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter15715_atax0_aunroll_x|thei_llvm_fpga_push_p67f32_arrayidx288104_push37_atax35|thei_llvm_fpga_push_p67f32_arrayidx288104_push37_atax1|fifo                                                                                                                                                                    ; acl_data_fifo                                                    ; N/A          ;
;                                     |fifo|                                                                                    ; 17.7 (1.0)           ; 20.8 (1.0)                       ; 3.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 35 (2)              ; 34 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter15715_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter15715_atax0_aunroll_x|thei_llvm_fpga_push_p67f32_arrayidx288104_push37_atax35|thei_llvm_fpga_push_p67f32_arrayidx288104_push37_atax1|fifo|fifo                                                                                                                                                               ; acl_data_fifo                                                    ; N/A          ;
;                                        |fifo|                                                                                 ; 16.7 (16.7)          ; 19.8 (19.8)                      ; 3.2 (3.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (33)             ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter15715_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter15715_atax0_aunroll_x|thei_llvm_fpga_push_p67f32_arrayidx288104_push37_atax35|thei_llvm_fpga_push_p67f32_arrayidx288104_push37_atax1|fifo|fifo|fifo                                                                                                                                                          ; acl_ll_fifo                                                      ; N/A          ;
;                                     |staging_reg|                                                                             ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter15715_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter15715_atax0_aunroll_x|thei_llvm_fpga_push_p67f32_arrayidx288104_push37_atax35|thei_llvm_fpga_push_p67f32_arrayidx288104_push37_atax1|fifo|staging_reg                                                                                                                                                        ; acl_staging_reg                                                  ; N/A          ;
;                |thebb_atax_B7_sr_1_aunroll_x|                                                                                 ; 2.5 (2.5)            ; 23.3 (23.3)                      ; 20.8 (20.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 49 (49)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7_sr_1_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                          ; atax_bb_B7_sr_1                                                  ; N/A          ;
;                |thebb_atax_B8|                                                                                                ; 112.7 (0.0)          ; 152.0 (0.0)                      ; 39.3 (0.0)                                        ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 89 (0)              ; 205 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; atax_bb_B8                                                       ; N/A          ;
;                   |thebb_atax_B8_stall_region|                                                                                ; 112.7 (4.8)          ; 152.0 (5.0)                      ; 39.3 (0.2)                                        ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 89 (10)             ; 205 (4)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                              ; atax_bb_B8_stall_region                                          ; N/A          ;
;                      |thebubble_out_stall_entry_1_reg|                                                                        ; 7.5 (7.5)            ; 8.0 (8.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thebubble_out_stall_entry_1_reg                                                                                                                                                                                                                                                                                                                                                                                              ; acl_valid_fifo_counter                                           ; N/A          ;
;                      |thecoalesced_delay_0_fifo|                                                                              ; 22.7 (0.0)           ; 30.0 (0.0)                       ; 7.3 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 21 (0)              ; 35 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thecoalesced_delay_0_fifo                                                                                                                                                                                                                                                                                                                                                                                                    ; acl_data_fifo                                                    ; N/A          ;
;                         |fifo|                                                                                                ; 22.7 (0.0)           ; 30.0 (0.0)                       ; 7.3 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 21 (0)              ; 35 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thecoalesced_delay_0_fifo|fifo                                                                                                                                                                                                                                                                                                                                                                                               ; acl_fifo                                                         ; N/A          ;
;                            |hld_fifo_inst|                                                                                    ; 22.7 (0.0)           ; 30.0 (0.0)                       ; 7.3 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 21 (0)              ; 35 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst                                                                                                                                                                                                                                                                                                                                                                                 ; hld_fifo                                                         ; N/A          ;
;                               |ms.acl_mid_speed_fifo_inst|                                                                    ; 22.7 (3.0)           ; 30.0 (3.0)                       ; 7.3 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 21 (4)              ; 35 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                                                                      ; acl_mid_speed_fifo                                               ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                     ; -0.2 (-0.2)          ; 1.5 (1.5)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                               ; acl_reset_handler                                                ; N/A          ;
;                                  |addr_match_inst|                                                                            ; 4.0 (4.0)            ; 5.5 (4.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 10 (7)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                                                                      ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                  ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                               ; acl_reset_handler                                                ; N/A          ;
;                                  |gen_ram.gen_mlab.altdpram_component|                                                        ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                                                                                                                                  ; altdpram                                                         ; N/A          ;
;                                     |auto_generated|                                                                          ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                                                                                                                   ; dpram_qp42                                                       ; N/A          ;
;                                  |gen_real_stall_out.stall_out_inst|                                                          ; 3.8 (4.0)            ; 6.0 (4.5)                        ; 2.2 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                                                                                    ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                  ; -0.2 (-0.2)          ; 1.5 (1.5)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                             ; acl_reset_handler                                                ; N/A          ;
;                                  |ram_rd_addr_inst|                                                                           ; 1.0 (0.0)            ; 2.0 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                                                                                     ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                               ; 1.0 (1.0)            ; 2.0 (2.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                                                           ; fibonacci_lfsr                                                   ; N/A          ;
;                                  |ram_wr_addr_inst|                                                                           ; 1.0 (0.0)            ; 2.0 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                                                                                     ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                               ; 1.0 (1.0)            ; 2.0 (2.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                                                           ; fibonacci_lfsr                                                   ; N/A          ;
;                      |thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax0|                                                           ; 1.3 (0.0)            ; 1.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax0                                                                                                                                                                                                                                                                                                                                                                                 ; atax_i_llvm_fpga_pop_i1_memdep_phi_pop20_0                       ; N/A          ;
;                         |thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax0_reg|                                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax0|thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax0_reg                                                                                                                                                                                                                                                                                                                                ; atax_i_llvm_fpga_pop_i1_memdep_phi_pop20_0_reg                   ; N/A          ;
;                         |thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax1|                                                        ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax0|thei_llvm_fpga_pop_i1_memdep_phi_pop20_atax1                                                                                                                                                                                                                                                                                                                                    ; acl_pop                                                          ; N/A          ;
;                      |thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter180_atax3_aunroll_x|                                           ; 53.0 (0.3)           ; 76.5 (0.5)                       ; 23.5 (0.2)                                        ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 21 (1)              ; 117 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter180_atax3_aunroll_x                                                                                                                                                                                                                                                                                                                                                                 ; atax_i_sfc_s_c0_in_for_inc40_s_c0_enter180_atax3                 ; N/A          ;
;                         |thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit184_atax1_aunroll_x|                         ; 32.5 (0.0)           ; 39.0 (0.0)                       ; 6.5 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 20 (0)              ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter180_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit184_atax1_aunroll_x                                                                                                                                                                                                                                                                                     ; atax_i_llvm_fpga_sfc_exit_s_c0_out_for_inc40_s_c0_exit184_atax0  ; N/A          ;
;                            |thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit184_atax1_data_fifo_aunroll_x|            ; 29.5 (0.0)           ; 36.0 (0.0)                       ; 6.5 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 14 (0)              ; 27 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter180_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit184_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit184_atax1_data_fifo_aunroll_x                                                                                                                                                                                               ; atax_i_llvm_fpga_sfc_exit_s_c0_out_for_i0000t184_atax1_data_fifo ; N/A          ;
;                               |thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit184_atax0|                             ; 29.5 (0.0)           ; 36.0 (0.0)                       ; 6.5 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 14 (0)              ; 27 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter180_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit184_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit184_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit184_atax0                                                                                                                             ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                                 ; 29.5 (2.2)           ; 36.0 (3.3)                       ; 6.5 (1.2)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 14 (4)              ; 27 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter180_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit184_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit184_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit184_atax0|ms.acl_mid_speed_fifo_inst                                                                                                  ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                  ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter180_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit184_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit184_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit184_atax0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                           ; acl_reset_handler                                                ; N/A          ;
;                                     |addr_match_inst|                                                                         ; 5.0 (5.0)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter180_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit184_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit184_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit184_atax0|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                  ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                               ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter180_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit184_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit184_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit184_atax0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                           ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_ram.gen_mlab.altdpram_component|                                                     ; 20.0 (0.0)           ; 20.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter180_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit184_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit184_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit184_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                              ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                       ; 20.0 (20.0)          ; 20.0 (20.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (20.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter180_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit184_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit184_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit184_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                               ; dpram_pp42                                                       ; N/A          ;
;                                     |ram_rd_addr_inst|                                                                        ; 0.8 (0.0)            ; 2.2 (0.0)                        ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter180_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit184_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit184_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit184_atax0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                 ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                            ; 0.8 (0.8)            ; 2.2 (2.2)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter180_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit184_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit184_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit184_atax0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                       ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |ram_wr_addr_inst|                                                                        ; 1.5 (0.0)            ; 2.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter180_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit184_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit184_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit184_atax0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                 ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                            ; 1.5 (1.5)            ; 2.5 (2.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter180_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit184_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit184_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit184_atax0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                       ; fibonacci_lfsr                                                   ; N/A          ;
;                            |thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit184_atax1_full_detector|                  ; 3.0 (0.0)            ; 3.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter180_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit184_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit184_atax1_full_detector                                                                                                                                                                                                     ; atax_i_llvm_fpga_sfc_exit_s_c0_out_for_i0000_atax1_full_detector ; N/A          ;
;                               |thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit184_atax1_full_detector|               ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter180_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit184_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit184_atax1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit184_atax1_full_detector                                                                                                                     ; acl_full_detector                                                ; N/A          ;
;                         |thei_sfc_logic_s_c0_in_for_inc40_ataxs_c0_enter180_atax0_aunroll_x|                                  ; 20.2 (19.5)          ; 37.0 (23.3)                      ; 16.9 (3.8)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 84 (52)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter180_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_inc40_ataxs_c0_enter180_atax0_aunroll_x                                                                                                                                                                                                                                                                                              ; atax_i_sfc_logic_s_c0_in_for_inc40_s_c0_enter180_atax0           ; N/A          ;
;                            |thei_llvm_fpga_mem_unnamed_atax14_atax3|                                                          ; 0.7 (0.7)            ; 13.7 (13.7)                      ; 13.0 (13.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter180_atax3_aunroll_x|thei_sfc_logic_s_c0_in_for_inc40_ataxs_c0_enter180_atax0_aunroll_x|thei_llvm_fpga_mem_unnamed_atax14_atax3                                                                                                                                                                                                                                                      ; atax_i_llvm_fpga_mem_unnamed_14_atax0                            ; N/A          ;
;                      |theredist1_stall_entry_o6_9_fifo|                                                                       ; 23.5 (0.0)           ; 31.0 (0.0)                       ; 7.5 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 22 (0)              ; 35 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|theredist1_stall_entry_o6_9_fifo                                                                                                                                                                                                                                                                                                                                                                                             ; acl_data_fifo                                                    ; N/A          ;
;                         |fifo|                                                                                                ; 23.5 (0.0)           ; 31.0 (0.0)                       ; 7.5 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 22 (0)              ; 35 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|theredist1_stall_entry_o6_9_fifo|fifo                                                                                                                                                                                                                                                                                                                                                                                        ; acl_fifo                                                         ; N/A          ;
;                            |hld_fifo_inst|                                                                                    ; 23.5 (0.0)           ; 31.0 (0.0)                       ; 7.5 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 22 (0)              ; 35 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|theredist1_stall_entry_o6_9_fifo|fifo|hld_fifo_inst                                                                                                                                                                                                                                                                                                                                                                          ; hld_fifo                                                         ; N/A          ;
;                               |ms.acl_mid_speed_fifo_inst|                                                                    ; 23.5 (1.7)           ; 31.0 (3.0)                       ; 7.5 (1.3)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 22 (4)              ; 35 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|theredist1_stall_entry_o6_9_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                                                               ; acl_mid_speed_fifo                                               ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                     ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|theredist1_stall_entry_o6_9_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                        ; acl_reset_handler                                                ; N/A          ;
;                                  |addr_match_inst|                                                                            ; 5.0 (5.0)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 10 (7)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|theredist1_stall_entry_o6_9_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                                                               ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                  ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|theredist1_stall_entry_o6_9_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                        ; acl_reset_handler                                                ; N/A          ;
;                                  |gen_ram.gen_mlab.altdpram_component|                                                        ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|theredist1_stall_entry_o6_9_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                                                                                                                           ; altdpram                                                         ; N/A          ;
;                                     |auto_generated|                                                                          ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|theredist1_stall_entry_o6_9_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                                                                                                            ; dpram_vn42                                                       ; N/A          ;
;                                  |gen_real_stall_out.stall_out_inst|                                                          ; 5.8 (5.8)            ; 8.0 (6.5)                        ; 2.2 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|theredist1_stall_entry_o6_9_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                                                                             ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                  ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|theredist1_stall_entry_o6_9_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                      ; acl_reset_handler                                                ; N/A          ;
;                                  |ram_rd_addr_inst|                                                                           ; 0.5 (0.0)            ; 1.0 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|theredist1_stall_entry_o6_9_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                                                                              ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                               ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|theredist1_stall_entry_o6_9_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                                                    ; fibonacci_lfsr                                                   ; N/A          ;
;                                  |ram_wr_addr_inst|                                                                           ; 0.5 (0.0)            ; 1.0 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|theredist1_stall_entry_o6_9_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                                                                              ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                               ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|theredist1_stall_entry_o6_9_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                                                    ; fibonacci_lfsr                                                   ; N/A          ;
;                |thebb_atax_B8_sr_0_aunroll_x|                                                                                 ; 13.1 (13.1)          ; 23.7 (23.7)                      ; 10.6 (10.6)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 48 (48)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8_sr_0_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                          ; atax_bb_B8_sr_0                                                  ; N/A          ;
;                |thebb_atax_B9|                                                                                                ; 171.7 (0.0)          ; 245.0 (0.0)                      ; 74.3 (0.0)                                        ; 1.0 (0.0)                        ; 40.0 (0.0)           ; 220 (0)             ; 426 (0)                   ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; atax_bb_B9                                                       ; N/A          ;
;                   |theatax_B9_branch|                                                                                         ; 0.8 (0.8)            ; 1.8 (1.8)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_branch                                                                                                                                                                                                                                                                                                                                                                                                                                       ; atax_B9_branch                                                   ; N/A          ;
;                   |theatax_B9_merge|                                                                                          ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|theatax_B9_merge                                                                                                                                                                                                                                                                                                                                                                                                                                        ; atax_B9_merge                                                    ; N/A          ;
;                   |thebb_atax_B9_stall_region|                                                                                ; 170.3 (0.0)          ; 242.7 (0.0)                      ; 73.3 (0.0)                                        ; 1.0 (0.0)                        ; 40.0 (0.0)           ; 216 (0)             ; 423 (0)                   ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                              ; atax_bb_B9_stall_region                                          ; N/A          ;
;                      |theatax_B9_merge_reg_aunroll_x|                                                                         ; 21.0 (21.0)          ; 21.0 (21.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 42 (42)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|theatax_B9_merge_reg_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                               ; atax_B9_merge_reg                                                ; N/A          ;
;                      |thei_sfc_s_c0_in_for_body48_ataxs_c0_enter19216_atax1_aunroll_x|                                        ; 149.3 (0.3)          ; 221.7 (0.5)                      ; 73.3 (0.2)                                        ; 1.0 (0.0)                        ; 40.0 (0.0)           ; 215 (1)             ; 381 (0)                   ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter19216_atax1_aunroll_x                                                                                                                                                                                                                                                                                                                                                              ; atax_i_sfc_s_c0_in_for_body48_s_c0_enter19216_atax1              ; N/A          ;
;                         |thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit204_atax1_aunroll_x|                        ; 22.5 (0.3)           ; 29.5 (0.5)                       ; 7.0 (0.2)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 21 (1)              ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter19216_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit204_atax1_aunroll_x                                                                                                                                                                                                                                                                                 ; atax_i_llvm_fpga_sfc_exit_s_c0_out_for_body48_s_c0_exit204_atax0 ; N/A          ;
;                            |thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit204_atax1_data_fifo_aunroll_x|           ; 19.2 (0.0)           ; 26.0 (0.0)                       ; 6.8 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 14 (0)              ; 27 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter19216_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit204_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit204_atax1_data_fifo_aunroll_x                                                                                                                                                                                          ; atax_i_llvm_fpga_sfc_exit_s_c0_out_for_b0000t204_atax1_data_fifo ; N/A          ;
;                               |thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit204_atax0|                            ; 19.2 (0.0)           ; 26.0 (0.0)                       ; 6.8 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 14 (0)              ; 27 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter19216_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit204_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit204_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit204_atax0                                                                                                                       ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                                 ; 19.2 (1.7)           ; 26.0 (3.0)                       ; 6.8 (1.3)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 14 (4)              ; 27 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter19216_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit204_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit204_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit204_atax0|ms.acl_mid_speed_fifo_inst                                                                                            ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                  ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter19216_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit204_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit204_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit204_atax0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                     ; acl_reset_handler                                                ; N/A          ;
;                                     |addr_match_inst|                                                                         ; 5.0 (5.0)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter19216_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit204_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit204_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit204_atax0|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                            ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                               ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter19216_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit204_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit204_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit204_atax0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                     ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_ram.gen_mlab.altdpram_component|                                                     ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter19216_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit204_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit204_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit204_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                        ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                       ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter19216_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit204_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit204_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit204_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                         ; dpram_rp42                                                       ; N/A          ;
;                                     |ram_rd_addr_inst|                                                                        ; 1.5 (0.0)            ; 2.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter19216_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit204_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit204_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit204_atax0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                           ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                            ; 1.5 (1.5)            ; 2.5 (2.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter19216_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit204_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit204_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit204_atax0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                 ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |ram_wr_addr_inst|                                                                        ; 1.0 (0.0)            ; 2.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter19216_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit204_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit204_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit204_atax0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                           ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                            ; 1.0 (1.0)            ; 2.5 (2.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter19216_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit204_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit204_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit204_atax0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                 ; fibonacci_lfsr                                                   ; N/A          ;
;                            |thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit204_atax1_full_detector|                 ; 3.0 (0.0)            ; 3.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter19216_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit204_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit204_atax1_full_detector                                                                                                                                                                                                ; atax_i_llvm_fpga_sfc_exit_s_c0_out_for_b0001_atax1_full_detector ; N/A          ;
;                               |thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit204_atax1_full_detector|              ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter19216_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit204_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit204_atax1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit204_atax1_full_detector                                                                                                               ; acl_full_detector                                                ; N/A          ;
;                         |thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter19216_atax0_aunroll_x|                               ; 126.5 (16.9)         ; 191.7 (38.7)                     ; 66.2 (21.9)                                       ; 1.0 (0.2)                        ; 30.0 (0.0)           ; 193 (39)            ; 348 (83)                  ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter19216_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter19216_atax0_aunroll_x                                                                                                                                                                                                                                                                                        ; atax_i_sfc_logic_s_c0_in_for_body48_s_c0_enter19216_atax0        ; N/A          ;
;                            |i_masked48_atax41_delay|                                                                          ; 0.2 (0.2)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter19216_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter19216_atax0_aunroll_x|i_masked48_atax41_delay                                                                                                                                                                                                                                                                ; dspba_delay_ver                                                  ; N/A          ;
;                            |redist10_i_masked48_atax41_q_9|                                                                   ; 0.2 (0.2)            ; 2.0 (2.0)                        ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter19216_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter19216_atax0_aunroll_x|redist10_i_masked48_atax41_q_9                                                                                                                                                                                                                                                         ; dspba_delay_ver                                                  ; N/A          ;
;                            |redist12_i_llvm_fpga_pop_i1_notcmp67108_pop45_atax44_out_data_out_9|                              ; 0.0 (0.0)            ; 2.0 (2.0)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter19216_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter19216_atax0_aunroll_x|redist12_i_llvm_fpga_pop_i1_notcmp67108_pop45_atax44_out_data_out_9                                                                                                                                                                                                                    ; dspba_delay_ver                                                  ; N/A          ;
;                            |redist14_i_llvm_fpga_pop_i1_exitcond29106_pop44_atax42_out_data_out_9|                            ; -0.4 (-0.4)          ; 2.0 (2.0)                        ; 2.4 (2.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter19216_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter19216_atax0_aunroll_x|redist14_i_llvm_fpga_pop_i1_exitcond29106_pop44_atax42_out_data_out_9                                                                                                                                                                                                                  ; dspba_delay_ver                                                  ; N/A          ;
;                            |redist15_i_llvm_fpga_pop_f32_pop46_atax22_out_data_out_4_mem_dmem|                                ; 20.2 (0.0)           ; 21.0 (0.0)                       ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter19216_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter19216_atax0_aunroll_x|redist15_i_llvm_fpga_pop_f32_pop46_atax22_out_data_out_4_mem_dmem                                                                                                                                                                                                                      ; altera_syncram                                                   ; N/A          ;
;                               |auto_generated|                                                                                ; 20.2 (0.0)           ; 21.0 (0.0)                       ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter19216_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter19216_atax0_aunroll_x|redist15_i_llvm_fpga_pop_f32_pop46_atax22_out_data_out_4_mem_dmem|auto_generated                                                                                                                                                                                                       ; altera_syncram_o172                                              ; N/A          ;
;                                  |altsyncram1|                                                                                ; 20.2 (20.2)          ; 21.0 (21.0)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 20.0 (20.0)          ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter19216_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter19216_atax0_aunroll_x|redist15_i_llvm_fpga_pop_f32_pop46_atax22_out_data_out_4_mem_dmem|auto_generated|altsyncram1                                                                                                                                                                                           ; altsyncram_bla4                                                  ; N/A          ;
;                            |redist19_i_first_cleanup_xor45_atax4_q_8|                                                         ; 0.6 (0.6)            ; 2.0 (2.0)                        ; 1.4 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter19216_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter19216_atax0_aunroll_x|redist19_i_first_cleanup_xor45_atax4_q_8                                                                                                                                                                                                                                               ; dspba_delay_ver                                                  ; N/A          ;
;                            |redist8_sync_together100_aunroll_x_in_i_valid_8|                                                  ; -0.2 (-0.2)          ; 2.0 (2.0)                        ; 2.2 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter19216_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter19216_atax0_aunroll_x|redist8_sync_together100_aunroll_x_in_i_valid_8                                                                                                                                                                                                                                        ; dspba_delay_ver                                                  ; N/A          ;
;                            |redist9_i_memcoalesce_bitcast_atax_fpgaunique_18_atax11_vt_join_q_8_mem_dmem|                     ; 10.2 (0.0)           ; 11.5 (0.0)                       ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter19216_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter19216_atax0_aunroll_x|redist9_i_memcoalesce_bitcast_atax_fpgaunique_18_atax11_vt_join_q_8_mem_dmem                                                                                                                                                                                                           ; altera_syncram                                                   ; N/A          ;
;                               |auto_generated|                                                                                ; 10.2 (0.0)           ; 11.5 (0.0)                       ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter19216_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter19216_atax0_aunroll_x|redist9_i_memcoalesce_bitcast_atax_fpgaunique_18_atax11_vt_join_q_8_mem_dmem|auto_generated                                                                                                                                                                                            ; altera_syncram_a272                                              ; N/A          ;
;                                  |altsyncram1|                                                                                ; 10.2 (10.2)          ; 11.5 (11.5)                      ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter19216_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter19216_atax0_aunroll_x|redist9_i_memcoalesce_bitcast_atax_fpgaunique_18_atax11_vt_join_q_8_mem_dmem|auto_generated|altsyncram1                                                                                                                                                                                ; altsyncram_tla4                                                  ; N/A          ;
;                            |thei_llvm_fpga_fp_multadd_mult_add110_atax24|                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter19216_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter19216_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add110_atax24                                                                                                                                                                                                                                           ; atax_flt_i_sfc_logic_s_c0_in_for_body48_0000xk5id06uq0cp0jv34qcz ; N/A          ;
;                            |thei_llvm_fpga_fp_multadd_mult_add111_atax27|                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter19216_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter19216_atax0_aunroll_x|thei_llvm_fpga_fp_multadd_mult_add111_atax27                                                                                                                                                                                                                                           ; atax_flt_i_sfc_logic_s_c0_in_for_body48_0000xk5id06uq0cp0jv34qcz ; N/A          ;
;                            |thei_llvm_fpga_mem_memcoalesce_load_atax_fpgaunique_109_atax14_aunroll_x|                         ; 3.0 (0.5)            ; 29.4 (26.9)                      ; 26.4 (26.4)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 67 (64)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter19216_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter19216_atax0_aunroll_x|thei_llvm_fpga_mem_memcoalesce_load_atax_fpgaunique_109_atax14_aunroll_x                                                                                                                                                                                                               ; atax_i_llvm_fpga_mem_memcoalesce_load_fpgaunique_109_atax0       ; N/A          ;
;                               |thei_llvm_fpga_mem_memcoalesce_load_atax_fpgaunique_109_atax1|                                 ; 2.5 (0.0)            ; 2.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter19216_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter19216_atax0_aunroll_x|thei_llvm_fpga_mem_memcoalesce_load_atax_fpgaunique_109_atax14_aunroll_x|thei_llvm_fpga_mem_memcoalesce_load_atax_fpgaunique_109_atax1                                                                                                                                                 ; lsu_top                                                          ; N/A          ;
;                                  |pipelined_read|                                                                             ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter19216_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter19216_atax0_aunroll_x|thei_llvm_fpga_mem_memcoalesce_load_atax_fpgaunique_109_atax14_aunroll_x|thei_llvm_fpga_mem_memcoalesce_load_atax_fpgaunique_109_atax1|pipelined_read                                                                                                                                  ; lsu_pipelined_read                                               ; N/A          ;
;                            |thei_llvm_fpga_mem_memcoalesce_load_atax_fpgaunique_97_atax20_aunroll_x|                          ; 41.2 (16.0)          ; 43.9 (16.3)                      ; 3.2 (0.3)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 82 (0)              ; 83 (64)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter19216_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter19216_atax0_aunroll_x|thei_llvm_fpga_mem_memcoalesce_load_atax_fpgaunique_97_atax20_aunroll_x                                                                                                                                                                                                                ; atax_i_llvm_fpga_mem_memcoalesce_load_fpgaunique_97_atax0        ; N/A          ;
;                               |thei_llvm_fpga_mem_memcoalesce_load_atax_fpgaunique_97_atax1|                                  ; 25.2 (0.0)           ; 27.6 (0.0)                       ; 2.8 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 82 (0)              ; 19 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter19216_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter19216_atax0_aunroll_x|thei_llvm_fpga_mem_memcoalesce_load_atax_fpgaunique_97_atax20_aunroll_x|thei_llvm_fpga_mem_memcoalesce_load_atax_fpgaunique_97_atax1                                                                                                                                                   ; lsu_top                                                          ; N/A          ;
;                                  |pipelined_read|                                                                             ; 25.2 (17.8)          ; 27.6 (18.1)                      ; 2.8 (0.3)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 82 (68)             ; 19 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter19216_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter19216_atax0_aunroll_x|thei_llvm_fpga_mem_memcoalesce_load_atax_fpgaunique_97_atax20_aunroll_x|thei_llvm_fpga_mem_memcoalesce_load_atax_fpgaunique_97_atax1|pipelined_read                                                                                                                                    ; lsu_pipelined_read                                               ; N/A          ;
;                                     |req_fifo|                                                                                ; 7.5 (0.0)            ; 9.5 (0.0)                        ; 2.5 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter19216_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter19216_atax0_aunroll_x|thei_llvm_fpga_mem_memcoalesce_load_atax_fpgaunique_97_atax20_aunroll_x|thei_llvm_fpga_mem_memcoalesce_load_atax_fpgaunique_97_atax1|pipelined_read|req_fifo                                                                                                                           ; hld_fifo                                                         ; N/A          ;
;                                        |llreg.acl_low_latency_fifo_inst|                                                      ; 7.5 (7.0)            ; 9.5 (8.0)                        ; 2.5 (1.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 16 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter19216_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter19216_atax0_aunroll_x|thei_llvm_fpga_mem_memcoalesce_load_atax_fpgaunique_97_atax20_aunroll_x|thei_llvm_fpga_mem_memcoalesce_load_atax_fpgaunique_97_atax1|pipelined_read|req_fifo|llreg.acl_low_latency_fifo_inst                                                                                           ; acl_low_latency_fifo                                             ; N/A          ;
;                                           |acl_reset_handler_inst|                                                            ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter19216_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter19216_atax0_aunroll_x|thei_llvm_fpga_mem_memcoalesce_load_atax_fpgaunique_97_atax20_aunroll_x|thei_llvm_fpga_mem_memcoalesce_load_atax_fpgaunique_97_atax1|pipelined_read|req_fifo|llreg.acl_low_latency_fifo_inst|acl_reset_handler_inst                                                                    ; acl_reset_handler                                                ; N/A          ;
;                            |thei_llvm_fpga_mem_memdep_38_atax28_aunroll_x|                                                    ; 0.2 (0.0)            ; 0.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter19216_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter19216_atax0_aunroll_x|thei_llvm_fpga_mem_memdep_38_atax28_aunroll_x                                                                                                                                                                                                                                          ; atax_i_llvm_fpga_mem_memdep_38_0                                 ; N/A          ;
;                               |thei_llvm_fpga_mem_memdep_38_atax1|                                                            ; 0.2 (0.0)            ; 0.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter19216_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter19216_atax0_aunroll_x|thei_llvm_fpga_mem_memdep_38_atax28_aunroll_x|thei_llvm_fpga_mem_memdep_38_atax1                                                                                                                                                                                                       ; lsu_top                                                          ; N/A          ;
;                                  |pipelined_write|                                                                            ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter19216_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter19216_atax0_aunroll_x|thei_llvm_fpga_mem_memdep_38_atax28_aunroll_x|thei_llvm_fpga_mem_memdep_38_atax1|pipelined_write                                                                                                                                                                                       ; lsu_pipelined_write                                              ; N/A          ;
;                            |thei_llvm_fpga_pipeline_keep_going39_atax6|                                                       ; 2.2 (0.0)            ; 2.5 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter19216_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter19216_atax0_aunroll_x|thei_llvm_fpga_pipeline_keep_going39_atax6                                                                                                                                                                                                                                             ; atax_i_llvm_fpga_pipeline_keep_going39_0                         ; N/A          ;
;                               |thei_llvm_fpga_pipeline_keep_going39_atax1|                                                    ; 2.2 (0.0)            ; 2.5 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter19216_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter19216_atax0_aunroll_x|thei_llvm_fpga_pipeline_keep_going39_atax6|thei_llvm_fpga_pipeline_keep_going39_atax1                                                                                                                                                                                                  ; acl_pipeline                                                     ; N/A          ;
;                                  |pop2|                                                                                       ; 0.5 (0.5)            ; 0.7 (0.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter19216_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter19216_atax0_aunroll_x|thei_llvm_fpga_pipeline_keep_going39_atax6|thei_llvm_fpga_pipeline_keep_going39_atax1|pop2                                                                                                                                                                                             ; acl_pop                                                          ; N/A          ;
;                                  |push|                                                                                       ; 1.7 (0.0)            ; 1.8 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter19216_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter19216_atax0_aunroll_x|thei_llvm_fpga_pipeline_keep_going39_atax6|thei_llvm_fpga_pipeline_keep_going39_atax1|push                                                                                                                                                                                             ; acl_push                                                         ; N/A          ;
;                                     |staging_reg|                                                                             ; 1.7 (1.7)            ; 1.8 (1.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter19216_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter19216_atax0_aunroll_x|thei_llvm_fpga_pipeline_keep_going39_atax6|thei_llvm_fpga_pipeline_keep_going39_atax1|push|staging_reg                                                                                                                                                                                 ; acl_staging_reg                                                  ; N/A          ;
;                            |thei_llvm_fpga_pop_f32_pop46_atax22|                                                              ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter19216_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter19216_atax0_aunroll_x|thei_llvm_fpga_pop_f32_pop46_atax22                                                                                                                                                                                                                                                    ; atax_i_llvm_fpga_pop_f32_pop46_0                                 ; N/A          ;
;                               |thei_llvm_fpga_pop_f32_pop46_atax1|                                                            ; 8.0 (8.0)            ; 8.0 (8.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter19216_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter19216_atax0_aunroll_x|thei_llvm_fpga_pop_f32_pop46_atax22|thei_llvm_fpga_pop_f32_pop46_atax1                                                                                                                                                                                                                 ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_pop_i1_exitcond29106_pop44_atax42|                                                 ; 0.2 (0.0)            ; 0.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter19216_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter19216_atax0_aunroll_x|thei_llvm_fpga_pop_i1_exitcond29106_pop44_atax42                                                                                                                                                                                                                                       ; atax_i_llvm_fpga_pop_i1_exitcond29106_pop44_0                    ; N/A          ;
;                               |thei_llvm_fpga_pop_i1_exitcond29106_pop44_atax1|                                               ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter19216_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter19216_atax0_aunroll_x|thei_llvm_fpga_pop_i1_exitcond29106_pop44_atax42|thei_llvm_fpga_pop_i1_exitcond29106_pop44_atax1                                                                                                                                                                                       ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_pop_i1_notcmp67108_pop45_atax44|                                                   ; 0.2 (0.0)            ; 0.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter19216_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter19216_atax0_aunroll_x|thei_llvm_fpga_pop_i1_notcmp67108_pop45_atax44                                                                                                                                                                                                                                         ; atax_i_llvm_fpga_pop_i1_notcmp67108_pop45_0                      ; N/A          ;
;                               |thei_llvm_fpga_pop_i1_notcmp67108_pop45_atax1|                                                 ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter19216_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter19216_atax0_aunroll_x|thei_llvm_fpga_pop_i1_notcmp67108_pop45_atax44|thei_llvm_fpga_pop_i1_notcmp67108_pop45_atax1                                                                                                                                                                                           ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_pop_i2_cleanups42_pop42_atax2|                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter19216_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter19216_atax0_aunroll_x|thei_llvm_fpga_pop_i2_cleanups42_pop42_atax2                                                                                                                                                                                                                                           ; atax_i_llvm_fpga_pop_i2_cleanups42_pop42_0                       ; N/A          ;
;                               |thei_llvm_fpga_pop_i2_cleanups42_pop42_atax1|                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter19216_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter19216_atax0_aunroll_x|thei_llvm_fpga_pop_i2_cleanups42_pop42_atax2|thei_llvm_fpga_pop_i2_cleanups42_pop42_atax1                                                                                                                                                                                              ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_pop_i32_j_235_pop41_atax8|                                                         ; 1.2 (0.0)            ; 1.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter19216_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter19216_atax0_aunroll_x|thei_llvm_fpga_pop_i32_j_235_pop41_atax8                                                                                                                                                                                                                                               ; atax_i_llvm_fpga_pop_i32_j_235_pop41_0                           ; N/A          ;
;                               |thei_llvm_fpga_pop_i32_j_235_pop41_atax1|                                                      ; 1.2 (1.2)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter19216_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter19216_atax0_aunroll_x|thei_llvm_fpga_pop_i32_j_235_pop41_atax8|thei_llvm_fpga_pop_i32_j_235_pop41_atax1                                                                                                                                                                                                      ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_pop_i64_idxprom27103_pop43_atax16|                                                 ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter19216_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter19216_atax0_aunroll_x|thei_llvm_fpga_pop_i64_idxprom27103_pop43_atax16                                                                                                                                                                                                                                       ; atax_i_llvm_fpga_pop_i64_idxprom27103_pop43_0                    ; N/A          ;
;                               |thei_llvm_fpga_pop_i64_idxprom27103_pop43_atax1|                                               ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter19216_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter19216_atax0_aunroll_x|thei_llvm_fpga_pop_i64_idxprom27103_pop43_atax16|thei_llvm_fpga_pop_i64_idxprom27103_pop43_atax1                                                                                                                                                                                       ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_pop_i6_fpga_indvars_iv24_pop40_atax31|                                             ; 0.3 (0.0)            ; 0.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter19216_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter19216_atax0_aunroll_x|thei_llvm_fpga_pop_i6_fpga_indvars_iv24_pop40_atax31                                                                                                                                                                                                                                   ; atax_i_llvm_fpga_pop_i6_fpga_indvars_iv24_pop40_0                ; N/A          ;
;                               |thei_llvm_fpga_pop_i6_fpga_indvars_iv24_pop40_atax1|                                           ; 0.3 (0.3)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter19216_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter19216_atax0_aunroll_x|thei_llvm_fpga_pop_i6_fpga_indvars_iv24_pop40_atax31|thei_llvm_fpga_pop_i6_fpga_indvars_iv24_pop40_atax1                                                                                                                                                                               ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_push_f32_push46_atax23|                                                            ; 8.8 (0.0)            ; 8.8 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter19216_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter19216_atax0_aunroll_x|thei_llvm_fpga_push_f32_push46_atax23                                                                                                                                                                                                                                                  ; atax_i_llvm_fpga_push_f32_push46_0                               ; N/A          ;
;                               |thei_llvm_fpga_push_f32_push46_atax1|                                                          ; 8.8 (0.2)            ; 8.8 (0.2)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter19216_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter19216_atax0_aunroll_x|thei_llvm_fpga_push_f32_push46_atax23|thei_llvm_fpga_push_f32_push46_atax1                                                                                                                                                                                                             ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                       ; 8.5 (8.5)            ; 8.6 (8.6)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter19216_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter19216_atax0_aunroll_x|thei_llvm_fpga_push_f32_push46_atax23|thei_llvm_fpga_push_f32_push46_atax1|fifo                                                                                                                                                                                                        ; acl_data_fifo                                                    ; N/A          ;
;                            |thei_llvm_fpga_push_i1_exitcond29106_push44_atax43|                                               ; 1.0 (0.0)            ; 1.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter19216_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter19216_atax0_aunroll_x|thei_llvm_fpga_push_i1_exitcond29106_push44_atax43                                                                                                                                                                                                                                     ; atax_i_llvm_fpga_push_i1_exitcond29106_push44_0                  ; N/A          ;
;                               |thei_llvm_fpga_push_i1_exitcond29106_push44_atax1|                                             ; 1.0 (0.0)            ; 1.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter19216_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter19216_atax0_aunroll_x|thei_llvm_fpga_push_i1_exitcond29106_push44_atax43|thei_llvm_fpga_push_i1_exitcond29106_push44_atax1                                                                                                                                                                                   ; acl_push                                                         ; N/A          ;
;                                  |staging_reg|                                                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter19216_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter19216_atax0_aunroll_x|thei_llvm_fpga_push_i1_exitcond29106_push44_atax43|thei_llvm_fpga_push_i1_exitcond29106_push44_atax1|staging_reg                                                                                                                                                                       ; acl_staging_reg                                                  ; N/A          ;
;                            |thei_llvm_fpga_push_i1_lastiniteration41_atax7|                                                   ; 1.0 (0.0)            ; 1.1 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter19216_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter19216_atax0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration41_atax7                                                                                                                                                                                                                                         ; atax_i_llvm_fpga_push_i1_lastiniteration41_0                     ; N/A          ;
;                               |thei_llvm_fpga_push_i1_lastiniteration41_atax1|                                                ; 1.0 (0.0)            ; 1.1 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter19216_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter19216_atax0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration41_atax7|thei_llvm_fpga_push_i1_lastiniteration41_atax1                                                                                                                                                                                          ; acl_push                                                         ; N/A          ;
;                                  |staging_reg|                                                                                ; 1.0 (1.0)            ; 1.1 (1.1)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter19216_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter19216_atax0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration41_atax7|thei_llvm_fpga_push_i1_lastiniteration41_atax1|staging_reg                                                                                                                                                                              ; acl_staging_reg                                                  ; N/A          ;
;                            |thei_llvm_fpga_push_i1_notcmp67108_push45_atax45|                                                 ; 0.9 (0.0)            ; 0.9 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter19216_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter19216_atax0_aunroll_x|thei_llvm_fpga_push_i1_notcmp67108_push45_atax45                                                                                                                                                                                                                                       ; atax_i_llvm_fpga_push_i1_notcmp67108_push45_0                    ; N/A          ;
;                               |thei_llvm_fpga_push_i1_notcmp67108_push45_atax1|                                               ; 0.9 (0.0)            ; 0.9 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter19216_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter19216_atax0_aunroll_x|thei_llvm_fpga_push_i1_notcmp67108_push45_atax45|thei_llvm_fpga_push_i1_notcmp67108_push45_atax1                                                                                                                                                                                       ; acl_push                                                         ; N/A          ;
;                                  |staging_reg|                                                                                ; 0.9 (0.9)            ; 0.9 (0.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter19216_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter19216_atax0_aunroll_x|thei_llvm_fpga_push_i1_notcmp67108_push45_atax45|thei_llvm_fpga_push_i1_notcmp67108_push45_atax1|staging_reg                                                                                                                                                                           ; acl_staging_reg                                                  ; N/A          ;
;                            |thei_llvm_fpga_push_i1_notexitcond49_atax35|                                                      ; 1.2 (0.0)            ; 1.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter19216_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter19216_atax0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond49_atax35                                                                                                                                                                                                                                            ; atax_i_llvm_fpga_push_i1_notexitcond49_0                         ; N/A          ;
;                               |thei_llvm_fpga_push_i1_notexitcond49_atax1|                                                    ; 1.2 (0.0)            ; 1.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter19216_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter19216_atax0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond49_atax35|thei_llvm_fpga_push_i1_notexitcond49_atax1                                                                                                                                                                                                 ; acl_push                                                         ; N/A          ;
;                                  |staging_reg|                                                                                ; 1.2 (1.2)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter19216_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter19216_atax0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond49_atax35|thei_llvm_fpga_push_i1_notexitcond49_atax1|staging_reg                                                                                                                                                                                     ; acl_staging_reg                                                  ; N/A          ;
;                            |thei_llvm_fpga_push_i2_cleanups42_push42_atax38|                                                  ; 1.0 (0.0)            ; 1.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter19216_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter19216_atax0_aunroll_x|thei_llvm_fpga_push_i2_cleanups42_push42_atax38                                                                                                                                                                                                                                        ; atax_i_llvm_fpga_push_i2_cleanups42_push42_0                     ; N/A          ;
;                               |thei_llvm_fpga_push_i2_cleanups42_push42_atax1|                                                ; 1.0 (0.0)            ; 1.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter19216_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter19216_atax0_aunroll_x|thei_llvm_fpga_push_i2_cleanups42_push42_atax38|thei_llvm_fpga_push_i2_cleanups42_push42_atax1                                                                                                                                                                                         ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                       ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter19216_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter19216_atax0_aunroll_x|thei_llvm_fpga_push_i2_cleanups42_push42_atax38|thei_llvm_fpga_push_i2_cleanups42_push42_atax1|fifo                                                                                                                                                                                    ; acl_data_fifo                                                    ; N/A          ;
;                            |thei_llvm_fpga_push_i32_j_235_push41_atax30|                                                      ; 3.8 (0.0)            ; 4.0 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter19216_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter19216_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_235_push41_atax30                                                                                                                                                                                                                                            ; atax_i_llvm_fpga_push_i32_j_235_push41_0                         ; N/A          ;
;                               |thei_llvm_fpga_push_i32_j_235_push41_atax1|                                                    ; 3.8 (0.2)            ; 4.0 (0.2)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (1)               ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter19216_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter19216_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_235_push41_atax30|thei_llvm_fpga_push_i32_j_235_push41_atax1                                                                                                                                                                                                 ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                       ; 3.5 (3.5)            ; 3.8 (3.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter19216_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter19216_atax0_aunroll_x|thei_llvm_fpga_push_i32_j_235_push41_atax30|thei_llvm_fpga_push_i32_j_235_push41_atax1|fifo                                                                                                                                                                                            ; acl_data_fifo                                                    ; N/A          ;
;                            |thei_llvm_fpga_push_i64_idxprom27103_push43_atax17|                                               ; 1.9 (0.0)            ; 2.8 (0.0)                        ; 1.1 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter19216_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter19216_atax0_aunroll_x|thei_llvm_fpga_push_i64_idxprom27103_push43_atax17                                                                                                                                                                                                                                     ; atax_i_llvm_fpga_push_i64_idxprom27103_push43_0                  ; N/A          ;
;                               |thei_llvm_fpga_push_i64_idxprom27103_push43_atax1|                                             ; 1.9 (0.3)            ; 2.8 (0.3)                        ; 1.1 (0.1)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 3 (1)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter19216_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter19216_atax0_aunroll_x|thei_llvm_fpga_push_i64_idxprom27103_push43_atax17|thei_llvm_fpga_push_i64_idxprom27103_push43_atax1                                                                                                                                                                                   ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                       ; 1.6 (1.6)            ; 2.5 (2.5)                        ; 1.0 (1.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 2 (2)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter19216_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter19216_atax0_aunroll_x|thei_llvm_fpga_push_i64_idxprom27103_push43_atax17|thei_llvm_fpga_push_i64_idxprom27103_push43_atax1|fifo                                                                                                                                                                              ; acl_data_fifo                                                    ; N/A          ;
;                            |thei_llvm_fpga_push_i6_fpga_indvars_iv24_push40_atax40|                                           ; 1.8 (0.0)            ; 2.2 (0.0)                        ; 0.5 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter19216_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter19216_atax0_aunroll_x|thei_llvm_fpga_push_i6_fpga_indvars_iv24_push40_atax40                                                                                                                                                                                                                                 ; atax_i_llvm_fpga_push_i6_fpga_indvars_iv24_push40_0              ; N/A          ;
;                               |thei_llvm_fpga_push_i6_fpga_indvars_iv24_push40_atax1|                                         ; 1.8 (0.0)            ; 2.2 (0.0)                        ; 0.5 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter19216_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter19216_atax0_aunroll_x|thei_llvm_fpga_push_i6_fpga_indvars_iv24_push40_atax40|thei_llvm_fpga_push_i6_fpga_indvars_iv24_push40_atax1                                                                                                                                                                           ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                       ; 1.8 (1.8)            ; 2.2 (2.2)                        ; 0.5 (0.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 1 (1)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter19216_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter19216_atax0_aunroll_x|thei_llvm_fpga_push_i6_fpga_indvars_iv24_push40_atax40|thei_llvm_fpga_push_i6_fpga_indvars_iv24_push40_atax1|fifo                                                                                                                                                                      ; acl_data_fifo                                                    ; N/A          ;
;                |thebb_atax_B9_sr_1_aunroll_x|                                                                                 ; 5.7 (5.7)            ; 17.8 (17.8)                      ; 12.2 (12.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 42 (42)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9_sr_1_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                          ; atax_bb_B9_sr_1                                                  ; N/A          ;
;                |thei_llvm_fpga_pipeline_keep_going39_atax6_sr|                                                                ; 1.0 (1.0)            ; 1.2 (1.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thei_llvm_fpga_pipeline_keep_going39_atax6_sr                                                                                                                                                                                                                                                                                                                                                                                                                         ; atax_i_llvm_fpga_pipeline_keep_going39_6_sr                      ; N/A          ;
;                |thei_llvm_fpga_pipeline_keep_going55_atax6_sr|                                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thei_llvm_fpga_pipeline_keep_going55_atax6_sr                                                                                                                                                                                                                                                                                                                                                                                                                         ; atax_i_llvm_fpga_pipeline_keep_going55_6_sr                      ; N/A          ;
;                |thei_llvm_fpga_pipeline_keep_going55_atax6_valid_fifo|                                                        ; 2.5 (0.0)            ; 2.8 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thei_llvm_fpga_pipeline_keep_going55_atax6_valid_fifo                                                                                                                                                                                                                                                                                                                                                                                                                 ; atax_i_llvm_fpga_pipeline_keep_going55_6_valid_fifo              ; N/A          ;
;                   |thei_llvm_fpga_pipeline_keep_going55_atax6_valid_fifo|                                                     ; 2.5 (0.3)            ; 2.8 (0.3)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (1)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thei_llvm_fpga_pipeline_keep_going55_atax6_valid_fifo|thei_llvm_fpga_pipeline_keep_going55_atax6_valid_fifo                                                                                                                                                                                                                                                                                                                                                           ; acl_data_fifo                                                    ; N/A          ;
;                      |fifo|                                                                                                   ; 2.2 (0.0)            ; 2.5 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thei_llvm_fpga_pipeline_keep_going55_atax6_valid_fifo|thei_llvm_fpga_pipeline_keep_going55_atax6_valid_fifo|fifo                                                                                                                                                                                                                                                                                                                                                      ; acl_data_fifo                                                    ; N/A          ;
;                         |counter|                                                                                             ; 2.2 (2.2)            ; 2.5 (2.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thei_llvm_fpga_pipeline_keep_going55_atax6_valid_fifo|thei_llvm_fpga_pipeline_keep_going55_atax6_valid_fifo|fifo|counter                                                                                                                                                                                                                                                                                                                                              ; acl_valid_fifo_counter                                           ; N/A          ;
;                |thei_llvm_fpga_pipeline_keep_going69_atax2_sr|                                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thei_llvm_fpga_pipeline_keep_going69_atax2_sr                                                                                                                                                                                                                                                                                                                                                                                                                         ; atax_i_llvm_fpga_pipeline_keep_going69_2_sr                      ; N/A          ;
;                |thei_llvm_fpga_pipeline_keep_going76_atax6_sr|                                                                ; 1.3 (1.3)            ; 2.0 (2.0)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thei_llvm_fpga_pipeline_keep_going76_atax6_sr                                                                                                                                                                                                                                                                                                                                                                                                                         ; atax_i_llvm_fpga_pipeline_keep_going76_6_sr                      ; N/A          ;
;                |thei_llvm_fpga_pipeline_keep_going90_atax0_sr|                                                                ; 1.5 (1.5)            ; 2.0 (2.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thei_llvm_fpga_pipeline_keep_going90_atax0_sr                                                                                                                                                                                                                                                                                                                                                                                                                         ; atax_i_llvm_fpga_pipeline_keep_going90_0_sr                      ; N/A          ;
;                |thei_llvm_fpga_pipeline_keep_going_atax3_sr|                                                                  ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thei_llvm_fpga_pipeline_keep_going_atax3_sr                                                                                                                                                                                                                                                                                                                                                                                                                           ; atax_i_llvm_fpga_pipeline_keep_going_3_sr                        ; N/A          ;
;                |theloop_limiter_atax0|                                                                                        ; 2.0 (0.0)            ; 2.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|theloop_limiter_atax0                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; atax_loop_limiter_0                                              ; N/A          ;
;                   |thelimiter|                                                                                                ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|theloop_limiter_atax0|thelimiter                                                                                                                                                                                                                                                                                                                                                                                                                                      ; acl_loop_limiter                                                 ; N/A          ;
;                |theloop_limiter_atax1|                                                                                        ; 1.0 (0.0)            ; 1.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|theloop_limiter_atax1                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; atax_loop_limiter_1                                              ; N/A          ;
;                   |thelimiter|                                                                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|theloop_limiter_atax1|thelimiter                                                                                                                                                                                                                                                                                                                                                                                                                                      ; acl_loop_limiter                                                 ; N/A          ;
;                |theloop_limiter_atax2|                                                                                        ; 1.0 (0.0)            ; 1.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|theloop_limiter_atax2                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; atax_loop_limiter_2                                              ; N/A          ;
;                   |thelimiter|                                                                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|theloop_limiter_atax2|thelimiter                                                                                                                                                                                                                                                                                                                                                                                                                                      ; acl_loop_limiter                                                 ; N/A          ;
;                |theloop_limiter_atax3|                                                                                        ; 2.3 (0.0)            ; 2.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|theloop_limiter_atax3                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; atax_loop_limiter_3                                              ; N/A          ;
;                   |thelimiter|                                                                                                ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|theloop_limiter_atax3|thelimiter                                                                                                                                                                                                                                                                                                                                                                                                                                      ; acl_loop_limiter                                                 ; N/A          ;
;                |theloop_limiter_atax4|                                                                                        ; 3.5 (0.0)            ; 3.7 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|theloop_limiter_atax4                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; atax_loop_limiter_4                                              ; N/A          ;
;                   |thelimiter|                                                                                                ; 3.5 (3.5)            ; 3.7 (3.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|theloop_limiter_atax4|thelimiter                                                                                                                                                                                                                                                                                                                                                                                                                                      ; acl_loop_limiter                                                 ; N/A          ;
;                |theloop_limiter_atax5|                                                                                        ; 1.5 (0.0)            ; 1.6 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|theloop_limiter_atax5                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; atax_loop_limiter_5                                              ; N/A          ;
;                   |thelimiter|                                                                                                ; 1.5 (1.5)            ; 1.6 (1.6)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|atax_internal|theatax_function|theloop_limiter_atax5|thelimiter                                                                                                                                                                                                                                                                                                                                                                                                                                      ; acl_loop_limiter                                                 ; N/A          ;
;          |avmm_0_.global_icavmm_0_rw|                                                                                         ; 227.0 (0.0)          ; 415.1 (0.0)                      ; 190.8 (0.0)                                       ; 2.7 (0.0)                        ; 0.0 (0.0)            ; 181 (0)             ; 829 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; atax_internal_ic_8867030569091239253                             ; N/A          ;
;             |a[0].a|                                                                                                          ; 1.8 (1.8)            ; 2.2 (2.2)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|a[0].a                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; acl_arb2                                                         ; N/A          ;
;             |a[1].a|                                                                                                          ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|a[1].a                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; acl_arb2                                                         ; N/A          ;
;             |a[2].a|                                                                                                          ; 0.7 (0.7)            ; 0.8 (0.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|a[2].a                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; acl_arb2                                                         ; N/A          ;
;             |a[3].a|                                                                                                          ; 1.3 (1.3)            ; 3.0 (3.0)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|a[3].a                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; acl_arb2                                                         ; N/A          ;
;             |a[4].a|                                                                                                          ; 1.2 (1.2)            ; 1.5 (1.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|a[4].a                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; acl_arb2                                                         ; N/A          ;
;             |a[5].a|                                                                                                          ; 76.7 (76.7)          ; 76.7 (76.7)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 133 (133)           ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|a[5].a                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; acl_arb2                                                         ; N/A          ;
;             |dp[0].dp|                                                                                                        ; 13.2 (13.2)          ; 42.6 (42.6)                      ; 29.4 (29.4)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 135 (135)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; acl_arb_pipeline_reg                                             ; N/A          ;
;             |dp[1].dp|                                                                                                        ; 31.3 (31.3)          ; 31.1 (31.1)                      ; 0.0 (0.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 100 (100)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[1].dp                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; acl_arb_pipeline_reg                                             ; N/A          ;
;             |dp[2].dp|                                                                                                        ; 11.2 (11.2)          ; 27.8 (27.8)                      ; 16.6 (16.6)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 62 (62)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; acl_arb_pipeline_reg                                             ; N/A          ;
;             |dp[3].dp|                                                                                                        ; 5.4 (5.4)            ; 39.7 (39.7)                      ; 34.4 (34.4)                                       ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 3 (3)               ; 95 (95)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; acl_arb_pipeline_reg                                             ; N/A          ;
;             |dp[4].dp|                                                                                                        ; 5.6 (5.6)            ; 39.3 (39.3)                      ; 33.9 (33.9)                                       ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 2 (2)               ; 95 (95)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[4].dp                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; acl_arb_pipeline_reg                                             ; N/A          ;
;             |dp[5].dp|                                                                                                        ; 6.2 (6.2)            ; 27.8 (27.8)                      ; 22.8 (22.8)                                       ; 1.2 (1.2)                        ; 0.0 (0.0)            ; 3 (3)               ; 62 (62)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[5].dp                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; acl_arb_pipeline_reg                                             ; N/A          ;
;             |dp[6].dp|                                                                                                        ; 21.8 (21.8)          ; 21.8 (21.8)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 62 (62)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[6].dp                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; acl_arb_pipeline_reg                                             ; N/A          ;
;             |dp[7].dp|                                                                                                        ; 9.7 (9.7)            ; 28.3 (28.3)                      ; 19.1 (19.1)                                       ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 3 (3)               ; 62 (62)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[7].dp                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; acl_arb_pipeline_reg                                             ; N/A          ;
;             |dp[8].dp|                                                                                                        ; 4.6 (4.6)            ; 28.7 (28.7)                      ; 24.1 (24.1)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 62 (62)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|dp[8].dp                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; acl_arb_pipeline_reg                                             ; N/A          ;
;             |m[0].m_endp|                                                                                                     ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|m[0].m_endp                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; acl_ic_master_endpoint                                           ; N/A          ;
;             |m[1].m_endp|                                                                                                     ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|m[1].m_endp                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; acl_ic_master_endpoint                                           ; N/A          ;
;             |m[2].m_endp|                                                                                                     ; 1.3 (1.3)            ; 2.0 (2.0)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|m[2].m_endp                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; acl_ic_master_endpoint                                           ; N/A          ;
;             |s.s_endp|                                                                                                        ; 28.6 (0.0)           ; 40.7 (0.0)                       ; 12.6 (0.0)                                        ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 88 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|s.s_endp                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; acl_ic_slave_endpoint                                            ; N/A          ;
;                |rrp|                                                                                                          ; 27.4 (20.6)          ; 39.5 (29.5)                      ; 12.6 (8.9)                                        ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 15 (2)              ; 84 (70)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|s.s_endp|rrp                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; acl_ic_slave_rrp                                                 ; N/A          ;
;                   |read_fifo|                                                                                                 ; 6.8 (6.8)            ; 10.0 (10.0)                      ; 3.7 (3.7)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 13 (13)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|s.s_endp|rrp|read_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; acl_ll_fifo                                                      ; N/A          ;
;                |wrp|                                                                                                          ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_icavmm_0_rw|s.s_endp|wrp                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; acl_ic_slave_wrp                                                 ; N/A          ;
;          |avmm_0_.global_out_ic_to_avmavmm_0_rw|                                                                              ; 0.0 (0.0)            ; 0.3 (0.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|avmm_0_.global_out_ic_to_avmavmm_0_rw                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; acl_ic_to_avm                                                    ; N/A          ;
;          |local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|                                                          ; 22.8 (22.8)          ; 56.3 (56.3)                      ; 33.8 (33.8)                                       ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 0 (0)               ; 155 (155)                 ; 0 (0)         ; 131072            ; 7     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0                                                                                                                                                                                                                                                                                                                                                                                                                                            ; acl_mem1x                                                        ; N/A          ;
;             |hld_ram_inst|                                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 131072            ; 7     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst                                                                                                                                                                                                                                                                                                                                                                                                                               ; hld_ram                                                          ; N/A          ;
;                |GEN_LOWER.hld_ram_lower_inst|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 131072            ; 7     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst                                                                                                                                                                                                                                                                                                                                                                                                  ; hld_ram_lower                                                    ; N/A          ;
;                   |M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst|                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 131072            ; 7     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst                                                                                                                                                                                                                                                                                                                                                  ; hld_ram_lower_m20k_true_dual_port                                ; N/A          ;
;                      |altera_syncram_inst|                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 131072            ; 7     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst|altera_syncram_inst                                                                                                                                                                                                                                                                                                                              ; altera_syncram                                                   ; N/A          ;
;                         |auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 131072            ; 7     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst|altera_syncram_inst|auto_generated                                                                                                                                                                                                                                                                                                               ; altera_syncram_sm33                                              ; N/A          ;
;                            |altsyncram1|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 131072            ; 7     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1                                                                                                                                                                                                                                                                                                   ; altsyncram_4jd4                                                  ; N/A          ;
;          |local_mem_system_aspace64.local_mem_group[0].port1bank0[0].data_ic|                                                 ; 1.0 (0.0)            ; 1.3 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank0[0].data_ic                                                                                                                                                                                                                                                                                                                                                                                                                                   ; atax_internal_ic_9309735034147785079                             ; N/A          ;
;             |a[0].a|                                                                                                          ; 1.0 (1.0)            ; 1.3 (1.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].port1bank0[0].data_ic|a[0].a                                                                                                                                                                                                                                                                                                                                                                                                                            ; acl_arb2                                                         ; N/A          ;
;          |local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|                                                          ; 5.1 (5.1)            ; 14.2 (14.2)                      ; 9.1 (9.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 45 (45)                   ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0                                                                                                                                                                                                                                                                                                                                                                                                                                            ; acl_mem1x                                                        ; N/A          ;
;             |hld_ram_inst|                                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst                                                                                                                                                                                                                                                                                                                                                                                                                               ; hld_ram                                                          ; N/A          ;
;                |GEN_LOWER.hld_ram_lower_inst|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst                                                                                                                                                                                                                                                                                                                                                                                                  ; hld_ram_lower                                                    ; N/A          ;
;                   |M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst                                                                                                                                                                                                                                                                                                                                                ; hld_ram_lower_m20k_simple_dual_port                              ; N/A          ;
;                      |altera_syncram_inst|                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst                                                                                                                                                                                                                                                                                                                            ; altera_syncram                                                   ; N/A          ;
;                         |auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated                                                                                                                                                                                                                                                                                                             ; altera_syncram_oo82                                              ; N/A          ;
;                            |altsyncram1|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1                                                                                                                                                                                                                                                                                                 ; altsyncram_0ba4                                                  ; N/A          ;
;          |local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|                                                          ; 51.4 (11.6)          ; 70.2 (28.7)                      ; 18.8 (17.1)                                       ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 0 (0)               ; 85 (80)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0                                                                                                                                                                                                                                                                                                                                                                                                                                            ; acl_mem1x                                                        ; N/A          ;
;             |hld_ram_inst|                                                                                                    ; 39.8 (0.0)           ; 41.5 (0.0)                       ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 0 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|hld_ram_inst                                                                                                                                                                                                                                                                                                                                                                                                                               ; hld_ram                                                          ; N/A          ;
;                |GEN_ECC.hld_ram_ecc_inst|                                                                                     ; 39.8 (0.0)           ; 41.5 (0.0)                       ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 0 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_ECC.hld_ram_ecc_inst                                                                                                                                                                                                                                                                                                                                                                                                      ; hld_ram_ecc                                                      ; N/A          ;
;                   |hld_ram_tall_depth_stitch_inst|                                                                            ; 39.8 (0.0)           ; 41.5 (0.0)                       ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 0 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_ECC.hld_ram_ecc_inst|hld_ram_tall_depth_stitch_inst                                                                                                                                                                                                                                                                                                                                                                       ; hld_ram_tall_depth_stitch                                        ; N/A          ;
;                      |GEN_BOT.hld_ram_remaining_width_inst|                                                                   ; 39.8 (0.0)           ; 41.5 (0.0)                       ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 0 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_ECC.hld_ram_ecc_inst|hld_ram_tall_depth_stitch_inst|GEN_BOT.hld_ram_remaining_width_inst                                                                                                                                                                                                                                                                                                                                  ; hld_ram_remaining_width                                          ; N/A          ;
;                         |GEN_LEFT.hld_ram_bits_per_enable_inst|                                                               ; 39.8 (0.0)           ; 41.5 (0.0)                       ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 0 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_ECC.hld_ram_ecc_inst|hld_ram_tall_depth_stitch_inst|GEN_BOT.hld_ram_remaining_width_inst|GEN_LEFT.hld_ram_bits_per_enable_inst                                                                                                                                                                                                                                                                                            ; hld_ram_bits_per_enable                                          ; N/A          ;
;                            |GEN_LOWER.hld_ram_lower_inst|                                                                     ; 39.8 (0.0)           ; 41.5 (0.0)                       ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 0 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_ECC.hld_ram_ecc_inst|hld_ram_tall_depth_stitch_inst|GEN_BOT.hld_ram_remaining_width_inst|GEN_LEFT.hld_ram_bits_per_enable_inst|GEN_LOWER.hld_ram_lower_inst                                                                                                                                                                                                                                                               ; hld_ram_lower                                                    ; N/A          ;
;                               |MLAB.hld_ram_lower_mlab_simple_dual_port_inst|                                                 ; 39.8 (-0.2)          ; 41.5 (1.5)                       ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_ECC.hld_ram_ecc_inst|hld_ram_tall_depth_stitch_inst|GEN_BOT.hld_ram_remaining_width_inst|GEN_LEFT.hld_ram_bits_per_enable_inst|GEN_LOWER.hld_ram_lower_inst|MLAB.hld_ram_lower_mlab_simple_dual_port_inst                                                                                                                                                                                                                 ; hld_ram_lower_mlab_simple_dual_port                              ; N/A          ;
;                                  |altdpram_inst|                                                                              ; 40.0 (0.0)           ; 40.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_ECC.hld_ram_ecc_inst|hld_ram_tall_depth_stitch_inst|GEN_BOT.hld_ram_remaining_width_inst|GEN_LEFT.hld_ram_bits_per_enable_inst|GEN_LOWER.hld_ram_lower_inst|MLAB.hld_ram_lower_mlab_simple_dual_port_inst|altdpram_inst                                                                                                                                                                                                   ; altdpram                                                         ; N/A          ;
;                                     |auto_generated|                                                                          ; 40.0 (40.0)          ; 40.0 (40.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (40.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_ECC.hld_ram_ecc_inst|hld_ram_tall_depth_stitch_inst|GEN_BOT.hld_ram_remaining_width_inst|GEN_LEFT.hld_ram_bits_per_enable_inst|GEN_LOWER.hld_ram_lower_inst|MLAB.hld_ram_lower_mlab_simple_dual_port_inst|altdpram_inst|auto_generated                                                                                                                                                                                    ; dpram_gv72                                                       ; N/A          ;
;          |local_mem_system_aspace66.local_mem_group[0].port1bank0[0].data_ic|                                                 ; 3.8 (0.0)            ; 4.1 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].port1bank0[0].data_ic                                                                                                                                                                                                                                                                                                                                                                                                                                   ; atax_internal_ic_16200814315770645060                            ; N/A          ;
;             |a[0].a|                                                                                                          ; 3.8 (3.8)            ; 4.1 (4.1)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].port1bank0[0].data_ic|a[0].a                                                                                                                                                                                                                                                                                                                                                                                                                            ; acl_arb2                                                         ; N/A          ;
;          |local_mem_system_aspace66.local_mem_group[0].port2bank0[0].data_ic|                                                 ; 9.2 (0.0)            ; 12.1 (0.0)                       ; 3.3 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 20 (0)              ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].port2bank0[0].data_ic                                                                                                                                                                                                                                                                                                                                                                                                                                   ; atax_internal_ic_15880390388714919936                            ; N/A          ;
;             |a[0].a|                                                                                                          ; 2.2 (2.2)            ; 3.6 (3.6)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].port2bank0[0].data_ic|a[0].a                                                                                                                                                                                                                                                                                                                                                                                                                            ; acl_arb2                                                         ; N/A          ;
;             |s.s_endp|                                                                                                        ; 7.0 (0.0)            ; 8.5 (0.0)                        ; 2.0 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 13 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].port2bank0[0].data_ic|s.s_endp                                                                                                                                                                                                                                                                                                                                                                                                                          ; acl_ic_slave_endpoint                                            ; N/A          ;
;                |rrp|                                                                                                          ; 7.0 (1.1)            ; 8.5 (1.5)                        ; 2.0 (0.5)                                         ; 0.5 (0.1)                        ; 0.0 (0.0)            ; 13 (2)              ; 13 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].port2bank0[0].data_ic|s.s_endp|rrp                                                                                                                                                                                                                                                                                                                                                                                                                      ; acl_ic_slave_rrp                                                 ; N/A          ;
;                   |read_fifo|                                                                                                 ; 5.9 (5.9)            ; 7.0 (7.0)                        ; 1.5 (1.5)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].port2bank0[0].data_ic|s.s_endp|rrp|read_fifo                                                                                                                                                                                                                                                                                                                                                                                                            ; acl_ll_fifo                                                      ; N/A          ;
;          |local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|                                                          ; 19.3 (19.3)          ; 93.3 (91.8)                      ; 74.0 (72.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 231 (228)                 ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0                                                                                                                                                                                                                                                                                                                                                                                                                                            ; acl_mem2x                                                        ; N/A          ;
;             |acl_mem1x_inst|                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_mem1x_inst                                                                                                                                                                                                                                                                                                                                                                                                                             ; acl_mem1x                                                        ; N/A          ;
;                |hld_ram_inst|                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_mem1x_inst|hld_ram_inst                                                                                                                                                                                                                                                                                                                                                                                                                ; hld_ram                                                          ; N/A          ;
;                   |GEN_LOWER.hld_ram_lower_inst|                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_mem1x_inst|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst                                                                                                                                                                                                                                                                                                                                                                                   ; hld_ram_lower                                                    ; N/A          ;
;                      |M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_mem1x_inst|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst                                                                                                                                                                                                                                                                                                                                 ; hld_ram_lower_m20k_simple_dual_port                              ; N/A          ;
;                         |altera_syncram_inst|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_mem1x_inst|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst                                                                                                                                                                                                                                                                                                             ; altera_syncram                                                   ; N/A          ;
;                            |auto_generated|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_mem1x_inst|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated                                                                                                                                                                                                                                                                                              ; altera_syncram_1l82                                              ; N/A          ;
;                               |altsyncram1|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_mem1x_inst|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1                                                                                                                                                                                                                                                                                  ; altsyncram_97a4                                                  ; N/A          ;
;             |acl_reset_handler_clk2x_inst|                                                                                    ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_reset_handler_clk2x_inst                                                                                                                                                                                                                                                                                                                                                                                                               ; acl_reset_handler                                                ; N/A          ;
;          |local_mem_system_aspace67.local_mem_group[0].port1bank0[0].data_ic|                                                 ; 3.6 (0.0)            ; 4.1 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].port1bank0[0].data_ic                                                                                                                                                                                                                                                                                                                                                                                                                                   ; atax_internal_ic_11364079139611906517                            ; N/A          ;
;             |a[0].a|                                                                                                          ; 3.6 (3.6)            ; 4.1 (4.1)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].port1bank0[0].data_ic|a[0].a                                                                                                                                                                                                                                                                                                                                                                                                                            ; acl_arb2                                                         ; N/A          ;
+-------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                              ;
+-------------------------------------------------------+-------------------------+------------------------+
; Statistic                                             ; |                       ; atax_inst              ;
+-------------------------------------------------------+-------------------------+------------------------+
; ALMs needed [=A-B+C]                                  ; 3823.0 / 80330 ( 4 % )  ; 3588.5 / 80330 ( 4 % ) ;
;     [A] ALMs used in final placement                  ; 4914.0 / 80330 ( 6 % )  ; 4722.5 / 80330 ( 5 % ) ;
;     [B] Estimate of ALMs recoverable by dense packing ; 1319.5 / 80330 ( 1 % )  ; 1161.0 / 80330 ( 1 % ) ;
;     [C] Estimate of ALMs unavailable                  ; 228.5 / 80330 ( < 1 % ) ; 27.0 / 80330 ( < 1 % ) ;
; ALMs used for memory                                  ; 870.0                   ; 870.0                  ;
; Combinational ALUTs                                   ; 3798                    ; 3798                   ;
; Dedicated Logic Registers                             ; 6984 / 321320 ( 2 % )   ; 6583 / 321320 ( 2 % )  ;
; I/O Registers                                         ; 0                       ; 0                      ;
; Block Memory Bits                                     ; 144256                  ; 144256                 ;
; M20Ks                                                 ; 20 / 587 ( 3 % )        ; 20 / 587 ( 3 % )       ;
; DSP Blocks                                            ; 3 / 192 ( 1 % )         ; 3 / 192 ( 1 % )        ;
; Pins                                                  ; 0                       ; 0                      ;
; Virtual Pins                                          ; 401                     ; 0                      ;
; IOPLLs                                                ; 0                       ; 0                      ;
;                                                       ;                         ;                        ;
; Region Placement                                      ; -                       ; -                      ;
;                                                       ;                         ;                        ;
; Partition Ports                                       ;                         ;                        ;
;     -- Input Ports                                    ; 0                       ; 261                    ;
;     -- Output Ports                                   ; 0                       ; 140                    ;
;                                                       ;                         ;                        ;
; Connections                                           ;                         ;                        ;
;     -- Input Connections                              ; 12526                   ; 140                    ;
;     -- Registered Input Connections                   ; 3353                    ; 135                    ;
;     -- Output Connections                             ; 140                     ; 12526                  ;
;     -- Registered Output Connections                  ; 140                     ; 10089                  ;
;                                                       ;                         ;                        ;
; Internal Connections                                  ;                         ;                        ;
;     -- Total Connections                              ; 13473                   ; 61473                  ;
;     -- Registered Connections                         ; 3635                    ; 41637                  ;
;                                                       ;                         ;                        ;
; External Connections                                  ;                         ;                        ;
;     -- |                                              ; 0                       ; 12666                  ;
;     -- atax_inst                                      ; 12666                   ; 0                      ;
+-------------------------------------------------------+-------------------------+------------------------+


+---------------------------------------------+
; Non-Global High Fan-Out Signals             ;
+----------------+---------+------------------+
; Name           ; Fan-Out ; Physical Fan-Out ;
+----------------+---------+------------------+
; sync_resetn[2] ; 2776    ; 284              ;
; atax_inst|~GND ; 2447    ; 257              ;
+----------------+---------+------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+---------------------+-----------------+-----------------+----------+------------------------+----------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Type       ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size   ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M20K blocks ; MLABs ; MIF  ; Location                                                                                                              ; Mixed Port RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+---------------------+-----------------+-----------------+----------+------------------------+----------------------------------+
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                                                                 ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 33           ; 32           ; 33           ; yes                    ; no                      ; no                     ; no                      ; 1056   ; 32                          ; 33                          ; 32                          ; 33                          ; 1056                ; 0           ; 2     ; None ; LAB_X47_Y31_N0, LAB_X47_Y30_N0                                                                                        ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_15_atax33|thei_llvm_fpga_mem_memdep_15_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                             ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 96           ; 32           ; 96           ; yes                    ; no                      ; no                     ; yes                     ; 3072   ; 32                          ; 94                          ; 32                          ; 94                          ; 3008                ; 0           ; 5     ; None ; LAB_X55_Y30_N0, LAB_X55_Y31_N0, LAB_X55_Y29_N0, LAB_X48_Y31_N0, LAB_X44_Y31_N0                                        ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_15_atax33|thei_llvm_fpga_mem_memdep_15_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 1            ; 32           ; 1            ; yes                    ; no                      ; no                     ; no                      ; 32     ; 32                          ; 1                           ; 32                          ; 1                           ; 32                  ; 0           ; 1     ; None ; LAB_X44_Y30_N0                                                                                                        ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_16_atax34|thei_llvm_fpga_mem_memdep_16_atax1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                             ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 96           ; 32           ; 96           ; yes                    ; no                      ; no                     ; yes                     ; 3072   ; 32                          ; 94                          ; 32                          ; 94                          ; 3008                ; 0           ; 5     ; None ; LAB_X55_Y34_N0, LAB_X55_Y33_N0, LAB_X55_Y32_N0, LAB_X50_Y34_N0, LAB_X50_Y31_N0                                        ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_llvm_fpga_mem_memdep_16_atax34|thei_llvm_fpga_mem_memdep_16_atax1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 1            ; 32           ; 1            ; yes                    ; no                      ; no                     ; no                      ; 32     ; 32                          ; 1                           ; 32                          ; 1                           ; 32                  ; 0           ; 1     ; None ; LAB_X42_Y27_N0                                                                                                        ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|thei_sfc_s_c0_in_for_body69_ataxs_c0_enter21213_atax27_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit217_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit217_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body69_ataxs_c0_exit217_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                      ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 96           ; 32           ; 96           ; yes                    ; no                      ; no                     ; no                      ; 3072   ; 32                          ; 64                          ; 32                          ; 64                          ; 2048                ; 0           ; 4     ; None ; LAB_X48_Y27_N0, LAB_X50_Y27_N0, LAB_X48_Y26_N0, LAB_X48_Y29_N0                                                        ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|theredist1_i_arrayidx73_atax0_narrow_x_b_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ALTSYNCRAM                                                                                                                                                                                                                                                                         ; M20K block ; Simple Dual Port ; Single Clock ; 64           ; 62           ; 64           ; 62           ; yes                    ; no                      ; yes                    ; yes                     ; 3968   ; 64                          ; 61                          ; 64                          ; 62                          ; 3968                ; 2           ; 0     ; None ; M20K_X58_Y30_N0, M20K_X58_Y28_N0                                                                                      ; Don't care          ; New data        ; New data        ; Off      ; No                     ; No - Block Type Set to Block RAM ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|theredist2_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ALTSYNCRAM                                                                                                                                                                                                                                                       ; M20K block ; Simple Dual Port ; Single Clock ; --           ; --           ; 64           ; 1            ; yes                    ; no                      ; yes                    ; yes                     ; 64     ; --                          ; --                          ; 64                          ; 1                           ; 64                  ; 1           ; 0     ; None ; M20K_X40_Y23_N0                                                                                                       ; Don't care          ; New data        ; New data        ; Off      ; No                     ; No - Block Type Set to Block RAM ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|theredist3_i_masked_atax32_q_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ALTSYNCRAM                                                                                                                                                                                                                                                                                     ; M20K block ; Simple Dual Port ; Single Clock ; --           ; --           ; 128          ; 1            ; yes                    ; no                      ; yes                    ; yes                     ; 128    ; --                          ; --                          ; 128                         ; 1                           ; 128                 ; 1           ; 0     ; None ; M20K_X40_Y26_N0                                                                                                       ; Don't care          ; New data        ; New data        ; Off      ; No                     ; No - Block Type Set to Block RAM ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|theredist4_i_llvm_fpga_pipeline_keep_going_atax3_out_data_out_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ALTSYNCRAM                                                                                                                                                                                                                                                    ; M20K block ; Simple Dual Port ; Single Clock ; --           ; --           ; 64           ; 1            ; yes                    ; no                      ; yes                    ; yes                     ; 64     ; --                          ; --                          ; 64                          ; 1                           ; 64                  ; 1           ; 0     ; None ; M20K_X40_Y25_N0                                                                                                       ; Don't care          ; New data        ; New data        ; Off      ; No                     ; No - Block Type Set to Block RAM ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|theredist5_i_inc75_atax12_vt_select_31_b_8_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                                           ; MLAB       ; Simple Dual Port ; Single Clock ; 16           ; 31           ; 16           ; 31           ; yes                    ; no                      ; no                     ; yes                     ; 496    ; 16                          ; 31                          ; 16                          ; 31                          ; 496                 ; 0           ; 2     ; None ; LAB_X53_Y30_N0, LAB_X53_Y31_N0                                                                                        ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|theredist6_i_first_cleanup_xor_atax17_q_8_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                                            ; MLAB       ; Simple Dual Port ; Single Clock ; 16           ; 1            ; 16           ; 1            ; yes                    ; no                      ; no                     ; yes                     ; 16     ; 16                          ; 1                           ; 16                          ; 1                           ; 16                  ; 0           ; 1     ; None ; LAB_X42_Y24_N0                                                                                                        ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                               ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; no                     ; yes                     ; 1024   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 0           ; 2     ; None ; LAB_X65_Y16_N0, LAB_X61_Y16_N0                                                                                        ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                              ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 64           ; 32           ; 64           ; yes                    ; no                      ; no                     ; yes                     ; 2048   ; 32                          ; 62                          ; 32                          ; 62                          ; 1984                ; 0           ; 4     ; None ; LAB_X71_Y23_N0, LAB_X71_Y22_N0, LAB_X71_Y25_N0, LAB_X71_Y21_N0                                                        ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                  ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 1            ; 32           ; 1            ; yes                    ; no                      ; no                     ; no                      ; 32     ; 32                          ; 1                           ; 32                          ; 1                           ; 32                  ; 0           ; 1     ; None ; LAB_X71_Y17_N0                                                                                                        ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|thei_llvm_fpga_mem_unnamed_atax6_atax6|thei_llvm_fpga_mem_unnamed_atax6_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                  ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 1            ; 32           ; 1            ; yes                    ; no                      ; no                     ; no                      ; 32     ; 32                          ; 1                           ; 32                          ; 1                           ; 32                  ; 0           ; 1     ; None ; LAB_X61_Y9_N0                                                                                                         ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ALTSYNCRAM                                                                                                                                                                                                                                                             ; M20K block ; Simple Dual Port ; Single Clock ; 64           ; 64           ; 64           ; 64           ; yes                    ; no                      ; yes                    ; yes                     ; 4096   ; 64                          ; 5                           ; 64                          ; 6                           ; 384                 ; 1           ; 0     ; None ; M20K_X64_Y19_N0                                                                                                       ; Don't care          ; New data        ; New data        ; Off      ; No                     ; No - Block Type Set to Block RAM ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist1_i_notcmp88_atax16_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ALTSYNCRAM                                                                                                                                                                                                                                                                           ; M20K block ; Simple Dual Port ; Single Clock ; --           ; --           ; 64           ; 1            ; yes                    ; no                      ; yes                    ; yes                     ; 64     ; --                          ; --                          ; 64                          ; 1                           ; 64                  ; 1           ; 0     ; None ; M20K_X64_Y25_N0                                                                                                       ; Don't care          ; New data        ; New data        ; Off      ; No                     ; No - Block Type Set to Block RAM ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist2_i_idxprom_atax4_vt_join_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ALTSYNCRAM                                                                                                                                                                                                                                                                     ; M20K block ; Simple Dual Port ; Single Clock ; 64           ; 64           ; 64           ; 64           ; yes                    ; no                      ; yes                    ; yes                     ; 4096   ; 64                          ; 55                          ; 64                          ; 56                          ; 3584                ; 2           ; 0     ; None ; M20K_X64_Y24_N0, M20K_X58_Y24_N0                                                                                      ; Don't care          ; New data        ; New data        ; Off      ; No                     ; No - Block Type Set to Block RAM ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ALTSYNCRAM                                                                                                                                                                                                                                                                                        ; M20K block ; Simple Dual Port ; Single Clock ; 64           ; 65           ; 64           ; 65           ; yes                    ; no                      ; yes                    ; yes                     ; 4160   ; 64                          ; 10                          ; 64                          ; 11                          ; 704                 ; 1           ; 0     ; None ; M20K_X64_Y18_N0                                                                                                       ; Don't care          ; New data        ; New data        ; Off      ; No                     ; No - Block Type Set to Block RAM ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ALTSYNCRAM                                                                                                                                                                                                                                                                                        ; M20K block ; Simple Dual Port ; Single Clock ; 64           ; 2            ; 64           ; 2            ; yes                    ; no                      ; yes                    ; yes                     ; 128    ; 64                          ; 1                           ; 64                          ; 2                           ; 128                 ; 1           ; 0     ; None ; M20K_X64_Y13_N0                                                                                                       ; Don't care          ; New data        ; New data        ; Off      ; No                     ; No - Block Type Set to Block RAM ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                             ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; no                     ; yes                     ; 1024   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 0           ; 2     ; None ; LAB_X61_Y14_N0, LAB_X61_Y12_N0                                                                                        ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                            ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 64           ; 32           ; 64           ; yes                    ; no                      ; no                     ; yes                     ; 2048   ; 32                          ; 62                          ; 32                          ; 62                          ; 1984                ; 0           ; 4     ; None ; LAB_X65_Y38_N0, LAB_X65_Y37_N0, LAB_X65_Y36_N0, LAB_X61_Y32_N0                                                        ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 1            ; 32           ; 1            ; yes                    ; no                      ; no                     ; no                      ; 32     ; 32                          ; 1                           ; 32                          ; 1                           ; 32                  ; 0           ; 1     ; None ; LAB_X71_Y19_N0                                                                                                        ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax10_atax6|thei_llvm_fpga_mem_unnamed_atax10_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 1            ; 32           ; 1            ; yes                    ; no                      ; no                     ; no                      ; 32     ; 32                          ; 1                           ; 32                          ; 1                           ; 32                  ; 0           ; 1     ; None ; LAB_X65_Y15_N0                                                                                                        ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                             ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; no                     ; yes                     ; 1024   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 0           ; 2     ; None ; LAB_X65_Y10_N0, LAB_X65_Y12_N0                                                                                        ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                            ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 64           ; 32           ; 64           ; yes                    ; no                      ; no                     ; yes                     ; 2048   ; 32                          ; 62                          ; 32                          ; 62                          ; 1984                ; 0           ; 4     ; None ; LAB_X61_Y30_N0, LAB_X65_Y26_N0, LAB_X65_Y27_N0, LAB_X65_Y25_N0                                                        ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 1            ; 32           ; 1            ; yes                    ; no                      ; no                     ; no                      ; 32     ; 32                          ; 1                           ; 32                          ; 1                           ; 32                  ; 0           ; 1     ; None ; LAB_X65_Y21_N0                                                                                                        ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax11_atax7|thei_llvm_fpga_mem_unnamed_atax11_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 1            ; 32           ; 1            ; yes                    ; no                      ; no                     ; no                      ; 32     ; 32                          ; 1                           ; 32                          ; 1                           ; 32                  ; 0           ; 1     ; None ; LAB_X71_Y13_N0                                                                                                        ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                               ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; no                     ; yes                     ; 1024   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 0           ; 2     ; None ; LAB_X61_Y13_N0, LAB_X61_Y11_N0                                                                                        ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                              ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 64           ; 32           ; 64           ; yes                    ; no                      ; no                     ; yes                     ; 2048   ; 32                          ; 62                          ; 32                          ; 62                          ; 1984                ; 0           ; 4     ; None ; LAB_X71_Y32_N0, LAB_X71_Y31_N0, LAB_X71_Y30_N0, LAB_X71_Y26_N0                                                        ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                  ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 1            ; 32           ; 1            ; yes                    ; no                      ; no                     ; no                      ; 32     ; 32                          ; 1                           ; 32                          ; 1                           ; 32                  ; 0           ; 1     ; None ; LAB_X65_Y22_N0                                                                                                        ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax8_atax3|thei_llvm_fpga_mem_unnamed_atax8_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                  ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 1            ; 32           ; 1            ; yes                    ; no                      ; no                     ; no                      ; 32     ; 32                          ; 1                           ; 32                          ; 1                           ; 32                  ; 0           ; 1     ; None ; LAB_X71_Y15_N0                                                                                                        ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                               ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; no                     ; yes                     ; 1024   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 0           ; 2     ; None ; LAB_X65_Y13_N0, LAB_X65_Y14_N0                                                                                        ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                              ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 64           ; 32           ; 64           ; yes                    ; no                      ; no                     ; yes                     ; 2048   ; 32                          ; 62                          ; 32                          ; 62                          ; 1984                ; 0           ; 4     ; None ; LAB_X61_Y31_N0, LAB_X71_Y28_N0, LAB_X71_Y29_N0, LAB_X71_Y27_N0                                                        ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                  ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 1            ; 32           ; 1            ; yes                    ; no                      ; no                     ; no                      ; 32     ; 32                          ; 1                           ; 32                          ; 1                           ; 32                  ; 0           ; 1     ; None ; LAB_X65_Y23_N0                                                                                                        ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thei_llvm_fpga_mem_unnamed_atax9_atax5|thei_llvm_fpga_mem_unnamed_atax9_atax1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                  ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 1            ; 32           ; 1            ; yes                    ; no                      ; no                     ; no                      ; 32     ; 32                          ; 1                           ; 32                          ; 1                           ; 32                  ; 0           ; 1     ; None ; LAB_X71_Y33_N0                                                                                                        ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter13912_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit147_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit147_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond24_preheader_ataxs_c0_exit147_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 256          ; 32           ; 256          ; yes                    ; no                      ; no                     ; yes                     ; 8192   ; 32                          ; 47                          ; 32                          ; 47                          ; 1504                ; 0           ; 3     ; None ; LAB_X50_Y11_N0, LAB_X53_Y15_N0, LAB_X50_Y12_N0                                                                        ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter13912_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond24_preheader_ataxs_c0_enter13912_atax0_aunroll_x|redist5_i_idxprom27_atax4_vt_join_q_5_mem_dmem|auto_generated|altsyncram1|ALTDPRAM_INSTANCE                                                                                                                                                                                          ; MLAB       ; Simple Dual Port ; Single Clock ; 3            ; 64           ; 3            ; 64           ; yes                    ; no                      ; no                     ; no                      ; 192    ; 3                           ; 6                           ; 3                           ; 6                           ; 18                  ; 0           ; 1     ; None ; LAB_X44_Y13_N0                                                                                                        ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B6|thebb_atax_B6_stall_region|thei_sfc_s_c0_in_for_cond24_preheader_ataxs_c0_enter13912_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond24_preheader_ataxs_c0_enter13912_atax0_aunroll_x|redist6_i_arrayidx288_atax5_vt_join_q_5_mem_dmem|auto_generated|altsyncram1|ALTDPRAM_INSTANCE                                                                                                                                                                                        ; MLAB       ; Simple Dual Port ; Single Clock ; 3            ; 64           ; 3            ; 64           ; yes                    ; no                      ; no                     ; no                      ; 192    ; 3                           ; 6                           ; 3                           ; 6                           ; 18                  ; 0           ; 1     ; None ; LAB_X47_Y13_N0                                                                                                        ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter15715_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit169_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit169_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body26_ataxs_c0_exit169_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                         ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 320          ; 32           ; 320          ; yes                    ; no                      ; no                     ; yes                     ; 10240  ; 32                          ; 48                          ; 32                          ; 48                          ; 1536                ; 0           ; 3     ; None ; LAB_X50_Y16_N0, LAB_X53_Y16_N0, LAB_X47_Y16_N0                                                                        ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter15715_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter15715_atax0_aunroll_x|redist17_i_llvm_fpga_pop_p67f32_arrayidx288104_pop37_atax34_out_data_out_4_mem_dmem|auto_generated|altsyncram1|ALTDPRAM_INSTANCE                                                                                                                                                                         ; MLAB       ; Simple Dual Port ; Single Clock ; 3            ; 64           ; 3            ; 64           ; yes                    ; no                      ; no                     ; yes                     ; 192    ; 3                           ; 6                           ; 3                           ; 6                           ; 18                  ; 0           ; 1     ; None ; LAB_X53_Y12_N0                                                                                                        ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter15715_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter15715_atax0_aunroll_x|redist18_i_llvm_fpga_pop_p67f32_arrayidx288104_pop37_atax34_out_data_out_8_mem_dmem|auto_generated|altsyncram1|ALTDPRAM_INSTANCE                                                                                                                                                                         ; MLAB       ; Simple Dual Port ; Single Clock ; 3            ; 64           ; 3            ; 64           ; yes                    ; no                      ; no                     ; no                      ; 192    ; 3                           ; 6                           ; 3                           ; 6                           ; 18                  ; 0           ; 1     ; None ; LAB_X48_Y12_N0                                                                                                        ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter15715_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter15715_atax0_aunroll_x|redist19_i_llvm_fpga_pop_i64_idxprom27102_pop36_atax10_out_data_out_4_mem_dmem|auto_generated|altsyncram1|ALTDPRAM_INSTANCE                                                                                                                                                                              ; MLAB       ; Simple Dual Port ; Single Clock ; 3            ; 64           ; 3            ; 64           ; yes                    ; no                      ; no                     ; yes                     ; 192    ; 3                           ; 6                           ; 3                           ; 6                           ; 18                  ; 0           ; 1     ; None ; LAB_X53_Y14_N0                                                                                                        ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter15715_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter15715_atax0_aunroll_x|redist20_i_llvm_fpga_pop_i64_idxprom27102_pop36_atax10_out_data_out_8_mem_dmem|auto_generated|altsyncram1|ALTDPRAM_INSTANCE                                                                                                                                                                              ; MLAB       ; Simple Dual Port ; Single Clock ; 3            ; 64           ; 3            ; 64           ; yes                    ; no                      ; no                     ; no                      ; 192    ; 3                           ; 6                           ; 3                           ; 6                           ; 18                  ; 0           ; 1     ; None ; LAB_X47_Y14_N0                                                                                                        ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B7|thebb_atax_B7_stall_region|thei_sfc_s_c0_in_for_body26_ataxs_c0_enter15715_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body26_ataxs_c0_enter15715_atax0_aunroll_x|redist4_sync_together97_aunroll_x_in_c0_eni7_3_tpl_5_mem_dmem|auto_generated|altsyncram1|ALTDPRAM_INSTANCE                                                                                                                                                                                               ; MLAB       ; Simple Dual Port ; Single Clock ; 4            ; 32           ; 4            ; 32           ; yes                    ; no                      ; no                     ; yes                     ; 128    ; 4                           ; 32                          ; 4                           ; 32                          ; 128                 ; 0           ; 2     ; None ; LAB_X50_Y17_N0, LAB_X50_Y15_N0                                                                                        ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                                                                   ; MLAB       ; Simple Dual Port ; Single Clock ; 16           ; 66           ; 16           ; 66           ; yes                    ; no                      ; no                     ; yes                     ; 1056   ; 16                          ; 8                           ; 16                          ; 8                           ; 128                 ; 0           ; 1     ; None ; LAB_X44_Y19_N0                                                                                                        ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|thei_sfc_s_c0_in_for_inc40_ataxs_c0_enter180_atax3_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit184_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit184_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_inc40_ataxs_c0_exit184_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                               ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 64           ; 32           ; 64           ; yes                    ; no                      ; no                     ; yes                     ; 2048   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 0           ; 2     ; None ; LAB_X55_Y20_N0, LAB_X50_Y20_N0                                                                                        ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B8|thebb_atax_B8_stall_region|theredist1_stall_entry_o6_9_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                                                            ; MLAB       ; Simple Dual Port ; Single Clock ; 16           ; 1            ; 16           ; 1            ; yes                    ; no                      ; no                     ; yes                     ; 16     ; 16                          ; 1                           ; 16                          ; 1                           ; 16                  ; 0           ; 1     ; None ; LAB_X44_Y17_N0                                                                                                        ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter19216_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit204_atax1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit204_atax1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body48_ataxs_c0_exit204_atax0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                         ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 48           ; 32           ; 48           ; yes                    ; no                      ; no                     ; yes                     ; 1536   ; 32                          ; 3                           ; 32                          ; 3                           ; 96                  ; 0           ; 1     ; None ; LAB_X42_Y20_N0                                                                                                        ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter19216_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter19216_atax0_aunroll_x|redist15_i_llvm_fpga_pop_f32_pop46_atax22_out_data_out_4_mem_dmem|auto_generated|altsyncram1|ALTDPRAM_INSTANCE                                                                                                                                                                                           ; MLAB       ; Simple Dual Port ; Single Clock ; 3            ; 32           ; 3            ; 32           ; yes                    ; no                      ; no                     ; yes                     ; 96     ; 3                           ; 32                          ; 3                           ; 32                          ; 96                  ; 0           ; 2     ; None ; LAB_X53_Y21_N0, LAB_X50_Y21_N0                                                                                        ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B9|thebb_atax_B9_stall_region|thei_sfc_s_c0_in_for_body48_ataxs_c0_enter19216_atax1_aunroll_x|thei_sfc_logic_s_c0_in_for_body48_ataxs_c0_enter19216_atax0_aunroll_x|redist9_i_memcoalesce_bitcast_atax_fpgaunique_18_atax11_vt_join_q_8_mem_dmem|auto_generated|altsyncram1|ALTDPRAM_INSTANCE                                                                                                                                                                                ; MLAB       ; Simple Dual Port ; Single Clock ; 6            ; 64           ; 6            ; 64           ; yes                    ; no                      ; no                     ; yes                     ; 384    ; 6                           ; 5                           ; 6                           ; 5                           ; 30                  ; 0           ; 1     ; None ; LAB_X55_Y18_N0                                                                                                        ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ALTSYNCRAM                                                                                                                                                                                                                                                                                                          ; M20K block ; True Dual Port   ; Single Clock ; 1024         ; 128          ; 1024         ; 128          ; yes                    ; yes                     ; yes                    ; yes                     ; 131072 ; 1024                        ; 128                         ; 1024                        ; 128                         ; 131072              ; 7           ; 0     ; None ; M20K_X58_Y22_N0, M20K_X58_Y21_N0, M20K_X58_Y18_N0, M20K_X58_Y19_N0, M20K_X58_Y16_N0, M20K_X58_Y15_N0, M20K_X58_Y14_N0 ; Don't care          ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode            ;
; atax_inst|atax_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ALTSYNCRAM                                                                                                                                                                                                                                                                                                        ; M20K block ; Simple Dual Port ; Single Clock ; 512          ; 32           ; 512          ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 16384  ; 64                          ; 31                          ; 64                          ; 32                          ; 2048                ; 1           ; 0     ; None ; M20K_X58_Y20_N0                                                                                                       ; Don't care          ; New data        ; New data        ; Off      ; No                     ; No - Block Type Set to Block RAM ;
; atax_inst|atax_internal_inst|local_mem_system_aspace66.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_ECC.hld_ram_ecc_inst|hld_ram_tall_depth_stitch_inst|GEN_BOT.hld_ram_remaining_width_inst|GEN_LEFT.hld_ram_bits_per_enable_inst|GEN_LOWER.hld_ram_lower_inst|MLAB.hld_ram_lower_mlab_simple_dual_port_inst|altdpram_inst|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                    ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 80           ; 32           ; 80           ; yes                    ; no                      ; no                     ; yes                     ; 2560   ; 32                          ; 64                          ; 32                          ; 64                          ; 2048                ; 0           ; 4     ; None ; LAB_X50_Y23_N0, LAB_X55_Y23_N0, LAB_X53_Y22_N0, LAB_X50_Y22_N0                                                        ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_mem1x_inst|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ALTSYNCRAM                                                                                                                                                                                                                                                                                         ; M20K block ; Simple Dual Port ; Single Clock ; 512          ; 32           ; 512          ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 16384  ; 64                          ; 31                          ; 64                          ; 32                          ; 2048                ; 1           ; 0     ; None ; M20K_X58_Y17_N0                                                                                                       ; Old data            ; New data        ; New data        ; Off      ; No                     ; No - Block Type Set to Block RAM ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+---------------------+-----------------+-----------------+----------+------------------------+----------------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Physical RAM Information                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------+-------------------------+-------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Physical RAM Location ; Physical RAM Usage Bits ; Physical RAM Usage Percentage ; Logical RAM Name                                                                                                                                                                                                                                                                                 ;
+-----------------------+-------------------------+-------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; M20K_X40_Y23_N0       ; 64                      ; 0.3                           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|theredist2_atax_B12_merge_reg_aunroll_x_out_data_out_0_tpl_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ALTSYNCRAM    ;
; M20K_X40_Y25_N0       ; 64                      ; 0.3                           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|theredist4_i_llvm_fpga_pipeline_keep_going_atax3_out_data_out_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ALTSYNCRAM ;
; M20K_X64_Y25_N0       ; 64                      ; 0.3                           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist1_i_notcmp88_atax16_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ALTSYNCRAM                        ;
; M20K_X40_Y26_N0       ; 128                     ; 0.6                           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|theredist3_i_masked_atax32_q_70_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ALTSYNCRAM                                  ;
; M20K_X64_Y13_N0       ; 128                     ; 0.6                           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ALTSYNCRAM                                     ;
; M20K_X64_Y19_N0       ; 384                     ; 1.9                           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist0_i_arrayidx21_atax0_shift_join_x_q_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ALTSYNCRAM          ;
; M20K_X64_Y18_N0       ; 704                     ; 3.4                           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B4_aunroll_x|thebb_atax_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ALTSYNCRAM                                     ;
; M20K_X58_Y24_N0       ; 1024                    ; 5.0                           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist2_i_idxprom_atax4_vt_join_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ALTSYNCRAM                  ;
; M20K_X58_Y28_N0       ; 1408                    ; 6.9                           ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|theredist1_i_arrayidx73_atax0_narrow_x_b_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ALTSYNCRAM                      ;
; M20K_X58_Y17_N0       ; 2048                    ; 10.0                          ; atax_inst|atax_internal_inst|local_mem_system_aspace67.local_mem_group[0].bank[0].mem0|acl_mem1x_inst|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ALTSYNCRAM                                      ;
; M20K_X58_Y20_N0       ; 2048                    ; 10.0                          ; atax_inst|atax_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_SDP.hld_ram_lower_m20k_simple_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ALTSYNCRAM                                                     ;
; M20K_X58_Y30_N0       ; 2560                    ; 12.5                          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B12|thebb_atax_B12_stall_region|theredist1_i_arrayidx73_atax0_narrow_x_b_39_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ALTSYNCRAM                      ;
; M20K_X64_Y24_N0       ; 2560                    ; 12.5                          ; atax_inst|atax_internal_inst|atax_internal|theatax_function|thebb_atax_B3_aunroll_x|thebb_atax_B3_stall_region|theredist2_i_idxprom_atax4_vt_join_q_33_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ALTSYNCRAM                  ;
; M20K_X58_Y14_N0       ; 8192                    ; 40.0                          ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ALTSYNCRAM                                                       ;
; M20K_X58_Y15_N0       ; 20480                   ; 100.0                         ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ALTSYNCRAM                                                       ;
; M20K_X58_Y16_N0       ; 20480                   ; 100.0                         ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ALTSYNCRAM                                                       ;
; M20K_X58_Y18_N0       ; 20480                   ; 100.0                         ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ALTSYNCRAM                                                       ;
; M20K_X58_Y19_N0       ; 20480                   ; 100.0                         ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ALTSYNCRAM                                                       ;
; M20K_X58_Y21_N0       ; 20480                   ; 100.0                         ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ALTSYNCRAM                                                       ;
; M20K_X58_Y22_N0       ; 20480                   ; 100.0                         ; atax_inst|atax_internal_inst|local_mem_system_aspace64.local_mem_group[0].bank[0].mem0|hld_ram_inst|GEN_LOWER.hld_ram_lower_inst|M20K_TDP.hld_ram_lower_m20k_true_dual_port_inst|altera_syncram_inst|auto_generated|altsyncram1|ALTSYNCRAM                                                       ;
+-----------------------+-------------------------+-------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: This table shows up to 500 physical rams that are least utilized. You can change this number by setting PHYSICAL_RAM_RPT_MAX_ROW in qsf file.


+----------------------------------------------+
; Fitter DSP Block Usage Summary               ;
+--------------------------------+-------------+
; Statistic                      ; Number Used ;
+--------------------------------+-------------+
; Floating Point Sum of Products ; 3           ;
; Total number of DSP blocks     ; 3           ;
;                                ;             ;
+--------------------------------+-------------+


+----------------+
; Place Messages ;
+----------------+
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info: *******************************************************************
Info: Running Quartus Prime Fitter
    Info: Version 20.4.0 Build 72 12/14/2020 SC Pro Edition
    Info: Processing started: Wed Dec 13 00:54:35 2023
    Info: System process ID: 478232
Info: Command: quartus_fit --read_settings_files=on --write_settings_files=off quartus_compile -c quartus_compile
Info: Using INI file /home/slowe8/HLSDataset/polybench/atax/src/atax_7.prj/quartus/quartus.ini
Info: qfit2_default_script.tcl version: #1
Info: Project  = quartus_compile
Info: Revision = quartus_compile
Info (11165): Fitter preparation operations ending: elapsed time is 00:00:22
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:14
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:08
Info (11888): Total time spent on timing analysis during Placement is 1.48 seconds.


