// Seed: 3202698087
module module_0 (
    output supply0 id_0,
    input supply1 id_1,
    input tri id_2,
    input wor id_3,
    input tri1 id_4
);
  generate
    assign id_0 = 1'b0 - 1;
  endgenerate
  assign id_0 = 1'd0;
  assign module_1.id_7 = 0;
  wire id_6;
  supply1 id_7 = 1 == id_3;
endmodule
program module_1 (
    output wire id_0,
    input  tri0 module_1
    , id_6,
    output wire id_2,
    output tri  id_3,
    input  tri0 id_4
);
  tri id_7;
  module_0 modCall_1 (
      id_3,
      id_6,
      id_4,
      id_4,
      id_6
  );
  tri id_8;
  assign {id_8, 1 && 1'b0, 1, id_7} = ~id_7;
  wire id_9;
endprogram
