//<#!@READ-ONLY-SECTION-START@!#>
/*
* \class cfm_target
* \brief Intel(R) CoFluent(TM) Studio - Intel Corporation
* \details Simulation model of DDRMemory generated by C++ Generator for SystemC/TLM2
*/
/// Model Source includes start
#include "cfm_target.h"
/// Model Source includes end
using namespace std;
using namespace sc_core;
using namespace cf_dt;
using namespace cf_pk;
using namespace cf_core;

//<#!@READ-ONLY-SECTION-END@!#>
//Start of 'Target definitions' algorithm generated code

//End of 'Target definitions' algorithm generated code
//<#!@READ-ONLY-SECTION-START@!#>

/// \name constructor
//@{
cfm_target ::cfm_target() : 
//instantiation of non-vector Event, MessageQueue, SharedVariable
cf_function(),p_mq_ARADDRchn("p_mq_ARADDRchn"),p_mq_AWADDRchn("p_mq_AWADDRchn"),p_mq_BRESPchn("p_mq_BRESPchn"),p_mq_RDATAchn("p_mq_RDATAchn"),p_mq_WDATAchn("p_mq_WDATAchn"){
cf_function_container::init();
//instantiation of models
for (cf_count i = 0; i < (cf_count)( M_Nbr + 1); i++) {
		cfm_memory* module = new cfm_memory(
				cf_string("Memory[%d]", i).c_str());
		CF_ASSERT (module)
		Memory_vec.push_back(module);
	}
MemoryController = new cfm_memorycontroller("MemoryController");
//instantiation of relations
for (cf_count i = 0; i < (cf_count)( M_Nbr + 1); i++) {
		mq_DDRCommand_t* module = new mq_DDRCommand_t(
				cf_string("DDRCommand[%d]", i).c_str());
		CF_ASSERT (module)
		mq_DDRCommand_vec.push_back(module);
	}
for (cf_count i = 0; i < (cf_count)( M_Nbr + 1); i++) {
		mq_DQs_t* module = new mq_DQs_t(
				cf_string("DQs[%d]", i).c_str());
		CF_ASSERT (module)
		mq_DQs_vec.push_back(module);
	}
//connections
for (cf_count i = 0; i < (cf_count)( M_Nbr + 1); i++) {
		cfm_memory* module = Memory_vec[i];
		if (module != nullptr) {
//model connect to relation
for (cf_count j = 0; j < (cf_count)( M_Nbr + 1); j++) {
				module->p_mq_DDRCommand(mq_DDRCommand_vec[j]->p_target_socket);
			}
for (cf_count j = 0; j < (cf_count)( M_Nbr + 1); j++) {
				module->p_mq_DQs(mq_DQs_vec[j]->p_target_socket);
			}
}
}
//model connect to port
MemoryController->p_mq_ARADDRchn(p_mq_ARADDRchn);
MemoryController->p_mq_AWADDRchn(p_mq_AWADDRchn);
MemoryController->p_mq_BRESPchn(p_mq_BRESPchn);
MemoryController->p_mq_RDATAchn(p_mq_RDATAchn);
MemoryController->p_mq_WDATAchn(p_mq_WDATAchn);
for (cf_count i = 0; i < (cf_count)( M_Nbr + 1); i++) {
		cfm_memory* module = Memory_vec[i];
		if (module != nullptr) {
//model connect to relation
for (cf_count j = 0; j < (cf_count)( M_Nbr + 1); j++) {
				module->p_mq_DDRCommand(mq_DDRCommand_vec[j]->p_target_socket);
			}
for (cf_count j = 0; j < (cf_count)( M_Nbr + 1); j++) {
				module->p_mq_DQs(mq_DQs_vec[j]->p_target_socket);
			}
}
}
cf_function_container::elab_end();
}
//@}

/// \name destructor
//@{
cfm_target::~cfm_target(void) {
//<#!@READ-ONLY-SECTION-END@!#>
//Start of 'Target destructor' algorithm generated code

//End of 'Target destructor' algorithm generated code
//<#!@READ-ONLY-SECTION-START@!#>
//deconstruct for models
for (vector<cfm_memory*>::const_iterator vi = Memory_vec.begin();
			vi != Memory_vec.end(); vi++) {
		delete (*vi);
	}
delete MemoryController;
//deconstructor for vector relation
for (vector<mq_DDRCommand_t*>::const_iterator vi = mq_DDRCommand_vec.begin();
			vi != mq_DDRCommand_vec.end(); vi++) {
		delete (*vi);
	}
for (vector<mq_DQs_t*>::const_iterator vi = mq_DQs_vec.begin();
			vi != mq_DQs_vec.end(); vi++) {
		delete (*vi);
	}
}


//@{
void cfm_target::cb_init_attributes() {

// initialize function attributes

	return;
}
//@}

//@{
void cfm_target::cb_init_local_vars(void) {

	//<#!@READ-ONLY-SECTION-END@!#>
	//Start of 'Router25 initializations' algorithm generated code

	//End of 'Router25 initializations' algorithm generated code
	//<#!@READ-ONLY-SECTION-START@!#>
}
//@}
//<#!@READ-ONLY-SECTION-END@!#>