{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1635207719892 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1635207719893 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 25 19:21:59 2021 " "Processing started: Mon Oct 25 19:21:59 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1635207719893 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635207719893 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FullAdder_4b -c FullAdder_4b " "Command: quartus_map --read_settings_files=on --write_settings_files=off FullAdder_4b -c FullAdder_4b" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635207719894 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1635207720170 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Only one processor detected - disabling parallel compilation" {  } {  } 0 20029 "Only one processor detected - disabling parallel compilation" 0 0 "Analysis & Synthesis" 0 -1 1635207720170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alopez/Projects/FullAdder_4b/src/fullAdder.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/alopez/Projects/FullAdder_4b/src/fullAdder.v" { { "Info" "ISGN_ENTITY_NAME" "1 fullAdder " "Found entity 1: fullAdder" {  } { { "../src/fullAdder.v" "" { Text "/home/alopez/Projects/FullAdder_4b/src/fullAdder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635207733069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635207733069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alopez/Projects/FullAdder_4b/src/fullAdder_4b.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/alopez/Projects/FullAdder_4b/src/fullAdder_4b.v" { { "Info" "ISGN_ENTITY_NAME" "1 fullAdder_4b " "Found entity 1: fullAdder_4b" {  } { { "../src/fullAdder_4b.v" "" { Text "/home/alopez/Projects/FullAdder_4b/src/fullAdder_4b.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635207733070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635207733070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alopez/Projects/FullAdder_4b/src/fullAdder_4b_main.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/alopez/Projects/FullAdder_4b/src/fullAdder_4b_main.v" { { "Info" "ISGN_ENTITY_NAME" "1 fullAdder_4b_main " "Found entity 1: fullAdder_4b_main" {  } { { "../src/fullAdder_4b_main.v" "" { Text "/home/alopez/Projects/FullAdder_4b/src/fullAdder_4b_main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635207733070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635207733070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alopez/Projects/FullAdder_4b/src/BCD_7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/alopez/Projects/FullAdder_4b/src/BCD_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCD_7seg " "Found entity 1: BCD_7seg" {  } { { "../src/BCD_7seg.v" "" { Text "/home/alopez/Projects/FullAdder_4b/src/BCD_7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635207733071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635207733071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/alopez/Projects/FullAdder_4b/proj_modelsim/FullAdder_4b_TB.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/alopez/Projects/FullAdder_4b/proj_modelsim/FullAdder_4b_TB.v" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder_4b_TB " "Found entity 1: FullAdder_4b_TB" {  } { { "../proj_modelsim/FullAdder_4b_TB.v" "" { Text "/home/alopez/Projects/FullAdder_4b/proj_modelsim/FullAdder_4b_TB.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635207733072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635207733072 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "fullAdder_4b_main.v(15) " "Verilog HDL Instantiation warning at fullAdder_4b_main.v(15): instance has no name" {  } { { "../src/fullAdder_4b_main.v" "" { Text "/home/alopez/Projects/FullAdder_4b/src/fullAdder_4b_main.v" 15 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1635207733072 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "fullAdder_4b_main.v(71) " "Verilog HDL Instantiation warning at fullAdder_4b_main.v(71): instance has no name" {  } { { "../src/fullAdder_4b_main.v" "" { Text "/home/alopez/Projects/FullAdder_4b/src/fullAdder_4b_main.v" 71 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1635207733072 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "fullAdder_4b_main.v(72) " "Verilog HDL Instantiation warning at fullAdder_4b_main.v(72): instance has no name" {  } { { "../src/fullAdder_4b_main.v" "" { Text "/home/alopez/Projects/FullAdder_4b/src/fullAdder_4b_main.v" 72 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1635207733072 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "fullAdder_4b_main.v(73) " "Verilog HDL Instantiation warning at fullAdder_4b_main.v(73): instance has no name" {  } { { "../src/fullAdder_4b_main.v" "" { Text "/home/alopez/Projects/FullAdder_4b/src/fullAdder_4b_main.v" 73 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1635207733072 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "i packed FullAdder_4b_TB.v(13) " "Verilog HDL Port Declaration warning at FullAdder_4b_TB.v(13): data type declaration for \"i\" declares packed dimensions but the port declaration declaration does not" {  } { { "../proj_modelsim/FullAdder_4b_TB.v" "" { Text "/home/alopez/Projects/FullAdder_4b/proj_modelsim/FullAdder_4b_TB.v" 13 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1635207733072 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "i FullAdder_4b_TB.v(12) " "HDL info at FullAdder_4b_TB.v(12): see declaration for object \"i\"" {  } { { "../proj_modelsim/FullAdder_4b_TB.v" "" { Text "/home/alopez/Projects/FullAdder_4b/proj_modelsim/FullAdder_4b_TB.v" 12 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635207733073 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "j packed FullAdder_4b_TB.v(13) " "Verilog HDL Port Declaration warning at FullAdder_4b_TB.v(13): data type declaration for \"j\" declares packed dimensions but the port declaration declaration does not" {  } { { "../proj_modelsim/FullAdder_4b_TB.v" "" { Text "/home/alopez/Projects/FullAdder_4b/proj_modelsim/FullAdder_4b_TB.v" 13 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1635207733073 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "j FullAdder_4b_TB.v(12) " "HDL info at FullAdder_4b_TB.v(12): see declaration for object \"j\"" {  } { { "../proj_modelsim/FullAdder_4b_TB.v" "" { Text "/home/alopez/Projects/FullAdder_4b/proj_modelsim/FullAdder_4b_TB.v" 12 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635207733073 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "k packed FullAdder_4b_TB.v(13) " "Verilog HDL Port Declaration warning at FullAdder_4b_TB.v(13): data type declaration for \"k\" declares packed dimensions but the port declaration declaration does not" {  } { { "../proj_modelsim/FullAdder_4b_TB.v" "" { Text "/home/alopez/Projects/FullAdder_4b/proj_modelsim/FullAdder_4b_TB.v" 13 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1635207733073 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "k FullAdder_4b_TB.v(12) " "HDL info at FullAdder_4b_TB.v(12): see declaration for object \"k\"" {  } { { "../proj_modelsim/FullAdder_4b_TB.v" "" { Text "/home/alopez/Projects/FullAdder_4b/proj_modelsim/FullAdder_4b_TB.v" 12 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635207733073 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "sum packed FullAdder_4b_TB.v(16) " "Verilog HDL Port Declaration warning at FullAdder_4b_TB.v(16): data type declaration for \"sum\" declares packed dimensions but the port declaration declaration does not" {  } { { "../proj_modelsim/FullAdder_4b_TB.v" "" { Text "/home/alopez/Projects/FullAdder_4b/proj_modelsim/FullAdder_4b_TB.v" 16 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1635207733073 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "sum FullAdder_4b_TB.v(12) " "HDL info at FullAdder_4b_TB.v(12): see declaration for object \"sum\"" {  } { { "../proj_modelsim/FullAdder_4b_TB.v" "" { Text "/home/alopez/Projects/FullAdder_4b/proj_modelsim/FullAdder_4b_TB.v" 12 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635207733073 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fullAdder_4b_main " "Elaborating entity \"fullAdder_4b_main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1635207733160 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a fullAdder_4b_main.v(20) " "Verilog HDL Always Construct warning at fullAdder_4b_main.v(20): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/fullAdder_4b_main.v" "" { Text "/home/alopez/Projects/FullAdder_4b/src/fullAdder_4b_main.v" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1635207733165 "|fullAdder_4b_main"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b fullAdder_4b_main.v(20) " "Verilog HDL Always Construct warning at fullAdder_4b_main.v(20): variable \"b\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/fullAdder_4b_main.v" "" { Text "/home/alopez/Projects/FullAdder_4b/src/fullAdder_4b_main.v" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1635207733166 "|fullAdder_4b_main"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "result fullAdder_4b_main.v(21) " "Verilog HDL Always Construct warning at fullAdder_4b_main.v(21): variable \"result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/fullAdder_4b_main.v" "" { Text "/home/alopez/Projects/FullAdder_4b/src/fullAdder_4b_main.v" 21 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1635207733166 "|fullAdder_4b_main"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "result fullAdder_4b_main.v(22) " "Verilog HDL Always Construct warning at fullAdder_4b_main.v(22): variable \"result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/fullAdder_4b_main.v" "" { Text "/home/alopez/Projects/FullAdder_4b/src/fullAdder_4b_main.v" 22 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1635207733166 "|fullAdder_4b_main"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "result fullAdder_4b_main.v(23) " "Verilog HDL Always Construct warning at fullAdder_4b_main.v(23): variable \"result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/fullAdder_4b_main.v" "" { Text "/home/alopez/Projects/FullAdder_4b/src/fullAdder_4b_main.v" 23 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1635207733167 "|fullAdder_4b_main"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "result fullAdder_4b_main.v(24) " "Verilog HDL Always Construct warning at fullAdder_4b_main.v(24): variable \"result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/fullAdder_4b_main.v" "" { Text "/home/alopez/Projects/FullAdder_4b/src/fullAdder_4b_main.v" 24 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1635207733167 "|fullAdder_4b_main"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "result fullAdder_4b_main.v(25) " "Verilog HDL Always Construct warning at fullAdder_4b_main.v(25): variable \"result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/fullAdder_4b_main.v" "" { Text "/home/alopez/Projects/FullAdder_4b/src/fullAdder_4b_main.v" 25 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1635207733167 "|fullAdder_4b_main"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "result fullAdder_4b_main.v(26) " "Verilog HDL Always Construct warning at fullAdder_4b_main.v(26): variable \"result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/fullAdder_4b_main.v" "" { Text "/home/alopez/Projects/FullAdder_4b/src/fullAdder_4b_main.v" 26 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1635207733167 "|fullAdder_4b_main"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "result fullAdder_4b_main.v(27) " "Verilog HDL Always Construct warning at fullAdder_4b_main.v(27): variable \"result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/fullAdder_4b_main.v" "" { Text "/home/alopez/Projects/FullAdder_4b/src/fullAdder_4b_main.v" 27 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1635207733167 "|fullAdder_4b_main"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "result fullAdder_4b_main.v(28) " "Verilog HDL Always Construct warning at fullAdder_4b_main.v(28): variable \"result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/fullAdder_4b_main.v" "" { Text "/home/alopez/Projects/FullAdder_4b/src/fullAdder_4b_main.v" 28 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1635207733168 "|fullAdder_4b_main"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "result fullAdder_4b_main.v(29) " "Verilog HDL Always Construct warning at fullAdder_4b_main.v(29): variable \"result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/fullAdder_4b_main.v" "" { Text "/home/alopez/Projects/FullAdder_4b/src/fullAdder_4b_main.v" 29 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1635207733168 "|fullAdder_4b_main"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "result fullAdder_4b_main.v(30) " "Verilog HDL Always Construct warning at fullAdder_4b_main.v(30): variable \"result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/fullAdder_4b_main.v" "" { Text "/home/alopez/Projects/FullAdder_4b/src/fullAdder_4b_main.v" 30 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1635207733168 "|fullAdder_4b_main"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "result fullAdder_4b_main.v(31) " "Verilog HDL Always Construct warning at fullAdder_4b_main.v(31): variable \"result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/fullAdder_4b_main.v" "" { Text "/home/alopez/Projects/FullAdder_4b/src/fullAdder_4b_main.v" 31 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1635207733168 "|fullAdder_4b_main"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "result fullAdder_4b_main.v(32) " "Verilog HDL Always Construct warning at fullAdder_4b_main.v(32): variable \"result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/fullAdder_4b_main.v" "" { Text "/home/alopez/Projects/FullAdder_4b/src/fullAdder_4b_main.v" 32 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1635207733168 "|fullAdder_4b_main"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "result fullAdder_4b_main.v(33) " "Verilog HDL Always Construct warning at fullAdder_4b_main.v(33): variable \"result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/fullAdder_4b_main.v" "" { Text "/home/alopez/Projects/FullAdder_4b/src/fullAdder_4b_main.v" 33 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1635207733168 "|fullAdder_4b_main"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "result fullAdder_4b_main.v(34) " "Verilog HDL Always Construct warning at fullAdder_4b_main.v(34): variable \"result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/fullAdder_4b_main.v" "" { Text "/home/alopez/Projects/FullAdder_4b/src/fullAdder_4b_main.v" 34 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1635207733168 "|fullAdder_4b_main"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "result fullAdder_4b_main.v(35) " "Verilog HDL Always Construct warning at fullAdder_4b_main.v(35): variable \"result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/fullAdder_4b_main.v" "" { Text "/home/alopez/Projects/FullAdder_4b/src/fullAdder_4b_main.v" 35 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1635207733168 "|fullAdder_4b_main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 fullAdder_4b_main.v(21) " "Verilog HDL assignment warning at fullAdder_4b_main.v(21): truncated value with size 32 to match size of target (5)" {  } { { "../src/fullAdder_4b_main.v" "" { Text "/home/alopez/Projects/FullAdder_4b/src/fullAdder_4b_main.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1635207733168 "|fullAdder_4b_main"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "result fullAdder_4b_main.v(40) " "Verilog HDL Always Construct warning at fullAdder_4b_main.v(40): variable \"result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/fullAdder_4b_main.v" "" { Text "/home/alopez/Projects/FullAdder_4b/src/fullAdder_4b_main.v" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1635207733168 "|fullAdder_4b_main"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sub fullAdder_4b_main.v(19) " "Verilog HDL Always Construct warning at fullAdder_4b_main.v(19): inferring latch(es) for variable \"sub\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/fullAdder_4b_main.v" "" { Text "/home/alopez/Projects/FullAdder_4b/src/fullAdder_4b_main.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1635207733168 "|fullAdder_4b_main"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "result fullAdder_4b_main.v(47) " "Verilog HDL Always Construct warning at fullAdder_4b_main.v(47): variable \"result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/fullAdder_4b_main.v" "" { Text "/home/alopez/Projects/FullAdder_4b/src/fullAdder_4b_main.v" 47 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1635207733168 "|fullAdder_4b_main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 fullAdder_4b_main.v(69) " "Verilog HDL assignment warning at fullAdder_4b_main.v(69): truncated value with size 5 to match size of target (4)" {  } { { "../src/fullAdder_4b_main.v" "" { Text "/home/alopez/Projects/FullAdder_4b/src/fullAdder_4b_main.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1635207733168 "|fullAdder_4b_main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullAdder_4b fullAdder_4b:comb_13 " "Elaborating entity \"fullAdder_4b\" for hierarchy \"fullAdder_4b:comb_13\"" {  } { { "../src/fullAdder_4b_main.v" "comb_13" { Text "/home/alopez/Projects/FullAdder_4b/src/fullAdder_4b_main.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635207733169 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "sum\[4\] fullAdder_4b.v(5) " "Output port \"sum\[4\]\" at fullAdder_4b.v(5) has no driver" {  } { { "../src/fullAdder_4b.v" "" { Text "/home/alopez/Projects/FullAdder_4b/src/fullAdder_4b.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1635207733171 "|fullAdder_4b_main|fullAdder_4b:comb_13"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullAdder fullAdder_4b:comb_13\|fullAdder:S0 " "Elaborating entity \"fullAdder\" for hierarchy \"fullAdder_4b:comb_13\|fullAdder:S0\"" {  } { { "../src/fullAdder_4b.v" "S0" { Text "/home/alopez/Projects/FullAdder_4b/src/fullAdder_4b.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635207733173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD_7seg BCD_7seg:comb_177 " "Elaborating entity \"BCD_7seg\" for hierarchy \"BCD_7seg:comb_177\"" {  } { { "../src/fullAdder_4b_main.v" "comb_177" { Text "/home/alopez/Projects/FullAdder_4b/src/fullAdder_4b_main.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635207733176 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1635207733732 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "../src/fullAdder_4b_main.v" "" { Text "/home/alopez/Projects/FullAdder_4b/src/fullAdder_4b_main.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635207734097 "|fullAdder_4b_main|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "../src/fullAdder_4b_main.v" "" { Text "/home/alopez/Projects/FullAdder_4b/src/fullAdder_4b_main.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635207734097 "|fullAdder_4b_main|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] VCC " "Pin \"HEX2\[1\]\" is stuck at VCC" {  } { { "../src/fullAdder_4b_main.v" "" { Text "/home/alopez/Projects/FullAdder_4b/src/fullAdder_4b_main.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635207734097 "|fullAdder_4b_main|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] VCC " "Pin \"HEX2\[2\]\" is stuck at VCC" {  } { { "../src/fullAdder_4b_main.v" "" { Text "/home/alopez/Projects/FullAdder_4b/src/fullAdder_4b_main.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635207734097 "|fullAdder_4b_main|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] VCC " "Pin \"HEX2\[3\]\" is stuck at VCC" {  } { { "../src/fullAdder_4b_main.v" "" { Text "/home/alopez/Projects/FullAdder_4b/src/fullAdder_4b_main.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635207734097 "|fullAdder_4b_main|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] VCC " "Pin \"HEX2\[4\]\" is stuck at VCC" {  } { { "../src/fullAdder_4b_main.v" "" { Text "/home/alopez/Projects/FullAdder_4b/src/fullAdder_4b_main.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635207734097 "|fullAdder_4b_main|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] VCC " "Pin \"HEX2\[5\]\" is stuck at VCC" {  } { { "../src/fullAdder_4b_main.v" "" { Text "/home/alopez/Projects/FullAdder_4b/src/fullAdder_4b_main.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1635207734097 "|fullAdder_4b_main|HEX2[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1635207734097 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1635207734260 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE10_LITE_Golden_Top 24 " "Ignored 24 assignments for entity \"DE10_LITE_Golden_Top\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635207735412 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635207735412 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635207735412 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635207735412 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635207735412 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635207735412 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635207735412 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635207735412 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635207735412 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635207735412 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635207735412 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635207735412 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635207735412 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635207735412 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635207735412 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635207735412 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635207735412 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635207735412 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635207735412 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635207735412 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635207735412 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635207735412 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635207735412 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1635207735412 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1635207735412 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1635207735497 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635207735497 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "139 " "Implemented 139 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1635207735563 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1635207735563 ""} { "Info" "ICUT_CUT_TM_LCELLS" "108 " "Implemented 108 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1635207735563 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1635207735563 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 66 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 66 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "375 " "Peak virtual memory: 375 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1635207735575 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 25 19:22:15 2021 " "Processing ended: Mon Oct 25 19:22:15 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1635207735575 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1635207735575 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1635207735575 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1635207735575 ""}
