# Reading pref.tcl
do run.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:50:39 on Mar 26,2025
# vlog -reportprogress 300 dec_other.v 
# ** Error: (vlog-7) Failed to open design unit file "dec_other.v" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 15:50:39 on Mar 26,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./run.do line 2
# C:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog dec_other.v"
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:51:04 on Mar 26,2025
# vlog -reportprogress 300 hex_other.v 
# -- Compiling module radix
# 
# Top level modules:
# 	radix
# End time: 15:51:04 on Mar 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim radix 
# Start time: 15:51:04 on Mar 26,2025
# Loading work.radix
# Octal a=73124
#  Hexadecimal a=7654
#  Decimal a=30292
#  Binary a=0111011001010100
# 
quit -sim
# End time: 15:55:18 on Mar 26,2025, Elapsed time: 0:04:14
# Errors: 0, Warnings: 0
cd {D:\VLSI GURU\Assignment 2\4 Radix Conversions\c}
do run.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:55:27 on Mar 26,2025
# vlog -reportprogress 300 oct_other.v 
# -- Compiling module radix
# ** Warning: oct_other.v(5): (vlog-2643) Unterminated string literal continues onto next line.
# ** Error: oct_other.v(8): Unterminated string literal started on line 5.
# ** Error: (vlog-13069) oct_other.v(8): near "EOF": syntax error, unexpected end of source code, expecting ')' or ','.
# End time: 15:55:27 on Mar 26,2025, Elapsed time: 0:00:00
# Errors: 2, Warnings: 1
# ** Error: C:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./run.do line 2
# C:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog oct_other.v"
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:57:02 on Mar 26,2025
# vlog -reportprogress 300 oct_other.v 
# -- Compiling module radix
# ** Warning: oct_other.v(5): (vlog-2643) Unterminated string literal continues onto next line.
# ** Error: oct_other.v(8): Unterminated string literal started on line 5.
# ** Error: (vlog-13069) oct_other.v(8): near "EOF": syntax error, unexpected end of source code, expecting ')' or ','.
# End time: 15:57:03 on Mar 26,2025, Elapsed time: 0:00:01
# Errors: 2, Warnings: 1
# ** Error: C:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./run.do line 2
# C:/intelFPGA/20.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog oct_other.v"
