
ubuntu-preinstalled/sg_write_long:     file format elf32-littlearm


Disassembly of section .init:

00000844 <.init>:
 844:	push	{r3, lr}
 848:	bl	fe8 <__snprintf_chk@plt+0x640>
 84c:	pop	{r3, pc}

Disassembly of section .plt:

00000850 <sg_set_binary_mode@plt-0x14>:
 850:	push	{lr}		; (str lr, [sp, #-4]!)
 854:	ldr	lr, [pc, #4]	; 860 <sg_set_binary_mode@plt-0x4>
 858:	add	lr, pc, lr
 85c:	ldr	pc, [lr, #8]!
 860:	strdeq	r1, [r1], -ip

00000864 <sg_set_binary_mode@plt>:
 864:	add	ip, pc, #0, 12
 868:	add	ip, ip, #69632	; 0x11000
 86c:	ldr	pc, [ip, #1788]!	; 0x6fc

00000870 <strcmp@plt>:
 870:	add	ip, pc, #0, 12
 874:	add	ip, ip, #69632	; 0x11000
 878:	ldr	pc, [ip, #1780]!	; 0x6f4

0000087c <__cxa_finalize@plt>:
 87c:	add	ip, pc, #0, 12
 880:	add	ip, ip, #69632	; 0x11000
 884:	ldr	pc, [ip, #1772]!	; 0x6ec

00000888 <read@plt>:
 888:	add	ip, pc, #0, 12
 88c:	add	ip, ip, #69632	; 0x11000
 890:	ldr	pc, [ip, #1764]!	; 0x6e4

00000894 <free@plt>:
 894:	add	ip, pc, #0, 12
 898:	add	ip, ip, #69632	; 0x11000
 89c:	ldr	pc, [ip, #1756]!	; 0x6dc

000008a0 <sg_cmds_close_device@plt>:
 8a0:	add	ip, pc, #0, 12
 8a4:	add	ip, ip, #69632	; 0x11000
 8a8:	ldr	pc, [ip, #1748]!	; 0x6d4

000008ac <__stack_chk_fail@plt>:
 8ac:	add	ip, pc, #0, 12
 8b0:	add	ip, ip, #69632	; 0x11000
 8b4:	ldr	pc, [ip, #1740]!	; 0x6cc

000008b8 <pr2serr@plt>:
 8b8:	add	ip, pc, #0, 12
 8bc:	add	ip, ip, #69632	; 0x11000
 8c0:	ldr	pc, [ip, #1732]!	; 0x6c4

000008c4 <perror@plt>:
 8c4:	add	ip, pc, #0, 12
 8c8:	add	ip, ip, #69632	; 0x11000
 8cc:	ldr	pc, [ip, #1724]!	; 0x6bc

000008d0 <open64@plt>:
 8d0:	add	ip, pc, #0, 12
 8d4:	add	ip, ip, #69632	; 0x11000
 8d8:	ldr	pc, [ip, #1716]!	; 0x6b4

000008dc <__libc_start_main@plt>:
 8dc:	add	ip, pc, #0, 12
 8e0:	add	ip, ip, #69632	; 0x11000
 8e4:	ldr	pc, [ip, #1708]!	; 0x6ac

000008e8 <__gmon_start__@plt>:
 8e8:	add	ip, pc, #0, 12
 8ec:	add	ip, ip, #69632	; 0x11000
 8f0:	ldr	pc, [ip, #1700]!	; 0x6a4

000008f4 <getopt_long@plt>:
 8f4:	add	ip, pc, #0, 12
 8f8:	add	ip, ip, #69632	; 0x11000
 8fc:	ldr	pc, [ip, #1692]!	; 0x69c

00000900 <sg_ll_write_long16@plt>:
 900:	add	ip, pc, #0, 12
 904:	add	ip, ip, #69632	; 0x11000
 908:	ldr	pc, [ip, #1684]!	; 0x694

0000090c <sg_ll_write_long10@plt>:
 90c:	add	ip, pc, #0, 12
 910:	add	ip, ip, #69632	; 0x11000
 914:	ldr	pc, [ip, #1676]!	; 0x68c

00000918 <sg_if_can2stderr@plt>:
 918:	add	ip, pc, #0, 12
 91c:	add	ip, ip, #69632	; 0x11000
 920:	ldr	pc, [ip, #1668]!	; 0x684

00000924 <memset@plt>:
 924:	add	ip, pc, #0, 12
 928:	add	ip, ip, #69632	; 0x11000
 92c:	ldr	pc, [ip, #1660]!	; 0x67c

00000930 <strncpy@plt>:
 930:	add	ip, pc, #0, 12
 934:	add	ip, ip, #69632	; 0x11000
 938:	ldr	pc, [ip, #1652]!	; 0x674

0000093c <sg_get_llnum@plt>:
 93c:	add	ip, pc, #0, 12
 940:	add	ip, ip, #69632	; 0x11000
 944:	ldr	pc, [ip, #1644]!	; 0x66c

00000948 <sg_convert_errno@plt>:
 948:	add	ip, pc, #0, 12
 94c:	add	ip, ip, #69632	; 0x11000
 950:	ldr	pc, [ip, #1636]!	; 0x664

00000954 <safe_strerror@plt>:
 954:	add	ip, pc, #0, 12
 958:	add	ip, ip, #69632	; 0x11000
 95c:	ldr	pc, [ip, #1628]!	; 0x65c

00000960 <sg_get_category_sense_str@plt>:
 960:	add	ip, pc, #0, 12
 964:	add	ip, ip, #69632	; 0x11000
 968:	ldr	pc, [ip, #1620]!	; 0x654

0000096c <sg_get_num@plt>:
 96c:	add	ip, pc, #0, 12
 970:	add	ip, ip, #69632	; 0x11000
 974:	ldr	pc, [ip, #1612]!	; 0x64c

00000978 <sg_cmds_open_device@plt>:
 978:	add	ip, pc, #0, 12
 97c:	add	ip, ip, #69632	; 0x11000
 980:	ldr	pc, [ip, #1604]!	; 0x644

00000984 <sg_memalign@plt>:
 984:	add	ip, pc, #0, 12
 988:	add	ip, ip, #69632	; 0x11000
 98c:	ldr	pc, [ip, #1596]!	; 0x63c

00000990 <abort@plt>:
 990:	add	ip, pc, #0, 12
 994:	add	ip, ip, #69632	; 0x11000
 998:	ldr	pc, [ip, #1588]!	; 0x634

0000099c <close@plt>:
 99c:	add	ip, pc, #0, 12
 9a0:	add	ip, ip, #69632	; 0x11000
 9a4:	ldr	pc, [ip, #1580]!	; 0x62c

000009a8 <__snprintf_chk@plt>:
 9a8:	add	ip, pc, #0, 12
 9ac:	add	ip, ip, #69632	; 0x11000
 9b0:	ldr	pc, [ip, #1572]!	; 0x624

Disassembly of section .text:

000009b4 <.text>:
     9b4:	svcmi	0x00f0e92d
     9b8:	cfstr64vc	mvdx15, [sp, #-692]!	; 0xfffffd4c
     9bc:			; <UNDEFINED> instruction: 0xf8dfab2b
     9c0:	movwls	ip, #50484	; 0xc534
     9c4:	ldrmi	r4, [r8], -r6, lsl #12
     9c8:	strcc	pc, [ip, #-2271]!	; 0xfffff721
     9cc:	strcs	r4, [r0], #-1276	; 0xfffffb04
     9d0:	ldrls	sl, [r3, #-3349]	; 0xfffff2eb
     9d4:	andcc	pc, r3, ip, asr r8	; <UNPREDICTABLE>
     9d8:	addvc	pc, r0, #1325400064	; 0x4f000000
     9dc:	strtmi	r4, [r1], -pc, lsl #12
     9e0:	mvnls	r6, #1769472	; 0x1b0000
     9e4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
     9e8:	ldrge	pc, [r0, #-2271]	; 0xfffff721
     9ec:			; <UNDEFINED> instruction: 0xf7ff9415
     9f0:			; <UNDEFINED> instruction: 0xf44fef9a
     9f4:			; <UNDEFINED> instruction: 0xf8df7202
     9f8:	andls	r3, lr, #8, 10	; 0x2000000
     9fc:			; <UNDEFINED> instruction: 0xf8df44fa
     a00:	ldrbtmi	r2, [fp], #-1284	; 0xfffffafc
     a04:	ldrls	sl, [r2], #-3350	; 0xfffff2ea
     a08:	strls	r4, [fp], #-1146	; 0xfffffb86
     a0c:	strtmi	r9, [r1], sp, lsl #8
     a10:	strmi	lr, [pc], #-2509	; a18 <__snprintf_chk@plt+0x70>
     a14:	ldrls	r4, [r1], #-1699	; 0xfffff95d
     a18:	andls	r4, sl, #160, 12	; 0xa000000
     a1c:	ldrbmi	r9, [r2], -r0, lsl #10
     a20:			; <UNDEFINED> instruction: 0x46304639
     a24:	andhi	pc, r0, r5, asr #17
     a28:			; <UNDEFINED> instruction: 0xf7ff9308
     a2c:	mcrrne	15, 6, lr, r3, cr4
     a30:	addshi	pc, r3, r0
     a34:	eorseq	pc, pc, #160, 2	; 0x28
     a38:	bcs	e67660 <__snprintf_chk@plt+0xe66cb8>
     a3c:	addhi	pc, r2, r0, lsl #4
     a40:			; <UNDEFINED> instruction: 0xf002e8df
     a44:	addhi	r8, r0, sp, rrx
     a48:	addhi	r8, r0, r0, lsl #1
     a4c:	addhi	r8, r0, r0, lsl #1
     a50:	addhi	r8, r0, r0, lsl #1
     a54:	addhi	r8, r0, r0, lsl #1
     a58:	bvs	fe020ae0 <__snprintf_chk@plt+0xfe020138>
     a5c:	addhi	r8, r0, r0, lsl #1
     a60:	addhi	r8, r0, r0, lsl #1
     a64:	addhi	r8, r0, r0, lsl #1
     a68:	addhi	r8, r0, r7, rrx
     a6c:	subshi	r6, r8, r0, lsl #27
     a70:	addhi	r4, r0, r0, lsl #1
     a74:	addhi	r1, r0, r0, lsl #27
     a78:	bcc	fe020c80 <__snprintf_chk@plt+0xfe0202d8>
     a7c:			; <UNDEFINED> instruction: 0xf04f2337
     a80:	strb	r0, [fp, r1, lsl #18]
     a84:	bleq	7cbc8 <__snprintf_chk@plt+0x7c220>
     a88:	movwls	lr, #34760	; 0x87c8
     a8c:	ldrbtcs	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
     a90:	ldmpl	sl, {r1, r3, r8, r9, fp, ip, pc}
     a94:			; <UNDEFINED> instruction: 0xf7ff6810
     a98:	strmi	lr, [r3], -sl, ror #30
     a9c:	andls	r3, lr, r1, lsl #6
     aa0:			; <UNDEFINED> instruction: 0xd1bb9b08
     aa4:	strbteq	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
     aa8:	ldrbtmi	r2, [r8], #-1025	; 0xfffffbff
     aac:	svc	0x0004f7ff
     ab0:	andcs	lr, r1, #58	; 0x3a
     ab4:	ldr	r9, [r1, sp, lsl #4]!
     ab8:	andcc	r9, r1, #45056	; 0xb000
     abc:	andcs	r9, r1, #-1342177280	; 0xb0000000
     ac0:			; <UNDEFINED> instruction: 0xe7ab9210
     ac4:			; <UNDEFINED> instruction: 0xf8df9312
     ac8:	blls	289bd0 <__snprintf_chk@plt+0x289228>
     acc:	ldmdavs	r0, {r1, r3, r4, r7, fp, ip, lr}
     ad0:	svc	0x0034f7ff
     ad4:	smlabteq	r8, sp, r9, lr
     ad8:	strcc	lr, [r8], #-2525	; 0xfffff623
     adc:	svclt	0x00083401
     ae0:	svccc	0x00fff1b3
     ae4:			; <UNDEFINED> instruction: 0xf0009b12
     ae8:	ldmib	sp, {r0, r4, r6, r8, pc}^
     aec:	strmi	r1, [ip], -r8, lsl #4
     af0:			; <UNDEFINED> instruction: 0xe7939212
     af4:	rscscs	r9, pc, #8, 6	; 0x20000000
     af8:			; <UNDEFINED> instruction: 0xf8df9b0a
     afc:	stmdals	ip, {r2, r3, sl, ip}
     b00:	stmdavs	r9, {r0, r3, r4, r6, fp, ip, lr}
     b04:	svc	0x0014f7ff
     b08:			; <UNDEFINED> instruction: 0xf8839b0c
     b0c:	blls	220f10 <__snprintf_chk@plt+0x220568>
     b10:	andcs	lr, r1, #132, 14	; 0x2100000
     b14:	usada8	r1, r1, r2, r9
     b18:	andls	r2, pc, #268435456	; 0x10000000
     b1c:	ldmmi	ip!, {r1, r2, r3, r4, r5, r6, r8, r9, sl, sp, lr, pc}^
     b20:	ldrbtmi	r2, [r8], #-1024	; 0xfffffc00
     b24:	mcr	7, 6, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
     b28:	blmi	ffcd3718 <__snprintf_chk@plt+0xffcd2d70>
     b2c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
     b30:	blls	ffadaba0 <__snprintf_chk@plt+0xffada1f8>
     b34:			; <UNDEFINED> instruction: 0xf040405a
     b38:			; <UNDEFINED> instruction: 0x4620819b
     b3c:	cfstr64vc	mvdx15, [sp, #-52]!	; 0xffffffcc
     b40:	svchi	0x00f0e8bd
     b44:	ldmmi	r4!, {r0, r9, sl, lr}^
     b48:	ldrbtmi	r2, [r8], #-1025	; 0xfffffbff
     b4c:	mrc	7, 5, APSR_nzcv, cr4, cr15, {7}
     b50:	ldrbtmi	r4, [r8], #-2290	; 0xfffff70e
     b54:	mrc	7, 5, APSR_nzcv, cr0, cr15, {7}
     b58:	bls	2baaf8 <__snprintf_chk@plt+0x2ba150>
     b5c:			; <UNDEFINED> instruction: 0xf8524bf0
     b60:			; <UNDEFINED> instruction: 0xf8daa003
     b64:	adcsmi	r2, r2, #0
     b68:			; <UNDEFINED> instruction: 0xf04fdb37
     b6c:	blls	402b74 <__snprintf_chk@plt+0x4021cc>
     b70:			; <UNDEFINED> instruction: 0xf0002b00
     b74:	blls	3e0e34 <__snprintf_chk@plt+0x3e048c>
     b78:	cmple	r9, r0, lsl #22
     b7c:	svceq	0x0000f1b8
     b80:	msrhi	CPSR_, r0
     b84:	blcs	277c0 <__snprintf_chk@plt+0x26e18>
     b88:	blls	3b50c8 <__snprintf_chk@plt+0x3b4720>
     b8c:	svcpl	0x0070f5b3
     b90:	smlabbhi	fp, r0, r2, pc	; <UNPREDICTABLE>
     b94:	strbmi	r9, [r0], -fp, lsl #20
     b98:			; <UNDEFINED> instruction: 0xf7ff990d
     b9c:	cdpne	14, 0, cr14, cr6, cr14, {7}
     ba0:	adcshi	pc, r0, r0, lsl #5
     ba4:	rsbsmi	r9, r6, #11264	; 0x2c00
     ba8:	blcs	12470 <__snprintf_chk@plt+0x11ac8>
     bac:	msrhi	CPSR_fx, r0, asr #32
     bb0:	mcr	7, 6, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
     bb4:	ldmdavs	fp, {r0, r1, r4, r8, r9, fp, ip, pc}
     bb8:	tstlt	r3, r4, lsl #12
     bbc:			; <UNDEFINED> instruction: 0xf7ff4618
     bc0:	ldmmi	r8, {r1, r3, r5, r6, r9, sl, fp, sp, lr, pc}^
     bc4:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
     bc8:	mcr	7, 5, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
     bcc:			; <UNDEFINED> instruction: 0xf0002800
     bd0:	stfcsd	f0, [r0], {3}
     bd4:	strbtcs	fp, [r3], #-4024	; 0xfffff048
     bd8:	mrrcne	7, 10, lr, r3, cr6
     bdc:	eorhi	pc, r2, r7, asr r8	; <UNPREDICTABLE>
     be0:			; <UNDEFINED> instruction: 0xf8ca42b3
     be4:	ble	ff08cbec <__snprintf_chk@plt+0xff08c244>
     be8:	ldrbtmi	r4, [ip], #-3279	; 0xfffff331
     bec:	eorne	pc, r3, r7, asr r8	; <UNPREDICTABLE>
     bf0:			; <UNDEFINED> instruction: 0xf7ff4620
     bf4:			; <UNDEFINED> instruction: 0xf8daee62
     bf8:	movwcc	r3, #4096	; 0x1000
     bfc:	andcc	pc, r0, sl, asr #17
     c00:	blle	ffcd16d4 <__snprintf_chk@plt+0xffcd0d2c>
     c04:	strcs	r4, [r1], #-2249	; 0xfffff737
     c08:			; <UNDEFINED> instruction: 0xf7ff4478
     c0c:			; <UNDEFINED> instruction: 0xe78bee56
     c10:	ldrbtmi	r4, [r8], #-2247	; 0xfffff739
     c14:	mrc	7, 2, APSR_nzcv, cr0, cr15, {7}
     c18:	strcs	r4, [r0], #-2502	; 0xfffff63a
     c1c:	ldrbtmi	r4, [r9], #-2246	; 0xfffff73a
     c20:			; <UNDEFINED> instruction: 0xf7ff4478
     c24:	ldrb	lr, [pc, -sl, asr #28]!
     c28:	tstcs	r0, fp, lsl #20
     c2c:			; <UNDEFINED> instruction: 0xf7ff4640
     c30:	cdpne	14, 0, cr14, cr6, cr4, {5}
     c34:	blls	337b14 <__snprintf_chk@plt+0x33716c>
     c38:	stmdacs	r0, {r3, r4, fp, ip, sp, lr}
     c3c:	adchi	pc, ip, r0, asr #32
     c40:	andls	r4, lr, r2, lsl #13
     c44:	blcs	27878 <__snprintf_chk@plt+0x26ed0>
     c48:			; <UNDEFINED> instruction: 0xf1bbd130
     c4c:	suble	r0, r5, r0, lsl #30
     c50:	strcs	r9, [r1, -fp, lsl #22]
     c54:	ldrdcs	lr, [sp, -sp]
     c58:	strls	r4, [r0], #-1584	; 0xfffff9d0
     c5c:	movwls	r9, #27666	; 0x6c12
     c60:	tstls	r3, fp, asr #12
     c64:	strls	r9, [r5, -r1, lsl #8]
     c68:	strls	r9, [r4, #-2321]	; 0xfffff6ef
     c6c:	andge	pc, r8, sp, asr #17
     c70:	mcr	7, 2, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
     c74:	ldrbtmi	r4, [pc], #-4017	; c7c <__snprintf_chk@plt+0x2d4>
     c78:	cmplt	r4, r4, lsl #12
     c7c:	cmnle	r7, r1, lsl ip
     c80:	stmiami	pc!, {r0, r3, r5, fp, sp, lr}	; <UNPREDICTABLE>
     c84:	ldrbtmi	r9, [r8], #-2830	; 0xfffff4f2
     c88:			; <UNDEFINED> instruction: 0xf7ff1a59
     c8c:	blls	4fc4ec <__snprintf_chk@plt+0x4fbb44>
     c90:	tstlt	r8, r8, lsl r8
     c94:	ldcl	7, cr15, [lr, #1020]!	; 0x3fc
     c98:			; <UNDEFINED> instruction: 0xf7ff4630
     c9c:	stmdacs	r0, {r1, r9, sl, fp, sp, lr, pc}
     ca0:	addshi	pc, pc, r0, asr #5
     ca4:	blcs	278d8 <__snprintf_chk@plt+0x26f30>
     ca8:			; <UNDEFINED> instruction: 0xe78ad193
     cac:			; <UNDEFINED> instruction: 0x46419811
     cb0:			; <UNDEFINED> instruction: 0xf8cd9b0d
     cb4:	andls	r9, r4, r8, lsl r0
     cb8:	movwls	r9, #22546	; 0x5812
     cbc:	andls	r9, r3, lr, lsl #22
     cc0:	andmi	lr, r0, sp, asr #19
     cc4:			; <UNDEFINED> instruction: 0x461a489f
     cc8:	ldrbtmi	r9, [r8], #-1026	; 0xfffffbfe
     ccc:	ldcl	7, cr15, [r4, #1020]!	; 0x3fc
     cd0:	blls	3fabc4 <__snprintf_chk@plt+0x3fa21c>
     cd4:			; <UNDEFINED> instruction: 0xf43f2b00
     cd8:			; <UNDEFINED> instruction: 0xe79daf51
     cdc:	strcs	r9, [r1, -fp, lsl #22]
     ce0:	ldrdcs	lr, [sp, -sp]
     ce4:	strls	r4, [r0], #-1584	; 0xfffff9d0
     ce8:	strbmi	r9, [fp], -r5, lsl #6
     cec:	strls	r9, [r4, -r2, lsl #2]
     cf0:	strls	r9, [r3, #-2321]	; 0xfffff6ef
     cf4:	andge	pc, r4, sp, asr #17
     cf8:	mcr	7, 0, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
     cfc:	ldrbtmi	r4, [pc], #-3986	; d04 <__snprintf_chk@plt+0x35c>
     d00:	ldr	r4, [sl, r4, lsl #12]!
     d04:			; <UNDEFINED> instruction: 0xf44f9b0d
     d08:	bls	4d4ed0 <__snprintf_chk@plt+0x4d4528>
     d0c:			; <UNDEFINED> instruction: 0xf7ff4619
     d10:			; <UNDEFINED> instruction: 0x4682ee3a
     d14:			; <UNDEFINED> instruction: 0xf0002800
     d18:	vst4.32	{d24-d27}, [pc :128], r2
     d1c:	mvnscs	r5, r0, ror r2
     d20:	mcr	7, 0, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
     d24:	stmdavc	r3, {r2, r3, fp, ip, pc}
     d28:	addle	r2, fp, r0, lsl #22
     d2c:	ldrbtmi	r4, [r9], #-2439	; 0xfffff679
     d30:	ldc	7, cr15, [lr, #1020]	; 0x3fc
     d34:	cmnle	sl, r0, lsl #16
     d38:	ldc	7, cr15, [r4, #1020]	; 0x3fc
     d3c:	vmlal.s8	q9, d0, d0
     d40:	bls	3a0ff4 <__snprintf_chk@plt+0x3a064c>
     d44:	andcs	r4, r0, r1, asr r6
     d48:	ldc	7, cr15, [lr, #1020]	; 0x3fc
     d4c:	vmull.p8	<illegal reg q8.5>, d0, d3
     d50:	bls	3a0f9c <__snprintf_chk@plt+0x3a05f4>
     d54:			; <UNDEFINED> instruction: 0xf77f429a
     d58:	ldmdami	sp!, {r0, r2, r4, r5, r6, r8, r9, sl, fp, sp, pc}^
     d5c:	stmdbls	lr, {r2, r3, r9, fp, ip, pc}
     d60:			; <UNDEFINED> instruction: 0xf7ff4478
     d64:	ldmdami	fp!, {r1, r3, r5, r7, r8, sl, fp, sp, lr, pc}^
     d68:			; <UNDEFINED> instruction: 0xf7ff4478
     d6c:	strb	lr, [r9, -r6, lsr #27]!
     d70:	blls	2eb5d4 <__snprintf_chk@plt+0x2eac2c>
     d74:			; <UNDEFINED> instruction: 0x46202150
     d78:			; <UNDEFINED> instruction: 0xf7ff9208
     d7c:	ldmdami	r6!, {r1, r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}^
     d80:	bls	21266c <__snprintf_chk@plt+0x211cc4>
     d84:			; <UNDEFINED> instruction: 0xf7ff4478
     d88:			; <UNDEFINED> instruction: 0xe780ed98
     d8c:	strcs	r4, [r1], #-2163	; 0xfffff78d
     d90:			; <UNDEFINED> instruction: 0xf7ff4478
     d94:			; <UNDEFINED> instruction: 0xe6c7ed92
     d98:	movwcs	r4, #2161	; 0x871
     d9c:	movwls	r4, #58911	; 0xe61f
     da0:	sxtahmi	r4, sl, r8, ror #8
     da4:	stc	7, cr15, [r8, #1020]	; 0x3fc
     da8:	stmdami	lr!, {r2, r3, r6, r8, r9, sl, sp, lr, pc}^
     dac:	vst1.8	{d20-d22}, [pc :64], r9
     db0:	strcs	r5, [r1], #-624	; 0xfffffd90
     db4:			; <UNDEFINED> instruction: 0xf7ff4478
     db8:	stmdami	fp!, {r7, r8, sl, fp, sp, lr, pc}^
     dbc:			; <UNDEFINED> instruction: 0xf7ff4478
     dc0:			; <UNDEFINED> instruction: 0xe6b1ed7c
     dc4:	strcs	r4, [r1], #-2153	; 0xfffff797
     dc8:			; <UNDEFINED> instruction: 0xf7ff4478
     dcc:	stmdami	r8!, {r1, r2, r4, r5, r6, r8, sl, fp, sp, lr, pc}^
     dd0:			; <UNDEFINED> instruction: 0xf7ff4478
     dd4:			; <UNDEFINED> instruction: 0xe6a7ed72
     dd8:	ldrbtmi	r4, [r8], #-2150	; 0xfffff79a
     ddc:	stcl	7, cr15, [ip, #-1020]!	; 0xfffffc04
     de0:	submi	lr, r5, #258998272	; 0xf700000
     de4:			; <UNDEFINED> instruction: 0xf7ff4628
     de8:			; <UNDEFINED> instruction: 0x4601edb6
     dec:	ldrbtmi	r4, [r8], #-2146	; 0xfffff79e
     df0:	stcl	7, cr15, [r2, #-1020]!	; 0xfffffc04
     df4:			; <UNDEFINED> instruction: 0xf47f2c00
     df8:	qsaxmi	sl, r8, r5
     dfc:	stc	7, cr15, [r4, #1020]!	; 0x3fc
     e00:	strb	r4, [pc, -r4, lsl #12]
     e04:	stc	7, cr15, [r6, #1020]!	; 0x3fc
     e08:	strmi	r4, [r2], -r1, asr #12
     e0c:	ldrbtmi	r4, [r8], #-2139	; 0xfffff7a5
     e10:	ldcl	7, cr15, [r2, #-1020]	; 0xfffffc04
     e14:			; <UNDEFINED> instruction: 0xf7ff4630
     e18:	blls	4fc480 <__snprintf_chk@plt+0x4fbad8>
     e1c:			; <UNDEFINED> instruction: 0x4604681b
     e20:			; <UNDEFINED> instruction: 0xf43f2b00
     e24:			; <UNDEFINED> instruction: 0x4618aed6
     e28:	ldc	7, cr15, [r4, #-1020]!	; 0xfffffc04
     e2c:	ldmib	sp, {r0, r4, r6, r7, r9, sl, sp, lr, pc}^
     e30:			; <UNDEFINED> instruction: 0xf7ff010c
     e34:	cdpne	13, 0, cr14, cr7, cr14, {2}
     e38:			; <UNDEFINED> instruction: 0xf7ffdb38
     e3c:	stmdacs	r0, {r2, r4, r8, sl, fp, sp, lr, pc}
     e40:	bls	3b7b04 <__snprintf_chk@plt+0x3b715c>
     e44:			; <UNDEFINED> instruction: 0x46384651
     e48:	ldc	7, cr15, [lr, #-1020]	; 0xfffffc04
     e4c:	blle	ec8660 <__snprintf_chk@plt+0xec7cb8>
     e50:	addsmi	r9, sl, #57344	; 0xe000
     e54:	ldrtmi	sp, [r8], -sp, lsr #24
     e58:	stc	7, cr15, [r0, #1020]!	; 0x3fc
     e5c:	stmdami	r8, {r1, r4, r5, r6, r7, r9, sl, sp, lr, pc}^
     e60:			; <UNDEFINED> instruction: 0xf7ff4478
     e64:	andcs	lr, ip, sl, lsr #26
     e68:	stcl	7, cr15, [lr, #-1020]!	; 0xfffffc04
     e6c:	str	r4, [lr, -r4, lsl #12]
     e70:	ldc	7, cr15, [ip, #-1020]	; 0xfffffc04
     e74:	ldrbtmi	r4, [sl], #-2627	; 0xfffff5bd
     e78:			; <UNDEFINED> instruction: 0xac6b990c
     e7c:	movwvc	pc, #1103	; 0x44f	; <UNPREDICTABLE>
     e80:	strtmi	r9, [r0], -r0, lsl #4
     e84:	tstls	r1, r1, lsl #4
     e88:			; <UNDEFINED> instruction: 0xf7ff4619
     e8c:	strtmi	lr, [r0], -lr, lsl #27
     e90:	ldc	7, cr15, [r8, #-1020]	; 0xfffffc04
     e94:	ldrbt	r2, [sl], r1, lsl #8
     e98:	ldrbtmi	r4, [r8], #-2107	; 0xfffff7c5
     e9c:	ldc	7, cr15, [r2, #-1020]	; 0xfffffc04
     ea0:	ldmdami	sl!, {r0, r1, r2, r3, r6, r8, r9, sl, sp, lr, pc}
     ea4:			; <UNDEFINED> instruction: 0xf7ff4478
     ea8:	strb	lr, [sl, lr, lsl #26]
     eac:	ldrbtmi	r4, [sl], #-2616	; 0xfffff5c8
     eb0:	ldmdami	r8!, {r1, r5, r6, r7, r8, r9, sl, sp, lr, pc}
     eb4:	stmdbls	lr, {r2, r3, r9, fp, ip, pc}
     eb8:			; <UNDEFINED> instruction: 0xf7ff4478
     ebc:	ldmdami	r6!, {r1, r2, r3, r4, r5, r6, r7, sl, fp, sp, lr, pc}
     ec0:			; <UNDEFINED> instruction: 0xf7ff4478
     ec4:			; <UNDEFINED> instruction: 0xe7c6ecfa
     ec8:			; <UNDEFINED> instruction: 0xac6b990c
     ecc:	vst1.8	{d20-d21}, [pc :256], r3
     ed0:	strtmi	r7, [r0], -r0, lsl #6
     ed4:	tstls	r1, sl, ror r4
     ed8:	ldrmi	r9, [r9], -r0, lsl #4
     edc:			; <UNDEFINED> instruction: 0xf7ff2201
     ee0:	strtmi	lr, [r0], -r4, ror #26
     ee4:	stcl	7, cr15, [lr], #1020	; 0x3fc
     ee8:			; <UNDEFINED> instruction: 0xf7ff4638
     eec:	strcs	lr, [r1], #-3416	; 0xfffff2a8
     ef0:	svclt	0x0000e6cd
     ef4:	andeq	r1, r1, ip, lsl #11
     ef8:	andeq	r0, r0, r8, lsl #1
     efc:	andeq	r0, r0, r8, lsl #14
     f00:	andeq	r1, r1, r2, lsl #12
     f04:	andeq	r1, r1, r0, asr r5
     f08:	andeq	r0, r0, r0, lsr #1
     f0c:	andeq	r0, r0, lr, lsr #21
     f10:	strdeq	r0, [r0], -r2
     f14:	andeq	r1, r1, ip, lsr #8
     f18:	andeq	r0, r0, lr, lsr #20
     f1c:	andeq	r0, r0, r2, asr #11
     f20:	andeq	r0, r0, ip, lsl #1
     f24:	andeq	r0, r0, r6, ror #24
     f28:			; <UNDEFINED> instruction: 0x000009b2
     f2c:	andeq	r0, r0, ip, lsl #10
     f30:	andeq	r0, r0, sl, lsr #19
     f34:	ldrdeq	r0, [r0], -r2
     f38:	andeq	r0, r0, r0, ror #19
     f3c:	andeq	r0, r0, r6, lsl #9
     f40:	andeq	r0, r0, r2, asr #22
     f44:	andeq	r0, r0, lr, ror sl
     f48:	andeq	r0, r0, r2, lsl #8
     f4c:	andeq	r0, r0, sl, lsr #19
     f50:	andeq	r0, r0, ip, lsr #22
     f54:	andeq	r0, r0, r4, asr fp
     f58:	andeq	r0, r0, r8, ror sl
     f5c:	andeq	r0, r0, ip, lsr #15
     f60:	andeq	r0, r0, r0, ror #17
     f64:	andeq	r0, r0, r0, lsl #17
     f68:	andeq	r0, r0, r8, asr r3
     f6c:	andeq	r0, r0, r4, asr r8
     f70:	andeq	r0, r0, r4, asr #6
     f74:	andeq	r0, r0, sl, ror #20
     f78:	andeq	r0, r0, sl, lsr #20
     f7c:	andeq	r0, r0, lr, asr #16
     f80:	andeq	r0, r0, r8, asr r8
     f84:	andeq	r0, r0, sl, lsr #17
     f88:	andeq	r0, r0, r2, asr #16
     f8c:	andeq	r0, r0, r8, lsr r8
     f90:	andeq	r0, r0, r2, asr #16
     f94:	ldrdeq	r0, [r0], -r4
     f98:	strdeq	r0, [r0], -ip
     f9c:	andeq	r0, r0, ip, asr #16
     fa0:	bleq	3d0e4 <__snprintf_chk@plt+0x3c73c>
     fa4:	cdpeq	0, 0, cr15, cr0, cr15, {2}
     fa8:	strbtmi	fp, [sl], -r2, lsl #24
     fac:	strlt	fp, [r1], #-1028	; 0xfffffbfc
     fb0:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
     fb4:	ldrmi	sl, [sl], #776	; 0x308
     fb8:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
     fbc:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
     fc0:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
     fc4:			; <UNDEFINED> instruction: 0xf85a4b06
     fc8:	stmdami	r6, {r0, r1, ip, sp}
     fcc:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
     fd0:	stc	7, cr15, [r4], {255}	; 0xff
     fd4:	ldcl	7, cr15, [ip], {255}	; 0xff
     fd8:	andeq	r0, r1, r4, lsl #31
     fdc:	andeq	r0, r0, ip, ror r0
     fe0:	muleq	r0, r4, r0
     fe4:	muleq	r0, r8, r0
     fe8:	ldr	r3, [pc, #20]	; 1004 <__snprintf_chk@plt+0x65c>
     fec:	ldr	r2, [pc, #20]	; 1008 <__snprintf_chk@plt+0x660>
     ff0:	add	r3, pc, r3
     ff4:	ldr	r2, [r3, r2]
     ff8:	cmp	r2, #0
     ffc:	bxeq	lr
    1000:	b	8e8 <__gmon_start__@plt>
    1004:	andeq	r0, r1, r4, ror #30
    1008:	muleq	r0, r0, r0
    100c:	blmi	1d302c <__snprintf_chk@plt+0x1d2684>
    1010:	bmi	1d21f8 <__snprintf_chk@plt+0x1d1850>
    1014:	addmi	r4, r3, #2063597568	; 0x7b000000
    1018:	andle	r4, r3, sl, ror r4
    101c:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1020:	ldrmi	fp, [r8, -r3, lsl #2]
    1024:	svclt	0x00004770
    1028:	ldrdeq	r1, [r1], -r4
    102c:	ldrdeq	r1, [r1], -r0
    1030:	andeq	r0, r1, r0, asr #30
    1034:	andeq	r0, r0, r4, lsl #1
    1038:	stmdbmi	r9, {r3, fp, lr}
    103c:	bmi	252224 <__snprintf_chk@plt+0x25187c>
    1040:	bne	25222c <__snprintf_chk@plt+0x251884>
    1044:	svceq	0x00cb447a
    1048:			; <UNDEFINED> instruction: 0x01a1eb03
    104c:	andle	r1, r3, r9, asr #32
    1050:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1054:	ldrmi	fp, [r8, -r3, lsl #2]
    1058:	svclt	0x00004770
    105c:	andeq	r1, r1, r8, lsr #1
    1060:	andeq	r1, r1, r4, lsr #1
    1064:	andeq	r0, r1, r4, lsl pc
    1068:	muleq	r0, ip, r0
    106c:	blmi	2ae494 <__snprintf_chk@plt+0x2adaec>
    1070:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    1074:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    1078:	blmi	26f62c <__snprintf_chk@plt+0x26ec84>
    107c:	ldrdlt	r5, [r3, -r3]!
    1080:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    1084:			; <UNDEFINED> instruction: 0xf7ff6818
    1088:			; <UNDEFINED> instruction: 0xf7ffebfa
    108c:	blmi	1c0f90 <__snprintf_chk@plt+0x1c05e8>
    1090:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    1094:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    1098:	andeq	r1, r1, r2, ror r0
    109c:	andeq	r0, r1, r4, ror #29
    10a0:	andeq	r0, r0, r0, lsl #1
    10a4:	andeq	r0, r1, lr, ror pc
    10a8:	andeq	r1, r1, r2, asr r0
    10ac:	svclt	0x0000e7c4
    10b0:	mvnsmi	lr, #737280	; 0xb4000
    10b4:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    10b8:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    10bc:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    10c0:	bl	ff03f0c4 <__snprintf_chk@plt+0xff03e71c>
    10c4:	blne	1d922c0 <__snprintf_chk@plt+0x1d91918>
    10c8:	strhle	r1, [sl], -r6
    10cc:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    10d0:	svccc	0x0004f855
    10d4:	strbmi	r3, [sl], -r1, lsl #8
    10d8:	ldrtmi	r4, [r8], -r1, asr #12
    10dc:	adcmi	r4, r6, #152, 14	; 0x2600000
    10e0:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    10e4:	svclt	0x000083f8
    10e8:	andeq	r0, r1, lr, lsl #27
    10ec:	andeq	r0, r1, r4, lsl #27
    10f0:	svclt	0x00004770

Disassembly of section .fini:

000010f4 <.fini>:
    10f4:	push	{r3, lr}
    10f8:	pop	{r3, pc}
