Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto a8fcf00f512340619c99a57b7db4eb72 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot rising_edge_tb_behav xil_defaultlib.rising_edge_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkdiv
Compiling module xil_defaultlib.rising_edge_detector
Compiling module xil_defaultlib.rising_edge_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot rising_edge_tb_behav
