Release 14.7 - Bitgen P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Loading device for application Rf_Device from file '6slx16.nph' in environment
/opt/Xilinx/14.7/ISE_DS/ISE/.
   "fpga_qspi_simulator_top" is an NCD, version 3.2, device xc6slx16, package
ftg256, speed -3
Opened constraints file fpga_qspi_simulator_top.pcf.

Tue Aug  2 20:30:05 2022

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/bitgen -intstyle ise -w -g DebugBitstream:No -g Binary:no -g CRC:Enable -g Reset_on_err:No -g ConfigRate:2 -g ProgPin:PullUp -g TckPin:PullUp -g TdiPin:PullUp -g TdoPin:PullUp -g TmsPin:PullUp -g UnusedPin:PullDown -g UserID:0xFFFFFFFF -g ExtMasterCclk_en:No -g SPI_buswidth:1 -g TIMER_CFG:0xFFFF -g multipin_wakeup:No -g StartUpClk:CClk -g DONE_cycle:4 -g GTS_cycle:5 -g GWE_cycle:6 -g LCK_cycle:NoWait -g Security:None -g DonePipe:Yes -g DriveDone:No -g en_sw_gsr:No -g drive_awake:No -g sw_clk:Startupclk -g sw_gwe_cycle:5 -g sw_gts_cycle:4 fpga_qspi_simulator_top.ncd 

INFO:Bitgen:341 - This design is using one or more 9K Block RAMs (RAMB8BWER). 
   9K Block RAM initialization data, both user defined and default, requires a
   special bit stream format.  For more information, please reference Xilinx
   Answer Record 39999.
Summary of Bitgen Options:
+----------------------+----------------------+
| Option Name          | Current Setting      |
+----------------------+----------------------+
| Compress             | (Not Specified)*     |
+----------------------+----------------------+
| Readback             | (Not Specified)*     |
+----------------------+----------------------+
| CRC                  | Enable**             |
+----------------------+----------------------+
| DebugBitstream       | No**                 |
+----------------------+----------------------+
| ConfigRate           | 2**                  |
+----------------------+----------------------+
| StartupClk           | Cclk**               |
+----------------------+----------------------+
| DonePin              | Pullup*              |
+----------------------+----------------------+
| ProgPin              | Pullup**             |
+----------------------+----------------------+
| TckPin               | Pullup**             |
+----------------------+----------------------+
| TdiPin               | Pullup**             |
+----------------------+----------------------+
| TdoPin               | Pullup**             |
+----------------------+----------------------+
| TmsPin               | Pullup**             |
+----------------------+----------------------+
| UnusedPin            | Pulldown**           |
+----------------------+----------------------+
| GWE_cycle            | 6**                  |
+----------------------+----------------------+
| GTS_cycle            | 5**                  |
+----------------------+----------------------+
| LCK_cycle            | NoWait**             |
+----------------------+----------------------+
| DONE_cycle           | 4**                  |
+----------------------+----------------------+
| Persist              | No*                  |
+----------------------+----------------------+
| DriveDone            | No**                 |
+----------------------+----------------------+
| DonePipe             | Yes                  |
+----------------------+----------------------+
| Security             | None**               |
+----------------------+----------------------+
| UserID               | 0xFFFFFFFF**         |
+----------------------+----------------------+
| ActiveReconfig       | No*                  |
+----------------------+----------------------+
| Partial              | (Not Specified)*     |
+----------------------+----------------------+
| Encrypt              | No*                  |
+----------------------+----------------------+
| Key0                 | pick*                |
+----------------------+----------------------+
| StartCBC             | pick*                |
+----------------------+----------------------+
| KeyFile              | (Not Specified)*     |
+----------------------+----------------------+
| drive_awake          | No**                 |
+----------------------+----------------------+
| Reset_on_err         | No**                 |
+----------------------+----------------------+
| suspend_filter       | Yes*                 |
+----------------------+----------------------+
| en_sw_gsr            | No**                 |
+----------------------+----------------------+
| en_suspend           | No*                  |
+----------------------+----------------------+
| sw_clk               | Startupclk**         |
+----------------------+----------------------+
| sw_gwe_cycle         | 5**                  |
+----------------------+----------------------+
| sw_gts_cycle         | 4**                  |
+----------------------+----------------------+
| multipin_wakeup      | No**                 |
+----------------------+----------------------+
| wakeup_mask          | 0x00*                |
+----------------------+----------------------+
| ExtMasterCclk_en     | No**                 |
+----------------------+----------------------+
| ExtMasterCclk_divide | 1*                   |
+----------------------+----------------------+
| CrcCoverage          | No*                  |
+----------------------+----------------------+
| glutmask             | Yes*                 |
+----------------------+----------------------+
| next_config_addr     | 0x00000000*          |
+----------------------+----------------------+
| next_config_new_mode | No*                  |
+----------------------+----------------------+
| next_config_boot_mode | 001*                 |
+----------------------+----------------------+
| next_config_register_write | Enable*              |
+----------------------+----------------------+
| next_config_reboot   | Enable*              |
+----------------------+----------------------+
| golden_config_addr   | 0x00000000*          |
+----------------------+----------------------+
| failsafe_user        | 0x0000*              |
+----------------------+----------------------+
| TIMER_CFG            | 0xFFFF               |
+----------------------+----------------------+
| spi_buswidth         | 1**                  |
+----------------------+----------------------+
| TimeStamp            | Default*             |
+----------------------+----------------------+
| IEEE1532             | No*                  |
+----------------------+----------------------+
| Binary               | No**                 |
+----------------------+----------------------+
 *  Default setting.
 ** The specified setting matches the default setting.

There were 0 CONFIG constraint(s) processed from fpga_qspi_simulator_top.pcf.


Running DRC.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   qspi_simulator_inst/qspi2sdram_inst/qspi_rd_ram_inst/qspi_state_nxt[4]_PWR_9_
   o_Select_37_o is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   qspi_simulator_inst/CONTROL<13> is sourced by a combinatorial pin. This is
   not good design practice. Use the CE pin to control the loading of data into
   the flip-flop.
WARNING:PhysDesignRules:367 - The signal
   <qspi_simulator_inst/qspi2sdram_inst/ram_rd_sdram_inst/ram_inst/Mram_rammem1_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <qspi_simulator_inst/qspi2sdram_inst/ram_rd_sdram_inst/ram_inst/Mram_rammem2_
   RAMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <qspi_simulator_inst/sdram_ctrl_inst/sdram_data_inst/Mram_temp_rdata2_RAMD_D1
   _O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <qspi_simulator_inst/sdram_ctrl_inst/sdram_data_inst/Mram_temp_wdata2_RAMD_D1
   _O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <qspi_simulator_inst/sdram_ctrl_inst/sdram_data_inst/Mram_temp_rdata1_RAMD_D1
   _O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <qspi_simulator_inst/sdram_ctrl_inst/sdram_data_inst/Mram_temp_wdata1_RAMD_D1
   _O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:1176 - Issue with pin connections and/or configuration
   on
   block:<qspi_simulator_inst/db_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YE
   S_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_
   0/I_B18KGT0.G_RAMB18[12].u_ramb18/U_RAMB18>:<RAMB16BWER_RAMB16BWER>.  The
   block is configured to use input parity pin DIBP0. There is dangling output
   for parity pin DOPB0.
WARNING:PhysDesignRules:1176 - Issue with pin connections and/or configuration
   on
   block:<qspi_simulator_inst/db_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YE
   S_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_
   0/I_B18KGT0.G_RAMB18[7].u_ramb18/U_RAMB18>:<RAMB16BWER_RAMB16BWER>.  The
   block is configured to use input parity pin DIBP0. There is dangling output
   for parity pin DOPB0.
WARNING:PhysDesignRules:1176 - Issue with pin connections and/or configuration
   on
   block:<qspi_simulator_inst/db_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YE
   S_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_
   0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18>:<RAMB16BWER_RAMB16BWER>.  The
   block is configured to use input parity pin DIBP0. There is dangling output
   for parity pin DOPB0.
WARNING:PhysDesignRules:1176 - Issue with pin connections and/or configuration
   on
   block:<qspi_simulator_inst/db_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YE
   S_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_
   0/I_B18KGT0.G_RAMB18[10].u_ramb18/U_RAMB18>:<RAMB16BWER_RAMB16BWER>.  The
   block is configured to use input parity pin DIBP0. There is dangling output
   for parity pin DOPB0.
WARNING:PhysDesignRules:1176 - Issue with pin connections and/or configuration
   on
   block:<qspi_simulator_inst/db_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YE
   S_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_
   0/I_B18KGT0.G_RAMB18[5].u_ramb18/U_RAMB18>:<RAMB16BWER_RAMB16BWER>.  The
   block is configured to use input parity pin DIBP0. There is dangling output
   for parity pin DOPB0.
WARNING:PhysDesignRules:1176 - Issue with pin connections and/or configuration
   on
   block:<qspi_simulator_inst/db_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YE
   S_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_
   0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18>:<RAMB16BWER_RAMB16BWER>.  The
   block is configured to use input parity pin DIBP0. There is dangling output
   for parity pin DOPB0.
WARNING:PhysDesignRules:1176 - Issue with pin connections and/or configuration
   on
   block:<qspi_simulator_inst/db_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YE
   S_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_
   0/I_B18KGT0.G_RAMB18[13].u_ramb18/U_RAMB18>:<RAMB16BWER_RAMB16BWER>.  The
   block is configured to use input parity pin DIBP0. There is dangling output
   for parity pin DOPB0.
WARNING:PhysDesignRules:1176 - Issue with pin connections and/or configuration
   on
   block:<qspi_simulator_inst/db_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YE
   S_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_
   0/I_B18KGT0.G_RAMB18[8].u_ramb18/U_RAMB18>:<RAMB16BWER_RAMB16BWER>.  The
   block is configured to use input parity pin DIBP0. There is dangling output
   for parity pin DOPB0.
WARNING:PhysDesignRules:1176 - Issue with pin connections and/or configuration
   on
   block:<qspi_simulator_inst/db_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YE
   S_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_
   0/I_B18KGT0.G_RAMB18[3].u_ramb18/U_RAMB18>:<RAMB16BWER_RAMB16BWER>.  The
   block is configured to use input parity pin DIBP0. There is dangling output
   for parity pin DOPB0.
WARNING:PhysDesignRules:1176 - Issue with pin connections and/or configuration
   on
   block:<qspi_simulator_inst/db_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YE
   S_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_
   0/I_B18KGT0.G_RAMB18[11].u_ramb18/U_RAMB18>:<RAMB16BWER_RAMB16BWER>.  The
   block is configured to use input parity pin DIBP0. There is dangling output
   for parity pin DOPB0.
WARNING:PhysDesignRules:1176 - Issue with pin connections and/or configuration
   on
   block:<qspi_simulator_inst/db_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YE
   S_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_
   0/I_B18KGT0.G_RAMB18[6].u_ramb18/U_RAMB18>:<RAMB16BWER_RAMB16BWER>.  The
   block is configured to use input parity pin DIBP0. There is dangling output
   for parity pin DOPB0.
WARNING:PhysDesignRules:1176 - Issue with pin connections and/or configuration
   on
   block:<qspi_simulator_inst/db_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YE
   S_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_
   0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18>:<RAMB16BWER_RAMB16BWER>.  The
   block is configured to use input parity pin DIBP0. There is dangling output
   for parity pin DOPB0.
WARNING:PhysDesignRules:1176 - Issue with pin connections and/or configuration
   on
   block:<qspi_simulator_inst/db_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YE
   S_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_
   0/I_B18KGT0.G_RAMB18[14].u_ramb18/U_RAMB18>:<RAMB16BWER_RAMB16BWER>.  The
   block is configured to use input parity pin DIBP0. There is dangling output
   for parity pin DOPB0.
WARNING:PhysDesignRules:1176 - Issue with pin connections and/or configuration
   on
   block:<qspi_simulator_inst/db_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YE
   S_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_
   0/I_B18KGT0.G_RAMB18[9].u_ramb18/U_RAMB18>:<RAMB16BWER_RAMB16BWER>.  The
   block is configured to use input parity pin DIBP0. There is dangling output
   for parity pin DOPB0.
WARNING:PhysDesignRules:1176 - Issue with pin connections and/or configuration
   on
   block:<qspi_simulator_inst/db_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YE
   S_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_
   0/I_B18KGT0.G_RAMB18[4].u_ramb18/U_RAMB18>:<RAMB16BWER_RAMB16BWER>.  The
   block is configured to use input parity pin DIBP0. There is dangling output
   for parity pin DOPB0.
WARNING:PhysDesignRules:2410 - This design is using one or more 9K Block RAMs
   (RAMB8BWER).  9K Block RAM initialization data, both user defined and
   default, may be incorrect and should not be used.  For more information,
   please reference Xilinx Answer Record 39999.
DRC detected 0 errors and 24 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "fpga_qspi_simulator_top.bit".
Bitstream generation is complete.
