module module_0 (
    output [id_1 : 1] id_2,
    input [{  id_1  ,  id_2  } : id_1] id_3,
    output logic id_4,
    input logic id_5,
    input id_6,
    input [id_5 : 1] id_7,
    output [id_6 : id_4] id_8,
    output logic [id_6 : id_4] id_9,
    input [id_3 : id_8] id_10,
    output logic [id_8 : id_3] id_11,
    input id_12,
    output logic id_13,
    input logic id_14
);
  id_15 id_16 (
      .id_10(id_11),
      .id_7 (id_14)
  );
  logic id_17;
  logic id_18 (
      id_6,
      id_4
  );
endmodule
