# Reading pref.tcl
# //  Questa Lattice OEM Edition-64
# //  Version 2024.2 win64 May 20 2024
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# Loading project lab7_ek
# Compile of keyexpansion.sv was successful.
# Compile of keyexpansion_tb.sv was successful.
# Compile of RCon.sv was successful.
# Compile of ROTWORD.sv was successful.
# Compile of SUBBYTES.sv was successful.
# Compile of aes_core_tb.sv was successful.
# Compile of aes_sbox_tb.sv was successful.
# Compile of aes_spi_tb.sv was successful.
# Compile of aes_starter.sv was successful.
# Compile of ROTWORD_tb.sv was successful.
# Compile of SHIFTROWS.sv was successful.
# Compile of SHIFTROWS_tb.sv was successful.
# Compile of XTIMES.sv was successful.
# Compile of XTIMES_tb.sv was successful.
# Compile of MIXCOLUMNS.sv was successful.
# Compile of MIXCOLUMNS_tb.sv was successful.
# Compile of CIPHER.sv was successful.
# 17 compiles, 0 failed with no errors.
vsim -gui work.aes_core_tb -voptargs=+acc
# vsim -gui work.aes_core_tb -voptargs="+acc" 
# Start time: 18:45:15 on Oct 27,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Error (suppressible): C:/Users/ekendrick/Documents/GitHub/e155-lab7/lab07/lab07_fpga/lab7_ek/source/impl_1/aes_starter.sv(131): (vopt-7033) Variable 'prev_key' driven in a combinational block, may not be driven by any other process. See C:/Users/ekendrick/Documents/GitHub/e155-lab7/lab07/lab07_fpga/lab7_ek/source/impl_1/aes_starter.sv(115).
# ** Error (suppressible): C:/Users/ekendrick/Documents/GitHub/e155-lab7/lab07/lab07_fpga/lab7_ek/source/impl_1/aes_starter.sv(132): (vopt-7033) Variable 'prev_key' driven in a combinational block, may not be driven by any other process. See C:/Users/ekendrick/Documents/GitHub/e155-lab7/lab07/lab07_fpga/lab7_ek/source/impl_1/aes_starter.sv(115).
# ** Error (suppressible): C:/Users/ekendrick/Documents/GitHub/e155-lab7/lab07/lab07_fpga/lab7_ek/source/impl_1/aes_starter.sv(133): (vopt-7033) Variable 'round' driven in a combinational block, may not be driven by any other process. See C:/Users/ekendrick/Documents/GitHub/e155-lab7/lab07/lab07_fpga/lab7_ek/source/impl_1/aes_starter.sv(117).
# ** Error (suppressible): C:/Users/ekendrick/Documents/GitHub/e155-lab7/lab07/lab07_fpga/lab7_ek/source/impl_1/aes_starter.sv(134): (vopt-7033) Variable 'round' driven in a combinational block, may not be driven by any other process. See C:/Users/ekendrick/Documents/GitHub/e155-lab7/lab07/lab07_fpga/lab7_ek/source/impl_1/aes_starter.sv(117).
# ** Error (suppressible): C:/Users/ekendrick/Documents/GitHub/e155-lab7/lab07/lab07_fpga/lab7_ek/source/impl_1/aes_starter.sv(135): (vopt-7033) Variable 'cypher_mid' driven in a combinational block, may not be driven by any other process. See C:/Users/ekendrick/Documents/GitHub/e155-lab7/lab07/lab07_fpga/lab7_ek/source/impl_1/aes_starter.sv(116).
# ** Error (suppressible): C:/Users/ekendrick/Documents/GitHub/e155-lab7/lab07/lab07_fpga/lab7_ek/source/impl_1/aes_starter.sv(136): (vopt-7033) Variable 'cypher_mid' driven in a combinational block, may not be driven by any other process. See C:/Users/ekendrick/Documents/GitHub/e155-lab7/lab07/lab07_fpga/lab7_ek/source/impl_1/aes_starter.sv(116).
# ** Error (suppressible): C:/Users/ekendrick/Documents/GitHub/e155-lab7/lab07/lab07_fpga/lab7_ek/source/impl_1/aes_starter.sv(137): (vopt-7033) Variable 'cypher_mid' driven in a combinational block, may not be driven by any other process. See C:/Users/ekendrick/Documents/GitHub/e155-lab7/lab07/lab07_fpga/lab7_ek/source/impl_1/aes_starter.sv(116).
# ** Error (suppressible): C:/Users/ekendrick/Documents/GitHub/e155-lab7/lab07/lab07_fpga/lab7_ek/source/impl_1/aes_starter.sv(138): (vopt-7033) Variable 'cypher_mid' driven in a combinational block, may not be driven by any other process. See C:/Users/ekendrick/Documents/GitHub/e155-lab7/lab07/lab07_fpga/lab7_ek/source/impl_1/aes_starter.sv(116).
# ** Error (suppressible): C:/Users/ekendrick/Documents/GitHub/e155-lab7/lab07/lab07_fpga/lab7_ek/source/impl_1/aes_starter.sv(139): (vopt-7033) Variable 'cypher_mid' driven in a combinational block, may not be driven by any other process. See C:/Users/ekendrick/Documents/GitHub/e155-lab7/lab07/lab07_fpga/lab7_ek/source/impl_1/aes_starter.sv(116).
# Optimization failed
# ** Error: (vopt-2064) Compiler back-end code generation process terminated with code 12.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=10, Warnings=1.
# Error loading design
# End time: 18:45:16 on Oct 27,2025, Elapsed time: 0:00:01
# Errors: 10, Warnings: 3
# Compile of keyexpansion.sv was successful.
# Compile of keyexpansion_tb.sv was successful.
# Compile of RCon.sv was successful.
# Compile of ROTWORD.sv was successful.
# Compile of SUBBYTES.sv was successful.
# Compile of aes_core_tb.sv was successful.
# Compile of aes_sbox_tb.sv was successful.
# Compile of aes_spi_tb.sv was successful.
# Compile of aes_starter.sv was successful.
# Compile of ROTWORD_tb.sv was successful.
# Compile of SHIFTROWS.sv was successful.
# Compile of SHIFTROWS_tb.sv was successful.
# Compile of XTIMES.sv was successful.
# Compile of XTIMES_tb.sv was successful.
# Compile of MIXCOLUMNS.sv was successful.
# Compile of MIXCOLUMNS_tb.sv was successful.
# Compile of CIPHER.sv was successful.
# 17 compiles, 0 failed with no errors.
vsim -gui -voptargs=+acc work.aes_core_tb
# vsim -gui -voptargs="+acc" work.aes_core_tb 
# Start time: 18:46:50 on Oct 27,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vopt-143) Recognized 1 FSM in module "aes_core(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "CIPHER(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.aes_core_tb(fast)
# Loading work.aes_core(fast)
# Loading work.CIPHER(fast)
# Loading work.SUBBYTES(fast)
# Loading work.SHIFTROWS(fast)
# Loading work.mixcolumns(fast)
# Loading work.mixcolumn(fast)
# Loading work.galoismult(fast)
# Loading work.keyexpansion(fast)
# Loading work.RCon(fast)
# Loading work.ROTWORD(fast)
# Loading work.sbox_sync(fast)
add wave -position insertpoint  \
sim:/aes_core_tb/clk \
sim:/aes_core_tb/load \
sim:/aes_core_tb/done \
sim:/aes_core_tb/key \
sim:/aes_core_tb/plaintext \
sim:/aes_core_tb/cyphertext \
sim:/aes_core_tb/expected
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ekendrick  Hostname: 6CJZ0R3  ProcessID: 10696
#           Attempting to use alternate WLF file "./wlftbbtznn".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftbbtznn
run 1000
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.aes_core_tb(fast)
# Loading work.aes_core(fast)
# Loading work.CIPHER(fast)
# Loading work.SUBBYTES(fast)
# Loading work.SHIFTROWS(fast)
# Loading work.mixcolumns(fast)
# Loading work.mixcolumn(fast)
# Loading work.galoismult(fast)
# Loading work.keyexpansion(fast)
# Loading work.RCon(fast)
# Loading work.ROTWORD(fast)
# Loading work.sbox_sync(fast)
run 1000
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.aes_core_tb(fast)
# Loading work.aes_core(fast)
# Loading work.CIPHER(fast)
# Loading work.SUBBYTES(fast)
# Loading work.SHIFTROWS(fast)
# Loading work.mixcolumns(fast)
# Loading work.mixcolumn(fast)
# Loading work.galoismult(fast)
# Loading work.keyexpansion(fast)
# Loading work.RCon(fast)
# Loading work.ROTWORD(fast)
# Loading work.sbox_sync(fast)
run 1000
# Compile of keyexpansion.sv was successful.
# Compile of keyexpansion_tb.sv was successful.
# Compile of RCon.sv was successful.
# Compile of ROTWORD.sv was successful.
# Compile of SUBBYTES.sv was successful.
# Compile of aes_core_tb.sv was successful.
# Compile of aes_sbox_tb.sv was successful.
# Compile of aes_spi_tb.sv was successful.
# Compile of aes_starter.sv was successful.
# Compile of ROTWORD_tb.sv was successful.
# Compile of SHIFTROWS.sv was successful.
# Compile of SHIFTROWS_tb.sv was successful.
# Compile of XTIMES.sv was successful.
# Compile of XTIMES_tb.sv was successful.
# Compile of MIXCOLUMNS.sv was successful.
# Compile of MIXCOLUMNS_tb.sv was successful.
# Compile of CIPHER.sv was successful.
# 17 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vopt-143) Recognized 1 FSM in module "aes_core(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "CIPHER(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.aes_core_tb(fast)
# Loading work.aes_core(fast)
# Loading work.CIPHER(fast)
# Loading work.SUBBYTES(fast)
# Loading work.SHIFTROWS(fast)
# Loading work.mixcolumns(fast)
# Loading work.mixcolumn(fast)
# Loading work.galoismult(fast)
# Loading work.keyexpansion(fast)
# Loading work.RCon(fast)
# Loading work.ROTWORD(fast)
# Loading work.sbox_sync(fast)
run 1000
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.aes_core_tb(fast)
# Loading work.aes_core(fast)
# Loading work.CIPHER(fast)
# Loading work.SUBBYTES(fast)
# Loading work.SHIFTROWS(fast)
# Loading work.mixcolumns(fast)
# Loading work.mixcolumn(fast)
# Loading work.galoismult(fast)
# Loading work.keyexpansion(fast)
# Loading work.RCon(fast)
# Loading work.ROTWORD(fast)
# Loading work.sbox_sync(fast)
run 1000
add wave  \
sim:/aes_core_tb/dut/pc/reset
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.aes_core_tb(fast)
# Loading work.aes_core(fast)
# Loading work.CIPHER(fast)
# Loading work.SUBBYTES(fast)
# Loading work.SHIFTROWS(fast)
# Loading work.mixcolumns(fast)
# Loading work.mixcolumn(fast)
# Loading work.galoismult(fast)
# Loading work.keyexpansion(fast)
# Loading work.RCon(fast)
# Loading work.ROTWORD(fast)
# Loading work.sbox_sync(fast)
run 1000
add wave -position insertpoint  \
sim:/aes_core_tb/dut/state
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.aes_core_tb(fast)
# Loading work.aes_core(fast)
# Loading work.CIPHER(fast)
# Loading work.SUBBYTES(fast)
# Loading work.SHIFTROWS(fast)
# Loading work.mixcolumns(fast)
# Loading work.mixcolumn(fast)
# Loading work.galoismult(fast)
# Loading work.keyexpansion(fast)
# Loading work.RCon(fast)
# Loading work.ROTWORD(fast)
# Loading work.sbox_sync(fast)
run 1000
# Compile of keyexpansion.sv was successful.
# Compile of keyexpansion_tb.sv was successful.
# Compile of RCon.sv was successful.
# Compile of ROTWORD.sv was successful.
# Compile of SUBBYTES.sv was successful.
# Compile of aes_core_tb.sv was successful.
# Compile of aes_sbox_tb.sv was successful.
# Compile of aes_spi_tb.sv was successful.
# Compile of aes_starter.sv was successful.
# Compile of ROTWORD_tb.sv was successful.
# Compile of SHIFTROWS.sv was successful.
# Compile of SHIFTROWS_tb.sv was successful.
# Compile of XTIMES.sv was successful.
# Compile of XTIMES_tb.sv was successful.
# Compile of MIXCOLUMNS.sv was successful.
# Compile of MIXCOLUMNS_tb.sv was successful.
# Compile of CIPHER.sv was successful.
# 17 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vopt-143) Recognized 1 FSM in module "aes_core(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.aes_core_tb(fast)
# Loading work.aes_core(fast)
# Loading work.CIPHER(fast)
# Loading work.SUBBYTES(fast)
# Loading work.SHIFTROWS(fast)
# Loading work.mixcolumns(fast)
# Loading work.mixcolumn(fast)
# Loading work.galoismult(fast)
# Loading work.keyexpansion(fast)
# Loading work.RCon(fast)
# Loading work.ROTWORD(fast)
# Loading work.sbox_sync(fast)
run 1000
# Compile of keyexpansion.sv was successful.
# Compile of keyexpansion_tb.sv was successful.
# Compile of RCon.sv was successful.
# Compile of ROTWORD.sv was successful.
# Compile of SUBBYTES.sv was successful.
# Compile of aes_core_tb.sv was successful.
# Compile of aes_sbox_tb.sv was successful.
# Compile of aes_spi_tb.sv was successful.
# Compile of aes_starter.sv was successful.
# Compile of ROTWORD_tb.sv was successful.
# Compile of SHIFTROWS.sv was successful.
# Compile of SHIFTROWS_tb.sv was successful.
# Compile of XTIMES.sv was successful.
# Compile of XTIMES_tb.sv was successful.
# Compile of MIXCOLUMNS.sv was successful.
# Compile of MIXCOLUMNS_tb.sv was successful.
# Compile of CIPHER.sv was successful.
# 17 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vopt-143) Recognized 1 FSM in module "aes_core(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.aes_core_tb(fast)
# Loading work.aes_core(fast)
# Loading work.CIPHER(fast)
# Loading work.SUBBYTES(fast)
# Loading work.SHIFTROWS(fast)
# Loading work.mixcolumns(fast)
# Loading work.mixcolumn(fast)
# Loading work.galoismult(fast)
# Loading work.keyexpansion(fast)
# Loading work.RCon(fast)
# Loading work.ROTWORD(fast)
# Loading work.sbox_sync(fast)
run 1000
# Compile of keyexpansion.sv was successful.
# Compile of keyexpansion_tb.sv was successful.
# Compile of RCon.sv was successful.
# Compile of ROTWORD.sv was successful.
# Compile of SUBBYTES.sv was successful.
# Compile of aes_core_tb.sv was successful.
# Compile of aes_sbox_tb.sv was successful.
# Compile of aes_spi_tb.sv was successful.
# Compile of aes_starter.sv was successful.
# Compile of ROTWORD_tb.sv was successful.
# Compile of SHIFTROWS.sv was successful.
# Compile of SHIFTROWS_tb.sv was successful.
# Compile of XTIMES.sv was successful.
# Compile of XTIMES_tb.sv was successful.
# Compile of MIXCOLUMNS.sv was successful.
# Compile of MIXCOLUMNS_tb.sv was successful.
# Compile of CIPHER.sv was successful.
# 17 compiles, 0 failed with no errors.
restart-f
# invalid command name "restart-f"
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vopt-143) Recognized 1 FSM in module "aes_core(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.aes_core_tb(fast)
# Loading work.aes_core(fast)
# Loading work.CIPHER(fast)
# Loading work.SUBBYTES(fast)
# Loading work.SHIFTROWS(fast)
# Loading work.mixcolumns(fast)
# Loading work.mixcolumn(fast)
# Loading work.galoismult(fast)
# Loading work.keyexpansion(fast)
# Loading work.RCon(fast)
# Loading work.ROTWORD(fast)
# Loading work.sbox_sync(fast)
run 1000
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.aes_core_tb(fast)
# Loading work.aes_core(fast)
# Loading work.CIPHER(fast)
# Loading work.SUBBYTES(fast)
# Loading work.SHIFTROWS(fast)
# Loading work.mixcolumns(fast)
# Loading work.mixcolumn(fast)
# Loading work.galoismult(fast)
# Loading work.keyexpansion(fast)
# Loading work.RCon(fast)
# Loading work.ROTWORD(fast)
# Loading work.sbox_sync(fast)
run 1000
# Compile of keyexpansion.sv was successful.
# Compile of keyexpansion_tb.sv was successful.
# Compile of RCon.sv was successful.
# Compile of ROTWORD.sv was successful.
# Compile of SUBBYTES.sv was successful.
# Compile of aes_core_tb.sv was successful.
# Compile of aes_sbox_tb.sv was successful.
# Compile of aes_spi_tb.sv was successful.
# Compile of aes_starter.sv was successful.
# Compile of ROTWORD_tb.sv was successful.
# Compile of SHIFTROWS.sv was successful.
# Compile of SHIFTROWS_tb.sv was successful.
# Compile of XTIMES.sv was successful.
# Compile of XTIMES_tb.sv was successful.
# Compile of MIXCOLUMNS.sv was successful.
# Compile of MIXCOLUMNS_tb.sv was successful.
# Compile of CIPHER.sv was successful.
# 17 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vopt-143) Recognized 1 FSM in module "aes_core(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.aes_core_tb(fast)
# Loading work.aes_core(fast)
# Loading work.CIPHER(fast)
# Loading work.SUBBYTES(fast)
# Loading work.SHIFTROWS(fast)
# Loading work.mixcolumns(fast)
# Loading work.mixcolumn(fast)
# Loading work.galoismult(fast)
# Loading work.keyexpansion(fast)
# Loading work.RCon(fast)
# Loading work.ROTWORD(fast)
# Loading work.sbox_sync(fast)
run 1000
# Compile of keyexpansion.sv was successful.
# Compile of keyexpansion_tb.sv was successful.
# Compile of RCon.sv was successful.
# Compile of ROTWORD.sv was successful.
# Compile of SUBBYTES.sv was successful.
# Compile of aes_core_tb.sv was successful.
# Compile of aes_sbox_tb.sv was successful.
# Compile of aes_spi_tb.sv was successful.
# Compile of aes_starter.sv was successful.
# Compile of ROTWORD_tb.sv was successful.
# Compile of SHIFTROWS.sv was successful.
# Compile of SHIFTROWS_tb.sv was successful.
# Compile of XTIMES.sv was successful.
# Compile of XTIMES_tb.sv was successful.
# Compile of MIXCOLUMNS.sv was successful.
# Compile of MIXCOLUMNS_tb.sv was successful.
# Compile of CIPHER.sv was successful.
# 17 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vopt-143) Recognized 1 FSM in module "aes_core(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.aes_core_tb(fast)
# Loading work.aes_core(fast)
# Loading work.CIPHER(fast)
# Loading work.SUBBYTES(fast)
# Loading work.SHIFTROWS(fast)
# Loading work.mixcolumns(fast)
# Loading work.mixcolumn(fast)
# Loading work.galoismult(fast)
# Loading work.keyexpansion(fast)
# Loading work.RCon(fast)
# Loading work.ROTWORD(fast)
# Loading work.sbox_sync(fast)
run 1000
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.aes_core_tb(fast)
# Loading work.aes_core(fast)
# Loading work.CIPHER(fast)
# Loading work.SUBBYTES(fast)
# Loading work.SHIFTROWS(fast)
# Loading work.mixcolumns(fast)
# Loading work.mixcolumn(fast)
# Loading work.galoismult(fast)
# Loading work.keyexpansion(fast)
# Loading work.RCon(fast)
# Loading work.ROTWORD(fast)
# Loading work.sbox_sync(fast)
run 1000
# Compile of keyexpansion.sv was successful.
# Compile of keyexpansion_tb.sv was successful.
# Compile of RCon.sv was successful.
# Compile of ROTWORD.sv was successful.
# Compile of SUBBYTES.sv was successful.
# Compile of aes_core_tb.sv was successful.
# Compile of aes_sbox_tb.sv was successful.
# Compile of aes_spi_tb.sv was successful.
# Compile of aes_starter.sv was successful.
# Compile of ROTWORD_tb.sv was successful.
# Compile of SHIFTROWS.sv was successful.
# Compile of SHIFTROWS_tb.sv was successful.
# Compile of XTIMES.sv was successful.
# Compile of XTIMES_tb.sv was successful.
# Compile of MIXCOLUMNS.sv was successful.
# Compile of MIXCOLUMNS_tb.sv was successful.
# Compile of CIPHER.sv was successful.
# 17 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vopt-143) Recognized 1 FSM in module "aes_core(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.aes_core_tb(fast)
# Loading work.aes_core(fast)
# Loading work.CIPHER(fast)
# Loading work.SUBBYTES(fast)
# Loading work.SHIFTROWS(fast)
# Loading work.mixcolumns(fast)
# Loading work.mixcolumn(fast)
# Loading work.galoismult(fast)
# Loading work.keyexpansion(fast)
# Loading work.RCon(fast)
# Loading work.ROTWORD(fast)
# Loading work.sbox_sync(fast)
run 1000
# Compile of keyexpansion.sv was successful.
# Compile of keyexpansion_tb.sv was successful.
# Compile of RCon.sv was successful.
# Compile of ROTWORD.sv was successful.
# Compile of SUBBYTES.sv was successful.
# Compile of aes_core_tb.sv was successful.
# Compile of aes_sbox_tb.sv was successful.
# Compile of aes_spi_tb.sv was successful.
# Compile of aes_starter.sv was successful.
# Compile of ROTWORD_tb.sv was successful.
# Compile of SHIFTROWS.sv was successful.
# Compile of SHIFTROWS_tb.sv was successful.
# Compile of XTIMES.sv was successful.
# Compile of XTIMES_tb.sv was successful.
# Compile of MIXCOLUMNS.sv was successful.
# Compile of MIXCOLUMNS_tb.sv was successful.
# Compile of CIPHER.sv was successful.
# 17 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vopt-143) Recognized 1 FSM in module "aes_core(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "CIPHER(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.aes_core_tb(fast)
# Loading work.aes_core(fast)
# Loading work.CIPHER(fast)
# Loading work.SUBBYTES(fast)
# Loading work.SHIFTROWS(fast)
# Loading work.mixcolumns(fast)
# Loading work.mixcolumn(fast)
# Loading work.galoismult(fast)
# Loading work.keyexpansion(fast)
# Loading work.RCon(fast)
# Loading work.ROTWORD(fast)
# Loading work.sbox_sync(fast)
run 1000
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.aes_core_tb(fast)
# Loading work.aes_core(fast)
# Loading work.CIPHER(fast)
# Loading work.SUBBYTES(fast)
# Loading work.SHIFTROWS(fast)
# Loading work.mixcolumns(fast)
# Loading work.mixcolumn(fast)
# Loading work.galoismult(fast)
# Loading work.keyexpansion(fast)
# Loading work.RCon(fast)
# Loading work.ROTWORD(fast)
# Loading work.sbox_sync(fast)
run 1000
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.aes_core_tb(fast)
# Loading work.aes_core(fast)
# Loading work.CIPHER(fast)
# Loading work.SUBBYTES(fast)
# Loading work.SHIFTROWS(fast)
# Loading work.mixcolumns(fast)
# Loading work.mixcolumn(fast)
# Loading work.galoismult(fast)
# Loading work.keyexpansion(fast)
# Loading work.RCon(fast)
# Loading work.ROTWORD(fast)
# Loading work.sbox_sync(fast)
run 1000
# Compile of keyexpansion.sv was successful.
# Compile of keyexpansion_tb.sv was successful.
# Compile of RCon.sv was successful.
# Compile of ROTWORD.sv was successful.
# Compile of SUBBYTES.sv was successful.
# Compile of aes_core_tb.sv was successful.
# Compile of aes_sbox_tb.sv was successful.
# Compile of aes_spi_tb.sv was successful.
# Compile of aes_starter.sv was successful.
# Compile of ROTWORD_tb.sv was successful.
# Compile of SHIFTROWS.sv was successful.
# Compile of SHIFTROWS_tb.sv was successful.
# Compile of XTIMES.sv was successful.
# Compile of XTIMES_tb.sv was successful.
# Compile of MIXCOLUMNS.sv was successful.
# Compile of MIXCOLUMNS_tb.sv was successful.
# Compile of CIPHER.sv was successful.
# 17 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vopt-143) Recognized 1 FSM in module "aes_core(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.aes_core_tb(fast)
# Loading work.aes_core(fast)
# Loading work.CIPHER(fast)
# Loading work.SUBBYTES(fast)
# Loading work.SHIFTROWS(fast)
# Loading work.mixcolumns(fast)
# Loading work.mixcolumn(fast)
# Loading work.galoismult(fast)
# Loading work.keyexpansion(fast)
# Loading work.RCon(fast)
# Loading work.ROTWORD(fast)
# Loading work.sbox_sync(fast)
run 1000
# Compile of keyexpansion.sv was successful.
# Compile of keyexpansion_tb.sv was successful.
# Compile of RCon.sv was successful.
# Compile of ROTWORD.sv was successful.
# Compile of SUBBYTES.sv was successful.
# Compile of aes_core_tb.sv was successful.
# Compile of aes_sbox_tb.sv was successful.
# Compile of aes_spi_tb.sv was successful.
# Compile of aes_starter.sv was successful.
# Compile of ROTWORD_tb.sv was successful.
# Compile of SHIFTROWS.sv was successful.
# Compile of SHIFTROWS_tb.sv was successful.
# Compile of XTIMES.sv was successful.
# Compile of XTIMES_tb.sv was successful.
# Compile of MIXCOLUMNS.sv was successful.
# Compile of MIXCOLUMNS_tb.sv was successful.
# Compile of CIPHER.sv was successful.
# 17 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vopt-143) Recognized 1 FSM in module "aes_core(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.aes_core_tb(fast)
# Loading work.aes_core(fast)
# Loading work.CIPHER(fast)
# Loading work.SUBBYTES(fast)
# Loading work.SHIFTROWS(fast)
# Loading work.mixcolumns(fast)
# Loading work.mixcolumn(fast)
# Loading work.galoismult(fast)
# Loading work.keyexpansion(fast)
# Loading work.RCon(fast)
# Loading work.ROTWORD(fast)
# Loading work.sbox_sync(fast)
run 1000
run 10000
# Testbench ran successfully
# ** Note: $stop    : C:/Users/ekendrick/Documents/GitHub/e155-lab7/lab07/lab07_fpga/lab7_ek/source/impl_1/aes_core_tb.sv(48)
#    Time: 7350 ns  Iteration: 1  Instance: /aes_core_tb
# Break in Module aes_core_tb at C:/Users/ekendrick/Documents/GitHub/e155-lab7/lab07/lab07_fpga/lab7_ek/source/impl_1/aes_core_tb.sv line 48
vsim -gui -voptargs=+acc work.testbench_aes_spi
# End time: 20:05:11 on Oct 27,2025, Elapsed time: 1:18:21
# Errors: 0, Warnings: 2
# vsim -gui -voptargs="+acc" work.testbench_aes_spi 
# Start time: 20:05:11 on Oct 27,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vopt-143) Recognized 1 FSM in module "aes_core(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "CIPHER(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.testbench_aes_spi(fast)
# Loading work.aes(fast)
# Loading work.aes_spi(fast)
# Loading work.aes_core(fast)
# Loading work.CIPHER(fast)
# Loading work.SUBBYTES(fast)
# Loading work.SHIFTROWS(fast)
# Loading work.mixcolumns(fast)
# Loading work.mixcolumn(fast)
# Loading work.galoismult(fast)
# Loading work.keyexpansion(fast)
# Loading work.RCon(fast)
# Loading work.ROTWORD(fast)
# Loading work.sbox_sync(fast)
add wave -position insertpoint  \
sim:/testbench_aes_spi/clk \
sim:/testbench_aes_spi/load \
sim:/testbench_aes_spi/done \
sim:/testbench_aes_spi/sck \
sim:/testbench_aes_spi/sdi \
sim:/testbench_aes_spi/sdo \
sim:/testbench_aes_spi/key \
sim:/testbench_aes_spi/plaintext \
sim:/testbench_aes_spi/cyphertext \
sim:/testbench_aes_spi/expected \
sim:/testbench_aes_spi/comb \
sim:/testbench_aes_spi/i \
sim:/testbench_aes_spi/delay
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ekendrick  Hostname: 6CJZ0R3  ProcessID: 10696
#           Attempting to use alternate WLF file "./wlftzgne9j".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftzgne9j
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.testbench_aes_spi(fast)
# Loading work.aes(fast)
# Loading work.aes_spi(fast)
# Loading work.aes_core(fast)
# Loading work.CIPHER(fast)
# Loading work.SUBBYTES(fast)
# Loading work.SHIFTROWS(fast)
# Loading work.mixcolumns(fast)
# Loading work.mixcolumn(fast)
# Loading work.galoismult(fast)
# Loading work.keyexpansion(fast)
# Loading work.RCon(fast)
# Loading work.ROTWORD(fast)
# Loading work.sbox_sync(fast)
run 1000
run 1000
run 1000
run 1000
run 10000
# Compile of keyexpansion.sv was successful.
# Compile of keyexpansion_tb.sv was successful.
# Compile of RCon.sv was successful.
# Compile of ROTWORD.sv was successful.
# Compile of SUBBYTES.sv was successful.
# Compile of aes_core_tb.sv was successful.
# Compile of aes_sbox_tb.sv was successful.
# Compile of aes_spi_tb.sv was successful.
# Compile of aes_starter.sv was successful.
# Compile of ROTWORD_tb.sv was successful.
# Compile of SHIFTROWS.sv was successful.
# Compile of SHIFTROWS_tb.sv was successful.
# Compile of XTIMES.sv was successful.
# Compile of XTIMES_tb.sv was successful.
# Compile of MIXCOLUMNS.sv was successful.
# Compile of MIXCOLUMNS_tb.sv was successful.
# Compile of CIPHER.sv was successful.
# 17 compiles, 0 failed with no errors.
restart -f
# Closing VCD file "testbench_aes_spi.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vopt-143) Recognized 1 FSM in module "CIPHER(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.testbench_aes_spi(fast)
# Loading work.aes(fast)
# Loading work.aes_spi(fast)
# Loading work.aes_core(fast)
# Loading work.CIPHER(fast)
# Loading work.SUBBYTES(fast)
# Loading work.SHIFTROWS(fast)
# Loading work.mixcolumns(fast)
# Loading work.mixcolumn(fast)
# Loading work.galoismult(fast)
# Loading work.keyexpansion(fast)
# Loading work.RCon(fast)
# Loading work.ROTWORD(fast)
# Loading work.sbox_sync(fast)
run 10000
vsim -gui -voptargs=+acc work.aes_core_tb
# End time: 20:10:03 on Oct 27,2025, Elapsed time: 0:04:52
# Errors: 0, Warnings: 2
# vsim -gui -voptargs="+acc" work.aes_core_tb 
# Start time: 20:10:03 on Oct 27,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vopt-143) Recognized 1 FSM in module "aes_core(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "CIPHER(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.aes_core_tb(fast)
# Loading work.aes_core(fast)
# Loading work.CIPHER(fast)
# Loading work.SUBBYTES(fast)
# Loading work.SHIFTROWS(fast)
# Loading work.mixcolumns(fast)
# Loading work.mixcolumn(fast)
# Loading work.galoismult(fast)
# Loading work.keyexpansion(fast)
# Loading work.RCon(fast)
# Loading work.ROTWORD(fast)
# Loading work.sbox_sync(fast)
add wave -position insertpoint  \
sim:/aes_core_tb/clk \
sim:/aes_core_tb/load \
sim:/aes_core_tb/done \
sim:/aes_core_tb/key \
sim:/aes_core_tb/plaintext \
sim:/aes_core_tb/cyphertext \
sim:/aes_core_tb/expected
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ekendrick  Hostname: 6CJZ0R3  ProcessID: 10696
#           Attempting to use alternate WLF file "./wlft87xh7n".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft87xh7n
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.aes_core_tb(fast)
# Loading work.aes_core(fast)
# Loading work.CIPHER(fast)
# Loading work.SUBBYTES(fast)
# Loading work.SHIFTROWS(fast)
# Loading work.mixcolumns(fast)
# Loading work.mixcolumn(fast)
# Loading work.galoismult(fast)
# Loading work.keyexpansion(fast)
# Loading work.RCon(fast)
# Loading work.ROTWORD(fast)
# Loading work.sbox_sync(fast)
run 10000
# Testbench ran successfully
# ** Note: $stop    : C:/Users/ekendrick/Documents/GitHub/e155-lab7/lab07/lab07_fpga/lab7_ek/source/impl_1/aes_core_tb.sv(48)
#    Time: 7450 ns  Iteration: 1  Instance: /aes_core_tb
# Break in Module aes_core_tb at C:/Users/ekendrick/Documents/GitHub/e155-lab7/lab07/lab07_fpga/lab7_ek/source/impl_1/aes_core_tb.sv line 48
# Compile of keyexpansion.sv was successful.
# Compile of keyexpansion_tb.sv was successful.
# Compile of RCon.sv was successful.
# Compile of ROTWORD.sv was successful.
# Compile of SUBBYTES.sv was successful.
# Compile of aes_core_tb.sv was successful.
# Compile of aes_sbox_tb.sv was successful.
# Compile of aes_spi_tb.sv was successful.
# Compile of aes_starter.sv was successful.
# Compile of ROTWORD_tb.sv was successful.
# Compile of SHIFTROWS.sv was successful.
# Compile of SHIFTROWS_tb.sv was successful.
# Compile of XTIMES.sv was successful.
# Compile of XTIMES_tb.sv was successful.
# Compile of MIXCOLUMNS.sv was successful.
# Compile of MIXCOLUMNS_tb.sv was successful.
# Compile of CIPHER.sv was successful.
# 17 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vopt-143) Recognized 1 FSM in module "aes_core(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.aes_core_tb(fast)
# Loading work.aes_core(fast)
# Loading work.CIPHER(fast)
# Loading work.SUBBYTES(fast)
# Loading work.SHIFTROWS(fast)
# Loading work.mixcolumns(fast)
# Loading work.mixcolumn(fast)
# Loading work.galoismult(fast)
# Loading work.keyexpansion(fast)
# Loading work.RCon(fast)
# Loading work.ROTWORD(fast)
# Loading work.sbox_sync(fast)
run 10000
# Testbench ran successfully
# ** Note: $stop    : C:/Users/ekendrick/Documents/GitHub/e155-lab7/lab07/lab07_fpga/lab7_ek/source/impl_1/aes_core_tb.sv(48)
#    Time: 7450 ns  Iteration: 1  Instance: /aes_core_tb
# Break in Module aes_core_tb at C:/Users/ekendrick/Documents/GitHub/e155-lab7/lab07/lab07_fpga/lab7_ek/source/impl_1/aes_core_tb.sv line 48
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.aes_core_tb(fast)
# Loading work.aes_core(fast)
# Loading work.CIPHER(fast)
# Loading work.SUBBYTES(fast)
# Loading work.SHIFTROWS(fast)
# Loading work.mixcolumns(fast)
# Loading work.mixcolumn(fast)
# Loading work.galoismult(fast)
# Loading work.keyexpansion(fast)
# Loading work.RCon(fast)
# Loading work.ROTWORD(fast)
# Loading work.sbox_sync(fast)
run 10000
# Testbench ran successfully
# ** Note: $stop    : C:/Users/ekendrick/Documents/GitHub/e155-lab7/lab07/lab07_fpga/lab7_ek/source/impl_1/aes_core_tb.sv(48)
#    Time: 7450 ns  Iteration: 1  Instance: /aes_core_tb
# Break in Module aes_core_tb at C:/Users/ekendrick/Documents/GitHub/e155-lab7/lab07/lab07_fpga/lab7_ek/source/impl_1/aes_core_tb.sv line 48
run 1000
# Error: cyphertext = 24cf59fbd6d8f194e92a71309a32f333, expected 3925841d02dc09fbdc118597196a0b32
# ** Note: $stop    : C:/Users/ekendrick/Documents/GitHub/e155-lab7/lab07/lab07_fpga/lab7_ek/source/impl_1/aes_core_tb.sv(48)
#    Time: 7850 ns  Iteration: 1  Instance: /aes_core_tb
# Break in Module aes_core_tb at C:/Users/ekendrick/Documents/GitHub/e155-lab7/lab07/lab07_fpga/lab7_ek/source/impl_1/aes_core_tb.sv line 48
# Compile of keyexpansion.sv was successful.
# Compile of keyexpansion_tb.sv was successful.
# Compile of RCon.sv was successful.
# Compile of ROTWORD.sv was successful.
# Compile of SUBBYTES.sv was successful.
# Compile of aes_core_tb.sv was successful.
# Compile of aes_sbox_tb.sv was successful.
# Compile of aes_spi_tb.sv was successful.
# Compile of aes_starter.sv was successful.
# Compile of ROTWORD_tb.sv was successful.
# Compile of SHIFTROWS.sv was successful.
# Compile of SHIFTROWS_tb.sv was successful.
# Compile of XTIMES.sv was successful.
# Compile of XTIMES_tb.sv was successful.
# Compile of MIXCOLUMNS.sv was successful.
# Compile of MIXCOLUMNS_tb.sv was successful.
# Compile of CIPHER.sv was successful.
# 17 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vopt-143) Recognized 1 FSM in module "aes_core(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "CIPHER(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.aes_core_tb(fast)
# Loading work.aes_core(fast)
# Loading work.CIPHER(fast)
# Loading work.SUBBYTES(fast)
# Loading work.SHIFTROWS(fast)
# Loading work.mixcolumns(fast)
# Loading work.mixcolumn(fast)
# Loading work.galoismult(fast)
# Loading work.keyexpansion(fast)
# Loading work.RCon(fast)
# Loading work.ROTWORD(fast)
# Loading work.sbox_sync(fast)
run 10000
# Testbench ran successfully
# ** Note: $stop    : C:/Users/ekendrick/Documents/GitHub/e155-lab7/lab07/lab07_fpga/lab7_ek/source/impl_1/aes_core_tb.sv(48)
#    Time: 7450 ns  Iteration: 1  Instance: /aes_core_tb
# Break in Module aes_core_tb at C:/Users/ekendrick/Documents/GitHub/e155-lab7/lab07/lab07_fpga/lab7_ek/source/impl_1/aes_core_tb.sv line 48
run 1000
# Testbench ran successfully
# ** Note: $stop    : C:/Users/ekendrick/Documents/GitHub/e155-lab7/lab07/lab07_fpga/lab7_ek/source/impl_1/aes_core_tb.sv(48)
#    Time: 7550 ns  Iteration: 1  Instance: /aes_core_tb
# Break in Module aes_core_tb at C:/Users/ekendrick/Documents/GitHub/e155-lab7/lab07/lab07_fpga/lab7_ek/source/impl_1/aes_core_tb.sv line 48
vsim -gui -voptargs=+acc work.testbench_aes_spi
# End time: 20:14:42 on Oct 27,2025, Elapsed time: 0:04:39
# Errors: 0, Warnings: 2
# vsim -gui -voptargs="+acc" work.testbench_aes_spi 
# Start time: 20:14:42 on Oct 27,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vopt-143) Recognized 1 FSM in module "aes_core(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "CIPHER(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.testbench_aes_spi(fast)
# Loading work.aes(fast)
# Loading work.aes_spi(fast)
# Loading work.aes_core(fast)
# Loading work.CIPHER(fast)
# Loading work.SUBBYTES(fast)
# Loading work.SHIFTROWS(fast)
# Loading work.mixcolumns(fast)
# Loading work.mixcolumn(fast)
# Loading work.galoismult(fast)
# Loading work.keyexpansion(fast)
# Loading work.RCon(fast)
# Loading work.ROTWORD(fast)
# Loading work.sbox_sync(fast)
add wave -position insertpoint  \
sim:/testbench_aes_spi/clk \
sim:/testbench_aes_spi/load \
sim:/testbench_aes_spi/done \
sim:/testbench_aes_spi/sck \
sim:/testbench_aes_spi/sdi \
sim:/testbench_aes_spi/sdo \
sim:/testbench_aes_spi/key \
sim:/testbench_aes_spi/plaintext \
sim:/testbench_aes_spi/cyphertext \
sim:/testbench_aes_spi/expected \
sim:/testbench_aes_spi/comb \
sim:/testbench_aes_spi/i \
sim:/testbench_aes_spi/delay
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ekendrick  Hostname: 6CJZ0R3  ProcessID: 10696
#           Attempting to use alternate WLF file "./wlftha8gce".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftha8gce
run 10000
run 10000
run 10000
run 10000
run 10000
# Testbench ran successfully
# ** Note: $stop    : C:/Users/ekendrick/Documents/GitHub/e155-lab7/lab07/lab07_fpga/lab7_ek/source/impl_1/aes_spi_tb.sv(75)
#    Time: 46750 ns  Iteration: 1  Instance: /testbench_aes_spi
# Break in Module testbench_aes_spi at C:/Users/ekendrick/Documents/GitHub/e155-lab7/lab07/lab07_fpga/lab7_ek/source/impl_1/aes_spi_tb.sv line 75
add wave -position insertpoint  \
sim:/testbench_aes_spi/clk \
sim:/testbench_aes_spi/load \
sim:/testbench_aes_spi/done \
sim:/testbench_aes_spi/sck \
sim:/testbench_aes_spi/sdi \
sim:/testbench_aes_spi/sdo \
sim:/testbench_aes_spi/key \
sim:/testbench_aes_spi/plaintext \
sim:/testbench_aes_spi/cyphertext \
sim:/testbench_aes_spi/expected \
sim:/testbench_aes_spi/comb \
sim:/testbench_aes_spi/i \
sim:/testbench_aes_spi/delay
restart -f
# Closing VCD file "testbench_aes_spi.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.testbench_aes_spi(fast)
# Loading work.aes(fast)
# Loading work.aes_spi(fast)
# Loading work.aes_core(fast)
# Loading work.CIPHER(fast)
# Loading work.SUBBYTES(fast)
# Loading work.SHIFTROWS(fast)
# Loading work.mixcolumns(fast)
# Loading work.mixcolumn(fast)
# Loading work.galoismult(fast)
# Loading work.keyexpansion(fast)
# Loading work.RCon(fast)
# Loading work.ROTWORD(fast)
# Loading work.sbox_sync(fast)
run 10000
run 10000
run 10000
run 10000
run 10000
# Testbench ran successfully
# ** Note: $stop    : C:/Users/ekendrick/Documents/GitHub/e155-lab7/lab07/lab07_fpga/lab7_ek/source/impl_1/aes_spi_tb.sv(75)
#    Time: 46750 ns  Iteration: 1  Instance: /testbench_aes_spi
# Break in Module testbench_aes_spi at C:/Users/ekendrick/Documents/GitHub/e155-lab7/lab07/lab07_fpga/lab7_ek/source/impl_1/aes_spi_tb.sv line 75
vsim -gui -voptargs=+acc work.aes_core_tb
# End time: 21:55:26 on Oct 27,2025, Elapsed time: 1:40:44
# Errors: 0, Warnings: 2
# vsim -gui -voptargs="+acc" work.aes_core_tb 
# Start time: 21:55:26 on Oct 27,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading sv_std.std
# Loading work.aes_core_tb(fast)
# Loading work.aes_core(fast)
# Loading work.CIPHER(fast)
# Loading work.SUBBYTES(fast)
# Loading work.SHIFTROWS(fast)
# Loading work.mixcolumns(fast)
# Loading work.mixcolumn(fast)
# Loading work.galoismult(fast)
# Loading work.keyexpansion(fast)
# Loading work.RCon(fast)
# Loading work.ROTWORD(fast)
# Loading work.sbox_sync(fast)
add wave -position insertpoint  \
sim:/aes_core_tb/clk \
sim:/aes_core_tb/load \
sim:/aes_core_tb/done \
sim:/aes_core_tb/key \
sim:/aes_core_tb/plaintext \
sim:/aes_core_tb/cyphertext \
sim:/aes_core_tb/expected
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ekendrick  Hostname: 6CJZ0R3  ProcessID: 10696
#           Attempting to use alternate WLF file "./wlft6ybj23".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft6ybj23
run 10000
# Testbench ran successfully
# ** Note: $stop    : C:/Users/ekendrick/Documents/GitHub/e155-lab7/lab07/lab07_fpga/lab7_ek/source/impl_1/aes_core_tb.sv(48)
#    Time: 7450 ns  Iteration: 1  Instance: /aes_core_tb
# Break in Module aes_core_tb at C:/Users/ekendrick/Documents/GitHub/e155-lab7/lab07/lab07_fpga/lab7_ek/source/impl_1/aes_core_tb.sv line 48
# End time: 22:46:28 on Oct 27,2025, Elapsed time: 0:51:02
# Errors: 0, Warnings: 3
