{"sha": "3fbf917d464160182ae77afcb0ac9b3205aead5d", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6M2ZiZjkxN2Q0NjQxNjAxODJhZTc3YWZjYjBhYzliMzIwNWFlYWQ1ZA==", "commit": {"author": {"name": "Andrew Pinski", "email": "pinskia@physics.uc.edu", "date": "2004-04-30T12:19:32Z"}, "committer": {"name": "Andrew Pinski", "email": "pinskia@gcc.gnu.org", "date": "2004-04-30T12:19:32Z"}, "message": "rs6000-power2-1.c: Change to compile only.\n\n2004-04-30  Andrew Pinski  <pinskia@physics.uc.edu>\n\n        * rs6000-power2-1.c: Change to compile only.\n        * rs6000-power2-2.c: Likewise.\n\nFrom-SVN: r81337", "tree": {"sha": "31a8e7be647cf6549d796f997d764ac7136083bf", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/31a8e7be647cf6549d796f997d764ac7136083bf"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/3fbf917d464160182ae77afcb0ac9b3205aead5d", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/3fbf917d464160182ae77afcb0ac9b3205aead5d", "html_url": "https://github.com/Rust-GCC/gccrs/commit/3fbf917d464160182ae77afcb0ac9b3205aead5d", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/3fbf917d464160182ae77afcb0ac9b3205aead5d/comments", "author": null, "committer": null, "parents": [{"sha": "78011587dfd42aca368205748602d00c6515b400", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/78011587dfd42aca368205748602d00c6515b400", "html_url": "https://github.com/Rust-GCC/gccrs/commit/78011587dfd42aca368205748602d00c6515b400"}], "stats": {"total": 9, "additions": 7, "deletions": 2}, "files": [{"sha": "6ffc75ad769ec8305b6c912a1715feb0e953f1ce", "filename": "gcc/testsuite/ChangeLog", "status": "modified", "additions": 5, "deletions": 0, "changes": 5, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/3fbf917d464160182ae77afcb0ac9b3205aead5d/gcc%2Ftestsuite%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/3fbf917d464160182ae77afcb0ac9b3205aead5d/gcc%2Ftestsuite%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2FChangeLog?ref=3fbf917d464160182ae77afcb0ac9b3205aead5d", "patch": "@@ -1,3 +1,8 @@\n+2004-04-30  Andrew Pinski  <pinskia@physics.uc.edu>\n+\n+\t* rs6000-power2-1.c: Change to compile only.\n+\t* rs6000-power2-2.c: Likewise.\n+\n 2004-04-29  Andrew Pinski  <pinskia@physics.uc.edu>\n \n \t* gcc.dg/rs6000-power2-1.c: Change the options to be more correct."}, {"sha": "7d344a93a2c8c6cdd670e64bb6d2073923b5e67f", "filename": "gcc/testsuite/gcc.dg/rs6000-power2-1.c", "status": "modified", "additions": 1, "deletions": 1, "changes": 2, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/3fbf917d464160182ae77afcb0ac9b3205aead5d/gcc%2Ftestsuite%2Fgcc.dg%2Frs6000-power2-1.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/3fbf917d464160182ae77afcb0ac9b3205aead5d/gcc%2Ftestsuite%2Fgcc.dg%2Frs6000-power2-1.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.dg%2Frs6000-power2-1.c?ref=3fbf917d464160182ae77afcb0ac9b3205aead5d", "patch": "@@ -1,4 +1,4 @@\n-/* { dg-do assemble { target powerpc-*-* rs6000-*-* }  } */\n+/* { dg-do compile { target powerpc-*-* rs6000-*-* }  } */\n /* { dg-options \"-O3 -mcpu=power2 -fno-schedule-insns -w -mhard-float\" } */\n /* This used to ICE as the peephole was not checking to see\n    if the register is a floating point one (I think this cannot"}, {"sha": "2fefbcbfb81805fa8315bc7c6a751e2fd0aa6464", "filename": "gcc/testsuite/gcc.dg/rs6000-power2-2.c", "status": "modified", "additions": 1, "deletions": 1, "changes": 2, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/3fbf917d464160182ae77afcb0ac9b3205aead5d/gcc%2Ftestsuite%2Fgcc.dg%2Frs6000-power2-2.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/3fbf917d464160182ae77afcb0ac9b3205aead5d/gcc%2Ftestsuite%2Fgcc.dg%2Frs6000-power2-2.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.dg%2Frs6000-power2-2.c?ref=3fbf917d464160182ae77afcb0ac9b3205aead5d", "patch": "@@ -1,4 +1,4 @@\n-/* { dg-do assemble { target powerpc-*-* rs6000-*-* }  } */\n+/* { dg-do compile { target powerpc-*-* rs6000-*-* }  } */\n /* { dg-options \"-O3 -mcpu=power2 -fno-schedule-insns -w -mhard-float\" } */\n /* { dg-final { scan-assembler-not \"lfd\" } } */\n /* { dg-final { scan-assembler-not \"sfd\" } } */"}]}