Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: Nexys2_top_shell.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Nexys2_top_shell.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Nexys2_top_shell"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : Nexys2_top_shell
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/C18Jacob.Orner/Documents/Schoolwork/Spring_2016/ECE_281/Labs_and_CEs/Lab3_Orner/Lab3_clock_divider.vhd" in Library work.
Architecture clock_divider of Entity clock_divider is up to date.
Compiling vhdl file "C:/Users/C18Jacob.Orner/Documents/Schoolwork/Spring_2016/ECE_281/Labs_and_CEs/Lab3_Orner/nibble_to_sseg.vhd" in Library work.
Architecture behavioral of Entity nibble_to_sseg is up to date.
Compiling vhdl file "C:/Users/C18Jacob.Orner/Documents/Schoolwork/Spring_2016/ECE_281/Labs_and_CEs/Lab3_Orner/nexys2_sseg.vhd" in Library work.
Architecture behavioral of Entity nexys2_sseg is up to date.
Compiling vhdl file "C:/Users/C18Jacob.Orner/Documents/Schoolwork/Spring_2016/ECE_281/Labs_and_CEs/Lab3_Orner/MooreElevatorController_Shell.vhd" in Library work.
Architecture behavioral of Entity mooreelevatorcontroller_shell is up to date.
Compiling vhdl file "C:/Users/C18Jacob.Orner/Documents/Schoolwork/Spring_2016/ECE_281/Labs_and_CEs/Lab3_Orner/led_to_sseg.vhd" in Library work.
Architecture behavioral of Entity led_to_sseg is up to date.
Compiling vhdl file "C:/Users/C18Jacob.Orner/Documents/Schoolwork/Spring_2016/ECE_281/Labs_and_CEs/Lab3_Orner/Nexys2_top_shell.vhd" in Library work.
Entity <nexys2_top_shell> compiled.
Entity <nexys2_top_shell> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <Nexys2_top_shell> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Clock_Divider> in library <work> (architecture <clock_divider>).

Analyzing hierarchy for entity <nibble_to_sseg> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <nexys2_sseg> in library <work> (architecture <behavioral>) with generics.
	CLOCK_IN_HZ = 50000000

Analyzing hierarchy for entity <MooreElevatorController_Shell> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <led_to_sseg> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <Nexys2_top_shell> in library <work> (Architecture <behavioral>).
Entity <Nexys2_top_shell> analyzed. Unit <Nexys2_top_shell> generated.

Analyzing Entity <Clock_Divider> in library <work> (Architecture <clock_divider>).
WARNING:Xst:819 - "C:/Users/C18Jacob.Orner/Documents/Schoolwork/Spring_2016/ECE_281/Labs_and_CEs/Lab3_Orner/Lab3_clock_divider.vhd" line 69: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <clockbus_sig>
Entity <Clock_Divider> analyzed. Unit <Clock_Divider> generated.

Analyzing Entity <nibble_to_sseg> in library <work> (Architecture <behavioral>).
Entity <nibble_to_sseg> analyzed. Unit <nibble_to_sseg> generated.

Analyzing generic Entity <nexys2_sseg> in library <work> (Architecture <behavioral>).
	CLOCK_IN_HZ = 50000000
Entity <nexys2_sseg> analyzed. Unit <nexys2_sseg> generated.

Analyzing Entity <MooreElevatorController_Shell> in library <work> (Architecture <behavioral>).
Entity <MooreElevatorController_Shell> analyzed. Unit <MooreElevatorController_Shell> generated.

Analyzing Entity <led_to_sseg> in library <work> (Architecture <behavioral>).
Entity <led_to_sseg> analyzed. Unit <led_to_sseg> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <Clock_Divider>.
    Related source file is "C:/Users/C18Jacob.Orner/Documents/Schoolwork/Spring_2016/ECE_281/Labs_and_CEs/Lab3_Orner/Lab3_clock_divider.vhd".
WARNING:Xst:737 - Found 1-bit latch for signal <resetclk>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 27-bit up counter for signal <clockbus_sig>.
    Summary:
	inferred   1 Counter(s).
Unit <Clock_Divider> synthesized.


Synthesizing Unit <nibble_to_sseg>.
    Related source file is "C:/Users/C18Jacob.Orner/Documents/Schoolwork/Spring_2016/ECE_281/Labs_and_CEs/Lab3_Orner/nibble_to_sseg.vhd".
    Found 16x7-bit ROM for signal <nibble$rom0000>.
    Summary:
	inferred   1 ROM(s).
Unit <nibble_to_sseg> synthesized.


Synthesizing Unit <nexys2_sseg>.
    Related source file is "C:/Users/C18Jacob.Orner/Documents/Schoolwork/Spring_2016/ECE_281/Labs_and_CEs/Lab3_Orner/nexys2_sseg.vhd".
    Found finite state machine <FSM_0> for signal <state_reg>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 1                                              |
    | Outputs            | 8                                              |
    | Clock              | clk                       (rising_edge)        |
    | Power Up State     | s0                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 21-bit adder for signal <count_next$addsub0000> created at line 47.
    Found 21-bit register for signal <count_reg>.
    Found 4-bit register for signal <sel_reg>.
    Found 8-bit register for signal <sseg_reg>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  33 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <nexys2_sseg> synthesized.


Synthesizing Unit <MooreElevatorController_Shell>.
    Related source file is "C:/Users/C18Jacob.Orner/Documents/Schoolwork/Spring_2016/ECE_281/Labs_and_CEs/Lab3_Orner/MooreElevatorController_Shell.vhd".
    Found finite state machine <FSM_1> for signal <floor_state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 24                                             |
    | Inputs             | 2                                              |
    | Outputs            | 4                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | floor1                                         |
    | Power Up State     | floor1                                         |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <MooreElevatorController_Shell> synthesized.


Synthesizing Unit <led_to_sseg>.
    Related source file is "C:/Users/C18Jacob.Orner/Documents/Schoolwork/Spring_2016/ECE_281/Labs_and_CEs/Lab3_Orner/led_to_sseg.vhd".
    Found finite state machine <FSM_2> for signal <led_state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 24                                             |
    | Inputs             | 2                                              |
    | Outputs            | 8                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | led1                                           |
    | Power Up State     | led1                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <led_to_sseg> synthesized.


Synthesizing Unit <Nexys2_top_shell>.
    Related source file is "C:/Users/C18Jacob.Orner/Documents/Schoolwork/Spring_2016/ECE_281/Labs_and_CEs/Lab3_Orner/Nexys2_top_shell.vhd".
WARNING:Xst:647 - Input <btn<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <switch<7:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <nibble1> is used but never assigned. This sourceless signal will be automatically connected to value 0000.
WARNING:Xst:646 - Signal <ClockBus_sig<26>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ClockBus_sig<24>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ClockBus_sig<22:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <Nexys2_top_shell> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 4
 16x7-bit ROM                                          : 4
# Adders/Subtractors                                   : 1
 21-bit adder                                          : 1
# Counters                                             : 1
 27-bit up counter                                     : 1
# Registers                                            : 3
 21-bit register                                       : 1
 4-bit register                                        : 1
 8-bit register                                        : 1
# Latches                                              : 1
 1-bit latch                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <Inst_led_to_sseg/led_state/FSM> on signal <led_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 led1  | 000
 led2  | 001
 led3  | 010
 led4  | 011
 led5  | 100
 led6  | 101
 led7  | 110
 led8  | 111
-------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <Inst_MooreElevatorController_Shell/floor_state/FSM> on signal <floor_state[1:3]> with gray encoding.
--------------------
 State  | Encoding
--------------------
 floor1 | 000
 floor2 | 001
 floor3 | 011
 floor4 | 010
 floor5 | 110
 floor6 | 111
 floor7 | 101
 floor8 | 100
--------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <nexys2_sseg_label/state_reg/FSM> on signal <state_reg[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 s0    | 00
 s1    | 01
 s2    | 11
 s3    | 10
-------------------
WARNING:Xst:1426 - The value init of the FF/Latch 0 hinder the constant cleaning in the block resetclk.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1710 - FF/Latch <sseg_reg_7> (without init value) has a constant value of 0 in block <nexys2_sseg_label>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 3
# ROMs                                                 : 4
 16x7-bit ROM                                          : 4
# Adders/Subtractors                                   : 1
 21-bit adder                                          : 1
# Counters                                             : 1
 27-bit up counter                                     : 1
# Registers                                            : 33
 Flip-Flops                                            : 33
# Latches                                              : 1
 1-bit latch                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1989 - Unit <Nexys2_top_shell>: instances <sseg1>, <sseg2> of unit <nibble_to_sseg> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <Nexys2_top_shell>: instances <sseg1>, <sseg3> of unit <nibble_to_sseg> are equivalent, second instance is removed
WARNING:Xst:1710 - FF/Latch <sseg_reg_7> (without init value) has a constant value of 0 in block <nexys2_sseg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1426 - The value init of the FF/Latch Clock_Divider_Label/resetclk hinder the constant cleaning in the block Nexys2_top_shell.
   You should achieve better results by setting this init to 0.
WARNING:Xst:2677 - Node <Clock_Divider_Label/clockbus_sig_26> of sequential type is unconnected in block <Nexys2_top_shell>.

Optimizing unit <Nexys2_top_shell> ...

Optimizing unit <nexys2_sseg> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Nexys2_top_shell, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 66
 Flip-Flops                                            : 66

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Nexys2_top_shell.ngr
Top Level Output File Name         : Nexys2_top_shell
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 33

Cell Usage :
# BELS                             : 180
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 46
#      LUT2                        : 8
#      LUT3                        : 14
#      LUT4                        : 9
#      MUXCY                       : 51
#      VCC                         : 1
#      XORCY                       : 47
# FlipFlops/Latches                : 67
#      FD                          : 3
#      FDC                         : 26
#      FDE                         : 2
#      FDR                         : 33
#      FDS                         : 2
#      LD                          : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 23
#      IBUF                        : 3
#      OBUF                        : 20
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                       43  out of   4656     0%  
 Number of Slice Flip Flops:             67  out of   9312     0%  
 Number of 4 input LUTs:                 80  out of   9312     0%  
 Number of IOs:                          33
 Number of bonded IOBs:                  24  out of    232    10%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+--------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                        | Load  |
-----------------------------------+--------------------------------------------------------------+-------+
Clock_Divider_Label/resetclk       | NONE(Clock_Divider_Label/resetclk)                           | 1     |
clk_50m                            | BUFGP                                                        | 60    |
Clock_Divider_Label/clockbus_sig_23| NONE(Inst_led_to_sseg/led_state_FSM_FFd3)                    | 3     |
Clock_Divider_Label/clockbus_sig_25| NONE(Inst_MooreElevatorController_Shell/floor_state_FSM_FFd3)| 3     |
-----------------------------------+--------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
------------------------------------------------------------+-----------------------------------------+-------+
Control Signal                                              | Buffer(FF name)                         | Load  |
------------------------------------------------------------+-----------------------------------------+-------+
Clock_Divider_Label/resetclk(Clock_Divider_Label/resetclk:Q)| NONE(Clock_Divider_Label/clockbus_sig_0)| 26    |
------------------------------------------------------------+-----------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 6.616ns (Maximum Frequency: 151.157MHz)
   Minimum input arrival time before clock: 4.233ns
   Maximum output required time after clock: 5.919ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_50m'
  Clock period: 6.616ns (frequency: 151.157MHz)
  Total number of paths / destination ports: 1320 / 84
-------------------------------------------------------------------------
Delay:               6.616ns (Levels of Logic = 8)
  Source:            nexys2_sseg_label/count_reg_4 (FF)
  Destination:       nexys2_sseg_label/sseg_reg_6 (FF)
  Source Clock:      clk_50m rising
  Destination Clock: clk_50m rising

  Data Path: nexys2_sseg_label/count_reg_4 to nexys2_sseg_label/sseg_reg_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.591   0.622  nexys2_sseg_label/count_reg_4 (nexys2_sseg_label/count_reg_4)
     LUT1:I0->O            1   0.704   0.000  nexys2_sseg_label/state_reg_cmp_eq0000_wg_cy<0>_rt (nexys2_sseg_label/state_reg_cmp_eq0000_wg_cy<0>_rt)
     MUXCY:S->O            1   0.464   0.000  nexys2_sseg_label/state_reg_cmp_eq0000_wg_cy<0> (nexys2_sseg_label/state_reg_cmp_eq0000_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  nexys2_sseg_label/state_reg_cmp_eq0000_wg_cy<1> (nexys2_sseg_label/state_reg_cmp_eq0000_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  nexys2_sseg_label/state_reg_cmp_eq0000_wg_cy<2> (nexys2_sseg_label/state_reg_cmp_eq0000_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  nexys2_sseg_label/state_reg_cmp_eq0000_wg_cy<3> (nexys2_sseg_label/state_reg_cmp_eq0000_wg_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  nexys2_sseg_label/state_reg_cmp_eq0000_wg_cy<4> (nexys2_sseg_label/state_reg_cmp_eq0000_wg_cy<4>)
     MUXCY:CI->O          27   0.331   1.296  nexys2_sseg_label/state_reg_cmp_eq0000_wg_cy<5> (nexys2_sseg_label/state_reg_cmp_eq0000)
     LUT3:I2->O            8   0.704   0.757  nexys2_sseg_label/state_reg_FSM_Out71 (nexys2_sseg_label/sel_next<0>)
     FDS:S                     0.911          nexys2_sseg_label/sseg_reg_6
    ----------------------------------------
    Total                      6.616ns (3.941ns logic, 2.675ns route)
                                       (59.6% logic, 40.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clock_Divider_Label/clockbus_sig_23'
  Clock period: 3.645ns (frequency: 274.348MHz)
  Total number of paths / destination ports: 6 / 3
-------------------------------------------------------------------------
Delay:               3.645ns (Levels of Logic = 2)
  Source:            Inst_led_to_sseg/led_state_FSM_FFd3 (FF)
  Destination:       Inst_led_to_sseg/led_state_FSM_FFd1 (FF)
  Source Clock:      Clock_Divider_Label/clockbus_sig_23 rising
  Destination Clock: Clock_Divider_Label/clockbus_sig_23 rising

  Data Path: Inst_led_to_sseg/led_state_FSM_FFd3 to Inst_led_to_sseg/led_state_FSM_FFd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              7   0.591   0.883  Inst_led_to_sseg/led_state_FSM_FFd3 (Inst_led_to_sseg/led_state_FSM_FFd3)
     LUT3:I0->O            1   0.704   0.455  Inst_led_to_sseg/led_state_FSM_FFd1-In_SW0 (N16)
     LUT3:I2->O            1   0.704   0.000  Inst_led_to_sseg/led_state_FSM_FFd1-In (Inst_led_to_sseg/led_state_FSM_FFd1-In)
     FDR:D                     0.308          Inst_led_to_sseg/led_state_FSM_FFd1
    ----------------------------------------
    Total                      3.645ns (2.307ns logic, 1.338ns route)
                                       (63.3% logic, 36.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clock_Divider_Label/clockbus_sig_25'
  Clock period: 3.784ns (frequency: 264.271MHz)
  Total number of paths / destination ports: 9 / 3
-------------------------------------------------------------------------
Delay:               3.784ns (Levels of Logic = 2)
  Source:            Inst_MooreElevatorController_Shell/floor_state_FSM_FFd1 (FF)
  Destination:       Inst_MooreElevatorController_Shell/floor_state_FSM_FFd3 (FF)
  Source Clock:      Clock_Divider_Label/clockbus_sig_25 rising
  Destination Clock: Clock_Divider_Label/clockbus_sig_25 rising

  Data Path: Inst_MooreElevatorController_Shell/floor_state_FSM_FFd1 to Inst_MooreElevatorController_Shell/floor_state_FSM_FFd3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              9   0.591   0.995  Inst_MooreElevatorController_Shell/floor_state_FSM_FFd1 (Inst_MooreElevatorController_Shell/floor_state_FSM_FFd1)
     LUT2:I0->O            2   0.704   0.482  Inst_MooreElevatorController_Shell/floor_state_FSM_FFd3-In11 (Inst_MooreElevatorController_Shell/floor_state_FSM_N0)
     LUT4:I2->O            1   0.704   0.000  Inst_MooreElevatorController_Shell/floor_state_FSM_FFd3-In1 (Inst_MooreElevatorController_Shell/floor_state_FSM_FFd3-In)
     FDR:D                     0.308          Inst_MooreElevatorController_Shell/floor_state_FSM_FFd3
    ----------------------------------------
    Total                      3.784ns (2.307ns logic, 1.477ns route)
                                       (61.0% logic, 39.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clock_Divider_Label/clockbus_sig_23'
  Total number of paths / destination ports: 8 / 6
-------------------------------------------------------------------------
Offset:              4.011ns (Levels of Logic = 3)
  Source:            switch<0> (PAD)
  Destination:       Inst_led_to_sseg/led_state_FSM_FFd1 (FF)
  Destination Clock: Clock_Divider_Label/clockbus_sig_23 rising

  Data Path: switch<0> to Inst_led_to_sseg/led_state_FSM_FFd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.218   0.622  switch_0_IBUF (switch_0_IBUF)
     LUT3:I2->O            1   0.704   0.455  Inst_led_to_sseg/led_state_FSM_FFd1-In_SW0 (N16)
     LUT3:I2->O            1   0.704   0.000  Inst_led_to_sseg/led_state_FSM_FFd1-In (Inst_led_to_sseg/led_state_FSM_FFd1-In)
     FDR:D                     0.308          Inst_led_to_sseg/led_state_FSM_FFd1
    ----------------------------------------
    Total                      4.011ns (2.934ns logic, 1.077ns route)
                                       (73.1% logic, 26.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clock_Divider_Label/clockbus_sig_25'
  Total number of paths / destination ports: 9 / 6
-------------------------------------------------------------------------
Offset:              4.233ns (Levels of Logic = 3)
  Source:            switch<1> (PAD)
  Destination:       Inst_MooreElevatorController_Shell/floor_state_FSM_FFd1 (FF)
  Destination Clock: Clock_Divider_Label/clockbus_sig_25 rising

  Data Path: switch<1> to Inst_MooreElevatorController_Shell/floor_state_FSM_FFd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   1.218   0.844  switch_1_IBUF (switch_1_IBUF)
     LUT2:I0->O            1   0.704   0.455  Inst_MooreElevatorController_Shell/floor_state_FSM_FFd1-In_SW0 (N14)
     LUT4:I2->O            1   0.704   0.000  Inst_MooreElevatorController_Shell/floor_state_FSM_FFd1-In (Inst_MooreElevatorController_Shell/floor_state_FSM_FFd1-In)
     FDR:D                     0.308          Inst_MooreElevatorController_Shell/floor_state_FSM_FFd1
    ----------------------------------------
    Total                      4.233ns (2.934ns logic, 1.299ns route)
                                       (69.3% logic, 30.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_50m'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              4.283ns (Levels of Logic = 1)
  Source:            nexys2_sseg_label/sel_reg_3 (FF)
  Destination:       SSEG_AN<3> (PAD)
  Source Clock:      clk_50m rising

  Data Path: nexys2_sseg_label/sel_reg_3 to SSEG_AN<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.591   0.420  nexys2_sseg_label/sel_reg_3 (nexys2_sseg_label/sel_reg_3)
     OBUF:I->O                 3.272          SSEG_AN_3_OBUF (SSEG_AN<3>)
    ----------------------------------------
    Total                      4.283ns (3.863ns logic, 0.420ns route)
                                       (90.2% logic, 9.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clock_Divider_Label/clockbus_sig_23'
  Total number of paths / destination ports: 17 / 7
-------------------------------------------------------------------------
Offset:              5.919ns (Levels of Logic = 2)
  Source:            Inst_led_to_sseg/led_state_FSM_FFd2 (FF)
  Destination:       LED<6> (PAD)
  Source Clock:      Clock_Divider_Label/clockbus_sig_23 rising

  Data Path: Inst_led_to_sseg/led_state_FSM_FFd2 to LED<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              8   0.591   0.932  Inst_led_to_sseg/led_state_FSM_FFd2 (Inst_led_to_sseg/led_state_FSM_FFd2)
     LUT2:I0->O            1   0.704   0.420  Inst_led_to_sseg/led_state_FSM_Out51 (LED_2_OBUF)
     OBUF:I->O                 3.272          LED_2_OBUF (LED<2>)
    ----------------------------------------
    Total                      5.919ns (4.567ns logic, 1.352ns route)
                                       (77.2% logic, 22.8% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 4.62 secs
 
--> 

Total memory usage is 264524 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   15 (   0 filtered)
Number of infos    :    1 (   0 filtered)

