INFO: [VRFC 10-163] Analyzing VHDL file "C:/fpga_course_logtel_2025/internet_tutorials/VGA_from_youtube/VGA_from_youtube.srcs/sources_1/new/clock_devider.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'clock_devider'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/fpga_course_logtel_2025/internet_tutorials/VGA_from_youtube/VGA_from_youtube.srcs/sources_1/new/horizontal_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'horizontal_counter'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/fpga_course_logtel_2025/internet_tutorials/VGA_from_youtube/VGA_from_youtube.srcs/sources_1/new/vertical_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'vertical_counter'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/fpga_course_logtel_2025/internet_tutorials/VGA_from_youtube/VGA_from_youtube.srcs/sources_1/new/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/fpga_course_logtel_2025/internet_tutorials/VGA_from_youtube/VGA_from_youtube.srcs/sim_1/imports/new/testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'testbench'
