#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Sun Sep  4 11:27:05 2022
# Process ID: 12840
# Current directory: /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/design_1_rgb_to_yuv422_0_synth_1
# Command line: vivado -log design_1_rgb_to_yuv422_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_rgb_to_yuv422_0.tcl
# Log file: /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/design_1_rgb_to_yuv422_0_synth_1/design_1_rgb_to_yuv422_0.vds
# Journal file: /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/design_1_rgb_to_yuv422_0_synth_1/vivado.jou
# Running On: benchmarker-HP-ZBook-Fury-15-G7-Mobile-Workstation, OS: Linux, CPU Frequency: 4260.208 MHz, CPU Physical cores: 6, Host memory: 33229 MB
#-----------------------------------------------------------
source design_1_rgb_to_yuv422_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/benchmarker/vivado_bsp/vivado-library'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/benchmarker/FPGAProject/ip_repo/sobel_v1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.1/data/ip'.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_1_rgb_to_yuv422_0, cache-ID = 4313dfe4c4106775.
INFO: [Common 17-206] Exiting Vivado at Sun Sep  4 11:27:17 2022...
