<dec f='llvm/llvm/include/llvm/MC/MCSubtargetInfo.h' l='156' type='const llvm::MCSchedModel &amp; llvm::MCSubtargetInfo::getSchedModelForCPU(llvm::StringRef CPU) const'/>
<doc f='llvm/llvm/include/llvm/MC/MCSubtargetInfo.h' l='155'>/// Get the machine model of a CPU.</doc>
<use f='llvm/llvm/lib/MC/MCSubtargetInfo.cpp' l='212' u='c' c='_ZN4llvm15MCSubtargetInfo19InitMCProcessorInfoENS_9StringRefES1_S1_'/>
<def f='llvm/llvm/lib/MC/MCSubtargetInfo.cpp' l='306' ll='322' type='const llvm::MCSchedModel &amp; llvm::MCSubtargetInfo::getSchedModelForCPU(llvm::StringRef CPU) const'/>
<use f='llvm/llvm/lib/MC/MCSubtargetInfo.cpp' l='326' u='c' c='_ZNK4llvm15MCSubtargetInfo23getInstrItineraryForCPUENS_9StringRefE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMSubtarget.cpp' l='201' u='c' c='_ZN4llvm12ARMSubtarget21initSubtargetFeaturesENS_9StringRefES1_'/>
