# compile verilog/system verilog design source files
verilog xil_defaultlib  "Egg_timer_func_synth.v" --include "../../../../Egg_timer.srcs/sources_1/ip/clk_wiz_0"

# Do not sort compile order
nosort
