[02/17 22:39:09      0] 
[02/17 22:39:09      0] Cadence Innovus(TM) Implementation System.
[02/17 22:39:09      0] Copyright 2015 Cadence Design Systems, Inc. All rights reserved worldwide.
[02/17 22:39:09      0] 
[02/17 22:39:09      0] Version:	v15.23-s045_1, built Fri Apr 22 12:32:52 PDT 2016
[02/17 22:39:09      0] Options:	
[02/17 22:39:09      0] Date:		Mon Feb 17 22:39:09 2025
[02/17 22:39:09      0] Host:		ieng6-ece-17.ucsd.edu (x86_64 w/Linux 3.10.0-1160.119.1.el7.x86_64) (4cores*8cpus*Intel(R) Xeon(R) Gold 5220 CPU @ 2.20GHz 25344KB)
[02/17 22:39:09      0] OS:		CentOS Linux release 7.9.2009 (Core)
[02/17 22:39:09      0] 
[02/17 22:39:09      0] License:
[02/17 22:39:09      0] 		invs	Innovus Implementation System	15.2	checkout succeeded
[02/17 22:39:09      0] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[02/17 22:39:10      0] **ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE
[02/17 22:39:10      0] 
[02/17 22:39:10      0] **ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)
[02/17 22:39:10      0] 
[02/17 22:39:10      0] **ERROR: (IMPOAX-142):	OA features will be disabled in this session.
[02/17 22:39:10      0] 
[02/17 22:39:19      8] @(#)CDS: Innovus v15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
[02/17 22:39:19      8] @(#)CDS: NanoRoute 15.23-s045_1 NR160414-1105/15_23-UB (database version 2.30, 317.6.1) {superthreading v1.26}
[02/17 22:39:19      8] @(#)CDS: AAE 15.23-s014 (64bit) 04/22/2016 (Linux 2.6.18-194.el5)
[02/17 22:39:19      8] @(#)CDS: CTE 15.23-s022_1 () Apr 22 2016 09:38:45 ( )
[02/17 22:39:19      8] @(#)CDS: SYNTECH 15.23-s008_1 () Apr 12 2016 21:52:59 ( )
[02/17 22:39:19      8] @(#)CDS: CPE v15.23-s045
[02/17 22:39:19      8] @(#)CDS: IQRC/TQRC 15.1.4-s213 (64bit) Tue Feb  9 17:31:28 PST 2016 (Linux 2.6.18-194.el5)
[02/17 22:39:19      8] @(#)CDS: OA 22.50-p036 Tue Nov  3 09:29:52 2015
[02/17 22:39:19      8] @(#)CDS: SGN 10.10-p124 (19-Aug-2014) (64 bit executable)
[02/17 22:39:19      8] @(#)CDS: RCDB 11.7
[02/17 22:39:19      8] --- Running on ieng6-ece-17.ucsd.edu (x86_64 w/Linux 3.10.0-1160.119.1.el7.x86_64) (4cores*8cpus*Intel(R) Xeon(R) Gold 5220 CPU @ 2.20GHz 25344KB) ---
[02/17 22:39:19      8] Create and set the environment variable TMPDIR to /tmp/innovus_temp_29147_ieng6-ece-17.ucsd.edu_ttalapaneni_IR5P9z.

[02/17 22:39:19      8] 
[02/17 22:39:19      8] **INFO:  MMMC transition support version v31-84 
[02/17 22:39:19      8] 
[02/17 22:39:19      8] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[02/17 22:39:19      8] <CMD> suppressMessage ENCEXT-2799
[02/17 22:39:19      8] <CMD> getDrawView
[02/17 22:39:19      8] <CMD> loadWorkspace -name Physical
[02/17 22:39:19      9] <CMD> win
[02/17 22:41:40     27] <CMD> set init_pwr_net VDD
[02/17 22:41:40     27] <CMD> set init_gnd_net VSS
[02/17 22:41:40     27] <CMD> set init_verilog ./netlist/fullchip.out.v
[02/17 22:41:40     27] <CMD> set init_design_netlisttype Verilog
[02/17 22:41:40     27] <CMD> set init_design_settop 1
[02/17 22:41:40     27] <CMD> set init_top_cell fullchip
[02/17 22:41:40     27] <CMD> set init_lef_file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef
[02/17 22:41:40     27] <CMD> create_library_set -name WC_LIB -timing $worst_timing_lib
[02/17 22:41:40     27] <CMD> create_library_set -name BC_LIB -timing $best_timing_lib
[02/17 22:41:40     27] <CMD> create_rc_corner -name Cmax -cap_table $worst_captbl -T 125
[02/17 22:41:40     28] <CMD> create_rc_corner -name Cmin -cap_table $best_captbl -T -40
[02/17 22:41:40     28] <CMD> create_delay_corner -name WC -library_set WC_LIB -rc_corner Cmax
[02/17 22:41:40     28] <CMD> create_delay_corner -name BC -library_set BC_LIB -rc_corner Cmin
[02/17 22:41:40     28] <CMD> create_constraint_mode -name CON -sdc_file [list $sdc]
[02/17 22:41:40     28] <CMD> create_analysis_view -name WC_VIEW -delay_corner WC -constraint_mode CON
[02/17 22:41:40     28] <CMD> create_analysis_view -name BC_VIEW -delay_corner BC -constraint_mode CON
[02/17 22:41:40     28] <CMD> init_design -setup WC_VIEW -hold BC_VIEW
[02/17 22:41:40     28] **ERROR: (IMPOAX-820):	The OA features are disabled in the current session of Innovus because the oax shared library could not be loaded properly. This could be because your installation was not properly configured. To enable OA features, exit the current session and re-launch Innovus either after fixing your installation by running the Configure Installation phase, or after setting the OA_HOME variable to point to a proper OA installation. Check the "OpenAccess Installation and Configuration Guide" manual for more information.
[02/17 22:41:40     28] 
[02/17 22:41:40     28] **ERROR: (IMPOAX-850):	oaxCreateCdsLibArray command cannot be run as OA features are disabled in this session.
[02/17 22:41:40     28] 
[02/17 22:41:40     28] Loading LEF file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef ...
[02/17 22:41:40     28] WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
[02/17 22:41:40     28] The LEF parser will ignore this statement.
[02/17 22:41:40     28] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 28.
[02/17 22:41:40     28] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[02/17 22:41:40     28] The LEF parser will ignore this statement.
[02/17 22:41:40     28] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 867.
[02/17 22:41:40     28] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[02/17 22:41:40     28] The LEF parser will ignore this statement.
[02/17 22:41:40     28] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 877.
[02/17 22:41:40     28] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[02/17 22:41:40     28] The LEF parser will ignore this statement.
[02/17 22:41:40     28] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1014.
[02/17 22:41:40     28] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[02/17 22:41:40     28] The LEF parser will ignore this statement.
[02/17 22:41:40     28] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1024.
[02/17 22:41:40     28] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[02/17 22:41:40     28] The LEF parser will ignore this statement.
[02/17 22:41:40     28] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1161.
[02/17 22:41:40     28] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[02/17 22:41:40     28] The LEF parser will ignore this statement.
[02/17 22:41:40     28] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1171.
[02/17 22:41:40     28] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[02/17 22:41:40     28] The LEF parser will ignore this statement.
[02/17 22:41:40     28] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1308.
[02/17 22:41:40     28] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[02/17 22:41:40     28] The LEF parser will ignore this statement.
[02/17 22:41:40     28] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1318.
[02/17 22:41:40     28] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[02/17 22:41:40     28] The LEF parser will ignore this statement.
[02/17 22:41:40     28] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1372.
[02/17 22:41:40     28] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[02/17 22:41:40     28] The LEF parser will ignore this statement.
[02/17 22:41:40     28] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1383.
[02/17 22:41:40     28] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[02/17 22:41:40     28] The LEF parser will ignore this statement.
[02/17 22:41:40     28] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1604.
[02/17 22:41:40     28] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[02/17 22:41:40     28] The LEF parser will ignore this statement.
[02/17 22:41:40     28] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1614.
[02/17 22:41:40     28] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[02/17 22:41:40     28] The LEF parser will ignore this statement.
[02/17 22:41:40     28] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1769.
[02/17 22:41:40     28] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[02/17 22:41:40     28] The LEF parser will ignore this statement.
[02/17 22:41:40     28] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1771.
[02/17 22:41:40     28] WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
[02/17 22:41:40     28] The LEF parser will ignore this statement.
[02/17 22:41:40     28] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1772.
[02/17 22:41:40     28] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[02/17 22:41:40     28] The LEF parser will ignore this statement.
[02/17 22:41:40     28] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1776.
[02/17 22:41:40     28] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[02/17 22:41:40     28] The LEF parser will ignore this statement.
[02/17 22:41:40     28] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1778.
[02/17 22:41:40     28] WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
[02/17 22:41:40     28] The LEF parser will ignore this statement.
[02/17 22:41:40     28] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1779.
[02/17 22:41:40     28] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[02/17 22:41:40     28] The LEF parser will ignore this statement.
[02/17 22:41:40     28] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1783.
[02/17 22:41:40     28] Set DBUPerIGU to M2 pitch 400.
[02/17 22:41:40     28] **WARN: (IMPLF-200):	Pin 'I' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/17 22:41:40     28] Type 'man IMPLF-200' for more detail.
[02/17 22:41:40     28] 
[02/17 22:41:40     28] viaInitial starts at Mon Feb 17 22:41:40 2025
viaInitial ends at Mon Feb 17 22:41:40 2025
Reading WC_LIB timing library '/home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib' ...
[02/17 22:41:40     28] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D0' is not defined in the library.
[02/17 22:41:40     28] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D1' is not defined in the library.
[02/17 22:41:40     28] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D2' is not defined in the library.
[02/17 22:41:40     28] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D4' is not defined in the library.
[02/17 22:41:40     28] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D8' is not defined in the library.
[02/17 22:41:40     28] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2XD1' is not defined in the library.
[02/17 22:41:40     28] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D0' is not defined in the library.
[02/17 22:41:40     28] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D1' is not defined in the library.
[02/17 22:41:40     28] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D2' is not defined in the library.
[02/17 22:41:40     28] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D4' is not defined in the library.
[02/17 22:41:40     28] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D8' is not defined in the library.
[02/17 22:41:40     28] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3XD1' is not defined in the library.
[02/17 22:41:40     28] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D0' is not defined in the library.
[02/17 22:41:40     28] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D1' is not defined in the library.
[02/17 22:41:40     28] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D2' is not defined in the library.
[02/17 22:41:40     28] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D4' is not defined in the library.
[02/17 22:41:40     28] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D8' is not defined in the library.
[02/17 22:41:40     28] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4XD1' is not defined in the library.
[02/17 22:41:40     28] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D0' is not defined in the library.
[02/17 22:41:40     28] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D1' is not defined in the library.
[02/17 22:41:40     28] Message <TECHLIB-436> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this.
[02/17 22:41:41     29] Read 811 cells in library 'tcbn65gpluswc' 
[02/17 22:41:41     29] Reading BC_LIB timing library '/home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gplusbc.lib' ...
[02/17 22:41:42     30] Read 811 cells in library 'tcbn65gplusbc' 
[02/17 22:41:42     30] *** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.51min, fe_real=2.55min, fe_mem=471.2M) ***
[02/17 22:41:42     30] *** Begin netlist parsing (mem=471.2M) ***
[02/17 22:41:42     30] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D4' is defined in LEF but not in the timing library.
[02/17 22:41:42     30] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D4' is defined in LEF but not in the timing library.
[02/17 22:41:42     30] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D2' is defined in LEF but not in the timing library.
[02/17 22:41:42     30] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D2' is defined in LEF but not in the timing library.
[02/17 22:41:42     30] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D1' is defined in LEF but not in the timing library.
[02/17 22:41:42     30] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D1' is defined in LEF but not in the timing library.
[02/17 22:41:42     30] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D0' is defined in LEF but not in the timing library.
[02/17 22:41:42     30] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D0' is defined in LEF but not in the timing library.
[02/17 22:41:42     30] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D4' is defined in LEF but not in the timing library.
[02/17 22:41:42     30] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D4' is defined in LEF but not in the timing library.
[02/17 22:41:42     30] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D2' is defined in LEF but not in the timing library.
[02/17 22:41:42     30] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D2' is defined in LEF but not in the timing library.
[02/17 22:41:42     30] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D1' is defined in LEF but not in the timing library.
[02/17 22:41:42     30] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D1' is defined in LEF but not in the timing library.
[02/17 22:41:42     30] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D0' is defined in LEF but not in the timing library.
[02/17 22:41:42     30] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D0' is defined in LEF but not in the timing library.
[02/17 22:41:42     30] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D4' is defined in LEF but not in the timing library.
[02/17 22:41:42     30] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D4' is defined in LEF but not in the timing library.
[02/17 22:41:42     30] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D2' is defined in LEF but not in the timing library.
[02/17 22:41:42     30] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D2' is defined in LEF but not in the timing library.
[02/17 22:41:42     30] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[02/17 22:41:42     30] To increase the message display limit, refer to the product command reference manual.
[02/17 22:41:42     30] Created 811 new cells from 2 timing libraries.
[02/17 22:41:42     30] Reading netlist ...
[02/17 22:41:42     30] Backslashed names will retain backslash and a trailing blank character.
[02/17 22:41:42     30] Reading verilog netlist './netlist/fullchip.out.v'
[02/17 22:41:43     30] 
[02/17 22:41:43     30] *** Memory Usage v#1 (Current mem = 479.238M, initial mem = 149.258M) ***
[02/17 22:41:43     30] *** End netlist parsing (cpu=0:00:00.2, real=0:00:01.0, mem=479.2M) ***
[02/17 22:41:43     30] Set top cell to fullchip.
[02/17 22:41:43     30] Hooked 1622 DB cells to tlib cells.
[02/17 22:41:43     30] Starting recursive module instantiation check.
[02/17 22:41:43     30] No recursion found.
[02/17 22:41:43     30] Building hierarchical netlist for Cell fullchip ...
[02/17 22:41:43     31] *** Netlist is unique.
[02/17 22:41:43     31] ** info: there are 1752 modules.
[02/17 22:41:43     31] ** info: there are 23281 stdCell insts.
[02/17 22:41:43     31] 
[02/17 22:41:43     31] *** Memory Usage v#1 (Current mem = 547.070M, initial mem = 149.258M) ***
[02/17 22:41:43     31] **WARN: (IMPFP-3961):	The techSite 'dcore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[02/17 22:41:43     31] Type 'man IMPFP-3961' for more detail.
[02/17 22:41:43     31] **WARN: (IMPFP-3961):	The techSite 'ccore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[02/17 22:41:43     31] Type 'man IMPFP-3961' for more detail.
[02/17 22:41:43     31] Set Default Net Delay as 1000 ps.
[02/17 22:41:43     31] Set Default Net Load as 0.5 pF. 
[02/17 22:41:43     31] Set Default Input Pin Transition as 0.1 ps.
[02/17 22:41:43     31] Initializing multi-corner RC extraction with 2 active RC Corners ...
[02/17 22:41:43     31] Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
[02/17 22:41:43     31] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[02/17 22:41:43     31] **WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[02/17 22:41:43     31] **WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
[02/17 22:41:43     31] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[02/17 22:41:43     31] Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable ...
[02/17 22:41:43     31] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[02/17 22:41:43     31] **WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[02/17 22:41:43     31] **WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
[02/17 22:41:43     31] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[02/17 22:41:43     31] Importing multi-corner RC tables ... 
[02/17 22:41:43     31] Summary of Active RC-Corners : 
[02/17 22:41:43     31]  
[02/17 22:41:43     31]  Analysis View: WC_VIEW
[02/17 22:41:43     31]     RC-Corner Name        : Cmax
[02/17 22:41:43     31]     RC-Corner Index       : 0
[02/17 22:41:43     31]     RC-Corner Temperature : 125 Celsius
[02/17 22:41:43     31]     RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
[02/17 22:41:43     31]     RC-Corner PreRoute Res Factor         : 1
[02/17 22:41:43     31]     RC-Corner PreRoute Cap Factor         : 1
[02/17 22:41:43     31]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[02/17 22:41:43     31]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[02/17 22:41:43     31]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[02/17 22:41:43     31]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[02/17 22:41:43     31]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[02/17 22:41:43     31]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[02/17 22:41:43     31]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[02/17 22:41:43     31]  
[02/17 22:41:43     31]  Analysis View: BC_VIEW
[02/17 22:41:43     31]     RC-Corner Name        : Cmin
[02/17 22:41:43     31]     RC-Corner Index       : 1
[02/17 22:41:43     31]     RC-Corner Temperature : -40 Celsius
[02/17 22:41:43     31]     RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable'
[02/17 22:41:43     31]     RC-Corner PreRoute Res Factor         : 1
[02/17 22:41:43     31]     RC-Corner PreRoute Cap Factor         : 1
[02/17 22:41:43     31]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[02/17 22:41:43     31]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[02/17 22:41:43     31]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[02/17 22:41:43     31]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[02/17 22:41:43     31]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[02/17 22:41:43     31]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[02/17 22:41:43     31]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[02/17 22:41:43     31] *Info: initialize multi-corner CTS.
[02/17 22:41:43     31] Reading timing constraints file './constraints/fullchip.sdc' ...
[02/17 22:41:43     31] Current (total cpu=0:00:31.4, real=0:02:34, peak res=297.7M, current mem=667.9M)
[02/17 22:41:43     31] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'reset]' (File ./constraints/fullchip.sdc, Line 12).
[02/17 22:41:43     31] 
[02/17 22:41:43     31] **ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'reset]' (File ./constraints/fullchip.sdc, Line 12).
[02/17 22:41:43     31] 
[02/17 22:41:43     31] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern '' (File ./constraints/fullchip.sdc, Line 12).
[02/17 22:41:43     31] 
[02/17 22:41:43     31] **ERROR: (TCLNL-312):	set_input_delay: Invalid list of pins: '' (File ./constraints/fullchip.sdc, Line 12).
[02/17 22:41:43     31] 
[02/17 22:41:43     31] INFO (CTE): Reading of timing constraints file ./constraints/fullchip.sdc completed, with 2 Warnings and 2 Errors.
[02/17 22:41:43     31] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=312.9M, current mem=685.1M)
[02/17 22:41:43     31] Current (total cpu=0:00:31.5, real=0:02:34, peak res=312.9M, current mem=685.1M)
[02/17 22:41:44     31] Summary for sequential cells idenfication: 
[02/17 22:41:44     31] Identified SBFF number: 199
[02/17 22:41:44     31] Identified MBFF number: 0
[02/17 22:41:44     31] Not identified SBFF number: 0
[02/17 22:41:44     31] Not identified MBFF number: 0
[02/17 22:41:44     31] Number of sequential cells which are not FFs: 104
[02/17 22:41:44     31] 
[02/17 22:41:44     31] Total number of combinational cells: 492
[02/17 22:41:44     31] Total number of sequential cells: 303
[02/17 22:41:44     31] Total number of tristate cells: 11
[02/17 22:41:44     31] Total number of level shifter cells: 0
[02/17 22:41:44     31] Total number of power gating cells: 0
[02/17 22:41:44     31] Total number of isolation cells: 0
[02/17 22:41:44     31] Total number of power switch cells: 0
[02/17 22:41:44     31] Total number of pulse generator cells: 0
[02/17 22:41:44     31] Total number of always on buffers: 0
[02/17 22:41:44     31] Total number of retention cells: 0
[02/17 22:41:44     31] List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
[02/17 22:41:44     31] Total number of usable buffers: 18
[02/17 22:41:44     31] List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
[02/17 22:41:44     31] Total number of unusable buffers: 9
[02/17 22:41:44     31] List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
[02/17 22:41:44     31] Total number of usable inverters: 18
[02/17 22:41:44     31] List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
[02/17 22:41:44     31] Total number of unusable inverters: 9
[02/17 22:41:44     31] List of identified usable delay cells:
[02/17 22:41:44     31] Total number of identified usable delay cells: 0
[02/17 22:41:44     31] List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
[02/17 22:41:44     31] Total number of identified unusable delay cells: 9
[02/17 22:41:44     31] All delay cells are dont_use. Buffers will be used to fix hold violations.
[02/17 22:41:44     31] 
[02/17 22:41:44     31] *** Summary of all messages that are not suppressed in this session:
[02/17 22:41:44     31] Severity  ID               Count  Summary                                  
[02/17 22:41:44     31] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[02/17 22:41:44     31] WARNING   IMPFP-3961           2  The techSite '%s' has no related cells i...
[02/17 22:41:44     31] WARNING   IMPEXT-2710          2  Basic Cap table for layer M%d is ignored...
[02/17 22:41:44     31] WARNING   IMPEXT-2760          2  Layer M%d specified in the cap table is ...
[02/17 22:41:44     31] WARNING   IMPEXT-2771          2  Via %s specified in the cap table is ign...
[02/17 22:41:44     31] WARNING   IMPEXT-2801          2  Resistance values are not provided in th...
[02/17 22:41:44     31] WARNING   IMPVL-159         1622  Pin '%s' of cell '%s' is defined in LEF ...
[02/17 22:41:44     31] ERROR     IMPOAX-820           1  The OA features are disabled in the curr...
[02/17 22:41:44     31] ERROR     IMPOAX-850           1  %s command cannot be run as OA features ...
[02/17 22:41:44     31] *** Message Summary: 1633 warning(s), 2 error(s)
[02/17 22:41:44     31] 
[02/17 22:41:44     31] <CMD> set_interactive_constraint_modes {CON}
[02/17 22:41:44     31] <CMD> setDesignMode -process 65
[02/17 22:41:44     31] Applying the recommended capacitance filtering threshold values for 65nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
[02/17 22:41:44     31] 	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
[02/17 22:41:44     31] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[02/17 22:41:44     31] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
[02/17 22:41:44     31] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
[02/17 22:41:44     31] Updating process node dependent CCOpt properties for the 65nm process node.
[02/17 22:43:53     52] <CMD> floorPlan -site core -r 1 0.50 10.0 10.0 10.0 10.0
[02/17 22:43:53     52] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[02/17 22:43:53     52] <CMD> timeDesign -preplace -prefix preplace
[02/17 22:43:53     52] **WARN: (IMPOPT-7136):	timing_socv_statistical_min_max_mode 'statistical' is not supported by Innovus. Setting it to 'mean_and_three_sigma_bounded'.
[02/17 22:43:53     52] Set Using Default Delay Limit as 101.
[02/17 22:43:53     52] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[02/17 22:43:53     52] Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
[02/17 22:43:53     52] Set Default Net Delay as 0 ps.
[02/17 22:43:53     52] Set Default Net Load as 0 pF. 
[02/17 22:43:53     52] Effort level <high> specified for reg2reg path_group
[02/17 22:43:54     53] #################################################################################
[02/17 22:43:54     53] # Design Stage: PreRoute
[02/17 22:43:54     53] # Design Name: fullchip
[02/17 22:43:54     53] # Design Mode: 65nm
[02/17 22:43:54     53] # Analysis Mode: MMMC Non-OCV 
[02/17 22:43:54     53] # Parasitics Mode: No SPEF/RCDB
[02/17 22:43:54     53] # Signoff Settings: SI Off 
[02/17 22:43:54     53] #################################################################################
[02/17 22:43:54     53] AAE_INFO: 1 threads acquired from CTE.
[02/17 22:43:54     53] Calculate delays in BcWc mode...
[02/17 22:43:54     53] Topological Sorting (CPU = 0:00:00.0, MEM = 892.9M, InitMEM = 888.3M)
[02/17 22:43:58     56] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:01.0)
[02/17 22:43:58     56] End delay calculation. (MEM=1086.53 CPU=0:00:02.5 REAL=0:00:03.0)
[02/17 22:43:58     56] *** CDM Built up (cpu=0:00:03.4  real=0:00:04.0  mem= 1086.5M) ***
[02/17 22:43:58     57] *** Done Building Timing Graph (cpu=0:00:03.9 real=0:00:04.0 totSessionCpu=0:00:57.2 mem=1086.5M)
[02/17 22:43:58     57] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.634  | -0.634  |  0.003  |
|           TNS (ns):|-590.295 |-590.295 |  0.000  |
|    Violating Paths:|  1201   |  1201   |    0    |
|          All Paths:|  6712   |  5406   |  5730   |
+--------------------+---------+---------+---------+

Density: 0.000%
------------------------------------------------------------
Set Using Default Delay Limit as 1000.
[02/17 22:43:59     57] Resetting back High Fanout Nets as non-ideal
[02/17 22:43:59     57] Set Default Net Delay as 1000 ps.
[02/17 22:43:59     57] Set Default Net Load as 0.5 pF. 
[02/17 22:43:59     57] Reported timing to dir ./timingReports
[02/17 22:43:59     57] Total CPU time: 5.26 sec
[02/17 22:43:59     57] Total Real time: 6.0 sec
[02/17 22:43:59     57] Total Memory Usage: 1005.269531 Mbytes
[02/17 22:43:59     57] <CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose
[02/17 22:43:59     57] 23281 new pwr-pin connections were made to global net 'VDD'.
[02/17 22:43:59     57] <CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose
[02/17 22:43:59     57] 23281 new gnd-pin connections were made to global net 'VSS'.
[02/17 22:43:59     57] <CMD> addRing -spacing {top 2 bottom 2 left 2 right 2} -width {top 3 bottom 3 left 3 right 3} -layer {top M1 bottom M1 left M2 right M2} -center 1 -type core_rings -nets {VSS  VDD}
[02/17 22:43:59     57] 
[02/17 22:43:59     57] Ring generation is complete; vias are now being generated.
[02/17 22:43:59     57] The power planner created 8 wires.
[02/17 22:43:59     57] *** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 1005.3M) ***
[02/17 22:43:59     57] <CMD> setAddStripeMode -break_at block_ring
[02/17 22:43:59     57] Stripe will break at block ring.
[02/17 22:43:59     57] <CMD> addStripe -number_of_sets 10 -spacing 6 -layer M4 -width 2 -nets { VSS VDD }
[02/17 22:43:59     57] 
[02/17 22:43:59     57] Starting stripe generation ...
[02/17 22:43:59     57] Non-Default setAddStripeOption Settings :
[02/17 22:43:59     57]   NONE
[02/17 22:43:59     57] Stripe generation is complete; vias are now being generated.
[02/17 22:43:59     57] The power planner created 20 wires.
[02/17 22:43:59     57] *** Ending Stripe Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 1005.3M) ***
[02/17 22:43:59     57] <CMD> sroute
[02/17 22:43:59     58] *** Begin SPECIAL ROUTE on Mon Feb 17 22:43:59 2025 ***
[02/17 22:43:59     58] SPECIAL ROUTE ran on directory: /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR
[02/17 22:43:59     58] SPECIAL ROUTE ran on machine: ieng6-ece-17.ucsd.edu (Linux 3.10.0-1160.119.1.el7.x86_64 Xeon 2.19Ghz)
[02/17 22:43:59     58] 
[02/17 22:43:59     58] Begin option processing ...
[02/17 22:43:59     58] srouteConnectPowerBump set to false
[02/17 22:43:59     58] routeSpecial set to true
[02/17 22:43:59     58] srouteConnectConverterPin set to false
[02/17 22:43:59     58] srouteFollowCorePinEnd set to 3
[02/17 22:43:59     58] srouteJogControl set to "preferWithChanges differentLayer"
[02/17 22:43:59     58] sroutePadPinAllPorts set to true
[02/17 22:43:59     58] sroutePreserveExistingRoutes set to true
[02/17 22:43:59     58] srouteRoutePowerBarPortOnBothDir set to true
[02/17 22:43:59     58] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1890.00 megs.
[02/17 22:43:59     58] 
[02/17 22:43:59     58] Reading DB technology information...
[02/17 22:43:59     58] Finished reading DB technology information.
[02/17 22:43:59     58] Reading floorplan and netlist information...
[02/17 22:43:59     58] Finished reading floorplan and netlist information.
[02/17 22:43:59     58] Read in 17 layers, 8 routing layers, 1 overlap layer
[02/17 22:43:59     58] Read in 846 macros, 134 used
[02/17 22:43:59     58] Read in 134 components
[02/17 22:43:59     58]   134 core components: 134 unplaced, 0 placed, 0 fixed
[02/17 22:43:59     58] Read in 243 logical pins
[02/17 22:43:59     58] Read in 243 nets
[02/17 22:43:59     58] Read in 2 special nets, 2 routed
[02/17 22:43:59     58] Read in 268 terminals
[02/17 22:43:59     58] Begin power routing ...
[02/17 22:43:59     58] **WARN: (IMPSR-1254):	Cannot find any block pin of net VDD. Check netlist, or change option to include the pin.
[02/17 22:43:59     58] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VDD. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[02/17 22:43:59     58] Type 'man IMPSR-1256' for more detail.
[02/17 22:43:59     58] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[02/17 22:43:59     58] **WARN: (IMPSR-1254):	Cannot find any block pin of net VSS. Check netlist, or change option to include the pin.
[02/17 22:43:59     58] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VSS. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[02/17 22:43:59     58] Type 'man IMPSR-1256' for more detail.
[02/17 22:43:59     58] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[02/17 22:43:59     58] CPU time for FollowPin 0 seconds
[02/17 22:43:59     58] CPU time for FollowPin 0 seconds
[02/17 22:43:59     58]   Number of IO ports routed: 0
[02/17 22:43:59     58]   Number of Block ports routed: 0
[02/17 22:43:59     58]   Number of Stripe ports routed: 0
[02/17 22:43:59     58]   Number of Core ports routed: 510
[02/17 22:43:59     58]   Number of Pad ports routed: 0
[02/17 22:43:59     58]   Number of Power Bump ports routed: 0
[02/17 22:43:59     58]   Number of Followpin connections: 255
[02/17 22:43:59     58] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1906.00 megs.
[02/17 22:43:59     58] 
[02/17 22:43:59     58] 
[02/17 22:43:59     58] 
[02/17 22:43:59     58]  Begin updating DB with routing results ...
[02/17 22:43:59     58]  Updating DB with 106 via definition ...Extracting standard cell pins and blockage ...... 
[02/17 22:43:59     58] Pin and blockage extraction finished
[02/17 22:43:59     58] 
[02/17 22:43:59     58] 
sroute post-processing starts at Mon Feb 17 22:43:59 2025
The viaGen is rebuilding shadow vias for net VSS.
[02/17 22:43:59     58] sroute post-processing ends at Mon Feb 17 22:43:59 2025

sroute post-processing starts at Mon Feb 17 22:43:59 2025
The viaGen is rebuilding shadow vias for net VDD.
[02/17 22:43:59     58] sroute post-processing ends at Mon Feb 17 22:43:59 2025
sroute: Total CPU time used = 0:0:0
[02/17 22:43:59     58] sroute: Total Real time used = 0:0:0
[02/17 22:43:59     58] sroute: Total Memory used = 12.62 megs
[02/17 22:43:59     58] sroute: Total Peak Memory used = 1017.89 megs
[02/17 22:44:32     63] <CMD> restoreDesign /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/placement.enc.dat fullchip
[02/17 22:44:32     63] exclude_path_collection 0
[02/17 22:44:32     63] Resetting process node dependent CCOpt properties.
[02/17 22:44:32     63] Reset to color id 0 for core_instance (core_col8_bw8_bw_psum20_pr8) and all their descendants.
[02/17 22:44:32     63] Free PSO.
[02/17 22:44:32     63] Reset cap table.
[02/17 22:44:32     63] Cleaning up the current multi-corner RC extraction setup.
[02/17 22:44:32     63] Resetting process node dependent CCOpt properties.
[02/17 22:44:32     64] **ERROR: (IMPOAX-820):	The OA features are disabled in the current session of Innovus because the oax shared library could not be loaded properly. This could be because your installation was not properly configured. To enable OA features, exit the current session and re-launch Innovus either after fixing your installation by running the Configure Installation phase, or after setting the OA_HOME variable to point to a proper OA installation. Check the "OpenAccess Installation and Configuration Guide" manual for more information.
[02/17 22:44:32     64] 
[02/17 22:44:32     64] **ERROR: (IMPOAX-850):	oaxCleanupData command cannot be run as OA features are disabled in this session.
[02/17 22:44:32     64] Set DBUPerIGU to 1000.
[02/17 22:44:32     64] Set net toggle Scale Factor to 1.00
[02/17 22:44:32     64] Set Shrink Factor to 1.00000
[02/17 22:44:32     64] Set net toggle Scale Factor to 1.00
[02/17 22:44:32     64] Set Shrink Factor to 1.00000
[02/17 22:44:32     64] Set net toggle Scale Factor to 1.00
[02/17 22:44:32     64] Set Shrink Factor to 1.00000
[02/17 22:44:32     64] 
[02/17 22:44:32     64] *** Memory Usage v#1 (Current mem = 1001.625M, initial mem = 149.258M) ***
[02/17 22:44:32     64] 
[02/17 22:44:32     64] 
[02/17 22:44:32     64] Info (SM2C): Status of key globals:
[02/17 22:44:32     64] 	 MMMC-by-default flow     : 1
[02/17 22:44:32     64] 	 Default MMMC objs envvar : 0
[02/17 22:44:32     64] 	 Data portability         : 0
[02/17 22:44:32     64] 	 MMMC PV Emulation        : 0
[02/17 22:44:32     64] 	 MMMC debug               : 0
[02/17 22:44:32     64] 	 Init_Design flow         : 1
[02/17 22:44:32     64] 
[02/17 22:44:32     64] 
[02/17 22:44:32     64] 	 CTE SM2C global          : false
[02/17 22:44:32     64] 	 Reporting view filter    : false
[02/17 22:44:32     64] Set Default Input Pin Transition as 0.1 ps.
[02/17 22:44:32     64] **WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
[02/17 22:44:32     64] **ERROR: (IMPOAX-820):	The OA features are disabled in the current session of Innovus because the oax shared library could not be loaded properly. This could be because your installation was not properly configured. To enable OA features, exit the current session and re-launch Innovus either after fixing your installation by running the Configure Installation phase, or after setting the OA_HOME variable to point to a proper OA installation. Check the "OpenAccess Installation and Configuration Guide" manual for more information.
[02/17 22:44:32     64] 
[02/17 22:44:32     64] **ERROR: (IMPOAX-850):	oaxCreateCdsLibArray command cannot be run as OA features are disabled in this session.
[02/17 22:44:32     64] 
[02/17 22:44:32     64] Loading LEF file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef ...
[02/17 22:44:32     64] WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
[02/17 22:44:32     64] The LEF parser will ignore this statement.
[02/17 22:44:32     64] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 28.
[02/17 22:44:32     64] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[02/17 22:44:32     64] The LEF parser will ignore this statement.
[02/17 22:44:32     64] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 867.
[02/17 22:44:32     64] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[02/17 22:44:32     64] The LEF parser will ignore this statement.
[02/17 22:44:32     64] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 877.
[02/17 22:44:32     64] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[02/17 22:44:32     64] The LEF parser will ignore this statement.
[02/17 22:44:32     64] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1014.
[02/17 22:44:32     64] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[02/17 22:44:32     64] The LEF parser will ignore this statement.
[02/17 22:44:32     64] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1024.
[02/17 22:44:32     64] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[02/17 22:44:32     64] The LEF parser will ignore this statement.
[02/17 22:44:32     64] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1161.
[02/17 22:44:32     64] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[02/17 22:44:32     64] The LEF parser will ignore this statement.
[02/17 22:44:32     64] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1171.
[02/17 22:44:32     64] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[02/17 22:44:32     64] The LEF parser will ignore this statement.
[02/17 22:44:32     64] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1308.
[02/17 22:44:32     64] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[02/17 22:44:32     64] The LEF parser will ignore this statement.
[02/17 22:44:32     64] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1318.
[02/17 22:44:32     64] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[02/17 22:44:32     64] The LEF parser will ignore this statement.
[02/17 22:44:32     64] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1372.
[02/17 22:44:32     64] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[02/17 22:44:32     64] The LEF parser will ignore this statement.
[02/17 22:44:32     64] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1383.
[02/17 22:44:32     64] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[02/17 22:44:32     64] The LEF parser will ignore this statement.
[02/17 22:44:32     64] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1604.
[02/17 22:44:32     64] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[02/17 22:44:32     64] The LEF parser will ignore this statement.
[02/17 22:44:32     64] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1614.
[02/17 22:44:32     64] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[02/17 22:44:32     64] The LEF parser will ignore this statement.
[02/17 22:44:32     64] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1769.
[02/17 22:44:32     64] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[02/17 22:44:32     64] The LEF parser will ignore this statement.
[02/17 22:44:32     64] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1771.
[02/17 22:44:32     64] WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
[02/17 22:44:32     64] The LEF parser will ignore this statement.
[02/17 22:44:32     64] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1772.
[02/17 22:44:32     64] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[02/17 22:44:32     64] The LEF parser will ignore this statement.
[02/17 22:44:32     64] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1776.
[02/17 22:44:32     64] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[02/17 22:44:32     64] The LEF parser will ignore this statement.
[02/17 22:44:32     64] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1778.
[02/17 22:44:32     64] WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
[02/17 22:44:32     64] The LEF parser will ignore this statement.
[02/17 22:44:32     64] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1779.
[02/17 22:44:32     64] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[02/17 22:44:32     64] The LEF parser will ignore this statement.
[02/17 22:44:32     64] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/placement.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1783.
[02/17 22:44:32     64] Set DBUPerIGU to M2 pitch 400.
[02/17 22:44:33     64] **WARN: (IMPLF-200):	Pin 'I' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/17 22:44:33     64] Type 'man IMPLF-200' for more detail.
[02/17 22:44:33     64] 
[02/17 22:44:33     64] viaInitial starts at Mon Feb 17 22:44:33 2025
viaInitial ends at Mon Feb 17 22:44:33 2025
Loading view definition file from /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/placement.enc.dat/viewDefinition.tcl
[02/17 22:44:33     64] Reading WC_LIB timing library '/home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib' ...
[02/17 22:44:34     65] Read 811 cells in library 'tcbn65gpluswc' 
[02/17 22:44:34     65] Reading BC_LIB timing library '/home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gplusbc.lib' ...
[02/17 22:44:35     66] Read 811 cells in library 'tcbn65gplusbc' 
[02/17 22:44:35     66] *** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=1.11min, fe_real=5.43min, fe_mem=769.3M) ***
[02/17 22:44:35     66] *** Begin netlist parsing (mem=769.3M) ***
[02/17 22:44:35     66] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D4' is defined in LEF but not in the timing library.
[02/17 22:44:35     66] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D4' is defined in LEF but not in the timing library.
[02/17 22:44:35     66] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D2' is defined in LEF but not in the timing library.
[02/17 22:44:35     66] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D2' is defined in LEF but not in the timing library.
[02/17 22:44:35     66] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D1' is defined in LEF but not in the timing library.
[02/17 22:44:35     66] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D1' is defined in LEF but not in the timing library.
[02/17 22:44:35     66] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D0' is defined in LEF but not in the timing library.
[02/17 22:44:35     66] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D0' is defined in LEF but not in the timing library.
[02/17 22:44:35     66] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D4' is defined in LEF but not in the timing library.
[02/17 22:44:35     66] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D4' is defined in LEF but not in the timing library.
[02/17 22:44:35     66] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D2' is defined in LEF but not in the timing library.
[02/17 22:44:35     66] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D2' is defined in LEF but not in the timing library.
[02/17 22:44:35     66] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D1' is defined in LEF but not in the timing library.
[02/17 22:44:35     66] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D1' is defined in LEF but not in the timing library.
[02/17 22:44:35     66] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D0' is defined in LEF but not in the timing library.
[02/17 22:44:35     66] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D0' is defined in LEF but not in the timing library.
[02/17 22:44:35     66] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D4' is defined in LEF but not in the timing library.
[02/17 22:44:35     66] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D4' is defined in LEF but not in the timing library.
[02/17 22:44:35     66] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D2' is defined in LEF but not in the timing library.
[02/17 22:44:35     66] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D2' is defined in LEF but not in the timing library.
[02/17 22:44:35     66] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[02/17 22:44:35     66] To increase the message display limit, refer to the product command reference manual.
[02/17 22:44:35     66] Created 811 new cells from 2 timing libraries.
[02/17 22:44:35     66] Reading netlist ...
[02/17 22:44:35     66] Backslashed names will retain backslash and a trailing blank character.
[02/17 22:44:35     66] Reading verilog netlist '/home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/placement.enc.dat/fullchip.v.gz'
[02/17 22:44:35     66] 
[02/17 22:44:35     66] *** Memory Usage v#1 (Current mem = 769.336M, initial mem = 149.258M) ***
[02/17 22:44:35     66] *** End netlist parsing (cpu=0:00:00.3, real=0:00:00.0, mem=769.3M) ***
[02/17 22:44:35     66] Set top cell to fullchip.
[02/17 22:44:35     67] Hooked 1622 DB cells to tlib cells.
[02/17 22:44:35     67] Starting recursive module instantiation check.
[02/17 22:44:35     67] No recursion found.
[02/17 22:44:35     67] Building hierarchical netlist for Cell fullchip ...
[02/17 22:44:35     67] *** Netlist is unique.
[02/17 22:44:35     67] ** info: there are 1752 modules.
[02/17 22:44:35     67] ** info: there are 30505 stdCell insts.
[02/17 22:44:35     67] 
[02/17 22:44:35     67] *** Memory Usage v#1 (Current mem = 786.586M, initial mem = 149.258M) ***
[02/17 22:44:35     67] *info: set bottom ioPad orient R0
[02/17 22:44:35     67] **WARN: (IMPFP-3961):	The techSite 'dcore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[02/17 22:44:35     67] Type 'man IMPFP-3961' for more detail.
[02/17 22:44:35     67] **WARN: (IMPFP-3961):	The techSite 'ccore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[02/17 22:44:35     67] Type 'man IMPFP-3961' for more detail.
[02/17 22:44:35     67] Set Default Net Delay as 1000 ps.
[02/17 22:44:35     67] Set Default Net Load as 0.5 pF. 
[02/17 22:44:35     67] Set Default Input Pin Transition as 0.1 ps.
[02/17 22:44:35     67] Loading preference file /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/placement.enc.dat/gui.pref.tcl ...
[02/17 22:44:35     67] Applying the recommended capacitance filtering threshold values for 65nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
[02/17 22:44:35     67] 	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
[02/17 22:44:35     67] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[02/17 22:44:35     67] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
[02/17 22:44:35     67] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
[02/17 22:44:35     67] Updating process node dependent CCOpt properties for the 65nm process node.
[02/17 22:44:35     67] Stripe will break at block ring.
[02/17 22:44:36     67] **WARN: analysis view BC_VIEW not found, use default_view_setup
[02/17 22:44:36     67] Initializing multi-corner RC extraction with 2 active RC Corners ...
[02/17 22:44:36     67] Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/placement.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cworst.captable ...
[02/17 22:44:36     67] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[02/17 22:44:36     67] **WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[02/17 22:44:36     67] **WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
[02/17 22:44:36     67] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[02/17 22:44:36     67] Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/placement.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cbest.captable ...
[02/17 22:44:36     67] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[02/17 22:44:36     67] **WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[02/17 22:44:36     67] **WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
[02/17 22:44:36     67] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[02/17 22:44:36     67] Importing multi-corner RC tables ... 
[02/17 22:44:36     67] Summary of Active RC-Corners : 
[02/17 22:44:36     67]  
[02/17 22:44:36     67]  Analysis View: WC_VIEW
[02/17 22:44:36     67]     RC-Corner Name        : Cmax
[02/17 22:44:36     67]     RC-Corner Index       : 0
[02/17 22:44:36     67]     RC-Corner Temperature : 125 Celsius
[02/17 22:44:36     67]     RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/placement.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cworst.captable'
[02/17 22:44:36     67]     RC-Corner PreRoute Res Factor         : 1
[02/17 22:44:36     67]     RC-Corner PreRoute Cap Factor         : 1
[02/17 22:44:36     67]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[02/17 22:44:36     67]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[02/17 22:44:36     67]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[02/17 22:44:36     67]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[02/17 22:44:36     67]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[02/17 22:44:36     67]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[02/17 22:44:36     67]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[02/17 22:44:36     67]  
[02/17 22:44:36     67]  Analysis View: BC_VIEW
[02/17 22:44:36     67]     RC-Corner Name        : Cmin
[02/17 22:44:36     67]     RC-Corner Index       : 1
[02/17 22:44:36     67]     RC-Corner Temperature : -40 Celsius
[02/17 22:44:36     67]     RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/placement.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cbest.captable'
[02/17 22:44:36     67]     RC-Corner PreRoute Res Factor         : 1
[02/17 22:44:36     67]     RC-Corner PreRoute Cap Factor         : 1
[02/17 22:44:36     67]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[02/17 22:44:36     67]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[02/17 22:44:36     67]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[02/17 22:44:36     67]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[02/17 22:44:36     67]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[02/17 22:44:36     67]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[02/17 22:44:36     67]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[02/17 22:44:36     67] *Info: initialize multi-corner CTS.
[02/17 22:44:36     67] Reading timing constraints file '/home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/placement.enc.dat/mmmc/modes/CON/CON.sdc' ...
[02/17 22:44:36     67] Current (total cpu=0:01:08, real=0:05:27, peak res=481.3M, current mem=907.9M)
[02/17 22:44:36     67] INFO (CTE): Constraints read successfully.
[02/17 22:44:36     67] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=489.8M, current mem=919.1M)
[02/17 22:44:36     67] Current (total cpu=0:01:08, real=0:05:27, peak res=489.8M, current mem=919.1M)
[02/17 22:44:36     68] Summary for sequential cells idenfication: 
[02/17 22:44:36     68] Identified SBFF number: 199
[02/17 22:44:36     68] Identified MBFF number: 0
[02/17 22:44:36     68] Not identified SBFF number: 0
[02/17 22:44:36     68] Not identified MBFF number: 0
[02/17 22:44:36     68] Number of sequential cells which are not FFs: 104
[02/17 22:44:36     68] 
[02/17 22:44:36     68] Total number of combinational cells: 492
[02/17 22:44:36     68] Total number of sequential cells: 303
[02/17 22:44:36     68] Total number of tristate cells: 11
[02/17 22:44:36     68] Total number of level shifter cells: 0
[02/17 22:44:36     68] Total number of power gating cells: 0
[02/17 22:44:36     68] Total number of isolation cells: 0
[02/17 22:44:36     68] Total number of power switch cells: 0
[02/17 22:44:36     68] Total number of pulse generator cells: 0
[02/17 22:44:36     68] Total number of always on buffers: 0
[02/17 22:44:36     68] Total number of retention cells: 0
[02/17 22:44:36     68] List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
[02/17 22:44:36     68] Total number of usable buffers: 18
[02/17 22:44:36     68] List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
[02/17 22:44:36     68] Total number of unusable buffers: 9
[02/17 22:44:36     68] List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
[02/17 22:44:36     68] Total number of usable inverters: 18
[02/17 22:44:36     68] List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
[02/17 22:44:36     68] Total number of unusable inverters: 9
[02/17 22:44:36     68] List of identified usable delay cells:
[02/17 22:44:36     68] Total number of identified usable delay cells: 0
[02/17 22:44:36     68] List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
[02/17 22:44:36     68] Total number of identified unusable delay cells: 9
[02/17 22:44:36     68] All delay cells are dont_use. Buffers will be used to fix hold violations.
[02/17 22:44:36     68] **WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN2D1 already has a dont_use attribute false.
[02/17 22:44:36     68] Type 'man IMPOPT-3058' for more detail.
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/AN2D1
[02/17 22:44:36     68] **WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN2D1 already has a dont_use attribute false.
[02/17 22:44:36     68] Type 'man IMPOPT-3058' for more detail.
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/AN2D1
[02/17 22:44:36     68] **WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN2D2 already has a dont_use attribute false.
[02/17 22:44:36     68] Type 'man IMPOPT-3058' for more detail.
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/AN2D2
[02/17 22:44:36     68] **WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN2D2 already has a dont_use attribute false.
[02/17 22:44:36     68] Type 'man IMPOPT-3058' for more detail.
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/AN2D2
[02/17 22:44:36     68] **WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN2D4 already has a dont_use attribute false.
[02/17 22:44:36     68] Type 'man IMPOPT-3058' for more detail.
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/AN2D4
[02/17 22:44:36     68] **WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN2D4 already has a dont_use attribute false.
[02/17 22:44:36     68] Type 'man IMPOPT-3058' for more detail.
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/AN2D4
[02/17 22:44:36     68] **WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN2D8 already has a dont_use attribute false.
[02/17 22:44:36     68] Type 'man IMPOPT-3058' for more detail.
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/AN2D8
[02/17 22:44:36     68] **WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN2D8 already has a dont_use attribute false.
[02/17 22:44:36     68] Type 'man IMPOPT-3058' for more detail.
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/AN2D8
[02/17 22:44:36     68] **WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN2XD1 already has a dont_use attribute false.
[02/17 22:44:36     68] Type 'man IMPOPT-3058' for more detail.
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/AN2XD1
[02/17 22:44:36     68] **WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN2XD1 already has a dont_use attribute false.
[02/17 22:44:36     68] Type 'man IMPOPT-3058' for more detail.
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/AN2XD1
[02/17 22:44:36     68] **WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN3D2 already has a dont_use attribute false.
[02/17 22:44:36     68] Type 'man IMPOPT-3058' for more detail.
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/AN3D2
[02/17 22:44:36     68] **WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN3D2 already has a dont_use attribute false.
[02/17 22:44:36     68] Type 'man IMPOPT-3058' for more detail.
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/AN3D2
[02/17 22:44:36     68] **WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN3D4 already has a dont_use attribute false.
[02/17 22:44:36     68] Type 'man IMPOPT-3058' for more detail.
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/AN3D4
[02/17 22:44:36     68] **WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN3D4 already has a dont_use attribute false.
[02/17 22:44:36     68] Type 'man IMPOPT-3058' for more detail.
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/AN3D4
[02/17 22:44:36     68] **WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN3D8 already has a dont_use attribute false.
[02/17 22:44:36     68] Type 'man IMPOPT-3058' for more detail.
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/AN3D8
[02/17 22:44:36     68] **WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN3D8 already has a dont_use attribute false.
[02/17 22:44:36     68] Type 'man IMPOPT-3058' for more detail.
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/AN3D8
[02/17 22:44:36     68] **WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN3XD1 already has a dont_use attribute false.
[02/17 22:44:36     68] Type 'man IMPOPT-3058' for more detail.
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/AN3XD1
[02/17 22:44:36     68] **WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN3XD1 already has a dont_use attribute false.
[02/17 22:44:36     68] Type 'man IMPOPT-3058' for more detail.
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/AN3XD1
[02/17 22:44:36     68] **WARN: (IMPOPT-3058):	Cell tcbn65gplusbc/AN4D2 already has a dont_use attribute false.
[02/17 22:44:36     68] Type 'man IMPOPT-3058' for more detail.
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/AN4D2
[02/17 22:44:36     68] **WARN: (IMPOPT-3058):	Cell tcbn65gpluswc/AN4D2 already has a dont_use attribute false.
[02/17 22:44:36     68] Type 'man IMPOPT-3058' for more detail.
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/AN4D2
[02/17 22:44:36     68] **WARN: (EMS-27):	Message (IMPOPT-3058) has exceeded the current message display limit of 20.
[02/17 22:44:36     68] To increase the message display limit, refer to the product command reference manual.
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/AN4D4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/AN4D4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/AN4D8
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/AN4D8
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/AN4XD1
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/AN4XD1
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/AO211D2
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/AO211D2
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/AO21D2
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/AO21D2
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/AO21D4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/AO21D4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/AO221D2
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/AO221D2
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/AO221D4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/AO221D4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/AO222D2
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/AO222D2
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/AO22D4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/AO22D4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/AO31D2
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/AO31D2
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/AO32D2
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/AO32D2
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/AO32D4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/AO32D4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/AO33D2
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/AO33D2
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/AO33D4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/AO33D4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/AOI211D1
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/AOI211D1
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/AOI211D2
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/AOI211D2
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/AOI21D1
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/AOI21D1
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/AOI21D2
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/AOI21D2
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/AOI21D4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/AOI21D4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/AOI221D4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/AOI221D4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/AOI222D4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/AOI222D4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/AOI22D1
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/AOI22D1
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/AOI22D2
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/AOI22D2
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/AOI31D1
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/AOI31D1
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/AOI31D2
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/AOI31D2
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/AOI32D4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/AOI32D4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/AOI33D4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/AOI33D4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/BENCD1
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/BENCD1
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/BMLD4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/BMLD4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/BUFFD1
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/BUFFD1
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/BUFFD12
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/BUFFD12
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/BUFFD16
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/BUFFD16
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/BUFFD2
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/BUFFD2
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/BUFFD3
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/BUFFD3
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/BUFFD4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/BUFFD4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/BUFFD6
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/BUFFD6
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/BUFFD8
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/BUFFD8
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/BUFTD12
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/BUFTD12
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/BUFTD16
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/BUFTD16
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/BUFTD6
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/BUFTD6
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/BUFTD8
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/BUFTD8
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/CKAN2D1
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/CKAN2D1
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/CKAN2D2
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/CKAN2D2
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/CKAN2D4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/CKAN2D4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/CKAN2D8
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/CKAN2D8
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/CKBD1
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/CKBD1
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/CKBD12
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/CKBD12
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/CKBD16
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/CKBD16
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/CKBD2
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/CKBD2
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/CKBD3
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/CKBD3
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/CKBD4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/CKBD4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/CKBD6
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/CKBD6
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/CKBD8
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/CKBD8
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/CKLHQD12
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/CKLHQD12
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/CKLHQD16
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/CKLHQD16
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/CKLHQD4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/CKLHQD4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/CKLHQD6
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/CKLHQD6
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/CKLHQD8
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/CKLHQD8
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/CKLNQD12
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/CKLNQD12
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/CKLNQD16
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/CKLNQD16
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/CKLNQD8
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/CKLNQD8
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/CKMUX2D1
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/CKMUX2D1
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/CKMUX2D2
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/CKMUX2D2
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/CKMUX2D4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/CKMUX2D4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/CKND12
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/CKND12
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/CKND16
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/CKND16
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/CKND2
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/CKND2
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/CKND2D1
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/CKND2D1
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/CKND2D2
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/CKND2D2
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/CKND2D3
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/CKND2D3
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/CKND2D4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/CKND2D4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/CKND2D8
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/CKND2D8
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/CKND3
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/CKND3
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/CKND4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/CKND4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/CKND6
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/CKND6
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/CKND8
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/CKND8
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/CKXOR2D1
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/CKXOR2D1
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/CKXOR2D2
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/CKXOR2D2
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/CKXOR2D4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/CKXOR2D4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/DFCND4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/DFCND4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/DFCNQD4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/DFCNQD4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/DFCSND4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/DFCSND4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/DFCSNQD4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/DFCSNQD4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/DFD4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/DFD4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/DFKCND4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/DFKCND4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/DFKCNQD4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/DFKCNQD4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/DFKCSND4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/DFKCSND4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/DFKSND4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/DFKSND4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/DFNCND4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/DFNCND4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/DFNCSND4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/DFNCSND4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/DFND4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/DFND4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/DFNSND4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/DFNSND4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/DFQD4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/DFQD4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/DFSND4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/DFSND4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/DFSNQD4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/DFSNQD4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/DFXD4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/DFXD4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/DFXQD4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/DFXQD4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/EDFCND4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/EDFCND4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/EDFCNQD4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/EDFCNQD4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/EDFD4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/EDFD4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/EDFKCND4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/EDFKCND4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/EDFKCNQD4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/EDFKCNQD4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/EDFQD4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/EDFQD4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/FA1D2
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/FA1D2
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/FA1D4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/FA1D4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/HA1D2
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/HA1D2
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/HA1D4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/HA1D4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/IAO21D2
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/IAO21D2
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/IAO21D4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/IAO21D4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/IAO22D2
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/IAO22D2
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/IAO22D4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/IAO22D4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/IIND4D2
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/IIND4D2
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/IIND4D4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/IIND4D4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/IINR4D0
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/IINR4D0
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/IND2D2
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/IND2D2
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/IND2D4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/IND2D4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/IND3D2
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/IND3D2
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/IND3D4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/IND3D4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/IND4D1
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/IND4D1
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/INR2D2
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/INR2D2
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/INR2D4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/INR2D4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/INR3D2
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/INR3D2
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/INR3D4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/INR3D4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/INR4D4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/INR4D4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/INVD12
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/INVD12
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/INVD16
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/INVD16
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/INVD2
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/INVD2
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/INVD3
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/INVD3
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/INVD4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/INVD4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/INVD6
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/INVD6
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/INVD8
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/INVD8
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/IOA21D2
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/IOA21D2
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/IOA21D4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/IOA21D4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/IOA22D2
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/IOA22D2
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/IOA22D4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/IOA22D4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/LHCND2
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/LHCND2
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/LHCND4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/LHCND4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/LHCNDD2
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/LHCNDD2
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/LHCNDD4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/LHCNDD4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/LHCNDQD2
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/LHCNDQD2
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/LHCNDQD4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/LHCNDQD4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/LHCNQD2
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/LHCNQD2
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/LHCNQD4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/LHCNQD4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/LHCSND2
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/LHCSND2
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/LHCSND4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/LHCSND4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/LHCSNDD2
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/LHCSNDD2
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/LHCSNDD4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/LHCSNDD4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/LHCSNDQD2
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/LHCSNDQD2
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/LHCSNDQD4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/LHCSNDQD4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/LHCSNQD2
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/LHCSNQD2
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/LHCSNQD4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/LHCSNQD4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/LHD4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/LHD4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/LHQD4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/LHQD4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/LHSND4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/LHSND4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/LHSNDD4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/LHSNDD4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/LHSNDQD4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/LHSNDQD4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/LHSNQD4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/LHSNQD4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/LNCND4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/LNCND4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/LNCNDD4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/LNCNDD4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/LNCNDQD4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/LNCNDQD4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/LNCNQD4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/LNCNQD4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/LNCSND4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/LNCSND4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/LNCSNDD4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/LNCSNDD4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/LNCSNDQD4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/LNCSNDQD4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/LNCSNQD4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/LNCSNQD4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/LND4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/LND4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/LNQD4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/LNQD4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/LNSND4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/LNSND4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/LNSNDD4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/LNSNDD4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/LNSNDQD4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/LNSNDQD4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/LNSNQD4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/LNSNQD4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/MAOI222D2
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/MAOI222D2
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/MAOI222D4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/MAOI222D4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/MAOI22D4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/MAOI22D4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/MOAI22D4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/MOAI22D4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/MUX2D1
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/MUX2D1
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/MUX2D2
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/MUX2D2
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/MUX2D4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/MUX2D4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/MUX2ND4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/MUX2ND4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/MUX3D4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/MUX3D4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/MUX3ND4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/MUX3ND4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/MUX4D2
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/MUX4D2
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/MUX4D4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/MUX4D4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/MUX4ND2
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/MUX4ND2
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/MUX4ND4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/MUX4ND4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/ND2D1
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/ND2D1
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/ND2D2
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/ND2D2
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/ND2D3
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/ND2D3
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/ND2D4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/ND2D4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/ND2D8
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/ND2D8
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/ND3D1
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/ND3D1
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/ND3D2
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/ND3D2
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/ND3D3
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/ND3D3
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/ND3D4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/ND3D4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/ND3D8
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/ND3D8
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/ND4D8
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/ND4D8
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/NR2D1
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/NR2D1
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/NR2D2
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/NR2D2
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/NR2D3
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/NR2D3
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/NR2D4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/NR2D4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/NR2D8
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/NR2D8
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/NR3D1
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/NR3D1
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/NR3D2
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/NR3D2
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/NR3D3
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/NR3D3
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/NR3D4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/NR3D4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/NR3D8
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/NR3D8
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/NR4D8
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/NR4D8
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/OA211D2
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/OA211D2
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/OA21D2
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/OA21D2
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/OA221D2
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/OA221D2
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/OA221D4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/OA221D4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/OA222D2
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/OA222D2
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/OA22D4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/OA22D4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/OA31D2
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/OA31D2
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/OA32D2
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/OA32D2
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/OA32D4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/OA32D4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/OA33D2
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/OA33D2
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/OAI211D1
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/OAI211D1
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/OAI211D2
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/OAI211D2
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/OAI21D1
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/OAI21D1
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/OAI21D2
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/OAI21D2
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/OAI21D4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/OAI21D4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/OAI221D4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/OAI221D4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/OAI222D4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/OAI222D4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/OAI22D1
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/OAI22D1
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/OAI22D2
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/OAI22D2
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/OAI31D1
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/OAI31D1
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/OAI31D2
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/OAI31D2
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/OAI32D4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/OAI32D4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/OAI33D4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/OAI33D4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/OR2D1
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/OR2D1
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/OR2D2
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/OR2D2
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/OR2D4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/OR2D4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/OR2D8
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/OR2D8
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/OR2XD1
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/OR2XD1
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/OR3D2
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/OR3D2
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/OR3D4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/OR3D4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/OR3D8
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/OR3D8
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/OR3XD1
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/OR3XD1
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/OR4D2
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/OR4D2
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/OR4D4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/OR4D4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/OR4D8
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/OR4D8
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/SDFCND4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/SDFCND4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/SDFCNQD4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/SDFCNQD4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/SDFCSND4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/SDFCSND4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/SDFCSNQD4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/SDFCSNQD4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/SDFD2
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/SDFD2
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/SDFD4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/SDFD4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/SDFKCND4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/SDFKCND4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/SDFKCNQD4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/SDFKCNQD4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/SDFKCSND4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/SDFKCSND4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/SDFKCSNQD4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/SDFKCSNQD4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/SDFKSND4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/SDFKSND4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/SDFKSNQD4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/SDFKSNQD4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/SDFNCND4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/SDFNCND4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/SDFNCSND4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/SDFNCSND4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/SDFND2
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/SDFND2
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/SDFND4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/SDFND4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/SDFNSND2
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/SDFNSND2
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/SDFNSND4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/SDFNSND4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/SDFQD2
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/SDFQD2
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/SDFQD4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/SDFQD4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/SDFQND4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/SDFQND4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/SDFSND4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/SDFSND4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/SDFSNQD2
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/SDFSNQD2
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/SDFSNQD4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/SDFSNQD4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/SDFXD4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/SDFXD4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/SDFXQD4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/SDFXQD4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/SEDFCND4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/SEDFCND4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/SEDFCNQD4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/SEDFCNQD4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/SEDFD4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/SEDFD4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/SEDFKCND4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/SEDFKCND4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/SEDFKCNQD4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/SEDFKCNQD4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/SEDFQD4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/SEDFQD4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/SEDFQND4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/SEDFQND4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/SEDFQNXD4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/SEDFQNXD4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/SEDFQXD4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/SEDFQXD4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/SEDFXD4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/SEDFXD4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/XNR2D1
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/XNR2D1
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/XNR2D2
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/XNR2D2
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/XNR2D4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/XNR2D4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/XNR3D4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/XNR3D4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/XNR4D4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/XNR4D4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/XOR2D1
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/XOR2D1
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/XOR2D2
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/XOR2D2
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/XOR2D4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/XOR2D4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/XOR3D4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/XOR3D4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gplusbc/XOR4D4
[02/17 22:44:36     68]  Setting dont_use false for cell tcbn65gpluswc/XOR4D4
[02/17 22:44:36     68] Reading floorplan file - /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/placement.enc.dat/fullchip.fp.gz (mem = 930.1M).
[02/17 22:44:36     68] *info: reset 32560 existing net BottomPreferredLayer and AvoidDetour
[02/17 22:44:36     68] Deleting old partition specification.
[02/17 22:44:36     68] Set FPlanBox to (0 0 960800 954400)
[02/17 22:44:36     68]  ... processed partition successfully.
[02/17 22:44:36     68] There are 421 nets with bottomPreferredRoutingLayer being set
[02/17 22:44:36     68] Extracting standard cell pins and blockage ...... 
[02/17 22:44:36     68] Pin and blockage extraction finished
[02/17 22:44:36     68] *** End loading floorplan (cpu = 0:00:00.1, mem = 930.1M) ***
[02/17 22:44:36     68] *** Checked 2 GNC rules.
[02/17 22:44:36     68] *** applyConnectGlobalNets disabled.
[02/17 22:44:36     68] Reading placement file - /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/placement.enc.dat/fullchip.place.gz.
[02/17 22:44:36     68] ** Reading stdCellPlacement "/home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/placement.enc.dat/fullchip.place.gz" ...
[02/17 22:44:36     68] *** Checked 2 GNC rules.
[02/17 22:44:36     68] *** applyConnectGlobalNets disabled.
[02/17 22:44:36     68] *** Completed restorePlace (cpu=0:00:00.3 real=0:00:00.0 mem=939.2M) ***
[02/17 22:44:36     68] Total net length = 5.018e+05 (2.202e+05 2.817e+05) (ext = 2.221e+04)
[02/17 22:44:36     68] *** Checked 2 GNC rules.
[02/17 22:44:36     68] *** Applying global-net connections...
[02/17 22:44:37     68] *** Applied 2 GNC rules (cpu = 0:00:00.0)
[02/17 22:44:37     68] Reading routing file - /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/placement.enc.dat/fullchip.route.gz.
[02/17 22:44:37     68] Reading Innovus routing data (Created by Innovus v15.23-s045_1 on Mon Feb 17 21:13:50 2025 Format: 15.2) ...
[02/17 22:44:37     68] Suppress "**WARN ..." messages.
[02/17 22:44:37     68] routingBox: (0 0) (960800 954400)
[02/17 22:44:37     68] coreBox:    (20000 20000) (940800 934400)
[02/17 22:44:37     68] Un-suppress "**WARN ..." messages.
[02/17 22:44:37     68] *** Total 32438 nets are successfully restored.
[02/17 22:44:37     68] *** Completed restoreRoute (cpu=0:00:00.3 real=0:00:00.0 mem=973.9M) ***
[02/17 22:44:37     68] Reading DEF file '/home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/placement.enc.dat/fullchip.def.gz', current time is Mon Feb 17 22:44:37 2025 ...
[02/17 22:44:37     68] --- DIVIDERCHAR '/'
[02/17 22:44:37     68] --- UnitsPerDBU = 1.0000
[02/17 22:44:37     68] Extracting macro/IO cell pins and blockage ...... 
[02/17 22:44:37     68] Pin and blockage extraction finished
[02/17 22:44:37     68] DEF file '/home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/placement.enc.dat/fullchip.def.gz' is parsed, current time is Mon Feb 17 22:44:37 2025.
[02/17 22:44:37     69] Set Default Input Pin Transition as 0.1 ps.
[02/17 22:44:37     69] **WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
[02/17 22:44:37     69] Updating RC grid for preRoute extraction ...
[02/17 22:44:37     69] Initializing multi-corner capacitance tables ... 
[02/17 22:44:37     69] Initializing multi-corner resistance tables ...
[02/17 22:44:37     69] Loading rc congestion map /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/placement.enc.dat/fullchip.congmap.gz ...
[02/17 22:44:38     69] 
[02/17 22:44:38     69] *** Summary of all messages that are not suppressed in this session:
[02/17 22:44:38     69] Severity  ID               Count  Summary                                  
[02/17 22:44:38     69] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[02/17 22:44:38     69] WARNING   IMPFP-3961           2  The techSite '%s' has no related cells i...
[02/17 22:44:38     69] WARNING   IMPEXT-2710          2  Basic Cap table for layer M%d is ignored...
[02/17 22:44:38     69] WARNING   IMPEXT-2760          2  Layer M%d specified in the cap table is ...
[02/17 22:44:38     69] WARNING   IMPEXT-2771          2  Via %s specified in the cap table is ign...
[02/17 22:44:38     69] WARNING   IMPEXT-2801          2  Resistance values are not provided in th...
[02/17 22:44:38     69] WARNING   IMPVL-159         1622  Pin '%s' of cell '%s' is defined in LEF ...
[02/17 22:44:38     69] WARNING   IMPOPT-3058        598  Cell %s/%s already has a dont_use attrib...
[02/17 22:44:38     69] ERROR     IMPOAX-820           2  The OA features are disabled in the curr...
[02/17 22:44:38     69] ERROR     IMPOAX-850           2  %s command cannot be run as OA features ...
[02/17 22:44:38     69] *** Message Summary: 2231 warning(s), 4 error(s)
[02/17 22:44:38     69] 
[02/17 22:45:37     80] <CMD> set_ccopt_property -update_io_latency false
[02/17 22:45:37     80] <CMD> create_ccopt_clock_tree_spec -file ./constraints/fullchip.ccopt
[02/17 22:45:37     80] Creating clock tree spec for modes (timing configs): CON
[02/17 22:45:37     80] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[02/17 22:45:37     81] Summary for sequential cells idenfication: 
[02/17 22:45:37     81] Identified SBFF number: 199
[02/17 22:45:37     81] Identified MBFF number: 0
[02/17 22:45:37     81] Not identified SBFF number: 0
[02/17 22:45:37     81] Not identified MBFF number: 0
[02/17 22:45:37     81] Number of sequential cells which are not FFs: 104
[02/17 22:45:37     81] 
[02/17 22:45:38     81] Analyzing clock structure... 
[02/17 22:45:38     82] Analyzing clock structure done.
[02/17 22:45:38     82] Wrote: ./constraints/fullchip.ccopt
[02/17 22:45:38     82] <CMD> ccopt_design
[02/17 22:45:38     82] (ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
[02/17 22:45:38     82] (ccopt_design): create_ccopt_clock_tree_spec
[02/17 22:45:38     82] Creating clock tree spec for modes (timing configs): CON
[02/17 22:45:38     82] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[02/17 22:45:39     83] Analyzing clock structure... 
[02/17 22:45:39     83] Analyzing clock structure done.
[02/17 22:45:40     83] Extracting original clock gating for clk... 
[02/17 22:45:40     83]   clock_tree clk contains 5024 sinks and 0 clock gates.
[02/17 22:45:40     83]   Extraction for clk complete.
[02/17 22:45:40     83] Extracting original clock gating for clk done.
[02/17 22:45:40     83] Checking clock tree convergence... 
[02/17 22:45:40     83] Checking clock tree convergence done.
[02/17 22:45:40     83] Preferred extra space for top nets is 0
[02/17 22:45:40     83] Preferred extra space for trunk nets is 1
[02/17 22:45:40     83] Preferred extra space for leaf nets is 1
[02/17 22:45:40     83] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[02/17 22:45:40     83] Set place::cacheFPlanSiteMark to 1
[02/17 22:45:40     83] Using CCOpt effort low.
[02/17 22:45:40     83] #spOpts: N=65 
[02/17 22:45:40     83] Core basic site is core
[02/17 22:45:40     83] Estimated cell power/ground rail width = 0.365 um
[02/17 22:45:40     83] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/17 22:45:40     83] Begin checking placement ... (start mem=1024.1M, init mem=1024.1M)
[02/17 22:45:40     83] *info: Placed = 61424         
[02/17 22:45:40     83] *info: Unplaced = 0           
[02/17 22:45:40     83] Placement Density:98.74%(207839/210495)
[02/17 22:45:40     83] Finished checkPlace (cpu: total=0:00:00.4, vio checks=0:00:00.1; mem=1026.1M)
[02/17 22:45:40     83] Validating CTS configuration... 
[02/17 22:45:40     84]   Non-default CCOpt properties:
[02/17 22:45:40     84]   preferred_extra_space is set for at least one key
[02/17 22:45:40     84]   route_type is set for at least one key
[02/17 22:45:40     84]   update_io_latency: 0 (default: true)
[02/17 22:45:40     84] setPlaceMode -congEffort medium -modulePlan false -reorderScan false -timingDriven true
[02/17 22:45:40     84] #spOpts: N=65 
[02/17 22:45:40     84] Core basic site is core
[02/17 22:45:40     84] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/17 22:45:40     84]   Route type trimming info:
[02/17 22:45:40     84]     No route type modifications were made.
[02/17 22:45:40     84]   Clock tree balancer configuration for clock_tree clk:
[02/17 22:45:40     84]   Non-default CCOpt properties for clock tree clk:
[02/17 22:45:40     84]     route_type (leaf): default_route_type_leaf (default: default)
[02/17 22:45:40     84]     route_type (trunk): default_route_type_nonleaf (default: default)
[02/17 22:45:40     84]     route_type (top): default_route_type_nonleaf (default: default)
[02/17 22:45:40     84]   For power_domain auto-default and effective power_domain auto-default:
[02/17 22:45:40     84]     Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
[02/17 22:45:40     84]     Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
[02/17 22:45:40     84]     Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
[02/17 22:45:40     84]     Unblocked area available for placement of any clock cells in power_domain auto-default: 229246.880um^2
[02/17 22:45:40     84]   Top Routing info:
[02/17 22:45:40     84]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[02/17 22:45:40     84]     Unshielded; Mask Constraint: 0.
[02/17 22:45:40     84]   Trunk Routing info:
[02/17 22:45:40     84]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[02/17 22:45:40     84]     Unshielded; Preferred extra space: 1; Mask Constraint: 0.
[02/17 22:45:40     84]   Leaf Routing info:
[02/17 22:45:40     84]     Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[02/17 22:45:40     84]     Unshielded; Preferred extra space: 1; Mask Constraint: 0.
[02/17 22:45:40     84]   Rebuilding timing graph... 
[02/17 22:45:41     84]   Rebuilding timing graph done.
[02/17 22:45:42     85]   For timing_corner WC:setup, late:
[02/17 22:45:42     85]     Slew time target (leaf):    0.105ns
[02/17 22:45:42     85]     Slew time target (trunk):   0.105ns
[02/17 22:45:42     85]     Slew time target (top):     0.105ns
[02/17 22:45:42     85]     Buffer unit delay for power_domain auto-default and effective power_domain auto-default:   0.057ns
[02/17 22:45:42     85]     Buffer max distance for power_domain auto-default and effective power_domain auto-default: 562.449um
[02/17 22:45:42     85]   Fastest wire driving cells and distances for power_domain auto-default and effective power_domain auto-default:
[02/17 22:45:42     85]     Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, maxDistance=562.449um, maxSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
[02/17 22:45:42     85]     Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, maxDistance=460.235um, maxSlew=0.087ns, speed=6202.628um per ns, cellArea=13.298um^2 per 1000um}
[02/17 22:45:42     85]     Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, maxDistance=441.111um, maxSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
[02/17 22:45:42     86]   Info: CCOpt is analyzing the delay of a net driven by CKBD16/Z using a timing arc from cell CKBD16
[02/17 22:45:42     86]   Info: CCOpt is analyzing the delay of a net driven by CKND12/ZN using a timing arc from cell CKND12
[02/17 22:45:42     86]   Info: CCOpt is analyzing the delay of a net driven by CKLNQD16/Q using a timing arc from cell CKLNQD16
[02/17 22:45:42     86]   Clock tree balancer configuration for skew_group clk/CON:
[02/17 22:45:42     86]     Sources:                     pin clk
[02/17 22:45:42     86]     Total number of sinks:       5024
[02/17 22:45:42     86]     Delay constrained sinks:     5024
[02/17 22:45:42     86]     Non-leaf sinks:              0
[02/17 22:45:42     86]     Ignore pins:                 0
[02/17 22:45:42     86]    Timing corner WC:setup.late:
[02/17 22:45:42     86]     Skew target:                 0.057ns
[02/17 22:45:42     86] **WARN: (IMPCCOPT-1361):	Routing info for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[02/17 22:45:42     86] **WARN: (IMPCCOPT-1361):	Routing info for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[02/17 22:45:42     86] **WARN: (IMPCCOPT-1361):	Routing info for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[02/17 22:45:42     86]   
[02/17 22:45:42     86]   Via Selection for Estimated Routes (rule default):
[02/17 22:45:42     86]   
[02/17 22:45:42     86]   --------------------------------------------------------------
[02/17 22:45:42     86]   Layer    Via Cell      Res.     Cap.     RC       Top of Stack
[02/17 22:45:42     86]   Range                  (Ohm)    (fF)     (fs)     Only
[02/17 22:45:42     86]   --------------------------------------------------------------
[02/17 22:45:42     86]   M1-M2    VIA12_1cut    1.500    0.032    0.047    false
[02/17 22:45:42     86]   M2-M3    VIA23_1cut    1.500    0.030    0.046    false
[02/17 22:45:42     86]   M3-M4    VIA34_1cut    1.500    0.030    0.046    false
[02/17 22:45:42     86]   M4-M5    VIA45_1cut    1.500    0.030    0.046    false
[02/17 22:45:42     86]   M5-M6    VIA56_1cut    1.500    0.028    0.043    false
[02/17 22:45:42     86]   M6-M7    VIA67_1cut    0.220    0.099    0.022    false
[02/17 22:45:42     86]   M7-M8    VIA78_1cut    0.220    0.119    0.026    false
[02/17 22:45:42     86]   --------------------------------------------------------------
[02/17 22:45:42     86]   
[02/17 22:45:42     86] Validating CTS configuration done.
[02/17 22:45:42     86] **WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
[02/17 22:45:42     86]  * CCOpt property update_io_latency is false
[02/17 22:45:42     86] 
[02/17 22:45:42     86] All good
[02/17 22:45:42     86] Executing ccopt post-processing.
[02/17 22:45:42     86] Synthesizing clock trees with CCOpt...
[02/17 22:45:42     86] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[02/17 22:45:42     86] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[02/17 22:45:42     86] (I)       Reading DB...
[02/17 22:45:42     86] (I)       congestionReportName   : 
[02/17 22:45:42     86] (I)       buildTerm2TermWires    : 1
[02/17 22:45:42     86] (I)       doTrackAssignment      : 1
[02/17 22:45:42     86] (I)       dumpBookshelfFiles     : 0
[02/17 22:45:42     86] (I)       numThreads             : 1
[02/17 22:45:42     86] [NR-eagl] honorMsvRouteConstraint: false
[02/17 22:45:42     86] (I)       honorPin               : false
[02/17 22:45:42     86] (I)       honorPinGuide          : true
[02/17 22:45:42     86] (I)       honorPartition         : false
[02/17 22:45:42     86] (I)       allowPartitionCrossover: false
[02/17 22:45:42     86] (I)       honorSingleEntry       : true
[02/17 22:45:42     86] (I)       honorSingleEntryStrong : true
[02/17 22:45:42     86] (I)       handleViaSpacingRule   : false
[02/17 22:45:42     86] (I)       PDConstraint           : none
[02/17 22:45:42     86] (I)       expBetterNDRHandling   : false
[02/17 22:45:42     86] [NR-eagl] honorClockSpecNDR      : 0
[02/17 22:45:42     86] (I)       routingEffortLevel     : 3
[02/17 22:45:42     86] [NR-eagl] minRouteLayer          : 2
[02/17 22:45:42     86] [NR-eagl] maxRouteLayer          : 2147483647
[02/17 22:45:42     86] (I)       numRowsPerGCell        : 1
[02/17 22:45:42     86] (I)       speedUpLargeDesign     : 0
[02/17 22:45:42     86] (I)       speedUpBlkViolationClean: 0
[02/17 22:45:42     86] (I)       multiThreadingTA       : 0
[02/17 22:45:42     86] (I)       blockedPinEscape       : 1
[02/17 22:45:42     86] (I)       blkAwareLayerSwitching : 0
[02/17 22:45:42     86] (I)       betterClockWireModeling: 1
[02/17 22:45:42     86] (I)       punchThroughDistance   : 500.00
[02/17 22:45:42     86] (I)       scenicBound            : 1.15
[02/17 22:45:42     86] (I)       maxScenicToAvoidBlk    : 100.00
[02/17 22:45:42     86] (I)       source-to-sink ratio   : 0.00
[02/17 22:45:42     86] (I)       targetCongestionRatioH : 1.00
[02/17 22:45:42     86] (I)       targetCongestionRatioV : 1.00
[02/17 22:45:42     86] (I)       layerCongestionRatio   : 0.70
[02/17 22:45:42     86] (I)       m1CongestionRatio      : 0.10
[02/17 22:45:42     86] (I)       m2m3CongestionRatio    : 0.70
[02/17 22:45:42     86] (I)       localRouteEffort       : 1.00
[02/17 22:45:42     86] (I)       numSitesBlockedByOneVia: 8.00
[02/17 22:45:42     86] (I)       supplyScaleFactorH     : 1.00
[02/17 22:45:42     86] (I)       supplyScaleFactorV     : 1.00
[02/17 22:45:42     86] (I)       highlight3DOverflowFactor: 0.00
[02/17 22:45:42     86] (I)       doubleCutViaModelingRatio: 0.00
[02/17 22:45:42     86] (I)       blockTrack             : 
[02/17 22:45:42     86] (I)       readTROption           : true
[02/17 22:45:42     86] (I)       extraSpacingBothSide   : false
[02/17 22:45:42     86] [NR-eagl] numTracksPerClockWire  : 0
[02/17 22:45:42     86] (I)       routeSelectedNetsOnly  : false
[02/17 22:45:42     86] (I)       before initializing RouteDB syMemory usage = 1200.8 MB
[02/17 22:45:42     86] (I)       starting read tracks
[02/17 22:45:42     86] (I)       build grid graph
[02/17 22:45:42     86] (I)       build grid graph start
[02/17 22:45:42     86] [NR-eagl] Layer1 has no routable track
[02/17 22:45:42     86] [NR-eagl] Layer2 has single uniform track structure
[02/17 22:45:42     86] [NR-eagl] Layer3 has single uniform track structure
[02/17 22:45:42     86] [NR-eagl] Layer4 has single uniform track structure
[02/17 22:45:42     86] [NR-eagl] Layer5 has single uniform track structure
[02/17 22:45:42     86] [NR-eagl] Layer6 has single uniform track structure
[02/17 22:45:42     86] [NR-eagl] Layer7 has single uniform track structure
[02/17 22:45:42     86] [NR-eagl] Layer8 has single uniform track structure
[02/17 22:45:42     86] (I)       build grid graph end
[02/17 22:45:42     86] (I)       Layer1   numNetMinLayer=32013
[02/17 22:45:42     86] (I)       Layer2   numNetMinLayer=0
[02/17 22:45:42     86] (I)       Layer3   numNetMinLayer=0
[02/17 22:45:42     86] (I)       Layer4   numNetMinLayer=0
[02/17 22:45:42     86] (I)       Layer5   numNetMinLayer=0
[02/17 22:45:42     86] (I)       Layer6   numNetMinLayer=0
[02/17 22:45:42     86] (I)       Layer7   numNetMinLayer=421
[02/17 22:45:42     86] (I)       Layer8   numNetMinLayer=0
[02/17 22:45:42     86] (I)       numViaLayers=7
[02/17 22:45:42     86] (I)       end build via table
[02/17 22:45:42     86] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=8312 numBumpBlks=0 numBoundaryFakeBlks=0
[02/17 22:45:42     86] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[02/17 22:45:42     86] (I)       readDataFromPlaceDB
[02/17 22:45:42     86] (I)       Read net information..
[02/17 22:45:42     86] [NR-eagl] Read numTotalNets=32434  numIgnoredNets=0
[02/17 22:45:42     86] (I)       Read testcase time = 0.010 seconds
[02/17 22:45:42     86] 
[02/17 22:45:42     86] (I)       totalPins=108940  totalGlobalPin=104860 (96.25%)
[02/17 22:45:42     86] (I)       Model blockage into capacity
[02/17 22:45:42     86] (I)       Read numBlocks=8312  numPreroutedWires=0  numCapScreens=0
[02/17 22:45:42     86] (I)       blocked area on Layer1 : 0  (0.00%)
[02/17 22:45:42     86] (I)       blocked area on Layer2 : 49126528000  (5.36%)
[02/17 22:45:42     86] (I)       blocked area on Layer3 : 16478000000  (1.80%)
[02/17 22:45:42     86] (I)       blocked area on Layer4 : 130896440000  (14.27%)
[02/17 22:45:42     86] (I)       blocked area on Layer5 : 0  (0.00%)
[02/17 22:45:42     86] (I)       blocked area on Layer6 : 0  (0.00%)
[02/17 22:45:42     86] (I)       blocked area on Layer7 : 0  (0.00%)
[02/17 22:45:42     86] (I)       blocked area on Layer8 : 0  (0.00%)
[02/17 22:45:42     86] (I)       Modeling time = 0.020 seconds
[02/17 22:45:42     86] 
[02/17 22:45:42     86] (I)       Number of ignored nets = 0
[02/17 22:45:42     86] (I)       Number of fixed nets = 0.  Ignored: Yes
[02/17 22:45:42     86] (I)       Number of clock nets = 1.  Ignored: No
[02/17 22:45:42     86] (I)       Number of analog nets = 0.  Ignored: Yes
[02/17 22:45:42     86] (I)       Number of special nets = 0.  Ignored: Yes
[02/17 22:45:42     86] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[02/17 22:45:42     86] (I)       Number of skip routing nets = 0.  Ignored: Yes
[02/17 22:45:42     86] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[02/17 22:45:42     86] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[02/17 22:45:42     86] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[02/17 22:45:42     86] [NR-eagl] There are 1 clock nets ( 0 with NDR ).
[02/17 22:45:42     86] (I)       Before initializing earlyGlobalRoute syMemory usage = 1200.8 MB
[02/17 22:45:42     86] (I)       Layer1  viaCost=300.00
[02/17 22:45:42     86] (I)       Layer2  viaCost=100.00
[02/17 22:45:42     86] (I)       Layer3  viaCost=100.00
[02/17 22:45:42     86] (I)       Layer4  viaCost=100.00
[02/17 22:45:42     86] (I)       Layer5  viaCost=100.00
[02/17 22:45:42     86] (I)       Layer6  viaCost=200.00
[02/17 22:45:42     86] (I)       Layer7  viaCost=100.00
[02/17 22:45:42     86] (I)       ---------------------Grid Graph Info--------------------
[02/17 22:45:42     86] (I)       routing area        :  (0, 0) - (960800, 954400)
[02/17 22:45:42     86] (I)       core area           :  (20000, 20000) - (940800, 934400)
[02/17 22:45:42     86] (I)       Site Width          :   400  (dbu)
[02/17 22:45:42     86] (I)       Row Height          :  3600  (dbu)
[02/17 22:45:42     86] (I)       GCell Width         :  3600  (dbu)
[02/17 22:45:42     86] (I)       GCell Height        :  3600  (dbu)
[02/17 22:45:42     86] (I)       grid                :   267   265     8
[02/17 22:45:42     86] (I)       vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[02/17 22:45:42     86] (I)       horizontal capacity :     0     0  3600     0  3600     0  3600     0
[02/17 22:45:42     86] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[02/17 22:45:42     86] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[02/17 22:45:42     86] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[02/17 22:45:42     86] (I)       First Track Coord   :     0   200   400   200   400   200   800  1000
[02/17 22:45:42     86] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[02/17 22:45:42     86] (I)       Total num of tracks :     0  2402  2385  2402  2385  2402   596   600
[02/17 22:45:42     86] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[02/17 22:45:42     86] (I)       --------------------------------------------------------
[02/17 22:45:42     86] 
[02/17 22:45:42     86] [NR-eagl] ============ Routing rule table ============
[02/17 22:45:42     86] [NR-eagl] Rule id 0. Nets 32434 
[02/17 22:45:42     86] [NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[02/17 22:45:42     86] [NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[02/17 22:45:42     86] [NR-eagl] ========================================
[02/17 22:45:42     86] [NR-eagl] 
[02/17 22:45:42     86] (I)       After initializing earlyGlobalRoute syMemory usage = 1200.8 MB
[02/17 22:45:42     86] (I)       Loading and dumping file time : 0.25 seconds
[02/17 22:45:42     86] (I)       ============= Initialization =============
[02/17 22:45:42     86] (I)       total 2D Cap : 318132 = (159132 H, 159000 V)
[02/17 22:45:42     86] [NR-eagl] Layer group 1: route 421 net(s) in layer range [7, 8]
[02/17 22:45:42     86] (I)       ============  Phase 1a Route ============
[02/17 22:45:42     86] (I)       Phase 1a runs 0.00 seconds
[02/17 22:45:42     86] (I)       blkAvoiding Routing :  time=0.01  numBlkSegs=0
[02/17 22:45:42     86] (I)       Usage: 24734 = (8691 H, 16043 V) = (5.46% H, 10.09% V) = (1.564e+04um H, 2.888e+04um V)
[02/17 22:45:42     86] (I)       
[02/17 22:45:42     86] (I)       ============  Phase 1b Route ============
[02/17 22:45:42     86] (I)       Phase 1b runs 0.00 seconds
[02/17 22:45:42     86] (I)       Usage: 24750 = (8698 H, 16052 V) = (5.47% H, 10.10% V) = (1.566e+04um H, 2.889e+04um V)
[02/17 22:45:42     86] (I)       
[02/17 22:45:42     86] (I)       earlyGlobalRoute overflow of layer group 1: 0.04% H + 0.11% V. EstWL: 4.455000e+04um
[02/17 22:45:42     86] (I)       ============  Phase 1c Route ============
[02/17 22:45:42     86] (I)       Level2 Grid: 54 x 53
[02/17 22:45:42     86] (I)       Phase 1c runs 0.00 seconds
[02/17 22:45:42     86] (I)       Usage: 24750 = (8698 H, 16052 V) = (5.47% H, 10.10% V) = (1.566e+04um H, 2.889e+04um V)
[02/17 22:45:42     86] (I)       
[02/17 22:45:42     86] (I)       ============  Phase 1d Route ============
[02/17 22:45:42     86] (I)       Phase 1d runs 0.00 seconds
[02/17 22:45:42     86] (I)       Usage: 24758 = (8701 H, 16057 V) = (5.47% H, 10.10% V) = (1.566e+04um H, 2.890e+04um V)
[02/17 22:45:42     86] (I)       
[02/17 22:45:42     86] (I)       ============  Phase 1e Route ============
[02/17 22:45:42     86] (I)       Phase 1e runs 0.00 seconds
[02/17 22:45:42     86] (I)       Usage: 24758 = (8701 H, 16057 V) = (5.47% H, 10.10% V) = (1.566e+04um H, 2.890e+04um V)
[02/17 22:45:42     86] (I)       
[02/17 22:45:42     86] [NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.03% H + 0.09% V. EstWL: 4.456440e+04um
[02/17 22:45:42     86] [NR-eagl] 
[02/17 22:45:43     86] (I)       dpBasedLA: time=0.00  totalOF=2934  totalVia=27637  totalWL=24756  total(Via+WL)=52393 
[02/17 22:45:43     86] (I)       total 2D Cap : 3353369 = (1416712 H, 1936657 V)
[02/17 22:45:43     86] [NR-eagl] Layer group 2: route 32013 net(s) in layer range [2, 8]
[02/17 22:45:43     86] (I)       ============  Phase 1a Route ============
[02/17 22:45:43     86] (I)       Phase 1a runs 0.07 seconds
[02/17 22:45:43     86] (I)       blkAvoiding Routing :  time=0.01  numBlkSegs=0
[02/17 22:45:43     86] (I)       Usage: 331102 = (148863 H, 182239 V) = (10.51% H, 9.41% V) = (2.680e+05um H, 3.280e+05um V)
[02/17 22:45:43     86] (I)       
[02/17 22:45:43     86] (I)       ============  Phase 1b Route ============
[02/17 22:45:43     86] (I)       Phase 1b runs 0.02 seconds
[02/17 22:45:43     86] (I)       Usage: 331108 = (148867 H, 182241 V) = (10.51% H, 9.41% V) = (2.680e+05um H, 3.280e+05um V)
[02/17 22:45:43     86] (I)       
[02/17 22:45:43     86] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 5.514300e+05um
[02/17 22:45:43     86] (I)       ============  Phase 1c Route ============
[02/17 22:45:43     86] (I)       Level2 Grid: 54 x 53
[02/17 22:45:43     86] (I)       Phase 1c runs 0.00 seconds
[02/17 22:45:43     86] (I)       Usage: 331108 = (148867 H, 182241 V) = (10.51% H, 9.41% V) = (2.680e+05um H, 3.280e+05um V)
[02/17 22:45:43     86] (I)       
[02/17 22:45:43     86] (I)       ============  Phase 1d Route ============
[02/17 22:45:43     86] (I)       Phase 1d runs 0.07 seconds
[02/17 22:45:43     86] (I)       Usage: 331114 = (148867 H, 182247 V) = (10.51% H, 9.41% V) = (2.680e+05um H, 3.280e+05um V)
[02/17 22:45:43     86] (I)       
[02/17 22:45:43     86] (I)       ============  Phase 1e Route ============
[02/17 22:45:43     86] (I)       Phase 1e runs 0.00 seconds
[02/17 22:45:43     86] (I)       Usage: 331114 = (148867 H, 182247 V) = (10.51% H, 9.41% V) = (2.680e+05um H, 3.280e+05um V)
[02/17 22:45:43     86] (I)       
[02/17 22:45:43     86] [NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 5.514408e+05um
[02/17 22:45:43     86] [NR-eagl] 
[02/17 22:45:43     86] (I)       dpBasedLA: time=0.08  totalOF=4949  totalVia=200767  totalWL=306356  total(Via+WL)=507123 
[02/17 22:45:43     86] (I)       ============  Phase 1l Route ============
[02/17 22:45:43     86] (I)       Total Global Routing Runtime: 0.42 seconds
[02/17 22:45:43     86] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[02/17 22:45:43     86] [NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[02/17 22:45:43     86] (I)       
[02/17 22:45:43     86] (I)       ============= track Assignment ============
[02/17 22:45:43     86] (I)       extract Global 3D Wires
[02/17 22:45:43     86] (I)       Extract Global WL : time=0.01
[02/17 22:45:43     86] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[02/17 22:45:43     86] (I)       Initialization real time=0.01 seconds
[02/17 22:45:43     87] (I)       Kernel real time=0.37 seconds
[02/17 22:45:43     87] (I)       End Greedy Track Assignment
[02/17 22:45:43     87] [NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 108699
[02/17 22:45:43     87] [NR-eagl] Layer2(M2)(V) length: 2.129045e+05um, number of vias: 151543
[02/17 22:45:43     87] [NR-eagl] Layer3(M3)(H) length: 2.400191e+05um, number of vias: 12178
[02/17 22:45:43     87] [NR-eagl] Layer4(M4)(V) length: 8.677924e+04um, number of vias: 5899
[02/17 22:45:43     87] [NR-eagl] Layer5(M5)(H) length: 1.884956e+04um, number of vias: 4621
[02/17 22:45:43     87] [NR-eagl] Layer6(M6)(V) length: 1.080186e+04um, number of vias: 3725
[02/17 22:45:43     87] [NR-eagl] Layer7(M7)(H) length: 1.611840e+04um, number of vias: 4273
[02/17 22:45:43     87] [NR-eagl] Layer8(M8)(V) length: 2.904140e+04um, number of vias: 0
[02/17 22:45:43     87] [NR-eagl] Total length: 6.145141e+05um, number of vias: 290938
[02/17 22:45:43     87] [NR-eagl] End Peak syMemory usage = 1168.8 MB
[02/17 22:45:43     87] [NR-eagl] Early Global Router Kernel+IO runtime : 1.28 seconds
[02/17 22:45:43     87] setPlaceMode -congEffort medium -modulePlan false -reorderScan false -timingDriven true
[02/17 22:45:43     87] #spOpts: N=65 
[02/17 22:45:43     87] Core basic site is core
[02/17 22:45:44     87] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/17 22:45:44     87] Validating CTS configuration... 
[02/17 22:45:44     87]   Non-default CCOpt properties:
[02/17 22:45:44     87]   cts_merge_clock_gates is set for at least one key
[02/17 22:45:44     87]   cts_merge_clock_logic is set for at least one key
[02/17 22:45:44     87]   preferred_extra_space is set for at least one key
[02/17 22:45:44     87]   route_type is set for at least one key
[02/17 22:45:44     87]   update_io_latency: 0 (default: true)
[02/17 22:45:44     87]   Route type trimming info:
[02/17 22:45:44     87]     No route type modifications were made.
[02/17 22:45:44     87]   Clock tree balancer configuration for clock_tree clk:
[02/17 22:45:44     87]   Non-default CCOpt properties for clock tree clk:
[02/17 22:45:44     87]     cts_merge_clock_gates: true (default: false)
[02/17 22:45:44     87]     cts_merge_clock_logic: true (default: false)
[02/17 22:45:44     87]     route_type (leaf): default_route_type_leaf (default: default)
[02/17 22:45:44     87]     route_type (trunk): default_route_type_nonleaf (default: default)
[02/17 22:45:44     87]     route_type (top): default_route_type_nonleaf (default: default)
[02/17 22:45:44     87]   For power_domain auto-default and effective power_domain auto-default:
[02/17 22:45:44     87]     Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
[02/17 22:45:44     87]     Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
[02/17 22:45:44     87]     Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
[02/17 22:45:44     87]     Unblocked area available for placement of any clock cells in power_domain auto-default: 229246.880um^2
[02/17 22:45:44     87]   Top Routing info:
[02/17 22:45:44     87]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[02/17 22:45:44     87]     Unshielded; Mask Constraint: 0.
[02/17 22:45:44     87]   Trunk Routing info:
[02/17 22:45:44     87]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[02/17 22:45:44     87]     Unshielded; Preferred extra space: 1; Mask Constraint: 0.
[02/17 22:45:44     87]   Leaf Routing info:
[02/17 22:45:44     87]     Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[02/17 22:45:44     87]     Unshielded; Preferred extra space: 1; Mask Constraint: 0.
[02/17 22:45:44     87] Updating RC grid for preRoute extraction ...
[02/17 22:45:44     87] Initializing multi-corner capacitance tables ... 
[02/17 22:45:44     87] Initializing multi-corner resistance tables ...
[02/17 22:45:44     87]   Rebuilding timing graph... 
[02/17 22:45:44     88]   Rebuilding timing graph done.
[02/17 22:45:44     88]   For timing_corner WC:setup, late:
[02/17 22:45:44     88]     Slew time target (leaf):    0.105ns
[02/17 22:45:44     88]     Slew time target (trunk):   0.105ns
[02/17 22:45:44     88]     Slew time target (top):     0.105ns
[02/17 22:45:44     88]     Buffer unit delay for power_domain auto-default and effective power_domain auto-default:   0.057ns
[02/17 22:45:44     88]     Buffer max distance for power_domain auto-default and effective power_domain auto-default: 562.449um
[02/17 22:45:44     88]   Fastest wire driving cells and distances for power_domain auto-default and effective power_domain auto-default:
[02/17 22:45:44     88]     Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, maxDistance=562.449um, maxSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
[02/17 22:45:44     88]     Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, maxDistance=460.235um, maxSlew=0.087ns, speed=6202.628um per ns, cellArea=13.298um^2 per 1000um}
[02/17 22:45:44     88]     Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, maxDistance=441.111um, maxSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
[02/17 22:45:44     88]   Clock tree balancer configuration for skew_group clk/CON:
[02/17 22:45:44     88]     Sources:                     pin clk
[02/17 22:45:44     88]     Total number of sinks:       5024
[02/17 22:45:44     88]     Delay constrained sinks:     5024
[02/17 22:45:44     88]     Non-leaf sinks:              0
[02/17 22:45:44     88]     Ignore pins:                 0
[02/17 22:45:44     88]    Timing corner WC:setup.late:
[02/17 22:45:44     88]     Skew target:                 0.057ns
[02/17 22:45:44     88] **WARN: (IMPCCOPT-1361):	Routing info for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[02/17 22:45:44     88] **WARN: (IMPCCOPT-1361):	Routing info for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[02/17 22:45:44     88] **WARN: (IMPCCOPT-1361):	Routing info for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[02/17 22:45:45     88]   
[02/17 22:45:45     88]   Via Selection for Estimated Routes (rule default):
[02/17 22:45:45     88]   
[02/17 22:45:45     88]   ----------------------------------------------------------------
[02/17 22:45:45     88]   Layer    Via Cell        Res.     Cap.     RC       Top of Stack
[02/17 22:45:45     88]   Range                    (Ohm)    (fF)     (fs)     Only
[02/17 22:45:45     88]   ----------------------------------------------------------------
[02/17 22:45:45     88]   M1-M2    VIA12_1cut_V    1.500    0.032    0.047    false
[02/17 22:45:45     88]   M2-M3    VIA23_1cut      1.500    0.030    0.046    false
[02/17 22:45:45     88]   M3-M4    VIA34_1cut      1.500    0.030    0.046    false
[02/17 22:45:45     88]   M4-M5    VIA45_1cut      1.500    0.030    0.046    false
[02/17 22:45:45     88]   M5-M6    VIA56_1cut      1.500    0.028    0.043    false
[02/17 22:45:45     88]   M6-M7    VIA67_1cut      0.220    0.099    0.022    false
[02/17 22:45:45     88]   M7-M8    VIA78_1cut      0.220    0.119    0.026    false
[02/17 22:45:45     88]   ----------------------------------------------------------------
[02/17 22:45:45     88]   
[02/17 22:45:45     88] Validating CTS configuration done.
[02/17 22:45:45     88] Adding driver cell for primary IO roots...
[02/17 22:45:45     88] Maximizing clock DAG abstraction... 
[02/17 22:45:45     88] Maximizing clock DAG abstraction done.
[02/17 22:45:45     88] Synthesizing clock trees... #spOpts: N=65 
[02/17 22:45:45     88] 
[02/17 22:45:45     88]   Merging duplicate siblings in DAG... 
[02/17 22:45:45     88]     Resynthesising clock tree into netlist... 
[02/17 22:45:45     88]     Resynthesising clock tree into netlist done.
[02/17 22:45:45     88]     Summary of the merge of duplicate siblings
[02/17 22:45:45     88]     
[02/17 22:45:45     88]     ----------------------------------------------------------
[02/17 22:45:45     88]     Description                          Number of occurrences
[02/17 22:45:45     88]     ----------------------------------------------------------
[02/17 22:45:45     88]     Total clock gates                              0
[02/17 22:45:45     88]     Globally unique enables                        0
[02/17 22:45:45     88]     Potentially mergeable clock gates              0
[02/17 22:45:45     88]     Actually merged                                0
[02/17 22:45:45     88]     ----------------------------------------------------------
[02/17 22:45:45     88]     
[02/17 22:45:45     88]     
[02/17 22:45:45     88]     Disconnecting clock tree from netlist... 
[02/17 22:45:45     88]     Disconnecting clock tree from netlist done.
[02/17 22:45:45     88]   Merging duplicate siblings in DAG done.
[02/17 22:45:45     88]   Clustering... 
[02/17 22:45:45     88]     Clock DAG stats before clustering:
[02/17 22:45:45     88]       cell counts    : b=0, i=0, cg=0, l=0, total=0
[02/17 22:45:45     88]       cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
[02/17 22:45:45     88]     Clustering clock_tree clk... 
[02/17 22:45:45     88]       Creating channel graph for ccopt_3_8... 
[02/17 22:45:45     88]       Creating channel graph for ccopt_3_8 done.
[02/17 22:45:45     88]       Creating channel graph for ccopt_3_4_available_3_8... 
[02/17 22:45:45     88]       Creating channel graph for ccopt_3_4_available_3_8 done.
[02/17 22:45:45     89]       Rebuilding timing graph... 
[02/17 22:45:45     89]       Rebuilding timing graph done.
[02/17 22:45:50     93]     Clustering clock_tree clk done.
[02/17 22:45:50     93]     Clock DAG stats after bottom-up phase:
[02/17 22:45:50     93]       cell counts    : b=94, i=0, cg=0, l=0, total=94
[02/17 22:45:50     93]       cell areas     : b=947.520um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=947.520um^2
[02/17 22:45:50     93]     Legalizing clock trees... 
[02/17 22:45:50     93]       Resynthesising clock tree into netlist... 
[02/17 22:45:50     94]       Resynthesising clock tree into netlist done.
[02/17 22:45:50     94] #spOpts: N=65 
[02/17 22:45:50     94] *** Starting refinePlace (0:01:34 mem=1222.3M) ***
[02/17 22:45:50     94] Total net bbox length = 5.111e+05 (2.247e+05 2.864e+05) (ext = 1.583e+04)
[02/17 22:45:50     94] Starting refinePlace ...
[02/17 22:45:50     94] **ERROR: (IMPSP-2002):	Density too high (99.2%), stopping detail placement.
[02/17 22:45:50     94] Type 'man IMPSP-2002' for more detail.
[02/17 22:45:50     94] Total net bbox length = 5.111e+05 (2.247e+05 2.864e+05) (ext = 1.583e+04)
[02/17 22:45:50     94] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1222.3MB
[02/17 22:45:50     94] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1222.3MB) @(0:01:34 - 0:01:34).
[02/17 22:45:50     94] *** Finished refinePlace (0:01:34 mem=1222.3M) ***
[02/17 22:45:50     94] #spOpts: N=65 
[02/17 22:45:50     94]       Disconnecting clock tree from netlist... 
[02/17 22:45:50     94]       Disconnecting clock tree from netlist done.
[02/17 22:45:50     94] #spOpts: N=65 
[02/17 22:45:50     94]       Rebuilding timing graph... 
[02/17 22:45:50     94]       Rebuilding timing graph done.
[02/17 22:45:51     95]       
[02/17 22:45:51     95]       Clock tree legalization - Histogram:
[02/17 22:45:51     95]       ====================================
[02/17 22:45:51     95]       
[02/17 22:45:51     95]       --------------------------------
[02/17 22:45:51     95]       Movement (um)    Number of cells
[02/17 22:45:51     95]       --------------------------------
[02/17 22:45:51     95]       [2,2.56)                1
[02/17 22:45:51     95]       [2.56,3.12)             1
[02/17 22:45:51     95]       [3.12,3.68)             8
[02/17 22:45:51     95]       [3.68,4.24)             0
[02/17 22:45:51     95]       [4.24,4.8)              0
[02/17 22:45:51     95]       [4.8,5.36)              2
[02/17 22:45:51     95]       [5.36,5.92)             0
[02/17 22:45:51     95]       [5.92,6.48)             1
[02/17 22:45:51     95]       [6.48,7.04)             0
[02/17 22:45:51     95]       [7.04,7.6)              2
[02/17 22:45:51     95]       --------------------------------
[02/17 22:45:51     95]       
[02/17 22:45:51     95]       
[02/17 22:45:51     95]       Clock tree legalization - Top 10 Movements:
[02/17 22:45:51     95]       ===========================================
[02/17 22:45:51     95]       
[02/17 22:45:51     95]       --------------------------------------------------------------------------------------------------------------------------------------------------------------
[02/17 22:45:51     95]       Movement (um)    Desired              Achieved             Node
[02/17 22:45:51     95]                        location             location             
[02/17 22:45:51     95]       --------------------------------------------------------------------------------------------------------------------------------------------------------------
[02/17 22:45:51     95]            7.6         (287.308,98.918)     (279.707,98.918)     ccl clock buffer, uid:A16f19 (a lib_cell CKBD16) at (277.200,98.200), in power domain auto-default
[02/17 22:45:51     95]            7.2         (287.892,162.282)    (287.892,155.083)    ccl clock buffer, uid:A16f20 (a lib_cell CKBD16) at (284.800,154.000), in power domain auto-default
[02/17 22:45:51     95]            6           (288.892,162.282)    (291.293,158.683)    ccl clock buffer, uid:A16f0a (a lib_cell CKBD16) at (288.200,157.600), in power domain auto-default
[02/17 22:45:51     95]            5           (363.692,155.083)    (362.293,158.683)    ccl clock buffer, uid:A16eeb (a lib_cell CKBD16) at (359.200,157.600), in power domain auto-default
[02/17 22:45:51     95]            5           (363.692,155.083)    (362.293,151.482)    ccl clock buffer, uid:A16f1b (a lib_cell CKBD16) at (359.200,150.400), in power domain auto-default
[02/17 22:45:51     95]            3.6         (287.892,162.282)    (287.892,165.882)    ccl clock buffer, uid:A17061 (a lib_cell CKBD16) at (284.800,164.800), in power domain auto-default
[02/17 22:45:51     95]            3.6         (83.707,350.918)     (83.707,347.317)     ccl clock buffer, uid:A16eed (a lib_cell CKBD16) at (81.200,346.600), in power domain auto-default
[02/17 22:45:51     95]            3.6         (48.508,275.317)     (48.508,271.717)     ccl clock buffer, uid:A16efd (a lib_cell CKBD16) at (46.000,271.000), in power domain auto-default
[02/17 22:45:51     95]            3.6         (215.292,327.882)    (215.292,324.283)    ccl clock buffer, uid:A1702b (a lib_cell CKBD16) at (212.200,323.200), in power domain auto-default
[02/17 22:45:51     95]            3.6         (83.707,142.118)     (83.707,138.518)     ccl clock buffer, uid:A16f07 (a lib_cell CKBD16) at (81.200,137.800), in power domain auto-default
[02/17 22:45:51     95]       --------------------------------------------------------------------------------------------------------------------------------------------------------------
[02/17 22:45:51     95]       
[02/17 22:45:51     95]     Legalizing clock trees done.
[02/17 22:45:51     95]     Clock DAG stats after 'Clustering':
[02/17 22:45:51     95]       cell counts    : b=94, i=0, cg=0, l=0, total=94
[02/17 22:45:51     95]       cell areas     : b=947.520um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=947.520um^2
[02/17 22:45:51     95]       gate capacitance : top=0.000pF, trunk=0.517pF, leaf=4.579pF, total=5.096pF
[02/17 22:45:51     95]       wire capacitance : top=0.000pF, trunk=0.525pF, leaf=4.180pF, total=4.705pF
[02/17 22:45:51     95]       wire lengths   : top=0.000um, trunk=3382.943um, leaf=22817.110um, total=26200.052um
[02/17 22:45:51     95]       sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[02/17 22:45:51     95]     Clock DAG net violations after 'Clustering':none
[02/17 22:45:51     95]     Clock tree state after 'Clustering':
[02/17 22:45:51     95]       clock_tree clk: worst slew is leaf(0.101),trunk(0.070),top(nil), margined worst slew is leaf(0.101),trunk(0.070),top(nil)
[02/17 22:45:51     95]       skew_group clk/CON: insertion delay [min=0.344, max=0.460, avg=0.388, sd=0.030], skew [0.117 vs 0.057*, 49.8% {0.367, 0.396, 0.424}] (wid=0.043 ws=0.017) (gid=0.437 gs=0.131)
[02/17 22:45:51     95]     Clock network insertion delays are now [0.344ns, 0.460ns] average 0.388ns std.dev 0.030ns
[02/17 22:45:51     95]   Clustering done.
[02/17 22:45:51     95]   Resynthesising clock tree into netlist... 
[02/17 22:45:51     95]   Resynthesising clock tree into netlist done.
[02/17 22:45:51     95]   Updating congestion map to accurately time the clock tree... *info: There are 18 candidate Buffer cells
[02/17 22:45:51     95] *info: There are 18 candidate Inverter cells
[02/17 22:45:52     96] 
[02/17 22:45:52     96]     Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'fullchip' of instances=61518 and nets=36699 using extraction engine 'preRoute' .
[02/17 22:45:52     96] PreRoute RC Extraction called for design fullchip.
[02/17 22:45:52     96] RC Extraction called in multi-corner(2) mode.
[02/17 22:45:52     96] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[02/17 22:45:52     96] RCMode: PreRoute
[02/17 22:45:52     96]       RC Corner Indexes            0       1   
[02/17 22:45:52     96] Capacitance Scaling Factor   : 1.00000 1.00000 
[02/17 22:45:52     96] Resistance Scaling Factor    : 1.00000 1.00000 
[02/17 22:45:52     96] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[02/17 22:45:52     96] Clock Res. Scaling Factor    : 1.00000 1.00000 
[02/17 22:45:52     96] Shrink Factor                : 1.00000
[02/17 22:45:52     96] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[02/17 22:45:52     96] Using capacitance table file ...
[02/17 22:45:52     96] Updating RC grid for preRoute extraction ...
[02/17 22:45:52     96] Initializing multi-corner capacitance tables ... 
[02/17 22:45:52     96] Initializing multi-corner resistance tables ...
[02/17 22:45:53     96] PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 1220.070M)
[02/17 22:45:53     96] 
[02/17 22:45:53     96]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[02/17 22:45:53     96]   Updating congestion map to accurately time the clock tree done.
[02/17 22:45:53     96]   Disconnecting clock tree from netlist... 
[02/17 22:45:53     96]   Disconnecting clock tree from netlist done.
[02/17 22:45:53     96]   Rebuilding timing graph... 
[02/17 22:45:53     96]   Rebuilding timing graph done.
[02/17 22:45:53     97]   Rebuilding timing graph Clock DAG stats After congestion update:
[02/17 22:45:53     97]   Rebuilding timing graph   cell counts    : b=94, i=0, cg=0, l=0, total=94
[02/17 22:45:53     97]   Rebuilding timing graph   cell areas     : b=947.520um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=947.520um^2
[02/17 22:45:53     97]   Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.517pF, leaf=4.579pF, total=5.096pF
[02/17 22:45:53     97]   Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.529pF, leaf=4.206pF, total=4.735pF
[02/17 22:45:53     97]   Rebuilding timing graph   wire lengths   : top=0.000um, trunk=3382.943um, leaf=22817.110um, total=26200.052um
[02/17 22:45:53     97]   Rebuilding timing graph   sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[02/17 22:45:53     97]   Rebuilding timing graph Clock DAG net violations After congestion update:none
[02/17 22:45:53     97]   Clock tree state After congestion update:
[02/17 22:45:53     97]     clock_tree clk: worst slew is leaf(0.101),trunk(0.071),top(nil), margined worst slew is leaf(0.101),trunk(0.071),top(nil)
[02/17 22:45:53     97]     skew_group clk/CON: insertion delay [min=0.344, max=0.461, avg=0.388, sd=0.030], skew [0.117 vs 0.057*, 50% {0.367, 0.396, 0.425}] (wid=0.043 ws=0.017) (gid=0.437 gs=0.130)
[02/17 22:45:53     97]   Clock network insertion delays are now [0.344ns, 0.461ns] average 0.388ns std.dev 0.030ns
[02/17 22:45:53     97]   Fixing clock tree slew time and max cap violations... 
[02/17 22:45:53     97]     Fixing clock tree overload: 
[02/17 22:45:53     97]     Fixing clock tree overload: .
[02/17 22:45:53     97]     Fixing clock tree overload: ..
[02/17 22:45:53     97]     Fixing clock tree overload: ...
[02/17 22:45:53     97]     Fixing clock tree overload: ... 20% 
[02/17 22:45:53     97]     Fixing clock tree overload: ... 20% .
[02/17 22:45:53     97]     Fixing clock tree overload: ... 20% ..
[02/17 22:45:53     97]     Fixing clock tree overload: ... 20% ...
[02/17 22:45:53     97]     Fixing clock tree overload: ... 20% ... 40% 
[02/17 22:45:53     97]     Fixing clock tree overload: ... 20% ... 40% .
[02/17 22:45:53     97]     Fixing clock tree overload: ... 20% ... 40% ..
[02/17 22:45:53     97]     Fixing clock tree overload: ... 20% ... 40% ...
[02/17 22:45:53     97]     Fixing clock tree overload: ... 20% ... 40% ... 60% 
[02/17 22:45:53     97]     Fixing clock tree overload: ... 20% ... 40% ... 60% .
[02/17 22:45:53     97]     Fixing clock tree overload: ... 20% ... 40% ... 60% ..
[02/17 22:45:53     97]     Fixing clock tree overload: ... 20% ... 40% ... 60% ...
[02/17 22:45:53     97]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
[02/17 22:45:53     97]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
[02/17 22:45:53     97]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
[02/17 22:45:53     97]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
[02/17 22:45:53     97]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
[02/17 22:45:53     97]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[02/17 22:45:53     97]       cell counts    : b=94, i=0, cg=0, l=0, total=94
[02/17 22:45:53     97]       cell areas     : b=947.520um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=947.520um^2
[02/17 22:45:53     97]       gate capacitance : top=0.000pF, trunk=0.517pF, leaf=4.579pF, total=5.096pF
[02/17 22:45:53     97]       wire capacitance : top=0.000pF, trunk=0.529pF, leaf=4.206pF, total=4.735pF
[02/17 22:45:53     97]       wire lengths   : top=0.000um, trunk=3382.943um, leaf=22817.110um, total=26200.052um
[02/17 22:45:53     97]       sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[02/17 22:45:53     97]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations':none
[02/17 22:45:53     97]     Clock tree state after 'Fixing clock tree slew time and max cap violations':
[02/17 22:45:53     97]       clock_tree clk: worst slew is leaf(0.101),trunk(0.071),top(nil), margined worst slew is leaf(0.101),trunk(0.071),top(nil)
[02/17 22:45:53     97]       skew_group clk/CON: insertion delay [min=0.344, max=0.461, avg=0.388, sd=0.030], skew [0.117 vs 0.057*, 50% {0.367, 0.396, 0.425}] (wid=0.043 ws=0.017) (gid=0.437 gs=0.130)
[02/17 22:45:53     97]     Clock network insertion delays are now [0.344ns, 0.461ns] average 0.388ns std.dev 0.030ns
[02/17 22:45:53     97]   Fixing clock tree slew time and max cap violations done.
[02/17 22:45:53     97]   Fixing clock tree slew time and max cap violations - detailed pass... 
[02/17 22:45:53     97]     Fixing clock tree overload: 
[02/17 22:45:53     97]     Fixing clock tree overload: .
[02/17 22:45:53     97]     Fixing clock tree overload: ..
[02/17 22:45:53     97]     Fixing clock tree overload: ...
[02/17 22:45:53     97]     Fixing clock tree overload: ... 20% 
[02/17 22:45:53     97]     Fixing clock tree overload: ... 20% .
[02/17 22:45:53     97]     Fixing clock tree overload: ... 20% ..
[02/17 22:45:53     97]     Fixing clock tree overload: ... 20% ...
[02/17 22:45:53     97]     Fixing clock tree overload: ... 20% ... 40% 
[02/17 22:45:53     97]     Fixing clock tree overload: ... 20% ... 40% .
[02/17 22:45:53     97]     Fixing clock tree overload: ... 20% ... 40% ..
[02/17 22:45:53     97]     Fixing clock tree overload: ... 20% ... 40% ...
[02/17 22:45:53     97]     Fixing clock tree overload: ... 20% ... 40% ... 60% 
[02/17 22:45:53     97]     Fixing clock tree overload: ... 20% ... 40% ... 60% .
[02/17 22:45:53     97]     Fixing clock tree overload: ... 20% ... 40% ... 60% ..
[02/17 22:45:53     97]     Fixing clock tree overload: ... 20% ... 40% ... 60% ...
[02/17 22:45:53     97]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
[02/17 22:45:53     97]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
[02/17 22:45:53     97]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
[02/17 22:45:53     97]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
[02/17 22:45:53     97]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
[02/17 22:45:53     97]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[02/17 22:45:53     97]       cell counts    : b=94, i=0, cg=0, l=0, total=94
[02/17 22:45:53     97]       cell areas     : b=947.520um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=947.520um^2
[02/17 22:45:53     97]       gate capacitance : top=0.000pF, trunk=0.517pF, leaf=4.579pF, total=5.096pF
[02/17 22:45:53     97]       wire capacitance : top=0.000pF, trunk=0.529pF, leaf=4.206pF, total=4.735pF
[02/17 22:45:53     97]       wire lengths   : top=0.000um, trunk=3382.943um, leaf=22817.110um, total=26200.052um
[02/17 22:45:53     97]       sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[02/17 22:45:53     97]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass':none
[02/17 22:45:53     97]     Clock tree state after 'Fixing clock tree slew time and max cap violations - detailed pass':
[02/17 22:45:53     97]       clock_tree clk: worst slew is leaf(0.101),trunk(0.071),top(nil), margined worst slew is leaf(0.101),trunk(0.071),top(nil)
[02/17 22:45:54     97]       skew_group clk/CON: insertion delay [min=0.344, max=0.461, avg=0.388, sd=0.030], skew [0.117 vs 0.057*, 50% {0.367, 0.396, 0.425}] (wid=0.043 ws=0.017) (gid=0.437 gs=0.130)
[02/17 22:45:54     97]     Clock network insertion delays are now [0.344ns, 0.461ns] average 0.388ns std.dev 0.030ns
[02/17 22:45:54     97]   Fixing clock tree slew time and max cap violations - detailed pass done.
[02/17 22:45:54     97]   Removing unnecessary root buffering... 
[02/17 22:45:54     98]     Clock DAG stats after 'Removing unnecessary root buffering':
[02/17 22:45:54     98]       cell counts    : b=93, i=0, cg=0, l=0, total=93
[02/17 22:45:54     98]       cell areas     : b=937.440um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=937.440um^2
[02/17 22:45:54     98]       gate capacitance : top=0.000pF, trunk=0.511pF, leaf=4.579pF, total=5.090pF
[02/17 22:45:54     98]       wire capacitance : top=0.000pF, trunk=0.567pF, leaf=4.206pF, total=4.773pF
[02/17 22:45:54     98]       wire lengths   : top=0.000um, trunk=3623.815um, leaf=22817.110um, total=26440.925um
[02/17 22:45:54     98]       sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[02/17 22:45:54     98]     Clock DAG net violations after 'Removing unnecessary root buffering':none
[02/17 22:45:54     98]     Clock tree state after 'Removing unnecessary root buffering':
[02/17 22:45:54     98]       clock_tree clk: worst slew is leaf(0.101),trunk(0.097),top(nil), margined worst slew is leaf(0.101),trunk(0.097),top(nil)
[02/17 22:45:54     98]       skew_group clk/CON: insertion delay [min=0.301, max=0.416, avg=0.346, sd=0.033], skew [0.114 vs 0.057*, 46.3% {0.323, 0.351, 0.380}] (wid=0.046 ws=0.019) (gid=0.392 gs=0.130)
[02/17 22:45:54     98]     Clock network insertion delays are now [0.301ns, 0.416ns] average 0.346ns std.dev 0.033ns
[02/17 22:45:54     98]   Removing unnecessary root buffering done.
[02/17 22:45:54     98]   Equalizing net lengths... 
[02/17 22:45:54     98]     Clock DAG stats after 'Equalizing net lengths':
[02/17 22:45:54     98]       cell counts    : b=93, i=0, cg=0, l=0, total=93
[02/17 22:45:54     98]       cell areas     : b=937.440um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=937.440um^2
[02/17 22:45:54     98]       gate capacitance : top=0.000pF, trunk=0.511pF, leaf=4.579pF, total=5.090pF
[02/17 22:45:54     98]       wire capacitance : top=0.000pF, trunk=0.567pF, leaf=4.206pF, total=4.773pF
[02/17 22:45:54     98]       wire lengths   : top=0.000um, trunk=3623.815um, leaf=22817.110um, total=26440.925um
[02/17 22:45:54     98]       sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[02/17 22:45:54     98]     Clock DAG net violations after 'Equalizing net lengths':none
[02/17 22:45:54     98]     Clock tree state after 'Equalizing net lengths':
[02/17 22:45:54     98]       clock_tree clk: worst slew is leaf(0.101),trunk(0.097),top(nil), margined worst slew is leaf(0.101),trunk(0.097),top(nil)
[02/17 22:45:54     98]       skew_group clk/CON: insertion delay [min=0.301, max=0.416, avg=0.346, sd=0.033], skew [0.114 vs 0.057*, 46.3% {0.323, 0.351, 0.380}] (wid=0.046 ws=0.019) (gid=0.392 gs=0.130)
[02/17 22:45:54     98]     Clock network insertion delays are now [0.301ns, 0.416ns] average 0.346ns std.dev 0.033ns
[02/17 22:45:54     98]   Equalizing net lengths done.
[02/17 22:45:54     98]   Reducing insertion delay 1... 
[02/17 22:45:54     98]     Clock DAG stats after 'Reducing insertion delay 1':
[02/17 22:45:54     98]       cell counts    : b=93, i=0, cg=0, l=0, total=93
[02/17 22:45:54     98]       cell areas     : b=937.440um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=937.440um^2
[02/17 22:45:54     98]       gate capacitance : top=0.000pF, trunk=0.511pF, leaf=4.579pF, total=5.090pF
[02/17 22:45:54     98]       wire capacitance : top=0.000pF, trunk=0.567pF, leaf=4.206pF, total=4.773pF
[02/17 22:45:54     98]       wire lengths   : top=0.000um, trunk=3623.815um, leaf=22817.110um, total=26440.925um
[02/17 22:45:54     98]       sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[02/17 22:45:54     98]     Clock DAG net violations after 'Reducing insertion delay 1':none
[02/17 22:45:54     98]     Clock tree state after 'Reducing insertion delay 1':
[02/17 22:45:54     98]       clock_tree clk: worst slew is leaf(0.101),trunk(0.097),top(nil), margined worst slew is leaf(0.101),trunk(0.097),top(nil)
[02/17 22:45:54     98]       skew_group clk/CON: insertion delay [min=0.301, max=0.416, avg=0.346, sd=0.033], skew [0.114 vs 0.057*, 46.3% {0.323, 0.351, 0.380}] (wid=0.046 ws=0.019) (gid=0.392 gs=0.130)
[02/17 22:45:55     98]     Clock network insertion delays are now [0.301ns, 0.416ns] average 0.346ns std.dev 0.033ns
[02/17 22:45:55     98]   Reducing insertion delay 1 done.
[02/17 22:45:55     98]   Removing longest path buffering... 
[02/17 22:45:55     98]     Clock DAG stats after removing longest path buffering:
[02/17 22:45:55     98]       cell counts    : b=93, i=0, cg=0, l=0, total=93
[02/17 22:45:55     98]       cell areas     : b=937.440um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=937.440um^2
[02/17 22:45:55     98]       gate capacitance : top=0.000pF, trunk=0.511pF, leaf=4.579pF, total=5.090pF
[02/17 22:45:55     98]       wire capacitance : top=0.000pF, trunk=0.567pF, leaf=4.206pF, total=4.773pF
[02/17 22:45:55     98]       wire lengths   : top=0.000um, trunk=3623.815um, leaf=22817.110um, total=26440.925um
[02/17 22:45:55     98]       sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[02/17 22:45:55     98]     Clock DAG net violations after removing longest path buffering:none
[02/17 22:45:55     98]     Clock tree state after removing longest path buffering:
[02/17 22:45:55     98]       clock_tree clk: worst slew is leaf(0.101),trunk(0.097),top(nil), margined worst slew is leaf(0.101),trunk(0.097),top(nil)
[02/17 22:45:55     98]       skew_group clk/CON: insertion delay [min=0.301, max=0.416, avg=0.346, sd=0.033], skew [0.114 vs 0.057*, 46.3% {0.323, 0.351, 0.380}] (wid=0.046 ws=0.019) (gid=0.392 gs=0.130)
[02/17 22:45:55     98]     Clock network insertion delays are now [0.301ns, 0.416ns] average 0.346ns std.dev 0.033ns
[02/17 22:45:55     98]     Clock DAG stats after 'Removing longest path buffering':
[02/17 22:45:55     98]       cell counts    : b=93, i=0, cg=0, l=0, total=93
[02/17 22:45:55     98]       cell areas     : b=937.440um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=937.440um^2
[02/17 22:45:55     98]       gate capacitance : top=0.000pF, trunk=0.511pF, leaf=4.579pF, total=5.090pF
[02/17 22:45:55     98]       wire capacitance : top=0.000pF, trunk=0.567pF, leaf=4.206pF, total=4.773pF
[02/17 22:45:55     98]       wire lengths   : top=0.000um, trunk=3623.815um, leaf=22817.110um, total=26440.925um
[02/17 22:45:55     98]       sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[02/17 22:45:55     98]     Clock DAG net violations after 'Removing longest path buffering':none
[02/17 22:45:55     98]     Clock tree state after 'Removing longest path buffering':
[02/17 22:45:55     98]       clock_tree clk: worst slew is leaf(0.101),trunk(0.097),top(nil), margined worst slew is leaf(0.101),trunk(0.097),top(nil)
[02/17 22:45:55     98]       skew_group clk/CON: insertion delay [min=0.301, max=0.416, avg=0.346, sd=0.033], skew [0.114 vs 0.057*, 46.3% {0.323, 0.351, 0.380}] (wid=0.046 ws=0.019) (gid=0.392 gs=0.130)
[02/17 22:45:55     98]     Clock network insertion delays are now [0.301ns, 0.416ns] average 0.346ns std.dev 0.033ns
[02/17 22:45:55     98]   Removing longest path buffering done.
[02/17 22:45:55     98]   Reducing insertion delay 2... 
[02/17 22:45:57    101]     Path optimization required 492 stage delay updates 
[02/17 22:45:57    101]     Clock DAG stats after 'Reducing insertion delay 2':
[02/17 22:45:57    101]       cell counts    : b=93, i=0, cg=0, l=0, total=93
[02/17 22:45:57    101]       cell areas     : b=937.440um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=937.440um^2
[02/17 22:45:57    101]       gate capacitance : top=0.000pF, trunk=0.511pF, leaf=4.579pF, total=5.090pF
[02/17 22:45:57    101]       wire capacitance : top=0.000pF, trunk=0.552pF, leaf=4.202pF, total=4.754pF
[02/17 22:45:57    101]       wire lengths   : top=0.000um, trunk=3532.895um, leaf=22790.397um, total=26323.292um
[02/17 22:45:57    101]       sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[02/17 22:45:57    101]     Clock DAG net violations after 'Reducing insertion delay 2':none
[02/17 22:45:57    101]     Clock tree state after 'Reducing insertion delay 2':
[02/17 22:45:57    101]       clock_tree clk: worst slew is leaf(0.101),trunk(0.097),top(nil), margined worst slew is leaf(0.101),trunk(0.097),top(nil)
[02/17 22:45:57    101]       skew_group clk/CON: insertion delay [min=0.301, max=0.407, avg=0.341, sd=0.030], skew [0.106 vs 0.057*, 68.1% {0.311, 0.340, 0.369}] (wid=0.046 ws=0.024) (gid=0.383 gs=0.122)
[02/17 22:45:57    101]     Clock network insertion delays are now [0.301ns, 0.407ns] average 0.341ns std.dev 0.030ns
[02/17 22:45:57    101]   Reducing insertion delay 2 done.
[02/17 22:45:57    101]   Reducing clock tree power 1... 
[02/17 22:45:57    101]     Resizing gates: 
[02/17 22:45:58    101]     Resizing gates: .
[02/17 22:45:58    101]     Resizing gates: ..
[02/17 22:45:58    101]     Resizing gates: ...
[02/17 22:45:58    102]     Resizing gates: ... 20% 
[02/17 22:45:58    102]     Resizing gates: ... 20% .
[02/17 22:45:58    102]     Resizing gates: ... 20% ..
[02/17 22:45:58    102]     Resizing gates: ... 20% ...
[02/17 22:45:59    102]     Resizing gates: ... 20% ... 40% 
[02/17 22:45:59    103]     Resizing gates: ... 20% ... 40% .
[02/17 22:45:59    103]     Resizing gates: ... 20% ... 40% ..
[02/17 22:45:59    103]     Resizing gates: ... 20% ... 40% ...
[02/17 22:45:59    103]     Resizing gates: ... 20% ... 40% ... 60% 
[02/17 22:46:00    103]     Resizing gates: ... 20% ... 40% ... 60% .
[02/17 22:46:00    104]     Resizing gates: ... 20% ... 40% ... 60% ..
[02/17 22:46:00    104]     Resizing gates: ... 20% ... 40% ... 60% ...
[02/17 22:46:00    104]     Resizing gates: ... 20% ... 40% ... 60% ... 80% 
[02/17 22:46:00    104]     Resizing gates: ... 20% ... 40% ... 60% ... 80% .
[02/17 22:46:01    104]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ..
[02/17 22:46:01    105]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
[02/17 22:46:01    105]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
[02/17 22:46:01    105]     Clock DAG stats after 'Reducing clock tree power 1':
[02/17 22:46:01    105]       cell counts    : b=93, i=0, cg=0, l=0, total=93
[02/17 22:46:01    105]       cell areas     : b=799.560um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=799.560um^2
[02/17 22:46:01    105]       gate capacitance : top=0.000pF, trunk=0.440pF, leaf=4.579pF, total=5.019pF
[02/17 22:46:01    105]       wire capacitance : top=0.000pF, trunk=0.551pF, leaf=4.201pF, total=4.752pF
[02/17 22:46:01    105]       wire lengths   : top=0.000um, trunk=3529.995um, leaf=22789.268um, total=26319.263um
[02/17 22:46:01    105]       sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[02/17 22:46:01    105]     Clock DAG net violations after 'Reducing clock tree power 1':none
[02/17 22:46:01    105]     Clock tree state after 'Reducing clock tree power 1':
[02/17 22:46:01    105]       clock_tree clk: worst slew is leaf(0.104),trunk(0.097),top(nil), margined worst slew is leaf(0.104),trunk(0.097),top(nil)
[02/17 22:46:01    105]       skew_group clk/CON: insertion delay [min=0.345, max=0.407, avg=0.380, sd=0.017], skew [0.062 vs 0.057*, 97.8% {0.351, 0.379, 0.407}] (wid=0.045 ws=0.024) (gid=0.384 gs=0.079)
[02/17 22:46:01    105]     Clock network insertion delays are now [0.345ns, 0.407ns] average 0.380ns std.dev 0.017ns
[02/17 22:46:01    105]   Reducing clock tree power 1 done.
[02/17 22:46:01    105]   Reducing clock tree power 2... 
[02/17 22:46:02    106]     Path optimization required 216 stage delay updates 
[02/17 22:46:02    106]     Clock DAG stats after 'Reducing clock tree power 2':
[02/17 22:46:02    106]       cell counts    : b=93, i=0, cg=0, l=0, total=93
[02/17 22:46:02    106]       cell areas     : b=797.400um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=797.400um^2
[02/17 22:46:02    106]       gate capacitance : top=0.000pF, trunk=0.439pF, leaf=4.579pF, total=5.018pF
[02/17 22:46:02    106]       wire capacitance : top=0.000pF, trunk=0.558pF, leaf=4.205pF, total=4.763pF
[02/17 22:46:02    106]       wire lengths   : top=0.000um, trunk=3579.173um, leaf=22811.243um, total=26390.415um
[02/17 22:46:02    106]       sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[02/17 22:46:02    106]     Clock DAG net violations after 'Reducing clock tree power 2':none
[02/17 22:46:02    106]     Clock tree state after 'Reducing clock tree power 2':
[02/17 22:46:02    106]       clock_tree clk: worst slew is leaf(0.104),trunk(0.102),top(nil), margined worst slew is leaf(0.104),trunk(0.102),top(nil)
[02/17 22:46:02    106]       skew_group clk/CON: insertion delay [min=0.349, max=0.405, avg=0.382, sd=0.015], skew [0.056 vs 0.057, 98% {0.354, 0.383, 0.405}] (wid=0.050 ws=0.028) (gid=0.382 gs=0.078)
[02/17 22:46:02    106]     Clock network insertion delays are now [0.349ns, 0.405ns] average 0.382ns std.dev 0.015ns
[02/17 22:46:02    106]   Reducing clock tree power 2 done.
[02/17 22:46:02    106]   Approximately balancing fragments step... 
[02/17 22:46:02    106]     Resolving skew group constraints... 
[02/17 22:46:03    106]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 24 variables and 62 constraints; tolerance 1
[02/17 22:46:03    107]     Resolving skew group constraints done.
[02/17 22:46:03    107]     Approximately balancing fragments... 
[02/17 22:46:03    107]       Approximately balancing fragments, wire and cell delays, iteration 1... 
[02/17 22:46:03    107]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[02/17 22:46:03    107]           cell counts    : b=93, i=0, cg=0, l=0, total=93
[02/17 22:46:03    107]           cell areas     : b=797.400um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=797.400um^2
[02/17 22:46:03    107]           gate capacitance : top=0.000pF, trunk=0.439pF, leaf=4.579pF, total=5.018pF
[02/17 22:46:03    107]           wire capacitance : top=0.000pF, trunk=0.558pF, leaf=4.205pF, total=4.763pF
[02/17 22:46:03    107]           wire lengths   : top=0.000um, trunk=3579.173um, leaf=22811.243um, total=26390.415um
[02/17 22:46:03    107]           sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[02/17 22:46:03    107]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1:none
[02/17 22:46:03    107]       Approximately balancing fragments, wire and cell delays, iteration 1 done.
[02/17 22:46:03    107]     Approximately balancing fragments done.
[02/17 22:46:03    107]     Clock DAG stats after 'Approximately balancing fragments step':
[02/17 22:46:03    107]       cell counts    : b=93, i=0, cg=0, l=0, total=93
[02/17 22:46:03    107]       cell areas     : b=797.400um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=797.400um^2
[02/17 22:46:03    107]       gate capacitance : top=0.000pF, trunk=0.439pF, leaf=4.579pF, total=5.018pF
[02/17 22:46:03    107]       wire capacitance : top=0.000pF, trunk=0.558pF, leaf=4.205pF, total=4.763pF
[02/17 22:46:03    107]       wire lengths   : top=0.000um, trunk=3579.173um, leaf=22811.243um, total=26390.415um
[02/17 22:46:03    107]       sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[02/17 22:46:03    107]     Clock DAG net violations after 'Approximately balancing fragments step':none
[02/17 22:46:03    107]     Clock tree state after 'Approximately balancing fragments step':
[02/17 22:46:03    107]       clock_tree clk: worst slew is leaf(0.104),trunk(0.102),top(nil), margined worst slew is leaf(0.104),trunk(0.102),top(nil)
[02/17 22:46:03    107]     Clock network insertion delays are now [0.349ns, 0.405ns] average 0.382ns std.dev 0.015ns
[02/17 22:46:03    107]   Approximately balancing fragments step done.
[02/17 22:46:03    107]   Clock DAG stats after Approximately balancing fragments:
[02/17 22:46:03    107]     cell counts    : b=93, i=0, cg=0, l=0, total=93
[02/17 22:46:03    107]     cell areas     : b=797.400um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=797.400um^2
[02/17 22:46:03    107]     gate capacitance : top=0.000pF, trunk=0.439pF, leaf=4.579pF, total=5.018pF
[02/17 22:46:03    107]     wire capacitance : top=0.000pF, trunk=0.558pF, leaf=4.205pF, total=4.763pF
[02/17 22:46:03    107]     wire lengths   : top=0.000um, trunk=3579.173um, leaf=22811.243um, total=26390.415um
[02/17 22:46:03    107]     sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[02/17 22:46:03    107]   Clock DAG net violations after Approximately balancing fragments:none
[02/17 22:46:03    107]   Clock tree state after Approximately balancing fragments:
[02/17 22:46:03    107]     clock_tree clk: worst slew is leaf(0.104),trunk(0.102),top(nil), margined worst slew is leaf(0.104),trunk(0.102),top(nil)
[02/17 22:46:03    107]     skew_group clk/CON: insertion delay [min=0.349, max=0.405, avg=0.382, sd=0.015], skew [0.056 vs 0.057, 98% {0.354, 0.383, 0.405}] (wid=0.050 ws=0.028) (gid=0.382 gs=0.078)
[02/17 22:46:03    107]   Clock network insertion delays are now [0.349ns, 0.405ns] average 0.382ns std.dev 0.015ns
[02/17 22:46:03    107]   Improving fragments clock skew... 
[02/17 22:46:03    107]     Clock DAG stats after 'Improving fragments clock skew':
[02/17 22:46:03    107]       cell counts    : b=93, i=0, cg=0, l=0, total=93
[02/17 22:46:03    107]       cell areas     : b=797.400um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=797.400um^2
[02/17 22:46:03    107]       gate capacitance : top=0.000pF, trunk=0.439pF, leaf=4.579pF, total=5.018pF
[02/17 22:46:03    107]       wire capacitance : top=0.000pF, trunk=0.558pF, leaf=4.205pF, total=4.763pF
[02/17 22:46:03    107]       wire lengths   : top=0.000um, trunk=3579.173um, leaf=22811.243um, total=26390.415um
[02/17 22:46:03    107]       sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[02/17 22:46:03    107]     Clock DAG net violations after 'Improving fragments clock skew':none
[02/17 22:46:03    107]     Clock tree state after 'Improving fragments clock skew':
[02/17 22:46:03    107]       clock_tree clk: worst slew is leaf(0.104),trunk(0.102),top(nil), margined worst slew is leaf(0.104),trunk(0.102),top(nil)
[02/17 22:46:03    107]       skew_group clk/CON: insertion delay [min=0.349, max=0.405, avg=0.382, sd=0.015], skew [0.056 vs 0.057, 98% {0.354, 0.383, 0.405}] (wid=0.050 ws=0.028) (gid=0.382 gs=0.078)
[02/17 22:46:03    107]     Clock network insertion delays are now [0.349ns, 0.405ns] average 0.382ns std.dev 0.015ns
[02/17 22:46:03    107]   Improving fragments clock skew done.
[02/17 22:46:03    107]   Approximately balancing step... 
[02/17 22:46:03    107]     Resolving skew group constraints... 
[02/17 22:46:04    108]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 24 variables and 62 constraints; tolerance 1
[02/17 22:46:04    108]     Resolving skew group constraints done.
[02/17 22:46:04    108]     Approximately balancing... 
[02/17 22:46:04    108]       Approximately balancing, wire and cell delays, iteration 1... 
[02/17 22:46:04    108]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[02/17 22:46:04    108]           cell counts    : b=93, i=0, cg=0, l=0, total=93
[02/17 22:46:04    108]           cell areas     : b=797.400um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=797.400um^2
[02/17 22:46:04    108]           gate capacitance : top=0.000pF, trunk=0.439pF, leaf=4.579pF, total=5.018pF
[02/17 22:46:04    108]           wire capacitance : top=0.000pF, trunk=0.558pF, leaf=4.205pF, total=4.763pF
[02/17 22:46:04    108]           wire lengths   : top=0.000um, trunk=3579.173um, leaf=22811.243um, total=26390.415um
[02/17 22:46:04    108]           sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[02/17 22:46:04    108]         Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1:none
[02/17 22:46:04    108]       Approximately balancing, wire and cell delays, iteration 1 done.
[02/17 22:46:04    108]     Approximately balancing done.
[02/17 22:46:04    108]     Clock DAG stats after 'Approximately balancing step':
[02/17 22:46:04    108]       cell counts    : b=93, i=0, cg=0, l=0, total=93
[02/17 22:46:04    108]       cell areas     : b=797.400um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=797.400um^2
[02/17 22:46:04    108]       gate capacitance : top=0.000pF, trunk=0.439pF, leaf=4.579pF, total=5.018pF
[02/17 22:46:04    108]       wire capacitance : top=0.000pF, trunk=0.558pF, leaf=4.205pF, total=4.763pF
[02/17 22:46:04    108]       wire lengths   : top=0.000um, trunk=3579.173um, leaf=22811.243um, total=26390.415um
[02/17 22:46:04    108]       sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[02/17 22:46:04    108]     Clock DAG net violations after 'Approximately balancing step':none
[02/17 22:46:04    108]     Clock tree state after 'Approximately balancing step':
[02/17 22:46:04    108]       clock_tree clk: worst slew is leaf(0.104),trunk(0.102),top(nil), margined worst slew is leaf(0.104),trunk(0.102),top(nil)
[02/17 22:46:04    108]       skew_group clk/CON: insertion delay [min=0.349, max=0.405, avg=0.382, sd=0.015], skew [0.056 vs 0.057, 98% {0.354, 0.383, 0.405}] (wid=0.050 ws=0.028) (gid=0.382 gs=0.078)
[02/17 22:46:04    108]     Clock network insertion delays are now [0.349ns, 0.405ns] average 0.382ns std.dev 0.015ns
[02/17 22:46:04    108]   Approximately balancing step done.
[02/17 22:46:04    108]   Fixing clock tree overload... 
[02/17 22:46:04    108]     Fixing clock tree overload: 
[02/17 22:46:04    108]     Fixing clock tree overload: .
[02/17 22:46:04    108]     Fixing clock tree overload: ..
[02/17 22:46:04    108]     Fixing clock tree overload: ...
[02/17 22:46:04    108]     Fixing clock tree overload: ... 20% 
[02/17 22:46:04    108]     Fixing clock tree overload: ... 20% .
[02/17 22:46:04    108]     Fixing clock tree overload: ... 20% ..
[02/17 22:46:04    108]     Fixing clock tree overload: ... 20% ...
[02/17 22:46:04    108]     Fixing clock tree overload: ... 20% ... 40% 
[02/17 22:46:04    108]     Fixing clock tree overload: ... 20% ... 40% .
[02/17 22:46:04    108]     Fixing clock tree overload: ... 20% ... 40% ..
[02/17 22:46:04    108]     Fixing clock tree overload: ... 20% ... 40% ...
[02/17 22:46:04    108]     Fixing clock tree overload: ... 20% ... 40% ... 60% 
[02/17 22:46:04    108]     Fixing clock tree overload: ... 20% ... 40% ... 60% .
[02/17 22:46:04    108]     Fixing clock tree overload: ... 20% ... 40% ... 60% ..
[02/17 22:46:04    108]     Fixing clock tree overload: ... 20% ... 40% ... 60% ...
[02/17 22:46:04    108]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
[02/17 22:46:04    108]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
[02/17 22:46:04    108]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
[02/17 22:46:04    108]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
[02/17 22:46:04    108]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
[02/17 22:46:04    108]     Clock DAG stats after 'Fixing clock tree overload':
[02/17 22:46:04    108]       cell counts    : b=93, i=0, cg=0, l=0, total=93
[02/17 22:46:04    108]       cell areas     : b=797.400um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=797.400um^2
[02/17 22:46:04    108]       gate capacitance : top=0.000pF, trunk=0.439pF, leaf=4.579pF, total=5.018pF
[02/17 22:46:04    108]       wire capacitance : top=0.000pF, trunk=0.558pF, leaf=4.205pF, total=4.763pF
[02/17 22:46:04    108]       wire lengths   : top=0.000um, trunk=3579.173um, leaf=22811.243um, total=26390.415um
[02/17 22:46:04    108]       sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[02/17 22:46:04    108]     Clock DAG net violations after 'Fixing clock tree overload':none
[02/17 22:46:04    108]     Clock tree state after 'Fixing clock tree overload':
[02/17 22:46:04    108]       clock_tree clk: worst slew is leaf(0.104),trunk(0.102),top(nil), margined worst slew is leaf(0.104),trunk(0.102),top(nil)
[02/17 22:46:04    108]       skew_group clk/CON: insertion delay [min=0.349, max=0.405, avg=0.382, sd=0.015], skew [0.056 vs 0.057, 98% {0.354, 0.383, 0.405}] (wid=0.050 ws=0.028) (gid=0.382 gs=0.078)
[02/17 22:46:04    108]     Clock network insertion delays are now [0.349ns, 0.405ns] average 0.382ns std.dev 0.015ns
[02/17 22:46:04    108]   Fixing clock tree overload done.
[02/17 22:46:04    108]   Approximately balancing paths... 
[02/17 22:46:04    108]     Added 0 buffers.
[02/17 22:46:04    108]     Clock DAG stats after 'Approximately balancing paths':
[02/17 22:46:04    108]       cell counts    : b=93, i=0, cg=0, l=0, total=93
[02/17 22:46:04    108]       cell areas     : b=797.400um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=797.400um^2
[02/17 22:46:04    108]       gate capacitance : top=0.000pF, trunk=0.439pF, leaf=4.579pF, total=5.018pF
[02/17 22:46:04    108]       wire capacitance : top=0.000pF, trunk=0.558pF, leaf=4.205pF, total=4.763pF
[02/17 22:46:04    108]       wire lengths   : top=0.000um, trunk=3579.173um, leaf=22811.243um, total=26390.415um
[02/17 22:46:04    108]       sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[02/17 22:46:04    108]     Clock DAG net violations after 'Approximately balancing paths':none
[02/17 22:46:04    108]     Clock tree state after 'Approximately balancing paths':
[02/17 22:46:04    108]       clock_tree clk: worst slew is leaf(0.104),trunk(0.102),top(nil), margined worst slew is leaf(0.104),trunk(0.102),top(nil)
[02/17 22:46:04    108]       skew_group clk/CON: insertion delay [min=0.349, max=0.405, avg=0.382, sd=0.015], skew [0.056 vs 0.057, 98% {0.354, 0.383, 0.405}] (wid=0.050 ws=0.028) (gid=0.382 gs=0.078)
[02/17 22:46:04    108]     Clock network insertion delays are now [0.349ns, 0.405ns] average 0.382ns std.dev 0.015ns
[02/17 22:46:04    108]   Approximately balancing paths done.
[02/17 22:46:04    108]   Resynthesising clock tree into netlist... 
[02/17 22:46:04    108]   Resynthesising clock tree into netlist done.
[02/17 22:46:04    108]   Updating congestion map to accurately time the clock tree... 
[02/17 22:46:05    108]     Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'fullchip' of instances=61517 and nets=36698 using extraction engine 'preRoute' .
[02/17 22:46:05    108] PreRoute RC Extraction called for design fullchip.
[02/17 22:46:05    108] RC Extraction called in multi-corner(2) mode.
[02/17 22:46:05    108] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[02/17 22:46:05    108] RCMode: PreRoute
[02/17 22:46:05    108]       RC Corner Indexes            0       1   
[02/17 22:46:05    108] Capacitance Scaling Factor   : 1.00000 1.00000 
[02/17 22:46:05    108] Resistance Scaling Factor    : 1.00000 1.00000 
[02/17 22:46:05    108] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[02/17 22:46:05    108] Clock Res. Scaling Factor    : 1.00000 1.00000 
[02/17 22:46:05    108] Shrink Factor                : 1.00000
[02/17 22:46:05    108] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[02/17 22:46:05    108] Using capacitance table file ...
[02/17 22:46:05    108] Updating RC grid for preRoute extraction ...
[02/17 22:46:05    108] Initializing multi-corner capacitance tables ... 
[02/17 22:46:05    108] Initializing multi-corner resistance tables ...
[02/17 22:46:05    109] PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1159.137M)
[02/17 22:46:05    109] 
[02/17 22:46:05    109]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[02/17 22:46:05    109]   Updating congestion map to accurately time the clock tree done.
[02/17 22:46:05    109]   Disconnecting clock tree from netlist... 
[02/17 22:46:05    109]   Disconnecting clock tree from netlist done.
[02/17 22:46:05    109]   Rebuilding timing graph... 
[02/17 22:46:05    109]   Rebuilding timing graph done.
[02/17 22:46:05    109]   Rebuilding timing graph Clock DAG stats After congestion update:
[02/17 22:46:05    109]   Rebuilding timing graph   cell counts    : b=93, i=0, cg=0, l=0, total=93
[02/17 22:46:05    109]   Rebuilding timing graph   cell areas     : b=797.400um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=797.400um^2
[02/17 22:46:05    109]   Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.439pF, leaf=4.579pF, total=5.018pF
[02/17 22:46:05    109]   Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.559pF, leaf=4.205pF, total=4.764pF
[02/17 22:46:05    109]   Rebuilding timing graph   wire lengths   : top=0.000um, trunk=3579.173um, leaf=22811.243um, total=26390.415um
[02/17 22:46:05    109]   Rebuilding timing graph   sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[02/17 22:46:05    109]   Rebuilding timing graph Clock DAG net violations After congestion update:none
[02/17 22:46:05    109]   Clock tree state After congestion update:
[02/17 22:46:05    109]     clock_tree clk: worst slew is leaf(0.104),trunk(0.102),top(nil), margined worst slew is leaf(0.104),trunk(0.102),top(nil)
[02/17 22:46:06    109]     skew_group clk/CON: insertion delay [min=0.349, max=0.405, avg=0.382, sd=0.015], skew [0.056 vs 0.057, 97.9% {0.354, 0.383, 0.405}] (wid=0.050 ws=0.028) (gid=0.382 gs=0.078)
[02/17 22:46:06    109]   Clock network insertion delays are now [0.349ns, 0.405ns] average 0.382ns std.dev 0.015ns
[02/17 22:46:06    109]   Improving clock skew... 
[02/17 22:46:06    109]     Clock DAG stats after 'Improving clock skew':
[02/17 22:46:06    109]       cell counts    : b=93, i=0, cg=0, l=0, total=93
[02/17 22:46:06    109]       cell areas     : b=797.400um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=797.400um^2
[02/17 22:46:06    109]       gate capacitance : top=0.000pF, trunk=0.439pF, leaf=4.579pF, total=5.018pF
[02/17 22:46:06    109]       wire capacitance : top=0.000pF, trunk=0.559pF, leaf=4.205pF, total=4.764pF
[02/17 22:46:06    109]       wire lengths   : top=0.000um, trunk=3579.173um, leaf=22811.243um, total=26390.415um
[02/17 22:46:06    109]       sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[02/17 22:46:06    109]     Clock DAG net violations after 'Improving clock skew':none
[02/17 22:46:06    109]     Clock tree state after 'Improving clock skew':
[02/17 22:46:06    109]       clock_tree clk: worst slew is leaf(0.104),trunk(0.102),top(nil), margined worst slew is leaf(0.104),trunk(0.102),top(nil)
[02/17 22:46:06    109]       skew_group clk/CON: insertion delay [min=0.349, max=0.405, avg=0.382, sd=0.015], skew [0.056 vs 0.057, 97.9% {0.354, 0.383, 0.405}] (wid=0.050 ws=0.028) (gid=0.382 gs=0.078)
[02/17 22:46:06    110]     Clock network insertion delays are now [0.349ns, 0.405ns] average 0.382ns std.dev 0.015ns
[02/17 22:46:06    110]   Improving clock skew done.
[02/17 22:46:06    110]   Reducing clock tree power 3... 
[02/17 22:46:06    110]     Initial gate capacitance is (rise=5.018pF fall=5.001pF).
[02/17 22:46:06    110]     Resizing gates: 
[02/17 22:46:06    110]     Resizing gates: .
[02/17 22:46:06    110]     Resizing gates: ..
[02/17 22:46:06    110]     Resizing gates: ...
[02/17 22:46:06    110]     Resizing gates: ... 20% 
[02/17 22:46:06    110]     Resizing gates: ... 20% .
[02/17 22:46:07    110]     Resizing gates: ... 20% ..
[02/17 22:46:07    111]     Resizing gates: ... 20% ...
[02/17 22:46:07    111]     Resizing gates: ... 20% ... 40% 
[02/17 22:46:07    111]     Resizing gates: ... 20% ... 40% .
[02/17 22:46:07    111]     Resizing gates: ... 20% ... 40% ..
[02/17 22:46:08    111]     Resizing gates: ... 20% ... 40% ...
[02/17 22:46:08    111]     Resizing gates: ... 20% ... 40% ... 60% 
[02/17 22:46:08    111]     Resizing gates: ... 20% ... 40% ... 60% .
[02/17 22:46:08    111]     Resizing gates: ... 20% ... 40% ... 60% ..
[02/17 22:46:08    112]     Resizing gates: ... 20% ... 40% ... 60% ...
[02/17 22:46:08    112]     Resizing gates: ... 20% ... 40% ... 60% ... 80% 
[02/17 22:46:08    112]     Resizing gates: ... 20% ... 40% ... 60% ... 80% .
[02/17 22:46:08    112]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ..
[02/17 22:46:08    112]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
[02/17 22:46:08    112]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
[02/17 22:46:08    112]     Stopping in iteration 1: unable to make further power recovery in this step.
[02/17 22:46:08    112]     Iteration 1: gate capacitance is (rise=4.999pF fall=4.982pF).
[02/17 22:46:08    112]     Clock DAG stats after 'Reducing clock tree power 3':
[02/17 22:46:08    112]       cell counts    : b=93, i=0, cg=0, l=0, total=93
[02/17 22:46:08    112]       cell areas     : b=760.680um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=760.680um^2
[02/17 22:46:08    112]       gate capacitance : top=0.000pF, trunk=0.420pF, leaf=4.579pF, total=4.999pF
[02/17 22:46:08    112]       wire capacitance : top=0.000pF, trunk=0.559pF, leaf=4.205pF, total=4.764pF
[02/17 22:46:08    112]       wire lengths   : top=0.000um, trunk=3579.863um, leaf=22807.388um, total=26387.250um
[02/17 22:46:08    112]       sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[02/17 22:46:08    112]     Clock DAG net violations after 'Reducing clock tree power 3':none
[02/17 22:46:08    112]     Clock tree state after 'Reducing clock tree power 3':
[02/17 22:46:08    112]       clock_tree clk: worst slew is leaf(0.105),trunk(0.100),top(nil), margined worst slew is leaf(0.105),trunk(0.100),top(nil)
[02/17 22:46:08    112]       skew_group clk/CON: insertion delay [min=0.348, max=0.405, avg=0.381, sd=0.014], skew [0.057 vs 0.057, 98.3% {0.353, 0.382, 0.405}] (wid=0.049 ws=0.028) (gid=0.379 gs=0.076)
[02/17 22:46:08    112]     Clock network insertion delays are now [0.348ns, 0.405ns] average 0.381ns std.dev 0.014ns
[02/17 22:46:08    112]   Reducing clock tree power 3 done.
[02/17 22:46:08    112]   Improving insertion delay... 
[02/17 22:46:08    112]     Clock DAG stats after improving insertion delay:
[02/17 22:46:08    112]       cell counts    : b=93, i=0, cg=0, l=0, total=93
[02/17 22:46:08    112]       cell areas     : b=760.680um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=760.680um^2
[02/17 22:46:08    112]       gate capacitance : top=0.000pF, trunk=0.420pF, leaf=4.579pF, total=4.999pF
[02/17 22:46:08    112]       wire capacitance : top=0.000pF, trunk=0.559pF, leaf=4.205pF, total=4.764pF
[02/17 22:46:08    112]       wire lengths   : top=0.000um, trunk=3579.863um, leaf=22807.388um, total=26387.250um
[02/17 22:46:08    112]       sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[02/17 22:46:08    112]     Clock DAG net violations after improving insertion delay:none
[02/17 22:46:08    112]     Clock tree state after improving insertion delay:
[02/17 22:46:08    112]       clock_tree clk: worst slew is leaf(0.105),trunk(0.100),top(nil), margined worst slew is leaf(0.105),trunk(0.100),top(nil)
[02/17 22:46:08    112]       skew_group clk/CON: insertion delay [min=0.348, max=0.405, avg=0.381, sd=0.014], skew [0.057 vs 0.057, 98.3% {0.353, 0.382, 0.405}] (wid=0.049 ws=0.028) (gid=0.379 gs=0.076)
[02/17 22:46:08    112]     Clock network insertion delays are now [0.348ns, 0.405ns] average 0.381ns std.dev 0.014ns
[02/17 22:46:08    112]     Clock DAG stats after 'Improving insertion delay':
[02/17 22:46:08    112]       cell counts    : b=93, i=0, cg=0, l=0, total=93
[02/17 22:46:08    112]       cell areas     : b=760.680um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=760.680um^2
[02/17 22:46:08    112]       gate capacitance : top=0.000pF, trunk=0.420pF, leaf=4.579pF, total=4.999pF
[02/17 22:46:08    112]       wire capacitance : top=0.000pF, trunk=0.559pF, leaf=4.205pF, total=4.764pF
[02/17 22:46:08    112]       wire lengths   : top=0.000um, trunk=3579.863um, leaf=22807.388um, total=26387.250um
[02/17 22:46:08    112]       sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[02/17 22:46:08    112]     Clock DAG net violations after 'Improving insertion delay':none
[02/17 22:46:08    112]     Clock tree state after 'Improving insertion delay':
[02/17 22:46:08    112]       clock_tree clk: worst slew is leaf(0.105),trunk(0.100),top(nil), margined worst slew is leaf(0.105),trunk(0.100),top(nil)
[02/17 22:46:09    112]       skew_group clk/CON: insertion delay [min=0.348, max=0.405, avg=0.381, sd=0.014], skew [0.057 vs 0.057, 98.3% {0.353, 0.382, 0.405}] (wid=0.049 ws=0.028) (gid=0.379 gs=0.076)
[02/17 22:46:09    112]     Clock network insertion delays are now [0.348ns, 0.405ns] average 0.381ns std.dev 0.014ns
[02/17 22:46:09    112]   Improving insertion delay done.
[02/17 22:46:09    112]   Total capacitance is (rise=9.763pF fall=9.745pF), of which (rise=4.764pF fall=4.764pF) is wire, and (rise=4.999pF fall=4.982pF) is gate.
[02/17 22:46:09    112]   Legalizer releasing space for clock trees... 
[02/17 22:46:09    112]   Legalizer releasing space for clock trees done.
[02/17 22:46:09    112]   Updating netlist... 
[02/17 22:46:09    112] *
[02/17 22:46:09    112] * Starting clock placement refinement...
[02/17 22:46:09    112] *
[02/17 22:46:09    112] * First pass: Refine non-clock instances...
[02/17 22:46:09    112] *
[02/17 22:46:09    112] #spOpts: N=65 
[02/17 22:46:09    113] *** Starting refinePlace (0:01:53 mem=1224.4M) ***
[02/17 22:46:09    113] Total net bbox length = 5.114e+05 (2.249e+05 2.865e+05) (ext = 1.555e+04)
[02/17 22:46:09    113] Starting refinePlace ...
[02/17 22:46:09    113] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/17 22:46:09    113] default core: bins with density >  0.75 = 94.2 % ( 637 / 676 )
[02/17 22:46:09    113] Density distribution unevenness ratio = 0.602%
[02/17 22:46:10    113]   Spread Effort: high, standalone mode, useDDP on.
[02/17 22:46:10    113] [CPU] RefinePlace/preRPlace (cpu=0:00:00.8, real=0:00:01.0, mem=1224.5MB) @(0:01:53 - 0:01:54).
[02/17 22:46:10    113] Move report: preRPlace moves 22322 insts, mean move: 4.39 um, max move: 280.80 um
[02/17 22:46:10    113] 	Max move on inst (FILLER_606): (56.00, 20.80) --> (59.60, 298.00)
[02/17 22:46:10    113] 	Length: 3 sites, height: 1 rows, site name: core, cell type: DCAP
[02/17 22:46:10    113] wireLenOptFixPriorityInst 0 inst fixed
[02/17 22:46:10    114] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/17 22:46:10    114] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:00.0, mem=1224.5MB) @(0:01:54 - 0:01:54).
[02/17 22:46:10    114] Move report: Detail placement moves 22322 insts, mean move: 4.39 um, max move: 280.80 um
[02/17 22:46:10    114] 	Max move on inst (FILLER_606): (56.00, 20.80) --> (59.60, 298.00)
[02/17 22:46:10    114] 	Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 1224.5MB
[02/17 22:46:10    114] Statistics of distance of Instance movement in refine placement:
[02/17 22:46:10    114]   maximum (X+Y) =       109.00 um
[02/17 22:46:10    114]   inst (core_instance/mac_array_instance/col_idx_2__mac_col_inst/U82) with max move: (173.4, 186.4) -> (174.4, 294.4)
[02/17 22:46:10    114]   mean    (X+Y) =         1.54 um
[02/17 22:46:10    114] Summary Report:
[02/17 22:46:10    114] Instances move: 10859 (out of 25481 movable)
[02/17 22:46:10    114] Mean displacement: 1.54 um
[02/17 22:46:10    114] Max displacement: 109.00 um (Instance: core_instance/mac_array_instance/col_idx_2__mac_col_inst/U82) (173.4, 186.4) -> (174.4, 294.4)
[02/17 22:46:10    114] 	Length: 3 sites, height: 1 rows, site name: core, cell type: CKND0
[02/17 22:46:10    114] Total instances moved : 10859
[02/17 22:46:10    114] Total net bbox length = 5.233e+05 (2.321e+05 2.913e+05) (ext = 1.540e+04)
[02/17 22:46:10    114] Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 1224.5MB
[02/17 22:46:10    114] [CPU] RefinePlace/total (cpu=0:00:01.2, real=0:00:01.0, mem=1224.5MB) @(0:01:53 - 0:01:54).
[02/17 22:46:10    114] *** Finished refinePlace (0:01:54 mem=1224.5M) ***
[02/17 22:46:10    114] *
[02/17 22:46:10    114] * Second pass: Refine clock instances...
[02/17 22:46:10    114] *
[02/17 22:46:10    114] #spOpts: N=65 mergeVia=F 
[02/17 22:46:10    114] *** Starting refinePlace (0:01:54 mem=1224.5M) ***
[02/17 22:46:10    114] Total net bbox length = 5.233e+05 (2.321e+05 2.913e+05) (ext = 1.540e+04)
[02/17 22:46:10    114] Starting refinePlace ...
[02/17 22:46:10    114] **ERROR: (IMPSP-2002):	Density too high (99.1%), stopping detail placement.
[02/17 22:46:10    114] Type 'man IMPSP-2002' for more detail.
[02/17 22:46:10    114] Total net bbox length = 5.233e+05 (2.321e+05 2.913e+05) (ext = 1.540e+04)
[02/17 22:46:10    114] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1224.5MB
[02/17 22:46:10    114] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1224.5MB) @(0:01:54 - 0:01:54).
[02/17 22:46:10    114] *** Finished refinePlace (0:01:54 mem=1224.5M) ***
[02/17 22:46:10    114] *
[02/17 22:46:10    114] * No clock instances moved during refinement.
[02/17 22:46:10    114] *
[02/17 22:46:10    114] * Finished with clock placement refinement.
[02/17 22:46:10    114] *
[02/17 22:46:10    114] #spOpts: N=65 
[02/17 22:46:10    114] 
[02/17 22:46:10    114]     Rebuilding timing graph... 
[02/17 22:46:10    114]     Rebuilding timing graph done.
[02/17 22:46:12    115]     Clock implementation routing... Net route status summary:
[02/17 22:46:12    116]   Clock:        94 (unrouted=94, trialRouted=0, noStatus=0, routed=0, fixed=0)
[02/17 22:46:12    116]   Non-clock: 32433 (unrouted=0, trialRouted=32433, noStatus=0, routed=0, fixed=0)
[02/17 22:46:12    116] (Not counting 4171 nets with <2 term connections)
[02/17 22:46:12    116] 
[02/17 22:46:12    116]       Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'fullchip' of instances=61517 and nets=36698 using extraction engine 'preRoute' .
[02/17 22:46:12    116] PreRoute RC Extraction called for design fullchip.
[02/17 22:46:12    116] RC Extraction called in multi-corner(2) mode.
[02/17 22:46:12    116] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[02/17 22:46:12    116] RCMode: PreRoute
[02/17 22:46:12    116]       RC Corner Indexes            0       1   
[02/17 22:46:12    116] Capacitance Scaling Factor   : 1.00000 1.00000 
[02/17 22:46:12    116] Resistance Scaling Factor    : 1.00000 1.00000 
[02/17 22:46:12    116] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[02/17 22:46:12    116] Clock Res. Scaling Factor    : 1.00000 1.00000 
[02/17 22:46:12    116] Shrink Factor                : 1.00000
[02/17 22:46:12    116] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[02/17 22:46:12    116] Using capacitance table file ...
[02/17 22:46:12    116] Updating RC grid for preRoute extraction ...
[02/17 22:46:12    116] Initializing multi-corner capacitance tables ... 
[02/17 22:46:12    116] Initializing multi-corner resistance tables ...
[02/17 22:46:12    116] PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1246.434M)
[02/17 22:46:12    116] 
[02/17 22:46:12    116]       Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[02/17 22:46:12    116] 
[02/17 22:46:12    116] CCOPT: Preparing to route 94 clock nets with NanoRoute.
[02/17 22:46:12    116]   All net are default rule.
[02/17 22:46:12    116]   Removed pre-existing routes for 94 nets.
[02/17 22:46:12    116]   Preferred NanoRoute mode settings: Current
[02/17 22:46:12    116] 
[02/17 22:46:12    116]   drouteAutoStop = "false"
[02/17 22:46:12    116]   drouteEndIteration = "20"
[02/17 22:46:12    116]   drouteExpDeterministicMultiThread = "true"
[02/17 22:46:12    116]   envHonorGlobalRoute = "false"
[02/17 22:46:12    116]   grouteExpUseNanoRoute2 = "false"
[02/17 22:46:12    116]   routeAllowPinAsFeedthrough = "false"
[02/17 22:46:12    116]   routeExpDeterministicMultiThread = "true"
[02/17 22:46:12    116]   routeSelectedNetOnly = "true"
[02/17 22:46:12    116]   routeWithEco = "true"
[02/17 22:46:12    116]   routeWithSiDriven = "false"
[02/17 22:46:12    116]   routeWithTimingDriven = "false"
[02/17 22:46:12    116]       Clock detailed routing... 
[02/17 22:46:12    116] globalDetailRoute
[02/17 22:46:12    116] 
[02/17 22:46:12    116] #setNanoRouteMode -drouteAutoStop false
[02/17 22:46:12    116] #setNanoRouteMode -drouteEndIteration 20
[02/17 22:46:12    116] #setNanoRouteMode -routeAllowPinAsFeedthrough "false"
[02/17 22:46:12    116] #setNanoRouteMode -routeSelectedNetOnly true
[02/17 22:46:12    116] #setNanoRouteMode -routeWithEco true
[02/17 22:46:12    116] #setNanoRouteMode -routeWithSiDriven false
[02/17 22:46:12    116] #setNanoRouteMode -routeWithTimingDriven false
[02/17 22:46:12    116] #Start globalDetailRoute on Mon Feb 17 22:46:12 2025
[02/17 22:46:12    116] #
[02/17 22:46:13    117] ### Net info: total nets: 36698
[02/17 22:46:13    117] ### Net info: dirty nets: 94
[02/17 22:46:13    117] ### Net info: marked as disconnected nets: 0
[02/17 22:46:13    117] ### Net info: fully routed nets: 0
[02/17 22:46:13    117] ### Net info: trivial (single pin) nets: 0
[02/17 22:46:13    117] ### Net info: unrouted nets: 36698
[02/17 22:46:13    117] ### Net info: re-extraction nets: 0
[02/17 22:46:13    117] ### Net info: selected nets: 94
[02/17 22:46:13    117] ### Net info: ignored nets: 0
[02/17 22:46:13    117] ### Net info: skip routing nets: 0
[02/17 22:46:13    117] #NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
[02/17 22:46:13    117] #Start routing data preparation.
[02/17 22:46:13    117] #WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.090.
[02/17 22:46:13    117] #WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.100.
[02/17 22:46:13    117] #WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.090.
[02/17 22:46:13    117] #WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.100.
[02/17 22:46:13    117] #WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.100.
[02/17 22:46:13    117] #WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.100.
[02/17 22:46:13    117] #WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.100.
[02/17 22:46:13    117] #WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.100.
[02/17 22:46:13    117] #WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.100.
[02/17 22:46:13    117] #WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.100.
[02/17 22:46:13    117] #WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.100.
[02/17 22:46:13    117] #WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.100.
[02/17 22:46:13    117] #WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.100.
[02/17 22:46:13    117] #WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.100.
[02/17 22:46:13    117] #WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.100.
[02/17 22:46:13    117] #WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.100.
[02/17 22:46:13    117] #WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.100.
[02/17 22:46:13    117] #WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.100.
[02/17 22:46:13    117] #WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.100.
[02/17 22:46:13    117] #WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.100.
[02/17 22:46:13    117] #WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.100.
[02/17 22:46:13    117] #WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.400.
[02/17 22:46:13    117] #WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.100.
[02/17 22:46:13    117] #WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.400.
[02/17 22:46:13    117] #WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.400.
[02/17 22:46:13    117] #WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.400.
[02/17 22:46:13    117] #WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.400.
[02/17 22:46:13    117] #WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.400.
[02/17 22:46:13    117] #Minimum voltage of a net in the design = 0.000.
[02/17 22:46:13    117] #Maximum voltage of a net in the design = 1.100.
[02/17 22:46:13    117] #Voltage range [0.000 - 0.000] has 1 net.
[02/17 22:46:13    117] #Voltage range [0.900 - 1.100] has 1 net.
[02/17 22:46:13    117] #Voltage range [0.000 - 1.100] has 36696 nets.
[02/17 22:46:31    135] # M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
[02/17 22:46:31    135] # M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[02/17 22:46:31    135] # M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[02/17 22:46:31    135] # M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[02/17 22:46:31    135] # M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[02/17 22:46:31    135] # M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[02/17 22:46:31    135] # M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[02/17 22:46:31    135] # M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[02/17 22:46:32    136] #Regenerating Ggrids automatically.
[02/17 22:46:32    136] #Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
[02/17 22:46:32    136] #Using automatically generated G-grids.
[02/17 22:46:32    136] #Done routing data preparation.
[02/17 22:46:32    136] #cpu time = 00:00:18, elapsed time = 00:00:18, memory = 1003.91 (MB), peak = 1036.67 (MB)
[02/17 22:46:32    136] #Merging special wires...
[02/17 22:46:32    136] #reading routing guides ......
[02/17 22:46:32    136] #Number of eco nets is 0
[02/17 22:46:32    136] #
[02/17 22:46:32    136] #Start data preparation...
[02/17 22:46:32    136] #
[02/17 22:46:32    136] #Data preparation is done on Mon Feb 17 22:46:32 2025
[02/17 22:46:32    136] #
[02/17 22:46:32    136] #Analyzing routing resource...
[02/17 22:46:32    137] #Routing resource analysis is done on Mon Feb 17 22:46:32 2025
[02/17 22:46:32    137] #
[02/17 22:46:32    137] #  Resource Analysis:
[02/17 22:46:32    137] #
[02/17 22:46:32    137] #               Routing  #Avail      #Track     #Total     %Gcell
[02/17 22:46:32    137] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[02/17 22:46:32    137] #  --------------------------------------------------------------
[02/17 22:46:32    137] #  Metal 1        H        2305          80       25440    92.63%
[02/17 22:46:32    137] #  Metal 2        V        2318          84       25440     1.27%
[02/17 22:46:32    137] #  Metal 3        H        2385           0       25440     0.15%
[02/17 22:46:32    137] #  Metal 4        V        2084         318       25440     0.62%
[02/17 22:46:32    137] #  Metal 5        H        2385           0       25440     0.00%
[02/17 22:46:32    137] #  Metal 6        V        2402           0       25440     0.00%
[02/17 22:46:32    137] #  Metal 7        H         596           0       25440     0.00%
[02/17 22:46:32    137] #  Metal 8        V         600           0       25440     0.00%
[02/17 22:46:32    137] #  --------------------------------------------------------------
[02/17 22:46:32    137] #  Total                  15076       2.51%  203520    11.83%
[02/17 22:46:32    137] #
[02/17 22:46:32    137] #  94 nets (0.26%) with 1 preferred extra spacing.
[02/17 22:46:32    137] #
[02/17 22:46:32    137] #
[02/17 22:46:32    137] #Routing guide is on.
[02/17 22:46:32    137] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1008.29 (MB), peak = 1036.67 (MB)
[02/17 22:46:32    137] #
[02/17 22:46:32    137] #start global routing iteration 1...
[02/17 22:46:33    137] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1039.13 (MB), peak = 1039.34 (MB)
[02/17 22:46:33    137] #
[02/17 22:46:33    137] #start global routing iteration 2...
[02/17 22:46:33    138] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1041.82 (MB), peak = 1043.27 (MB)
[02/17 22:46:33    138] #
[02/17 22:46:33    138] #
[02/17 22:46:33    138] #Total number of trivial nets (e.g. < 2 pins) = 4171 (skipped).
[02/17 22:46:33    138] #Total number of selected nets for routing = 94.
[02/17 22:46:33    138] #Total number of unselected nets (but routable) for routing = 32433 (skipped).
[02/17 22:46:33    138] #Total number of nets in the design = 36698.
[02/17 22:46:33    138] #
[02/17 22:46:33    138] #32433 skipped nets do not have any wires.
[02/17 22:46:33    138] #94 routable nets have only global wires.
[02/17 22:46:33    138] #94 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[02/17 22:46:33    138] #
[02/17 22:46:33    138] #Routed net constraints summary:
[02/17 22:46:33    138] #------------------------------------------------
[02/17 22:46:33    138] #        Rules   Pref Extra Space   Unconstrained  
[02/17 22:46:33    138] #------------------------------------------------
[02/17 22:46:33    138] #      Default                 94               0  
[02/17 22:46:33    138] #------------------------------------------------
[02/17 22:46:33    138] #        Total                 94               0  
[02/17 22:46:33    138] #------------------------------------------------
[02/17 22:46:33    138] #
[02/17 22:46:33    138] #Routing constraints summary of the whole design:
[02/17 22:46:33    138] #Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
[02/17 22:46:33    138] #-------------------------------------------------------------------
[02/17 22:46:33    138] #        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
[02/17 22:46:33    138] #-------------------------------------------------------------------
[02/17 22:46:33    138] #      Default                 94                412           32021  
[02/17 22:46:33    138] #-------------------------------------------------------------------
[02/17 22:46:33    138] #        Total                 94                412           32021  
[02/17 22:46:33    138] #-------------------------------------------------------------------
[02/17 22:46:33    138] #
[02/17 22:46:33    138] #
[02/17 22:46:33    138] #  Congestion Analysis: (blocked Gcells are excluded)
[02/17 22:46:33    138] #
[02/17 22:46:33    138] #                 OverCon          
[02/17 22:46:33    138] #                  #Gcell    %Gcell
[02/17 22:46:33    138] #     Layer           (1)   OverCon
[02/17 22:46:33    138] #  --------------------------------
[02/17 22:46:33    138] #   Metal 1      0(0.00%)   (0.00%)
[02/17 22:46:33    138] #   Metal 2      4(0.02%)   (0.02%)
[02/17 22:46:33    138] #   Metal 3      0(0.00%)   (0.00%)
[02/17 22:46:33    138] #   Metal 4      6(0.02%)   (0.02%)
[02/17 22:46:33    138] #   Metal 5      0(0.00%)   (0.00%)
[02/17 22:46:33    138] #   Metal 6      0(0.00%)   (0.00%)
[02/17 22:46:33    138] #   Metal 7      0(0.00%)   (0.00%)
[02/17 22:46:33    138] #   Metal 8      0(0.00%)   (0.00%)
[02/17 22:46:33    138] #  --------------------------------
[02/17 22:46:33    138] #     Total     10(0.01%)   (0.01%)
[02/17 22:46:33    138] #
[02/17 22:46:33    138] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[02/17 22:46:33    138] #  Overflow after GR: 0.00% H + 0.01% V
[02/17 22:46:33    138] #
[02/17 22:46:33    138] #Complete Global Routing.
[02/17 22:46:33    138] #Total number of nets with non-default rule or having extra spacing = 94
[02/17 22:46:33    138] #Total wire length = 26079 um.
[02/17 22:46:33    138] #Total half perimeter of net bounding box = 10584 um.
[02/17 22:46:33    138] #Total wire length on LAYER M1 = 0 um.
[02/17 22:46:33    138] #Total wire length on LAYER M2 = 87 um.
[02/17 22:46:33    138] #Total wire length on LAYER M3 = 15645 um.
[02/17 22:46:33    138] #Total wire length on LAYER M4 = 10206 um.
[02/17 22:46:33    138] #Total wire length on LAYER M5 = 27 um.
[02/17 22:46:33    138] #Total wire length on LAYER M6 = 114 um.
[02/17 22:46:33    138] #Total wire length on LAYER M7 = 0 um.
[02/17 22:46:33    138] #Total wire length on LAYER M8 = 0 um.
[02/17 22:46:33    138] #Total number of vias = 13244
[02/17 22:46:33    138] #Up-Via Summary (total 13244):
[02/17 22:46:33    138] #           
[02/17 22:46:33    138] #-----------------------
[02/17 22:46:33    138] #  Metal 1         5210
[02/17 22:46:33    138] #  Metal 2         4673
[02/17 22:46:33    138] #  Metal 3         3333
[02/17 22:46:33    138] #  Metal 4           14
[02/17 22:46:33    138] #  Metal 5           14
[02/17 22:46:33    138] #-----------------------
[02/17 22:46:33    138] #                 13244 
[02/17 22:46:33    138] #
[02/17 22:46:33    138] #Total number of involved priority nets 94
[02/17 22:46:33    138] #Maximum src to sink distance for priority net 465.6
[02/17 22:46:33    138] #Average of max src_to_sink distance for priority net 100.4
[02/17 22:46:33    138] #Average of ave src_to_sink distance for priority net 61.9
[02/17 22:46:33    138] #Max overcon = 1 tracks.
[02/17 22:46:33    138] #Total overcon = 0.01%.
[02/17 22:46:33    138] #Worst layer Gcell overcon rate = 0.02%.
[02/17 22:46:33    138] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1042.35 (MB), peak = 1043.27 (MB)
[02/17 22:46:33    138] #
[02/17 22:46:34    138] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1013.80 (MB), peak = 1043.27 (MB)
[02/17 22:46:34    138] #Start Track Assignment.
[02/17 22:46:34    138] #Done with 3574 horizontal wires in 2 hboxes and 2525 vertical wires in 2 hboxes.
[02/17 22:46:34    138] #Done with 43 horizontal wires in 2 hboxes and 22 vertical wires in 2 hboxes.
[02/17 22:46:34    138] #Complete Track Assignment.
[02/17 22:46:34    138] #Total number of nets with non-default rule or having extra spacing = 94
[02/17 22:46:34    138] #Total wire length = 28874 um.
[02/17 22:46:34    138] #Total half perimeter of net bounding box = 10584 um.
[02/17 22:46:34    138] #Total wire length on LAYER M1 = 2784 um.
[02/17 22:46:34    138] #Total wire length on LAYER M2 = 83 um.
[02/17 22:46:34    138] #Total wire length on LAYER M3 = 15575 um.
[02/17 22:46:34    138] #Total wire length on LAYER M4 = 10281 um.
[02/17 22:46:34    138] #Total wire length on LAYER M5 = 32 um.
[02/17 22:46:34    138] #Total wire length on LAYER M6 = 118 um.
[02/17 22:46:34    138] #Total wire length on LAYER M7 = 0 um.
[02/17 22:46:34    138] #Total wire length on LAYER M8 = 0 um.
[02/17 22:46:34    138] #Total number of vias = 13244
[02/17 22:46:34    138] #Up-Via Summary (total 13244):
[02/17 22:46:34    138] #           
[02/17 22:46:34    138] #-----------------------
[02/17 22:46:34    138] #  Metal 1         5210
[02/17 22:46:34    138] #  Metal 2         4673
[02/17 22:46:34    138] #  Metal 3         3333
[02/17 22:46:34    138] #  Metal 4           14
[02/17 22:46:34    138] #  Metal 5           14
[02/17 22:46:34    138] #-----------------------
[02/17 22:46:34    138] #                 13244 
[02/17 22:46:34    138] #
[02/17 22:46:34    138] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1027.57 (MB), peak = 1043.27 (MB)
[02/17 22:46:34    138] #
[02/17 22:46:34    138] #Cpu time = 00:00:21
[02/17 22:46:34    138] #Elapsed time = 00:00:21
[02/17 22:46:34    138] #Increased memory = 44.04 (MB)
[02/17 22:46:34    138] #Total memory = 1027.61 (MB)
[02/17 22:46:34    138] #Peak memory = 1043.27 (MB)
[02/17 22:46:35    139] #
[02/17 22:46:35    139] #Start Detail Routing..
[02/17 22:46:35    139] #start initial detail routing ...
[02/17 22:47:11    175] # ECO: 6.4% of the total area was rechecked for DRC, and 73.6% required routing.
[02/17 22:47:11    176] #    number of violations = 0
[02/17 22:47:11    176] #cpu time = 00:00:37, elapsed time = 00:00:37, memory = 1051.25 (MB), peak = 1055.10 (MB)
[02/17 22:47:11    176] #start 1st optimization iteration ...
[02/17 22:47:11    176] #    number of violations = 0
[02/17 22:47:11    176] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1023.13 (MB), peak = 1055.10 (MB)
[02/17 22:47:11    176] #Complete Detail Routing.
[02/17 22:47:11    176] #Total number of nets with non-default rule or having extra spacing = 94
[02/17 22:47:11    176] #Total wire length = 27333 um.
[02/17 22:47:11    176] #Total half perimeter of net bounding box = 10584 um.
[02/17 22:47:11    176] #Total wire length on LAYER M1 = 13 um.
[02/17 22:47:11    176] #Total wire length on LAYER M2 = 1105 um.
[02/17 22:47:11    176] #Total wire length on LAYER M3 = 14842 um.
[02/17 22:47:11    176] #Total wire length on LAYER M4 = 11351 um.
[02/17 22:47:11    176] #Total wire length on LAYER M5 = 6 um.
[02/17 22:47:11    176] #Total wire length on LAYER M6 = 15 um.
[02/17 22:47:11    176] #Total wire length on LAYER M7 = 0 um.
[02/17 22:47:11    176] #Total wire length on LAYER M8 = 0 um.
[02/17 22:47:11    176] #Total number of vias = 14960
[02/17 22:47:11    176] #Total number of multi-cut vias = 93 (  0.6%)
[02/17 22:47:11    176] #Total number of single cut vias = 14867 ( 99.4%)
[02/17 22:47:11    176] #Up-Via Summary (total 14960):
[02/17 22:47:11    176] #                   single-cut          multi-cut      Total
[02/17 22:47:11    176] #-----------------------------------------------------------
[02/17 22:47:11    176] #  Metal 1        5095 ( 98.2%)        93 (  1.8%)       5188
[02/17 22:47:11    176] #  Metal 2        4991 (100.0%)         0 (  0.0%)       4991
[02/17 22:47:11    176] #  Metal 3        4777 (100.0%)         0 (  0.0%)       4777
[02/17 22:47:11    176] #  Metal 4           2 (100.0%)         0 (  0.0%)          2
[02/17 22:47:11    176] #  Metal 5           2 (100.0%)         0 (  0.0%)          2
[02/17 22:47:11    176] #-----------------------------------------------------------
[02/17 22:47:11    176] #                14867 ( 99.4%)        93 (  0.6%)      14960 
[02/17 22:47:11    176] #
[02/17 22:47:11    176] #Total number of DRC violations = 0
[02/17 22:47:11    176] #Cpu time = 00:00:37
[02/17 22:47:11    176] #Elapsed time = 00:00:37
[02/17 22:47:11    176] #Increased memory = -5.99 (MB)
[02/17 22:47:11    176] #Total memory = 1021.62 (MB)
[02/17 22:47:11    176] #Peak memory = 1055.10 (MB)
[02/17 22:47:11    176] #detailRoute Statistics:
[02/17 22:47:11    176] #Cpu time = 00:00:37
[02/17 22:47:11    176] #Elapsed time = 00:00:37
[02/17 22:47:11    176] #Increased memory = -5.99 (MB)
[02/17 22:47:11    176] #Total memory = 1021.62 (MB)
[02/17 22:47:11    176] #Peak memory = 1055.10 (MB)
[02/17 22:47:12    176] #
[02/17 22:47:12    176] #globalDetailRoute statistics:
[02/17 22:47:12    176] #Cpu time = 00:01:00
[02/17 22:47:12    176] #Elapsed time = 00:01:00
[02/17 22:47:12    176] #Increased memory = 58.35 (MB)
[02/17 22:47:12    176] #Total memory = 985.33 (MB)
[02/17 22:47:12    176] #Peak memory = 1055.10 (MB)
[02/17 22:47:12    176] #Number of warnings = 28
[02/17 22:47:12    176] #Total number of warnings = 28
[02/17 22:47:12    176] #Number of fails = 0
[02/17 22:47:12    176] #Total number of fails = 0
[02/17 22:47:12    176] #Complete globalDetailRoute on Mon Feb 17 22:47:12 2025
[02/17 22:47:12    176] #
[02/17 22:47:12    176] 
[02/17 22:47:12    176]       Clock detailed routing done.
[02/17 22:47:12    176] Checking guided vs. routed lengths for 94 nets...
[02/17 22:47:12    176] 
[02/17 22:47:12    176]       
[02/17 22:47:12    176]       Guided max path lengths
[02/17 22:47:12    176]       =======================
[02/17 22:47:12    176]       
[02/17 22:47:12    176]       ---------------------------------------
[02/17 22:47:12    176]       From (um)    To (um)    Number of paths
[02/17 22:47:12    176]       ---------------------------------------
[02/17 22:47:12    176]          0.000      50.000           1
[02/17 22:47:12    176]         50.000     100.000          75
[02/17 22:47:12    176]        100.000     150.000          11
[02/17 22:47:12    176]        150.000     200.000           4
[02/17 22:47:12    176]        200.000     250.000           0
[02/17 22:47:12    176]        250.000     300.000           0
[02/17 22:47:12    176]        300.000     350.000           0
[02/17 22:47:12    176]        350.000     400.000           2
[02/17 22:47:12    176]        400.000     450.000           0
[02/17 22:47:12    176]        450.000     500.000           1
[02/17 22:47:12    176]       ---------------------------------------
[02/17 22:47:12    176]       
[02/17 22:47:12    176]       Deviation of routing from guided max path lengths
[02/17 22:47:12    176]       =================================================
[02/17 22:47:12    176]       
[02/17 22:47:12    176]       -------------------------------------
[02/17 22:47:12    176]       From (%)    To (%)    Number of paths
[02/17 22:47:12    176]       -------------------------------------
[02/17 22:47:12    176]       below        0.000           9
[02/17 22:47:12    176]         0.000     10.000          34
[02/17 22:47:12    176]        10.000     20.000          19
[02/17 22:47:12    176]        20.000     30.000          10
[02/17 22:47:12    176]        30.000     40.000           9
[02/17 22:47:12    176]        40.000     50.000           6
[02/17 22:47:12    176]        50.000     60.000           5
[02/17 22:47:12    176]        60.000     70.000           1
[02/17 22:47:12    176]        70.000     80.000           0
[02/17 22:47:12    176]        80.000     90.000           1
[02/17 22:47:12    176]       -------------------------------------
[02/17 22:47:12    176]       
[02/17 22:47:12    176] 
[02/17 22:47:12    176]     Top 10 notable deviations of routed length from guided length
[02/17 22:47:12    176]     =============================================================
[02/17 22:47:12    176] 
[02/17 22:47:12    176]     Net core_instance/psum_mem_instance/CTS_44 (76 terminals)
[02/17 22:47:12    176]     Guided length:  max path =    64.873um, total =   312.485um
[02/17 22:47:12    176]     Routed length:  max path =   117.200um, total =   353.420um
[02/17 22:47:12    176]     Deviation:      max path =    80.662%,  total =    13.100%
[02/17 22:47:12    176] 
[02/17 22:47:12    176]     Net core_instance/CTS_180 (57 terminals)
[02/17 22:47:12    176]     Guided length:  max path =    65.612um, total =   238.830um
[02/17 22:47:12    176]     Routed length:  max path =   106.200um, total =   265.900um
[02/17 22:47:12    176]     Deviation:      max path =    61.859%,  total =    11.334%
[02/17 22:47:12    176] 
[02/17 22:47:12    176]     Net core_instance/CTS_159 (77 terminals)
[02/17 22:47:12    176]     Guided length:  max path =    76.933um, total =   339.675um
[02/17 22:47:12    176]     Routed length:  max path =   122.000um, total =   379.260um
[02/17 22:47:12    176]     Deviation:      max path =    58.581%,  total =    11.654%
[02/17 22:47:12    176] 
[02/17 22:47:12    176]     Net core_instance/psum_mem_instance/CTS_43 (79 terminals)
[02/17 22:47:12    176]     Guided length:  max path =    79.972um, total =   327.267um
[02/17 22:47:12    176]     Routed length:  max path =   123.400um, total =   370.540um
[02/17 22:47:12    176]     Deviation:      max path =    54.303%,  total =    13.222%
[02/17 22:47:12    176] 
[02/17 22:47:12    176]     Net core_instance/CTS_184 (52 terminals)
[02/17 22:47:12    176]     Guided length:  max path =    76.157um, total =   273.250um
[02/17 22:47:12    176]     Routed length:  max path =   117.000um, total =   295.580um
[02/17 22:47:12    176]     Deviation:      max path =    53.629%,  total =     8.172%
[02/17 22:47:12    176] 
[02/17 22:47:12    176]     Net core_instance/ofifo_inst/CTS_15 (53 terminals)
[02/17 22:47:12    176]     Guided length:  max path =    62.150um, total =   232.192um
[02/17 22:47:12    176]     Routed length:  max path =    93.800um, total =   254.060um
[02/17 22:47:12    176]     Deviation:      max path =    50.925%,  total =     9.418%
[02/17 22:47:12    176] 
[02/17 22:47:12    176]     Net core_instance/ofifo_inst/col_idx_7__fifo_instance/CTS_13 (60 terminals)
[02/17 22:47:12    176]     Guided length:  max path =    66.017um, total =   267.077um
[02/17 22:47:12    176]     Routed length:  max path =    99.600um, total =   279.760um
[02/17 22:47:12    176]     Deviation:      max path =    50.869%,  total =     4.749%
[02/17 22:47:12    176] 
[02/17 22:47:12    176]     Net core_instance/ofifo_inst/CTS_14 (83 terminals)
[02/17 22:47:12    176]     Guided length:  max path =    64.935um, total =   306.913um
[02/17 22:47:12    176]     Routed length:  max path =    97.000um, total =   371.320um
[02/17 22:47:12    176]     Deviation:      max path =    49.380%,  total =    20.986%
[02/17 22:47:12    176] 
[02/17 22:47:12    176]     Net core_instance/mac_array_instance/CTS_53 (64 terminals)
[02/17 22:47:12    176]     Guided length:  max path =    86.017um, total =   274.343um
[02/17 22:47:12    176]     Routed length:  max path =   127.000um, total =   333.880um
[02/17 22:47:12    176]     Deviation:      max path =    47.644%,  total =    21.702%
[02/17 22:47:12    176] 
[02/17 22:47:12    176]     Net core_instance/ofifo_inst/col_idx_3__fifo_instance/CTS_4 (68 terminals)
[02/17 22:47:12    176]     Guided length:  max path =    85.858um, total =   305.257um
[02/17 22:47:12    176]     Routed length:  max path =   124.800um, total =   351.640um
[02/17 22:47:12    176]     Deviation:      max path =    45.357%,  total =    15.195%
[02/17 22:47:12    176] 
[02/17 22:47:12    176] Set FIXED routing status on 94 net(s)
[02/17 22:47:12    176] Set FIXED placed status on 93 instance(s)
[02/17 22:47:12    176] Net route status summary:
[02/17 22:47:12    176]   Clock:        94 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=94)
[02/17 22:47:12    176]   Non-clock: 32433 (unrouted=32433, trialRouted=0, noStatus=0, routed=0, fixed=0)
[02/17 22:47:12    176] (Not counting 4171 nets with <2 term connections)
[02/17 22:47:12    176] 
[02/17 22:47:12    176] CCOPT: Done with clock implementation routing.
[02/17 22:47:12    176] 
[02/17 22:47:12    176] 
[02/17 22:47:12    176] CCOPT: Starting congestion repair using flow wrapper.
[02/17 22:47:12    176] Trial Route Overflow 0(H) 0(V)
[02/17 22:47:12    176] Starting congestion repair ...
[02/17 22:47:12    176] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 2.
[02/17 22:47:12    176] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[02/17 22:47:12    176] (I)       Reading DB...
[02/17 22:47:12    176] (I)       congestionReportName   : 
[02/17 22:47:12    176] (I)       buildTerm2TermWires    : 1
[02/17 22:47:12    176] (I)       doTrackAssignment      : 1
[02/17 22:47:12    176] (I)       dumpBookshelfFiles     : 0
[02/17 22:47:12    176] (I)       numThreads             : 1
[02/17 22:47:12    176] [NR-eagl] honorMsvRouteConstraint: false
[02/17 22:47:12    176] (I)       honorPin               : false
[02/17 22:47:12    176] (I)       honorPinGuide          : true
[02/17 22:47:12    176] (I)       honorPartition         : false
[02/17 22:47:12    176] (I)       allowPartitionCrossover: false
[02/17 22:47:12    176] (I)       honorSingleEntry       : true
[02/17 22:47:12    176] (I)       honorSingleEntryStrong : true
[02/17 22:47:12    176] (I)       handleViaSpacingRule   : false
[02/17 22:47:12    176] (I)       PDConstraint           : none
[02/17 22:47:12    176] (I)       expBetterNDRHandling   : false
[02/17 22:47:12    176] [NR-eagl] honorClockSpecNDR      : 0
[02/17 22:47:12    176] (I)       routingEffortLevel     : 3
[02/17 22:47:12    176] [NR-eagl] minRouteLayer          : 2
[02/17 22:47:12    176] [NR-eagl] maxRouteLayer          : 2147483647
[02/17 22:47:12    176] (I)       numRowsPerGCell        : 1
[02/17 22:47:12    176] (I)       speedUpLargeDesign     : 0
[02/17 22:47:12    176] (I)       speedUpBlkViolationClean: 0
[02/17 22:47:12    176] (I)       multiThreadingTA       : 0
[02/17 22:47:12    176] (I)       blockedPinEscape       : 1
[02/17 22:47:12    176] (I)       blkAwareLayerSwitching : 0
[02/17 22:47:12    176] (I)       betterClockWireModeling: 1
[02/17 22:47:12    176] (I)       punchThroughDistance   : 500.00
[02/17 22:47:12    176] (I)       scenicBound            : 1.15
[02/17 22:47:12    176] (I)       maxScenicToAvoidBlk    : 100.00
[02/17 22:47:12    176] (I)       source-to-sink ratio   : 0.00
[02/17 22:47:12    176] (I)       targetCongestionRatioH : 1.00
[02/17 22:47:12    176] (I)       targetCongestionRatioV : 1.00
[02/17 22:47:12    176] (I)       layerCongestionRatio   : 0.70
[02/17 22:47:12    176] (I)       m1CongestionRatio      : 0.10
[02/17 22:47:12    176] (I)       m2m3CongestionRatio    : 0.70
[02/17 22:47:12    176] (I)       localRouteEffort       : 1.00
[02/17 22:47:12    176] (I)       numSitesBlockedByOneVia: 8.00
[02/17 22:47:12    176] (I)       supplyScaleFactorH     : 1.00
[02/17 22:47:12    176] (I)       supplyScaleFactorV     : 1.00
[02/17 22:47:12    176] (I)       highlight3DOverflowFactor: 0.00
[02/17 22:47:12    176] (I)       doubleCutViaModelingRatio: 0.00
[02/17 22:47:12    176] (I)       blockTrack             : 
[02/17 22:47:12    176] (I)       readTROption           : true
[02/17 22:47:12    176] (I)       extraSpacingBothSide   : false
[02/17 22:47:12    176] [NR-eagl] numTracksPerClockWire  : 0
[02/17 22:47:12    176] (I)       routeSelectedNetsOnly  : false
[02/17 22:47:12    176] (I)       before initializing RouteDB syMemory usage = 1254.5 MB
[02/17 22:47:12    176] (I)       starting read tracks
[02/17 22:47:12    176] (I)       build grid graph
[02/17 22:47:12    176] (I)       build grid graph start
[02/17 22:47:12    176] [NR-eagl] Layer1 has no routable track
[02/17 22:47:12    176] [NR-eagl] Layer2 has single uniform track structure
[02/17 22:47:12    176] [NR-eagl] Layer3 has single uniform track structure
[02/17 22:47:12    176] [NR-eagl] Layer4 has single uniform track structure
[02/17 22:47:12    176] [NR-eagl] Layer5 has single uniform track structure
[02/17 22:47:12    176] [NR-eagl] Layer6 has single uniform track structure
[02/17 22:47:12    176] [NR-eagl] Layer7 has single uniform track structure
[02/17 22:47:12    176] [NR-eagl] Layer8 has single uniform track structure
[02/17 22:47:12    176] (I)       build grid graph end
[02/17 22:47:12    176] (I)       Layer1   numNetMinLayer=32059
[02/17 22:47:12    176] (I)       Layer2   numNetMinLayer=0
[02/17 22:47:12    176] (I)       Layer3   numNetMinLayer=94
[02/17 22:47:12    176] (I)       Layer4   numNetMinLayer=0
[02/17 22:47:12    176] (I)       Layer5   numNetMinLayer=0
[02/17 22:47:12    176] (I)       Layer6   numNetMinLayer=0
[02/17 22:47:12    176] (I)       Layer7   numNetMinLayer=374
[02/17 22:47:12    176] (I)       Layer8   numNetMinLayer=0
[02/17 22:47:12    176] (I)       numViaLayers=7
[02/17 22:47:12    176] (I)       end build via table
[02/17 22:47:12    176] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=8312 numBumpBlks=0 numBoundaryFakeBlks=0
[02/17 22:47:12    176] [NR-eagl] numPreroutedNet = 94  numPreroutedWires = 15697
[02/17 22:47:12    176] (I)       readDataFromPlaceDB
[02/17 22:47:12    176] (I)       Read net information..
[02/17 22:47:12    176] [NR-eagl] Read numTotalNets=32527  numIgnoredNets=94
[02/17 22:47:12    176] (I)       Read testcase time = 0.010 seconds
[02/17 22:47:12    176] 
[02/17 22:47:12    176] (I)       totalPins=103915  totalGlobalPin=99892 (96.13%)
[02/17 22:47:12    176] (I)       Model blockage into capacity
[02/17 22:47:12    176] (I)       Read numBlocks=8312  numPreroutedWires=15697  numCapScreens=0
[02/17 22:47:12    176] (I)       blocked area on Layer1 : 0  (0.00%)
[02/17 22:47:12    176] (I)       blocked area on Layer2 : 49126528000  (5.36%)
[02/17 22:47:12    176] (I)       blocked area on Layer3 : 16478000000  (1.80%)
[02/17 22:47:12    176] (I)       blocked area on Layer4 : 130896440000  (14.27%)
[02/17 22:47:12    176] (I)       blocked area on Layer5 : 0  (0.00%)
[02/17 22:47:12    176] (I)       blocked area on Layer6 : 0  (0.00%)
[02/17 22:47:12    176] (I)       blocked area on Layer7 : 0  (0.00%)
[02/17 22:47:12    176] (I)       blocked area on Layer8 : 0  (0.00%)
[02/17 22:47:12    176] (I)       Modeling time = 0.020 seconds
[02/17 22:47:12    176] 
[02/17 22:47:12    176] (I)       Number of ignored nets = 94
[02/17 22:47:12    176] (I)       Number of fixed nets = 94.  Ignored: Yes
[02/17 22:47:12    176] (I)       Number of clock nets = 94.  Ignored: No
[02/17 22:47:12    176] (I)       Number of analog nets = 0.  Ignored: Yes
[02/17 22:47:12    176] (I)       Number of special nets = 0.  Ignored: Yes
[02/17 22:47:12    176] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[02/17 22:47:12    176] (I)       Number of skip routing nets = 0.  Ignored: Yes
[02/17 22:47:12    176] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[02/17 22:47:12    176] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[02/17 22:47:12    176] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[02/17 22:47:12    176] (I)       Before initializing earlyGlobalRoute syMemory usage = 1254.5 MB
[02/17 22:47:12    176] (I)       Layer1  viaCost=300.00
[02/17 22:47:12    176] (I)       Layer2  viaCost=100.00
[02/17 22:47:12    176] (I)       Layer3  viaCost=100.00
[02/17 22:47:12    176] (I)       Layer4  viaCost=100.00
[02/17 22:47:12    176] (I)       Layer5  viaCost=100.00
[02/17 22:47:12    176] (I)       Layer6  viaCost=200.00
[02/17 22:47:12    176] (I)       Layer7  viaCost=100.00
[02/17 22:47:12    176] (I)       ---------------------Grid Graph Info--------------------
[02/17 22:47:12    176] (I)       routing area        :  (0, 0) - (960800, 954400)
[02/17 22:47:12    176] (I)       core area           :  (20000, 20000) - (940800, 934400)
[02/17 22:47:12    176] (I)       Site Width          :   400  (dbu)
[02/17 22:47:12    176] (I)       Row Height          :  3600  (dbu)
[02/17 22:47:12    176] (I)       GCell Width         :  3600  (dbu)
[02/17 22:47:12    176] (I)       GCell Height        :  3600  (dbu)
[02/17 22:47:12    176] (I)       grid                :   267   265     8
[02/17 22:47:12    176] (I)       vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[02/17 22:47:12    176] (I)       horizontal capacity :     0     0  3600     0  3600     0  3600     0
[02/17 22:47:12    176] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[02/17 22:47:12    176] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[02/17 22:47:12    176] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[02/17 22:47:12    176] (I)       First Track Coord   :     0   200   400   200   400   200   800  1000
[02/17 22:47:12    176] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[02/17 22:47:12    176] (I)       Total num of tracks :     0  2402  2385  2402  2385  2402   596   600
[02/17 22:47:12    176] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[02/17 22:47:12    176] (I)       --------------------------------------------------------
[02/17 22:47:12    176] 
[02/17 22:47:12    176] [NR-eagl] ============ Routing rule table ============
[02/17 22:47:12    176] [NR-eagl] Rule id 0. Nets 0 
[02/17 22:47:12    176] [NR-eagl] id=0  routeTrackId=0  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[02/17 22:47:12    176] [NR-eagl] Pitch:  L1=720  L2=800  L3=800  L4=800  L5=800  L6=800  L7=3200  L8=3200
[02/17 22:47:12    176] [NR-eagl] Rule id 1. Nets 32433 
[02/17 22:47:12    176] [NR-eagl] id=1  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[02/17 22:47:12    176] [NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[02/17 22:47:12    176] [NR-eagl] ========================================
[02/17 22:47:12    176] [NR-eagl] 
[02/17 22:47:12    176] (I)       After initializing earlyGlobalRoute syMemory usage = 1257.3 MB
[02/17 22:47:12    176] (I)       Loading and dumping file time : 0.29 seconds
[02/17 22:47:12    176] (I)       free getNanoCongMap()->getMpool()
[02/17 22:47:12    176] (I)       ============= Initialization =============
[02/17 22:47:12    176] (I)       total 2D Cap : 318132 = (159132 H, 159000 V)
[02/17 22:47:12    176] [NR-eagl] Layer group 1: route 374 net(s) in layer range [7, 8]
[02/17 22:47:12    176] (I)       ============  Phase 1a Route ============
[02/17 22:47:12    176] (I)       Phase 1a runs 0.01 seconds
[02/17 22:47:12    176] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[02/17 22:47:12    176] (I)       Usage: 24331 = (8475 H, 15856 V) = (5.33% H, 9.97% V) = (1.526e+04um H, 2.854e+04um V)
[02/17 22:47:12    176] (I)       
[02/17 22:47:12    176] (I)       ============  Phase 1b Route ============
[02/17 22:47:12    176] (I)       Phase 1b runs 0.00 seconds
[02/17 22:47:12    176] (I)       Usage: 24348 = (8483 H, 15865 V) = (5.33% H, 9.98% V) = (1.527e+04um H, 2.856e+04um V)
[02/17 22:47:12    176] (I)       
[02/17 22:47:12    176] (I)       earlyGlobalRoute overflow of layer group 1: 0.06% H + 0.14% V. EstWL: 4.382640e+04um
[02/17 22:47:12    176] (I)       ============  Phase 1c Route ============
[02/17 22:47:12    176] (I)       Level2 Grid: 54 x 53
[02/17 22:47:12    176] (I)       Phase 1c runs 0.00 seconds
[02/17 22:47:12    176] (I)       Usage: 24348 = (8483 H, 15865 V) = (5.33% H, 9.98% V) = (1.527e+04um H, 2.856e+04um V)
[02/17 22:47:12    176] (I)       
[02/17 22:47:12    176] (I)       ============  Phase 1d Route ============
[02/17 22:47:12    176] (I)       Phase 1d runs 0.00 seconds
[02/17 22:47:12    176] (I)       Usage: 24357 = (8486 H, 15871 V) = (5.33% H, 9.98% V) = (1.527e+04um H, 2.857e+04um V)
[02/17 22:47:12    176] (I)       
[02/17 22:47:12    176] (I)       ============  Phase 1e Route ============
[02/17 22:47:12    176] (I)       Phase 1e runs 0.00 seconds
[02/17 22:47:12    176] (I)       Usage: 24357 = (8486 H, 15871 V) = (5.33% H, 9.98% V) = (1.527e+04um H, 2.857e+04um V)
[02/17 22:47:12    176] (I)       
[02/17 22:47:12    176] [NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.04% H + 0.09% V. EstWL: 4.384260e+04um
[02/17 22:47:12    176] [NR-eagl] 
[02/17 22:47:12    176] (I)       dpBasedLA: time=0.00  totalOF=3569  totalVia=26263  totalWL=24355  total(Via+WL)=50618 
[02/17 22:47:12    176] (I)       total 2D Cap : 3353369 = (1416712 H, 1936657 V)
[02/17 22:47:12    176] [NR-eagl] Layer group 2: route 32059 net(s) in layer range [2, 8]
[02/17 22:47:12    176] (I)       ============  Phase 1a Route ============
[02/17 22:47:12    176] (I)       Phase 1a runs 0.07 seconds
[02/17 22:47:12    176] (I)       blkAvoiding Routing :  time=0.02  numBlkSegs=0
[02/17 22:47:12    176] (I)       Usage: 327029 = (147773 H, 179256 V) = (10.43% H, 9.26% V) = (2.660e+05um H, 3.227e+05um V)
[02/17 22:47:12    176] (I)       
[02/17 22:47:12    176] (I)       ============  Phase 1b Route ============
[02/17 22:47:12    176] (I)       Phase 1b runs 0.02 seconds
[02/17 22:47:12    176] (I)       Usage: 327032 = (147776 H, 179256 V) = (10.43% H, 9.26% V) = (2.660e+05um H, 3.227e+05um V)
[02/17 22:47:12    176] (I)       
[02/17 22:47:12    176] (I)       earlyGlobalRoute overflow of layer group 2: 0.04% H + 0.01% V. EstWL: 5.448150e+05um
[02/17 22:47:12    176] (I)       ============  Phase 1c Route ============
[02/17 22:47:12    176] (I)       Level2 Grid: 54 x 53
[02/17 22:47:12    176] (I)       Phase 1c runs 0.00 seconds
[02/17 22:47:12    176] (I)       Usage: 327032 = (147776 H, 179256 V) = (10.43% H, 9.26% V) = (2.660e+05um H, 3.227e+05um V)
[02/17 22:47:12    176] (I)       
[02/17 22:47:12    176] (I)       ============  Phase 1d Route ============
[02/17 22:47:12    176] (I)       Phase 1d runs 0.06 seconds
[02/17 22:47:12    176] (I)       Usage: 327040 = (147776 H, 179264 V) = (10.43% H, 9.26% V) = (2.660e+05um H, 3.227e+05um V)
[02/17 22:47:12    176] (I)       
[02/17 22:47:12    176] (I)       ============  Phase 1e Route ============
[02/17 22:47:12    176] (I)       Phase 1e runs 0.00 seconds
[02/17 22:47:12    176] (I)       Usage: 327040 = (147776 H, 179264 V) = (10.43% H, 9.26% V) = (2.660e+05um H, 3.227e+05um V)
[02/17 22:47:12    176] (I)       
[02/17 22:47:12    176] [NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.04% H + 0.00% V. EstWL: 5.448294e+05um
[02/17 22:47:12    176] [NR-eagl] 
[02/17 22:47:13    177] (I)       dpBasedLA: time=0.10  totalOF=5856  totalVia=196095  totalWL=302683  total(Via+WL)=498778 
[02/17 22:47:13    177] (I)       ============  Phase 1l Route ============
[02/17 22:47:13    177] (I)       Total Global Routing Runtime: 0.45 seconds
[02/17 22:47:13    177] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[02/17 22:47:13    177] [NR-eagl] Overflow after earlyGlobalRoute 0.04% H + 0.00% V
[02/17 22:47:13    177] (I)       
[02/17 22:47:13    177] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[02/17 22:47:13    177] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[02/17 22:47:13    177] 
[02/17 22:47:13    177] ** np local hotspot detection info verbose **
[02/17 22:47:13    177] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[02/17 22:47:13    177] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[02/17 22:47:13    177] level 2: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 72.00 (area is in unit of 4 std-cell row bins)
[02/17 22:47:13    177] 
[02/17 22:47:13    177] describeCongestion: hCong = 0.00 vCong = 0.00
[02/17 22:47:13    177] Skipped repairing congestion.
[02/17 22:47:13    177] (I)       ============= track Assignment ============
[02/17 22:47:13    177] (I)       extract Global 3D Wires
[02/17 22:47:13    177] (I)       Extract Global WL : time=0.01
[02/17 22:47:13    177] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[02/17 22:47:13    177] (I)       Initialization real time=0.01 seconds
[02/17 22:47:13    177] (I)       Kernel real time=0.36 seconds
[02/17 22:47:13    177] (I)       End Greedy Track Assignment
[02/17 22:47:13    177] [NR-eagl] Layer1(M1)(F) length: 1.340000e+01um, number of vias: 108863
[02/17 22:47:13    177] [NR-eagl] Layer2(M2)(V) length: 2.018259e+05um, number of vias: 147730
[02/17 22:47:13    177] [NR-eagl] Layer3(M3)(H) length: 2.409178e+05um, number of vias: 18058
[02/17 22:47:13    177] [NR-eagl] Layer4(M4)(V) length: 1.022545e+05um, number of vias: 7049
[02/17 22:47:13    177] [NR-eagl] Layer5(M5)(H) length: 3.037725e+04um, number of vias: 4667
[02/17 22:47:13    177] [NR-eagl] Layer6(M6)(V) length: 1.357186e+04um, number of vias: 3520
[02/17 22:47:13    177] [NR-eagl] Layer7(M7)(H) length: 1.572870e+04um, number of vias: 4076
[02/17 22:47:13    177] [NR-eagl] Layer8(M8)(V) length: 2.880140e+04um, number of vias: 0
[02/17 22:47:13    177] [NR-eagl] Total length: 6.334909e+05um, number of vias: 293963
[02/17 22:47:13    177] End of congRepair (cpu=0:00:01.4, real=0:00:01.0)
[02/17 22:47:13    177] 
[02/17 22:47:13    177] CCOPT: Done with congestion repair using flow wrapper.
[02/17 22:47:13    177] 
[02/17 22:47:13    177] #spOpts: N=65 
[02/17 22:47:13    177] Core basic site is core
[02/17 22:47:13    177] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/17 22:47:13    177]     Clock implementation routing done.
[02/17 22:47:13    177]     Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'fullchip' of instances=61517 and nets=36698 using extraction engine 'preRoute' .
[02/17 22:47:13    177] PreRoute RC Extraction called for design fullchip.
[02/17 22:47:13    177] RC Extraction called in multi-corner(2) mode.
[02/17 22:47:13    177] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[02/17 22:47:13    177] RCMode: PreRoute
[02/17 22:47:13    177]       RC Corner Indexes            0       1   
[02/17 22:47:13    177] Capacitance Scaling Factor   : 1.00000 1.00000 
[02/17 22:47:13    177] Resistance Scaling Factor    : 1.00000 1.00000 
[02/17 22:47:13    177] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[02/17 22:47:13    177] Clock Res. Scaling Factor    : 1.00000 1.00000 
[02/17 22:47:13    177] Shrink Factor                : 1.00000
[02/17 22:47:13    177] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[02/17 22:47:13    177] Using capacitance table file ...
[02/17 22:47:13    177] Updating RC grid for preRoute extraction ...
[02/17 22:47:13    177] Initializing multi-corner capacitance tables ... 
[02/17 22:47:13    178] Initializing multi-corner resistance tables ...
[02/17 22:47:14    178] PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:01.0  MEM: 1239.617M)
[02/17 22:47:14    178] 
[02/17 22:47:14    178]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[02/17 22:47:14    178]     Rebuilding timing graph... 
[02/17 22:47:14    178]     Rebuilding timing graph done.
[02/17 22:47:15    180] There was no routing performed, so no routing correlation information will be displayed.
[02/17 22:47:15    180]     
[02/17 22:47:15    180]     Routing Correlation Report
[02/17 22:47:15    180]     ==========================
[02/17 22:47:15    180]     
[02/17 22:47:15    180]     No data available
[02/17 22:47:15    180]     
[02/17 22:47:15    180]     
[02/17 22:47:15    180]     Clock DAG stats after routing clock trees:
[02/17 22:47:15    180]       cell counts    : b=93, i=0, cg=0, l=0, total=93
[02/17 22:47:15    180]       cell areas     : b=760.680um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=760.680um^2
[02/17 22:47:15    180]       gate capacitance : top=0.000pF, trunk=0.420pF, leaf=4.579pF, total=4.999pF
[02/17 22:47:15    180]       wire capacitance : top=0.000pF, trunk=0.580pF, leaf=4.200pF, total=4.780pF
[02/17 22:47:15    180]       wire lengths   : top=0.000um, trunk=3640.800um, leaf=23692.400um, total=27333.200um
[02/17 22:47:15    180]       sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[02/17 22:47:15    180]     Clock DAG net violations after routing clock trees:none
[02/17 22:47:15    180]     Clock tree state after routing clock trees:
[02/17 22:47:15    180]       clock_tree clk: worst slew is leaf(0.063),trunk(0.052),top(nil), margined worst slew is leaf(0.063),trunk(0.052),top(nil)
[02/17 22:47:16    180]       skew_group clk/CON: insertion delay [min=0.202, max=0.339, avg=0.249, sd=0.037], skew [0.137 vs 0.057*, 37.4% {0.226, 0.254, 0.283}] (wid=0.000 ws=0.000) (gid=0.339 gs=0.137)
[02/17 22:47:16    180]     Clock network insertion delays are now [0.202ns, 0.339ns] average 0.249ns std.dev 0.037ns
[02/17 22:47:16    180]     Legalizer reserving space for clock trees... 
[02/17 22:47:16    180]     Legalizer reserving space for clock trees done.
[02/17 22:47:16    180]     PostConditioning... 
[02/17 22:47:16    180]       Update timing... 
[02/17 22:47:16    180]         Updating timing graph... 
[02/17 22:47:16    180]           
[02/17 22:47:16    180] #################################################################################
[02/17 22:47:16    180] # Design Stage: PreRoute
[02/17 22:47:16    180] # Design Name: fullchip
[02/17 22:47:16    180] # Design Mode: 65nm
[02/17 22:47:16    180] # Analysis Mode: MMMC Non-OCV 
[02/17 22:47:16    180] # Parasitics Mode: No SPEF/RCDB
[02/17 22:47:16    180] # Signoff Settings: SI Off 
[02/17 22:47:16    180] #################################################################################
[02/17 22:47:17    181] AAE_INFO: 1 threads acquired from CTE.
[02/17 22:47:17    181] Calculate delays in BcWc mode...
[02/17 22:47:17    181] Topological Sorting (CPU = 0:00:00.1, MEM = 1306.4M, InitMEM = 1306.4M)
[02/17 22:47:20    185] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[02/17 22:47:20    185] End delay calculation. (MEM=1380.14 CPU=0:00:03.6 REAL=0:00:03.0)
[02/17 22:47:20    185] *** CDM Built up (cpu=0:00:04.7  real=0:00:04.0  mem= 1380.1M) ***
[02/17 22:47:20    185]         Updating timing graph done.
[02/17 22:47:20    185]         Updating latch analysis... 
[02/17 22:47:21    185]         Updating latch analysis done.
[02/17 22:47:21    185]       Update timing done.
[02/17 22:47:21    185]       Invalidating timing
[02/17 22:47:21    185]       PostConditioning active optimizations:
[02/17 22:47:21    185]        - DRV fixing with cell sizing
[02/17 22:47:21    185]       
[02/17 22:47:21    185]       Currently running CTS, using active skew data
[02/17 22:47:21    185]       Rebuilding timing graph... 
[02/17 22:47:21    185]       Rebuilding timing graph done.
[02/17 22:47:21    186]       Rebuilding timing graph Clock DAG stats PostConditioning before bufferablility reset:
[02/17 22:47:21    186]       Rebuilding timing graph   cell counts    : b=93, i=0, cg=0, l=0, total=93
[02/17 22:47:21    186]       Rebuilding timing graph   cell areas     : b=760.680um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=760.680um^2
[02/17 22:47:21    186]       Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.420pF, leaf=4.579pF, total=4.999pF
[02/17 22:47:21    186]       Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.580pF, leaf=4.200pF, total=4.780pF
[02/17 22:47:21    186]       Rebuilding timing graph   wire lengths   : top=0.000um, trunk=3640.800um, leaf=23692.400um, total=27333.200um
[02/17 22:47:21    186]       Rebuilding timing graph   sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[02/17 22:47:21    186]       Rebuilding timing graph Clock DAG net violations PostConditioning before bufferablility reset:
[02/17 22:47:21    186]       Rebuilding timing graph   Transition : {count=5, worst=[0.003ns, 0.002ns, 0.001ns, 0.000ns, 0.000ns]} avg=0.001ns sd=0.001ns
[02/17 22:47:21    186]       Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
[02/17 22:47:21    186]       Clock DAG stats PostConditioning initial state:
[02/17 22:47:21    186]         cell counts    : b=93, i=0, cg=0, l=0, total=93
[02/17 22:47:21    186]         cell areas     : b=760.680um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=760.680um^2
[02/17 22:47:21    186]         gate capacitance : top=0.000pF, trunk=0.420pF, leaf=4.579pF, total=4.999pF
[02/17 22:47:21    186]         wire capacitance : top=0.000pF, trunk=0.580pF, leaf=4.200pF, total=4.780pF
[02/17 22:47:21    186]         wire lengths   : top=0.000um, trunk=3640.800um, leaf=23692.400um, total=27333.200um
[02/17 22:47:21    186]         sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[02/17 22:47:21    186]       Clock DAG net violations PostConditioning initial state:
[02/17 22:47:21    186]         Transition : {count=5, worst=[0.003ns, 0.002ns, 0.001ns, 0.000ns, 0.000ns]} avg=0.001ns sd=0.001ns
[02/17 22:47:21    186]       Recomputing CTS skew targets... 
[02/17 22:47:21    186]         Resolving skew group constraints... 
[02/17 22:47:22    186]           Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[02/17 22:47:22    186]         Resolving skew group constraints done.
[02/17 22:47:22    186]       Recomputing CTS skew targets done.
[02/17 22:47:22    186]       Fixing DRVs... 
[02/17 22:47:22    186]         Fixing clock tree DRVs: 
[02/17 22:47:22    186]         Fixing clock tree DRVs: .
[02/17 22:47:22    186]         Fixing clock tree DRVs: ..
[02/17 22:47:22    186]         Fixing clock tree DRVs: ...
[02/17 22:47:22    186]         Fixing clock tree DRVs: ... 20% 
[02/17 22:47:22    186]         Fixing clock tree DRVs: ... 20% .
[02/17 22:47:22    186]         Fixing clock tree DRVs: ... 20% ..
[02/17 22:47:22    186]         Fixing clock tree DRVs: ... 20% ...
[02/17 22:47:22    186]         Fixing clock tree DRVs: ... 20% ... 40% 
[02/17 22:47:22    186]         Fixing clock tree DRVs: ... 20% ... 40% .
[02/17 22:47:22    186]         Fixing clock tree DRVs: ... 20% ... 40% ..
[02/17 22:47:22    186]         Fixing clock tree DRVs: ... 20% ... 40% ...
[02/17 22:47:22    186]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% 
[02/17 22:47:22    186]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% .
[02/17 22:47:22    186]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ..
[02/17 22:47:22    186]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ...
[02/17 22:47:22    186]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% 
[02/17 22:47:22    186]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% .
[02/17 22:47:22    186]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ..
[02/17 22:47:22    186]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ...
[02/17 22:47:22    187]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ... 100% 
[02/17 22:47:22    187]         CCOpt-PostConditioning: considered: 94, tested: 94, violation detected: 5, cannot run: 0, attempted: 5, failed: 0, sized: 5
[02/17 22:47:22    187]         
[02/17 22:47:22    187]         PRO Statistics: Fix DRVs (cell sizing):
[02/17 22:47:22    187]         =======================================
[02/17 22:47:22    187]         
[02/17 22:47:22    187]         Cell changes by Net Type:
[02/17 22:47:22    187]         
[02/17 22:47:22    187]         ------------------------------
[02/17 22:47:22    187]         Net Type    Attempted    Sized
[02/17 22:47:22    187]         ------------------------------
[02/17 22:47:22    187]         top             0          0
[02/17 22:47:22    187]         trunk           0          0
[02/17 22:47:22    187]         leaf            5          5
[02/17 22:47:22    187]         ------------------------------
[02/17 22:47:22    187]         Total           5          5
[02/17 22:47:22    187]         ------------------------------
[02/17 22:47:22    187]         
[02/17 22:47:22    187]         Upsized: 5, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 10.800um^2
[02/17 22:47:22    187]         Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[02/17 22:47:22    187]         
[02/17 22:47:22    187]         Clock DAG stats PostConditioning after DRV fixing:
[02/17 22:47:22    187]           cell counts    : b=93, i=0, cg=0, l=0, total=93
[02/17 22:47:22    187]           cell areas     : b=771.480um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=771.480um^2
[02/17 22:47:22    187]           gate capacitance : top=0.000pF, trunk=0.426pF, leaf=4.579pF, total=5.005pF
[02/17 22:47:22    187]           wire capacitance : top=0.000pF, trunk=0.580pF, leaf=4.200pF, total=4.780pF
[02/17 22:47:22    187]           wire lengths   : top=0.000um, trunk=3640.800um, leaf=23692.400um, total=27333.200um
[02/17 22:47:22    187]           sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[02/17 22:47:22    187]         Clock DAG net violations PostConditioning after DRV fixing:none
[02/17 22:47:22    187]         Clock tree state PostConditioning after DRV fixing:
[02/17 22:47:22    187]           clock_tree clk: worst slew is leaf(0.104),trunk(0.104),top(nil), margined worst slew is leaf(0.104),trunk(0.104),top(nil)
[02/17 22:47:22    187]           skew_group clk/CON: insertion delay [min=0.354, max=0.409, avg=0.385, sd=0.015], skew [0.055 vs 0.057, 97.9% {0.359, 0.388, 0.409}] (wid=0.051 ws=0.030) (gid=0.383 gs=0.076)
[02/17 22:47:23    187]         Clock network insertion delays are now [0.354ns, 0.409ns] average 0.385ns std.dev 0.015ns
[02/17 22:47:23    187]       Fixing DRVs done.
[02/17 22:47:23    187]       
[02/17 22:47:23    187]       Slew Diagnostics: After DRV fixing
[02/17 22:47:23    187]       ==================================
[02/17 22:47:23    187]       
[02/17 22:47:23    187]       Global Causes:
[02/17 22:47:23    187]       
[02/17 22:47:23    187]       -------------------------------------
[02/17 22:47:23    187]       Cause
[02/17 22:47:23    187]       -------------------------------------
[02/17 22:47:23    187]       DRV fixing with buffering is disabled
[02/17 22:47:23    187]       -------------------------------------
[02/17 22:47:23    187]       
[02/17 22:47:23    187]       Top 5 overslews:
[02/17 22:47:23    187]       
[02/17 22:47:23    187]       ---------------------------------
[02/17 22:47:23    187]       Overslew    Causes    Driving Pin
[02/17 22:47:23    187]       ---------------------------------
[02/17 22:47:23    187]         (empty table)
[02/17 22:47:23    187]       ---------------------------------
[02/17 22:47:23    187]       
[02/17 22:47:23    187]       Slew Diagnostics Counts:
[02/17 22:47:23    187]       
[02/17 22:47:23    187]       -------------------
[02/17 22:47:23    187]       Cause    Occurences
[02/17 22:47:23    187]       -------------------
[02/17 22:47:23    187]         (empty table)
[02/17 22:47:23    187]       -------------------
[02/17 22:47:23    187]       
[02/17 22:47:23    187]       Reconnecting optimized routes... 
[02/17 22:47:23    187]       Reconnecting optimized routes done.
[02/17 22:47:23    187]       Refining placement... 
[02/17 22:47:23    187] *
[02/17 22:47:23    187] * Starting clock placement refinement...
[02/17 22:47:23    187] *
[02/17 22:47:23    187] * First pass: Refine non-clock instances...
[02/17 22:47:23    187] *
[02/17 22:47:23    187] #spOpts: N=65 
[02/17 22:47:23    187] *** Starting refinePlace (0:03:07 mem=1253.6M) ***
[02/17 22:47:23    187] Total net bbox length = 5.233e+05 (2.321e+05 2.913e+05) (ext = 1.540e+04)
[02/17 22:47:23    187] Starting refinePlace ...
[02/17 22:47:23    187] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/17 22:47:23    187] default core: bins with density >  0.75 = 94.1 % ( 636 / 676 )
[02/17 22:47:23    187] Density distribution unevenness ratio = 0.398%
[02/17 22:47:23    187]   Spread Effort: high, standalone mode, useDDP on.
[02/17 22:47:23    187] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=1267.7MB) @(0:03:08 - 0:03:08).
[02/17 22:47:23    187] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/17 22:47:23    187] wireLenOptFixPriorityInst 0 inst fixed
[02/17 22:47:23    187] Move report: legalization moves 1382 insts, mean move: 2.60 um, max move: 19.80 um
[02/17 22:47:23    187] 	Max move on inst (FILLER_21614): (469.80, 267.40) --> (469.80, 287.20)
[02/17 22:47:23    187] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:00.0, mem=1267.7MB) @(0:03:08 - 0:03:08).
[02/17 22:47:23    187] Move report: Detail placement moves 1382 insts, mean move: 2.60 um, max move: 19.80 um
[02/17 22:47:23    187] 	Max move on inst (FILLER_21614): (469.80, 267.40) --> (469.80, 287.20)
[02/17 22:47:23    187] 	Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 1267.7MB
[02/17 22:47:23    187] Statistics of distance of Instance movement in refine placement:
[02/17 22:47:23    187]   maximum (X+Y) =         9.20 um
[02/17 22:47:23    187]   inst (core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RC_3126_0) with max move: (453, 161.2) -> (458.6, 157.6)
[02/17 22:47:23    187]   mean    (X+Y) =         2.83 um
[02/17 22:47:23    187] Summary Report:
[02/17 22:47:23    187] Instances move: 149 (out of 25481 movable)
[02/17 22:47:23    187] Mean displacement: 2.83 um
[02/17 22:47:23    187] Max displacement: 9.20 um (Instance: core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RC_3126_0) (453, 161.2) -> (458.6, 157.6)
[02/17 22:47:23    187] 	Length: 3 sites, height: 1 rows, site name: core, cell type: CKND1
[02/17 22:47:23    187] Total instances moved : 149
[02/17 22:47:23    187] Total net bbox length = 5.237e+05 (2.323e+05 2.914e+05) (ext = 1.540e+04)
[02/17 22:47:23    187] Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 1267.7MB
[02/17 22:47:23    187] [CPU] RefinePlace/total (cpu=0:00:00.5, real=0:00:00.0, mem=1267.7MB) @(0:03:07 - 0:03:08).
[02/17 22:47:23    187] *** Finished refinePlace (0:03:08 mem=1267.7M) ***
[02/17 22:47:23    187] *
[02/17 22:47:23    187] * Second pass: Refine clock instances...
[02/17 22:47:23    187] *
[02/17 22:47:23    188] #spOpts: N=65 mergeVia=F 
[02/17 22:47:23    188] *** Starting refinePlace (0:03:08 mem=1267.7M) ***
[02/17 22:47:23    188] Total net bbox length = 5.237e+05 (2.323e+05 2.914e+05) (ext = 1.540e+04)
[02/17 22:47:23    188] Starting refinePlace ...
[02/17 22:47:23    188] **ERROR: (IMPSP-2002):	Density too high (99.1%), stopping detail placement.
[02/17 22:47:23    188] Type 'man IMPSP-2002' for more detail.
[02/17 22:47:23    188] Total net bbox length = 5.237e+05 (2.323e+05 2.914e+05) (ext = 1.540e+04)
[02/17 22:47:23    188] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1267.7MB
[02/17 22:47:23    188] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1267.7MB) @(0:03:08 - 0:03:08).
[02/17 22:47:23    188] *** Finished refinePlace (0:03:08 mem=1267.7M) ***
[02/17 22:47:23    188] *
[02/17 22:47:23    188] * No clock instances moved during refinement.
[02/17 22:47:23    188] *
[02/17 22:47:23    188] * Finished with clock placement refinement.
[02/17 22:47:23    188] *
[02/17 22:47:23    188] #spOpts: N=65 
[02/17 22:47:24    188] 
[02/17 22:47:24    188]       Refining placement done.
[02/17 22:47:24    188]       Set dirty flag on 532 insts, 16 nets
[02/17 22:47:24    188]       Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'fullchip' of instances=61517 and nets=36698 using extraction engine 'preRoute' .
[02/17 22:47:24    188] PreRoute RC Extraction called for design fullchip.
[02/17 22:47:24    188] RC Extraction called in multi-corner(2) mode.
[02/17 22:47:24    188] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[02/17 22:47:24    188] RCMode: PreRoute
[02/17 22:47:24    188]       RC Corner Indexes            0       1   
[02/17 22:47:24    188] Capacitance Scaling Factor   : 1.00000 1.00000 
[02/17 22:47:24    188] Resistance Scaling Factor    : 1.00000 1.00000 
[02/17 22:47:24    188] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[02/17 22:47:24    188] Clock Res. Scaling Factor    : 1.00000 1.00000 
[02/17 22:47:24    188] Shrink Factor                : 1.00000
[02/17 22:47:24    188] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[02/17 22:47:24    188] Using capacitance table file ...
[02/17 22:47:24    188] Updating RC grid for preRoute extraction ...
[02/17 22:47:24    188] Initializing multi-corner capacitance tables ... 
[02/17 22:47:24    188] Initializing multi-corner resistance tables ...
[02/17 22:47:24    188] PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:00.0  MEM: 1256.641M)
[02/17 22:47:24    188] 
[02/17 22:47:24    188]       Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[02/17 22:47:24    188]       Rebuilding timing graph... 
[02/17 22:47:25    189]       Rebuilding timing graph done.
[02/17 22:47:25    190]       Rebuilding timing graph Clock DAG stats PostConditioning final:
[02/17 22:47:25    190]       Rebuilding timing graph   cell counts    : b=93, i=0, cg=0, l=0, total=93
[02/17 22:47:25    190]       Rebuilding timing graph   cell areas     : b=771.480um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=771.480um^2
[02/17 22:47:25    190]       Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.426pF, leaf=4.579pF, total=5.005pF
[02/17 22:47:25    190]       Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.580pF, leaf=4.200pF, total=4.780pF
[02/17 22:47:25    190]       Rebuilding timing graph   wire lengths   : top=0.000um, trunk=3640.800um, leaf=23692.400um, total=27333.200um
[02/17 22:47:25    190]       Rebuilding timing graph   sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[02/17 22:47:25    190]       Rebuilding timing graph Clock DAG net violations PostConditioning final:none
[02/17 22:47:25    190]     PostConditioning done.
[02/17 22:47:25    190] Net route status summary:
[02/17 22:47:25    190]   Clock:        94 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=94)
[02/17 22:47:25    190]   Non-clock: 32433 (unrouted=0, trialRouted=32433, noStatus=0, routed=0, fixed=0)
[02/17 22:47:25    190] (Not counting 4171 nets with <2 term connections)
[02/17 22:47:25    190]     Clock DAG stats after post-conditioning:
[02/17 22:47:25    190]       cell counts    : b=93, i=0, cg=0, l=0, total=93
[02/17 22:47:25    190]       cell areas     : b=771.480um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=771.480um^2
[02/17 22:47:25    190]       gate capacitance : top=0.000pF, trunk=0.426pF, leaf=4.579pF, total=5.005pF
[02/17 22:47:25    190]       wire capacitance : top=0.000pF, trunk=0.580pF, leaf=4.200pF, total=4.780pF
[02/17 22:47:25    190]       wire lengths   : top=0.000um, trunk=3640.800um, leaf=23692.400um, total=27333.200um
[02/17 22:47:25    190]       sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[02/17 22:47:25    190]     Clock DAG net violations after post-conditioning:none
[02/17 22:47:25    190]     Clock tree state after post-conditioning:
[02/17 22:47:25    190]       clock_tree clk: worst slew is leaf(0.104),trunk(0.104),top(nil), margined worst slew is leaf(0.104),trunk(0.104),top(nil)
[02/17 22:47:25    190]       skew_group clk/CON: insertion delay [min=0.354, max=0.409, avg=0.385, sd=0.015], skew [0.055 vs 0.057, 97.9% {0.359, 0.388, 0.409}] (wid=0.051 ws=0.030) (gid=0.383 gs=0.076)
[02/17 22:47:25    190]     Clock network insertion delays are now [0.354ns, 0.409ns] average 0.385ns std.dev 0.015ns
[02/17 22:47:25    190]   Updating netlist done.
[02/17 22:47:25    190]   
[02/17 22:47:25    190]   Clock DAG stats at end of CTS:
[02/17 22:47:25    190]   ==============================
[02/17 22:47:25    190]   
[02/17 22:47:25    190]   -------------------------------
[02/17 22:47:25    190]   Cell type      Count    Area
[02/17 22:47:25    190]   -------------------------------
[02/17 22:47:25    190]   Buffers         93      771.480
[02/17 22:47:25    190]   Inverters        0        0.000
[02/17 22:47:25    190]   Clock Gates      0        0.000
[02/17 22:47:25    190]   Clock Logic      0        0.000
[02/17 22:47:25    190]   All             93      771.480
[02/17 22:47:25    190]   -------------------------------
[02/17 22:47:25    190]   
[02/17 22:47:25    190]   
[02/17 22:47:25    190]   Clock DAG wire lengths at end of CTS:
[02/17 22:47:25    190]   =====================================
[02/17 22:47:25    190]   
[02/17 22:47:25    190]   --------------------
[02/17 22:47:25    190]   Type     Wire Length
[02/17 22:47:25    190]   --------------------
[02/17 22:47:25    190]   Top           0.000
[02/17 22:47:25    190]   Trunk      3640.800
[02/17 22:47:25    190]   Leaf      23692.400
[02/17 22:47:25    190]   Total     27333.200
[02/17 22:47:25    190]   --------------------
[02/17 22:47:25    190]   
[02/17 22:47:25    190]   
[02/17 22:47:25    190]   Clock DAG capacitances at end of CTS:
[02/17 22:47:25    190]   =====================================
[02/17 22:47:25    190]   
[02/17 22:47:25    190]   --------------------------------
[02/17 22:47:25    190]   Type     Gate     Wire     Total
[02/17 22:47:25    190]   --------------------------------
[02/17 22:47:25    190]   Top      0.000    0.000    0.000
[02/17 22:47:25    190]   Trunk    0.426    0.580    1.006
[02/17 22:47:25    190]   Leaf     4.579    4.200    8.779
[02/17 22:47:25    190]   Total    5.005    4.780    9.785
[02/17 22:47:25    190]   --------------------------------
[02/17 22:47:25    190]   
[02/17 22:47:25    190]   
[02/17 22:47:25    190]   Clock DAG sink capacitances at end of CTS:
[02/17 22:47:25    190]   ==========================================
[02/17 22:47:25    190]   
[02/17 22:47:25    190]   --------------------------------------------------------
[02/17 22:47:25    190]   Count    Total    Average    Std. Dev.    Min      Max
[02/17 22:47:25    190]   --------------------------------------------------------
[02/17 22:47:25    190]   5024     4.579     0.001       0.000      0.001    0.001
[02/17 22:47:25    190]   --------------------------------------------------------
[02/17 22:47:25    190]   
[02/17 22:47:25    190]   
[02/17 22:47:25    190]   Clock DAG net violations at end of CTS:
[02/17 22:47:25    190]   =======================================
[02/17 22:47:25    190]   
[02/17 22:47:25    190]   None
[02/17 22:47:25    190]   
[02/17 22:47:25    190]   
[02/17 22:47:25    190]   Clock tree summary at end of CTS:
[02/17 22:47:25    190]   =================================
[02/17 22:47:25    190]   
[02/17 22:47:25    190]   -----------------------------------------------------
[02/17 22:47:25    190]   Clock Tree        Worst Trunk Slew    Worst Leaf Slew
[02/17 22:47:25    190]   -----------------------------------------------------
[02/17 22:47:25    190]   clock_tree clk         0.104               0.104
[02/17 22:47:25    190]   -----------------------------------------------------
[02/17 22:47:25    190]   
[02/17 22:47:26    190]   
[02/17 22:47:26    190]   Skew group summary at end of CTS:
[02/17 22:47:26    190]   =================================
[02/17 22:47:26    190]   
[02/17 22:47:26    190]   ---------------------------------------------------------------------------------------------------------------------------------------------------------------
[02/17 22:47:26    190]   Half-corner      Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[02/17 22:47:26    190]   ---------------------------------------------------------------------------------------------------------------------------------------------------------------
[02/17 22:47:26    190]   WC:setup.late    clk/CON       0.354     0.409     0.055       0.057         0.030           0.010           0.385        0.015     97.9% {0.359, 0.388, 0.409}
[02/17 22:47:26    190]   ---------------------------------------------------------------------------------------------------------------------------------------------------------------
[02/17 22:47:26    190]   
[02/17 22:47:26    190]   Clock network insertion delays are now [0.354ns, 0.409ns] average 0.385ns std.dev 0.015ns
[02/17 22:47:26    190]   
[02/17 22:47:26    190]   Found a total of 0 clock tree pins with a slew violation.
[02/17 22:47:26    190]   
[02/17 22:47:26    190] Synthesizing clock trees done.
[02/17 22:47:26    190] Connecting clock gate test enables... 
[02/17 22:47:26    190] Connecting clock gate test enables done.
[02/17 22:47:26    190] **WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
[02/17 22:47:26    190]  * CCOpt property update_io_latency is false
[02/17 22:47:26    190] 
[02/17 22:47:26    190] Setting all clocks to propagated mode.
[02/17 22:47:26    190] Resetting all latency settings from fanout cone of clock 'clk'
[02/17 22:47:26    190] Resetting all latency settings from fanout cone of clock 'clk'
[02/17 22:47:27    191] Clock DAG stats after update timingGraph:
[02/17 22:47:27    191]   cell counts    : b=93, i=0, cg=0, l=0, total=93
[02/17 22:47:27    191]   cell areas     : b=771.480um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=771.480um^2
[02/17 22:47:27    191]   gate capacitance : top=0.000pF, trunk=0.426pF, leaf=4.579pF, total=5.005pF
[02/17 22:47:27    191]   wire capacitance : top=0.000pF, trunk=0.580pF, leaf=4.200pF, total=4.780pF
[02/17 22:47:27    191]   wire lengths   : top=0.000um, trunk=3640.800um, leaf=23692.400um, total=27333.200um
[02/17 22:47:27    191]   sink capacitance : count=5024, total=4.579pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[02/17 22:47:27    191] Clock DAG net violations after update timingGraph:none
[02/17 22:47:27    191] Clock tree state after update timingGraph:
[02/17 22:47:27    191]   clock_tree clk: worst slew is leaf(0.104),trunk(0.104),top(nil), margined worst slew is leaf(0.104),trunk(0.104),top(nil)
[02/17 22:47:27    191]   skew_group clk/CON: insertion delay [min=0.354, max=0.409, avg=0.385, sd=0.015], skew [0.055 vs 0.057, 97.9% {0.359, 0.388, 0.409}] (wid=0.051 ws=0.030) (gid=0.383 gs=0.076)
[02/17 22:47:27    191] Clock network insertion delays are now [0.354ns, 0.409ns] average 0.385ns std.dev 0.015ns
[02/17 22:47:27    191] Logging CTS constraint violations... 
[02/17 22:47:27    191]   No violations found.
[02/17 22:47:27    191] Logging CTS constraint violations done.
[02/17 22:47:27    191] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[02/17 22:47:27    191] Synthesizing clock trees with CCOpt done.
[02/17 22:47:27    191] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[02/17 22:47:27    191] -powerEffort high                          # enums={none low high}, default=none, user setting
[02/17 22:47:27    191] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[02/17 22:47:27    191] -setupDynamicPowerViewAsDefaultView false
[02/17 22:47:27    191]                                            # bool, default=false, private
[02/17 22:47:27    191] #spOpts: N=65 
[02/17 22:47:28    192] #spOpts: N=65 mergeVia=F 
[02/17 22:47:28    192] GigaOpt running with 1 threads.
[02/17 22:47:28    192] Info: 1 threads available for lower-level modules during optimization.
[02/17 22:47:28    192] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
[02/17 22:47:28    192] 	Cell FILL1_LL, site bcore.
[02/17 22:47:28    192] 	Cell FILL_NW_HH, site bcore.
[02/17 22:47:28    192] 	Cell FILL_NW_LL, site bcore.
[02/17 22:47:28    192] 	Cell GFILL, site gacore.
[02/17 22:47:28    192] 	Cell GFILL10, site gacore.
[02/17 22:47:28    192] 	Cell GFILL2, site gacore.
[02/17 22:47:28    192] 	Cell GFILL3, site gacore.
[02/17 22:47:28    192] 	Cell GFILL4, site gacore.
[02/17 22:47:28    192] 	Cell LVLLHCD1, site bcore.
[02/17 22:47:28    192] 	Cell LVLLHCD2, site bcore.
[02/17 22:47:28    192] 	Cell LVLLHCD4, site bcore.
[02/17 22:47:28    192] 	Cell LVLLHCD8, site bcore.
[02/17 22:47:28    192] 	Cell LVLLHD1, site bcore.
[02/17 22:47:28    192] 	Cell LVLLHD2, site bcore.
[02/17 22:47:28    192] 	Cell LVLLHD4, site bcore.
[02/17 22:47:28    192] 	Cell LVLLHD8, site bcore.
[02/17 22:47:28    192] .
[02/17 22:47:28    192] **WARN: (IMPTS-403):	Delay calculation was forced to extrapolate table data outside of the characterized range. In some cases, extrapolation can reduce the accuracy of the delay calculation. You can enable more detailed reporting of these cases by enabling the command 'setDelayCalMode -reportOutBound true'.
[02/17 22:47:28    192] Type 'man IMPTS-403' for more detail.
[02/17 22:47:29    194] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1250.1M, totSessionCpu=0:03:14 **
[02/17 22:47:29    194] *** optDesign -postCTS ***
[02/17 22:47:29    194] DRC Margin: user margin 0.0; extra margin 0.2
[02/17 22:47:29    194] Hold Target Slack: user slack 0
[02/17 22:47:29    194] Setup Target Slack: user slack 0; extra slack 0.1
[02/17 22:47:29    194] setUsefulSkewMode -noEcoRoute
[02/17 22:47:29    194] **INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
[02/17 22:47:29    194] -powerEffort high                          # enums={none low high}, default=none, user setting
[02/17 22:47:29    194] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[02/17 22:47:29    194] -setupDynamicPowerViewAsDefaultView false
[02/17 22:47:29    194]                                            # bool, default=false, private
[02/17 22:47:29    194] Start to check current routing status for nets...
[02/17 22:47:29    194] All nets are already routed correctly.
[02/17 22:47:29    194] End to check current routing status for nets (mem=1250.1M)
[02/17 22:47:29    194] ** Profile ** Start :  cpu=0:00:00.0, mem=1250.1M
[02/17 22:47:30    194] ** Profile ** Other data :  cpu=0:00:00.1, mem=1250.1M
[02/17 22:47:30    194] #################################################################################
[02/17 22:47:30    194] # Design Stage: PreRoute
[02/17 22:47:30    194] # Design Name: fullchip
[02/17 22:47:30    194] # Design Mode: 65nm
[02/17 22:47:30    194] # Analysis Mode: MMMC Non-OCV 
[02/17 22:47:30    194] # Parasitics Mode: No SPEF/RCDB
[02/17 22:47:30    194] # Signoff Settings: SI Off 
[02/17 22:47:30    194] #################################################################################
[02/17 22:47:30    194] AAE_INFO: 1 threads acquired from CTE.
[02/17 22:47:30    194] Calculate delays in BcWc mode...
[02/17 22:47:30    194] Topological Sorting (CPU = 0:00:00.1, MEM = 1252.8M, InitMEM = 1248.1M)
[02/17 22:47:34    198] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[02/17 22:47:34    198] End delay calculation. (MEM=1326.57 CPU=0:00:03.7 REAL=0:00:04.0)
[02/17 22:47:34    198] *** CDM Built up (cpu=0:00:04.1  real=0:00:04.0  mem= 1326.6M) ***
[02/17 22:47:34    199] *** Done Building Timing Graph (cpu=0:00:04.6 real=0:00:04.0 totSessionCpu=0:03:19 mem=1326.6M)
[02/17 22:47:34    199] ** Profile ** Overall slacks :  cpu=0:00:04.6, mem=1326.6M
[02/17 22:47:35    199] ** Profile ** DRVs :  cpu=0:00:00.5, mem=1326.6M
[02/17 22:47:35    199] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.708  |
|           TNS (ns):|-571.335 |
|    Violating Paths:|  1225   |
|          All Paths:|  6712   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.627%
       (99.105% with Fillers)
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1326.6M
[02/17 22:47:35    199] **optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 1264.7M, totSessionCpu=0:03:20 **
[02/17 22:47:35    199] ** INFO : this run is activating low effort ccoptDesign flow
[02/17 22:47:35    199] PhyDesignGrid: maxLocalDensity 0.98
[02/17 22:47:35    199] #spOpts: N=65 mergeVia=F 
[02/17 22:47:35    199] 
[02/17 22:47:35    199] **WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".
[02/17 22:47:35    199] 
[02/17 22:47:35    199] Type 'man IMPOPT-3663' for more detail.
[02/17 22:47:35    199] 
[02/17 22:47:35    199] Power view               = WC_VIEW
[02/17 22:47:35    199] Number of VT partitions  = 2
[02/17 22:47:35    199] Standard cells in design = 811
[02/17 22:47:35    199] Instances in design      = 30598
[02/17 22:47:35    199] 
[02/17 22:47:35    199] Instance distribution across the VT partitions:
[02/17 22:47:35    199] 
[02/17 22:47:35    199]  LVT : inst = 14094 (46.1%), cells = 335 (41%)
[02/17 22:47:35    199]    Lib tcbn65gpluswc        : inst = 14094 (46.1%)
[02/17 22:47:35    199] 
[02/17 22:47:35    199]  HVT : inst = 16504 (53.9%), cells = 457 (56%)
[02/17 22:47:35    199]    Lib tcbn65gpluswc        : inst = 16504 (53.9%)
[02/17 22:47:35    199] 
[02/17 22:47:35    199] Reporting took 0 sec
[02/17 22:47:36    200] *** Starting optimizing excluded clock nets MEM= 1266.7M) ***
[02/17 22:47:36    200] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1266.7M) ***
[02/17 22:47:36    200] *** Starting optimizing excluded clock nets MEM= 1266.7M) ***
[02/17 22:47:36    200] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1266.7M) ***
[02/17 22:47:36    200] Include MVT Delays for Hold Opt
[02/17 22:47:36    201] *** Timing NOT met, worst failing slack is -0.708
[02/17 22:47:36    201] *** Check timing (0:00:00.0)
[02/17 22:47:36    201] **INFO: Num dontuse cells 97, Num usable cells 844
[02/17 22:47:36    201] optDesignOneStep: Leakage Power Flow
[02/17 22:47:36    201] **INFO: Num dontuse cells 97, Num usable cells 844
[02/17 22:47:36    201] Begin: GigaOpt Optimization in TNS mode
[02/17 22:47:36    201] Info: 94 nets with fixed/cover wires excluded.
[02/17 22:47:37    201] Info: 94 clock nets excluded from IPO operation.
[02/17 22:47:37    201] PhyDesignGrid: maxLocalDensity 0.95
[02/17 22:47:37    201] #spOpts: N=65 
[02/17 22:47:37    201] Summary for sequential cells idenfication: 
[02/17 22:47:37    201] Identified SBFF number: 199
[02/17 22:47:37    201] Identified MBFF number: 0
[02/17 22:47:37    201] Not identified SBFF number: 0
[02/17 22:47:37    201] Not identified MBFF number: 0
[02/17 22:47:37    201] Number of sequential cells which are not FFs: 104
[02/17 22:47:37    201] 
[02/17 22:47:40    205] *info: 94 clock nets excluded
[02/17 22:47:40    205] *info: 2 special nets excluded.
[02/17 22:47:40    205] *info: 124 no-driver nets excluded.
[02/17 22:47:40    205] *info: 94 nets with fixed/cover wires excluded.
[02/17 22:47:41    206] Effort level <high> specified for reg2reg path_group
[02/17 22:47:43    207] ** GigaOpt Optimizer WNS Slack -0.708 TNS Slack -571.337 Density 99.10
[02/17 22:47:43    207] Optimizer TNS Opt
[02/17 22:47:43    208] Active Path Group: reg2reg  
[02/17 22:47:43    208] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[02/17 22:47:43    208] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[02/17 22:47:43    208] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[02/17 22:47:43    208] |  -0.708|   -0.708|-571.337| -571.337|    99.10%|   0:00:00.0| 1492.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[02/17 22:47:43    208] |        |         |        |         |          |            |        |          |         | rd_ptr_reg_2_/D                                    |
[02/17 22:47:43    208] |  -0.695|   -0.695|-570.693| -570.693|    99.10%|   0:00:00.0| 1495.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[02/17 22:47:43    208] |        |         |        |         |          |            |        |          |         | q7_reg_13_/D                                       |
[02/17 22:47:44    209] |  -0.695|   -0.695|-570.679| -570.679|    99.10%|   0:00:01.0| 1496.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[02/17 22:47:44    209] |        |         |        |         |          |            |        |          |         | q0_reg_16_/D                                       |
[02/17 22:47:45    210] |  -0.695|   -0.695|-570.552| -570.552|    99.10%|   0:00:01.0| 1496.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[02/17 22:47:45    210] |        |         |        |         |          |            |        |          |         | q6_reg_12_/D                                       |
[02/17 22:47:48    213] |  -0.695|   -0.695|-570.374| -570.374|    99.10%|   0:00:03.0| 1498.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[02/17 22:47:48    213] |        |         |        |         |          |            |        |          |         | q6_reg_15_/D                                       |
[02/17 22:47:48    213] |  -0.695|   -0.695|-570.227| -570.227|    99.10%|   0:00:00.0| 1498.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[02/17 22:47:48    213] |        |         |        |         |          |            |        |          |         | q7_reg_14_/D                                       |
[02/17 22:47:49    214] |  -0.695|   -0.695|-569.941| -569.941|    99.10%|   0:00:01.0| 1499.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[02/17 22:47:49    214] |        |         |        |         |          |            |        |          |         | q3_reg_11_/D                                       |
[02/17 22:47:50    214] |  -0.695|   -0.695|-569.516| -569.516|    99.10%|   0:00:01.0| 1499.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[02/17 22:47:50    214] |        |         |        |         |          |            |        |          |         | q2_reg_9_/D                                        |
[02/17 22:47:51    215] |  -0.695|   -0.695|-569.296| -569.296|    99.10%|   0:00:01.0| 1499.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[02/17 22:47:51    215] |        |         |        |         |          |            |        |          |         | q0_reg_6_/D                                        |
[02/17 22:47:51    215] |  -0.695|   -0.695|-568.708| -568.708|    99.10%|   0:00:00.0| 1499.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[02/17 22:47:51    215] |        |         |        |         |          |            |        |          |         | q7_reg_6_/D                                        |
[02/17 22:47:51    216] |  -0.695|   -0.695|-568.696| -568.696|    99.10%|   0:00:00.0| 1499.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[02/17 22:47:51    216] |        |         |        |         |          |            |        |          |         | q7_reg_5_/D                                        |
[02/17 22:47:51    216] |  -0.695|   -0.695|-568.669| -568.669|    99.10%|   0:00:00.0| 1499.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[02/17 22:47:51    216] |        |         |        |         |          |            |        |          |         | q2_reg_6_/D                                        |
[02/17 22:47:52    216] |  -0.695|   -0.695|-568.628| -568.628|    99.10%|   0:00:01.0| 1500.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[02/17 22:47:52    216] |        |         |        |         |          |            |        |          |         | q0_reg_4_/D                                        |
[02/17 22:47:52    217] |  -0.695|   -0.695|-568.565| -568.565|    99.10%|   0:00:00.0| 1500.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[02/17 22:47:52    217] |        |         |        |         |          |            |        |          |         | rd_ptr_reg_2_/D                                    |
[02/17 22:47:52    217] |  -0.695|   -0.695|-568.527| -568.527|    99.10%|   0:00:00.0| 1500.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[02/17 22:47:52    217] |        |         |        |         |          |            |        |          |         | q3_reg_4_/D                                        |
[02/17 22:47:52    217] |  -0.695|   -0.695|-568.479| -568.479|    99.10%|   0:00:00.0| 1500.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[02/17 22:47:52    217] |        |         |        |         |          |            |        |          |         | q7_reg_4_/D                                        |
[02/17 22:47:53    217] |  -0.695|   -0.695|-568.422| -568.422|    99.10%|   0:00:01.0| 1500.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[02/17 22:47:53    217] |        |         |        |         |          |            |        |          |         | q2_reg_3_/D                                        |
[02/17 22:47:53    217] |  -0.695|   -0.695|-568.413| -568.413|    99.10%|   0:00:00.0| 1500.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[02/17 22:47:53    217] |        |         |        |         |          |            |        |          |         | q3_reg_3_/D                                        |
[02/17 22:47:53    218] |  -0.695|   -0.695|-568.392| -568.392|    99.10%|   0:00:00.0| 1500.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[02/17 22:47:53    218] |        |         |        |         |          |            |        |          |         | wr_ptr_reg_2_/D                                    |
[02/17 22:47:53    218] |  -0.695|   -0.695|-568.263| -568.263|    99.10%|   0:00:00.0| 1500.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[02/17 22:47:53    218] |        |         |        |         |          |            |        |          |         | q7_reg_2_/D                                        |
[02/17 22:47:54    218] |  -0.695|   -0.695|-568.107| -568.107|    99.10%|   0:00:01.0| 1500.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[02/17 22:47:54    218] |        |         |        |         |          |            |        |          |         | rd_ptr_reg_0_/D                                    |
[02/17 22:47:54    218] |  -0.695|   -0.695|-568.093| -568.093|    99.10%|   0:00:00.0| 1500.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[02/17 22:47:54    218] |        |         |        |         |          |            |        |          |         | q0_reg_1_/D                                        |
[02/17 22:47:54    219] |  -0.695|   -0.695|-568.008| -568.008|    99.10%|   0:00:00.0| 1500.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[02/17 22:47:54    219] |        |         |        |         |          |            |        |          |         | q7_reg_1_/D                                        |
[02/17 22:47:54    219] |  -0.695|   -0.695|-568.000| -568.000|    99.10%|   0:00:00.0| 1500.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[02/17 22:47:54    219] |        |         |        |         |          |            |        |          |         | q7_reg_1_/D                                        |
[02/17 22:47:55    219] |  -0.695|   -0.695|-567.995| -567.995|    99.10%|   0:00:01.0| 1504.5M|   WC_VIEW|  reg2reg| core_instance/psum_mem_instance/memory7_reg_105_/D |
[02/17 22:47:55    219] |  -0.695|   -0.695|-567.995| -567.995|    99.10%|   0:00:00.0| 1504.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[02/17 22:47:55    219] |        |         |        |         |          |            |        |          |         | q7_reg_13_/D                                       |
[02/17 22:47:55    219] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[02/17 22:47:55    219] 
[02/17 22:47:55    219] *** Finish Core Optimize Step (cpu=0:00:11.7 real=0:00:12.0 mem=1504.5M) ***
[02/17 22:47:55    219] 
[02/17 22:47:55    219] *** Finished Optimize Step Cumulative (cpu=0:00:11.7 real=0:00:12.0 mem=1504.5M) ***
[02/17 22:47:55    219] ** GigaOpt Optimizer WNS Slack -0.695 TNS Slack -567.995 Density 99.10
[02/17 22:47:55    220] *** Starting refinePlace (0:03:40 mem=1520.5M) ***
[02/17 22:47:55    220] Total net bbox length = 5.237e+05 (2.323e+05 2.914e+05) (ext = 1.540e+04)
[02/17 22:47:55    220] default core: bins with density >  0.75 =  100 % ( 676 / 676 )
[02/17 22:47:55    220] Density distribution unevenness ratio = 0.312%
[02/17 22:47:55    220] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1521.5MB) @(0:03:40 - 0:03:40).
[02/17 22:47:55    220] Starting refinePlace ...
[02/17 22:47:55    220] **ERROR: (IMPSP-2002):	Density too high (99.1%), stopping detail placement.
[02/17 22:47:55    220] Type 'man IMPSP-2002' for more detail.
[02/17 22:47:55    220] Total net bbox length = 5.237e+05 (2.323e+05 2.914e+05) (ext = 1.540e+04)
[02/17 22:47:55    220] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1521.5MB
[02/17 22:47:55    220] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1521.5MB) @(0:03:40 - 0:03:40).
[02/17 22:47:55    220] *** Finished refinePlace (0:03:40 mem=1521.5M) ***
[02/17 22:47:55    220] Finished re-routing un-routed nets (0:00:00.0 1521.5M)
[02/17 22:47:55    220] 
[02/17 22:47:55    220] 
[02/17 22:47:55    220] Density : 0.9910
[02/17 22:47:55    220] Max route overflow : 0.0004
[02/17 22:47:55    220] 
[02/17 22:47:55    220] 
[02/17 22:47:55    220] *** Finish Physical Update (cpu=0:00:00.6 real=0:00:00.0 mem=1521.5M) ***
[02/17 22:47:56    220] ** GigaOpt Optimizer WNS Slack -0.695 TNS Slack -567.995 Density 99.10
[02/17 22:47:56    220] **** Begin NDR-Layer Usage Statistics ****
[02/17 22:47:56    220] Layer 3 has 94 constrained nets 
[02/17 22:47:56    220] Layer 7 has 374 constrained nets 
[02/17 22:47:56    220] **** End NDR-Layer Usage Statistics ****
[02/17 22:47:56    220] 
[02/17 22:47:56    220] *** Finish post-CTS Setup Fixing (cpu=0:00:14.5 real=0:00:15.0 mem=1521.5M) ***
[02/17 22:47:56    220] 
[02/17 22:47:56    220] End: GigaOpt Optimization in TNS mode
[02/17 22:47:56    220] **INFO: Num dontuse cells 97, Num usable cells 844
[02/17 22:47:56    220] optDesignOneStep: Leakage Power Flow
[02/17 22:47:56    220] **INFO: Num dontuse cells 97, Num usable cells 844
[02/17 22:47:56    220] Begin: GigaOpt Optimization in WNS mode
[02/17 22:47:56    220] Info: 94 nets with fixed/cover wires excluded.
[02/17 22:47:56    220] Info: 94 clock nets excluded from IPO operation.
[02/17 22:47:56    220] PhyDesignGrid: maxLocalDensity 1.00
[02/17 22:47:56    220] #spOpts: N=65 
[02/17 22:47:59    224] *info: 94 clock nets excluded
[02/17 22:47:59    224] *info: 2 special nets excluded.
[02/17 22:47:59    224] *info: 124 no-driver nets excluded.
[02/17 22:47:59    224] *info: 94 nets with fixed/cover wires excluded.
[02/17 22:48:00    224] ** GigaOpt Optimizer WNS Slack -0.695 TNS Slack -567.995 Density 99.10
[02/17 22:48:00    224] Optimizer WNS Pass 0
[02/17 22:48:00    225] Active Path Group: reg2reg  
[02/17 22:48:00    225] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[02/17 22:48:00    225] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[02/17 22:48:00    225] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[02/17 22:48:00    225] |  -0.695|   -0.695|-567.995| -567.995|    99.10%|   0:00:00.0| 1505.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[02/17 22:48:00    225] |        |         |        |         |          |            |        |          |         | q7_reg_13_/D                                       |
[02/17 22:48:03    228] |  -0.669|   -0.669|-566.897| -566.897|    99.09%|   0:00:03.0| 1506.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[02/17 22:48:03    228] |        |         |        |         |          |            |        |          |         | q0_reg_16_/D                                       |
[02/17 22:48:04    229] |  -0.665|   -0.665|-566.379| -566.379|    99.09%|   0:00:01.0| 1506.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[02/17 22:48:04    229] |        |         |        |         |          |            |        |          |         | q7_reg_13_/D                                       |
[02/17 22:48:06    231] |  -0.665|   -0.665|-565.945| -565.945|    99.09%|   0:00:02.0| 1507.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[02/17 22:48:06    231] |        |         |        |         |          |            |        |          |         | q7_reg_13_/D                                       |
[02/17 22:48:07    231] |  -0.662|   -0.662|-565.734| -565.734|    99.09%|   0:00:01.0| 1507.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[02/17 22:48:07    231] |        |         |        |         |          |            |        |          |         | q7_reg_13_/D                                       |
[02/17 22:48:09    234] |  -0.660|   -0.660|-565.342| -565.342|    99.09%|   0:00:02.0| 1507.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[02/17 22:48:09    234] |        |         |        |         |          |            |        |          |         | q7_reg_13_/D                                       |
[02/17 22:48:10    235] |  -0.660|   -0.660|-565.265| -565.265|    99.09%|   0:00:01.0| 1507.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[02/17 22:48:10    235] |        |         |        |         |          |            |        |          |         | q7_reg_13_/D                                       |
[02/17 22:48:11    236] |  -0.655|   -0.655|-564.799| -564.799|    99.09%|   0:00:01.0| 1507.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[02/17 22:48:11    236] |        |         |        |         |          |            |        |          |         | q7_reg_13_/D                                       |
[02/17 22:48:16    241] |  -0.655|   -0.655|-563.741| -563.741|    99.09%|   0:00:05.0| 1508.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[02/17 22:48:16    241] |        |         |        |         |          |            |        |          |         | q7_reg_13_/D                                       |
[02/17 22:48:17    241] |  -0.655|   -0.655|-563.675| -563.675|    99.09%|   0:00:01.0| 1508.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[02/17 22:48:17    241] |        |         |        |         |          |            |        |          |         | q7_reg_13_/D                                       |
[02/17 22:48:22    247] |  -0.655|   -0.655|-563.636| -563.636|    99.08%|   0:00:05.0| 1513.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[02/17 22:48:22    247] |        |         |        |         |          |            |        |          |         | q7_reg_13_/D                                       |
[02/17 22:48:22    247] |  -0.655|   -0.655|-563.611| -563.611|    99.08%|   0:00:00.0| 1513.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[02/17 22:48:22    247] |        |         |        |         |          |            |        |          |         | q7_reg_13_/D                                       |
[02/17 22:48:23    247] |  -0.655|   -0.655|-563.462| -563.462|    99.08%|   0:00:01.0| 1513.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[02/17 22:48:23    247] |        |         |        |         |          |            |        |          |         | q7_reg_13_/D                                       |
[02/17 22:48:23    247] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[02/17 22:48:23    247] **INFO: Starting Blocking QThread with 1 CPU
[02/17 22:48:23    247]  
   ____________________________________________________________________
__/ message from Blocking QThread
[02/17 22:48:23    247] #################################################################################
[02/17 22:48:23    247] # Design Stage: PreRoute
[02/17 22:48:23    247] # Design Name: fullchip
[02/17 22:48:23    247] # Design Mode: 65nm
[02/17 22:48:23    247] # Analysis Mode: MMMC Non-OCV 
[02/17 22:48:23    247] # Parasitics Mode: No SPEF/RCDB
[02/17 22:48:23    247] # Signoff Settings: SI Off 
[02/17 22:48:23    247] #################################################################################
[02/17 22:48:23    247] AAE_INFO: 1 threads acquired from CTE.
[02/17 22:48:23    247] Calculate delays in BcWc mode...
[02/17 22:48:23    247] Topological Sorting (CPU = 0:00:00.1, MEM = 0.0M, InitMEM = 0.0M)
[02/17 22:48:23    247] *** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
[02/17 22:48:23    247] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[02/17 22:48:23    247] End delay calculation. (MEM=0 CPU=0:00:03.8 REAL=0:00:04.0)
[02/17 22:48:23    247] *** CDM Built up (cpu=0:00:05.0  real=0:00:05.0  mem= 0.0M) ***
[02/17 22:48:23    247] { slack_summary { { columns { path_group } { total_neg_slack } { worst_slack } { num_of_violations } { num_of_paths } } { default { -11.460 } { -0.190 } { 328 } { 5430 } } } }
[02/17 22:48:29    252]  
_______________________________________________________________________
[02/17 22:48:35    258] skewClock has inserted core_instance/FE_USKC3941_CTS_182 (CKBD16)
[02/17 22:48:35    258] skewClock has inserted core_instance/FE_USKC3942_CTS_192 (CKBD6)
[02/17 22:48:35    258] skewClock has inserted core_instance/FE_USKC3943_CTS_180 (BUFFD12)
[02/17 22:48:35    258] skewClock has inserted core_instance/FE_USKC3944_CTS_166 (CKBD16)
[02/17 22:48:35    258] skewClock has inserted core_instance/FE_USKC3945_CTS_165 (BUFFD4)
[02/17 22:48:35    258] skewClock has inserted core_instance/FE_USKC3946_CTS_152 (BUFFD12)
[02/17 22:48:35    258] skewClock has inserted core_instance/ofifo_inst/FE_USKC3947_CTS_13 (CKBD16)
[02/17 22:48:35    258] skewClock has inserted core_instance/FE_USKC3948_CTS_165 (BUFFD4)
[02/17 22:48:35    258] skewClock has inserted core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_USKC3949_CTS_158 (BUFFD1)
[02/17 22:48:35    258] skewClock has inserted core_instance/FE_USKC3950_CTS_162 (BUFFD12)
[02/17 22:48:35    258] skewClock has inserted core_instance/FE_USKC3951_CTS_192 (CKBD6)
[02/17 22:48:35    258] skewClock has inserted core_instance/FE_USKC3952_CTS_184 (BUFFD12)
[02/17 22:48:35    258] skewClock has inserted core_instance/FE_USKC3953_CTS_191 (BUFFD12)
[02/17 22:48:35    258] skewClock has inserted core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_USKC3954_CTS_158 (BUFFD1)
[02/17 22:48:35    258] skewClock has inserted core_instance/FE_USKC3955_CTS_162 (CKBD12)
[02/17 22:48:35    258] skewClock has inserted core_instance/FE_USKC3956_CTS_152 (BUFFD12)
[02/17 22:48:35    258] skewClock has inserted core_instance/FE_USKC3957_CTS_182 (CKBD16)
[02/17 22:48:35    258] skewClock has inserted core_instance/ofifo_inst/FE_USKC3958_CTS_13 (CKBD16)
[02/17 22:48:35    258] skewClock has inserted core_instance/FE_USKC3959_CTS_181 (BUFFD12)
[02/17 22:48:35    258] skewClock has inserted core_instance/ofifo_inst/FE_USKC3960_CTS_14 (CKBD16)
[02/17 22:48:35    258] skewClock has inserted core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_USKC3961_CTS_4 (BUFFD12)
[02/17 22:48:35    258] skewClock has inserted core_instance/FE_USKC3962_CTS_150 (CKBD16)
[02/17 22:48:35    258] skewClock has inserted core_instance/FE_USKC3963_CTS_164 (CKBD8)
[02/17 22:48:35    258] skewClock has inserted core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_USKC3964_CTS_14 (CKBD16)
[02/17 22:48:35    258] skewClock has inserted core_instance/FE_USKC3965_CTS_156 (BUFFD12)
[02/17 22:48:35    258] skewClock has inserted core_instance/FE_USKC3966_CTS_180 (BUFFD12)
[02/17 22:48:35    258] skewClock has inserted core_instance/ofifo_inst/FE_USKC3967_CTS_15 (CKBD8)
[02/17 22:48:35    258] skewClock has inserted core_instance/FE_USKC3968_CTS_176 (BUFFD12)
[02/17 22:48:35    258] skewClock has inserted core_instance/FE_USKC3969_CTS_178 (BUFFD12)
[02/17 22:48:35    258] skewClock has inserted core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_USKC3970_CTS_15 (CKBD16)
[02/17 22:48:35    258] skewClock has inserted core_instance/FE_USKC3971_CTS_148 (CKBD16)
[02/17 22:48:35    258] skewClock has inserted core_instance/FE_USKC3972_CTS_161 (BUFFD12)
[02/17 22:48:35    258] skewClock sized 0 and inserted 32 insts
[02/17 22:48:36    259] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[02/17 22:48:36    259] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[02/17 22:48:36    259] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[02/17 22:48:38    261] |  -0.488|   -0.488|-448.736| -448.736|    99.08%|   0:00:15.0| 1538.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[02/17 22:48:38    261] |        |         |        |         |          |            |        |          |         | q0_reg_17_/D                                       |
[02/17 22:48:42    266] |  -0.486|   -0.486|-448.640| -448.640|    99.08%|   0:00:04.0| 1538.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[02/17 22:48:42    266] |        |         |        |         |          |            |        |          |         | q4_reg_12_/D                                       |
[02/17 22:48:44    268] |  -0.482|   -0.482|-448.225| -448.225|    99.08%|   0:00:02.0| 1538.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[02/17 22:48:44    268] |        |         |        |         |          |            |        |          |         | q0_reg_16_/D                                       |
[02/17 22:48:45    269] |  -0.480|   -0.480|-448.063| -448.063|    99.08%|   0:00:01.0| 1538.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[02/17 22:48:45    269] |        |         |        |         |          |            |        |          |         | q5_reg_15_/D                                       |
[02/17 22:48:46    270] |  -0.477|   -0.477|-447.600| -447.600|    99.08%|   0:00:01.0| 1538.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[02/17 22:48:46    270] |        |         |        |         |          |            |        |          |         | q0_reg_16_/D                                       |
[02/17 22:48:50    274] |  -0.477|   -0.477|-447.376| -447.376|    99.08%|   0:00:04.0| 1538.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[02/17 22:48:50    274] |        |         |        |         |          |            |        |          |         | q0_reg_16_/D                                       |
[02/17 22:48:50    274] |  -0.477|   -0.477|-447.376| -447.376|    99.08%|   0:00:00.0| 1538.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[02/17 22:48:50    274] |        |         |        |         |          |            |        |          |         | q0_reg_16_/D                                       |
[02/17 22:48:54    277] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[02/17 22:49:00    283] skewClock has sized core_instance/FE_USKC3953_CTS_191 (BUFFD8)
[02/17 22:49:00    283] skewClock has inserted core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_USKC3973_CTS_158 (CKBD1)
[02/17 22:49:00    283] skewClock has inserted core_instance/FE_USKC3974_CTS_165 (BUFFD8)
[02/17 22:49:00    283] skewClock has inserted core_instance/FE_USKC3975_CTS_165 (BUFFD4)
[02/17 22:49:00    283] skewClock has inserted core_instance/FE_USKC3976_CTS_165 (BUFFD4)
[02/17 22:49:00    283] skewClock has inserted core_instance/FE_USKC3977_CTS_162 (BUFFD8)
[02/17 22:49:00    283] skewClock has inserted core_instance/FE_USKC3978_CTS_162 (BUFFD6)
[02/17 22:49:00    283] skewClock has inserted core_instance/FE_USKC3979_CTS_192 (BUFFD4)
[02/17 22:49:00    283] skewClock has inserted core_instance/FE_USKC3980_CTS_192 (CKBD6)
[02/17 22:49:00    283] skewClock has inserted core_instance/FE_USKC3981_CTS_193 (CKBD16)
[02/17 22:49:00    283] skewClock has inserted core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_USKC3982_CTS_188 (CKBD2)
[02/17 22:49:00    283] skewClock has inserted core_instance/FE_USKC3983_CTS_191 (CKBD8)
[02/17 22:49:00    283] skewClock has inserted core_instance/FE_USKC3984_CTS_152 (BUFFD8)
[02/17 22:49:00    283] skewClock has inserted core_instance/FE_USKC3985_CTS_152 (BUFFD6)
[02/17 22:49:00    283] skewClock has inserted core_instance/FE_USKC3986_CTS_152 (BUFFD12)
[02/17 22:49:00    283] skewClock has inserted core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_USKC3987_CTS_147 (BUFFD1)
[02/17 22:49:00    283] skewClock has inserted core_instance/FE_USKC3988_CTS_182 (CKBD16)
[02/17 22:49:00    283] skewClock has inserted core_instance/FE_USKC3989_CTS_179 (BUFFD12)
[02/17 22:49:00    283] skewClock has inserted core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_USKC3990_CTS_188 (CKBD2)
[02/17 22:49:00    283] skewClock has inserted core_instance/FE_USKC3991_CTS_164 (CKBD8)
[02/17 22:49:00    283] skewClock has inserted core_instance/FE_USKC3992_CTS_164 (CKBD8)
[02/17 22:49:00    283] skewClock has inserted core_instance/ofifo_inst/FE_USKC3993_CTS_13 (BUFFD8)
[02/17 22:49:00    283] skewClock has inserted core_instance/ofifo_inst/FE_USKC3994_CTS_13 (CKBD16)
[02/17 22:49:00    283] skewClock has inserted core_instance/ofifo_inst/FE_USKC3995_CTS_13 (CKBD16)
[02/17 22:49:00    283] skewClock has inserted core_instance/mac_array_instance/FE_USKC3996_CTS_53 (CKBD16)
[02/17 22:49:00    283] skewClock has inserted core_instance/mac_array_instance/FE_USKC3997_CTS_54 (BUFFD12)
[02/17 22:49:00    283] skewClock has inserted core_instance/mac_array_instance/FE_USKC3998_CTS_52 (BUFFD12)
[02/17 22:49:00    283] skewClock has inserted core_instance/mac_array_instance/FE_USKC3999_CTS_51 (CKBD16)
[02/17 22:49:00    283] skewClock has inserted core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_USKC4000_CTS_4 (BUFFD6)
[02/17 22:49:00    283] skewClock has inserted core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_USKC4001_CTS_4 (BUFFD12)
[02/17 22:49:00    283] skewClock has inserted core_instance/mac_array_instance/FE_USKC4002_CTS_50 (BUFFD12)
[02/17 22:49:00    283] skewClock has inserted core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_USKC4003_CTS_14 (CKBD16)
[02/17 22:49:00    283] skewClock has inserted core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_USKC4004_CTS_14 (CKBD16)
[02/17 22:49:00    283] skewClock has inserted core_instance/FE_USKC4005_CTS_150 (CKBD8)
[02/17 22:49:00    283] skewClock has inserted core_instance/FE_USKC4006_CTS_150 (CKBD16)
[02/17 22:49:00    283] skewClock has inserted core_instance/ofifo_inst/FE_USKC4007_CTS_14 (CKBD8)
[02/17 22:49:00    283] skewClock has inserted core_instance/ofifo_inst/FE_USKC4008_CTS_14 (CKBD16)
[02/17 22:49:00    283] skewClock has inserted core_instance/FE_USKC4009_CTS_180 (BUFFD8)
[02/17 22:49:00    283] skewClock has inserted core_instance/FE_USKC4010_CTS_180 (BUFFD8)
[02/17 22:49:00    283] skewClock has inserted core_instance/FE_USKC4011_CTS_180 (BUFFD12)
[02/17 22:49:00    283] skewClock has inserted core_instance/psum_mem_instance/FE_USKC4012_CTS_42 (BUFFD12)
[02/17 22:49:00    283] skewClock sized 1 and inserted 40 insts
[02/17 22:49:01    285] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[02/17 22:49:01    285] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[02/17 22:49:01    285] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[02/17 22:49:01    285] |  -0.334|   -0.334|-426.132| -435.861|    99.08%|   0:00:11.0| 1573.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[02/17 22:49:01    285] |        |         |        |         |          |            |        |          |         | q7_reg_8_/D                                        |
[02/17 22:49:01    285] |  -0.326|   -0.326|-426.086| -435.816|    99.08%|   0:00:00.0| 1573.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[02/17 22:49:01    285] |        |         |        |         |          |            |        |          |         | q5_reg_17_/D                                       |
[02/17 22:49:03    286] |  -0.326|   -0.326|-425.027| -434.757|    99.07%|   0:00:02.0| 1573.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[02/17 22:49:03    286] |        |         |        |         |          |            |        |          |         | q5_reg_17_/D                                       |
[02/17 22:49:04    287] |  -0.326|   -0.326|-425.014| -434.743|    99.07%|   0:00:01.0| 1573.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[02/17 22:49:04    287] |        |         |        |         |          |            |        |          |         | q5_reg_17_/D                                       |
[02/17 22:49:04    287] |  -0.326|   -0.326|-425.013| -434.743|    99.07%|   0:00:00.0| 1573.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[02/17 22:49:04    287] |        |         |        |         |          |            |        |          |         | q5_reg_17_/D                                       |
[02/17 22:49:04    288] |  -0.327|   -0.327|-425.013| -434.743|    99.07%|   0:00:00.0| 1573.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[02/17 22:49:04    288] |        |         |        |         |          |            |        |          |         | q5_reg_17_/D                                       |
[02/17 22:49:04    288] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[02/17 22:49:04    288] 
[02/17 22:49:04    288] *** Finish Core Optimize Step (cpu=0:01:03 real=0:01:04 mem=1573.5M) ***
[02/17 22:49:04    288] Active Path Group: default 
[02/17 22:49:04    288] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[02/17 22:49:04    288] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[02/17 22:49:04    288] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[02/17 22:49:04    288] |  -0.107|   -0.327|  -9.730| -434.743|    99.07%|   0:00:00.0| 1573.5M|   WC_VIEW|  default| out[21]                                            |
[02/17 22:49:04    288] |  -0.096|   -0.326|  -9.687| -434.700|    99.07%|   0:00:00.0| 1573.5M|   WC_VIEW|  default| out[21]                                            |
[02/17 22:49:04    288] |  -0.096|   -0.327|  -9.687| -434.700|    99.07%|   0:00:00.0| 1573.5M|   WC_VIEW|  default| out[21]                                            |
[02/17 22:49:04    288] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[02/17 22:49:04    288] 
[02/17 22:49:04    288] *** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=1573.5M) ***
[02/17 22:49:04    288] 
[02/17 22:49:04    288] *** Finished Optimize Step Cumulative (cpu=0:01:03 real=0:01:04 mem=1573.5M) ***
[02/17 22:49:04    288] ** GigaOpt Optimizer WNS Slack -0.327 TNS Slack -434.700 Density 99.07
[02/17 22:49:05    288] *** Starting refinePlace (0:04:49 mem=1589.5M) ***
[02/17 22:49:05    288] Total net bbox length = 5.239e+05 (2.324e+05 2.915e+05) (ext = 1.540e+04)
[02/17 22:49:05    288] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/17 22:49:05    288] default core: bins with density >  0.75 =  100 % ( 676 / 676 )
[02/17 22:49:05    288] Density distribution unevenness ratio = 0.406%
[02/17 22:49:05    288] RPlace IncrNP: Rollback Lev = -3
[02/17 22:49:05    288] RPlace: Density =1.141111, incremental np is triggered.
[02/17 22:49:05    288] nrCritNet: 1.96% ( 640 / 32574 ) cutoffSlk: -332.8ps stdDelay: 14.2ps
[02/17 22:49:15    297] Iteration  9: Total net bbox = 4.249e+05 (1.83e+05 2.42e+05)
[02/17 22:49:15    297]               Est.  stn bbox = 5.395e+05 (2.35e+05 3.05e+05)
[02/17 22:49:15    297]               cpu = 0:00:08.5 real = 0:00:09.0 mem = 1612.1M
[02/17 22:49:20    303] Iteration 10: Total net bbox = 4.294e+05 (1.86e+05 2.44e+05)
[02/17 22:49:20    303]               Est.  stn bbox = 5.434e+05 (2.37e+05 3.07e+05)
[02/17 22:49:20    303]               cpu = 0:00:05.5 real = 0:00:05.0 mem = 1616.0M
[02/17 22:49:23    306] Iteration 11: Total net bbox = 4.431e+05 (1.90e+05 2.53e+05)
[02/17 22:49:23    306]               Est.  stn bbox = 5.571e+05 (2.41e+05 3.16e+05)
[02/17 22:49:23    306]               cpu = 0:00:03.4 real = 0:00:03.0 mem = 1620.0M
[02/17 22:49:24    306] default core: bins with density >  0.75 =  100 % ( 676 / 676 )
[02/17 22:49:24    306] Density distribution unevenness ratio = 2.248%
[02/17 22:49:24    306] RPlace postIncrNP: Density = 1.141111 -> 1.168889.
[02/17 22:49:24    306] RPlace postIncrNP Info: Density distribution changes:
[02/17 22:49:24    306] [1.10+      ] :	 4 (0.59%) -> 27 (3.99%)
[02/17 22:49:24    306] [1.05 - 1.10] :	 5 (0.74%) -> 74 (10.95%)
[02/17 22:49:24    306] [1.00 - 1.05] :	 24 (3.55%) -> 182 (26.92%)
[02/17 22:49:24    306] [0.95 - 1.00] :	 642 (94.97%) -> 227 (33.58%)
[02/17 22:49:24    306] [0.90 - 0.95] :	 1 (0.15%) -> 125 (18.49%)
[02/17 22:49:24    306] [0.85 - 0.90] :	 0 (0.00%) -> 35 (5.18%)
[02/17 22:49:24    306] [0.80 - 0.85] :	 0 (0.00%) -> 6 (0.89%)
[02/17 22:49:24    306] [CPU] RefinePlace/IncrNP (cpu=0:00:18.0, real=0:00:19.0, mem=1628.0MB) @(0:04:49 - 0:05:07).
[02/17 22:49:24    306] Move report: incrNP moves 61025 insts, mean move: 5.89 um, max move: 110.40 um
[02/17 22:49:24    306] 	Max move on inst (core_instance/mac_array_instance/col_idx_2__mac_col_inst/U82): (174.40, 294.40) --> (176.80, 186.40)
[02/17 22:49:24    306] Move report: Timing Driven Placement moves 61025 insts, mean move: 5.89 um, max move: 110.40 um
[02/17 22:49:24    306] 	Max move on inst (core_instance/mac_array_instance/col_idx_2__mac_col_inst/U82): (174.40, 294.40) --> (176.80, 186.40)
[02/17 22:49:24    306] 	Runtime: CPU: 0:00:18.1 REAL: 0:00:19.0 MEM: 1628.0MB
[02/17 22:49:24    306] Starting refinePlace ...
[02/17 22:49:24    306] **ERROR: (IMPSP-2002):	Density too high (99.3%), stopping detail placement.
[02/17 22:49:24    306] Type 'man IMPSP-2002' for more detail.
[02/17 22:49:24    306] Total net bbox length = 4.622e+05 (2.077e+05 2.545e+05) (ext = 1.737e+04)
[02/17 22:49:24    306] Runtime: CPU: 0:00:18.1 REAL: 0:00:19.0 MEM: 1628.0MB
[02/17 22:49:24    306] [CPU] RefinePlace/total (cpu=0:00:18.1, real=0:00:19.0, mem=1628.0MB) @(0:04:49 - 0:05:07).
[02/17 22:49:24    306] *** Finished refinePlace (0:05:07 mem=1628.0M) ***
[02/17 22:49:24    307] Finished re-routing un-routed nets (0:00:00.2 1628.0M)
[02/17 22:49:24    307] 
[02/17 22:49:25    308] 
[02/17 22:49:25    308] Density : 0.9931
[02/17 22:49:25    308] Max route overflow : 0.0004
[02/17 22:49:25    308] 
[02/17 22:49:25    308] 
[02/17 22:49:25    308] *** Finish Physical Update (cpu=0:00:20.2 real=0:00:21.0 mem=1628.0M) ***
[02/17 22:49:26    309] ** GigaOpt Optimizer WNS Slack -0.333 TNS Slack -431.306 Density 99.31
[02/17 22:49:26    309] Skipped Place ECO bump recovery (WNS opt)
[02/17 22:49:26    309] Optimizer WNS Pass 1
[02/17 22:49:26    309] Active Path Group: reg2reg  
[02/17 22:49:26    309] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[02/17 22:49:26    309] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[02/17 22:49:26    309] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[02/17 22:49:26    309] |  -0.333|   -0.333|-421.183| -431.306|    99.31%|   0:00:00.0| 1628.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[02/17 22:49:26    309] |        |         |        |         |          |            |        |          |         | q7_reg_16_/D                                       |
[02/17 22:49:29    312] |  -0.323|   -0.323|-420.584| -430.706|    99.31%|   0:00:03.0| 1628.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[02/17 22:49:29    312] |        |         |        |         |          |            |        |          |         | q1_reg_16_/D                                       |
[02/17 22:49:32    315] |  -0.323|   -0.323|-420.552| -430.674|    99.31%|   0:00:03.0| 1628.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[02/17 22:49:32    315] |        |         |        |         |          |            |        |          |         | q1_reg_16_/D                                       |
[02/17 22:49:33    316] |  -0.322|   -0.322|-420.216| -430.338|    99.31%|   0:00:01.0| 1628.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[02/17 22:49:33    316] |        |         |        |         |          |            |        |          |         | q5_reg_16_/D                                       |
[02/17 22:49:35    318] |  -0.322|   -0.322|-419.759| -429.881|    99.31%|   0:00:02.0| 1613.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[02/17 22:49:35    318] |        |         |        |         |          |            |        |          |         | q5_reg_16_/D                                       |
[02/17 22:49:36    319] |  -0.318|   -0.318|-419.274| -429.396|    99.31%|   0:00:01.0| 1613.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[02/17 22:49:36    319] |        |         |        |         |          |            |        |          |         | q6_reg_13_/D                                       |
[02/17 22:49:39    322] |  -0.318|   -0.318|-417.127| -427.250|    99.30%|   0:00:03.0| 1613.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[02/17 22:49:39    322] |        |         |        |         |          |            |        |          |         | q6_reg_13_/D                                       |
[02/17 22:49:41    324] |  -0.316|   -0.316|-416.678| -426.800|    99.30%|   0:00:02.0| 1613.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[02/17 22:49:41    324] |        |         |        |         |          |            |        |          |         | q1_reg_16_/D                                       |
[02/17 22:49:43    326] |  -0.315|   -0.315|-416.583| -426.705|    99.30%|   0:00:02.0| 1613.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[02/17 22:49:43    326] |        |         |        |         |          |            |        |          |         | q1_reg_16_/D                                       |
[02/17 22:49:46    329] |  -0.315|   -0.315|-416.508| -426.630|    99.30%|   0:00:03.0| 1613.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[02/17 22:49:46    329] |        |         |        |         |          |            |        |          |         | q1_reg_16_/D                                       |
[02/17 22:49:46    329] |  -0.315|   -0.315|-416.367| -426.490|    99.30%|   0:00:00.0| 1613.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[02/17 22:49:46    329] |        |         |        |         |          |            |        |          |         | q1_reg_16_/D                                       |
[02/17 22:49:53    336] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[02/17 22:49:59    342] skewClock has inserted core_instance/FE_USKC4013_CTS_154 (BUFFD12)
[02/17 22:49:59    342] skewClock has inserted core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_USKC4014_CTS_158 (CKBD2)
[02/17 22:49:59    342] skewClock has inserted core_instance/FE_USKC4015_CTS_182 (CKND4)
[02/17 22:49:59    342] skewClock has inserted core_instance/FE_USKC4016_CTS_182 (CKND4)
[02/17 22:49:59    342] skewClock has inserted core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_USKC4017_CTS_158 (CKBD2)
[02/17 22:49:59    342] skewClock has inserted core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_USKC4018_CTS_175 (CKBD2)
[02/17 22:49:59    342] skewClock has inserted core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_USKC4019_CTS_158 (CKBD2)
[02/17 22:49:59    342] skewClock has inserted core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_USKC4020_CTS_158 (CKBD2)
[02/17 22:49:59    342] skewClock has inserted core_instance/ofifo_inst/FE_USKC4021_CTS_13 (BUFFD8)
[02/17 22:49:59    342] skewClock has inserted core_instance/ofifo_inst/FE_USKC4022_CTS_13 (BUFFD4)
[02/17 22:49:59    342] skewClock has inserted core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_USKC4023_CTS_14 (CKBD8)
[02/17 22:49:59    342] skewClock has inserted core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_USKC4024_CTS_14 (BUFFD6)
[02/17 22:49:59    342] skewClock has inserted core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_USKC4025_CTS_14 (CKBD8)
[02/17 22:49:59    342] skewClock has inserted core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_USKC4026_CTS_14 (CKBD16)
[02/17 22:49:59    342] skewClock has inserted core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_USKC4027_CTS_4 (BUFFD8)
[02/17 22:49:59    342] skewClock has inserted core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_USKC4028_CTS_4 (BUFFD4)
[02/17 22:49:59    342] skewClock has inserted core_instance/FE_USKC4029_CTS_180 (BUFFD8)
[02/17 22:49:59    342] skewClock has inserted core_instance/FE_USKC4030_CTS_180 (BUFFD4)
[02/17 22:49:59    342] skewClock has inserted core_instance/FE_USKC4031_CTS_180 (CKBD8)
[02/17 22:49:59    342] skewClock sized 0 and inserted 19 insts
[02/17 22:49:59    342] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[02/17 22:49:59    342] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[02/17 22:49:59    342] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[02/17 22:50:00    343] |  -0.313|   -0.313|-397.146| -409.128|    99.29%|   0:00:14.0| 1597.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[02/17 22:50:00    343] |        |         |        |         |          |            |        |          |         | q0_reg_14_/D                                       |
[02/17 22:50:01    344] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[02/17 22:50:08    351] skewClock has inserted core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_USKC4032_CTS_158 (BUFFD2)
[02/17 22:50:08    351] skewClock has inserted core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_USKC4033_CTS_158 (BUFFD2)
[02/17 22:50:08    351] skewClock has inserted core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_USKC4034_CTS_158 (BUFFD2)
[02/17 22:50:08    351] skewClock has inserted core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_USKC4035_CTS_155 (CKBD2)
[02/17 22:50:08    351] skewClock has inserted core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_USKC4036_CTS_155 (CKBD2)
[02/17 22:50:08    351] skewClock has inserted core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_USKC4037_CTS_13 (BUFFD12)
[02/17 22:50:08    351] skewClock has inserted core_instance/FE_USKC4038_CTS_150 (BUFFD8)
[02/17 22:50:08    351] skewClock has inserted core_instance/FE_USKC4039_CTS_150 (BUFFD4)
[02/17 22:50:08    351] skewClock has inserted core_instance/FE_USKC4040_CTS_150 (BUFFD6)
[02/17 22:50:08    351] skewClock has inserted core_instance/FE_USKC4041_CTS_156 (BUFFD4)
[02/17 22:50:08    351] skewClock has inserted core_instance/FE_USKC4042_CTS_156 (BUFFD12)
[02/17 22:50:08    351] skewClock has inserted core_instance/ofifo_inst/FE_USKC4043_CTS_14 (BUFFD6)
[02/17 22:50:08    351] skewClock has inserted core_instance/ofifo_inst/FE_USKC4044_CTS_14 (BUFFD4)
[02/17 22:50:08    351] skewClock sized 0 and inserted 13 insts
[02/17 22:50:08    351] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[02/17 22:50:08    351] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[02/17 22:50:08    351] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[02/17 22:50:13    356] |  -0.305|   -0.305|-387.430| -399.412|    99.29%|   0:00:13.0| 1598.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[02/17 22:50:13    356] |        |         |        |         |          |            |        |          |         | q3_reg_13_/D                                       |
[02/17 22:50:14    357] |  -0.305|   -0.305|-386.527| -398.509|    99.29%|   0:00:01.0| 1598.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[02/17 22:50:14    357] |        |         |        |         |          |            |        |          |         | q3_reg_13_/D                                       |
[02/17 22:50:15    357] |  -0.305|   -0.305|-386.527| -398.509|    99.29%|   0:00:01.0| 1598.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[02/17 22:50:15    357] |        |         |        |         |          |            |        |          |         | q3_reg_13_/D                                       |
[02/17 22:50:17    359] |  -0.305|   -0.305|-386.291| -398.273|    99.28%|   0:00:02.0| 1598.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[02/17 22:50:17    359] |        |         |        |         |          |            |        |          |         | q3_reg_13_/D                                       |
[02/17 22:50:17    360] |  -0.305|   -0.305|-386.293| -398.276|    99.28%|   0:00:00.0| 1598.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[02/17 22:50:17    360] |        |         |        |         |          |            |        |          |         | q3_reg_13_/D                                       |
[02/17 22:50:17    360] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[02/17 22:50:17    360] 
[02/17 22:50:17    360] *** Finish Core Optimize Step (cpu=0:00:51.3 real=0:00:51.0 mem=1598.9M) ***
[02/17 22:50:17    360] Active Path Group: default 
[02/17 22:50:17    360] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[02/17 22:50:17    360] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[02/17 22:50:17    360] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[02/17 22:50:17    360] |  -0.126|   -0.305| -11.982| -398.276|    99.28%|   0:00:00.0| 1598.9M|   WC_VIEW|  default| out[21]                                            |
[02/17 22:50:17    360] |  -0.126|   -0.305| -11.982| -398.276|    99.28%|   0:00:00.0| 1598.9M|   WC_VIEW|  default| out[21]                                            |
[02/17 22:50:17    360] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[02/17 22:50:17    360] 
[02/17 22:50:17    360] *** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1598.9M) ***
[02/17 22:50:18    360] 
[02/17 22:50:18    360] *** Finished Optimize Step Cumulative (cpu=0:00:51.5 real=0:00:52.0 mem=1598.9M) ***
[02/17 22:50:18    360] ** GigaOpt Optimizer WNS Slack -0.305 TNS Slack -398.276 Density 99.28
[02/17 22:50:18    361] *** Starting refinePlace (0:06:01 mem=1598.9M) ***
[02/17 22:50:18    361] Total net bbox length = 4.657e+05 (2.083e+05 2.573e+05) (ext = 1.738e+04)
[02/17 22:50:18    361] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/17 22:50:18    361] default core: bins with density >  0.75 =  100 % ( 676 / 676 )
[02/17 22:50:18    361] Density distribution unevenness ratio = 2.238%
[02/17 22:50:18    361] RPlace IncrNP: Rollback Lev = -3
[02/17 22:50:18    361] RPlace: Density =1.168889, incremental np is triggered.
[02/17 22:50:18    361] nrCritNet: 2.00% ( 651 / 32599 ) cutoffSlk: -315.8ps stdDelay: 14.2ps
[02/17 22:50:30    373] default core: bins with density >  0.75 =  100 % ( 676 / 676 )
[02/17 22:50:30    373] Density distribution unevenness ratio = 2.727%
[02/17 22:50:30    373] RPlace postIncrNP: Density = 1.168889 -> 1.190000.
[02/17 22:50:30    373] RPlace postIncrNP Info: Density distribution changes:
[02/17 22:50:30    373] [1.10+      ] :	 27 (3.99%) -> 58 (8.58%)
[02/17 22:50:30    373] [1.05 - 1.10] :	 75 (11.09%) -> 68 (10.06%)
[02/17 22:50:30    373] [1.00 - 1.05] :	 183 (27.07%) -> 138 (20.41%)
[02/17 22:50:30    373] [0.95 - 1.00] :	 228 (33.73%) -> 225 (33.28%)
[02/17 22:50:30    373] [0.90 - 0.95] :	 122 (18.05%) -> 117 (17.31%)
[02/17 22:50:30    373] [0.85 - 0.90] :	 35 (5.18%) -> 52 (7.69%)
[02/17 22:50:30    373] [0.80 - 0.85] :	 6 (0.89%) -> 15 (2.22%)
[02/17 22:50:30    373] [CPU] RefinePlace/IncrNP (cpu=0:00:12.6, real=0:00:12.0, mem=1637.4MB) @(0:06:01 - 0:06:14).
[02/17 22:50:30    373] Move report: incrNP moves 57802 insts, mean move: 2.40 um, max move: 55.80 um
[02/17 22:50:30    373] 	Max move on inst (core_instance/FE_USKC4031_CTS_180): (126.40, 119.80) --> (77.80, 112.60)
[02/17 22:50:30    373] Move report: Timing Driven Placement moves 57802 insts, mean move: 2.40 um, max move: 55.80 um
[02/17 22:50:30    373] 	Max move on inst (core_instance/FE_USKC4031_CTS_180): (126.40, 119.80) --> (77.80, 112.60)
[02/17 22:50:30    373] 	Runtime: CPU: 0:00:12.6 REAL: 0:00:12.0 MEM: 1637.4MB
[02/17 22:50:30    373] Starting refinePlace ...
[02/17 22:50:30    373] **ERROR: (IMPSP-2002):	Density too high (99.3%), stopping detail placement.
[02/17 22:50:30    373] Type 'man IMPSP-2002' for more detail.
[02/17 22:50:30    373] Total net bbox length = 4.563e+05 (2.052e+05 2.511e+05) (ext = 1.744e+04)
[02/17 22:50:30    373] Runtime: CPU: 0:00:12.6 REAL: 0:00:12.0 MEM: 1637.4MB
[02/17 22:50:30    373] [CPU] RefinePlace/total (cpu=0:00:12.6, real=0:00:12.0, mem=1637.4MB) @(0:06:01 - 0:06:14).
[02/17 22:50:30    373] *** Finished refinePlace (0:06:14 mem=1637.4M) ***
[02/17 22:50:31    374] Finished re-routing un-routed nets (0:00:00.1 1637.4M)
[02/17 22:50:31    374] 
[02/17 22:50:31    375] 
[02/17 22:50:31    375] Density : 0.9935
[02/17 22:50:31    375] Max route overflow : 0.0004
[02/17 22:50:31    375] 
[02/17 22:50:31    375] 
[02/17 22:50:31    375] *** Finish Physical Update (cpu=0:00:14.2 real=0:00:13.0 mem=1637.4M) ***
[02/17 22:50:32    375] ** GigaOpt Optimizer WNS Slack -0.318 TNS Slack -397.793 Density 99.35
[02/17 22:50:32    375] Skipped Place ECO bump recovery (WNS opt)
[02/17 22:50:32    375] Optimizer WNS Pass 2
[02/17 22:50:32    375] Active Path Group: reg2reg  
[02/17 22:50:32    375] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[02/17 22:50:32    375] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[02/17 22:50:32    375] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[02/17 22:50:32    375] |  -0.318|   -0.318|-385.687| -397.793|    99.35%|   0:00:00.0| 1637.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[02/17 22:50:32    375] |        |         |        |         |          |            |        |          |         | q4_reg_14_/D                                       |
[02/17 22:50:35    378] |  -0.303|   -0.303|-384.691| -396.798|    99.35%|   0:00:03.0| 1637.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[02/17 22:50:35    378] |        |         |        |         |          |            |        |          |         | q0_reg_16_/D                                       |
[02/17 22:50:36    380] |  -0.303|   -0.303|-384.370| -396.476|    99.35%|   0:00:01.0| 1637.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[02/17 22:50:36    380] |        |         |        |         |          |            |        |          |         | q0_reg_16_/D                                       |
[02/17 22:50:37    380] |  -0.303|   -0.303|-384.144| -396.251|    99.35%|   0:00:01.0| 1637.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[02/17 22:50:37    380] |        |         |        |         |          |            |        |          |         | q0_reg_16_/D                                       |
[02/17 22:50:37    381] |  -0.298|   -0.298|-383.842| -395.948|    99.35%|   0:00:00.0| 1637.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[02/17 22:50:37    381] |        |         |        |         |          |            |        |          |         | q0_reg_16_/D                                       |
[02/17 22:50:44    387] |  -0.298|   -0.298|-382.888| -394.995|    99.33%|   0:00:07.0| 1633.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[02/17 22:50:44    387] |        |         |        |         |          |            |        |          |         | q0_reg_16_/D                                       |
[02/17 22:50:45    388] |  -0.298|   -0.298|-382.779| -394.885|    99.33%|   0:00:01.0| 1631.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[02/17 22:50:45    388] |        |         |        |         |          |            |        |          |         | q0_reg_16_/D                                       |
[02/17 22:50:48    391] |  -0.298|   -0.298|-382.827| -394.933|    99.33%|   0:00:03.0| 1610.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[02/17 22:50:48    391] |        |         |        |         |          |            |        |          |         | q0_reg_16_/D                                       |
[02/17 22:50:48    391] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[02/17 22:50:48    391] 
[02/17 22:50:48    391] *** Finish Core Optimize Step (cpu=0:00:15.8 real=0:00:16.0 mem=1610.4M) ***
[02/17 22:50:48    391] Active Path Group: default 
[02/17 22:50:48    391] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[02/17 22:50:48    391] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[02/17 22:50:48    391] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[02/17 22:50:48    391] |  -0.126|   -0.298| -12.107| -394.933|    99.33%|   0:00:00.0| 1610.4M|   WC_VIEW|  default| out[21]                                            |
[02/17 22:50:48    391] |  -0.126|   -0.298| -12.107| -394.933|    99.33%|   0:00:00.0| 1610.4M|   WC_VIEW|  default| out[21]                                            |
[02/17 22:50:48    391] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[02/17 22:50:48    391] 
[02/17 22:50:48    391] *** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1610.4M) ***
[02/17 22:50:48    391] 
[02/17 22:50:48    391] *** Finished Optimize Step Cumulative (cpu=0:00:16.0 real=0:00:16.0 mem=1610.4M) ***
[02/17 22:50:48    391] ** GigaOpt Optimizer WNS Slack -0.298 TNS Slack -394.933 Density 99.33
[02/17 22:50:48    392] *** Starting refinePlace (0:06:32 mem=1610.4M) ***
[02/17 22:50:48    392] Total net bbox length = 4.590e+05 (2.053e+05 2.537e+05) (ext = 1.745e+04)
[02/17 22:50:48    392] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/17 22:50:48    392] default core: bins with density >  0.75 =  100 % ( 676 / 676 )
[02/17 22:50:48    392] Density distribution unevenness ratio = 2.720%
[02/17 22:50:48    392] RPlace IncrNP: Rollback Lev = -3
[02/17 22:50:48    392] RPlace: Density =1.178889, incremental np is triggered.
[02/17 22:50:49    392] nrCritNet: 1.98% ( 644 / 32593 ) cutoffSlk: -307.3ps stdDelay: 14.2ps
[02/17 22:50:59    402] default core: bins with density >  0.75 =  100 % ( 676 / 676 )
[02/17 22:50:59    402] Density distribution unevenness ratio = 2.534%
[02/17 22:50:59    402] RPlace postIncrNP: Density = 1.178889 -> 1.162222.
[02/17 22:50:59    402] RPlace postIncrNP Info: Density distribution changes:
[02/17 22:50:59    402] [1.10+      ] :	 57 (8.43%) -> 48 (7.10%)
[02/17 22:50:59    402] [1.05 - 1.10] :	 68 (10.06%) -> 66 (9.76%)
[02/17 22:50:59    402] [1.00 - 1.05] :	 138 (20.41%) -> 147 (21.75%)
[02/17 22:50:59    402] [0.95 - 1.00] :	 226 (33.43%) -> 224 (33.14%)
[02/17 22:50:59    402] [0.90 - 0.95] :	 116 (17.16%) -> 136 (20.12%)
[02/17 22:50:59    402] [0.85 - 0.90] :	 53 (7.84%) -> 50 (7.40%)
[02/17 22:50:59    402] [0.80 - 0.85] :	 15 (2.22%) -> 5 (0.74%)
[02/17 22:50:59    402] [CPU] RefinePlace/IncrNP (cpu=0:00:10.4, real=0:00:11.0, mem=1637.4MB) @(0:06:32 - 0:06:43).
[02/17 22:50:59    402] Move report: incrNP moves 53499 insts, mean move: 1.56 um, max move: 34.20 um
[02/17 22:50:59    402] 	Max move on inst (core_instance/mac_array_instance/col_idx_3__mac_col_inst/U143): (157.40, 364.60) --> (173.60, 346.60)
[02/17 22:50:59    402] Move report: Timing Driven Placement moves 53499 insts, mean move: 1.56 um, max move: 34.20 um
[02/17 22:50:59    402] 	Max move on inst (core_instance/mac_array_instance/col_idx_3__mac_col_inst/U143): (157.40, 364.60) --> (173.60, 346.60)
[02/17 22:50:59    402] 	Runtime: CPU: 0:00:10.4 REAL: 0:00:11.0 MEM: 1637.4MB
[02/17 22:50:59    402] Starting refinePlace ...
[02/17 22:50:59    402] **ERROR: (IMPSP-2002):	Density too high (99.3%), stopping detail placement.
[02/17 22:50:59    402] Type 'man IMPSP-2002' for more detail.
[02/17 22:50:59    402] Total net bbox length = 4.563e+05 (2.054e+05 2.509e+05) (ext = 1.742e+04)
[02/17 22:50:59    402] Runtime: CPU: 0:00:10.4 REAL: 0:00:11.0 MEM: 1637.4MB
[02/17 22:50:59    402] [CPU] RefinePlace/total (cpu=0:00:10.4, real=0:00:11.0, mem=1637.4MB) @(0:06:32 - 0:06:43).
[02/17 22:50:59    402] *** Finished refinePlace (0:06:43 mem=1637.4M) ***
[02/17 22:50:59    402] Finished re-routing un-routed nets (0:00:00.1 1637.4M)
[02/17 22:50:59    402] 
[02/17 22:50:59    403] 
[02/17 22:50:59    403] Density : 0.9933
[02/17 22:50:59    403] Max route overflow : 0.0004
[02/17 22:50:59    403] 
[02/17 22:51:00    403] 
[02/17 22:51:00    403] *** Finish Physical Update (cpu=0:00:11.6 real=0:00:12.0 mem=1637.4M) ***
[02/17 22:51:00    403] ** GigaOpt Optimizer WNS Slack -0.299 TNS Slack -391.464 Density 99.33
[02/17 22:51:00    403] **** Begin NDR-Layer Usage Statistics ****
[02/17 22:51:00    403] Layer 3 has 198 constrained nets 
[02/17 22:51:00    403] Layer 7 has 356 constrained nets 
[02/17 22:51:00    403] **** End NDR-Layer Usage Statistics ****
[02/17 22:51:00    403] 
[02/17 22:51:00    403] *** Finish post-CTS Setup Fixing (cpu=0:02:59 real=0:03:00 mem=1637.4M) ***
[02/17 22:51:00    403] 
[02/17 22:51:00    403] End: GigaOpt Optimization in WNS mode
[02/17 22:51:00    403] **INFO: Num dontuse cells 97, Num usable cells 844
[02/17 22:51:00    403] optDesignOneStep: Leakage Power Flow
[02/17 22:51:00    403] **INFO: Num dontuse cells 97, Num usable cells 844
[02/17 22:51:00    403] Begin: GigaOpt Optimization in TNS mode
[02/17 22:51:00    404] Info: 94 nets with fixed/cover wires excluded.
[02/17 22:51:00    404] Info: 198 clock nets excluded from IPO operation.
[02/17 22:51:00    404] PhyDesignGrid: maxLocalDensity 0.95
[02/17 22:51:00    404] #spOpts: N=65 
[02/17 22:51:03    407] *info: 198 clock nets excluded
[02/17 22:51:03    407] *info: 2 special nets excluded.
[02/17 22:51:03    407] *info: 124 no-driver nets excluded.
[02/17 22:51:03    407] *info: 94 nets with fixed/cover wires excluded.
[02/17 22:51:04    408] ** GigaOpt Optimizer WNS Slack -0.299 TNS Slack -391.464 Density 99.33
[02/17 22:51:04    408] Optimizer TNS Opt
[02/17 22:51:04    408] Active Path Group: reg2reg  
[02/17 22:51:05    408] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[02/17 22:51:05    408] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[02/17 22:51:05    408] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[02/17 22:51:05    408] |  -0.299|   -0.299|-379.331| -391.464|    99.33%|   0:00:01.0| 1583.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[02/17 22:51:05    408] |        |         |        |         |          |            |        |          |         | q0_reg_18_/D                                       |
[02/17 22:51:17    421] |  -0.299|   -0.299|-378.156| -390.288|    99.32%|   0:00:12.0| 1583.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[02/17 22:51:17    421] |        |         |        |         |          |            |        |          |         | q0_reg_18_/D                                       |
[02/17 22:51:30    434] |  -0.299|   -0.299|-374.845| -386.978|    99.30%|   0:00:13.0| 1602.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[02/17 22:51:30    434] |        |         |        |         |          |            |        |          |         | q2_reg_14_/D                                       |
[02/17 22:51:31    434] |  -0.299|   -0.299|-374.047| -386.179|    99.30%|   0:00:01.0| 1602.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[02/17 22:51:31    434] |        |         |        |         |          |            |        |          |         | q2_reg_14_/D                                       |
[02/17 22:51:38    441] |  -0.299|   -0.299|-372.898| -385.031|    99.30%|   0:00:07.0| 1602.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[02/17 22:51:38    441] |        |         |        |         |          |            |        |          |         | q6_reg_16_/D                                       |
[02/17 22:51:48    452] |  -0.299|   -0.299|-370.664| -382.796|    99.29%|   0:00:10.0| 1602.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[02/17 22:51:48    452] |        |         |        |         |          |            |        |          |         | q6_reg_16_/D                                       |
[02/17 22:51:49    452] |  -0.299|   -0.299|-369.459| -381.592|    99.29%|   0:00:01.0| 1602.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[02/17 22:51:49    452] |        |         |        |         |          |            |        |          |         | q6_reg_16_/D                                       |
[02/17 22:52:00    463] |  -0.299|   -0.299|-366.217| -378.350|    99.29%|   0:00:11.0| 1602.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
[02/17 22:52:00    463] |        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_2_/D                              |
[02/17 22:52:01    464] |  -0.299|   -0.299|-365.876| -378.009|    99.28%|   0:00:01.0| 1602.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
[02/17 22:52:01    464] |        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_2_/D                              |
[02/17 22:52:03    467] |  -0.299|   -0.299|-360.562| -372.694|    99.28%|   0:00:02.0| 1602.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
[02/17 22:52:03    467] |        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_3_/D                            |
[02/17 22:52:08    471] |  -0.299|   -0.299|-356.401| -368.533|    99.28%|   0:00:05.0| 1602.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[02/17 22:52:08    471] |        |         |        |         |          |            |        |          |         | q7_reg_18_/D                                       |
[02/17 22:52:08    471] |  -0.299|   -0.299|-355.304| -367.437|    99.28%|   0:00:00.0| 1602.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[02/17 22:52:08    471] |        |         |        |         |          |            |        |          |         | q7_reg_18_/D                                       |
[02/17 22:52:12    475] |  -0.299|   -0.299|-354.366| -366.499|    99.28%|   0:00:04.0| 1602.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_6__mac_co |
[02/17 22:52:12    475] |        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_29_/D                             |
[02/17 22:52:18    481] |  -0.299|   -0.299|-354.309| -366.441|    99.28%|   0:00:06.0| 1602.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
[02/17 22:52:18    481] |        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_19_/D                             |
[02/17 22:52:19    482] |  -0.299|   -0.299|-353.157| -365.290|    99.28%|   0:00:01.0| 1602.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
[02/17 22:52:19    482] |        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_10_/D                             |
[02/17 22:52:21    484] |  -0.299|   -0.299|-352.957| -365.090|    99.28%|   0:00:02.0| 1602.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_6__mac_co |
[02/17 22:52:21    484] |        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_2_/D                            |
[02/17 22:52:23    487] |  -0.299|   -0.299|-352.899| -365.031|    99.28%|   0:00:02.0| 1602.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
[02/17 22:52:23    487] |        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_29_/D                             |
[02/17 22:52:25    488] |  -0.299|   -0.299|-352.825| -364.958|    99.28%|   0:00:02.0| 1602.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[02/17 22:52:25    488] |        |         |        |         |          |            |        |          |         | q7_reg_9_/D                                        |
[02/17 22:52:26    489] |  -0.299|   -0.299|-352.802| -364.935|    99.28%|   0:00:01.0| 1602.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[02/17 22:52:26    489] |        |         |        |         |          |            |        |          |         | q0_reg_8_/D                                        |
[02/17 22:52:26    489] |  -0.299|   -0.299|-352.759| -364.892|    99.28%|   0:00:00.0| 1602.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[02/17 22:52:26    489] |        |         |        |         |          |            |        |          |         | q0_reg_8_/D                                        |
[02/17 22:52:28    491] |  -0.299|   -0.299|-352.557| -364.690|    99.28%|   0:00:02.0| 1602.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[02/17 22:52:28    491] |        |         |        |         |          |            |        |          |         | q3_reg_11_/D                                       |
[02/17 22:52:28    492] |  -0.299|   -0.299|-352.547| -364.680|    99.28%|   0:00:00.0| 1602.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[02/17 22:52:28    492] |        |         |        |         |          |            |        |          |         | q3_reg_11_/D                                       |
[02/17 22:52:29    492] |  -0.299|   -0.299|-352.057| -364.189|    99.28%|   0:00:01.0| 1602.8M|   WC_VIEW|  reg2reg| core_instance/psum_mem_instance/memory4_reg_144_/D |
[02/17 22:52:29    492] |  -0.299|   -0.299|-351.970| -364.103|    99.28%|   0:00:00.0| 1602.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[02/17 22:52:29    492] |        |         |        |         |          |            |        |          |         | q3_reg_9_/D                                        |
[02/17 22:52:30    493] |  -0.299|   -0.299|-351.914| -364.047|    99.28%|   0:00:01.0| 1602.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[02/17 22:52:30    493] |        |         |        |         |          |            |        |          |         | q1_reg_14_/D                                       |
[02/17 22:52:30    494] |  -0.299|   -0.299|-351.808| -363.940|    99.28%|   0:00:00.0| 1602.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[02/17 22:52:30    494] |        |         |        |         |          |            |        |          |         | q1_reg_14_/D                                       |
[02/17 22:52:31    494] |  -0.299|   -0.299|-351.609| -363.742|    99.28%|   0:00:01.0| 1602.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[02/17 22:52:31    494] |        |         |        |         |          |            |        |          |         | q1_reg_14_/D                                       |
[02/17 22:52:35    499] |  -0.299|   -0.299|-351.578| -363.710|    99.28%|   0:00:04.0| 1602.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[02/17 22:52:35    499] |        |         |        |         |          |            |        |          |         | q1_reg_14_/D                                       |
[02/17 22:52:35    499] |  -0.299|   -0.299|-351.555| -363.688|    99.29%|   0:00:00.0| 1602.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[02/17 22:52:35    499] |        |         |        |         |          |            |        |          |         | q1_reg_14_/D                                       |
[02/17 22:52:37    500] |  -0.299|   -0.299|-351.283| -363.415|    99.29%|   0:00:02.0| 1602.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[02/17 22:52:37    500] |        |         |        |         |          |            |        |          |         | q0_reg_15_/D                                       |
[02/17 22:52:40    503] |  -0.299|   -0.299|-351.079| -363.212|    99.29%|   0:00:03.0| 1602.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[02/17 22:52:40    503] |        |         |        |         |          |            |        |          |         | q7_reg_6_/D                                        |
[02/17 22:52:40    504] |  -0.299|   -0.299|-351.050| -363.183|    99.29%|   0:00:00.0| 1602.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[02/17 22:52:40    504] |        |         |        |         |          |            |        |          |         | q7_reg_6_/D                                        |
[02/17 22:52:43    507] |  -0.299|   -0.299|-350.899| -363.032|    99.29%|   0:00:03.0| 1602.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[02/17 22:52:43    507] |        |         |        |         |          |            |        |          |         | q6_reg_15_/D                                       |
[02/17 22:52:47    510] |  -0.299|   -0.299|-350.896| -363.028|    99.30%|   0:00:04.0| 1602.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[02/17 22:52:47    510] |        |         |        |         |          |            |        |          |         | q3_reg_12_/D                                       |
[02/17 22:52:48    511] |  -0.299|   -0.299|-350.896| -363.028|    99.30%|   0:00:01.0| 1602.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[02/17 22:52:48    511] |        |         |        |         |          |            |        |          |         | q0_reg_18_/D                                       |
[02/17 22:52:48    511] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[02/17 22:52:48    511] 
[02/17 22:52:48    511] *** Finish Core Optimize Step (cpu=0:01:44 real=0:01:44 mem=1602.8M) ***
[02/17 22:52:48    511] 
[02/17 22:52:48    511] *** Finished Optimize Step Cumulative (cpu=0:01:44 real=0:01:44 mem=1602.8M) ***
[02/17 22:52:48    511] ** GigaOpt Optimizer WNS Slack -0.299 TNS Slack -363.028 Density 99.30
[02/17 22:52:48    512] *** Starting refinePlace (0:08:32 mem=1618.8M) ***
[02/17 22:52:48    512] Total net bbox length = 4.595e+05 (2.058e+05 2.538e+05) (ext = 1.744e+04)
[02/17 22:52:48    512] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/17 22:52:48    512] default core: bins with density >  0.75 =  100 % ( 676 / 676 )
[02/17 22:52:48    512] Density distribution unevenness ratio = 2.532%
[02/17 22:52:48    512] RPlace IncrNP: Rollback Lev = -3
[02/17 22:52:48    512] RPlace: Density =1.158889, incremental np is triggered.
[02/17 22:52:48    512] nrCritNet: 1.98% ( 645 / 32595 ) cutoffSlk: -305.7ps stdDelay: 14.2ps
[02/17 22:53:00    523] default core: bins with density >  0.75 =  100 % ( 676 / 676 )
[02/17 22:53:00    523] Density distribution unevenness ratio = 2.492%
[02/17 22:53:00    523] RPlace postIncrNP: Density = 1.158889 -> 1.184444.
[02/17 22:53:00    523] RPlace postIncrNP Info: Density distribution changes:
[02/17 22:53:00    523] [1.10+      ] :	 46 (6.80%) -> 47 (6.95%)
[02/17 22:53:00    523] [1.05 - 1.10] :	 67 (9.91%) -> 68 (10.06%)
[02/17 22:53:00    523] [1.00 - 1.05] :	 150 (22.19%) -> 148 (21.89%)
[02/17 22:53:00    523] [0.95 - 1.00] :	 223 (32.99%) -> 231 (34.17%)
[02/17 22:53:00    523] [0.90 - 0.95] :	 133 (19.67%) -> 133 (19.67%)
[02/17 22:53:00    523] [0.85 - 0.90] :	 51 (7.54%) -> 36 (5.33%)
[02/17 22:53:00    523] [0.80 - 0.85] :	 6 (0.89%) -> 13 (1.92%)
[02/17 22:53:00    523] [CPU] RefinePlace/IncrNP (cpu=0:00:11.4, real=0:00:12.0, mem=1639.0MB) @(0:08:32 - 0:08:44).
[02/17 22:53:00    523] Move report: incrNP moves 52881 insts, mean move: 1.56 um, max move: 40.00 um
[02/17 22:53:00    523] 	Max move on inst (core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1g/FE_RC_30_0): (332.40, 251.20) --> (312.20, 231.40)
[02/17 22:53:00    523] Move report: Timing Driven Placement moves 52881 insts, mean move: 1.56 um, max move: 40.00 um
[02/17 22:53:00    523] 	Max move on inst (core_instance/ofifo_inst/col_idx_3__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1g/FE_RC_30_0): (332.40, 251.20) --> (312.20, 231.40)
[02/17 22:53:00    523] 	Runtime: CPU: 0:00:11.4 REAL: 0:00:12.0 MEM: 1639.0MB
[02/17 22:53:00    523] Starting refinePlace ...
[02/17 22:53:00    523] **ERROR: (IMPSP-2002):	Density too high (99.3%), stopping detail placement.
[02/17 22:53:00    523] Type 'man IMPSP-2002' for more detail.
[02/17 22:53:00    523] Total net bbox length = 4.558e+05 (2.051e+05 2.507e+05) (ext = 1.744e+04)
[02/17 22:53:00    523] Runtime: CPU: 0:00:11.5 REAL: 0:00:12.0 MEM: 1639.0MB
[02/17 22:53:00    523] [CPU] RefinePlace/total (cpu=0:00:11.5, real=0:00:12.0, mem=1639.0MB) @(0:08:32 - 0:08:44).
[02/17 22:53:00    523] *** Finished refinePlace (0:08:44 mem=1639.0M) ***
[02/17 22:53:00    523] Finished re-routing un-routed nets (0:00:00.0 1639.0M)
[02/17 22:53:00    523] 
[02/17 22:53:00    524] 
[02/17 22:53:00    524] Density : 0.9930
[02/17 22:53:00    524] Max route overflow : 0.0004
[02/17 22:53:00    524] 
[02/17 22:53:00    524] 
[02/17 22:53:00    524] *** Finish Physical Update (cpu=0:00:12.5 real=0:00:12.0 mem=1639.0M) ***
[02/17 22:53:01    524] ** GigaOpt Optimizer WNS Slack -0.293 TNS Slack -362.432 Density 99.30
[02/17 22:53:01    524] **** Begin NDR-Layer Usage Statistics ****
[02/17 22:53:01    524] Layer 3 has 198 constrained nets 
[02/17 22:53:01    524] Layer 7 has 364 constrained nets 
[02/17 22:53:01    524] **** End NDR-Layer Usage Statistics ****
[02/17 22:53:01    524] 
[02/17 22:53:01    524] *** Finish post-CTS Setup Fixing (cpu=0:01:57 real=0:01:57 mem=1639.0M) ***
[02/17 22:53:01    524] 
[02/17 22:53:01    524] End: GigaOpt Optimization in TNS mode
[02/17 22:53:01    524] Info: 94 nets with fixed/cover wires excluded.
[02/17 22:53:01    524] Info: 198 clock nets excluded from IPO operation.
[02/17 22:53:01    525] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[02/17 22:53:01    525] [PSP] Started earlyGlobalRoute kernel
[02/17 22:53:01    525] [PSP] Initial Peak syMemory usage = 1446.4 MB
[02/17 22:53:01    525] (I)       Reading DB...
[02/17 22:53:01    525] (I)       congestionReportName   : 
[02/17 22:53:01    525] (I)       buildTerm2TermWires    : 1
[02/17 22:53:01    525] (I)       doTrackAssignment      : 1
[02/17 22:53:01    525] (I)       dumpBookshelfFiles     : 0
[02/17 22:53:01    525] (I)       numThreads             : 1
[02/17 22:53:01    525] [NR-eagl] honorMsvRouteConstraint: false
[02/17 22:53:01    525] (I)       honorPin               : false
[02/17 22:53:01    525] (I)       honorPinGuide          : true
[02/17 22:53:01    525] (I)       honorPartition         : false
[02/17 22:53:01    525] (I)       allowPartitionCrossover: false
[02/17 22:53:01    525] (I)       honorSingleEntry       : true
[02/17 22:53:01    525] (I)       honorSingleEntryStrong : true
[02/17 22:53:01    525] (I)       handleViaSpacingRule   : false
[02/17 22:53:01    525] (I)       PDConstraint           : none
[02/17 22:53:01    525] (I)       expBetterNDRHandling   : false
[02/17 22:53:01    525] [NR-eagl] honorClockSpecNDR      : 0
[02/17 22:53:01    525] (I)       routingEffortLevel     : 3
[02/17 22:53:01    525] [NR-eagl] minRouteLayer          : 2
[02/17 22:53:01    525] [NR-eagl] maxRouteLayer          : 2147483647
[02/17 22:53:01    525] (I)       numRowsPerGCell        : 1
[02/17 22:53:01    525] (I)       speedUpLargeDesign     : 0
[02/17 22:53:01    525] (I)       speedUpBlkViolationClean: 0
[02/17 22:53:01    525] (I)       multiThreadingTA       : 0
[02/17 22:53:01    525] (I)       blockedPinEscape       : 1
[02/17 22:53:01    525] (I)       blkAwareLayerSwitching : 0
[02/17 22:53:01    525] (I)       betterClockWireModeling: 1
[02/17 22:53:01    525] (I)       punchThroughDistance   : 500.00
[02/17 22:53:01    525] (I)       scenicBound            : 1.15
[02/17 22:53:01    525] (I)       maxScenicToAvoidBlk    : 100.00
[02/17 22:53:01    525] (I)       source-to-sink ratio   : 0.00
[02/17 22:53:01    525] (I)       targetCongestionRatioH : 1.00
[02/17 22:53:01    525] (I)       targetCongestionRatioV : 1.00
[02/17 22:53:01    525] (I)       layerCongestionRatio   : 0.70
[02/17 22:53:01    525] (I)       m1CongestionRatio      : 0.10
[02/17 22:53:01    525] (I)       m2m3CongestionRatio    : 0.70
[02/17 22:53:01    525] (I)       localRouteEffort       : 1.00
[02/17 22:53:01    525] (I)       numSitesBlockedByOneVia: 8.00
[02/17 22:53:01    525] (I)       supplyScaleFactorH     : 1.00
[02/17 22:53:01    525] (I)       supplyScaleFactorV     : 1.00
[02/17 22:53:01    525] (I)       highlight3DOverflowFactor: 0.00
[02/17 22:53:01    525] (I)       doubleCutViaModelingRatio: 0.00
[02/17 22:53:01    525] (I)       blockTrack             : 
[02/17 22:53:01    525] (I)       readTROption           : true
[02/17 22:53:01    525] (I)       extraSpacingBothSide   : false
[02/17 22:53:01    525] [NR-eagl] numTracksPerClockWire  : 0
[02/17 22:53:01    525] (I)       routeSelectedNetsOnly  : false
[02/17 22:53:01    525] (I)       before initializing RouteDB syMemory usage = 1474.6 MB
[02/17 22:53:01    525] (I)       starting read tracks
[02/17 22:53:01    525] (I)       build grid graph
[02/17 22:53:01    525] (I)       build grid graph start
[02/17 22:53:01    525] [NR-eagl] Layer1 has no routable track
[02/17 22:53:01    525] [NR-eagl] Layer2 has single uniform track structure
[02/17 22:53:01    525] [NR-eagl] Layer3 has single uniform track structure
[02/17 22:53:01    525] [NR-eagl] Layer4 has single uniform track structure
[02/17 22:53:01    525] [NR-eagl] Layer5 has single uniform track structure
[02/17 22:53:01    525] [NR-eagl] Layer6 has single uniform track structure
[02/17 22:53:01    525] [NR-eagl] Layer7 has single uniform track structure
[02/17 22:53:01    525] [NR-eagl] Layer8 has single uniform track structure
[02/17 22:53:01    525] (I)       build grid graph end
[02/17 22:53:01    525] (I)       Layer1   numNetMinLayer=32033
[02/17 22:53:01    525] (I)       Layer2   numNetMinLayer=0
[02/17 22:53:01    525] (I)       Layer3   numNetMinLayer=198
[02/17 22:53:01    525] (I)       Layer4   numNetMinLayer=0
[02/17 22:53:01    525] (I)       Layer5   numNetMinLayer=0
[02/17 22:53:01    525] (I)       Layer6   numNetMinLayer=0
[02/17 22:53:01    525] (I)       Layer7   numNetMinLayer=364
[02/17 22:53:01    525] (I)       Layer8   numNetMinLayer=0
[02/17 22:53:01    525] (I)       numViaLayers=7
[02/17 22:53:01    525] (I)       end build via table
[02/17 22:53:01    525] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=8312 numBumpBlks=0 numBoundaryFakeBlks=0
[02/17 22:53:01    525] [NR-eagl] numPreroutedNet = 94  numPreroutedWires = 15723
[02/17 22:53:01    525] (I)       readDataFromPlaceDB
[02/17 22:53:01    525] (I)       Read net information..
[02/17 22:53:01    525] [NR-eagl] Read numTotalNets=32595  numIgnoredNets=94
[02/17 22:53:01    525] (I)       Read testcase time = 0.010 seconds
[02/17 22:53:01    525] 
[02/17 22:53:01    525] (I)       totalPins=104012  totalGlobalPin=95771 (92.08%)
[02/17 22:53:01    525] (I)       Model blockage into capacity
[02/17 22:53:01    525] (I)       Read numBlocks=8312  numPreroutedWires=15723  numCapScreens=0
[02/17 22:53:01    525] (I)       blocked area on Layer1 : 0  (0.00%)
[02/17 22:53:01    525] (I)       blocked area on Layer2 : 49126528000  (5.36%)
[02/17 22:53:01    525] (I)       blocked area on Layer3 : 16478000000  (1.80%)
[02/17 22:53:01    525] (I)       blocked area on Layer4 : 130896440000  (14.27%)
[02/17 22:53:01    525] (I)       blocked area on Layer5 : 0  (0.00%)
[02/17 22:53:01    525] (I)       blocked area on Layer6 : 0  (0.00%)
[02/17 22:53:01    525] (I)       blocked area on Layer7 : 0  (0.00%)
[02/17 22:53:01    525] (I)       blocked area on Layer8 : 0  (0.00%)
[02/17 22:53:01    525] (I)       Modeling time = 0.030 seconds
[02/17 22:53:01    525] 
[02/17 22:53:01    525] (I)       Number of ignored nets = 94
[02/17 22:53:01    525] (I)       Number of fixed nets = 94.  Ignored: Yes
[02/17 22:53:01    525] (I)       Number of clock nets = 198.  Ignored: No
[02/17 22:53:01    525] (I)       Number of analog nets = 0.  Ignored: Yes
[02/17 22:53:01    525] (I)       Number of special nets = 0.  Ignored: Yes
[02/17 22:53:01    525] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[02/17 22:53:01    525] (I)       Number of skip routing nets = 0.  Ignored: Yes
[02/17 22:53:01    525] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[02/17 22:53:01    525] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[02/17 22:53:01    525] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[02/17 22:53:01    525] [NR-eagl] There are 104 clock nets ( 104 with NDR ).
[02/17 22:53:01    525] (I)       Before initializing earlyGlobalRoute syMemory usage = 1474.6 MB
[02/17 22:53:01    525] (I)       Layer1  viaCost=300.00
[02/17 22:53:01    525] (I)       Layer2  viaCost=100.00
[02/17 22:53:01    525] (I)       Layer3  viaCost=100.00
[02/17 22:53:01    525] (I)       Layer4  viaCost=100.00
[02/17 22:53:01    525] (I)       Layer5  viaCost=100.00
[02/17 22:53:01    525] (I)       Layer6  viaCost=200.00
[02/17 22:53:01    525] (I)       Layer7  viaCost=100.00
[02/17 22:53:01    525] (I)       ---------------------Grid Graph Info--------------------
[02/17 22:53:01    525] (I)       routing area        :  (0, 0) - (960800, 954400)
[02/17 22:53:01    525] (I)       core area           :  (20000, 20000) - (940800, 934400)
[02/17 22:53:01    525] (I)       Site Width          :   400  (dbu)
[02/17 22:53:01    525] (I)       Row Height          :  3600  (dbu)
[02/17 22:53:01    525] (I)       GCell Width         :  3600  (dbu)
[02/17 22:53:01    525] (I)       GCell Height        :  3600  (dbu)
[02/17 22:53:01    525] (I)       grid                :   267   265     8
[02/17 22:53:01    525] (I)       vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[02/17 22:53:01    525] (I)       horizontal capacity :     0     0  3600     0  3600     0  3600     0
[02/17 22:53:01    525] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[02/17 22:53:01    525] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[02/17 22:53:01    525] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[02/17 22:53:01    525] (I)       First Track Coord   :     0   200   400   200   400   200   800  1000
[02/17 22:53:01    525] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[02/17 22:53:01    525] (I)       Total num of tracks :     0  2402  2385  2402  2385  2402   596   600
[02/17 22:53:01    525] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[02/17 22:53:01    525] (I)       --------------------------------------------------------
[02/17 22:53:01    525] 
[02/17 22:53:01    525] [NR-eagl] ============ Routing rule table ============
[02/17 22:53:01    525] [NR-eagl] Rule id 0. Nets 32379 
[02/17 22:53:01    525] [NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[02/17 22:53:01    525] [NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[02/17 22:53:01    525] [NR-eagl] Rule id 1. Nets 104 
[02/17 22:53:01    525] [NR-eagl] id=1  routeTrackId=0  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[02/17 22:53:01    525] [NR-eagl] Pitch:  L1=720  L2=800  L3=800  L4=800  L5=800  L6=800  L7=3200  L8=3200
[02/17 22:53:01    525] [NR-eagl] ========================================
[02/17 22:53:01    525] [NR-eagl] 
[02/17 22:53:01    525] (I)       After initializing earlyGlobalRoute syMemory usage = 1477.4 MB
[02/17 22:53:01    525] (I)       Loading and dumping file time : 0.27 seconds
[02/17 22:53:01    525] (I)       ============= Initialization =============
[02/17 22:53:01    525] (I)       total 2D Cap : 318132 = (159132 H, 159000 V)
[02/17 22:53:01    525] [NR-eagl] Layer group 1: route 364 net(s) in layer range [7, 8]
[02/17 22:53:01    525] (I)       ============  Phase 1a Route ============
[02/17 22:53:01    525] (I)       Phase 1a runs 0.01 seconds
[02/17 22:53:01    525] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[02/17 22:53:01    525] (I)       Usage: 21753 = (7567 H, 14186 V) = (4.76% H, 8.92% V) = (1.362e+04um H, 2.553e+04um V)
[02/17 22:53:01    525] (I)       
[02/17 22:53:01    525] (I)       ============  Phase 1b Route ============
[02/17 22:53:01    525] (I)       Phase 1b runs 0.00 seconds
[02/17 22:53:01    525] (I)       Usage: 21762 = (7571 H, 14191 V) = (4.76% H, 8.93% V) = (1.363e+04um H, 2.554e+04um V)
[02/17 22:53:01    525] (I)       
[02/17 22:53:01    525] (I)       earlyGlobalRoute overflow of layer group 1: 0.09% H + 0.06% V. EstWL: 3.917160e+04um
[02/17 22:53:01    525] (I)       ============  Phase 1c Route ============
[02/17 22:53:01    525] (I)       Level2 Grid: 54 x 53
[02/17 22:53:01    525] (I)       Phase 1c runs 0.00 seconds
[02/17 22:53:01    525] (I)       Usage: 21762 = (7571 H, 14191 V) = (4.76% H, 8.93% V) = (1.363e+04um H, 2.554e+04um V)
[02/17 22:53:01    525] (I)       
[02/17 22:53:01    525] (I)       ============  Phase 1d Route ============
[02/17 22:53:01    525] (I)       Phase 1d runs 0.00 seconds
[02/17 22:53:01    525] (I)       Usage: 21762 = (7571 H, 14191 V) = (4.76% H, 8.93% V) = (1.363e+04um H, 2.554e+04um V)
[02/17 22:53:01    525] (I)       
[02/17 22:53:01    525] (I)       ============  Phase 1e Route ============
[02/17 22:53:01    525] (I)       Phase 1e runs 0.00 seconds
[02/17 22:53:01    525] (I)       Usage: 21762 = (7571 H, 14191 V) = (4.76% H, 8.93% V) = (1.363e+04um H, 2.554e+04um V)
[02/17 22:53:01    525] (I)       
[02/17 22:53:01    525] [NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.09% H + 0.06% V. EstWL: 3.917160e+04um
[02/17 22:53:01    525] [NR-eagl] 
[02/17 22:53:01    525] (I)       dpBasedLA: time=0.01  totalOF=3499  totalVia=25947  totalWL=21760  total(Via+WL)=47707 
[02/17 22:53:01    525] (I)       total 2D Cap : 1175603 = (620785 H, 554818 V)
[02/17 22:53:01    525] [NR-eagl] Layer group 2: route 104 net(s) in layer range [3, 4]
[02/17 22:53:01    525] (I)       ============  Phase 1a Route ============
[02/17 22:53:01    525] (I)       Phase 1a runs 0.00 seconds
[02/17 22:53:01    525] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=2
[02/17 22:53:01    525] (I)       Usage: 22036 = (7720 H, 14316 V) = (1.24% H, 2.58% V) = (1.390e+04um H, 2.577e+04um V)
[02/17 22:53:01    525] (I)       
[02/17 22:53:01    525] (I)       ============  Phase 1b Route ============
[02/17 22:53:01    525] (I)       Phase 1b runs 0.00 seconds
[02/17 22:53:01    525] (I)       Usage: 22036 = (7720 H, 14316 V) = (1.24% H, 2.58% V) = (1.390e+04um H, 2.577e+04um V)
[02/17 22:53:01    525] (I)       
[02/17 22:53:01    525] (I)       earlyGlobalRoute overflow of layer group 2: 0.04% H + 0.02% V. EstWL: 4.932000e+02um
[02/17 22:53:01    525] (I)       ============  Phase 1c Route ============
[02/17 22:53:01    525] (I)       Level2 Grid: 54 x 53
[02/17 22:53:01    525] (I)       Phase 1c runs 0.00 seconds
[02/17 22:53:01    525] (I)       Usage: 22036 = (7720 H, 14316 V) = (1.24% H, 2.58% V) = (1.390e+04um H, 2.577e+04um V)
[02/17 22:53:01    525] (I)       
[02/17 22:53:01    525] (I)       ============  Phase 1d Route ============
[02/17 22:53:01    525] (I)       Phase 1d runs 0.00 seconds
[02/17 22:53:01    525] (I)       Usage: 22036 = (7720 H, 14316 V) = (1.24% H, 2.58% V) = (1.390e+04um H, 2.577e+04um V)
[02/17 22:53:01    525] (I)       
[02/17 22:53:01    525] (I)       ============  Phase 1e Route ============
[02/17 22:53:01    525] (I)       Phase 1e runs 0.00 seconds
[02/17 22:53:01    525] (I)       Usage: 22036 = (7720 H, 14316 V) = (1.24% H, 2.58% V) = (1.390e+04um H, 2.577e+04um V)
[02/17 22:53:01    525] (I)       
[02/17 22:53:01    525] [NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.04% H + 0.02% V. EstWL: 4.932000e+02um
[02/17 22:53:01    525] [NR-eagl] 
[02/17 22:53:01    525] (I)       dpBasedLA: time=0.00  totalOF=3529  totalVia=562  totalWL=274  total(Via+WL)=836 
[02/17 22:53:01    525] (I)       total 2D Cap : 3353369 = (1416712 H, 1936657 V)
[02/17 22:53:01    525] [NR-eagl] Layer group 3: route 32015 net(s) in layer range [2, 8]
[02/17 22:53:01    525] (I)       ============  Phase 1a Route ============
[02/17 22:53:01    525] (I)       Phase 1a runs 0.06 seconds
[02/17 22:53:01    525] (I)       blkAvoiding Routing :  time=0.01  numBlkSegs=0
[02/17 22:53:01    525] (I)       Usage: 280854 = (127970 H, 152884 V) = (9.03% H, 7.89% V) = (2.303e+05um H, 2.752e+05um V)
[02/17 22:53:01    525] (I)       
[02/17 22:53:01    525] (I)       ============  Phase 1b Route ============
[02/17 22:53:02    525] (I)       Phase 1b runs 0.01 seconds
[02/17 22:53:02    525] (I)       Usage: 280875 = (127986 H, 152889 V) = (9.03% H, 7.89% V) = (2.304e+05um H, 2.752e+05um V)
[02/17 22:53:02    525] (I)       
[02/17 22:53:02    525] (I)       earlyGlobalRoute overflow of layer group 3: 0.04% H + 0.08% V. EstWL: 4.659102e+05um
[02/17 22:53:02    525] (I)       ============  Phase 1c Route ============
[02/17 22:53:02    525] (I)       Level2 Grid: 54 x 53
[02/17 22:53:02    525] (I)       Phase 1c runs 0.01 seconds
[02/17 22:53:02    525] (I)       Usage: 280875 = (127986 H, 152889 V) = (9.03% H, 7.89% V) = (2.304e+05um H, 2.752e+05um V)
[02/17 22:53:02    525] (I)       
[02/17 22:53:02    525] (I)       ============  Phase 1d Route ============
[02/17 22:53:02    525] (I)       Phase 1d runs 0.01 seconds
[02/17 22:53:02    525] (I)       Usage: 280887 = (127988 H, 152899 V) = (9.03% H, 7.89% V) = (2.304e+05um H, 2.752e+05um V)
[02/17 22:53:02    525] (I)       
[02/17 22:53:02    525] (I)       ============  Phase 1e Route ============
[02/17 22:53:02    525] (I)       Phase 1e runs 0.00 seconds
[02/17 22:53:02    525] (I)       Usage: 280887 = (127988 H, 152899 V) = (9.03% H, 7.89% V) = (2.304e+05um H, 2.752e+05um V)
[02/17 22:53:02    525] (I)       
[02/17 22:53:02    525] [NR-eagl] earlyGlobalRoute overflow of layer group 3: 0.04% H + 0.07% V. EstWL: 4.659318e+05um
[02/17 22:53:02    525] [NR-eagl] 
[02/17 22:53:02    525] (I)       dpBasedLA: time=0.06  totalOF=7705  totalVia=188468  totalWL=258848  total(Via+WL)=447316 
[02/17 22:53:02    525] (I)       ============  Phase 1l Route ============
[02/17 22:53:02    525] (I)       Total Global Routing Runtime: 0.34 seconds
[02/17 22:53:02    525] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[02/17 22:53:02    525] [NR-eagl] Overflow after earlyGlobalRoute 0.04% H + 0.00% V
[02/17 22:53:02    525] (I)       
[02/17 22:53:02    525] (I)       ============= track Assignment ============
[02/17 22:53:02    525] (I)       extract Global 3D Wires
[02/17 22:53:02    525] (I)       Extract Global WL : time=0.02
[02/17 22:53:02    525] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[02/17 22:53:02    525] (I)       Initialization real time=0.01 seconds
[02/17 22:53:02    526] (I)       Kernel real time=0.30 seconds
[02/17 22:53:02    526] (I)       End Greedy Track Assignment
[02/17 22:53:02    526] [NR-eagl] Layer1(M1)(F) length: 1.340000e+01um, number of vias: 108996
[02/17 22:53:02    526] [NR-eagl] Layer2(M2)(V) length: 1.538665e+05um, number of vias: 139134
[02/17 22:53:02    526] [NR-eagl] Layer3(M3)(H) length: 2.037106e+05um, number of vias: 20394
[02/17 22:53:02    526] [NR-eagl] Layer4(M4)(V) length: 1.040988e+05um, number of vias: 7991
[02/17 22:53:02    526] [NR-eagl] Layer5(M5)(H) length: 3.279224e+04um, number of vias: 4857
[02/17 22:53:02    526] [NR-eagl] Layer6(M6)(V) length: 1.697369e+04um, number of vias: 3550
[02/17 22:53:02    526] [NR-eagl] Layer7(M7)(H) length: 1.399540e+04um, number of vias: 3850
[02/17 22:53:02    526] [NR-eagl] Layer8(M8)(V) length: 2.570090e+04um, number of vias: 0
[02/17 22:53:02    526] [NR-eagl] Total length: 5.511516e+05um, number of vias: 288772
[02/17 22:53:02    526] [NR-eagl] End Peak syMemory usage = 1426.8 MB
[02/17 22:53:02    526] [NR-eagl] Early Global Router Kernel+IO runtime : 1.35 seconds
[02/17 22:53:02    526] Extraction called for design 'fullchip' of instances=61585 and nets=32721 using extraction engine 'preRoute' .
[02/17 22:53:02    526] PreRoute RC Extraction called for design fullchip.
[02/17 22:53:02    526] RC Extraction called in multi-corner(2) mode.
[02/17 22:53:02    526] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[02/17 22:53:02    526] RCMode: PreRoute
[02/17 22:53:02    526]       RC Corner Indexes            0       1   
[02/17 22:53:02    526] Capacitance Scaling Factor   : 1.00000 1.00000 
[02/17 22:53:02    526] Resistance Scaling Factor    : 1.00000 1.00000 
[02/17 22:53:02    526] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[02/17 22:53:02    526] Clock Res. Scaling Factor    : 1.00000 1.00000 
[02/17 22:53:02    526] Shrink Factor                : 1.00000
[02/17 22:53:02    526] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[02/17 22:53:02    526] Using capacitance table file ...
[02/17 22:53:02    526] Updating RC grid for preRoute extraction ...
[02/17 22:53:02    526] Initializing multi-corner capacitance tables ... 
[02/17 22:53:03    526] Initializing multi-corner resistance tables ...
[02/17 22:53:03    527] PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:01.0  MEM: 1421.621M)
[02/17 22:53:04    527] Compute RC Scale Done ...
[02/17 22:53:04    527] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[02/17 22:53:04    527] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[02/17 22:53:04    527] 
[02/17 22:53:04    527] ** np local hotspot detection info verbose **
[02/17 22:53:04    527] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[02/17 22:53:04    527] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[02/17 22:53:04    527] level 2: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 72.00 (area is in unit of 4 std-cell row bins)
[02/17 22:53:04    527] 
[02/17 22:53:04    527] #################################################################################
[02/17 22:53:04    527] # Design Stage: PreRoute
[02/17 22:53:04    527] # Design Name: fullchip
[02/17 22:53:04    527] # Design Mode: 65nm
[02/17 22:53:04    527] # Analysis Mode: MMMC Non-OCV 
[02/17 22:53:04    527] # Parasitics Mode: No SPEF/RCDB
[02/17 22:53:04    527] # Signoff Settings: SI Off 
[02/17 22:53:04    527] #################################################################################
[02/17 22:53:05    528] AAE_INFO: 1 threads acquired from CTE.
[02/17 22:53:05    528] Calculate delays in BcWc mode...
[02/17 22:53:05    528] Topological Sorting (CPU = 0:00:00.1, MEM = 1476.9M, InitMEM = 1476.9M)
[02/17 22:53:08    532] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[02/17 22:53:08    532] End delay calculation. (MEM=1512.45 CPU=0:00:03.5 REAL=0:00:03.0)
[02/17 22:53:08    532] *** CDM Built up (cpu=0:00:04.6  real=0:00:04.0  mem= 1512.5M) ***
[02/17 22:53:09    533] Begin: GigaOpt postEco DRV Optimization
[02/17 22:53:09    533] Info: 94 nets with fixed/cover wires excluded.
[02/17 22:53:09    533] Info: 198 clock nets excluded from IPO operation.
[02/17 22:53:09    533] PhyDesignGrid: maxLocalDensity 0.98
[02/17 22:53:09    533] #spOpts: N=65 mergeVia=F 
[02/17 22:53:09    533] Core basic site is core
[02/17 22:53:09    533] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/17 22:53:12    536] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/17 22:53:12    536] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[02/17 22:53:12    536] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/17 22:53:12    536] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[02/17 22:53:12    536] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/17 22:53:12    536] DEBUG: @coeDRVCandCache::init.
[02/17 22:53:12    536] Info: violation cost 4.575369 (cap = 0.029338, tran = 0.546032, len = 0.000000, fanout load = 0.000000, fanout count = 4.000000, glitch 0.000000)
[02/17 22:53:12    536] |     1   |     9   |     1   |      1  |     0   |     0   |     0   |     0   | -0.30 |          0|          0|          0|  99.30  |            |           |
[02/17 22:53:13    536] Info: violation cost 4.575369 (cap = 0.029338, tran = 0.546032, len = 0.000000, fanout load = 0.000000, fanout count = 4.000000, glitch 0.000000)
[02/17 22:53:13    536] |     1   |     9   |     1   |      1  |     0   |     0   |     0   |     0   | -0.30 |          0|          0|          0|  99.30  |   0:00:01.0|    1588.8M|
[02/17 22:53:13    536] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/17 22:53:13    536] **** Begin NDR-Layer Usage Statistics ****
[02/17 22:53:13    536] Layer 3 has 198 constrained nets 
[02/17 22:53:13    536] Layer 7 has 292 constrained nets 
[02/17 22:53:13    536] **** End NDR-Layer Usage Statistics ****
[02/17 22:53:13    536] 
[02/17 22:53:13    536] *** Finish DRV Fixing (cpu=0:00:00.7 real=0:00:01.0 mem=1588.8M) ***
[02/17 22:53:13    536] 
[02/17 22:53:13    536] DEBUG: @coeDRVCandCache::cleanup.
[02/17 22:53:13    536] End: GigaOpt postEco DRV Optimization
[02/17 22:53:13    537] GigaOpt: WNS changes after routing: -0.293 -> -0.296 (bump = 0.003)
[02/17 22:53:13    537] Begin: GigaOpt postEco optimization
[02/17 22:53:13    537] Info: 94 nets with fixed/cover wires excluded.
[02/17 22:53:13    537] Info: 198 clock nets excluded from IPO operation.
[02/17 22:53:13    537] PhyDesignGrid: maxLocalDensity 1.00
[02/17 22:53:13    537] #spOpts: N=65 mergeVia=F 
[02/17 22:53:15    539] *info: 198 clock nets excluded
[02/17 22:53:15    539] *info: 2 special nets excluded.
[02/17 22:53:15    539] *info: 124 no-driver nets excluded.
[02/17 22:53:15    539] *info: 94 nets with fixed/cover wires excluded.
[02/17 22:53:16    539] ** GigaOpt Optimizer WNS Slack -0.296 TNS Slack -355.630 Density 99.30
[02/17 22:53:16    539] Optimizer WNS Pass 0
[02/17 22:53:16    540] Active Path Group: reg2reg  
[02/17 22:53:16    540] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[02/17 22:53:16    540] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[02/17 22:53:16    540] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[02/17 22:53:16    540] |  -0.296|   -0.296|-342.940| -355.630|    99.30%|   0:00:00.0| 1623.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[02/17 22:53:16    540] |        |         |        |         |          |            |        |          |         | q0_reg_16_/D                                       |
[02/17 22:53:17    541] |  -0.290|   -0.290|-341.484| -354.174|    99.30%|   0:00:01.0| 1606.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[02/17 22:53:17    541] |        |         |        |         |          |            |        |          |         | q0_reg_16_/D                                       |
[02/17 22:53:19    543] |  -0.290|   -0.290|-341.105| -353.795|    99.30%|   0:00:02.0| 1606.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[02/17 22:53:19    543] |        |         |        |         |          |            |        |          |         | q0_reg_16_/D                                       |
[02/17 22:53:19    543] |  -0.286|   -0.286|-340.540| -353.230|    99.31%|   0:00:00.0| 1606.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[02/17 22:53:19    543] |        |         |        |         |          |            |        |          |         | q0_reg_16_/D                                       |
[02/17 22:53:20    544] |  -0.286|   -0.286|-340.400| -353.090|    99.31%|   0:00:01.0| 1606.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[02/17 22:53:20    544] |        |         |        |         |          |            |        |          |         | q0_reg_16_/D                                       |
[02/17 22:53:20    544] |  -0.286|   -0.286|-340.405| -353.095|    99.31%|   0:00:00.0| 1606.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[02/17 22:53:20    544] |        |         |        |         |          |            |        |          |         | q0_reg_16_/D                                       |
[02/17 22:53:20    544] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[02/17 22:53:20    544] 
[02/17 22:53:20    544] *** Finish Core Optimize Step (cpu=0:00:04.4 real=0:00:04.0 mem=1606.1M) ***
[02/17 22:53:20    544] Active Path Group: default 
[02/17 22:53:20    544] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[02/17 22:53:20    544] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[02/17 22:53:20    544] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[02/17 22:53:20    544] |  -0.153|   -0.286| -12.690| -353.095|    99.31%|   0:00:00.0| 1606.1M|   WC_VIEW|  default| out[21]                                            |
[02/17 22:53:20    544] |  -0.139|   -0.286| -12.579| -352.984|    99.31%|   0:00:00.0| 1606.1M|   WC_VIEW|  default| out[28]                                            |
[02/17 22:53:20    544] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[02/17 22:53:20    544] 
[02/17 22:53:20    544] *** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1606.1M) ***
[02/17 22:53:20    544] 
[02/17 22:53:20    544] *** Finished Optimize Step Cumulative (cpu=0:00:04.6 real=0:00:04.0 mem=1606.1M) ***
[02/17 22:53:20    544] ** GigaOpt Optimizer WNS Slack -0.286 TNS Slack -352.984 Density 99.31
[02/17 22:53:21    544] *** Starting refinePlace (0:09:05 mem=1606.1M) ***
[02/17 22:53:21    544] Total net bbox length = 4.582e+05 (2.052e+05 2.530e+05) (ext = 1.743e+04)
[02/17 22:53:21    545] Starting refinePlace ...
[02/17 22:53:21    545] **ERROR: (IMPSP-2002):	Density too high (99.3%), stopping detail placement.
[02/17 22:53:21    545] Type 'man IMPSP-2002' for more detail.
[02/17 22:53:21    545] Total net bbox length = 4.582e+05 (2.052e+05 2.530e+05) (ext = 1.743e+04)
[02/17 22:53:21    545] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1606.1MB
[02/17 22:53:21    545] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1606.1MB) @(0:09:05 - 0:09:05).
[02/17 22:53:21    545] *** Finished refinePlace (0:09:05 mem=1606.1M) ***
[02/17 22:53:21    545] Finished re-routing un-routed nets (0:00:00.0 1606.1M)
[02/17 22:53:21    545] 
[02/17 22:53:21    545] 
[02/17 22:53:21    545] Density : 0.9931
[02/17 22:53:21    545] Max route overflow : 0.0004
[02/17 22:53:21    545] 
[02/17 22:53:21    545] 
[02/17 22:53:21    545] *** Finish Physical Update (cpu=0:00:00.6 real=0:00:01.0 mem=1606.1M) ***
[02/17 22:53:21    545] ** GigaOpt Optimizer WNS Slack -0.286 TNS Slack -352.984 Density 99.31
[02/17 22:53:21    545] **** Begin NDR-Layer Usage Statistics ****
[02/17 22:53:21    545] Layer 3 has 198 constrained nets 
[02/17 22:53:21    545] Layer 7 has 292 constrained nets 
[02/17 22:53:21    545] **** End NDR-Layer Usage Statistics ****
[02/17 22:53:21    545] 
[02/17 22:53:21    545] *** Finish post-CTS Setup Fixing (cpu=0:00:05.7 real=0:00:06.0 mem=1606.1M) ***
[02/17 22:53:21    545] 
[02/17 22:53:21    545] End: GigaOpt postEco optimization
[02/17 22:53:21    545] GigaOpt: WNS changes after postEco optimization: -0.293 -> -0.286 (bump = -0.007)
[02/17 22:53:21    545] GigaOpt: Skipping nonLegal postEco optimization
[02/17 22:53:21    545] Design TNS changes after trial route: -362.332 -> -352.884
[02/17 22:53:21    545] Begin: GigaOpt TNS recovery
[02/17 22:53:21    546] Info: 94 nets with fixed/cover wires excluded.
[02/17 22:53:21    546] Info: 198 clock nets excluded from IPO operation.
[02/17 22:53:21    546] PhyDesignGrid: maxLocalDensity 1.00
[02/17 22:53:21    546] #spOpts: N=65 
[02/17 22:53:23    547] *info: 198 clock nets excluded
[02/17 22:53:23    547] *info: 2 special nets excluded.
[02/17 22:53:23    547] *info: 124 no-driver nets excluded.
[02/17 22:53:23    547] *info: 94 nets with fixed/cover wires excluded.
[02/17 22:53:24    548] ** GigaOpt Optimizer WNS Slack -0.286 TNS Slack -352.984 Density 99.31
[02/17 22:53:24    548] Optimizer TNS Opt
[02/17 22:53:24    548] Active Path Group: reg2reg  
[02/17 22:53:24    549] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[02/17 22:53:24    549] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[02/17 22:53:24    549] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[02/17 22:53:24    549] |  -0.286|   -0.286|-340.405| -352.984|    99.31%|   0:00:00.0| 1606.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[02/17 22:53:24    549] |        |         |        |         |          |            |        |          |         | q0_reg_16_/D                                       |
[02/17 22:53:27    551] |  -0.286|   -0.286|-334.869| -347.448|    99.31%|   0:00:03.0| 1606.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[02/17 22:53:27    551] |        |         |        |         |          |            |        |          |         | q0_reg_16_/D                                       |
[02/17 22:53:28    552] |  -0.286|   -0.286|-332.819| -345.398|    99.31%|   0:00:01.0| 1606.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[02/17 22:53:28    552] |        |         |        |         |          |            |        |          |         | q4_reg_17_/D                                       |
[02/17 22:53:29    553] |  -0.286|   -0.286|-323.837| -336.416|    99.31%|   0:00:01.0| 1606.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[02/17 22:53:29    553] |        |         |        |         |          |            |        |          |         | q1_reg_17_/D                                       |
[02/17 22:53:29    553] |  -0.286|   -0.286|-323.810| -336.389|    99.31%|   0:00:00.0| 1606.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[02/17 22:53:29    553] |        |         |        |         |          |            |        |          |         | q1_reg_17_/D                                       |
[02/17 22:53:30    554] |  -0.286|   -0.286|-312.411| -324.990|    99.32%|   0:00:01.0| 1606.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[02/17 22:53:30    554] |        |         |        |         |          |            |        |          |         | q7_reg_13_/D                                       |
[02/17 22:53:31    555] |  -0.286|   -0.286|-312.082| -324.661|    99.32%|   0:00:01.0| 1606.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[02/17 22:53:31    555] |        |         |        |         |          |            |        |          |         | q2_reg_11_/D                                       |
[02/17 22:53:31    555] |  -0.286|   -0.286|-312.051| -324.631|    99.32%|   0:00:00.0| 1606.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[02/17 22:53:31    555] |        |         |        |         |          |            |        |          |         | q2_reg_11_/D                                       |
[02/17 22:53:32    556] |  -0.286|   -0.286|-298.541| -311.120|    99.33%|   0:00:01.0| 1606.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[02/17 22:53:32    556] |        |         |        |         |          |            |        |          |         | q2_reg_15_/D                                       |
[02/17 22:53:32    556] |  -0.286|   -0.286|-298.413| -310.992|    99.33%|   0:00:00.0| 1606.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[02/17 22:53:32    556] |        |         |        |         |          |            |        |          |         | q2_reg_15_/D                                       |
[02/17 22:53:32    556] |  -0.286|   -0.286|-298.410| -310.989|    99.33%|   0:00:00.0| 1606.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[02/17 22:53:32    556] |        |         |        |         |          |            |        |          |         | q2_reg_15_/D                                       |
[02/17 22:53:34    558] |  -0.286|   -0.286|-289.403| -301.982|    99.34%|   0:00:02.0| 1606.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
[02/17 22:53:34    558] |        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_17_/D                             |
[02/17 22:53:34    558] |  -0.286|   -0.286|-289.253| -301.832|    99.34%|   0:00:00.0| 1606.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
[02/17 22:53:34    558] |        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_17_/D                             |
[02/17 22:53:34    558] |  -0.286|   -0.286|-289.214| -301.793|    99.34%|   0:00:00.0| 1606.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
[02/17 22:53:34    558] |        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_17_/D                             |
[02/17 22:53:35    559] |  -0.286|   -0.286|-288.392| -300.971|    99.34%|   0:00:01.0| 1606.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[02/17 22:53:35    559] |        |         |        |         |          |            |        |          |         | q7_reg_14_/D                                       |
[02/17 22:53:36    560] |  -0.286|   -0.286|-288.284| -300.863|    99.35%|   0:00:01.0| 1606.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_2__fifo_instance/ |
[02/17 22:53:36    560] |        |         |        |         |          |            |        |          |         | q7_reg_14_/D                                       |
[02/17 22:53:37    561] |  -0.286|   -0.286|-282.913| -295.492|    99.36%|   0:00:01.0| 1606.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_7__mac_co |
[02/17 22:53:37    561] |        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_48_/D                             |
[02/17 22:53:39    563] |  -0.286|   -0.286|-280.783| -293.362|    99.36%|   0:00:02.0| 1606.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
[02/17 22:53:39    563] |        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_2_/D                              |
[02/17 22:53:39    563] |  -0.286|   -0.286|-280.757| -293.336|    99.36%|   0:00:00.0| 1606.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
[02/17 22:53:39    563] |        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_2_/D                              |
[02/17 22:53:39    563] |  -0.286|   -0.286|-280.706| -293.285|    99.36%|   0:00:00.0| 1606.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
[02/17 22:53:39    563] |        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_2_/D                              |
[02/17 22:53:40    564] |  -0.286|   -0.286|-275.701| -288.280|    99.37%|   0:00:01.0| 1606.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[02/17 22:53:40    564] |        |         |        |         |          |            |        |          |         | q3_reg_17_/D                                       |
[02/17 22:53:40    564] |  -0.286|   -0.286|-275.531| -288.111|    99.37%|   0:00:00.0| 1606.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[02/17 22:53:40    564] |        |         |        |         |          |            |        |          |         | q3_reg_17_/D                                       |
[02/17 22:53:42    566] |  -0.287|   -0.287|-271.595| -284.174|    99.38%|   0:00:02.0| 1606.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
[02/17 22:53:42    566] |        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_8_/D                              |
[02/17 22:53:42    566] |  -0.287|   -0.287|-271.468| -284.047|    99.38%|   0:00:00.0| 1606.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
[02/17 22:53:42    566] |        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_8_/D                              |
[02/17 22:53:42    566] |  -0.287|   -0.287|-271.442| -284.022|    99.38%|   0:00:00.0| 1606.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
[02/17 22:53:42    566] |        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_8_/D                              |
[02/17 22:53:43    567] |  -0.287|   -0.287|-265.448| -278.027|    99.39%|   0:00:01.0| 1606.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
[02/17 22:53:43    567] |        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_62_/D                             |
[02/17 22:53:44    568] |  -0.287|   -0.287|-265.319| -277.899|    99.39%|   0:00:01.0| 1606.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
[02/17 22:53:44    568] |        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_62_/D                             |
[02/17 22:53:46    570] |  -0.287|   -0.287|-260.189| -272.768|    99.41%|   0:00:02.0| 1606.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
[02/17 22:53:46    570] |        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_50_/D                           |
[02/17 22:53:47    571] |  -0.287|   -0.287|-259.159| -271.738|    99.42%|   0:00:01.0| 1606.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
[02/17 22:53:47    571] |        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_15_/D                           |
[02/17 22:53:49    573] |  -0.287|   -0.287|-257.072| -269.651|    99.42%|   0:00:02.0| 1606.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
[02/17 22:53:49    573] |        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_51_/D                             |
[02/17 22:53:50    574] |  -0.287|   -0.287|-256.274| -268.854|    99.43%|   0:00:01.0| 1606.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
[02/17 22:53:50    574] |        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_62_/D                             |
[02/17 22:53:50    574] |  -0.287|   -0.287|-256.198| -268.777|    99.43%|   0:00:00.0| 1606.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
[02/17 22:53:50    574] |        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_62_/D                             |
[02/17 22:53:50    575] |  -0.287|   -0.287|-256.173| -268.752|    99.43%|   0:00:00.0| 1606.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
[02/17 22:53:50    575] |        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_62_/D                             |
[02/17 22:53:51    575] |  -0.287|   -0.287|-256.148| -268.727|    99.43%|   0:00:01.0| 1606.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
[02/17 22:53:51    575] |        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_62_/D                             |
[02/17 22:53:52    576] |  -0.287|   -0.287|-254.368| -266.948|    99.43%|   0:00:01.0| 1606.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_6__mac_co |
[02/17 22:53:52    576] |        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_14_/D                           |
[02/17 22:53:53    577] |  -0.287|   -0.287|-253.737| -266.317|    99.44%|   0:00:01.0| 1606.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[02/17 22:53:53    577] |        |         |        |         |          |            |        |          |         | q6_reg_8_/D                                        |
[02/17 22:53:53    577] |  -0.287|   -0.287|-253.663| -266.242|    99.44%|   0:00:00.0| 1606.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[02/17 22:53:53    577] |        |         |        |         |          |            |        |          |         | q6_reg_8_/D                                        |
[02/17 22:53:54    578] |  -0.287|   -0.287|-252.325| -264.905|    99.45%|   0:00:01.0| 1606.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_4__mac_co |
[02/17 22:53:54    578] |        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_31_/D                           |
[02/17 22:53:54    578] |  -0.287|   -0.287|-252.286| -264.865|    99.45%|   0:00:00.0| 1606.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_4__mac_co |
[02/17 22:53:54    578] |        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_31_/D                           |
[02/17 22:53:55    579] |  -0.287|   -0.287|-251.850| -264.430|    99.45%|   0:00:01.0| 1606.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_7__mac_co |
[02/17 22:53:55    579] |        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_24_/D                           |
[02/17 22:53:56    580] |  -0.287|   -0.287|-251.231| -263.810|    99.45%|   0:00:01.0| 1606.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_7__mac_co |
[02/17 22:53:56    580] |        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_1_/D                            |
[02/17 22:53:56    580] |  -0.287|   -0.287|-251.064| -263.643|    99.45%|   0:00:00.0| 1606.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_7__mac_co |
[02/17 22:53:56    580] |        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_1_/D                            |
[02/17 22:53:57    581] |  -0.287|   -0.287|-250.343| -262.922|    99.46%|   0:00:01.0| 1606.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
[02/17 22:53:57    581] |        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_25_/D                           |
[02/17 22:53:57    581] |  -0.287|   -0.287|-250.293| -262.873|    99.46%|   0:00:00.0| 1606.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
[02/17 22:53:57    581] |        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_25_/D                           |
[02/17 22:53:58    582] |  -0.287|   -0.287|-250.084| -262.663|    99.46%|   0:00:01.0| 1606.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
[02/17 22:53:58    582] |        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_4_/D                            |
[02/17 22:53:59    583] |  -0.287|   -0.287|-250.040| -262.619|    99.46%|   0:00:01.0| 1606.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_7__mac_co |
[02/17 22:53:59    583] |        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_10_/D                           |
[02/17 22:54:00    584] |  -0.287|   -0.287|-250.034| -262.614|    99.46%|   0:00:01.0| 1606.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[02/17 22:54:00    584] |        |         |        |         |          |            |        |          |         | q4_reg_5_/D                                        |
[02/17 22:54:00    584] |  -0.287|   -0.287|-250.034| -262.614|    99.46%|   0:00:00.0| 1606.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[02/17 22:54:00    584] |        |         |        |         |          |            |        |          |         | q0_reg_16_/D                                       |
[02/17 22:54:00    584] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[02/17 22:54:00    584] 
[02/17 22:54:00    584] *** Finish Core Optimize Step (cpu=0:00:35.4 real=0:00:36.0 mem=1606.1M) ***
[02/17 22:54:00    584] Active Path Group: default 
[02/17 22:54:00    584] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[02/17 22:54:00    584] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[02/17 22:54:00    584] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[02/17 22:54:00    584] |  -0.139|   -0.287| -12.579| -262.614|    99.46%|   0:00:00.0| 1606.1M|   WC_VIEW|  default| out[28]                                            |
[02/17 22:54:00    584] |  -0.139|   -0.287| -11.602| -261.637|    99.47%|   0:00:00.0| 1606.1M|   WC_VIEW|  default| out[5]                                             |
[02/17 22:54:01    585] |  -0.139|   -0.287| -11.057| -261.092|    99.48%|   0:00:01.0| 1606.1M|   WC_VIEW|  default| out[26]                                            |
[02/17 22:54:01    585] |  -0.139|   -0.287| -10.877| -260.911|    99.49%|   0:00:00.0| 1606.1M|   WC_VIEW|  default| out[39]                                            |
[02/17 22:54:01    585] |  -0.139|   -0.287| -10.384| -260.418|    99.50%|   0:00:00.0| 1606.1M|   WC_VIEW|  default| out[156]                                           |
[02/17 22:54:01    586] |  -0.139|   -0.287|  -9.834| -259.869|    99.51%|   0:00:00.0| 1606.1M|   WC_VIEW|  default| out[70]                                            |
[02/17 22:54:02    586] |  -0.139|   -0.287|  -9.779| -259.813|    99.51%|   0:00:01.0| 1606.1M|   WC_VIEW|  default| out[52]                                            |
[02/17 22:54:02    586] |  -0.139|   -0.287|  -9.779| -259.813|    99.51%|   0:00:00.0| 1606.1M|   WC_VIEW|  default| out[28]                                            |
[02/17 22:54:02    586] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[02/17 22:54:02    586] 
[02/17 22:54:02    586] *** Finish Core Optimize Step (cpu=0:00:01.8 real=0:00:02.0 mem=1606.1M) ***
[02/17 22:54:02    586] 
[02/17 22:54:02    586] *** Finished Optimize Step Cumulative (cpu=0:00:37.2 real=0:00:38.0 mem=1606.1M) ***
[02/17 22:54:02    586] ** GigaOpt Optimizer WNS Slack -0.287 TNS Slack -259.813 Density 99.51
[02/17 22:54:02    586] *** Starting refinePlace (0:09:46 mem=1606.1M) ***
[02/17 22:54:02    586] Total net bbox length = 4.587e+05 (2.054e+05 2.533e+05) (ext = 1.743e+04)
[02/17 22:54:02    586] Starting refinePlace ...
[02/17 22:54:02    586] **ERROR: (IMPSP-2002):	Density too high (99.5%), stopping detail placement.
[02/17 22:54:02    586] Type 'man IMPSP-2002' for more detail.
[02/17 22:54:02    586] Total net bbox length = 4.587e+05 (2.054e+05 2.533e+05) (ext = 1.743e+04)
[02/17 22:54:02    586] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1606.1MB
[02/17 22:54:02    586] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1606.1MB) @(0:09:46 - 0:09:46).
[02/17 22:54:02    586] *** Finished refinePlace (0:09:46 mem=1606.1M) ***
[02/17 22:54:02    586] Finished re-routing un-routed nets (0:00:00.0 1606.1M)
[02/17 22:54:02    586] 
[02/17 22:54:02    586] 
[02/17 22:54:02    586] Density : 0.9951
[02/17 22:54:02    586] Max route overflow : 0.0004
[02/17 22:54:02    586] 
[02/17 22:54:02    586] 
[02/17 22:54:02    586] *** Finish Physical Update (cpu=0:00:00.6 real=0:00:00.0 mem=1606.1M) ***
[02/17 22:54:02    586] ** GigaOpt Optimizer WNS Slack -0.287 TNS Slack -259.813 Density 99.51
[02/17 22:54:02    586] **** Begin NDR-Layer Usage Statistics ****
[02/17 22:54:02    586] Layer 3 has 198 constrained nets 
[02/17 22:54:02    586] Layer 7 has 292 constrained nets 
[02/17 22:54:02    586] **** End NDR-Layer Usage Statistics ****
[02/17 22:54:02    586] 
[02/17 22:54:02    586] *** Finish post-CTS Setup Fixing (cpu=0:00:38.4 real=0:00:38.0 mem=1606.1M) ***
[02/17 22:54:02    586] 
[02/17 22:54:02    587] End: GigaOpt TNS recovery
[02/17 22:54:02    587] *** Steiner Routed Nets: 0.169%; Threshold: 100; Threshold for Hold: 100
[02/17 22:54:02    587] Re-routed 0 nets
[02/17 22:54:02    587] Begin: GigaOpt Optimization in post-eco TNS mode
[02/17 22:54:02    587] Info: 94 nets with fixed/cover wires excluded.
[02/17 22:54:02    587] Info: 198 clock nets excluded from IPO operation.
[02/17 22:54:02    587] PhyDesignGrid: maxLocalDensity 1.00
[02/17 22:54:02    587] #spOpts: N=65 
[02/17 22:54:04    589] *info: 198 clock nets excluded
[02/17 22:54:04    589] *info: 2 special nets excluded.
[02/17 22:54:04    589] *info: 124 no-driver nets excluded.
[02/17 22:54:04    589] *info: 94 nets with fixed/cover wires excluded.
[02/17 22:54:05    589] ** GigaOpt Optimizer WNS Slack -0.287 TNS Slack -259.813 Density 99.51
[02/17 22:54:05    589] Optimizer TNS Opt
[02/17 22:54:05    590] Active Path Group: reg2reg  
[02/17 22:54:05    590] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[02/17 22:54:05    590] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[02/17 22:54:05    590] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[02/17 22:54:05    590] |  -0.287|   -0.287|-250.034| -259.813|    99.51%|   0:00:00.0| 1606.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[02/17 22:54:05    590] |        |         |        |         |          |            |        |          |         | q0_reg_16_/D                                       |
[02/17 22:54:07    591] |  -0.287|   -0.287|-249.972| -259.751|    99.51%|   0:00:02.0| 1606.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[02/17 22:54:07    591] |        |         |        |         |          |            |        |          |         | q4_reg_16_/D                                       |
[02/17 22:54:08    592] |  -0.287|   -0.287|-249.972| -259.751|    99.51%|   0:00:01.0| 1606.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_6__mac_co |
[02/17 22:54:08    592] |        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_56_/D                             |
[02/17 22:54:08    592] |  -0.287|   -0.287|-249.972| -259.751|    99.51%|   0:00:00.0| 1606.1M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_7__mac_co |
[02/17 22:54:08    592] |        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_0_/D                            |
[02/17 22:54:08    592] |  -0.287|   -0.287|-249.972| -259.751|    99.51%|   0:00:00.0| 1606.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[02/17 22:54:08    592] |        |         |        |         |          |            |        |          |         | q0_reg_16_/D                                       |
[02/17 22:54:08    592] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[02/17 22:54:08    592] 
[02/17 22:54:08    592] *** Finish Core Optimize Step (cpu=0:00:02.8 real=0:00:03.0 mem=1606.1M) ***
[02/17 22:54:08    592] Active Path Group: default 
[02/17 22:54:08    593] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[02/17 22:54:08    593] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[02/17 22:54:08    593] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[02/17 22:54:08    593] |  -0.139|   -0.287|  -9.779| -259.751|    99.51%|   0:00:00.0| 1606.1M|   WC_VIEW|  default| out[28]                                            |
[02/17 22:54:08    593] |  -0.139|   -0.287|  -9.779| -259.751|    99.51%|   0:00:00.0| 1606.1M|   WC_VIEW|  default| out[28]                                            |
[02/17 22:54:08    593] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[02/17 22:54:08    593] 
[02/17 22:54:08    593] *** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1606.1M) ***
[02/17 22:54:08    593] 
[02/17 22:54:08    593] *** Finished Optimize Step Cumulative (cpu=0:00:02.9 real=0:00:03.0 mem=1606.1M) ***
[02/17 22:54:08    593] ** GigaOpt Optimizer WNS Slack -0.287 TNS Slack -259.751 Density 99.51
[02/17 22:54:08    593] **** Begin NDR-Layer Usage Statistics ****
[02/17 22:54:08    593] Layer 3 has 198 constrained nets 
[02/17 22:54:08    593] Layer 7 has 292 constrained nets 
[02/17 22:54:08    593] **** End NDR-Layer Usage Statistics ****
[02/17 22:54:08    593] 
[02/17 22:54:08    593] *** Finish post-CTS Setup Fixing (cpu=0:00:03.3 real=0:00:03.0 mem=1606.1M) ***
[02/17 22:54:08    593] 
[02/17 22:54:08    593] End: GigaOpt Optimization in post-eco TNS mode
[02/17 22:54:08    593] **optDesign ... cpu = 0:06:39, real = 0:06:39, mem = 1444.2M, totSessionCpu=0:09:53 **
[02/17 22:54:09    593] ** Profile ** Start :  cpu=0:00:00.0, mem=1444.2M
[02/17 22:54:09    593] ** Profile ** Other data :  cpu=0:00:00.1, mem=1444.2M
[02/17 22:54:09    593] ** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1452.2M
[02/17 22:54:09    594] ** Profile ** DRVs :  cpu=0:00:00.5, mem=1452.2M
[02/17 22:54:09    594] 
------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.287  | -0.287  | -0.139  |
|           TNS (ns):|-259.750 |-249.971 | -9.779  |
|    Violating Paths:|  1942   |  1782   |   160   |
|          All Paths:|  6712   |  5406   |  5730   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 63.033%
       (99.511% with Fillers)
Routing Overflow: 0.04% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1452.2M
[02/17 22:54:09    594] Info: 94 nets with fixed/cover wires excluded.
[02/17 22:54:09    594] Info: 198 clock nets excluded from IPO operation.
[02/17 22:54:09    594] 
[02/17 22:54:09    594] Power Net Detected:
[02/17 22:54:09    594]     Voltage	    Name
[02/17 22:54:09    594]     0.00V	    VSS
[02/17 22:54:09    594]     0.90V	    VDD
[02/17 22:54:09    594] 
[02/17 22:54:09    594] Begin Power Analysis
[02/17 22:54:09    594] 
[02/17 22:54:09    594]     0.00V	    VSS
[02/17 22:54:09    594]     0.90V	    VDD
[02/17 22:54:10    594] Begin Processing Timing Library for Power Calculation
[02/17 22:54:10    594] 
[02/17 22:54:10    594] Begin Processing Timing Library for Power Calculation
[02/17 22:54:10    594] 
[02/17 22:54:10    594] 
[02/17 22:54:10    594] 
[02/17 22:54:10    594] Begin Processing Power Net/Grid for Power Calculation
[02/17 22:54:10    594] 
[02/17 22:54:10    594] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1183.45MB/1183.45MB)
[02/17 22:54:10    594] 
[02/17 22:54:10    594] Begin Processing Timing Window Data for Power Calculation
[02/17 22:54:10    594] 
[02/17 22:54:10    594] clk(1000MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1191.04MB/1191.04MB)
[02/17 22:54:10    594] 
[02/17 22:54:10    594] Begin Processing User Attributes
[02/17 22:54:10    594] 
[02/17 22:54:10    594] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1191.07MB/1191.07MB)
[02/17 22:54:10    594] 
[02/17 22:54:10    594] Begin Processing Signal Activity
[02/17 22:54:10    594] 
[02/17 22:54:11    596] Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1197.19MB/1197.19MB)
[02/17 22:54:11    596] 
[02/17 22:54:11    596] Begin Power Computation
[02/17 22:54:11    596] 
[02/17 22:54:11    596]       ----------------------------------------------------------
[02/17 22:54:11    596]       # of cell(s) missing both power/leakage table: 0
[02/17 22:54:11    596]       # of cell(s) missing power table: 0
[02/17 22:54:11    596]       # of cell(s) missing leakage table: 0
[02/17 22:54:11    596]       # of MSMV cell(s) missing power_level: 0
[02/17 22:54:11    596]       ----------------------------------------------------------
[02/17 22:54:11    596] 
[02/17 22:54:11    596] 
[02/17 22:54:15    599] Ended Power Computation: (cpu=0:00:03, real=0:00:03, mem(process/total)=1197.50MB/1197.50MB)
[02/17 22:54:15    599] 
[02/17 22:54:15    599] Begin Processing User Attributes
[02/17 22:54:15    599] 
[02/17 22:54:15    599] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1197.50MB/1197.50MB)
[02/17 22:54:15    599] 
[02/17 22:54:15    599] Ended Power Analysis: (cpu=0:00:05, real=0:00:05, mem(process/total)=1197.53MB/1197.53MB)
[02/17 22:54:15    599] 
[02/17 22:54:16    600]   Timing Snapshot: (REF)
[02/17 22:54:16    600]      Weighted WNS: -0.287
[02/17 22:54:16    600]       All  PG WNS: -0.287
[02/17 22:54:16    600]       High PG WNS: -0.287
[02/17 22:54:16    600]       All  PG TNS: -259.751
[02/17 22:54:16    600]       High PG TNS: -249.972
[02/17 22:54:16    600]          Tran DRV: 0
[02/17 22:54:16    600]           Cap DRV: 0
[02/17 22:54:16    600]        Fanout DRV: 0
[02/17 22:54:16    600]            Glitch: 0
[02/17 22:54:16    600]    Category Slack: { [L, -0.287] [H, -0.287] }
[02/17 22:54:16    600] 
[02/17 22:54:16    600] Begin: Power Optimization
[02/17 22:54:16    600] PhyDesignGrid: maxLocalDensity 0.98
[02/17 22:54:16    600] #spOpts: N=65 mergeVia=F 
[02/17 22:54:17    601] Reclaim Optimization WNS Slack -0.287  TNS Slack -259.751 Density 99.51
[02/17 22:54:17    601] +----------+---------+--------+--------+------------+--------+
[02/17 22:54:17    601] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[02/17 22:54:17    601] +----------+---------+--------+--------+------------+--------+
[02/17 22:54:17    601] |    99.51%|        -|  -0.287|-259.751|   0:00:00.0| 1601.0M|
[02/17 22:54:21    605] |    99.51%|        0|  -0.287|-259.751|   0:00:04.0| 1601.0M|
[02/17 22:54:33    617] |    99.51%|        0|  -0.287|-259.751|   0:00:12.0| 1601.0M|
[02/17 22:54:58    643] |    99.47%|       53|  -0.287|-257.648|   0:00:25.0| 1598.0M|
[02/17 22:54:59    643] |    99.47%|        0|  -0.287|-257.648|   0:00:01.0| 1598.0M|
[02/17 22:55:14    658] |    99.08%|     1725|  -0.287|-256.634|   0:00:15.0| 1601.1M|
[02/17 22:55:14    658] +----------+---------+--------+--------+------------+--------+
[02/17 22:55:14    658] Reclaim Optimization End WNS Slack -0.287  TNS Slack -256.634 Density 99.08
[02/17 22:55:14    658] 
[02/17 22:55:14    658] ** Summary: Restruct = 53 Buffer Deletion = 0 Declone = 0 Resize = 1736 **
[02/17 22:55:14    658] --------------------------------------------------------------
[02/17 22:55:14    658] |                                   | Total     | Sequential |
[02/17 22:55:14    658] --------------------------------------------------------------
[02/17 22:55:14    658] | Num insts resized                 |    1259  |       0    |
[02/17 22:55:14    658] | Num insts undone                  |       9  |       0    |
[02/17 22:55:14    658] | Num insts Downsized               |     485  |       0    |
[02/17 22:55:14    658] | Num insts Samesized               |     774  |       0    |
[02/17 22:55:14    658] | Num insts Upsized                 |       0  |       0    |
[02/17 22:55:14    658] | Num multiple commits+uncommits    |     459  |       -    |
[02/17 22:55:14    658] --------------------------------------------------------------
[02/17 22:55:14    658] **** Begin NDR-Layer Usage Statistics ****
[02/17 22:55:14    658] Layer 3 has 198 constrained nets 
[02/17 22:55:14    658] Layer 7 has 292 constrained nets 
[02/17 22:55:14    658] **** End NDR-Layer Usage Statistics ****
[02/17 22:55:14    658] ** Finished Core Power Optimization (cpu = 0:00:58.1) (real = 0:00:58.0) **
[02/17 22:55:14    658] Executing incremental physical updates
[02/17 22:55:14    658] #spOpts: N=65 mergeVia=F 
[02/17 22:55:14    658] *** Starting refinePlace (0:10:59 mem=1566.7M) ***
[02/17 22:55:14    658] Total net bbox length = 4.587e+05 (2.053e+05 2.534e+05) (ext = 1.743e+04)
[02/17 22:55:14    658] default core: bins with density >  0.75 =  100 % ( 676 / 676 )
[02/17 22:55:14    658] Density distribution unevenness ratio = 2.513%
[02/17 22:55:14    658] RPlace IncrNP: Rollback Lev = -3
[02/17 22:55:14    658] RPlace: Density =1.182222, incremental np is triggered.
[02/17 22:55:14    659] nrCritNet: 1.98% ( 643 / 32525 ) cutoffSlk: -270.4ps stdDelay: 14.2ps
[02/17 22:55:24    669] default core: bins with density >  0.75 =  100 % ( 676 / 676 )
[02/17 22:55:24    669] Density distribution unevenness ratio = 2.284%
[02/17 22:55:24    669] RPlace postIncrNP: Density = 1.182222 -> 1.163333.
[02/17 22:55:24    669] RPlace postIncrNP Info: Density distribution changes:
[02/17 22:55:24    669] [1.10+      ] :	 44 (6.51%) -> 40 (5.92%)
[02/17 22:55:24    669] [1.05 - 1.10] :	 66 (9.76%) -> 61 (9.02%)
[02/17 22:55:24    669] [1.00 - 1.05] :	 143 (21.15%) -> 142 (21.01%)
[02/17 22:55:24    669] [0.95 - 1.00] :	 242 (35.80%) -> 259 (38.31%)
[02/17 22:55:24    669] [0.90 - 0.95] :	 125 (18.49%) -> 131 (19.38%)
[02/17 22:55:24    669] [0.85 - 0.90] :	 41 (6.07%) -> 37 (5.47%)
[02/17 22:55:24    669] [0.80 - 0.85] :	 15 (2.22%) -> 6 (0.89%)
[02/17 22:55:24    669] [CPU] RefinePlace/IncrNP (cpu=0:00:10.2, real=0:00:10.0, mem=1566.7MB) @(0:10:59 - 0:11:09).
[02/17 22:55:24    669] Move report: incrNP moves 49000 insts, mean move: 1.19 um, max move: 30.00 um
[02/17 22:55:24    669] 	Max move on inst (core_instance/mac_array_instance/FE_OCPC1846_q_temp_157_): (197.00, 325.00) --> (190.40, 301.60)
[02/17 22:55:24    669] Move report: Timing Driven Placement moves 49000 insts, mean move: 1.19 um, max move: 30.00 um
[02/17 22:55:24    669] 	Max move on inst (core_instance/mac_array_instance/FE_OCPC1846_q_temp_157_): (197.00, 325.00) --> (190.40, 301.60)
[02/17 22:55:24    669] 	Runtime: CPU: 0:00:10.2 REAL: 0:00:10.0 MEM: 1566.7MB
[02/17 22:55:24    669] Starting refinePlace ...
[02/17 22:55:24    669] **ERROR: (IMPSP-2002):	Density too high (99.1%), stopping detail placement.
[02/17 22:55:24    669] Type 'man IMPSP-2002' for more detail.
[02/17 22:55:24    669] Total net bbox length = 4.559e+05 (2.053e+05 2.506e+05) (ext = 1.742e+04)
[02/17 22:55:24    669] Runtime: CPU: 0:00:10.3 REAL: 0:00:10.0 MEM: 1566.7MB
[02/17 22:55:24    669] [CPU] RefinePlace/total (cpu=0:00:10.3, real=0:00:10.0, mem=1566.7MB) @(0:10:59 - 0:11:09).
[02/17 22:55:24    669] *** Finished refinePlace (0:11:09 mem=1566.7M) ***
[02/17 22:55:25    669]   Timing Snapshot: (TGT)
[02/17 22:55:25    669]      Weighted WNS: -0.287
[02/17 22:55:25    669]       All  PG WNS: -0.287
[02/17 22:55:25    669]       High PG WNS: -0.287
[02/17 22:55:25    669]       All  PG TNS: -256.634
[02/17 22:55:25    669]       High PG TNS: -246.855
[02/17 22:55:25    669]          Tran DRV: 0
[02/17 22:55:25    669]           Cap DRV: 0
[02/17 22:55:25    669]        Fanout DRV: 0
[02/17 22:55:25    669]            Glitch: 0
[02/17 22:55:25    669]    Category Slack: { [L, -0.287] [H, -0.287] }
[02/17 22:55:25    669] 
[02/17 22:55:25    669] Checking setup slack degradation ...
[02/17 22:55:25    669] 
[02/17 22:55:25    669] Recovery Manager:
[02/17 22:55:25    669]   Low  Effort WNS Jump: 0.000 (REF: -0.287, TGT: -0.287, Threshold: 0.010) - Skip
[02/17 22:55:25    669]   High Effort WNS Jump: 0.000 (REF: -0.287, TGT: -0.287, Threshold: 0.010) - Skip
[02/17 22:55:25    669]   Low  Effort TNS Jump: 0.000 (REF: -259.751, TGT: -256.634, Threshold: 25.975) - Skip
[02/17 22:55:25    669]   High Effort TNS Jump: 0.000 (REF: -249.972, TGT: -246.855, Threshold: 25.000) - Skip
[02/17 22:55:25    669] 
[02/17 22:55:25    670] Info: 94 nets with fixed/cover wires excluded.
[02/17 22:55:26    670] Info: 198 clock nets excluded from IPO operation.
[02/17 22:55:26    670] PhyDesignGrid: maxLocalDensity 0.98
[02/17 22:55:26    670] #spOpts: N=65 mergeVia=F 
[02/17 22:55:27    672] Info: 94 nets with fixed/cover wires excluded.
[02/17 22:55:27    672] Info: 198 clock nets excluded from IPO operation.
[02/17 22:55:29    673] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[02/17 22:55:29    673] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[02/17 22:55:29    673] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[02/17 22:55:29    673] |  -0.287|   -0.287|-256.634| -256.634|    99.08%|   0:00:00.0| 1601.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[02/17 22:55:29    673] |        |         |        |         |          |            |        |          |         | q0_reg_16_/D                                       |
[02/17 22:55:29    674] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[02/17 22:55:29    674] 
[02/17 22:55:29    674] *** Finish post-CTS Optimize Step (cpu=0:00:00.8 real=0:00:00.0 mem=1601.1M) ***
[02/17 22:55:29    674] 
[02/17 22:55:29    674] *** Finish post-CTS Setup Fixing (cpu=0:00:01.1 real=0:00:01.0 mem=1601.1M) ***
[02/17 22:55:29    674] **** Begin NDR-Layer Usage Statistics ****
[02/17 22:55:29    674] Layer 3 has 198 constrained nets 
[02/17 22:55:29    674] Layer 7 has 292 constrained nets 
[02/17 22:55:29    674] **** End NDR-Layer Usage Statistics ****
[02/17 22:55:29    674] 
[02/17 22:55:29    674] Begin Power Analysis
[02/17 22:55:29    674] 
[02/17 22:55:29    674]     0.00V	    VSS
[02/17 22:55:29    674]     0.90V	    VDD
[02/17 22:55:30    674] Begin Processing Timing Library for Power Calculation
[02/17 22:55:30    674] 
[02/17 22:55:30    674] Begin Processing Timing Library for Power Calculation
[02/17 22:55:30    674] 
[02/17 22:55:30    674] 
[02/17 22:55:30    674] 
[02/17 22:55:30    674] Begin Processing Power Net/Grid for Power Calculation
[02/17 22:55:30    674] 
[02/17 22:55:30    674] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1298.54MB/1298.54MB)
[02/17 22:55:30    674] 
[02/17 22:55:30    674] Begin Processing Timing Window Data for Power Calculation
[02/17 22:55:30    674] 
[02/17 22:55:30    674] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1298.54MB/1298.54MB)
[02/17 22:55:30    674] 
[02/17 22:55:30    674] Begin Processing User Attributes
[02/17 22:55:30    674] 
[02/17 22:55:30    674] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1298.54MB/1298.54MB)
[02/17 22:55:30    674] 
[02/17 22:55:30    674] Begin Processing Signal Activity
[02/17 22:55:30    674] 
[02/17 22:55:31    676] Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1298.96MB/1298.96MB)
[02/17 22:55:31    676] 
[02/17 22:55:31    676] Begin Power Computation
[02/17 22:55:31    676] 
[02/17 22:55:31    676]       ----------------------------------------------------------
[02/17 22:55:31    676]       # of cell(s) missing both power/leakage table: 0
[02/17 22:55:31    676]       # of cell(s) missing power table: 0
[02/17 22:55:31    676]       # of cell(s) missing leakage table: 0
[02/17 22:55:31    676]       # of MSMV cell(s) missing power_level: 0
[02/17 22:55:31    676]       ----------------------------------------------------------
[02/17 22:55:31    676] 
[02/17 22:55:31    676] 
[02/17 22:55:35    679] Ended Power Computation: (cpu=0:00:03, real=0:00:03, mem(process/total)=1298.96MB/1298.96MB)
[02/17 22:55:35    679] 
[02/17 22:55:35    679] Begin Processing User Attributes
[02/17 22:55:35    679] 
[02/17 22:55:35    679] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1298.96MB/1298.96MB)
[02/17 22:55:35    679] 
[02/17 22:55:35    679] Ended Power Analysis: (cpu=0:00:05, real=0:00:05, mem(process/total)=1298.96MB/1298.96MB)
[02/17 22:55:35    679] 
[02/17 22:55:35    680] *** Finished Leakage Power Optimization (cpu=0:01:20, real=0:01:19, mem=1449.22M, totSessionCpu=0:11:20).
[02/17 22:55:35    680] Extraction called for design 'fullchip' of instances=61515 and nets=32651 using extraction engine 'preRoute' .
[02/17 22:55:35    680] PreRoute RC Extraction called for design fullchip.
[02/17 22:55:35    680] RC Extraction called in multi-corner(2) mode.
[02/17 22:55:35    680] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[02/17 22:55:35    680] RCMode: PreRoute
[02/17 22:55:35    680]       RC Corner Indexes            0       1   
[02/17 22:55:35    680] Capacitance Scaling Factor   : 1.00000 1.00000 
[02/17 22:55:35    680] Resistance Scaling Factor    : 1.00000 1.00000 
[02/17 22:55:35    680] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[02/17 22:55:35    680] Clock Res. Scaling Factor    : 1.00000 1.00000 
[02/17 22:55:35    680] Shrink Factor                : 1.00000
[02/17 22:55:35    680] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[02/17 22:55:35    680] Using capacitance table file ...
[02/17 22:55:35    680] Initializing multi-corner capacitance tables ... 
[02/17 22:55:35    680] Initializing multi-corner resistance tables ...
[02/17 22:55:36    680] PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 1428.676M)
[02/17 22:55:36    680] doiPBLastSyncSlave
[02/17 22:55:36    680] #################################################################################
[02/17 22:55:36    680] # Design Stage: PreRoute
[02/17 22:55:36    680] # Design Name: fullchip
[02/17 22:55:36    680] # Design Mode: 65nm
[02/17 22:55:36    680] # Analysis Mode: MMMC Non-OCV 
[02/17 22:55:36    680] # Parasitics Mode: No SPEF/RCDB
[02/17 22:55:36    680] # Signoff Settings: SI Off 
[02/17 22:55:36    680] #################################################################################
[02/17 22:55:37    681] AAE_INFO: 1 threads acquired from CTE.
[02/17 22:55:37    681] Calculate delays in BcWc mode...
[02/17 22:55:37    681] Topological Sorting (CPU = 0:00:00.1, MEM = 1435.4M, InitMEM = 1430.7M)
[02/17 22:55:41    685] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[02/17 22:55:41    685] End delay calculation. (MEM=1523.52 CPU=0:00:03.7 REAL=0:00:04.0)
[02/17 22:55:41    685] *** CDM Built up (cpu=0:00:05.0  real=0:00:05.0  mem= 1523.5M) ***
[02/17 22:55:41    686] 
[02/17 22:55:41    686] Begin Power Analysis
[02/17 22:55:41    686] 
[02/17 22:55:41    686]     0.00V	    VSS
[02/17 22:55:41    686]     0.90V	    VDD
[02/17 22:55:41    686] Begin Processing Timing Library for Power Calculation
[02/17 22:55:41    686] 
[02/17 22:55:41    686] Begin Processing Timing Library for Power Calculation
[02/17 22:55:41    686] 
[02/17 22:55:41    686] 
[02/17 22:55:41    686] 
[02/17 22:55:41    686] Begin Processing Power Net/Grid for Power Calculation
[02/17 22:55:41    686] 
[02/17 22:55:41    686] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1219.15MB/1219.15MB)
[02/17 22:55:41    686] 
[02/17 22:55:41    686] Begin Processing Timing Window Data for Power Calculation
[02/17 22:55:41    686] 
[02/17 22:55:42    686] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1219.15MB/1219.15MB)
[02/17 22:55:42    686] 
[02/17 22:55:42    686] Begin Processing User Attributes
[02/17 22:55:42    686] 
[02/17 22:55:42    686] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1219.15MB/1219.15MB)
[02/17 22:55:42    686] 
[02/17 22:55:42    686] Begin Processing Signal Activity
[02/17 22:55:42    686] 
[02/17 22:55:43    687] Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1219.86MB/1219.86MB)
[02/17 22:55:43    687] 
[02/17 22:55:43    687] Begin Power Computation
[02/17 22:55:43    687] 
[02/17 22:55:43    687]       ----------------------------------------------------------
[02/17 22:55:43    687]       # of cell(s) missing both power/leakage table: 0
[02/17 22:55:43    687]       # of cell(s) missing power table: 0
[02/17 22:55:43    687]       # of cell(s) missing leakage table: 0
[02/17 22:55:43    687]       # of MSMV cell(s) missing power_level: 0
[02/17 22:55:43    687]       ----------------------------------------------------------
[02/17 22:55:43    687] 
[02/17 22:55:43    687] 
[02/17 22:55:46    691] Ended Power Computation: (cpu=0:00:03, real=0:00:03, mem(process/total)=1219.86MB/1219.86MB)
[02/17 22:55:46    691] 
[02/17 22:55:46    691] Begin Processing User Attributes
[02/17 22:55:46    691] 
[02/17 22:55:46    691] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1219.86MB/1219.86MB)
[02/17 22:55:46    691] 
[02/17 22:55:46    691] Ended Power Analysis: (cpu=0:00:05, real=0:00:05, mem(process/total)=1219.86MB/1219.86MB)
[02/17 22:55:46    691] 
[02/17 22:55:47    691] <optDesign CMD> Restore Using all VT Cells
[02/17 22:55:47    691] Reported timing to dir ./timingReports
[02/17 22:55:47    691] **optDesign ... cpu = 0:08:18, real = 0:08:18, mem = 1447.2M, totSessionCpu=0:11:32 **
[02/17 22:55:47    691] ** Profile ** Start :  cpu=0:00:00.0, mem=1447.2M
[02/17 22:55:47    691] ** Profile ** Other data :  cpu=0:00:00.1, mem=1447.2M
[02/17 22:55:47    692] ** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1457.2M
[02/17 22:55:48    693] ** Profile ** Total reports :  cpu=0:00:00.8, mem=1449.2M
[02/17 22:55:48    693] ** Profile ** DRVs :  cpu=0:00:00.5, mem=1449.2M
[02/17 22:55:48    693] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.287  | -0.287  | -0.143  |
|           TNS (ns):|-257.257 |-247.091 | -10.166 |
|    Violating Paths:|  1886   |  1726   |   160   |
|          All Paths:|  6712   |  5406   |  5730   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.602%
       (99.080% with Fillers)
Routing Overflow: 0.04% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1449.2M
[02/17 22:55:48    693] **optDesign ... cpu = 0:08:19, real = 0:08:19, mem = 1447.2M, totSessionCpu=0:11:33 **
[02/17 22:55:48    693] *** Finished optDesign ***
[02/17 22:55:48    693] 
[02/17 22:55:48    693] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:08:28 real=  0:08:28)
[02/17 22:55:48    693] 	OPT_RUNTIME:                tns (count =  4): (cpu=  0:02:31 real=  0:02:30)
[02/17 22:55:48    693] 	OPT_RUNTIME:             tnsOpt (count =  4): (cpu=  0:02:36 real=  0:02:36)
[02/17 22:55:48    693] 	OPT_RUNTIME:          phyUpdate (count =  7): (cpu=0:00:59.6 real=0:00:59.4)
[02/17 22:55:48    693] 	OPT_RUNTIME:                wns (count =  2): (cpu=  0:03:07 real=  0:03:08)
[02/17 22:55:48    693] 	OPT_RUNTIME:             wnsOpt (count =  4): (cpu=  0:02:16 real=  0:02:17)
[02/17 22:55:48    693] 	OPT_RUNTIME:            reclaim (count =  1): (cpu=0:00:00.2 real=0:00:00.2)
[02/17 22:55:48    693] 	OPT_RUNTIME:          postTROpt (count =  2): (cpu=  0:01:17 real=  0:01:17)
[02/17 22:55:48    693] 	OPT_RUNTIME:                lkg (count =  1): (cpu=  0:01:27 real=  0:01:27)
[02/17 22:55:48    693] Info: pop threads available for lower-level modules during optimization.
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_61_, Center Move (252.500,378.100)->(256.100,367.300). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 241.700 367.300 241.700 388.900
[02/17 22:55:49    693] addCustomLine AAA 241.700 367.300 263.300 367.300
[02/17 22:55:49    693] addCustomLine AAA 241.700 388.900 263.300 388.900
[02/17 22:55:49    693] addCustomLine AAA 263.300 367.300 263.300 388.900
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_55_, Center Move (248.100,360.100)->(248.900,349.300). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 237.300 349.300 237.300 370.900
[02/17 22:55:49    693] addCustomLine AAA 237.300 349.300 258.900 349.300
[02/17 22:55:49    693] addCustomLine AAA 237.300 370.900 258.900 370.900
[02/17 22:55:49    693] addCustomLine AAA 258.900 349.300 258.900 370.900
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_8_, Center Move (268.500,378.100)->(266.700,367.300). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 257.700 367.300 257.700 388.900
[02/17 22:55:49    693] addCustomLine AAA 257.700 367.300 279.300 367.300
[02/17 22:55:49    693] addCustomLine AAA 257.700 388.900 279.300 388.900
[02/17 22:55:49    693] addCustomLine AAA 279.300 367.300 279.300 388.900
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_22_, Center Move (239.900,320.500)->(234.500,309.700). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 229.100 309.700 229.100 331.300
[02/17 22:55:49    693] addCustomLine AAA 229.100 309.700 250.700 309.700
[02/17 22:55:49    693] addCustomLine AAA 229.100 331.300 250.700 331.300
[02/17 22:55:49    693] addCustomLine AAA 250.700 309.700 250.700 331.300
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_21_, Center Move (235.900,270.100)->(234.500,280.900). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 225.100 259.300 225.100 280.900
[02/17 22:55:49    693] addCustomLine AAA 225.100 259.300 246.700 259.300
[02/17 22:55:49    693] addCustomLine AAA 225.100 280.900 246.700 280.900
[02/17 22:55:49    693] addCustomLine AAA 246.700 259.300 246.700 280.900
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_61_, Center Move (287.900,450.100)->(289.100,439.300). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 277.100 439.300 277.100 460.900
[02/17 22:55:49    693] addCustomLine AAA 277.100 439.300 298.700 439.300
[02/17 22:55:49    693] addCustomLine AAA 277.100 460.900 298.700 460.900
[02/17 22:55:49    693] addCustomLine AAA 298.700 439.300 298.700 460.900
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_60_, Center Move (272.100,399.700)->(282.900,410.500). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 261.300 388.900 261.300 410.500
[02/17 22:55:49    693] addCustomLine AAA 261.300 388.900 282.900 388.900
[02/17 22:55:49    693] addCustomLine AAA 261.300 410.500 282.900 410.500
[02/17 22:55:49    693] addCustomLine AAA 282.900 388.900 282.900 410.500
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_59_, Center Move (264.900,448.300)->(275.700,437.500). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 254.100 437.500 254.100 459.100
[02/17 22:55:49    693] addCustomLine AAA 254.100 437.500 275.700 437.500
[02/17 22:55:49    693] addCustomLine AAA 254.100 459.100 275.700 459.100
[02/17 22:55:49    693] addCustomLine AAA 275.700 437.500 275.700 459.100
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_58_, Center Move (256.900,435.700)->(267.700,442.900). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 246.100 424.900 246.100 446.500
[02/17 22:55:49    693] addCustomLine AAA 246.100 424.900 267.700 424.900
[02/17 22:55:49    693] addCustomLine AAA 246.100 446.500 267.700 446.500
[02/17 22:55:49    693] addCustomLine AAA 267.700 424.900 267.700 446.500
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_57_, Center Move (254.300,450.100)->(265.100,439.300). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 243.500 439.300 243.500 460.900
[02/17 22:55:49    693] addCustomLine AAA 243.500 439.300 265.100 439.300
[02/17 22:55:49    693] addCustomLine AAA 243.500 460.900 265.100 460.900
[02/17 22:55:49    693] addCustomLine AAA 265.100 439.300 265.100 460.900
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_32_, Center Move (256.700,401.500)->(263.100,390.700). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 245.900 390.700 245.900 412.300
[02/17 22:55:49    693] addCustomLine AAA 245.900 390.700 267.500 390.700
[02/17 22:55:49    693] addCustomLine AAA 245.900 412.300 267.500 412.300
[02/17 22:55:49    693] addCustomLine AAA 267.500 390.700 267.500 412.300
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_61_, Center Move (273.700,451.900)->(282.700,441.100). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 262.900 441.100 262.900 462.700
[02/17 22:55:49    693] addCustomLine AAA 262.900 441.100 284.500 441.100
[02/17 22:55:49    693] addCustomLine AAA 262.900 462.700 284.500 462.700
[02/17 22:55:49    693] addCustomLine AAA 284.500 441.100 284.500 462.700
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_60_, Center Move (273.900,401.500)->(283.300,412.300). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 263.100 390.700 263.100 412.300
[02/17 22:55:49    693] addCustomLine AAA 263.100 390.700 284.700 390.700
[02/17 22:55:49    693] addCustomLine AAA 263.100 412.300 284.700 412.300
[02/17 22:55:49    693] addCustomLine AAA 284.700 390.700 284.700 412.300
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_24_, Center Move (254.900,410.500)->(260.700,399.700). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 244.100 399.700 244.100 421.300
[02/17 22:55:49    693] addCustomLine AAA 244.100 399.700 265.700 399.700
[02/17 22:55:49    693] addCustomLine AAA 244.100 421.300 265.700 421.300
[02/17 22:55:49    693] addCustomLine AAA 265.700 399.700 265.700 421.300
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_13_, Center Move (350.500,370.900)->(349.900,360.100). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 339.700 360.100 339.700 381.700
[02/17 22:55:49    693] addCustomLine AAA 339.700 360.100 361.300 360.100
[02/17 22:55:49    693] addCustomLine AAA 339.700 381.700 361.300 381.700
[02/17 22:55:49    693] addCustomLine AAA 361.300 360.100 361.300 381.700
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_49_, Center Move (269.700,388.900)->(280.500,392.500). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 258.900 378.100 258.900 399.700
[02/17 22:55:49    693] addCustomLine AAA 258.900 378.100 280.500 378.100
[02/17 22:55:49    693] addCustomLine AAA 258.900 399.700 280.500 399.700
[02/17 22:55:49    693] addCustomLine AAA 280.500 378.100 280.500 399.700
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_0_, Center Move (259.900,403.300)->(268.700,392.500). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 249.100 392.500 249.100 414.100
[02/17 22:55:49    693] addCustomLine AAA 249.100 392.500 270.700 392.500
[02/17 22:55:49    693] addCustomLine AAA 249.100 414.100 270.700 414.100
[02/17 22:55:49    693] addCustomLine AAA 270.700 392.500 270.700 414.100
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_15_, Center Move (332.900,331.300)->(329.700,342.100). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 322.100 320.500 322.100 342.100
[02/17 22:55:49    693] addCustomLine AAA 322.100 320.500 343.700 320.500
[02/17 22:55:49    693] addCustomLine AAA 322.100 342.100 343.700 342.100
[02/17 22:55:49    693] addCustomLine AAA 343.700 320.500 343.700 342.100
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_63_, Center Move (279.100,410.500)->(282.700,421.300). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 268.300 399.700 268.300 421.300
[02/17 22:55:49    693] addCustomLine AAA 268.300 399.700 289.900 399.700
[02/17 22:55:49    693] addCustomLine AAA 268.300 421.300 289.900 421.300
[02/17 22:55:49    693] addCustomLine AAA 289.900 399.700 289.900 421.300
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_40_, Center Move (253.300,399.700)->(264.100,392.500). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 242.500 388.900 242.500 410.500
[02/17 22:55:49    693] addCustomLine AAA 242.500 388.900 264.100 388.900
[02/17 22:55:49    693] addCustomLine AAA 242.500 410.500 264.100 410.500
[02/17 22:55:49    693] addCustomLine AAA 264.100 388.900 264.100 410.500
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_62_, Center Move (266.700,412.300)->(277.500,415.900). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 255.900 401.500 255.900 423.100
[02/17 22:55:49    693] addCustomLine AAA 255.900 401.500 277.500 401.500
[02/17 22:55:49    693] addCustomLine AAA 255.900 423.100 277.500 423.100
[02/17 22:55:49    693] addCustomLine AAA 277.500 401.500 277.500 423.100
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_63_, Center Move (281.100,405.100)->(283.500,415.900). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 270.300 394.300 270.300 415.900
[02/17 22:55:49    693] addCustomLine AAA 270.300 394.300 291.900 394.300
[02/17 22:55:49    693] addCustomLine AAA 270.300 415.900 291.900 415.900
[02/17 22:55:49    693] addCustomLine AAA 291.900 394.300 291.900 415.900
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_44_, Center Move (370.500,342.100)->(381.300,351.100). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 359.700 331.300 359.700 352.900
[02/17 22:55:49    693] addCustomLine AAA 359.700 331.300 381.300 331.300
[02/17 22:55:49    693] addCustomLine AAA 359.700 352.900 381.300 352.900
[02/17 22:55:49    693] addCustomLine AAA 381.300 331.300 381.300 352.900
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_60_, Center Move (416.500,460.900)->(409.900,450.100). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 405.700 450.100 405.700 471.700
[02/17 22:55:49    693] addCustomLine AAA 405.700 450.100 427.300 450.100
[02/17 22:55:49    693] addCustomLine AAA 405.700 471.700 427.300 471.700
[02/17 22:55:49    693] addCustomLine AAA 427.300 450.100 427.300 471.700
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_14_, Center Move (445.700,433.900)->(434.900,432.100). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 434.900 423.100 434.900 444.700
[02/17 22:55:49    693] addCustomLine AAA 434.900 423.100 456.500 423.100
[02/17 22:55:49    693] addCustomLine AAA 434.900 444.700 456.500 444.700
[02/17 22:55:49    693] addCustomLine AAA 456.500 423.100 456.500 444.700
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_6__mac_col_inst/cnt_q_reg_3_, Center Move (318.800,183.700)->(329.600,187.300). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 308.000 172.900 308.000 194.500
[02/17 22:55:49    693] addCustomLine AAA 308.000 172.900 329.600 172.900
[02/17 22:55:49    693] addCustomLine AAA 308.000 194.500 329.600 194.500
[02/17 22:55:49    693] addCustomLine AAA 329.600 172.900 329.600 194.500
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_38_, Center Move (427.300,358.300)->(427.700,347.500). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 416.500 347.500 416.500 369.100
[02/17 22:55:49    693] addCustomLine AAA 416.500 347.500 438.100 347.500
[02/17 22:55:49    693] addCustomLine AAA 416.500 369.100 438.100 369.100
[02/17 22:55:49    693] addCustomLine AAA 438.100 347.500 438.100 369.100
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_56_, Center Move (362.300,453.700)->(368.300,442.900). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 351.500 442.900 351.500 464.500
[02/17 22:55:49    693] addCustomLine AAA 351.500 442.900 373.100 442.900
[02/17 22:55:49    693] addCustomLine AAA 351.500 464.500 373.100 464.500
[02/17 22:55:49    693] addCustomLine AAA 373.100 442.900 373.100 464.500
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_46_, Center Move (373.900,334.900)->(384.500,345.700). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 363.100 324.100 363.100 345.700
[02/17 22:55:49    693] addCustomLine AAA 363.100 324.100 384.700 324.100
[02/17 22:55:49    693] addCustomLine AAA 363.100 345.700 384.700 345.700
[02/17 22:55:49    693] addCustomLine AAA 384.700 324.100 384.700 345.700
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_50_, Center Move (359.500,264.700)->(370.300,268.300). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 348.700 253.900 348.700 275.500
[02/17 22:55:49    693] addCustomLine AAA 348.700 253.900 370.300 253.900
[02/17 22:55:49    693] addCustomLine AAA 348.700 275.500 370.300 275.500
[02/17 22:55:49    693] addCustomLine AAA 370.300 253.900 370.300 275.500
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_48_, Center Move (354.700,264.700)->(365.500,273.700). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 343.900 253.900 343.900 275.500
[02/17 22:55:49    693] addCustomLine AAA 343.900 253.900 365.500 253.900
[02/17 22:55:49    693] addCustomLine AAA 343.900 275.500 365.500 275.500
[02/17 22:55:49    693] addCustomLine AAA 365.500 253.900 365.500 275.500
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_40_, Center Move (354.500,325.900)->(365.300,329.500). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 343.700 315.100 343.700 336.700
[02/17 22:55:49    693] addCustomLine AAA 343.700 315.100 365.300 315.100
[02/17 22:55:49    693] addCustomLine AAA 343.700 336.700 365.300 336.700
[02/17 22:55:49    693] addCustomLine AAA 365.300 315.100 365.300 336.700
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_24_, Center Move (356.700,289.900)->(367.500,300.700). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 345.900 279.100 345.900 300.700
[02/17 22:55:49    693] addCustomLine AAA 345.900 279.100 367.500 279.100
[02/17 22:55:49    693] addCustomLine AAA 345.900 300.700 367.500 300.700
[02/17 22:55:49    693] addCustomLine AAA 367.500 279.100 367.500 300.700
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_48_, Center Move (350.100,268.300)->(360.900,273.700). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 339.300 257.500 339.300 279.100
[02/17 22:55:49    693] addCustomLine AAA 339.300 257.500 360.900 257.500
[02/17 22:55:49    693] addCustomLine AAA 339.300 279.100 360.900 279.100
[02/17 22:55:49    693] addCustomLine AAA 360.900 257.500 360.900 279.100
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_3_, Center Move (457.100,345.700)->(454.900,334.900). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 446.300 334.900 446.300 356.500
[02/17 22:55:49    693] addCustomLine AAA 446.300 334.900 467.900 334.900
[02/17 22:55:49    693] addCustomLine AAA 446.300 356.500 467.900 356.500
[02/17 22:55:49    693] addCustomLine AAA 467.900 334.900 467.900 356.500
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_49_, Center Move (353.700,266.500)->(364.500,271.900). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 342.900 255.700 342.900 277.300
[02/17 22:55:49    693] addCustomLine AAA 342.900 255.700 364.500 255.700
[02/17 22:55:49    693] addCustomLine AAA 342.900 277.300 364.500 277.300
[02/17 22:55:49    693] addCustomLine AAA 364.500 255.700 364.500 277.300
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_4_, Center Move (468.100,336.700)->(464.100,325.900). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 457.300 325.900 457.300 347.500
[02/17 22:55:49    693] addCustomLine AAA 457.300 325.900 478.900 325.900
[02/17 22:55:49    693] addCustomLine AAA 457.300 347.500 478.900 347.500
[02/17 22:55:49    693] addCustomLine AAA 478.900 325.900 478.900 347.500
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_51_, Center Move (363.900,262.900)->(374.700,268.300). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 353.100 252.100 353.100 273.700
[02/17 22:55:49    693] addCustomLine AAA 353.100 252.100 374.700 252.100
[02/17 22:55:49    693] addCustomLine AAA 353.100 273.700 374.700 273.700
[02/17 22:55:49    693] addCustomLine AAA 374.700 252.100 374.700 273.700
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_56_, Center Move (357.900,221.500)->(368.800,219.700). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 347.100 210.700 347.100 232.300
[02/17 22:55:49    693] addCustomLine AAA 347.100 210.700 368.700 210.700
[02/17 22:55:49    693] addCustomLine AAA 347.100 232.300 368.700 232.300
[02/17 22:55:49    693] addCustomLine AAA 368.700 210.700 368.700 232.300
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_39_, Center Move (415.500,133.300)->(421.300,144.100). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 404.700 122.500 404.700 144.100
[02/17 22:55:49    693] addCustomLine AAA 404.700 122.500 426.300 122.500
[02/17 22:55:49    693] addCustomLine AAA 404.700 144.100 426.300 144.100
[02/17 22:55:49    693] addCustomLine AAA 426.300 122.500 426.300 144.100
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_36_, Center Move (418.500,135.100)->(421.100,145.900). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 407.700 124.300 407.700 145.900
[02/17 22:55:49    693] addCustomLine AAA 407.700 124.300 429.300 124.300
[02/17 22:55:49    693] addCustomLine AAA 407.700 145.900 429.300 145.900
[02/17 22:55:49    693] addCustomLine AAA 429.300 124.300 429.300 145.900
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_30_, Center Move (414.500,127.900)->(416.300,138.700). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 403.700 117.100 403.700 138.700
[02/17 22:55:49    693] addCustomLine AAA 403.700 117.100 425.300 117.100
[02/17 22:55:49    693] addCustomLine AAA 403.700 138.700 425.300 138.700
[02/17 22:55:49    693] addCustomLine AAA 425.300 117.100 425.300 138.700
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_29_, Center Move (411.100,126.100)->(411.700,136.900). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 400.300 115.300 400.300 136.900
[02/17 22:55:49    693] addCustomLine AAA 400.300 115.300 421.900 115.300
[02/17 22:55:49    693] addCustomLine AAA 400.300 136.900 421.900 136.900
[02/17 22:55:49    693] addCustomLine AAA 421.900 115.300 421.900 136.900
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_16_, Center Move (355.300,234.100)->(366.200,230.500). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 344.500 223.300 344.500 244.900
[02/17 22:55:49    693] addCustomLine AAA 344.500 223.300 366.100 223.300
[02/17 22:55:49    693] addCustomLine AAA 344.500 244.900 366.100 244.900
[02/17 22:55:49    693] addCustomLine AAA 366.100 223.300 366.100 244.900
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_30_, Center Move (413.100,129.700)->(417.100,140.500). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 402.300 118.900 402.300 140.500
[02/17 22:55:49    693] addCustomLine AAA 402.300 118.900 423.900 118.900
[02/17 22:55:49    693] addCustomLine AAA 402.300 140.500 423.900 140.500
[02/17 22:55:49    693] addCustomLine AAA 423.900 118.900 423.900 140.500
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_17_, Center Move (364.300,226.900)->(375.100,228.700). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 353.500 216.100 353.500 237.700
[02/17 22:55:49    693] addCustomLine AAA 353.500 216.100 375.100 216.100
[02/17 22:55:49    693] addCustomLine AAA 353.500 237.700 375.100 237.700
[02/17 22:55:49    693] addCustomLine AAA 375.100 216.100 375.100 237.700
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_57_, Center Move (367.900,216.100)->(378.700,217.900). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 357.100 205.300 357.100 226.900
[02/17 22:55:49    693] addCustomLine AAA 357.100 205.300 378.700 205.300
[02/17 22:55:49    693] addCustomLine AAA 357.100 226.900 378.700 226.900
[02/17 22:55:49    693] addCustomLine AAA 378.700 205.300 378.700 226.900
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_35_, Center Move (385.900,142.300)->(395.100,153.100). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 375.100 131.500 375.100 153.100
[02/17 22:55:49    693] addCustomLine AAA 375.100 131.500 396.700 131.500
[02/17 22:55:49    693] addCustomLine AAA 375.100 153.100 396.700 153.100
[02/17 22:55:49    693] addCustomLine AAA 396.700 131.500 396.700 153.100
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_37_, Center Move (426.500,129.700)->(425.700,140.500). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 415.700 118.900 415.700 140.500
[02/17 22:55:49    693] addCustomLine AAA 415.700 118.900 437.300 118.900
[02/17 22:55:49    693] addCustomLine AAA 415.700 140.500 437.300 140.500
[02/17 22:55:49    693] addCustomLine AAA 437.300 118.900 437.300 140.500
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_29_, Center Move (409.300,127.900)->(411.500,138.700). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 398.500 117.100 398.500 138.700
[02/17 22:55:49    693] addCustomLine AAA 398.500 117.100 420.100 117.100
[02/17 22:55:49    693] addCustomLine AAA 398.500 138.700 420.100 138.700
[02/17 22:55:49    693] addCustomLine AAA 420.100 117.100 420.100 138.700
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_56_, Center Move (354.900,225.100)->(365.700,217.900). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 344.100 214.300 344.100 235.900
[02/17 22:55:49    693] addCustomLine AAA 344.100 214.300 365.700 214.300
[02/17 22:55:49    693] addCustomLine AAA 344.100 235.900 365.700 235.900
[02/17 22:55:49    693] addCustomLine AAA 365.700 214.300 365.700 235.900
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_38_, Center Move (419.700,127.900)->(422.500,138.700). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 408.900 117.100 408.900 138.700
[02/17 22:55:49    693] addCustomLine AAA 408.900 117.100 430.500 117.100
[02/17 22:55:49    693] addCustomLine AAA 408.900 138.700 430.500 138.700
[02/17 22:55:49    693] addCustomLine AAA 430.500 117.100 430.500 138.700
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_28_, Center Move (396.500,135.100)->(404.900,145.900). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 385.700 124.300 385.700 145.900
[02/17 22:55:49    693] addCustomLine AAA 385.700 124.300 407.300 124.300
[02/17 22:55:49    693] addCustomLine AAA 385.700 145.900 407.300 145.900
[02/17 22:55:49    693] addCustomLine AAA 407.300 124.300 407.300 145.900
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_0__fifo_instance/rd_ptr_reg_1_, Center Move (27.800,77.500)->(35.200,88.300). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 17.000 66.700 17.000 88.300
[02/17 22:55:49    693] addCustomLine AAA 17.000 66.700 38.600 66.700
[02/17 22:55:49    693] addCustomLine AAA 17.000 88.300 38.600 88.300
[02/17 22:55:49    693] addCustomLine AAA 38.600 66.700 38.600 88.300
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_0__fifo_instance/rd_ptr_reg_2_, Center Move (24.200,72.100)->(30.200,82.900). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 13.400 61.300 13.400 82.900
[02/17 22:55:49    693] addCustomLine AAA 13.400 61.300 35.000 61.300
[02/17 22:55:49    693] addCustomLine AAA 13.400 82.900 35.000 82.900
[02/17 22:55:49    693] addCustomLine AAA 35.000 61.300 35.000 82.900
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_0__fifo_instance/rd_ptr_reg_3_, Center Move (16.600,73.900)->(27.400,84.700). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 5.800 63.100 5.800 84.700
[02/17 22:55:49    693] addCustomLine AAA 5.800 63.100 27.400 63.100
[02/17 22:55:49    693] addCustomLine AAA 5.800 84.700 27.400 84.700
[02/17 22:55:49    693] addCustomLine AAA 27.400 63.100 27.400 84.700
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_0__fifo_instance/wr_ptr_reg_3_, Center Move (14.300,82.900)->(25.100,90.100). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 3.500 72.100 3.500 93.700
[02/17 22:55:49    693] addCustomLine AAA 3.500 72.100 25.100 72.100
[02/17 22:55:49    693] addCustomLine AAA 3.500 93.700 25.100 93.700
[02/17 22:55:49    693] addCustomLine AAA 25.100 72.100 25.100 93.700
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_0__fifo_instance/q3_reg_17_, Center Move (20.900,100.900)->(31.700,102.700). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 10.100 90.100 10.100 111.700
[02/17 22:55:49    693] addCustomLine AAA 10.100 90.100 31.700 90.100
[02/17 22:55:49    693] addCustomLine AAA 10.100 111.700 31.700 111.700
[02/17 22:55:49    693] addCustomLine AAA 31.700 90.100 31.700 111.700
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_1__fifo_instance/rd_ptr_reg_3_, Center Move (198.800,153.100)->(201.200,163.900). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 188.000 142.300 188.000 163.900
[02/17 22:55:49    693] addCustomLine AAA 188.000 142.300 209.600 142.300
[02/17 22:55:49    693] addCustomLine AAA 188.000 163.900 209.600 163.900
[02/17 22:55:49    693] addCustomLine AAA 209.600 142.300 209.600 163.900
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_1__fifo_instance/q6_reg_1_, Center Move (221.100,165.700)->(216.500,176.500). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 210.300 154.900 210.300 176.500
[02/17 22:55:49    693] addCustomLine AAA 210.300 154.900 231.900 154.900
[02/17 22:55:49    693] addCustomLine AAA 210.300 176.500 231.900 176.500
[02/17 22:55:49    693] addCustomLine AAA 231.900 154.900 231.900 176.500
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_1__fifo_instance/wr_ptr_reg_3_, Center Move (201.500,151.300)->(204.700,162.100). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 190.700 140.500 190.700 162.100
[02/17 22:55:49    693] addCustomLine AAA 190.700 140.500 212.300 140.500
[02/17 22:55:49    693] addCustomLine AAA 190.700 162.100 212.300 162.100
[02/17 22:55:49    693] addCustomLine AAA 212.300 140.500 212.300 162.100
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_1__fifo_instance/q4_reg_10_, Center Move (204.600,208.900)->(204.400,219.700). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 193.800 198.100 193.800 219.700
[02/17 22:55:49    693] addCustomLine AAA 193.800 198.100 215.400 198.100
[02/17 22:55:49    693] addCustomLine AAA 193.800 219.700 215.400 219.700
[02/17 22:55:49    693] addCustomLine AAA 215.400 198.100 215.400 219.700
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_1__fifo_instance/q4_reg_4_, Center Move (229.000,246.700)->(227.600,235.900). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 218.200 235.900 218.200 257.500
[02/17 22:55:49    693] addCustomLine AAA 218.200 235.900 239.800 235.900
[02/17 22:55:49    693] addCustomLine AAA 218.200 257.500 239.800 257.500
[02/17 22:55:49    693] addCustomLine AAA 239.800 235.900 239.800 257.500
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_1__fifo_instance/q6_reg_14_, Center Move (186.100,160.300)->(189.300,171.100). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 175.300 149.500 175.300 171.100
[02/17 22:55:49    693] addCustomLine AAA 175.300 149.500 196.900 149.500
[02/17 22:55:49    693] addCustomLine AAA 175.300 171.100 196.900 171.100
[02/17 22:55:49    693] addCustomLine AAA 196.900 149.500 196.900 171.100
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_1__fifo_instance/q7_reg_12_, Center Move (183.900,172.900)->(188.500,183.700). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 173.100 162.100 173.100 183.700
[02/17 22:55:49    693] addCustomLine AAA 173.100 162.100 194.700 162.100
[02/17 22:55:49    693] addCustomLine AAA 173.100 183.700 194.700 183.700
[02/17 22:55:49    693] addCustomLine AAA 194.700 162.100 194.700 183.700
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_2__fifo_instance/q2_reg_3_, Center Move (176.300,140.500)->(165.500,142.300). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 165.500 129.700 165.500 151.300
[02/17 22:55:49    693] addCustomLine AAA 165.500 129.700 187.100 129.700
[02/17 22:55:49    693] addCustomLine AAA 165.500 151.300 187.100 151.300
[02/17 22:55:49    693] addCustomLine AAA 187.100 129.700 187.100 151.300
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_2__fifo_instance/q3_reg_1_, Center Move (152.300,214.300)->(147.700,203.500). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 141.500 203.500 141.500 225.100
[02/17 22:55:49    693] addCustomLine AAA 141.500 203.500 163.100 203.500
[02/17 22:55:49    693] addCustomLine AAA 141.500 225.100 163.100 225.100
[02/17 22:55:49    693] addCustomLine AAA 163.100 203.500 163.100 225.100
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_2__fifo_instance/q3_reg_8_, Center Move (180.100,142.300)->(169.300,145.900). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 169.300 131.500 169.300 153.100
[02/17 22:55:49    693] addCustomLine AAA 169.300 131.500 190.900 131.500
[02/17 22:55:49    693] addCustomLine AAA 169.300 153.100 190.900 153.100
[02/17 22:55:49    693] addCustomLine AAA 190.900 131.500 190.900 153.100
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_3__fifo_instance/q6_reg_17_, Center Move (288.300,192.700)->(289.500,203.500). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 277.500 181.900 277.500 203.500
[02/17 22:55:49    693] addCustomLine AAA 277.500 181.900 299.100 181.900
[02/17 22:55:49    693] addCustomLine AAA 277.500 203.500 299.100 203.500
[02/17 22:55:49    693] addCustomLine AAA 299.100 181.900 299.100 203.500
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_3__fifo_instance/q7_reg_18_, Center Move (291.700,180.100)->(292.300,190.900). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 280.900 169.300 280.900 190.900
[02/17 22:55:49    693] addCustomLine AAA 280.900 169.300 302.500 169.300
[02/17 22:55:49    693] addCustomLine AAA 280.900 190.900 302.500 190.900
[02/17 22:55:49    693] addCustomLine AAA 302.500 169.300 302.500 190.900
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_3_, Center Move (252.000,237.700)->(254.600,226.900). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 241.200 226.900 241.200 248.500
[02/17 22:55:49    693] addCustomLine AAA 241.200 226.900 262.800 226.900
[02/17 22:55:49    693] addCustomLine AAA 241.200 248.500 262.800 248.500
[02/17 22:55:49    693] addCustomLine AAA 262.800 226.900 262.800 248.500
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_4__fifo_instance/q0_reg_2_, Center Move (246.600,158.500)->(248.400,169.300). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 235.800 147.700 235.800 169.300
[02/17 22:55:49    693] addCustomLine AAA 235.800 147.700 257.400 147.700
[02/17 22:55:49    693] addCustomLine AAA 235.800 169.300 257.400 169.300
[02/17 22:55:49    693] addCustomLine AAA 257.400 147.700 257.400 169.300
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_4__fifo_instance/q2_reg_5_, Center Move (236.500,154.900)->(243.500,165.700). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 225.700 144.100 225.700 165.700
[02/17 22:55:49    693] addCustomLine AAA 225.700 144.100 247.300 144.100
[02/17 22:55:49    693] addCustomLine AAA 225.700 165.700 247.300 165.700
[02/17 22:55:49    693] addCustomLine AAA 247.300 144.100 247.300 165.700
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_4__fifo_instance/wr_ptr_reg_3_, Center Move (246.500,239.500)->(248.300,228.700). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 235.700 228.700 235.700 250.300
[02/17 22:55:49    693] addCustomLine AAA 235.700 228.700 257.300 228.700
[02/17 22:55:49    693] addCustomLine AAA 235.700 250.300 257.300 250.300
[02/17 22:55:49    693] addCustomLine AAA 257.300 228.700 257.300 250.300
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_4__fifo_instance/q3_reg_19_, Center Move (253.500,151.300)->(255.900,162.100). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 242.700 140.500 242.700 162.100
[02/17 22:55:49    693] addCustomLine AAA 242.700 140.500 264.300 140.500
[02/17 22:55:49    693] addCustomLine AAA 242.700 162.100 264.300 162.100
[02/17 22:55:49    693] addCustomLine AAA 264.300 140.500 264.300 162.100
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_4__fifo_instance/q3_reg_18_, Center Move (264.300,151.300)->(260.100,162.100). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 253.500 140.500 253.500 162.100
[02/17 22:55:49    693] addCustomLine AAA 253.500 140.500 275.100 140.500
[02/17 22:55:49    693] addCustomLine AAA 253.500 162.100 275.100 162.100
[02/17 22:55:49    693] addCustomLine AAA 275.100 140.500 275.100 162.100
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_4__fifo_instance/q3_reg_2_, Center Move (241.300,149.500)->(248.900,160.300). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 230.500 138.700 230.500 160.300
[02/17 22:55:49    693] addCustomLine AAA 230.500 138.700 252.100 138.700
[02/17 22:55:49    693] addCustomLine AAA 230.500 160.300 252.100 160.300
[02/17 22:55:49    693] addCustomLine AAA 252.100 138.700 252.100 160.300
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_5__fifo_instance/q7_reg_7_, Center Move (347.500,129.700)->(344.700,140.500). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 336.700 118.900 336.700 140.500
[02/17 22:55:49    693] addCustomLine AAA 336.700 118.900 358.300 118.900
[02/17 22:55:49    693] addCustomLine AAA 336.700 140.500 358.300 140.500
[02/17 22:55:49    693] addCustomLine AAA 358.300 118.900 358.300 140.500
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_3_, Center Move (326.400,115.300)->(331.400,104.500). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 315.600 104.500 315.600 126.100
[02/17 22:55:49    693] addCustomLine AAA 315.600 104.500 337.200 104.500
[02/17 22:55:49    693] addCustomLine AAA 315.600 126.100 337.200 126.100
[02/17 22:55:49    693] addCustomLine AAA 337.200 104.500 337.200 126.100
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_6__fifo_instance/q3_reg_5_, Center Move (352.100,219.700)->(352.100,208.900). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 341.300 208.900 341.300 230.500
[02/17 22:55:49    693] addCustomLine AAA 341.300 208.900 362.900 208.900
[02/17 22:55:49    693] addCustomLine AAA 341.300 230.500 362.900 230.500
[02/17 22:55:49    693] addCustomLine AAA 362.900 208.900 362.900 230.500
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_6__fifo_instance/q2_reg_8_, Center Move (393.500,113.500)->(382.700,115.300). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 382.700 102.700 382.700 124.300
[02/17 22:55:49    693] addCustomLine AAA 382.700 102.700 404.300 102.700
[02/17 22:55:49    693] addCustomLine AAA 382.700 124.300 404.300 124.300
[02/17 22:55:49    693] addCustomLine AAA 404.300 102.700 404.300 124.300
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_6__fifo_instance/q3_reg_13_, Center Move (366.100,72.100)->(365.500,82.900). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 355.300 61.300 355.300 82.900
[02/17 22:55:49    693] addCustomLine AAA 355.300 61.300 376.900 61.300
[02/17 22:55:49    693] addCustomLine AAA 355.300 82.900 376.900 82.900
[02/17 22:55:49    693] addCustomLine AAA 376.900 61.300 376.900 82.900
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_7__fifo_instance/rd_ptr_reg_0_, Center Move (444.900,61.300)->(438.300,72.100). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 434.100 50.500 434.100 72.100
[02/17 22:55:49    693] addCustomLine AAA 434.100 50.500 455.700 50.500
[02/17 22:55:49    693] addCustomLine AAA 434.100 72.100 455.700 72.100
[02/17 22:55:49    693] addCustomLine AAA 455.700 50.500 455.700 72.100
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_7__fifo_instance/rd_ptr_reg_1_, Center Move (441.200,64.900)->(438.000,75.700). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 430.400 54.100 430.400 75.700
[02/17 22:55:49    693] addCustomLine AAA 430.400 54.100 452.000 54.100
[02/17 22:55:49    693] addCustomLine AAA 430.400 75.700 452.000 75.700
[02/17 22:55:49    693] addCustomLine AAA 452.000 54.100 452.000 75.700
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_7__fifo_instance/q2_reg_11_, Center Move (457.500,100.900)->(446.700,99.100). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 446.700 90.100 446.700 111.700
[02/17 22:55:49    693] addCustomLine AAA 446.700 90.100 468.300 90.100
[02/17 22:55:49    693] addCustomLine AAA 446.700 111.700 468.300 111.700
[02/17 22:55:49    693] addCustomLine AAA 468.300 90.100 468.300 111.700
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_7__fifo_instance/q2_reg_4_, Center Move (406.100,122.500)->(398.900,111.700). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 395.300 111.700 395.300 133.300
[02/17 22:55:49    693] addCustomLine AAA 395.300 111.700 416.900 111.700
[02/17 22:55:49    693] addCustomLine AAA 395.300 133.300 416.900 133.300
[02/17 22:55:49    693] addCustomLine AAA 416.900 111.700 416.900 133.300
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_7__fifo_instance/q2_reg_2_, Center Move (416.300,43.300)->(415.700,54.100). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 405.500 32.500 405.500 54.100
[02/17 22:55:49    693] addCustomLine AAA 405.500 32.500 427.100 32.500
[02/17 22:55:49    693] addCustomLine AAA 405.500 54.100 427.100 54.100
[02/17 22:55:49    693] addCustomLine AAA 427.100 32.500 427.100 54.100
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_7__fifo_instance/q3_reg_7_, Center Move (409.100,41.500)->(405.900,52.300). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 398.300 30.700 398.300 52.300
[02/17 22:55:49    693] addCustomLine AAA 398.300 30.700 419.900 30.700
[02/17 22:55:49    693] addCustomLine AAA 398.300 52.300 419.900 52.300
[02/17 22:55:49    693] addCustomLine AAA 419.900 30.700 419.900 52.300
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_7__fifo_instance/wr_ptr_reg_1_, Center Move (456.800,77.500)->(446.000,82.900). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 446.000 66.700 446.000 88.300
[02/17 22:55:49    693] addCustomLine AAA 446.000 66.700 467.600 66.700
[02/17 22:55:49    693] addCustomLine AAA 446.000 88.300 467.600 88.300
[02/17 22:55:49    693] addCustomLine AAA 467.600 66.700 467.600 88.300
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_7__fifo_instance/q2_reg_12_, Center Move (456.900,97.300)->(446.100,97.300). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 446.100 86.500 446.100 108.100
[02/17 22:55:49    693] addCustomLine AAA 446.100 86.500 467.700 86.500
[02/17 22:55:49    693] addCustomLine AAA 446.100 108.100 467.700 108.100
[02/17 22:55:49    693] addCustomLine AAA 467.700 86.500 467.700 108.100
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_7__fifo_instance/q2_reg_10_, Center Move (416.100,124.300)->(413.700,113.500). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 405.300 113.500 405.300 135.100
[02/17 22:55:49    693] addCustomLine AAA 405.300 113.500 426.900 113.500
[02/17 22:55:49    693] addCustomLine AAA 405.300 135.100 426.900 135.100
[02/17 22:55:49    693] addCustomLine AAA 426.900 113.500 426.900 135.100
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_7__fifo_instance/q2_reg_8_, Center Move (397.500,126.100)->(399.500,115.300). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 386.700 115.300 386.700 136.900
[02/17 22:55:49    693] addCustomLine AAA 386.700 115.300 408.300 115.300
[02/17 22:55:49    693] addCustomLine AAA 386.700 136.900 408.300 136.900
[02/17 22:55:49    693] addCustomLine AAA 408.300 115.300 408.300 136.900
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/ofifo_inst/col_idx_7__fifo_instance/q7_reg_12_, Center Move (456.100,90.100)->(445.300,88.300). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 445.300 79.300 445.300 100.900
[02/17 22:55:49    693] addCustomLine AAA 445.300 79.300 466.900 79.300
[02/17 22:55:49    693] addCustomLine AAA 445.300 100.900 466.900 100.900
[02/17 22:55:49    693] addCustomLine AAA 466.900 79.300 466.900 100.900
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/qmem_instance/memory2_reg_40_, Center Move (120.100,360.100)->(109.300,360.100). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 109.300 349.300 109.300 370.900
[02/17 22:55:49    693] addCustomLine AAA 109.300 349.300 130.900 349.300
[02/17 22:55:49    693] addCustomLine AAA 109.300 370.900 130.900 370.900
[02/17 22:55:49    693] addCustomLine AAA 130.900 349.300 130.900 370.900
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/qmem_instance/memory2_reg_30_, Center Move (38.100,176.500)->(38.500,187.300). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 27.300 165.700 27.300 187.300
[02/17 22:55:49    693] addCustomLine AAA 27.300 165.700 48.900 165.700
[02/17 22:55:49    693] addCustomLine AAA 27.300 187.300 48.900 187.300
[02/17 22:55:49    693] addCustomLine AAA 48.900 165.700 48.900 187.300
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/qmem_instance/memory2_reg_9_, Center Move (86.900,133.300)->(80.900,144.100). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 76.100 122.500 76.100 144.100
[02/17 22:55:49    693] addCustomLine AAA 76.100 122.500 97.700 122.500
[02/17 22:55:49    693] addCustomLine AAA 76.100 144.100 97.700 144.100
[02/17 22:55:49    693] addCustomLine AAA 97.700 122.500 97.700 144.100
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/qmem_instance/memory2_reg_7_, Center Move (82.900,133.300)->(77.300,144.100). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 72.100 122.500 72.100 144.100
[02/17 22:55:49    693] addCustomLine AAA 72.100 122.500 93.700 122.500
[02/17 22:55:49    693] addCustomLine AAA 72.100 144.100 93.700 144.100
[02/17 22:55:49    693] addCustomLine AAA 93.700 122.500 93.700 144.100
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/qmem_instance/memory2_reg_1_, Center Move (76.300,131.500)->(73.500,142.300). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 65.500 120.700 65.500 142.300
[02/17 22:55:49    693] addCustomLine AAA 65.500 120.700 87.100 120.700
[02/17 22:55:49    693] addCustomLine AAA 65.500 142.300 87.100 142.300
[02/17 22:55:49    693] addCustomLine AAA 87.100 120.700 87.100 142.300
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/qmem_instance/memory0_reg_30_, Center Move (40.000,180.100)->(35.800,190.900). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 29.200 169.300 29.200 190.900
[02/17 22:55:49    693] addCustomLine AAA 29.200 169.300 50.800 169.300
[02/17 22:55:49    693] addCustomLine AAA 29.200 190.900 50.800 190.900
[02/17 22:55:49    693] addCustomLine AAA 50.800 169.300 50.800 190.900
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/qmem_instance/memory0_reg_10_, Center Move (78.000,133.300)->(72.400,144.100). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 67.200 122.500 67.200 144.100
[02/17 22:55:49    693] addCustomLine AAA 67.200 122.500 88.800 122.500
[02/17 22:55:49    693] addCustomLine AAA 67.200 144.100 88.800 144.100
[02/17 22:55:49    693] addCustomLine AAA 88.800 122.500 88.800 144.100
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/qmem_instance/memory0_reg_9_, Center Move (83.400,129.700)->(79.000,140.500). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 72.600 118.900 72.600 140.500
[02/17 22:55:49    693] addCustomLine AAA 72.600 118.900 94.200 118.900
[02/17 22:55:49    693] addCustomLine AAA 72.600 140.500 94.200 140.500
[02/17 22:55:49    693] addCustomLine AAA 94.200 118.900 94.200 140.500
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/qmem_instance/memory0_reg_7_, Center Move (82.600,131.500)->(78.400,142.300). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 71.800 120.700 71.800 142.300
[02/17 22:55:49    693] addCustomLine AAA 71.800 120.700 93.400 120.700
[02/17 22:55:49    693] addCustomLine AAA 71.800 142.300 93.400 142.300
[02/17 22:55:49    693] addCustomLine AAA 93.400 120.700 93.400 142.300
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/qmem_instance/memory0_reg_5_, Center Move (34.800,151.300)->(38.400,162.100). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 24.000 140.500 24.000 162.100
[02/17 22:55:49    693] addCustomLine AAA 24.000 140.500 45.600 140.500
[02/17 22:55:49    693] addCustomLine AAA 24.000 162.100 45.600 162.100
[02/17 22:55:49    693] addCustomLine AAA 45.600 140.500 45.600 162.100
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/qmem_instance/memory0_reg_1_, Center Move (75.400,129.700)->(73.800,140.500). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 64.600 118.900 64.600 140.500
[02/17 22:55:49    693] addCustomLine AAA 64.600 118.900 86.200 118.900
[02/17 22:55:49    693] addCustomLine AAA 64.600 140.500 86.200 140.500
[02/17 22:55:49    693] addCustomLine AAA 86.200 118.900 86.200 140.500
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/qmem_instance/memory7_reg_63_, Center Move (33.700,397.900)->(30.700,387.100). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 22.900 387.100 22.900 408.700
[02/17 22:55:49    693] addCustomLine AAA 22.900 387.100 44.500 387.100
[02/17 22:55:49    693] addCustomLine AAA 22.900 408.700 44.500 408.700
[02/17 22:55:49    693] addCustomLine AAA 44.500 387.100 44.500 408.700
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/qmem_instance/memory7_reg_57_, Center Move (66.500,390.700)->(67.500,379.900). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 55.700 379.900 55.700 401.500
[02/17 22:55:49    693] addCustomLine AAA 55.700 379.900 77.300 379.900
[02/17 22:55:49    693] addCustomLine AAA 55.700 401.500 77.300 401.500
[02/17 22:55:49    693] addCustomLine AAA 77.300 379.900 77.300 401.500
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/qmem_instance/memory7_reg_54_, Center Move (12.300,397.900)->(23.100,387.100). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 1.500 387.100 1.500 408.700
[02/17 22:55:49    693] addCustomLine AAA 1.500 387.100 23.100 387.100
[02/17 22:55:49    693] addCustomLine AAA 1.500 408.700 23.100 408.700
[02/17 22:55:49    693] addCustomLine AAA 23.100 387.100 23.100 408.700
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/qmem_instance/memory7_reg_31_, Center Move (22.700,397.900)->(26.900,387.100). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 11.900 387.100 11.900 408.700
[02/17 22:55:49    693] addCustomLine AAA 11.900 387.100 33.500 387.100
[02/17 22:55:49    693] addCustomLine AAA 11.900 408.700 33.500 408.700
[02/17 22:55:49    693] addCustomLine AAA 33.500 387.100 33.500 408.700
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/qmem_instance/memory7_reg_8_, Center Move (91.900,363.700)->(93.900,352.900). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 81.100 352.900 81.100 374.500
[02/17 22:55:49    693] addCustomLine AAA 81.100 352.900 102.700 352.900
[02/17 22:55:49    693] addCustomLine AAA 81.100 374.500 102.700 374.500
[02/17 22:55:49    693] addCustomLine AAA 102.700 352.900 102.700 374.500
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/qmem_instance/memory7_reg_5_, Center Move (37.100,154.900)->(40.900,165.700). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 26.300 144.100 26.300 165.700
[02/17 22:55:49    693] addCustomLine AAA 26.300 144.100 47.900 144.100
[02/17 22:55:49    693] addCustomLine AAA 26.300 165.700 47.900 165.700
[02/17 22:55:49    693] addCustomLine AAA 47.900 144.100 47.900 165.700
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/qmem_instance/memory7_reg_4_, Center Move (11.900,390.700)->(21.300,379.900). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 1.100 379.900 1.100 401.500
[02/17 22:55:49    693] addCustomLine AAA 1.100 379.900 22.700 379.900
[02/17 22:55:49    693] addCustomLine AAA 1.100 401.500 22.700 401.500
[02/17 22:55:49    693] addCustomLine AAA 22.700 379.900 22.700 401.500
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/qmem_instance/memory5_reg_54_, Center Move (14.700,401.500)->(24.700,390.700). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 3.900 390.700 3.900 412.300
[02/17 22:55:49    693] addCustomLine AAA 3.900 390.700 25.500 390.700
[02/17 22:55:49    693] addCustomLine AAA 3.900 412.300 25.500 412.300
[02/17 22:55:49    693] addCustomLine AAA 25.500 390.700 25.500 412.300
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/qmem_instance/memory5_reg_49_, Center Move (91.900,388.900)->(90.700,378.100). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 81.100 378.100 81.100 399.700
[02/17 22:55:49    693] addCustomLine AAA 81.100 378.100 102.700 378.100
[02/17 22:55:49    693] addCustomLine AAA 81.100 399.700 102.700 399.700
[02/17 22:55:49    693] addCustomLine AAA 102.700 378.100 102.700 399.700
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/qmem_instance/memory5_reg_32_, Center Move (93.900,361.900)->(97.100,351.100). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 83.100 351.100 83.100 372.700
[02/17 22:55:49    693] addCustomLine AAA 83.100 351.100 104.700 351.100
[02/17 22:55:49    693] addCustomLine AAA 83.100 372.700 104.700 372.700
[02/17 22:55:49    693] addCustomLine AAA 104.700 351.100 104.700 372.700
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/qmem_instance/memory5_reg_25_, Center Move (70.100,394.300)->(71.700,383.500). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 59.300 383.500 59.300 405.100
[02/17 22:55:49    693] addCustomLine AAA 59.300 383.500 80.900 383.500
[02/17 22:55:49    693] addCustomLine AAA 59.300 405.100 80.900 405.100
[02/17 22:55:49    693] addCustomLine AAA 80.900 383.500 80.900 405.100
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/qmem_instance/memory5_reg_7_, Center Move (88.300,140.500)->(80.900,151.300). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 77.500 129.700 77.500 151.300
[02/17 22:55:49    693] addCustomLine AAA 77.500 129.700 99.100 129.700
[02/17 22:55:49    693] addCustomLine AAA 77.500 151.300 99.100 151.300
[02/17 22:55:49    693] addCustomLine AAA 99.100 129.700 99.100 151.300
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/qmem_instance/memory5_reg_5_, Center Move (40.900,156.700)->(43.900,167.500). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 30.100 145.900 30.100 167.500
[02/17 22:55:49    693] addCustomLine AAA 30.100 145.900 51.700 145.900
[02/17 22:55:49    693] addCustomLine AAA 30.100 167.500 51.700 167.500
[02/17 22:55:49    693] addCustomLine AAA 51.700 145.900 51.700 167.500
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/qmem_instance/memory5_reg_4_, Center Move (19.300,394.300)->(24.300,383.500). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 8.500 383.500 8.500 405.100
[02/17 22:55:49    693] addCustomLine AAA 8.500 383.500 30.100 383.500
[02/17 22:55:49    693] addCustomLine AAA 8.500 405.100 30.100 405.100
[02/17 22:55:49    693] addCustomLine AAA 30.100 383.500 30.100 405.100
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/qmem_instance/memory6_reg_30_, Center Move (36.600,187.300)->(37.000,198.100). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 25.800 176.500 25.800 198.100
[02/17 22:55:49    693] addCustomLine AAA 25.800 176.500 47.400 176.500
[02/17 22:55:49    693] addCustomLine AAA 25.800 198.100 47.400 198.100
[02/17 22:55:49    693] addCustomLine AAA 47.400 176.500 47.400 198.100
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/qmem_instance/memory6_reg_18_, Center Move (97.400,176.500)->(86.600,176.500). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 86.600 165.700 86.600 187.300
[02/17 22:55:49    693] addCustomLine AAA 86.600 165.700 108.200 165.700
[02/17 22:55:49    693] addCustomLine AAA 86.600 187.300 108.200 187.300
[02/17 22:55:49    693] addCustomLine AAA 108.200 165.700 108.200 187.300
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/qmem_instance/memory6_reg_5_, Center Move (46.200,151.300)->(44.400,162.100). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 35.400 140.500 35.400 162.100
[02/17 22:55:49    693] addCustomLine AAA 35.400 140.500 57.000 140.500
[02/17 22:55:49    693] addCustomLine AAA 35.400 162.100 57.000 162.100
[02/17 22:55:49    693] addCustomLine AAA 57.000 140.500 57.000 162.100
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/qmem_instance/memory1_reg_54_, Center Move (23.100,394.300)->(28.100,383.500). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 12.300 383.500 12.300 405.100
[02/17 22:55:49    693] addCustomLine AAA 12.300 383.500 33.900 383.500
[02/17 22:55:49    693] addCustomLine AAA 12.300 405.100 33.900 405.100
[02/17 22:55:49    693] addCustomLine AAA 33.900 383.500 33.900 405.100
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/qmem_instance/memory1_reg_31_, Center Move (32.700,394.300)->(35.700,383.500). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 21.900 383.500 21.900 405.100
[02/17 22:55:49    693] addCustomLine AAA 21.900 383.500 43.500 383.500
[02/17 22:55:49    693] addCustomLine AAA 21.900 405.100 43.500 405.100
[02/17 22:55:49    693] addCustomLine AAA 43.500 383.500 43.500 405.100
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/qmem_instance/memory1_reg_22_, Center Move (45.700,158.500)->(47.700,169.300). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 34.900 147.700 34.900 169.300
[02/17 22:55:49    693] addCustomLine AAA 34.900 147.700 56.500 147.700
[02/17 22:55:49    693] addCustomLine AAA 34.900 169.300 56.500 169.300
[02/17 22:55:49    693] addCustomLine AAA 56.500 147.700 56.500 169.300
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/qmem_instance/memory1_reg_3_, Center Move (101.100,365.500)->(98.700,354.700). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 90.300 354.700 90.300 376.300
[02/17 22:55:49    693] addCustomLine AAA 90.300 354.700 111.900 354.700
[02/17 22:55:49    693] addCustomLine AAA 90.300 376.300 111.900 376.300
[02/17 22:55:49    693] addCustomLine AAA 111.900 354.700 111.900 376.300
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/qmem_instance/memory3_reg_57_, Center Move (59.300,387.100)->(63.300,376.300). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 48.500 376.300 48.500 397.900
[02/17 22:55:49    693] addCustomLine AAA 48.500 376.300 70.100 376.300
[02/17 22:55:49    693] addCustomLine AAA 48.500 397.900 70.100 397.900
[02/17 22:55:49    693] addCustomLine AAA 70.100 376.300 70.100 397.900
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/qmem_instance/memory3_reg_54_, Center Move (11.900,388.900)->(21.300,378.100). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 1.100 378.100 1.100 399.700
[02/17 22:55:49    693] addCustomLine AAA 1.100 378.100 22.700 378.100
[02/17 22:55:49    693] addCustomLine AAA 1.100 399.700 22.700 399.700
[02/17 22:55:49    693] addCustomLine AAA 22.700 378.100 22.700 399.700
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/qmem_instance/memory3_reg_42_, Center Move (88.100,388.900)->(87.100,378.100). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 77.300 378.100 77.300 399.700
[02/17 22:55:49    693] addCustomLine AAA 77.300 378.100 98.900 378.100
[02/17 22:55:49    693] addCustomLine AAA 77.300 399.700 98.900 399.700
[02/17 22:55:49    693] addCustomLine AAA 98.900 378.100 98.900 399.700
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/qmem_instance/memory3_reg_41_, Center Move (90.900,379.900)->(89.300,369.100). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 80.100 369.100 80.100 390.700
[02/17 22:55:49    693] addCustomLine AAA 80.100 369.100 101.700 369.100
[02/17 22:55:49    693] addCustomLine AAA 80.100 390.700 101.700 390.700
[02/17 22:55:49    693] addCustomLine AAA 101.700 369.100 101.700 390.700
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/qmem_instance/memory3_reg_30_, Center Move (31.700,176.500)->(31.900,187.300). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 20.900 165.700 20.900 187.300
[02/17 22:55:49    693] addCustomLine AAA 20.900 165.700 42.500 165.700
[02/17 22:55:49    693] addCustomLine AAA 20.900 187.300 42.500 187.300
[02/17 22:55:49    693] addCustomLine AAA 42.500 165.700 42.500 187.300
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/qmem_instance/Q_reg_49_, Center Move (95.400,376.300)->(91.000,365.500). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 84.600 365.500 84.600 387.100
[02/17 22:55:49    693] addCustomLine AAA 84.600 365.500 106.200 365.500
[02/17 22:55:49    693] addCustomLine AAA 84.600 387.100 106.200 387.100
[02/17 22:55:49    693] addCustomLine AAA 106.200 365.500 106.200 387.100
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/qmem_instance/Q_reg_22_, Center Move (40.200,153.100)->(44.400,163.900). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 29.400 142.300 29.400 163.900
[02/17 22:55:49    693] addCustomLine AAA 29.400 142.300 51.000 142.300
[02/17 22:55:49    693] addCustomLine AAA 29.400 163.900 51.000 163.900
[02/17 22:55:49    693] addCustomLine AAA 51.000 142.300 51.000 163.900
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/qmem_instance/memory4_reg_13_, Center Move (12.500,172.900)->(23.300,178.300). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 1.700 162.100 1.700 183.700
[02/17 22:55:49    693] addCustomLine AAA 1.700 162.100 23.300 162.100
[02/17 22:55:49    693] addCustomLine AAA 1.700 183.700 23.300 183.700
[02/17 22:55:49    693] addCustomLine AAA 23.300 162.100 23.300 183.700
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/qmem_instance/Q_reg_7_, Center Move (94.400,145.900)->(89.000,156.700). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 83.600 135.100 83.600 156.700
[02/17 22:55:49    693] addCustomLine AAA 83.600 135.100 105.200 135.100
[02/17 22:55:49    693] addCustomLine AAA 83.600 156.700 105.200 156.700
[02/17 22:55:49    693] addCustomLine AAA 105.200 135.100 105.200 156.700
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/qmem_instance/Q_reg_5_, Center Move (43.400,149.500)->(43.600,160.300). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 32.600 138.700 32.600 160.300
[02/17 22:55:49    693] addCustomLine AAA 32.600 138.700 54.200 138.700
[02/17 22:55:49    693] addCustomLine AAA 32.600 160.300 54.200 160.300
[02/17 22:55:49    693] addCustomLine AAA 54.200 138.700 54.200 160.300
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/qmem_instance/memory4_reg_4_, Center Move (12.300,378.100)->(23.100,372.700). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 1.500 367.300 1.500 388.900
[02/17 22:55:49    693] addCustomLine AAA 1.500 367.300 23.100 367.300
[02/17 22:55:49    693] addCustomLine AAA 1.500 388.900 23.100 388.900
[02/17 22:55:49    693] addCustomLine AAA 23.100 367.300 23.100 388.900
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/kmem_instance/memory2_reg_63_, Center Move (12.900,426.700)->(23.700,415.900). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 2.100 415.900 2.100 437.500
[02/17 22:55:49    693] addCustomLine AAA 2.100 415.900 23.700 415.900
[02/17 22:55:49    693] addCustomLine AAA 2.100 437.500 23.700 437.500
[02/17 22:55:49    693] addCustomLine AAA 23.700 415.900 23.700 437.500
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/kmem_instance/memory2_reg_60_, Center Move (64.300,426.700)->(62.500,415.900). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 53.500 415.900 53.500 437.500
[02/17 22:55:49    693] addCustomLine AAA 53.500 415.900 75.100 415.900
[02/17 22:55:49    693] addCustomLine AAA 53.500 437.500 75.100 437.500
[02/17 22:55:49    693] addCustomLine AAA 75.100 415.900 75.100 437.500
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/kmem_instance/memory2_reg_54_, Center Move (43.500,430.300)->(50.300,419.500). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 32.700 419.500 32.700 441.100
[02/17 22:55:49    693] addCustomLine AAA 32.700 419.500 54.300 419.500
[02/17 22:55:49    693] addCustomLine AAA 32.700 441.100 54.300 441.100
[02/17 22:55:49    693] addCustomLine AAA 54.300 419.500 54.300 441.100
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/kmem_instance/memory2_reg_49_, Center Move (91.300,424.900)->(90.300,414.100). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 80.500 414.100 80.500 435.700
[02/17 22:55:49    693] addCustomLine AAA 80.500 414.100 102.100 414.100
[02/17 22:55:49    693] addCustomLine AAA 80.500 435.700 102.100 435.700
[02/17 22:55:49    693] addCustomLine AAA 102.100 414.100 102.100 435.700
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/kmem_instance/memory2_reg_42_, Center Move (124.500,412.300)->(113.700,410.500). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 113.700 401.500 113.700 423.100
[02/17 22:55:49    693] addCustomLine AAA 113.700 401.500 135.300 401.500
[02/17 22:55:49    693] addCustomLine AAA 113.700 423.100 135.300 423.100
[02/17 22:55:49    693] addCustomLine AAA 135.300 401.500 135.300 423.100
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/kmem_instance/memory2_reg_41_, Center Move (124.100,426.700)->(113.300,415.900). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 113.300 415.900 113.300 437.500
[02/17 22:55:49    693] addCustomLine AAA 113.300 415.900 134.900 415.900
[02/17 22:55:49    693] addCustomLine AAA 113.300 437.500 134.900 437.500
[02/17 22:55:49    693] addCustomLine AAA 134.900 415.900 134.900 437.500
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/kmem_instance/memory2_reg_40_, Center Move (124.300,410.500)->(113.500,403.300). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 113.500 399.700 113.500 421.300
[02/17 22:55:49    693] addCustomLine AAA 113.500 399.700 135.100 399.700
[02/17 22:55:49    693] addCustomLine AAA 113.500 421.300 135.100 421.300
[02/17 22:55:49    693] addCustomLine AAA 135.100 399.700 135.100 421.300
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/kmem_instance/memory2_reg_23_, Center Move (61.300,126.100)->(57.900,136.900). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 50.500 115.300 50.500 136.900
[02/17 22:55:49    693] addCustomLine AAA 50.500 115.300 72.100 115.300
[02/17 22:55:49    693] addCustomLine AAA 50.500 136.900 72.100 136.900
[02/17 22:55:49    693] addCustomLine AAA 72.100 115.300 72.100 136.900
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/kmem_instance/memory2_reg_20_, Center Move (35.500,124.300)->(36.500,135.100). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 24.700 113.500 24.700 135.100
[02/17 22:55:49    693] addCustomLine AAA 24.700 113.500 46.300 113.500
[02/17 22:55:49    693] addCustomLine AAA 24.700 135.100 46.300 135.100
[02/17 22:55:49    693] addCustomLine AAA 46.300 113.500 46.300 135.100
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/kmem_instance/memory2_reg_15_, Center Move (122.700,169.300)->(111.900,169.300). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 111.900 158.500 111.900 180.100
[02/17 22:55:49    693] addCustomLine AAA 111.900 158.500 133.500 158.500
[02/17 22:55:49    693] addCustomLine AAA 111.900 180.100 133.500 180.100
[02/17 22:55:49    693] addCustomLine AAA 133.500 158.500 133.500 180.100
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/kmem_instance/memory2_reg_11_, Center Move (114.500,124.300)->(105.100,135.100). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 103.700 113.500 103.700 135.100
[02/17 22:55:49    693] addCustomLine AAA 103.700 113.500 125.300 113.500
[02/17 22:55:49    693] addCustomLine AAA 103.700 135.100 125.300 135.100
[02/17 22:55:49    693] addCustomLine AAA 125.300 113.500 125.300 135.100
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/kmem_instance/memory2_reg_10_, Center Move (98.100,124.300)->(93.700,135.100). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 87.300 113.500 87.300 135.100
[02/17 22:55:49    693] addCustomLine AAA 87.300 113.500 108.900 113.500
[02/17 22:55:49    693] addCustomLine AAA 87.300 135.100 108.900 135.100
[02/17 22:55:49    693] addCustomLine AAA 108.900 113.500 108.900 135.100
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/kmem_instance/memory2_reg_8_, Center Move (127.100,394.300)->(116.300,396.100). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 116.300 383.500 116.300 405.100
[02/17 22:55:49    693] addCustomLine AAA 116.300 383.500 137.900 383.500
[02/17 22:55:49    693] addCustomLine AAA 116.300 405.100 137.900 405.100
[02/17 22:55:49    693] addCustomLine AAA 137.900 383.500 137.900 405.100
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/kmem_instance/memory2_reg_7_, Center Move (109.100,124.300)->(101.300,135.100). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 98.300 113.500 98.300 135.100
[02/17 22:55:49    693] addCustomLine AAA 98.300 113.500 119.900 113.500
[02/17 22:55:49    693] addCustomLine AAA 98.300 135.100 119.900 135.100
[02/17 22:55:49    693] addCustomLine AAA 119.900 113.500 119.900 135.100
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/kmem_instance/memory2_reg_5_, Center Move (44.100,124.300)->(44.100,135.100). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 33.300 113.500 33.300 135.100
[02/17 22:55:49    693] addCustomLine AAA 33.300 113.500 54.900 113.500
[02/17 22:55:49    693] addCustomLine AAA 33.300 135.100 54.900 135.100
[02/17 22:55:49    693] addCustomLine AAA 54.900 113.500 54.900 135.100
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/kmem_instance/memory2_reg_4_, Center Move (13.900,419.500)->(24.700,414.100). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 3.100 408.700 3.100 430.300
[02/17 22:55:49    693] addCustomLine AAA 3.100 408.700 24.700 408.700
[02/17 22:55:49    693] addCustomLine AAA 3.100 430.300 24.700 430.300
[02/17 22:55:49    693] addCustomLine AAA 24.700 408.700 24.700 430.300
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/kmem_instance/memory2_reg_0_, Center Move (88.100,426.700)->(84.300,415.900). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 77.300 415.900 77.300 437.500
[02/17 22:55:49    693] addCustomLine AAA 77.300 415.900 98.900 415.900
[02/17 22:55:49    693] addCustomLine AAA 77.300 437.500 98.900 437.500
[02/17 22:55:49    693] addCustomLine AAA 98.900 415.900 98.900 437.500
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/kmem_instance/memory0_reg_63_, Center Move (20.200,428.500)->(28.800,417.700). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 9.400 417.700 9.400 439.300
[02/17 22:55:49    693] addCustomLine AAA 9.400 417.700 31.000 417.700
[02/17 22:55:49    693] addCustomLine AAA 9.400 439.300 31.000 439.300
[02/17 22:55:49    693] addCustomLine AAA 31.000 417.700 31.000 439.300
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/kmem_instance/memory0_reg_60_, Center Move (55.000,428.500)->(57.800,417.700). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 44.200 417.700 44.200 439.300
[02/17 22:55:49    693] addCustomLine AAA 44.200 417.700 65.800 417.700
[02/17 22:55:49    693] addCustomLine AAA 44.200 439.300 65.800 439.300
[02/17 22:55:49    693] addCustomLine AAA 65.800 417.700 65.800 439.300
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/kmem_instance/memory0_reg_57_, Center Move (53.200,426.700)->(57.800,415.900). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 42.400 415.900 42.400 437.500
[02/17 22:55:49    693] addCustomLine AAA 42.400 415.900 64.000 415.900
[02/17 22:55:49    693] addCustomLine AAA 42.400 437.500 64.000 437.500
[02/17 22:55:49    693] addCustomLine AAA 64.000 415.900 64.000 437.500
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/kmem_instance/memory0_reg_54_, Center Move (47.200,428.500)->(49.000,417.700). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 36.400 417.700 36.400 439.300
[02/17 22:55:49    693] addCustomLine AAA 36.400 417.700 58.000 417.700
[02/17 22:55:49    693] addCustomLine AAA 36.400 439.300 58.000 439.300
[02/17 22:55:49    693] addCustomLine AAA 58.000 417.700 58.000 439.300
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/kmem_instance/memory0_reg_49_, Center Move (95.600,428.500)->(90.600,417.700). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 84.800 417.700 84.800 439.300
[02/17 22:55:49    693] addCustomLine AAA 84.800 417.700 106.400 417.700
[02/17 22:55:49    693] addCustomLine AAA 84.800 439.300 106.400 439.300
[02/17 22:55:49    693] addCustomLine AAA 106.400 417.700 106.400 439.300
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/kmem_instance/memory0_reg_42_, Center Move (123.400,419.500)->(112.600,412.300). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 112.600 408.700 112.600 430.300
[02/17 22:55:49    693] addCustomLine AAA 112.600 408.700 134.200 408.700
[02/17 22:55:49    693] addCustomLine AAA 112.600 430.300 134.200 430.300
[02/17 22:55:49    693] addCustomLine AAA 134.200 408.700 134.200 430.300
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/kmem_instance/memory0_reg_41_, Center Move (123.400,428.500)->(112.800,417.700). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 112.600 417.700 112.600 439.300
[02/17 22:55:49    693] addCustomLine AAA 112.600 417.700 134.200 417.700
[02/17 22:55:49    693] addCustomLine AAA 112.600 439.300 134.200 439.300
[02/17 22:55:49    693] addCustomLine AAA 134.200 417.700 134.200 439.300
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/kmem_instance/memory0_reg_40_, Center Move (123.400,403.300)->(112.600,399.700). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 112.600 392.500 112.600 414.100
[02/17 22:55:49    693] addCustomLine AAA 112.600 392.500 134.200 392.500
[02/17 22:55:49    693] addCustomLine AAA 112.600 414.100 134.200 414.100
[02/17 22:55:49    693] addCustomLine AAA 134.200 392.500 134.200 414.100
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/kmem_instance/memory0_reg_37_, Center Move (87.600,199.900)->(82.600,210.700). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 76.800 189.100 76.800 210.700
[02/17 22:55:49    693] addCustomLine AAA 76.800 189.100 98.400 189.100
[02/17 22:55:49    693] addCustomLine AAA 76.800 210.700 98.400 210.700
[02/17 22:55:49    693] addCustomLine AAA 98.400 189.100 98.400 210.700
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/kmem_instance/memory0_reg_36_, Center Move (102.000,198.100)->(91.200,203.500). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 91.200 187.300 91.200 208.900
[02/17 22:55:49    693] addCustomLine AAA 91.200 187.300 112.800 187.300
[02/17 22:55:49    693] addCustomLine AAA 91.200 208.900 112.800 208.900
[02/17 22:55:49    693] addCustomLine AAA 112.800 187.300 112.800 208.900
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/kmem_instance/memory0_reg_25_, Center Move (83.200,421.300)->(81.800,410.500). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 72.400 410.500 72.400 432.100
[02/17 22:55:49    693] addCustomLine AAA 72.400 410.500 94.000 410.500
[02/17 22:55:49    693] addCustomLine AAA 72.400 432.100 94.000 432.100
[02/17 22:55:49    693] addCustomLine AAA 94.000 410.500 94.000 432.100
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/kmem_instance/memory0_reg_20_, Center Move (39.800,127.900)->(37.200,138.700). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 29.000 117.100 29.000 138.700
[02/17 22:55:49    693] addCustomLine AAA 29.000 117.100 50.600 117.100
[02/17 22:55:49    693] addCustomLine AAA 29.000 138.700 50.600 138.700
[02/17 22:55:49    693] addCustomLine AAA 50.600 117.100 50.600 138.700
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/kmem_instance/memory0_reg_11_, Center Move (115.000,127.900)->(105.400,138.700). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 104.200 117.100 104.200 138.700
[02/17 22:55:49    693] addCustomLine AAA 104.200 117.100 125.800 117.100
[02/17 22:55:49    693] addCustomLine AAA 104.200 138.700 125.800 138.700
[02/17 22:55:49    693] addCustomLine AAA 125.800 117.100 125.800 138.700
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/kmem_instance/memory0_reg_10_, Center Move (93.200,127.900)->(91.600,138.700). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 82.400 117.100 82.400 138.700
[02/17 22:55:49    693] addCustomLine AAA 82.400 117.100 104.000 117.100
[02/17 22:55:49    693] addCustomLine AAA 82.400 138.700 104.000 138.700
[02/17 22:55:49    693] addCustomLine AAA 104.000 117.100 104.000 138.700
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/kmem_instance/memory0_reg_8_, Center Move (123.600,401.500)->(112.800,397.900). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 112.800 390.700 112.800 412.300
[02/17 22:55:49    693] addCustomLine AAA 112.800 390.700 134.400 390.700
[02/17 22:55:49    693] addCustomLine AAA 112.800 412.300 134.400 412.300
[02/17 22:55:49    693] addCustomLine AAA 134.400 390.700 134.400 412.300
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/kmem_instance/memory0_reg_1_, Center Move (120.400,160.300)->(109.600,163.900). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 109.600 149.500 109.600 171.100
[02/17 22:55:49    693] addCustomLine AAA 109.600 149.500 131.200 149.500
[02/17 22:55:49    693] addCustomLine AAA 109.600 171.100 131.200 171.100
[02/17 22:55:49    693] addCustomLine AAA 131.200 149.500 131.200 171.100
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/kmem_instance/memory0_reg_0_, Center Move (83.600,428.500)->(81.200,417.700). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 72.800 417.700 72.800 439.300
[02/17 22:55:49    693] addCustomLine AAA 72.800 417.700 94.400 417.700
[02/17 22:55:49    693] addCustomLine AAA 72.800 439.300 94.400 439.300
[02/17 22:55:49    693] addCustomLine AAA 94.400 417.700 94.400 439.300
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/kmem_instance/memory7_reg_60_, Center Move (53.300,437.500)->(61.300,426.700). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 42.500 426.700 42.500 448.300
[02/17 22:55:49    693] addCustomLine AAA 42.500 426.700 64.100 426.700
[02/17 22:55:49    693] addCustomLine AAA 42.500 448.300 64.100 448.300
[02/17 22:55:49    693] addCustomLine AAA 64.100 426.700 64.100 448.300
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/kmem_instance/memory7_reg_57_, Center Move (59.700,439.300)->(61.900,428.500). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 48.900 428.500 48.900 450.100
[02/17 22:55:49    693] addCustomLine AAA 48.900 428.500 70.500 428.500
[02/17 22:55:49    693] addCustomLine AAA 48.900 450.100 70.500 450.100
[02/17 22:55:49    693] addCustomLine AAA 70.500 428.500 70.500 450.100
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/kmem_instance/memory7_reg_54_, Center Move (44.300,433.900)->(52.500,423.100). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 33.500 423.100 33.500 444.700
[02/17 22:55:49    693] addCustomLine AAA 33.500 423.100 55.100 423.100
[02/17 22:55:49    693] addCustomLine AAA 33.500 444.700 55.100 444.700
[02/17 22:55:49    693] addCustomLine AAA 55.100 423.100 55.100 444.700
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/kmem_instance/memory7_reg_42_, Center Move (113.700,428.500)->(108.500,417.700). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 102.900 417.700 102.900 439.300
[02/17 22:55:49    693] addCustomLine AAA 102.900 417.700 124.500 417.700
[02/17 22:55:49    693] addCustomLine AAA 102.900 439.300 124.500 439.300
[02/17 22:55:49    693] addCustomLine AAA 124.500 417.700 124.500 439.300
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/kmem_instance/memory7_reg_41_, Center Move (117.300,433.900)->(108.500,423.100). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 106.500 423.100 106.500 444.700
[02/17 22:55:49    693] addCustomLine AAA 106.500 423.100 128.100 423.100
[02/17 22:55:49    693] addCustomLine AAA 106.500 444.700 128.100 444.700
[02/17 22:55:49    693] addCustomLine AAA 128.100 423.100 128.100 444.700
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/kmem_instance/memory7_reg_36_, Center Move (108.900,199.900)->(98.100,198.100). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 98.100 189.100 98.100 210.700
[02/17 22:55:49    693] addCustomLine AAA 98.100 189.100 119.700 189.100
[02/17 22:55:49    693] addCustomLine AAA 98.100 210.700 119.700 210.700
[02/17 22:55:49    693] addCustomLine AAA 119.700 189.100 119.700 210.700
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/kmem_instance/memory7_reg_23_, Center Move (73.300,133.300)->(62.500,144.100). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 62.500 122.500 62.500 144.100
[02/17 22:55:49    693] addCustomLine AAA 62.500 122.500 84.100 122.500
[02/17 22:55:49    693] addCustomLine AAA 62.500 144.100 84.100 144.100
[02/17 22:55:49    693] addCustomLine AAA 84.100 122.500 84.100 144.100
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/kmem_instance/memory7_reg_22_, Center Move (34.900,136.900)->(35.500,147.700). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 24.100 126.100 24.100 147.700
[02/17 22:55:49    693] addCustomLine AAA 24.100 126.100 45.700 126.100
[02/17 22:55:49    693] addCustomLine AAA 24.100 147.700 45.700 147.700
[02/17 22:55:49    693] addCustomLine AAA 45.700 126.100 45.700 147.700
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/kmem_instance/memory7_reg_9_, Center Move (94.300,133.300)->(94.300,144.100). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 83.500 122.500 83.500 144.100
[02/17 22:55:49    693] addCustomLine AAA 83.500 122.500 105.100 122.500
[02/17 22:55:49    693] addCustomLine AAA 83.500 144.100 105.100 144.100
[02/17 22:55:49    693] addCustomLine AAA 105.100 122.500 105.100 144.100
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/kmem_instance/memory7_reg_7_, Center Move (119.300,131.500)->(108.500,142.300). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 108.500 120.700 108.500 142.300
[02/17 22:55:49    693] addCustomLine AAA 108.500 120.700 130.100 120.700
[02/17 22:55:49    693] addCustomLine AAA 108.500 142.300 130.100 142.300
[02/17 22:55:49    693] addCustomLine AAA 130.100 120.700 130.100 142.300
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/kmem_instance/memory7_reg_1_, Center Move (121.100,147.700)->(110.300,153.100). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 110.300 136.900 110.300 158.500
[02/17 22:55:49    693] addCustomLine AAA 110.300 136.900 131.900 136.900
[02/17 22:55:49    693] addCustomLine AAA 110.300 158.500 131.900 158.500
[02/17 22:55:49    693] addCustomLine AAA 131.900 136.900 131.900 158.500
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/kmem_instance/memory7_reg_0_, Center Move (82.100,435.700)->(80.100,424.900). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 71.300 424.900 71.300 446.500
[02/17 22:55:49    693] addCustomLine AAA 71.300 424.900 92.900 424.900
[02/17 22:55:49    693] addCustomLine AAA 71.300 446.500 92.900 446.500
[02/17 22:55:49    693] addCustomLine AAA 92.900 424.900 92.900 446.500
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/kmem_instance/memory5_reg_57_, Center Move (62.500,432.100)->(63.700,421.300). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 51.700 421.300 51.700 442.900
[02/17 22:55:49    693] addCustomLine AAA 51.700 421.300 73.300 421.300
[02/17 22:55:49    693] addCustomLine AAA 51.700 442.900 73.300 442.900
[02/17 22:55:49    693] addCustomLine AAA 73.300 421.300 73.300 442.900
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/kmem_instance/memory5_reg_54_, Center Move (48.100,435.700)->(56.900,424.900). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 37.300 424.900 37.300 446.500
[02/17 22:55:49    693] addCustomLine AAA 37.300 424.900 58.900 424.900
[02/17 22:55:49    693] addCustomLine AAA 37.300 446.500 58.900 446.500
[02/17 22:55:49    693] addCustomLine AAA 58.900 424.900 58.900 446.500
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/kmem_instance/memory5_reg_49_, Center Move (94.500,435.700)->(85.700,424.900). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 83.700 424.900 83.700 446.500
[02/17 22:55:49    693] addCustomLine AAA 83.700 424.900 105.300 424.900
[02/17 22:55:49    693] addCustomLine AAA 83.700 446.500 105.300 446.500
[02/17 22:55:49    693] addCustomLine AAA 105.300 424.900 105.300 446.500
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/kmem_instance/memory5_reg_42_, Center Move (119.700,424.900)->(109.700,414.100). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 108.900 414.100 108.900 435.700
[02/17 22:55:49    693] addCustomLine AAA 108.900 414.100 130.500 414.100
[02/17 22:55:49    693] addCustomLine AAA 108.900 435.700 130.500 435.700
[02/17 22:55:49    693] addCustomLine AAA 130.500 414.100 130.500 435.700
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/kmem_instance/memory5_reg_23_, Center Move (68.700,129.700)->(61.500,140.500). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 57.900 118.900 57.900 140.500
[02/17 22:55:49    693] addCustomLine AAA 57.900 118.900 79.500 118.900
[02/17 22:55:49    693] addCustomLine AAA 57.900 140.500 79.500 140.500
[02/17 22:55:49    693] addCustomLine AAA 79.500 118.900 79.500 140.500
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/kmem_instance/memory5_reg_20_, Center Move (39.500,131.500)->(37.500,142.300). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 28.700 120.700 28.700 142.300
[02/17 22:55:49    693] addCustomLine AAA 28.700 120.700 50.300 120.700
[02/17 22:55:49    693] addCustomLine AAA 28.700 142.300 50.300 142.300
[02/17 22:55:49    693] addCustomLine AAA 50.300 120.700 50.300 142.300
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/kmem_instance/memory5_reg_15_, Center Move (121.900,154.900)->(111.100,158.500). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 111.100 144.100 111.100 165.700
[02/17 22:55:49    693] addCustomLine AAA 111.100 144.100 132.700 144.100
[02/17 22:55:49    693] addCustomLine AAA 111.100 165.700 132.700 165.700
[02/17 22:55:49    693] addCustomLine AAA 132.700 144.100 132.700 165.700
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/kmem_instance/memory5_reg_13_, Center Move (24.900,131.500)->(29.100,142.300). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 14.100 120.700 14.100 142.300
[02/17 22:55:49    693] addCustomLine AAA 14.100 120.700 35.700 120.700
[02/17 22:55:49    693] addCustomLine AAA 14.100 142.300 35.700 142.300
[02/17 22:55:49    693] addCustomLine AAA 35.700 120.700 35.700 142.300
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/kmem_instance/memory5_reg_12_, Center Move (79.100,201.700)->(74.300,212.500). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 68.300 190.900 68.300 212.500
[02/17 22:55:49    693] addCustomLine AAA 68.300 190.900 89.900 190.900
[02/17 22:55:49    693] addCustomLine AAA 68.300 212.500 89.900 212.500
[02/17 22:55:49    693] addCustomLine AAA 89.900 190.900 89.900 212.500
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/kmem_instance/memory5_reg_11_, Center Move (123.100,144.100)->(112.300,151.300). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 112.300 133.300 112.300 154.900
[02/17 22:55:49    693] addCustomLine AAA 112.300 133.300 133.900 133.300
[02/17 22:55:49    693] addCustomLine AAA 112.300 154.900 133.900 154.900
[02/17 22:55:49    693] addCustomLine AAA 133.900 133.300 133.900 154.900
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/kmem_instance/memory5_reg_9_, Center Move (90.500,131.500)->(88.300,142.300). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 79.700 120.700 79.700 142.300
[02/17 22:55:49    693] addCustomLine AAA 79.700 120.700 101.300 120.700
[02/17 22:55:49    693] addCustomLine AAA 79.700 142.300 101.300 142.300
[02/17 22:55:49    693] addCustomLine AAA 101.300 120.700 101.300 142.300
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/kmem_instance/memory5_reg_7_, Center Move (120.700,138.700)->(109.900,145.900). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 109.900 127.900 109.900 149.500
[02/17 22:55:49    693] addCustomLine AAA 109.900 127.900 131.500 127.900
[02/17 22:55:49    693] addCustomLine AAA 109.900 149.500 131.500 149.500
[02/17 22:55:49    693] addCustomLine AAA 131.500 127.900 131.500 149.500
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/kmem_instance/memory5_reg_1_, Center Move (121.900,151.300)->(111.100,156.700). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 111.100 140.500 111.100 162.100
[02/17 22:55:49    693] addCustomLine AAA 111.100 140.500 132.700 140.500
[02/17 22:55:49    693] addCustomLine AAA 111.100 162.100 132.700 162.100
[02/17 22:55:49    693] addCustomLine AAA 132.700 140.500 132.700 162.100
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/kmem_instance/memory5_reg_0_, Center Move (87.100,435.700)->(82.900,424.900). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 76.300 424.900 76.300 446.500
[02/17 22:55:49    693] addCustomLine AAA 76.300 424.900 97.900 424.900
[02/17 22:55:49    693] addCustomLine AAA 76.300 446.500 97.900 446.500
[02/17 22:55:49    693] addCustomLine AAA 97.900 424.900 97.900 446.500
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/kmem_instance/memory6_reg_49_, Center Move (96.000,423.100)->(91.200,412.300). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 85.200 412.300 85.200 433.900
[02/17 22:55:49    693] addCustomLine AAA 85.200 412.300 106.800 412.300
[02/17 22:55:49    693] addCustomLine AAA 85.200 433.900 106.800 433.900
[02/17 22:55:49    693] addCustomLine AAA 106.800 412.300 106.800 433.900
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/kmem_instance/memory6_reg_23_, Center Move (54.800,127.900)->(52.800,138.700). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 44.000 117.100 44.000 138.700
[02/17 22:55:49    693] addCustomLine AAA 44.000 117.100 65.600 117.100
[02/17 22:55:49    693] addCustomLine AAA 44.000 138.700 65.600 138.700
[02/17 22:55:49    693] addCustomLine AAA 65.600 117.100 65.600 138.700
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/kmem_instance/memory6_reg_22_, Center Move (32.400,133.300)->(33.800,144.100). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 21.600 122.500 21.600 144.100
[02/17 22:55:49    693] addCustomLine AAA 21.600 122.500 43.200 122.500
[02/17 22:55:49    693] addCustomLine AAA 21.600 144.100 43.200 144.100
[02/17 22:55:49    693] addCustomLine AAA 43.200 122.500 43.200 144.100
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/kmem_instance/memory6_reg_20_, Center Move (30.000,131.500)->(33.000,142.300). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 19.200 120.700 19.200 142.300
[02/17 22:55:49    693] addCustomLine AAA 19.200 120.700 40.800 120.700
[02/17 22:55:49    693] addCustomLine AAA 19.200 142.300 40.800 142.300
[02/17 22:55:49    693] addCustomLine AAA 40.800 120.700 40.800 142.300
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/kmem_instance/memory6_reg_15_, Center Move (115.000,165.700)->(104.200,169.300). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 104.200 154.900 104.200 176.500
[02/17 22:55:49    693] addCustomLine AAA 104.200 154.900 125.800 154.900
[02/17 22:55:49    693] addCustomLine AAA 104.200 176.500 125.800 176.500
[02/17 22:55:49    693] addCustomLine AAA 125.800 154.900 125.800 176.500
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/kmem_instance/memory6_reg_4_, Center Move (17.400,405.100)->(28.200,405.100). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 6.600 394.300 6.600 415.900
[02/17 22:55:49    693] addCustomLine AAA 6.600 394.300 28.200 394.300
[02/17 22:55:49    693] addCustomLine AAA 6.600 415.900 28.200 415.900
[02/17 22:55:49    693] addCustomLine AAA 28.200 394.300 28.200 415.900
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/kmem_instance/memory1_reg_63_, Center Move (14.300,412.300)->(25.100,406.900). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 3.500 401.500 3.500 423.100
[02/17 22:55:49    693] addCustomLine AAA 3.500 401.500 25.100 401.500
[02/17 22:55:49    693] addCustomLine AAA 3.500 423.100 25.100 423.100
[02/17 22:55:49    693] addCustomLine AAA 25.100 401.500 25.100 423.100
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/kmem_instance/memory1_reg_23_, Center Move (55.100,129.700)->(50.700,140.500). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 44.300 118.900 44.300 140.500
[02/17 22:55:49    693] addCustomLine AAA 44.300 118.900 65.900 118.900
[02/17 22:55:49    693] addCustomLine AAA 44.300 140.500 65.900 140.500
[02/17 22:55:49    693] addCustomLine AAA 65.900 118.900 65.900 140.500
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/kmem_instance/memory1_reg_22_, Center Move (34.300,127.900)->(32.900,138.700). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 23.500 117.100 23.500 138.700
[02/17 22:55:49    693] addCustomLine AAA 23.500 117.100 45.100 117.100
[02/17 22:55:49    693] addCustomLine AAA 23.500 138.700 45.100 138.700
[02/17 22:55:49    693] addCustomLine AAA 45.100 117.100 45.100 138.700
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/kmem_instance/memory1_reg_20_, Center Move (31.700,126.100)->(32.500,136.900). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 20.900 115.300 20.900 136.900
[02/17 22:55:49    693] addCustomLine AAA 20.900 115.300 42.500 115.300
[02/17 22:55:49    693] addCustomLine AAA 20.900 136.900 42.500 136.900
[02/17 22:55:49    693] addCustomLine AAA 42.500 115.300 42.500 136.900
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/kmem_instance/memory1_reg_18_, Center Move (103.500,167.500)->(102.500,178.300). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 92.700 156.700 92.700 178.300
[02/17 22:55:49    693] addCustomLine AAA 92.700 156.700 114.300 156.700
[02/17 22:55:49    693] addCustomLine AAA 92.700 178.300 114.300 178.300
[02/17 22:55:49    693] addCustomLine AAA 114.300 156.700 114.300 178.300
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/kmem_instance/memory1_reg_13_, Center Move (12.100,136.900)->(21.500,147.700). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 1.300 126.100 1.300 147.700
[02/17 22:55:49    693] addCustomLine AAA 1.300 126.100 22.900 126.100
[02/17 22:55:49    693] addCustomLine AAA 1.300 147.700 22.900 147.700
[02/17 22:55:49    693] addCustomLine AAA 22.900 126.100 22.900 147.700
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/kmem_instance/memory1_reg_9_, Center Move (104.900,133.300)->(99.500,144.100). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 94.100 122.500 94.100 144.100
[02/17 22:55:49    693] addCustomLine AAA 94.100 122.500 115.700 122.500
[02/17 22:55:49    693] addCustomLine AAA 94.100 144.100 115.700 144.100
[02/17 22:55:49    693] addCustomLine AAA 115.700 122.500 115.700 144.100
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/kmem_instance/memory1_reg_5_, Center Move (48.300,127.900)->(47.500,138.700). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 37.500 117.100 37.500 138.700
[02/17 22:55:49    693] addCustomLine AAA 37.500 117.100 59.100 117.100
[02/17 22:55:49    693] addCustomLine AAA 37.500 138.700 59.100 138.700
[02/17 22:55:49    693] addCustomLine AAA 59.100 117.100 59.100 138.700
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/kmem_instance/memory1_reg_4_, Center Move (12.500,405.100)->(23.300,403.300). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 1.700 394.300 1.700 415.900
[02/17 22:55:49    693] addCustomLine AAA 1.700 394.300 23.300 394.300
[02/17 22:55:49    693] addCustomLine AAA 1.700 415.900 23.300 415.900
[02/17 22:55:49    693] addCustomLine AAA 23.300 394.300 23.300 415.900
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/kmem_instance/memory3_reg_63_, Center Move (27.300,433.900)->(33.100,423.100). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 16.500 423.100 16.500 444.700
[02/17 22:55:49    693] addCustomLine AAA 16.500 423.100 38.100 423.100
[02/17 22:55:49    693] addCustomLine AAA 16.500 444.700 38.100 444.700
[02/17 22:55:49    693] addCustomLine AAA 38.100 423.100 38.100 444.700
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/kmem_instance/memory3_reg_60_, Center Move (70.900,433.900)->(69.100,423.100). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 60.100 423.100 60.100 444.700
[02/17 22:55:49    693] addCustomLine AAA 60.100 423.100 81.700 423.100
[02/17 22:55:49    693] addCustomLine AAA 60.100 444.700 81.700 444.700
[02/17 22:55:49    693] addCustomLine AAA 81.700 423.100 81.700 444.700
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/kmem_instance/memory3_reg_57_, Center Move (69.900,439.300)->(66.700,428.500). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 59.100 428.500 59.100 450.100
[02/17 22:55:49    693] addCustomLine AAA 59.100 428.500 80.700 428.500
[02/17 22:55:49    693] addCustomLine AAA 59.100 450.100 80.700 450.100
[02/17 22:55:49    693] addCustomLine AAA 80.700 428.500 80.700 450.100
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/kmem_instance/memory3_reg_54_, Center Move (38.500,433.900)->(48.100,423.100). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 27.700 423.100 27.700 444.700
[02/17 22:55:49    693] addCustomLine AAA 27.700 423.100 49.300 423.100
[02/17 22:55:49    693] addCustomLine AAA 27.700 444.700 49.300 444.700
[02/17 22:55:49    693] addCustomLine AAA 49.300 423.100 49.300 444.700
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/kmem_instance/memory3_reg_49_, Center Move (101.900,432.100)->(98.700,421.300). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 91.100 421.300 91.100 442.900
[02/17 22:55:49    693] addCustomLine AAA 91.100 421.300 112.700 421.300
[02/17 22:55:49    693] addCustomLine AAA 91.100 442.900 112.700 442.900
[02/17 22:55:49    693] addCustomLine AAA 112.700 421.300 112.700 442.900
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/kmem_instance/memory3_reg_41_, Center Move (106.700,437.500)->(102.300,426.700). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 95.900 426.700 95.900 448.300
[02/17 22:55:49    693] addCustomLine AAA 95.900 426.700 117.500 426.700
[02/17 22:55:49    693] addCustomLine AAA 95.900 448.300 117.500 448.300
[02/17 22:55:49    693] addCustomLine AAA 117.500 426.700 117.500 448.300
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/kmem_instance/memory3_reg_0_, Center Move (77.100,435.700)->(71.700,424.900). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 66.300 424.900 66.300 446.500
[02/17 22:55:49    693] addCustomLine AAA 66.300 424.900 87.900 424.900
[02/17 22:55:49    693] addCustomLine AAA 66.300 446.500 87.900 446.500
[02/17 22:55:49    693] addCustomLine AAA 87.900 424.900 87.900 446.500
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/kmem_instance/memory4_reg_63_, Center Move (31.500,428.500)->(33.100,417.700). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 20.700 417.700 20.700 439.300
[02/17 22:55:49    693] addCustomLine AAA 20.700 417.700 42.300 417.700
[02/17 22:55:49    693] addCustomLine AAA 20.700 439.300 42.300 439.300
[02/17 22:55:49    693] addCustomLine AAA 42.300 417.700 42.300 439.300
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/kmem_instance/memory4_reg_60_, Center Move (72.500,428.500)->(69.300,417.700). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 61.700 417.700 61.700 439.300
[02/17 22:55:49    693] addCustomLine AAA 61.700 417.700 83.300 417.700
[02/17 22:55:49    693] addCustomLine AAA 61.700 439.300 83.300 439.300
[02/17 22:55:49    693] addCustomLine AAA 83.300 417.700 83.300 439.300
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/kmem_instance/memory4_reg_57_, Center Move (68.300,428.500)->(65.700,417.700). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 57.500 417.700 57.500 439.300
[02/17 22:55:49    693] addCustomLine AAA 57.500 417.700 79.100 417.700
[02/17 22:55:49    693] addCustomLine AAA 57.500 439.300 79.100 439.300
[02/17 22:55:49    693] addCustomLine AAA 79.100 417.700 79.100 439.300
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/kmem_instance/memory4_reg_54_, Center Move (38.900,430.300)->(46.700,419.500). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 28.100 419.500 28.100 441.100
[02/17 22:55:49    693] addCustomLine AAA 28.100 419.500 49.700 419.500
[02/17 22:55:49    693] addCustomLine AAA 28.100 441.100 49.700 441.100
[02/17 22:55:49    693] addCustomLine AAA 49.700 419.500 49.700 441.100
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/kmem_instance/Q_reg_43_, Center Move (121.400,387.100)->(110.600,381.700). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 110.600 376.300 110.600 397.900
[02/17 22:55:49    693] addCustomLine AAA 110.600 376.300 132.200 376.300
[02/17 22:55:49    693] addCustomLine AAA 110.600 397.900 132.200 397.900
[02/17 22:55:49    693] addCustomLine AAA 132.200 376.300 132.200 397.900
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/kmem_instance/memory4_reg_42_, Center Move (109.900,428.500)->(104.300,417.700). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 99.100 417.700 99.100 439.300
[02/17 22:55:49    693] addCustomLine AAA 99.100 417.700 120.700 417.700
[02/17 22:55:49    693] addCustomLine AAA 99.100 439.300 120.700 439.300
[02/17 22:55:49    693] addCustomLine AAA 120.700 417.700 120.700 439.300
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/kmem_instance/Q_reg_42_, Center Move (120.800,388.900)->(110.000,383.500). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 110.000 378.100 110.000 399.700
[02/17 22:55:49    693] addCustomLine AAA 110.000 378.100 131.600 378.100
[02/17 22:55:49    693] addCustomLine AAA 110.000 399.700 131.600 399.700
[02/17 22:55:49    693] addCustomLine AAA 131.600 378.100 131.600 399.700
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/kmem_instance/Q_reg_41_, Center Move (121.400,394.300)->(110.600,387.100). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 110.600 383.500 110.600 405.100
[02/17 22:55:49    693] addCustomLine AAA 110.600 383.500 132.200 383.500
[02/17 22:55:49    693] addCustomLine AAA 110.600 405.100 132.200 405.100
[02/17 22:55:49    693] addCustomLine AAA 132.200 383.500 132.200 405.100
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/kmem_instance/Q_reg_40_, Center Move (121.000,390.700)->(110.200,385.300). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 110.200 379.900 110.200 401.500
[02/17 22:55:49    693] addCustomLine AAA 110.200 379.900 131.800 379.900
[02/17 22:55:49    693] addCustomLine AAA 110.200 401.500 131.800 401.500
[02/17 22:55:49    693] addCustomLine AAA 131.800 379.900 131.800 401.500
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/kmem_instance/memory4_reg_22_, Center Move (27.900,138.700)->(30.700,149.500). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 17.100 127.900 17.100 149.500
[02/17 22:55:49    693] addCustomLine AAA 17.100 127.900 38.700 127.900
[02/17 22:55:49    693] addCustomLine AAA 17.100 149.500 38.700 149.500
[02/17 22:55:49    693] addCustomLine AAA 38.700 127.900 38.700 149.500
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/kmem_instance/Q_reg_22_, Center Move (37.600,149.500)->(38.400,160.300). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 26.800 138.700 26.800 160.300
[02/17 22:55:49    693] addCustomLine AAA 26.800 138.700 48.400 138.700
[02/17 22:55:49    693] addCustomLine AAA 26.800 160.300 48.400 160.300
[02/17 22:55:49    693] addCustomLine AAA 48.400 138.700 48.400 160.300
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/kmem_instance/Q_reg_13_, Center Move (22.200,142.300)->(26.800,153.100). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 11.400 131.500 11.400 153.100
[02/17 22:55:49    693] addCustomLine AAA 11.400 131.500 33.000 131.500
[02/17 22:55:49    693] addCustomLine AAA 11.400 153.100 33.000 153.100
[02/17 22:55:49    693] addCustomLine AAA 33.000 131.500 33.000 153.100
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/kmem_instance/memory4_reg_0_, Center Move (78.100,428.500)->(72.500,417.700). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 67.300 417.700 67.300 439.300
[02/17 22:55:49    693] addCustomLine AAA 67.300 417.700 88.900 417.700
[02/17 22:55:49    693] addCustomLine AAA 67.300 439.300 88.900 439.300
[02/17 22:55:49    693] addCustomLine AAA 88.900 417.700 88.900 439.300
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/psum_mem_instance/memory2_reg_147_, Center Move (401.100,25.300)->(390.300,32.500). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 390.300 14.500 390.300 36.100
[02/17 22:55:49    693] addCustomLine AAA 390.300 14.500 411.900 14.500
[02/17 22:55:49    693] addCustomLine AAA 390.300 36.100 411.900 36.100
[02/17 22:55:49    693] addCustomLine AAA 411.900 14.500 411.900 36.100
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/psum_mem_instance/memory2_reg_141_, Center Move (402.300,41.500)->(391.500,39.700). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 391.500 30.700 391.500 52.300
[02/17 22:55:49    693] addCustomLine AAA 391.500 30.700 413.100 30.700
[02/17 22:55:49    693] addCustomLine AAA 391.500 52.300 413.100 52.300
[02/17 22:55:49    693] addCustomLine AAA 413.100 30.700 413.100 52.300
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/psum_mem_instance/memory2_reg_119_, Center Move (274.300,37.900)->(275.700,48.700). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 263.500 27.100 263.500 48.700
[02/17 22:55:49    693] addCustomLine AAA 263.500 27.100 285.100 27.100
[02/17 22:55:49    693] addCustomLine AAA 263.500 48.700 285.100 48.700
[02/17 22:55:49    693] addCustomLine AAA 285.100 27.100 285.100 48.700
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/psum_mem_instance/memory2_reg_85_, Center Move (238.900,46.900)->(231.900,57.700). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 228.100 36.100 228.100 57.700
[02/17 22:55:49    693] addCustomLine AAA 228.100 36.100 249.700 36.100
[02/17 22:55:49    693] addCustomLine AAA 228.100 57.700 249.700 57.700
[02/17 22:55:49    693] addCustomLine AAA 249.700 36.100 249.700 57.700
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/psum_mem_instance/memory2_reg_69_, Center Move (282.700,162.100)->(282.300,151.300). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 271.900 151.300 271.900 172.900
[02/17 22:55:49    693] addCustomLine AAA 271.900 151.300 293.500 151.300
[02/17 22:55:49    693] addCustomLine AAA 271.900 172.900 293.500 172.900
[02/17 22:55:49    693] addCustomLine AAA 293.500 151.300 293.500 172.900
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/psum_mem_instance/memory2_reg_26_, Center Move (183.900,142.300)->(194.700,135.100). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 173.100 131.500 173.100 153.100
[02/17 22:55:49    693] addCustomLine AAA 173.100 131.500 194.700 131.500
[02/17 22:55:49    693] addCustomLine AAA 173.100 153.100 194.700 153.100
[02/17 22:55:49    693] addCustomLine AAA 194.700 131.500 194.700 153.100
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/psum_mem_instance/memory2_reg_22_, Center Move (173.300,41.500)->(179.500,52.300). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 162.500 30.700 162.500 52.300
[02/17 22:55:49    693] addCustomLine AAA 162.500 30.700 184.100 30.700
[02/17 22:55:49    693] addCustomLine AAA 162.500 52.300 184.100 52.300
[02/17 22:55:49    693] addCustomLine AAA 184.100 30.700 184.100 52.300
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/psum_mem_instance/memory2_reg_6_, Center Move (101.500,39.700)->(95.100,50.500). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 90.700 28.900 90.700 50.500
[02/17 22:55:49    693] addCustomLine AAA 90.700 28.900 112.300 28.900
[02/17 22:55:49    693] addCustomLine AAA 90.700 50.500 112.300 50.500
[02/17 22:55:49    693] addCustomLine AAA 112.300 28.900 112.300 50.500
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/psum_mem_instance/memory2_reg_0_, Center Move (26.500,63.100)->(37.300,61.300). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 15.700 52.300 15.700 73.900
[02/17 22:55:49    693] addCustomLine AAA 15.700 52.300 37.300 52.300
[02/17 22:55:49    693] addCustomLine AAA 15.700 73.900 37.300 73.900
[02/17 22:55:49    693] addCustomLine AAA 37.300 52.300 37.300 73.900
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/psum_mem_instance/memory0_reg_159_, Center Move (397.200,43.300)->(386.400,41.500). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 386.400 32.500 386.400 54.100
[02/17 22:55:49    693] addCustomLine AAA 386.400 32.500 408.000 32.500
[02/17 22:55:49    693] addCustomLine AAA 386.400 54.100 408.000 54.100
[02/17 22:55:49    693] addCustomLine AAA 408.000 32.500 408.000 54.100
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/psum_mem_instance/memory0_reg_154_, Center Move (397.400,55.900)->(386.600,57.700). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 386.600 45.100 386.600 66.700
[02/17 22:55:49    693] addCustomLine AAA 386.600 45.100 408.200 45.100
[02/17 22:55:49    693] addCustomLine AAA 386.600 66.700 408.200 66.700
[02/17 22:55:49    693] addCustomLine AAA 408.200 45.100 408.200 66.700
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/psum_mem_instance/memory0_reg_127_, Center Move (270.600,27.100)->(274.200,37.900). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 259.800 16.300 259.800 37.900
[02/17 22:55:49    693] addCustomLine AAA 259.800 16.300 281.400 16.300
[02/17 22:55:49    693] addCustomLine AAA 259.800 37.900 281.400 37.900
[02/17 22:55:49    693] addCustomLine AAA 281.400 16.300 281.400 37.900
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/psum_mem_instance/memory0_reg_119_, Center Move (269.000,36.100)->(273.600,46.900). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 258.200 25.300 258.200 46.900
[02/17 22:55:49    693] addCustomLine AAA 258.200 25.300 279.800 25.300
[02/17 22:55:49    693] addCustomLine AAA 258.200 46.900 279.800 46.900
[02/17 22:55:49    693] addCustomLine AAA 279.800 25.300 279.800 46.900
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/psum_mem_instance/memory0_reg_85_, Center Move (233.000,46.900)->(227.800,57.700). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 222.200 36.100 222.200 57.700
[02/17 22:55:49    693] addCustomLine AAA 222.200 36.100 243.800 36.100
[02/17 22:55:49    693] addCustomLine AAA 222.200 57.700 243.800 57.700
[02/17 22:55:49    693] addCustomLine AAA 243.800 36.100 243.800 57.700
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/psum_mem_instance/memory0_reg_68_, Center Move (277.000,81.100)->(276.200,91.900). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 266.200 70.300 266.200 91.900
[02/17 22:55:49    693] addCustomLine AAA 266.200 70.300 287.800 70.300
[02/17 22:55:49    693] addCustomLine AAA 266.200 91.900 287.800 91.900
[02/17 22:55:49    693] addCustomLine AAA 287.800 70.300 287.800 91.900
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/psum_mem_instance/memory0_reg_56_, Center Move (136.400,46.900)->(134.200,57.700). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 125.600 36.100 125.600 57.700
[02/17 22:55:49    693] addCustomLine AAA 125.600 36.100 147.200 36.100
[02/17 22:55:49    693] addCustomLine AAA 125.600 57.700 147.200 57.700
[02/17 22:55:49    693] addCustomLine AAA 147.200 36.100 147.200 57.700
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/psum_mem_instance/memory0_reg_41_, Center Move (170.200,129.700)->(176.000,118.900). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 159.400 118.900 159.400 140.500
[02/17 22:55:49    693] addCustomLine AAA 159.400 118.900 181.000 118.900
[02/17 22:55:49    693] addCustomLine AAA 159.400 140.500 181.000 140.500
[02/17 22:55:49    693] addCustomLine AAA 181.000 118.900 181.000 140.500
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/psum_mem_instance/memory0_reg_19_, Center Move (79.400,36.100)->(81.000,46.900). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 68.600 25.300 68.600 46.900
[02/17 22:55:49    693] addCustomLine AAA 68.600 25.300 90.200 25.300
[02/17 22:55:49    693] addCustomLine AAA 68.600 46.900 90.200 46.900
[02/17 22:55:49    693] addCustomLine AAA 90.200 25.300 90.200 46.900
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/psum_mem_instance/memory0_reg_7_, Center Move (94.200,37.900)->(88.400,48.700). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 83.400 27.100 83.400 48.700
[02/17 22:55:49    693] addCustomLine AAA 83.400 27.100 105.000 27.100
[02/17 22:55:49    693] addCustomLine AAA 83.400 48.700 105.000 48.700
[02/17 22:55:49    693] addCustomLine AAA 105.000 27.100 105.000 48.700
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/psum_mem_instance/memory7_reg_157_, Center Move (322.700,21.700)->(323.100,32.500). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 311.900 10.900 311.900 32.500
[02/17 22:55:49    693] addCustomLine AAA 311.900 10.900 333.500 10.900
[02/17 22:55:49    693] addCustomLine AAA 311.900 32.500 333.500 32.500
[02/17 22:55:49    693] addCustomLine AAA 333.500 10.900 333.500 32.500
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/psum_mem_instance/memory7_reg_155_, Center Move (314.700,23.500)->(319.900,34.300). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 303.900 12.700 303.900 34.300
[02/17 22:55:49    693] addCustomLine AAA 303.900 12.700 325.500 12.700
[02/17 22:55:49    693] addCustomLine AAA 303.900 34.300 325.500 34.300
[02/17 22:55:49    693] addCustomLine AAA 325.500 12.700 325.500 34.300
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/psum_mem_instance/memory7_reg_144_, Center Move (363.900,16.300)->(362.300,27.100). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 353.100 5.500 353.100 27.100
[02/17 22:55:49    693] addCustomLine AAA 353.100 5.500 374.700 5.500
[02/17 22:55:49    693] addCustomLine AAA 353.100 27.100 374.700 27.100
[02/17 22:55:49    693] addCustomLine AAA 374.700 5.500 374.700 27.100
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/psum_mem_instance/memory7_reg_127_, Center Move (256.500,30.700)->(267.300,39.700). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 245.700 19.900 245.700 41.500
[02/17 22:55:49    693] addCustomLine AAA 245.700 19.900 267.300 19.900
[02/17 22:55:49    693] addCustomLine AAA 245.700 41.500 267.300 41.500
[02/17 22:55:49    693] addCustomLine AAA 267.300 19.900 267.300 41.500
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/psum_mem_instance/memory7_reg_124_, Center Move (359.500,14.500)->(358.300,25.300). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 348.700 3.700 348.700 25.300
[02/17 22:55:49    693] addCustomLine AAA 348.700 3.700 370.300 3.700
[02/17 22:55:49    693] addCustomLine AAA 348.700 25.300 370.300 25.300
[02/17 22:55:49    693] addCustomLine AAA 370.300 3.700 370.300 25.300
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/psum_mem_instance/memory7_reg_104_, Center Move (341.300,19.900)->(340.900,30.700). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 330.500 9.100 330.500 30.700
[02/17 22:55:49    693] addCustomLine AAA 330.500 9.100 352.100 9.100
[02/17 22:55:49    693] addCustomLine AAA 330.500 30.700 352.100 30.700
[02/17 22:55:49    693] addCustomLine AAA 352.100 9.100 352.100 30.700
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/psum_mem_instance/memory7_reg_101_, Center Move (345.700,18.100)->(344.500,28.900). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 334.900 7.300 334.900 28.900
[02/17 22:55:49    693] addCustomLine AAA 334.900 7.300 356.500 7.300
[02/17 22:55:49    693] addCustomLine AAA 334.900 28.900 356.500 28.900
[02/17 22:55:49    693] addCustomLine AAA 356.500 7.300 356.500 28.900
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/psum_mem_instance/memory7_reg_100_, Center Move (352.900,18.100)->(348.900,28.900). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 342.100 7.300 342.100 28.900
[02/17 22:55:49    693] addCustomLine AAA 342.100 7.300 363.700 7.300
[02/17 22:55:49    693] addCustomLine AAA 342.100 28.900 363.700 28.900
[02/17 22:55:49    693] addCustomLine AAA 363.700 7.300 363.700 28.900
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/psum_mem_instance/memory7_reg_75_, Center Move (309.700,169.300)->(304.500,158.500). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 298.900 158.500 298.900 180.100
[02/17 22:55:49    693] addCustomLine AAA 298.900 158.500 320.500 158.500
[02/17 22:55:49    693] addCustomLine AAA 298.900 180.100 320.500 180.100
[02/17 22:55:49    693] addCustomLine AAA 320.500 158.500 320.500 180.100
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/psum_mem_instance/memory7_reg_67_, Center Move (299.100,171.100)->(300.100,160.300). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 288.300 160.300 288.300 181.900
[02/17 22:55:49    693] addCustomLine AAA 288.300 160.300 309.900 160.300
[02/17 22:55:49    693] addCustomLine AAA 288.300 181.900 309.900 181.900
[02/17 22:55:49    693] addCustomLine AAA 309.900 160.300 309.900 181.900
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/psum_mem_instance/memory7_reg_62_, Center Move (320.500,165.700)->(309.700,158.500). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 309.700 154.900 309.700 176.500
[02/17 22:55:49    693] addCustomLine AAA 309.700 154.900 331.300 154.900
[02/17 22:55:49    693] addCustomLine AAA 309.700 176.500 331.300 176.500
[02/17 22:55:49    693] addCustomLine AAA 331.300 154.900 331.300 176.500
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/psum_mem_instance/memory7_reg_57_, Center Move (126.500,127.900)->(128.700,117.100). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 115.700 117.100 115.700 138.700
[02/17 22:55:49    693] addCustomLine AAA 115.700 117.100 137.300 117.100
[02/17 22:55:49    693] addCustomLine AAA 115.700 138.700 137.300 138.700
[02/17 22:55:49    693] addCustomLine AAA 137.300 117.100 137.300 138.700
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/psum_mem_instance/memory7_reg_56_, Center Move (137.300,43.300)->(133.500,54.100). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 126.500 32.500 126.500 54.100
[02/17 22:55:49    693] addCustomLine AAA 126.500 32.500 148.100 32.500
[02/17 22:55:49    693] addCustomLine AAA 126.500 54.100 148.100 54.100
[02/17 22:55:49    693] addCustomLine AAA 148.100 32.500 148.100 54.100
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/psum_mem_instance/memory7_reg_52_, Center Move (157.700,45.100)->(151.900,55.900). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 146.900 34.300 146.900 55.900
[02/17 22:55:49    693] addCustomLine AAA 146.900 34.300 168.500 34.300
[02/17 22:55:49    693] addCustomLine AAA 146.900 55.900 168.500 55.900
[02/17 22:55:49    693] addCustomLine AAA 168.500 34.300 168.500 55.900
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/psum_mem_instance/memory7_reg_41_, Center Move (176.900,133.300)->(184.900,122.500). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 166.100 122.500 166.100 144.100
[02/17 22:55:49    693] addCustomLine AAA 166.100 122.500 187.700 122.500
[02/17 22:55:49    693] addCustomLine AAA 166.100 144.100 187.700 144.100
[02/17 22:55:49    693] addCustomLine AAA 187.700 122.500 187.700 144.100
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/psum_mem_instance/memory7_reg_19_, Center Move (74.500,28.900)->(79.900,39.700). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 63.700 18.100 63.700 39.700
[02/17 22:55:49    693] addCustomLine AAA 63.700 18.100 85.300 18.100
[02/17 22:55:49    693] addCustomLine AAA 63.700 39.700 85.300 39.700
[02/17 22:55:49    693] addCustomLine AAA 85.300 18.100 85.300 39.700
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/psum_mem_instance/memory7_reg_17_, Center Move (39.700,28.900)->(46.700,39.700). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 28.900 18.100 28.900 39.700
[02/17 22:55:49    693] addCustomLine AAA 28.900 18.100 50.500 18.100
[02/17 22:55:49    693] addCustomLine AAA 28.900 39.700 50.500 39.700
[02/17 22:55:49    693] addCustomLine AAA 50.500 18.100 50.500 39.700
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/psum_mem_instance/memory7_reg_12_, Center Move (54.500,28.900)->(59.500,39.700). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 43.700 18.100 43.700 39.700
[02/17 22:55:49    693] addCustomLine AAA 43.700 18.100 65.300 18.100
[02/17 22:55:49    693] addCustomLine AAA 43.700 39.700 65.300 39.700
[02/17 22:55:49    693] addCustomLine AAA 65.300 18.100 65.300 39.700
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/psum_mem_instance/memory7_reg_11_, Center Move (46.300,28.900)->(50.500,39.700). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 35.500 18.100 35.500 39.700
[02/17 22:55:49    693] addCustomLine AAA 35.500 18.100 57.100 18.100
[02/17 22:55:49    693] addCustomLine AAA 35.500 39.700 57.100 39.700
[02/17 22:55:49    693] addCustomLine AAA 57.100 18.100 57.100 39.700
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/psum_mem_instance/memory7_reg_7_, Center Move (92.300,34.300)->(87.900,45.100). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 81.500 23.500 81.500 45.100
[02/17 22:55:49    693] addCustomLine AAA 81.500 23.500 103.100 23.500
[02/17 22:55:49    693] addCustomLine AAA 81.500 45.100 103.100 45.100
[02/17 22:55:49    693] addCustomLine AAA 103.100 23.500 103.100 45.100
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/psum_mem_instance/memory7_reg_6_, Center Move (118.300,45.100)->(107.500,54.100). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 107.500 34.300 107.500 55.900
[02/17 22:55:49    693] addCustomLine AAA 107.500 34.300 129.100 34.300
[02/17 22:55:49    693] addCustomLine AAA 107.500 55.900 129.100 55.900
[02/17 22:55:49    693] addCustomLine AAA 129.100 34.300 129.100 55.900
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/psum_mem_instance/memory7_reg_4_, Center Move (64.300,27.100)->(69.500,37.900). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 53.500 16.300 53.500 37.900
[02/17 22:55:49    693] addCustomLine AAA 53.500 16.300 75.100 16.300
[02/17 22:55:49    693] addCustomLine AAA 53.500 37.900 75.100 37.900
[02/17 22:55:49    693] addCustomLine AAA 75.100 16.300 75.100 37.900
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/psum_mem_instance/memory7_reg_1_, Center Move (29.900,32.500)->(40.700,43.300). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 19.100 21.700 19.100 43.300
[02/17 22:55:49    693] addCustomLine AAA 19.100 21.700 40.700 21.700
[02/17 22:55:49    693] addCustomLine AAA 19.100 43.300 40.700 43.300
[02/17 22:55:49    693] addCustomLine AAA 40.700 21.700 40.700 43.300
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/psum_mem_instance/memory7_reg_0_, Center Move (24.500,43.300)->(35.300,50.500). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 13.700 32.500 13.700 54.100
[02/17 22:55:49    693] addCustomLine AAA 13.700 32.500 35.300 32.500
[02/17 22:55:49    693] addCustomLine AAA 13.700 54.100 35.300 54.100
[02/17 22:55:49    693] addCustomLine AAA 35.300 32.500 35.300 54.100
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/psum_mem_instance/memory5_reg_159_, Center Move (380.900,14.500)->(376.300,25.300). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 370.100 3.700 370.100 25.300
[02/17 22:55:49    693] addCustomLine AAA 370.100 3.700 391.700 3.700
[02/17 22:55:49    693] addCustomLine AAA 370.100 25.300 391.700 25.300
[02/17 22:55:49    693] addCustomLine AAA 391.700 3.700 391.700 25.300
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/psum_mem_instance/memory5_reg_150_, Center Move (369.500,14.500)->(366.500,25.300). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 358.700 3.700 358.700 25.300
[02/17 22:55:49    693] addCustomLine AAA 358.700 3.700 380.300 3.700
[02/17 22:55:49    693] addCustomLine AAA 358.700 25.300 380.300 25.300
[02/17 22:55:49    693] addCustomLine AAA 380.300 3.700 380.300 25.300
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/psum_mem_instance/memory5_reg_147_, Center Move (386.100,14.500)->(379.500,25.300). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 375.300 3.700 375.300 25.300
[02/17 22:55:49    693] addCustomLine AAA 375.300 3.700 396.900 3.700
[02/17 22:55:49    693] addCustomLine AAA 375.300 25.300 396.900 25.300
[02/17 22:55:49    693] addCustomLine AAA 396.900 3.700 396.900 25.300
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/psum_mem_instance/memory5_reg_144_, Center Move (365.300,14.500)->(362.100,25.300). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 354.500 3.700 354.500 25.300
[02/17 22:55:49    693] addCustomLine AAA 354.500 3.700 376.100 3.700
[02/17 22:55:49    693] addCustomLine AAA 354.500 25.300 376.100 25.300
[02/17 22:55:49    693] addCustomLine AAA 376.100 3.700 376.100 25.300
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/psum_mem_instance/memory5_reg_143_, Center Move (375.300,14.500)->(372.300,25.300). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 364.500 3.700 364.500 25.300
[02/17 22:55:49    693] addCustomLine AAA 364.500 3.700 386.100 3.700
[02/17 22:55:49    693] addCustomLine AAA 364.500 25.300 386.100 25.300
[02/17 22:55:49    693] addCustomLine AAA 386.100 3.700 386.100 25.300
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/psum_mem_instance/memory5_reg_142_, Center Move (290.700,23.500)->(295.900,34.300). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 279.900 12.700 279.900 34.300
[02/17 22:55:49    693] addCustomLine AAA 279.900 12.700 301.500 12.700
[02/17 22:55:49    693] addCustomLine AAA 279.900 34.300 301.500 34.300
[02/17 22:55:49    693] addCustomLine AAA 301.500 12.700 301.500 34.300
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/psum_mem_instance/memory5_reg_135_, Center Move (289.900,171.100)->(291.100,160.300). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 279.100 160.300 279.100 181.900
[02/17 22:55:49    693] addCustomLine AAA 279.100 160.300 300.700 160.300
[02/17 22:55:49    693] addCustomLine AAA 279.100 181.900 300.700 181.900
[02/17 22:55:49    693] addCustomLine AAA 300.700 160.300 300.700 181.900
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/psum_mem_instance/memory5_reg_132_, Center Move (296.500,25.300)->(297.900,36.100). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 285.700 14.500 285.700 36.100
[02/17 22:55:49    693] addCustomLine AAA 285.700 14.500 307.300 14.500
[02/17 22:55:49    693] addCustomLine AAA 285.700 36.100 307.300 36.100
[02/17 22:55:49    693] addCustomLine AAA 307.300 14.500 307.300 36.100
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/psum_mem_instance/memory5_reg_127_, Center Move (264.100,27.100)->(269.700,37.900). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 253.300 16.300 253.300 37.900
[02/17 22:55:49    693] addCustomLine AAA 253.300 16.300 274.900 16.300
[02/17 22:55:49    693] addCustomLine AAA 253.300 37.900 274.900 37.900
[02/17 22:55:49    693] addCustomLine AAA 274.900 16.300 274.900 37.900
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/psum_mem_instance/memory5_reg_124_, Center Move (356.300,16.300)->(357.500,27.100). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 345.500 5.500 345.500 27.100
[02/17 22:55:49    693] addCustomLine AAA 345.500 5.500 367.100 5.500
[02/17 22:55:49    693] addCustomLine AAA 345.500 27.100 367.100 27.100
[02/17 22:55:49    693] addCustomLine AAA 367.100 5.500 367.100 27.100
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/psum_mem_instance/memory5_reg_123_, Center Move (317.700,84.700)->(315.500,73.900). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 306.900 73.900 306.900 95.500
[02/17 22:55:49    693] addCustomLine AAA 306.900 73.900 328.500 73.900
[02/17 22:55:49    693] addCustomLine AAA 306.900 95.500 328.500 95.500
[02/17 22:55:49    693] addCustomLine AAA 328.500 73.900 328.500 95.500
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/psum_mem_instance/memory5_reg_118_, Center Move (303.300,21.700)->(306.500,32.500). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 292.500 10.900 292.500 32.500
[02/17 22:55:49    693] addCustomLine AAA 292.500 10.900 314.100 10.900
[02/17 22:55:49    693] addCustomLine AAA 292.500 32.500 314.100 32.500
[02/17 22:55:49    693] addCustomLine AAA 314.100 10.900 314.100 32.500
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/psum_mem_instance/memory5_reg_62_, Center Move (317.700,169.300)->(306.900,162.100). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 306.900 158.500 306.900 180.100
[02/17 22:55:49    693] addCustomLine AAA 306.900 158.500 328.500 158.500
[02/17 22:55:49    693] addCustomLine AAA 306.900 180.100 328.500 180.100
[02/17 22:55:49    693] addCustomLine AAA 328.500 158.500 328.500 180.100
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/psum_mem_instance/memory5_reg_59_, Center Move (115.300,106.300)->(126.100,100.900). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 104.500 95.500 104.500 117.100
[02/17 22:55:49    693] addCustomLine AAA 104.500 95.500 126.100 95.500
[02/17 22:55:49    693] addCustomLine AAA 104.500 117.100 126.100 117.100
[02/17 22:55:49    693] addCustomLine AAA 126.100 95.500 126.100 117.100
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/psum_mem_instance/memory5_reg_56_, Center Move (131.900,41.500)->(132.100,52.300). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 121.100 30.700 121.100 52.300
[02/17 22:55:49    693] addCustomLine AAA 121.100 30.700 142.700 30.700
[02/17 22:55:49    693] addCustomLine AAA 121.100 52.300 142.700 52.300
[02/17 22:55:49    693] addCustomLine AAA 142.700 30.700 142.700 52.300
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/psum_mem_instance/memory5_reg_55_, Center Move (165.500,126.100)->(165.300,115.300). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 154.700 115.300 154.700 136.900
[02/17 22:55:49    693] addCustomLine AAA 154.700 115.300 176.300 115.300
[02/17 22:55:49    693] addCustomLine AAA 154.700 136.900 176.300 136.900
[02/17 22:55:49    693] addCustomLine AAA 176.300 115.300 176.300 136.900
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/psum_mem_instance/memory5_reg_54_, Center Move (160.900,127.900)->(162.700,117.100). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 150.100 117.100 150.100 138.700
[02/17 22:55:49    693] addCustomLine AAA 150.100 117.100 171.700 117.100
[02/17 22:55:49    693] addCustomLine AAA 150.100 138.700 171.700 138.700
[02/17 22:55:49    693] addCustomLine AAA 171.700 117.100 171.700 138.700
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/psum_mem_instance/memory5_reg_53_, Center Move (118.700,124.300)->(124.500,113.500). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 107.900 113.500 107.900 135.100
[02/17 22:55:49    693] addCustomLine AAA 107.900 113.500 129.500 113.500
[02/17 22:55:49    693] addCustomLine AAA 107.900 135.100 129.500 135.100
[02/17 22:55:49    693] addCustomLine AAA 129.500 113.500 129.500 135.100
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/psum_mem_instance/memory5_reg_49_, Center Move (144.100,45.100)->(145.100,55.900). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 133.300 34.300 133.300 55.900
[02/17 22:55:49    693] addCustomLine AAA 133.300 34.300 154.900 34.300
[02/17 22:55:49    693] addCustomLine AAA 133.300 55.900 154.900 55.900
[02/17 22:55:49    693] addCustomLine AAA 154.900 34.300 154.900 55.900
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/psum_mem_instance/memory5_reg_41_, Center Move (170.500,127.900)->(177.700,117.100). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 159.700 117.100 159.700 138.700
[02/17 22:55:49    693] addCustomLine AAA 159.700 117.100 181.300 117.100
[02/17 22:55:49    693] addCustomLine AAA 159.700 138.700 181.300 138.700
[02/17 22:55:49    693] addCustomLine AAA 181.300 117.100 181.300 138.700
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/psum_mem_instance/memory5_reg_40_, Center Move (124.700,41.500)->(128.300,52.300). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 113.900 30.700 113.900 52.300
[02/17 22:55:49    693] addCustomLine AAA 113.900 30.700 135.500 30.700
[02/17 22:55:49    693] addCustomLine AAA 113.900 52.300 135.500 52.300
[02/17 22:55:49    693] addCustomLine AAA 135.500 30.700 135.500 52.300
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/psum_mem_instance/memory5_reg_19_, Center Move (81.700,30.700)->(79.500,41.500). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 70.900 19.900 70.900 41.500
[02/17 22:55:49    693] addCustomLine AAA 70.900 19.900 92.500 19.900
[02/17 22:55:49    693] addCustomLine AAA 70.900 41.500 92.500 41.500
[02/17 22:55:49    693] addCustomLine AAA 92.500 19.900 92.500 41.500
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/psum_mem_instance/memory5_reg_17_, Center Move (36.900,32.500)->(45.100,43.300). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 26.100 21.700 26.100 43.300
[02/17 22:55:49    693] addCustomLine AAA 26.100 21.700 47.700 21.700
[02/17 22:55:49    693] addCustomLine AAA 26.100 43.300 47.700 43.300
[02/17 22:55:49    693] addCustomLine AAA 47.700 21.700 47.700 43.300
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/psum_mem_instance/memory5_reg_12_, Center Move (57.900,32.500)->(58.900,43.300). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 47.100 21.700 47.100 43.300
[02/17 22:55:49    693] addCustomLine AAA 47.100 21.700 68.700 21.700
[02/17 22:55:49    693] addCustomLine AAA 47.100 43.300 68.700 43.300
[02/17 22:55:49    693] addCustomLine AAA 68.700 21.700 68.700 43.300
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/psum_mem_instance/memory5_reg_11_, Center Move (50.100,34.300)->(51.900,45.100). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 39.300 23.500 39.300 45.100
[02/17 22:55:49    693] addCustomLine AAA 39.300 23.500 60.900 23.500
[02/17 22:55:49    693] addCustomLine AAA 39.300 45.100 60.900 45.100
[02/17 22:55:49    693] addCustomLine AAA 60.900 23.500 60.900 45.100
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/psum_mem_instance/memory5_reg_7_, Center Move (84.500,39.700)->(88.700,50.500). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 73.700 28.900 73.700 50.500
[02/17 22:55:49    693] addCustomLine AAA 73.700 28.900 95.300 28.900
[02/17 22:55:49    693] addCustomLine AAA 73.700 50.500 95.300 50.500
[02/17 22:55:49    693] addCustomLine AAA 95.300 28.900 95.300 50.500
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/psum_mem_instance/memory5_reg_6_, Center Move (113.300,39.700)->(106.300,50.500). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 102.500 28.900 102.500 50.500
[02/17 22:55:49    693] addCustomLine AAA 102.500 28.900 124.100 28.900
[02/17 22:55:49    693] addCustomLine AAA 102.500 50.500 124.100 50.500
[02/17 22:55:49    693] addCustomLine AAA 124.100 28.900 124.100 50.500
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/psum_mem_instance/memory5_reg_4_, Center Move (69.100,32.500)->(69.300,43.300). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 58.300 21.700 58.300 43.300
[02/17 22:55:49    693] addCustomLine AAA 58.300 21.700 79.900 21.700
[02/17 22:55:49    693] addCustomLine AAA 58.300 43.300 79.900 43.300
[02/17 22:55:49    693] addCustomLine AAA 79.900 21.700 79.900 43.300
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/psum_mem_instance/memory5_reg_3_, Center Move (78.500,37.900)->(80.700,48.700). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 67.700 27.100 67.700 48.700
[02/17 22:55:49    693] addCustomLine AAA 67.700 27.100 89.300 27.100
[02/17 22:55:49    693] addCustomLine AAA 67.700 48.700 89.300 48.700
[02/17 22:55:49    693] addCustomLine AAA 89.300 27.100 89.300 48.700
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/psum_mem_instance/memory6_reg_135_, Center Move (290.800,174.700)->(290.400,163.900). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 280.000 163.900 280.000 185.500
[02/17 22:55:49    693] addCustomLine AAA 280.000 163.900 301.600 163.900
[02/17 22:55:49    693] addCustomLine AAA 280.000 185.500 301.600 185.500
[02/17 22:55:49    693] addCustomLine AAA 301.600 163.900 301.600 185.500
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/psum_mem_instance/memory6_reg_121_, Center Move (252.200,52.300)->(263.000,59.500). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 241.400 41.500 241.400 63.100
[02/17 22:55:49    693] addCustomLine AAA 241.400 41.500 263.000 41.500
[02/17 22:55:49    693] addCustomLine AAA 241.400 63.100 263.000 63.100
[02/17 22:55:49    693] addCustomLine AAA 263.000 41.500 263.000 63.100
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/psum_mem_instance/memory6_reg_120_, Center Move (252.600,41.500)->(263.400,48.700). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 241.800 30.700 241.800 52.300
[02/17 22:55:49    693] addCustomLine AAA 241.800 30.700 263.400 30.700
[02/17 22:55:49    693] addCustomLine AAA 241.800 52.300 263.400 52.300
[02/17 22:55:49    693] addCustomLine AAA 263.400 30.700 263.400 52.300
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/psum_mem_instance/memory6_reg_110_, Center Move (323.800,91.900)->(313.000,95.500). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 313.000 81.100 313.000 102.700
[02/17 22:55:49    693] addCustomLine AAA 313.000 81.100 334.600 81.100
[02/17 22:55:49    693] addCustomLine AAA 313.000 102.700 334.600 102.700
[02/17 22:55:49    693] addCustomLine AAA 334.600 81.100 334.600 102.700
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/psum_mem_instance/memory6_reg_85_, Center Move (225.200,39.700)->(223.200,50.500). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 214.400 28.900 214.400 50.500
[02/17 22:55:49    693] addCustomLine AAA 214.400 28.900 236.000 28.900
[02/17 22:55:49    693] addCustomLine AAA 214.400 50.500 236.000 50.500
[02/17 22:55:49    693] addCustomLine AAA 236.000 28.900 236.000 50.500
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/psum_mem_instance/memory6_reg_67_, Center Move (301.600,174.700)->(298.200,163.900). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 290.800 163.900 290.800 185.500
[02/17 22:55:49    693] addCustomLine AAA 290.800 163.900 312.400 163.900
[02/17 22:55:49    693] addCustomLine AAA 290.800 185.500 312.400 185.500
[02/17 22:55:49    693] addCustomLine AAA 312.400 163.900 312.400 185.500
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/psum_mem_instance/memory6_reg_59_, Center Move (131.600,100.900)->(130.000,90.100). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 120.800 90.100 120.800 111.700
[02/17 22:55:49    693] addCustomLine AAA 120.800 90.100 142.400 90.100
[02/17 22:55:49    693] addCustomLine AAA 120.800 111.700 142.400 111.700
[02/17 22:55:49    693] addCustomLine AAA 142.400 90.100 142.400 111.700
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/psum_mem_instance/memory6_reg_26_, Center Move (187.400,145.900)->(198.200,138.700). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 176.600 135.100 176.600 156.700
[02/17 22:55:49    693] addCustomLine AAA 176.600 135.100 198.200 135.100
[02/17 22:55:49    693] addCustomLine AAA 176.600 156.700 198.200 156.700
[02/17 22:55:49    693] addCustomLine AAA 198.200 135.100 198.200 156.700
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/psum_mem_instance/memory1_reg_151_, Center Move (320.900,86.500)->(318.700,75.700). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 310.100 75.700 310.100 97.300
[02/17 22:55:49    693] addCustomLine AAA 310.100 75.700 331.700 75.700
[02/17 22:55:49    693] addCustomLine AAA 310.100 97.300 331.700 97.300
[02/17 22:55:49    693] addCustomLine AAA 331.700 75.700 331.700 97.300
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/psum_mem_instance/memory1_reg_135_, Center Move (291.100,178.300)->(290.700,167.500). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 280.300 167.500 280.300 189.100
[02/17 22:55:49    693] addCustomLine AAA 280.300 167.500 301.900 167.500
[02/17 22:55:49    693] addCustomLine AAA 280.300 189.100 301.900 189.100
[02/17 22:55:49    693] addCustomLine AAA 301.900 167.500 301.900 189.100
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/psum_mem_instance/memory1_reg_121_, Center Move (251.300,55.900)->(262.100,61.300). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 240.500 45.100 240.500 66.700
[02/17 22:55:49    693] addCustomLine AAA 240.500 45.100 262.100 45.100
[02/17 22:55:49    693] addCustomLine AAA 240.500 66.700 262.100 66.700
[02/17 22:55:49    693] addCustomLine AAA 262.100 45.100 262.100 66.700
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/psum_mem_instance/memory1_reg_94_, Center Move (244.900,48.700)->(243.500,59.500). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 234.100 37.900 234.100 59.500
[02/17 22:55:49    693] addCustomLine AAA 234.100 37.900 255.700 37.900
[02/17 22:55:49    693] addCustomLine AAA 234.100 59.500 255.700 59.500
[02/17 22:55:49    693] addCustomLine AAA 255.700 37.900 255.700 59.500
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/psum_mem_instance/memory1_reg_91_, Center Move (231.900,154.900)->(228.100,144.100). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 221.100 144.100 221.100 165.700
[02/17 22:55:49    693] addCustomLine AAA 221.100 144.100 242.700 144.100
[02/17 22:55:49    693] addCustomLine AAA 221.100 165.700 242.700 165.700
[02/17 22:55:49    693] addCustomLine AAA 242.700 144.100 242.700 165.700
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/psum_mem_instance/memory1_reg_89_, Center Move (248.100,127.900)->(237.300,127.900). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 237.300 117.100 237.300 138.700
[02/17 22:55:49    693] addCustomLine AAA 237.300 117.100 258.900 117.100
[02/17 22:55:49    693] addCustomLine AAA 237.300 138.700 258.900 138.700
[02/17 22:55:49    693] addCustomLine AAA 258.900 117.100 258.900 138.700
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/psum_mem_instance/memory1_reg_85_, Center Move (227.100,46.900)->(223.100,57.700). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 216.300 36.100 216.300 57.700
[02/17 22:55:49    693] addCustomLine AAA 216.300 36.100 237.900 36.100
[02/17 22:55:49    693] addCustomLine AAA 216.300 57.700 237.900 57.700
[02/17 22:55:49    693] addCustomLine AAA 237.900 36.100 237.900 57.700
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/psum_mem_instance/memory1_reg_81_, Center Move (225.300,156.700)->(221.700,145.900). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 214.500 145.900 214.500 167.500
[02/17 22:55:49    693] addCustomLine AAA 214.500 145.900 236.100 145.900
[02/17 22:55:49    693] addCustomLine AAA 214.500 167.500 236.100 167.500
[02/17 22:55:49    693] addCustomLine AAA 236.100 145.900 236.100 167.500
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/psum_mem_instance/memory1_reg_75_, Center Move (306.700,178.300)->(301.900,167.500). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 295.900 167.500 295.900 189.100
[02/17 22:55:49    693] addCustomLine AAA 295.900 167.500 317.500 167.500
[02/17 22:55:49    693] addCustomLine AAA 295.900 189.100 317.500 189.100
[02/17 22:55:49    693] addCustomLine AAA 317.500 167.500 317.500 189.100
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/psum_mem_instance/memory1_reg_69_, Center Move (287.300,178.300)->(283.100,167.500). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 276.500 167.500 276.500 189.100
[02/17 22:55:49    693] addCustomLine AAA 276.500 167.500 298.100 167.500
[02/17 22:55:49    693] addCustomLine AAA 276.500 189.100 298.100 189.100
[02/17 22:55:49    693] addCustomLine AAA 298.100 167.500 298.100 189.100
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/psum_mem_instance/memory1_reg_67_, Center Move (301.100,178.300)->(298.300,167.500). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 290.300 167.500 290.300 189.100
[02/17 22:55:49    693] addCustomLine AAA 290.300 167.500 311.900 167.500
[02/17 22:55:49    693] addCustomLine AAA 290.300 189.100 311.900 189.100
[02/17 22:55:49    693] addCustomLine AAA 311.900 167.500 311.900 189.100
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/psum_mem_instance/memory1_reg_66_, Center Move (296.100,178.300)->(294.500,167.500). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 285.300 167.500 285.300 189.100
[02/17 22:55:49    693] addCustomLine AAA 285.300 167.500 306.900 167.500
[02/17 22:55:49    693] addCustomLine AAA 285.300 189.100 306.900 189.100
[02/17 22:55:49    693] addCustomLine AAA 306.900 167.500 306.900 189.100
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/psum_mem_instance/memory1_reg_62_, Center Move (312.300,178.300)->(305.500,167.500). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 301.500 167.500 301.500 189.100
[02/17 22:55:49    693] addCustomLine AAA 301.500 167.500 323.100 167.500
[02/17 22:55:49    693] addCustomLine AAA 301.500 189.100 323.100 189.100
[02/17 22:55:49    693] addCustomLine AAA 323.100 167.500 323.100 189.100
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/psum_mem_instance/memory1_reg_57_, Center Move (131.100,129.700)->(132.700,118.900). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 120.300 118.900 120.300 140.500
[02/17 22:55:49    693] addCustomLine AAA 120.300 118.900 141.900 118.900
[02/17 22:55:49    693] addCustomLine AAA 120.300 140.500 141.900 140.500
[02/17 22:55:49    693] addCustomLine AAA 141.900 118.900 141.900 140.500
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/psum_mem_instance/memory1_reg_26_, Center Move (187.300,151.300)->(198.100,140.500). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 176.500 140.500 176.500 162.100
[02/17 22:55:49    693] addCustomLine AAA 176.500 140.500 198.100 140.500
[02/17 22:55:49    693] addCustomLine AAA 176.500 162.100 198.100 162.100
[02/17 22:55:49    693] addCustomLine AAA 198.100 140.500 198.100 162.100
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/psum_mem_instance/memory1_reg_25_, Center Move (169.300,70.300)->(173.500,81.100). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 158.500 59.500 158.500 81.100
[02/17 22:55:49    693] addCustomLine AAA 158.500 59.500 180.100 59.500
[02/17 22:55:49    693] addCustomLine AAA 158.500 81.100 180.100 81.100
[02/17 22:55:49    693] addCustomLine AAA 180.100 59.500 180.100 81.100
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/psum_mem_instance/memory3_reg_137_, Center Move (304.700,122.500)->(293.900,124.300). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 293.900 111.700 293.900 133.300
[02/17 22:55:49    693] addCustomLine AAA 293.900 111.700 315.500 111.700
[02/17 22:55:49    693] addCustomLine AAA 293.900 133.300 315.500 133.300
[02/17 22:55:49    693] addCustomLine AAA 315.500 111.700 315.500 133.300
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/psum_mem_instance/memory3_reg_116_, Center Move (320.100,122.500)->(309.300,122.500). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 309.300 111.700 309.300 133.300
[02/17 22:55:49    693] addCustomLine AAA 309.300 111.700 330.900 111.700
[02/17 22:55:49    693] addCustomLine AAA 309.300 133.300 330.900 133.300
[02/17 22:55:49    693] addCustomLine AAA 330.900 111.700 330.900 133.300
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/psum_mem_instance/memory3_reg_95_, Center Move (239.500,79.300)->(238.500,90.100). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 228.700 68.500 228.700 90.100
[02/17 22:55:49    693] addCustomLine AAA 228.700 68.500 250.300 68.500
[02/17 22:55:49    693] addCustomLine AAA 228.700 90.100 250.300 90.100
[02/17 22:55:49    693] addCustomLine AAA 250.300 68.500 250.300 90.100
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/psum_mem_instance/memory3_reg_94_, Center Move (222.300,46.900)->(219.300,57.700). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 211.500 36.100 211.500 57.700
[02/17 22:55:49    693] addCustomLine AAA 211.500 36.100 233.100 36.100
[02/17 22:55:49    693] addCustomLine AAA 211.500 57.700 233.100 57.700
[02/17 22:55:49    693] addCustomLine AAA 233.100 36.100 233.100 57.700
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/psum_mem_instance/memory3_reg_81_, Center Move (219.700,154.900)->(215.900,144.100). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 208.900 144.100 208.900 165.700
[02/17 22:55:49    693] addCustomLine AAA 208.900 144.100 230.500 144.100
[02/17 22:55:49    693] addCustomLine AAA 208.900 165.700 230.500 165.700
[02/17 22:55:49    693] addCustomLine AAA 230.500 144.100 230.500 165.700
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/psum_mem_instance/memory3_reg_52_, Center Move (162.700,50.500)->(161.700,61.300). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 151.900 39.700 151.900 61.300
[02/17 22:55:49    693] addCustomLine AAA 151.900 39.700 173.500 39.700
[02/17 22:55:49    693] addCustomLine AAA 151.900 61.300 173.500 61.300
[02/17 22:55:49    693] addCustomLine AAA 173.500 39.700 173.500 61.300
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/psum_mem_instance/memory3_reg_50_, Center Move (150.100,124.300)->(146.500,113.500). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 139.300 113.500 139.300 135.100
[02/17 22:55:49    693] addCustomLine AAA 139.300 113.500 160.900 113.500
[02/17 22:55:49    693] addCustomLine AAA 139.300 135.100 160.900 135.100
[02/17 22:55:49    693] addCustomLine AAA 160.900 113.500 160.900 135.100
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/psum_mem_instance/memory3_reg_44_, Center Move (155.100,124.300)->(149.900,113.500). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 144.300 113.500 144.300 135.100
[02/17 22:55:49    693] addCustomLine AAA 144.300 113.500 165.900 113.500
[02/17 22:55:49    693] addCustomLine AAA 144.300 135.100 165.900 135.100
[02/17 22:55:49    693] addCustomLine AAA 165.900 113.500 165.900 135.100
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/psum_mem_instance/memory3_reg_41_, Center Move (183.100,124.300)->(189.500,113.500). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 172.300 113.500 172.300 135.100
[02/17 22:55:49    693] addCustomLine AAA 172.300 113.500 193.900 113.500
[02/17 22:55:49    693] addCustomLine AAA 172.300 135.100 193.900 135.100
[02/17 22:55:49    693] addCustomLine AAA 193.900 113.500 193.900 135.100
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/psum_mem_instance/memory4_reg_110_, Center Move (326.100,111.700)->(315.300,109.900). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 315.300 100.900 315.300 122.500
[02/17 22:55:49    693] addCustomLine AAA 315.300 100.900 336.900 100.900
[02/17 22:55:49    693] addCustomLine AAA 315.300 122.500 336.900 122.500
[02/17 22:55:49    693] addCustomLine AAA 336.900 100.900 336.900 122.500
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/psum_mem_instance/memory4_reg_101_, Center Move (346.100,72.100)->(344.500,61.300). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 335.300 61.300 335.300 82.900
[02/17 22:55:49    693] addCustomLine AAA 335.300 61.300 356.900 61.300
[02/17 22:55:49    693] addCustomLine AAA 335.300 82.900 356.900 82.900
[02/17 22:55:49    693] addCustomLine AAA 356.900 61.300 356.900 82.900
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/psum_mem_instance/memory4_reg_96_, Center Move (206.100,45.100)->(208.300,55.900). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 195.300 34.300 195.300 55.900
[02/17 22:55:49    693] addCustomLine AAA 195.300 34.300 216.900 34.300
[02/17 22:55:49    693] addCustomLine AAA 195.300 55.900 216.900 55.900
[02/17 22:55:49    693] addCustomLine AAA 216.900 34.300 216.900 55.900
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/psum_mem_instance/memory4_reg_88_, Center Move (198.300,41.500)->(199.300,52.300). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 187.500 30.700 187.500 52.300
[02/17 22:55:49    693] addCustomLine AAA 187.500 30.700 209.100 30.700
[02/17 22:55:49    693] addCustomLine AAA 187.500 52.300 209.100 52.300
[02/17 22:55:49    693] addCustomLine AAA 209.100 30.700 209.100 52.300
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/psum_mem_instance/memory4_reg_81_, Center Move (217.300,151.300)->(215.500,140.500). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 206.500 140.500 206.500 162.100
[02/17 22:55:49    693] addCustomLine AAA 206.500 140.500 228.100 140.500
[02/17 22:55:49    693] addCustomLine AAA 206.500 162.100 228.100 162.100
[02/17 22:55:49    693] addCustomLine AAA 228.100 140.500 228.100 162.100
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/psum_mem_instance/memory4_reg_62_, Center Move (320.900,156.700)->(310.100,151.300). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 310.100 145.900 310.100 167.500
[02/17 22:55:49    693] addCustomLine AAA 310.100 145.900 331.700 145.900
[02/17 22:55:49    693] addCustomLine AAA 310.100 167.500 331.700 167.500
[02/17 22:55:49    693] addCustomLine AAA 331.700 145.900 331.700 167.500
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/psum_mem_instance/memory4_reg_52_, Center Move (162.300,45.100)->(161.900,55.900). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 151.500 34.300 151.500 55.900
[02/17 22:55:49    693] addCustomLine AAA 151.500 34.300 173.100 34.300
[02/17 22:55:49    693] addCustomLine AAA 151.500 55.900 173.100 55.900
[02/17 22:55:49    693] addCustomLine AAA 173.100 34.300 173.100 55.900
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/psum_mem_instance/memory4_reg_35_, Center Move (186.700,43.300)->(186.900,54.100). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 175.900 32.500 175.900 54.100
[02/17 22:55:49    693] addCustomLine AAA 175.900 32.500 197.500 32.500
[02/17 22:55:49    693] addCustomLine AAA 175.900 54.100 197.500 54.100
[02/17 22:55:49    693] addCustomLine AAA 197.500 32.500 197.500 54.100
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/psum_mem_instance/memory4_reg_28_, Center Move (217.100,79.300)->(209.300,90.100). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 206.300 68.500 206.300 90.100
[02/17 22:55:49    693] addCustomLine AAA 206.300 68.500 227.900 68.500
[02/17 22:55:49    693] addCustomLine AAA 206.300 90.100 227.900 90.100
[02/17 22:55:49    693] addCustomLine AAA 227.900 68.500 227.900 90.100
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/psum_mem_instance/memory4_reg_22_, Center Move (167.500,45.100)->(174.300,55.900). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 156.700 34.300 156.700 55.900
[02/17 22:55:49    693] addCustomLine AAA 156.700 34.300 178.300 34.300
[02/17 22:55:49    693] addCustomLine AAA 156.700 55.900 178.300 55.900
[02/17 22:55:49    693] addCustomLine AAA 178.300 34.300 178.300 55.900
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/psum_mem_instance/memory4_reg_21_, Center Move (190.700,46.900)->(189.500,57.700). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 179.900 36.100 179.900 57.700
[02/17 22:55:49    693] addCustomLine AAA 179.900 36.100 201.500 36.100
[02/17 22:55:49    693] addCustomLine AAA 179.900 57.700 201.500 57.700
[02/17 22:55:49    693] addCustomLine AAA 201.500 36.100 201.500 57.700
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/psum_mem_instance/memory4_reg_6_, Center Move (111.100,52.300)->(100.300,57.700). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 100.300 41.500 100.300 63.100
[02/17 22:55:49    693] addCustomLine AAA 100.300 41.500 121.900 41.500
[02/17 22:55:49    693] addCustomLine AAA 100.300 63.100 121.900 63.100
[02/17 22:55:49    693] addCustomLine AAA 121.900 41.500 121.900 63.100
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/psum_mem_instance/Q_reg_155_, Center Move (325.200,10.900)->(321.000,21.700). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 314.400 0.100 314.400 21.700
[02/17 22:55:49    693] addCustomLine AAA 314.400 0.100 336.000 0.100
[02/17 22:55:49    693] addCustomLine AAA 314.400 21.700 336.000 21.700
[02/17 22:55:49    693] addCustomLine AAA 336.000 0.100 336.000 21.700
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/psum_mem_instance/Q_reg_129_, Center Move (288.200,10.900)->(297.500,21.700). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 277.400 0.100 277.400 21.700
[02/17 22:55:49    693] addCustomLine AAA 277.400 0.100 299.000 0.100
[02/17 22:55:49    693] addCustomLine AAA 277.400 21.700 299.000 21.700
[02/17 22:55:49    693] addCustomLine AAA 299.000 0.100 299.000 21.700
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/psum_mem_instance/Q_reg_126_, Center Move (267.800,14.500)->(271.400,25.300). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 257.000 3.700 257.000 25.300
[02/17 22:55:49    693] addCustomLine AAA 257.000 3.700 278.600 3.700
[02/17 22:55:49    693] addCustomLine AAA 257.000 25.300 278.600 25.300
[02/17 22:55:49    693] addCustomLine AAA 278.600 3.700 278.600 25.300
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/psum_mem_instance/Q_reg_121_, Center Move (257.600,16.300)->(263.400,27.100). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 246.800 5.500 246.800 27.100
[02/17 22:55:49    693] addCustomLine AAA 246.800 5.500 268.400 5.500
[02/17 22:55:49    693] addCustomLine AAA 246.800 27.100 268.400 27.100
[02/17 22:55:49    693] addCustomLine AAA 268.400 5.500 268.400 27.100
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/psum_mem_instance/Q_reg_120_, Center Move (255.000,12.700)->(263.600,23.500). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 244.200 1.900 244.200 23.500
[02/17 22:55:49    693] addCustomLine AAA 244.200 1.900 265.800 1.900
[02/17 22:55:49    693] addCustomLine AAA 244.200 23.500 265.800 23.500
[02/17 22:55:49    693] addCustomLine AAA 265.800 1.900 265.800 23.500
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/psum_mem_instance/Q_reg_119_, Center Move (252.800,21.700)->(263.600,28.900). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 242.000 10.900 242.000 32.500
[02/17 22:55:49    693] addCustomLine AAA 242.000 10.900 263.600 10.900
[02/17 22:55:49    693] addCustomLine AAA 242.000 32.500 263.600 32.500
[02/17 22:55:49    693] addCustomLine AAA 263.600 10.900 263.600 32.500
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/psum_mem_instance/Q_reg_118_, Center Move (253.800,10.900)->(263.000,21.700). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 243.000 0.100 243.000 21.700
[02/17 22:55:49    693] addCustomLine AAA 243.000 0.100 264.600 0.100
[02/17 22:55:49    693] addCustomLine AAA 243.000 21.700 264.600 21.700
[02/17 22:55:49    693] addCustomLine AAA 264.600 0.100 264.600 21.700
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/psum_mem_instance/Q_reg_115_, Center Move (270.000,10.900)->(272.800,21.700). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 259.200 0.100 259.200 21.700
[02/17 22:55:49    693] addCustomLine AAA 259.200 0.100 280.800 0.100
[02/17 22:55:49    693] addCustomLine AAA 259.200 21.700 280.800 21.700
[02/17 22:55:49    693] addCustomLine AAA 280.800 0.100 280.800 21.700
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/psum_mem_instance/Q_reg_107_, Center Move (242.400,12.700)->(248.400,23.500). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 231.600 1.900 231.600 23.500
[02/17 22:55:49    693] addCustomLine AAA 231.600 1.900 253.200 1.900
[02/17 22:55:49    693] addCustomLine AAA 231.600 23.500 253.200 23.500
[02/17 22:55:49    693] addCustomLine AAA 253.200 1.900 253.200 23.500
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/psum_mem_instance/Q_reg_101_, Center Move (228.200,12.700)->(239.000,23.500). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 217.400 1.900 217.400 23.500
[02/17 22:55:49    693] addCustomLine AAA 217.400 1.900 239.000 1.900
[02/17 22:55:49    693] addCustomLine AAA 217.400 23.500 239.000 23.500
[02/17 22:55:49    693] addCustomLine AAA 239.000 1.900 239.000 23.500
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/psum_mem_instance/Q_reg_100_, Center Move (228.800,10.900)->(239.100,21.700). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 218.000 0.100 218.000 21.700
[02/17 22:55:49    693] addCustomLine AAA 218.000 0.100 239.600 0.100
[02/17 22:55:49    693] addCustomLine AAA 218.000 21.700 239.600 21.700
[02/17 22:55:49    693] addCustomLine AAA 239.600 0.100 239.600 21.700
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/psum_mem_instance/Q_reg_99_, Center Move (212.200,19.900)->(213.400,30.700). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 201.400 9.100 201.400 30.700
[02/17 22:55:49    693] addCustomLine AAA 201.400 9.100 223.000 9.100
[02/17 22:55:49    693] addCustomLine AAA 201.400 30.700 223.000 30.700
[02/17 22:55:49    693] addCustomLine AAA 223.000 9.100 223.000 30.700
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/psum_mem_instance/Q_reg_96_, Center Move (206.800,23.500)->(208.400,34.300). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 196.000 12.700 196.000 34.300
[02/17 22:55:49    693] addCustomLine AAA 196.000 12.700 217.600 12.700
[02/17 22:55:49    693] addCustomLine AAA 196.000 34.300 217.600 34.300
[02/17 22:55:49    693] addCustomLine AAA 217.600 12.700 217.600 34.300
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/psum_mem_instance/Q_reg_90_, Center Move (218.000,14.500)->(221.900,25.300). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 207.200 3.700 207.200 25.300
[02/17 22:55:49    693] addCustomLine AAA 207.200 3.700 228.800 3.700
[02/17 22:55:49    693] addCustomLine AAA 207.200 25.300 228.800 25.300
[02/17 22:55:49    693] addCustomLine AAA 228.800 3.700 228.800 25.300
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/psum_mem_instance/Q_reg_88_, Center Move (196.200,25.300)->(196.600,36.100). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 185.400 14.500 185.400 36.100
[02/17 22:55:49    693] addCustomLine AAA 185.400 14.500 207.000 14.500
[02/17 22:55:49    693] addCustomLine AAA 185.400 36.100 207.000 36.100
[02/17 22:55:49    693] addCustomLine AAA 207.000 14.500 207.000 36.100
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/psum_mem_instance/Q_reg_58_, Center Move (127.800,12.700)->(130.400,23.500). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 117.000 1.900 117.000 23.500
[02/17 22:55:49    693] addCustomLine AAA 117.000 1.900 138.600 1.900
[02/17 22:55:49    693] addCustomLine AAA 117.000 23.500 138.600 23.500
[02/17 22:55:49    693] addCustomLine AAA 138.600 1.900 138.600 23.500
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/psum_mem_instance/Q_reg_57_, Center Move (129.400,25.300)->(129.000,36.100). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 118.600 14.500 118.600 36.100
[02/17 22:55:49    693] addCustomLine AAA 118.600 14.500 140.200 14.500
[02/17 22:55:49    693] addCustomLine AAA 118.600 36.100 140.200 36.100
[02/17 22:55:49    693] addCustomLine AAA 140.200 14.500 140.200 36.100
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/psum_mem_instance/Q_reg_44_, Center Move (128.400,10.900)->(130.300,21.700). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 117.600 0.100 117.600 21.700
[02/17 22:55:49    693] addCustomLine AAA 117.600 0.100 139.200 0.100
[02/17 22:55:49    693] addCustomLine AAA 117.600 21.700 139.200 21.700
[02/17 22:55:49    693] addCustomLine AAA 139.200 0.100 139.200 21.700
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/psum_mem_instance/Q_reg_38_, Center Move (149.200,12.700)->(146.200,23.500). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 138.400 1.900 138.400 23.500
[02/17 22:55:49    693] addCustomLine AAA 138.400 1.900 160.000 1.900
[02/17 22:55:49    693] addCustomLine AAA 138.400 23.500 160.000 23.500
[02/17 22:55:49    693] addCustomLine AAA 160.000 1.900 160.000 23.500
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/psum_mem_instance/Q_reg_35_, Center Move (169.400,21.700)->(169.800,32.500). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 158.600 10.900 158.600 32.500
[02/17 22:55:49    693] addCustomLine AAA 158.600 10.900 180.200 10.900
[02/17 22:55:49    693] addCustomLine AAA 158.600 32.500 180.200 32.500
[02/17 22:55:49    693] addCustomLine AAA 180.200 10.900 180.200 32.500
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/psum_mem_instance/Q_reg_24_, Center Move (115.400,18.100)->(116.600,28.900). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 104.600 7.300 104.600 28.900
[02/17 22:55:49    693] addCustomLine AAA 104.600 7.300 126.200 7.300
[02/17 22:55:49    693] addCustomLine AAA 104.600 28.900 126.200 28.900
[02/17 22:55:49    693] addCustomLine AAA 126.200 7.300 126.200 28.900
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/psum_mem_instance/Q_reg_22_, Center Move (162.400,10.900)->(151.900,21.700). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 151.600 0.100 151.600 21.700
[02/17 22:55:49    693] addCustomLine AAA 151.600 0.100 173.200 0.100
[02/17 22:55:49    693] addCustomLine AAA 151.600 21.700 173.200 21.700
[02/17 22:55:49    693] addCustomLine AAA 173.200 0.100 173.200 21.700
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/psum_mem_instance/Q_reg_18_, Center Move (59.200,21.700)->(58.200,32.500). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 48.400 10.900 48.400 32.500
[02/17 22:55:49    693] addCustomLine AAA 48.400 10.900 70.000 10.900
[02/17 22:55:49    693] addCustomLine AAA 48.400 32.500 70.000 32.500
[02/17 22:55:49    693] addCustomLine AAA 70.000 10.900 70.000 32.500
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/psum_mem_instance/Q_reg_16_, Center Move (59.800,14.500)->(56.800,25.300). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 49.000 3.700 49.000 25.300
[02/17 22:55:49    693] addCustomLine AAA 49.000 3.700 70.600 3.700
[02/17 22:55:49    693] addCustomLine AAA 49.000 25.300 70.600 25.300
[02/17 22:55:49    693] addCustomLine AAA 70.600 3.700 70.600 25.300
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/psum_mem_instance/Q_reg_15_, Center Move (59.800,18.100)->(56.600,28.900). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 49.000 7.300 49.000 28.900
[02/17 22:55:49    693] addCustomLine AAA 49.000 7.300 70.600 7.300
[02/17 22:55:49    693] addCustomLine AAA 49.000 28.900 70.600 28.900
[02/17 22:55:49    693] addCustomLine AAA 70.600 7.300 70.600 28.900
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/psum_mem_instance/Q_reg_14_, Center Move (51.000,16.300)->(56.400,27.100). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 40.200 5.500 40.200 27.100
[02/17 22:55:49    693] addCustomLine AAA 40.200 5.500 61.800 5.500
[02/17 22:55:49    693] addCustomLine AAA 40.200 27.100 61.800 27.100
[02/17 22:55:49    693] addCustomLine AAA 61.800 5.500 61.800 27.100
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/psum_mem_instance/Q_reg_12_, Center Move (41.600,14.500)->(41.600,25.300). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 30.800 3.700 30.800 25.300
[02/17 22:55:49    693] addCustomLine AAA 30.800 3.700 52.400 3.700
[02/17 22:55:49    693] addCustomLine AAA 30.800 25.300 52.400 25.300
[02/17 22:55:49    693] addCustomLine AAA 52.400 3.700 52.400 25.300
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/psum_mem_instance/Q_reg_11_, Center Move (42.000,12.700)->(42.000,23.500). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 31.200 1.900 31.200 23.500
[02/17 22:55:49    693] addCustomLine AAA 31.200 1.900 52.800 1.900
[02/17 22:55:49    693] addCustomLine AAA 31.200 23.500 52.800 23.500
[02/17 22:55:49    693] addCustomLine AAA 52.800 1.900 52.800 23.500
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/psum_mem_instance/Q_reg_10_, Center Move (82.600,14.500)->(80.500,25.300). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 71.800 3.700 71.800 25.300
[02/17 22:55:49    693] addCustomLine AAA 71.800 3.700 93.400 3.700
[02/17 22:55:49    693] addCustomLine AAA 71.800 25.300 93.400 25.300
[02/17 22:55:49    693] addCustomLine AAA 93.400 3.700 93.400 25.300
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/psum_mem_instance/Q_reg_6_, Center Move (98.800,19.900)->(88.000,28.900). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 88.000 9.100 88.000 30.700
[02/17 22:55:49    693] addCustomLine AAA 88.000 9.100 109.600 9.100
[02/17 22:55:49    693] addCustomLine AAA 88.000 30.700 109.600 30.700
[02/17 22:55:49    693] addCustomLine AAA 109.600 9.100 109.600 30.700
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/psum_mem_instance/Q_reg_3_, Center Move (59.600,19.900)->(57.200,30.700). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 48.800 9.100 48.800 30.700
[02/17 22:55:49    693] addCustomLine AAA 48.800 9.100 70.400 9.100
[02/17 22:55:49    693] addCustomLine AAA 48.800 30.700 70.400 30.700
[02/17 22:55:49    693] addCustomLine AAA 70.400 9.100 70.400 30.700
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/psum_mem_instance/Q_reg_1_, Center Move (29.400,21.700)->(37.900,32.500). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 18.600 10.900 18.600 32.500
[02/17 22:55:49    693] addCustomLine AAA 18.600 10.900 40.200 10.900
[02/17 22:55:49    693] addCustomLine AAA 18.600 32.500 40.200 32.500
[02/17 22:55:49    693] addCustomLine AAA 40.200 10.900 40.200 32.500
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/psum_mem_instance/Q_reg_0_, Center Move (29.400,19.900)->(37.700,30.700). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 18.600 9.100 18.600 30.700
[02/17 22:55:49    693] addCustomLine AAA 18.600 9.100 40.200 9.100
[02/17 22:55:49    693] addCustomLine AAA 18.600 30.700 40.200 30.700
[02/17 22:55:49    693] addCustomLine AAA 40.200 9.100 40.200 30.700
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/inst_q_reg_0_, Center Move (114.600,189.100)->(103.800,189.100). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 103.800 178.300 103.800 199.900
[02/17 22:55:49    693] addCustomLine AAA 103.800 178.300 125.400 178.300
[02/17 22:55:49    693] addCustomLine AAA 103.800 199.900 125.400 199.900
[02/17 22:55:49    693] addCustomLine AAA 125.400 178.300 125.400 199.900
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_58_, Center Move (102.900,349.300)->(100.000,338.500). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 92.100 338.500 92.100 360.100
[02/17 22:55:49    693] addCustomLine AAA 92.100 338.500 113.700 338.500
[02/17 22:55:49    693] addCustomLine AAA 92.100 360.100 113.700 360.100
[02/17 22:55:49    693] addCustomLine AAA 113.700 338.500 113.700 360.100
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_53_, Center Move (81.100,325.900)->(70.300,322.300). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 70.300 315.100 70.300 336.700
[02/17 22:55:49    693] addCustomLine AAA 70.300 315.100 91.900 315.100
[02/17 22:55:49    693] addCustomLine AAA 70.300 336.700 91.900 336.700
[02/17 22:55:49    693] addCustomLine AAA 91.900 315.100 91.900 336.700
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_50_, Center Move (104.500,343.900)->(103.000,333.100). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 93.700 333.100 93.700 354.700
[02/17 22:55:49    693] addCustomLine AAA 93.700 333.100 115.300 333.100
[02/17 22:55:49    693] addCustomLine AAA 93.700 354.700 115.300 354.700
[02/17 22:55:49    693] addCustomLine AAA 115.300 333.100 115.300 354.700
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_33_, Center Move (86.700,214.300)->(90.000,225.100). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 75.900 203.500 75.900 225.100
[02/17 22:55:49    693] addCustomLine AAA 75.900 203.500 97.500 203.500
[02/17 22:55:49    693] addCustomLine AAA 75.900 225.100 97.500 225.100
[02/17 22:55:49    693] addCustomLine AAA 97.500 203.500 97.500 225.100
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_29_, Center Move (48.300,250.300)->(59.100,255.700). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 37.500 239.500 37.500 261.100
[02/17 22:55:49    693] addCustomLine AAA 37.500 239.500 59.100 239.500
[02/17 22:55:49    693] addCustomLine AAA 37.500 261.100 59.100 261.100
[02/17 22:55:49    693] addCustomLine AAA 59.100 239.500 59.100 261.100
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_16_, Center Move (76.500,219.700)->(77.600,230.500). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 65.700 208.900 65.700 230.500
[02/17 22:55:49    693] addCustomLine AAA 65.700 208.900 87.300 208.900
[02/17 22:55:49    693] addCustomLine AAA 65.700 230.500 87.300 230.500
[02/17 22:55:49    693] addCustomLine AAA 87.300 208.900 87.300 230.500
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_15_, Center Move (110.700,208.900)->(114.000,219.700). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 99.900 198.100 99.900 219.700
[02/17 22:55:49    693] addCustomLine AAA 99.900 198.100 121.500 198.100
[02/17 22:55:49    693] addCustomLine AAA 99.900 219.700 121.500 219.700
[02/17 22:55:49    693] addCustomLine AAA 121.500 198.100 121.500 219.700
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_11_, Center Move (131.900,208.900)->(121.100,217.900). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 121.100 198.100 121.100 219.700
[02/17 22:55:49    693] addCustomLine AAA 121.100 198.100 142.700 198.100
[02/17 22:55:49    693] addCustomLine AAA 121.100 219.700 142.700 219.700
[02/17 22:55:49    693] addCustomLine AAA 142.700 198.100 142.700 219.700
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_10_, Center Move (135.300,228.700)->(131.500,239.500). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 124.500 217.900 124.500 239.500
[02/17 22:55:49    693] addCustomLine AAA 124.500 217.900 146.100 217.900
[02/17 22:55:49    693] addCustomLine AAA 124.500 239.500 146.100 239.500
[02/17 22:55:49    693] addCustomLine AAA 146.100 217.900 146.100 239.500
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_9_, Center Move (108.700,198.100)->(109.600,208.900). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 97.900 187.300 97.900 208.900
[02/17 22:55:49    693] addCustomLine AAA 97.900 187.300 119.500 187.300
[02/17 22:55:49    693] addCustomLine AAA 97.900 208.900 119.500 208.900
[02/17 22:55:49    693] addCustomLine AAA 119.500 187.300 119.500 208.900
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_5_, Center Move (35.900,320.500)->(46.700,309.700). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 25.100 309.700 25.100 331.300
[02/17 22:55:49    693] addCustomLine AAA 25.100 309.700 46.700 309.700
[02/17 22:55:49    693] addCustomLine AAA 25.100 331.300 46.700 331.300
[02/17 22:55:49    693] addCustomLine AAA 46.700 309.700 46.700 331.300
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_3_, Center Move (118.900,351.100)->(117.400,340.300). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 108.100 340.300 108.100 361.900
[02/17 22:55:49    693] addCustomLine AAA 108.100 340.300 129.700 340.300
[02/17 22:55:49    693] addCustomLine AAA 108.100 361.900 129.700 361.900
[02/17 22:55:49    693] addCustomLine AAA 129.700 340.300 129.700 361.900
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_26_, Center Move (92.100,208.900)->(96.500,219.700). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 81.300 198.100 81.300 219.700
[02/17 22:55:49    693] addCustomLine AAA 81.300 198.100 102.900 198.100
[02/17 22:55:49    693] addCustomLine AAA 81.300 219.700 102.900 219.700
[02/17 22:55:49    693] addCustomLine AAA 102.900 198.100 102.900 219.700
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_11_, Center Move (123.700,203.500)->(117.100,214.300). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 112.900 192.700 112.900 214.300
[02/17 22:55:49    693] addCustomLine AAA 112.900 192.700 134.500 192.700
[02/17 22:55:49    693] addCustomLine AAA 112.900 214.300 134.500 214.300
[02/17 22:55:49    693] addCustomLine AAA 134.500 192.700 134.500 214.300
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_2_, Center Move (134.500,210.700)->(127.500,221.500). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 123.700 199.900 123.700 221.500
[02/17 22:55:49    693] addCustomLine AAA 123.700 199.900 145.300 199.900
[02/17 22:55:49    693] addCustomLine AAA 123.700 221.500 145.300 221.500
[02/17 22:55:49    693] addCustomLine AAA 145.300 199.900 145.300 221.500
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/cnt_q_reg_2_, Center Move (122.200,171.100)->(119.700,181.900). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 111.400 160.300 111.400 181.900
[02/17 22:55:49    693] addCustomLine AAA 111.400 160.300 133.000 160.300
[02/17 22:55:49    693] addCustomLine AAA 111.400 181.900 133.000 181.900
[02/17 22:55:49    693] addCustomLine AAA 133.000 160.300 133.000 181.900
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_17_, Center Move (82.300,210.700)->(86.100,221.500). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 71.500 199.900 71.500 221.500
[02/17 22:55:49    693] addCustomLine AAA 71.500 199.900 93.100 199.900
[02/17 22:55:49    693] addCustomLine AAA 71.500 221.500 93.100 221.500
[02/17 22:55:49    693] addCustomLine AAA 93.100 199.900 93.100 221.500
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_49_, Center Move (109.100,343.900)->(111.300,333.100). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 98.300 333.100 98.300 354.700
[02/17 22:55:49    693] addCustomLine AAA 98.300 333.100 119.900 333.100
[02/17 22:55:49    693] addCustomLine AAA 98.300 354.700 119.900 354.700
[02/17 22:55:49    693] addCustomLine AAA 119.900 333.100 119.900 354.700
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_, Center Move (43.100,307.900)->(53.900,307.900). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 32.300 297.100 32.300 318.700
[02/17 22:55:49    693] addCustomLine AAA 32.300 297.100 53.900 297.100
[02/17 22:55:49    693] addCustomLine AAA 32.300 318.700 53.900 318.700
[02/17 22:55:49    693] addCustomLine AAA 53.900 297.100 53.900 318.700
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_, Center Move (134.500,217.900)->(130.900,228.700). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 123.700 207.100 123.700 228.700
[02/17 22:55:49    693] addCustomLine AAA 123.700 207.100 145.300 207.100
[02/17 22:55:49    693] addCustomLine AAA 123.700 228.700 145.300 228.700
[02/17 22:55:49    693] addCustomLine AAA 145.300 207.100 145.300 228.700
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_22_, Center Move (53.300,232.300)->(64.100,237.700). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 42.500 221.500 42.500 243.100
[02/17 22:55:49    693] addCustomLine AAA 42.500 221.500 64.100 221.500
[02/17 22:55:49    693] addCustomLine AAA 42.500 243.100 64.100 243.100
[02/17 22:55:49    693] addCustomLine AAA 64.100 221.500 64.100 243.100
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_46_, Center Move (85.500,340.300)->(80.500,329.500). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 74.700 329.500 74.700 351.100
[02/17 22:55:49    693] addCustomLine AAA 74.700 329.500 96.300 329.500
[02/17 22:55:49    693] addCustomLine AAA 74.700 351.100 96.300 351.100
[02/17 22:55:49    693] addCustomLine AAA 96.300 329.500 96.300 351.100
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_38_, Center Move (45.500,255.700)->(56.300,252.100). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 34.700 244.900 34.700 266.500
[02/17 22:55:49    693] addCustomLine AAA 34.700 244.900 56.300 244.900
[02/17 22:55:49    693] addCustomLine AAA 34.700 266.500 56.300 266.500
[02/17 22:55:49    693] addCustomLine AAA 56.300 244.900 56.300 266.500
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_54_, Center Move (68.100,345.700)->(73.100,334.900). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 57.300 334.900 57.300 356.500
[02/17 22:55:49    693] addCustomLine AAA 57.300 334.900 78.900 334.900
[02/17 22:55:49    693] addCustomLine AAA 57.300 356.500 78.900 356.500
[02/17 22:55:49    693] addCustomLine AAA 78.900 334.900 78.900 356.500
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_8_, Center Move (113.700,351.100)->(111.700,340.300). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 102.900 340.300 102.900 361.900
[02/17 22:55:49    693] addCustomLine AAA 102.900 340.300 124.500 340.300
[02/17 22:55:49    693] addCustomLine AAA 102.900 361.900 124.500 361.900
[02/17 22:55:49    693] addCustomLine AAA 124.500 340.300 124.500 361.900
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_35_, Center Move (163.300,228.700)->(174.100,235.900). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 152.500 217.900 152.500 239.500
[02/17 22:55:49    693] addCustomLine AAA 152.500 217.900 174.100 217.900
[02/17 22:55:49    693] addCustomLine AAA 152.500 239.500 174.100 239.500
[02/17 22:55:49    693] addCustomLine AAA 174.100 217.900 174.100 239.500
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_2__mac_col_inst/cnt_q_reg_0_, Center Move (177.600,172.900)->(179.400,183.700). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 166.800 162.100 166.800 183.700
[02/17 22:55:49    693] addCustomLine AAA 166.800 162.100 188.400 162.100
[02/17 22:55:49    693] addCustomLine AAA 166.800 183.700 188.400 183.700
[02/17 22:55:49    693] addCustomLine AAA 188.400 162.100 188.400 183.700
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_58_, Center Move (124.500,351.100)->(131.700,340.300). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 113.700 340.300 113.700 361.900
[02/17 22:55:49    693] addCustomLine AAA 113.700 340.300 135.300 340.300
[02/17 22:55:49    693] addCustomLine AAA 113.700 361.900 135.300 361.900
[02/17 22:55:49    693] addCustomLine AAA 135.300 340.300 135.300 361.900
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_23_, Center Move (142.100,223.300)->(143.500,234.100). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 131.300 212.500 131.300 234.100
[02/17 22:55:49    693] addCustomLine AAA 131.300 212.500 152.900 212.500
[02/17 22:55:49    693] addCustomLine AAA 131.300 234.100 152.900 234.100
[02/17 22:55:49    693] addCustomLine AAA 152.900 212.500 152.900 234.100
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_20_, Center Move (140.100,217.900)->(143.300,228.700). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 129.300 207.100 129.300 228.700
[02/17 22:55:49    693] addCustomLine AAA 129.300 207.100 150.900 207.100
[02/17 22:55:49    693] addCustomLine AAA 129.300 228.700 150.900 228.700
[02/17 22:55:49    693] addCustomLine AAA 150.900 207.100 150.900 228.700
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_18_, Center Move (162.300,226.900)->(173.100,232.300). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 151.500 216.100 151.500 237.700
[02/17 22:55:49    693] addCustomLine AAA 151.500 216.100 173.100 216.100
[02/17 22:55:49    693] addCustomLine AAA 151.500 237.700 173.100 237.700
[02/17 22:55:49    693] addCustomLine AAA 173.100 216.100 173.100 237.700
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_8_, Center Move (130.500,351.100)->(138.700,340.300). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 119.700 340.300 119.700 361.900
[02/17 22:55:49    693] addCustomLine AAA 119.700 340.300 141.300 340.300
[02/17 22:55:49    693] addCustomLine AAA 119.700 361.900 141.300 361.900
[02/17 22:55:49    693] addCustomLine AAA 141.300 340.300 141.300 361.900
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_, Center Move (160.700,223.300)->(169.700,234.100). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 149.900 212.500 149.900 234.100
[02/17 22:55:49    693] addCustomLine AAA 149.900 212.500 171.500 212.500
[02/17 22:55:49    693] addCustomLine AAA 149.900 234.100 171.500 234.100
[02/17 22:55:49    693] addCustomLine AAA 171.500 212.500 171.500 234.100
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_, Center Move (144.500,219.700)->(147.300,230.500). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 133.700 208.900 133.700 230.500
[02/17 22:55:49    693] addCustomLine AAA 133.700 208.900 155.300 208.900
[02/17 22:55:49    693] addCustomLine AAA 133.700 230.500 155.300 230.500
[02/17 22:55:49    693] addCustomLine AAA 155.300 208.900 155.300 230.500
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_37_, Center Move (158.100,239.500)->(168.900,235.900). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 147.300 228.700 147.300 250.300
[02/17 22:55:49    693] addCustomLine AAA 147.300 228.700 168.900 228.700
[02/17 22:55:49    693] addCustomLine AAA 147.300 250.300 168.900 250.300
[02/17 22:55:49    693] addCustomLine AAA 168.900 228.700 168.900 250.300
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_, Center Move (166.900,307.900)->(156.100,300.700). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 156.100 297.100 156.100 318.700
[02/17 22:55:49    693] addCustomLine AAA 156.100 297.100 177.700 297.100
[02/17 22:55:49    693] addCustomLine AAA 156.100 318.700 177.700 318.700
[02/17 22:55:49    693] addCustomLine AAA 177.700 297.100 177.700 318.700
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_22_, Center Move (137.900,226.900)->(140.700,237.700). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 127.100 216.100 127.100 237.700
[02/17 22:55:49    693] addCustomLine AAA 127.100 216.100 148.700 216.100
[02/17 22:55:49    693] addCustomLine AAA 127.100 237.700 148.700 237.700
[02/17 22:55:49    693] addCustomLine AAA 148.700 216.100 148.700 237.700
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_4_, Center Move (137.700,351.100)->(148.500,347.500). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 126.900 340.300 126.900 361.900
[02/17 22:55:49    693] addCustomLine AAA 126.900 340.300 148.500 340.300
[02/17 22:55:49    693] addCustomLine AAA 126.900 361.900 148.500 361.900
[02/17 22:55:49    693] addCustomLine AAA 148.500 340.300 148.500 361.900
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_58_, Center Move (126.100,358.300)->(134.100,347.500). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 115.300 347.500 115.300 369.100
[02/17 22:55:49    693] addCustomLine AAA 115.300 347.500 136.900 347.500
[02/17 22:55:49    693] addCustomLine AAA 115.300 369.100 136.900 369.100
[02/17 22:55:49    693] addCustomLine AAA 136.900 347.500 136.900 369.100
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_8_, Center Move (128.900,356.500)->(139.700,345.700). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 118.100 345.700 118.100 367.300
[02/17 22:55:49    693] addCustomLine AAA 118.100 345.700 139.700 345.700
[02/17 22:55:49    693] addCustomLine AAA 118.100 367.300 139.700 367.300
[02/17 22:55:49    693] addCustomLine AAA 139.700 345.700 139.700 367.300
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_57_, Center Move (141.700,363.700)->(152.500,370.900). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 130.900 352.900 130.900 374.500
[02/17 22:55:49    693] addCustomLine AAA 130.900 352.900 152.500 352.900
[02/17 22:55:49    693] addCustomLine AAA 130.900 374.500 152.500 374.500
[02/17 22:55:49    693] addCustomLine AAA 152.500 352.900 152.500 374.500
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_19_, Center Move (148.300,369.100)->(159.100,369.100). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 137.500 358.300 137.500 379.900
[02/17 22:55:49    693] addCustomLine AAA 137.500 358.300 159.100 358.300
[02/17 22:55:49    693] addCustomLine AAA 137.500 379.900 159.100 379.900
[02/17 22:55:49    693] addCustomLine AAA 159.100 358.300 159.100 379.900
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_1_, Center Move (135.700,372.700)->(146.500,369.100). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 124.900 361.900 124.900 383.500
[02/17 22:55:49    693] addCustomLine AAA 124.900 361.900 146.500 361.900
[02/17 22:55:49    693] addCustomLine AAA 124.900 383.500 146.500 383.500
[02/17 22:55:49    693] addCustomLine AAA 146.500 361.900 146.500 383.500
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_0_, Center Move (153.300,376.300)->(164.100,374.500). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 142.500 365.500 142.500 387.100
[02/17 22:55:49    693] addCustomLine AAA 142.500 365.500 164.100 365.500
[02/17 22:55:49    693] addCustomLine AAA 142.500 387.100 164.100 387.100
[02/17 22:55:49    693] addCustomLine AAA 164.100 365.500 164.100 387.100
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_58_, Center Move (149.900,367.300)->(160.700,372.700). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 139.100 356.500 139.100 378.100
[02/17 22:55:49    693] addCustomLine AAA 139.100 356.500 160.700 356.500
[02/17 22:55:49    693] addCustomLine AAA 139.100 378.100 160.700 378.100
[02/17 22:55:49    693] addCustomLine AAA 160.700 356.500 160.700 378.100
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_17_, Center Move (138.700,387.100)->(149.500,385.300). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 127.900 376.300 127.900 397.900
[02/17 22:55:49    693] addCustomLine AAA 127.900 376.300 149.500 376.300
[02/17 22:55:49    693] addCustomLine AAA 127.900 397.900 149.500 397.900
[02/17 22:55:49    693] addCustomLine AAA 149.500 376.300 149.500 397.900
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_, Center Move (142.700,356.500)->(153.500,358.300). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 131.900 345.700 131.900 367.300
[02/17 22:55:49    693] addCustomLine AAA 131.900 345.700 153.500 345.700
[02/17 22:55:49    693] addCustomLine AAA 131.900 367.300 153.500 367.300
[02/17 22:55:49    693] addCustomLine AAA 153.500 345.700 153.500 367.300
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_, Center Move (161.700,376.300)->(172.500,376.300). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 150.900 365.500 150.900 387.100
[02/17 22:55:49    693] addCustomLine AAA 150.900 365.500 172.500 365.500
[02/17 22:55:49    693] addCustomLine AAA 150.900 387.100 172.500 387.100
[02/17 22:55:49    693] addCustomLine AAA 172.500 365.500 172.500 387.100
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_, Center Move (153.300,369.100)->(163.300,379.900). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 142.500 358.300 142.500 379.900
[02/17 22:55:49    693] addCustomLine AAA 142.500 358.300 164.100 358.300
[02/17 22:55:49    693] addCustomLine AAA 142.500 379.900 164.100 379.900
[02/17 22:55:49    693] addCustomLine AAA 164.100 358.300 164.100 379.900
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_20_, Center Move (190.700,370.900)->(192.600,360.100). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 179.900 360.100 179.900 381.700
[02/17 22:55:49    693] addCustomLine AAA 179.900 360.100 201.500 360.100
[02/17 22:55:49    693] addCustomLine AAA 179.900 381.700 201.500 381.700
[02/17 22:55:49    693] addCustomLine AAA 201.500 360.100 201.500 381.700
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_56_, Center Move (133.700,374.500)->(144.500,379.900). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 122.900 363.700 122.900 385.300
[02/17 22:55:49    693] addCustomLine AAA 122.900 363.700 144.500 363.700
[02/17 22:55:49    693] addCustomLine AAA 122.900 385.300 144.500 385.300
[02/17 22:55:49    693] addCustomLine AAA 144.500 363.700 144.500 385.300
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Check Priority Inst Failed: core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_18_, Center Move (148.700,383.500)->(159.500,379.900). Limit box is: 
[02/17 22:55:49    693] addCustomLine AAA 137.900 372.700 137.900 394.300
[02/17 22:55:49    693] addCustomLine AAA 137.900 372.700 159.500 372.700
[02/17 22:55:49    693] addCustomLine AAA 137.900 394.300 159.500 394.300
[02/17 22:55:49    693] addCustomLine AAA 159.500 372.700 159.500 394.300
[02/17 22:55:49    693] 
[02/17 22:55:49    693] Removing temporary dont_use automatically set for cells with technology sites with no row.
[02/17 22:55:49    693] Set place::cacheFPlanSiteMark to 0
[02/17 22:55:49    693] 
[02/17 22:55:49    693] *** Summary of all messages that are not suppressed in this session:
[02/17 22:55:49    693] Severity  ID               Count  Summary                                  
[02/17 22:55:49    693] WARNING   IMPTS-403            1  Delay calculation was forced to extrapol...
[02/17 22:55:49    693] WARNING   IMPEXT-3442          7  The version of the capacitance table fil...
[02/17 22:55:49    693] ERROR     IMPSP-2002          11  Density too high (%.1f%%), stopping deta...
[02/17 22:55:49    693] WARNING   IMPOPT-3663          1  Power view is not set. First setup analy...
[02/17 22:55:49    693] WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
[02/17 22:55:49    693] WARNING   IMPCCOPT-1361        6  Routing info for %s nets in clock tree %...
[02/17 22:55:49    693] WARNING   IMPCCOPT-2231        4  CCOpt data structures have been affected...
[02/17 22:55:49    693] WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
[02/17 22:55:49    693] *** Message Summary: 22 warning(s), 11 error(s)
[02/17 22:55:49    693] 
[02/17 22:55:49    693] **ccopt_design ... cpu = 0:10:11, real = 0:10:11, mem = 1380.7M, totSessionCpu=0:11:34 **
[02/17 22:55:49    693] <CMD> set_propagated_clock [all_clocks]
[02/17 22:55:49    693] <CMD> optDesign -postCTS -hold
[02/17 22:55:49    693] GigaOpt running with 1 threads.
[02/17 22:55:49    693] Info: 1 threads available for lower-level modules during optimization.
[02/17 22:55:49    693] -powerEffort high                          # enums={none low high}, default=none, user setting
[02/17 22:55:49    693] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[02/17 22:55:49    693] -setupDynamicPowerViewAsDefaultView false
[02/17 22:55:49    693]                                            # bool, default=false, private
[02/17 22:55:49    693] #spOpts: N=65 
[02/17 22:55:49    693] Core basic site is core
[02/17 22:55:49    693] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/17 22:55:49    693] #spOpts: N=65 mergeVia=F 
[02/17 22:55:49    693] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
[02/17 22:55:49    693] 	Cell FILL1_LL, site bcore.
[02/17 22:55:49    693] 	Cell FILL_NW_HH, site bcore.
[02/17 22:55:49    693] 	Cell FILL_NW_LL, site bcore.
[02/17 22:55:49    693] 	Cell GFILL, site gacore.
[02/17 22:55:49    693] 	Cell GFILL10, site gacore.
[02/17 22:55:49    693] 	Cell GFILL2, site gacore.
[02/17 22:55:49    693] 	Cell GFILL3, site gacore.
[02/17 22:55:49    693] 	Cell GFILL4, site gacore.
[02/17 22:55:49    693] 	Cell LVLLHCD1, site bcore.
[02/17 22:55:49    693] 	Cell LVLLHCD2, site bcore.
[02/17 22:55:49    693] 	Cell LVLLHCD4, site bcore.
[02/17 22:55:49    693] 	Cell LVLLHCD8, site bcore.
[02/17 22:55:49    693] 	Cell LVLLHD1, site bcore.
[02/17 22:55:49    693] 	Cell LVLLHD2, site bcore.
[02/17 22:55:49    693] 	Cell LVLLHD4, site bcore.
[02/17 22:55:49    693] 	Cell LVLLHD8, site bcore.
[02/17 22:55:49    693] .
[02/17 22:55:50    695] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1386.7M, totSessionCpu=0:11:35 **
[02/17 22:55:50    695] *** optDesign -postCTS ***
[02/17 22:55:50    695] DRC Margin: user margin 0.0
[02/17 22:55:50    695] Hold Target Slack: user slack 0
[02/17 22:55:50    695] Setup Target Slack: user slack 0;
[02/17 22:55:50    695] setUsefulSkewMode -noEcoRoute
[02/17 22:55:50    695] Start to check current routing status for nets...
[02/17 22:55:50    695] All nets are already routed correctly.
[02/17 22:55:50    695] End to check current routing status for nets (mem=1386.7M)
[02/17 22:55:50    695] DEL0 does not have usable cells
[02/17 22:55:50    695]  This may be because it is dont_use, or because it has no LEF.
[02/17 22:55:50    695]  **WARN: (IMPOPT-3080):	All delay cells are dont_use. Buffers will be used to fix hold violations.
[02/17 22:55:50    695] Type 'man IMPOPT-3080' for more detail.
[02/17 22:55:50    695] *info: All cells identified as Buffer and Delay cells:
[02/17 22:55:50    695] *info:   with footprint "BUFFD1" or "BUFFD1": 
[02/17 22:55:50    695] *info: ------------------------------------------------------------------
[02/17 22:55:50    695] *info: (dly) BUFFD0            -  tcbn65gplusbc
[02/17 22:55:50    695] *info: (dly) CKBD0             -  tcbn65gplusbc
[02/17 22:55:50    695] *info: (dly) BUFFD1            -  tcbn65gplusbc
[02/17 22:55:50    695] *info: (dly) GBUFFD1    dont_use  tcbn65gplusbc
[02/17 22:55:50    695] *info: (dly) CKBD1             -  tcbn65gplusbc
[02/17 22:55:50    695] *info: (dly) GBUFFD2    dont_use  tcbn65gplusbc
[02/17 22:55:50    695] *info: (dly) CKBD2             -  tcbn65gplusbc
[02/17 22:55:50    695] *info: (dly) BUFFD2            -  tcbn65gplusbc
[02/17 22:55:50    695] *info: (dly) CKBD3             -  tcbn65gplusbc
[02/17 22:55:50    695] *info: (dly) GBUFFD3    dont_use  tcbn65gplusbc
[02/17 22:55:50    695] *info: (dly) BUFFD3            -  tcbn65gplusbc
[02/17 22:55:50    695] *info: (dly) BUFFD4            -  tcbn65gplusbc
[02/17 22:55:50    695] *info: (dly) CKBD4             -  tcbn65gplusbc
[02/17 22:55:50    695] *info: (dly) GBUFFD4    dont_use  tcbn65gplusbc
[02/17 22:55:50    695] *info: (dly) BUFFD6            -  tcbn65gplusbc
[02/17 22:55:50    695] *info: (dly) CKBD6             -  tcbn65gplusbc
[02/17 22:55:50    695] *info: (dly) GBUFFD8    dont_use  tcbn65gplusbc
[02/17 22:55:50    695] *info: (dly) CKBD8             -  tcbn65gplusbc
[02/17 22:55:50    695] *info: (dly) BUFFD8            -  tcbn65gplusbc
[02/17 22:55:50    695] *info: (dly) BUFFD12           -  tcbn65gplusbc
[02/17 22:55:50    695] *info: (dly) CKBD12            -  tcbn65gplusbc
[02/17 22:55:50    695] *info: (dly) CKBD16            -  tcbn65gplusbc
[02/17 22:55:50    695] *info: (dly) BUFFD16           -  tcbn65gplusbc
[02/17 22:55:50    695] *info: (dly) CKBD20     dont_use  tcbn65gplusbc
[02/17 22:55:50    695] *info: (dly) BUFFD20    dont_use  tcbn65gplusbc
[02/17 22:55:50    695] *info: (dly) CKBD24     dont_use  tcbn65gplusbc
[02/17 22:55:50    695] *info: (dly) BUFFD24    dont_use  tcbn65gplusbc
[02/17 22:55:50    695] *info: (dly) BUFFD0            -  tcbn65gplusbc
[02/17 22:55:50    695] *info: (dly) CKBD0             -  tcbn65gplusbc
[02/17 22:55:50    695] *info: (dly) BUFFD1            -  tcbn65gplusbc
[02/17 22:55:50    695] *info: (dly) GBUFFD1    dont_use  tcbn65gplusbc
[02/17 22:55:50    695] *info: (dly) CKBD1             -  tcbn65gplusbc
[02/17 22:55:50    695] *info: (dly) GBUFFD2    dont_use  tcbn65gplusbc
[02/17 22:55:50    695] *info: (dly) CKBD2             -  tcbn65gplusbc
[02/17 22:55:50    695] *info: (dly) BUFFD2            -  tcbn65gplusbc
[02/17 22:55:50    695] *info: (dly) CKBD3             -  tcbn65gplusbc
[02/17 22:55:50    695] *info: (dly) GBUFFD3    dont_use  tcbn65gplusbc
[02/17 22:55:50    695] *info: (dly) BUFFD3            -  tcbn65gplusbc
[02/17 22:55:50    695] *info: (dly) BUFFD4            -  tcbn65gplusbc
[02/17 22:55:50    695] *info: (dly) CKBD4             -  tcbn65gplusbc
[02/17 22:55:50    695] *info: (dly) GBUFFD4    dont_use  tcbn65gplusbc
[02/17 22:55:50    695] *info: (dly) CKBD6             -  tcbn65gplusbc
[02/17 22:55:50    695] *info: (dly) BUFFD6            -  tcbn65gplusbc
[02/17 22:55:50    695] *info: (dly) CKBD8             -  tcbn65gplusbc
[02/17 22:55:50    695] *info: (dly) BUFFD8            -  tcbn65gplusbc
[02/17 22:55:50    695] *info: (dly) GBUFFD8    dont_use  tcbn65gplusbc
[02/17 22:55:50    695] *info: (dly) BUFFD12           -  tcbn65gplusbc
[02/17 22:55:50    695] *info: (dly) CKBD12            -  tcbn65gplusbc
[02/17 22:55:50    695] *info: (dly) CKBD16            -  tcbn65gplusbc
[02/17 22:55:50    695] *info: (dly) BUFFD16           -  tcbn65gplusbc
[02/17 22:55:50    695] *info: (dly) CKBD20     dont_use  tcbn65gplusbc
[02/17 22:55:50    695] *info: (dly) BUFFD20    dont_use  tcbn65gplusbc
[02/17 22:55:50    695] *info: (dly) CKBD24     dont_use  tcbn65gplusbc
[02/17 22:55:50    695] *info: (dly) BUFFD24    dont_use  tcbn65gplusbc
[02/17 22:55:50    695] PhyDesignGrid: maxLocalDensity 0.98
[02/17 22:55:50    695] #spOpts: N=65 mergeVia=F 
[02/17 22:55:50    695] Core basic site is core
[02/17 22:55:50    695] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/17 22:55:51    695] All-RC-Corners-Per-Net-In-Memory is turned ON...
[02/17 22:55:51    695] GigaOpt Hold Optimizer is used
[02/17 22:55:51    695] Include MVT Delays for Hold Opt
[02/17 22:55:51    695] <optDesign CMD> fixhold  no -lvt Cells
[02/17 22:55:51    695] **INFO: Num dontuse cells 396, Num usable cells 545
[02/17 22:55:51    695] optDesignOneStep: Leakage Power Flow
[02/17 22:55:51    695] **INFO: Num dontuse cells 396, Num usable cells 545
[02/17 22:55:51    695] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:11:36 mem=1386.7M ***
[02/17 22:55:51    695] Effort level <high> specified for reg2reg path_group
[02/17 22:55:52    697] **INFO: Starting Blocking QThread with 1 CPU
[02/17 22:55:52    697]  
   ____________________________________________________________________
__/ message from Blocking QThread
[02/17 22:55:52    697] #################################################################################
[02/17 22:55:52    697] # Design Stage: PreRoute
[02/17 22:55:52    697] # Design Name: fullchip
[02/17 22:55:52    697] # Design Mode: 65nm
[02/17 22:55:52    697] # Analysis Mode: MMMC Non-OCV 
[02/17 22:55:52    697] # Parasitics Mode: No SPEF/RCDB
[02/17 22:55:52    697] # Signoff Settings: SI Off 
[02/17 22:55:52    697] #################################################################################
[02/17 22:55:52    697] AAE_INFO: 1 threads acquired from CTE.
[02/17 22:55:52    697] Calculate delays in BcWc mode...
[02/17 22:55:52    697] Topological Sorting (CPU = 0:00:00.1, MEM = 0.0M, InitMEM = 0.0M)
[02/17 22:55:52    697] *** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
[02/17 22:55:52    697] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[02/17 22:55:52    697] End delay calculation. (MEM=0 CPU=0:00:03.7 REAL=0:00:03.0)
[02/17 22:55:52    697] *** CDM Built up (cpu=0:00:04.0  real=0:00:04.0  mem= 0.0M) ***
[02/17 22:55:52    697] *** Done Building Timing Graph (cpu=0:00:04.6 real=0:00:05.0 totSessionCpu=0:00:10.8 mem=0.0M)
[02/17 22:55:52    697] 
[02/17 22:55:52    697] Active hold views:
[02/17 22:55:52    697]  BC_VIEW
[02/17 22:55:52    697]   Dominating endpoints: 0
[02/17 22:55:52    697]   Dominating TNS: -0.000
[02/17 22:55:52    697] 
[02/17 22:55:52    697] Done building cte hold timing graph (fixHold) cpu=0:00:05.8 real=0:00:06.0 totSessionCpu=0:00:10.8 mem=0.0M ***
[02/17 22:55:52    697] ** Profile ** Start :  cpu=0:00:00.0, mem=0.0M
[02/17 22:55:52    697] ** Profile ** Overall slacks :  cpu=0:00:00.2, mem=0.0M
[02/17 22:55:52    697] Done building hold timer [40490 node(s), 63355 edge(s), 1 view(s)] (fixHold) cpu=0:00:07.5 real=0:00:07.0 totSessionCpu=0:00:12.5 mem=0.0M ***
[02/17 22:56:00    704]  
_______________________________________________________________________
[02/17 22:56:00    704] Done building cte setup timing graph (fixHold) cpu=0:00:08.1 real=0:00:09.0 totSessionCpu=0:11:44 mem=1386.7M ***
[02/17 22:56:00    704] ** Profile ** Start :  cpu=0:00:00.0, mem=1386.7M
[02/17 22:56:00    704] ** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1394.7M
[02/17 22:56:01    705] *info: category slack lower bound [L -286.8] default
[02/17 22:56:01    705] *info: category slack lower bound [H -286.8] reg2reg 
[02/17 22:56:01    705] --------------------------------------------------- 
[02/17 22:56:01    705]    Setup Violation Summary with Target Slack (0.000 ns)
[02/17 22:56:01    705] --------------------------------------------------- 
[02/17 22:56:01    705]          WNS    reg2regWNS
[02/17 22:56:01    705]    -0.287 ns     -0.287 ns
[02/17 22:56:01    705] --------------------------------------------------- 
[02/17 22:56:01    705] Restoring autoHoldViews:  BC_VIEW
[02/17 22:56:01    705] ** Profile ** Start :  cpu=0:00:00.0, mem=1394.7M
[02/17 22:56:01    705] ** Profile ** Other data :  cpu=0:00:00.1, mem=1394.7M
[02/17 22:56:01    705] ** Profile ** DRVs :  cpu=0:00:00.3, mem=1394.7M
[02/17 22:56:01    705] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.287  | -0.287  | -0.143  |
|           TNS (ns):|-257.257 |-247.091 | -10.166 |
|    Violating Paths:|  1886   |  1726   |   160   |
|          All Paths:|  6712   |  5406   |  5730   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.338  | -0.133  | -0.338  |
|           TNS (ns):|-191.011 | -4.118  |-188.169 |
|    Violating Paths:|  1360   |   98    |  1300   |
|          All Paths:|  5430   |  5406   |  2432   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.602%
       (99.080% with Fillers)
Routing Overflow: 0.04% H and 0.00% V
------------------------------------------------------------
Summary for sequential cells idenfication: 
[02/17 22:56:01    705] Identified SBFF number: 199
[02/17 22:56:01    705] Identified MBFF number: 0
[02/17 22:56:01    705] Not identified SBFF number: 0
[02/17 22:56:01    705] Not identified MBFF number: 0
[02/17 22:56:01    705] Number of sequential cells which are not FFs: 104
[02/17 22:56:01    705] 
[02/17 22:56:01    705] Summary for sequential cells idenfication: 
[02/17 22:56:01    705] Identified SBFF number: 199
[02/17 22:56:01    705] Identified MBFF number: 0
[02/17 22:56:01    705] Not identified SBFF number: 0
[02/17 22:56:01    705] Not identified MBFF number: 0
[02/17 22:56:01    705] Number of sequential cells which are not FFs: 104
[02/17 22:56:01    705] 
[02/17 22:56:02    706] 
[02/17 22:56:02    706] *Info: minBufDelay = 55.1 ps, libStdDelay = 14.2 ps, minBufSize = 5760000 (4.0)
[02/17 22:56:02    706] *Info: worst delay setup view: WC_VIEW
[02/17 22:56:02    706] Footprint list for hold buffering (delay unit: ps)
[02/17 22:56:02    706] =================================================================
[02/17 22:56:02    706] *Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
[02/17 22:56:02    706] ------------------------------------------------------------------
[02/17 22:56:02    706] *Info:       23.0       2.40    4.0  72.16 BUFFD0 (I,Z)
[02/17 22:56:02    706] *Info:       24.5       2.48    4.0  79.29 CKBD0 (I,Z)
[02/17 22:56:02    706] =================================================================
[02/17 22:56:03    707] **optDesign ... cpu = 0:00:12, real = 0:00:13, mem = 1396.7M, totSessionCpu=0:11:47 **
[02/17 22:56:03    707] gigaOpt Hold fixing search radius: 72.000000 Microns (40 stdCellHgt)
[02/17 22:56:03    707] *info: Run optDesign holdfix with 1 thread.
[02/17 22:56:03    707] Info: 94 nets with fixed/cover wires excluded.
[02/17 22:56:03    707] Info: 198 clock nets excluded from IPO operation.
[02/17 22:56:03    707] --------------------------------------------------- 
[02/17 22:56:03    707]    Hold Timing Summary  - Initial 
[02/17 22:56:03    707] --------------------------------------------------- 
[02/17 22:56:03    707]  Target slack: 0.000 ns
[02/17 22:56:03    707] View: BC_VIEW 
[02/17 22:56:03    707] 	WNS: -0.338 
[02/17 22:56:03    707] 	TNS: -191.011 
[02/17 22:56:03    707] 	VP: 1360 
[02/17 22:56:03    707] 	Worst hold path end point: core_instance/ofifo_inst/col_idx_0__fifo_instance/q7_reg_14_/D 
[02/17 22:56:03    707] --------------------------------------------------- 
[02/17 22:56:03    707]    Setup Timing Summary  - Initial 
[02/17 22:56:03    707] --------------------------------------------------- 
[02/17 22:56:03    707]  Target slack: 0.000 ns
[02/17 22:56:03    707] View: WC_VIEW 
[02/17 22:56:03    707] 	WNS: -0.287 
[02/17 22:56:03    707] 	TNS: -257.257 
[02/17 22:56:03    707] 	VP: 1886 
[02/17 22:56:03    707] 	Worst setup path end point:core_instance/ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D 
[02/17 22:56:03    707] --------------------------------------------------- 
[02/17 22:56:03    707] PhyDesignGrid: maxLocalDensity 0.98
[02/17 22:56:03    707] #spOpts: N=65 mergeVia=F 
[02/17 22:56:03    707] 
[02/17 22:56:03    707] *** Starting Core Fixing (fixHold) cpu=0:00:11.8 real=0:00:12.0 totSessionCpu=0:11:48 mem=1623.4M density=99.080% ***
[02/17 22:56:03    707] Optimizer Target Slack 0.000 StdDelay is 0.014  
[02/17 22:56:04    708] 
[02/17 22:56:04    708] Phase I ......
[02/17 22:56:04    708] *info: Multithread Hold Batch Commit is enabled
[02/17 22:56:04    708] *info: Levelized Batch Commit is enabled
[02/17 22:56:04    708] Executing transform: ECO Safe Resize
[02/17 22:56:04    708] Worst hold path end point:
[02/17 22:56:04    708]   core_instance/ofifo_inst/col_idx_0__fifo_instance/q7_reg_14_/D
[02/17 22:56:04    708]     net: core_instance/ofifo_inst/col_idx_0__fifo_instance/n88 (nrTerm=2)
[02/17 22:56:04    708] **Info: Stopping hold fixing due to density exceeding max design density 95.000%
[02/17 22:56:04    708] ===========================================================================================
[02/17 22:56:04    708]   Phase 1 : Step 1 Iter 0 Summary (ECO Safe Resize)
[02/17 22:56:04    708] ------------------------------------------------------------------------------------------
[02/17 22:56:04    708]  Hold WNS :      -0.3382
[02/17 22:56:04    708]       TNS :    -191.0112
[02/17 22:56:04    708]       #VP :         1360
[02/17 22:56:04    708]   Density :      99.080%
[02/17 22:56:04    708] ------------------------------------------------------------------------------------------
[02/17 22:56:04    708]  cpu=0:00:12.2 real=0:00:13.0 totSessionCpu=0:11:48 mem=1623.4M
[02/17 22:56:04    708] ===========================================================================================
[02/17 22:56:04    708] 
[02/17 22:56:04    708] Executing transform: AddBuffer + LegalResize
[02/17 22:56:04    708] Worst hold path end point:
[02/17 22:56:04    708]   core_instance/ofifo_inst/col_idx_0__fifo_instance/q7_reg_14_/D
[02/17 22:56:04    708]     net: core_instance/ofifo_inst/col_idx_0__fifo_instance/n88 (nrTerm=2)
[02/17 22:56:04    708] **Info: Stopping hold fixing due to density exceeding max design density 95.000%
[02/17 22:56:04    708] ===========================================================================================
[02/17 22:56:04    708]   Phase 1 : Step 2 Iter 0 Summary (AddBuffer + LegalResize)
[02/17 22:56:04    708] ------------------------------------------------------------------------------------------
[02/17 22:56:04    708]  Hold WNS :      -0.3382
[02/17 22:56:04    708]       TNS :    -191.0112
[02/17 22:56:04    708]       #VP :         1360
[02/17 22:56:04    708]   Density :      99.080%
[02/17 22:56:04    708] ------------------------------------------------------------------------------------------
[02/17 22:56:04    708]  cpu=0:00:12.3 real=0:00:13.0 totSessionCpu=0:11:48 mem=1623.4M
[02/17 22:56:04    708] ===========================================================================================
[02/17 22:56:04    708] 
[02/17 22:56:04    708] --------------------------------------------------- 
[02/17 22:56:04    708]    Hold Timing Summary  - Phase I 
[02/17 22:56:04    708] --------------------------------------------------- 
[02/17 22:56:04    708]  Target slack: 0.000 ns
[02/17 22:56:04    708] View: BC_VIEW 
[02/17 22:56:04    708] 	WNS: -0.338 
[02/17 22:56:04    708] 	TNS: -191.011 
[02/17 22:56:04    708] 	VP: 1360 
[02/17 22:56:04    708] 	Worst hold path end point: core_instance/ofifo_inst/col_idx_0__fifo_instance/q7_reg_14_/D 
[02/17 22:56:04    708] --------------------------------------------------- 
[02/17 22:56:04    708]    Setup Timing Summary  - Phase I 
[02/17 22:56:04    708] --------------------------------------------------- 
[02/17 22:56:04    708]  Target slack: 0.000 ns
[02/17 22:56:04    708] View: WC_VIEW 
[02/17 22:56:04    708] 	WNS: -0.287 
[02/17 22:56:04    708] 	TNS: -257.257 
[02/17 22:56:04    708] 	VP: 1886 
[02/17 22:56:04    708] 	Worst setup path end point:core_instance/ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D 
[02/17 22:56:04    708] --------------------------------------------------- 
[02/17 22:56:04    708] 
[02/17 22:56:04    708] *** Finished Core Fixing (fixHold) cpu=0:00:12.5 real=0:00:13.0 totSessionCpu=0:11:48 mem=1623.4M density=99.080% ***
[02/17 22:56:04    708] *info:
[02/17 22:56:04    708] 
[02/17 22:56:04    708] 
[02/17 22:56:04    708] =======================================================================
[02/17 22:56:04    708]                 Reasons for remaining hold violations
[02/17 22:56:04    708] =======================================================================
[02/17 22:56:04    708] *info: Total 2021 net(s) have violated hold timing slacks.
[02/17 22:56:04    708] 
[02/17 22:56:04    708] Buffering failure reasons
[02/17 22:56:04    708] ------------------------------------------------
[02/17 22:56:04    708] *info:  2021 net(s): Could not be fixed because of internal reason: UnknownReason.
[02/17 22:56:04    708] 	reset
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n84
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n82
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n8
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n7
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n67
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n66
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n63
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n60
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n6
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n5
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n49
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n48
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n47
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n46
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n45
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n44
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n43
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n42
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n41
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n4
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n38
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n37
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n36
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n35
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n33
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n29
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n28
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n27
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n26
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n25
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n217
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n216
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n215
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n214
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n213
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n212
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n211
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n210
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n209
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n206
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n205
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n199
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n197
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n195
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n194
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n193
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n192
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n191
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n190
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n189
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n188
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n187
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n186
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n185
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n184
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n183
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n182
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n181
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n178
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n177
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n171
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n17
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n169
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n167
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n166
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n165
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n163
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n162
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n161
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n160
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n159
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n158
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n157
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n156
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n151
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n150
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n15
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n148
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n147
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n146
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n144
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n143
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n142
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n140
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n139
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n138
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n130
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n129
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n127
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n126
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n124
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n123
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n122
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n120
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n12
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n11
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n103
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n102
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n10
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_RN_929_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_RN_928_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_RN_895_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_RN_894_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_RN_893_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_RN_694_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_RN_693_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_RN_692_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_RN_5728_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_RN_5727_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_RN_5599_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_RN_5534_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_RN_5452_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_RN_5447_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_RN_5443_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_RN_5414_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_RN_5413_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_RN_5403_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_RN_5335_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_RN_5234_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_RN_467_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_RN_466_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_RN_465_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_RN_1365_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_RN_1081_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_RN_1080_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_RN_1079_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_RN_1071_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_RN_1070_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_OFN574_n82
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_OFN54_n215
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_OFN53_n157
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_OFN515_reset
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_OFN514_reset
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_OFN513_reset
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_OFN465_n67
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_OFN443_n84
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_OFN442_n84
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_OFN131_n217
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_OFN130_n216
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n84
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n7
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n67
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n66
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n60
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n6
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n5
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n49
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n48
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n47
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n46
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n45
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n44
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n43
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n42
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n41
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n40
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n4
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n37
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n36
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n35
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n33
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n32
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n28
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n27
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n26
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n25
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n24
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n219
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n218
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n217
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n216
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n215
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n214
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n213
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n212
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n211
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n206
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n203
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n202
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n201
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n200
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n199
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n198
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n197
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n195
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n194
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n193
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n191
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n190
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n189
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n185
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n184
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n182
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n181
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n177
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n174
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n173
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n172
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n168
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n166
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n163
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n162
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n160
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n16
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n159
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n158
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n157
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n155
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n154
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n150
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n146
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n145
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n142
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n129
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n128
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n126
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n123
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n122
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n104
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n103
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n102
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n100
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n10
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_RN_844_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_RN_843_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_RN_5759_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_RN_5657_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_RN_5631_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_RN_5607_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_RN_5582_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_RN_5576_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_RN_5486_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_RN_5482_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_RN_5473_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_RN_5411_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_RN_5386_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_RN_3354_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_RN_2744_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_RN_2711_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_RN_1104_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_RN_1096_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_RN_1007_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_RN_1006_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_RN_1005_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_OFN516_reset
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_OFN49_n217
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_OFN48_n158
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_OFN47_n67
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_OFN473_n84
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_OFN463_n66
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_OFN129_n219
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_OFN128_n218
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n9
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n84
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n82
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n70
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n7
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n69
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n68
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n67
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n64
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n63
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n62
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n60
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n5
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n49
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n48
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n46
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n45
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n44
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n43
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n42
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n41
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n40
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n4
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n39
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n38
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n37
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n33
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n32
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n31
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n30
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n29
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n25
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n24
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n23
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n22
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n215
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n214
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n213
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n212
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n211
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n210
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n21
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n209
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n208
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n207
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n206
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n205
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n204
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n203
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n202
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n201
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n200
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n199
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n198
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n197
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n196
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n195
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n194
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n193
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n192
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n191
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n190
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n189
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n188
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n187
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n186
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n185
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n184
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n183
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n182
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n181
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n180
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n179
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n178
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n177
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n176
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n175
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n174
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n173
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n172
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n171
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n170
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n169
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n168
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n167
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n166
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n165
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n164
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n163
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n162
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n161
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n160
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n159
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n158
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n157
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n156
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n155
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n154
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n153
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n152
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n151
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n150
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n149
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n148
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n147
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n146
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n145
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n144
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n143
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n142
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n141
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n140
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n139
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n138
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n137
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n130
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n13
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n129
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n128
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n127
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n126
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n124
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n123
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n122
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n120
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n110
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n11
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n109
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n108
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n10
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_RN_664_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_RN_663_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_RN_5820_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_RN_5817_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_RN_5767_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_RN_5764_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_RN_5689_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_RN_5688_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_RN_5639_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_RN_5626_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_RN_5538_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_RN_5410_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_RN_5339_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_RN_5310_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_RN_5266_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_RN_5263_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_RN_5235_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_RN_5224_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_RN_5220_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_RN_5212_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_RN_5055_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_RN_5050_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_RN_4584_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_RN_2540_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_RN_2336_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_RN_2049_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_RN_160_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_RN_159_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_RN_1514_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_RN_1089_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_RN_1088_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_RN_1050_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_RN_1049_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_OFN705_n69
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_OFN464_n68
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_OFN44_n213
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_OFN43_n155
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_OFN342_n69
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_OFN127_n215
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_OFN126_n214
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n9
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n84
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n80
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n70
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n7
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n69
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n68
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n67
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n66
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n64
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n63
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n62
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n5
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n49
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n48
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n47
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n46
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n45
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n44
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n43
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n42
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n41
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n40
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n4
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n39
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n36
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n35
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n33
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n32
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n31
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n27
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n26
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n25
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n24
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n219
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n218
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n217
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n216
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n215
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n214
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n213
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n212
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n211
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n210
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n21
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n209
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n208
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n207
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n206
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n205
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n204
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n203
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n202
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n201
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n200
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n199
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n198
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n197
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n196
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n195
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n194
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n193
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n192
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n191
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n190
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n189
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n188
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n187
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n186
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n185
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n184
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n183
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n182
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n181
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n180
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n179
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n178
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n177
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n176
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n175
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n174
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n173
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n172
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n171
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n170
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n169
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n168
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n167
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n166
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n165
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n164
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n163
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n162
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n161
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n160
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n159
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n158
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n157
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n156
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n155
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n154
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n153
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n152
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n151
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n150
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n15
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n149
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n148
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n147
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n146
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n145
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n144
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n143
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n142
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n141
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n140
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n139
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n138
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n137
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n130
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n13
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n129
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n128
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n127
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n126
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n124
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n123
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n122
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n11
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n104
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n103
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n100
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_662_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_661_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_5823_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_5821_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_5815_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_5773_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_5772_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_5771_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_5670_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_5667_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_5662_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_5598_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_5581_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_5533_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_5493_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_5488_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_5420_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_5385_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_5342_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_5331_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_5315_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_5265_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_5261_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_5236_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_5228_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_5210_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_5195_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_5189_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_5170_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_5150_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_3346_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_3279_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_3276_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_305_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_304_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_2977_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_2976_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_2974_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_2537_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_2527_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_1562_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_1098_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_1097_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_1078_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_1077_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_1042_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_1041_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_OFN710_n84
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_OFN497_reset
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_OFN482_reset
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_OFN40_n217
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_OFN39_n158
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_OFN345_n84
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_OFN125_n219
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_OFN124_n218
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n82
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n80
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n8
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n7
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n69
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n68
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n67
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n66
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n64
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n63
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n62
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n60
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n6
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n5
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n49
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n48
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n47
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n45
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n44
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n43
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n42
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n41
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n40
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n4
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n39
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n38
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n37
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n36
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n32
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n31
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n30
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n29
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n28
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n24
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n23
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n22
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n213
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n212
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n211
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n210
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n21
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n209
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n208
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n207
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n206
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n205
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n204
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n203
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n202
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n201
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n200
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n20
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n199
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n198
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n197
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n196
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n195
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n194
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n193
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n192
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n191
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n190
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n189
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n188
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n187
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n186
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n185
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n184
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n183
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n182
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n181
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n180
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n18
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n179
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n178
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n177
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n176
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n175
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n174
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n173
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n172
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n171
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n170
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n169
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n168
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n167
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n166
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n165
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n164
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n163
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n162
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n161
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n160
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n159
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n158
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n157
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n156
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n155
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n154
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n153
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n152
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n151
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n150
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n149
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n148
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n147
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n146
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n145
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n144
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n143
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n142
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n141
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n140
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n14
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n139
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n138
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n137
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n130
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n129
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n128
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n127
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n126
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n124
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n123
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n122
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n120
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n12
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n110
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n109
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n108
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n107
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n10
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_933_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_932_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_903_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_902_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_879_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_878_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_5810_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_5788_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_5726_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_5724_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_5720_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_5628_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_5625_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_5554_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_5553_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_5546_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_5545_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_5537_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_5527_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_5517_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_5515_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_5513_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_5511_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_5494_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_5472_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_5461_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_5450_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_5444_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_5416_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_5407_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_5338_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_5313_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_5241_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_5226_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_5209_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_4171_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_4075_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_399_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_398_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_3877_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_3875_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_3813_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_3809_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_2746_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_2520_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_1059_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_1058_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_1057_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_1009_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_1008_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_OFN487_reset
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_OFN486_reset
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_OFN485_reset
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_OFN483_reset
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_OFN437_n68
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_OFN436_n68
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_OFN36_n211
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_OFN35_n153
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_OFN123_n213
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_OFN122_n212
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n9
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n84
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n80
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n8
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n70
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n7
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n69
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n68
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n67
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n66
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n64
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n63
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n60
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n6
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n5
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n49
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n48
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n47
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n46
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n45
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n44
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n43
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n42
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n41
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n40
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n4
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n37
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n36
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n35
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n33
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n32
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n28
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n27
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n26
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n25
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n24
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n219
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n218
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n217
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n216
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n215
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n214
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n213
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n212
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n211
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n210
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n209
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n208
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n207
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n206
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n205
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n204
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n203
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n202
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n201
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n200
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n199
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n198
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n197
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n196
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n195
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n194
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n193
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n192
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n191
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n190
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n189
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n188
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n187
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n186
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n185
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n184
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n183
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n182
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n181
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n180
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n179
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n178
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n177
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n176
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n175
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n174
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n173
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n172
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n171
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n170
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n17
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n169
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n168
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n167
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n166
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n165
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n164
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n163
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n162
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n161
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n160
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n16
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n159
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n158
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n157
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n156
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n155
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n154
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n153
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n152
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n151
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n150
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n15
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n149
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n148
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n147
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n146
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n145
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n144
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n143
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n142
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n141
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n140
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n14
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n139
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n138
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n137
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n130
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n129
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n128
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n127
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n126
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n124
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n123
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n122
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n12
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n11
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n104
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n103
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n102
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n100
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5970_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5897_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5896_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5882_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5875_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5812_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5809_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5786_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5740_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5739_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5738_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5719_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5717_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5695_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5666_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5664_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5663_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5658_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5656_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5616_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5611_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5608_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5606_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5602_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5597_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5549_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5544_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5535_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5492_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5484_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5479_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5470_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5468_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5460_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5457_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5451_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5445_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5418_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5409_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5341_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5309_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5267_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5262_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5237_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5229_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5171_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5148_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_4923_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_362_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_361_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_2682_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_2667_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_2483_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_1883_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_1873_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_1076_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_1075_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_1066_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_1065_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_1056_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_1055_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_OFN501_reset
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_OFN489_reset
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_OFN458_n100
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_OFN457_n100
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_OFN32_n217
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_OFN31_n158
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_OFN121_n219
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_OFN120_n218
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n99
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n98
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n97
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n96
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n95
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n94
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n93
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n92
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n91
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n90
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n89
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n88
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n87
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n86
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n85
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n84
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n83
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n82
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n81
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n80
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n79
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n78
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n77
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n76
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n75
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n74
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n73
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n72
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n71
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n70
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n7
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n68
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n67
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n66
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n65
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n64
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n63
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n62
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n61
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n6
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n59
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n58
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n57
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n56
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n55
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n54
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n53
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n52
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n51
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n50
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n5
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n49
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n48
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n47
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n46
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n45
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n44
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n43
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n42
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n41
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n40
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n4
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n39
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n36
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n35
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n34
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n33
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n32
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n31
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n3
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n27
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n26
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n25
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n24
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n21
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n158
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n157
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n156
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n155
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n154
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n153
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n152
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n151
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n150
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n15
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n149
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n148
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n147
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n146
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n145
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n144
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n143
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n142
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n141
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n140
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n14
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n139
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n138
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n137
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n136
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n135
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n134
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n133
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n132
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n131
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n130
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n129
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n128
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n127
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n126
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n125
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n124
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n123
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n122
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n121
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n12
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n119
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n118
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n117
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n116
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n115
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n114
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n113
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n112
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n111
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n105
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n104
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n103
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n102
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n101
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n100
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n10
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n1
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_RN_5833_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_RN_5761_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_RN_5754_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_RN_5681_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_RN_5661_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_RN_5651_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_RN_5649_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_RN_5627_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_RN_5605_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_RN_5569_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_RN_5567_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_RN_5555_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_RN_5543_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_RN_5536_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_RN_5516_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_RN_5512_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_RN_5510_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_RN_5491_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_RN_5462_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_RN_5454_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_RN_5446_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_RN_5417_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_RN_5408_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_RN_5336_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_RN_5332_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_RN_5314_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_RN_5269_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_RN_5238_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_RN_5227_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_RN_5219_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_RN_2230_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_RN_2223_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_RN_2213_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_RN_2208_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_RN_2178_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_RN_1932_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_OFN495_reset
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_OFN480_reset
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_OFN469_n80
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_OFN433_n100
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_OFN27_n158
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_OFN26_n34
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_OFN119_n3
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_OFN118_n1
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n99
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n98
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n97
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n96
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n95
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n94
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n93
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n92
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n91
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n90
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n9
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n89
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n88
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n87
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n86
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n85
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n84
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n83
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n82
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n81
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n80
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n79
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n78
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n77
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n76
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n75
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n74
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n73
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n72
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n71
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n70
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n7
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n69
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n68
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n67
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n66
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n65
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n64
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n63
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n61
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n60
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n59
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n58
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n57
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n56
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n55
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n54
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n53
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n52
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n51
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n50
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n5
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n49
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n48
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n47
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n46
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n45
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n44
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n43
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n42
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n41
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n40
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n4
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n37
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n36
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n35
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n34
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n33
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n32
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n3
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n28
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n27
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n26
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n25
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n24
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n16
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n158
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n157
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n156
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n155
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n154
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n153
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n152
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n151
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n150
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n15
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n149
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n148
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n147
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n146
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n145
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n144
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n143
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n142
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n141
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n140
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n14
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n139
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n138
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n137
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n136
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n135
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n134
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n133
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n132
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n131
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n130
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n13
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n129
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n128
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n127
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n126
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n125
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n124
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n123
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n122
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n121
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n12
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n119
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n118
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n117
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n116
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n115
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n114
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n113
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n112
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n111
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n105
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n104
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n103
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n102
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n101
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n100
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n1
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_5813_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_5811_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_5789_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_5765_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_5762_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_5650_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_5648_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_5629_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_5610_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_5609_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_5601_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_5600_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_5556_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_5550_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_5548_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_5547_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_5542_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_5532_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_5483_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_5480_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_5469_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_5467_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_5459_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_5449_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_5442_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_5415_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_5404_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_5337_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_5308_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_5233_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_5211_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_46_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_4652_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_45_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_335_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_334_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_294_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_293_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_2257_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_2250_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_2241_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_202_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_201_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_1931_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_1074_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_1073_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_1072_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_1053_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_1052_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_1051_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_OFN476_reset
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_OFN411_n100
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_OFN22_n158
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_OFN21_n34
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_OFN117_n3
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_OFN116_n1
[02/17 22:56:04    708] 	core_instance/ofifo_inst/FE_OFN499_reset
[02/17 22:56:04    708] 	core_instance/mac_array_instance/q_temp[97]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/q_temp[96]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/q_temp[87]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/q_temp[80]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/q_temp[79]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/q_temp[72]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/q_temp[65]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/q_temp[64]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/q_temp[511]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/q_temp[503]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/q_temp[495]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/q_temp[487]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/q_temp[471]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/q_temp[447]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/q_temp[440]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/q_temp[439]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/q_temp[431]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/q_temp[423]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/q_temp[416]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/q_temp[408]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/q_temp[407]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/q_temp[399]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/q_temp[392]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/q_temp[384]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/q_temp[176]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/q_temp[168]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/q_temp[160]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/q_temp[152]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/q_temp[127]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/q_temp[120]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/q_temp[119]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/q_temp[112]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/q_temp[104]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/n[8]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/n[64]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/n[56]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/n[48]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/n[40]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/n[32]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/n[24]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/n[16]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/n85
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/n84
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/n83
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/n78
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/n76
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/n75
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/n74
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/n73
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/n72
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/n70
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/n69
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/n68
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/n215
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/n214
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n910
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n848
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n841
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n786
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n606
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n605
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n604
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n603
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n602
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n601
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n600
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n599
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1631
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1630
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1629
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_4414_0
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_4413_0
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_4411_0
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_4409_0
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_4408_0
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_4407_0
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_4406_0
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_4405_0
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_4404_0
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN3568_key_q_56_
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN3558_key_q_40_
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN3530_n848
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN2976_n_64_
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q[8]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q[56]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q[48]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q[40]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q[32]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q[24]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q[16]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q[0]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/FE_OFN512_reset
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/FE_OFN511_reset
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/FE_OFN509_reset
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/FE_OFN508_reset
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/FE_OFN507_reset
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/FE_OFN506_reset
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/FE_OFN300_key_q_0_
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/FE_OFN1134_key_q_8_
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/n9
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/n7
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/n6
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/n5
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/n4
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/n22
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/n21
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/n20
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/n2
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/n152
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/n151
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/n13
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/n12
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/n11
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n417
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n335
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n279
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n259
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n169
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n168
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n166
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n165
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1621
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1580
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1579
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1578
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1576
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1554
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1553
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1552
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1533
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1532
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1531
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1530
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1529
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1506
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1505
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1504
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1503
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1501
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1498
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1479
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1478
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1476
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1475
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1472
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_3837_0
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_3321_0
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_3320_0
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_3253_0
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_3206_0
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_3205_0
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_3204_0
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_3187_0
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_3186_0
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_3
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_24
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_1765_0
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_1638_0
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_15
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_1389_0
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_1388_0
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_1355_0
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_1348_0
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OCPN2417_key_q_23_
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OCPN2082_n417
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OCPN2066_key_q_54_
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OCPN2036_n1505
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q[63]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q[62]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q[55]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q[54]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q[53]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q[47]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q[23]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q[22]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q[21]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q[15]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q[14]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/FE_RN_82
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/FE_RN_79
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/FE_RN_68
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/FE_OFN505_reset
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/FE_OFN504_reset
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/n9
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/n7
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/n19
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/n18
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/n17
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/n16
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/n154
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/n153
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/n149
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/n148
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/n13
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n774
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n753
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n45
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n44
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n43
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n42
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n372
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n363
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n345
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n324
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n309
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n229
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1666
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1665
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1664
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1602
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1582
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1581
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1580
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1579
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1578
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1576
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1552
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1551
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1550
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1531
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1530
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1529
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1528
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1527
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1526
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1505
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1503
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1502
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1500
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1497
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1478
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1477
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1476
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1475
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1474
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1145
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1144
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1143
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1142
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1141
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1140
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1139
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1138
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1054
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1034
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1030
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1005
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1003
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_9
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_5348_0
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_5347_0
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_5346_0
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_4737_0
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_4597_0
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_41
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_404_0
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_3423_0
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_3374_0
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_3373_0
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_3372_0
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_3362_0
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_2966_0
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_2919_0
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_2918_0
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_2848_0
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_2837_0
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_2836_0
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_27_0
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_2768_0
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_2767_0
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_26_0
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_25_0
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_1480_0
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_1387_0
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_1386_0
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_10
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPN3515_n1500
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPN3514_n45
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPN3288_key_q_0_
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPN3168_key_q_32_
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPN2969_key_q_48_
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPN2577_q_temp_439_
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPN1703_FE_RN_9
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q[8]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q[63]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q[62]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q[61]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q[56]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q[55]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q[54]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q[53]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q[48]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q[47]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q[46]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q[45]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q[40]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q[32]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q[24]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q[23]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q[22]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q[21]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q[16]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q[15]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q[14]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q[0]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/FE_RN_72
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/FE_RN_58
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/FE_RN_57
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/FE_RN_52
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/FE_RN_16
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/FE_OFN502_reset
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/FE_OFN1109_key_q_16_
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/n8
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/n7
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/n6
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/n5
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/n4
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/n22
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/n21
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/n20
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/n152
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/n151
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/n15
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/n13
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/FE_OFN481_reset
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/n8
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/n7
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/n6
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/n5
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/n4
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/n3
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/n20
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/n2
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/n19
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/n18
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/n150
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/n149
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/n12
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/n11
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n978
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1630
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1629
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1628
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1607
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1603
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1136
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1135
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1134
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1133
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1130
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1055
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1023
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_5837_0
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_5835_0
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q[48]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q[40]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q[32]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q[24]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q[0]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/FE_OFN488_reset
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/FE_OFN410_key_q_40_
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/FE_OFN1488_key_q_0_
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/n9
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/n8
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/n7
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/n23
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/n22
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/n21
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/n17
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/n153
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/n152
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/n15
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/n13
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/n12
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/n10
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/FE_OFN492_reset
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/n99
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/n8
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/n7
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/n6
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/n5
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/n18
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/n17
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/n16
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/n15
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/n149
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/n148
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/n147
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/n12
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/n119
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/n100
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/n10
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n918
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n917
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n916
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n915
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n914
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n912
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n833
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n811
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n804
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n767
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1657
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1656
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1655
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1631
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OFN1007_q_temp_136_
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN3395_n767
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN3236_q_temp_168_
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN3021_FE_OFN293_key_q_48_
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN3003_n804
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN2985_FE_OFN416_key_q_8_
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN2144_key_q_24_
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q[8]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q[48]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q[40]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q[32]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q[24]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q[16]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/FE_RN_57
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/FE_RN_38
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/FE_OFN479_reset
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/FE_OFN416_key_q_8_
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/FE_OFN293_key_q_48_
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/n21
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/n20
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/n19
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/n18
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/n17
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/n152
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/n151
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/n150
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/n15
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/n13
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/n12
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/n11
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/n10
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n899
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n833
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n832
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n788
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n737
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n717
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n711
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n709
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n663
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n658
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n651
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n639
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n629
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n628
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n602
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n601
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n599
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n594
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n593
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n592
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n591
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n590
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n589
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n588
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n587
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n586
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n585
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n584
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n583
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n582
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n581
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n580
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n579
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n571
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n566
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n554
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n553
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n552
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n551
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n550
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n549
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n548
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n547
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n542
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n541
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n540
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n538
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n537
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n536
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n535
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n534
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n522
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n514
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n511
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n508
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n507
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n506
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n493
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n488
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n484
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n444
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n409
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n404
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n217
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n216
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n215
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n214
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n213
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n191
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n188
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n165
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n164
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1622
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1621
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1620
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1583
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1582
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1581
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1579
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1575
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1573
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1572
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1571
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1570
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1569
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1566
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1565
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1543
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1523
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1522
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1521
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1498
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1497
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1496
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1494
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1458
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1457
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1456
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1455
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1453
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1435
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1434
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1433
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1431
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1430
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1428
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n116
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n115
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1018
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_5766_0
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_5752_0
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_5750_0
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_5749_0
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_5747_0
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_5746_0
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_5745_0
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_4649_0
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_3472_0
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_2909_0
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_2908_0
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_2907_0
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_2724_0
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_2723_0
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_2557_0
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_2312_0
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_2311_0
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1894_0
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1699_0
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1698_0
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1537_0
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1506_0
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1501_0
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1500_0
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_15
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1317_0
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_123_0
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_11
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OFN693_key_q_11_
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OFN1360_q_temp_72_
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OFN1284_key_q_40_
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OFN1090_q_temp_64_
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN3341_n217
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN3233_q_temp_64_
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN3062_q_temp_127_
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN3060_FE_OFN420_key_q_0_
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN2953_q_temp_79_
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN2794_q_temp_80_
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN2599_n1571
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN1993_n1433
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN1720_FE_RN_1501_0
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN1592_n1435
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[9]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[8]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[63]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[62]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[61]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[57]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[56]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[55]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[54]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[53]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[49]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[48]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[47]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[46]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[45]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[41]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[40]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[33]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[32]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[25]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[24]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[23]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[22]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[21]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[1]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[17]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[16]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[15]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[11]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[0]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/FE_RN_29
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/FE_OFN477_reset
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/FE_OFN426_key_q_24_
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/FE_OFN420_key_q_0_
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/FE_OFN373_key_q_8_
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/FE_OFN271_key_q_48_
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/FE_OFN1451_key_q_1_
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/FE_OFN1283_key_q_40_
[02/17 22:56:04    708] 	core_instance/mac_array_instance/FE_OFN478_reset
[02/17 22:56:04    708] 	core_instance/array_out[62]
[02/17 22:56:04    708] 	core_instance/array_out[60]
[02/17 22:56:04    708] 	core_instance/array_out[4]
[02/17 22:56:04    708] 	core_instance/array_out[21]
[02/17 22:56:04    708] 	core_instance/array_out[20]
[02/17 22:56:04    708] 	core_instance/array_out[1]
[02/17 22:56:04    708] 	core_instance/array_out[19]
[02/17 22:56:04    708] 	core_instance/array_out[17]
[02/17 22:56:04    708] 	core_instance/array_out[140]
[02/17 22:56:04    708] 	core_instance/array_out[138]
[02/17 22:56:04    708] 	core_instance/array_out[118]
[02/17 22:56:04    708] 	core_instance/array_out[117]
[02/17 22:56:04    708] 	core_instance/array_out[101]
[02/17 22:56:04    708] 	core_instance/array_out[100]
[02/17 22:56:04    708] 	core_instance/array_out[0]
[02/17 22:56:04    708] 	core_instance/FE_OFN498_reset
[02/17 22:56:04    708] 	core_instance/FE_OFN484_reset
[02/17 22:56:04    708] 	core_instance/FE_OCPN3933_array_out_101_
[02/17 22:56:04    708] 
[02/17 22:56:04    708] 
[02/17 22:56:04    708] Resizing failure reasons
[02/17 22:56:04    708] ------------------------------------------------
[02/17 22:56:04    708] *info:  2021 net(s): Could not be fixed because of internal reason: UnknownReason.
[02/17 22:56:04    708] 	reset
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n84
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n82
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n8
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n7
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n67
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n66
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n63
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n60
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n6
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n5
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n49
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n48
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n47
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n46
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n45
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n44
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n43
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n42
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n41
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n4
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n38
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n37
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n36
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n35
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n33
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n29
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n28
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n27
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n26
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n25
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n217
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n216
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n215
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n214
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n213
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n212
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n211
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n210
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n209
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n206
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n205
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n199
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n197
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n195
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n194
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n193
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n192
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n191
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n190
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n189
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n188
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n187
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n186
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n185
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n184
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n183
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n182
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n181
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n178
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n177
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n171
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n17
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n169
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n167
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n166
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n165
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n163
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n162
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n161
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n160
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n159
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n158
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n157
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n156
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n151
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n150
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n15
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n148
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n147
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n146
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n144
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n143
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n142
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n140
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n139
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n138
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n130
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n129
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n127
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n126
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n124
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n123
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n122
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n120
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n12
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n11
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n103
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n102
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n10
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_RN_929_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_RN_928_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_RN_895_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_RN_894_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_RN_893_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_RN_694_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_RN_693_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_RN_692_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_RN_5728_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_RN_5727_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_RN_5599_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_RN_5534_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_RN_5452_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_RN_5447_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_RN_5443_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_RN_5414_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_RN_5413_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_RN_5403_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_RN_5335_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_RN_5234_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_RN_467_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_RN_466_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_RN_465_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_RN_1365_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_RN_1081_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_RN_1080_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_RN_1079_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_RN_1071_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_RN_1070_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_OFN574_n82
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_OFN54_n215
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_OFN53_n157
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_OFN515_reset
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_OFN514_reset
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_OFN513_reset
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_OFN465_n67
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_OFN443_n84
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_OFN442_n84
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_OFN131_n217
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_OFN130_n216
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n84
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n7
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n67
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n66
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n60
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n6
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n5
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n49
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n48
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n47
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n46
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n45
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n44
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n43
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n42
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n41
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n40
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n4
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n37
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n36
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n35
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n33
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n32
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n28
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n27
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n26
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n25
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n24
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n219
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n218
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n217
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n216
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n215
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n214
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n213
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n212
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n211
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n206
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n203
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n202
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n201
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n200
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n199
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n198
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n197
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n195
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n194
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n193
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n191
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n190
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n189
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n185
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n184
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n182
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n181
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n177
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n174
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n173
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n172
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n168
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n166
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n163
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n162
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n160
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n16
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n159
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n158
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n157
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n155
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n154
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n150
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n146
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n145
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n142
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n129
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n128
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n126
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n123
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n122
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n104
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n103
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n102
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n100
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n10
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_RN_844_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_RN_843_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_RN_5759_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_RN_5657_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_RN_5631_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_RN_5607_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_RN_5582_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_RN_5576_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_RN_5486_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_RN_5482_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_RN_5473_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_RN_5411_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_RN_5386_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_RN_3354_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_RN_2744_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_RN_2711_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_RN_1104_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_RN_1096_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_RN_1007_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_RN_1006_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_RN_1005_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_OFN516_reset
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_OFN49_n217
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_OFN48_n158
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_OFN47_n67
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_OFN473_n84
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_OFN463_n66
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_OFN129_n219
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_OFN128_n218
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n9
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n84
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n82
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n70
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n7
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n69
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n68
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n67
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n64
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n63
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n62
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n60
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n5
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n49
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n48
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n46
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n45
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n44
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n43
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n42
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n41
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n40
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n4
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n39
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n38
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n37
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n33
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n32
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n31
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n30
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n29
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n25
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n24
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n23
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n22
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n215
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n214
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n213
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n212
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n211
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n210
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n21
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n209
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n208
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n207
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n206
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n205
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n204
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n203
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n202
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n201
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n200
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n199
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n198
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n197
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n196
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n195
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n194
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n193
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n192
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n191
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n190
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n189
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n188
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n187
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n186
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n185
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n184
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n183
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n182
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n181
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n180
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n179
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n178
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n177
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n176
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n175
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n174
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n173
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n172
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n171
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n170
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n169
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n168
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n167
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n166
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n165
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n164
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n163
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n162
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n161
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n160
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n159
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n158
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n157
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n156
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n155
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n154
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n153
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n152
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n151
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n150
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n149
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n148
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n147
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n146
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n145
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n144
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n143
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n142
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n141
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n140
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n139
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n138
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n137
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n130
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n13
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n129
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n128
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n127
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n126
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n124
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n123
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n122
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n120
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n110
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n11
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n109
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n108
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n10
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_RN_664_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_RN_663_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_RN_5820_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_RN_5817_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_RN_5767_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_RN_5764_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_RN_5689_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_RN_5688_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_RN_5639_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_RN_5626_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_RN_5538_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_RN_5410_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_RN_5339_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_RN_5310_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_RN_5266_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_RN_5263_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_RN_5235_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_RN_5224_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_RN_5220_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_RN_5212_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_RN_5055_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_RN_5050_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_RN_4584_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_RN_2540_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_RN_2336_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_RN_2049_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_RN_160_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_RN_159_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_RN_1514_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_RN_1089_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_RN_1088_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_RN_1050_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_RN_1049_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_OFN705_n69
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_OFN464_n68
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_OFN44_n213
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_OFN43_n155
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_OFN342_n69
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_OFN127_n215
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_OFN126_n214
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n9
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n84
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n80
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n70
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n7
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n69
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n68
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n67
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n66
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n64
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n63
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n62
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n5
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n49
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n48
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n47
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n46
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n45
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n44
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n43
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n42
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n41
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n40
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n4
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n39
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n36
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n35
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n33
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n32
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n31
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n27
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n26
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n25
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n24
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n219
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n218
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n217
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n216
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n215
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n214
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n213
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n212
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n211
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n210
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n21
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n209
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n208
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n207
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n206
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n205
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n204
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n203
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n202
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n201
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n200
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n199
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n198
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n197
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n196
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n195
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n194
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n193
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n192
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n191
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n190
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n189
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n188
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n187
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n186
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n185
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n184
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n183
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n182
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n181
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n180
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n179
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n178
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n177
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n176
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n175
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n174
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n173
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n172
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n171
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n170
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n169
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n168
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n167
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n166
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n165
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n164
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n163
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n162
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n161
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n160
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n159
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n158
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n157
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n156
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n155
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n154
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n153
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n152
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n151
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n150
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n15
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n149
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n148
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n147
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n146
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n145
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n144
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n143
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n142
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n141
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n140
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n139
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n138
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n137
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n130
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n13
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n129
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n128
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n127
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n126
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n124
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n123
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n122
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n11
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n104
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n103
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n100
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_662_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_661_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_5823_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_5821_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_5815_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_5773_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_5772_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_5771_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_5670_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_5667_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_5662_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_5598_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_5581_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_5533_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_5493_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_5488_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_5420_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_5385_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_5342_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_5331_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_5315_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_5265_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_5261_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_5236_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_5228_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_5210_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_5195_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_5189_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_5170_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_5150_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_3346_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_3279_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_3276_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_305_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_304_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_2977_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_2976_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_2974_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_2537_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_2527_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_1562_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_1098_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_1097_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_1078_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_1077_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_1042_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_1041_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_OFN710_n84
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_OFN497_reset
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_OFN482_reset
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_OFN40_n217
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_OFN39_n158
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_OFN345_n84
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_OFN125_n219
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_OFN124_n218
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n82
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n80
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n8
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n7
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n69
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n68
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n67
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n66
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n64
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n63
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n62
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n60
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n6
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n5
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n49
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n48
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n47
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n45
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n44
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n43
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n42
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n41
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n40
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n4
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n39
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n38
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n37
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n36
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n32
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n31
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n30
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n29
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n28
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n24
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n23
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n22
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n213
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n212
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n211
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n210
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n21
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n209
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n208
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n207
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n206
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n205
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n204
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n203
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n202
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n201
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n200
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n20
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n199
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n198
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n197
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n196
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n195
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n194
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n193
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n192
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n191
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n190
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n189
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n188
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n187
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n186
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n185
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n184
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n183
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n182
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n181
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n180
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n18
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n179
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n178
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n177
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n176
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n175
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n174
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n173
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n172
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n171
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n170
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n169
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n168
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n167
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n166
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n165
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n164
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n163
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n162
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n161
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n160
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n159
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n158
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n157
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n156
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n155
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n154
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n153
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n152
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n151
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n150
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n149
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n148
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n147
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n146
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n145
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n144
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n143
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n142
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n141
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n140
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n14
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n139
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n138
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n137
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n130
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n129
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n128
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n127
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n126
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n124
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n123
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n122
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n120
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n12
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n110
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n109
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n108
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n107
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n10
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_933_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_932_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_903_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_902_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_879_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_878_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_5810_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_5788_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_5726_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_5724_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_5720_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_5628_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_5625_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_5554_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_5553_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_5546_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_5545_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_5537_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_5527_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_5517_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_5515_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_5513_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_5511_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_5494_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_5472_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_5461_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_5450_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_5444_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_5416_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_5407_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_5338_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_5313_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_5241_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_5226_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_5209_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_4171_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_4075_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_399_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_398_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_3877_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_3875_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_3813_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_3809_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_2746_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_2520_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_1059_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_1058_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_1057_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_1009_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_1008_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_OFN487_reset
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_OFN486_reset
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_OFN485_reset
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_OFN483_reset
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_OFN437_n68
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_OFN436_n68
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_OFN36_n211
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_OFN35_n153
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_OFN123_n213
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_OFN122_n212
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n9
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n84
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n80
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n8
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n70
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n7
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n69
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n68
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n67
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n66
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n64
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n63
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n60
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n6
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n5
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n49
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n48
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n47
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n46
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n45
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n44
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n43
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n42
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n41
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n40
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n4
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n37
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n36
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n35
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n33
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n32
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n28
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n27
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n26
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n25
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n24
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n219
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n218
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n217
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n216
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n215
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n214
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n213
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n212
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n211
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n210
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n209
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n208
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n207
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n206
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n205
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n204
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n203
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n202
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n201
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n200
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n199
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n198
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n197
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n196
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n195
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n194
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n193
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n192
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n191
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n190
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n189
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n188
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n187
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n186
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n185
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n184
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n183
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n182
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n181
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n180
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n179
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n178
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n177
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n176
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n175
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n174
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n173
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n172
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n171
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n170
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n17
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n169
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n168
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n167
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n166
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n165
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n164
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n163
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n162
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n161
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n160
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n16
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n159
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n158
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n157
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n156
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n155
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n154
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n153
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n152
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n151
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n150
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n15
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n149
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n148
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n147
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n146
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n145
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n144
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n143
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n142
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n141
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n140
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n14
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n139
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n138
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n137
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n130
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n129
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n128
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n127
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n126
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n124
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n123
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n122
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n12
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n11
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n104
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n103
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n102
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n100
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5970_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5897_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5896_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5882_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5875_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5812_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5809_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5786_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5740_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5739_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5738_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5719_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5717_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5695_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5666_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5664_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5663_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5658_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5656_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5616_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5611_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5608_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5606_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5602_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5597_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5549_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5544_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5535_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5492_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5484_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5479_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5470_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5468_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5460_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5457_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5451_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5445_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5418_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5409_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5341_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5309_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5267_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5262_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5237_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5229_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5171_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5148_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_4923_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_362_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_361_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_2682_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_2667_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_2483_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_1883_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_1873_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_1076_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_1075_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_1066_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_1065_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_1056_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_1055_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_OFN501_reset
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_OFN489_reset
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_OFN458_n100
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_OFN457_n100
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_OFN32_n217
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_OFN31_n158
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_OFN121_n219
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_OFN120_n218
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n99
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n98
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n97
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n96
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n95
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n94
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n93
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n92
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n91
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n90
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n89
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n88
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n87
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n86
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n85
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n84
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n83
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n82
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n81
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n80
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n79
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n78
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n77
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n76
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n75
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n74
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n73
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n72
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n71
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n70
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n7
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n68
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n67
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n66
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n65
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n64
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n63
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n62
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n61
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n6
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n59
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n58
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n57
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n56
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n55
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n54
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n53
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n52
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n51
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n50
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n5
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n49
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n48
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n47
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n46
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n45
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n44
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n43
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n42
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n41
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n40
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n4
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n39
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n36
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n35
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n34
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n33
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n32
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n31
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n3
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n27
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n26
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n25
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n24
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n21
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n158
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n157
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n156
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n155
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n154
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n153
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n152
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n151
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n150
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n15
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n149
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n148
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n147
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n146
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n145
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n144
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n143
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n142
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n141
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n140
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n14
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n139
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n138
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n137
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n136
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n135
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n134
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n133
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n132
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n131
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n130
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n129
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n128
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n127
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n126
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n125
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n124
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n123
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n122
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n121
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n12
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n119
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n118
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n117
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n116
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n115
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n114
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n113
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n112
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n111
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n105
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n104
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n103
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n102
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n101
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n100
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n10
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n1
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_RN_5833_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_RN_5761_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_RN_5754_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_RN_5681_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_RN_5661_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_RN_5651_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_RN_5649_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_RN_5627_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_RN_5605_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_RN_5569_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_RN_5567_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_RN_5555_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_RN_5543_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_RN_5536_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_RN_5516_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_RN_5512_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_RN_5510_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_RN_5491_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_RN_5462_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_RN_5454_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_RN_5446_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_RN_5417_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_RN_5408_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_RN_5336_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_RN_5332_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_RN_5314_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_RN_5269_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_RN_5238_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_RN_5227_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_RN_5219_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_RN_2230_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_RN_2223_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_RN_2213_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_RN_2208_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_RN_2178_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_RN_1932_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_OFN495_reset
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_OFN480_reset
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_OFN469_n80
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_OFN433_n100
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_OFN27_n158
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_OFN26_n34
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_OFN119_n3
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_OFN118_n1
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n99
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n98
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n97
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n96
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n95
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n94
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n93
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n92
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n91
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n90
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n9
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n89
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n88
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n87
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n86
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n85
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n84
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n83
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n82
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n81
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n80
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n79
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n78
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n77
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n76
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n75
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n74
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n73
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n72
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n71
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n70
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n7
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n69
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n68
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n67
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n66
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n65
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n64
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n63
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n61
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n60
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n59
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n58
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n57
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n56
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n55
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n54
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n53
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n52
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n51
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n50
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n5
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n49
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n48
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n47
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n46
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n45
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n44
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n43
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n42
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n41
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n40
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n4
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n37
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n36
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n35
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n34
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n33
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n32
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n3
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n28
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n27
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n26
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n25
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n24
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n16
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n158
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n157
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n156
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n155
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n154
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n153
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n152
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n151
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n150
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n15
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n149
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n148
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n147
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n146
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n145
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n144
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n143
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n142
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n141
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n140
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n14
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n139
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n138
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n137
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n136
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n135
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n134
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n133
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n132
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n131
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n130
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n13
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n129
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n128
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n127
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n126
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n125
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n124
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n123
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n122
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n121
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n12
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n119
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n118
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n117
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n116
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n115
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n114
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n113
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n112
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n111
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n105
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n104
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n103
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n102
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n101
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n100
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n1
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_5813_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_5811_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_5789_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_5765_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_5762_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_5650_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_5648_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_5629_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_5610_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_5609_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_5601_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_5600_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_5556_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_5550_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_5548_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_5547_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_5542_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_5532_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_5483_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_5480_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_5469_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_5467_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_5459_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_5449_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_5442_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_5415_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_5404_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_5337_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_5308_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_5233_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_5211_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_46_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_4652_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_45_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_335_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_334_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_294_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_293_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_2257_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_2250_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_2241_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_202_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_201_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_1931_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_1074_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_1073_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_1072_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_1053_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_1052_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_1051_0
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_OFN476_reset
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_OFN411_n100
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_OFN22_n158
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_OFN21_n34
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_OFN117_n3
[02/17 22:56:04    708] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_OFN116_n1
[02/17 22:56:04    708] 	core_instance/ofifo_inst/FE_OFN499_reset
[02/17 22:56:04    708] 	core_instance/mac_array_instance/q_temp[97]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/q_temp[96]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/q_temp[87]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/q_temp[80]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/q_temp[79]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/q_temp[72]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/q_temp[65]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/q_temp[64]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/q_temp[511]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/q_temp[503]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/q_temp[495]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/q_temp[487]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/q_temp[471]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/q_temp[447]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/q_temp[440]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/q_temp[439]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/q_temp[431]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/q_temp[423]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/q_temp[416]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/q_temp[408]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/q_temp[407]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/q_temp[399]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/q_temp[392]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/q_temp[384]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/q_temp[176]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/q_temp[168]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/q_temp[160]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/q_temp[152]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/q_temp[127]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/q_temp[120]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/q_temp[119]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/q_temp[112]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/q_temp[104]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/n[8]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/n[64]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/n[56]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/n[48]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/n[40]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/n[32]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/n[24]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/n[16]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/n85
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/n84
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/n83
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/n78
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/n76
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/n75
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/n74
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/n73
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/n72
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/n70
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/n69
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/n68
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/n215
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/n214
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n910
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n848
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n841
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n786
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n606
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n605
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n604
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n603
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n602
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n601
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n600
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n599
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1631
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1630
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1629
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_4414_0
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_4413_0
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_4411_0
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_4409_0
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_4408_0
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_4407_0
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_4406_0
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_4405_0
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_4404_0
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN3568_key_q_56_
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN3558_key_q_40_
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN3530_n848
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN2976_n_64_
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q[8]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q[56]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q[48]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q[40]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q[32]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q[24]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q[16]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q[0]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/FE_OFN512_reset
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/FE_OFN511_reset
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/FE_OFN509_reset
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/FE_OFN508_reset
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/FE_OFN507_reset
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/FE_OFN506_reset
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/FE_OFN300_key_q_0_
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/FE_OFN1134_key_q_8_
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/n9
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/n7
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/n6
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/n5
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/n4
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/n22
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/n21
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/n20
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/n2
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/n152
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/n151
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/n13
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/n12
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/n11
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n417
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n335
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n279
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n259
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n169
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n168
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n166
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n165
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1621
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1580
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1579
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1578
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1576
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1554
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1553
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1552
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1533
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1532
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1531
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1530
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1529
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1506
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1505
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1504
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1503
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1501
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1498
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1479
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1478
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1476
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1475
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1472
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_3837_0
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_3321_0
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_3320_0
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_3253_0
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_3206_0
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_3205_0
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_3204_0
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_3187_0
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_3186_0
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_3
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_24
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_1765_0
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_1638_0
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_15
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_1389_0
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_1388_0
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_1355_0
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_1348_0
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OCPN2417_key_q_23_
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OCPN2082_n417
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OCPN2066_key_q_54_
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OCPN2036_n1505
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q[63]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q[62]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q[55]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q[54]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q[53]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q[47]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q[23]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q[22]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q[21]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q[15]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q[14]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/FE_RN_82
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/FE_RN_79
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/FE_RN_68
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/FE_OFN505_reset
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/FE_OFN504_reset
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/n9
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/n7
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/n19
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/n18
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/n17
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/n16
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/n154
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/n153
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/n149
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/n148
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/n13
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n774
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n753
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n45
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n44
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n43
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n42
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n372
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n363
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n345
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n324
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n309
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n229
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1666
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1665
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1664
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1602
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1582
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1581
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1580
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1579
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1578
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1576
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1552
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1551
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1550
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1531
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1530
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1529
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1528
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1527
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1526
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1505
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1503
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1502
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1500
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1497
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1478
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1477
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1476
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1475
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1474
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1145
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1144
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1143
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1142
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1141
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1140
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1139
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1138
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1054
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1034
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1030
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1005
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1003
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_9
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_5348_0
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_5347_0
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_5346_0
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_4737_0
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_4597_0
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_41
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_404_0
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_3423_0
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_3374_0
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_3373_0
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_3372_0
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_3362_0
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_2966_0
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_2919_0
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_2918_0
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_2848_0
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_2837_0
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_2836_0
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_27_0
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_2768_0
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_2767_0
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_26_0
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_25_0
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_1480_0
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_1387_0
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_1386_0
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_10
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPN3515_n1500
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPN3514_n45
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPN3288_key_q_0_
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPN3168_key_q_32_
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPN2969_key_q_48_
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPN2577_q_temp_439_
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPN1703_FE_RN_9
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q[8]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q[63]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q[62]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q[61]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q[56]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q[55]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q[54]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q[53]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q[48]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q[47]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q[46]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q[45]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q[40]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q[32]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q[24]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q[23]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q[22]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q[21]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q[16]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q[15]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q[14]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q[0]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/FE_RN_72
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/FE_RN_58
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/FE_RN_57
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/FE_RN_52
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/FE_RN_16
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/FE_OFN502_reset
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/FE_OFN1109_key_q_16_
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/n8
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/n7
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/n6
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/n5
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/n4
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/n22
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/n21
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/n20
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/n152
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/n151
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/n15
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/n13
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/FE_OFN481_reset
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/n8
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/n7
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/n6
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/n5
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/n4
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/n3
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/n20
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/n2
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/n19
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/n18
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/n150
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/n149
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/n12
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/n11
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n978
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1630
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1629
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1628
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1607
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1603
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1136
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1135
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1134
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1133
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1130
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1055
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1023
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_5837_0
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_5835_0
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q[48]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q[40]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q[32]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q[24]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q[0]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/FE_OFN488_reset
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/FE_OFN410_key_q_40_
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/FE_OFN1488_key_q_0_
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/n9
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/n8
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/n7
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/n23
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/n22
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/n21
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/n17
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/n153
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/n152
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/n15
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/n13
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/n12
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/n10
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/FE_OFN492_reset
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/n99
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/n8
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/n7
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/n6
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/n5
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/n18
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/n17
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/n16
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/n15
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/n149
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/n148
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/n147
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/n12
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/n119
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/n100
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/n10
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n918
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n917
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n916
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n915
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n914
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n912
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n833
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n811
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n804
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n767
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1657
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1656
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1655
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1631
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OFN1007_q_temp_136_
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN3395_n767
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN3236_q_temp_168_
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN3021_FE_OFN293_key_q_48_
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN3003_n804
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN2985_FE_OFN416_key_q_8_
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN2144_key_q_24_
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q[8]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q[48]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q[40]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q[32]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q[24]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q[16]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/FE_RN_57
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/FE_RN_38
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/FE_OFN479_reset
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/FE_OFN416_key_q_8_
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/FE_OFN293_key_q_48_
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/n21
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/n20
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/n19
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/n18
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/n17
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/n152
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/n151
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/n150
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/n15
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/n13
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/n12
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/n11
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/n10
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n899
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n833
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n832
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n788
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n737
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n717
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n711
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n709
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n663
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n658
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n651
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n639
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n629
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n628
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n602
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n601
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n599
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n594
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n593
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n592
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n591
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n590
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n589
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n588
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n587
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n586
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n585
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n584
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n583
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n582
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n581
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n580
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n579
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n571
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n566
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n554
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n553
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n552
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n551
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n550
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n549
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n548
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n547
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n542
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n541
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n540
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n538
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n537
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n536
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n535
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n534
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n522
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n514
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n511
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n508
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n507
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n506
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n493
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n488
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n484
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n444
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n409
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n404
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n217
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n216
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n215
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n214
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n213
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n191
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n188
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n165
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n164
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1622
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1621
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1620
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1583
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1582
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1581
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1579
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1575
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1573
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1572
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1571
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1570
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1569
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1566
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1565
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1543
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1523
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1522
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1521
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1498
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1497
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1496
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1494
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1458
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1457
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1456
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1455
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1453
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1435
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1434
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1433
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1431
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1430
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1428
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n116
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n115
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1018
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_5766_0
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_5752_0
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_5750_0
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_5749_0
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_5747_0
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_5746_0
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_5745_0
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_4649_0
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_3472_0
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_2909_0
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_2908_0
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_2907_0
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_2724_0
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_2723_0
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_2557_0
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_2312_0
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_2311_0
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1894_0
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1699_0
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1698_0
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1537_0
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1506_0
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1501_0
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1500_0
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_15
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1317_0
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_123_0
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_11
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OFN693_key_q_11_
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OFN1360_q_temp_72_
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OFN1284_key_q_40_
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OFN1090_q_temp_64_
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN3341_n217
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN3233_q_temp_64_
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN3062_q_temp_127_
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN3060_FE_OFN420_key_q_0_
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN2953_q_temp_79_
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN2794_q_temp_80_
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN2599_n1571
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN1993_n1433
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN1720_FE_RN_1501_0
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN1592_n1435
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[9]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[8]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[63]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[62]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[61]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[57]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[56]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[55]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[54]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[53]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[49]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[48]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[47]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[46]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[45]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[41]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[40]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[33]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[32]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[25]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[24]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[23]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[22]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[21]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[1]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[17]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[16]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[15]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[11]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[0]
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/FE_RN_29
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/FE_OFN477_reset
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/FE_OFN426_key_q_24_
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/FE_OFN420_key_q_0_
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/FE_OFN373_key_q_8_
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/FE_OFN271_key_q_48_
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/FE_OFN1451_key_q_1_
[02/17 22:56:04    708] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/FE_OFN1283_key_q_40_
[02/17 22:56:04    708] 	core_instance/mac_array_instance/FE_OFN478_reset
[02/17 22:56:04    708] 	core_instance/array_out[62]
[02/17 22:56:04    708] 	core_instance/array_out[60]
[02/17 22:56:04    708] 	core_instance/array_out[4]
[02/17 22:56:04    708] 	core_instance/array_out[21]
[02/17 22:56:04    708] 	core_instance/array_out[20]
[02/17 22:56:04    708] 	core_instance/array_out[1]
[02/17 22:56:04    708] 	core_instance/array_out[19]
[02/17 22:56:04    708] 	core_instance/array_out[17]
[02/17 22:56:04    708] 	core_instance/array_out[140]
[02/17 22:56:04    708] 	core_instance/array_out[138]
[02/17 22:56:04    708] 	core_instance/array_out[118]
[02/17 22:56:04    708] 	core_instance/array_out[117]
[02/17 22:56:04    708] 	core_instance/array_out[101]
[02/17 22:56:04    708] 	core_instance/array_out[100]
[02/17 22:56:04    708] 	core_instance/array_out[0]
[02/17 22:56:04    708] 	core_instance/FE_OFN498_reset
[02/17 22:56:04    708] 	core_instance/FE_OFN484_reset
[02/17 22:56:04    708] 	core_instance/FE_OCPN3933_array_out_101_
[02/17 22:56:04    708] 
[02/17 22:56:04    708] 
[02/17 22:56:04    708] *info: net names were printed out to logv file
[02/17 22:56:04    708] 
[02/17 22:56:04    708] *** Finish Post CTS Hold Fixing (cpu=0:00:12.6 real=0:00:13.0 totSessionCpu=0:11:48 mem=1623.4M density=99.080%) ***
[02/17 22:56:04    708] <optDesign CMD> Restore Using all VT Cells
[02/17 22:56:04    708] Reported timing to dir ./timingReports
[02/17 22:56:04    708] **optDesign ... cpu = 0:00:13, real = 0:00:14, mem = 1460.5M, totSessionCpu=0:11:49 **
[02/17 22:56:04    708] ** Profile ** Start :  cpu=0:00:00.0, mem=1460.5M
[02/17 22:56:04    708] ** Profile ** Other data :  cpu=0:00:00.1, mem=1460.5M
[02/17 22:56:04    708] **INFO: Starting Blocking QThread with 1 CPU
[02/17 22:56:04    708]  
   ____________________________________________________________________
__/ message from Blocking QThread
[02/17 22:56:04    708] #################################################################################
[02/17 22:56:04    708] # Design Stage: PreRoute
[02/17 22:56:04    708] # Design Name: fullchip
[02/17 22:56:04    708] # Design Mode: 65nm
[02/17 22:56:04    708] # Analysis Mode: MMMC Non-OCV 
[02/17 22:56:04    708] # Parasitics Mode: No SPEF/RCDB
[02/17 22:56:04    708] # Signoff Settings: SI Off 
[02/17 22:56:04    708] #################################################################################
[02/17 22:56:04    708] AAE_INFO: 1 threads acquired from CTE.
[02/17 22:56:04    708] Calculate delays in BcWc mode...
[02/17 22:56:04    708] Topological Sorting (CPU = 0:00:00.1, MEM = 0.0M, InitMEM = 0.0M)
[02/17 22:56:04    708] *** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
[02/17 22:56:04    708] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[02/17 22:56:04    708] End delay calculation. (MEM=0 CPU=0:00:03.8 REAL=0:00:04.0)
[02/17 22:56:04    708] *** CDM Built up (cpu=0:00:04.1  real=0:00:04.0  mem= 0.0M) ***
[02/17 22:56:04    708] *** Done Building Timing Graph (cpu=0:00:04.7 real=0:00:04.0 totSessionCpu=0:00:18.0 mem=0.0M)
[02/17 22:56:04    708] ** Profile ** Overall slacks :  cpu=0:0-1:00.-4, mem=0.0M
[02/17 22:56:04    708] ** Profile ** Total reports :  cpu=0:00:00.3, mem=0.0M
[02/17 22:56:11    714]  
_______________________________________________________________________
[02/17 22:56:11    715] ** Profile ** Overall slacks :  cpu=0:00:06.3, mem=1460.5M
[02/17 22:56:12    715] ** Profile ** Total reports :  cpu=0:00:00.9, mem=1446.5M
[02/17 22:56:12    716] ** Profile ** DRVs :  cpu=0:00:00.5, mem=1446.5M
[02/17 22:56:12    716] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.287  | -0.287  | -0.143  |
|           TNS (ns):|-257.257 |-247.091 | -10.166 |
|    Violating Paths:|  1886   |  1726   |   160   |
|          All Paths:|  6712   |  5406   |  5730   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.338  | -0.133  | -0.338  |
|           TNS (ns):|-191.011 | -4.118  |-188.169 |
|    Violating Paths:|  1360   |   98    |  1300   |
|          All Paths:|  5430   |  5406   |  2432   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.602%
       (99.080% with Fillers)
Routing Overflow: 0.04% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1446.5M
[02/17 22:56:12    716] *** Final Summary (holdfix) CPU=0:00:07.7, REAL=0:00:08.0, MEM=1446.5M
[02/17 22:56:12    716] **optDesign ... cpu = 0:00:21, real = 0:00:22, mem = 1444.4M, totSessionCpu=0:11:56 **
[02/17 22:56:12    716] *** Finished optDesign ***
[02/17 22:56:12    716] 
[02/17 22:56:12    716] 	OPT_RUNTIME:          optDesign (count =  2): (cpu=0:00:22.4 real=0:00:23.5)
[02/17 22:56:12    716] Info: pop threads available for lower-level modules during optimization.
[02/17 22:56:13    716] Removing temporary dont_use automatically set for cells with technology sites with no row.
[02/17 22:56:13    716] <CMD> saveDesign cts.enc
[02/17 22:56:13    716] Writing Netlist "cts.enc.dat/fullchip.v.gz" ...
[02/17 22:56:13    716] Saving AAE Data ...
[02/17 22:56:13    717] Saving /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/placement.enc.dat/scheduling_file.cts in cts.enc.dat/scheduling_file.cts
[02/17 22:56:13    717] Saving preference file cts.enc.dat/gui.pref.tcl ...
[02/17 22:56:13    717] Saving mode setting ...
[02/17 22:56:13    717] Saving global file ...
[02/17 22:56:13    717] Saving floorplan file ...
[02/17 22:56:13    717] Saving Drc markers ...
[02/17 22:56:13    717] ... No Drc file written since there is no markers found.
[02/17 22:56:13    717] Saving placement file ...
[02/17 22:56:14    717] *** Completed savePlace (cpu=0:00:00.1 real=0:00:01.0 mem=1444.5M) ***
[02/17 22:56:14    717] Saving route file ...
[02/17 22:56:15    717] *** Completed saveRoute (cpu=0:00:00.5 real=0:00:01.0 mem=1444.5M) ***
[02/17 22:56:15    717] Saving DEF file ...
[02/17 22:56:15    717] Saving rc congestion map cts.enc.dat/fullchip.congmap.gz ...
[02/17 22:56:15    717] **ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE
[02/17 22:56:15    717] 
[02/17 22:56:15    717] **ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)
[02/17 22:56:15    717] 
[02/17 22:56:15    717] **ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
[02/17 22:56:16    719] Generated self-contained design cts.enc.dat
[02/17 22:56:16    719] 
[02/17 22:56:16    719] *** Summary of all messages that are not suppressed in this session:
[02/17 22:56:16    719] Severity  ID               Count  Summary                                  
[02/17 22:56:16    719] ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
[02/17 22:56:16    719] ERROR     IMPOAX-142           2  %s                                       
[02/17 22:56:16    719] *** Message Summary: 0 warning(s), 3 error(s)
[02/17 22:56:16    719] 
[02/17 23:13:29    924] <CMD> setNanoRouteMode -quiet -drouteAllowMergedWireAtPin false
[02/17 23:13:29    924] <CMD> setNanoRouteMode -quiet -drouteFixAntenna true
[02/17 23:13:29    924] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
[02/17 23:13:29    924] <CMD> setNanoRouteMode -quiet -routeWithSiDriven true
[02/17 23:13:29    924] <CMD> setNanoRouteMode -quiet -routeSiEffort medium
[02/17 23:13:29    924] <CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix false
[02/17 23:13:29    924] <CMD> setNanoRouteMode -quiet -drouteAutoStop true
[02/17 23:13:29    924] <CMD> setNanoRouteMode -quiet -routeSelectedNetOnly false
[02/17 23:13:29    924] <CMD> setNanoRouteMode -quiet -drouteStartIteration default
[02/17 23:13:29    924] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[02/17 23:13:29    924] <CMD> routeDesign
[02/17 23:13:29    924] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1151.00 (MB), peak = 1306.08 (MB)
[02/17 23:13:29    924] #**INFO: setDesignMode -flowEffort standard
[02/17 23:13:29    924] #**INFO: multi-cut via swapping  will be performed after routing.
[02/17 23:13:29    924] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[02/17 23:13:29    924] #**INFO: auto set of routeReserveSpaceForMultiCut to true
[02/17 23:13:29    924] #**INFO: auto set of routeConcurrentMinimizeViaCountEffort to high
[02/17 23:13:29    924] #spOpts: N=65 
[02/17 23:13:29    924] Core basic site is core
[02/17 23:13:29    924] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/17 23:13:29    924] Begin checking placement ... (start mem=1403.7M, init mem=1403.7M)
[02/17 23:13:29    924] Overlapping with other instance:	39160
[02/17 23:13:30    924] Orientation Violation:	30710
[02/17 23:13:30    925] *info: Placed = 61515          (Fixed = 93)
[02/17 23:13:30    925] *info: Unplaced = 0           
[02/17 23:13:30    925] Placement Density:99.08%(208558/210495)
[02/17 23:13:30    925] Finished checkPlace (cpu: total=0:00:00.7, vio checks=0:00:00.2; mem=1403.7M)
[02/17 23:13:30    925] #WARNING (NRIG-77) Found placement violations. Please investigate and correct before routing. Routing with placement violations can cause long runtime and may be irresolvable.
[02/17 23:13:30    925] #Use routeDesign -placementCheck to stop on violations. Use routeDesign -noPlacementCheck to skip the check.
[02/17 23:13:30    925] #**INFO: honoring user setting for routeWithTimingDriven set to true
[02/17 23:13:30    925] #**INFO: honoring user setting for routeWithSiDriven set to true
[02/17 23:13:30    925] 
[02/17 23:13:30    925] changeUseClockNetStatus Option :  -noFixedNetWires 
[02/17 23:13:30    925] *** Changed status on (94) nets in Clock.
[02/17 23:13:30    925] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1403.7M) ***
[02/17 23:13:30    925] #Start route 198 clock nets...
[02/17 23:13:30    925] 
[02/17 23:13:30    925] globalDetailRoute
[02/17 23:13:30    925] 
[02/17 23:13:30    925] #setNanoRouteMode -drouteAutoStop true
[02/17 23:13:30    925] #setNanoRouteMode -drouteEndIteration 5
[02/17 23:13:30    925] #setNanoRouteMode -drouteFixAntenna true
[02/17 23:13:30    925] #setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
[02/17 23:13:30    925] #setNanoRouteMode -routeReserveSpaceForMultiCut true
[02/17 23:13:30    925] #setNanoRouteMode -routeSelectedNetOnly false
[02/17 23:13:30    925] #setNanoRouteMode -routeWithEco true
[02/17 23:13:30    925] #setNanoRouteMode -routeWithSiDriven true
[02/17 23:13:30    925] #setNanoRouteMode -routeWithTimingDriven true
[02/17 23:13:30    925] #Start globalDetailRoute on Mon Feb 17 23:13:30 2025
[02/17 23:13:30    925] #
[02/17 23:13:30    925] Initializing multi-corner capacitance tables ... 
[02/17 23:13:30    925] Initializing multi-corner resistance tables ...
[02/17 23:13:31    925] ### Net info: total nets: 32651
[02/17 23:13:31    925] ### Net info: dirty nets: 253
[02/17 23:13:31    925] ### Net info: marked as disconnected nets: 0
[02/17 23:13:31    925] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/qmem_instance/memory4_reg_45_ connects to NET core_instance/CTS_189 at location ( 42.300 248.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
[02/17 23:13:31    925] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/qmem_instance/Q_reg_45_ connects to NET core_instance/CTS_189 at location ( 39.700 246.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
[02/17 23:13:31    925] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/qmem_instance/Q_reg_21_ connects to NET core_instance/CTS_189 at location ( 44.900 246.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
[02/17 23:13:31    925] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/qmem_instance/memory2_reg_45_ connects to NET core_instance/CTS_189 at location ( 47.100 241.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[02/17 23:13:31    925] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/qmem_instance/memory2_reg_16_ connects to NET core_instance/CTS_189 at location ( 43.700 239.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[02/17 23:13:31    925] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/qmem_instance/memory0_reg_45_ connects to NET core_instance/CTS_189 at location ( 38.900 242.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
[02/17 23:13:31    925] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/qmem_instance/memory5_reg_16_ connects to NET core_instance/CTS_189 at location ( 33.300 239.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[02/17 23:13:31    925] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/kmem_instance/Q_reg_59_ connects to NET core_instance/CTS_189 at location ( 24.100 241.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[02/17 23:13:31    925] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/qmem_instance/memory6_reg_45_ connects to NET core_instance/CTS_189 at location ( 31.900 241.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[02/17 23:13:31    925] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/qmem_instance/memory7_reg_16_ connects to NET core_instance/CTS_189 at location ( 39.700 241.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
[02/17 23:13:31    925] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/qmem_instance/memory1_reg_59_ connects to NET core_instance/CTS_189 at location ( 48.500 266.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[02/17 23:13:31    925] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/qmem_instance/memory1_reg_53_ connects to NET core_instance/CTS_189 at location ( 42.700 268.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[02/17 23:13:31    925] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/qmem_instance/Q_reg_53_ connects to NET core_instance/CTS_189 at location ( 40.300 264.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
[02/17 23:13:31    925] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/qmem_instance/memory6_reg_59_ connects to NET core_instance/CTS_189 at location ( 43.300 263.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[02/17 23:13:31    925] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/qmem_instance/memory4_reg_59_ connects to NET core_instance/CTS_189 at location ( 40.900 257.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[02/17 23:13:31    925] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/qmem_instance/memory2_reg_59_ connects to NET core_instance/CTS_189 at location ( 38.700 261.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
[02/17 23:13:31    925] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/qmem_instance/memory1_reg_51_ connects to NET core_instance/CTS_189 at location ( 36.700 270.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
[02/17 23:13:31    925] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/qmem_instance/memory7_reg_59_ connects to NET core_instance/CTS_189 at location ( 36.900 270.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[02/17 23:13:31    925] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/qmem_instance/memory6_reg_51_ connects to NET core_instance/CTS_189 at location ( 33.900 274.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
[02/17 23:13:31    925] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/qmem_instance/memory5_reg_51_ connects to NET core_instance/CTS_189 at location ( 28.700 273.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[02/17 23:13:31    925] #WARNING (EMS-27) Message (NRDB-682) has exceeded the current message display limit of 20.
[02/17 23:13:31    925] #To increase the message display limit, refer to the product command reference manual.
[02/17 23:13:31    925] #WARNING (NRIG-44) Imported NET core_instance/CTS_189 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[02/17 23:13:31    925] #WARNING (NRIG-44) Imported NET core_instance/CTS_187 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[02/17 23:13:31    925] #WARNING (NRIG-44) Imported NET core_instance/CTS_186 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[02/17 23:13:31    925] #WARNING (NRIG-44) Imported NET core_instance/CTS_185 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[02/17 23:13:31    925] #WARNING (NRIG-44) Imported NET core_instance/CTS_183 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[02/17 23:13:31    925] #WARNING (NRIG-44) Imported NET core_instance/psum_mem_instance/CTS_52 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[02/17 23:13:31    925] #WARNING (NRIG-44) Imported NET core_instance/psum_mem_instance/CTS_51 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[02/17 23:13:31    925] #WARNING (NRIG-44) Imported NET core_instance/CTS_177 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[02/17 23:13:31    925] #WARNING (NRIG-44) Imported NET core_instance/psum_mem_instance/CTS_50 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[02/17 23:13:31    925] #WARNING (NRIG-44) Imported NET core_instance/CTS_174 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[02/17 23:13:31    925] #WARNING (NRIG-44) Imported NET core_instance/psum_mem_instance/CTS_49 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[02/17 23:13:31    925] #WARNING (NRIG-44) Imported NET core_instance/qmem_instance/CTS_7 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[02/17 23:13:31    925] #WARNING (NRIG-44) Imported NET core_instance/CTS_172 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[02/17 23:13:31    925] #WARNING (NRIG-44) Imported NET core_instance/kmem_instance/CTS_8 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[02/17 23:13:31    925] #WARNING (NRIG-44) Imported NET core_instance/CTS_171 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[02/17 23:13:31    925] #WARNING (NRIG-44) Imported NET core_instance/CTS_170 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[02/17 23:13:31    925] #WARNING (NRIG-44) Imported NET core_instance/CTS_169 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[02/17 23:13:31    925] #WARNING (NRIG-44) Imported NET core_instance/CTS_168 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[02/17 23:13:31    925] #WARNING (NRIG-44) Imported NET core_instance/CTS_167 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[02/17 23:13:31    925] #WARNING (NRIG-44) Imported NET core_instance/kmem_instance/CTS_7 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[02/17 23:13:31    925] #WARNING (EMS-27) Message (NRIG-44) has exceeded the current message display limit of 20.
[02/17 23:13:31    925] #To increase the message display limit, refer to the product command reference manual.
[02/17 23:13:31    925] ### Net info: fully routed nets: 2
[02/17 23:13:31    925] ### Net info: trivial (single pin) nets: 0
[02/17 23:13:31    925] ### Net info: unrouted nets: 32557
[02/17 23:13:31    925] ### Net info: re-extraction nets: 92
[02/17 23:13:31    925] ### Net info: ignored nets: 0
[02/17 23:13:31    925] ### Net info: skip routing nets: 32453
[02/17 23:13:31    926] #NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
[02/17 23:13:31    926] #Start routing data preparation.
[02/17 23:13:31    926] #Minimum voltage of a net in the design = 0.000.
[02/17 23:13:31    926] #Maximum voltage of a net in the design = 1.100.
[02/17 23:13:31    926] #Voltage range [0.000 - 0.000] has 1 net.
[02/17 23:13:31    926] #Voltage range [0.900 - 1.100] has 1 net.
[02/17 23:13:31    926] #Voltage range [0.000 - 1.100] has 32649 nets.
[02/17 23:13:33    928] # M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
[02/17 23:13:33    928] # M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[02/17 23:13:33    928] # M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[02/17 23:13:33    928] # M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[02/17 23:13:33    928] # M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[02/17 23:13:33    928] # M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[02/17 23:13:33    928] # M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[02/17 23:13:33    928] # M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[02/17 23:13:34    929] #WARNING (NRDB-2111) Found overlapping instances FILLER_10000 FILLER_10507. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[02/17 23:13:34    929] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[02/17 23:13:34    929] #WARNING (NRDB-2111) Found overlapping instances FILLER_10001 FILLER_9823. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[02/17 23:13:34    929] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[02/17 23:13:34    929] #WARNING (NRDB-2111) Found overlapping instances FILLER_10002 FILLER_10336. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[02/17 23:13:34    929] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[02/17 23:13:34    929] #WARNING (NRDB-2111) Found overlapping instances FILLER_10007 FILLER_9824. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[02/17 23:13:34    929] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[02/17 23:13:34    929] #WARNING (NRDB-2111) Found overlapping instances FILLER_10010 FILLER_8943. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[02/17 23:13:34    929] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[02/17 23:13:34    929] #WARNING (NRDB-2111) Found overlapping instances FILLER_10011 FILLER_8943. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[02/17 23:13:34    929] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[02/17 23:13:34    929] #WARNING (NRDB-2111) Found overlapping instances FILLER_10012 core_instance/psum_mem_instance/FE_OFC422_n480. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[02/17 23:13:34    929] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[02/17 23:13:34    929] #WARNING (NRDB-2111) Found overlapping instances FILLER_10013 FILLER_9839. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[02/17 23:13:34    929] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[02/17 23:13:34    929] #WARNING (NRDB-2111) Found overlapping instances FILLER_10014 FILLER_10189. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[02/17 23:13:34    929] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[02/17 23:13:34    929] #WARNING (NRDB-2111) Found overlapping instances FILLER_10015 FILLER_10191. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[02/17 23:13:34    929] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[02/17 23:13:34    929] #WARNING (NRDB-2111) Found overlapping instances FILLER_10016 FILLER_9484. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[02/17 23:13:34    929] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[02/17 23:13:34    929] #WARNING (NRDB-2111) Found overlapping instances FILLER_10017 FILLER_10703. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[02/17 23:13:34    929] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[02/17 23:13:34    929] #WARNING (NRDB-2111) Found overlapping instances FILLER_10019 core_instance/psum_mem_instance/memory7_reg_65_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[02/17 23:13:34    929] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[02/17 23:13:34    929] #WARNING (NRDB-2111) Found overlapping instances FILLER_10020 FILLER_9840. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[02/17 23:13:34    929] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[02/17 23:13:34    929] #WARNING (NRDB-2111) Found overlapping instances FILLER_10022 core_instance/psum_mem_instance/memory0_reg_76_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[02/17 23:13:34    929] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[02/17 23:13:34    929] #WARNING (NRDB-2111) Found overlapping instances FILLER_10023 FILLER_10024. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[02/17 23:13:34    929] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[02/17 23:13:34    929] #WARNING (NRDB-2111) Found overlapping instances FILLER_10026 core_instance/psum_mem_instance/memory7_reg_71_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[02/17 23:13:34    929] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[02/17 23:13:34    929] #WARNING (NRDB-2111) Found overlapping instances FILLER_10027 FILLER_9854. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[02/17 23:13:34    929] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[02/17 23:13:34    929] #WARNING (NRDB-2111) Found overlapping instances FILLER_10027 FILLER_9661. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[02/17 23:13:34    929] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[02/17 23:13:34    929] #WARNING (NRDB-2111) Found overlapping instances FILLER_10028 FILLER_10710. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[02/17 23:13:34    929] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[02/17 23:13:34    929] #WARNING (EMS-27) Message (NRDB-2111) has exceeded the current message display limit of 20.
[02/17 23:13:34    929] #To increase the message display limit, refer to the product command reference manual.
[02/17 23:13:34    929] #WARNING (NRDB-2110) Found 25839 overlapping core instances, this may cause problems with pin access and increase routing run-time.
[02/17 23:13:34    929] #Regenerating Ggrids automatically.
[02/17 23:13:34    929] #Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
[02/17 23:13:34    929] #Using automatically generated G-grids.
[02/17 23:13:34    929] #Done routing data preparation.
[02/17 23:13:34    929] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1177.61 (MB), peak = 1306.08 (MB)
[02/17 23:13:34    929] #Merging special wires...
[02/17 23:13:34    929] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 354.120 189.090 ) on M1 for NET core_instance/CTS_147. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[02/17 23:13:34    929] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 354.120 187.290 ) on M1 for NET core_instance/CTS_147. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[02/17 23:13:34    929] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 345.120 183.690 ) on M1 for NET core_instance/CTS_147. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[02/17 23:13:34    929] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 360.920 201.690 ) on M1 for NET core_instance/CTS_147. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[02/17 23:13:34    929] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 353.920 192.690 ) on M1 for NET core_instance/CTS_147. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[02/17 23:13:34    929] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 352.920 181.890 ) on M1 for NET core_instance/CTS_147. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[02/17 23:13:34    929] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 349.675 190.710 ) on M1 for NET core_instance/CTS_147. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[02/17 23:13:34    929] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 360.475 196.110 ) on M1 for NET core_instance/CTS_147. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[02/17 23:13:34    929] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 350.075 192.510 ) on M1 for NET core_instance/CTS_147. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[02/17 23:13:34    929] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 349.475 187.110 ) on M1 for NET core_instance/CTS_147. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[02/17 23:13:34    929] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 360.675 197.910 ) on M1 for NET core_instance/CTS_147. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[02/17 23:13:34    929] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 361.320 187.290 ) on M1 for NET core_instance/CTS_147. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[02/17 23:13:34    929] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 358.120 189.090 ) on M1 for NET core_instance/CTS_147. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[02/17 23:13:34    929] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 351.675 194.310 ) on M1 for NET core_instance/CTS_147. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[02/17 23:13:34    929] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 358.675 185.310 ) on M1 for NET core_instance/CTS_147. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[02/17 23:13:34    929] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 346.075 188.910 ) on M1 for NET core_instance/CTS_147. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[02/17 23:13:34    929] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 344.675 196.110 ) on M1 for NET core_instance/CTS_147. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[02/17 23:13:34    929] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 360.475 194.310 ) on M1 for NET core_instance/CTS_147. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[02/17 23:13:34    929] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 351.675 196.110 ) on M1 for NET core_instance/CTS_147. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[02/17 23:13:34    929] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 358.675 183.510 ) on M1 for NET core_instance/CTS_147. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[02/17 23:13:34    929] #WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
[02/17 23:13:34    929] #To increase the message display limit, refer to the product command reference manual.
[02/17 23:13:34    929] #
[02/17 23:13:34    929] #Connectivity extraction summary:
[02/17 23:13:34    929] #92 routed nets are extracted.
[02/17 23:13:34    929] #    91 (0.28%) extracted nets are partially routed.
[02/17 23:13:34    929] #2 routed nets are imported.
[02/17 23:13:34    929] #104 (0.32%) nets are without wires.
[02/17 23:13:34    929] #32453 nets are fixed|skipped|trivial (not extracted).
[02/17 23:13:34    929] #Total number of nets = 32651.
[02/17 23:13:34    929] #
[02/17 23:13:34    929] #Number of eco nets is 91
[02/17 23:13:34    929] #
[02/17 23:13:34    929] #Start data preparation...
[02/17 23:13:34    929] #
[02/17 23:13:34    929] #Data preparation is done on Mon Feb 17 23:13:34 2025
[02/17 23:13:34    929] #
[02/17 23:13:34    929] #Analyzing routing resource...
[02/17 23:13:35    929] #Routing resource analysis is done on Mon Feb 17 23:13:35 2025
[02/17 23:13:35    929] #
[02/17 23:13:35    929] #  Resource Analysis:
[02/17 23:13:35    929] #
[02/17 23:13:35    929] #               Routing  #Avail      #Track     #Total     %Gcell
[02/17 23:13:35    929] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[02/17 23:13:35    929] #  --------------------------------------------------------------
[02/17 23:13:35    929] #  Metal 1        H        2305          80       25440    92.33%
[02/17 23:13:35    929] #  Metal 2        V        2318          84       25440     1.27%
[02/17 23:13:35    929] #  Metal 3        H        2385           0       25440     0.15%
[02/17 23:13:35    929] #  Metal 4        V        2084         318       25440     0.62%
[02/17 23:13:35    929] #  Metal 5        H        2385           0       25440     0.00%
[02/17 23:13:35    929] #  Metal 6        V        2402           0       25440     0.00%
[02/17 23:13:35    929] #  Metal 7        H         596           0       25440     0.00%
[02/17 23:13:35    929] #  Metal 8        V         600           0       25440     0.00%
[02/17 23:13:35    929] #  --------------------------------------------------------------
[02/17 23:13:35    929] #  Total                  15076       2.51%  203520    11.80%
[02/17 23:13:35    929] #
[02/17 23:13:35    929] #  198 nets (0.61%) with 1 preferred extra spacing.
[02/17 23:13:35    929] #
[02/17 23:13:35    929] #
[02/17 23:13:35    929] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1182.30 (MB), peak = 1306.08 (MB)
[02/17 23:13:35    929] #
[02/17 23:13:35    929] #start global routing iteration 1...
[02/17 23:13:36    931] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1219.43 (MB), peak = 1306.08 (MB)
[02/17 23:13:36    931] #
[02/17 23:13:36    931] #start global routing iteration 2...
[02/17 23:13:36    931] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1219.54 (MB), peak = 1306.08 (MB)
[02/17 23:13:36    931] #
[02/17 23:13:36    931] #
[02/17 23:13:36    931] #Total number of trivial nets (e.g. < 2 pins) = 126 (skipped).
[02/17 23:13:36    931] #Total number of nets with skipped attribute = 32327 (skipped).
[02/17 23:13:36    931] #Total number of routable nets = 198.
[02/17 23:13:36    931] #Total number of nets in the design = 32651.
[02/17 23:13:36    931] #
[02/17 23:13:36    931] #192 routable nets have only global wires.
[02/17 23:13:36    931] #6 routable nets have only detail routed wires.
[02/17 23:13:36    931] #32327 skipped nets have only detail routed wires.
[02/17 23:13:36    931] #192 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[02/17 23:13:36    931] #6 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[02/17 23:13:36    931] #
[02/17 23:13:36    931] #Routed net constraints summary:
[02/17 23:13:36    931] #------------------------------------------------
[02/17 23:13:36    931] #        Rules   Pref Extra Space   Unconstrained  
[02/17 23:13:36    931] #------------------------------------------------
[02/17 23:13:36    931] #      Default                192               0  
[02/17 23:13:36    931] #------------------------------------------------
[02/17 23:13:36    931] #        Total                192               0  
[02/17 23:13:36    931] #------------------------------------------------
[02/17 23:13:36    931] #
[02/17 23:13:36    931] #Routing constraints summary of the whole design:
[02/17 23:13:36    931] #Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
[02/17 23:13:36    931] #-------------------------------------------------------------------
[02/17 23:13:36    931] #        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
[02/17 23:13:36    931] #-------------------------------------------------------------------
[02/17 23:13:36    931] #      Default                198                372           31955  
[02/17 23:13:36    931] #-------------------------------------------------------------------
[02/17 23:13:36    931] #        Total                198                372           31955  
[02/17 23:13:36    931] #-------------------------------------------------------------------
[02/17 23:13:36    931] #
[02/17 23:13:36    931] #
[02/17 23:13:36    931] #  Congestion Analysis: (blocked Gcells are excluded)
[02/17 23:13:36    931] #
[02/17 23:13:36    931] #                 OverCon          
[02/17 23:13:36    931] #                  #Gcell    %Gcell
[02/17 23:13:36    931] #     Layer           (1)   OverCon
[02/17 23:13:36    931] #  --------------------------------
[02/17 23:13:36    931] #   Metal 1      0(0.00%)   (0.00%)
[02/17 23:13:36    931] #   Metal 2      0(0.00%)   (0.00%)
[02/17 23:13:36    931] #   Metal 3      0(0.00%)   (0.00%)
[02/17 23:13:36    931] #   Metal 4      0(0.00%)   (0.00%)
[02/17 23:13:36    931] #   Metal 5      0(0.00%)   (0.00%)
[02/17 23:13:36    931] #   Metal 6      0(0.00%)   (0.00%)
[02/17 23:13:36    931] #   Metal 7      0(0.00%)   (0.00%)
[02/17 23:13:36    931] #   Metal 8      0(0.00%)   (0.00%)
[02/17 23:13:36    931] #  --------------------------------
[02/17 23:13:36    931] #     Total      0(0.00%)   (0.00%)
[02/17 23:13:36    931] #
[02/17 23:13:36    931] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[02/17 23:13:36    931] #  Overflow after GR: 0.00% H + 0.00% V
[02/17 23:13:36    931] #
[02/17 23:13:36    931] #Complete Global Routing.
[02/17 23:13:36    931] #Total number of nets with non-default rule or having extra spacing = 198
[02/17 23:13:36    931] #Total wire length = 34986 um.
[02/17 23:13:36    931] #Total half perimeter of net bounding box = 10739 um.
[02/17 23:13:36    931] #Total wire length on LAYER M1 = 2 um.
[02/17 23:13:36    931] #Total wire length on LAYER M2 = 525 um.
[02/17 23:13:36    931] #Total wire length on LAYER M3 = 19935 um.
[02/17 23:13:36    931] #Total wire length on LAYER M4 = 14370 um.
[02/17 23:13:36    931] #Total wire length on LAYER M5 = 138 um.
[02/17 23:13:36    931] #Total wire length on LAYER M6 = 15 um.
[02/17 23:13:36    931] #Total wire length on LAYER M7 = 0 um.
[02/17 23:13:36    931] #Total wire length on LAYER M8 = 0 um.
[02/17 23:13:36    931] #Total number of vias = 15098
[02/17 23:13:36    931] #Total number of multi-cut vias = 68 (  0.5%)
[02/17 23:13:36    931] #Total number of single cut vias = 15030 ( 99.5%)
[02/17 23:13:36    931] #Up-Via Summary (total 15098):
[02/17 23:13:36    931] #                   single-cut          multi-cut      Total
[02/17 23:13:36    931] #-----------------------------------------------------------
[02/17 23:13:36    931] #  Metal 1        5294 ( 98.7%)        68 (  1.3%)       5362
[02/17 23:13:36    931] #  Metal 2        4635 (100.0%)         0 (  0.0%)       4635
[02/17 23:13:36    931] #  Metal 3        5009 (100.0%)         0 (  0.0%)       5009
[02/17 23:13:36    931] #  Metal 4          90 (100.0%)         0 (  0.0%)         90
[02/17 23:13:36    931] #  Metal 5           2 (100.0%)         0 (  0.0%)          2
[02/17 23:13:36    931] #-----------------------------------------------------------
[02/17 23:13:36    931] #                15030 ( 99.5%)        68 (  0.5%)      15098 
[02/17 23:13:36    931] #
[02/17 23:13:36    931] #Total number of involved priority nets 192
[02/17 23:13:36    931] #Maximum src to sink distance for priority net 476.0
[02/17 23:13:36    931] #Average of max src_to_sink distance for priority net 55.3
[02/17 23:13:36    931] #Average of ave src_to_sink distance for priority net 33.0
[02/17 23:13:36    931] #Max overcon = 0 track.
[02/17 23:13:36    931] #Total overcon = 0.00%.
[02/17 23:13:36    931] #Worst layer Gcell overcon rate = 0.00%.
[02/17 23:13:36    931] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1219.79 (MB), peak = 1306.08 (MB)
[02/17 23:13:36    931] #
[02/17 23:13:36    931] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1193.87 (MB), peak = 1306.08 (MB)
[02/17 23:13:36    931] #Start Track Assignment.
[02/17 23:13:36    931] #Done with 1723 horizontal wires in 2 hboxes and 838 vertical wires in 2 hboxes.
[02/17 23:13:37    931] #Done with 29 horizontal wires in 2 hboxes and 7 vertical wires in 2 hboxes.
[02/17 23:13:37    931] #Complete Track Assignment.
[02/17 23:13:37    931] #Total number of nets with non-default rule or having extra spacing = 198
[02/17 23:13:37    931] #Total wire length = 36404 um.
[02/17 23:13:37    931] #Total half perimeter of net bounding box = 10739 um.
[02/17 23:13:37    931] #Total wire length on LAYER M1 = 1304 um.
[02/17 23:13:37    931] #Total wire length on LAYER M2 = 526 um.
[02/17 23:13:37    931] #Total wire length on LAYER M3 = 19911 um.
[02/17 23:13:37    931] #Total wire length on LAYER M4 = 14476 um.
[02/17 23:13:37    931] #Total wire length on LAYER M5 = 171 um.
[02/17 23:13:37    931] #Total wire length on LAYER M6 = 15 um.
[02/17 23:13:37    931] #Total wire length on LAYER M7 = 0 um.
[02/17 23:13:37    931] #Total wire length on LAYER M8 = 0 um.
[02/17 23:13:37    931] #Total number of vias = 14803
[02/17 23:13:37    931] #Total number of multi-cut vias = 68 (  0.5%)
[02/17 23:13:37    931] #Total number of single cut vias = 14735 ( 99.5%)
[02/17 23:13:37    931] #Up-Via Summary (total 14803):
[02/17 23:13:37    931] #                   single-cut          multi-cut      Total
[02/17 23:13:37    931] #-----------------------------------------------------------
[02/17 23:13:37    931] #  Metal 1        5159 ( 98.7%)        68 (  1.3%)       5227
[02/17 23:13:37    931] #  Metal 2        4499 (100.0%)         0 (  0.0%)       4499
[02/17 23:13:37    931] #  Metal 3        4988 (100.0%)         0 (  0.0%)       4988
[02/17 23:13:37    931] #  Metal 4          87 (100.0%)         0 (  0.0%)         87
[02/17 23:13:37    931] #  Metal 5           2 (100.0%)         0 (  0.0%)          2
[02/17 23:13:37    931] #-----------------------------------------------------------
[02/17 23:13:37    931] #                14735 ( 99.5%)        68 (  0.5%)      14803 
[02/17 23:13:37    931] #
[02/17 23:13:37    931] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1208.66 (MB), peak = 1306.08 (MB)
[02/17 23:13:37    931] #
[02/17 23:13:37    931] #Cpu time = 00:00:06
[02/17 23:13:37    931] #Elapsed time = 00:00:06
[02/17 23:13:37    931] #Increased memory = 38.03 (MB)
[02/17 23:13:37    931] #Total memory = 1208.66 (MB)
[02/17 23:13:37    931] #Peak memory = 1306.08 (MB)
[02/17 23:13:37    932] #
[02/17 23:13:37    932] #Start Detail Routing..
[02/17 23:13:37    932] #start initial detail routing ...
[02/17 23:14:22    977] # ECO: 6.7% of the total area was rechecked for DRC, and 68.7% required routing.
[02/17 23:14:22    977] #    number of violations = 20
[02/17 23:14:22    977] #
[02/17 23:14:22    977] #    By Layer and Type :
[02/17 23:14:22    977] #	          Short   CutSpc   CShort   Totals
[02/17 23:14:22    977] #	M1           17        1        1       19
[02/17 23:14:22    977] #	M2            1        0        0        1
[02/17 23:14:22    977] #	Totals       18        1        1       20
[02/17 23:14:22    977] #3997 out of 61515 instances need to be verified(marked ipoed).
[02/17 23:14:22    977] #61.5% of the total area is being checked for drcs
[02/17 23:14:29    984] #61.5% of the total area was checked
[02/17 23:14:29    984] #    number of violations = 20
[02/17 23:14:29    984] #
[02/17 23:14:29    984] #    By Layer and Type :
[02/17 23:14:29    984] #	          Short   CutSpc   CShort   Totals
[02/17 23:14:29    984] #	M1           17        1        1       19
[02/17 23:14:29    984] #	M2            1        0        0        1
[02/17 23:14:29    984] #	Totals       18        1        1       20
[02/17 23:14:29    984] #cpu time = 00:00:52, elapsed time = 00:00:52, memory = 1235.62 (MB), peak = 1306.08 (MB)
[02/17 23:14:29    984] #start 1st optimization iteration ...
[02/17 23:14:29    984] #    number of violations = 7
[02/17 23:14:29    984] #
[02/17 23:14:29    984] #    By Layer and Type :
[02/17 23:14:29    984] #	         MetSpc   EOLSpc    Short   Totals
[02/17 23:14:29    984] #	M1            1        1        5        7
[02/17 23:14:29    984] #	Totals        1        1        5        7
[02/17 23:14:29    984] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1210.63 (MB), peak = 1306.08 (MB)
[02/17 23:14:29    984] #start 2nd optimization iteration ...
[02/17 23:14:29    984] #    number of violations = 2
[02/17 23:14:29    984] #
[02/17 23:14:29    984] #    By Layer and Type :
[02/17 23:14:29    984] #	          Short   Totals
[02/17 23:14:29    984] #	M1            2        2
[02/17 23:14:29    984] #	Totals        2        2
[02/17 23:14:29    984] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1215.87 (MB), peak = 1306.08 (MB)
[02/17 23:14:29    984] #start 3rd optimization iteration ...
[02/17 23:14:29    984] #    number of violations = 2
[02/17 23:14:29    984] #
[02/17 23:14:29    984] #    By Layer and Type :
[02/17 23:14:29    984] #	          Short   Totals
[02/17 23:14:29    984] #	M1            2        2
[02/17 23:14:29    984] #	Totals        2        2
[02/17 23:14:29    984] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1215.88 (MB), peak = 1306.08 (MB)
[02/17 23:14:29    984] #start 4th optimization iteration ...
[02/17 23:14:30    984] #    number of violations = 3
[02/17 23:14:30    984] #
[02/17 23:14:30    984] #    By Layer and Type :
[02/17 23:14:30    984] #	          Short   Totals
[02/17 23:14:30    984] #	M1            3        3
[02/17 23:14:30    984] #	Totals        3        3
[02/17 23:14:30    984] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1216.02 (MB), peak = 1306.08 (MB)
[02/17 23:14:30    984] #start 5th optimization iteration ...
[02/17 23:14:30    984] #    number of violations = 3
[02/17 23:14:30    984] #
[02/17 23:14:30    984] #    By Layer and Type :
[02/17 23:14:30    984] #	          Short   Totals
[02/17 23:14:30    984] #	M1            3        3
[02/17 23:14:30    984] #	Totals        3        3
[02/17 23:14:30    984] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1216.02 (MB), peak = 1306.08 (MB)
[02/17 23:14:30    984] #Complete Detail Routing.
[02/17 23:14:30    985] #Total number of nets with non-default rule or having extra spacing = 198
[02/17 23:14:30    985] #Total wire length = 29419 um.
[02/17 23:14:30    985] #Total half perimeter of net bounding box = 10739 um.
[02/17 23:14:30    985] #Total wire length on LAYER M1 = 88 um.
[02/17 23:14:30    985] #Total wire length on LAYER M2 = 5116 um.
[02/17 23:14:30    985] #Total wire length on LAYER M3 = 14999 um.
[02/17 23:14:30    985] #Total wire length on LAYER M4 = 9194 um.
[02/17 23:14:30    985] #Total wire length on LAYER M5 = 6 um.
[02/17 23:14:30    985] #Total wire length on LAYER M6 = 15 um.
[02/17 23:14:30    985] #Total wire length on LAYER M7 = 0 um.
[02/17 23:14:30    985] #Total wire length on LAYER M8 = 0 um.
[02/17 23:14:30    985] #Total number of vias = 12415
[02/17 23:14:30    985] #Total number of multi-cut vias = 179 (  1.4%)
[02/17 23:14:30    985] #Total number of single cut vias = 12236 ( 98.6%)
[02/17 23:14:30    985] #Up-Via Summary (total 12415):
[02/17 23:14:30    985] #                   single-cut          multi-cut      Total
[02/17 23:14:30    985] #-----------------------------------------------------------
[02/17 23:14:30    985] #  Metal 1        5237 ( 96.7%)       179 (  3.3%)       5416
[02/17 23:14:30    985] #  Metal 2        4290 (100.0%)         0 (  0.0%)       4290
[02/17 23:14:30    985] #  Metal 3        2705 (100.0%)         0 (  0.0%)       2705
[02/17 23:14:30    985] #  Metal 4           2 (100.0%)         0 (  0.0%)          2
[02/17 23:14:30    985] #  Metal 5           2 (100.0%)         0 (  0.0%)          2
[02/17 23:14:30    985] #-----------------------------------------------------------
[02/17 23:14:30    985] #                12236 ( 98.6%)       179 (  1.4%)      12415 
[02/17 23:14:30    985] #
[02/17 23:14:30    985] #Total number of DRC violations = 3
[02/17 23:14:30    985] #Total number of overlapping instance violations = 1
[02/17 23:14:30    985] #Total number of violations on LAYER M1 = 3
[02/17 23:14:30    985] #Total number of violations on LAYER M2 = 0
[02/17 23:14:30    985] #Total number of violations on LAYER M3 = 0
[02/17 23:14:30    985] #Total number of violations on LAYER M4 = 0
[02/17 23:14:30    985] #Total number of violations on LAYER M5 = 0
[02/17 23:14:30    985] #Total number of violations on LAYER M6 = 0
[02/17 23:14:30    985] #Total number of violations on LAYER M7 = 0
[02/17 23:14:30    985] #Total number of violations on LAYER M8 = 0
[02/17 23:14:30    985] #Cpu time = 00:00:53
[02/17 23:14:30    985] #Elapsed time = 00:00:53
[02/17 23:14:30    985] #Increased memory = -7.27 (MB)
[02/17 23:14:30    985] #Total memory = 1201.39 (MB)
[02/17 23:14:30    985] #Peak memory = 1306.08 (MB)
[02/17 23:14:30    985] #detailRoute Statistics:
[02/17 23:14:30    985] #Cpu time = 00:00:53
[02/17 23:14:30    985] #Elapsed time = 00:00:53
[02/17 23:14:30    985] #Increased memory = -7.27 (MB)
[02/17 23:14:30    985] #Total memory = 1201.39 (MB)
[02/17 23:14:30    985] #Peak memory = 1306.08 (MB)
[02/17 23:14:30    985] #
[02/17 23:14:30    985] #globalDetailRoute statistics:
[02/17 23:14:30    985] #Cpu time = 00:01:00
[02/17 23:14:30    985] #Elapsed time = 00:01:00
[02/17 23:14:30    985] #Increased memory = -8.91 (MB)
[02/17 23:14:30    985] #Total memory = 1155.08 (MB)
[02/17 23:14:30    985] #Peak memory = 1306.08 (MB)
[02/17 23:14:30    985] #Number of warnings = 85
[02/17 23:14:30    985] #Total number of warnings = 115
[02/17 23:14:30    985] #Number of fails = 0
[02/17 23:14:30    985] #Total number of fails = 0
[02/17 23:14:30    985] #Complete globalDetailRoute on Mon Feb 17 23:14:30 2025
[02/17 23:14:30    985] #
[02/17 23:14:30    985] 
[02/17 23:14:30    985] globalDetailRoute
[02/17 23:14:30    985] 
[02/17 23:14:30    985] #setNanoRouteMode -drouteAutoStop true
[02/17 23:14:30    985] #setNanoRouteMode -drouteFixAntenna true
[02/17 23:14:30    985] #setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
[02/17 23:14:30    985] #setNanoRouteMode -routeReserveSpaceForMultiCut true
[02/17 23:14:30    985] #setNanoRouteMode -routeSelectedNetOnly false
[02/17 23:14:30    985] #setNanoRouteMode -routeWithSiDriven true
[02/17 23:14:30    985] #setNanoRouteMode -routeWithTimingDriven true
[02/17 23:14:30    985] #Start globalDetailRoute on Mon Feb 17 23:14:30 2025
[02/17 23:14:30    985] #
[02/17 23:14:30    985] #Generating timing data, please wait...
[02/17 23:14:30    985] #32525 total nets, 198 already routed, 198 will ignore in trialRoute
[02/17 23:14:30    985] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[02/17 23:14:31    986] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[02/17 23:14:32    986] #Dump tif for version 2.1
[02/17 23:14:36    991] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[02/17 23:14:36    991] End delay calculation. (MEM=1488.79 CPU=0:00:03.6 REAL=0:00:03.0)
[02/17 23:14:39    994] **WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[02/17 23:14:39    994] #Generating timing data took: cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1137.46 (MB), peak = 1306.08 (MB)
[02/17 23:14:39    994] #Done generating timing data.
[02/17 23:14:40    995] ### Net info: total nets: 32651
[02/17 23:14:40    995] ### Net info: dirty nets: 0
[02/17 23:14:40    995] ### Net info: marked as disconnected nets: 0
[02/17 23:14:40    995] ### Net info: fully routed nets: 198
[02/17 23:14:40    995] ### Net info: trivial (single pin) nets: 0
[02/17 23:14:40    995] ### Net info: unrouted nets: 32453
[02/17 23:14:40    995] ### Net info: re-extraction nets: 0
[02/17 23:14:40    995] ### Net info: ignored nets: 0
[02/17 23:14:40    995] ### Net info: skip routing nets: 0
[02/17 23:14:40    995] #Start reading timing information from file .timing_file_29147.tif.gz ...
[02/17 23:14:40    995] #Read in timing information for 243 ports, 30596 instances from timing file .timing_file_29147.tif.gz.
[02/17 23:14:40    995] #NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
[02/17 23:14:40    995] #Start routing data preparation.
[02/17 23:14:40    995] #Minimum voltage of a net in the design = 0.000.
[02/17 23:14:40    995] #Maximum voltage of a net in the design = 1.100.
[02/17 23:14:40    995] #Voltage range [0.000 - 0.000] has 1 net.
[02/17 23:14:40    995] #Voltage range [0.900 - 1.100] has 1 net.
[02/17 23:14:40    995] #Voltage range [0.000 - 1.100] has 32649 nets.
[02/17 23:14:41    996] # M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
[02/17 23:14:41    996] # M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[02/17 23:14:41    996] # M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[02/17 23:14:41    996] # M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[02/17 23:14:41    996] # M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[02/17 23:14:41    996] # M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[02/17 23:14:41    996] # M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[02/17 23:14:41    996] # M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[02/17 23:14:42    997] #WARNING (NRDB-2110) Found 25839 overlapping core instances, this may cause problems with pin access and increase routing run-time.
[02/17 23:14:42    997] #364/32525 = 1% of signal nets have been set as priority nets
[02/17 23:14:42    997] #Regenerating Ggrids automatically.
[02/17 23:14:42    997] #Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
[02/17 23:14:42    997] #Using automatically generated G-grids.
[02/17 23:14:42    997] #Done routing data preparation.
[02/17 23:14:42    997] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1132.41 (MB), peak = 1306.08 (MB)
[02/17 23:14:42    997] #Merging special wires...
[02/17 23:14:42    997] #Number of eco nets is 790
[02/17 23:14:42    997] #
[02/17 23:14:42    997] #Start data preparation...
[02/17 23:14:42    997] #
[02/17 23:14:42    997] #Data preparation is done on Mon Feb 17 23:14:42 2025
[02/17 23:14:42    997] #
[02/17 23:14:42    997] #Analyzing routing resource...
[02/17 23:14:42    997] #Routing resource analysis is done on Mon Feb 17 23:14:42 2025
[02/17 23:14:42    997] #
[02/17 23:14:42    997] #  Resource Analysis:
[02/17 23:14:42    997] #
[02/17 23:14:42    997] #               Routing  #Avail      #Track     #Total     %Gcell
[02/17 23:14:42    997] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[02/17 23:14:42    997] #  --------------------------------------------------------------
[02/17 23:14:42    997] #  Metal 1        H        2305          80       25440    92.33%
[02/17 23:14:42    997] #  Metal 2        V        2318          84       25440     1.27%
[02/17 23:14:42    997] #  Metal 3        H        2385           0       25440     0.15%
[02/17 23:14:42    997] #  Metal 4        V        2084         318       25440     0.62%
[02/17 23:14:42    997] #  Metal 5        H        2385           0       25440     0.00%
[02/17 23:14:42    997] #  Metal 6        V        2402           0       25440     0.00%
[02/17 23:14:42    997] #  Metal 7        H         596           0       25440     0.00%
[02/17 23:14:42    997] #  Metal 8        V         600           0       25440     0.00%
[02/17 23:14:42    997] #  --------------------------------------------------------------
[02/17 23:14:42    997] #  Total                  15076       2.51%  203520    11.80%
[02/17 23:14:42    997] #
[02/17 23:14:42    997] #  198 nets (0.61%) with 1 preferred extra spacing.
[02/17 23:14:42    997] #
[02/17 23:14:42    997] #
[02/17 23:14:43    997] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1136.02 (MB), peak = 1306.08 (MB)
[02/17 23:14:43    997] #
[02/17 23:14:43    997] #start global routing iteration 1...
[02/17 23:14:43    998] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1138.23 (MB), peak = 1306.08 (MB)
[02/17 23:14:43    998] #
[02/17 23:14:43    998] #start global routing iteration 2...
[02/17 23:14:51   1006] #cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1242.69 (MB), peak = 1306.08 (MB)
[02/17 23:14:51   1006] #
[02/17 23:14:51   1006] #start global routing iteration 3...
[02/17 23:14:55   1010] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1262.86 (MB), peak = 1306.08 (MB)
[02/17 23:14:55   1010] #
[02/17 23:14:55   1010] #
[02/17 23:14:55   1010] #Total number of trivial nets (e.g. < 2 pins) = 126 (skipped).
[02/17 23:14:55   1010] #Total number of routable nets = 32525.
[02/17 23:14:55   1010] #Total number of nets in the design = 32651.
[02/17 23:14:55   1010] #
[02/17 23:14:55   1010] #31653 routable nets have only global wires.
[02/17 23:14:55   1010] #872 routable nets have only detail routed wires.
[02/17 23:14:55   1010] #372 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[02/17 23:14:55   1010] #198 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[02/17 23:14:55   1010] #
[02/17 23:14:55   1010] #Routed nets constraints summary:
[02/17 23:14:55   1010] #Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
[02/17 23:14:55   1010] #------------------------------------------------
[02/17 23:14:55   1010] #        Rules   Misc Constraints   Unconstrained  
[02/17 23:14:55   1010] #------------------------------------------------
[02/17 23:14:55   1010] #      Default                372           31281  
[02/17 23:14:55   1010] #------------------------------------------------
[02/17 23:14:55   1010] #        Total                372           31281  
[02/17 23:14:55   1010] #------------------------------------------------
[02/17 23:14:55   1010] #
[02/17 23:14:55   1010] #Routing constraints summary of the whole design:
[02/17 23:14:55   1010] #Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
[02/17 23:14:55   1010] #-------------------------------------------------------------------
[02/17 23:14:55   1010] #        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
[02/17 23:14:55   1010] #-------------------------------------------------------------------
[02/17 23:14:55   1010] #      Default                198                372           31955  
[02/17 23:14:55   1010] #-------------------------------------------------------------------
[02/17 23:14:55   1010] #        Total                198                372           31955  
[02/17 23:14:55   1010] #-------------------------------------------------------------------
[02/17 23:14:55   1010] #
[02/17 23:14:55   1010] #
[02/17 23:14:55   1010] #  Congestion Analysis: (blocked Gcells are excluded)
[02/17 23:14:55   1010] #
[02/17 23:14:55   1010] #                 OverCon       OverCon       OverCon       OverCon          
[02/17 23:14:55   1010] #                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
[02/17 23:14:55   1010] #     Layer         (1-2)         (3-5)         (6-8)        (9-11)   OverCon
[02/17 23:14:55   1010] #  --------------------------------------------------------------------------
[02/17 23:14:55   1010] #   Metal 1     21(0.68%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.68%)
[02/17 23:14:55   1010] #   Metal 2    441(1.76%)    151(0.60%)     28(0.11%)      8(0.03%)   (2.50%)
[02/17 23:14:55   1010] #   Metal 3      1(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[02/17 23:14:55   1010] #   Metal 4     12(0.05%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.05%)
[02/17 23:14:55   1010] #   Metal 5      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[02/17 23:14:55   1010] #   Metal 6      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[02/17 23:14:55   1010] #   Metal 7      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[02/17 23:14:55   1010] #   Metal 8      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[02/17 23:14:55   1010] #  --------------------------------------------------------------------------
[02/17 23:14:55   1010] #     Total    475(0.26%)    151(0.08%)     28(0.02%)      8(0.00%)   (0.37%)
[02/17 23:14:55   1010] #
[02/17 23:14:55   1010] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 11
[02/17 23:14:55   1010] #  Overflow after GR: 0.03% H + 0.63% V
[02/17 23:14:55   1010] #
[02/17 23:14:55   1010] #Complete Global Routing.
[02/17 23:14:55   1010] #Total number of nets with non-default rule or having extra spacing = 198
[02/17 23:14:55   1010] #Total wire length = 522757 um.
[02/17 23:14:55   1010] #Total half perimeter of net bounding box = 496059 um.
[02/17 23:14:55   1010] #Total wire length on LAYER M1 = 94 um.
[02/17 23:14:55   1010] #Total wire length on LAYER M2 = 150468 um.
[02/17 23:14:55   1010] #Total wire length on LAYER M3 = 199830 um.
[02/17 23:14:55   1010] #Total wire length on LAYER M4 = 110463 um.
[02/17 23:14:55   1010] #Total wire length on LAYER M5 = 24174 um.
[02/17 23:14:55   1010] #Total wire length on LAYER M6 = 1395 um.
[02/17 23:14:55   1010] #Total wire length on LAYER M7 = 13389 um.
[02/17 23:14:55   1010] #Total wire length on LAYER M8 = 22944 um.
[02/17 23:14:55   1010] #Total number of vias = 191634
[02/17 23:14:55   1010] #Total number of multi-cut vias = 179 (  0.1%)
[02/17 23:14:55   1010] #Total number of single cut vias = 191455 ( 99.9%)
[02/17 23:14:55   1010] #Up-Via Summary (total 191634):
[02/17 23:14:55   1010] #                   single-cut          multi-cut      Total
[02/17 23:14:55   1010] #-----------------------------------------------------------
[02/17 23:14:55   1010] #  Metal 1      101290 ( 99.8%)       179 (  0.2%)     101469
[02/17 23:14:55   1010] #  Metal 2       64370 (100.0%)         0 (  0.0%)      64370
[02/17 23:14:55   1010] #  Metal 3       13840 (100.0%)         0 (  0.0%)      13840
[02/17 23:14:55   1010] #  Metal 4        4384 (100.0%)         0 (  0.0%)       4384
[02/17 23:14:55   1010] #  Metal 5        2777 (100.0%)         0 (  0.0%)       2777
[02/17 23:14:55   1010] #  Metal 6        2710 (100.0%)         0 (  0.0%)       2710
[02/17 23:14:55   1010] #  Metal 7        2084 (100.0%)         0 (  0.0%)       2084
[02/17 23:14:55   1010] #-----------------------------------------------------------
[02/17 23:14:55   1010] #               191455 ( 99.9%)       179 (  0.1%)     191634 
[02/17 23:14:55   1010] #
[02/17 23:14:55   1010] #Max overcon = 11 tracks.
[02/17 23:14:55   1010] #Total overcon = 0.37%.
[02/17 23:14:55   1010] #Worst layer Gcell overcon rate = 0.05%.
[02/17 23:14:55   1010] #cpu time = 00:00:13, elapsed time = 00:00:13, memory = 1262.96 (MB), peak = 1306.08 (MB)
[02/17 23:14:55   1010] #
[02/17 23:14:55   1010] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1164.76 (MB), peak = 1306.08 (MB)
[02/17 23:14:55   1010] #Start Track Assignment.
[02/17 23:14:58   1013] #Done with 38358 horizontal wires in 2 hboxes and 36356 vertical wires in 2 hboxes.
[02/17 23:15:01   1016] #Done with 7270 horizontal wires in 2 hboxes and 6829 vertical wires in 2 hboxes.
[02/17 23:15:01   1016] #Complete Track Assignment.
[02/17 23:15:01   1016] #Total number of nets with non-default rule or having extra spacing = 198
[02/17 23:15:01   1016] #Total wire length = 549813 um.
[02/17 23:15:01   1016] #Total half perimeter of net bounding box = 496059 um.
[02/17 23:15:01   1016] #Total wire length on LAYER M1 = 20605 um.
[02/17 23:15:01   1016] #Total wire length on LAYER M2 = 148438 um.
[02/17 23:15:01   1016] #Total wire length on LAYER M3 = 207270 um.
[02/17 23:15:01   1016] #Total wire length on LAYER M4 = 110938 um.
[02/17 23:15:01   1016] #Total wire length on LAYER M5 = 24537 um.
[02/17 23:15:01   1016] #Total wire length on LAYER M6 = 1406 um.
[02/17 23:15:01   1016] #Total wire length on LAYER M7 = 13564 um.
[02/17 23:15:01   1016] #Total wire length on LAYER M8 = 23054 um.
[02/17 23:15:01   1016] #Total number of vias = 191634
[02/17 23:15:01   1016] #Total number of multi-cut vias = 179 (  0.1%)
[02/17 23:15:01   1016] #Total number of single cut vias = 191455 ( 99.9%)
[02/17 23:15:01   1016] #Up-Via Summary (total 191634):
[02/17 23:15:01   1016] #                   single-cut          multi-cut      Total
[02/17 23:15:01   1016] #-----------------------------------------------------------
[02/17 23:15:01   1016] #  Metal 1      101290 ( 99.8%)       179 (  0.2%)     101469
[02/17 23:15:01   1016] #  Metal 2       64370 (100.0%)         0 (  0.0%)      64370
[02/17 23:15:01   1016] #  Metal 3       13840 (100.0%)         0 (  0.0%)      13840
[02/17 23:15:01   1016] #  Metal 4        4384 (100.0%)         0 (  0.0%)       4384
[02/17 23:15:01   1016] #  Metal 5        2777 (100.0%)         0 (  0.0%)       2777
[02/17 23:15:01   1016] #  Metal 6        2710 (100.0%)         0 (  0.0%)       2710
[02/17 23:15:01   1016] #  Metal 7        2084 (100.0%)         0 (  0.0%)       2084
[02/17 23:15:01   1016] #-----------------------------------------------------------
[02/17 23:15:01   1016] #               191455 ( 99.9%)       179 (  0.1%)     191634 
[02/17 23:15:01   1016] #
[02/17 23:15:01   1016] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1186.79 (MB), peak = 1306.08 (MB)
[02/17 23:15:01   1016] #
[02/17 23:15:01   1016] #Cpu time = 00:00:21
[02/17 23:15:01   1016] #Elapsed time = 00:00:21
[02/17 23:15:01   1016] #Increased memory = 58.96 (MB)
[02/17 23:15:01   1016] #Total memory = 1186.79 (MB)
[02/17 23:15:01   1016] #Peak memory = 1306.08 (MB)
[02/17 23:15:02   1017] #routeSiEffort set to medium
[02/17 23:15:02   1017] #
[02/17 23:15:02   1017] #Start Detail Routing..
[02/17 23:15:02   1017] #start initial detail routing ...
[02/17 23:20:16   1331] #    number of violations = 10172
[02/17 23:20:16   1331] #
[02/17 23:20:16   1331] #    By Layer and Type :
[02/17 23:20:16   1331] #	         MetSpc   EOLSpc    Short   MinStp   CutSpc   CShort   Others   Totals
[02/17 23:20:16   1331] #	M1          550      149     1809      158     3325      630      170     6791
[02/17 23:20:16   1331] #	M2         1496      917      925        0        0        0       42     3380
[02/17 23:20:16   1331] #	M3            1        0        0        0        0        0        0        1
[02/17 23:20:16   1331] #	Totals     2047     1066     2734      158     3325      630      212    10172
[02/17 23:20:16   1331] #cpu time = 00:05:14, elapsed time = 00:05:14, memory = 1249.98 (MB), peak = 1306.08 (MB)
[02/17 23:20:16   1331] #start 1st optimization iteration ...
[02/17 23:21:09   1384] #    completing 10% with 9893 violations
[02/17 23:21:09   1384] #    cpu time = 00:00:53, elapsed time = 00:00:53, memory = 1246.69 (MB), peak = 1306.08 (MB)
[02/17 23:22:19   1454] #    completing 20% with 9611 violations
[02/17 23:22:19   1454] #    cpu time = 00:02:03, elapsed time = 00:02:03, memory = 1251.95 (MB), peak = 1306.08 (MB)
[02/17 23:23:10   1505] #    completing 30% with 9442 violations
[02/17 23:23:10   1505] #    cpu time = 00:02:54, elapsed time = 00:02:54, memory = 1250.47 (MB), peak = 1306.08 (MB)
[02/17 23:24:01   1556] #    completing 40% with 9193 violations
[02/17 23:24:01   1556] #    cpu time = 00:03:45, elapsed time = 00:03:45, memory = 1251.60 (MB), peak = 1306.08 (MB)
[02/17 23:25:13   1628] #    completing 50% with 8942 violations
[02/17 23:25:13   1628] #    cpu time = 00:04:57, elapsed time = 00:04:57, memory = 1261.04 (MB), peak = 1312.56 (MB)
[02/17 23:26:10   1685] #    completing 60% with 8818 violations
[02/17 23:26:10   1685] #    cpu time = 00:05:54, elapsed time = 00:05:54, memory = 1258.64 (MB), peak = 1312.56 (MB)
[02/17 23:27:10   1745] #    completing 70% with 8529 violations
[02/17 23:27:10   1745] #    cpu time = 00:06:54, elapsed time = 00:06:54, memory = 1271.79 (MB), peak = 1312.56 (MB)
[02/17 23:28:05   1800] #    completing 80% with 8363 violations
[02/17 23:28:05   1800] #    cpu time = 00:07:49, elapsed time = 00:07:49, memory = 1290.28 (MB), peak = 1312.56 (MB)
[02/17 23:28:42   1837] #    completing 90% with 8231 violations
[02/17 23:28:42   1837] #    cpu time = 00:08:26, elapsed time = 00:08:26, memory = 1263.02 (MB), peak = 1312.56 (MB)
[02/17 23:29:21   1876] #    completing 100% with 8108 violations
[02/17 23:29:21   1876] #    cpu time = 00:09:05, elapsed time = 00:09:05, memory = 1337.31 (MB), peak = 1337.36 (MB)
[02/17 23:29:21   1877] #    number of violations = 8108
[02/17 23:29:21   1877] #
[02/17 23:29:21   1877] #    By Layer and Type :
[02/17 23:29:21   1877] #	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
[02/17 23:29:21   1877] #	M1          830      244     2935     1003      347        0      206     5565
[02/17 23:29:21   1877] #	M2          779      717      674        7       26      182       68     2453
[02/17 23:29:21   1877] #	M3           13        6       47        1        0        9        7       83
[02/17 23:29:21   1877] #	M4            1        0        1        0        0        1        2        5
[02/17 23:29:21   1877] #	M5            0        0        1        0        0        0        1        2
[02/17 23:29:21   1877] #	Totals     1623      967     3658     1011      373      192      284     8108
[02/17 23:29:21   1877] #cpu time = 00:09:06, elapsed time = 00:09:05, memory = 1337.36 (MB), peak = 1337.36 (MB)
[02/17 23:29:21   1877] #start 2nd optimization iteration ...
[02/17 23:29:50   1905] #    completing 10% with 8024 violations
[02/17 23:29:50   1905] #    cpu time = 00:00:28, elapsed time = 00:00:28, memory = 1289.24 (MB), peak = 1337.36 (MB)
[02/17 23:30:20   1935] #    completing 20% with 7992 violations
[02/17 23:30:20   1935] #    cpu time = 00:00:58, elapsed time = 00:00:58, memory = 1309.06 (MB), peak = 1337.36 (MB)
[02/17 23:31:00   1975] #    completing 30% with 7903 violations
[02/17 23:31:00   1975] #    cpu time = 00:01:39, elapsed time = 00:01:39, memory = 1281.80 (MB), peak = 1337.36 (MB)
[02/17 23:31:47   2022] #    completing 40% with 7814 violations
[02/17 23:31:47   2022] #    cpu time = 00:02:26, elapsed time = 00:02:26, memory = 1325.77 (MB), peak = 1337.36 (MB)
[02/17 23:32:34   2069] #    completing 50% with 7757 violations
[02/17 23:32:34   2069] #    cpu time = 00:03:12, elapsed time = 00:03:12, memory = 1303.14 (MB), peak = 1337.36 (MB)
[02/17 23:33:26   2122] #    completing 60% with 7659 violations
[02/17 23:33:26   2122] #    cpu time = 00:04:05, elapsed time = 00:04:05, memory = 1272.85 (MB), peak = 1337.36 (MB)
[02/17 23:34:21   2177] #    completing 70% with 7535 violations
[02/17 23:34:21   2177] #    cpu time = 00:05:00, elapsed time = 00:05:00, memory = 1301.29 (MB), peak = 1337.36 (MB)
[02/17 23:35:01   2216] #    completing 80% with 7465 violations
[02/17 23:35:01   2216] #    cpu time = 00:05:39, elapsed time = 00:05:39, memory = 1277.79 (MB), peak = 1337.36 (MB)
[02/17 23:35:49   2264] #    completing 90% with 7406 violations
[02/17 23:35:49   2264] #    cpu time = 00:06:28, elapsed time = 00:06:28, memory = 1308.26 (MB), peak = 1337.36 (MB)
[02/17 23:36:33   2308] #    completing 100% with 7371 violations
[02/17 23:36:33   2308] #    cpu time = 00:07:12, elapsed time = 00:07:11, memory = 1275.79 (MB), peak = 1337.36 (MB)
[02/17 23:36:33   2308] #    number of violations = 7371
[02/17 23:36:33   2308] #
[02/17 23:36:33   2308] #    By Layer and Type :
[02/17 23:36:33   2308] #	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
[02/17 23:36:33   2308] #	M1          761      113     2792      903      273        0      205     5047
[02/17 23:36:33   2308] #	M2          775      583      615        8       30      151       63     2225
[02/17 23:36:33   2308] #	M3            9        2       58        0        0       20        6       95
[02/17 23:36:33   2308] #	M4            0        0        3        0        0        1        0        4
[02/17 23:36:33   2308] #	Totals     1545      698     3468      911      303      172      274     7371
[02/17 23:36:33   2308] #cpu time = 00:07:12, elapsed time = 00:07:12, memory = 1275.89 (MB), peak = 1337.36 (MB)
[02/17 23:36:33   2308] #Complete Detail Routing.
[02/17 23:36:33   2309] #Total number of nets with non-default rule or having extra spacing = 198
[02/17 23:36:33   2309] #Total wire length = 562568 um.
[02/17 23:36:33   2309] #Total half perimeter of net bounding box = 496059 um.
[02/17 23:36:33   2309] #Total wire length on LAYER M1 = 2395 um.
[02/17 23:36:33   2309] #Total wire length on LAYER M2 = 153662 um.
[02/17 23:36:33   2309] #Total wire length on LAYER M3 = 205749 um.
[02/17 23:36:33   2309] #Total wire length on LAYER M4 = 137195 um.
[02/17 23:36:33   2309] #Total wire length on LAYER M5 = 30099 um.
[02/17 23:36:33   2309] #Total wire length on LAYER M6 = 3177 um.
[02/17 23:36:33   2309] #Total wire length on LAYER M7 = 9925 um.
[02/17 23:36:33   2309] #Total wire length on LAYER M8 = 20367 um.
[02/17 23:36:33   2309] #Total number of vias = 227478
[02/17 23:36:33   2309] #Total number of multi-cut vias = 2103 (  0.9%)
[02/17 23:36:33   2309] #Total number of single cut vias = 225375 ( 99.1%)
[02/17 23:36:33   2309] #Up-Via Summary (total 227478):
[02/17 23:36:33   2309] #                   single-cut          multi-cut      Total
[02/17 23:36:33   2309] #-----------------------------------------------------------
[02/17 23:36:33   2309] #  Metal 1      106605 ( 99.1%)      1016 (  0.9%)     107621
[02/17 23:36:33   2309] #  Metal 2       90698 (100.0%)         0 (  0.0%)      90698
[02/17 23:36:33   2309] #  Metal 3       21126 (100.0%)         0 (  0.0%)      21126
[02/17 23:36:33   2309] #  Metal 4        4461 (100.0%)         0 (  0.0%)       4461
[02/17 23:36:33   2309] #  Metal 5         330 ( 23.3%)      1087 ( 76.7%)       1417
[02/17 23:36:33   2309] #  Metal 6        1193 (100.0%)         0 (  0.0%)       1193
[02/17 23:36:33   2309] #  Metal 7         962 (100.0%)         0 (  0.0%)        962
[02/17 23:36:33   2309] #-----------------------------------------------------------
[02/17 23:36:33   2309] #               225375 ( 99.1%)      2103 (  0.9%)     227478 
[02/17 23:36:33   2309] #
[02/17 23:36:33   2309] #Total number of DRC violations = 7371
[02/17 23:36:33   2309] #Total number of overlapping instance violations = 1
[02/17 23:36:33   2309] #Total number of violations on LAYER M1 = 5047
[02/17 23:36:33   2309] #Total number of violations on LAYER M2 = 2225
[02/17 23:36:33   2309] #Total number of violations on LAYER M3 = 95
[02/17 23:36:33   2309] #Total number of violations on LAYER M4 = 4
[02/17 23:36:33   2309] #Total number of violations on LAYER M5 = 0
[02/17 23:36:33   2309] #Total number of violations on LAYER M6 = 0
[02/17 23:36:33   2309] #Total number of violations on LAYER M7 = 0
[02/17 23:36:33   2309] #Total number of violations on LAYER M8 = 0
[02/17 23:36:33   2309] #Cpu time = 00:21:33
[02/17 23:36:33   2309] #Elapsed time = 00:21:32
[02/17 23:36:33   2309] #Increased memory = 3.78 (MB)
[02/17 23:36:33   2309] #Total memory = 1190.57 (MB)
[02/17 23:36:33   2309] #Peak memory = 1337.36 (MB)
[02/17 23:36:35   2310] #
[02/17 23:36:35   2310] #Start Post Route wire spreading..
[02/17 23:36:35   2310] #
[02/17 23:36:35   2310] #Start data preparation for wire spreading...
[02/17 23:36:35   2310] #
[02/17 23:36:35   2310] #Data preparation is done on Mon Feb 17 23:36:35 2025
[02/17 23:36:35   2310] #
[02/17 23:36:35   2310] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1192.56 (MB), peak = 1337.36 (MB)
[02/17 23:36:35   2310] #
[02/17 23:36:35   2310] #Start Post Route Wire Spread.
[02/17 23:36:37   2313] #Done with 6039 horizontal wires in 3 hboxes and 5272 vertical wires in 3 hboxes.
[02/17 23:36:38   2313] #Complete Post Route Wire Spread.
[02/17 23:36:38   2313] #
[02/17 23:36:38   2313] #Total number of nets with non-default rule or having extra spacing = 198
[02/17 23:36:38   2313] #Total wire length = 567248 um.
[02/17 23:36:38   2313] #Total half perimeter of net bounding box = 496059 um.
[02/17 23:36:38   2313] #Total wire length on LAYER M1 = 2395 um.
[02/17 23:36:38   2313] #Total wire length on LAYER M2 = 154357 um.
[02/17 23:36:38   2313] #Total wire length on LAYER M3 = 207866 um.
[02/17 23:36:38   2313] #Total wire length on LAYER M4 = 138649 um.
[02/17 23:36:38   2313] #Total wire length on LAYER M5 = 30260 um.
[02/17 23:36:38   2313] #Total wire length on LAYER M6 = 3178 um.
[02/17 23:36:38   2313] #Total wire length on LAYER M7 = 10008 um.
[02/17 23:36:38   2313] #Total wire length on LAYER M8 = 20534 um.
[02/17 23:36:38   2313] #Total number of vias = 227478
[02/17 23:36:38   2313] #Total number of multi-cut vias = 2103 (  0.9%)
[02/17 23:36:38   2313] #Total number of single cut vias = 225375 ( 99.1%)
[02/17 23:36:38   2313] #Up-Via Summary (total 227478):
[02/17 23:36:38   2313] #                   single-cut          multi-cut      Total
[02/17 23:36:38   2313] #-----------------------------------------------------------
[02/17 23:36:38   2313] #  Metal 1      106605 ( 99.1%)      1016 (  0.9%)     107621
[02/17 23:36:38   2313] #  Metal 2       90698 (100.0%)         0 (  0.0%)      90698
[02/17 23:36:38   2313] #  Metal 3       21126 (100.0%)         0 (  0.0%)      21126
[02/17 23:36:38   2313] #  Metal 4        4461 (100.0%)         0 (  0.0%)       4461
[02/17 23:36:38   2313] #  Metal 5         330 ( 23.3%)      1087 ( 76.7%)       1417
[02/17 23:36:38   2313] #  Metal 6        1193 (100.0%)         0 (  0.0%)       1193
[02/17 23:36:38   2313] #  Metal 7         962 (100.0%)         0 (  0.0%)        962
[02/17 23:36:38   2313] #-----------------------------------------------------------
[02/17 23:36:38   2313] #               225375 ( 99.1%)      2103 (  0.9%)     227478 
[02/17 23:36:38   2313] #
[02/17 23:36:38   2313] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1231.20 (MB), peak = 1337.36 (MB)
[02/17 23:36:38   2313] #
[02/17 23:36:38   2313] #Post Route wire spread is done.
[02/17 23:36:38   2313] #Total number of nets with non-default rule or having extra spacing = 198
[02/17 23:36:38   2313] #Total wire length = 567248 um.
[02/17 23:36:38   2313] #Total half perimeter of net bounding box = 496059 um.
[02/17 23:36:38   2313] #Total wire length on LAYER M1 = 2395 um.
[02/17 23:36:38   2313] #Total wire length on LAYER M2 = 154357 um.
[02/17 23:36:38   2313] #Total wire length on LAYER M3 = 207866 um.
[02/17 23:36:38   2313] #Total wire length on LAYER M4 = 138649 um.
[02/17 23:36:38   2313] #Total wire length on LAYER M5 = 30260 um.
[02/17 23:36:38   2313] #Total wire length on LAYER M6 = 3178 um.
[02/17 23:36:38   2313] #Total wire length on LAYER M7 = 10008 um.
[02/17 23:36:38   2313] #Total wire length on LAYER M8 = 20534 um.
[02/17 23:36:38   2313] #Total number of vias = 227478
[02/17 23:36:38   2313] #Total number of multi-cut vias = 2103 (  0.9%)
[02/17 23:36:38   2313] #Total number of single cut vias = 225375 ( 99.1%)
[02/17 23:36:38   2313] #Up-Via Summary (total 227478):
[02/17 23:36:38   2313] #                   single-cut          multi-cut      Total
[02/17 23:36:38   2313] #-----------------------------------------------------------
[02/17 23:36:38   2313] #  Metal 1      106605 ( 99.1%)      1016 (  0.9%)     107621
[02/17 23:36:38   2313] #  Metal 2       90698 (100.0%)         0 (  0.0%)      90698
[02/17 23:36:38   2313] #  Metal 3       21126 (100.0%)         0 (  0.0%)      21126
[02/17 23:36:38   2313] #  Metal 4        4461 (100.0%)         0 (  0.0%)       4461
[02/17 23:36:38   2313] #  Metal 5         330 ( 23.3%)      1087 ( 76.7%)       1417
[02/17 23:36:38   2313] #  Metal 6        1193 (100.0%)         0 (  0.0%)       1193
[02/17 23:36:38   2313] #  Metal 7         962 (100.0%)         0 (  0.0%)        962
[02/17 23:36:38   2313] #-----------------------------------------------------------
[02/17 23:36:38   2313] #               225375 ( 99.1%)      2103 (  0.9%)     227478 
[02/17 23:36:38   2313] #
[02/17 23:36:39   2314] #
[02/17 23:36:39   2314] #Start DRC checking..
[02/17 23:36:58   2333] #    number of violations = 7550
[02/17 23:36:58   2333] #
[02/17 23:36:58   2333] #    By Layer and Type :
[02/17 23:36:58   2333] #	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
[02/17 23:36:58   2333] #	M1          771      113     2815      914      287        0      223     5123
[02/17 23:36:58   2333] #	M2          790      598      682        8       31      153       63     2325
[02/17 23:36:58   2333] #	M3            9        2       61        0        0       20        6       98
[02/17 23:36:58   2333] #	M4            0        0        3        0        0        1        0        4
[02/17 23:36:58   2333] #	Totals     1570      713     3561      922      318      174      292     7550
[02/17 23:36:58   2333] #cpu time = 00:00:19, elapsed time = 00:00:19, memory = 1252.99 (MB), peak = 1337.36 (MB)
[02/17 23:36:58   2333] #CELL_VIEW fullchip,init has 7550 DRC violations
[02/17 23:36:58   2333] #Total number of DRC violations = 7550
[02/17 23:36:58   2333] #Total number of overlapping instance violations = 1
[02/17 23:36:58   2333] #Total number of net violated process antenna rule = 0
[02/17 23:36:58   2333] #Total number of violations on LAYER M1 = 5123
[02/17 23:36:58   2333] #Total number of violations on LAYER M2 = 2325
[02/17 23:36:58   2333] #Total number of violations on LAYER M3 = 98
[02/17 23:36:58   2333] #Total number of violations on LAYER M4 = 4
[02/17 23:36:58   2333] #Total number of violations on LAYER M5 = 0
[02/17 23:36:58   2333] #Total number of violations on LAYER M6 = 0
[02/17 23:36:58   2333] #Total number of violations on LAYER M7 = 0
[02/17 23:36:58   2333] #Total number of violations on LAYER M8 = 0
[02/17 23:36:58   2333] # Wire spreading introduces 179 DRCs
[02/17 23:36:59   2335] #
[02/17 23:36:59   2335] #Start Post Route via swapping..
[02/17 23:37:32   2368] #    number of violations = 7552
[02/17 23:37:32   2368] #
[02/17 23:37:32   2368] #    By Layer and Type :
[02/17 23:37:32   2368] #	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
[02/17 23:37:32   2368] #	M1          771      113     2815      914      287        0      223     5123
[02/17 23:37:32   2368] #	M2          790      598      684        8       31      153       63     2327
[02/17 23:37:32   2368] #	M3            9        2       61        0        0       20        6       98
[02/17 23:37:32   2368] #	M4            0        0        3        0        0        1        0        4
[02/17 23:37:32   2368] #	Totals     1570      713     3563      922      318      174      292     7552
[02/17 23:37:32   2368] #cpu time = 00:00:33, elapsed time = 00:00:33, memory = 1194.27 (MB), peak = 1337.36 (MB)
[02/17 23:38:14   2409] #    number of violations = 7421
[02/17 23:38:14   2409] #
[02/17 23:38:14   2409] #    By Layer and Type :
[02/17 23:38:14   2409] #	         MetSpc   EOLSpc    Short   MinStp   CutSpc   CShort   Others   Totals
[02/17 23:38:14   2409] #	M1          758      113     2788      114      900      287      104     5064
[02/17 23:38:14   2409] #	M2          775      568      667       48        8       31      160     2257
[02/17 23:38:14   2409] #	M3            8        2       61        6        0        0       19       96
[02/17 23:38:14   2409] #	M4            0        0        3        0        0        0        1        4
[02/17 23:38:14   2409] #	Totals     1541      683     3519      168      908      318      284     7421
[02/17 23:38:14   2409] #cpu time = 00:01:14, elapsed time = 00:01:14, memory = 1197.10 (MB), peak = 1337.36 (MB)
[02/17 23:38:14   2409] #CELL_VIEW fullchip,init has 7421 DRC violations
[02/17 23:38:14   2409] #Total number of DRC violations = 7421
[02/17 23:38:14   2409] #Total number of overlapping instance violations = 1
[02/17 23:38:14   2409] #Total number of net violated process antenna rule = 0
[02/17 23:38:14   2409] #Total number of violations on LAYER M1 = 5064
[02/17 23:38:14   2409] #Total number of violations on LAYER M2 = 2257
[02/17 23:38:14   2409] #Total number of violations on LAYER M3 = 96
[02/17 23:38:14   2409] #Total number of violations on LAYER M4 = 4
[02/17 23:38:14   2409] #Total number of violations on LAYER M5 = 0
[02/17 23:38:14   2409] #Total number of violations on LAYER M6 = 0
[02/17 23:38:14   2409] #Total number of violations on LAYER M7 = 0
[02/17 23:38:14   2409] #Total number of violations on LAYER M8 = 0
[02/17 23:38:14   2409] #Post Route via swapping is done.
[02/17 23:38:14   2409] #Total number of nets with non-default rule or having extra spacing = 198
[02/17 23:38:14   2409] #Total wire length = 567248 um.
[02/17 23:38:14   2409] #Total half perimeter of net bounding box = 496059 um.
[02/17 23:38:14   2409] #Total wire length on LAYER M1 = 2395 um.
[02/17 23:38:14   2409] #Total wire length on LAYER M2 = 154357 um.
[02/17 23:38:14   2409] #Total wire length on LAYER M3 = 207866 um.
[02/17 23:38:14   2409] #Total wire length on LAYER M4 = 138649 um.
[02/17 23:38:14   2409] #Total wire length on LAYER M5 = 30260 um.
[02/17 23:38:14   2409] #Total wire length on LAYER M6 = 3178 um.
[02/17 23:38:14   2409] #Total wire length on LAYER M7 = 10008 um.
[02/17 23:38:14   2409] #Total wire length on LAYER M8 = 20534 um.
[02/17 23:38:14   2409] #Total number of vias = 227478
[02/17 23:38:14   2409] #Total number of multi-cut vias = 142592 ( 62.7%)
[02/17 23:38:14   2409] #Total number of single cut vias = 84886 ( 37.3%)
[02/17 23:38:14   2409] #Up-Via Summary (total 227478):
[02/17 23:38:14   2409] #                   single-cut          multi-cut      Total
[02/17 23:38:14   2409] #-----------------------------------------------------------
[02/17 23:38:14   2409] #  Metal 1       79594 ( 74.0%)     28027 ( 26.0%)     107621
[02/17 23:38:14   2409] #  Metal 2        4987 (  5.5%)     85711 ( 94.5%)      90698
[02/17 23:38:14   2409] #  Metal 3         258 (  1.2%)     20868 ( 98.8%)      21126
[02/17 23:38:14   2409] #  Metal 4          15 (  0.3%)      4446 ( 99.7%)       4461
[02/17 23:38:14   2409] #  Metal 5           0 (  0.0%)      1417 (100.0%)       1417
[02/17 23:38:14   2409] #  Metal 6          19 (  1.6%)      1174 ( 98.4%)       1193
[02/17 23:38:14   2409] #  Metal 7          13 (  1.4%)       949 ( 98.6%)        962
[02/17 23:38:14   2409] #-----------------------------------------------------------
[02/17 23:38:14   2409] #                84886 ( 37.3%)    142592 ( 62.7%)     227478 
[02/17 23:38:14   2409] #
[02/17 23:38:14   2409] #detailRoute Statistics:
[02/17 23:38:14   2409] #Cpu time = 00:23:13
[02/17 23:38:14   2409] #Elapsed time = 00:23:13
[02/17 23:38:14   2409] #Increased memory = 8.58 (MB)
[02/17 23:38:14   2409] #Total memory = 1195.37 (MB)
[02/17 23:38:14   2409] #Peak memory = 1337.36 (MB)
[02/17 23:38:15   2410] #
[02/17 23:38:15   2410] #globalDetailRoute statistics:
[02/17 23:38:15   2410] #Cpu time = 00:23:45
[02/17 23:38:15   2410] #Elapsed time = 00:23:45
[02/17 23:38:15   2410] #Increased memory = -8.31 (MB)
[02/17 23:38:15   2410] #Total memory = 1146.77 (MB)
[02/17 23:38:15   2410] #Peak memory = 1337.36 (MB)
[02/17 23:38:15   2410] #Number of warnings = 1
[02/17 23:38:15   2410] #Total number of warnings = 116
[02/17 23:38:15   2410] #Number of fails = 0
[02/17 23:38:15   2410] #Total number of fails = 0
[02/17 23:38:15   2410] #Complete globalDetailRoute on Mon Feb 17 23:38:15 2025
[02/17 23:38:15   2410] #
[02/17 23:38:15   2410] #routeDesign: cpu time = 00:24:46, elapsed time = 00:24:46, memory = 1146.77 (MB), peak = 1337.36 (MB)
[02/17 23:38:15   2410] 
[02/17 23:38:15   2410] *** Summary of all messages that are not suppressed in this session:
[02/17 23:38:15   2410] Severity  ID               Count  Summary                                  
[02/17 23:38:15   2410] WARNING   IMPEXT-3442          1  The version of the capacitance table fil...
[02/17 23:38:15   2410] WARNING   IMPEXT-3493          1  The design extraction status has been re...
[02/17 23:38:15   2410] *** Message Summary: 2 warning(s), 0 error(s)
[02/17 23:38:15   2410] 
[02/17 23:38:15   2410] <CMD> setExtractRCMode -engine postRoute
[02/17 23:38:15   2410] <CMD> extractRC
[02/17 23:38:15   2410] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
[02/17 23:38:15   2410] Extraction called for design 'fullchip' of instances=61515 and nets=32651 using extraction engine 'postRoute' at effort level 'low' .
[02/17 23:38:15   2410] PostRoute (effortLevel low) RC Extraction called for design fullchip.
[02/17 23:38:15   2410] RC Extraction called in multi-corner(2) mode.
[02/17 23:38:15   2410] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[02/17 23:38:15   2410] Process corner(s) are loaded.
[02/17 23:38:15   2410]  Corner: Cmax
[02/17 23:38:15   2410]  Corner: Cmin
[02/17 23:38:15   2410] extractDetailRC Option : -outfile /tmp/innovus_temp_29147_ieng6-ece-17.ucsd.edu_ttalapaneni_IR5P9z/fullchip_29147_Xyl9XN.rcdb.d  -extended
[02/17 23:38:15   2410] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[02/17 23:38:15   2410]       RC Corner Indexes            0       1   
[02/17 23:38:15   2410] Capacitance Scaling Factor   : 1.00000 1.00000 
[02/17 23:38:15   2410] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[02/17 23:38:15   2410] Resistance Scaling Factor    : 1.00000 1.00000 
[02/17 23:38:15   2410] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[02/17 23:38:15   2410] Clock Res. Scaling Factor    : 1.00000 1.00000 
[02/17 23:38:15   2410] Shrink Factor                : 1.00000
[02/17 23:38:15   2411] Initializing multi-corner capacitance tables ... 
[02/17 23:38:15   2411] Initializing multi-corner resistance tables ...
[02/17 23:38:16   2411] **WARN: (IMPEXT-3082):	3 nets will be ignored in postRoute effortLevel low Extraction. The names of nets are saved in fullchip.opennet. Check if these nets are either open, or have polygons or other shapes that are not supported by postRoute effortLevel low extraction engine. You can use Quantus QRC extraction to extract the parasitics of these nets. Use 'verifyConnectivity' command to determine the physical openness of these nets.
[02/17 23:38:16   2411] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1444.1M)
[02/17 23:38:16   2411] Creating parasitic data file '/tmp/innovus_temp_29147_ieng6-ece-17.ucsd.edu_ttalapaneni_IR5P9z/fullchip_29147_Xyl9XN.rcdb.d' for storing RC.
[02/17 23:38:16   2412] Extracted 10.0006% (CPU Time= 0:00:01.1  MEM= 1514.0M)
[02/17 23:38:16   2412] Extracted 20.0005% (CPU Time= 0:00:01.2  MEM= 1514.0M)
[02/17 23:38:17   2412] Extracted 30.0004% (CPU Time= 0:00:01.4  MEM= 1514.0M)
[02/17 23:38:17   2412] Extracted 40.0006% (CPU Time= 0:00:01.6  MEM= 1514.0M)
[02/17 23:38:17   2413] Extracted 50.0005% (CPU Time= 0:00:01.8  MEM= 1514.0M)
[02/17 23:38:17   2413] Extracted 60.0004% (CPU Time= 0:00:02.2  MEM= 1518.0M)
[02/17 23:38:18   2413] Extracted 70.0007% (CPU Time= 0:00:02.7  MEM= 1518.0M)
[02/17 23:38:19   2414] Extracted 80.0006% (CPU Time= 0:00:03.4  MEM= 1518.0M)
[02/17 23:38:19   2415] Extracted 90.0004% (CPU Time= 0:00:04.3  MEM= 1518.0M)
[02/17 23:38:20   2416] Extracted 100% (CPU Time= 0:00:05.0  MEM= 1518.0M)
[02/17 23:38:20   2416] Number of Extracted Resistors     : 562411
[02/17 23:38:20   2416] Number of Extracted Ground Cap.   : 548860
[02/17 23:38:20   2416] Number of Extracted Coupling Cap. : 871844
[02/17 23:38:20   2416] Opening parasitic data file '/tmp/innovus_temp_29147_ieng6-ece-17.ucsd.edu_ttalapaneni_IR5P9z/fullchip_29147_Xyl9XN.rcdb.d' for reading.
[02/17 23:38:20   2416] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[02/17 23:38:20   2416]  Corner: Cmax
[02/17 23:38:20   2416]  Corner: Cmin
[02/17 23:38:20   2416] **WARN: (IMPEXT-3082):	3 nets will be ignored in postRoute effortLevel low Extraction. The names of nets are saved in fullchip.opennet. Check if these nets are either open, or have polygons or other shapes that are not supported by postRoute effortLevel low extraction engine. You can use Quantus QRC extraction to extract the parasitics of these nets. Use 'verifyConnectivity' command to determine the physical openness of these nets.
[02/17 23:38:20   2416] Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1482.0M)
[02/17 23:38:20   2416] Creating parasitic data file '/tmp/innovus_temp_29147_ieng6-ece-17.ucsd.edu_ttalapaneni_IR5P9z/fullchip_29147_Xyl9XN.rcdb_Filter.rcdb.d' for storing RC.
[02/17 23:38:21   2416] Closing parasitic data file '/tmp/innovus_temp_29147_ieng6-ece-17.ucsd.edu_ttalapaneni_IR5P9z/fullchip_29147_Xyl9XN.rcdb.d'. 32522 times net's RC data read were performed.
[02/17 23:38:21   2416] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1482.027M)
[02/17 23:38:21   2416] Opening parasitic data file '/tmp/innovus_temp_29147_ieng6-ece-17.ucsd.edu_ttalapaneni_IR5P9z/fullchip_29147_Xyl9XN.rcdb.d' for reading.
[02/17 23:38:21   2417] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1482.027M)
[02/17 23:38:21   2417] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:06.3  Real Time: 0:00:06.0  MEM: 1482.027M)
[02/17 23:38:21   2417] <CMD> setAnalysisMode -analysisType onChipVariation -cppr both
[02/17 23:38:21   2417] <CMD> optDesign -postRoute -setup -hold
[02/17 23:38:21   2417] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[02/17 23:38:21   2417] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[02/17 23:38:21   2417] -powerEffort high                          # enums={none low high}, default=none, user setting
[02/17 23:38:21   2417] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[02/17 23:38:21   2417] -setupDynamicPowerViewAsDefaultView false
[02/17 23:38:21   2417]                                            # bool, default=false, private
[02/17 23:38:21   2417] #spOpts: N=65 
[02/17 23:38:21   2417] Core basic site is core
[02/17 23:38:21   2417] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/17 23:38:22   2417] Summary for sequential cells idenfication: 
[02/17 23:38:22   2417] Identified SBFF number: 199
[02/17 23:38:22   2417] Identified MBFF number: 0
[02/17 23:38:22   2417] Not identified SBFF number: 0
[02/17 23:38:22   2417] Not identified MBFF number: 0
[02/17 23:38:22   2417] Number of sequential cells which are not FFs: 104
[02/17 23:38:22   2417] 
[02/17 23:38:22   2417] #spOpts: N=65 mergeVia=F 
[02/17 23:38:22   2418] Switching SI Aware to true by default in postroute mode   
[02/17 23:38:22   2418] GigaOpt running with 1 threads.
[02/17 23:38:22   2418] Info: 1 threads available for lower-level modules during optimization.
[02/17 23:38:22   2418] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
[02/17 23:38:22   2418] 	Cell FILL1_LL, site bcore.
[02/17 23:38:22   2418] 	Cell FILL_NW_HH, site bcore.
[02/17 23:38:22   2418] 	Cell FILL_NW_LL, site bcore.
[02/17 23:38:22   2418] 	Cell GFILL, site gacore.
[02/17 23:38:22   2418] 	Cell GFILL10, site gacore.
[02/17 23:38:22   2418] 	Cell GFILL2, site gacore.
[02/17 23:38:22   2418] 	Cell GFILL3, site gacore.
[02/17 23:38:22   2418] 	Cell GFILL4, site gacore.
[02/17 23:38:22   2418] 	Cell LVLLHCD1, site bcore.
[02/17 23:38:22   2418] 	Cell LVLLHCD2, site bcore.
[02/17 23:38:22   2418] 	Cell LVLLHCD4, site bcore.
[02/17 23:38:22   2418] 	Cell LVLLHCD8, site bcore.
[02/17 23:38:22   2418] 	Cell LVLLHD1, site bcore.
[02/17 23:38:22   2418] 	Cell LVLLHD2, site bcore.
[02/17 23:38:22   2418] 	Cell LVLLHD4, site bcore.
[02/17 23:38:22   2418] 	Cell LVLLHD8, site bcore.
[02/17 23:38:22   2418] .
[02/17 23:38:22   2418] Initializing multi-corner capacitance tables ... 
[02/17 23:38:22   2418] Initializing multi-corner resistance tables ...
[02/17 23:38:22   2418] **WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
[02/17 23:38:22   2418] Type 'man IMPOPT-7077' for more detail.
[02/17 23:38:24   2419] Effort level <high> specified for reg2reg path_group
[02/17 23:38:24   2419] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1475.4M, totSessionCpu=0:40:20 **
[02/17 23:38:24   2419] #Created 847 library cell signatures
[02/17 23:38:24   2420] #Created 32651 NETS and 0 SPECIALNETS signatures
[02/17 23:38:24   2420] #Created 61516 instance signatures
[02/17 23:38:24   2420] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1173.02 (MB), peak = 1337.36 (MB)
[02/17 23:38:24   2420] #Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1173.02 (MB), peak = 1337.36 (MB)
[02/17 23:38:24   2420] #spOpts: N=65 
[02/17 23:38:24   2420] Begin checking placement ... (start mem=1476.7M, init mem=1476.7M)
[02/17 23:38:25   2420] Overlapping with other instance:	39103
[02/17 23:38:25   2421] Orientation Violation:	30710
[02/17 23:38:25   2421] Placement Blockage Violation:	38
[02/17 23:38:25   2421] *info: Placed = 61515          (Fixed = 93)
[02/17 23:38:25   2421] *info: Unplaced = 0           
[02/17 23:38:25   2421] Placement Density:99.08%(208558/210495)
[02/17 23:38:25   2421] Finished checkPlace (cpu: total=0:00:00.8, vio checks=0:00:00.3; mem=1476.7M)
[02/17 23:38:25   2421] **WARN: (IMPOPT-306):	Found placement violations in the postRoute mode.
[02/17 23:38:25   2421] **INFO: It is recommended to fix the placement violations and reroute the design
[02/17 23:38:25   2421] **INFO: Command refinePlace may be used to fix the placement violations
[02/17 23:38:25   2421]  Initial DC engine is -> aae
[02/17 23:38:25   2421]  
[02/17 23:38:25   2421]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[02/17 23:38:25   2421]  
[02/17 23:38:25   2421]  
[02/17 23:38:25   2421]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[02/17 23:38:25   2421]  
[02/17 23:38:25   2421] Reset EOS DB
[02/17 23:38:25   2421] Ignoring AAE DB Resetting ...
[02/17 23:38:25   2421]  Set Options for AAE Based Opt flow 
[02/17 23:38:25   2421] *** optDesign -postRoute ***
[02/17 23:38:25   2421] DRC Margin: user margin 0.0; extra margin 0
[02/17 23:38:25   2421] Setup Target Slack: user slack 0
[02/17 23:38:25   2421] Hold Target Slack: user slack 0
[02/17 23:38:25   2421] **INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
[02/17 23:38:25   2421] -powerEffort high                          # enums={none low high}, default=none, user setting
[02/17 23:38:25   2421] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[02/17 23:38:25   2421] -setupDynamicPowerViewAsDefaultView false
[02/17 23:38:25   2421]                                            # bool, default=false, private
[02/17 23:38:25   2421] Include MVT Delays for Hold Opt
[02/17 23:38:25   2421] ** INFO : this run is activating 'postRoute' automaton
[02/17 23:38:25   2421] 
[02/17 23:38:25   2421] **WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".
[02/17 23:38:25   2421] 
[02/17 23:38:25   2421] Type 'man IMPOPT-3663' for more detail.
[02/17 23:38:26   2421] 
[02/17 23:38:26   2421] Power view               = WC_VIEW
[02/17 23:38:26   2421] Number of VT partitions  = 2
[02/17 23:38:26   2421] Standard cells in design = 811
[02/17 23:38:26   2421] Instances in design      = 30596
[02/17 23:38:26   2421] 
[02/17 23:38:26   2421] Instance distribution across the VT partitions:
[02/17 23:38:26   2421] 
[02/17 23:38:26   2421]  LVT : inst = 14539 (47.5%), cells = 335 (41%)
[02/17 23:38:26   2421]    Lib tcbn65gpluswc        : inst = 14539 (47.5%)
[02/17 23:38:26   2421] 
[02/17 23:38:26   2421]  HVT : inst = 16057 (52.5%), cells = 457 (56%)
[02/17 23:38:26   2421]    Lib tcbn65gpluswc        : inst = 16057 (52.5%)
[02/17 23:38:26   2421] 
[02/17 23:38:26   2421] Reporting took 0 sec
[02/17 23:38:26   2421] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
[02/17 23:38:26   2421] Extraction called for design 'fullchip' of instances=61515 and nets=32651 using extraction engine 'postRoute' at effort level 'low' .
[02/17 23:38:26   2421] PostRoute (effortLevel low) RC Extraction called for design fullchip.
[02/17 23:38:26   2421] RC Extraction called in multi-corner(2) mode.
[02/17 23:38:26   2421] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[02/17 23:38:26   2422] Process corner(s) are loaded.
[02/17 23:38:26   2422]  Corner: Cmax
[02/17 23:38:26   2422]  Corner: Cmin
[02/17 23:38:26   2422] extractDetailRC Option : -outfile /tmp/innovus_temp_29147_ieng6-ece-17.ucsd.edu_ttalapaneni_IR5P9z/fullchip_29147_Xyl9XN.rcdb.d -maxResLength 200  -extended
[02/17 23:38:26   2422] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[02/17 23:38:26   2422]       RC Corner Indexes            0       1   
[02/17 23:38:26   2422] Capacitance Scaling Factor   : 1.00000 1.00000 
[02/17 23:38:26   2422] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[02/17 23:38:26   2422] Resistance Scaling Factor    : 1.00000 1.00000 
[02/17 23:38:26   2422] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[02/17 23:38:26   2422] Clock Res. Scaling Factor    : 1.00000 1.00000 
[02/17 23:38:26   2422] Shrink Factor                : 1.00000
[02/17 23:38:26   2422] Initializing multi-corner capacitance tables ... 
[02/17 23:38:26   2422] Initializing multi-corner resistance tables ...
[02/17 23:38:27   2422] **WARN: (IMPEXT-3082):	3 nets will be ignored in postRoute effortLevel low Extraction. The names of nets are saved in fullchip.opennet. Check if these nets are either open, or have polygons or other shapes that are not supported by postRoute effortLevel low extraction engine. You can use Quantus QRC extraction to extract the parasitics of these nets. Use 'verifyConnectivity' command to determine the physical openness of these nets.
[02/17 23:38:27   2422] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1468.6M)
[02/17 23:38:27   2422] Creating parasitic data file '/tmp/innovus_temp_29147_ieng6-ece-17.ucsd.edu_ttalapaneni_IR5P9z/fullchip_29147_Xyl9XN.rcdb.d' for storing RC.
[02/17 23:38:27   2423] Extracted 10.0006% (CPU Time= 0:00:01.0  MEM= 1524.6M)
[02/17 23:38:27   2423] Extracted 20.0005% (CPU Time= 0:00:01.2  MEM= 1524.6M)
[02/17 23:38:28   2423] Extracted 30.0004% (CPU Time= 0:00:01.3  MEM= 1524.6M)
[02/17 23:38:28   2423] Extracted 40.0006% (CPU Time= 0:00:01.5  MEM= 1524.6M)
[02/17 23:38:28   2424] Extracted 50.0005% (CPU Time= 0:00:01.7  MEM= 1524.6M)
[02/17 23:38:28   2424] Extracted 60.0004% (CPU Time= 0:00:02.1  MEM= 1528.6M)
[02/17 23:38:29   2424] Extracted 70.0007% (CPU Time= 0:00:02.5  MEM= 1528.6M)
[02/17 23:38:29   2425] Extracted 80.0006% (CPU Time= 0:00:03.1  MEM= 1528.6M)
[02/17 23:38:30   2426] Extracted 90.0004% (CPU Time= 0:00:03.9  MEM= 1528.6M)
[02/17 23:38:31   2427] Extracted 100% (CPU Time= 0:00:04.6  MEM= 1528.6M)
[02/17 23:38:31   2427] Number of Extracted Resistors     : 562411
[02/17 23:38:31   2427] Number of Extracted Ground Cap.   : 548860
[02/17 23:38:31   2427] Number of Extracted Coupling Cap. : 871844
[02/17 23:38:31   2427] Opening parasitic data file '/tmp/innovus_temp_29147_ieng6-ece-17.ucsd.edu_ttalapaneni_IR5P9z/fullchip_29147_Xyl9XN.rcdb.d' for reading.
[02/17 23:38:31   2427] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[02/17 23:38:31   2427]  Corner: Cmax
[02/17 23:38:31   2427]  Corner: Cmin
[02/17 23:38:31   2427] **WARN: (IMPEXT-3082):	3 nets will be ignored in postRoute effortLevel low Extraction. The names of nets are saved in fullchip.opennet. Check if these nets are either open, or have polygons or other shapes that are not supported by postRoute effortLevel low extraction engine. You can use Quantus QRC extraction to extract the parasitics of these nets. Use 'verifyConnectivity' command to determine the physical openness of these nets.
[02/17 23:38:31   2427] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1508.5M)
[02/17 23:38:31   2427] Creating parasitic data file '/tmp/innovus_temp_29147_ieng6-ece-17.ucsd.edu_ttalapaneni_IR5P9z/fullchip_29147_Xyl9XN.rcdb_Filter.rcdb.d' for storing RC.
[02/17 23:38:31   2427] Closing parasitic data file '/tmp/innovus_temp_29147_ieng6-ece-17.ucsd.edu_ttalapaneni_IR5P9z/fullchip_29147_Xyl9XN.rcdb.d'. 32522 times net's RC data read were performed.
[02/17 23:38:31   2427] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1508.543M)
[02/17 23:38:31   2427] Opening parasitic data file '/tmp/innovus_temp_29147_ieng6-ece-17.ucsd.edu_ttalapaneni_IR5P9z/fullchip_29147_Xyl9XN.rcdb.d' for reading.
[02/17 23:38:31   2427] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1508.543M)
[02/17 23:38:31   2427] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:05.9  Real Time: 0:00:05.0  MEM: 1508.543M)
[02/17 23:38:31   2427] Opening parasitic data file '/tmp/innovus_temp_29147_ieng6-ece-17.ucsd.edu_ttalapaneni_IR5P9z/fullchip_29147_Xyl9XN.rcdb.d' for reading.
[02/17 23:38:31   2427] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1508.5M)
[02/17 23:38:32   2427] Initializing multi-corner capacitance tables ... 
[02/17 23:38:32   2428] Initializing multi-corner resistance tables ...
[02/17 23:38:33   2429] **INFO: Starting Blocking QThread with 1 CPU
[02/17 23:38:33   2429]  
   ____________________________________________________________________
__/ message from Blocking QThread
[02/17 23:38:33   2429] #################################################################################
[02/17 23:38:33   2429] # Design Stage: PostRoute
[02/17 23:38:33   2429] # Design Name: fullchip
[02/17 23:38:33   2429] # Design Mode: 65nm
[02/17 23:38:33   2429] # Analysis Mode: MMMC OCV 
[02/17 23:38:33   2429] # Parasitics Mode: SPEF/RCDB
[02/17 23:38:33   2429] # Signoff Settings: SI Off 
[02/17 23:38:33   2429] #################################################################################
[02/17 23:38:33   2429] AAE_INFO: 1 threads acquired from CTE.
[02/17 23:38:33   2429] Calculate late delays in OCV mode...
[02/17 23:38:33   2429] Calculate early delays in OCV mode...
[02/17 23:38:33   2429] Topological Sorting (CPU = 0:00:00.1, MEM = 0.0M, InitMEM = 0.0M)
[02/17 23:38:33   2429] *** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
[02/17 23:38:33   2429] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[02/17 23:38:33   2429] End delay calculation. (MEM=0 CPU=0:00:03.8 REAL=0:00:04.0)
[02/17 23:38:33   2429] *** CDM Built up (cpu=0:00:04.2  real=0:00:04.0  mem= 0.0M) ***
[02/17 23:38:33   2429] *** Done Building Timing Graph (cpu=0:00:05.3 real=0:00:05.0 totSessionCpu=0:00:24.3 mem=0.0M)
[02/17 23:38:33   2429] Done building cte hold timing graph (HoldAware) cpu=0:00:06.3 real=0:00:06.0 totSessionCpu=0:00:24.3 mem=0.0M ***
[02/17 23:38:40   2435]  
_______________________________________________________________________
[02/17 23:38:40   2435] Starting SI iteration 1 using Infinite Timing Windows
[02/17 23:38:40   2435] Begin IPO call back ...
[02/17 23:38:40   2435] End IPO call back ...
[02/17 23:38:40   2435] #################################################################################
[02/17 23:38:40   2435] # Design Stage: PostRoute
[02/17 23:38:40   2435] # Design Name: fullchip
[02/17 23:38:40   2435] # Design Mode: 65nm
[02/17 23:38:40   2435] # Analysis Mode: MMMC OCV 
[02/17 23:38:40   2435] # Parasitics Mode: SPEF/RCDB
[02/17 23:38:40   2435] # Signoff Settings: SI On 
[02/17 23:38:40   2435] #################################################################################
[02/17 23:38:41   2435] AAE_INFO: 1 threads acquired from CTE.
[02/17 23:38:41   2435] Setting infinite Tws ...
[02/17 23:38:41   2435] First Iteration Infinite Tw... 
[02/17 23:38:41   2435] Calculate early delays in OCV mode...
[02/17 23:38:41   2435] Calculate late delays in OCV mode...
[02/17 23:38:41   2435] Topological Sorting (CPU = 0:00:00.1, MEM = 1592.4M, InitMEM = 1592.4M)
[02/17 23:38:48   2443] AAE_INFO-618: Total number of nets in the design is 32651,  99.6 percent of the nets selected for SI analysis
[02/17 23:38:49   2443] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:01.0)
[02/17 23:38:49   2443] End delay calculation. (MEM=1608.94 CPU=0:00:07.6 REAL=0:00:08.0)
[02/17 23:38:49   2443] Save waveform /tmp/innovus_temp_29147_ieng6-ece-17.ucsd.edu_ttalapaneni_IR5P9z/.AAE_10wpPn/.AAE_29147/waveform.data...
[02/17 23:38:49   2443] *** CDM Built up (cpu=0:00:08.4  real=0:00:09.0  mem= 1608.9M) ***
[02/17 23:38:50   2444] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1608.9M)
[02/17 23:38:50   2444] Add other clocks and setupCteToAAEClockMapping during iter 1
[02/17 23:38:50   2444] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1608.9M)
[02/17 23:38:50   2444] 
[02/17 23:38:50   2444] Executing IPO callback for view pruning ..
[02/17 23:38:50   2444] Starting SI iteration 2
[02/17 23:38:50   2445] AAE_INFO: 1 threads acquired from CTE.
[02/17 23:38:50   2445] Calculate early delays in OCV mode...
[02/17 23:38:50   2445] Calculate late delays in OCV mode...
[02/17 23:38:52   2447] AAE_INFO-618: Total number of nets in the design is 32651,  5.7 percent of the nets selected for SI analysis
[02/17 23:38:52   2447] End delay calculation. (MEM=1584.98 CPU=0:00:01.8 REAL=0:00:02.0)
[02/17 23:38:52   2447] *** CDM Built up (cpu=0:00:01.9  real=0:00:02.0  mem= 1585.0M) ***
[02/17 23:38:53   2448] *** Done Building Timing Graph (cpu=0:00:12.8 real=0:00:13.0 totSessionCpu=0:40:48 mem=1585.0M)
[02/17 23:38:53   2448] ** Profile ** Start :  cpu=0:00:00.0, mem=1585.0M
[02/17 23:38:53   2448] ** Profile ** Other data :  cpu=0:00:00.1, mem=1585.0M
[02/17 23:38:53   2448] ** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1585.0M
[02/17 23:38:54   2448] ** Profile ** DRVs :  cpu=0:00:00.2, mem=1585.0M
[02/17 23:38:54   2448] 
------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.296  | -0.296  | -0.147  |
|           TNS (ns):|-233.223 |-228.314 | -4.908  |
|    Violating Paths:|  1855   |  1725   |   130   |
|          All Paths:|  6712   |  5406   |  5730   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.602%
       (99.080% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:29, real = 0:00:30, mem = 1491.9M, totSessionCpu=0:40:49 **
[02/17 23:38:54   2448] Setting latch borrow mode to budget during optimization.
[02/17 23:38:55   2450] Glitch fixing enabled
[02/17 23:38:55   2450] <optDesign CMD> fixdrv  all VT Cells
[02/17 23:38:55   2450] Leakage Power Opt: re-selecting buf/inv list 
[02/17 23:38:55   2450] Summary for sequential cells idenfication: 
[02/17 23:38:55   2450] Identified SBFF number: 199
[02/17 23:38:55   2450] Identified MBFF number: 0
[02/17 23:38:55   2450] Not identified SBFF number: 0
[02/17 23:38:55   2450] Not identified MBFF number: 0
[02/17 23:38:55   2450] Number of sequential cells which are not FFs: 104
[02/17 23:38:55   2450] 
[02/17 23:38:55   2450] **INFO: Num dontuse cells 97, Num usable cells 844
[02/17 23:38:55   2450] optDesignOneStep: Leakage Power Flow
[02/17 23:38:55   2450] **INFO: Num dontuse cells 97, Num usable cells 844
[02/17 23:38:55   2450] **INFO: Start fixing DRV (Mem = 1558.64M) ...
[02/17 23:38:55   2450] **INFO: Options = -postRoute -maxCap -maxTran -maxFanout -noSensitivity -backward -maxIter 1
[02/17 23:38:55   2450] **INFO: Start fixing DRV iteration 1 ...
[02/17 23:38:55   2450] Begin: GigaOpt DRV Optimization
[02/17 23:38:55   2450] Glitch fixing enabled
[02/17 23:38:55   2450] Info: 198 clock nets excluded from IPO operation.
[02/17 23:38:55   2450] Summary for sequential cells idenfication: 
[02/17 23:38:55   2450] Identified SBFF number: 199
[02/17 23:38:55   2450] Identified MBFF number: 0
[02/17 23:38:55   2450] Not identified SBFF number: 0
[02/17 23:38:55   2450] Not identified MBFF number: 0
[02/17 23:38:55   2450] Number of sequential cells which are not FFs: 104
[02/17 23:38:55   2450] 
[02/17 23:38:55   2450] DRV pessimism of 5.00% is used.
[02/17 23:38:55   2450] PhyDesignGrid: maxLocalDensity 0.96
[02/17 23:38:55   2450] #spOpts: N=65 mergeVia=F 
[02/17 23:38:59   2454] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/17 23:38:59   2454] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       glitch      |       |           |           |           |         |            |           |
[02/17 23:38:59   2454] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/17 23:38:59   2454] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[02/17 23:38:59   2454] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/17 23:38:59   2454] DEBUG: @coeDRVCandCache::init.
[02/17 23:38:59   2454] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/17 23:39:00   2454] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -0.30 |          0|          0|          0|  99.08  |            |           |
[02/17 23:39:00   2454] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/17 23:39:00   2454] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -0.30 |          0|          0|          0|  99.08  |   0:00:00.0|    1809.6M|
[02/17 23:39:00   2454] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/17 23:39:00   2454] **** Begin NDR-Layer Usage Statistics ****
[02/17 23:39:00   2454] Layer 3 has 198 constrained nets 
[02/17 23:39:00   2454] Layer 7 has 292 constrained nets 
[02/17 23:39:00   2454] **** End NDR-Layer Usage Statistics ****
[02/17 23:39:00   2454] 
[02/17 23:39:00   2454] *** Finish DRV Fixing (cpu=0:00:00.9 real=0:00:01.0 mem=1809.6M) ***
[02/17 23:39:00   2454] 
[02/17 23:39:00   2454] Begin: glitch net info
[02/17 23:39:00   2455] glitch slack range: number of glitch nets
[02/17 23:39:00   2455] glitch slack < -0.32 : 0
[02/17 23:39:00   2455] -0.32 < glitch slack < -0.28 : 0
[02/17 23:39:00   2455] -0.28 < glitch slack < -0.24 : 0
[02/17 23:39:00   2455] -0.24 < glitch slack < -0.2 : 0
[02/17 23:39:00   2455] -0.2 < glitch slack < -0.16 : 0
[02/17 23:39:00   2455] -0.16 < glitch slack < -0.12 : 0
[02/17 23:39:00   2455] -0.12 < glitch slack < -0.08 : 0
[02/17 23:39:00   2455] -0.08 < glitch slack < -0.04 : 0
[02/17 23:39:00   2455] -0.04 < glitch slack : 0
[02/17 23:39:00   2455] End: glitch net info
[02/17 23:39:00   2455] DEBUG: @coeDRVCandCache::cleanup.
[02/17 23:39:00   2455] drv optimizer changes nothing and skips refinePlace
[02/17 23:39:00   2455] End: GigaOpt DRV Optimization
[02/17 23:39:00   2455] **optDesign ... cpu = 0:00:35, real = 0:00:36, mem = 1666.0M, totSessionCpu=0:40:55 **
[02/17 23:39:00   2455] *info:
[02/17 23:39:00   2455] **INFO: Completed fixing DRV (CPU Time = 0:00:05, Mem = 1665.96M).
[02/17 23:39:00   2455] Leakage Power Opt: resetting the buf/inv selection
[02/17 23:39:00   2455] ** Profile ** Start :  cpu=0:00:00.0, mem=1666.0M
[02/17 23:39:00   2455] ** Profile ** Other data :  cpu=0:00:00.1, mem=1666.0M
[02/17 23:39:00   2455] ** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1676.0M
[02/17 23:39:01   2456] ** Profile ** DRVs :  cpu=0:00:00.5, mem=1676.0M
[02/17 23:39:01   2456] 
------------------------------------------------------------
     SI Timing Summary (cpu=0.08min real=0.08min mem=1666.0M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.296  | -0.296  | -0.147  |
|           TNS (ns):|-233.223 |-228.314 | -4.908  |
|    Violating Paths:|  1855   |  1725   |   130   |
|          All Paths:|  6712   |  5406   |  5730   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.602%
       (99.080% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1676.0M
[02/17 23:39:01   2456] **optDesign ... cpu = 0:00:36, real = 0:00:37, mem = 1666.0M, totSessionCpu=0:40:56 **
[02/17 23:39:01   2456]   Timing Snapshot: (REF)
[02/17 23:39:01   2456]      Weighted WNS: 0.000
[02/17 23:39:01   2456]       All  PG WNS: 0.000
[02/17 23:39:01   2456]       High PG WNS: 0.000
[02/17 23:39:01   2456]       All  PG TNS: 0.000
[02/17 23:39:01   2456]       High PG TNS: 0.000
[02/17 23:39:01   2456]          Tran DRV: 0
[02/17 23:39:01   2456]           Cap DRV: 0
[02/17 23:39:01   2456]        Fanout DRV: 0
[02/17 23:39:01   2456]            Glitch: 0
[02/17 23:39:01   2456] *** Timing NOT met, worst failing slack is -0.296
[02/17 23:39:01   2456] *** Check timing (0:00:00.0)
[02/17 23:39:01   2456] **INFO: Num dontuse cells 97, Num usable cells 844
[02/17 23:39:01   2456] optDesignOneStep: Leakage Power Flow
[02/17 23:39:01   2456] **INFO: Num dontuse cells 97, Num usable cells 844
[02/17 23:39:01   2456] Begin: GigaOpt Optimization in WNS mode
[02/17 23:39:01   2456] Info: 198 clock nets excluded from IPO operation.
[02/17 23:39:01   2456] PhyDesignGrid: maxLocalDensity 0.96
[02/17 23:39:01   2456] #spOpts: N=65 mergeVia=F 
[02/17 23:39:05   2459] *info: 198 clock nets excluded
[02/17 23:39:05   2459] *info: 2 special nets excluded.
[02/17 23:39:05   2459] *info: 124 no-driver nets excluded.
[02/17 23:39:06   2461] ** GigaOpt Optimizer WNS Slack -0.295 TNS Slack -233.222 Density 99.08
[02/17 23:39:06   2461] Optimizer WNS Pass 0
[02/17 23:39:06   2461] Active Path Group: reg2reg  
[02/17 23:39:06   2461] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[02/17 23:39:06   2461] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[02/17 23:39:06   2461] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[02/17 23:39:06   2461] |  -0.295|   -0.295|-228.314| -233.222|    99.08%|   0:00:00.0| 1732.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[02/17 23:39:06   2461] |        |         |        |         |          |            |        |          |         | q4_reg_14_/D                                       |
[02/17 23:39:06   2461] |  -0.284|   -0.284|-227.365| -232.274|    99.08%|   0:00:00.0| 1737.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[02/17 23:39:06   2461] |        |         |        |         |          |            |        |          |         | q0_reg_18_/D                                       |
[02/17 23:39:07   2462] |  -0.278|   -0.278|-226.422| -231.330|    99.08%|   0:00:01.0| 1737.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[02/17 23:39:07   2462] |        |         |        |         |          |            |        |          |         | q4_reg_14_/D                                       |
[02/17 23:39:08   2463] |  -0.278|   -0.278|-226.079| -230.987|    99.09%|   0:00:01.0| 1737.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[02/17 23:39:08   2463] |        |         |        |         |          |            |        |          |         | q4_reg_14_/D                                       |
[02/17 23:39:12   2467] |  -0.278|   -0.278|-226.243| -231.151|    99.11%|   0:00:04.0| 1738.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[02/17 23:39:12   2467] |        |         |        |         |          |            |        |          |         | q4_reg_14_/D                                       |
[02/17 23:39:13   2468] |  -0.278|   -0.278|-226.189| -231.097|    99.11%|   0:00:01.0| 1739.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[02/17 23:39:13   2468] |        |         |        |         |          |            |        |          |         | q4_reg_14_/D                                       |
[02/17 23:39:13   2468] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[02/17 23:39:21   2476] skewClock has sized core_instance/CTS_ccl_BUF_clk_G0_L4_15 (CKBD8)
[02/17 23:39:21   2476] skewClock has sized core_instance/mac_array_instance/CTS_ccl_BUF_clk_G0_L2_18 (CKBD12)
[02/17 23:39:21   2476] skewClock has sized core_instance/FE_USKC3944_CTS_166 (CKBD12)
[02/17 23:39:21   2476] skewClock has sized core_instance/FE_USKC3979_CTS_192 (CKBD3)
[02/17 23:39:21   2476] skewClock has inserted core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_USKC4076_CTS_160 (BUFFD2)
[02/17 23:39:21   2476] skewClock has inserted core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_USKC4077_CTS_159 (BUFFD4)
[02/17 23:39:21   2476] skewClock has inserted core_instance/FE_USKC4078_CTS_162 (BUFFD4)
[02/17 23:39:21   2476] skewClock has inserted core_instance/FE_USKC4079_CTS_192 (BUFFD6)
[02/17 23:39:21   2476] skewClock has inserted core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_USKC4080_CTS_147 (CKBD1)
[02/17 23:39:21   2476] skewClock has inserted core_instance/FE_USKC4081_CTS_152 (INVD6)
[02/17 23:39:21   2476] skewClock has inserted core_instance/FE_USKC4082_CTS_152 (INVD6)
[02/17 23:39:21   2476] skewClock has inserted core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_USKC4083_CTS_184 (CKBD2)
[02/17 23:39:21   2476] skewClock sized 4 and inserted 8 insts
[02/17 23:39:22   2477] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[02/17 23:39:22   2477] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[02/17 23:39:22   2477] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[02/17 23:39:23   2478] |  -0.235|   -0.235|-236.697| -245.783|    99.11%|   0:00:10.0| 1781.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[02/17 23:39:23   2478] |        |         |        |         |          |            |        |          |         | q0_reg_18_/D                                       |
[02/17 23:39:24   2479] |  -0.233|   -0.233|-233.772| -242.858|    99.12%|   0:00:01.0| 1781.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[02/17 23:39:24   2479] |        |         |        |         |          |            |        |          |         | q0_reg_18_/D                                       |
[02/17 23:39:24   2479] |  -0.233|   -0.233|-232.827| -241.913|    99.12%|   0:00:00.0| 1781.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[02/17 23:39:24   2479] |        |         |        |         |          |            |        |          |         | q0_reg_18_/D                                       |
[02/17 23:39:24   2479] |  -0.233|   -0.233|-232.805| -241.891|    99.12%|   0:00:00.0| 1781.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[02/17 23:39:24   2479] |        |         |        |         |          |            |        |          |         | q0_reg_18_/D                                       |
[02/17 23:39:24   2479] |  -0.233|   -0.233|-232.803| -241.889|    99.12%|   0:00:00.0| 1781.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[02/17 23:39:24   2479] |        |         |        |         |          |            |        |          |         | q0_reg_18_/D                                       |
[02/17 23:39:27   2482] |  -0.232|   -0.232|-233.417| -242.504|    99.14%|   0:00:03.0| 1781.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[02/17 23:39:27   2482] |        |         |        |         |          |            |        |          |         | q0_reg_18_/D                                       |
[02/17 23:39:28   2483] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[02/17 23:39:35   2489] skewClock has sized core_instance/FE_USKC3948_CTS_165 (BUFFD2)
[02/17 23:39:35   2489] skewClock has sized core_instance/FE_USKC3980_CTS_192 (CKBD4)
[02/17 23:39:35   2489] skewClock has sized core_instance/FE_USKC4079_CTS_192 (CKBD3)
[02/17 23:39:35   2489] skewClock has sized core_instance/FE_USKC3972_CTS_161 (BUFFD8)
[02/17 23:39:35   2489] skewClock has inserted core_instance/FE_USKC4110_CTS_161 (BUFFD6)
[02/17 23:39:35   2489] skewClock has inserted core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_USKC4111_CTS_160 (BUFFD2)
[02/17 23:39:35   2489] skewClock has inserted core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_USKC4112_CTS_160 (BUFFD2)
[02/17 23:39:35   2489] skewClock has inserted core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_USKC4113_CTS_159 (BUFFD4)
[02/17 23:39:35   2489] skewClock sized 4 and inserted 4 insts
[02/17 23:39:36   2491] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[02/17 23:39:36   2491] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[02/17 23:39:36   2491] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[02/17 23:39:36   2491] |  -0.224|   -0.224|-232.216| -243.041|    99.15%|   0:00:09.0| 1789.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[02/17 23:39:36   2491] |        |         |        |         |          |            |        |          |         | q4_reg_19_/D                                       |
[02/17 23:39:37   2491] |  -0.224|   -0.224|-229.883| -240.708|    99.15%|   0:00:01.0| 1789.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[02/17 23:39:37   2491] |        |         |        |         |          |            |        |          |         | q4_reg_19_/D                                       |
[02/17 23:39:37   2492] |  -0.224|   -0.224|-229.884| -240.709|    99.16%|   0:00:00.0| 1789.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[02/17 23:39:37   2492] |        |         |        |         |          |            |        |          |         | q4_reg_19_/D                                       |
[02/17 23:39:37   2492] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[02/17 23:39:37   2492] 
[02/17 23:39:37   2492] *** Finish Core Optimize Step (cpu=0:00:30.8 real=0:00:31.0 mem=1789.8M) ***
[02/17 23:39:37   2492] Active Path Group: default 
[02/17 23:39:37   2492] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[02/17 23:39:37   2492] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[02/17 23:39:37   2492] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[02/17 23:39:37   2492] |  -0.213|   -0.224| -10.825| -240.709|    99.16%|   0:00:00.0| 1789.8M|   WC_VIEW|  default| out[28]                                            |
[02/17 23:39:37   2492] |  -0.213|   -0.224| -10.825| -240.709|    99.16%|   0:00:00.0| 1789.8M|   WC_VIEW|  default| out[28]                                            |
[02/17 23:39:37   2492] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[02/17 23:39:37   2492] 
[02/17 23:39:37   2492] *** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1789.8M) ***
[02/17 23:39:37   2492] 
[02/17 23:39:37   2492] *** Finished Optimize Step Cumulative (cpu=0:00:31.0 real=0:00:31.0 mem=1789.8M) ***
[02/17 23:39:37   2492] ** GigaOpt Optimizer WNS Slack -0.224 TNS Slack -240.709 Density 99.16
[02/17 23:39:37   2492] Update Timing Windows (Threshold 0.014) ...
[02/17 23:39:37   2492] Re Calculate Delays on 68 Nets
[02/17 23:39:37   2492] **** Begin NDR-Layer Usage Statistics ****
[02/17 23:39:37   2492] Layer 3 has 210 constrained nets 
[02/17 23:39:37   2492] Layer 7 has 296 constrained nets 
[02/17 23:39:37   2492] **** End NDR-Layer Usage Statistics ****
[02/17 23:39:37   2492] 
[02/17 23:39:37   2492] *** Finish Post Route Setup Fixing (cpu=0:00:31.5 real=0:00:31.0 mem=1789.8M) ***
[02/17 23:39:37   2492] #spOpts: N=65 
[02/17 23:39:37   2492] *** Starting refinePlace (0:41:33 mem=1770.7M) ***
[02/17 23:39:37   2492] Total net bbox length = 4.587e+05 (2.056e+05 2.531e+05) (ext = 1.742e+04)
[02/17 23:39:37   2492] Starting refinePlace ...
[02/17 23:39:37   2492] **ERROR: (IMPSP-2002):	Density too high (99.2%), stopping detail placement.
[02/17 23:39:37   2492] Type 'man IMPSP-2002' for more detail.
[02/17 23:39:37   2492] Total net bbox length = 4.587e+05 (2.056e+05 2.531e+05) (ext = 1.742e+04)
[02/17 23:39:37   2492] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1770.7MB
[02/17 23:39:37   2492] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1770.7MB) @(0:41:33 - 0:41:33).
[02/17 23:39:37   2492] *** Finished refinePlace (0:41:33 mem=1770.7M) ***
[02/17 23:39:37   2492] **ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
[02/17 23:39:37   2492] End: GigaOpt Optimization in WNS mode
[02/17 23:39:37   2492] **INFO: Num dontuse cells 97, Num usable cells 844
[02/17 23:39:37   2492] optDesignOneStep: Leakage Power Flow
[02/17 23:39:37   2492] **INFO: Num dontuse cells 97, Num usable cells 844
[02/17 23:39:38   2493] Begin: GigaOpt Optimization in TNS mode
[02/17 23:39:38   2493] Info: 210 clock nets excluded from IPO operation.
[02/17 23:39:38   2493] PhyDesignGrid: maxLocalDensity 0.96
[02/17 23:39:38   2493] #spOpts: N=65 
[02/17 23:39:41   2496] *info: 210 clock nets excluded
[02/17 23:39:41   2496] *info: 2 special nets excluded.
[02/17 23:39:41   2496] *info: 124 no-driver nets excluded.
[02/17 23:39:43   2498] ** GigaOpt Optimizer WNS Slack -0.224 TNS Slack -240.715 Density 99.17
[02/17 23:39:43   2498] Optimizer TNS Opt
[02/17 23:39:43   2498] Active Path Group: reg2reg  
[02/17 23:39:43   2498] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[02/17 23:39:43   2498] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[02/17 23:39:43   2498] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[02/17 23:39:43   2498] |  -0.224|   -0.224|-229.890| -240.715|    99.17%|   0:00:00.0| 1789.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[02/17 23:39:43   2498] |        |         |        |         |          |            |        |          |         | q4_reg_19_/D                                       |
[02/17 23:39:45   2500] |  -0.224|   -0.224|-226.190| -237.015|    99.17%|   0:00:02.0| 1789.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[02/17 23:39:45   2500] |        |         |        |         |          |            |        |          |         | q4_reg_19_/D                                       |
[02/17 23:39:47   2502] |  -0.224|   -0.224|-223.439| -234.265|    99.17%|   0:00:02.0| 1789.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[02/17 23:39:47   2502] |        |         |        |         |          |            |        |          |         | q5_reg_15_/D                                       |
[02/17 23:39:48   2503] |  -0.224|   -0.224|-218.787| -229.612|    99.18%|   0:00:01.0| 1789.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[02/17 23:39:48   2503] |        |         |        |         |          |            |        |          |         | q4_reg_14_/D                                       |
[02/17 23:39:50   2505] |  -0.224|   -0.224|-216.230| -227.055|    99.18%|   0:00:02.0| 1789.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_4__fifo_instance/ |
[02/17 23:39:50   2505] |        |         |        |         |          |            |        |          |         | q3_reg_14_/D                                       |
[02/17 23:39:50   2505] |  -0.224|   -0.224|-214.148| -224.973|    99.18%|   0:00:00.0| 1789.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
[02/17 23:39:50   2505] |        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_55_/D                             |
[02/17 23:39:51   2506] |  -0.224|   -0.224|-213.899| -224.724|    99.18%|   0:00:01.0| 1789.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
[02/17 23:39:51   2506] |        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_19_/D                             |
[02/17 23:39:51   2506] |  -0.224|   -0.224|-213.860| -224.685|    99.18%|   0:00:00.0| 1789.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
[02/17 23:39:51   2506] |        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_19_/D                             |
[02/17 23:39:52   2507] |  -0.224|   -0.224|-211.004| -221.829|    99.19%|   0:00:01.0| 1789.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[02/17 23:39:52   2507] |        |         |        |         |          |            |        |          |         | q3_reg_16_/D                                       |
[02/17 23:39:52   2507] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[02/17 23:40:01   2516] skewClock has sized core_instance/FE_USKC3989_CTS_179 (BUFFD8)
[02/17 23:40:01   2516] skewClock has sized core_instance/FE_USKC3971_CTS_148 (CKBD12)
[02/17 23:40:01   2516] skewClock has sized core_instance/FE_USKC3969_CTS_178 (BUFFD8)
[02/17 23:40:01   2516] skewClock has sized core_instance/FE_USKC3972_CTS_161 (BUFFD6)
[02/17 23:40:01   2516] skewClock has sized core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_USKC3970_CTS_15 (CKBD12)
[02/17 23:40:01   2516] skewClock has sized core_instance/mac_array_instance/col_idx_6__mac_col_inst/CTS_ccl_BUF_clk_G0_L2_6 (CKBD12)
[02/17 23:40:01   2516] skewClock has sized core_instance/FE_USKC3968_CTS_176 (BUFFD8)
[02/17 23:40:01   2516] skewClock has sized core_instance/CTS_ccl_BUF_clk_G0_L4_17 (CKBD8)
[02/17 23:40:01   2516] skewClock has sized core_instance/mac_array_instance/col_idx_8__mac_col_inst/CTS_ccl_BUF_clk_G0_L2_3 (CKBD8)
[02/17 23:40:01   2516] skewClock has sized core_instance/FE_USKC4013_CTS_154 (BUFFD8)
[02/17 23:40:01   2516] skewClock has sized core_instance/CTS_ccl_BUF_clk_G0_L5_11 (CKBD8)
[02/17 23:40:01   2516] skewClock has inserted core_instance/FE_USKC4121_CTS_154 (BUFFD6)
[02/17 23:40:01   2516] skewClock has inserted core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_USKC4122_CTS_15 (BUFFD6)
[02/17 23:40:01   2516] skewClock has inserted core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_USKC4123_CTS_13 (BUFFD6)
[02/17 23:40:01   2516] skewClock has inserted core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_USKC4124_CTS_13 (CKND12)
[02/17 23:40:01   2516] skewClock has inserted core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_USKC4125_CTS_13 (CKND12)
[02/17 23:40:01   2516] skewClock has inserted core_instance/FE_USKC4126_CTS_161 (BUFFD6)
[02/17 23:40:01   2516] skewClock has inserted core_instance/FE_USKC4127_CTS_161 (CKBD6)
[02/17 23:40:01   2516] skewClock has inserted core_instance/FE_USKC4128_CTS_178 (BUFFD6)
[02/17 23:40:01   2516] skewClock has inserted core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_USKC4129_CTS_15 (CKBD6)
[02/17 23:40:01   2516] skewClock has inserted core_instance/FE_USKC4130_CTS_178 (BUFFD4)
[02/17 23:40:01   2516] skewClock has inserted core_instance/FE_USKC4131_CTS_164 (BUFFD6)
[02/17 23:40:01   2516] skewClock has inserted core_instance/FE_USKC4132_CTS_164 (BUFFD4)
[02/17 23:40:01   2516] skewClock has inserted core_instance/FE_USKC4133_CTS_164 (BUFFD4)
[02/17 23:40:01   2516] skewClock has inserted core_instance/FE_USKC4134_CTS_176 (BUFFD6)
[02/17 23:40:01   2516] skewClock has inserted core_instance/FE_USKC4135_CTS_179 (BUFFD6)
[02/17 23:40:01   2516] skewClock has inserted core_instance/FE_USKC4136_CTS_154 (INVD4)
[02/17 23:40:01   2516] skewClock has inserted core_instance/FE_USKC4137_CTS_154 (INVD4)
[02/17 23:40:01   2516] skewClock has inserted core_instance/FE_USKC4138_CTS_161 (BUFFD6)
[02/17 23:40:01   2516] skewClock has inserted core_instance/FE_USKC4139_CTS_148 (CKBD8)
[02/17 23:40:01   2516] skewClock has inserted core_instance/FE_USKC4140_CTS_179 (BUFFD6)
[02/17 23:40:01   2516] skewClock has inserted core_instance/FE_USKC4141_CTS_176 (INVD4)
[02/17 23:40:01   2516] skewClock has inserted core_instance/FE_USKC4142_CTS_176 (INVD4)
[02/17 23:40:01   2516] skewClock sized 11 and inserted 22 insts
[02/17 23:40:02   2518] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[02/17 23:40:02   2518] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[02/17 23:40:02   2518] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[02/17 23:40:02   2518] |  -0.225|   -0.225|-193.357| -213.579|    99.19%|   0:00:10.0| 1824.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[02/17 23:40:03   2518] |        |         |        |         |          |            |        |          |         | q4_reg_9_/D                                        |
[02/17 23:40:03   2518] |  -0.225|   -0.225|-193.009| -213.231|    99.19%|   0:00:00.0| 1824.6M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
[02/17 23:40:03   2518] |        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_42_/D                             |
[02/17 23:40:03   2518] |  -0.225|   -0.225|-192.989| -213.211|    99.19%|   0:00:00.0| 1824.6M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
[02/17 23:40:03   2518] |        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_42_/D                             |
[02/17 23:40:04   2519] |  -0.225|   -0.225|-192.728| -212.950|    99.19%|   0:00:01.0| 1824.6M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
[02/17 23:40:04   2519] |        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_0_/D                              |
[02/17 23:40:05   2520] |  -0.225|   -0.225|-190.844| -211.066|    99.19%|   0:00:01.0| 1824.6M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
[02/17 23:40:05   2520] |        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_32_/D                             |
[02/17 23:40:05   2520] |  -0.225|   -0.225|-189.618| -209.840|    99.20%|   0:00:00.0| 1824.6M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
[02/17 23:40:05   2520] |        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_32_/D                             |
[02/17 23:40:06   2521] |  -0.225|   -0.225|-187.164| -207.386|    99.20%|   0:00:01.0| 1824.6M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
[02/17 23:40:06   2521] |        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_60_/D                           |
[02/17 23:40:07   2522] |  -0.225|   -0.225|-187.112| -207.334|    99.20%|   0:00:01.0| 1824.6M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
[02/17 23:40:07   2522] |        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_8_/D                              |
[02/17 23:40:07   2522] |  -0.225|   -0.225|-186.874| -207.096|    99.20%|   0:00:00.0| 1824.6M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
[02/17 23:40:07   2522] |        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_30_/D                           |
[02/17 23:40:07   2523] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[02/17 23:40:16   2531] skewClock has sized core_instance/CTS_ccl_BUF_clk_G0_L4_6 (CKBD12)
[02/17 23:40:16   2531] skewClock has sized core_instance/mac_array_instance/col_idx_8__mac_col_inst/CTS_ccl_BUF_clk_G0_L2_1 (CKBD8)
[02/17 23:40:16   2531] skewClock has sized core_instance/CTS_ccl_BUF_clk_G0_L4_17 (CKBD6)
[02/17 23:40:16   2531] skewClock has sized core_instance/CTS_ccl_BUF_clk_G0_L5_11 (CKBD6)
[02/17 23:40:16   2531] skewClock has sized core_instance/mac_array_instance/col_idx_8__mac_col_inst/CTS_ccl_BUF_clk_G0_L2_3 (CKBD6)
[02/17 23:40:16   2531] skewClock has inserted core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_USKC4147_CTS_15 (BUFFD6)
[02/17 23:40:16   2531] skewClock has inserted core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_USKC4148_CTS_15 (BUFFD4)
[02/17 23:40:16   2531] skewClock has inserted core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_USKC4149_CTS_15 (INVD4)
[02/17 23:40:16   2531] skewClock has inserted core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_USKC4150_CTS_15 (INVD4)
[02/17 23:40:16   2531] skewClock has inserted core_instance/FE_USKC4151_CTS_154 (CKND4)
[02/17 23:40:16   2531] skewClock has inserted core_instance/FE_USKC4152_CTS_154 (CKND4)
[02/17 23:40:16   2531] skewClock has inserted core_instance/FE_USKC4153_CTS_178 (BUFFD4)
[02/17 23:40:16   2531] skewClock has inserted core_instance/FE_USKC4154_CTS_176 (CKND4)
[02/17 23:40:16   2531] skewClock has inserted core_instance/FE_USKC4155_CTS_176 (CKND4)
[02/17 23:40:16   2531] skewClock has inserted core_instance/FE_USKC4156_CTS_176 (INVD4)
[02/17 23:40:16   2531] skewClock has inserted core_instance/FE_USKC4157_CTS_176 (INVD4)
[02/17 23:40:16   2531] skewClock has inserted core_instance/FE_USKC4158_CTS_179 (BUFFD6)
[02/17 23:40:16   2531] skewClock has inserted core_instance/FE_USKC4159_CTS_179 (BUFFD6)
[02/17 23:40:16   2531] skewClock sized 5 and inserted 13 insts
[02/17 23:40:17   2532] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[02/17 23:40:17   2532] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[02/17 23:40:17   2532] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[02/17 23:40:17   2532] |  -0.227|   -0.227|-179.914| -200.037|    99.20%|   0:00:10.0| 1827.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[02/17 23:40:17   2532] |        |         |        |         |          |            |        |          |         | q4_reg_8_/D                                        |
[02/17 23:40:18   2533] |  -0.227|   -0.227|-179.799| -199.922|    99.20%|   0:00:01.0| 1827.6M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
[02/17 23:40:18   2533] |        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_10_/D                           |
[02/17 23:40:18   2533] |  -0.227|   -0.227|-179.751| -199.873|    99.20%|   0:00:00.0| 1827.6M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
[02/17 23:40:18   2533] |        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_32_/D                           |
[02/17 23:40:18   2533] |  -0.227|   -0.227|-179.710| -199.832|    99.20%|   0:00:00.0| 1827.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[02/17 23:40:18   2533] |        |         |        |         |          |            |        |          |         | q1_reg_15_/D                                       |
[02/17 23:40:18   2534] |  -0.227|   -0.227|-179.486| -199.608|    99.20%|   0:00:00.0| 1827.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[02/17 23:40:18   2534] |        |         |        |         |          |            |        |          |         | q4_reg_13_/D                                       |
[02/17 23:40:19   2534] |  -0.227|   -0.227|-179.307| -199.429|    99.20%|   0:00:01.0| 1827.6M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_7__mac_co |
[02/17 23:40:19   2534] |        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_29_/D                           |
[02/17 23:40:19   2534] |  -0.227|   -0.227|-179.307| -199.429|    99.20%|   0:00:00.0| 1827.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[02/17 23:40:19   2534] |        |         |        |         |          |            |        |          |         | q4_reg_19_/D                                       |
[02/17 23:40:19   2534] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[02/17 23:40:19   2534] 
[02/17 23:40:19   2534] *** Finish Core Optimize Step (cpu=0:00:36.2 real=0:00:36.0 mem=1827.6M) ***
[02/17 23:40:19   2534] Active Path Group: default 
[02/17 23:40:19   2534] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[02/17 23:40:19   2534] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[02/17 23:40:19   2534] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[02/17 23:40:19   2534] |  -0.212|   -0.227| -20.122| -199.429|    99.20%|   0:00:00.0| 1827.6M|   WC_VIEW|  default| out[28]                                            |
[02/17 23:40:19   2535] |  -0.212|   -0.227| -19.899| -199.205|    99.21%|   0:00:00.0| 1827.6M|   WC_VIEW|  default| out[78]                                            |
[02/17 23:40:20   2535] |  -0.212|   -0.227| -19.881| -199.188|    99.21%|   0:00:01.0| 1827.6M|   WC_VIEW|  default| out[78]                                            |
[02/17 23:40:20   2535] |  -0.212|   -0.227| -19.768| -199.075|    99.21%|   0:00:00.0| 1827.6M|   WC_VIEW|  default| out[89]                                            |
[02/17 23:40:20   2535] |  -0.212|   -0.227| -19.719| -199.026|    99.21%|   0:00:00.0| 1827.6M|   WC_VIEW|  default| out[121]                                           |
[02/17 23:40:20   2535] |  -0.212|   -0.227| -19.692| -198.998|    99.21%|   0:00:00.0| 1827.6M|   WC_VIEW|  default| out[55]                                            |
[02/17 23:40:20   2535] |  -0.212|   -0.227| -19.663| -198.970|    99.21%|   0:00:00.0| 1827.6M|   WC_VIEW|  default| out[9]                                             |
[02/17 23:40:20   2535] |  -0.212|   -0.227| -19.614| -198.920|    99.21%|   0:00:00.0| 1827.6M|   WC_VIEW|  default| out[30]                                            |
[02/17 23:40:20   2535] |  -0.212|   -0.227| -19.614| -198.920|    99.21%|   0:00:00.0| 1827.6M|   WC_VIEW|  default| out[28]                                            |
[02/17 23:40:20   2535] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[02/17 23:40:20   2535] 
[02/17 23:40:20   2535] *** Finish Core Optimize Step (cpu=0:00:01.0 real=0:00:01.0 mem=1827.6M) ***
[02/17 23:40:20   2535] 
[02/17 23:40:20   2535] *** Finished Optimize Step Cumulative (cpu=0:00:37.3 real=0:00:37.0 mem=1827.6M) ***
[02/17 23:40:20   2535] ** GigaOpt Optimizer WNS Slack -0.227 TNS Slack -198.920 Density 99.21
[02/17 23:40:20   2535] Update Timing Windows (Threshold 0.014) ...
[02/17 23:40:20   2535] Re Calculate Delays on 40 Nets
[02/17 23:40:20   2535] **** Begin NDR-Layer Usage Statistics ****
[02/17 23:40:20   2535] Layer 3 has 245 constrained nets 
[02/17 23:40:20   2535] Layer 7 has 297 constrained nets 
[02/17 23:40:20   2535] **** End NDR-Layer Usage Statistics ****
[02/17 23:40:20   2535] 
[02/17 23:40:20   2535] *** Finish Post Route Setup Fixing (cpu=0:00:37.8 real=0:00:38.0 mem=1827.6M) ***
[02/17 23:40:20   2535] #spOpts: N=65 
[02/17 23:40:20   2536] *** Starting refinePlace (0:42:16 mem=1808.6M) ***
[02/17 23:40:20   2536] Total net bbox length = 4.595e+05 (2.059e+05 2.535e+05) (ext = 1.742e+04)
[02/17 23:40:20   2536] Starting refinePlace ...
[02/17 23:40:20   2536] **ERROR: (IMPSP-2002):	Density too high (99.3%), stopping detail placement.
[02/17 23:40:20   2536] Type 'man IMPSP-2002' for more detail.
[02/17 23:40:20   2536] Total net bbox length = 4.595e+05 (2.059e+05 2.535e+05) (ext = 1.742e+04)
[02/17 23:40:20   2536] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1808.6MB
[02/17 23:40:20   2536] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1808.6MB) @(0:42:16 - 0:42:16).
[02/17 23:40:20   2536] *** Finished refinePlace (0:42:16 mem=1808.6M) ***
[02/17 23:40:20   2536] **ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
[02/17 23:40:20   2536] End: GigaOpt Optimization in TNS mode
[02/17 23:40:21   2536]   Timing Snapshot: (REF)
[02/17 23:40:21   2536]      Weighted WNS: -0.227
[02/17 23:40:21   2536]       All  PG WNS: -0.227
[02/17 23:40:21   2536]       High PG WNS: -0.227
[02/17 23:40:21   2536]       All  PG TNS: -198.932
[02/17 23:40:21   2536]       High PG TNS: -179.311
[02/17 23:40:21   2536]          Tran DRV: 0
[02/17 23:40:21   2536]           Cap DRV: 0
[02/17 23:40:21   2536]        Fanout DRV: 0
[02/17 23:40:21   2536]            Glitch: 0
[02/17 23:40:21   2536]    Category Slack: { [L, -0.227] [H, -0.227] }
[02/17 23:40:21   2536] 
[02/17 23:40:21   2536] ** Profile ** Start :  cpu=0:00:00.0, mem=1692.1M
[02/17 23:40:21   2536] ** Profile ** Other data :  cpu=0:00:00.1, mem=1692.1M
[02/17 23:40:21   2537] ** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1700.1M
[02/17 23:40:22   2537] ** Profile ** DRVs :  cpu=0:00:00.5, mem=1700.1M
[02/17 23:40:22   2537] 
------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.227  | -0.227  | -0.212  |
|           TNS (ns):|-198.931 |-179.310 | -19.621 |
|    Violating Paths:|  1762   |  1602   |   160   |
|          All Paths:|  6712   |  5406   |  5730   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.783%
       (99.261% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1700.1M
[02/17 23:40:22   2537] Info: 245 clock nets excluded from IPO operation.
[02/17 23:40:22   2537] 
[02/17 23:40:22   2537] Begin Power Analysis
[02/17 23:40:22   2537] 
[02/17 23:40:22   2537]     0.00V	    VSS
[02/17 23:40:22   2537]     0.90V	    VDD
[02/17 23:40:22   2538] Begin Processing Timing Library for Power Calculation
[02/17 23:40:22   2538] 
[02/17 23:40:22   2538] Begin Processing Timing Library for Power Calculation
[02/17 23:40:22   2538] 
[02/17 23:40:22   2538] 
[02/17 23:40:22   2538] 
[02/17 23:40:22   2538] Begin Processing Power Net/Grid for Power Calculation
[02/17 23:40:22   2538] 
[02/17 23:40:22   2538] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1405.33MB/1405.33MB)
[02/17 23:40:22   2538] 
[02/17 23:40:22   2538] Begin Processing Timing Window Data for Power Calculation
[02/17 23:40:22   2538] 
[02/17 23:40:23   2538] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1405.33MB/1405.33MB)
[02/17 23:40:23   2538] 
[02/17 23:40:23   2538] Begin Processing User Attributes
[02/17 23:40:23   2538] 
[02/17 23:40:23   2538] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1405.33MB/1405.33MB)
[02/17 23:40:23   2538] 
[02/17 23:40:23   2538] Begin Processing Signal Activity
[02/17 23:40:23   2538] 
[02/17 23:40:24   2539] Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1405.87MB/1405.87MB)
[02/17 23:40:24   2539] 
[02/17 23:40:24   2539] Begin Power Computation
[02/17 23:40:24   2539] 
[02/17 23:40:24   2539]       ----------------------------------------------------------
[02/17 23:40:24   2539]       # of cell(s) missing both power/leakage table: 0
[02/17 23:40:24   2539]       # of cell(s) missing power table: 0
[02/17 23:40:24   2539]       # of cell(s) missing leakage table: 0
[02/17 23:40:24   2539]       # of MSMV cell(s) missing power_level: 0
[02/17 23:40:24   2539]       ----------------------------------------------------------
[02/17 23:40:24   2539] 
[02/17 23:40:24   2539] 
[02/17 23:40:27   2542] Ended Power Computation: (cpu=0:00:02, real=0:00:02, mem(process/total)=1405.94MB/1405.94MB)
[02/17 23:40:27   2542] 
[02/17 23:40:27   2542] Begin Processing User Attributes
[02/17 23:40:27   2542] 
[02/17 23:40:27   2542] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1405.94MB/1405.94MB)
[02/17 23:40:27   2542] 
[02/17 23:40:27   2542] Ended Power Analysis: (cpu=0:00:04, real=0:00:04, mem(process/total)=1405.94MB/1405.94MB)
[02/17 23:40:27   2542] 
[02/17 23:40:27   2543] Begin: Power Optimization
[02/17 23:40:27   2543] PhyDesignGrid: maxLocalDensity 0.98
[02/17 23:40:27   2543] #spOpts: N=65 mergeVia=F 
[02/17 23:40:29   2544] Reclaim Optimization WNS Slack -0.227  TNS Slack -198.932 Density 99.26
[02/17 23:40:29   2544] +----------+---------+--------+--------+------------+--------+
[02/17 23:40:29   2544] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[02/17 23:40:29   2544] +----------+---------+--------+--------+------------+--------+
[02/17 23:40:29   2544] |    99.26%|        -|  -0.227|-198.932|   0:00:00.0| 1972.9M|
[02/17 23:40:32   2548] Info: Power reclaim will skip 1989 instances with hold cells
[02/17 23:40:45   2560] |    99.12%|      863|  -0.226|-198.322|   0:00:16.0| 1972.9M|
[02/17 23:40:45   2560] +----------+---------+--------+--------+------------+--------+
[02/17 23:40:45   2560] Reclaim Optimization End WNS Slack -0.226  TNS Slack -198.322 Density 99.12
[02/17 23:40:45   2560] 
[02/17 23:40:45   2560] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 873 **
[02/17 23:40:45   2560] --------------------------------------------------------------
[02/17 23:40:45   2560] |                                   | Total     | Sequential |
[02/17 23:40:45   2560] --------------------------------------------------------------
[02/17 23:40:45   2560] | Num insts resized                 |     731  |       0    |
[02/17 23:40:45   2560] | Num insts undone                  |      10  |       0    |
[02/17 23:40:45   2560] | Num insts Downsized               |     271  |       0    |
[02/17 23:40:45   2560] | Num insts Samesized               |     460  |       0    |
[02/17 23:40:45   2560] | Num insts Upsized                 |       0  |       0    |
[02/17 23:40:45   2560] | Num multiple commits+uncommits    |     122  |       -    |
[02/17 23:40:45   2560] --------------------------------------------------------------
[02/17 23:40:45   2560] **** Begin NDR-Layer Usage Statistics ****
[02/17 23:40:45   2560] Layer 3 has 245 constrained nets 
[02/17 23:40:45   2560] Layer 7 has 297 constrained nets 
[02/17 23:40:45   2560] **** End NDR-Layer Usage Statistics ****
[02/17 23:40:45   2560] ** Finished Core Power Optimization (cpu = 0:00:17.6) (real = 0:00:18.0) **
[02/17 23:40:45   2560] #spOpts: N=65 
[02/17 23:40:45   2561] *** Starting refinePlace (0:42:41 mem=1929.0M) ***
[02/17 23:40:45   2561] Total net bbox length = 4.595e+05 (2.059e+05 2.536e+05) (ext = 1.741e+04)
[02/17 23:40:45   2561] Starting refinePlace ...
[02/17 23:40:45   2561] **ERROR: (IMPSP-2002):	Density too high (99.1%), stopping detail placement.
[02/17 23:40:45   2561] Type 'man IMPSP-2002' for more detail.
[02/17 23:40:45   2561] Total net bbox length = 4.595e+05 (2.059e+05 2.536e+05) (ext = 1.741e+04)
[02/17 23:40:45   2561] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1929.0MB
[02/17 23:40:45   2561] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1929.0MB) @(0:42:41 - 0:42:41).
[02/17 23:40:45   2561] *** Finished refinePlace (0:42:41 mem=1929.0M) ***
[02/17 23:40:45   2561] **ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
[02/17 23:40:45   2561] Running setup recovery post routing.
[02/17 23:40:45   2561] **optDesign ... cpu = 0:02:21, real = 0:02:21, mem = 1694.4M, totSessionCpu=0:42:41 **
[02/17 23:40:46   2561]   Timing Snapshot: (TGT)
[02/17 23:40:46   2561]      Weighted WNS: -0.226
[02/17 23:40:46   2561]       All  PG WNS: -0.226
[02/17 23:40:46   2561]       High PG WNS: -0.226
[02/17 23:40:46   2561]       All  PG TNS: -198.322
[02/17 23:40:46   2561]       High PG TNS: -178.701
[02/17 23:40:46   2561]          Tran DRV: 0
[02/17 23:40:46   2561]           Cap DRV: 0
[02/17 23:40:46   2561]        Fanout DRV: 0
[02/17 23:40:46   2561]            Glitch: 0
[02/17 23:40:46   2561]    Category Slack: { [L, -0.226] [H, -0.226] }
[02/17 23:40:46   2561] 
[02/17 23:40:46   2561] Checking setup slack degradation ...
[02/17 23:40:46   2561] 
[02/17 23:40:46   2561] Recovery Manager:
[02/17 23:40:46   2561]   Low  Effort WNS Jump: 0.000 (REF: -0.227, TGT: -0.226, Threshold: 0.000) - Skip
[02/17 23:40:46   2561]   High Effort WNS Jump: 0.000 (REF: -0.227, TGT: -0.226, Threshold: 0.000) - Skip
[02/17 23:40:46   2561]   Low  Effort TNS Jump: 0.000 (REF: -198.932, TGT: -198.322, Threshold: 25.000) - Skip
[02/17 23:40:46   2561]   High Effort TNS Jump: 0.000 (REF: -179.311, TGT: -178.701, Threshold: 25.000) - Skip
[02/17 23:40:46   2561] 
[02/17 23:40:46   2561] Checking DRV degradation...
[02/17 23:40:46   2561] 
[02/17 23:40:46   2561] Recovery Manager:
[02/17 23:40:46   2561]     Tran DRV degradation : 0 (0 -> 0)
[02/17 23:40:46   2561]      Cap DRV degradation : 0 (0 -> 0)
[02/17 23:40:46   2561]   Fanout DRV degradation : 0 (0 -> 0)
[02/17 23:40:46   2561]       Glitch degradation : 0 (0 -> 0)
[02/17 23:40:46   2561]   DRV Recovery (Margin: 100) - Skip
[02/17 23:40:46   2561] 
[02/17 23:40:46   2561] **INFO: Skipping DRV recovery as drv did not degrade beyond margin (100)
[02/17 23:40:46   2561] *** Finish setup-recovery (cpu=0:00:01, real=0:00:01, mem=1694.38M, totSessionCpu=0:42:42 .
[02/17 23:40:46   2561] **optDesign ... cpu = 0:02:22, real = 0:02:22, mem = 1694.4M, totSessionCpu=0:42:42 **
[02/17 23:40:46   2561] 
[02/17 23:40:46   2562] Info: 245 clock nets excluded from IPO operation.
[02/17 23:40:46   2562] PhyDesignGrid: maxLocalDensity 0.98
[02/17 23:40:46   2562] #spOpts: N=65 
[02/17 23:40:48   2564] Info: 245 clock nets excluded from IPO operation.
[02/17 23:40:50   2565] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[02/17 23:40:50   2565] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[02/17 23:40:50   2565] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[02/17 23:40:50   2565] |  -0.226|   -0.226|-198.322| -198.322|    99.12%|   0:00:00.0| 1845.2M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[02/17 23:40:50   2565] |        |         |        |         |          |            |        |          |         | q4_reg_19_/D                                       |
[02/17 23:40:50   2566] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[02/17 23:40:50   2566] 
[02/17 23:40:50   2566] *** Finish post-Route Optimize Step (cpu=0:00:00.7 real=0:00:00.0 mem=1845.2M) ***
[02/17 23:40:50   2566] 
[02/17 23:40:50   2566] *** Finish post-Route Setup Fixing (cpu=0:00:01.0 real=0:00:01.0 mem=1845.2M) ***
[02/17 23:40:50   2566] **** Begin NDR-Layer Usage Statistics ****
[02/17 23:40:50   2566] Layer 3 has 245 constrained nets 
[02/17 23:40:50   2566] Layer 7 has 297 constrained nets 
[02/17 23:40:50   2566] **** End NDR-Layer Usage Statistics ****
[02/17 23:40:50   2566] 
[02/17 23:40:50   2566] Begin Power Analysis
[02/17 23:40:50   2566] 
[02/17 23:40:50   2566]     0.00V	    VSS
[02/17 23:40:50   2566]     0.90V	    VDD
[02/17 23:40:50   2566] Begin Processing Timing Library for Power Calculation
[02/17 23:40:50   2566] 
[02/17 23:40:50   2566] Begin Processing Timing Library for Power Calculation
[02/17 23:40:50   2566] 
[02/17 23:40:50   2566] 
[02/17 23:40:50   2566] 
[02/17 23:40:50   2566] Begin Processing Power Net/Grid for Power Calculation
[02/17 23:40:50   2566] 
[02/17 23:40:50   2566] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1444.25MB/1444.25MB)
[02/17 23:40:50   2566] 
[02/17 23:40:50   2566] Begin Processing Timing Window Data for Power Calculation
[02/17 23:40:50   2566] 
[02/17 23:40:51   2566] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1444.25MB/1444.25MB)
[02/17 23:40:51   2566] 
[02/17 23:40:51   2566] Begin Processing User Attributes
[02/17 23:40:51   2566] 
[02/17 23:40:51   2566] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1444.25MB/1444.25MB)
[02/17 23:40:51   2566] 
[02/17 23:40:51   2566] Begin Processing Signal Activity
[02/17 23:40:51   2566] 
[02/17 23:40:52   2568] Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1444.79MB/1444.79MB)
[02/17 23:40:52   2568] 
[02/17 23:40:52   2568] Begin Power Computation
[02/17 23:40:52   2568] 
[02/17 23:40:52   2568]       ----------------------------------------------------------
[02/17 23:40:52   2568]       # of cell(s) missing both power/leakage table: 0
[02/17 23:40:52   2568]       # of cell(s) missing power table: 0
[02/17 23:40:52   2568]       # of cell(s) missing leakage table: 0
[02/17 23:40:52   2568]       # of MSMV cell(s) missing power_level: 0
[02/17 23:40:52   2568]       ----------------------------------------------------------
[02/17 23:40:52   2568] 
[02/17 23:40:52   2568] 
[02/17 23:40:55   2570] Ended Power Computation: (cpu=0:00:02, real=0:00:02, mem(process/total)=1444.79MB/1444.79MB)
[02/17 23:40:55   2570] 
[02/17 23:40:55   2570] Begin Processing User Attributes
[02/17 23:40:55   2570] 
[02/17 23:40:55   2570] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1444.79MB/1444.79MB)
[02/17 23:40:55   2570] 
[02/17 23:40:55   2570] Ended Power Analysis: (cpu=0:00:03, real=0:00:04, mem(process/total)=1444.79MB/1444.79MB)
[02/17 23:40:55   2570] 
[02/17 23:40:55   2571] *** Finished Leakage Power Optimization (cpu=0:00:28, real=0:00:28, mem=1694.38M, totSessionCpu=0:42:51).
[02/17 23:40:55   2571] *info: All cells identified as Buffer and Delay cells:
[02/17 23:40:55   2571] *info:   with footprint "BUFFD1" or "BUFFD1": 
[02/17 23:40:55   2571] *info: ------------------------------------------------------------------
[02/17 23:40:55   2571] *info: (dly) BUFFD0            -  tcbn65gplusbc
[02/17 23:40:55   2571] *info: (dly) CKBD0             -  tcbn65gplusbc
[02/17 23:40:55   2571] *info: (dly) BUFFD1            -  tcbn65gplusbc
[02/17 23:40:55   2571] *info: (dly) GBUFFD1    dont_use  tcbn65gplusbc
[02/17 23:40:55   2571] *info: (dly) CKBD1             -  tcbn65gplusbc
[02/17 23:40:55   2571] *info: (dly) GBUFFD2    dont_use  tcbn65gplusbc
[02/17 23:40:55   2571] *info: (dly) CKBD2             -  tcbn65gplusbc
[02/17 23:40:55   2571] *info: (dly) BUFFD2            -  tcbn65gplusbc
[02/17 23:40:55   2571] *info: (dly) CKBD3             -  tcbn65gplusbc
[02/17 23:40:55   2571] *info: (dly) GBUFFD3    dont_use  tcbn65gplusbc
[02/17 23:40:55   2571] *info: (dly) BUFFD3            -  tcbn65gplusbc
[02/17 23:40:55   2571] *info: (dly) BUFFD4            -  tcbn65gplusbc
[02/17 23:40:55   2571] *info: (dly) CKBD4             -  tcbn65gplusbc
[02/17 23:40:55   2571] *info: (dly) GBUFFD4    dont_use  tcbn65gplusbc
[02/17 23:40:55   2571] *info: (dly) BUFFD6            -  tcbn65gplusbc
[02/17 23:40:55   2571] *info: (dly) CKBD6             -  tcbn65gplusbc
[02/17 23:40:55   2571] *info: (dly) GBUFFD8    dont_use  tcbn65gplusbc
[02/17 23:40:55   2571] *info: (dly) CKBD8             -  tcbn65gplusbc
[02/17 23:40:55   2571] *info: (dly) BUFFD8            -  tcbn65gplusbc
[02/17 23:40:55   2571] *info: (dly) BUFFD12           -  tcbn65gplusbc
[02/17 23:40:55   2571] *info: (dly) CKBD12            -  tcbn65gplusbc
[02/17 23:40:55   2571] *info: (dly) CKBD16            -  tcbn65gplusbc
[02/17 23:40:55   2571] *info: (dly) BUFFD16           -  tcbn65gplusbc
[02/17 23:40:55   2571] *info: (dly) CKBD20     dont_use  tcbn65gplusbc
[02/17 23:40:55   2571] *info: (dly) BUFFD20    dont_use  tcbn65gplusbc
[02/17 23:40:55   2571] *info: (dly) CKBD24     dont_use  tcbn65gplusbc
[02/17 23:40:55   2571] *info: (dly) BUFFD24    dont_use  tcbn65gplusbc
[02/17 23:40:55   2571] *info: (dly) BUFFD0            -  tcbn65gplusbc
[02/17 23:40:55   2571] *info: (dly) CKBD0             -  tcbn65gplusbc
[02/17 23:40:55   2571] *info: (dly) BUFFD1            -  tcbn65gplusbc
[02/17 23:40:55   2571] *info: (dly) GBUFFD1    dont_use  tcbn65gplusbc
[02/17 23:40:55   2571] *info: (dly) CKBD1             -  tcbn65gplusbc
[02/17 23:40:55   2571] *info: (dly) GBUFFD2    dont_use  tcbn65gplusbc
[02/17 23:40:55   2571] *info: (dly) CKBD2             -  tcbn65gplusbc
[02/17 23:40:55   2571] *info: (dly) BUFFD2            -  tcbn65gplusbc
[02/17 23:40:55   2571] *info: (dly) CKBD3             -  tcbn65gplusbc
[02/17 23:40:55   2571] *info: (dly) GBUFFD3    dont_use  tcbn65gplusbc
[02/17 23:40:55   2571] *info: (dly) BUFFD3            -  tcbn65gplusbc
[02/17 23:40:55   2571] *info: (dly) BUFFD4            -  tcbn65gplusbc
[02/17 23:40:55   2571] *info: (dly) CKBD4             -  tcbn65gplusbc
[02/17 23:40:55   2571] *info: (dly) GBUFFD4    dont_use  tcbn65gplusbc
[02/17 23:40:55   2571] *info: (dly) CKBD6             -  tcbn65gplusbc
[02/17 23:40:55   2571] *info: (dly) BUFFD6            -  tcbn65gplusbc
[02/17 23:40:55   2571] *info: (dly) CKBD8             -  tcbn65gplusbc
[02/17 23:40:55   2571] *info: (dly) BUFFD8            -  tcbn65gplusbc
[02/17 23:40:55   2571] *info: (dly) GBUFFD8    dont_use  tcbn65gplusbc
[02/17 23:40:55   2571] *info: (dly) BUFFD12           -  tcbn65gplusbc
[02/17 23:40:55   2571] *info: (dly) CKBD12            -  tcbn65gplusbc
[02/17 23:40:55   2571] *info: (dly) CKBD16            -  tcbn65gplusbc
[02/17 23:40:55   2571] *info: (dly) BUFFD16           -  tcbn65gplusbc
[02/17 23:40:55   2571] *info: (dly) CKBD20     dont_use  tcbn65gplusbc
[02/17 23:40:55   2571] *info: (dly) BUFFD20    dont_use  tcbn65gplusbc
[02/17 23:40:55   2571] *info: (dly) CKBD24     dont_use  tcbn65gplusbc
[02/17 23:40:55   2571] *info: (dly) BUFFD24    dont_use  tcbn65gplusbc
[02/17 23:40:55   2571] Summary for sequential cells idenfication: 
[02/17 23:40:55   2571] Identified SBFF number: 199
[02/17 23:40:55   2571] Identified MBFF number: 0
[02/17 23:40:55   2571] Not identified SBFF number: 0
[02/17 23:40:55   2571] Not identified MBFF number: 0
[02/17 23:40:55   2571] Number of sequential cells which are not FFs: 104
[02/17 23:40:55   2571] 
[02/17 23:40:55   2571] **ERROR: (IMPOPT-310):	Design density (99.12%) exceeds/equals limit (95.00%).
[02/17 23:40:55   2571] GigaOpt Hold Optimizer is used
[02/17 23:40:55   2571] Include MVT Delays for Hold Opt
[02/17 23:40:55   2571] <optDesign CMD> fixhold  no -lvt Cells
[02/17 23:40:55   2571] **INFO: Num dontuse cells 396, Num usable cells 545
[02/17 23:40:55   2571] optDesignOneStep: Leakage Power Flow
[02/17 23:40:55   2571] **INFO: Num dontuse cells 396, Num usable cells 545
[02/17 23:40:55   2571] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:42:52 mem=1694.4M ***
[02/17 23:40:55   2571] **INFO: Starting Blocking QThread with 1 CPU
[02/17 23:40:55   2571]  
   ____________________________________________________________________
__/ message from Blocking QThread
[02/17 23:40:55   2571] Latch borrow mode reset to max_borrow
[02/17 23:40:55   2571] Starting SI iteration 1 using Infinite Timing Windows
[02/17 23:40:55   2571] Begin IPO call back ...
[02/17 23:40:55   2571] End IPO call back ...
[02/17 23:40:55   2571] #################################################################################
[02/17 23:40:55   2571] # Design Stage: PostRoute
[02/17 23:40:55   2571] # Design Name: fullchip
[02/17 23:40:55   2571] # Design Mode: 65nm
[02/17 23:40:55   2571] # Analysis Mode: MMMC OCV 
[02/17 23:40:55   2571] # Parasitics Mode: SPEF/RCDB
[02/17 23:40:55   2571] # Signoff Settings: SI On 
[02/17 23:40:55   2571] #################################################################################
[02/17 23:40:55   2571] AAE_INFO: 1 threads acquired from CTE.
[02/17 23:40:55   2571] Setting infinite Tws ...
[02/17 23:40:55   2571] First Iteration Infinite Tw... 
[02/17 23:40:55   2571] Calculate late delays in OCV mode...
[02/17 23:40:55   2571] Calculate early delays in OCV mode...
[02/17 23:40:55   2571] Topological Sorting (CPU = 0:00:00.1, MEM = 0.0M, InitMEM = 0.0M)
[02/17 23:40:55   2571] *** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
[02/17 23:40:55   2571] AAE_INFO-618: Total number of nets in the design is 32763,  99.6 percent of the nets selected for SI analysis
[02/17 23:40:55   2571] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[02/17 23:40:55   2571] End delay calculation. (MEM=0 CPU=0:00:06.7 REAL=0:00:06.0)
[02/17 23:40:55   2571] Save waveform /tmp/innovus_temp_29147_ieng6-ece-17.ucsd.edu_ttalapaneni_IR5P9z/.AAE_10wpPn/.AAE_29147/waveform.data...
[02/17 23:40:55   2571] *** CDM Built up (cpu=0:00:07.5  real=0:00:07.0  mem= 0.0M) ***
[02/17 23:40:55   2571] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
[02/17 23:40:55   2571] Add other clocks and setupCteToAAEClockMapping during iter 1
[02/17 23:40:55   2571] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 0.0M)
[02/17 23:40:55   2571] 
[02/17 23:40:55   2571] Executing IPO callback for view pruning ..
[02/17 23:40:55   2571] Starting SI iteration 2
[02/17 23:40:55   2571] AAE_INFO: 1 threads acquired from CTE.
[02/17 23:40:55   2571] Calculate late delays in OCV mode...
[02/17 23:40:55   2571] Calculate early delays in OCV mode...
[02/17 23:40:55   2571] AAE_INFO-618: Total number of nets in the design is 32763,  0.5 percent of the nets selected for SI analysis
[02/17 23:40:55   2571] End delay calculation. (MEM=0 CPU=0:00:00.4 REAL=0:00:00.0)
[02/17 23:40:55   2571] *** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 0.0M) ***
[02/17 23:40:55   2571] *** Done Building Timing Graph (cpu=0:00:10.2 real=0:00:10.0 totSessionCpu=0:00:35.4 mem=0.0M)
[02/17 23:40:55   2571] Done building cte hold timing graph (fixHold) cpu=0:00:11.5 real=0:00:12.0 totSessionCpu=0:00:35.5 mem=0.0M ***
[02/17 23:40:55   2571] ** Profile ** Start :  cpu=0:00:00.0, mem=0.0M
[02/17 23:40:55   2571] ** Profile ** Overall slacks :  cpu=0:00:00.2, mem=0.0M
[02/17 23:40:55   2571] Done building hold timer [56541 node(s), 75177 edge(s), 1 view(s)] (fixHold) cpu=0:00:13.2 real=0:00:14.0 totSessionCpu=0:00:37.2 mem=0.0M ***
[02/17 23:40:55   2571] Timing Data dump into file /tmp/innovus_temp_29147_ieng6-ece-17.ucsd.edu_ttalapaneni_IR5P9z/coe_eosdata_xi2ob0/BC_VIEW.twf, for view: BC_VIEW 
[02/17 23:40:55   2571] 	 Dumping view 1 BC_VIEW 
[02/17 23:41:09   2584]  
_______________________________________________________________________
[02/17 23:41:09   2584] Done building cte setup timing graph (fixHold) cpu=0:00:13.1 real=0:00:14.0 totSessionCpu=0:43:05 mem=1694.4M ***
[02/17 23:41:09   2584] ** Profile ** Start :  cpu=0:00:00.0, mem=1694.4M
[02/17 23:41:09   2584] ** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1702.4M
[02/17 23:41:09   2585] *info: category slack lower bound [L -225.6] default
[02/17 23:41:09   2585] *info: category slack lower bound [H -225.6] reg2reg 
[02/17 23:41:09   2585] --------------------------------------------------- 
[02/17 23:41:09   2585]    Setup Violation Summary with Target Slack (0.000 ns)
[02/17 23:41:09   2585] --------------------------------------------------- 
[02/17 23:41:09   2585]          WNS    reg2regWNS
[02/17 23:41:09   2585]    -0.226 ns     -0.226 ns
[02/17 23:41:09   2585] --------------------------------------------------- 
[02/17 23:41:09   2585] Loading timing data from /tmp/innovus_temp_29147_ieng6-ece-17.ucsd.edu_ttalapaneni_IR5P9z/coe_eosdata_xi2ob0/BC_VIEW.twf 
[02/17 23:41:09   2585] 	 Loading view 1 BC_VIEW 
[02/17 23:41:10   2585] ** Profile ** Start :  cpu=0:00:00.0, mem=1702.4M
[02/17 23:41:10   2585] ** Profile ** Other data :  cpu=0:00:00.1, mem=1702.4M
[02/17 23:41:10   2585] ** Profile ** DRVs :  cpu=0:00:00.2, mem=1702.4M
[02/17 23:41:10   2585] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.226  | -0.226  | -0.212  |
|           TNS (ns):|-198.321 |-178.700 | -19.621 |
|    Violating Paths:|  1758   |  1598   |   160   |
|          All Paths:|  6712   |  5406   |  5730   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.376  | -0.135  | -0.376  |
|           TNS (ns):|-237.037 | -8.166  |-231.726 |
|    Violating Paths:|  1489   |   182   |  1382   |
|          All Paths:|  5430   |  5406   |  2432   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.644%
       (99.122% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
Summary for sequential cells idenfication: 
[02/17 23:41:10   2585] Identified SBFF number: 199
[02/17 23:41:10   2585] Identified MBFF number: 0
[02/17 23:41:10   2585] Not identified SBFF number: 0
[02/17 23:41:10   2585] Not identified MBFF number: 0
[02/17 23:41:10   2585] Number of sequential cells which are not FFs: 104
[02/17 23:41:10   2585] 
[02/17 23:41:10   2585] Summary for sequential cells idenfication: 
[02/17 23:41:10   2585] Identified SBFF number: 199
[02/17 23:41:10   2585] Identified MBFF number: 0
[02/17 23:41:10   2585] Not identified SBFF number: 0
[02/17 23:41:10   2585] Not identified MBFF number: 0
[02/17 23:41:10   2585] Number of sequential cells which are not FFs: 104
[02/17 23:41:10   2585] 
[02/17 23:41:11   2586] 
[02/17 23:41:11   2586] *Info: minBufDelay = 55.1 ps, libStdDelay = 14.2 ps, minBufSize = 5760000 (4.0)
[02/17 23:41:11   2586] *Info: worst delay setup view: WC_VIEW
[02/17 23:41:11   2586] Footprint list for hold buffering (delay unit: ps)
[02/17 23:41:11   2586] =================================================================
[02/17 23:41:11   2586] *Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
[02/17 23:41:11   2586] ------------------------------------------------------------------
[02/17 23:41:11   2586] *Info:       23.0       2.40    4.0  72.16 BUFFD0 (I,Z)
[02/17 23:41:11   2586] *Info:       24.5       2.48    4.0  79.29 CKBD0 (I,Z)
[02/17 23:41:11   2586] =================================================================
[02/17 23:41:11   2587] **optDesign ... cpu = 0:02:47, real = 0:02:47, mem = 1702.4M, totSessionCpu=0:43:07 **
[02/17 23:41:11   2587] gigaOpt Hold fixing search radius: 72.000000 Microns (40 stdCellHgt)
[02/17 23:41:11   2587] *info: Run optDesign holdfix with 1 thread.
[02/17 23:41:11   2587] Info: 245 clock nets excluded from IPO operation.
[02/17 23:41:11   2587] --------------------------------------------------- 
[02/17 23:41:11   2587]    Hold Timing Summary  - Initial 
[02/17 23:41:11   2587] --------------------------------------------------- 
[02/17 23:41:11   2587]  Target slack: 0.000 ns
[02/17 23:41:11   2587] View: BC_VIEW 
[02/17 23:41:11   2587] 	WNS: -0.376 
[02/17 23:41:11   2587] 	TNS: -237.038 
[02/17 23:41:11   2587] 	VP: 1489 
[02/17 23:41:11   2587] 	Worst hold path end point: core_instance/ofifo_inst/col_idx_3__fifo_instance/rd_ptr_reg_2_/D 
[02/17 23:41:11   2587] --------------------------------------------------- 
[02/17 23:41:11   2587]    Setup Timing Summary  - Initial 
[02/17 23:41:11   2587] --------------------------------------------------- 
[02/17 23:41:11   2587]  Target slack: 0.000 ns
[02/17 23:41:11   2587] View: WC_VIEW 
[02/17 23:41:11   2587] 	WNS: -0.226 
[02/17 23:41:11   2587] 	TNS: -198.322 
[02/17 23:41:11   2587] 	VP: 1758 
[02/17 23:41:11   2587] 	Worst setup path end point:core_instance/ofifo_inst/col_idx_1__fifo_instance/q4_reg_19_/D 
[02/17 23:41:11   2587] --------------------------------------------------- 
[02/17 23:41:11   2587] PhyDesignGrid: maxLocalDensity 0.98
[02/17 23:41:12   2587] #spOpts: N=65 mergeVia=F 
[02/17 23:41:12   2587] 
[02/17 23:41:12   2587] *** Starting Core Fixing (fixHold) cpu=0:00:15.9 real=0:00:17.0 totSessionCpu=0:43:07 mem=1835.9M density=99.122% ***
[02/17 23:41:12   2587] Optimizer Target Slack 0.000 StdDelay is 0.014  
[02/17 23:41:12   2587] 
[02/17 23:41:12   2587] Phase I ......
[02/17 23:41:12   2587] *info: Multithread Hold Batch Commit is enabled
[02/17 23:41:12   2587] *info: Levelized Batch Commit is enabled
[02/17 23:41:12   2587] Executing transform: ECO Safe Resize
[02/17 23:41:12   2587] Worst hold path end point:
[02/17 23:41:12   2587]   core_instance/ofifo_inst/col_idx_3__fifo_instance/rd_ptr_reg_2_/D
[02/17 23:41:12   2587]     net: core_instance/ofifo_inst/col_idx_3__fifo_instance/n209 (nrTerm=2)
[02/17 23:41:12   2587] **Info: Stopping hold fixing due to density exceeding max design density 95.000%
[02/17 23:41:12   2587] ===========================================================================================
[02/17 23:41:12   2587]   Phase 1 : Step 1 Iter 0 Summary (ECO Safe Resize)
[02/17 23:41:12   2587] ------------------------------------------------------------------------------------------
[02/17 23:41:12   2587]  Hold WNS :      -0.3764
[02/17 23:41:12   2587]       TNS :    -237.0384
[02/17 23:41:12   2587]       #VP :         1489
[02/17 23:41:12   2587]   Density :      99.122%
[02/17 23:41:12   2587] ------------------------------------------------------------------------------------------
[02/17 23:41:12   2587]  cpu=0:00:16.4 real=0:00:17.0 totSessionCpu=0:43:08 mem=1835.9M
[02/17 23:41:12   2587] ===========================================================================================
[02/17 23:41:12   2587] 
[02/17 23:41:12   2587] Executing transform: AddBuffer + LegalResize
[02/17 23:41:12   2588] Worst hold path end point:
[02/17 23:41:12   2588]   core_instance/ofifo_inst/col_idx_3__fifo_instance/rd_ptr_reg_2_/D
[02/17 23:41:12   2588]     net: core_instance/ofifo_inst/col_idx_3__fifo_instance/n209 (nrTerm=2)
[02/17 23:41:12   2588] **Info: Stopping hold fixing due to density exceeding max design density 95.000%
[02/17 23:41:12   2588] ===========================================================================================
[02/17 23:41:12   2588]   Phase 1 : Step 2 Iter 0 Summary (AddBuffer + LegalResize)
[02/17 23:41:12   2588] ------------------------------------------------------------------------------------------
[02/17 23:41:12   2588]  Hold WNS :      -0.3764
[02/17 23:41:12   2588]       TNS :    -237.0384
[02/17 23:41:12   2588]       #VP :         1489
[02/17 23:41:12   2588]   Density :      99.122%
[02/17 23:41:12   2588] ------------------------------------------------------------------------------------------
[02/17 23:41:12   2588]  cpu=0:00:16.5 real=0:00:17.0 totSessionCpu=0:43:08 mem=1835.9M
[02/17 23:41:12   2588] ===========================================================================================
[02/17 23:41:12   2588] 
[02/17 23:41:12   2588] --------------------------------------------------- 
[02/17 23:41:12   2588]    Hold Timing Summary  - Phase I 
[02/17 23:41:12   2588] --------------------------------------------------- 
[02/17 23:41:12   2588]  Target slack: 0.000 ns
[02/17 23:41:12   2588] View: BC_VIEW 
[02/17 23:41:12   2588] 	WNS: -0.376 
[02/17 23:41:12   2588] 	TNS: -237.038 
[02/17 23:41:12   2588] 	VP: 1489 
[02/17 23:41:12   2588] 	Worst hold path end point: core_instance/ofifo_inst/col_idx_3__fifo_instance/rd_ptr_reg_2_/D 
[02/17 23:41:12   2588] --------------------------------------------------- 
[02/17 23:41:12   2588]    Setup Timing Summary  - Phase I 
[02/17 23:41:12   2588] --------------------------------------------------- 
[02/17 23:41:12   2588]  Target slack: 0.000 ns
[02/17 23:41:12   2588] View: WC_VIEW 
[02/17 23:41:12   2588] 	WNS: -0.226 
[02/17 23:41:12   2588] 	TNS: -198.322 
[02/17 23:41:12   2588] 	VP: 1758 
[02/17 23:41:12   2588] 	Worst setup path end point:core_instance/ofifo_inst/col_idx_1__fifo_instance/q4_reg_19_/D 
[02/17 23:41:12   2588] --------------------------------------------------- 
[02/17 23:41:12   2588] 
[02/17 23:41:12   2588] *** Finished Core Fixing (fixHold) cpu=0:00:16.6 real=0:00:17.0 totSessionCpu=0:43:08 mem=1835.9M density=99.122% ***
[02/17 23:41:12   2588] *info:
[02/17 23:41:12   2588] 
[02/17 23:41:12   2588] 
[02/17 23:41:12   2588] =======================================================================
[02/17 23:41:12   2588]                 Reasons for remaining hold violations
[02/17 23:41:12   2588] =======================================================================
[02/17 23:41:12   2588] *info: Total 2601 net(s) have violated hold timing slacks.
[02/17 23:41:12   2588] 
[02/17 23:41:13   2588] Buffering failure reasons
[02/17 23:41:13   2588] ------------------------------------------------
[02/17 23:41:13   2588] *info:  2601 net(s): Could not be fixed because of internal reason: UnknownReason.
[02/17 23:41:13   2588] 	reset
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n9
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n84
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n82
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n80
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n8
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n7
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n68
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n67
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n66
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n64
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n63
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n60
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n6
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n5
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n49
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n48
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n47
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n46
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n45
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n44
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n43
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n42
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n41
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n4
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n38
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n37
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n36
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n35
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n33
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n29
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n28
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n27
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n26
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n25
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n217
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n216
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n215
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n214
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n213
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n212
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n211
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n210
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n209
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n208
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n207
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n206
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n205
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n204
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n203
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n202
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n201
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n200
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n199
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n198
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n197
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n196
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n195
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n194
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n193
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n192
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n191
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n190
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n189
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n188
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n187
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n186
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n185
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n184
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n183
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n182
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n181
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n180
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n178
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n177
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n176
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n175
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n174
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n173
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n172
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n171
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n170
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n17
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n169
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n168
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n167
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n166
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n165
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n164
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n163
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n162
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n161
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n160
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n159
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n158
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n157
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n156
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n155
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n154
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n153
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n152
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n151
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n150
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n15
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n149
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n148
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n147
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n146
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n145
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n144
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n143
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n142
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n141
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n140
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n139
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n138
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n137
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n130
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n129
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n128
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n127
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n126
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n124
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n123
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n122
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n120
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n12
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n11
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n103
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n102
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n100
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n10
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_RN_929_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_RN_928_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_RN_895_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_RN_894_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_RN_893_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_RN_842_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_RN_841_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_RN_694_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_RN_693_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_RN_692_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_RN_5834_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_RN_5763_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_RN_5728_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_RN_5727_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_RN_5692_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_RN_5690_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_RN_5671_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_RN_5669_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_RN_5660_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_RN_5599_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_RN_5534_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_RN_5519_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_RN_5518_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_RN_5514_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_RN_5495_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_RN_5489_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_RN_5485_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_RN_5476_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_RN_5474_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_RN_5463_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_RN_5458_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_RN_5452_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_RN_5447_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_RN_5443_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_RN_5439_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_RN_5414_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_RN_5413_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_RN_5403_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_RN_5335_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_RN_5330_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_RN_5264_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_RN_5260_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_RN_5234_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_RN_5223_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_RN_467_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_RN_466_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_RN_465_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_RN_2203_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_RN_1365_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_RN_1081_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_RN_1080_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_RN_1079_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_RN_1071_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_RN_1070_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_OFN574_n82
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_OFN54_n215
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_OFN53_n157
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_OFN515_reset
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_OFN514_reset
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_OFN513_reset
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_OFN466_n67
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_OFN465_n67
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_OFN443_n84
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_OFN442_n84
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_OFN131_n217
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_OFN130_n216
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n84
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n80
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n8
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n7
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n67
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n66
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n64
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n60
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n6
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n5
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n49
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n48
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n47
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n46
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n45
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n44
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n43
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n42
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n41
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n40
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n4
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n37
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n36
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n35
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n33
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n32
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n28
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n27
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n26
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n25
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n24
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n219
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n218
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n217
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n216
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n215
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n214
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n213
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n212
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n211
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n210
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n209
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n208
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n206
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n203
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n202
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n201
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n200
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n199
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n198
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n197
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n196
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n195
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n194
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n193
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n192
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n191
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n190
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n189
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n187
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n186
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n185
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n184
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n183
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n182
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n181
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n180
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n179
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n177
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n174
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n173
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n172
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n170
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n169
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n168
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n166
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n163
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n162
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n160
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n16
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n159
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n158
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n157
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n156
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n155
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n154
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n150
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n15
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n147
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n146
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n145
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n144
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n142
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n141
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n140
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n137
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n130
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n129
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n128
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n127
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n126
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n124
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n123
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n122
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n104
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n103
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n102
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n100
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n10
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_RN_844_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_RN_843_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_RN_5818_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_RN_5787_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_RN_5759_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_RN_5723_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_RN_5702_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_RN_5657_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_RN_5631_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_RN_5607_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_RN_5582_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_RN_5576_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_RN_5486_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_RN_5482_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_RN_5473_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_RN_5411_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_RN_5386_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_RN_5340_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_RN_3354_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_RN_2744_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_RN_2711_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_RN_1106_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_RN_1104_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_RN_1103_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_RN_1096_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_RN_1095_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_RN_1040_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_RN_1039_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_RN_1038_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_RN_1010_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_RN_1007_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_RN_1006_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_RN_1005_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_OFN516_reset
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_OFN49_n217
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_OFN48_n158
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_OFN47_n67
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_OFN473_n84
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_OFN463_n66
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_OFN425_n100
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_OFN129_n219
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_OFN128_n218
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n9
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n84
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n82
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n70
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n7
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n69
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n68
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n67
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n64
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n63
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n62
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n60
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n5
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n49
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n48
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n46
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n45
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n44
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n43
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n42
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n41
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n40
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n4
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n39
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n38
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n37
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n33
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n32
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n31
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n30
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n29
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n25
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n24
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n23
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n22
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n215
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n214
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n213
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n212
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n211
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n210
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n21
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n209
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n208
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n207
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n206
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n205
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n204
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n203
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n202
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n201
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n200
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n199
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n198
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n197
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n196
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n195
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n194
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n193
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n192
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n191
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n190
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n189
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n188
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n187
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n186
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n185
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n184
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n183
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n182
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n181
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n180
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n179
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n178
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n177
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n176
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n175
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n174
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n173
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n172
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n171
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n170
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n169
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n168
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n167
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n166
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n165
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n164
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n163
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n162
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n161
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n160
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n159
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n158
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n157
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n156
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n155
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n154
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n153
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n152
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n151
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n150
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n149
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n148
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n147
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n146
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n145
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n144
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n143
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n142
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n141
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n140
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n139
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n138
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n137
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n130
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n13
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n129
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n128
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n127
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n126
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n124
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n123
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n122
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n120
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n110
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n11
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n109
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n108
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n10
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_RN_664_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_RN_663_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_RN_5820_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_RN_5817_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_RN_5767_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_RN_5764_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_RN_5689_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_RN_5688_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_RN_5639_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_RN_5630_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_RN_5626_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_RN_5538_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_RN_5410_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_RN_5339_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_RN_5310_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_RN_5266_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_RN_5263_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_RN_5235_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_RN_5224_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_RN_5220_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_RN_5212_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_RN_5055_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_RN_5050_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_RN_4584_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_RN_2540_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_RN_2336_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_RN_2049_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_RN_160_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_RN_159_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_RN_1514_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_RN_1089_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_RN_1088_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_RN_1050_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_RN_1049_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_OFN705_n69
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_OFN464_n68
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_OFN44_n213
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_OFN43_n155
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_OFN342_n69
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_OFN127_n215
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_OFN126_n214
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n9
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n84
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n80
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n70
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n7
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n69
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n68
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n67
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n66
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n64
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n63
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n62
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n5
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n49
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n48
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n47
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n46
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n45
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n44
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n43
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n42
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n41
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n40
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n4
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n39
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n36
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n35
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n33
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n32
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n31
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n27
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n26
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n25
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n24
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n219
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n218
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n217
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n216
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n215
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n214
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n213
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n212
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n211
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n210
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n21
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n209
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n208
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n207
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n206
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n205
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n204
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n203
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n202
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n201
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n200
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n199
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n198
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n197
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n196
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n195
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n194
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n193
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n192
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n191
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n190
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n189
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n188
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n187
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n186
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n185
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n184
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n183
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n182
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n181
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n180
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n179
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n178
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n177
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n176
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n175
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n174
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n173
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n172
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n171
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n170
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n169
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n168
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n167
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n166
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n165
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n164
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n163
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n162
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n161
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n160
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n159
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n158
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n157
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n156
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n155
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n154
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n153
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n152
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n151
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n150
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n15
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n149
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n148
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n147
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n146
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n145
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n144
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n143
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n142
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n141
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n140
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n139
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n138
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n137
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n130
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n13
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n129
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n128
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n127
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n126
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n124
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n123
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n122
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n11
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n104
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n103
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n100
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_662_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_661_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_5823_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_5821_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_5815_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_5773_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_5772_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_5771_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_5670_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_5667_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_5662_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_5598_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_5581_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_5533_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_5493_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_5488_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_5420_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_5385_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_5342_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_5331_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_5315_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_5265_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_5261_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_5236_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_5228_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_5210_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_5195_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_5189_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_5170_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_5150_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_3346_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_3279_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_3276_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_305_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_304_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_2977_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_2976_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_2974_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_2537_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_2527_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_1562_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_1098_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_1097_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_1078_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_1077_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_1042_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_1041_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_OFN710_n84
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_OFN497_reset
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_OFN482_reset
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_OFN40_n217
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_OFN39_n158
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_OFN345_n84
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_OFN125_n219
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_OFN124_n218
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n82
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n80
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n8
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n7
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n69
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n68
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n67
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n66
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n64
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n63
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n62
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n60
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n6
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n5
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n49
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n48
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n47
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n45
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n44
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n43
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n42
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n41
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n40
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n4
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n39
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n38
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n37
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n36
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n32
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n31
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n30
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n29
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n28
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n24
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n23
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n22
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n213
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n212
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n211
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n210
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n21
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n209
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n208
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n207
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n206
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n205
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n204
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n203
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n202
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n201
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n200
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n20
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n199
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n198
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n197
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n196
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n195
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n194
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n193
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n192
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n191
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n190
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n189
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n188
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n187
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n186
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n185
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n184
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n183
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n182
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n181
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n180
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n18
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n179
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n178
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n177
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n176
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n175
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n174
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n173
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n172
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n171
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n170
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n169
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n168
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n167
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n166
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n165
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n164
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n163
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n162
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n161
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n160
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n159
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n158
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n157
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n156
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n155
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n154
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n153
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n152
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n151
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n150
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n149
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n148
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n147
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n146
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n145
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n144
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n143
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n142
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n141
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n140
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n14
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n139
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n138
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n137
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n130
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n129
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n128
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n127
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n126
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n124
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n123
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n122
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n120
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n12
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n110
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n109
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n108
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n107
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n10
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_933_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_932_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_903_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_902_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_879_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_878_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_5810_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_5788_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_5726_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_5724_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_5720_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_5628_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_5625_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_5554_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_5553_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_5546_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_5545_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_5537_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_5527_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_5517_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_5515_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_5513_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_5511_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_5494_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_5472_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_5461_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_5450_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_5444_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_5416_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_5407_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_5338_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_5313_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_5241_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_5226_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_5209_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_4171_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_4075_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_399_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_398_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_3877_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_3875_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_3813_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_3809_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_2746_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_2520_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_1059_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_1058_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_1057_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_1009_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_1008_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_OFN487_reset
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_OFN486_reset
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_OFN485_reset
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_OFN483_reset
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_OFN437_n68
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_OFN436_n68
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_OFN36_n211
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_OFN35_n153
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_OFN123_n213
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_OFN122_n212
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n9
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n84
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n80
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n8
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n70
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n7
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n69
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n68
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n67
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n66
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n64
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n63
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n60
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n6
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n5
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n49
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n48
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n47
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n46
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n45
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n44
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n43
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n42
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n41
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n40
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n4
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n37
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n36
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n35
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n33
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n32
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n28
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n27
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n26
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n25
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n24
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n219
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n218
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n217
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n216
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n215
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n214
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n213
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n212
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n211
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n210
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n209
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n208
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n207
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n206
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n205
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n204
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n203
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n202
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n201
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n200
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n199
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n198
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n197
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n196
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n195
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n194
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n193
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n192
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n191
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n190
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n189
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n188
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n187
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n186
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n185
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n184
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n183
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n182
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n181
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n180
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n179
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n178
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n177
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n176
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n175
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n174
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n173
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n172
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n171
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n170
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n17
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n169
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n168
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n167
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n166
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n165
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n164
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n163
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n162
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n161
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n160
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n16
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n159
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n158
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n157
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n156
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n155
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n154
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n153
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n152
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n151
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n150
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n15
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n149
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n148
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n147
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n146
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n145
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n144
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n143
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n142
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n141
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n140
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n14
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n139
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n138
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n137
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n130
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n129
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n128
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n127
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n126
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n124
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n123
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n122
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n12
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n11
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n104
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n103
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n102
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n100
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5970_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5897_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5896_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5882_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5875_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5812_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5809_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5786_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5740_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5739_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5738_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5719_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5717_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5695_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5666_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5664_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5663_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5658_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5656_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5616_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5611_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5608_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5606_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5602_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5597_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5549_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5544_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5535_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5492_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5484_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5479_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5470_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5468_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5460_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5457_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5451_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5445_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5418_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5409_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5341_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5309_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5267_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5262_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5237_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5229_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5171_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5148_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_4923_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_362_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_361_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_2682_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_2667_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_2483_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_1883_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_1873_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_1076_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_1075_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_1066_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_1065_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_1056_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_1055_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_OFN501_reset
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_OFN489_reset
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_OFN458_n100
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_OFN457_n100
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_OFN32_n217
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_OFN31_n158
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_OFN121_n219
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_OFN120_n218
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n99
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n98
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n97
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n96
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n95
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n94
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n93
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n92
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n91
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n90
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n89
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n88
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n87
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n86
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n85
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n84
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n83
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n82
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n81
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n80
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n79
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n78
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n77
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n76
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n75
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n74
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n73
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n72
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n71
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n70
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n7
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n68
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n67
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n66
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n65
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n64
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n63
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n62
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n61
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n6
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n59
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n58
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n57
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n56
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n55
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n54
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n53
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n52
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n51
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n50
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n5
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n49
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n48
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n47
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n46
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n45
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n44
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n43
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n42
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n41
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n40
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n4
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n39
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n36
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n35
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n34
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n33
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n32
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n31
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n3
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n27
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n26
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n25
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n24
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n21
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n158
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n157
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n156
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n155
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n154
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n153
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n152
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n151
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n150
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n15
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n149
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n148
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n147
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n146
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n145
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n144
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n143
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n142
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n141
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n140
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n14
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n139
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n138
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n137
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n136
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n135
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n134
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n133
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n132
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n131
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n130
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n129
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n128
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n127
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n126
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n125
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n124
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n123
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n122
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n121
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n12
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n119
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n118
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n117
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n116
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n115
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n114
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n113
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n112
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n111
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n105
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n104
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n103
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n102
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n101
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n100
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n10
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n1
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_RN_5833_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_RN_5761_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_RN_5754_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_RN_5681_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_RN_5661_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_RN_5651_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_RN_5649_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_RN_5627_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_RN_5605_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_RN_5569_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_RN_5567_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_RN_5555_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_RN_5543_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_RN_5536_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_RN_5516_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_RN_5512_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_RN_5510_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_RN_5491_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_RN_5462_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_RN_5454_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_RN_5446_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_RN_5417_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_RN_5408_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_RN_5336_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_RN_5332_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_RN_5314_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_RN_5269_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_RN_5238_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_RN_5227_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_RN_5219_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_RN_2230_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_RN_2223_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_RN_2213_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_RN_2208_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_RN_2178_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_RN_1932_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_OFN495_reset
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_OFN480_reset
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_OFN469_n80
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_OFN433_n100
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_OFN27_n158
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_OFN26_n34
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_OFN119_n3
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_OFN118_n1
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n99
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n98
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n97
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n96
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n95
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n94
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n93
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n92
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n91
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n90
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n9
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n89
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n88
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n87
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n86
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n85
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n84
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n83
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n82
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n81
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n80
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n79
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n78
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n77
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n76
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n75
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n74
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n73
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n72
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n71
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n70
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n7
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n69
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n68
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n67
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n66
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n65
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n64
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n63
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n61
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n60
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n59
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n58
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n57
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n56
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n55
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n54
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n53
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n52
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n51
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n50
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n5
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n49
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n48
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n47
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n46
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n45
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n44
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n43
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n42
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n41
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n40
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n4
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n37
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n36
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n35
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n34
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n33
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n32
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n3
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n28
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n27
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n26
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n25
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n24
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n16
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n158
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n157
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n156
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n155
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n154
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n153
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n152
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n151
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n150
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n15
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n149
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n148
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n147
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n146
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n145
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n144
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n143
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n142
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n141
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n140
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n14
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n139
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n138
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n137
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n136
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n135
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n134
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n133
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n132
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n131
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n130
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n13
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n129
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n128
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n127
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n126
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n125
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n124
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n123
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n122
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n121
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n12
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n119
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n118
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n117
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n116
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n115
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n114
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n113
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n112
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n111
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n105
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n104
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n103
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n102
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n101
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n100
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n1
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_5813_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_5811_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_5789_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_5765_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_5762_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_5650_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_5648_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_5629_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_5610_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_5609_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_5601_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_5600_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_5556_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_5550_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_5548_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_5547_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_5542_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_5532_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_5483_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_5480_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_5469_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_5467_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_5459_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_5449_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_5442_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_5415_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_5404_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_5337_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_5308_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_5233_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_5211_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_46_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_4652_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_45_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_335_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_334_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_294_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_293_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_2257_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_2250_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_2241_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_202_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_201_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_1931_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_1074_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_1073_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_1072_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_1053_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_1052_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_1051_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_OFN476_reset
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_OFN411_n100
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_OFN22_n158
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_OFN21_n34
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_OFN117_n3
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_OFN116_n1
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/FE_OFN499_reset
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/q_temp[97]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/q_temp[96]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/q_temp[87]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/q_temp[80]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/q_temp[79]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/q_temp[72]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/q_temp[71]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/q_temp[65]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/q_temp[64]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/q_temp[511]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/q_temp[503]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/q_temp[496]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/q_temp[495]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/q_temp[488]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/q_temp[487]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/q_temp[480]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/q_temp[472]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/q_temp[471]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/q_temp[464]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/q_temp[463]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/q_temp[456]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/q_temp[448]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/q_temp[447]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/q_temp[440]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/q_temp[439]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/q_temp[431]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/q_temp[423]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/q_temp[416]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/q_temp[408]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/q_temp[407]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/q_temp[399]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/q_temp[392]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/q_temp[391]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/q_temp[384]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/q_temp[383]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/q_temp[375]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/q_temp[367]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/q_temp[343]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/q_temp[327]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/q_temp[311]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/q_temp[279]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/q_temp[255]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/q_temp[247]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/q_temp[239]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/q_temp[200]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/q_temp[199]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/q_temp[176]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/q_temp[160]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/q_temp[152]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/q_temp[127]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/q_temp[126]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/q_temp[120]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/q_temp[119]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/q_temp[118]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/q_temp[117]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/q_temp[112]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/q_temp[111]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/q_temp[104]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/q_temp[103]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/q_temp[101]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/n[9]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/n[8]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/n[64]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/n[56]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/n[49]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/n[48]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/n[41]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/n[40]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/n[32]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/n[25]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/n[24]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/n[1]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/n[16]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/n85
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/n84
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/n83
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/n78
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/n76
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/n75
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/n74
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/n73
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/n72
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/n70
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/n69
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/n68
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/n215
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/n214
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n910
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n848
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n841
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n810
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n786
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n665
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n646
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n606
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n605
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n604
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n603
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n602
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n601
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n600
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n599
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n59
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n58
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n57
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n56
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n28
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n27
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n26
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n207
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1631
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1630
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1629
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1587
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1549
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1547
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1522
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1521
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1520
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1501
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1500
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1499
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1498
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1497
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1474
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1473
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1472
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1469
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1466
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1447
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1446
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1445
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1444
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1443
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1442
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_4414_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_4413_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_4411_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_4409_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_4408_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_4407_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_4406_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_4405_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_4404_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_3896_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_3895_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_3894_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_3736_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_2526_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_2337_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_181_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_180_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_179_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1766_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1687_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1300_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1015_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1013_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN3568_key_q_56_
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN3561_n_1_
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN3558_key_q_40_
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN3530_n848
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN3398_key_q_62_
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN3397_key_q_62_
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN3297_n_9_
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN2976_n_64_
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN2652_n1447
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN1561_key_q_53_
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q[8]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q[63]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q[62]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q[61]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q[56]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q[55]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q[54]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q[53]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q[48]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q[46]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q[45]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q[40]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q[39]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q[32]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q[24]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q[23]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q[22]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q[16]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q[0]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/FE_OFN512_reset
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/FE_OFN511_reset
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/FE_OFN509_reset
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/FE_OFN508_reset
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/FE_OFN507_reset
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/FE_OFN506_reset
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/FE_OFN300_key_q_0_
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/FE_OFN1134_key_q_8_
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/n9
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/n7
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/n6
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/n5
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/n4
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/n22
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/n21
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/n20
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/n2
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/n152
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/n151
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/n13
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/n12
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/n11
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n981
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n51
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n417
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n335
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n279
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n277
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n273
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n267
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n259
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n169
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n168
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1668
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1667
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1666
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n166
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n165
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1645
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1641
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1637
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1633
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1621
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1580
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1579
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1578
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1576
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1554
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1553
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1552
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1533
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1532
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1531
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1530
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1529
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1528
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1506
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1505
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1504
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1503
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1501
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1500
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1498
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1479
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1478
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1476
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1475
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1474
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1473
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1472
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1128
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1127
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1126
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1125
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1124
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1122
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1121
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1045
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1034
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1032
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_9
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_488_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_487_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_3837_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_3322_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_3321_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_3320_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_3265_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_3253_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_3206_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_3205_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_3204_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_3187_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_3186_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_3
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_2722_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_24
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_1765_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_1684_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_1683_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_1638_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_15
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_1389_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_1388_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_1355_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_1348_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_1094_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OCPN3541_key_q_24_
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OCPN3517_key_q_40_
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OCPN3393_n1034
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OCPN3210_n981
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OCPN2749_n1473
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OCPN2661_FE_RN_1765_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OCPN2417_key_q_23_
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OCPN2321_n1474
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OCPN2294_n1045
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OCPN2082_n417
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OCPN2066_key_q_54_
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OCPN2036_n1505
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OCPN1668_n1473
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q[8]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q[63]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q[62]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q[61]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q[55]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q[54]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q[53]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q[48]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q[47]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q[46]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q[45]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q[40]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q[39]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q[38]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q[32]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q[24]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q[23]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q[22]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q[21]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q[16]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q[15]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q[14]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q[0]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/FE_RN_82
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/FE_RN_79
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/FE_RN_75
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/FE_RN_68
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/FE_RN_6
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/FE_RN_48
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/FE_RN_2
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/FE_RN_12
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/FE_OFN505_reset
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/FE_OFN504_reset
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/FE_OFN1115_q_temp_472_
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/FE_OFN1093_key_q_8_
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/FE_OCPN3534_q_temp_496_
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/n9
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/n7
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/n19
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/n18
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/n17
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/n16
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/n154
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/n153
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/n149
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/n148
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/n13
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n774
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n753
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n45
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n44
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n43
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n42
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n372
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n363
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n345
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n324
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n309
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n229
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n228
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1666
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1665
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1664
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1603
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1602
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1601
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1599
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1595
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1582
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1581
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1580
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1579
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1578
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1577
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1576
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1552
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1551
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1550
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1548
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1547
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1531
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1530
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1529
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1528
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1527
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1526
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1524
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1505
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1503
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1502
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1501
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1500
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1497
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1492
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1491
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1478
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1477
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1476
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1475
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1474
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1148
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1147
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1145
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1144
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1143
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1142
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1141
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1140
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1139
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1138
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1134
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1087
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1085
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1054
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1034
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1030
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1005
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1003
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_9
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_5781_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_5348_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_5347_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_5346_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_4737_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_4597_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_41
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_404_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_3423_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_3374_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_3373_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_3372_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_3362_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_2966_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_2919_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_2918_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_2848_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_2837_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_2836_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_27_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_2768_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_2767_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_26_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_25_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_1485_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_1484_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_1480_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_1387_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_1386_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_1375_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_1371_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_1113_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_1110_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_10
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPN3809_FE_RN_1110_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPN3515_n1500
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPN3514_n45
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPN3288_key_q_0_
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPN3168_key_q_32_
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPN2969_key_q_48_
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPN2577_q_temp_439_
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPN1769_n1501
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPN1703_FE_RN_9
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPN1586_n1475
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q[8]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q[7]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q[6]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q[63]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q[62]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q[61]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q[56]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q[55]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q[54]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q[53]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q[48]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q[47]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q[46]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q[45]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q[40]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q[39]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q[32]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q[24]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q[23]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q[22]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q[21]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q[16]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q[15]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q[14]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q[13]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q[0]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/FE_RN_72
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/FE_RN_58
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/FE_RN_57
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/FE_RN_52
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/FE_RN_16
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/FE_OFN502_reset
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/FE_OFN1109_key_q_16_
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/n8
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/n7
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/n6
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/n5
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/n4
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/n22
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/n21
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/n20
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/n152
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/n151
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/n15
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/n13
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n94
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n50
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n49
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n328
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n31
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n30
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n295
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n277
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n27
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n258
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n256
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n247
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n246
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n162
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1610
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n161
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1609
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1607
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1606
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1605
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1604
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1585
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1584
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1583
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1581
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1564
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1563
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1562
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1561
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1560
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1557
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1534
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1532
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1531
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1530
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1529
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1527
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1521
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1508
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1505
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1504
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_901_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_900_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_899_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_5857_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_5856_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_5199_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_4508_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_44
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_3
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_2844_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_28
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_2332_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_2331_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_22
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_20
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_1859_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_1657_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_1656_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_1497_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_1496_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_1468_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_1329_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_1328_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_1309_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_1256_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_1255_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_1254_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OCPN3764_FE_RN_1256_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OCPN3757_key_q_55_
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OCPN3746_FE_RN_1256_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OCPN1687_n1534
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q[7]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q[63]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q[55]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q[54]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q[53]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q[47]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q[46]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q[45]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q[39]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q[38]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q[23]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q[22]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q[21]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q[15]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q[14]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q[13]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/FE_RN_87
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/FE_RN_76
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/FE_RN_74
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/FE_RN_23
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/FE_OFN481_reset
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/n8
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/n7
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/n6
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/n5
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/n4
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/n3
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/n20
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/n2
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/n19
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/n18
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/n150
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/n149
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/n12
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/n11
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n978
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n282
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n217
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n212
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1629
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1628
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1607
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1588
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1587
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n158
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1556
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1554
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1530
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1529
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1509
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1508
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1483
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1482
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1481
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1458
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1456
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1454
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n119
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n118
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n117
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1135
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1133
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_970_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_969_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_968_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_3485_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_3484_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_3483_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_1
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OCPN3139_n1482
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OCPN2805_q_temp_311_
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q[63]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q[55]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q[54]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q[40]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q[32]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q[23]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q[22]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/FE_OFN488_reset
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/FE_OFN410_key_q_40_
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/n9
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/n8
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/n7
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/n23
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/n22
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/n21
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/n17
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/n153
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/n152
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/n15
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/n13
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/n12
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/n10
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n983
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n8
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n48
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n312
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n255
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n247
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n19
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n18
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n171
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1622
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1621
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1594
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1590
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1588
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1586
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1574
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1539
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1538
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1537
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1536
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1535
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1518
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1517
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1516
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1514
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1497
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1496
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1495
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1493
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1492
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1490
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1468
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1467
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1466
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1465
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1464
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1463
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1455
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1442
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1441
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1440
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1439
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1438
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1435
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n131
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n118
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1103
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1099
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1098
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1097
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1096
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1095
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1083
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1037
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1029
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1028
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1019
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1011
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_46
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_3105_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_3104_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_31
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_3058_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_3
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_29
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_242_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_1884_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_1780_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_1553_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_1552_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_1476_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_1467_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_1423_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_1367_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OCPN3439_key_q_32_
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OCPN2283_FE_RN_88
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q[8]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q[63]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q[62]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q[61]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q[55]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q[54]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q[53]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q[48]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q[40]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q[32]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q[24]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q[23]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q[22]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q[21]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q[16]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q[15]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q[14]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q[13]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/FE_RN_88
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/FE_RN_86
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/FE_OFN492_reset
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/FE_OFN1429_key_q_40_
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/FE_OFN1148_key_q_8_
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/FE_OFN1107_key_q_16_
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/n8
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/n7
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/n6
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/n5
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/n18
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/n17
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/n16
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/n148
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/n147
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/n12
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/n10
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n918
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n917
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n916
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n915
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n914
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n811
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n767
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1656
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1655
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1631
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN3395_n767
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN3021_FE_OFN293_key_q_48_
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q[48]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q[40]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q[32]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/FE_RN_57
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/FE_OFN479_reset
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/FE_OFN293_key_q_48_
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/n3
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/n21
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/n20
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/n19
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/n18
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/n17
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/n152
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/n151
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/n150
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/n15
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/n13
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/n121
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/n120
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/n12
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/n11
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/n108
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/n107
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/n106
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/n105
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/n104
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/n10
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n899
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n833
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n832
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n788
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n737
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n73
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n72
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n717
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n711
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n71
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n709
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n683
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n663
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n658
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n651
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n639
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n636
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n629
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n628
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n602
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n601
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n599
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n594
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n593
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n592
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n591
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n590
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n589
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n588
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n587
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n586
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n585
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n584
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n583
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n582
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n581
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n580
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n579
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n571
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n566
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n554
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n553
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n552
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n550
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n549
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n548
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n547
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n542
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n541
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n540
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n539
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n538
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n536
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n535
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n534
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n522
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n514
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n511
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n508
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n507
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n493
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n484
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n444
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n409
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n404
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n217
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n216
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n215
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n214
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n213
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n191
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n188
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n177
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n176
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n175
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n172
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n165
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n164
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1622
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1621
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1620
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1583
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1582
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1581
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1579
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1576
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1575
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1574
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1573
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1572
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1571
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1570
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1569
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1566
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1565
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1544
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1543
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1542
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1541
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1540
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1525
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1524
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1523
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1522
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1521
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1519
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1518
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1502
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1500
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1499
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1498
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1497
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1496
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1495
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1494
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1493
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1491
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1490
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1460
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1459
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1458
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1457
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1456
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1455
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1454
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1453
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1452
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1451
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1450
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1449
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1448
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1447
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1440
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1439
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1435
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1434
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1433
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1431
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1430
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1428
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1426
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1405
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1384
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1382
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1380
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1377
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1376
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1333
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1332
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1312
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1283
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n116
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n115
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1018
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_9
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_5766_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_5752_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_5750_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_5749_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_5747_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_5746_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_5745_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_4649_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_3472_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_3379_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_3378_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_3377_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_3289_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_3284_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_3252_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_3251_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_2909_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_2908_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_2907_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_2724_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_2723_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_2557_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_2312_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_2311_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1930_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1894_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1869_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1816_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1699_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1698_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1537_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1506_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1501_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1500_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_15
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1401_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1363_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1320_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1317_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_123_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_121_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_11
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OFN693_key_q_11_
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OFN1360_q_temp_72_
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OFN1294_q_temp_101_
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OFN1284_key_q_40_
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OFN1090_q_temp_64_
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN3341_n217
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN3233_q_temp_64_
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN3062_q_temp_127_
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN3060_FE_OFN420_key_q_0_
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN3038_q_temp_111_
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN2971_key_q_14_
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN2953_q_temp_79_
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN2794_q_temp_80_
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN2635_n1454
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN2606_q_temp_103_
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN2599_n1571
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN1993_n1433
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN1720_FE_RN_1501_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN1592_n1435
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[9]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[8]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[7]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[6]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[63]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[62]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[61]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[57]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[56]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[55]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[54]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[53]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[49]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[48]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[47]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[46]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[45]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[41]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[40]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[39]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[38]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[37]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[33]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[32]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[25]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[24]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[23]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[22]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[21]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[17]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[16]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[15]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[14]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[13]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[11]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[0]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/FE_RN_29
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/FE_OFN477_reset
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/FE_OFN426_key_q_24_
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/FE_OFN420_key_q_0_
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/FE_OFN373_key_q_8_
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/FE_OFN271_key_q_48_
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/FE_OFN1283_key_q_40_
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/FE_OFN101_n3
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/FE_OFN478_reset
[02/17 23:41:13   2588] 	core_instance/array_out[98]
[02/17 23:41:13   2588] 	core_instance/array_out[78]
[02/17 23:41:13   2588] 	core_instance/array_out[77]
[02/17 23:41:13   2588] 	core_instance/array_out[61]
[02/17 23:41:13   2588] 	core_instance/array_out[60]
[02/17 23:41:13   2588] 	core_instance/array_out[58]
[02/17 23:41:13   2588] 	core_instance/array_out[4]
[02/17 23:41:13   2588] 	core_instance/array_out[43]
[02/17 23:41:13   2588] 	core_instance/array_out[3]
[02/17 23:41:13   2588] 	core_instance/array_out[21]
[02/17 23:41:13   2588] 	core_instance/array_out[20]
[02/17 23:41:13   2588] 	core_instance/array_out[1]
[02/17 23:41:13   2588] 	core_instance/array_out[19]
[02/17 23:41:13   2588] 	core_instance/array_out[17]
[02/17 23:41:13   2588] 	core_instance/array_out[158]
[02/17 23:41:13   2588] 	core_instance/array_out[140]
[02/17 23:41:13   2588] 	core_instance/array_out[138]
[02/17 23:41:13   2588] 	core_instance/array_out[124]
[02/17 23:41:13   2588] 	core_instance/array_out[122]
[02/17 23:41:13   2588] 	core_instance/array_out[120]
[02/17 23:41:13   2588] 	core_instance/array_out[118]
[02/17 23:41:13   2588] 	core_instance/array_out[117]
[02/17 23:41:13   2588] 	core_instance/array_out[103]
[02/17 23:41:13   2588] 	core_instance/array_out[102]
[02/17 23:41:13   2588] 	core_instance/array_out[101]
[02/17 23:41:13   2588] 	core_instance/array_out[100]
[02/17 23:41:13   2588] 	core_instance/array_out[0]
[02/17 23:41:13   2588] 	core_instance/FE_OFN498_reset
[02/17 23:41:13   2588] 	core_instance/FE_OFN484_reset
[02/17 23:41:13   2588] 	core_instance/FE_OFN1219_array_out_43_
[02/17 23:41:13   2588] 	core_instance/FE_OFN1218_array_out_43_
[02/17 23:41:13   2588] 	core_instance/FE_OCPN3933_array_out_101_
[02/17 23:41:13   2588] 	core_instance/FE_OCPN3818_array_out_122_
[02/17 23:41:13   2588] 	core_instance/FE_OCPN3810_array_out_102_
[02/17 23:41:13   2588] 	core_instance/FE_OCPN3808_array_out_61_
[02/17 23:41:13   2588] 	core_instance/FE_OCPN3807_array_out_3_
[02/17 23:41:13   2588] 	core_instance/FE_OCPN3798_array_out_124_
[02/17 23:41:13   2588] 
[02/17 23:41:13   2588] 
[02/17 23:41:13   2588] Resizing failure reasons
[02/17 23:41:13   2588] ------------------------------------------------
[02/17 23:41:13   2588] *info:  2601 net(s): Could not be fixed because of internal reason: UnknownReason.
[02/17 23:41:13   2588] 	reset
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n9
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n84
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n82
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n80
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n8
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n7
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n68
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n67
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n66
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n64
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n63
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n60
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n6
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n5
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n49
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n48
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n47
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n46
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n45
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n44
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n43
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n42
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n41
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n4
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n38
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n37
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n36
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n35
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n33
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n29
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n28
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n27
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n26
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n25
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n217
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n216
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n215
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n214
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n213
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n212
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n211
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n210
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n209
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n208
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n207
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n206
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n205
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n204
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n203
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n202
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n201
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n200
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n199
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n198
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n197
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n196
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n195
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n194
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n193
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n192
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n191
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n190
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n189
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n188
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n187
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n186
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n185
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n184
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n183
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n182
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n181
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n180
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n178
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n177
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n176
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n175
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n174
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n173
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n172
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n171
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n170
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n17
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n169
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n168
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n167
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n166
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n165
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n164
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n163
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n162
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n161
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n160
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n159
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n158
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n157
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n156
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n155
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n154
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n153
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n152
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n151
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n150
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n15
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n149
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n148
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n147
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n146
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n145
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n144
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n143
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n142
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n141
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n140
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n139
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n138
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n137
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n130
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n129
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n128
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n127
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n126
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n124
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n123
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n122
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n120
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n12
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n11
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n103
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n102
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n100
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/n10
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_RN_929_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_RN_928_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_RN_895_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_RN_894_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_RN_893_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_RN_842_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_RN_841_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_RN_694_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_RN_693_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_RN_692_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_RN_5834_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_RN_5763_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_RN_5728_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_RN_5727_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_RN_5692_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_RN_5690_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_RN_5671_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_RN_5669_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_RN_5660_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_RN_5599_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_RN_5534_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_RN_5519_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_RN_5518_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_RN_5514_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_RN_5495_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_RN_5489_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_RN_5485_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_RN_5476_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_RN_5474_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_RN_5463_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_RN_5458_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_RN_5452_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_RN_5447_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_RN_5443_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_RN_5439_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_RN_5414_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_RN_5413_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_RN_5403_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_RN_5335_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_RN_5330_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_RN_5264_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_RN_5260_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_RN_5234_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_RN_5223_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_RN_467_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_RN_466_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_RN_465_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_RN_2203_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_RN_1365_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_RN_1081_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_RN_1080_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_RN_1079_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_RN_1071_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_RN_1070_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_OFN574_n82
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_OFN54_n215
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_OFN53_n157
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_OFN515_reset
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_OFN514_reset
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_OFN513_reset
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_OFN466_n67
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_OFN465_n67
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_OFN443_n84
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_OFN442_n84
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_OFN131_n217
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_OFN130_n216
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n84
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n80
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n8
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n7
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n67
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n66
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n64
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n60
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n6
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n5
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n49
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n48
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n47
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n46
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n45
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n44
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n43
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n42
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n41
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n40
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n4
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n37
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n36
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n35
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n33
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n32
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n28
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n27
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n26
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n25
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n24
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n219
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n218
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n217
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n216
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n215
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n214
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n213
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n212
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n211
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n210
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n209
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n208
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n206
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n203
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n202
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n201
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n200
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n199
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n198
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n197
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n196
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n195
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n194
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n193
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n192
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n191
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n190
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n189
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n187
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n186
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n185
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n184
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n183
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n182
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n181
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n180
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n179
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n177
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n174
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n173
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n172
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n170
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n169
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n168
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n166
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n163
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n162
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n160
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n16
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n159
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n158
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n157
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n156
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n155
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n154
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n150
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n15
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n147
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n146
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n145
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n144
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n142
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n141
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n140
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n137
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n130
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n129
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n128
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n127
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n126
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n124
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n123
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n122
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n104
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n103
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n102
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n100
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/n10
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_RN_844_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_RN_843_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_RN_5818_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_RN_5787_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_RN_5759_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_RN_5723_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_RN_5702_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_RN_5657_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_RN_5631_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_RN_5607_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_RN_5582_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_RN_5576_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_RN_5486_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_RN_5482_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_RN_5473_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_RN_5411_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_RN_5386_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_RN_5340_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_RN_3354_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_RN_2744_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_RN_2711_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_RN_1106_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_RN_1104_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_RN_1103_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_RN_1096_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_RN_1095_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_RN_1040_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_RN_1039_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_RN_1038_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_RN_1010_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_RN_1007_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_RN_1006_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_RN_1005_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_OFN516_reset
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_OFN49_n217
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_OFN48_n158
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_OFN47_n67
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_OFN473_n84
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_OFN463_n66
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_OFN425_n100
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_OFN129_n219
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_OFN128_n218
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n9
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n84
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n82
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n70
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n7
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n69
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n68
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n67
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n64
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n63
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n62
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n60
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n5
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n49
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n48
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n46
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n45
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n44
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n43
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n42
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n41
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n40
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n4
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n39
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n38
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n37
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n33
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n32
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n31
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n30
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n29
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n25
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n24
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n23
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n22
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n215
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n214
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n213
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n212
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n211
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n210
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n21
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n209
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n208
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n207
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n206
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n205
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n204
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n203
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n202
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n201
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n200
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n199
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n198
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n197
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n196
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n195
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n194
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n193
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n192
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n191
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n190
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n189
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n188
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n187
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n186
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n185
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n184
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n183
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n182
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n181
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n180
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n179
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n178
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n177
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n176
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n175
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n174
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n173
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n172
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n171
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n170
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n169
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n168
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n167
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n166
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n165
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n164
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n163
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n162
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n161
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n160
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n159
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n158
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n157
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n156
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n155
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n154
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n153
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n152
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n151
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n150
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n149
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n148
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n147
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n146
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n145
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n144
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n143
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n142
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n141
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n140
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n139
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n138
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n137
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n130
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n13
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n129
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n128
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n127
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n126
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n124
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n123
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n122
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n120
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n110
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n11
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n109
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n108
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/n10
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_RN_664_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_RN_663_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_RN_5820_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_RN_5817_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_RN_5767_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_RN_5764_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_RN_5689_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_RN_5688_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_RN_5639_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_RN_5630_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_RN_5626_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_RN_5538_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_RN_5410_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_RN_5339_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_RN_5310_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_RN_5266_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_RN_5263_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_RN_5235_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_RN_5224_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_RN_5220_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_RN_5212_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_RN_5055_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_RN_5050_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_RN_4584_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_RN_2540_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_RN_2336_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_RN_2049_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_RN_160_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_RN_159_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_RN_1514_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_RN_1089_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_RN_1088_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_RN_1050_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_RN_1049_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_OFN705_n69
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_OFN464_n68
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_OFN44_n213
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_OFN43_n155
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_OFN342_n69
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_OFN127_n215
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_OFN126_n214
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n9
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n84
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n80
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n70
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n7
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n69
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n68
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n67
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n66
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n64
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n63
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n62
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n5
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n49
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n48
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n47
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n46
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n45
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n44
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n43
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n42
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n41
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n40
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n4
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n39
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n36
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n35
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n33
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n32
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n31
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n27
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n26
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n25
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n24
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n219
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n218
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n217
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n216
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n215
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n214
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n213
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n212
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n211
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n210
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n21
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n209
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n208
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n207
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n206
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n205
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n204
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n203
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n202
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n201
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n200
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n199
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n198
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n197
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n196
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n195
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n194
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n193
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n192
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n191
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n190
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n189
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n188
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n187
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n186
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n185
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n184
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n183
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n182
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n181
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n180
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n179
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n178
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n177
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n176
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n175
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n174
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n173
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n172
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n171
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n170
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n169
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n168
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n167
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n166
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n165
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n164
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n163
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n162
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n161
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n160
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n159
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n158
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n157
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n156
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n155
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n154
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n153
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n152
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n151
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n150
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n15
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n149
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n148
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n147
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n146
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n145
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n144
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n143
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n142
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n141
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n140
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n139
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n138
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n137
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n130
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n13
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n129
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n128
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n127
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n126
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n124
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n123
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n122
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n11
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n104
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n103
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/n100
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_662_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_661_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_5823_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_5821_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_5815_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_5773_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_5772_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_5771_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_5670_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_5667_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_5662_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_5598_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_5581_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_5533_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_5493_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_5488_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_5420_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_5385_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_5342_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_5331_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_5315_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_5265_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_5261_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_5236_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_5228_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_5210_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_5195_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_5189_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_5170_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_5150_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_3346_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_3279_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_3276_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_305_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_304_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_2977_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_2976_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_2974_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_2537_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_2527_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_1562_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_1098_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_1097_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_1078_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_1077_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_1042_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_RN_1041_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_OFN710_n84
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_OFN497_reset
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_OFN482_reset
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_OFN40_n217
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_OFN39_n158
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_OFN345_n84
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_OFN125_n219
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_OFN124_n218
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n82
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n80
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n8
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n7
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n69
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n68
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n67
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n66
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n64
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n63
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n62
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n60
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n6
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n5
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n49
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n48
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n47
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n45
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n44
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n43
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n42
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n41
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n40
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n4
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n39
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n38
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n37
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n36
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n32
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n31
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n30
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n29
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n28
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n24
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n23
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n22
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n213
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n212
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n211
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n210
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n21
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n209
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n208
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n207
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n206
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n205
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n204
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n203
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n202
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n201
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n200
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n20
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n199
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n198
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n197
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n196
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n195
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n194
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n193
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n192
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n191
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n190
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n189
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n188
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n187
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n186
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n185
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n184
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n183
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n182
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n181
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n180
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n18
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n179
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n178
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n177
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n176
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n175
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n174
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n173
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n172
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n171
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n170
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n169
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n168
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n167
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n166
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n165
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n164
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n163
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n162
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n161
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n160
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n159
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n158
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n157
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n156
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n155
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n154
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n153
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n152
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n151
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n150
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n149
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n148
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n147
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n146
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n145
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n144
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n143
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n142
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n141
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n140
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n14
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n139
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n138
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n137
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n130
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n129
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n128
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n127
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n126
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n124
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n123
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n122
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n120
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n12
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n110
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n109
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n108
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n107
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/n10
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_933_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_932_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_903_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_902_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_879_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_878_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_5810_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_5788_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_5726_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_5724_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_5720_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_5628_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_5625_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_5554_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_5553_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_5546_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_5545_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_5537_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_5527_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_5517_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_5515_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_5513_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_5511_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_5494_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_5472_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_5461_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_5450_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_5444_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_5416_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_5407_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_5338_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_5313_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_5241_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_5226_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_5209_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_4171_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_4075_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_399_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_398_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_3877_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_3875_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_3813_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_3809_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_2746_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_2520_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_1059_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_1058_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_1057_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_1009_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_RN_1008_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_OFN487_reset
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_OFN486_reset
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_OFN485_reset
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_OFN483_reset
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_OFN437_n68
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_OFN436_n68
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_OFN36_n211
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_OFN35_n153
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_OFN123_n213
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_OFN122_n212
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n9
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n84
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n80
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n8
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n70
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n7
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n69
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n68
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n67
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n66
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n64
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n63
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n60
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n6
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n5
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n49
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n48
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n47
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n46
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n45
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n44
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n43
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n42
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n41
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n40
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n4
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n37
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n36
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n35
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n33
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n32
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n28
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n27
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n26
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n25
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n24
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n219
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n218
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n217
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n216
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n215
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n214
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n213
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n212
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n211
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n210
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n209
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n208
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n207
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n206
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n205
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n204
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n203
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n202
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n201
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n200
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n199
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n198
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n197
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n196
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n195
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n194
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n193
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n192
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n191
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n190
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n189
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n188
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n187
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n186
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n185
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n184
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n183
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n182
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n181
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n180
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n179
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n178
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n177
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n176
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n175
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n174
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n173
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n172
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n171
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n170
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n17
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n169
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n168
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n167
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n166
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n165
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n164
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n163
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n162
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n161
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n160
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n16
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n159
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n158
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n157
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n156
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n155
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n154
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n153
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n152
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n151
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n150
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n15
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n149
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n148
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n147
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n146
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n145
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n144
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n143
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n142
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n141
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n140
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n14
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n139
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n138
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n137
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n130
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n129
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n128
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n127
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n126
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n124
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n123
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n122
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n12
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n11
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n104
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n103
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n102
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/n100
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5970_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5897_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5896_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5882_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5875_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5812_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5809_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5786_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5740_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5739_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5738_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5719_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5717_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5695_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5666_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5664_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5663_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5658_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5656_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5616_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5611_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5608_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5606_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5602_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5597_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5549_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5544_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5535_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5492_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5484_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5479_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5470_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5468_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5460_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5457_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5451_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5445_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5418_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5409_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5341_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5309_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5267_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5262_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5237_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5229_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5171_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_5148_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_4923_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_362_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_361_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_2682_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_2667_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_2483_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_1883_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_1873_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_1076_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_1075_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_1066_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_1065_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_1056_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_RN_1055_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_OFN501_reset
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_OFN489_reset
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_OFN458_n100
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_OFN457_n100
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_OFN32_n217
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_OFN31_n158
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_OFN121_n219
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_OFN120_n218
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n99
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n98
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n97
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n96
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n95
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n94
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n93
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n92
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n91
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n90
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n89
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n88
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n87
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n86
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n85
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n84
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n83
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n82
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n81
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n80
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n79
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n78
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n77
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n76
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n75
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n74
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n73
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n72
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n71
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n70
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n7
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n68
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n67
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n66
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n65
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n64
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n63
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n62
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n61
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n6
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n59
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n58
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n57
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n56
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n55
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n54
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n53
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n52
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n51
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n50
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n5
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n49
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n48
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n47
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n46
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n45
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n44
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n43
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n42
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n41
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n40
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n4
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n39
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n36
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n35
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n34
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n33
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n32
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n31
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n3
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n27
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n26
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n25
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n24
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n21
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n158
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n157
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n156
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n155
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n154
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n153
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n152
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n151
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n150
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n15
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n149
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n148
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n147
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n146
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n145
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n144
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n143
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n142
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n141
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n140
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n14
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n139
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n138
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n137
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n136
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n135
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n134
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n133
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n132
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n131
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n130
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n129
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n128
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n127
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n126
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n125
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n124
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n123
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n122
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n121
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n12
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n119
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n118
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n117
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n116
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n115
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n114
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n113
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n112
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n111
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n105
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n104
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n103
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n102
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n101
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n100
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n10
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/n1
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_RN_5833_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_RN_5761_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_RN_5754_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_RN_5681_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_RN_5661_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_RN_5651_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_RN_5649_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_RN_5627_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_RN_5605_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_RN_5569_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_RN_5567_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_RN_5555_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_RN_5543_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_RN_5536_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_RN_5516_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_RN_5512_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_RN_5510_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_RN_5491_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_RN_5462_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_RN_5454_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_RN_5446_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_RN_5417_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_RN_5408_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_RN_5336_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_RN_5332_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_RN_5314_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_RN_5269_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_RN_5238_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_RN_5227_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_RN_5219_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_RN_2230_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_RN_2223_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_RN_2213_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_RN_2208_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_RN_2178_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_RN_1932_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_OFN495_reset
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_OFN480_reset
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_OFN469_n80
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_OFN433_n100
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_OFN27_n158
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_OFN26_n34
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_OFN119_n3
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_OFN118_n1
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n99
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n98
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n97
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n96
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n95
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n94
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n93
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n92
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n91
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n90
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n9
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n89
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n88
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n87
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n86
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n85
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n84
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n83
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n82
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n81
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n80
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n79
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n78
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n77
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n76
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n75
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n74
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n73
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n72
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n71
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n70
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n7
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n69
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n68
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n67
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n66
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n65
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n64
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n63
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n61
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n60
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n59
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n58
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n57
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n56
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n55
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n54
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n53
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n52
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n51
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n50
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n5
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n49
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n48
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n47
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n46
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n45
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n44
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n43
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n42
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n41
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n40
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n4
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n37
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n36
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n35
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n34
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n33
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n32
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n3
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n28
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n27
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n26
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n25
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n24
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n16
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n158
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n157
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n156
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n155
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n154
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n153
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n152
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n151
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n150
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n15
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n149
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n148
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n147
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n146
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n145
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n144
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n143
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n142
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n141
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n140
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n14
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n139
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n138
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n137
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n136
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n135
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n134
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n133
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n132
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n131
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n130
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n13
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n129
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n128
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n127
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n126
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n125
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n124
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n123
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n122
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n121
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n12
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n119
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n118
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n117
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n116
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n115
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n114
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n113
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n112
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n111
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n105
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n104
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n103
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n102
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n101
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n100
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/n1
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_5813_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_5811_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_5789_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_5765_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_5762_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_5650_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_5648_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_5629_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_5610_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_5609_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_5601_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_5600_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_5556_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_5550_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_5548_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_5547_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_5542_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_5532_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_5483_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_5480_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_5469_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_5467_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_5459_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_5449_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_5442_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_5415_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_5404_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_5337_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_5308_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_5233_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_5211_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_46_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_4652_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_45_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_335_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_334_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_294_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_293_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_2257_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_2250_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_2241_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_202_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_201_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_1931_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_1074_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_1073_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_1072_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_1053_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_1052_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_RN_1051_0
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_OFN476_reset
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_OFN411_n100
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_OFN22_n158
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_OFN21_n34
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_OFN117_n3
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_OFN116_n1
[02/17 23:41:13   2588] 	core_instance/ofifo_inst/FE_OFN499_reset
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/q_temp[97]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/q_temp[96]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/q_temp[87]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/q_temp[80]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/q_temp[79]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/q_temp[72]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/q_temp[71]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/q_temp[65]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/q_temp[64]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/q_temp[511]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/q_temp[503]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/q_temp[496]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/q_temp[495]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/q_temp[488]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/q_temp[487]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/q_temp[480]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/q_temp[472]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/q_temp[471]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/q_temp[464]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/q_temp[463]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/q_temp[456]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/q_temp[448]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/q_temp[447]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/q_temp[440]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/q_temp[439]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/q_temp[431]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/q_temp[423]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/q_temp[416]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/q_temp[408]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/q_temp[407]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/q_temp[399]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/q_temp[392]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/q_temp[391]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/q_temp[384]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/q_temp[383]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/q_temp[375]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/q_temp[367]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/q_temp[343]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/q_temp[327]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/q_temp[311]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/q_temp[279]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/q_temp[255]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/q_temp[247]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/q_temp[239]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/q_temp[200]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/q_temp[199]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/q_temp[176]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/q_temp[160]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/q_temp[152]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/q_temp[127]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/q_temp[126]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/q_temp[120]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/q_temp[119]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/q_temp[118]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/q_temp[117]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/q_temp[112]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/q_temp[111]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/q_temp[104]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/q_temp[103]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/q_temp[101]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/n[9]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/n[8]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/n[64]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/n[56]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/n[49]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/n[48]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/n[41]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/n[40]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/n[32]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/n[25]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/n[24]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/n[1]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/n[16]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/n85
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/n84
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/n83
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/n78
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/n76
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/n75
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/n74
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/n73
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/n72
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/n70
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/n69
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/n68
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/n215
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/n214
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n910
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n848
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n841
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n810
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n786
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n665
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n646
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n606
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n605
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n604
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n603
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n602
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n601
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n600
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n599
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n59
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n58
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n57
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n56
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n28
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n27
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n26
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n207
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1631
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1630
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1629
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1587
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1549
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1547
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1522
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1521
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1520
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1501
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1500
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1499
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1498
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1497
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1474
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1473
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1472
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1469
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1466
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1447
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1446
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1445
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1444
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1443
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1442
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_4414_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_4413_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_4411_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_4409_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_4408_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_4407_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_4406_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_4405_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_4404_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_3896_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_3895_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_3894_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_3736_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_2526_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_2337_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_181_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_180_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_179_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1766_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1687_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1300_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1015_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_1013_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN3568_key_q_56_
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN3561_n_1_
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN3558_key_q_40_
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN3530_n848
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN3398_key_q_62_
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN3397_key_q_62_
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN3297_n_9_
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN2976_n_64_
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN2652_n1447
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN1561_key_q_53_
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q[8]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q[63]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q[62]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q[61]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q[56]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q[55]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q[54]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q[53]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q[48]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q[46]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q[45]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q[40]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q[39]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q[32]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q[24]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q[23]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q[22]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q[16]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q[0]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/FE_OFN512_reset
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/FE_OFN511_reset
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/FE_OFN509_reset
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/FE_OFN508_reset
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/FE_OFN507_reset
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/FE_OFN506_reset
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/FE_OFN300_key_q_0_
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_8__mac_col_inst/FE_OFN1134_key_q_8_
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/n9
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/n7
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/n6
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/n5
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/n4
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/n22
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/n21
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/n20
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/n2
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/n152
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/n151
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/n13
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/n12
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/n11
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n981
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n51
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n417
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n335
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n279
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n277
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n273
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n267
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n259
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n169
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n168
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1668
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1667
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1666
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n166
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n165
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1645
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1641
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1637
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1633
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1621
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1580
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1579
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1578
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1576
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1554
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1553
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1552
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1533
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1532
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1531
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1530
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1529
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1528
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1506
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1505
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1504
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1503
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1501
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1500
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1498
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1479
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1478
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1476
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1475
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1474
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1473
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1472
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1128
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1127
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1126
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1125
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1124
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1122
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1121
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1045
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1034
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1032
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_9
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_488_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_487_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_3837_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_3322_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_3321_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_3320_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_3265_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_3253_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_3206_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_3205_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_3204_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_3187_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_3186_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_3
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_2722_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_24
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_1765_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_1684_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_1683_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_1638_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_15
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_1389_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_1388_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_1355_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_1348_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_1094_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OCPN3541_key_q_24_
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OCPN3517_key_q_40_
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OCPN3393_n1034
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OCPN3210_n981
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OCPN2749_n1473
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OCPN2661_FE_RN_1765_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OCPN2417_key_q_23_
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OCPN2321_n1474
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OCPN2294_n1045
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OCPN2082_n417
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OCPN2066_key_q_54_
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OCPN2036_n1505
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OCPN1668_n1473
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q[8]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q[63]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q[62]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q[61]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q[55]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q[54]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q[53]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q[48]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q[47]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q[46]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q[45]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q[40]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q[39]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q[38]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q[32]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q[24]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q[23]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q[22]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q[21]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q[16]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q[15]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q[14]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/key_q[0]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/FE_RN_82
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/FE_RN_79
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/FE_RN_75
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/FE_RN_68
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/FE_RN_6
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/FE_RN_48
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/FE_RN_2
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/FE_RN_12
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/FE_OFN505_reset
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/FE_OFN504_reset
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/FE_OFN1115_q_temp_472_
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/FE_OFN1093_key_q_8_
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_7__mac_col_inst/FE_OCPN3534_q_temp_496_
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/n9
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/n7
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/n19
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/n18
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/n17
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/n16
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/n154
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/n153
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/n149
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/n148
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/n13
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n774
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n753
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n45
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n44
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n43
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n42
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n372
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n363
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n345
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n324
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n309
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n229
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n228
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1666
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1665
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1664
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1603
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1602
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1601
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1599
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1595
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1582
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1581
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1580
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1579
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1578
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1577
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1576
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1552
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1551
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1550
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1548
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1547
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1531
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1530
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1529
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1528
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1527
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1526
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1524
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1505
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1503
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1502
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1501
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1500
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1497
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1492
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1491
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1478
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1477
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1476
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1475
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1474
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1148
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1147
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1145
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1144
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1143
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1142
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1141
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1140
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1139
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1138
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1134
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1087
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1085
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1054
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1034
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1030
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1005
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1003
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_9
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_5781_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_5348_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_5347_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_5346_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_4737_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_4597_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_41
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_404_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_3423_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_3374_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_3373_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_3372_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_3362_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_2966_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_2919_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_2918_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_2848_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_2837_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_2836_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_27_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_2768_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_2767_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_26_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_25_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_1485_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_1484_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_1480_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_1387_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_1386_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_1375_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_1371_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_1113_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_1110_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_10
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPN3809_FE_RN_1110_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPN3515_n1500
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPN3514_n45
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPN3288_key_q_0_
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPN3168_key_q_32_
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPN2969_key_q_48_
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPN2577_q_temp_439_
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPN1769_n1501
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPN1703_FE_RN_9
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPN1586_n1475
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q[8]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q[7]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q[6]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q[63]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q[62]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q[61]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q[56]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q[55]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q[54]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q[53]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q[48]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q[47]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q[46]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q[45]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q[40]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q[39]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q[32]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q[24]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q[23]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q[22]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q[21]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q[16]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q[15]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q[14]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q[13]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/key_q[0]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/FE_RN_72
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/FE_RN_58
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/FE_RN_57
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/FE_RN_52
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/FE_RN_16
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/FE_OFN502_reset
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_6__mac_col_inst/FE_OFN1109_key_q_16_
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/n8
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/n7
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/n6
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/n5
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/n4
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/n22
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/n21
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/n20
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/n152
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/n151
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/n15
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/n13
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n94
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n50
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n49
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n328
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n31
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n30
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n295
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n277
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n27
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n258
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n256
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n247
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n246
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n162
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1610
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n161
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1609
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1607
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1606
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1605
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1604
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1585
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1584
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1583
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1581
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1564
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1563
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1562
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1561
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1560
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1557
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1534
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1532
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1531
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1530
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1529
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1527
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1521
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1508
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1505
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1504
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_901_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_900_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_899_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_5857_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_5856_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_5199_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_4508_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_44
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_3
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_2844_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_28
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_2332_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_2331_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_22
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_20
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_1859_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_1657_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_1656_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_1497_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_1496_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_1468_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_1329_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_1328_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_1309_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_1256_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_1255_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_1254_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OCPN3764_FE_RN_1256_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OCPN3757_key_q_55_
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OCPN3746_FE_RN_1256_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OCPN1687_n1534
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q[7]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q[63]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q[55]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q[54]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q[53]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q[47]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q[46]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q[45]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q[39]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q[38]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q[23]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q[22]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q[21]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q[15]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q[14]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/key_q[13]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/FE_RN_87
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/FE_RN_76
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/FE_RN_74
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/FE_RN_23
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_5__mac_col_inst/FE_OFN481_reset
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/n8
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/n7
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/n6
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/n5
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/n4
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/n3
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/n20
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/n2
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/n19
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/n18
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/n150
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/n149
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/n12
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/n11
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n978
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n282
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n217
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n212
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1629
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1628
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1607
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1588
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1587
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n158
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1556
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1554
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1530
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1529
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1509
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1508
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1483
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1482
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1481
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1458
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1456
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1454
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n119
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n118
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n117
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1135
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1133
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_970_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_969_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_968_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_3485_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_3484_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_3483_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_1
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OCPN3139_n1482
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OCPN2805_q_temp_311_
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q[63]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q[55]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q[54]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q[40]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q[32]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q[23]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q[22]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/FE_OFN488_reset
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_4__mac_col_inst/FE_OFN410_key_q_40_
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/n9
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/n8
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/n7
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/n23
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/n22
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/n21
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/n17
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/n153
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/n152
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/n15
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/n13
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/n12
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/n10
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n983
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n8
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n48
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n312
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n255
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n247
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n19
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n18
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n171
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1622
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1621
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1594
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1590
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1588
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1586
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1574
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1539
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1538
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1537
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1536
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1535
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1518
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1517
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1516
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1514
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1497
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1496
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1495
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1493
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1492
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1490
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1468
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1467
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1466
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1465
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1464
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1463
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1455
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1442
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1441
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1440
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1439
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1438
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1435
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n131
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n118
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1103
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1099
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1098
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1097
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1096
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1095
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1083
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1037
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1029
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1028
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1019
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1011
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_46
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_3105_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_3104_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_31
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_3058_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_3
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_29
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_242_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_1884_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_1780_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_1553_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_1552_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_1476_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_1467_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_1423_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_1367_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OCPN3439_key_q_32_
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OCPN2283_FE_RN_88
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q[8]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q[63]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q[62]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q[61]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q[55]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q[54]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q[53]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q[48]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q[40]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q[32]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q[24]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q[23]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q[22]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q[21]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q[16]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q[15]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q[14]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/key_q[13]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/FE_RN_88
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/FE_RN_86
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/FE_OFN492_reset
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/FE_OFN1429_key_q_40_
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/FE_OFN1148_key_q_8_
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_3__mac_col_inst/FE_OFN1107_key_q_16_
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/n8
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/n7
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/n6
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/n5
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/n18
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/n17
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/n16
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/n148
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/n147
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/n12
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/n10
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n918
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n917
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n916
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n915
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n914
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n811
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n767
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1656
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1655
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1631
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN3395_n767
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OCPN3021_FE_OFN293_key_q_48_
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q[48]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q[40]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q[32]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/FE_RN_57
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/FE_OFN479_reset
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_2__mac_col_inst/FE_OFN293_key_q_48_
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/n3
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/n21
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/n20
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/n19
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/n18
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/n17
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/n152
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/n151
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/n150
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/n15
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/n13
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/n121
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/n120
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/n12
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/n11
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/n108
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/n107
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/n106
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/n105
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/n104
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/n10
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n899
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n833
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n832
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n788
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n737
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n73
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n72
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n717
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n711
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n71
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n709
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n683
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n663
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n658
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n651
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n639
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n636
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n629
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n628
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n602
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n601
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n599
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n594
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n593
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n592
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n591
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n590
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n589
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n588
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n587
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n586
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n585
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n584
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n583
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n582
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n581
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n580
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n579
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n571
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n566
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n554
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n553
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n552
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n550
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n549
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n548
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n547
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n542
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n541
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n540
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n539
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n538
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n536
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n535
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n534
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n522
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n514
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n511
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n508
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n507
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n493
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n484
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n444
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n409
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n404
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n217
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n216
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n215
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n214
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n213
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n191
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n188
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n177
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n176
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n175
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n172
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n165
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n164
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1622
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1621
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1620
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1583
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1582
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1581
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1579
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1576
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1575
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1574
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1573
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1572
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1571
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1570
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1569
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1566
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1565
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1544
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1543
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1542
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1541
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1540
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1525
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1524
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1523
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1522
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1521
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1519
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1518
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1502
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1500
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1499
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1498
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1497
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1496
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1495
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1494
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1493
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1491
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1490
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1460
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1459
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1458
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1457
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1456
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1455
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1454
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1453
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1452
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1451
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1450
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1449
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1448
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1447
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1440
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1439
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1435
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1434
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1433
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1431
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1430
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1428
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1426
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1405
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1384
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1382
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1380
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1377
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1376
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1333
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1332
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1312
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1283
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n116
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n115
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1018
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_9
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_5766_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_5752_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_5750_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_5749_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_5747_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_5746_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_5745_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_4649_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_3472_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_3379_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_3378_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_3377_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_3289_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_3284_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_3252_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_3251_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_2909_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_2908_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_2907_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_2724_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_2723_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_2557_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_2312_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_2311_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1930_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1894_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1869_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1816_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1699_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1698_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1537_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1506_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1501_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1500_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_15
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1401_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1363_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1320_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1317_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_123_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_121_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_11
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OFN693_key_q_11_
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OFN1360_q_temp_72_
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OFN1294_q_temp_101_
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OFN1284_key_q_40_
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OFN1090_q_temp_64_
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN3341_n217
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN3233_q_temp_64_
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN3062_q_temp_127_
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN3060_FE_OFN420_key_q_0_
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN3038_q_temp_111_
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN2971_key_q_14_
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN2953_q_temp_79_
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN2794_q_temp_80_
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN2635_n1454
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN2606_q_temp_103_
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN2599_n1571
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN1993_n1433
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN1720_FE_RN_1501_0
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPN1592_n1435
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[9]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[8]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[7]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[6]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[63]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[62]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[61]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[57]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[56]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[55]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[54]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[53]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[49]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[48]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[47]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[46]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[45]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[41]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[40]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[39]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[38]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[37]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[33]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[32]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[25]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[24]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[23]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[22]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[21]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[17]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[16]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[15]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[14]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[13]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[11]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/key_q[0]
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/FE_RN_29
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/FE_OFN477_reset
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/FE_OFN426_key_q_24_
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/FE_OFN420_key_q_0_
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/FE_OFN373_key_q_8_
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/FE_OFN271_key_q_48_
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/FE_OFN1283_key_q_40_
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/col_idx_1__mac_col_inst/FE_OFN101_n3
[02/17 23:41:13   2588] 	core_instance/mac_array_instance/FE_OFN478_reset
[02/17 23:41:13   2588] 	core_instance/array_out[98]
[02/17 23:41:13   2588] 	core_instance/array_out[78]
[02/17 23:41:13   2588] 	core_instance/array_out[77]
[02/17 23:41:13   2588] 	core_instance/array_out[61]
[02/17 23:41:13   2588] 	core_instance/array_out[60]
[02/17 23:41:13   2588] 	core_instance/array_out[58]
[02/17 23:41:13   2588] 	core_instance/array_out[4]
[02/17 23:41:13   2588] 	core_instance/array_out[43]
[02/17 23:41:13   2588] 	core_instance/array_out[3]
[02/17 23:41:13   2588] 	core_instance/array_out[21]
[02/17 23:41:13   2588] 	core_instance/array_out[20]
[02/17 23:41:13   2588] 	core_instance/array_out[1]
[02/17 23:41:13   2588] 	core_instance/array_out[19]
[02/17 23:41:13   2588] 	core_instance/array_out[17]
[02/17 23:41:13   2588] 	core_instance/array_out[158]
[02/17 23:41:13   2588] 	core_instance/array_out[140]
[02/17 23:41:13   2588] 	core_instance/array_out[138]
[02/17 23:41:13   2588] 	core_instance/array_out[124]
[02/17 23:41:13   2588] 	core_instance/array_out[122]
[02/17 23:41:13   2588] 	core_instance/array_out[120]
[02/17 23:41:13   2588] 	core_instance/array_out[118]
[02/17 23:41:13   2588] 	core_instance/array_out[117]
[02/17 23:41:13   2588] 	core_instance/array_out[103]
[02/17 23:41:13   2588] 	core_instance/array_out[102]
[02/17 23:41:13   2588] 	core_instance/array_out[101]
[02/17 23:41:13   2588] 	core_instance/array_out[100]
[02/17 23:41:13   2588] 	core_instance/array_out[0]
[02/17 23:41:13   2588] 	core_instance/FE_OFN498_reset
[02/17 23:41:13   2588] 	core_instance/FE_OFN484_reset
[02/17 23:41:13   2588] 	core_instance/FE_OFN1219_array_out_43_
[02/17 23:41:13   2588] 	core_instance/FE_OFN1218_array_out_43_
[02/17 23:41:13   2588] 	core_instance/FE_OCPN3933_array_out_101_
[02/17 23:41:13   2588] 	core_instance/FE_OCPN3818_array_out_122_
[02/17 23:41:13   2588] 	core_instance/FE_OCPN3810_array_out_102_
[02/17 23:41:13   2588] 	core_instance/FE_OCPN3808_array_out_61_
[02/17 23:41:13   2588] 	core_instance/FE_OCPN3807_array_out_3_
[02/17 23:41:13   2588] 	core_instance/FE_OCPN3798_array_out_124_
[02/17 23:41:13   2588] 
[02/17 23:41:13   2588] 
[02/17 23:41:13   2588] *info: net names were printed out to logv file
[02/17 23:41:13   2588] 
[02/17 23:41:13   2588] *** Finish Post Route Hold Fixing (cpu=0:00:16.8 real=0:00:18.0 totSessionCpu=0:43:08 mem=1835.9M density=99.122%) ***
[02/17 23:41:13   2588] Summary for sequential cells idenfication: 
[02/17 23:41:13   2588] Identified SBFF number: 199
[02/17 23:41:13   2588] Identified MBFF number: 0
[02/17 23:41:13   2588] Not identified SBFF number: 0
[02/17 23:41:13   2588] Not identified MBFF number: 0
[02/17 23:41:13   2588] Number of sequential cells which are not FFs: 104
[02/17 23:41:13   2588] 
[02/17 23:41:14   2589] Default Rule : ""
[02/17 23:41:14   2589] Non Default Rules :
[02/17 23:41:14   2589] Worst Slack : -0.226 ns
[02/17 23:41:14   2589] Total 0 nets layer assigned (1.4).
[02/17 23:41:15   2591] GigaOpt: setting up router preferences
[02/17 23:41:15   2591]         design wns: -0.2256
[02/17 23:41:15   2591]         slack threshold: 1.1944
[02/17 23:41:15   2591] GigaOpt: 9 nets assigned router directives
[02/17 23:41:15   2591] 
[02/17 23:41:15   2591] Start Assign Priority Nets ...
[02/17 23:41:15   2591] TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
[02/17 23:41:16   2591] Existing Priority Nets 0 (0.0%)
[02/17 23:41:16   2591] Total Assign Priority Nets 975 (3.0%)
[02/17 23:41:16   2591] Default Rule : ""
[02/17 23:41:16   2591] Non Default Rules :
[02/17 23:41:16   2591] Worst Slack : -0.226 ns
[02/17 23:41:16   2591] Total 0 nets layer assigned (0.3).
[02/17 23:41:16   2591] GigaOpt: setting up router preferences
[02/17 23:41:16   2591]         design wns: -0.2256
[02/17 23:41:16   2591]         slack threshold: 1.1944
[02/17 23:41:16   2591] GigaOpt: 0 nets assigned router directives
[02/17 23:41:16   2591] 
[02/17 23:41:16   2591] Start Assign Priority Nets ...
[02/17 23:41:16   2591] TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
[02/17 23:41:16   2591] Existing Priority Nets 0 (0.0%)
[02/17 23:41:16   2591] Total Assign Priority Nets 975 (3.0%)
[02/17 23:41:16   2591] ** Profile ** Start :  cpu=0:00:00.0, mem=1813.7M
[02/17 23:41:16   2591] ** Profile ** Other data :  cpu=0:00:00.1, mem=1813.7M
[02/17 23:41:16   2592] ** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1813.7M
[02/17 23:41:17   2592] ** Profile ** DRVs :  cpu=0:00:00.5, mem=1813.7M
[02/17 23:41:17   2592] 
------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.226  | -0.226  | -0.212  |
|           TNS (ns):|-198.321 |-178.700 | -19.621 |
|    Violating Paths:|  1758   |  1598   |   160   |
|          All Paths:|  6712   |  5406   |  5730   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.644%
       (99.122% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1813.7M
[02/17 23:41:17   2592] **optDesign ... cpu = 0:02:53, real = 0:02:53, mem = 1638.4M, totSessionCpu=0:43:13 **
[02/17 23:41:17   2592] -routeWithEco false                      # bool, default=false
[02/17 23:41:17   2592] -routeWithEco true                       # bool, default=false, user setting
[02/17 23:41:17   2592] -routeSelectedNetOnly false              # bool, default=false, user setting
[02/17 23:41:17   2592] -routeWithTimingDriven true              # bool, default=false, user setting
[02/17 23:41:17   2592] -routeWithTimingDriven false             # bool, default=false, user setting
[02/17 23:41:17   2592] -routeWithSiDriven true                  # bool, default=false, user setting
[02/17 23:41:17   2592] -routeWithSiDriven false                 # bool, default=false, user setting
[02/17 23:41:17   2592] 
[02/17 23:41:17   2592] globalDetailRoute
[02/17 23:41:17   2592] 
[02/17 23:41:17   2592] #setNanoRouteMode -drouteAutoStop true
[02/17 23:41:17   2592] #setNanoRouteMode -drouteFixAntenna true
[02/17 23:41:17   2592] #setNanoRouteMode -routeSelectedNetOnly false
[02/17 23:41:17   2592] #setNanoRouteMode -routeWithEco true
[02/17 23:41:17   2592] #setNanoRouteMode -routeWithSiDriven false
[02/17 23:41:17   2592] #setNanoRouteMode -routeWithTimingDriven false
[02/17 23:41:17   2592] #Start globalDetailRoute on Mon Feb 17 23:41:17 2025
[02/17 23:41:17   2592] #
[02/17 23:41:17   2592] Closing parasitic data file '/tmp/innovus_temp_29147_ieng6-ece-17.ucsd.edu_ttalapaneni_IR5P9z/fullchip_29147_Xyl9XN.rcdb.d'. 43302 times net's RC data read were performed.
[02/17 23:41:17   2593] ### Net info: total nets: 32763
[02/17 23:41:17   2593] ### Net info: dirty nets: 203
[02/17 23:41:17   2593] ### Net info: marked as disconnected nets: 0
[02/17 23:41:17   2593] #WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1g/FE_RC_40_0 connects to NET core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1g/FE_RN_15_0 at location ( 340.100 109.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
[02/17 23:41:17   2593] #WARNING (NRIG-44) Imported NET core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1g/FE_RN_15_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[02/17 23:41:17   2593] #WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1g/FE_RC_38_0 connects to NET core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1g/FE_RN_14_0 at location ( 354.900 80.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[02/17 23:41:17   2593] #WARNING (NRIG-44) Imported NET core_instance/ofifo_inst/col_idx_6__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1g/FE_RN_14_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[02/17 23:41:17   2593] #WARNING (NRDB-682) Connectivity is broken at PIN Z of INST core_instance/FE_USKC3948_CTS_165 connects to NET core_instance/FE_USKN3976_CTS_165 at location ( 287.900 162.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[02/17 23:41:17   2593] #WARNING (NRIG-44) Imported NET core_instance/FE_USKN3976_CTS_165 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[02/17 23:41:17   2593] #WARNING (NRDB-682) Connectivity is broken at PIN Z of INST core_instance/FE_USKC3979_CTS_192 connects to NET core_instance/FE_USKN3951_CTS_192 at location ( 79.700 306.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[02/17 23:41:17   2593] #WARNING (NRIG-44) Imported NET core_instance/FE_USKN3951_CTS_192 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[02/17 23:41:17   2593] #WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_7_0 connects to NET core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1_0 at location ( 93.700 252.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
[02/17 23:41:17   2593] #WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_1_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[02/17 23:41:17   2593] #WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/mac_array_instance/CTS_ccl_BUF_clk_G0_L2_18 connects to NET core_instance/CTS_194 at location ( 215.300 327.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
[02/17 23:41:17   2593] #WARNING (NRIG-44) Imported NET core_instance/CTS_194 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[02/17 23:41:17   2593] #WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/CTS_ccl_BUF_clk_G0_L5_11 connects to NET core_instance/CTS_182 at location ( 99.700 140.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[02/17 23:41:17   2593] #WARNING (NRIG-44) Imported NET core_instance/CTS_182 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[02/17 23:41:17   2593] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/psum_mem_instance/Q_reg_27_ connects to NET core_instance/psum_mem_instance/CTS_50 at location ( 150.700 25.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
[02/17 23:41:17   2593] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/psum_mem_instance/Q_reg_26_ connects to NET core_instance/psum_mem_instance/CTS_50 at location ( 150.700 23.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[02/17 23:41:17   2593] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/psum_mem_instance/Q_reg_34_ connects to NET core_instance/psum_mem_instance/CTS_50 at location ( 128.700 28.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
[02/17 23:41:17   2593] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/psum_mem_instance/Q_reg_45_ connects to NET core_instance/psum_mem_instance/CTS_50 at location ( 114.900 39.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
[02/17 23:41:17   2593] #WARNING (NRIG-44) Imported NET core_instance/psum_mem_instance/CTS_50 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[02/17 23:41:17   2593] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/kmem_instance/Q_reg_11_ connects to NET core_instance/CTS_174 at location ( 105.900 154.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
[02/17 23:41:17   2593] #WARNING (NRDB-682) Connectivity is broken at PIN Z of INST core_instance/CTS_ccl_BUF_clk_G0_L5_11 connects to NET core_instance/CTS_174 at location ( 95.900 140.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
[02/17 23:41:17   2593] #WARNING (NRIG-44) Imported NET core_instance/CTS_174 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[02/17 23:41:17   2593] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/psum_mem_instance/Q_reg_14_ connects to NET core_instance/psum_mem_instance/CTS_49 at location ( 55.300 27.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
[02/17 23:41:17   2593] #WARNING (NRIG-44) Imported NET core_instance/psum_mem_instance/CTS_49 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[02/17 23:41:18   2593] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_41_ connects to NET core_instance/mac_array_instance/CTS_55 at location ( 173.500 333.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[02/17 23:41:18   2593] #WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/CTS_55 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[02/17 23:41:18   2593] #WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/mac_array_instance/col_idx_6__mac_col_inst/CTS_ccl_BUF_clk_G0_L2_6 connects to NET core_instance/mac_array_instance/CTS_49 at location ( 364.300 392.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[02/17 23:41:18   2593] #WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/CTS_49 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[02/17 23:41:18   2593] #WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/mac_array_instance/col_idx_8__mac_col_inst/CTS_ccl_BUF_clk_G0_L2_1 connects to NET core_instance/CTS_166 at location ( 406.900 242.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
[02/17 23:41:18   2593] #WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/mac_array_instance/col_idx_8__mac_col_inst/CTS_ccl_BUF_clk_G0_L2_3 connects to NET core_instance/CTS_166 at location ( 366.100 180.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[02/17 23:41:18   2593] #WARNING (NRIG-44) Imported NET core_instance/CTS_166 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[02/17 23:41:18   2593] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/psum_mem_instance/Q_reg_131_ connects to NET core_instance/psum_mem_instance/CTS_47 at location ( 283.500 23.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
[02/17 23:41:18   2593] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST core_instance/psum_mem_instance/Q_reg_133_ connects to NET core_instance/psum_mem_instance/CTS_47 at location ( 284.300 39.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[02/17 23:41:18   2593] #WARNING (EMS-27) Message (NRDB-682) has exceeded the current message display limit of 20.
[02/17 23:41:18   2593] #To increase the message display limit, refer to the product command reference manual.
[02/17 23:41:18   2593] #WARNING (NRIG-44) Imported NET core_instance/psum_mem_instance/CTS_47 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[02/17 23:41:18   2593] #WARNING (NRIG-44) Imported NET core_instance/psum_mem_instance/CTS_45 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[02/17 23:41:18   2593] #WARNING (NRIG-44) Imported NET core_instance/psum_mem_instance/CTS_44 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[02/17 23:41:18   2593] #WARNING (NRIG-44) Imported NET core_instance/psum_mem_instance/CTS_41 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[02/17 23:41:18   2593] #WARNING (NRIG-44) Imported NET core_instance/CTS_162 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[02/17 23:41:18   2593] #WARNING (NRIG-44) Imported NET core_instance/CTS_161 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[02/17 23:41:18   2593] #WARNING (NRIG-44) Imported NET core_instance/psum_mem_instance/CTS_40 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[02/17 23:41:18   2593] #WARNING (EMS-27) Message (NRIG-44) has exceeded the current message display limit of 20.
[02/17 23:41:18   2593] #To increase the message display limit, refer to the product command reference manual.
[02/17 23:41:18   2594] ### Net info: fully routed nets: 29643
[02/17 23:41:18   2594] ### Net info: trivial (single pin) nets: 0
[02/17 23:41:18   2594] ### Net info: unrouted nets: 173
[02/17 23:41:18   2594] ### Net info: re-extraction nets: 2947
[02/17 23:41:18   2594] ### Net info: ignored nets: 0
[02/17 23:41:18   2594] ### Net info: skip routing nets: 0
[02/17 23:41:19   2594] #NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
[02/17 23:41:19   2594] #Loading the last recorded routing design signature
[02/17 23:41:19   2594] #Created 115 NETS and 0 SPECIALNETS new signatures
[02/17 23:41:19   2595] #Summary of the placement changes since last routing:
[02/17 23:41:19   2595] #  Number of instances added (including moved) = 273
[02/17 23:41:19   2595] #  Number of instances deleted (including moved) = 2698
[02/17 23:41:19   2595] #  Number of instances resized = 854
[02/17 23:41:19   2595] #  Number of instances with same cell size swap = 17
[02/17 23:41:19   2595] #  Number of instances with different orientation = 8
[02/17 23:41:19   2595] #  Number of instances with pin swaps = 6
[02/17 23:41:19   2595] #  Total number of placement changes (moved instances are counted twice) = 3833
[02/17 23:41:19   2595] #Start routing data preparation.
[02/17 23:41:19   2595] #Minimum voltage of a net in the design = 0.000.
[02/17 23:41:19   2595] #Maximum voltage of a net in the design = 1.100.
[02/17 23:41:19   2595] #Voltage range [0.000 - 0.000] has 1 net.
[02/17 23:41:19   2595] #Voltage range [0.900 - 1.100] has 1 net.
[02/17 23:41:19   2595] #Voltage range [0.000 - 1.100] has 32761 nets.
[02/17 23:41:20   2596] # M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
[02/17 23:41:20   2596] # M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[02/17 23:41:20   2596] # M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[02/17 23:41:20   2596] # M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[02/17 23:41:20   2596] # M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[02/17 23:41:20   2596] # M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[02/17 23:41:20   2596] # M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[02/17 23:41:20   2596] # M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[02/17 23:41:21   2596] #WARNING (NRDB-2111) Found overlapping instances FILLER_10000 FILLER_10507. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[02/17 23:41:21   2596] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[02/17 23:41:21   2596] #WARNING (NRDB-2111) Found overlapping instances FILLER_10001 FILLER_9823. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[02/17 23:41:21   2596] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[02/17 23:41:21   2596] #WARNING (NRDB-2111) Found overlapping instances FILLER_10002 FILLER_10336. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[02/17 23:41:21   2596] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[02/17 23:41:21   2596] #WARNING (NRDB-2111) Found overlapping instances FILLER_10007 FILLER_9824. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[02/17 23:41:21   2596] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[02/17 23:41:21   2596] #WARNING (NRDB-2111) Found overlapping instances FILLER_10010 FILLER_8943. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[02/17 23:41:21   2596] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[02/17 23:41:21   2596] #WARNING (NRDB-2111) Found overlapping instances FILLER_10011 FILLER_8943. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[02/17 23:41:21   2596] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[02/17 23:41:21   2596] #WARNING (NRDB-2111) Found overlapping instances FILLER_10012 core_instance/psum_mem_instance/FE_OFC422_n480. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[02/17 23:41:21   2596] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[02/17 23:41:21   2596] #WARNING (NRDB-2111) Found overlapping instances FILLER_10013 FILLER_9839. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[02/17 23:41:21   2596] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[02/17 23:41:21   2596] #WARNING (NRDB-2111) Found overlapping instances FILLER_10014 FILLER_10189. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[02/17 23:41:21   2596] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[02/17 23:41:21   2596] #WARNING (NRDB-2111) Found overlapping instances FILLER_10015 FILLER_10191. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[02/17 23:41:21   2596] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[02/17 23:41:21   2596] #WARNING (NRDB-2111) Found overlapping instances FILLER_10016 FILLER_9484. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[02/17 23:41:21   2596] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[02/17 23:41:21   2596] #WARNING (NRDB-2111) Found overlapping instances FILLER_10017 FILLER_10703. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[02/17 23:41:21   2596] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[02/17 23:41:21   2596] #WARNING (NRDB-2111) Found overlapping instances FILLER_10019 core_instance/psum_mem_instance/memory7_reg_65_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[02/17 23:41:21   2596] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[02/17 23:41:21   2596] #WARNING (NRDB-2111) Found overlapping instances FILLER_10020 FILLER_9840. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[02/17 23:41:21   2596] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[02/17 23:41:21   2596] #WARNING (NRDB-2111) Found overlapping instances FILLER_10022 core_instance/psum_mem_instance/memory0_reg_76_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[02/17 23:41:21   2596] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[02/17 23:41:21   2596] #WARNING (NRDB-2111) Found overlapping instances FILLER_10023 FILLER_10024. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[02/17 23:41:21   2596] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[02/17 23:41:21   2596] #WARNING (NRDB-2111) Found overlapping instances FILLER_10026 core_instance/psum_mem_instance/memory7_reg_71_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[02/17 23:41:21   2596] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[02/17 23:41:21   2596] #WARNING (NRDB-2111) Found overlapping instances FILLER_10027 FILLER_9854. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[02/17 23:41:21   2596] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[02/17 23:41:21   2596] #WARNING (NRDB-2111) Found overlapping instances FILLER_10027 FILLER_9661. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[02/17 23:41:21   2596] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[02/17 23:41:21   2596] #WARNING (NRDB-2111) Found overlapping instances FILLER_10028 FILLER_10710. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[02/17 23:41:21   2596] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[02/17 23:41:21   2596] #WARNING (EMS-27) Message (NRDB-2111) has exceeded the current message display limit of 20.
[02/17 23:41:21   2596] #To increase the message display limit, refer to the product command reference manual.
[02/17 23:41:21   2596] #WARNING (NRDB-2110) Found 25724 overlapping core instances, this may cause problems with pin access and increase routing run-time.
[02/17 23:41:21   2597] #975/32637 = 2% of signal nets have been set as priority nets
[02/17 23:41:21   2597] #Regenerating Ggrids automatically.
[02/17 23:41:21   2597] #Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
[02/17 23:41:21   2597] #Using automatically generated G-grids.
[02/17 23:41:21   2597] #Done routing data preparation.
[02/17 23:41:21   2597] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1305.40 (MB), peak = 1500.65 (MB)
[02/17 23:41:21   2597] #Merging special wires...
[02/17 23:41:21   2597] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 353.200 163.800 ) on M1 for NET core_instance/CTS_147. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[02/17 23:41:21   2597] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 358.720 169.310 ) on M1 for NET core_instance/CTS_147. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[02/17 23:41:21   2597] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 211.075 183.700 ) on M1 for NET core_instance/CTS_159. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[02/17 23:41:21   2597] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 207.475 181.900 ) on M1 for NET core_instance/CTS_159. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[02/17 23:41:21   2597] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 169.720 208.910 ) on M1 for NET core_instance/CTS_159. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[02/17 23:41:21   2597] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 303.120 192.700 ) on M1 for NET core_instance/CTS_160. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[02/17 23:41:21   2597] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 302.520 199.900 ) on M1 for NET core_instance/CTS_160. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[02/17 23:41:21   2597] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 301.120 199.900 ) on M1 for NET core_instance/CTS_160. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[02/17 23:41:21   2597] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 284.460 156.700 ) on M1 for NET core_instance/CTS_161. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[02/17 23:41:21   2597] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 288.400 158.800 ) on M1 for NET core_instance/CTS_162. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[02/17 23:41:21   2597] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 218.650 163.595 ) on M1 for NET core_instance/CTS_162. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[02/17 23:41:21   2597] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 362.000 180.400 ) on M1 for NET core_instance/CTS_166. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[02/17 23:41:21   2597] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 407.050 242.795 ) on M1 for NET core_instance/CTS_166. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[02/17 23:41:21   2597] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 105.995 155.000 ) on M1 for NET core_instance/CTS_174. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[02/17 23:41:21   2597] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 96.960 140.500 ) on M1 for NET core_instance/CTS_174. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[02/17 23:41:21   2597] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 95.600 140.800 ) on M1 for NET core_instance/CTS_182. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[02/17 23:41:21   2597] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 158.205 189.000 ) on M1 for NET core_instance/CTS_184. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[02/17 23:41:21   2597] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 210.180 328.000 ) on M1 for NET core_instance/CTS_194. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[02/17 23:41:21   2597] #WARNING (NRDB-1005) Cannot establish connection to PIN I1 at ( 238.705 185.500 ) on M1 for NET core_instance/FE_OCPN3790_array_out_86_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[02/17 23:41:21   2597] #WARNING (NRDB-1005) Cannot establish connection to PIN I1 at ( 241.305 181.900 ) on M1 for NET core_instance/FE_OCPN3790_array_out_86_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[02/17 23:41:21   2597] #WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
[02/17 23:41:21   2597] #To increase the message display limit, refer to the product command reference manual.
[02/17 23:41:21   2597] #WARNING (NRDB-874) There is 1 dangling wire/via in the fully routed NET core_instance/mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RN_4535_0. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
[02/17 23:41:21   2597] #WARNING (NRDB-874) There are 7 dangling wires/vias in the fully routed NET core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1156. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
[02/17 23:41:21   2597] #WARNING (NRDB-874) There is 1 dangling wire/via in the fully routed NET core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1568. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
[02/17 23:41:21   2597] #WARNING (NRDB-874) There are 6 dangling wires/vias in the fully routed NET core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_1829_0. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
[02/17 23:41:21   2597] #WARNING (NRDB-874) There is 1 dangling wire/via in the fully routed NET core_instance/mac_array_instance/col_idx_4__mac_col_inst/key_q[46]. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
[02/17 23:41:21   2597] #WARNING (NRDB-874) There are 3 dangling wires/vias in the fully routed NET core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_2317_0. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
[02/17 23:41:21   2597] #WARNING (NRDB-874) There are 4 dangling wires/vias in the fully routed NET core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_5379_0. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
[02/17 23:41:21   2597] #WARNING (NRDB-874) There are 3 dangling wires/vias in the fully routed NET core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1196. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
[02/17 23:41:21   2597] #WARNING (NRDB-874) There is 1 dangling wire/via in the fully routed NET core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1245. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
[02/17 23:41:21   2597] #WARNING (NRDB-874) There are 7 dangling wires/vias in the fully routed NET core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OCPN2187_n1678. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
[02/17 23:41:21   2597] #WARNING (NRDB-874) There are 7 dangling wires/vias in the fully routed NET core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OCPN3026_q_temp_376_. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
[02/17 23:41:21   2597] #WARNING (NRDB-874) There are 6 dangling wires/vias in the fully routed NET core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RN_2386_0. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
[02/17 23:41:22   2597] #WARNING (NRDB-874) There is 1 dangling wire/via in the fully routed NET core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1595. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
[02/17 23:41:22   2597] #WARNING (NRDB-874) There are 4 dangling wires/vias in the fully routed NET core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RN_4017_0. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
[02/17 23:41:22   2597] #WARNING (NRDB-874) There are 3 dangling wires/vias in the fully routed NET core_instance/mac_array_instance/col_idx_8__mac_col_inst/key_q[47]. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
[02/17 23:41:22   2597] #WARNING (NRDB-874) There are 9 dangling wires/vias in the fully routed NET core_instance/ofifo_inst/col_idx_0__fifo_instance/n7. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
[02/17 23:41:22   2597] #WARNING (NRDB-874) There are 7 dangling wires/vias in the fully routed NET core_instance/psum_mem_instance/n59. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
[02/17 23:41:22   2597] #WARNING (NRDB-874) There are 6 dangling wires/vias in the fully routed NET core_instance/psum_mem_instance/n787. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
[02/17 23:41:22   2597] #
[02/17 23:41:22   2597] #Connectivity extraction summary:
[02/17 23:41:22   2597] #2940 routed nets are extracted.
[02/17 23:41:22   2597] #    1706 (5.21%) extracted nets are partially routed.
[02/17 23:41:22   2597] #29594 routed nets are imported.
[02/17 23:41:22   2597] #103 (0.31%) nets are without wires.
[02/17 23:41:22   2597] #126 nets are fixed|skipped|trivial (not extracted).
[02/17 23:41:22   2597] #Total number of nets = 32763.
[02/17 23:41:22   2597] #
[02/17 23:41:22   2597] #Found 0 nets for post-route si or timing fixing.
[02/17 23:41:22   2597] #Number of eco nets is 1706
[02/17 23:41:22   2597] #
[02/17 23:41:22   2597] #Start data preparation...
[02/17 23:41:22   2597] #
[02/17 23:41:22   2597] #Data preparation is done on Mon Feb 17 23:41:22 2025
[02/17 23:41:22   2597] #
[02/17 23:41:22   2597] #Analyzing routing resource...
[02/17 23:41:23   2599] #Routing resource analysis is done on Mon Feb 17 23:41:23 2025
[02/17 23:41:23   2599] #
[02/17 23:41:23   2599] #  Resource Analysis:
[02/17 23:41:23   2599] #
[02/17 23:41:23   2599] #               Routing  #Avail      #Track     #Total     %Gcell
[02/17 23:41:23   2599] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[02/17 23:41:23   2599] #  --------------------------------------------------------------
[02/17 23:41:23   2599] #  Metal 1        H        2305          80       25440    92.33%
[02/17 23:41:23   2599] #  Metal 2        V        2318          84       25440     1.27%
[02/17 23:41:23   2599] #  Metal 3        H        2385           0       25440     0.15%
[02/17 23:41:23   2599] #  Metal 4        V        2084         318       25440     0.62%
[02/17 23:41:23   2599] #  Metal 5        H        2385           0       25440     0.00%
[02/17 23:41:23   2599] #  Metal 6        V        2402           0       25440     0.00%
[02/17 23:41:23   2599] #  Metal 7        H         596           0       25440     0.00%
[02/17 23:41:23   2599] #  Metal 8        V         600           0       25440     0.00%
[02/17 23:41:23   2599] #  --------------------------------------------------------------
[02/17 23:41:23   2599] #  Total                  15076       2.51%  203520    11.80%
[02/17 23:41:23   2599] #
[02/17 23:41:23   2599] #  254 nets (0.78%) with 1 preferred extra spacing.
[02/17 23:41:23   2599] #
[02/17 23:41:23   2599] #
[02/17 23:41:23   2599] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1307.63 (MB), peak = 1500.65 (MB)
[02/17 23:41:23   2599] #
[02/17 23:41:23   2599] #start global routing iteration 1...
[02/17 23:41:24   2599] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1308.38 (MB), peak = 1500.65 (MB)
[02/17 23:41:24   2599] #
[02/17 23:41:24   2599] #start global routing iteration 2...
[02/17 23:41:24   2600] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1351.64 (MB), peak = 1500.65 (MB)
[02/17 23:41:24   2600] #
[02/17 23:41:24   2600] #start global routing iteration 3...
[02/17 23:41:25   2600] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1351.86 (MB), peak = 1500.65 (MB)
[02/17 23:41:25   2600] #
[02/17 23:41:25   2600] #
[02/17 23:41:25   2600] #Total number of trivial nets (e.g. < 2 pins) = 126 (skipped).
[02/17 23:41:25   2600] #Total number of routable nets = 32637.
[02/17 23:41:25   2600] #Total number of nets in the design = 32763.
[02/17 23:41:25   2600] #
[02/17 23:41:25   2600] #1762 routable nets have only global wires.
[02/17 23:41:25   2600] #30875 routable nets have only detail routed wires.
[02/17 23:41:25   2600] #179 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[02/17 23:41:25   2600] #451 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[02/17 23:41:25   2600] #
[02/17 23:41:25   2600] #Routed nets constraints summary:
[02/17 23:41:25   2600] #Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
[02/17 23:41:25   2600] #-------------------------------------------------------------------
[02/17 23:41:25   2600] #        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
[02/17 23:41:25   2600] #-------------------------------------------------------------------
[02/17 23:41:25   2600] #      Default                 91                 88            1583  
[02/17 23:41:25   2600] #-------------------------------------------------------------------
[02/17 23:41:25   2600] #        Total                 91                 88            1583  
[02/17 23:41:25   2600] #-------------------------------------------------------------------
[02/17 23:41:25   2600] #
[02/17 23:41:25   2600] #Routing constraints summary of the whole design:
[02/17 23:41:25   2600] #Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
[02/17 23:41:25   2600] #-------------------------------------------------------------------
[02/17 23:41:25   2600] #        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
[02/17 23:41:25   2600] #-------------------------------------------------------------------
[02/17 23:41:25   2600] #      Default                254                376           32007  
[02/17 23:41:25   2600] #-------------------------------------------------------------------
[02/17 23:41:25   2600] #        Total                254                376           32007  
[02/17 23:41:25   2600] #-------------------------------------------------------------------
[02/17 23:41:25   2600] #
[02/17 23:41:25   2600] #
[02/17 23:41:25   2600] #  Congestion Analysis: (blocked Gcells are excluded)
[02/17 23:41:25   2600] #
[02/17 23:41:25   2600] #                 OverCon       OverCon          
[02/17 23:41:25   2600] #                  #Gcell        #Gcell    %Gcell
[02/17 23:41:25   2600] #     Layer           (1)           (2)   OverCon
[02/17 23:41:25   2600] #  ----------------------------------------------
[02/17 23:41:25   2600] #   Metal 1      0(0.00%)      0(0.00%)   (0.00%)
[02/17 23:41:25   2600] #   Metal 2     26(0.10%)      7(0.03%)   (0.13%)
[02/17 23:41:25   2600] #   Metal 3      1(0.00%)      0(0.00%)   (0.00%)
[02/17 23:41:25   2600] #   Metal 4      0(0.00%)      1(0.00%)   (0.00%)
[02/17 23:41:25   2600] #   Metal 5      0(0.00%)      0(0.00%)   (0.00%)
[02/17 23:41:25   2600] #   Metal 6      0(0.00%)      0(0.00%)   (0.00%)
[02/17 23:41:25   2600] #   Metal 7      0(0.00%)      0(0.00%)   (0.00%)
[02/17 23:41:25   2600] #   Metal 8      0(0.00%)      0(0.00%)   (0.00%)
[02/17 23:41:25   2600] #  ----------------------------------------------
[02/17 23:41:25   2600] #     Total     27(0.01%)      8(0.00%)   (0.02%)
[02/17 23:41:25   2600] #
[02/17 23:41:25   2600] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
[02/17 23:41:25   2600] #  Overflow after GR: 0.00% H + 0.03% V
[02/17 23:41:25   2600] #
[02/17 23:41:25   2600] #Complete Global Routing.
[02/17 23:41:25   2600] #Total number of nets with non-default rule or having extra spacing = 254
[02/17 23:41:25   2600] #Total wire length = 568229 um.
[02/17 23:41:25   2600] #Total half perimeter of net bounding box = 497433 um.
[02/17 23:41:25   2600] #Total wire length on LAYER M1 = 2360 um.
[02/17 23:41:25   2600] #Total wire length on LAYER M2 = 154271 um.
[02/17 23:41:25   2600] #Total wire length on LAYER M3 = 208408 um.
[02/17 23:41:25   2600] #Total wire length on LAYER M4 = 139123 um.
[02/17 23:41:25   2600] #Total wire length on LAYER M5 = 30255 um.
[02/17 23:41:25   2600] #Total wire length on LAYER M6 = 3182 um.
[02/17 23:41:25   2600] #Total wire length on LAYER M7 = 10053 um.
[02/17 23:41:25   2600] #Total wire length on LAYER M8 = 20576 um.
[02/17 23:41:25   2600] #Total number of vias = 227578
[02/17 23:41:25   2600] #Total number of multi-cut vias = 142021 ( 62.4%)
[02/17 23:41:25   2600] #Total number of single cut vias = 85557 ( 37.6%)
[02/17 23:41:25   2600] #Up-Via Summary (total 227578):
[02/17 23:41:25   2600] #                   single-cut          multi-cut      Total
[02/17 23:41:25   2600] #-----------------------------------------------------------
[02/17 23:41:25   2600] #  Metal 1       79612 ( 74.1%)     27823 ( 25.9%)     107435
[02/17 23:41:25   2600] #  Metal 2        5368 (  5.9%)     85381 ( 94.1%)      90749
[02/17 23:41:25   2600] #  Metal 3         418 (  2.0%)     20848 ( 98.0%)      21266
[02/17 23:41:25   2600] #  Metal 4          47 (  1.0%)      4439 ( 99.0%)       4486
[02/17 23:41:25   2600] #  Metal 5          29 (  2.0%)      1411 ( 98.0%)       1440
[02/17 23:41:25   2600] #  Metal 6          48 (  3.9%)      1170 ( 96.1%)       1218
[02/17 23:41:25   2600] #  Metal 7          35 (  3.6%)       949 ( 96.4%)        984
[02/17 23:41:25   2600] #-----------------------------------------------------------
[02/17 23:41:25   2600] #                85557 ( 37.6%)    142021 ( 62.4%)     227578 
[02/17 23:41:25   2600] #
[02/17 23:41:25   2600] #Total number of involved priority nets 84
[02/17 23:41:25   2600] #Maximum src to sink distance for priority net 457.3
[02/17 23:41:25   2600] #Average of max src_to_sink distance for priority net 46.9
[02/17 23:41:25   2600] #Average of ave src_to_sink distance for priority net 34.2
[02/17 23:41:25   2600] #Max overcon = 2 tracks.
[02/17 23:41:25   2600] #Total overcon = 0.02%.
[02/17 23:41:25   2600] #Worst layer Gcell overcon rate = 0.00%.
[02/17 23:41:25   2600] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1351.86 (MB), peak = 1500.65 (MB)
[02/17 23:41:25   2600] #
[02/17 23:41:25   2601] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1325.63 (MB), peak = 1500.65 (MB)
[02/17 23:41:25   2601] #Start Track Assignment.
[02/17 23:41:26   2602] #Done with 199 horizontal wires in 2 hboxes and 201 vertical wires in 2 hboxes.
[02/17 23:41:28   2603] #Done with 9 horizontal wires in 2 hboxes and 16 vertical wires in 2 hboxes.
[02/17 23:41:28   2603] #Complete Track Assignment.
[02/17 23:41:28   2603] #Total number of nets with non-default rule or having extra spacing = 254
[02/17 23:41:28   2603] #Total wire length = 568476 um.
[02/17 23:41:28   2603] #Total half perimeter of net bounding box = 497433 um.
[02/17 23:41:28   2603] #Total wire length on LAYER M1 = 2480 um.
[02/17 23:41:28   2603] #Total wire length on LAYER M2 = 154298 um.
[02/17 23:41:28   2603] #Total wire length on LAYER M3 = 208483 um.
[02/17 23:41:28   2603] #Total wire length on LAYER M4 = 139134 um.
[02/17 23:41:28   2603] #Total wire length on LAYER M5 = 30256 um.
[02/17 23:41:28   2603] #Total wire length on LAYER M6 = 3183 um.
[02/17 23:41:28   2603] #Total wire length on LAYER M7 = 10061 um.
[02/17 23:41:28   2603] #Total wire length on LAYER M8 = 20583 um.
[02/17 23:41:28   2603] #Total number of vias = 227540
[02/17 23:41:28   2603] #Total number of multi-cut vias = 142021 ( 62.4%)
[02/17 23:41:28   2603] #Total number of single cut vias = 85519 ( 37.6%)
[02/17 23:41:28   2603] #Up-Via Summary (total 227540):
[02/17 23:41:28   2603] #                   single-cut          multi-cut      Total
[02/17 23:41:28   2603] #-----------------------------------------------------------
[02/17 23:41:28   2603] #  Metal 1       79597 ( 74.1%)     27823 ( 25.9%)     107420
[02/17 23:41:28   2603] #  Metal 2        5353 (  5.9%)     85381 ( 94.1%)      90734
[02/17 23:41:28   2603] #  Metal 3         417 (  2.0%)     20848 ( 98.0%)      21265
[02/17 23:41:28   2603] #  Metal 4          46 (  1.0%)      4439 ( 99.0%)       4485
[02/17 23:41:28   2603] #  Metal 5          28 (  1.9%)      1411 ( 98.1%)       1439
[02/17 23:41:28   2603] #  Metal 6          46 (  3.8%)      1170 ( 96.2%)       1216
[02/17 23:41:28   2603] #  Metal 7          32 (  3.3%)       949 ( 96.7%)        981
[02/17 23:41:28   2603] #-----------------------------------------------------------
[02/17 23:41:28   2603] #                85519 ( 37.6%)    142021 ( 62.4%)     227540 
[02/17 23:41:28   2603] #
[02/17 23:41:28   2603] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1383.70 (MB), peak = 1500.65 (MB)
[02/17 23:41:28   2603] #
[02/17 23:41:28   2603] #Cpu time = 00:00:09
[02/17 23:41:28   2603] #Elapsed time = 00:00:09
[02/17 23:41:28   2603] #Increased memory = 77.16 (MB)
[02/17 23:41:28   2603] #Total memory = 1383.70 (MB)
[02/17 23:41:28   2603] #Peak memory = 1500.65 (MB)
[02/17 23:41:29   2604] #
[02/17 23:41:29   2604] #Start Detail Routing..
[02/17 23:41:29   2604] #start initial detail routing ...
[02/17 23:42:42   2677] # ECO: 3.1% of the total area was rechecked for DRC, and 57.0% required routing.
[02/17 23:42:42   2677] #    number of violations = 7784
[02/17 23:42:42   2677] #
[02/17 23:42:42   2677] #    By Layer and Type :
[02/17 23:42:42   2677] #	         MetSpc   EOLSpc    Short   MinStp   CutSpc   CShort   Others   Totals
[02/17 23:42:42   2677] #	M1          851      142     2809      142      996      264       89     5293
[02/17 23:42:42   2677] #	M2          876      651      645       44       10       28      145     2399
[02/17 23:42:42   2677] #	M3            6        2       53        6        0        0       21       88
[02/17 23:42:42   2677] #	M4            0        0        3        0        0        0        1        4
[02/17 23:42:42   2677] #	Totals     1733      795     3510      192     1006      292      256     7784
[02/17 23:42:42   2677] #1135 out of 61627 instances need to be verified(marked ipoed).
[02/17 23:42:42   2677] #41.0% of the total area is being checked for drcs
[02/17 23:43:00   2696] #41.0% of the total area was checked
[02/17 23:43:00   2696] #    number of violations = 8524
[02/17 23:43:00   2696] #
[02/17 23:43:00   2696] #    By Layer and Type :
[02/17 23:43:00   2696] #	         MetSpc   EOLSpc    Short   MinStp   CutSpc   CShort   Others   Totals
[02/17 23:43:00   2696] #	M1         1053      179     3011      244     1035      268      111     5901
[02/17 23:43:00   2696] #	M2          922      716      663       44       10       27      150     2532
[02/17 23:43:00   2696] #	M3            6        2       52        6        0        0       21       87
[02/17 23:43:00   2696] #	M4            0        0        3        0        0        0        1        4
[02/17 23:43:00   2696] #	Totals     1981      897     3729      294     1045      295      283     8524
[02/17 23:43:00   2696] #cpu time = 00:01:31, elapsed time = 00:01:31, memory = 1399.36 (MB), peak = 1500.65 (MB)
[02/17 23:43:00   2696] #start 1st optimization iteration ...
[02/17 23:44:03   2758] #    completing 10% with 8542 violations
[02/17 23:44:03   2758] #    cpu time = 00:01:03, elapsed time = 00:01:03, memory = 1498.21 (MB), peak = 1500.65 (MB)
[02/17 23:45:10   2825] #    completing 20% with 8582 violations
[02/17 23:45:10   2825] #    cpu time = 00:02:09, elapsed time = 00:02:09, memory = 1485.02 (MB), peak = 1500.65 (MB)
[02/17 23:45:50   2865] #    completing 30% with 8474 violations
[02/17 23:45:50   2865] #    cpu time = 00:02:50, elapsed time = 00:02:50, memory = 1477.75 (MB), peak = 1500.65 (MB)
[02/17 23:46:39   2914] #    completing 40% with 8398 violations
[02/17 23:46:39   2914] #    cpu time = 00:03:39, elapsed time = 00:03:39, memory = 1435.93 (MB), peak = 1500.65 (MB)
[02/17 23:47:24   2959] #    completing 50% with 8340 violations
[02/17 23:47:24   2959] #    cpu time = 00:04:24, elapsed time = 00:04:24, memory = 1482.68 (MB), peak = 1500.65 (MB)
[02/17 23:48:06   3002] #    completing 60% with 8292 violations
[02/17 23:48:06   3002] #    cpu time = 00:05:06, elapsed time = 00:05:06, memory = 1480.74 (MB), peak = 1500.65 (MB)
[02/17 23:48:53   3049] #    completing 70% with 8230 violations
[02/17 23:48:53   3049] #    cpu time = 00:05:53, elapsed time = 00:05:53, memory = 1472.00 (MB), peak = 1500.65 (MB)
[02/17 23:49:36   3091] #    completing 80% with 8188 violations
[02/17 23:49:36   3091] #    cpu time = 00:06:36, elapsed time = 00:06:35, memory = 1476.47 (MB), peak = 1500.65 (MB)
[02/17 23:50:23   3139] #    completing 90% with 8242 violations
[02/17 23:50:23   3139] #    cpu time = 00:07:23, elapsed time = 00:07:23, memory = 1476.68 (MB), peak = 1500.65 (MB)
[02/17 23:51:01   3177] #    completing 100% with 8293 violations
[02/17 23:51:01   3177] #    cpu time = 00:08:02, elapsed time = 00:08:01, memory = 1474.94 (MB), peak = 1500.65 (MB)
[02/17 23:51:02   3177] #    number of violations = 8293
[02/17 23:51:02   3177] #
[02/17 23:51:02   3177] #    By Layer and Type :
[02/17 23:51:02   3177] #	         MetSpc   EOLSpc    Short   MinStp   CutSpc   CShort   Others   Totals
[02/17 23:51:02   3177] #	M1         1005      321     3167      111      827      304      106     5841
[02/17 23:51:02   3177] #	M2          744      621      664       65        9       30      179     2312
[02/17 23:51:02   3177] #	M3           25       10       61        0        1        0       37      134
[02/17 23:51:02   3177] #	M4            0        0        3        0        0        0        2        5
[02/17 23:51:02   3177] #	M5            0        0        0        0        0        0        0        0
[02/17 23:51:02   3177] #	M6            0        0        0        0        0        0        1        1
[02/17 23:51:02   3177] #	Totals     1774      952     3895      176      837      334      325     8293
[02/17 23:51:02   3177] #    number of process antenna violations = 1
[02/17 23:51:02   3177] #cpu time = 00:08:02, elapsed time = 00:08:02, memory = 1475.19 (MB), peak = 1500.65 (MB)
[02/17 23:51:02   3177] #start 2nd optimization iteration ...
[02/17 23:51:52   3228] #    completing 10% with 8172 violations
[02/17 23:51:52   3228] #    cpu time = 00:00:50, elapsed time = 00:00:50, memory = 1460.95 (MB), peak = 1500.65 (MB)
[02/17 23:52:44   3280] #    completing 20% with 8105 violations
[02/17 23:52:44   3280] #    cpu time = 00:01:42, elapsed time = 00:01:42, memory = 1488.68 (MB), peak = 1500.65 (MB)
[02/17 23:53:42   3337] #    completing 30% with 8045 violations
[02/17 23:53:42   3337] #    cpu time = 00:02:40, elapsed time = 00:02:40, memory = 1441.65 (MB), peak = 1500.65 (MB)
[02/17 23:54:42   3398] #    completing 40% with 7988 violations
[02/17 23:54:42   3398] #    cpu time = 00:03:41, elapsed time = 00:03:40, memory = 1482.70 (MB), peak = 1500.65 (MB)
[02/17 23:55:39   3454] #    completing 50% with 7901 violations
[02/17 23:55:39   3454] #    cpu time = 00:04:37, elapsed time = 00:04:37, memory = 1470.66 (MB), peak = 1500.65 (MB)
[02/17 23:56:33   3509] #    completing 60% with 7817 violations
[02/17 23:56:33   3509] #    cpu time = 00:05:32, elapsed time = 00:05:31, memory = 1490.88 (MB), peak = 1500.65 (MB)
[02/17 23:57:37   3573] #    completing 70% with 7724 violations
[02/17 23:57:37   3573] #    cpu time = 00:06:36, elapsed time = 00:06:35, memory = 1501.14 (MB), peak = 1501.20 (MB)
[02/17 23:58:29   3625] #    completing 80% with 7688 violations
[02/17 23:58:29   3625] #    cpu time = 00:07:28, elapsed time = 00:07:27, memory = 1470.19 (MB), peak = 1501.20 (MB)
[02/17 23:59:46   3702] #    completing 90% with 7645 violations
[02/17 23:59:46   3702] #    cpu time = 00:08:44, elapsed time = 00:08:44, memory = 1512.24 (MB), peak = 1512.91 (MB)
[02/18 00:01:04   3780] #    completing 100% with 7546 violations
[02/18 00:01:04   3780] #    cpu time = 00:10:02, elapsed time = 00:10:02, memory = 1488.14 (MB), peak = 1512.98 (MB)
[02/18 00:01:04   3780] #    number of violations = 7546
[02/18 00:01:04   3780] #
[02/18 00:01:04   3780] #    By Layer and Type :
[02/18 00:01:04   3780] #	         MetSpc   EOLSpc    Short   MinStp   CutSpc   CShort   Others   Totals
[02/18 00:01:04   3780] #	M1          819      106     3113      125      856      255       93     5367
[02/18 00:01:04   3780] #	M2          724      500      612       55        9       21      161     2082
[02/18 00:01:04   3780] #	M3           12        7       35        1        1        0       37       93
[02/18 00:01:04   3780] #	M4            1        1        0        0        0        0        0        2
[02/18 00:01:04   3780] #	M5            0        0        0        0        0        0        0        0
[02/18 00:01:04   3780] #	M6            0        0        0        0        0        0        1        1
[02/18 00:01:04   3780] #	M7            0        0        0        0        0        0        1        1
[02/18 00:01:04   3780] #	Totals     1556      614     3760      181      866      276      293     7546
[02/18 00:01:04   3780] #    number of process antenna violations = 14
[02/18 00:01:04   3780] #cpu time = 00:10:03, elapsed time = 00:10:03, memory = 1488.14 (MB), peak = 1512.98 (MB)
[02/18 00:01:04   3780] #Complete Detail Routing.
[02/18 00:01:04   3780] #Total number of nets with non-default rule or having extra spacing = 254
[02/18 00:01:04   3780] #Total wire length = 566310 um.
[02/18 00:01:04   3780] #Total half perimeter of net bounding box = 497433 um.
[02/18 00:01:04   3780] #Total wire length on LAYER M1 = 2311 um.
[02/18 00:01:04   3780] #Total wire length on LAYER M2 = 150754 um.
[02/18 00:01:04   3780] #Total wire length on LAYER M3 = 207267 um.
[02/18 00:01:04   3780] #Total wire length on LAYER M4 = 140566 um.
[02/18 00:01:04   3780] #Total wire length on LAYER M5 = 31067 um.
[02/18 00:01:04   3780] #Total wire length on LAYER M6 = 3251 um.
[02/18 00:01:04   3780] #Total wire length on LAYER M7 = 10295 um.
[02/18 00:01:04   3780] #Total wire length on LAYER M8 = 20798 um.
[02/18 00:01:04   3780] #Total number of vias = 235745
[02/18 00:01:04   3780] #Total number of multi-cut vias = 130615 ( 55.4%)
[02/18 00:01:04   3780] #Total number of single cut vias = 105130 ( 44.6%)
[02/18 00:01:04   3780] #Up-Via Summary (total 235745):
[02/18 00:01:04   3780] #                   single-cut          multi-cut      Total
[02/18 00:01:04   3780] #-----------------------------------------------------------
[02/18 00:01:04   3780] #  Metal 1       85737 ( 79.2%)     22565 ( 20.8%)     108302
[02/18 00:01:04   3780] #  Metal 2       13066 ( 14.0%)     80526 ( 86.0%)      93592
[02/18 00:01:04   3780] #  Metal 3        4808 ( 19.8%)     19433 ( 80.2%)      24241
[02/18 00:01:04   3780] #  Metal 4        1027 ( 19.0%)      4367 ( 81.0%)       5394
[02/18 00:01:04   3780] #  Metal 5          84 (  5.0%)      1601 ( 95.0%)       1685
[02/18 00:01:04   3780] #  Metal 6         166 ( 12.0%)      1222 ( 88.0%)       1388
[02/18 00:01:04   3780] #  Metal 7         242 ( 21.2%)       901 ( 78.8%)       1143
[02/18 00:01:04   3780] #-----------------------------------------------------------
[02/18 00:01:04   3780] #               105130 ( 44.6%)    130615 ( 55.4%)     235745 
[02/18 00:01:04   3780] #
[02/18 00:01:04   3780] #Total number of DRC violations = 7546
[02/18 00:01:04   3780] #Total number of overlapping instance violations = 1
[02/18 00:01:04   3780] #Total number of violations on LAYER M1 = 5367
[02/18 00:01:04   3780] #Total number of violations on LAYER M2 = 2082
[02/18 00:01:04   3780] #Total number of violations on LAYER M3 = 93
[02/18 00:01:04   3780] #Total number of violations on LAYER M4 = 2
[02/18 00:01:04   3780] #Total number of violations on LAYER M5 = 0
[02/18 00:01:04   3780] #Total number of violations on LAYER M6 = 1
[02/18 00:01:04   3780] #Total number of violations on LAYER M7 = 1
[02/18 00:01:04   3780] #Total number of violations on LAYER M8 = 0
[02/18 00:01:04   3780] #Cpu time = 00:19:37
[02/18 00:01:04   3780] #Elapsed time = 00:19:37
[02/18 00:01:04   3780] #Increased memory = -36.50 (MB)
[02/18 00:01:04   3780] #Total memory = 1347.20 (MB)
[02/18 00:01:04   3780] #Peak memory = 1512.98 (MB)
[02/18 00:01:06   3782] #
[02/18 00:01:06   3782] #Start Post Route wire spreading..
[02/18 00:01:06   3782] #
[02/18 00:01:06   3782] #Start data preparation for wire spreading...
[02/18 00:01:06   3782] #
[02/18 00:01:06   3782] #Data preparation is done on Tue Feb 18 00:01:06 2025
[02/18 00:01:06   3782] #
[02/18 00:01:06   3782] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1348.94 (MB), peak = 1512.98 (MB)
[02/18 00:01:06   3782] #
[02/18 00:01:06   3782] #Start Post Route Wire Spread.
[02/18 00:01:09   3785] #Done with 2438 horizontal wires in 3 hboxes and 2506 vertical wires in 3 hboxes.
[02/18 00:01:09   3785] #Complete Post Route Wire Spread.
[02/18 00:01:09   3785] #
[02/18 00:01:09   3785] #Total number of nets with non-default rule or having extra spacing = 254
[02/18 00:01:09   3785] #Total wire length = 568021 um.
[02/18 00:01:09   3785] #Total half perimeter of net bounding box = 497433 um.
[02/18 00:01:09   3785] #Total wire length on LAYER M1 = 2311 um.
[02/18 00:01:09   3785] #Total wire length on LAYER M2 = 150973 um.
[02/18 00:01:09   3785] #Total wire length on LAYER M3 = 207987 um.
[02/18 00:01:09   3785] #Total wire length on LAYER M4 = 141164 um.
[02/18 00:01:09   3785] #Total wire length on LAYER M5 = 31145 um.
[02/18 00:01:09   3785] #Total wire length on LAYER M6 = 3258 um.
[02/18 00:01:09   3785] #Total wire length on LAYER M7 = 10323 um.
[02/18 00:01:09   3785] #Total wire length on LAYER M8 = 20860 um.
[02/18 00:01:09   3785] #Total number of vias = 235745
[02/18 00:01:09   3785] #Total number of multi-cut vias = 130615 ( 55.4%)
[02/18 00:01:09   3785] #Total number of single cut vias = 105130 ( 44.6%)
[02/18 00:01:09   3785] #Up-Via Summary (total 235745):
[02/18 00:01:09   3785] #                   single-cut          multi-cut      Total
[02/18 00:01:09   3785] #-----------------------------------------------------------
[02/18 00:01:09   3785] #  Metal 1       85737 ( 79.2%)     22565 ( 20.8%)     108302
[02/18 00:01:09   3785] #  Metal 2       13066 ( 14.0%)     80526 ( 86.0%)      93592
[02/18 00:01:09   3785] #  Metal 3        4808 ( 19.8%)     19433 ( 80.2%)      24241
[02/18 00:01:09   3785] #  Metal 4        1027 ( 19.0%)      4367 ( 81.0%)       5394
[02/18 00:01:09   3785] #  Metal 5          84 (  5.0%)      1601 ( 95.0%)       1685
[02/18 00:01:09   3785] #  Metal 6         166 ( 12.0%)      1222 ( 88.0%)       1388
[02/18 00:01:09   3785] #  Metal 7         242 ( 21.2%)       901 ( 78.8%)       1143
[02/18 00:01:09   3785] #-----------------------------------------------------------
[02/18 00:01:09   3785] #               105130 ( 44.6%)    130615 ( 55.4%)     235745 
[02/18 00:01:09   3785] #
[02/18 00:01:09   3785] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1392.62 (MB), peak = 1512.98 (MB)
[02/18 00:01:09   3785] #
[02/18 00:01:09   3785] #Post Route wire spread is done.
[02/18 00:01:10   3785] #Total number of nets with non-default rule or having extra spacing = 254
[02/18 00:01:10   3785] #Total wire length = 568021 um.
[02/18 00:01:10   3785] #Total half perimeter of net bounding box = 497433 um.
[02/18 00:01:10   3785] #Total wire length on LAYER M1 = 2311 um.
[02/18 00:01:10   3785] #Total wire length on LAYER M2 = 150973 um.
[02/18 00:01:10   3785] #Total wire length on LAYER M3 = 207987 um.
[02/18 00:01:10   3785] #Total wire length on LAYER M4 = 141164 um.
[02/18 00:01:10   3785] #Total wire length on LAYER M5 = 31145 um.
[02/18 00:01:10   3785] #Total wire length on LAYER M6 = 3258 um.
[02/18 00:01:10   3785] #Total wire length on LAYER M7 = 10323 um.
[02/18 00:01:10   3785] #Total wire length on LAYER M8 = 20860 um.
[02/18 00:01:10   3785] #Total number of vias = 235745
[02/18 00:01:10   3785] #Total number of multi-cut vias = 130615 ( 55.4%)
[02/18 00:01:10   3785] #Total number of single cut vias = 105130 ( 44.6%)
[02/18 00:01:10   3785] #Up-Via Summary (total 235745):
[02/18 00:01:10   3785] #                   single-cut          multi-cut      Total
[02/18 00:01:10   3785] #-----------------------------------------------------------
[02/18 00:01:10   3785] #  Metal 1       85737 ( 79.2%)     22565 ( 20.8%)     108302
[02/18 00:01:10   3785] #  Metal 2       13066 ( 14.0%)     80526 ( 86.0%)      93592
[02/18 00:01:10   3785] #  Metal 3        4808 ( 19.8%)     19433 ( 80.2%)      24241
[02/18 00:01:10   3785] #  Metal 4        1027 ( 19.0%)      4367 ( 81.0%)       5394
[02/18 00:01:10   3785] #  Metal 5          84 (  5.0%)      1601 ( 95.0%)       1685
[02/18 00:01:10   3785] #  Metal 6         166 ( 12.0%)      1222 ( 88.0%)       1388
[02/18 00:01:10   3785] #  Metal 7         242 ( 21.2%)       901 ( 78.8%)       1143
[02/18 00:01:10   3785] #-----------------------------------------------------------
[02/18 00:01:10   3785] #               105130 ( 44.6%)    130615 ( 55.4%)     235745 
[02/18 00:01:10   3785] #
[02/18 00:01:11   3787] #
[02/18 00:01:11   3787] #Start Post Route via swapping..
[02/18 00:01:11   3787] #73.14% of area are rerouted by ECO routing.
[02/18 00:01:33   3809] #    number of violations = 7701
[02/18 00:01:33   3809] #
[02/18 00:01:33   3809] #    By Layer and Type :
[02/18 00:01:33   3809] #	         MetSpc   EOLSpc    Short   MinStp   CutSpc   CShort   Others   Totals
[02/18 00:01:33   3809] #	M1          834      107     3160      126      869      262      105     5463
[02/18 00:01:33   3809] #	M2          737      517      631       57        9       23      162     2136
[02/18 00:01:33   3809] #	M3           12        7       40        1        1        0       37       98
[02/18 00:01:33   3809] #	M4            1        1        0        0        0        0        0        2
[02/18 00:01:33   3809] #	M5            0        0        0        0        0        0        0        0
[02/18 00:01:33   3809] #	M6            0        0        0        0        0        0        1        1
[02/18 00:01:33   3809] #	M7            0        0        0        0        0        0        1        1
[02/18 00:01:33   3809] #	Totals     1584      632     3831      184      879      285      306     7701
[02/18 00:01:33   3809] #cpu time = 00:00:22, elapsed time = 00:00:22, memory = 1349.80 (MB), peak = 1512.98 (MB)
[02/18 00:02:19   3855] #    number of violations = 7600
[02/18 00:02:19   3855] #
[02/18 00:02:19   3855] #    By Layer and Type :
[02/18 00:02:19   3855] #	         MetSpc   EOLSpc    Short   MinStp   CutSpc   CShort   Others   Totals
[02/18 00:02:19   3855] #	M1          822      105     3130      125      861      258      100     5401
[02/18 00:02:19   3855] #	M2          724      502      628       56        9       22      158     2099
[02/18 00:02:19   3855] #	M3           12        7       38        1        1        0       37       96
[02/18 00:02:19   3855] #	M4            1        1        0        0        0        0        0        2
[02/18 00:02:19   3855] #	M5            0        0        0        0        0        0        0        0
[02/18 00:02:19   3855] #	M6            0        0        0        0        0        0        1        1
[02/18 00:02:19   3855] #	M7            0        0        0        0        0        0        1        1
[02/18 00:02:19   3855] #	Totals     1559      615     3796      182      871      280      297     7600
[02/18 00:02:19   3855] #cpu time = 00:01:08, elapsed time = 00:01:08, memory = 1352.46 (MB), peak = 1512.98 (MB)
[02/18 00:02:19   3855] #CELL_VIEW fullchip,init has 7600 DRC violations
[02/18 00:02:19   3855] #Total number of DRC violations = 7600
[02/18 00:02:19   3855] #Total number of overlapping instance violations = 1
[02/18 00:02:19   3855] #Total number of process antenna violations = 13
[02/18 00:02:19   3855] #Total number of violations on LAYER M1 = 5401
[02/18 00:02:19   3855] #Total number of violations on LAYER M2 = 2099
[02/18 00:02:19   3855] #Total number of violations on LAYER M3 = 96
[02/18 00:02:19   3855] #Total number of violations on LAYER M4 = 2
[02/18 00:02:19   3855] #Total number of violations on LAYER M5 = 0
[02/18 00:02:19   3855] #Total number of violations on LAYER M6 = 1
[02/18 00:02:19   3855] #Total number of violations on LAYER M7 = 1
[02/18 00:02:19   3855] #Total number of violations on LAYER M8 = 0
[02/18 00:02:19   3855] #Post Route via swapping is done.
[02/18 00:02:19   3855] #Total number of nets with non-default rule or having extra spacing = 254
[02/18 00:02:19   3855] #Total wire length = 568021 um.
[02/18 00:02:19   3855] #Total half perimeter of net bounding box = 497433 um.
[02/18 00:02:19   3855] #Total wire length on LAYER M1 = 2311 um.
[02/18 00:02:19   3855] #Total wire length on LAYER M2 = 150973 um.
[02/18 00:02:19   3855] #Total wire length on LAYER M3 = 207987 um.
[02/18 00:02:19   3855] #Total wire length on LAYER M4 = 141164 um.
[02/18 00:02:19   3855] #Total wire length on LAYER M5 = 31145 um.
[02/18 00:02:19   3855] #Total wire length on LAYER M6 = 3258 um.
[02/18 00:02:19   3855] #Total wire length on LAYER M7 = 10323 um.
[02/18 00:02:19   3855] #Total wire length on LAYER M8 = 20860 um.
[02/18 00:02:19   3855] #Total number of vias = 235745
[02/18 00:02:19   3855] #Total number of multi-cut vias = 152626 ( 64.7%)
[02/18 00:02:19   3855] #Total number of single cut vias = 83119 ( 35.3%)
[02/18 00:02:19   3855] #Up-Via Summary (total 235745):
[02/18 00:02:19   3855] #                   single-cut          multi-cut      Total
[02/18 00:02:19   3855] #-----------------------------------------------------------
[02/18 00:02:19   3855] #  Metal 1       79307 ( 73.2%)     28995 ( 26.8%)     108302
[02/18 00:02:19   3855] #  Metal 2        3354 (  3.6%)     90238 ( 96.4%)      93592
[02/18 00:02:19   3855] #  Metal 3         376 (  1.6%)     23865 ( 98.4%)      24241
[02/18 00:02:19   3855] #  Metal 4          21 (  0.4%)      5373 ( 99.6%)       5394
[02/18 00:02:19   3855] #  Metal 5           0 (  0.0%)      1685 (100.0%)       1685
[02/18 00:02:19   3855] #  Metal 6          26 (  1.9%)      1362 ( 98.1%)       1388
[02/18 00:02:19   3855] #  Metal 7          35 (  3.1%)      1108 ( 96.9%)       1143
[02/18 00:02:19   3855] #-----------------------------------------------------------
[02/18 00:02:19   3855] #                83119 ( 35.3%)    152626 ( 64.7%)     235745 
[02/18 00:02:19   3855] #
[02/18 00:02:19   3855] #detailRoute Statistics:
[02/18 00:02:19   3855] #Cpu time = 00:20:52
[02/18 00:02:19   3855] #Elapsed time = 00:20:52
[02/18 00:02:19   3855] #Increased memory = -32.98 (MB)
[02/18 00:02:19   3855] #Total memory = 1350.73 (MB)
[02/18 00:02:19   3855] #Peak memory = 1512.98 (MB)
[02/18 00:02:19   3855] #Updating routing design signature
[02/18 00:02:19   3855] #Created 847 library cell signatures
[02/18 00:02:20   3855] #Created 32763 NETS and 0 SPECIALNETS signatures
[02/18 00:02:20   3856] #Created 61628 instance signatures
[02/18 00:02:20   3856] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1352.03 (MB), peak = 1512.98 (MB)
[02/18 00:02:20   3856] #Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1352.26 (MB), peak = 1512.98 (MB)
[02/18 00:02:21   3857] #
[02/18 00:02:21   3857] #globalDetailRoute statistics:
[02/18 00:02:21   3857] #Cpu time = 00:21:05
[02/18 00:02:21   3857] #Elapsed time = 00:21:04
[02/18 00:02:21   3857] #Increased memory = -73.89 (MB)
[02/18 00:02:21   3857] #Total memory = 1291.72 (MB)
[02/18 00:02:21   3857] #Peak memory = 1512.98 (MB)
[02/18 00:02:21   3857] #Number of warnings = 103
[02/18 00:02:21   3857] #Total number of warnings = 220
[02/18 00:02:21   3857] #Number of fails = 0
[02/18 00:02:21   3857] #Total number of fails = 0
[02/18 00:02:21   3857] #Complete globalDetailRoute on Tue Feb 18 00:02:21 2025
[02/18 00:02:21   3857] #
[02/18 00:02:21   3857] **optDesign ... cpu = 0:23:58, real = 0:23:57, mem = 1597.9M, totSessionCpu=1:04:17 **
[02/18 00:02:21   3857] -routeWithEco false                      # bool, default=false
[02/18 00:02:21   3857] -routeSelectedNetOnly false              # bool, default=false, user setting
[02/18 00:02:21   3857] -routeWithTimingDriven true              # bool, default=false, user setting
[02/18 00:02:21   3857] -routeWithSiDriven true                  # bool, default=false, user setting
[02/18 00:02:21   3857] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
[02/18 00:02:21   3857] Extraction called for design 'fullchip' of instances=61627 and nets=32763 using extraction engine 'postRoute' at effort level 'low' .
[02/18 00:02:21   3857] PostRoute (effortLevel low) RC Extraction called for design fullchip.
[02/18 00:02:21   3857] RC Extraction called in multi-corner(2) mode.
[02/18 00:02:21   3857] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[02/18 00:02:21   3857] Process corner(s) are loaded.
[02/18 00:02:21   3857]  Corner: Cmax
[02/18 00:02:21   3857]  Corner: Cmin
[02/18 00:02:21   3857] extractDetailRC Option : -outfile /tmp/innovus_temp_29147_ieng6-ece-17.ucsd.edu_ttalapaneni_IR5P9z/fullchip_29147_Xyl9XN.rcdb.d -maxResLength 200  -extended
[02/18 00:02:21   3857] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[02/18 00:02:21   3857]       RC Corner Indexes            0       1   
[02/18 00:02:21   3857] Capacitance Scaling Factor   : 1.00000 1.00000 
[02/18 00:02:21   3857] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[02/18 00:02:21   3857] Resistance Scaling Factor    : 1.00000 1.00000 
[02/18 00:02:21   3857] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[02/18 00:02:21   3857] Clock Res. Scaling Factor    : 1.00000 1.00000 
[02/18 00:02:21   3857] Shrink Factor                : 1.00000
[02/18 00:02:22   3858] Initializing multi-corner capacitance tables ... 
[02/18 00:02:22   3858] Initializing multi-corner resistance tables ...
[02/18 00:02:22   3858] **WARN: (IMPEXT-3082):	3 nets will be ignored in postRoute effortLevel low Extraction. The names of nets are saved in fullchip.opennet. Check if these nets are either open, or have polygons or other shapes that are not supported by postRoute effortLevel low extraction engine. You can use Quantus QRC extraction to extract the parasitics of these nets. Use 'verifyConnectivity' command to determine the physical openness of these nets.
[02/18 00:02:22   3858] Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1597.9M)
[02/18 00:02:22   3858] Creating parasitic data file '/tmp/innovus_temp_29147_ieng6-ece-17.ucsd.edu_ttalapaneni_IR5P9z/fullchip_29147_Xyl9XN.rcdb.d' for storing RC.
[02/18 00:02:23   3859] Extracted 10.0005% (CPU Time= 0:00:01.1  MEM= 1651.8M)
[02/18 00:02:23   3859] Extracted 20.0007% (CPU Time= 0:00:01.3  MEM= 1651.8M)
[02/18 00:02:23   3859] Extracted 30.0005% (CPU Time= 0:00:01.5  MEM= 1651.8M)
[02/18 00:02:23   3859] Extracted 40.0007% (CPU Time= 0:00:01.7  MEM= 1651.8M)
[02/18 00:02:23   3859] Extracted 50.0005% (CPU Time= 0:00:01.9  MEM= 1651.8M)
[02/18 00:02:24   3860] Extracted 60.0007% (CPU Time= 0:00:02.2  MEM= 1655.8M)
[02/18 00:02:24   3860] Extracted 70.0005% (CPU Time= 0:00:02.6  MEM= 1655.8M)
[02/18 00:02:25   3861] Extracted 80.0007% (CPU Time= 0:00:03.3  MEM= 1655.8M)
[02/18 00:02:26   3862] Extracted 90.0005% (CPU Time= 0:00:04.2  MEM= 1655.8M)
[02/18 00:02:27   3863] Extracted 100% (CPU Time= 0:00:05.0  MEM= 1655.8M)
[02/18 00:02:27   3863] Number of Extracted Resistors     : 585628
[02/18 00:02:27   3863] Number of Extracted Ground Cap.   : 569726
[02/18 00:02:27   3863] Number of Extracted Coupling Cap. : 895692
[02/18 00:02:27   3863] Opening parasitic data file '/tmp/innovus_temp_29147_ieng6-ece-17.ucsd.edu_ttalapaneni_IR5P9z/fullchip_29147_Xyl9XN.rcdb.d' for reading.
[02/18 00:02:27   3863] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[02/18 00:02:27   3863]  Corner: Cmax
[02/18 00:02:27   3863]  Corner: Cmin
[02/18 00:02:27   3863] **WARN: (IMPEXT-3082):	3 nets will be ignored in postRoute effortLevel low Extraction. The names of nets are saved in fullchip.opennet. Check if these nets are either open, or have polygons or other shapes that are not supported by postRoute effortLevel low extraction engine. You can use Quantus QRC extraction to extract the parasitics of these nets. Use 'verifyConnectivity' command to determine the physical openness of these nets.
[02/18 00:02:27   3863] Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1635.8M)
[02/18 00:02:27   3863] Creating parasitic data file '/tmp/innovus_temp_29147_ieng6-ece-17.ucsd.edu_ttalapaneni_IR5P9z/fullchip_29147_Xyl9XN.rcdb_Filter.rcdb.d' for storing RC.
[02/18 00:02:27   3863] Closing parasitic data file '/tmp/innovus_temp_29147_ieng6-ece-17.ucsd.edu_ttalapaneni_IR5P9z/fullchip_29147_Xyl9XN.rcdb.d'. 32634 times net's RC data read were performed.
[02/18 00:02:27   3863] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1635.762M)
[02/18 00:02:27   3863] Opening parasitic data file '/tmp/innovus_temp_29147_ieng6-ece-17.ucsd.edu_ttalapaneni_IR5P9z/fullchip_29147_Xyl9XN.rcdb.d' for reading.
[02/18 00:02:27   3863] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1635.762M)
[02/18 00:02:27   3863] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:06.4  Real Time: 0:00:06.0  MEM: 1635.762M)
[02/18 00:02:27   3863] **optDesign ... cpu = 0:24:04, real = 0:24:03, mem = 1595.9M, totSessionCpu=1:04:24 **
[02/18 00:02:27   3864] Starting SI iteration 1 using Infinite Timing Windows
[02/18 00:02:27   3864] Begin IPO call back ...
[02/18 00:02:28   3864] End IPO call back ...
[02/18 00:02:28   3864] #################################################################################
[02/18 00:02:28   3864] # Design Stage: PostRoute
[02/18 00:02:28   3864] # Design Name: fullchip
[02/18 00:02:28   3864] # Design Mode: 65nm
[02/18 00:02:28   3864] # Analysis Mode: MMMC OCV 
[02/18 00:02:28   3864] # Parasitics Mode: SPEF/RCDB
[02/18 00:02:28   3864] # Signoff Settings: SI On 
[02/18 00:02:28   3864] #################################################################################
[02/18 00:02:29   3865] AAE_INFO: 1 threads acquired from CTE.
[02/18 00:02:29   3865] Setting infinite Tws ...
[02/18 00:02:29   3865] First Iteration Infinite Tw... 
[02/18 00:02:29   3865] Calculate early delays in OCV mode...
[02/18 00:02:29   3865] Calculate late delays in OCV mode...
[02/18 00:02:29   3865] Topological Sorting (CPU = 0:00:00.1, MEM = 1608.1M, InitMEM = 1603.4M)
[02/18 00:02:29   3865] Initializing multi-corner capacitance tables ... 
[02/18 00:02:29   3865] Initializing multi-corner resistance tables ...
[02/18 00:02:29   3865] Opening parasitic data file '/tmp/innovus_temp_29147_ieng6-ece-17.ucsd.edu_ttalapaneni_IR5P9z/fullchip_29147_Xyl9XN.rcdb.d' for reading.
[02/18 00:02:29   3865] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1624.7M)
[02/18 00:02:29   3865] AAE_INFO: 1 threads acquired from CTE.
[02/18 00:02:37   3873] AAE_INFO-618: Total number of nets in the design is 32763,  99.6 percent of the nets selected for SI analysis
[02/18 00:02:37   3873] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[02/18 00:02:37   3873] End delay calculation. (MEM=1691.41 CPU=0:00:07.3 REAL=0:00:08.0)
[02/18 00:02:37   3873] Save waveform /tmp/innovus_temp_29147_ieng6-ece-17.ucsd.edu_ttalapaneni_IR5P9z/.AAE_10wpPn/.AAE_29147/waveform.data...
[02/18 00:02:37   3873] *** CDM Built up (cpu=0:00:09.2  real=0:00:09.0  mem= 1691.4M) ***
[02/18 00:02:38   3874] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1691.4M)
[02/18 00:02:38   3874] Add other clocks and setupCteToAAEClockMapping during iter 1
[02/18 00:02:38   3874] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1691.4M)
[02/18 00:02:38   3874] Starting SI iteration 2
[02/18 00:02:38   3874] AAE_INFO: 1 threads acquired from CTE.
[02/18 00:02:38   3874] Calculate early delays in OCV mode...
[02/18 00:02:38   3874] Calculate late delays in OCV mode...
[02/18 00:02:40   3876] AAE_INFO-618: Total number of nets in the design is 32763,  5.6 percent of the nets selected for SI analysis
[02/18 00:02:40   3876] End delay calculation. (MEM=1667.46 CPU=0:00:01.7 REAL=0:00:02.0)
[02/18 00:02:40   3876] *** CDM Built up (cpu=0:00:01.8  real=0:00:02.0  mem= 1667.5M) ***
[02/18 00:02:41   3878] *** Done Building Timing Graph (cpu=0:00:14.2 real=0:00:14.0 totSessionCpu=1:04:38 mem=1667.5M)
[02/18 00:02:41   3878] **optDesign ... cpu = 0:24:18, real = 0:24:17, mem = 1598.0M, totSessionCpu=1:04:38 **
[02/18 00:02:42   3878] *** Timing NOT met, worst failing slack is -0.233
[02/18 00:02:42   3878] *** Check timing (0:00:00.0)
[02/18 00:02:42   3878] Begin: GigaOpt Optimization in post-eco TNS mode
[02/18 00:02:42   3878] Info: 245 clock nets excluded from IPO operation.
[02/18 00:02:42   3878] PhyDesignGrid: maxLocalDensity 1.00
[02/18 00:02:42   3878] #spOpts: N=65 mergeVia=F 
[02/18 00:02:44   3880] *info: 245 clock nets excluded
[02/18 00:02:44   3880] *info: 2 special nets excluded.
[02/18 00:02:44   3880] *info: 124 no-driver nets excluded.
[02/18 00:02:46   3882] ** GigaOpt Optimizer WNS Slack -0.233 TNS Slack -199.848 Density 99.12
[02/18 00:02:46   3882] Optimizer TNS Opt
[02/18 00:02:46   3882] Active Path Group: reg2reg  
[02/18 00:02:46   3882] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[02/18 00:02:46   3882] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[02/18 00:02:46   3882] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[02/18 00:02:46   3882] |  -0.233|   -0.233|-180.789| -199.848|    99.12%|   0:00:00.0| 1839.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[02/18 00:02:46   3882] |        |         |        |         |          |            |        |          |         | q4_reg_19_/D                                       |
[02/18 00:02:47   3883] |  -0.233|   -0.233|-180.789| -199.848|    99.12%|   0:00:01.0| 1839.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_7__fifo_instance/ |
[02/18 00:02:47   3883] |        |         |        |         |          |            |        |          |         | q2_reg_18_/D                                       |
[02/18 00:02:47   3884] |  -0.233|   -0.233|-180.789| -199.848|    99.12%|   0:00:00.0| 1839.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
[02/18 00:02:47   3884] |        |         |        |         |          |            |        |          |         | q3_reg_5_/D                                        |
[02/18 00:02:47   3884] |  -0.233|   -0.233|-180.789| -199.848|    99.12%|   0:00:00.0| 1839.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[02/18 00:02:47   3884] |        |         |        |         |          |            |        |          |         | q4_reg_19_/D                                       |
[02/18 00:02:47   3884] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[02/18 00:02:47   3884] 
[02/18 00:02:47   3884] *** Finish Core Optimize Step (cpu=0:00:01.7 real=0:00:01.0 mem=1839.9M) ***
[02/18 00:02:48   3884] Checking setup slack degradation ...
[02/18 00:02:48   3884] 
[02/18 00:02:48   3884] Recovery Manager:
[02/18 00:02:48   3884]   Low  Effort WNS Jump: 0.007 (REF: -0.227, TGT: -0.233, Threshold: 0.150) - Skip
[02/18 00:02:48   3884]   High Effort WNS Jump: 0.007 (REF: -0.227, TGT: -0.233, Threshold: 0.075) - Skip
[02/18 00:02:48   3884]   Low  Effort TNS Jump: 0.915 (REF: -198.932, TGT: -199.848, Threshold: 25.000) - Skip
[02/18 00:02:48   3884]   High Effort TNS Jump: 1.478 (REF: -179.311, TGT: -180.789, Threshold: 25.000) - Skip
[02/18 00:02:48   3884] 
[02/18 00:02:48   3884] 
[02/18 00:02:48   3884] *** Finished Optimize Step Cumulative (cpu=0:00:02.0 real=0:00:02.0 mem=1839.9M) ***
[02/18 00:02:48   3884] **** Begin NDR-Layer Usage Statistics ****
[02/18 00:02:48   3884] Layer 3 has 245 constrained nets 
[02/18 00:02:48   3884] Layer 7 has 297 constrained nets 
[02/18 00:02:48   3884] **** End NDR-Layer Usage Statistics ****
[02/18 00:02:48   3884] 
[02/18 00:02:48   3884] *** Finish Post Route Setup Fixing (cpu=0:00:02.5 real=0:00:03.0 mem=1839.9M) ***
[02/18 00:02:48   3884] End: GigaOpt Optimization in post-eco TNS mode
[02/18 00:02:48   3884] Running setup recovery post routing.
[02/18 00:02:48   3884] **optDesign ... cpu = 0:24:25, real = 0:24:24, mem = 1688.9M, totSessionCpu=1:04:45 **
[02/18 00:02:49   3885]   Timing Snapshot: (TGT)
[02/18 00:02:49   3885]      Weighted WNS: -0.233
[02/18 00:02:49   3885]       All  PG WNS: -0.233
[02/18 00:02:49   3885]       High PG WNS: -0.233
[02/18 00:02:49   3885]       All  PG TNS: -199.848
[02/18 00:02:49   3885]       High PG TNS: -180.789
[02/18 00:02:49   3885]          Tran DRV: 0
[02/18 00:02:49   3885]           Cap DRV: 0
[02/18 00:02:49   3885]        Fanout DRV: 0
[02/18 00:02:49   3885]            Glitch: 0
[02/18 00:02:49   3885]    Category Slack: { [L, -0.233] [H, -0.233] }
[02/18 00:02:49   3885] 
[02/18 00:02:49   3885] Checking setup slack degradation ...
[02/18 00:02:49   3885] 
[02/18 00:02:49   3885] Recovery Manager:
[02/18 00:02:49   3885]   Low  Effort WNS Jump: 0.007 (REF: -0.227, TGT: -0.233, Threshold: 0.150) - Skip
[02/18 00:02:49   3885]   High Effort WNS Jump: 0.007 (REF: -0.227, TGT: -0.233, Threshold: 0.075) - Skip
[02/18 00:02:49   3885]   Low  Effort TNS Jump: 0.915 (REF: -198.932, TGT: -199.848, Threshold: 25.000) - Skip
[02/18 00:02:49   3885]   High Effort TNS Jump: 1.478 (REF: -179.311, TGT: -180.789, Threshold: 25.000) - Skip
[02/18 00:02:49   3885] 
[02/18 00:02:49   3885] Checking DRV degradation...
[02/18 00:02:49   3885] 
[02/18 00:02:49   3885] Recovery Manager:
[02/18 00:02:49   3885]     Tran DRV degradation : 0 (0 -> 0)
[02/18 00:02:49   3885]      Cap DRV degradation : 0 (0 -> 0)
[02/18 00:02:49   3885]   Fanout DRV degradation : 0 (0 -> 0)
[02/18 00:02:49   3885]       Glitch degradation : 0 (0 -> 0)
[02/18 00:02:49   3885]   DRV Recovery (Margin: 100) - Skip
[02/18 00:02:49   3885] 
[02/18 00:02:49   3885] **INFO: Skipping DRV recovery as drv did not degrade beyond margin (100)
[02/18 00:02:49   3885] *** Finish setup-recovery (cpu=0:00:01, real=0:00:01, mem=1688.93M, totSessionCpu=1:04:45 .
[02/18 00:02:49   3885] **optDesign ... cpu = 0:24:25, real = 0:24:25, mem = 1688.9M, totSessionCpu=1:04:45 **
[02/18 00:02:49   3885] 
[02/18 00:02:49   3885] Latch borrow mode reset to max_borrow
[02/18 00:02:50   3886] <optDesign CMD> Restore Using all VT Cells
[02/18 00:02:50   3886] Reported timing to dir ./timingReports
[02/18 00:02:50   3886] **optDesign ... cpu = 0:24:27, real = 0:24:26, mem = 1688.9M, totSessionCpu=1:04:47 **
[02/18 00:02:50   3886] Begin: glitch net info
[02/18 00:02:50   3886] glitch slack range: number of glitch nets
[02/18 00:02:50   3886] glitch slack < -0.32 : 0
[02/18 00:02:50   3886] -0.32 < glitch slack < -0.28 : 0
[02/18 00:02:50   3886] -0.28 < glitch slack < -0.24 : 0
[02/18 00:02:50   3886] -0.24 < glitch slack < -0.2 : 0
[02/18 00:02:50   3886] -0.2 < glitch slack < -0.16 : 0
[02/18 00:02:50   3886] -0.16 < glitch slack < -0.12 : 0
[02/18 00:02:50   3886] -0.12 < glitch slack < -0.08 : 0
[02/18 00:02:50   3886] -0.08 < glitch slack < -0.04 : 0
[02/18 00:02:50   3886] -0.04 < glitch slack : 0
[02/18 00:02:50   3886] End: glitch net info
[02/18 00:02:50   3886] ** Profile ** Start :  cpu=0:00:00.0, mem=1746.2M
[02/18 00:02:50   3886] ** Profile ** Other data :  cpu=0:00:00.1, mem=1746.2M
[02/18 00:02:50   3886] **INFO: Starting Blocking QThread with 1 CPU
[02/18 00:02:50   3886]  
   ____________________________________________________________________
__/ message from Blocking QThread
[02/18 00:02:50   3886] Starting SI iteration 1 using Infinite Timing Windows
[02/18 00:02:50   3886] Begin IPO call back ...
[02/18 00:02:50   3886] End IPO call back ...
[02/18 00:02:50   3886] #################################################################################
[02/18 00:02:50   3886] # Design Stage: PostRoute
[02/18 00:02:50   3886] # Design Name: fullchip
[02/18 00:02:50   3886] # Design Mode: 65nm
[02/18 00:02:50   3886] # Analysis Mode: MMMC OCV 
[02/18 00:02:50   3886] # Parasitics Mode: SPEF/RCDB
[02/18 00:02:50   3886] # Signoff Settings: SI On 
[02/18 00:02:50   3886] #################################################################################
[02/18 00:02:50   3886] AAE_INFO: 1 threads acquired from CTE.
[02/18 00:02:50   3886] Setting infinite Tws ...
[02/18 00:02:50   3886] First Iteration Infinite Tw... 
[02/18 00:02:50   3886] Calculate late delays in OCV mode...
[02/18 00:02:50   3886] Calculate early delays in OCV mode...
[02/18 00:02:50   3886] Topological Sorting (CPU = 0:00:00.1, MEM = 0.0M, InitMEM = 0.0M)
[02/18 00:02:50   3886] *** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
[02/18 00:02:50   3886] AAE_INFO-618: Total number of nets in the design is 32763,  99.6 percent of the nets selected for SI analysis
[02/18 00:02:50   3886] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[02/18 00:02:50   3886] End delay calculation. (MEM=0 CPU=0:00:07.0 REAL=0:00:07.0)
[02/18 00:02:50   3886] Save waveform /tmp/innovus_temp_29147_ieng6-ece-17.ucsd.edu_ttalapaneni_IR5P9z/.AAE_10wpPn/.AAE_29147/waveform.data...
[02/18 00:02:50   3886] *** CDM Built up (cpu=0:00:07.9  real=0:00:08.0  mem= 0.0M) ***
[02/18 00:02:50   3886] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
[02/18 00:02:50   3886] Add other clocks and setupCteToAAEClockMapping during iter 1
[02/18 00:02:50   3886] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 0.0M)
[02/18 00:02:50   3886] Starting SI iteration 2
[02/18 00:02:50   3886] AAE_INFO: 1 threads acquired from CTE.
[02/18 00:02:50   3886] Calculate late delays in OCV mode...
[02/18 00:02:50   3886] Calculate early delays in OCV mode...
[02/18 00:02:50   3886] AAE_INFO-618: Total number of nets in the design is 32763,  0.4 percent of the nets selected for SI analysis
[02/18 00:02:50   3886] End delay calculation. (MEM=0 CPU=0:00:00.4 REAL=0:00:00.0)
[02/18 00:02:50   3886] *** CDM Built up (cpu=0:00:00.5  real=0:00:01.0  mem= 0.0M) ***
[02/18 00:02:50   3886] *** Done Building Timing Graph (cpu=0:00:11.1 real=0:00:11.0 totSessionCpu=0:00:49.3 mem=0.0M)
[02/18 00:02:50   3886] ** Profile ** Overall slacks :  cpu=-1:0-3:0-7.-2, mem=0.0M
[02/18 00:02:50   3886] ** Profile ** Total reports :  cpu=0:00:00.3, mem=0.0M
[02/18 00:03:03   3898]  
_______________________________________________________________________
[02/18 00:03:03   3899] ** Profile ** Overall slacks :  cpu=0:00:12.5, mem=1746.2M
[02/18 00:03:04   3900] ** Profile ** Total reports :  cpu=0:00:01.0, mem=1690.9M
[02/18 00:03:05   3900] ** Profile ** DRVs :  cpu=0:00:00.6, mem=1690.9M
[02/18 00:03:05   3900] 
------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.233  | -0.233  | -0.210  |
|           TNS (ns):|-199.847 |-180.788 | -19.059 |
|    Violating Paths:|  1778   |  1618   |   160   |
|          All Paths:|  6712   |  5406   |  5730   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.374  | -0.132  | -0.374  |
|           TNS (ns):|-234.743 | -7.952  |-229.541 |
|    Violating Paths:|  1494   |   181   |  1385   |
|          All Paths:|  5430   |  5406   |  2432   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.644%
       (99.122% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1690.9M
[02/18 00:03:05   3900] *** Final Summary (holdfix) CPU=0:00:14.2, REAL=0:00:15.0, MEM=1690.9M
[02/18 00:03:05   3900] **optDesign ... cpu = 0:24:41, real = 0:24:41, mem = 1688.9M, totSessionCpu=1:05:01 **
[02/18 00:03:05   3900]  ReSet Options after AAE Based Opt flow 
[02/18 00:03:05   3900] *** Finished optDesign ***
[02/18 00:03:05   3900] 
[02/18 00:03:05   3900] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:24:45 real=  0:24:45)
[02/18 00:03:05   3900] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.2 real=0:00:00.2)
[02/18 00:03:05   3900] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:12.7 real=0:00:12.4)
[02/18 00:03:05   3900] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[02/18 00:03:05   3900] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:22.2 real=0:00:23.3)
[02/18 00:03:05   3900] 	OPT_RUNTIME:             DRVOpt (count =  1): (cpu=0:00:06.0 real=0:00:05.9)
[02/18 00:03:05   3900] 	OPT_RUNTIME:           setupOpt (count =  1): (cpu=0:00:04.8 real=0:00:04.8)
[02/18 00:03:05   3900] 	OPT_RUNTIME:             wnsOpt (count =  1): (cpu=0:00:31.2 real=0:00:31.1)
[02/18 00:03:05   3900] 	OPT_RUNTIME:             tnsOpt (count =  2): (cpu=0:00:39.7 real=0:00:39.6)
[02/18 00:03:05   3900] 	OPT_RUNTIME:            holdOpt (count =  1): (cpu=0:00:17.3 real=0:00:17.5)
[02/18 00:03:05   3900] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:04.3 real=0:00:04.3)
[02/18 00:03:05   3900] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=  0:21:05 real=  0:21:04)
[02/18 00:03:05   3900] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:14.2 real=0:00:14.1)
[02/18 00:03:05   3900] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:04.1 real=0:00:04.1)
[02/18 00:03:05   3900] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:02.0 real=0:00:02.0)
[02/18 00:03:05   3900] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[02/18 00:03:05   3900] Info: pop threads available for lower-level modules during optimization.
[02/18 00:03:05   3900] Removing temporary dont_use automatically set for cells with technology sites with no row.
[02/18 00:03:05   3900] <CMD> optDesign -postRoute -drv
[02/18 00:03:05   3900] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[02/18 00:03:05   3900] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[02/18 00:03:05   3900] -powerEffort high                          # enums={none low high}, default=none, user setting
[02/18 00:03:05   3900] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[02/18 00:03:05   3900] -setupDynamicPowerViewAsDefaultView false
[02/18 00:03:05   3900]                                            # bool, default=false, private
[02/18 00:03:05   3900] #spOpts: N=65 mergeVia=F 
[02/18 00:03:05   3901] Core basic site is core
[02/18 00:03:05   3901] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/18 00:03:05   3901] #spOpts: N=65 mergeVia=F 
[02/18 00:03:06   3901] GigaOpt running with 1 threads.
[02/18 00:03:06   3901] Info: 1 threads available for lower-level modules during optimization.
[02/18 00:03:06   3901] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
[02/18 00:03:06   3901] 	Cell FILL1_LL, site bcore.
[02/18 00:03:06   3901] 	Cell FILL_NW_HH, site bcore.
[02/18 00:03:06   3901] 	Cell FILL_NW_LL, site bcore.
[02/18 00:03:06   3901] 	Cell GFILL, site gacore.
[02/18 00:03:06   3901] 	Cell GFILL10, site gacore.
[02/18 00:03:06   3901] 	Cell GFILL2, site gacore.
[02/18 00:03:06   3901] 	Cell GFILL3, site gacore.
[02/18 00:03:06   3901] 	Cell GFILL4, site gacore.
[02/18 00:03:06   3901] 	Cell LVLLHCD1, site bcore.
[02/18 00:03:06   3901] 	Cell LVLLHCD2, site bcore.
[02/18 00:03:06   3901] 	Cell LVLLHCD4, site bcore.
[02/18 00:03:06   3901] 	Cell LVLLHCD8, site bcore.
[02/18 00:03:06   3901] 	Cell LVLLHD1, site bcore.
[02/18 00:03:06   3901] 	Cell LVLLHD2, site bcore.
[02/18 00:03:06   3901] 	Cell LVLLHD4, site bcore.
[02/18 00:03:06   3901] 	Cell LVLLHD8, site bcore.
[02/18 00:03:06   3901] .
[02/18 00:03:07   3902] Effort level <high> specified for reg2reg path_group
[02/18 00:03:09   3904] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1640.9M, totSessionCpu=1:05:04 **
[02/18 00:03:09   3904] #Created 847 library cell signatures
[02/18 00:03:09   3904] #Created 32763 NETS and 0 SPECIALNETS signatures
[02/18 00:03:09   3904] #Created 61628 instance signatures
[02/18 00:03:09   3904] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1365.98 (MB), peak = 1512.98 (MB)
[02/18 00:03:09   3904] #Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1365.98 (MB), peak = 1512.98 (MB)
[02/18 00:03:09   3904] #spOpts: N=65 
[02/18 00:03:09   3904] Begin checking placement ... (start mem=1640.9M, init mem=1640.9M)
[02/18 00:03:09   3905] Overlapping with other instance:	38975
[02/18 00:03:09   3905] Orientation Violation:	30197
[02/18 00:03:10   3905] Placement Blockage Violation:	34
[02/18 00:03:10   3905] *info: Placed = 61627          (Fixed = 85)
[02/18 00:03:10   3905] *info: Unplaced = 0           
[02/18 00:03:10   3905] Placement Density:99.12%(208647/210495)
[02/18 00:03:10   3905] Finished checkPlace (cpu: total=0:00:00.9, vio checks=0:00:00.2; mem=1640.9M)
[02/18 00:03:10   3905] **WARN: (IMPOPT-306):	Found placement violations in the postRoute mode.
[02/18 00:03:10   3905] **INFO: It is recommended to fix the placement violations and reroute the design
[02/18 00:03:10   3905] **INFO: Command refinePlace may be used to fix the placement violations
[02/18 00:03:10   3905]  Initial DC engine is -> aae
[02/18 00:03:10   3905]  
[02/18 00:03:10   3905]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[02/18 00:03:10   3905]  
[02/18 00:03:10   3905]  
[02/18 00:03:10   3905]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[02/18 00:03:10   3905]  
[02/18 00:03:10   3905] Reset EOS DB
[02/18 00:03:10   3905] Ignoring AAE DB Resetting ...
[02/18 00:03:10   3905]  Set Options for AAE Based Opt flow 
[02/18 00:03:10   3905] *** optDesign -postRoute ***
[02/18 00:03:10   3905] DRC Margin: user margin 0.0; extra margin 0
[02/18 00:03:10   3905] Setup Target Slack: user slack 0
[02/18 00:03:10   3905] Hold Target Slack: user slack 0
[02/18 00:03:10   3905] **INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
[02/18 00:03:10   3906] Include MVT Delays for Hold Opt
[02/18 00:03:10   3906] ** INFO : this run is activating 'postRoute' automaton
[02/18 00:03:10   3906] 
[02/18 00:03:10   3906] **WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".
[02/18 00:03:10   3906] 
[02/18 00:03:10   3906] Type 'man IMPOPT-3663' for more detail.
[02/18 00:03:10   3906] 
[02/18 00:03:10   3906] Power view               = WC_VIEW
[02/18 00:03:10   3906] Number of VT partitions  = 2
[02/18 00:03:10   3906] Standard cells in design = 811
[02/18 00:03:10   3906] Instances in design      = 30708
[02/18 00:03:10   3906] 
[02/18 00:03:10   3906] Instance distribution across the VT partitions:
[02/18 00:03:10   3906] 
[02/18 00:03:10   3906]  LVT : inst = 14678 (47.8%), cells = 335 (41%)
[02/18 00:03:10   3906]    Lib tcbn65gpluswc        : inst = 14678 (47.8%)
[02/18 00:03:10   3906] 
[02/18 00:03:10   3906]  HVT : inst = 16030 (52.2%), cells = 457 (56%)
[02/18 00:03:10   3906]    Lib tcbn65gpluswc        : inst = 16030 (52.2%)
[02/18 00:03:10   3906] 
[02/18 00:03:10   3906] Reporting took 0 sec
[02/18 00:03:10   3906] Closing parasitic data file '/tmp/innovus_temp_29147_ieng6-ece-17.ucsd.edu_ttalapaneni_IR5P9z/fullchip_29147_Xyl9XN.rcdb.d'. 32634 times net's RC data read were performed.
[02/18 00:03:10   3906] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
[02/18 00:03:10   3906] Extraction called for design 'fullchip' of instances=61627 and nets=32763 using extraction engine 'postRoute' at effort level 'low' .
[02/18 00:03:10   3906] PostRoute (effortLevel low) RC Extraction called for design fullchip.
[02/18 00:03:10   3906] RC Extraction called in multi-corner(2) mode.
[02/18 00:03:10   3906] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[02/18 00:03:10   3906] Process corner(s) are loaded.
[02/18 00:03:10   3906]  Corner: Cmax
[02/18 00:03:10   3906]  Corner: Cmin
[02/18 00:03:10   3906] extractDetailRC Option : -outfile /tmp/innovus_temp_29147_ieng6-ece-17.ucsd.edu_ttalapaneni_IR5P9z/fullchip_29147_Xyl9XN.rcdb.d -maxResLength 200  -extended
[02/18 00:03:10   3906] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[02/18 00:03:10   3906]       RC Corner Indexes            0       1   
[02/18 00:03:10   3906] Capacitance Scaling Factor   : 1.00000 1.00000 
[02/18 00:03:10   3906] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[02/18 00:03:10   3906] Resistance Scaling Factor    : 1.00000 1.00000 
[02/18 00:03:10   3906] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[02/18 00:03:10   3906] Clock Res. Scaling Factor    : 1.00000 1.00000 
[02/18 00:03:10   3906] Shrink Factor                : 1.00000
[02/18 00:03:11   3907] Initializing multi-corner capacitance tables ... 
[02/18 00:03:11   3907] Initializing multi-corner resistance tables ...
[02/18 00:03:12   3907] **WARN: (IMPEXT-3082):	3 nets will be ignored in postRoute effortLevel low Extraction. The names of nets are saved in fullchip.opennet. Check if these nets are either open, or have polygons or other shapes that are not supported by postRoute effortLevel low extraction engine. You can use Quantus QRC extraction to extract the parasitics of these nets. Use 'verifyConnectivity' command to determine the physical openness of these nets.
[02/18 00:03:12   3907] Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1630.9M)
[02/18 00:03:12   3907] Creating parasitic data file '/tmp/innovus_temp_29147_ieng6-ece-17.ucsd.edu_ttalapaneni_IR5P9z/fullchip_29147_Xyl9XN.rcdb.d' for storing RC.
[02/18 00:03:12   3908] Extracted 10.0005% (CPU Time= 0:00:01.4  MEM= 1684.8M)
[02/18 00:03:13   3908] Extracted 20.0007% (CPU Time= 0:00:01.6  MEM= 1684.8M)
[02/18 00:03:13   3908] Extracted 30.0005% (CPU Time= 0:00:01.8  MEM= 1684.8M)
[02/18 00:03:13   3909] Extracted 40.0007% (CPU Time= 0:00:02.0  MEM= 1684.8M)
[02/18 00:03:13   3909] Extracted 50.0005% (CPU Time= 0:00:02.2  MEM= 1684.8M)
[02/18 00:03:14   3909] Extracted 60.0007% (CPU Time= 0:00:02.6  MEM= 1688.8M)
[02/18 00:03:14   3910] Extracted 70.0005% (CPU Time= 0:00:03.1  MEM= 1688.8M)
[02/18 00:03:15   3910] Extracted 80.0007% (CPU Time= 0:00:03.8  MEM= 1688.8M)
[02/18 00:03:16   3911] Extracted 90.0005% (CPU Time= 0:00:04.8  MEM= 1688.8M)
[02/18 00:03:16   3912] Extracted 100% (CPU Time= 0:00:05.5  MEM= 1688.8M)
[02/18 00:03:17   3912] Number of Extracted Resistors     : 585628
[02/18 00:03:17   3912] Number of Extracted Ground Cap.   : 569726
[02/18 00:03:17   3912] Number of Extracted Coupling Cap. : 895692
[02/18 00:03:17   3912] Opening parasitic data file '/tmp/innovus_temp_29147_ieng6-ece-17.ucsd.edu_ttalapaneni_IR5P9z/fullchip_29147_Xyl9XN.rcdb.d' for reading.
[02/18 00:03:17   3912] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[02/18 00:03:17   3912]  Corner: Cmax
[02/18 00:03:17   3912]  Corner: Cmin
[02/18 00:03:17   3912] **WARN: (IMPEXT-3082):	3 nets will be ignored in postRoute effortLevel low Extraction. The names of nets are saved in fullchip.opennet. Check if these nets are either open, or have polygons or other shapes that are not supported by postRoute effortLevel low extraction engine. You can use Quantus QRC extraction to extract the parasitics of these nets. Use 'verifyConnectivity' command to determine the physical openness of these nets.
[02/18 00:03:17   3912] Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1668.8M)
[02/18 00:03:17   3912] Creating parasitic data file '/tmp/innovus_temp_29147_ieng6-ece-17.ucsd.edu_ttalapaneni_IR5P9z/fullchip_29147_Xyl9XN.rcdb_Filter.rcdb.d' for storing RC.
[02/18 00:03:17   3913] Closing parasitic data file '/tmp/innovus_temp_29147_ieng6-ece-17.ucsd.edu_ttalapaneni_IR5P9z/fullchip_29147_Xyl9XN.rcdb.d'. 32634 times net's RC data read were performed.
[02/18 00:03:17   3913] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1668.754M)
[02/18 00:03:17   3913] Opening parasitic data file '/tmp/innovus_temp_29147_ieng6-ece-17.ucsd.edu_ttalapaneni_IR5P9z/fullchip_29147_Xyl9XN.rcdb.d' for reading.
[02/18 00:03:17   3913] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1668.754M)
[02/18 00:03:17   3913] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:07.1  Real Time: 0:00:07.0  MEM: 1668.754M)
[02/18 00:03:17   3913] Opening parasitic data file '/tmp/innovus_temp_29147_ieng6-ece-17.ucsd.edu_ttalapaneni_IR5P9z/fullchip_29147_Xyl9XN.rcdb.d' for reading.
[02/18 00:03:17   3913] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1646.2M)
[02/18 00:03:18   3913] Initializing multi-corner capacitance tables ... 
[02/18 00:03:18   3913] Initializing multi-corner resistance tables ...
[02/18 00:03:19   3915] Starting SI iteration 1 using Infinite Timing Windows
[02/18 00:03:19   3915] Begin IPO call back ...
[02/18 00:03:19   3915] End IPO call back ...
[02/18 00:03:19   3915] #################################################################################
[02/18 00:03:19   3915] # Design Stage: PostRoute
[02/18 00:03:19   3915] # Design Name: fullchip
[02/18 00:03:19   3915] # Design Mode: 65nm
[02/18 00:03:19   3915] # Analysis Mode: MMMC OCV 
[02/18 00:03:19   3915] # Parasitics Mode: SPEF/RCDB
[02/18 00:03:19   3915] # Signoff Settings: SI On 
[02/18 00:03:19   3915] #################################################################################
[02/18 00:03:19   3915] AAE_INFO: 1 threads acquired from CTE.
[02/18 00:03:19   3915] Setting infinite Tws ...
[02/18 00:03:19   3915] First Iteration Infinite Tw... 
[02/18 00:03:19   3915] Calculate early delays in OCV mode...
[02/18 00:03:19   3915] Calculate late delays in OCV mode...
[02/18 00:03:19   3915] Topological Sorting (CPU = 0:00:00.1, MEM = 1644.2M, InitMEM = 1644.2M)
[02/18 00:03:27   3923] AAE_INFO-618: Total number of nets in the design is 32763,  99.6 percent of the nets selected for SI analysis
[02/18 00:03:27   3923] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[02/18 00:03:27   3923] End delay calculation. (MEM=1727.47 CPU=0:00:07.6 REAL=0:00:07.0)
[02/18 00:03:27   3923] Save waveform /tmp/innovus_temp_29147_ieng6-ece-17.ucsd.edu_ttalapaneni_IR5P9z/.AAE_10wpPn/.AAE_29147/waveform.data...
[02/18 00:03:27   3923] *** CDM Built up (cpu=0:00:08.5  real=0:00:08.0  mem= 1727.5M) ***
[02/18 00:03:28   3924] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1727.5M)
[02/18 00:03:28   3924] Add other clocks and setupCteToAAEClockMapping during iter 1
[02/18 00:03:29   3924] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:01.0, MEM = 1727.5M)
[02/18 00:03:29   3924] Starting SI iteration 2
[02/18 00:03:29   3924] AAE_INFO: 1 threads acquired from CTE.
[02/18 00:03:29   3924] Calculate early delays in OCV mode...
[02/18 00:03:29   3924] Calculate late delays in OCV mode...
[02/18 00:03:31   3926] AAE_INFO-618: Total number of nets in the design is 32763,  5.6 percent of the nets selected for SI analysis
[02/18 00:03:31   3926] End delay calculation. (MEM=1703.51 CPU=0:00:01.8 REAL=0:00:02.0)
[02/18 00:03:31   3926] *** CDM Built up (cpu=0:00:01.8  real=0:00:02.0  mem= 1703.5M) ***
[02/18 00:03:32   3928] *** Done Building Timing Graph (cpu=0:00:13.0 real=0:00:13.0 totSessionCpu=1:05:28 mem=1703.5M)
[02/18 00:03:32   3928] ** Profile ** Start :  cpu=0:00:00.0, mem=1703.5M
[02/18 00:03:32   3928] ** Profile ** Other data :  cpu=0:00:00.1, mem=1703.5M
[02/18 00:03:32   3928] ** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1703.5M
[02/18 00:03:33   3929] ** Profile ** DRVs :  cpu=0:00:00.9, mem=1703.5M
[02/18 00:03:33   3929] 
------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.233  | -0.233  | -0.210  |
|           TNS (ns):|-199.847 |-180.788 | -19.059 |
|    Violating Paths:|  1778   |  1618   |   160   |
|          All Paths:|  6712   |  5406   |  5730   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.644%
       (99.122% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1703.5M
[02/18 00:03:33   3929] **optDesign ... cpu = 0:00:25, real = 0:00:24, mem = 1600.3M, totSessionCpu=1:05:29 **
[02/18 00:03:33   3929] Setting latch borrow mode to budget during optimization.
[02/18 00:03:35   3931] Glitch fixing enabled
[02/18 00:03:35   3931] <optDesign CMD> fixdrv  all VT Cells
[02/18 00:03:35   3931] Leakage Power Opt: re-selecting buf/inv list 
[02/18 00:03:35   3931] Summary for sequential cells idenfication: 
[02/18 00:03:35   3931] Identified SBFF number: 199
[02/18 00:03:35   3931] Identified MBFF number: 0
[02/18 00:03:35   3931] Not identified SBFF number: 0
[02/18 00:03:35   3931] Not identified MBFF number: 0
[02/18 00:03:35   3931] Number of sequential cells which are not FFs: 104
[02/18 00:03:35   3931] 
[02/18 00:03:35   3931] **INFO: Num dontuse cells 97, Num usable cells 844
[02/18 00:03:35   3931] optDesignOneStep: Leakage Power Flow
[02/18 00:03:35   3931] **INFO: Num dontuse cells 97, Num usable cells 844
[02/18 00:03:35   3931] **INFO: Start fixing DRV (Mem = 1663.07M) ...
[02/18 00:03:35   3931] **INFO: Options = -postRoute -maxCap -maxTran -maxFanout -noSensitivity -backward -maxIter 1
[02/18 00:03:35   3931] **INFO: Start fixing DRV iteration 1 ...
[02/18 00:03:35   3931] Begin: GigaOpt DRV Optimization
[02/18 00:03:35   3931] Glitch fixing enabled
[02/18 00:03:35   3931] Info: 245 clock nets excluded from IPO operation.
[02/18 00:03:35   3931] Summary for sequential cells idenfication: 
[02/18 00:03:35   3931] Identified SBFF number: 199
[02/18 00:03:35   3931] Identified MBFF number: 0
[02/18 00:03:35   3931] Not identified SBFF number: 0
[02/18 00:03:35   3931] Not identified MBFF number: 0
[02/18 00:03:35   3931] Number of sequential cells which are not FFs: 104
[02/18 00:03:35   3931] 
[02/18 00:03:35   3931] DRV pessimism of 5.00% is used.
[02/18 00:03:35   3931] PhyDesignGrid: maxLocalDensity 0.96
[02/18 00:03:35   3931] #spOpts: N=65 mergeVia=F 
[02/18 00:03:39   3935] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/18 00:03:39   3935] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       glitch      |       |           |           |           |         |            |           |
[02/18 00:03:39   3935] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/18 00:03:39   3935] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[02/18 00:03:39   3935] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/18 00:03:39   3935] DEBUG: @coeDRVCandCache::init.
[02/18 00:03:39   3935] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/18 00:03:39   3935] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -0.23 |          0|          0|          0|  99.12  |            |           |
[02/18 00:03:39   3935] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/18 00:03:40   3936] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -0.23 |          0|          0|          0|  99.12  |   0:00:00.0|    1887.3M|
[02/18 00:03:40   3936] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/18 00:03:40   3936] **** Begin NDR-Layer Usage Statistics ****
[02/18 00:03:40   3936] Layer 3 has 245 constrained nets 
[02/18 00:03:40   3936] Layer 7 has 297 constrained nets 
[02/18 00:03:40   3936] **** End NDR-Layer Usage Statistics ****
[02/18 00:03:40   3936] 
[02/18 00:03:40   3936] *** Finish DRV Fixing (cpu=0:00:01.3 real=0:00:02.0 mem=1887.3M) ***
[02/18 00:03:40   3936] 
[02/18 00:03:40   3936] Begin: glitch net info
[02/18 00:03:40   3936] glitch slack range: number of glitch nets
[02/18 00:03:40   3936] glitch slack < -0.32 : 0
[02/18 00:03:40   3936] -0.32 < glitch slack < -0.28 : 0
[02/18 00:03:40   3936] -0.28 < glitch slack < -0.24 : 0
[02/18 00:03:40   3936] -0.24 < glitch slack < -0.2 : 0
[02/18 00:03:40   3936] -0.2 < glitch slack < -0.16 : 0
[02/18 00:03:40   3936] -0.16 < glitch slack < -0.12 : 0
[02/18 00:03:40   3936] -0.12 < glitch slack < -0.08 : 0
[02/18 00:03:40   3936] -0.08 < glitch slack < -0.04 : 0
[02/18 00:03:40   3936] -0.04 < glitch slack : 0
[02/18 00:03:40   3936] End: glitch net info
[02/18 00:03:40   3936] DEBUG: @coeDRVCandCache::cleanup.
[02/18 00:03:40   3936] drv optimizer changes nothing and skips refinePlace
[02/18 00:03:40   3936] End: GigaOpt DRV Optimization
[02/18 00:03:40   3936] **optDesign ... cpu = 0:00:32, real = 0:00:31, mem = 1762.7M, totSessionCpu=1:05:36 **
[02/18 00:03:40   3936] *info:
[02/18 00:03:40   3936] **INFO: Completed fixing DRV (CPU Time = 0:00:05, Mem = 1762.68M).
[02/18 00:03:40   3936] Leakage Power Opt: resetting the buf/inv selection
[02/18 00:03:40   3936] ** Profile ** Start :  cpu=0:00:00.0, mem=1762.7M
[02/18 00:03:40   3936] ** Profile ** Other data :  cpu=0:00:00.1, mem=1762.7M
[02/18 00:03:40   3936] ** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1772.7M
[02/18 00:03:41   3937] ** Profile ** DRVs :  cpu=0:00:00.9, mem=1772.7M
[02/18 00:03:41   3937] 
------------------------------------------------------------
     SI Timing Summary (cpu=0.09min real=0.08min mem=1762.7M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.233  | -0.233  | -0.210  |
|           TNS (ns):|-199.847 |-180.788 | -19.059 |
|    Violating Paths:|  1778   |  1618   |   160   |
|          All Paths:|  6712   |  5406   |  5730   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.644%
       (99.122% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1772.7M
[02/18 00:03:41   3937] **optDesign ... cpu = 0:00:33, real = 0:00:32, mem = 1762.7M, totSessionCpu=1:05:38 **
[02/18 00:03:42   3937]   Timing Snapshot: (REF)
[02/18 00:03:42   3937]      Weighted WNS: 0.000
[02/18 00:03:42   3937]       All  PG WNS: 0.000
[02/18 00:03:42   3937]       High PG WNS: 0.000
[02/18 00:03:42   3937]       All  PG TNS: 0.000
[02/18 00:03:42   3937]       High PG TNS: 0.000
[02/18 00:03:42   3937]          Tran DRV: 0
[02/18 00:03:42   3937]           Cap DRV: 0
[02/18 00:03:42   3937]        Fanout DRV: 0
[02/18 00:03:42   3937]            Glitch: 0
[02/18 00:03:42   3938]   Timing Snapshot: (REF)
[02/18 00:03:42   3938]      Weighted WNS: -0.233
[02/18 00:03:42   3938]       All  PG WNS: -0.233
[02/18 00:03:42   3938]       High PG WNS: -0.233
[02/18 00:03:42   3938]       All  PG TNS: -199.848
[02/18 00:03:42   3938]       High PG TNS: -180.789
[02/18 00:03:42   3938]          Tran DRV: 0
[02/18 00:03:42   3938]           Cap DRV: 0
[02/18 00:03:42   3938]        Fanout DRV: 0
[02/18 00:03:42   3938]            Glitch: 0
[02/18 00:03:42   3938]    Category Slack: { [L, -0.233] [H, -0.233] }
[02/18 00:03:42   3938] 
[02/18 00:03:42   3938] ** Profile ** Start :  cpu=0:00:00.0, mem=1753.1M
[02/18 00:03:42   3938] ** Profile ** Other data :  cpu=0:00:00.1, mem=1753.1M
[02/18 00:03:42   3938] ** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1753.1M
[02/18 00:03:43   3939] ** Profile ** DRVs :  cpu=0:00:00.9, mem=1753.1M
[02/18 00:03:43   3939] 
------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.233  | -0.233  | -0.210  |
|           TNS (ns):|-199.847 |-180.788 | -19.059 |
|    Violating Paths:|  1778   |  1618   |   160   |
|          All Paths:|  6712   |  5406   |  5730   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.644%
       (99.122% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1753.1M
[02/18 00:03:43   3939] **optDesign ... cpu = 0:00:35, real = 0:00:34, mem = 1695.9M, totSessionCpu=1:05:39 **
[02/18 00:03:43   3939] -routeWithEco false                      # bool, default=false
[02/18 00:03:43   3939] -routeWithEco true                       # bool, default=false, user setting
[02/18 00:03:43   3939] -routeSelectedNetOnly false              # bool, default=false, user setting
[02/18 00:03:43   3939] -routeWithTimingDriven true              # bool, default=false, user setting
[02/18 00:03:43   3939] -routeWithTimingDriven false             # bool, default=false, user setting
[02/18 00:03:43   3939] -routeWithSiDriven true                  # bool, default=false, user setting
[02/18 00:03:43   3939] -routeWithSiDriven false                 # bool, default=false, user setting
[02/18 00:03:43   3939] 
[02/18 00:03:43   3939] globalDetailRoute
[02/18 00:03:43   3939] 
[02/18 00:03:43   3939] #setNanoRouteMode -drouteAutoStop true
[02/18 00:03:43   3939] #setNanoRouteMode -drouteFixAntenna true
[02/18 00:03:43   3939] #setNanoRouteMode -droutePostRouteSpreadWire "false"
[02/18 00:03:43   3939] #setNanoRouteMode -routeSelectedNetOnly false
[02/18 00:03:43   3939] #setNanoRouteMode -routeWithEco true
[02/18 00:03:43   3939] #setNanoRouteMode -routeWithSiDriven false
[02/18 00:03:43   3939] #setNanoRouteMode -routeWithTimingDriven false
[02/18 00:03:43   3939] #Start globalDetailRoute on Tue Feb 18 00:03:43 2025
[02/18 00:03:43   3939] #
[02/18 00:03:43   3939] Closing parasitic data file '/tmp/innovus_temp_29147_ieng6-ece-17.ucsd.edu_ttalapaneni_IR5P9z/fullchip_29147_Xyl9XN.rcdb.d'. 32634 times net's RC data read were performed.
[02/18 00:03:44   3940] ### Net info: total nets: 32763
[02/18 00:03:44   3940] ### Net info: dirty nets: 0
[02/18 00:03:44   3940] ### Net info: marked as disconnected nets: 0
[02/18 00:03:44   3940] #WARNING (NRIG-44) Imported NET mem_in[63] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[02/18 00:03:44   3940] #WARNING (NRIG-44) Imported NET mem_in[22] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[02/18 00:03:44   3940] #WARNING (NRIG-44) Imported NET mem_in[14] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[02/18 00:03:45   3940] ### Net info: fully routed nets: 32634
[02/18 00:03:45   3940] ### Net info: trivial (single pin) nets: 0
[02/18 00:03:45   3940] ### Net info: unrouted nets: 126
[02/18 00:03:45   3940] ### Net info: re-extraction nets: 3
[02/18 00:03:45   3940] ### Net info: ignored nets: 0
[02/18 00:03:45   3940] ### Net info: skip routing nets: 0
[02/18 00:03:45   3941] #NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
[02/18 00:03:45   3941] #Loading the last recorded routing design signature
[02/18 00:03:45   3941] #Summary of the placement changes since last routing:
[02/18 00:03:45   3941] #  Number of instances deleted (including moved) = 2537
[02/18 00:03:45   3941] #  Total number of placement changes (moved instances are counted twice) = 2537
[02/18 00:03:45   3941] #Start routing data preparation.
[02/18 00:03:46   3942] #Minimum voltage of a net in the design = 0.000.
[02/18 00:03:46   3942] #Maximum voltage of a net in the design = 1.100.
[02/18 00:03:46   3942] #Voltage range [0.000 - 0.000] has 1 net.
[02/18 00:03:46   3942] #Voltage range [0.900 - 1.100] has 1 net.
[02/18 00:03:46   3942] #Voltage range [0.000 - 1.100] has 32761 nets.
[02/18 00:03:46   3942] # M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
[02/18 00:03:46   3942] # M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[02/18 00:03:46   3942] # M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[02/18 00:03:46   3942] # M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[02/18 00:03:46   3942] # M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[02/18 00:03:46   3942] # M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[02/18 00:03:46   3942] # M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[02/18 00:03:46   3942] # M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[02/18 00:03:47   3943] #WARNING (NRDB-2111) Found overlapping instances FILLER_10000 FILLER_10507. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[02/18 00:03:47   3943] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[02/18 00:03:47   3943] #WARNING (NRDB-2111) Found overlapping instances FILLER_10001 FILLER_9823. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[02/18 00:03:47   3943] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[02/18 00:03:47   3943] #WARNING (NRDB-2111) Found overlapping instances FILLER_10002 FILLER_10336. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[02/18 00:03:47   3943] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[02/18 00:03:47   3943] #WARNING (NRDB-2111) Found overlapping instances FILLER_10007 FILLER_9824. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[02/18 00:03:47   3943] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[02/18 00:03:47   3943] #WARNING (NRDB-2111) Found overlapping instances FILLER_10010 FILLER_8943. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[02/18 00:03:47   3943] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[02/18 00:03:47   3943] #WARNING (NRDB-2111) Found overlapping instances FILLER_10011 FILLER_8943. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[02/18 00:03:47   3943] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[02/18 00:03:47   3943] #WARNING (NRDB-2111) Found overlapping instances FILLER_10012 core_instance/psum_mem_instance/FE_OFC422_n480. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[02/18 00:03:47   3943] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[02/18 00:03:47   3943] #WARNING (NRDB-2111) Found overlapping instances FILLER_10013 FILLER_9839. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[02/18 00:03:47   3943] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[02/18 00:03:47   3943] #WARNING (NRDB-2111) Found overlapping instances FILLER_10014 FILLER_10189. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[02/18 00:03:47   3943] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[02/18 00:03:47   3943] #WARNING (NRDB-2111) Found overlapping instances FILLER_10015 FILLER_10191. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[02/18 00:03:47   3943] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[02/18 00:03:47   3943] #WARNING (NRDB-2111) Found overlapping instances FILLER_10016 FILLER_9484. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[02/18 00:03:47   3943] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[02/18 00:03:47   3943] #WARNING (NRDB-2111) Found overlapping instances FILLER_10017 FILLER_10703. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[02/18 00:03:47   3943] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[02/18 00:03:47   3943] #WARNING (NRDB-2111) Found overlapping instances FILLER_10019 core_instance/psum_mem_instance/memory7_reg_65_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[02/18 00:03:47   3943] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[02/18 00:03:47   3943] #WARNING (NRDB-2111) Found overlapping instances FILLER_10020 FILLER_9840. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[02/18 00:03:47   3943] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[02/18 00:03:47   3943] #WARNING (NRDB-2111) Found overlapping instances FILLER_10022 core_instance/psum_mem_instance/memory0_reg_76_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[02/18 00:03:47   3943] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[02/18 00:03:47   3943] #WARNING (NRDB-2111) Found overlapping instances FILLER_10023 FILLER_10024. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[02/18 00:03:47   3943] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[02/18 00:03:47   3943] #WARNING (NRDB-2111) Found overlapping instances FILLER_10026 core_instance/psum_mem_instance/memory7_reg_71_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[02/18 00:03:47   3943] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[02/18 00:03:47   3943] #WARNING (NRDB-2111) Found overlapping instances FILLER_10027 FILLER_9854. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[02/18 00:03:47   3943] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[02/18 00:03:47   3943] #WARNING (NRDB-2111) Found overlapping instances FILLER_10027 FILLER_9661. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[02/18 00:03:47   3943] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[02/18 00:03:47   3943] #WARNING (NRDB-2111) Found overlapping instances FILLER_10028 FILLER_10710. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[02/18 00:03:47   3943] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[02/18 00:03:47   3943] #WARNING (EMS-27) Message (NRDB-2111) has exceeded the current message display limit of 20.
[02/18 00:03:47   3943] #To increase the message display limit, refer to the product command reference manual.
[02/18 00:03:47   3943] #WARNING (NRDB-2110) Found 25724 overlapping core instances, this may cause problems with pin access and increase routing run-time.
[02/18 00:03:47   3943] #975/32637 = 2% of signal nets have been set as priority nets
[02/18 00:03:47   3943] #Regenerating Ggrids automatically.
[02/18 00:03:47   3943] #Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
[02/18 00:03:47   3943] #Using automatically generated G-grids.
[02/18 00:03:47   3943] #Done routing data preparation.
[02/18 00:03:47   3943] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1405.29 (MB), peak = 1512.98 (MB)
[02/18 00:03:47   3943] #Merging special wires...
[02/18 00:03:47   3943] #
[02/18 00:03:47   3943] #Connectivity extraction summary:
[02/18 00:03:47   3943] #3 routed nets are extracted.
[02/18 00:03:47   3943] #32634 routed nets are imported.
[02/18 00:03:47   3943] #126 nets are fixed|skipped|trivial (not extracted).
[02/18 00:03:47   3943] #Total number of nets = 32763.
[02/18 00:03:47   3943] #
[02/18 00:03:47   3943] #Found 0 nets for post-route si or timing fixing.
[02/18 00:03:48   3944] #WARNING (NRGR-22) Design is already detail routed.
[02/18 00:03:48   3944] #Cpu time = 00:00:02
[02/18 00:03:48   3944] #Elapsed time = 00:00:02
[02/18 00:03:48   3944] #Increased memory = -1.15 (MB)
[02/18 00:03:48   3944] #Total memory = 1405.29 (MB)
[02/18 00:03:48   3944] #Peak memory = 1512.98 (MB)
[02/18 00:03:49   3945] #
[02/18 00:03:49   3945] #Start Detail Routing..
[02/18 00:03:49   3945] #start initial detail routing ...
[02/18 00:03:49   3945] #    number of violations = 7471
[02/18 00:03:49   3945] #
[02/18 00:03:49   3945] #    By Layer and Type :
[02/18 00:03:49   3945] #	         MetSpc   EOLSpc    Short   MinStp   CutSpc   CShort   Others   Totals
[02/18 00:03:49   3945] #	M1          821      105     3122      125      861      217       99     5350
[02/18 00:03:49   3945] #	M2          724      495      566       56        9       20      158     2028
[02/18 00:03:49   3945] #	M3           12        7       32        1        1        0       36       89
[02/18 00:03:49   3945] #	M4            1        1        0        0        0        0        0        2
[02/18 00:03:49   3945] #	M5            0        0        0        0        0        0        0        0
[02/18 00:03:49   3945] #	M6            0        0        0        0        0        0        1        1
[02/18 00:03:49   3945] #	M7            0        0        0        0        0        0        1        1
[02/18 00:03:49   3945] #	Totals     1558      608     3720      182      871      237      295     7471
[02/18 00:03:49   3945] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1407.05 (MB), peak = 1512.98 (MB)
[02/18 00:03:49   3945] #start 1st optimization iteration ...
[02/18 00:04:48   4004] #    completing 10% with 7504 violations
[02/18 00:04:48   4004] #    cpu time = 00:00:59, elapsed time = 00:00:59, memory = 1567.91 (MB), peak = 1568.12 (MB)
[02/18 00:05:47   4063] #    completing 20% with 7522 violations
[02/18 00:05:47   4063] #    cpu time = 00:01:58, elapsed time = 00:01:58, memory = 1561.78 (MB), peak = 1568.12 (MB)
[02/18 00:06:28   4104] #    completing 30% with 7532 violations
[02/18 00:06:28   4104] #    cpu time = 00:02:39, elapsed time = 00:02:39, memory = 1554.53 (MB), peak = 1568.12 (MB)
[02/18 00:07:18   4154] #    completing 40% with 7616 violations
[02/18 00:07:18   4154] #    cpu time = 00:03:29, elapsed time = 00:03:29, memory = 1549.84 (MB), peak = 1568.12 (MB)
[02/18 00:08:00   4196] #    completing 50% with 7693 violations
[02/18 00:08:00   4196] #    cpu time = 00:04:11, elapsed time = 00:04:11, memory = 1549.89 (MB), peak = 1568.12 (MB)
[02/18 00:08:46   4242] #    completing 60% with 7704 violations
[02/18 00:08:46   4242] #    cpu time = 00:04:57, elapsed time = 00:04:57, memory = 1540.71 (MB), peak = 1568.12 (MB)
[02/18 00:09:34   4290] #    completing 70% with 7731 violations
[02/18 00:09:34   4290] #    cpu time = 00:05:45, elapsed time = 00:05:45, memory = 1540.65 (MB), peak = 1568.12 (MB)
[02/18 00:10:17   4333] #    completing 80% with 7795 violations
[02/18 00:10:17   4333] #    cpu time = 00:06:28, elapsed time = 00:06:28, memory = 1546.41 (MB), peak = 1568.12 (MB)
[02/18 00:11:00   4376] #    completing 90% with 7758 violations
[02/18 00:11:00   4376] #    cpu time = 00:07:11, elapsed time = 00:07:11, memory = 1545.99 (MB), peak = 1568.12 (MB)
[02/18 00:11:42   4418] #    completing 100% with 7810 violations
[02/18 00:11:42   4418] #    cpu time = 00:07:53, elapsed time = 00:07:53, memory = 1536.71 (MB), peak = 1568.12 (MB)
[02/18 00:11:42   4418] #    number of violations = 7810
[02/18 00:11:42   4418] #
[02/18 00:11:42   4418] #    By Layer and Type :
[02/18 00:11:42   4418] #	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
[02/18 00:11:42   4418] #	M1          929      294     3100      786      289        0      193     5591
[02/18 00:11:42   4418] #	M2          701      589      566       13       24      139       84     2116
[02/18 00:11:42   4418] #	M3           22        7       40        1        0       11       16       97
[02/18 00:11:42   4418] #	M4            2        1        0        0        0        0        2        5
[02/18 00:11:42   4418] #	M5            0        0        0        0        0        0        0        0
[02/18 00:11:42   4418] #	M6            0        0        0        0        0        0        1        1
[02/18 00:11:42   4418] #	Totals     1654      891     3706      800      313      150      296     7810
[02/18 00:11:42   4418] #    number of process antenna violations = 13
[02/18 00:11:42   4418] #cpu time = 00:07:53, elapsed time = 00:07:53, memory = 1536.71 (MB), peak = 1568.12 (MB)
[02/18 00:11:42   4418] #start 2nd optimization iteration ...
[02/18 00:12:31   4467] #    completing 10% with 7747 violations
[02/18 00:12:31   4467] #    cpu time = 00:00:49, elapsed time = 00:00:49, memory = 1531.45 (MB), peak = 1568.12 (MB)
[02/18 00:13:26   4522] #    completing 20% with 7719 violations
[02/18 00:13:26   4522] #    cpu time = 00:01:44, elapsed time = 00:01:44, memory = 1562.47 (MB), peak = 1568.12 (MB)
[02/18 00:14:22   4578] #    completing 30% with 7679 violations
[02/18 00:14:22   4578] #    cpu time = 00:02:40, elapsed time = 00:02:40, memory = 1549.76 (MB), peak = 1568.12 (MB)
[02/18 00:15:30   4646] #    completing 40% with 7607 violations
[02/18 00:15:30   4646] #    cpu time = 00:03:49, elapsed time = 00:03:49, memory = 1536.97 (MB), peak = 1568.12 (MB)
[02/18 00:16:22   4698] #    completing 50% with 7618 violations
[02/18 00:16:22   4698] #    cpu time = 00:04:41, elapsed time = 00:04:40, memory = 1550.16 (MB), peak = 1568.12 (MB)
[02/18 00:17:14   4750] #    completing 60% with 7521 violations
[02/18 00:17:14   4750] #    cpu time = 00:05:33, elapsed time = 00:05:33, memory = 1556.80 (MB), peak = 1568.12 (MB)
[02/18 00:18:15   4812] #    completing 70% with 7446 violations
[02/18 00:18:15   4812] #    cpu time = 00:06:34, elapsed time = 00:06:34, memory = 1576.61 (MB), peak = 1576.84 (MB)
[02/18 00:19:06   4862] #    completing 80% with 7461 violations
[02/18 00:19:06   4862] #    cpu time = 00:07:24, elapsed time = 00:07:24, memory = 1556.34 (MB), peak = 1576.84 (MB)
[02/18 00:20:18   4934] #    completing 90% with 7411 violations
[02/18 00:20:18   4934] #    cpu time = 00:08:37, elapsed time = 00:08:37, memory = 1568.87 (MB), peak = 1579.79 (MB)
[02/18 00:21:28   5004] #    completing 100% with 7396 violations
[02/18 00:21:28   5004] #    cpu time = 00:09:47, elapsed time = 00:09:47, memory = 1567.52 (MB), peak = 1579.79 (MB)
[02/18 00:21:28   5005] #    number of violations = 7396
[02/18 00:21:28   5005] #
[02/18 00:21:28   5005] #    By Layer and Type :
[02/18 00:21:28   5005] #	         MetSpc   EOLSpc    Short   MinStp   CutSpc   CShort   Others   Totals
[02/18 00:21:28   5005] #	M1          826      111     3066      116      792      262       79     5252
[02/18 00:21:28   5005] #	M2          699      456      626       49       10       22      185     2047
[02/18 00:21:28   5005] #	M3           25        7       28        1        0        0       33       94
[02/18 00:21:28   5005] #	M4            1        0        0        0        0        0        1        2
[02/18 00:21:28   5005] #	M5            0        0        0        0        0        0        0        0
[02/18 00:21:28   5005] #	M6            1        0        0        0        0        0        0        1
[02/18 00:21:28   5005] #	Totals     1552      574     3720      166      802      284      298     7396
[02/18 00:21:28   5005] #    number of process antenna violations = 9
[02/18 00:21:28   5005] #cpu time = 00:09:47, elapsed time = 00:09:47, memory = 1567.61 (MB), peak = 1579.79 (MB)
[02/18 00:21:29   5005] #Complete Detail Routing.
[02/18 00:21:29   5005] #Total number of nets with non-default rule or having extra spacing = 254
[02/18 00:21:29   5005] #Total wire length = 567742 um.
[02/18 00:21:29   5005] #Total half perimeter of net bounding box = 497433 um.
[02/18 00:21:29   5005] #Total wire length on LAYER M1 = 2287 um.
[02/18 00:21:29   5005] #Total wire length on LAYER M2 = 150847 um.
[02/18 00:21:29   5005] #Total wire length on LAYER M3 = 207637 um.
[02/18 00:21:29   5005] #Total wire length on LAYER M4 = 141196 um.
[02/18 00:21:29   5005] #Total wire length on LAYER M5 = 31268 um.
[02/18 00:21:29   5005] #Total wire length on LAYER M6 = 3257 um.
[02/18 00:21:29   5005] #Total wire length on LAYER M7 = 10367 um.
[02/18 00:21:29   5005] #Total wire length on LAYER M8 = 20883 um.
[02/18 00:21:29   5005] #Total number of vias = 236365
[02/18 00:21:29   5005] #Total number of multi-cut vias = 143463 ( 60.7%)
[02/18 00:21:29   5005] #Total number of single cut vias = 92902 ( 39.3%)
[02/18 00:21:29   5005] #Up-Via Summary (total 236365):
[02/18 00:21:29   5005] #                   single-cut          multi-cut      Total
[02/18 00:21:29   5005] #-----------------------------------------------------------
[02/18 00:21:29   5005] #  Metal 1       83643 ( 77.2%)     24685 ( 22.8%)     108328
[02/18 00:21:29   5005] #  Metal 2        5859 (  6.2%)     87889 ( 93.8%)      93748
[02/18 00:21:29   5005] #  Metal 3        2629 ( 10.7%)     21892 ( 89.3%)      24521
[02/18 00:21:29   5005] #  Metal 4         578 ( 10.5%)      4909 ( 89.5%)       5487
[02/18 00:21:29   5005] #  Metal 5          45 (  2.6%)      1666 ( 97.4%)       1711
[02/18 00:21:29   5005] #  Metal 6          33 (  2.3%)      1374 ( 97.7%)       1407
[02/18 00:21:29   5005] #  Metal 7         115 (  9.9%)      1048 ( 90.1%)       1163
[02/18 00:21:29   5005] #-----------------------------------------------------------
[02/18 00:21:29   5005] #                92902 ( 39.3%)    143463 ( 60.7%)     236365 
[02/18 00:21:29   5005] #
[02/18 00:21:29   5005] #Total number of DRC violations = 7396
[02/18 00:21:29   5005] #Total number of overlapping instance violations = 1
[02/18 00:21:29   5005] #Total number of violations on LAYER M1 = 5252
[02/18 00:21:29   5005] #Total number of violations on LAYER M2 = 2047
[02/18 00:21:29   5005] #Total number of violations on LAYER M3 = 94
[02/18 00:21:29   5005] #Total number of violations on LAYER M4 = 2
[02/18 00:21:29   5005] #Total number of violations on LAYER M5 = 0
[02/18 00:21:29   5005] #Total number of violations on LAYER M6 = 1
[02/18 00:21:29   5005] #Total number of violations on LAYER M7 = 0
[02/18 00:21:29   5005] #Total number of violations on LAYER M8 = 0
[02/18 00:21:29   5005] #Cpu time = 00:17:41
[02/18 00:21:29   5005] #Elapsed time = 00:17:41
[02/18 00:21:29   5005] #Increased memory = 33.84 (MB)
[02/18 00:21:29   5005] #Total memory = 1439.13 (MB)
[02/18 00:21:29   5005] #Peak memory = 1579.79 (MB)
[02/18 00:21:30   5006] #
[02/18 00:21:30   5006] #Start Post Route via swapping..
[02/18 00:21:30   5007] #49.45% of area are rerouted by ECO routing.
[02/18 00:21:50   5026] #    number of violations = 7514
[02/18 00:21:50   5026] #
[02/18 00:21:50   5026] #    By Layer and Type :
[02/18 00:21:50   5026] #	         MetSpc   EOLSpc    Short   MinStp   CutSpc   CShort   Others   Totals
[02/18 00:21:50   5026] #	M1          842      112     3112      116      803      266       88     5339
[02/18 00:21:50   5026] #	M2          709      464      633       49       10       22      189     2076
[02/18 00:21:50   5026] #	M3           27        7       28        1        0        0       33       96
[02/18 00:21:50   5026] #	M4            1        0        0        0        0        0        1        2
[02/18 00:21:50   5026] #	M5            0        0        0        0        0        0        0        0
[02/18 00:21:50   5026] #	M6            1        0        0        0        0        0        0        1
[02/18 00:21:50   5026] #	Totals     1580      583     3773      166      813      288      311     7514
[02/18 00:21:50   5026] #cpu time = 00:00:20, elapsed time = 00:00:20, memory = 1440.87 (MB), peak = 1579.79 (MB)
[02/18 00:22:32   5069] #    number of violations = 7437
[02/18 00:22:32   5069] #
[02/18 00:22:32   5069] #    By Layer and Type :
[02/18 00:22:32   5069] #	         MetSpc   EOLSpc    Short   MinStp   CutSpc   CShort   Others   Totals
[02/18 00:22:32   5069] #	M1          830      112     3081      116      793      262       85     5279
[02/18 00:22:32   5069] #	M2          694      450      648       49       10       22      186     2059
[02/18 00:22:32   5069] #	M3           25        7       30        1        0        0       33       96
[02/18 00:22:32   5069] #	M4            1        0        0        0        0        0        1        2
[02/18 00:22:32   5069] #	M5            0        0        0        0        0        0        0        0
[02/18 00:22:32   5069] #	M6            1        0        0        0        0        0        0        1
[02/18 00:22:32   5069] #	Totals     1551      569     3759      166      803      284      305     7437
[02/18 00:22:32   5069] #cpu time = 00:01:02, elapsed time = 00:01:02, memory = 1444.01 (MB), peak = 1579.79 (MB)
[02/18 00:22:32   5069] #CELL_VIEW fullchip,init has 7437 DRC violations
[02/18 00:22:32   5069] #Total number of DRC violations = 7437
[02/18 00:22:32   5069] #Total number of overlapping instance violations = 1
[02/18 00:22:32   5069] #Total number of process antenna violations = 16
[02/18 00:22:32   5069] #Total number of violations on LAYER M1 = 5279
[02/18 00:22:32   5069] #Total number of violations on LAYER M2 = 2059
[02/18 00:22:32   5069] #Total number of violations on LAYER M3 = 96
[02/18 00:22:32   5069] #Total number of violations on LAYER M4 = 2
[02/18 00:22:32   5069] #Total number of violations on LAYER M5 = 0
[02/18 00:22:32   5069] #Total number of violations on LAYER M6 = 1
[02/18 00:22:32   5069] #Total number of violations on LAYER M7 = 0
[02/18 00:22:32   5069] #Total number of violations on LAYER M8 = 0
[02/18 00:22:32   5069] #Post Route via swapping is done.
[02/18 00:22:33   5069] #Total number of nets with non-default rule or having extra spacing = 254
[02/18 00:22:33   5069] #Total wire length = 567742 um.
[02/18 00:22:33   5069] #Total half perimeter of net bounding box = 497433 um.
[02/18 00:22:33   5069] #Total wire length on LAYER M1 = 2287 um.
[02/18 00:22:33   5069] #Total wire length on LAYER M2 = 150847 um.
[02/18 00:22:33   5069] #Total wire length on LAYER M3 = 207637 um.
[02/18 00:22:33   5069] #Total wire length on LAYER M4 = 141196 um.
[02/18 00:22:33   5069] #Total wire length on LAYER M5 = 31268 um.
[02/18 00:22:33   5069] #Total wire length on LAYER M6 = 3257 um.
[02/18 00:22:33   5069] #Total wire length on LAYER M7 = 10367 um.
[02/18 00:22:33   5069] #Total wire length on LAYER M8 = 20883 um.
[02/18 00:22:33   5069] #Total number of vias = 236365
[02/18 00:22:33   5069] #Total number of multi-cut vias = 153797 ( 65.1%)
[02/18 00:22:33   5069] #Total number of single cut vias = 82568 ( 34.9%)
[02/18 00:22:33   5069] #Up-Via Summary (total 236365):
[02/18 00:22:33   5069] #                   single-cut          multi-cut      Total
[02/18 00:22:33   5069] #-----------------------------------------------------------
[02/18 00:22:33   5069] #  Metal 1       79241 ( 73.1%)     29087 ( 26.9%)     108328
[02/18 00:22:33   5069] #  Metal 2        2850 (  3.0%)     90898 ( 97.0%)      93748
[02/18 00:22:33   5069] #  Metal 3         389 (  1.6%)     24132 ( 98.4%)      24521
[02/18 00:22:33   5069] #  Metal 4          24 (  0.4%)      5463 ( 99.6%)       5487
[02/18 00:22:33   5069] #  Metal 5           0 (  0.0%)      1711 (100.0%)       1711
[02/18 00:22:33   5069] #  Metal 6          24 (  1.7%)      1383 ( 98.3%)       1407
[02/18 00:22:33   5069] #  Metal 7          40 (  3.4%)      1123 ( 96.6%)       1163
[02/18 00:22:33   5069] #-----------------------------------------------------------
[02/18 00:22:33   5069] #                82568 ( 34.9%)    153797 ( 65.1%)     236365 
[02/18 00:22:33   5069] #
[02/18 00:22:33   5069] #detailRoute Statistics:
[02/18 00:22:33   5069] #Cpu time = 00:18:45
[02/18 00:22:33   5069] #Elapsed time = 00:18:45
[02/18 00:22:33   5069] #Increased memory = 36.99 (MB)
[02/18 00:22:33   5069] #Total memory = 1442.28 (MB)
[02/18 00:22:33   5069] #Peak memory = 1579.79 (MB)
[02/18 00:22:33   5069] #Updating routing design signature
[02/18 00:22:33   5069] #Created 847 library cell signatures
[02/18 00:22:33   5069] #Created 32763 NETS and 0 SPECIALNETS signatures
[02/18 00:22:33   5069] #Created 61628 instance signatures
[02/18 00:22:33   5069] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1443.58 (MB), peak = 1579.79 (MB)
[02/18 00:22:33   5069] #Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1443.81 (MB), peak = 1579.79 (MB)
[02/18 00:22:34   5070] #
[02/18 00:22:34   5070] #globalDetailRoute statistics:
[02/18 00:22:34   5070] #Cpu time = 00:18:51
[02/18 00:22:34   5070] #Elapsed time = 00:18:51
[02/18 00:22:34   5070] #Increased memory = -48.06 (MB)
[02/18 00:22:34   5070] #Total memory = 1396.15 (MB)
[02/18 00:22:34   5070] #Peak memory = 1579.79 (MB)
[02/18 00:22:34   5070] #Number of warnings = 26
[02/18 00:22:34   5070] #Total number of warnings = 246
[02/18 00:22:34   5070] #Number of fails = 0
[02/18 00:22:34   5070] #Total number of fails = 0
[02/18 00:22:34   5070] #Complete globalDetailRoute on Tue Feb 18 00:22:34 2025
[02/18 00:22:34   5070] #
[02/18 00:22:34   5070] **optDesign ... cpu = 0:19:26, real = 0:19:25, mem = 1666.0M, totSessionCpu=1:24:31 **
[02/18 00:22:34   5070] -routeWithEco false                      # bool, default=false
[02/18 00:22:34   5070] -routeSelectedNetOnly false              # bool, default=false, user setting
[02/18 00:22:34   5070] -routeWithTimingDriven true              # bool, default=false, user setting
[02/18 00:22:34   5070] -routeWithSiDriven true                  # bool, default=false, user setting
[02/18 00:22:34   5070] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
[02/18 00:22:34   5070] Extraction called for design 'fullchip' of instances=61627 and nets=32763 using extraction engine 'postRoute' at effort level 'low' .
[02/18 00:22:34   5070] PostRoute (effortLevel low) RC Extraction called for design fullchip.
[02/18 00:22:34   5070] RC Extraction called in multi-corner(2) mode.
[02/18 00:22:34   5070] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[02/18 00:22:34   5070] Process corner(s) are loaded.
[02/18 00:22:34   5070]  Corner: Cmax
[02/18 00:22:34   5070]  Corner: Cmin
[02/18 00:22:34   5070] extractDetailRC Option : -outfile /tmp/innovus_temp_29147_ieng6-ece-17.ucsd.edu_ttalapaneni_IR5P9z/fullchip_29147_Xyl9XN.rcdb.d -maxResLength 200  -extended
[02/18 00:22:34   5070] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[02/18 00:22:34   5070]       RC Corner Indexes            0       1   
[02/18 00:22:34   5070] Capacitance Scaling Factor   : 1.00000 1.00000 
[02/18 00:22:34   5070] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[02/18 00:22:34   5070] Resistance Scaling Factor    : 1.00000 1.00000 
[02/18 00:22:34   5070] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[02/18 00:22:34   5070] Clock Res. Scaling Factor    : 1.00000 1.00000 
[02/18 00:22:34   5070] Shrink Factor                : 1.00000
[02/18 00:22:35   5071] Initializing multi-corner capacitance tables ... 
[02/18 00:22:35   5071] Initializing multi-corner resistance tables ...
[02/18 00:22:35   5071] **WARN: (IMPEXT-3082):	3 nets will be ignored in postRoute effortLevel low Extraction. The names of nets are saved in fullchip.opennet. Check if these nets are either open, or have polygons or other shapes that are not supported by postRoute effortLevel low extraction engine. You can use Quantus QRC extraction to extract the parasitics of these nets. Use 'verifyConnectivity' command to determine the physical openness of these nets.
[02/18 00:22:35   5071] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1666.0M)
[02/18 00:22:35   5071] Creating parasitic data file '/tmp/innovus_temp_29147_ieng6-ece-17.ucsd.edu_ttalapaneni_IR5P9z/fullchip_29147_Xyl9XN.rcdb.d' for storing RC.
[02/18 00:22:36   5072] Extracted 10.0007% (CPU Time= 0:00:01.1  MEM= 1711.9M)
[02/18 00:22:36   5072] Extracted 20.0007% (CPU Time= 0:00:01.3  MEM= 1711.9M)
[02/18 00:22:36   5072] Extracted 30.0007% (CPU Time= 0:00:01.5  MEM= 1711.9M)
[02/18 00:22:36   5073] Extracted 40.0007% (CPU Time= 0:00:01.6  MEM= 1711.9M)
[02/18 00:22:36   5073] Extracted 50.0007% (CPU Time= 0:00:01.8  MEM= 1711.9M)
[02/18 00:22:37   5073] Extracted 60.0007% (CPU Time= 0:00:02.2  MEM= 1715.9M)
[02/18 00:22:37   5073] Extracted 70.0007% (CPU Time= 0:00:02.6  MEM= 1715.9M)
[02/18 00:22:38   5074] Extracted 80.0007% (CPU Time= 0:00:03.2  MEM= 1715.9M)
[02/18 00:22:39   5075] Extracted 90.0007% (CPU Time= 0:00:04.1  MEM= 1715.9M)
[02/18 00:22:39   5076] Extracted 100% (CPU Time= 0:00:04.8  MEM= 1715.9M)
[02/18 00:22:39   5076] Number of Extracted Resistors     : 581502
[02/18 00:22:39   5076] Number of Extracted Ground Cap.   : 565780
[02/18 00:22:39   5076] Number of Extracted Coupling Cap. : 891152
[02/18 00:22:39   5076] Opening parasitic data file '/tmp/innovus_temp_29147_ieng6-ece-17.ucsd.edu_ttalapaneni_IR5P9z/fullchip_29147_Xyl9XN.rcdb.d' for reading.
[02/18 00:22:39   5076] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[02/18 00:22:39   5076]  Corner: Cmax
[02/18 00:22:39   5076]  Corner: Cmin
[02/18 00:22:40   5076] **WARN: (IMPEXT-3082):	3 nets will be ignored in postRoute effortLevel low Extraction. The names of nets are saved in fullchip.opennet. Check if these nets are either open, or have polygons or other shapes that are not supported by postRoute effortLevel low extraction engine. You can use Quantus QRC extraction to extract the parasitics of these nets. Use 'verifyConnectivity' command to determine the physical openness of these nets.
[02/18 00:22:40   5076] Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1703.9M)
[02/18 00:22:40   5076] Creating parasitic data file '/tmp/innovus_temp_29147_ieng6-ece-17.ucsd.edu_ttalapaneni_IR5P9z/fullchip_29147_Xyl9XN.rcdb_Filter.rcdb.d' for storing RC.
[02/18 00:22:40   5076] Closing parasitic data file '/tmp/innovus_temp_29147_ieng6-ece-17.ucsd.edu_ttalapaneni_IR5P9z/fullchip_29147_Xyl9XN.rcdb.d'. 32634 times net's RC data read were performed.
[02/18 00:22:40   5077] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1703.918M)
[02/18 00:22:40   5077] Opening parasitic data file '/tmp/innovus_temp_29147_ieng6-ece-17.ucsd.edu_ttalapaneni_IR5P9z/fullchip_29147_Xyl9XN.rcdb.d' for reading.
[02/18 00:22:40   5077] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1703.918M)
[02/18 00:22:40   5077] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:06.3  Real Time: 0:00:06.0  MEM: 1703.918M)
[02/18 00:22:40   5077] **optDesign ... cpu = 0:19:33, real = 0:19:31, mem = 1664.0M, totSessionCpu=1:24:37 **
[02/18 00:22:40   5077] Starting SI iteration 1 using Infinite Timing Windows
[02/18 00:22:40   5077] Begin IPO call back ...
[02/18 00:22:40   5077] End IPO call back ...
[02/18 00:22:40   5077] #################################################################################
[02/18 00:22:40   5077] # Design Stage: PostRoute
[02/18 00:22:40   5077] # Design Name: fullchip
[02/18 00:22:40   5077] # Design Mode: 65nm
[02/18 00:22:40   5077] # Analysis Mode: MMMC OCV 
[02/18 00:22:40   5077] # Parasitics Mode: SPEF/RCDB
[02/18 00:22:40   5077] # Signoff Settings: SI On 
[02/18 00:22:40   5077] #################################################################################
[02/18 00:22:41   5078] AAE_INFO: 1 threads acquired from CTE.
[02/18 00:22:41   5078] Setting infinite Tws ...
[02/18 00:22:41   5078] First Iteration Infinite Tw... 
[02/18 00:22:41   5078] Calculate early delays in OCV mode...
[02/18 00:22:41   5078] Calculate late delays in OCV mode...
[02/18 00:22:41   5078] Topological Sorting (CPU = 0:00:00.1, MEM = 1676.3M, InitMEM = 1671.6M)
[02/18 00:22:41   5078] Initializing multi-corner capacitance tables ... 
[02/18 00:22:42   5078] Initializing multi-corner resistance tables ...
[02/18 00:22:42   5078] Opening parasitic data file '/tmp/innovus_temp_29147_ieng6-ece-17.ucsd.edu_ttalapaneni_IR5P9z/fullchip_29147_Xyl9XN.rcdb.d' for reading.
[02/18 00:22:42   5078] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1692.8M)
[02/18 00:22:42   5078] AAE_INFO: 1 threads acquired from CTE.
[02/18 00:22:49   5086] AAE_INFO-618: Total number of nets in the design is 32763,  99.6 percent of the nets selected for SI analysis
[02/18 00:22:49   5086] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[02/18 00:22:49   5086] End delay calculation. (MEM=1759.59 CPU=0:00:07.1 REAL=0:00:07.0)
[02/18 00:22:49   5086] Save waveform /tmp/innovus_temp_29147_ieng6-ece-17.ucsd.edu_ttalapaneni_IR5P9z/.AAE_10wpPn/.AAE_29147/waveform.data...
[02/18 00:22:49   5086] *** CDM Built up (cpu=0:00:09.0  real=0:00:09.0  mem= 1759.6M) ***
[02/18 00:22:50   5087] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1759.6M)
[02/18 00:22:50   5087] Add other clocks and setupCteToAAEClockMapping during iter 1
[02/18 00:22:50   5087] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1759.6M)
[02/18 00:22:50   5087] Starting SI iteration 2
[02/18 00:22:51   5087] AAE_INFO: 1 threads acquired from CTE.
[02/18 00:22:51   5087] Calculate early delays in OCV mode...
[02/18 00:22:51   5087] Calculate late delays in OCV mode...
[02/18 00:22:52   5089] AAE_INFO-618: Total number of nets in the design is 32763,  5.7 percent of the nets selected for SI analysis
[02/18 00:22:52   5089] End delay calculation. (MEM=1735.63 CPU=0:00:01.7 REAL=0:00:01.0)
[02/18 00:22:52   5089] *** CDM Built up (cpu=0:00:01.8  real=0:00:01.0  mem= 1735.6M) ***
[02/18 00:22:54   5090] *** Done Building Timing Graph (cpu=0:00:13.8 real=0:00:14.0 totSessionCpu=1:24:51 mem=1735.6M)
[02/18 00:22:54   5090] **optDesign ... cpu = 0:19:46, real = 0:19:45, mem = 1666.2M, totSessionCpu=1:24:51 **
[02/18 00:22:54   5090] Latch borrow mode reset to max_borrow
[02/18 00:22:55   5092] <optDesign CMD> Restore Using all VT Cells
[02/18 00:22:55   5092] Reported timing to dir ./timingReports
[02/18 00:22:55   5092] **optDesign ... cpu = 0:19:48, real = 0:19:46, mem = 1666.2M, totSessionCpu=1:24:52 **
[02/18 00:22:55   5092] Begin: glitch net info
[02/18 00:22:55   5092] glitch slack range: number of glitch nets
[02/18 00:22:55   5092] glitch slack < -0.32 : 0
[02/18 00:22:55   5092] -0.32 < glitch slack < -0.28 : 0
[02/18 00:22:55   5092] -0.28 < glitch slack < -0.24 : 0
[02/18 00:22:55   5092] -0.24 < glitch slack < -0.2 : 0
[02/18 00:22:55   5092] -0.2 < glitch slack < -0.16 : 0
[02/18 00:22:55   5092] -0.16 < glitch slack < -0.12 : 0
[02/18 00:22:55   5092] -0.12 < glitch slack < -0.08 : 0
[02/18 00:22:55   5092] -0.08 < glitch slack < -0.04 : 0
[02/18 00:22:55   5092] -0.04 < glitch slack : 0
[02/18 00:22:55   5092] End: glitch net info
[02/18 00:22:55   5092] ** Profile ** Start :  cpu=0:00:00.0, mem=1723.4M
[02/18 00:22:55   5092] ** Profile ** Other data :  cpu=0:00:00.1, mem=1723.4M
[02/18 00:22:55   5092] ** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1723.4M
[02/18 00:22:57   5093] ** Profile ** Total reports :  cpu=0:00:01.3, mem=1668.2M
[02/18 00:22:58   5094] ** Profile ** DRVs :  cpu=0:00:00.9, mem=1668.2M
[02/18 00:22:58   5094] 
------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.229  | -0.229  | -0.209  |
|           TNS (ns):|-201.190 |-182.166 | -19.024 |
|    Violating Paths:|  1781   |  1621   |   160   |
|          All Paths:|  6712   |  5406   |  5730   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.644%
       (99.122% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1668.2M
[02/18 00:22:58   5094] **optDesign ... cpu = 0:19:50, real = 0:19:49, mem = 1666.2M, totSessionCpu=1:24:55 **
[02/18 00:22:58   5094]  ReSet Options after AAE Based Opt flow 
[02/18 00:22:58   5094] *** Finished optDesign ***
[02/18 00:22:58   5094] 
[02/18 00:22:58   5094] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:19:57 real=  0:19:55)
[02/18 00:22:58   5094] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.2 real=0:00:00.2)
[02/18 00:22:58   5094] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:14.0 real=0:00:13.7)
[02/18 00:22:58   5094] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[02/18 00:22:58   5094] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:17.0 real=0:00:17.0)
[02/18 00:22:58   5094] 	OPT_RUNTIME:             DRVOpt (count =  1): (cpu=0:00:07.1 real=0:00:07.0)
[02/18 00:22:58   5094] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:01.2 real=0:00:01.2)
[02/18 00:22:58   5094] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=  0:18:51 real=  0:18:51)
[02/18 00:22:58   5094] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:13.8 real=0:00:13.7)
[02/18 00:22:58   5094] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[02/18 00:22:58   5094] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:01.2 real=0:00:01.1)
[02/18 00:22:58   5094] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[02/18 00:22:58   5094] Info: pop threads available for lower-level modules during optimization.
[02/18 00:22:58   5094] Removing temporary dont_use automatically set for cells with technology sites with no row.
[02/18 00:22:58   5094] <CMD> optDesign -postRoute -inc
[02/18 00:22:58   5094] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[02/18 00:22:58   5094] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[02/18 00:22:58   5094] -powerEffort high                          # enums={none low high}, default=none, user setting
[02/18 00:22:58   5094] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[02/18 00:22:58   5094] -setupDynamicPowerViewAsDefaultView false
[02/18 00:22:58   5094]                                            # bool, default=false, private
[02/18 00:22:58   5094] #spOpts: N=65 mergeVia=F 
[02/18 00:22:58   5094] Core basic site is core
[02/18 00:22:58   5094] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/18 00:22:58   5095] #spOpts: N=65 mergeVia=F 
[02/18 00:22:58   5095] GigaOpt running with 1 threads.
[02/18 00:22:58   5095] Info: 1 threads available for lower-level modules during optimization.
[02/18 00:22:58   5095] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
[02/18 00:22:58   5095] 	Cell FILL1_LL, site bcore.
[02/18 00:22:58   5095] 	Cell FILL_NW_HH, site bcore.
[02/18 00:22:58   5095] 	Cell FILL_NW_LL, site bcore.
[02/18 00:22:58   5095] 	Cell GFILL, site gacore.
[02/18 00:22:58   5095] 	Cell GFILL10, site gacore.
[02/18 00:22:58   5095] 	Cell GFILL2, site gacore.
[02/18 00:22:58   5095] 	Cell GFILL3, site gacore.
[02/18 00:22:58   5095] 	Cell GFILL4, site gacore.
[02/18 00:22:58   5095] 	Cell LVLLHCD1, site bcore.
[02/18 00:22:58   5095] 	Cell LVLLHCD2, site bcore.
[02/18 00:22:58   5095] 	Cell LVLLHCD4, site bcore.
[02/18 00:22:58   5095] 	Cell LVLLHCD8, site bcore.
[02/18 00:22:58   5095] 	Cell LVLLHD1, site bcore.
[02/18 00:22:58   5095] 	Cell LVLLHD2, site bcore.
[02/18 00:22:58   5095] 	Cell LVLLHD4, site bcore.
[02/18 00:22:58   5095] 	Cell LVLLHD8, site bcore.
[02/18 00:22:58   5095] .
[02/18 00:23:00   5096] Effort level <high> specified for reg2reg path_group
[02/18 00:23:01   5097] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1630.6M, totSessionCpu=1:24:58 **
[02/18 00:23:01   5097] **INFO: DRVs not fixed with -incr option
[02/18 00:23:01   5097] #Created 847 library cell signatures
[02/18 00:23:01   5097] #Created 32763 NETS and 0 SPECIALNETS signatures
[02/18 00:23:01   5098] #Created 61628 instance signatures
[02/18 00:23:01   5098] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1393.01 (MB), peak = 1579.79 (MB)
[02/18 00:23:01   5098] #Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1393.01 (MB), peak = 1579.79 (MB)
[02/18 00:23:01   5098] #spOpts: N=65 
[02/18 00:23:01   5098] Begin checking placement ... (start mem=1630.6M, init mem=1630.6M)
[02/18 00:23:02   5098] Overlapping with other instance:	38975
[02/18 00:23:02   5098] Orientation Violation:	30197
[02/18 00:23:02   5099] Placement Blockage Violation:	34
[02/18 00:23:02   5099] *info: Placed = 61627          (Fixed = 85)
[02/18 00:23:02   5099] *info: Unplaced = 0           
[02/18 00:23:02   5099] Placement Density:99.12%(208647/210495)
[02/18 00:23:02   5099] Finished checkPlace (cpu: total=0:00:00.8, vio checks=0:00:00.2; mem=1630.6M)
[02/18 00:23:02   5099] **WARN: (IMPOPT-306):	Found placement violations in the postRoute mode.
[02/18 00:23:02   5099] **INFO: It is recommended to fix the placement violations and reroute the design
[02/18 00:23:02   5099] **INFO: Command refinePlace may be used to fix the placement violations
[02/18 00:23:02   5099]  Initial DC engine is -> aae
[02/18 00:23:02   5099]  
[02/18 00:23:02   5099]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[02/18 00:23:02   5099]  
[02/18 00:23:02   5099]  
[02/18 00:23:02   5099]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[02/18 00:23:02   5099]  
[02/18 00:23:02   5099] Reset EOS DB
[02/18 00:23:02   5099] Ignoring AAE DB Resetting ...
[02/18 00:23:02   5099]  Set Options for AAE Based Opt flow 
[02/18 00:23:02   5099] *** optDesign -postRoute ***
[02/18 00:23:02   5099] DRC Margin: user margin 0.0; extra margin 0
[02/18 00:23:02   5099] Setup Target Slack: user slack 0
[02/18 00:23:02   5099] Hold Target Slack: user slack 0
[02/18 00:23:02   5099] **INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
[02/18 00:23:02   5099] **INFO: setOptMode -fixDRC false -> DRV Optimization will not be done as part of the Optimization.
[02/18 00:23:02   5099] -powerEffort high                          # enums={none low high}, default=none, user setting
[02/18 00:23:02   5099] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[02/18 00:23:02   5099] -setupDynamicPowerViewAsDefaultView false
[02/18 00:23:02   5099]                                            # bool, default=false, private
[02/18 00:23:02   5099] Include MVT Delays for Hold Opt
[02/18 00:23:02   5099] ** INFO : this run is activating 'postRoute' automaton
[02/18 00:23:02   5099] 
[02/18 00:23:02   5099] **WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".
[02/18 00:23:02   5099] 
[02/18 00:23:02   5099] Type 'man IMPOPT-3663' for more detail.
[02/18 00:23:03   5099] 
[02/18 00:23:03   5099] Power view               = WC_VIEW
[02/18 00:23:03   5099] Number of VT partitions  = 2
[02/18 00:23:03   5099] Standard cells in design = 811
[02/18 00:23:03   5099] Instances in design      = 30708
[02/18 00:23:03   5099] 
[02/18 00:23:03   5099] Instance distribution across the VT partitions:
[02/18 00:23:03   5099] 
[02/18 00:23:03   5099]  LVT : inst = 14678 (47.8%), cells = 335 (41%)
[02/18 00:23:03   5099]    Lib tcbn65gpluswc        : inst = 14678 (47.8%)
[02/18 00:23:03   5099] 
[02/18 00:23:03   5099]  HVT : inst = 16030 (52.2%), cells = 457 (56%)
[02/18 00:23:03   5099]    Lib tcbn65gpluswc        : inst = 16030 (52.2%)
[02/18 00:23:03   5099] 
[02/18 00:23:03   5099] Reporting took 0 sec
[02/18 00:23:03   5099] Closing parasitic data file '/tmp/innovus_temp_29147_ieng6-ece-17.ucsd.edu_ttalapaneni_IR5P9z/fullchip_29147_Xyl9XN.rcdb.d'. 32634 times net's RC data read were performed.
[02/18 00:23:03   5099] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
[02/18 00:23:03   5099] Extraction called for design 'fullchip' of instances=61627 and nets=32763 using extraction engine 'postRoute' at effort level 'low' .
[02/18 00:23:03   5099] PostRoute (effortLevel low) RC Extraction called for design fullchip.
[02/18 00:23:03   5099] RC Extraction called in multi-corner(2) mode.
[02/18 00:23:03   5099] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[02/18 00:23:03   5099] Process corner(s) are loaded.
[02/18 00:23:03   5099]  Corner: Cmax
[02/18 00:23:03   5099]  Corner: Cmin
[02/18 00:23:03   5099] extractDetailRC Option : -outfile /tmp/innovus_temp_29147_ieng6-ece-17.ucsd.edu_ttalapaneni_IR5P9z/fullchip_29147_Xyl9XN.rcdb.d -maxResLength 200  -extended
[02/18 00:23:03   5099] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[02/18 00:23:03   5099]       RC Corner Indexes            0       1   
[02/18 00:23:03   5099] Capacitance Scaling Factor   : 1.00000 1.00000 
[02/18 00:23:03   5099] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[02/18 00:23:03   5099] Resistance Scaling Factor    : 1.00000 1.00000 
[02/18 00:23:03   5099] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[02/18 00:23:03   5099] Clock Res. Scaling Factor    : 1.00000 1.00000 
[02/18 00:23:03   5099] Shrink Factor                : 1.00000
[02/18 00:23:03   5100] Initializing multi-corner capacitance tables ... 
[02/18 00:23:03   5100] Initializing multi-corner resistance tables ...
[02/18 00:23:04   5100] **WARN: (IMPEXT-3082):	3 nets will be ignored in postRoute effortLevel low Extraction. The names of nets are saved in fullchip.opennet. Check if these nets are either open, or have polygons or other shapes that are not supported by postRoute effortLevel low extraction engine. You can use Quantus QRC extraction to extract the parasitics of these nets. Use 'verifyConnectivity' command to determine the physical openness of these nets.
[02/18 00:23:04   5100] Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1620.6M)
[02/18 00:23:04   5100] Creating parasitic data file '/tmp/innovus_temp_29147_ieng6-ece-17.ucsd.edu_ttalapaneni_IR5P9z/fullchip_29147_Xyl9XN.rcdb.d' for storing RC.
[02/18 00:23:04   5101] Extracted 10.0007% (CPU Time= 0:00:01.2  MEM= 1690.5M)
[02/18 00:23:05   5101] Extracted 20.0007% (CPU Time= 0:00:01.4  MEM= 1690.5M)
[02/18 00:23:05   5101] Extracted 30.0007% (CPU Time= 0:00:01.6  MEM= 1690.5M)
[02/18 00:23:05   5102] Extracted 40.0007% (CPU Time= 0:00:01.7  MEM= 1690.5M)
[02/18 00:23:05   5102] Extracted 50.0007% (CPU Time= 0:00:01.9  MEM= 1690.5M)
[02/18 00:23:06   5102] Extracted 60.0007% (CPU Time= 0:00:02.3  MEM= 1694.5M)
[02/18 00:23:06   5103] Extracted 70.0007% (CPU Time= 0:00:02.7  MEM= 1694.5M)
[02/18 00:23:07   5103] Extracted 80.0007% (CPU Time= 0:00:03.4  MEM= 1694.5M)
[02/18 00:23:08   5104] Extracted 90.0007% (CPU Time= 0:00:04.3  MEM= 1694.5M)
[02/18 00:23:08   5105] Extracted 100% (CPU Time= 0:00:05.0  MEM= 1694.5M)
[02/18 00:23:08   5105] Number of Extracted Resistors     : 581502
[02/18 00:23:08   5105] Number of Extracted Ground Cap.   : 565780
[02/18 00:23:08   5105] Number of Extracted Coupling Cap. : 891152
[02/18 00:23:08   5105] Opening parasitic data file '/tmp/innovus_temp_29147_ieng6-ece-17.ucsd.edu_ttalapaneni_IR5P9z/fullchip_29147_Xyl9XN.rcdb.d' for reading.
[02/18 00:23:08   5105] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[02/18 00:23:08   5105]  Corner: Cmax
[02/18 00:23:08   5105]  Corner: Cmin
[02/18 00:23:09   5105] **WARN: (IMPEXT-3082):	3 nets will be ignored in postRoute effortLevel low Extraction. The names of nets are saved in fullchip.opennet. Check if these nets are either open, or have polygons or other shapes that are not supported by postRoute effortLevel low extraction engine. You can use Quantus QRC extraction to extract the parasitics of these nets. Use 'verifyConnectivity' command to determine the physical openness of these nets.
[02/18 00:23:09   5105] Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1674.5M)
[02/18 00:23:09   5105] Creating parasitic data file '/tmp/innovus_temp_29147_ieng6-ece-17.ucsd.edu_ttalapaneni_IR5P9z/fullchip_29147_Xyl9XN.rcdb_Filter.rcdb.d' for storing RC.
[02/18 00:23:09   5106] Closing parasitic data file '/tmp/innovus_temp_29147_ieng6-ece-17.ucsd.edu_ttalapaneni_IR5P9z/fullchip_29147_Xyl9XN.rcdb.d'. 32634 times net's RC data read were performed.
[02/18 00:23:09   5106] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1674.496M)
[02/18 00:23:09   5106] Opening parasitic data file '/tmp/innovus_temp_29147_ieng6-ece-17.ucsd.edu_ttalapaneni_IR5P9z/fullchip_29147_Xyl9XN.rcdb.d' for reading.
[02/18 00:23:09   5106] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1674.496M)
[02/18 00:23:09   5106] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:06.5  Real Time: 0:00:06.0  MEM: 1674.496M)
[02/18 00:23:09   5106] Opening parasitic data file '/tmp/innovus_temp_29147_ieng6-ece-17.ucsd.edu_ttalapaneni_IR5P9z/fullchip_29147_Xyl9XN.rcdb.d' for reading.
[02/18 00:23:09   5106] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1651.9M)
[02/18 00:23:09   5106] Initializing multi-corner capacitance tables ... 
[02/18 00:23:10   5106] Initializing multi-corner resistance tables ...
[02/18 00:23:11   5107] Starting SI iteration 1 using Infinite Timing Windows
[02/18 00:23:11   5107] Begin IPO call back ...
[02/18 00:23:11   5107] End IPO call back ...
[02/18 00:23:11   5107] #################################################################################
[02/18 00:23:11   5107] # Design Stage: PostRoute
[02/18 00:23:11   5107] # Design Name: fullchip
[02/18 00:23:11   5107] # Design Mode: 65nm
[02/18 00:23:11   5107] # Analysis Mode: MMMC OCV 
[02/18 00:23:11   5107] # Parasitics Mode: SPEF/RCDB
[02/18 00:23:11   5107] # Signoff Settings: SI On 
[02/18 00:23:11   5107] #################################################################################
[02/18 00:23:11   5108] AAE_INFO: 1 threads acquired from CTE.
[02/18 00:23:11   5108] Setting infinite Tws ...
[02/18 00:23:11   5108] First Iteration Infinite Tw... 
[02/18 00:23:11   5108] Calculate early delays in OCV mode...
[02/18 00:23:11   5108] Calculate late delays in OCV mode...
[02/18 00:23:11   5108] Topological Sorting (CPU = 0:00:00.1, MEM = 1649.9M, InitMEM = 1649.9M)
[02/18 00:23:19   5115] AAE_INFO-618: Total number of nets in the design is 32763,  99.6 percent of the nets selected for SI analysis
[02/18 00:23:19   5116] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[02/18 00:23:19   5116] End delay calculation. (MEM=1733.21 CPU=0:00:07.3 REAL=0:00:07.0)
[02/18 00:23:19   5116] Save waveform /tmp/innovus_temp_29147_ieng6-ece-17.ucsd.edu_ttalapaneni_IR5P9z/.AAE_10wpPn/.AAE_29147/waveform.data...
[02/18 00:23:19   5116] *** CDM Built up (cpu=0:00:08.1  real=0:00:08.0  mem= 1733.2M) ***
[02/18 00:23:20   5117] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1733.2M)
[02/18 00:23:20   5117] Add other clocks and setupCteToAAEClockMapping during iter 1
[02/18 00:23:20   5117] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1733.2M)
[02/18 00:23:20   5117] 
[02/18 00:23:20   5117] Executing IPO callback for view pruning ..
[02/18 00:23:20   5117] Starting SI iteration 2
[02/18 00:23:20   5117] AAE_INFO: 1 threads acquired from CTE.
[02/18 00:23:20   5117] Calculate early delays in OCV mode...
[02/18 00:23:20   5117] Calculate late delays in OCV mode...
[02/18 00:23:22   5119] AAE_INFO-618: Total number of nets in the design is 32763,  5.7 percent of the nets selected for SI analysis
[02/18 00:23:22   5119] End delay calculation. (MEM=1709.25 CPU=0:00:01.7 REAL=0:00:02.0)
[02/18 00:23:22   5119] *** CDM Built up (cpu=0:00:01.8  real=0:00:02.0  mem= 1709.3M) ***
[02/18 00:23:23   5120] *** Done Building Timing Graph (cpu=0:00:12.7 real=0:00:12.0 totSessionCpu=1:25:20 mem=1709.3M)
[02/18 00:23:23   5120] ** Profile ** Start :  cpu=0:00:00.0, mem=1709.3M
[02/18 00:23:23   5120] ** Profile ** Other data :  cpu=0:00:00.1, mem=1709.3M
[02/18 00:23:24   5120] ** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1709.3M
[02/18 00:23:25   5121] ** Profile ** DRVs :  cpu=0:00:00.9, mem=1709.3M
[02/18 00:23:25   5121] 
------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.229  | -0.229  | -0.209  |
|           TNS (ns):|-201.190 |-182.166 | -19.024 |
|    Violating Paths:|  1781   |  1621   |   160   |
|          All Paths:|  6712   |  5406   |  5730   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.644%
       (99.122% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1709.3M
[02/18 00:23:25   5121] **optDesign ... cpu = 0:00:24, real = 0:00:24, mem = 1600.2M, totSessionCpu=1:25:22 **
[02/18 00:23:25   5121] Setting latch borrow mode to budget during optimization.
[02/18 00:23:26   5123] *** Timing NOT met, worst failing slack is -0.229
[02/18 00:23:26   5123] *** Check timing (0:00:00.0)
[02/18 00:23:26   5123] **INFO: Num dontuse cells 97, Num usable cells 844
[02/18 00:23:26   5123] optDesignOneStep: Leakage Power Flow
[02/18 00:23:26   5123] **INFO: Num dontuse cells 97, Num usable cells 844
[02/18 00:23:26   5123] Begin: GigaOpt Optimization in WNS mode
[02/18 00:23:27   5123] Info: 245 clock nets excluded from IPO operation.
[02/18 00:23:27   5123] PhyDesignGrid: maxLocalDensity 0.96
[02/18 00:23:27   5123] #spOpts: N=65 mergeVia=F 
[02/18 00:23:31   5128] *info: 245 clock nets excluded
[02/18 00:23:31   5128] *info: 2 special nets excluded.
[02/18 00:23:31   5128] *info: 124 no-driver nets excluded.
[02/18 00:23:33   5130] ** GigaOpt Optimizer WNS Slack -0.229 TNS Slack -201.188 Density 99.12
[02/18 00:23:33   5130] Optimizer WNS Pass 0
[02/18 00:23:33   5130] Active Path Group: reg2reg  
[02/18 00:23:33   5130] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[02/18 00:23:33   5130] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[02/18 00:23:33   5130] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[02/18 00:23:33   5130] |  -0.229|   -0.229|-182.164| -201.188|    99.12%|   0:00:00.0| 1846.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[02/18 00:23:33   5130] |        |         |        |         |          |            |        |          |         | q1_reg_15_/D                                       |
[02/18 00:23:36   5133] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[02/18 00:23:41   5138] skewClock has sized core_instance/CTS_ccl_BUF_clk_G0_L4_12 (CKBD8)
[02/18 00:23:41   5138] skewClock has sized core_instance/FE_USKC4078_CTS_162 (CKBD3)
[02/18 00:23:41   5138] skewClock has inserted core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_USKC4173_CTS_159 (INVD6)
[02/18 00:23:41   5138] skewClock has inserted core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_USKC4174_CTS_159 (INVD6)
[02/18 00:23:41   5138] skewClock has inserted core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_USKC4175_CTS_159 (INVD6)
[02/18 00:23:41   5138] skewClock has inserted core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_USKC4176_CTS_159 (INVD6)
[02/18 00:23:41   5138] skewClock sized 2 and inserted 4 insts
[02/18 00:23:42   5138] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[02/18 00:23:42   5138] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[02/18 00:23:42   5138] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[02/18 00:23:45   5141] |  -0.212|   -0.212|-189.115| -208.139|    99.15%|   0:00:12.0| 1860.7M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
[02/18 00:23:45   5141] |        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_29_/D                             |
[02/18 00:23:45   5142] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[02/18 00:23:52   5149] skewClock has sized core_instance/FE_USKC3983_CTS_191 (CKBD3)
[02/18 00:23:52   5149] skewClock has inserted core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_USKC4191_CTS_184 (BUFFD2)
[02/18 00:23:52   5149] skewClock has inserted core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_USKC4192_CTS_184 (BUFFD2)
[02/18 00:23:52   5149] skewClock sized 1 and inserted 2 insts
[02/18 00:23:52   5149] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[02/18 00:23:52   5149] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[02/18 00:23:52   5149] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[02/18 00:23:52   5149] |  -0.212|   -0.212|-192.517| -211.541|    99.15%|   0:00:07.0| 1878.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
[02/18 00:23:52   5149] |        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_29_/D                             |
[02/18 00:23:52   5149] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[02/18 00:23:52   5149] 
[02/18 00:23:52   5149] *** Finish Core Optimize Step (cpu=0:00:19.2 real=0:00:19.0 mem=1878.0M) ***
[02/18 00:23:52   5149] 
[02/18 00:23:52   5149] *** Finished Optimize Step Cumulative (cpu=0:00:19.2 real=0:00:19.0 mem=1878.0M) ***
[02/18 00:23:52   5149] ** GigaOpt Optimizer WNS Slack -0.212 TNS Slack -211.541 Density 99.15
[02/18 00:23:52   5149] Update Timing Windows (Threshold 0.014) ...
[02/18 00:23:52   5149] Re Calculate Delays on 15 Nets
[02/18 00:23:52   5149] **** Begin NDR-Layer Usage Statistics ****
[02/18 00:23:52   5149] Layer 3 has 251 constrained nets 
[02/18 00:23:52   5149] Layer 7 has 300 constrained nets 
[02/18 00:23:52   5149] **** End NDR-Layer Usage Statistics ****
[02/18 00:23:52   5149] 
[02/18 00:23:52   5149] *** Finish Post Route Setup Fixing (cpu=0:00:19.8 real=0:00:19.0 mem=1878.0M) ***
[02/18 00:23:52   5149] #spOpts: N=65 
[02/18 00:23:53   5149] *** Starting refinePlace (1:25:50 mem=1867.0M) ***
[02/18 00:23:53   5149] Total net bbox length = 4.598e+05 (2.060e+05 2.538e+05) (ext = 1.741e+04)
[02/18 00:23:53   5149] Starting refinePlace ...
[02/18 00:23:53   5149] **ERROR: (IMPSP-2002):	Density too high (99.2%), stopping detail placement.
[02/18 00:23:53   5149] Type 'man IMPSP-2002' for more detail.
[02/18 00:23:53   5149] Total net bbox length = 4.598e+05 (2.060e+05 2.538e+05) (ext = 1.741e+04)
[02/18 00:23:53   5149] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1867.0MB
[02/18 00:23:53   5149] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1867.0MB) @(1:25:50 - 1:25:50).
[02/18 00:23:53   5149] *** Finished refinePlace (1:25:50 mem=1867.0M) ***
[02/18 00:23:53   5150] **ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
[02/18 00:23:53   5150] End: GigaOpt Optimization in WNS mode
[02/18 00:23:53   5150] **INFO: Num dontuse cells 97, Num usable cells 844
[02/18 00:23:53   5150] optDesignOneStep: Leakage Power Flow
[02/18 00:23:53   5150] **INFO: Num dontuse cells 97, Num usable cells 844
[02/18 00:23:53   5150] Begin: GigaOpt Optimization in TNS mode
[02/18 00:23:53   5150] Info: 251 clock nets excluded from IPO operation.
[02/18 00:23:53   5150] PhyDesignGrid: maxLocalDensity 0.96
[02/18 00:23:53   5150] #spOpts: N=65 
[02/18 00:23:56   5153] *info: 251 clock nets excluded
[02/18 00:23:56   5153] *info: 2 special nets excluded.
[02/18 00:23:56   5153] *info: 124 no-driver nets excluded.
[02/18 00:23:58   5155] ** GigaOpt Optimizer WNS Slack -0.212 TNS Slack -211.541 Density 99.16
[02/18 00:23:58   5155] Optimizer TNS Opt
[02/18 00:23:58   5155] Active Path Group: reg2reg  
[02/18 00:23:58   5155] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[02/18 00:23:58   5155] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[02/18 00:23:58   5155] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[02/18 00:23:58   5155] |  -0.212|   -0.212|-192.517| -211.541|    99.16%|   0:00:00.0| 1884.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
[02/18 00:23:58   5155] |        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_29_/D                             |
[02/18 00:24:01   5158] |  -0.213|   -0.213|-192.238| -211.262|    99.16%|   0:00:03.0| 1882.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
[02/18 00:24:01   5158] |        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_1_/D                              |
[02/18 00:24:02   5159] |  -0.213|   -0.213|-190.761| -209.785|    99.16%|   0:00:01.0| 1882.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[02/18 00:24:02   5159] |        |         |        |         |          |            |        |          |         | q0_reg_17_/D                                       |
[02/18 00:24:02   5159] |  -0.213|   -0.213|-190.601| -209.624|    99.16%|   0:00:00.0| 1882.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[02/18 00:24:02   5159] |        |         |        |         |          |            |        |          |         | q0_reg_17_/D                                       |
[02/18 00:24:03   5160] |  -0.213|   -0.213|-189.809| -208.833|    99.16%|   0:00:01.0| 1882.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[02/18 00:24:03   5160] |        |         |        |         |          |            |        |          |         | q2_reg_19_/D                                       |
[02/18 00:24:04   5161] |  -0.213|   -0.213|-189.756| -208.779|    99.16%|   0:00:01.0| 1882.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
[02/18 00:24:04   5161] |        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_57_/D                             |
[02/18 00:24:05   5162] |  -0.213|   -0.213|-189.609| -208.633|    99.16%|   0:00:01.0| 1882.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_6__mac_co |
[02/18 00:24:05   5162] |        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_11_/D                             |
[02/18 00:24:06   5163] |  -0.213|   -0.213|-189.422| -208.446|    99.16%|   0:00:01.0| 1882.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
[02/18 00:24:06   5163] |        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_45_/D                             |
[02/18 00:24:06   5163] |  -0.213|   -0.213|-189.400| -208.423|    99.16%|   0:00:00.0| 1882.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
[02/18 00:24:06   5163] |        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_45_/D                             |
[02/18 00:24:06   5163] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[02/18 00:24:18   5175] skewClock has sized core_instance/CTS_ccl_BUF_clk_G0_L4_9 (CKBD12)
[02/18 00:24:18   5175] skewClock has sized core_instance/CTS_ccl_BUF_clk_G0_L4_6 (CKBD8)
[02/18 00:24:18   5175] skewClock has sized core_instance/ofifo_inst/FE_USKC3967_CTS_15 (CKBD6)
[02/18 00:24:18   5175] skewClock has sized core_instance/FE_USKC4042_CTS_156 (BUFFD8)
[02/18 00:24:18   5175] skewClock has inserted core_instance/FE_USKC4198_CTS_154 (INVD6)
[02/18 00:24:18   5175] skewClock has inserted core_instance/FE_USKC4199_CTS_154 (INVD6)
[02/18 00:24:18   5175] skewClock has inserted core_instance/ofifo_inst/FE_USKC4200_CTS_15 (BUFFD4)
[02/18 00:24:18   5175] skewClock has inserted core_instance/FE_USKC4201_CTS_156 (BUFFD8)
[02/18 00:24:18   5175] skewClock has inserted core_instance/FE_USKC4202_CTS_156 (BUFFD4)
[02/18 00:24:18   5175] skewClock has inserted core_instance/FE_USKC4203_CTS_156 (BUFFD4)
[02/18 00:24:18   5175] skewClock has inserted core_instance/ofifo_inst/FE_USKC4204_CTS_15 (BUFFD6)
[02/18 00:24:18   5175] skewClock has inserted core_instance/ofifo_inst/FE_USKC4205_CTS_13 (BUFFD4)
[02/18 00:24:18   5175] skewClock has inserted core_instance/ofifo_inst/FE_USKC4206_CTS_13 (BUFFD8)
[02/18 00:24:18   5175] skewClock has inserted core_instance/FE_USKC4207_CTS_180 (BUFFD8)
[02/18 00:24:18   5175] skewClock has inserted core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_USKC4208_CTS_4 (BUFFD4)
[02/18 00:24:18   5175] skewClock has inserted core_instance/FE_USKC4209_CTS_174 (CKBD6)
[02/18 00:24:18   5175] skewClock has inserted core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_USKC4210_CTS_13 (CKND12)
[02/18 00:24:18   5175] skewClock has inserted core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_USKC4211_CTS_13 (CKND12)
[02/18 00:24:18   5175] skewClock has inserted core_instance/ofifo_inst/FE_USKC4212_CTS_14 (INVD6)
[02/18 00:24:18   5175] skewClock has inserted core_instance/ofifo_inst/FE_USKC4213_CTS_14 (INVD6)
[02/18 00:24:18   5175] skewClock has inserted core_instance/ofifo_inst/FE_USKC4214_CTS_14 (BUFFD4)
[02/18 00:24:18   5175] skewClock has inserted core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_USKC4215_CTS_15 (INVD4)
[02/18 00:24:18   5175] skewClock has inserted core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_USKC4216_CTS_15 (INVD4)
[02/18 00:24:18   5175] skewClock has inserted core_instance/FE_USKC4217_CTS_176 (INVD4)
[02/18 00:24:18   5175] skewClock has inserted core_instance/FE_USKC4218_CTS_176 (INVD4)
[02/18 00:24:18   5175] skewClock has inserted core_instance/FE_USKC4219_CTS_176 (INVD4)
[02/18 00:24:18   5175] skewClock has inserted core_instance/FE_USKC4220_CTS_176 (INVD4)
[02/18 00:24:18   5175] skewClock has inserted core_instance/FE_USKC4221_CTS_161 (BUFFD4)
[02/18 00:24:18   5175] skewClock has inserted core_instance/FE_USKC4222_CTS_164 (BUFFD4)
[02/18 00:24:18   5175] skewClock has inserted core_instance/FE_USKC4223_CTS_177 (INVD8)
[02/18 00:24:18   5175] skewClock has inserted core_instance/FE_USKC4224_CTS_177 (INVD8)
[02/18 00:24:18   5175] skewClock has inserted core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_USKC4225_CTS_13 (INVD8)
[02/18 00:24:18   5175] skewClock has inserted core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_USKC4226_CTS_13 (INVD8)
[02/18 00:24:18   5175] skewClock has inserted core_instance/FE_USKC4227_CTS_148 (BUFFD6)
[02/18 00:24:18   5175] skewClock sized 4 and inserted 30 insts
[02/18 00:24:19   5176] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[02/18 00:24:19   5176] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[02/18 00:24:19   5176] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[02/18 00:24:19   5176] |  -0.213|   -0.229|-178.477| -201.300|    99.16%|   0:00:13.0| 1920.3M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
[02/18 00:24:19   5176] |        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_45_/D                             |
[02/18 00:24:20   5177] |  -0.213|   -0.229|-177.925| -200.748|    99.16%|   0:00:01.0| 1920.3M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
[02/18 00:24:20   5177] |        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_43_/D                             |
[02/18 00:24:21   5178] |  -0.213|   -0.229|-177.906| -200.729|    99.16%|   0:00:01.0| 1920.3M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_4__mac_co |
[02/18 00:24:21   5178] |        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_37_/D                           |
[02/18 00:24:21   5178] |  -0.213|   -0.229|-177.752| -200.575|    99.16%|   0:00:00.0| 1920.3M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_4__mac_co |
[02/18 00:24:21   5178] |        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_60_/D                           |
[02/18 00:24:21   5178] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[02/18 00:24:30   5187] skewClock has sized core_instance/psum_mem_instance/CTS_ccl_BUF_clk_G0_L4_3 (CKBD12)
[02/18 00:24:30   5187] skewClock has sized core_instance/mac_array_instance/col_idx_1__mac_col_inst/CTS_ccl_BUF_clk_G0_L3_4 (CKBD8)
[02/18 00:24:30   5187] skewClock has sized core_instance/mac_array_instance/col_idx_1__mac_col_inst/CTS_ccl_BUF_clk_G0_L3_6 (CKBD8)
[02/18 00:24:30   5187] skewClock has inserted core_instance/ofifo_inst/FE_USKC4228_CTS_15 (BUFFD4)
[02/18 00:24:30   5187] skewClock has inserted core_instance/ofifo_inst/FE_USKC4229_CTS_15 (BUFFD4)
[02/18 00:24:30   5187] skewClock has inserted core_instance/FE_USKC4230_CTS_149 (CKND8)
[02/18 00:24:30   5187] skewClock has inserted core_instance/FE_USKC4231_CTS_149 (CKND8)
[02/18 00:24:30   5187] skewClock has inserted core_instance/FE_USKC4232_CTS_151 (BUFFD12)
[02/18 00:24:30   5187] skewClock has inserted core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_USKC4233_CTS_13 (CKND6)
[02/18 00:24:30   5187] skewClock has inserted core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_USKC4234_CTS_13 (CKND6)
[02/18 00:24:30   5187] skewClock sized 3 and inserted 7 insts
[02/18 00:24:31   5188] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[02/18 00:24:31   5188] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[02/18 00:24:31   5188] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[02/18 00:24:31   5188] |  -0.213|   -0.229|-175.194| -198.145|    99.16%|   0:00:10.0| 1932.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
[02/18 00:24:31   5188] |        |         |        |         |          |            |        |          |         | q7_reg_13_/D                                       |
[02/18 00:24:32   5189] |  -0.213|   -0.229|-175.110| -198.061|    99.16%|   0:00:01.0| 1932.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_1__fifo_instance/ |
[02/18 00:24:32   5189] |        |         |        |         |          |            |        |          |         | q2_reg_8_/D                                        |
[02/18 00:24:32   5189] |  -0.213|   -0.229|-175.094| -198.045|    99.16%|   0:00:00.0| 1932.3M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_8__mac_co |
[02/18 00:24:32   5189] |        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_24_/D                             |
[02/18 00:24:32   5189] |  -0.213|   -0.229|-174.861| -197.812|    99.17%|   0:00:00.0| 1951.4M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_7__mac_co |
[02/18 00:24:32   5189] |        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_62_/D                           |
[02/18 00:24:33   5190] |  -0.213|   -0.229|-174.794| -197.745|    99.17%|   0:00:01.0| 1951.4M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_7__mac_co |
[02/18 00:24:33   5190] |        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_62_/D                           |
[02/18 00:24:33   5190] |  -0.213|   -0.229|-174.716| -197.667|    99.17%|   0:00:00.0| 1951.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[02/18 00:24:33   5190] |        |         |        |         |          |            |        |          |         | q4_reg_19_/D                                       |
[02/18 00:24:33   5190] |  -0.213|   -0.229|-174.715| -197.666|    99.17%|   0:00:00.0| 1951.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_3__fifo_instance/ |
[02/18 00:24:33   5190] |        |         |        |         |          |            |        |          |         | q6_reg_19_/D                                       |
[02/18 00:24:33   5190] |  -0.212|   -0.229|-174.715| -197.666|    99.17%|   0:00:00.0| 1951.4M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
[02/18 00:24:33   5190] |        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_29_/D                             |
[02/18 00:24:33   5190] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[02/18 00:24:33   5190] 
[02/18 00:24:33   5190] *** Finish Core Optimize Step (cpu=0:00:35.2 real=0:00:35.0 mem=1951.4M) ***
[02/18 00:24:33   5190] 
[02/18 00:24:33   5190] *** Finished Optimize Step Cumulative (cpu=0:00:35.2 real=0:00:35.0 mem=1951.4M) ***
[02/18 00:24:33   5190] ** GigaOpt Optimizer WNS Slack -0.229 TNS Slack -197.666 Density 99.17
[02/18 00:24:33   5190] Update Timing Windows (Threshold 0.014) ...
[02/18 00:24:33   5190] Re Calculate Delays on 2 Nets
[02/18 00:24:33   5190] **** Begin NDR-Layer Usage Statistics ****
[02/18 00:24:33   5190] Layer 3 has 288 constrained nets 
[02/18 00:24:33   5190] Layer 7 has 300 constrained nets 
[02/18 00:24:33   5190] **** End NDR-Layer Usage Statistics ****
[02/18 00:24:33   5190] 
[02/18 00:24:33   5190] *** Finish Post Route Setup Fixing (cpu=0:00:35.7 real=0:00:35.0 mem=1951.4M) ***
[02/18 00:24:33   5190] #spOpts: N=65 
[02/18 00:24:33   5190] *** Starting refinePlace (1:26:31 mem=1932.3M) ***
[02/18 00:24:33   5190] Total net bbox length = 4.606e+05 (2.065e+05 2.541e+05) (ext = 1.741e+04)
[02/18 00:24:33   5190] Starting refinePlace ...
[02/18 00:24:33   5190] **ERROR: (IMPSP-2002):	Density too high (99.2%), stopping detail placement.
[02/18 00:24:33   5190] Type 'man IMPSP-2002' for more detail.
[02/18 00:24:33   5190] Total net bbox length = 4.606e+05 (2.065e+05 2.541e+05) (ext = 1.741e+04)
[02/18 00:24:33   5190] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1932.3MB
[02/18 00:24:33   5190] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1932.3MB) @(1:26:31 - 1:26:31).
[02/18 00:24:33   5190] *** Finished refinePlace (1:26:31 mem=1932.3M) ***
[02/18 00:24:33   5191] **ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
[02/18 00:24:33   5191] End: GigaOpt Optimization in TNS mode
[02/18 00:24:34   5191]   Timing Snapshot: (REF)
[02/18 00:24:34   5191]      Weighted WNS: -0.214
[02/18 00:24:34   5191]       All  PG WNS: -0.229
[02/18 00:24:34   5191]       High PG WNS: -0.213
[02/18 00:24:34   5191]       All  PG TNS: -197.666
[02/18 00:24:34   5191]       High PG TNS: -174.715
[02/18 00:24:34   5191]          Tran DRV: 0
[02/18 00:24:34   5191]           Cap DRV: 0
[02/18 00:24:34   5191]        Fanout DRV: 0
[02/18 00:24:34   5191]            Glitch: 0
[02/18 00:24:34   5191]    Category Slack: { [L, -0.229] [H, -0.213] }
[02/18 00:24:34   5191] 
[02/18 00:24:35   5192] Default Rule : ""
[02/18 00:24:35   5192] Non Default Rules :
[02/18 00:24:35   5192] Worst Slack : -0.212 ns
[02/18 00:24:35   5192] Total 0 nets layer assigned (0.6).
[02/18 00:24:35   5192] GigaOpt: setting up router preferences
[02/18 00:24:35   5192]         design wns: -0.2125
[02/18 00:24:35   5192]         slack threshold: 1.2075
[02/18 00:24:35   5192] GigaOpt: 1 nets assigned router directives
[02/18 00:24:35   5192] 
[02/18 00:24:35   5192] Start Assign Priority Nets ...
[02/18 00:24:35   5192] TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
[02/18 00:24:35   5192] Existing Priority Nets 0 (0.0%)
[02/18 00:24:35   5192] Total Assign Priority Nets 976 (3.0%)
[02/18 00:24:35   5192] Default Rule : ""
[02/18 00:24:35   5192] Non Default Rules :
[02/18 00:24:35   5192] Worst Slack : -0.229 ns
[02/18 00:24:35   5192] Total 0 nets layer assigned (0.3).
[02/18 00:24:35   5192] GigaOpt: setting up router preferences
[02/18 00:24:35   5192]         design wns: -0.2289
[02/18 00:24:35   5192]         slack threshold: 1.1911
[02/18 00:24:35   5193] GigaOpt: 0 nets assigned router directives
[02/18 00:24:35   5193] 
[02/18 00:24:35   5193] Start Assign Priority Nets ...
[02/18 00:24:35   5193] TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
[02/18 00:24:35   5193] Existing Priority Nets 0 (0.0%)
[02/18 00:24:35   5193] Total Assign Priority Nets 976 (3.0%)
[02/18 00:24:35   5193] ** Profile ** Start :  cpu=0:00:00.0, mem=1868.0M
[02/18 00:24:36   5193] ** Profile ** Other data :  cpu=0:00:00.1, mem=1868.0M
[02/18 00:24:36   5193] ** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1868.0M
[02/18 00:24:37   5194] ** Profile ** DRVs :  cpu=0:00:00.9, mem=1868.0M
[02/18 00:24:37   5194] 
------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.229  | -0.212  | -0.229  |
|           TNS (ns):|-197.668 |-174.717 | -22.951 |
|    Violating Paths:|  1648   |  1488   |   160   |
|          All Paths:|  6712   |  5406   |  5730   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.751%
       (99.229% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1868.0M
[02/18 00:24:37   5194] **optDesign ... cpu = 0:01:37, real = 0:01:36, mem = 1738.5M, totSessionCpu=1:26:34 **
[02/18 00:24:37   5194] -routeWithEco false                      # bool, default=false
[02/18 00:24:37   5194] -routeWithEco true                       # bool, default=false, user setting
[02/18 00:24:37   5194] -routeSelectedNetOnly false              # bool, default=false, user setting
[02/18 00:24:37   5194] -routeWithTimingDriven true              # bool, default=false, user setting
[02/18 00:24:37   5194] -routeWithTimingDriven false             # bool, default=false, user setting
[02/18 00:24:37   5194] -routeWithSiDriven true                  # bool, default=false, user setting
[02/18 00:24:37   5194] -routeWithSiDriven false                 # bool, default=false, user setting
[02/18 00:24:37   5194] 
[02/18 00:24:37   5194] globalDetailRoute
[02/18 00:24:37   5194] 
[02/18 00:24:37   5194] #setNanoRouteMode -drouteAutoStop true
[02/18 00:24:37   5194] #setNanoRouteMode -drouteFixAntenna true
[02/18 00:24:37   5194] #setNanoRouteMode -droutePostRouteSpreadWire "false"
[02/18 00:24:37   5194] #setNanoRouteMode -routeSelectedNetOnly false
[02/18 00:24:37   5194] #setNanoRouteMode -routeWithEco true
[02/18 00:24:37   5194] #setNanoRouteMode -routeWithSiDriven false
[02/18 00:24:37   5194] #setNanoRouteMode -routeWithTimingDriven false
[02/18 00:24:37   5194] #Start globalDetailRoute on Tue Feb 18 00:24:37 2025
[02/18 00:24:37   5194] #
[02/18 00:24:37   5194] Closing parasitic data file '/tmp/innovus_temp_29147_ieng6-ece-17.ucsd.edu_ttalapaneni_IR5P9z/fullchip_29147_Xyl9XN.rcdb.d'. 40435 times net's RC data read were performed.
[02/18 00:24:37   5195] ### Net info: total nets: 32835
[02/18 00:24:37   5195] ### Net info: dirty nets: 135
[02/18 00:24:37   5195] ### Net info: marked as disconnected nets: 0
[02/18 00:24:37   5195] #WARNING (NRDB-682) Connectivity is broken at PIN Z of INST core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PSC4072_n1487 connects to NET core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PSN4072_n1487 at location ( 163.300 255.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[02/18 00:24:37   5195] #WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PSN4072_n1487 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[02/18 00:24:37   5195] #WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/FE_USKC3983_CTS_191 connects to NET core_instance/FE_USKN3983_CTS_191 at location ( 82.100 273.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[02/18 00:24:37   5195] #WARNING (NRIG-44) Imported NET core_instance/FE_USKN3983_CTS_191 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[02/18 00:24:37   5195] #WARNING (NRDB-682) Connectivity is broken at PIN Z of INST core_instance/FE_USKC4078_CTS_162 connects to NET core_instance/FE_USKN3978_CTS_162 at location ( 286.900 176.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
[02/18 00:24:37   5195] #WARNING (NRIG-44) Imported NET core_instance/FE_USKN3978_CTS_162 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[02/18 00:24:37   5195] #WARNING (NRDB-682) Connectivity is broken at PIN Z of INST core_instance/FE_USKC3983_CTS_191 connects to NET core_instance/FE_USKN3953_CTS_191 at location ( 83.700 274.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
[02/18 00:24:37   5195] #WARNING (NRIG-44) Imported NET core_instance/FE_USKN3953_CTS_191 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[02/18 00:24:37   5195] #WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/mac_array_instance/col_idx_1__mac_col_inst/CTS_ccl_BUF_clk_G0_L3_4 connects to NET core_instance/CTS_193 at location ( 86.300 307.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
[02/18 00:24:37   5195] #WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/mac_array_instance/col_idx_1__mac_col_inst/CTS_ccl_BUF_clk_G0_L3_6 connects to NET core_instance/CTS_193 at location ( 71.900 282.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[02/18 00:24:37   5195] #WARNING (NRIG-44) Imported NET core_instance/CTS_193 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[02/18 00:24:37   5195] #WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/CTS_ccl_BUF_clk_G0_L4_12 connects to NET core_instance/CTS_162 at location ( 250.300 196.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[02/18 00:24:37   5195] #WARNING (NRIG-44) Imported NET core_instance/CTS_162 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[02/18 00:24:37   5195] #WARNING (NRDB-682) Connectivity is broken at PIN Z of INST core_instance/ofifo_inst/FE_USKC3967_CTS_15 connects to NET core_instance/ofifo_inst/CTS_15 at location ( 319.700 200.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[02/18 00:24:37   5195] #WARNING (NRIG-44) Imported NET core_instance/ofifo_inst/CTS_15 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[02/18 00:24:37   5195] #WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/psum_mem_instance/CTS_ccl_BUF_clk_G0_L4_3 connects to NET core_instance/CTS_152 at location ( 367.100 47.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
[02/18 00:24:37   5195] #WARNING (NRDB-682) Connectivity is broken at PIN I of INST core_instance/CTS_ccl_BUF_clk_G0_L4_6 connects to NET core_instance/CTS_152 at location ( 363.700 59.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
[02/18 00:24:37   5195] #WARNING (NRIG-44) Imported NET core_instance/CTS_152 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[02/18 00:24:37   5195] #WARNING (NRDB-682) Connectivity is broken at PIN Z of INST core_instance/psum_mem_instance/CTS_ccl_BUF_clk_G0_L4_3 connects to NET core_instance/psum_mem_instance/CTS_40 at location ( 362.100 46.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
[02/18 00:24:37   5195] #WARNING (NRIG-44) Imported NET core_instance/psum_mem_instance/CTS_40 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[02/18 00:24:37   5195] #WARNING (NRIG-44) Imported NET mem_in[63] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[02/18 00:24:37   5195] #WARNING (NRIG-44) Imported NET mem_in[22] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[02/18 00:24:37   5195] #WARNING (NRIG-44) Imported NET mem_in[14] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[02/18 00:24:37   5195] #WARNING (NRDB-682) Connectivity is broken at PIN A2 of INST core_instance/psum_mem_instance/U1021 connects to NET core_instance/pmem_in[155] at location ( 319.900 36.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
[02/18 00:24:37   5195] #WARNING (NRIG-44) Imported NET core_instance/pmem_in[155] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[02/18 00:24:37   5195] #WARNING (NRDB-682) Connectivity is broken at PIN Z of INST core_instance/ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1g/U5 connects to NET core_instance/pmem_in[143] at location ( 402.300 55.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
[02/18 00:24:37   5195] #WARNING (NRIG-44) Imported NET core_instance/pmem_in[143] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[02/18 00:24:37   5195] #WARNING (NRDB-682) Connectivity is broken at PIN A2 of INST core_instance/psum_mem_instance/U1227 connects to NET core_instance/pmem_in[109] at location ( 335.500 50.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[02/18 00:24:37   5195] #WARNING (NRIG-44) Imported NET core_instance/pmem_in[109] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[02/18 00:24:38   5195] #WARNING (NRDB-682) Connectivity is broken at PIN I1 of INST core_instance/ofifo_inst/col_idx_0__fifo_instance/U14 connects to NET core_instance/array_out[19] at location ( 75.500 99.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[02/18 00:24:38   5195] #WARNING (NRDB-682) Connectivity is broken at PIN I1 of INST core_instance/ofifo_inst/col_idx_0__fifo_instance/U10 connects to NET core_instance/array_out[19] at location ( 71.700 92.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
[02/18 00:24:38   5195] #WARNING (NRDB-682) Connectivity is broken at PIN I1 of INST core_instance/ofifo_inst/col_idx_0__fifo_instance/U11 connects to NET core_instance/array_out[19] at location ( 64.100 90.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[02/18 00:24:38   5195] #WARNING (NRIG-44) Imported NET core_instance/array_out[19] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[02/18 00:24:38   5195] #WARNING (NRDB-682) Connectivity is broken at PIN I1 of INST core_instance/mac_array_instance/col_idx_3__mac_col_inst/U48 connects to NET core_instance/mac_array_instance/FE_OCPN2944_q_temp_170_ at location ( 166.300 369.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[02/18 00:24:38   5195] #WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/FE_OCPN2944_q_temp_170_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[02/18 00:24:38   5195] #WARNING (NRDB-682) Connectivity is broken at PIN I0 of INST core_instance/mac_array_instance/col_idx_4__mac_col_inst/U71 connects to NET core_instance/mac_array_instance/FE_OCPN1630_q_temp_196_ at location ( 252.900 358.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[02/18 00:24:38   5195] #WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/FE_OCPN1630_q_temp_196_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[02/18 00:24:38   5195] #WARNING (NRDB-682) Connectivity is broken at PIN I0 of INST core_instance/mac_array_instance/col_idx_2__mac_col_inst/U70 connects to NET core_instance/mac_array_instance/FE_OFN853_q_temp_113_ at location ( 165.500 340.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
[02/18 00:24:38   5195] #WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/FE_OFN853_q_temp_113_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[02/18 00:24:38   5195] #WARNING (EMS-27) Message (NRDB-682) has exceeded the current message display limit of 20.
[02/18 00:24:38   5195] #To increase the message display limit, refer to the product command reference manual.
[02/18 00:24:38   5195] #WARNING (NRIG-44) Imported NET core_instance/mac_array_instance/q_temp[338] has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[02/18 00:24:38   5195] #WARNING (EMS-27) Message (NRIG-44) has exceeded the current message display limit of 20.
[02/18 00:24:38   5195] #To increase the message display limit, refer to the product command reference manual.
[02/18 00:24:38   5196] ### Net info: fully routed nets: 32362
[02/18 00:24:38   5196] ### Net info: trivial (single pin) nets: 0
[02/18 00:24:38   5196] ### Net info: unrouted nets: 169
[02/18 00:24:38   5196] ### Net info: re-extraction nets: 304
[02/18 00:24:38   5196] ### Net info: ignored nets: 0
[02/18 00:24:38   5196] ### Net info: skip routing nets: 0
[02/18 00:24:39   5196] #NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
[02/18 00:24:39   5196] #Loading the last recorded routing design signature
[02/18 00:24:39   5196] #Created 75 NETS and 0 SPECIALNETS new signatures
[02/18 00:24:39   5197] #Summary of the placement changes since last routing:
[02/18 00:24:39   5197] #  Number of instances added (including moved) = 104
[02/18 00:24:39   5197] #  Number of instances deleted (including moved) = 2569
[02/18 00:24:39   5197] #  Number of instances resized = 53
[02/18 00:24:39   5197] #  Number of instances with pin swaps = 9
[02/18 00:24:39   5197] #  Total number of placement changes (moved instances are counted twice) = 2726
[02/18 00:24:39   5197] #Start routing data preparation.
[02/18 00:24:39   5197] #Minimum voltage of a net in the design = 0.000.
[02/18 00:24:39   5197] #Maximum voltage of a net in the design = 1.100.
[02/18 00:24:39   5197] #Voltage range [0.000 - 0.000] has 1 net.
[02/18 00:24:39   5197] #Voltage range [0.900 - 1.100] has 1 net.
[02/18 00:24:39   5197] #Voltage range [0.000 - 1.100] has 32833 nets.
[02/18 00:24:40   5197] # M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
[02/18 00:24:40   5197] # M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[02/18 00:24:40   5197] # M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[02/18 00:24:40   5197] # M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[02/18 00:24:40   5197] # M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[02/18 00:24:40   5197] # M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[02/18 00:24:40   5197] # M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[02/18 00:24:40   5197] # M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[02/18 00:24:41   5198] #WARNING (NRDB-2111) Found overlapping instances FILLER_10000 FILLER_10507. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[02/18 00:24:41   5198] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[02/18 00:24:41   5198] #WARNING (NRDB-2111) Found overlapping instances FILLER_10001 FILLER_9823. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[02/18 00:24:41   5198] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[02/18 00:24:41   5198] #WARNING (NRDB-2111) Found overlapping instances FILLER_10002 FILLER_10336. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[02/18 00:24:41   5198] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[02/18 00:24:41   5198] #WARNING (NRDB-2111) Found overlapping instances FILLER_10007 FILLER_9824. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[02/18 00:24:41   5198] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[02/18 00:24:41   5198] #WARNING (NRDB-2111) Found overlapping instances FILLER_10010 FILLER_8943. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[02/18 00:24:41   5198] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[02/18 00:24:41   5198] #WARNING (NRDB-2111) Found overlapping instances FILLER_10011 FILLER_8943. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[02/18 00:24:41   5198] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[02/18 00:24:41   5198] #WARNING (NRDB-2111) Found overlapping instances FILLER_10012 core_instance/psum_mem_instance/FE_OFC422_n480. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[02/18 00:24:41   5198] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[02/18 00:24:41   5198] #WARNING (NRDB-2111) Found overlapping instances FILLER_10013 FILLER_9839. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[02/18 00:24:41   5198] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[02/18 00:24:41   5198] #WARNING (NRDB-2111) Found overlapping instances FILLER_10014 FILLER_10189. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[02/18 00:24:41   5198] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[02/18 00:24:41   5198] #WARNING (NRDB-2111) Found overlapping instances FILLER_10015 FILLER_10191. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[02/18 00:24:41   5198] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[02/18 00:24:41   5198] #WARNING (NRDB-2111) Found overlapping instances FILLER_10016 FILLER_9484. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[02/18 00:24:41   5198] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[02/18 00:24:41   5198] #WARNING (NRDB-2111) Found overlapping instances FILLER_10017 FILLER_10703. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[02/18 00:24:41   5198] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[02/18 00:24:41   5198] #WARNING (NRDB-2111) Found overlapping instances FILLER_10019 core_instance/psum_mem_instance/memory7_reg_65_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[02/18 00:24:41   5198] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[02/18 00:24:41   5198] #WARNING (NRDB-2111) Found overlapping instances FILLER_10020 FILLER_9840. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[02/18 00:24:41   5198] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[02/18 00:24:41   5198] #WARNING (NRDB-2111) Found overlapping instances FILLER_10022 core_instance/psum_mem_instance/memory0_reg_76_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[02/18 00:24:41   5198] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[02/18 00:24:41   5198] #WARNING (NRDB-2111) Found overlapping instances FILLER_10023 FILLER_10024. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[02/18 00:24:41   5198] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[02/18 00:24:41   5198] #WARNING (NRDB-2111) Found overlapping instances FILLER_10026 core_instance/psum_mem_instance/memory7_reg_71_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[02/18 00:24:41   5198] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[02/18 00:24:41   5198] #WARNING (NRDB-2111) Found overlapping instances FILLER_10027 FILLER_9854. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[02/18 00:24:41   5198] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[02/18 00:24:41   5198] #WARNING (NRDB-2111) Found overlapping instances FILLER_10027 FILLER_9661. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[02/18 00:24:41   5198] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[02/18 00:24:41   5198] #WARNING (NRDB-2111) Found overlapping instances FILLER_10028 FILLER_10710. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[02/18 00:24:41   5198] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[02/18 00:24:41   5198] #WARNING (EMS-27) Message (NRDB-2111) has exceeded the current message display limit of 20.
[02/18 00:24:41   5198] #To increase the message display limit, refer to the product command reference manual.
[02/18 00:24:41   5198] #WARNING (NRDB-2110) Found 25712 overlapping core instances, this may cause problems with pin access and increase routing run-time.
[02/18 00:24:41   5199] #976/32709 = 2% of signal nets have been set as priority nets
[02/18 00:24:41   5199] #Regenerating Ggrids automatically.
[02/18 00:24:41   5199] #Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
[02/18 00:24:41   5199] #Using automatically generated G-grids.
[02/18 00:24:41   5199] #Done routing data preparation.
[02/18 00:24:41   5199] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1395.52 (MB), peak = 1588.50 (MB)
[02/18 00:24:41   5199] #Merging special wires...
[02/18 00:24:42   5199] #WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 396.540 72.100 ) on M1 for NET core_instance/CTS_149. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[02/18 00:24:42   5199] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 378.120 81.100 ) on M1 for NET core_instance/CTS_151. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[02/18 00:24:42   5199] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 361.980 47.200 ) on M1 for NET core_instance/CTS_152. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[02/18 00:24:42   5199] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 363.850 59.195 ) on M1 for NET core_instance/CTS_152. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[02/18 00:24:42   5199] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 171.740 196.300 ) on M1 for NET core_instance/CTS_159. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[02/18 00:24:42   5199] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 186.540 198.100 ) on M1 for NET core_instance/CTS_159. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[02/18 00:24:42   5199] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 250.450 195.995 ) on M1 for NET core_instance/CTS_162. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[02/18 00:24:42   5199] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 99.360 140.500 ) on M1 for NET core_instance/CTS_174. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[02/18 00:24:42   5199] #WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 45.200 111.710 ) on M1 for NET core_instance/CTS_177. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[02/18 00:24:42   5199] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 146.120 187.300 ) on M1 for NET core_instance/CTS_184. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[02/18 00:24:42   5199] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 147.320 187.300 ) on M1 for NET core_instance/CTS_184. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[02/18 00:24:42   5199] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 166.920 210.690 ) on M1 for NET core_instance/CTS_184. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[02/18 00:24:42   5199] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 72.050 282.395 ) on M1 for NET core_instance/CTS_193. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[02/18 00:24:42   5199] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 86.450 307.595 ) on M1 for NET core_instance/CTS_193. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[02/18 00:24:42   5199] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 110.155 160.300 ) on M1 for NET core_instance/FE_PSN4196_mac_in_10_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[02/18 00:24:42   5199] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 82.820 273.685 ) on M1 for NET core_instance/FE_USKN3953_CTS_191. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[02/18 00:24:42   5199] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 251.745 171.070 ) on M1 for NET core_instance/FE_USKN3965_CTS_156. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[02/18 00:24:42   5199] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 286.620 176.485 ) on M1 for NET core_instance/FE_USKN3978_CTS_162. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[02/18 00:24:42   5199] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 82.000 273.800 ) on M1 for NET core_instance/FE_USKN3983_CTS_191. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[02/18 00:24:42   5199] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 67.975 122.500 ) on M1 for NET core_instance/FE_USKN4031_CTS_180. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[02/18 00:24:42   5199] #WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
[02/18 00:24:42   5199] #To increase the message display limit, refer to the product command reference manual.
[02/18 00:24:42   5199] #
[02/18 00:24:42   5199] #Connectivity extraction summary:
[02/18 00:24:42   5199] #331 routed nets are extracted.
[02/18 00:24:42   5199] #    225 (0.69%) extracted nets are partially routed.
[02/18 00:24:42   5199] #32334 routed nets are imported.
[02/18 00:24:42   5199] #44 (0.13%) nets are without wires.
[02/18 00:24:42   5199] #126 nets are fixed|skipped|trivial (not extracted).
[02/18 00:24:42   5199] #Total number of nets = 32835.
[02/18 00:24:42   5199] #
[02/18 00:24:42   5199] #Found 0 nets for post-route si or timing fixing.
[02/18 00:24:42   5199] #Number of eco nets is 225
[02/18 00:24:42   5199] #
[02/18 00:24:42   5199] #Start data preparation...
[02/18 00:24:42   5199] #
[02/18 00:24:42   5199] #Data preparation is done on Tue Feb 18 00:24:42 2025
[02/18 00:24:42   5199] #
[02/18 00:24:42   5199] #Analyzing routing resource...
[02/18 00:24:44   5201] #Routing resource analysis is done on Tue Feb 18 00:24:44 2025
[02/18 00:24:44   5201] #
[02/18 00:24:44   5201] #  Resource Analysis:
[02/18 00:24:44   5201] #
[02/18 00:24:44   5201] #               Routing  #Avail      #Track     #Total     %Gcell
[02/18 00:24:44   5201] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[02/18 00:24:44   5201] #  --------------------------------------------------------------
[02/18 00:24:44   5201] #  Metal 1        H        2305          80       25440    92.35%
[02/18 00:24:44   5201] #  Metal 2        V        2318          84       25440     1.27%
[02/18 00:24:44   5201] #  Metal 3        H        2385           0       25440     0.15%
[02/18 00:24:44   5201] #  Metal 4        V        2084         318       25440     0.62%
[02/18 00:24:44   5201] #  Metal 5        H        2385           0       25440     0.00%
[02/18 00:24:44   5201] #  Metal 6        V        2402           0       25440     0.00%
[02/18 00:24:44   5201] #  Metal 7        H         596           0       25440     0.00%
[02/18 00:24:44   5201] #  Metal 8        V         600           0       25440     0.00%
[02/18 00:24:44   5201] #  --------------------------------------------------------------
[02/18 00:24:44   5201] #  Total                  15076       2.51%  203520    11.80%
[02/18 00:24:44   5201] #
[02/18 00:24:44   5201] #  298 nets (0.91%) with 1 preferred extra spacing.
[02/18 00:24:44   5201] #
[02/18 00:24:44   5201] #
[02/18 00:24:44   5201] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1397.74 (MB), peak = 1588.50 (MB)
[02/18 00:24:44   5201] #
[02/18 00:24:44   5201] #start global routing iteration 1...
[02/18 00:24:44   5202] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1398.32 (MB), peak = 1588.50 (MB)
[02/18 00:24:44   5202] #
[02/18 00:24:44   5202] #start global routing iteration 2...
[02/18 00:24:45   5202] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1424.09 (MB), peak = 1588.50 (MB)
[02/18 00:24:45   5202] #
[02/18 00:24:45   5202] #start global routing iteration 3...
[02/18 00:24:45   5203] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1424.22 (MB), peak = 1588.50 (MB)
[02/18 00:24:45   5203] #
[02/18 00:24:45   5203] #
[02/18 00:24:45   5203] #Total number of trivial nets (e.g. < 2 pins) = 126 (skipped).
[02/18 00:24:45   5203] #Total number of routable nets = 32709.
[02/18 00:24:45   5203] #Total number of nets in the design = 32835.
[02/18 00:24:45   5203] #
[02/18 00:24:45   5203] #268 routable nets have only global wires.
[02/18 00:24:45   5203] #32441 routable nets have only detail routed wires.
[02/18 00:24:45   5203] #96 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[02/18 00:24:45   5203] #582 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[02/18 00:24:45   5203] #
[02/18 00:24:45   5203] #Routed nets constraints summary:
[02/18 00:24:45   5203] #Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
[02/18 00:24:45   5203] #-------------------------------------------------------------------
[02/18 00:24:45   5203] #        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
[02/18 00:24:45   5203] #-------------------------------------------------------------------
[02/18 00:24:45   5203] #      Default                 79                 17             172  
[02/18 00:24:45   5203] #-------------------------------------------------------------------
[02/18 00:24:45   5203] #        Total                 79                 17             172  
[02/18 00:24:45   5203] #-------------------------------------------------------------------
[02/18 00:24:45   5203] #
[02/18 00:24:45   5203] #Routing constraints summary of the whole design:
[02/18 00:24:45   5203] #Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
[02/18 00:24:45   5203] #-------------------------------------------------------------------
[02/18 00:24:45   5203] #        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
[02/18 00:24:45   5203] #-------------------------------------------------------------------
[02/18 00:24:45   5203] #      Default                298                380           32031  
[02/18 00:24:45   5203] #-------------------------------------------------------------------
[02/18 00:24:45   5203] #        Total                298                380           32031  
[02/18 00:24:45   5203] #-------------------------------------------------------------------
[02/18 00:24:45   5203] #
[02/18 00:24:45   5203] #
[02/18 00:24:45   5203] #  Congestion Analysis: (blocked Gcells are excluded)
[02/18 00:24:45   5203] #
[02/18 00:24:45   5203] #                 OverCon       OverCon          
[02/18 00:24:45   5203] #                  #Gcell        #Gcell    %Gcell
[02/18 00:24:45   5203] #     Layer           (1)           (2)   OverCon
[02/18 00:24:45   5203] #  ----------------------------------------------
[02/18 00:24:45   5203] #   Metal 1      0(0.00%)      0(0.00%)   (0.00%)
[02/18 00:24:45   5203] #   Metal 2     15(0.06%)      2(0.01%)   (0.07%)
[02/18 00:24:45   5203] #   Metal 3      1(0.00%)      0(0.00%)   (0.00%)
[02/18 00:24:45   5203] #   Metal 4      0(0.00%)      0(0.00%)   (0.00%)
[02/18 00:24:45   5203] #   Metal 5      0(0.00%)      0(0.00%)   (0.00%)
[02/18 00:24:45   5203] #   Metal 6      1(0.00%)      0(0.00%)   (0.00%)
[02/18 00:24:45   5203] #   Metal 7      0(0.00%)      0(0.00%)   (0.00%)
[02/18 00:24:45   5203] #   Metal 8      0(0.00%)      0(0.00%)   (0.00%)
[02/18 00:24:45   5203] #  ----------------------------------------------
[02/18 00:24:45   5203] #     Total     17(0.01%)      2(0.00%)   (0.01%)
[02/18 00:24:45   5203] #
[02/18 00:24:45   5203] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
[02/18 00:24:45   5203] #  Overflow after GR: 0.00% H + 0.02% V
[02/18 00:24:45   5203] #
[02/18 00:24:45   5203] #Complete Global Routing.
[02/18 00:24:46   5203] #Total number of nets with non-default rule or having extra spacing = 298
[02/18 00:24:46   5203] #Total wire length = 568743 um.
[02/18 00:24:46   5203] #Total half perimeter of net bounding box = 498669 um.
[02/18 00:24:46   5203] #Total wire length on LAYER M1 = 2285 um.
[02/18 00:24:46   5203] #Total wire length on LAYER M2 = 150899 um.
[02/18 00:24:46   5203] #Total wire length on LAYER M3 = 208110 um.
[02/18 00:24:46   5203] #Total wire length on LAYER M4 = 141650 um.
[02/18 00:24:46   5203] #Total wire length on LAYER M5 = 31274 um.
[02/18 00:24:46   5203] #Total wire length on LAYER M6 = 3263 um.
[02/18 00:24:46   5203] #Total wire length on LAYER M7 = 10373 um.
[02/18 00:24:46   5203] #Total wire length on LAYER M8 = 20890 um.
[02/18 00:24:46   5203] #Total number of vias = 236699
[02/18 00:24:46   5203] #Total number of multi-cut vias = 153673 ( 64.9%)
[02/18 00:24:46   5203] #Total number of single cut vias = 83026 ( 35.1%)
[02/18 00:24:46   5203] #Up-Via Summary (total 236699):
[02/18 00:24:46   5203] #                   single-cut          multi-cut      Total
[02/18 00:24:46   5203] #-----------------------------------------------------------
[02/18 00:24:46   5203] #  Metal 1       79380 ( 73.2%)     29046 ( 26.8%)     108426
[02/18 00:24:46   5203] #  Metal 2        3008 (  3.2%)     90834 ( 96.8%)      93842
[02/18 00:24:46   5203] #  Metal 3         521 (  2.1%)     24114 ( 97.9%)      24635
[02/18 00:24:46   5203] #  Metal 4          32 (  0.6%)      5463 ( 99.4%)       5495
[02/18 00:24:46   5203] #  Metal 5           8 (  0.5%)      1711 ( 99.5%)       1719
[02/18 00:24:46   5203] #  Metal 6          31 (  2.2%)      1383 ( 97.8%)       1414
[02/18 00:24:46   5203] #  Metal 7          46 (  3.9%)      1122 ( 96.1%)       1168
[02/18 00:24:46   5203] #-----------------------------------------------------------
[02/18 00:24:46   5203] #                83026 ( 35.1%)    153673 ( 64.9%)     236699 
[02/18 00:24:46   5203] #
[02/18 00:24:46   5203] #Total number of involved priority nets 76
[02/18 00:24:46   5203] #Maximum src to sink distance for priority net 137.8
[02/18 00:24:46   5203] #Average of max src_to_sink distance for priority net 32.2
[02/18 00:24:46   5203] #Average of ave src_to_sink distance for priority net 25.6
[02/18 00:24:46   5203] #Max overcon = 2 tracks.
[02/18 00:24:46   5203] #Total overcon = 0.01%.
[02/18 00:24:46   5203] #Worst layer Gcell overcon rate = 0.00%.
[02/18 00:24:46   5203] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1424.22 (MB), peak = 1588.50 (MB)
[02/18 00:24:46   5203] #
[02/18 00:24:46   5203] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1398.00 (MB), peak = 1588.50 (MB)
[02/18 00:24:46   5203] #Start Track Assignment.
[02/18 00:24:47   5205] #Done with 91 horizontal wires in 2 hboxes and 101 vertical wires in 2 hboxes.
[02/18 00:24:49   5206] #Done with 8 horizontal wires in 2 hboxes and 6 vertical wires in 2 hboxes.
[02/18 00:24:49   5206] #Complete Track Assignment.
[02/18 00:24:49   5206] #Total number of nets with non-default rule or having extra spacing = 298
[02/18 00:24:49   5206] #Total wire length = 568801 um.
[02/18 00:24:49   5206] #Total half perimeter of net bounding box = 498669 um.
[02/18 00:24:49   5206] #Total wire length on LAYER M1 = 2311 um.
[02/18 00:24:49   5206] #Total wire length on LAYER M2 = 150904 um.
[02/18 00:24:49   5206] #Total wire length on LAYER M3 = 208133 um.
[02/18 00:24:49   5206] #Total wire length on LAYER M4 = 141651 um.
[02/18 00:24:49   5206] #Total wire length on LAYER M5 = 31274 um.
[02/18 00:24:49   5206] #Total wire length on LAYER M6 = 3263 um.
[02/18 00:24:49   5206] #Total wire length on LAYER M7 = 10375 um.
[02/18 00:24:49   5206] #Total wire length on LAYER M8 = 20890 um.
[02/18 00:24:49   5206] #Total number of vias = 236694
[02/18 00:24:49   5206] #Total number of multi-cut vias = 153673 ( 64.9%)
[02/18 00:24:49   5206] #Total number of single cut vias = 83021 ( 35.1%)
[02/18 00:24:49   5206] #Up-Via Summary (total 236694):
[02/18 00:24:49   5206] #                   single-cut          multi-cut      Total
[02/18 00:24:49   5206] #-----------------------------------------------------------
[02/18 00:24:49   5206] #  Metal 1       79378 ( 73.2%)     29046 ( 26.8%)     108424
[02/18 00:24:49   5206] #  Metal 2        3005 (  3.2%)     90834 ( 96.8%)      93839
[02/18 00:24:49   5206] #  Metal 3         521 (  2.1%)     24114 ( 97.9%)      24635
[02/18 00:24:49   5206] #  Metal 4          32 (  0.6%)      5463 ( 99.4%)       5495
[02/18 00:24:49   5206] #  Metal 5           8 (  0.5%)      1711 ( 99.5%)       1719
[02/18 00:24:49   5206] #  Metal 6          31 (  2.2%)      1383 ( 97.8%)       1414
[02/18 00:24:49   5206] #  Metal 7          46 (  3.9%)      1122 ( 96.1%)       1168
[02/18 00:24:49   5206] #-----------------------------------------------------------
[02/18 00:24:49   5206] #                83021 ( 35.1%)    153673 ( 64.9%)     236694 
[02/18 00:24:49   5206] #
[02/18 00:24:49   5206] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1452.11 (MB), peak = 1588.50 (MB)
[02/18 00:24:49   5206] #
[02/18 00:24:49   5206] #Cpu time = 00:00:10
[02/18 00:24:49   5206] #Elapsed time = 00:00:10
[02/18 00:24:49   5206] #Increased memory = 55.20 (MB)
[02/18 00:24:49   5206] #Total memory = 1452.11 (MB)
[02/18 00:24:49   5206] #Peak memory = 1588.50 (MB)
[02/18 00:24:50   5207] #
[02/18 00:24:50   5207] #Start Detail Routing..
[02/18 00:24:50   5207] #start initial detail routing ...
[02/18 00:25:12   5230] # ECO: 5.0% of the total area was rechecked for DRC, and 18.5% required routing.
[02/18 00:25:13   5230] #    number of violations = 7308
[02/18 00:25:13   5230] #
[02/18 00:25:13   5230] #    By Layer and Type :
[02/18 00:25:13   5230] #	         MetSpc   EOLSpc    Short   MinStp   CutSpc   CShort   Others   Totals
[02/18 00:25:13   5230] #	M1          837      112     3065      118      794      233       73     5232
[02/18 00:25:13   5230] #	M2          695      454      583       47       10       20      175     1984
[02/18 00:25:13   5230] #	M3           25        7       29        1        0        0       27       89
[02/18 00:25:13   5230] #	M4            1        0        0        0        0        0        1        2
[02/18 00:25:13   5230] #	M5            0        0        0        0        0        0        0        0
[02/18 00:25:13   5230] #	M6            1        0        0        0        0        0        0        1
[02/18 00:25:13   5230] #	Totals     1559      573     3677      166      804      253      276     7308
[02/18 00:25:13   5230] #157 out of 61699 instances need to be verified(marked ipoed).
[02/18 00:25:13   5230] #8.5% of the total area is being checked for drcs
[02/18 00:25:17   5235] #8.5% of the total area was checked
[02/18 00:25:17   5235] #    number of violations = 7399
[02/18 00:25:17   5235] #
[02/18 00:25:17   5235] #    By Layer and Type :
[02/18 00:25:17   5235] #	         MetSpc   EOLSpc    Short   MinStp   CutSpc   CShort   Others   Totals
[02/18 00:25:17   5235] #	M1          858      113     3092      125      802      232       77     5299
[02/18 00:25:17   5235] #	M2          705      467      585       47       10       19      175     2008
[02/18 00:25:17   5235] #	M3           25        7       27        1        0        0       29       89
[02/18 00:25:17   5235] #	M4            1        0        0        0        0        0        1        2
[02/18 00:25:17   5235] #	M5            0        0        0        0        0        0        0        0
[02/18 00:25:17   5235] #	M6            1        0        0        0        0        0        0        1
[02/18 00:25:17   5235] #	Totals     1590      587     3704      173      812      251      282     7399
[02/18 00:25:17   5235] #cpu time = 00:00:27, elapsed time = 00:00:27, memory = 1482.86 (MB), peak = 1588.50 (MB)
[02/18 00:25:17   5235] #start 1st optimization iteration ...
[02/18 00:26:18   5295] #    completing 10% with 7414 violations
[02/18 00:26:18   5295] #    cpu time = 00:01:00, elapsed time = 00:01:00, memory = 1544.54 (MB), peak = 1588.50 (MB)
[02/18 00:27:15   5353] #    completing 20% with 7436 violations
[02/18 00:27:15   5353] #    cpu time = 00:01:58, elapsed time = 00:01:58, memory = 1544.90 (MB), peak = 1588.50 (MB)
[02/18 00:27:54   5391] #    completing 30% with 7399 violations
[02/18 00:27:54   5391] #    cpu time = 00:02:37, elapsed time = 00:02:37, memory = 1545.20 (MB), peak = 1588.50 (MB)
[02/18 00:28:39   5436] #    completing 40% with 7445 violations
[02/18 00:28:39   5436] #    cpu time = 00:03:21, elapsed time = 00:03:21, memory = 1516.30 (MB), peak = 1588.50 (MB)
[02/18 00:29:15   5472] #    completing 50% with 7449 violations
[02/18 00:29:15   5472] #    cpu time = 00:03:58, elapsed time = 00:03:58, memory = 1531.26 (MB), peak = 1588.50 (MB)
[02/18 00:29:54   5511] #    completing 60% with 7465 violations
[02/18 00:29:54   5511] #    cpu time = 00:04:37, elapsed time = 00:04:37, memory = 1530.65 (MB), peak = 1588.50 (MB)
[02/18 00:30:46   5563] #    completing 70% with 7479 violations
[02/18 00:30:46   5563] #    cpu time = 00:05:28, elapsed time = 00:05:28, memory = 1530.37 (MB), peak = 1588.50 (MB)
[02/18 00:31:28   5606] #    completing 80% with 7486 violations
[02/18 00:31:28   5606] #    cpu time = 00:06:11, elapsed time = 00:06:11, memory = 1546.12 (MB), peak = 1588.50 (MB)
[02/18 00:32:09   5647] #    completing 90% with 7516 violations
[02/18 00:32:09   5647] #    cpu time = 00:06:52, elapsed time = 00:06:52, memory = 1516.91 (MB), peak = 1588.50 (MB)
[02/18 00:32:47   5684] #    completing 100% with 7602 violations
[02/18 00:32:47   5684] #    cpu time = 00:07:30, elapsed time = 00:07:30, memory = 1527.59 (MB), peak = 1588.50 (MB)
[02/18 00:32:47   5685] #    number of violations = 7602
[02/18 00:32:47   5685] #
[02/18 00:32:47   5685] #    By Layer and Type :
[02/18 00:32:47   5685] #	         MetSpc   EOLSpc    Short   MinStp   CutSpc   CShort   Others   Totals
[02/18 00:32:47   5685] #	M1          933      255     3009       98      757      261       90     5403
[02/18 00:32:47   5685] #	M2          684      561      552       51        5       27      180     2060
[02/18 00:32:47   5685] #	M3           29       15       47        5        1        1       36      134
[02/18 00:32:47   5685] #	M4            0        0        1        0        0        0        1        2
[02/18 00:32:47   5685] #	M5            0        0        0        0        0        0        0        0
[02/18 00:32:47   5685] #	M6            0        0        0        0        0        0        3        3
[02/18 00:32:47   5685] #	Totals     1646      831     3609      154      763      289      310     7602
[02/18 00:32:47   5685] #    number of process antenna violations = 16
[02/18 00:32:47   5685] #cpu time = 00:07:30, elapsed time = 00:07:30, memory = 1527.82 (MB), peak = 1588.50 (MB)
[02/18 00:32:47   5685] #start 2nd optimization iteration ...
[02/18 00:33:35   5732] #    completing 10% with 7543 violations
[02/18 00:33:35   5732] #    cpu time = 00:00:48, elapsed time = 00:00:48, memory = 1525.98 (MB), peak = 1588.50 (MB)
[02/18 00:34:25   5782] #    completing 20% with 7504 violations
[02/18 00:34:25   5782] #    cpu time = 00:01:38, elapsed time = 00:01:38, memory = 1553.48 (MB), peak = 1588.50 (MB)
[02/18 00:35:19   5837] #    completing 30% with 7494 violations
[02/18 00:35:19   5837] #    cpu time = 00:02:32, elapsed time = 00:02:32, memory = 1560.32 (MB), peak = 1588.50 (MB)
[02/18 00:36:21   5899] #    completing 40% with 7480 violations
[02/18 00:36:21   5899] #    cpu time = 00:03:34, elapsed time = 00:03:34, memory = 1560.42 (MB), peak = 1588.50 (MB)
[02/18 00:37:15   5953] #    completing 50% with 7452 violations
[02/18 00:37:15   5953] #    cpu time = 00:04:28, elapsed time = 00:04:28, memory = 1555.70 (MB), peak = 1588.50 (MB)
[02/18 00:38:06   6004] #    completing 60% with 7466 violations
[02/18 00:38:06   6004] #    cpu time = 00:05:20, elapsed time = 00:05:19, memory = 1556.53 (MB), peak = 1588.50 (MB)
[02/18 00:39:05   6063] #    completing 70% with 7442 violations
[02/18 00:39:05   6063] #    cpu time = 00:06:18, elapsed time = 00:06:18, memory = 1567.70 (MB), peak = 1588.50 (MB)
[02/18 00:39:57   6115] #    completing 80% with 7466 violations
[02/18 00:39:57   6115] #    cpu time = 00:07:10, elapsed time = 00:07:10, memory = 1569.87 (MB), peak = 1588.50 (MB)
[02/18 00:41:09   6187] #    completing 90% with 7449 violations
[02/18 00:41:09   6187] #    cpu time = 00:08:22, elapsed time = 00:08:22, memory = 1573.25 (MB), peak = 1588.50 (MB)
[02/18 00:42:23   6260] #    completing 100% with 7436 violations
[02/18 00:42:23   6260] #    cpu time = 00:09:36, elapsed time = 00:09:36, memory = 1572.22 (MB), peak = 1588.50 (MB)
[02/18 00:42:23   6260] #    number of violations = 7436
[02/18 00:42:23   6260] #
[02/18 00:42:23   6260] #    By Layer and Type :
[02/18 00:42:23   6260] #	         MetSpc   EOLSpc    Short   MinStp   CutSpc   CShort   Others   Totals
[02/18 00:42:23   6260] #	M1          827      107     3045      119      792      276       79     5245
[02/18 00:42:23   6260] #	M2          674      455      649       52       13       24      193     2060
[02/18 00:42:23   6260] #	M3           28       12       48        1        2        0       37      128
[02/18 00:42:23   6260] #	M4            0        0        1        0        0        0        1        2
[02/18 00:42:23   6260] #	M5            0        0        0        0        0        0        0        0
[02/18 00:42:23   6260] #	M6            1        0        0        0        0        0        0        1
[02/18 00:42:23   6260] #	Totals     1530      574     3743      172      807      300      310     7436
[02/18 00:42:23   6260] #    number of process antenna violations = 10
[02/18 00:42:23   6260] #cpu time = 00:09:36, elapsed time = 00:09:36, memory = 1572.33 (MB), peak = 1588.50 (MB)
[02/18 00:42:23   6261] #Complete Detail Routing.
[02/18 00:42:23   6261] #Total number of nets with non-default rule or having extra spacing = 298
[02/18 00:42:23   6261] #Total wire length = 568606 um.
[02/18 00:42:23   6261] #Total half perimeter of net bounding box = 498669 um.
[02/18 00:42:23   6261] #Total wire length on LAYER M1 = 2261 um.
[02/18 00:42:23   6261] #Total wire length on LAYER M2 = 150495 um.
[02/18 00:42:23   6261] #Total wire length on LAYER M3 = 207973 um.
[02/18 00:42:23   6261] #Total wire length on LAYER M4 = 141897 um.
[02/18 00:42:23   6261] #Total wire length on LAYER M5 = 31414 um.
[02/18 00:42:23   6261] #Total wire length on LAYER M6 = 3274 um.
[02/18 00:42:23   6261] #Total wire length on LAYER M7 = 10396 um.
[02/18 00:42:23   6261] #Total wire length on LAYER M8 = 20896 um.
[02/18 00:42:23   6261] #Total number of vias = 237291
[02/18 00:42:23   6261] #Total number of multi-cut vias = 143752 ( 60.6%)
[02/18 00:42:23   6261] #Total number of single cut vias = 93539 ( 39.4%)
[02/18 00:42:23   6261] #Up-Via Summary (total 237291):
[02/18 00:42:23   6261] #                   single-cut          multi-cut      Total
[02/18 00:42:23   6261] #-----------------------------------------------------------
[02/18 00:42:23   6261] #  Metal 1       83667 ( 77.1%)     24792 ( 22.9%)     108459
[02/18 00:42:23   6261] #  Metal 2        6231 (  6.6%)     87868 ( 93.4%)      94099
[02/18 00:42:23   6261] #  Metal 3        2761 ( 11.1%)     22060 ( 88.9%)      24821
[02/18 00:42:23   6261] #  Metal 4         650 ( 11.6%)      4956 ( 88.4%)       5606
[02/18 00:42:23   6261] #  Metal 5          44 (  2.6%)      1681 ( 97.4%)       1725
[02/18 00:42:23   6261] #  Metal 6          58 (  4.1%)      1360 ( 95.9%)       1418
[02/18 00:42:23   6261] #  Metal 7         128 ( 11.0%)      1035 ( 89.0%)       1163
[02/18 00:42:23   6261] #-----------------------------------------------------------
[02/18 00:42:23   6261] #                93539 ( 39.4%)    143752 ( 60.6%)     237291 
[02/18 00:42:23   6261] #
[02/18 00:42:23   6261] #Total number of DRC violations = 7436
[02/18 00:42:23   6261] #Total number of overlapping instance violations = 1
[02/18 00:42:23   6261] #Total number of violations on LAYER M1 = 5245
[02/18 00:42:23   6261] #Total number of violations on LAYER M2 = 2060
[02/18 00:42:23   6261] #Total number of violations on LAYER M3 = 128
[02/18 00:42:23   6261] #Total number of violations on LAYER M4 = 2
[02/18 00:42:23   6261] #Total number of violations on LAYER M5 = 0
[02/18 00:42:23   6261] #Total number of violations on LAYER M6 = 1
[02/18 00:42:23   6261] #Total number of violations on LAYER M7 = 0
[02/18 00:42:23   6261] #Total number of violations on LAYER M8 = 0
[02/18 00:42:23   6261] #Cpu time = 00:17:34
[02/18 00:42:23   6261] #Elapsed time = 00:17:34
[02/18 00:42:23   6261] #Increased memory = -28.95 (MB)
[02/18 00:42:23   6261] #Total memory = 1423.16 (MB)
[02/18 00:42:23   6261] #Peak memory = 1588.50 (MB)
[02/18 00:42:25   6263] #
[02/18 00:42:25   6263] #Start Post Route via swapping..
[02/18 00:42:25   6263] #57.25% of area are rerouted by ECO routing.
[02/18 00:42:46   6283] #    number of violations = 7557
[02/18 00:42:46   6283] #
[02/18 00:42:46   6283] #    By Layer and Type :
[02/18 00:42:46   6283] #	         MetSpc   EOLSpc    Short   MinStp   CutSpc   CShort   Others   Totals
[02/18 00:42:46   6283] #	M1          844      107     3086      122      801      277       88     5325
[02/18 00:42:46   6283] #	M2          688      465      658       53       13       24      195     2096
[02/18 00:42:46   6283] #	M3           28       12       52        1        2        0       38      133
[02/18 00:42:46   6283] #	M4            0        0        1        0        0        0        1        2
[02/18 00:42:46   6283] #	M5            0        0        0        0        0        0        0        0
[02/18 00:42:46   6283] #	M6            1        0        0        0        0        0        0        1
[02/18 00:42:46   6283] #	Totals     1561      584     3797      176      816      301      322     7557
[02/18 00:42:46   6283] #cpu time = 00:00:21, elapsed time = 00:00:21, memory = 1424.90 (MB), peak = 1588.50 (MB)
[02/18 00:43:31   6329] #    number of violations = 7489
[02/18 00:43:31   6329] #
[02/18 00:43:31   6329] #    By Layer and Type :
[02/18 00:43:31   6329] #	         MetSpc   EOLSpc    Short   MinStp   CutSpc   CShort   Others   Totals
[02/18 00:43:31   6329] #	M1          836      105     3065      118      802      275       84     5285
[02/18 00:43:31   6329] #	M2          677      452      662       53       13       24      193     2074
[02/18 00:43:31   6329] #	M3           28       12       48        1        2        0       37      128
[02/18 00:43:31   6329] #	M4            0        0        1        0        0        0        0        1
[02/18 00:43:31   6329] #	M5            0        0        0        0        0        0        0        0
[02/18 00:43:31   6329] #	M6            1        0        0        0        0        0        0        1
[02/18 00:43:31   6329] #	Totals     1542      569     3776      172      817      299      314     7489
[02/18 00:43:31   6329] #cpu time = 00:01:06, elapsed time = 00:01:06, memory = 1427.67 (MB), peak = 1588.50 (MB)
[02/18 00:43:31   6329] #CELL_VIEW fullchip,init has 7489 DRC violations
[02/18 00:43:31   6329] #Total number of DRC violations = 7489
[02/18 00:43:31   6329] #Total number of overlapping instance violations = 1
[02/18 00:43:31   6329] #Total number of process antenna violations = 16
[02/18 00:43:31   6329] #Total number of violations on LAYER M1 = 5285
[02/18 00:43:31   6329] #Total number of violations on LAYER M2 = 2074
[02/18 00:43:31   6329] #Total number of violations on LAYER M3 = 128
[02/18 00:43:31   6329] #Total number of violations on LAYER M4 = 1
[02/18 00:43:31   6329] #Total number of violations on LAYER M5 = 0
[02/18 00:43:31   6329] #Total number of violations on LAYER M6 = 1
[02/18 00:43:31   6329] #Total number of violations on LAYER M7 = 0
[02/18 00:43:31   6329] #Total number of violations on LAYER M8 = 0
[02/18 00:43:31   6329] #Post Route via swapping is done.
[02/18 00:43:31   6329] #Total number of nets with non-default rule or having extra spacing = 298
[02/18 00:43:31   6329] #Total wire length = 568606 um.
[02/18 00:43:31   6329] #Total half perimeter of net bounding box = 498669 um.
[02/18 00:43:31   6329] #Total wire length on LAYER M1 = 2261 um.
[02/18 00:43:31   6329] #Total wire length on LAYER M2 = 150495 um.
[02/18 00:43:31   6329] #Total wire length on LAYER M3 = 207973 um.
[02/18 00:43:31   6329] #Total wire length on LAYER M4 = 141897 um.
[02/18 00:43:31   6329] #Total wire length on LAYER M5 = 31414 um.
[02/18 00:43:31   6329] #Total wire length on LAYER M6 = 3274 um.
[02/18 00:43:31   6329] #Total wire length on LAYER M7 = 10396 um.
[02/18 00:43:31   6329] #Total wire length on LAYER M8 = 20896 um.
[02/18 00:43:31   6329] #Total number of vias = 237291
[02/18 00:43:31   6329] #Total number of multi-cut vias = 154784 ( 65.2%)
[02/18 00:43:31   6329] #Total number of single cut vias = 82507 ( 34.8%)
[02/18 00:43:31   6329] #Up-Via Summary (total 237291):
[02/18 00:43:31   6329] #                   single-cut          multi-cut      Total
[02/18 00:43:31   6329] #-----------------------------------------------------------
[02/18 00:43:31   6329] #  Metal 1       79219 ( 73.0%)     29240 ( 27.0%)     108459
[02/18 00:43:31   6329] #  Metal 2        2792 (  3.0%)     91307 ( 97.0%)      94099
[02/18 00:43:31   6329] #  Metal 3         409 (  1.6%)     24412 ( 98.4%)      24821
[02/18 00:43:31   6329] #  Metal 4          30 (  0.5%)      5576 ( 99.5%)       5606
[02/18 00:43:31   6329] #  Metal 5           0 (  0.0%)      1725 (100.0%)       1725
[02/18 00:43:31   6329] #  Metal 6          23 (  1.6%)      1395 ( 98.4%)       1418
[02/18 00:43:31   6329] #  Metal 7          34 (  2.9%)      1129 ( 97.1%)       1163
[02/18 00:43:31   6329] #-----------------------------------------------------------
[02/18 00:43:31   6329] #                82507 ( 34.8%)    154784 ( 65.2%)     237291 
[02/18 00:43:31   6329] #
[02/18 00:43:31   6329] #detailRoute Statistics:
[02/18 00:43:31   6329] #Cpu time = 00:18:43
[02/18 00:43:31   6329] #Elapsed time = 00:18:42
[02/18 00:43:31   6329] #Increased memory = -26.18 (MB)
[02/18 00:43:31   6329] #Total memory = 1425.94 (MB)
[02/18 00:43:31   6329] #Peak memory = 1588.50 (MB)
[02/18 00:43:31   6329] #Updating routing design signature
[02/18 00:43:31   6329] #Created 847 library cell signatures
[02/18 00:43:31   6329] #Created 32835 NETS and 0 SPECIALNETS signatures
[02/18 00:43:31   6329] #Created 61700 instance signatures
[02/18 00:43:31   6329] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1427.24 (MB), peak = 1588.50 (MB)
[02/18 00:43:32   6330] #Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1427.47 (MB), peak = 1588.50 (MB)
[02/18 00:43:33   6331] #
[02/18 00:43:33   6331] #globalDetailRoute statistics:
[02/18 00:43:33   6331] #Cpu time = 00:18:57
[02/18 00:43:33   6331] #Elapsed time = 00:18:56
[02/18 00:43:33   6331] #Increased memory = -61.26 (MB)
[02/18 00:43:33   6331] #Total memory = 1380.50 (MB)
[02/18 00:43:33   6331] #Peak memory = 1588.50 (MB)
[02/18 00:43:33   6331] #Number of warnings = 85
[02/18 00:43:33   6331] #Total number of warnings = 331
[02/18 00:43:33   6331] #Number of fails = 0
[02/18 00:43:33   6331] #Total number of fails = 0
[02/18 00:43:33   6331] #Complete globalDetailRoute on Tue Feb 18 00:43:33 2025
[02/18 00:43:33   6331] #
[02/18 00:43:33   6331] **optDesign ... cpu = 0:20:33, real = 0:20:32, mem = 1714.5M, totSessionCpu=1:45:31 **
[02/18 00:43:33   6331] -routeWithEco false                      # bool, default=false
[02/18 00:43:33   6331] -routeSelectedNetOnly false              # bool, default=false, user setting
[02/18 00:43:33   6331] -routeWithTimingDriven true              # bool, default=false, user setting
[02/18 00:43:33   6331] -routeWithSiDriven true                  # bool, default=false, user setting
[02/18 00:43:33   6331] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
[02/18 00:43:33   6331] Extraction called for design 'fullchip' of instances=61699 and nets=32835 using extraction engine 'postRoute' at effort level 'low' .
[02/18 00:43:33   6331] PostRoute (effortLevel low) RC Extraction called for design fullchip.
[02/18 00:43:33   6331] RC Extraction called in multi-corner(2) mode.
[02/18 00:43:33   6331] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[02/18 00:43:33   6331] Process corner(s) are loaded.
[02/18 00:43:33   6331]  Corner: Cmax
[02/18 00:43:33   6331]  Corner: Cmin
[02/18 00:43:33   6331] extractDetailRC Option : -outfile /tmp/innovus_temp_29147_ieng6-ece-17.ucsd.edu_ttalapaneni_IR5P9z/fullchip_29147_Xyl9XN.rcdb.d -maxResLength 200  -extended
[02/18 00:43:33   6331] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[02/18 00:43:33   6331]       RC Corner Indexes            0       1   
[02/18 00:43:33   6331] Capacitance Scaling Factor   : 1.00000 1.00000 
[02/18 00:43:33   6331] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[02/18 00:43:33   6331] Resistance Scaling Factor    : 1.00000 1.00000 
[02/18 00:43:33   6331] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[02/18 00:43:33   6331] Clock Res. Scaling Factor    : 1.00000 1.00000 
[02/18 00:43:33   6331] Shrink Factor                : 1.00000
[02/18 00:43:33   6331] Initializing multi-corner capacitance tables ... 
[02/18 00:43:33   6331] Initializing multi-corner resistance tables ...
[02/18 00:43:34   6332] **WARN: (IMPEXT-3082):	3 nets will be ignored in postRoute effortLevel low Extraction. The names of nets are saved in fullchip.opennet. Check if these nets are either open, or have polygons or other shapes that are not supported by postRoute effortLevel low extraction engine. You can use Quantus QRC extraction to extract the parasitics of these nets. Use 'verifyConnectivity' command to determine the physical openness of these nets.
[02/18 00:43:34   6332] Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1714.5M)
[02/18 00:43:34   6332] Creating parasitic data file '/tmp/innovus_temp_29147_ieng6-ece-17.ucsd.edu_ttalapaneni_IR5P9z/fullchip_29147_Xyl9XN.rcdb.d' for storing RC.
[02/18 00:43:34   6332] Extracted 10.0006% (CPU Time= 0:00:01.1  MEM= 1760.4M)
[02/18 00:43:35   6333] Extracted 20.0005% (CPU Time= 0:00:01.3  MEM= 1760.4M)
[02/18 00:43:35   6333] Extracted 30.0004% (CPU Time= 0:00:01.5  MEM= 1760.4M)
[02/18 00:43:35   6333] Extracted 40.0006% (CPU Time= 0:00:01.7  MEM= 1760.4M)
[02/18 00:43:35   6333] Extracted 50.0005% (CPU Time= 0:00:01.9  MEM= 1760.4M)
[02/18 00:43:36   6334] Extracted 60.0004% (CPU Time= 0:00:02.3  MEM= 1764.4M)
[02/18 00:43:36   6334] Extracted 70.0006% (CPU Time= 0:00:02.7  MEM= 1764.4M)
[02/18 00:43:37   6335] Extracted 80.0005% (CPU Time= 0:00:03.4  MEM= 1764.4M)
[02/18 00:43:38   6336] Extracted 90.0004% (CPU Time= 0:00:04.4  MEM= 1764.4M)
[02/18 00:43:38   6336] Extracted 100% (CPU Time= 0:00:05.2  MEM= 1764.4M)
[02/18 00:43:39   6337] Number of Extracted Resistors     : 582248
[02/18 00:43:39   6337] Number of Extracted Ground Cap.   : 566173
[02/18 00:43:39   6337] Number of Extracted Coupling Cap. : 892024
[02/18 00:43:39   6337] Opening parasitic data file '/tmp/innovus_temp_29147_ieng6-ece-17.ucsd.edu_ttalapaneni_IR5P9z/fullchip_29147_Xyl9XN.rcdb.d' for reading.
[02/18 00:43:39   6337] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[02/18 00:43:39   6337]  Corner: Cmax
[02/18 00:43:39   6337]  Corner: Cmin
[02/18 00:43:39   6337] **WARN: (IMPEXT-3082):	3 nets will be ignored in postRoute effortLevel low Extraction. The names of nets are saved in fullchip.opennet. Check if these nets are either open, or have polygons or other shapes that are not supported by postRoute effortLevel low extraction engine. You can use Quantus QRC extraction to extract the parasitics of these nets. Use 'verifyConnectivity' command to determine the physical openness of these nets.
[02/18 00:43:39   6337] Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1752.4M)
[02/18 00:43:39   6337] Creating parasitic data file '/tmp/innovus_temp_29147_ieng6-ece-17.ucsd.edu_ttalapaneni_IR5P9z/fullchip_29147_Xyl9XN.rcdb_Filter.rcdb.d' for storing RC.
[02/18 00:43:39   6337] Closing parasitic data file '/tmp/innovus_temp_29147_ieng6-ece-17.ucsd.edu_ttalapaneni_IR5P9z/fullchip_29147_Xyl9XN.rcdb.d'. 32706 times net's RC data read were performed.
[02/18 00:43:39   6337] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1752.363M)
[02/18 00:43:39   6337] Opening parasitic data file '/tmp/innovus_temp_29147_ieng6-ece-17.ucsd.edu_ttalapaneni_IR5P9z/fullchip_29147_Xyl9XN.rcdb.d' for reading.
[02/18 00:43:39   6337] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1752.363M)
[02/18 00:43:39   6337] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:06.7  Real Time: 0:00:06.0  MEM: 1752.363M)
[02/18 00:43:39   6337] **optDesign ... cpu = 0:20:40, real = 0:20:38, mem = 1714.5M, totSessionCpu=1:45:38 **
[02/18 00:43:39   6337] Starting SI iteration 1 using Infinite Timing Windows
[02/18 00:43:39   6337] Begin IPO call back ...
[02/18 00:43:39   6337] End IPO call back ...
[02/18 00:43:39   6338] #################################################################################
[02/18 00:43:39   6338] # Design Stage: PostRoute
[02/18 00:43:39   6338] # Design Name: fullchip
[02/18 00:43:39   6338] # Design Mode: 65nm
[02/18 00:43:39   6338] # Analysis Mode: MMMC OCV 
[02/18 00:43:39   6338] # Parasitics Mode: SPEF/RCDB
[02/18 00:43:39   6338] # Signoff Settings: SI On 
[02/18 00:43:39   6338] #################################################################################
[02/18 00:43:40   6338] AAE_INFO: 1 threads acquired from CTE.
[02/18 00:43:40   6338] Setting infinite Tws ...
[02/18 00:43:40   6338] First Iteration Infinite Tw... 
[02/18 00:43:40   6338] Calculate early delays in OCV mode...
[02/18 00:43:40   6338] Calculate late delays in OCV mode...
[02/18 00:43:40   6339] Topological Sorting (CPU = 0:00:00.1, MEM = 1726.7M, InitMEM = 1722.0M)
[02/18 00:43:41   6339] Initializing multi-corner capacitance tables ... 
[02/18 00:43:41   6339] Initializing multi-corner resistance tables ...
[02/18 00:43:41   6339] Opening parasitic data file '/tmp/innovus_temp_29147_ieng6-ece-17.ucsd.edu_ttalapaneni_IR5P9z/fullchip_29147_Xyl9XN.rcdb.d' for reading.
[02/18 00:43:41   6339] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1743.3M)
[02/18 00:43:41   6339] AAE_INFO: 1 threads acquired from CTE.
[02/18 00:43:49   6347] AAE_INFO-618: Total number of nets in the design is 32835,  99.6 percent of the nets selected for SI analysis
[02/18 00:43:49   6347] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[02/18 00:43:49   6347] End delay calculation. (MEM=1810.03 CPU=0:00:07.6 REAL=0:00:08.0)
[02/18 00:43:49   6347] Save waveform /tmp/innovus_temp_29147_ieng6-ece-17.ucsd.edu_ttalapaneni_IR5P9z/.AAE_10wpPn/.AAE_29147/waveform.data...
[02/18 00:43:49   6347] *** CDM Built up (cpu=0:00:09.4  real=0:00:10.0  mem= 1810.0M) ***
[02/18 00:43:50   6348] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1810.0M)
[02/18 00:43:50   6348] Add other clocks and setupCteToAAEClockMapping during iter 1
[02/18 00:43:50   6348] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1810.0M)
[02/18 00:43:50   6348] Starting SI iteration 2
[02/18 00:43:50   6348] AAE_INFO: 1 threads acquired from CTE.
[02/18 00:43:50   6348] Calculate early delays in OCV mode...
[02/18 00:43:50   6348] Calculate late delays in OCV mode...
[02/18 00:43:52   6350] AAE_INFO-618: Total number of nets in the design is 32835,  5.7 percent of the nets selected for SI analysis
[02/18 00:43:52   6350] End delay calculation. (MEM=1786.07 CPU=0:00:01.8 REAL=0:00:02.0)
[02/18 00:43:52   6350] *** CDM Built up (cpu=0:00:01.9  real=0:00:02.0  mem= 1786.1M) ***
[02/18 00:43:54   6352] *** Done Building Timing Graph (cpu=0:00:14.5 real=0:00:15.0 totSessionCpu=1:45:52 mem=1786.1M)
[02/18 00:43:54   6352] **optDesign ... cpu = 0:20:54, real = 0:20:53, mem = 1716.6M, totSessionCpu=1:45:52 **
[02/18 00:43:54   6352] *** Timing NOT met, worst failing slack is -0.221
[02/18 00:43:54   6352] *** Check timing (0:00:00.0)
[02/18 00:43:54   6352] Begin: GigaOpt Optimization in post-eco TNS mode
[02/18 00:43:54   6352] Info: 288 clock nets excluded from IPO operation.
[02/18 00:43:54   6352] PhyDesignGrid: maxLocalDensity 1.00
[02/18 00:43:54   6352] #spOpts: N=65 mergeVia=F 
[02/18 00:43:56   6354] *info: 288 clock nets excluded
[02/18 00:43:56   6354] *info: 2 special nets excluded.
[02/18 00:43:56   6354] *info: 124 no-driver nets excluded.
[02/18 00:43:57   6356] ** GigaOpt Optimizer WNS Slack -0.222 TNS Slack -197.879 Density 99.23
[02/18 00:43:57   6356] Optimizer TNS Opt
[02/18 00:43:58   6356] Active Path Group: reg2reg  
[02/18 00:43:58   6356] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[02/18 00:43:58   6356] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[02/18 00:43:58   6356] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[02/18 00:43:58   6356] |  -0.216|   -0.222|-175.443| -197.879|    99.23%|   0:00:00.0| 1947.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[02/18 00:43:58   6356] |        |         |        |         |          |            |        |          |         | q4_reg_12_/D                                       |
[02/18 00:43:59   6357] |  -0.216|   -0.221|-175.443| -197.879|    99.23%|   0:00:01.0| 1947.6M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_4__mac_co |
[02/18 00:43:59   6357] |        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_46_/D                             |
[02/18 00:43:59   6357] |  -0.216|   -0.222|-175.443| -197.879|    99.23%|   0:00:00.0| 1947.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_0__fifo_instance/ |
[02/18 00:43:59   6357] |        |         |        |         |          |            |        |          |         | q4_reg_12_/D                                       |
[02/18 00:43:59   6357] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[02/18 00:43:59   6357] 
[02/18 00:43:59   6357] *** Finish Core Optimize Step (cpu=0:00:01.5 real=0:00:01.0 mem=1947.6M) ***
[02/18 00:43:59   6357] Checking setup slack degradation ...
[02/18 00:43:59   6357] 
[02/18 00:43:59   6357] Recovery Manager:
[02/18 00:43:59   6357]   Low  Effort WNS Jump: 0.000 (REF: -0.229, TGT: -0.222, Threshold: 0.150) - Skip
[02/18 00:43:59   6357]   High Effort WNS Jump: 0.004 (REF: -0.213, TGT: -0.216, Threshold: 0.075) - Skip
[02/18 00:43:59   6357]   Low  Effort TNS Jump: 0.213 (REF: -197.666, TGT: -197.879, Threshold: 25.000) - Skip
[02/18 00:43:59   6357]   High Effort TNS Jump: 0.728 (REF: -174.715, TGT: -175.443, Threshold: 25.000) - Skip
[02/18 00:43:59   6357] 
[02/18 00:43:59   6357] 
[02/18 00:43:59   6357] *** Finished Optimize Step Cumulative (cpu=0:00:01.7 real=0:00:01.0 mem=1947.6M) ***
[02/18 00:43:59   6357] **** Begin NDR-Layer Usage Statistics ****
[02/18 00:43:59   6357] Layer 3 has 288 constrained nets 
[02/18 00:43:59   6357] Layer 7 has 300 constrained nets 
[02/18 00:43:59   6357] **** End NDR-Layer Usage Statistics ****
[02/18 00:43:59   6357] 
[02/18 00:43:59   6357] *** Finish Post Route Setup Fixing (cpu=0:00:02.1 real=0:00:02.0 mem=1947.6M) ***
[02/18 00:43:59   6358] End: GigaOpt Optimization in post-eco TNS mode
[02/18 00:44:00   6358] Running setup recovery post routing.
[02/18 00:44:00   6358] **optDesign ... cpu = 0:21:01, real = 0:20:59, mem = 1798.6M, totSessionCpu=1:45:58 **
[02/18 00:44:00   6359]   Timing Snapshot: (TGT)
[02/18 00:44:00   6359]      Weighted WNS: -0.216
[02/18 00:44:00   6359]       All  PG WNS: -0.222
[02/18 00:44:00   6359]       High PG WNS: -0.216
[02/18 00:44:00   6359]       All  PG TNS: -197.879
[02/18 00:44:00   6359]       High PG TNS: -175.443
[02/18 00:44:00   6359]          Tran DRV: 0
[02/18 00:44:00   6359]           Cap DRV: 0
[02/18 00:44:00   6359]        Fanout DRV: 0
[02/18 00:44:00   6359]            Glitch: 0
[02/18 00:44:00   6359]    Category Slack: { [L, -0.222] [H, -0.216] }
[02/18 00:44:00   6359] 
[02/18 00:44:00   6359] Checking setup slack degradation ...
[02/18 00:44:00   6359] 
[02/18 00:44:00   6359] Recovery Manager:
[02/18 00:44:00   6359]   Low  Effort WNS Jump: 0.000 (REF: -0.229, TGT: -0.222, Threshold: 0.150) - Skip
[02/18 00:44:00   6359]   High Effort WNS Jump: 0.004 (REF: -0.213, TGT: -0.216, Threshold: 0.075) - Skip
[02/18 00:44:00   6359]   Low  Effort TNS Jump: 0.213 (REF: -197.666, TGT: -197.879, Threshold: 25.000) - Skip
[02/18 00:44:00   6359]   High Effort TNS Jump: 0.728 (REF: -174.715, TGT: -175.443, Threshold: 25.000) - Skip
[02/18 00:44:00   6359] 
[02/18 00:44:00   6359] Checking DRV degradation...
[02/18 00:44:00   6359] 
[02/18 00:44:00   6359] Recovery Manager:
[02/18 00:44:00   6359]     Tran DRV degradation : 0 (0 -> 0)
[02/18 00:44:00   6359]      Cap DRV degradation : 0 (0 -> 0)
[02/18 00:44:00   6359]   Fanout DRV degradation : 0 (0 -> 0)
[02/18 00:44:00   6359]       Glitch degradation : 0 (0 -> 0)
[02/18 00:44:00   6359]   DRV Recovery (Margin: 100) - Skip
[02/18 00:44:00   6359] 
[02/18 00:44:00   6359] **INFO: Skipping DRV recovery as drv did not degrade beyond margin (100)
[02/18 00:44:00   6359] *** Finish setup-recovery (cpu=0:00:01, real=0:00:00, mem=1798.61M, totSessionCpu=1:45:59 .
[02/18 00:44:00   6359] **optDesign ... cpu = 0:21:01, real = 0:20:59, mem = 1798.6M, totSessionCpu=1:45:59 **
[02/18 00:44:00   6359] 
[02/18 00:44:00   6359] **INFO: Starting Blocking QThread with 1 CPU
[02/18 00:44:00   6359]  
   ____________________________________________________________________
__/ message from Blocking QThread
[02/18 00:44:00   6359] 
[02/18 00:44:00   6359] Begin Power Analysis
[02/18 00:44:00   6359] 
[02/18 00:44:00   6359]     0.00V	    VSS
[02/18 00:44:00   6359]     0.90V	    VDD
[02/18 00:44:00   6359] Begin Processing Timing Library for Power Calculation
[02/18 00:44:00   6359] 
[02/18 00:44:00   6359] Begin Processing Timing Library for Power Calculation
[02/18 00:44:00   6359] 
[02/18 00:44:00   6359] 
[02/18 00:44:00   6359] 
[02/18 00:44:00   6359] Begin Processing Power Net/Grid for Power Calculation
[02/18 00:44:00   6359] 
[02/18 00:44:00   6359] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1314.79MB/1314.79MB)
[02/18 00:44:00   6359] 
[02/18 00:44:00   6359] Begin Processing Timing Window Data for Power Calculation
[02/18 00:44:00   6359] 
[02/18 00:44:00   6359] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1315.05MB/1315.05MB)
[02/18 00:44:00   6359] 
[02/18 00:44:00   6359] Begin Processing User Attributes
[02/18 00:44:00   6359] 
[02/18 00:44:00   6359] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1315.10MB/1315.10MB)
[02/18 00:44:00   6359] 
[02/18 00:44:00   6359] Begin Processing Signal Activity
[02/18 00:44:00   6359] 
[02/18 00:44:00   6359] Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1316.10MB/1316.10MB)
[02/18 00:44:00   6359] 
[02/18 00:44:00   6359] Begin Power Computation
[02/18 00:44:00   6359] 
[02/18 00:44:00   6359]       ----------------------------------------------------------
[02/18 00:44:00   6359]       # of cell(s) missing both power/leakage table: 0
[02/18 00:44:00   6359]       # of cell(s) missing power table: 0
[02/18 00:44:00   6359]       # of cell(s) missing leakage table: 0
[02/18 00:44:00   6359]       # of MSMV cell(s) missing power_level: 0
[02/18 00:44:00   6359]       ----------------------------------------------------------
[02/18 00:44:00   6359] 
[02/18 00:44:00   6359] 
[02/18 00:44:00   6359] Ended Power Computation: (cpu=0:00:03, real=0:00:03, mem(process/total)=1317.61MB/1317.61MB)
[02/18 00:44:00   6359] 
[02/18 00:44:00   6359] Begin Processing User Attributes
[02/18 00:44:00   6359] 
[02/18 00:44:00   6359] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1317.61MB/1317.61MB)
[02/18 00:44:00   6359] 
[02/18 00:44:00   6359] Ended Power Analysis: (cpu=0:00:05, real=0:00:05, mem(process/total)=1317.64MB/1317.64MB)
[02/18 00:44:00   6359] 
[02/18 00:44:06   6364]  
_______________________________________________________________________
[02/18 00:44:06   6364] **optDesign ... cpu = 0:21:06, real = 0:21:05, mem = 1798.6M, totSessionCpu=1:46:04 **
[02/18 00:44:06   6364] Latch borrow mode reset to max_borrow
[02/18 00:44:07   6365] <optDesign CMD> Restore Using all VT Cells
[02/18 00:44:07   6365] Reported timing to dir ./timingReports
[02/18 00:44:07   6365] **optDesign ... cpu = 0:21:07, real = 0:21:06, mem = 1798.6M, totSessionCpu=1:46:05 **
[02/18 00:44:07   6365] Begin: glitch net info
[02/18 00:44:07   6365] glitch slack range: number of glitch nets
[02/18 00:44:07   6365] glitch slack < -0.32 : 0
[02/18 00:44:07   6365] -0.32 < glitch slack < -0.28 : 0
[02/18 00:44:07   6365] -0.28 < glitch slack < -0.24 : 0
[02/18 00:44:07   6365] -0.24 < glitch slack < -0.2 : 0
[02/18 00:44:07   6365] -0.2 < glitch slack < -0.16 : 0
[02/18 00:44:07   6365] -0.16 < glitch slack < -0.12 : 0
[02/18 00:44:07   6365] -0.12 < glitch slack < -0.08 : 0
[02/18 00:44:07   6365] -0.08 < glitch slack < -0.04 : 0
[02/18 00:44:07   6365] -0.04 < glitch slack : 0
[02/18 00:44:07   6365] End: glitch net info
[02/18 00:44:07   6365] ** Profile ** Start :  cpu=0:00:00.0, mem=1855.8M
[02/18 00:44:07   6365] ** Profile ** Other data :  cpu=0:00:00.1, mem=1855.8M
[02/18 00:44:07   6365] ** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1855.8M
[02/18 00:44:09   6366] ** Profile ** Total reports :  cpu=0:00:01.3, mem=1800.6M
[02/18 00:44:10   6367] ** Profile ** DRVs :  cpu=0:00:01.0, mem=1800.6M
[02/18 00:44:10   6367] 
------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.221  | -0.216  | -0.221  |
|           TNS (ns):|-197.877 |-175.441 | -22.436 |
|    Violating Paths:|  1672   |  1512   |   160   |
|          All Paths:|  6712   |  5406   |  5730   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.751%
       (99.229% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1800.6M
[02/18 00:44:10   6367] **optDesign ... cpu = 0:21:10, real = 0:21:09, mem = 1798.6M, totSessionCpu=1:46:08 **
[02/18 00:44:10   6367]  ReSet Options after AAE Based Opt flow 
[02/18 00:44:10   6367] *** Finished optDesign ***
[02/18 00:44:10   6367] 
[02/18 00:44:10   6367] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:21:16 real=  0:21:14)
[02/18 00:44:10   6367] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.2 real=0:00:00.2)
[02/18 00:44:10   6367] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:13.8 real=0:00:13.6)
[02/18 00:44:10   6367] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:23.3 real=0:00:23.2)
[02/18 00:44:10   6367] 	OPT_RUNTIME:             wnsOpt (count =  1): (cpu=0:00:19.4 real=0:00:19.4)
[02/18 00:44:10   6367] 	OPT_RUNTIME:             tnsOpt (count =  2): (cpu=0:00:37.2 real=0:00:37.2)
[02/18 00:44:10   6367] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:02.7 real=0:00:02.7)
[02/18 00:44:10   6367] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=  0:18:57 real=  0:18:56)
[02/18 00:44:10   6367] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:14.5 real=0:00:14.4)
[02/18 00:44:10   6367] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:03.8 real=0:00:03.8)
[02/18 00:44:10   6367] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:07.0 real=0:00:07.6)
[02/18 00:44:10   6367] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[02/18 00:44:10   6367] Info: pop threads available for lower-level modules during optimization.
[02/18 00:44:10   6368] Removing temporary dont_use automatically set for cells with technology sites with no row.
[02/18 00:44:10   6368] <CMD> saveDesign route.enc
[02/18 00:44:10   6368] The in-memory database contained RC information but was not saved. To save 
[02/18 00:44:10   6368] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[02/18 00:44:10   6368] so it should only be saved when it is really desired.
[02/18 00:44:10   6368] Writing Netlist "route.enc.dat/fullchip.v.gz" ...
[02/18 00:44:10   6368] Saving AAE Data ...
[02/18 00:44:11   6368] Saving /home/linux/ieng6/ee260bwi25/ttalapaneni/ece260_project_Part1_PnR/placement.enc.dat/scheduling_file.cts in route.enc.dat/scheduling_file.cts
[02/18 00:44:11   6368] Saving preference file route.enc.dat/gui.pref.tcl ...
[02/18 00:44:11   6368] Saving mode setting ...
[02/18 00:44:11   6368] Saving global file ...
[02/18 00:44:11   6368] Saving floorplan file ...
[02/18 00:44:11   6368] Saving Drc markers ...
[02/18 00:44:11   6369] ... 84333 markers are saved ...
[02/18 00:44:11   6369] ... 7282 geometry drc markers are saved ...
[02/18 00:44:11   6369] ... 16 antenna drc markers are saved ...
[02/18 00:44:11   6369] Saving placement file ...
[02/18 00:44:12   6369] *** Completed savePlace (cpu=0:00:00.1 real=0:00:01.0 mem=1798.6M) ***
[02/18 00:44:12   6369] Saving route file ...
[02/18 00:44:13   6370] *** Completed saveRoute (cpu=0:00:00.8 real=0:00:01.0 mem=1798.6M) ***
[02/18 00:44:13   6370] Saving DEF file ...
[02/18 00:44:13   6370] **ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE
[02/18 00:44:13   6370] 
[02/18 00:44:13   6370] **ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)
[02/18 00:44:13   6370] 
[02/18 00:44:13   6370] **ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
[02/18 00:44:16   6371] Generated self-contained design route.enc.dat
[02/18 00:44:16   6371] 
[02/18 00:44:16   6371] *** Summary of all messages that are not suppressed in this session:
[02/18 00:44:16   6371] Severity  ID               Count  Summary                                  
[02/18 00:44:16   6371] ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
[02/18 00:44:16   6371] ERROR     IMPOAX-142           2  %s                                       
[02/18 00:44:16   6371] *** Message Summary: 0 warning(s), 3 error(s)
[02/18 00:44:16   6371] 
[02/18 09:39:25  12685] <CMD> setLayerPreference inst -isVisible 0
[02/18 09:39:25  12685] <CMD> setLayerPreference block -isVisible 0
[02/18 09:39:25  12685] <CMD> setLayerPreference stdCell -isVisible 0
[02/18 09:39:25  12685] <CMD> setLayerPreference coverCell -isVisible 0
[02/18 09:39:25  12685] <CMD> setLayerPreference phyCell -isVisible 0
[02/18 09:39:25  12685] <CMD> setLayerPreference io -isVisible 0
[02/18 09:39:25  12685] <CMD> setLayerPreference areaIo -isVisible 0
[02/18 09:39:25  12685] <CMD> setLayerPreference blackBox -isVisible 0
[02/18 09:39:25  12685] <CMD> setLayerPreference flop -isVisible 0
[02/18 09:39:25  12685] <CMD> setLayerPreference pwrswt -isVisible 0
[02/18 09:39:25  12685] <CMD> setLayerPreference isolation -isVisible 0
[02/18 09:39:25  12685] <CMD> setLayerPreference shift -isVisible 0
[02/18 09:39:25  12685] <CMD> setLayerPreference funcother -isVisible 0
[02/18 09:39:25  12685] <CMD> setLayerPreference place -isVisible 0
[02/18 09:39:25  12685] <CMD> setLayerPreference fixed -isVisible 0
[02/18 09:39:25  12685] <CMD> setLayerPreference cover -isVisible 0
[02/18 09:39:25  12685] <CMD> setLayerPreference softfix -isVisible 0
[02/18 09:39:25  12685] <CMD> setLayerPreference unplace -isVisible 0
[02/18 09:39:27  12685] <CMD> setLayerPreference inst -isVisible 1
[02/18 09:39:27  12685] <CMD> setLayerPreference block -isVisible 1
[02/18 09:39:27  12685] <CMD> setLayerPreference stdCell -isVisible 1
[02/18 09:39:27  12685] <CMD> setLayerPreference coverCell -isVisible 1
[02/18 09:39:27  12685] <CMD> setLayerPreference phyCell -isVisible 1
[02/18 09:39:27  12685] <CMD> setLayerPreference io -isVisible 1
[02/18 09:39:27  12685] <CMD> setLayerPreference areaIo -isVisible 1
[02/18 09:39:27  12685] <CMD> setLayerPreference blackBox -isVisible 1
[02/18 09:39:27  12685] <CMD> setLayerPreference flop -isVisible 1
[02/18 09:39:27  12685] <CMD> setLayerPreference pwrswt -isVisible 1
[02/18 09:39:27  12685] <CMD> setLayerPreference isolation -isVisible 1
[02/18 09:39:27  12685] <CMD> setLayerPreference shift -isVisible 1
[02/18 09:39:27  12685] <CMD> setLayerPreference funcother -isVisible 1
[02/18 09:39:27  12685] <CMD> setLayerPreference place -isVisible 1
[02/18 09:39:27  12685] <CMD> setLayerPreference fixed -isVisible 1
[02/18 09:39:27  12685] <CMD> setLayerPreference cover -isVisible 1
[02/18 09:39:27  12685] <CMD> setLayerPreference softfix -isVisible 1
[02/18 09:39:27  12685] <CMD> setLayerPreference unplace -isVisible 1
[02/18 09:39:48  12690] <CMD> verifyGeometry
[02/18 09:39:48  12690]  *** Starting Verify Geometry (MEM: 1749.3) ***
[02/18 09:39:48  12690] 
[02/18 09:39:48  12690]   VERIFY GEOMETRY ...... Starting Verification
[02/18 09:39:48  12690]   VERIFY GEOMETRY ...... Initializing
[02/18 09:39:48  12690]   VERIFY GEOMETRY ...... Deleting Existing Violations
[02/18 09:39:48  12690]   VERIFY GEOMETRY ...... Creating Sub-Areas
[02/18 09:39:48  12690]                   ...... bin size: 2880
[02/18 09:39:48  12690]   VERIFY GEOMETRY ...... SubArea : 1 of 4
[02/18 09:39:48  12690] **WARN: (IMPVFG-103):	VERIFY GEOMETRY issue this message when number of violations exceeds the Error Limit or with insufficient memory and disk space. Change the limit to higher number or make sure the disk space before running VERIFY GEOMETRY.Number of violations exceeds the Error Limit [1000]
[02/18 09:39:48  12690] VG: elapsed time: 0.00
[02/18 09:39:48  12690] Begin Summary ...
[02/18 09:39:48  12690]   Cells       : 0
[02/18 09:39:48  12690]   SameNet     : 0
[02/18 09:39:48  12690]   Wiring      : 0
[02/18 09:39:48  12690]   Antenna     : 0
[02/18 09:39:48  12690]   Short       : 416
[02/18 09:39:48  12690]   Overlap     : 584
[02/18 09:39:48  12690] End Summary
[02/18 09:39:48  12690] 
[02/18 09:39:48  12690]   Verification Complete : 1000 Viols.  0 Wrngs.
[02/18 09:39:48  12690] 
[02/18 09:39:48  12690] **********End: VERIFY GEOMETRY**********
[02/18 09:39:48  12690]  *** verify geometry (CPU: 0:00:00.2  MEM: 69.3M)
[02/18 09:39:48  12690] 
[02/18 09:39:49  12690] <CMD> verifyConnectivity
[02/18 09:39:49  12690] VERIFY_CONNECTIVITY use new engine.
[02/18 09:39:49  12690] 
[02/18 09:39:49  12690] ******** Start: VERIFY CONNECTIVITY ********
[02/18 09:39:49  12690] Start Time: Tue Feb 18 09:39:49 2025
[02/18 09:39:49  12690] 
[02/18 09:39:49  12690] Design Name: fullchip
[02/18 09:39:49  12690] Database Units: 2000
[02/18 09:39:49  12690] Design Boundary: (0.0000, 0.0000) (480.4000, 477.2000)
[02/18 09:39:49  12690] Error Limit = 1000; Warning Limit = 50
[02/18 09:39:49  12690] Check all nets
[02/18 09:39:49  12690] **** 09:39:49 **** Processed 5000 nets.
[02/18 09:39:49  12690] **** 09:39:49 **** Processed 10000 nets.
[02/18 09:39:49  12691] **** 09:39:49 **** Processed 15000 nets.
[02/18 09:39:49  12691] **** 09:39:49 **** Processed 20000 nets.
[02/18 09:39:50  12691] **** 09:39:50 **** Processed 25000 nets.
[02/18 09:39:50  12691] **** 09:39:50 **** Processed 30000 nets.
[02/18 09:39:50  12692] Net VDD: has an unconnected terminal.
[02/18 09:39:50  12692] **WARN: (IMPVFC-3):	Verify Connectivity stopped: Number of errors exceeds the limit 1000
[02/18 09:39:50  12692] Type 'man IMPVFC-3' for more detail.
[02/18 09:39:50  12692] 
[02/18 09:39:50  12692] Begin Summary 
[02/18 09:39:50  12692]     1000 Problem(s) (IMPVFC-96): Terminal(s) are not connected.
[02/18 09:39:50  12692]     1000 total info(s) created.
[02/18 09:39:50  12692] End Summary
[02/18 09:39:50  12692] 
[02/18 09:39:50  12692] End Time: Tue Feb 18 09:39:50 2025
[02/18 09:39:50  12692] Time Elapsed: 0:00:01.0
[02/18 09:39:50  12692] 
[02/18 09:39:50  12692] ******** End: VERIFY CONNECTIVITY ********
[02/18 09:39:50  12692]   Verification Complete : 1000 Viols.  0 Wrngs.
[02/18 09:39:50  12692]   (CPU Time: 0:00:01.8  MEM: -0.598M)
[02/18 09:39:50  12692] 
[02/18 09:39:50  12692] <CMD> report_timing -max_paths 5 > ${design}.post_route.timing.rpt
[02/18 09:39:51  12693] <CMD> report_power -outfile fullchip.post_route.power.rpt
[02/18 09:39:51  12693] 
[02/18 09:39:51  12693] Begin Power Analysis
[02/18 09:39:51  12693] 
[02/18 09:39:51  12693]     0.00V	    VSS
[02/18 09:39:51  12693]     0.90V	    VDD
[02/18 09:39:52  12693] Begin Processing Timing Library for Power Calculation
[02/18 09:39:52  12693] 
[02/18 09:39:52  12693] Begin Processing Timing Library for Power Calculation
[02/18 09:39:52  12693] 
[02/18 09:39:52  12693] 
[02/18 09:39:52  12693] 
[02/18 09:39:52  12693] Begin Processing Power Net/Grid for Power Calculation
[02/18 09:39:52  12693] 
[02/18 09:39:52  12693] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1543.27MB/1543.27MB)
[02/18 09:39:52  12693] 
[02/18 09:39:52  12693] Begin Processing Timing Window Data for Power Calculation
[02/18 09:39:52  12693] 
[02/18 09:39:52  12693] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1543.27MB/1543.27MB)
[02/18 09:39:52  12693] 
[02/18 09:39:52  12693] Begin Processing User Attributes
[02/18 09:39:52  12693] 
[02/18 09:39:52  12693] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1543.27MB/1543.27MB)
[02/18 09:39:52  12693] 
[02/18 09:39:52  12693] Begin Processing Signal Activity
[02/18 09:39:52  12693] 
[02/18 09:39:53  12695] Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1543.81MB/1543.81MB)
[02/18 09:39:53  12695] 
[02/18 09:39:53  12695] Begin Power Computation
[02/18 09:39:53  12695] 
[02/18 09:39:53  12695]       ----------------------------------------------------------
[02/18 09:39:53  12695]       # of cell(s) missing both power/leakage table: 0
[02/18 09:39:53  12695]       # of cell(s) missing power table: 0
[02/18 09:39:53  12695]       # of cell(s) missing leakage table: 0
[02/18 09:39:53  12695]       # of MSMV cell(s) missing power_level: 0
[02/18 09:39:53  12695]       ----------------------------------------------------------
[02/18 09:39:53  12695] 
[02/18 09:39:53  12695] 
[02/18 09:39:57  12698] Ended Power Computation: (cpu=0:00:03, real=0:00:03, mem(process/total)=1543.89MB/1543.89MB)
[02/18 09:39:57  12698] 
[02/18 09:39:57  12698] Begin Processing User Attributes
[02/18 09:39:57  12698] 
[02/18 09:39:57  12698] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1543.89MB/1543.89MB)
[02/18 09:39:57  12698] 
[02/18 09:39:57  12698] Ended Power Analysis: (cpu=0:00:05, real=0:00:05, mem(process/total)=1543.89MB/1543.89MB)
[02/18 09:39:57  12698] 
[02/18 09:39:57  12698] <CMD> summaryReport -nohtml -outfile fullchip.post_route.summary.rpt
[02/18 09:39:57  12698] Creating directory summaryReport.
[02/18 09:39:57  12698] Start to collect the design information.
[02/18 09:39:57  12698] Build netlist information for Cell fullchip.
[02/18 09:39:57  12699] Finished collecting the design information.
[02/18 09:39:57  12699] Generating standard cells used in the design report.
[02/18 09:39:57  12699] Analyze library ... 
[02/18 09:39:57  12699] Analyze netlist ... 
[02/18 09:39:57  12699] Generate no-driven nets information report.
[02/18 09:39:57  12699] Analyze timing ... 
[02/18 09:39:57  12699] Analyze floorplan/placement ... 
[02/18 09:39:57  12699] Analysis Routing ...
[02/18 09:39:57  12699] Report saved in file fullchip.post_route.summary.rpt.
[02/18 09:40:08  12701] <CMD> verifyGeometry
[02/18 09:40:08  12701]  *** Starting Verify Geometry (MEM: 1818.6) ***
[02/18 09:40:08  12701] 
[02/18 09:40:08  12701]   VERIFY GEOMETRY ...... Starting Verification
[02/18 09:40:08  12701]   VERIFY GEOMETRY ...... Initializing
[02/18 09:40:08  12701]   VERIFY GEOMETRY ...... Deleting Existing Violations
[02/18 09:40:08  12701]   VERIFY GEOMETRY ...... Creating Sub-Areas
[02/18 09:40:08  12701]                   ...... bin size: 2880
[02/18 09:40:08  12701]   VERIFY GEOMETRY ...... SubArea : 1 of 4
[02/18 09:40:08  12701] **WARN: (IMPVFG-103):	VERIFY GEOMETRY issue this message when number of violations exceeds the Error Limit or with insufficient memory and disk space. Change the limit to higher number or make sure the disk space before running VERIFY GEOMETRY.Number of violations exceeds the Error Limit [1000]
[02/18 09:40:08  12701] VG: elapsed time: 0.00
[02/18 09:40:08  12701] Begin Summary ...
[02/18 09:40:08  12701]   Cells       : 0
[02/18 09:40:08  12701]   SameNet     : 0
[02/18 09:40:08  12701]   Wiring      : 0
[02/18 09:40:08  12701]   Antenna     : 0
[02/18 09:40:08  12701]   Short       : 416
[02/18 09:40:08  12701]   Overlap     : 584
[02/18 09:40:08  12701] End Summary
[02/18 09:40:08  12701] 
[02/18 09:40:08  12701]   Verification Complete : 1000 Viols.  0 Wrngs.
[02/18 09:40:08  12701] 
[02/18 09:40:08  12701] **********End: VERIFY GEOMETRY**********
[02/18 09:40:08  12701]  *** verify geometry (CPU: 0:00:00.2  MEM: 0.0M)
[02/18 09:40:08  12701] 
[02/18 09:40:22  12704] <CMD> verifyConnectivity
[02/18 09:40:22  12704] VERIFY_CONNECTIVITY use new engine.
[02/18 09:40:22  12704] 
[02/18 09:40:22  12704] ******** Start: VERIFY CONNECTIVITY ********
[02/18 09:40:22  12704] Start Time: Tue Feb 18 09:40:22 2025
[02/18 09:40:22  12704] 
[02/18 09:40:22  12704] Design Name: fullchip
[02/18 09:40:22  12704] Database Units: 2000
[02/18 09:40:22  12704] Design Boundary: (0.0000, 0.0000) (480.4000, 477.2000)
[02/18 09:40:22  12704] Error Limit = 1000; Warning Limit = 50
[02/18 09:40:22  12704] Check all nets
[02/18 09:40:23  12704] **** 09:40:23 **** Processed 5000 nets.
[02/18 09:40:23  12705] **** 09:40:23 **** Processed 10000 nets.
[02/18 09:40:23  12705] **** 09:40:23 **** Processed 15000 nets.
[02/18 09:40:23  12705] **** 09:40:23 **** Processed 20000 nets.
[02/18 09:40:23  12705] **** 09:40:23 **** Processed 25000 nets.
[02/18 09:40:24  12705] **** 09:40:24 **** Processed 30000 nets.
[02/18 09:40:24  12706] Net VDD: has an unconnected terminal.
[02/18 09:40:24  12706] **WARN: (IMPVFC-3):	Verify Connectivity stopped: Number of errors exceeds the limit 1000
[02/18 09:40:24  12706] Type 'man IMPVFC-3' for more detail.
[02/18 09:40:24  12706] 
[02/18 09:40:24  12706] Begin Summary 
[02/18 09:40:24  12706]     1000 Problem(s) (IMPVFC-96): Terminal(s) are not connected.
[02/18 09:40:24  12706]     1000 total info(s) created.
[02/18 09:40:24  12706] End Summary
[02/18 09:40:24  12706] 
[02/18 09:40:24  12706] End Time: Tue Feb 18 09:40:24 2025
[02/18 09:40:24  12706] Time Elapsed: 0:00:02.0
[02/18 09:40:24  12706] 
[02/18 09:40:24  12706] ******** End: VERIFY CONNECTIVITY ********
[02/18 09:40:24  12706]   Verification Complete : 1000 Viols.  0 Wrngs.
[02/18 09:40:24  12706]   (CPU Time: 0:00:01.8  MEM: -0.598M)
[02/18 09:40:24  12706] 
[02/18 09:40:43  12710] <CMD> checkPinAssignment
[02/18 09:40:43  12710] Checking pins of top cell fullchip ... completed
[02/18 09:40:43  12710] 
[02/18 09:40:43  12710] ===========================================================================================================================
[02/18 09:40:43  12710]                                                 checkPinAssignment Summary
[02/18 09:40:43  12710] ===========================================================================================================================
[02/18 09:40:43  12710] Partition   | pads  | pins   | legal  | illegal | internal | internal illegal | FT     | FT illegal | constant | unplaced |
[02/18 09:40:43  12710] ===========================================================================================================================
[02/18 09:40:43  12710] fullchip    |     0 |    243 |     83 |     160 |        0 |                0 |      0 |          0 |        0 |        0 |
[02/18 09:40:43  12710] ===========================================================================================================================
[02/18 09:40:43  12710] TOTAL       |     0 |    243 |     83 |     160 |        0 |                0 |      0 |          0 |        0 |        0 |
[02/18 09:40:43  12710] ===========================================================================================================================
[02/18 09:40:43  12710] checkPinAssignment : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1818.6M).
