

================================================================
== Synthesis Summary Report of 'fir_filter'
================================================================
+ General Information: 
    * Date:           Sat Sep 27 19:03:48 2025
    * Version:        2025.1 (Build 6135595 on May 21 2025)
    * Project:        filter
    * Solution:       hls (Vivado IP Flow Target)
    * Product family: artix7
    * Target device:  xc7a35t-cpg236-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----+-----------+-----------+-----+
    |                 Modules                | Issue|      |       Latency       | Iteration|         | Trip |          |      |    |           |           |     |
    |                 & Loops                | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM | DSP|     FF    |    LUT    | URAM|
    +----------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----+-----------+-----------+-----+
    |+ fir_filter                            |     -|  0.44|      285|  2.850e+03|         -|      286|     -|        no|     -|   -|  3087 (7%)|  1430 (6%)|    -|
    | + fir_filter_Pipeline_VITIS_LOOP_13_1  |     -|  2.22|       18|    180.000|         -|       17|     -|    rewind|     -|   -|    7 (~0%)|   54 (~0%)|    -|
    |  o VITIS_LOOP_13_1                     |     -|  7.30|       16|    160.000|         1|        1|    16|       yes|     -|   -|          -|          -|    -|
    | + fir_filter_Pipeline_VITIS_LOOP_18_2  |     -|  0.44|      263|  2.630e+03|         -|      257|     -|    rewind|     -|   -|  2593 (6%)|  1216 (5%)|    -|
    |  o VITIS_LOOP_18_2                     |     -|  7.30|      261|  2.610e+03|         7|        1|   256|       yes|     -|   -|          -|          -|    -|
    +----------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+----------------+-----------+----------+
| Port           | Direction | Bitwidth |
+----------------+-----------+----------+
| in_r_address0  | out       | 8        |
| in_r_q0        | in        | 32       |
| out_r_address0 | out       | 8        |
| out_r_d0       | out       | 32       |
+----------------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| in       | in        | int*     |
| out      | out       | int*     |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+----------------+---------+----------+
| Argument | HW Interface   | HW Type | HW Usage |
+----------+----------------+---------+----------+
| in       | in_r_address0  | port    | offset   |
| in       | in_r_ce0       | port    |          |
| in       | in_r_q0        | port    |          |
| out      | out_r_address0 | port    | offset   |
| out      | out_r_ce0      | port    |          |
| out      | out_r_we0      | port    |          |
| out      | out_r_d0       | port    |          |
+----------+----------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+----------------------------------------+-----+--------+-----------+-------+--------+---------+
| Name                                   | DSP | Pragma | Variable  | Op    | Impl   | Latency |
+----------------------------------------+-----+--------+-----------+-------+--------+---------+
| + fir_filter                           | 0   |        |           |       |        |         |
|  + fir_filter_Pipeline_VITIS_LOOP_13_1 | 0   |        |           |       |        |         |
|    icmp_ln13_fu_96_p2                  |     |        | icmp_ln13 | seteq | auto   | 0       |
|    add_ln13_fu_102_p2                  |     |        | add_ln13  | add   | fabric | 0       |
|  + fir_filter_Pipeline_VITIS_LOOP_18_2 | 0   |        |           |       |        |         |
|    icmp_ln18_fu_478_p2                 |     |        | icmp_ln18 | seteq | auto   | 0       |
|    add_ln18_fu_484_p2                  |     |        | add_ln18  | add   | fabric | 0       |
|    tmp_fu_629_p2                       |     |        | tmp       | add   | fabric | 0       |
|    tmp3017_fu_639_p2                   |     |        | tmp3017   | add   | fabric | 0       |
|    tmp32_fu_542_p2                     |     |        | tmp32     | add   | fabric | 0       |
|    mul_32s_3s_32_2_1_U16               |     |        | tmp33     | mul   | auto   | 1       |
|    tmp3415_fu_650_p2                   |     |        | tmp3415   | sub   | fabric | 0       |
|    add_ln29_fu_664_p2                  |     |        | add_ln29  | add   | fabric | 0       |
+----------------------------------------+-----+--------+-----------+-------+--------+---------+


================================================================
== Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
  No pragmas found

