module divider_4(
    input sys_clk,
    input sys_rst_n,

    output reg out_clk
);

reg [1:0] cnt;

//å››åˆ†é¢?,ä¸¤ä¸ªå‘¨æœŸä¸?ç¿»è½¬ï¼Œè®¡æ•?0, 1ï¼Œåˆ°1
always @(posedge sys_clk or negedge sys_rst_n) begin
    if(!sys_rst_n)
        cnt <= 2'd0;
    else if(cnt == 2'd1)
        cnt <= 2'd0;
    else
        cnt <= cnt + 2'd1;    
end

always @(posedge sys_clk or negedge sys_rst_n) begin
    if(!sys_rst_n)
        out_clk <= 1'b0;
    else if(cnt == 2'd1)
        out_clk <= ~out_clk;
end

endmodule