{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1764319097543 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1764319097559 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 28 02:38:17 2025 " "Processing started: Fri Nov 28 02:38:17 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1764319097559 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764319097559 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off parallel_fpga -c parallel_fpga " "Command: quartus_map --read_settings_files=on --write_settings_files=off parallel_fpga -c parallel_fpga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764319097559 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1764319099498 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1764319099499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dsa_jtag_system/synthesis/dsa_jtag_system.v 1 1 " "Found 1 design units, including 1 entities, in source file dsa_jtag_system/synthesis/dsa_jtag_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 dsa_jtag_system " "Found entity 1: dsa_jtag_system" {  } { { "dsa_jtag_system/synthesis/dsa_jtag_system.v" "" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_jtag_system/synthesis/dsa_jtag_system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764319118253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764319118253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dsa_jtag_system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file dsa_jtag_system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "dsa_jtag_system/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_jtag_system/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764319118268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764319118268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dsa_jtag_system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file dsa_jtag_system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "dsa_jtag_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_jtag_system/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764319118278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764319118278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dsa_jtag_system/synthesis/submodules/dsa_jtag_system_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file dsa_jtag_system/synthesis/submodules/dsa_jtag_system_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 dsa_jtag_system_jtag_uart_sim_scfifo_w " "Found entity 1: dsa_jtag_system_jtag_uart_sim_scfifo_w" {  } { { "dsa_jtag_system/synthesis/submodules/dsa_jtag_system_jtag_uart.v" "" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_jtag_system/synthesis/submodules/dsa_jtag_system_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764319118294 ""} { "Info" "ISGN_ENTITY_NAME" "2 dsa_jtag_system_jtag_uart_scfifo_w " "Found entity 2: dsa_jtag_system_jtag_uart_scfifo_w" {  } { { "dsa_jtag_system/synthesis/submodules/dsa_jtag_system_jtag_uart.v" "" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_jtag_system/synthesis/submodules/dsa_jtag_system_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764319118294 ""} { "Info" "ISGN_ENTITY_NAME" "3 dsa_jtag_system_jtag_uart_sim_scfifo_r " "Found entity 3: dsa_jtag_system_jtag_uart_sim_scfifo_r" {  } { { "dsa_jtag_system/synthesis/submodules/dsa_jtag_system_jtag_uart.v" "" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_jtag_system/synthesis/submodules/dsa_jtag_system_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764319118294 ""} { "Info" "ISGN_ENTITY_NAME" "4 dsa_jtag_system_jtag_uart_scfifo_r " "Found entity 4: dsa_jtag_system_jtag_uart_scfifo_r" {  } { { "dsa_jtag_system/synthesis/submodules/dsa_jtag_system_jtag_uart.v" "" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_jtag_system/synthesis/submodules/dsa_jtag_system_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764319118294 ""} { "Info" "ISGN_ENTITY_NAME" "5 dsa_jtag_system_jtag_uart " "Found entity 5: dsa_jtag_system_jtag_uart" {  } { { "dsa_jtag_system/synthesis/submodules/dsa_jtag_system_jtag_uart.v" "" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_jtag_system/synthesis/submodules/dsa_jtag_system_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764319118294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764319118294 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "testbench_fsms.sv " "Can't analyze file -- file testbench_fsms.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1764319118310 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "dsa_datapath.sv(28) " "Verilog HDL information at dsa_datapath.sv(28): always construct contains both blocking and non-blocking assignments" {  } { { "dsa_datapath.sv" "" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_datapath.sv" 28 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1764319118321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dsa_datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file dsa_datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dsa_datapath " "Found entity 1: dsa_datapath" {  } { { "dsa_datapath.sv" "" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_datapath.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764319118325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764319118325 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "dsa_datapath_simd.sv(27) " "Verilog HDL information at dsa_datapath_simd.sv(27): always construct contains both blocking and non-blocking assignments" {  } { { "dsa_datapath_simd.sv" "" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_datapath_simd.sv" 27 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1764319118335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dsa_datapath_simd.sv 1 1 " "Found 1 design units, including 1 entities, in source file dsa_datapath_simd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dsa_datapath_simd " "Found entity 1: dsa_datapath_simd" {  } { { "dsa_datapath_simd.sv" "" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_datapath_simd.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764319118338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764319118338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dsa_simd_registers.sv 1 1 " "Found 1 design units, including 1 entities, in source file dsa_simd_registers.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dsa_simd_registers " "Found entity 1: dsa_simd_registers" {  } { { "dsa_simd_registers.sv" "" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_simd_registers.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764319118349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764319118349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dsa_interpolation_tb " "Found entity 1: dsa_interpolation_tb" {  } { { "testbench.sv" "" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/testbench.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764319118360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764319118360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_simd.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_simd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dsa_simd_tb " "Found entity 1: dsa_simd_tb" {  } { { "testbench_simd.sv" "" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/testbench_simd.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764319118373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764319118373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dsa_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file dsa_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dsa_top " "Found entity 1: dsa_top" {  } { { "dsa_top.sv" "" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_top.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764319118387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764319118387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dsa_top_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file dsa_top_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dsa_top_tb " "Found entity 1: dsa_top_tb" {  } { { "dsa_top_tb.sv" "" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_top_tb.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764319118401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764319118401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dsa_pixel_fetch_sequential.sv 1 1 " "Found 1 design units, including 1 entities, in source file dsa_pixel_fetch_sequential.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dsa_pixel_fetch_sequential " "Found entity 1: dsa_pixel_fetch_sequential" {  } { { "dsa_pixel_fetch_sequential.sv" "" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_pixel_fetch_sequential.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764319118418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764319118418 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "dsa_pixel_fetch_simd.sv(123) " "Verilog HDL information at dsa_pixel_fetch_simd.sv(123): always construct contains both blocking and non-blocking assignments" {  } { { "dsa_pixel_fetch_simd.sv" "" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_pixel_fetch_simd.sv" 123 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1764319118429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dsa_pixel_fetch_simd.sv 1 1 " "Found 1 design units, including 1 entities, in source file dsa_pixel_fetch_simd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dsa_pixel_fetch_simd " "Found entity 1: dsa_pixel_fetch_simd" {  } { { "dsa_pixel_fetch_simd.sv" "" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_pixel_fetch_simd.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764319118434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764319118434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dsa_pixel_fetch_unified.sv 1 1 " "Found 1 design units, including 1 entities, in source file dsa_pixel_fetch_unified.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dsa_pixel_fetch_unified " "Found entity 1: dsa_pixel_fetch_unified" {  } { { "dsa_pixel_fetch_unified.sv" "" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_pixel_fetch_unified.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764319118450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764319118450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dsa_control_fsm_simd.sv 1 1 " "Found 1 design units, including 1 entities, in source file dsa_control_fsm_simd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dsa_control_fsm_simd " "Found entity 1: dsa_control_fsm_simd" {  } { { "dsa_control_fsm_simd.sv" "" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_control_fsm_simd.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764319118466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764319118466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dsa_control_fsm_sequential.sv 1 1 " "Found 1 design units, including 1 entities, in source file dsa_control_fsm_sequential.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dsa_control_fsm_sequential " "Found entity 1: dsa_control_fsm_sequential" {  } { { "dsa_control_fsm_sequential.sv" "" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_control_fsm_sequential.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764319118479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764319118479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dsa_mem_banked.sv 1 1 " "Found 1 design units, including 1 entities, in source file dsa_mem_banked.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dsa_mem_banked " "Found entity 1: dsa_mem_banked" {  } { { "dsa_mem_banked.sv" "" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_mem_banked.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764319118492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764319118492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dsa_jtag_interface.sv 1 1 " "Found 1 design units, including 1 entities, in source file dsa_jtag_interface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dsa_jtag_interface " "Found entity 1: dsa_jtag_interface" {  } { { "dsa_jtag_interface.sv" "" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_jtag_interface.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764319118506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764319118506 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CMD_NOP cmd_nop dsa_jtag_interface_tb.sv(51) " "Verilog HDL Declaration information at dsa_jtag_interface_tb.sv(51): object \"CMD_NOP\" differs only in case from object \"cmd_nop\" in the same scope" {  } { { "dsa_jtag_interface_tb.sv" "" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_jtag_interface_tb.sv" 51 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764319118520 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CMD_SET_WIDTH cmd_set_width dsa_jtag_interface_tb.sv(52) " "Verilog HDL Declaration information at dsa_jtag_interface_tb.sv(52): object \"CMD_SET_WIDTH\" differs only in case from object \"cmd_set_width\" in the same scope" {  } { { "dsa_jtag_interface_tb.sv" "" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_jtag_interface_tb.sv" 52 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764319118521 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CMD_SET_HEIGHT cmd_set_height dsa_jtag_interface_tb.sv(53) " "Verilog HDL Declaration information at dsa_jtag_interface_tb.sv(53): object \"CMD_SET_HEIGHT\" differs only in case from object \"cmd_set_height\" in the same scope" {  } { { "dsa_jtag_interface_tb.sv" "" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_jtag_interface_tb.sv" 53 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764319118522 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CMD_SET_SCALE cmd_set_scale dsa_jtag_interface_tb.sv(54) " "Verilog HDL Declaration information at dsa_jtag_interface_tb.sv(54): object \"CMD_SET_SCALE\" differs only in case from object \"cmd_set_scale\" in the same scope" {  } { { "dsa_jtag_interface_tb.sv" "" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_jtag_interface_tb.sv" 54 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764319118522 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CMD_SET_MODE cmd_set_mode dsa_jtag_interface_tb.sv(55) " "Verilog HDL Declaration information at dsa_jtag_interface_tb.sv(55): object \"CMD_SET_MODE\" differs only in case from object \"cmd_set_mode\" in the same scope" {  } { { "dsa_jtag_interface_tb.sv" "" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_jtag_interface_tb.sv" 55 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764319118522 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CMD_START cmd_start dsa_jtag_interface_tb.sv(56) " "Verilog HDL Declaration information at dsa_jtag_interface_tb.sv(56): object \"CMD_START\" differs only in case from object \"cmd_start\" in the same scope" {  } { { "dsa_jtag_interface_tb.sv" "" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_jtag_interface_tb.sv" 56 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764319118522 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CMD_GET_STATUS cmd_get_status dsa_jtag_interface_tb.sv(57) " "Verilog HDL Declaration information at dsa_jtag_interface_tb.sv(57): object \"CMD_GET_STATUS\" differs only in case from object \"cmd_get_status\" in the same scope" {  } { { "dsa_jtag_interface_tb.sv" "" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_jtag_interface_tb.sv" 57 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764319118522 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CMD_GET_PROGRESS cmd_get_progress dsa_jtag_interface_tb.sv(58) " "Verilog HDL Declaration information at dsa_jtag_interface_tb.sv(58): object \"CMD_GET_PROGRESS\" differs only in case from object \"cmd_get_progress\" in the same scope" {  } { { "dsa_jtag_interface_tb.sv" "" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_jtag_interface_tb.sv" 58 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764319118522 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CMD_GET_METRICS cmd_get_metrics dsa_jtag_interface_tb.sv(59) " "Verilog HDL Declaration information at dsa_jtag_interface_tb.sv(59): object \"CMD_GET_METRICS\" differs only in case from object \"cmd_get_metrics\" in the same scope" {  } { { "dsa_jtag_interface_tb.sv" "" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_jtag_interface_tb.sv" 59 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764319118523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dsa_jtag_interface_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file dsa_jtag_interface_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dsa_jtag_interface_tb " "Found entity 1: dsa_jtag_interface_tb" {  } { { "dsa_jtag_interface_tb.sv" "" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_jtag_interface_tb.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764319118529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764319118529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dsa_de1soc_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file dsa_de1soc_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dsa_de1soc_top " "Found entity 1: dsa_de1soc_top" {  } { { "dsa_de1soc_top.sv" "" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_de1soc_top.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764319118541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764319118541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_avalon_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file jtag_avalon_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 jtag_avalon_adapter " "Found entity 1: jtag_avalon_adapter" {  } { { "jtag_avalon_adapter.sv" "" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/jtag_avalon_adapter.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764319118557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764319118557 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "dsa_de1soc_top " "Elaborating entity \"dsa_de1soc_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1764319118804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dsa_jtag_system dsa_jtag_system:u_jtag_uart " "Elaborating entity \"dsa_jtag_system\" for hierarchy \"dsa_jtag_system:u_jtag_uart\"" {  } { { "dsa_de1soc_top.sv" "u_jtag_uart" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_de1soc_top.sv" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764319118891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dsa_jtag_system_jtag_uart dsa_jtag_system:u_jtag_uart\|dsa_jtag_system_jtag_uart:jtag_uart " "Elaborating entity \"dsa_jtag_system_jtag_uart\" for hierarchy \"dsa_jtag_system:u_jtag_uart\|dsa_jtag_system_jtag_uart:jtag_uart\"" {  } { { "dsa_jtag_system/synthesis/dsa_jtag_system.v" "jtag_uart" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_jtag_system/synthesis/dsa_jtag_system.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764319118917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dsa_jtag_system_jtag_uart_scfifo_w dsa_jtag_system:u_jtag_uart\|dsa_jtag_system_jtag_uart:jtag_uart\|dsa_jtag_system_jtag_uart_scfifo_w:the_dsa_jtag_system_jtag_uart_scfifo_w " "Elaborating entity \"dsa_jtag_system_jtag_uart_scfifo_w\" for hierarchy \"dsa_jtag_system:u_jtag_uart\|dsa_jtag_system_jtag_uart:jtag_uart\|dsa_jtag_system_jtag_uart_scfifo_w:the_dsa_jtag_system_jtag_uart_scfifo_w\"" {  } { { "dsa_jtag_system/synthesis/submodules/dsa_jtag_system_jtag_uart.v" "the_dsa_jtag_system_jtag_uart_scfifo_w" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_jtag_system/synthesis/submodules/dsa_jtag_system_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764319118950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo dsa_jtag_system:u_jtag_uart\|dsa_jtag_system_jtag_uart:jtag_uart\|dsa_jtag_system_jtag_uart_scfifo_w:the_dsa_jtag_system_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"dsa_jtag_system:u_jtag_uart\|dsa_jtag_system_jtag_uart:jtag_uart\|dsa_jtag_system_jtag_uart_scfifo_w:the_dsa_jtag_system_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "dsa_jtag_system/synthesis/submodules/dsa_jtag_system_jtag_uart.v" "wfifo" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_jtag_system/synthesis/submodules/dsa_jtag_system_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764319119483 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dsa_jtag_system:u_jtag_uart\|dsa_jtag_system_jtag_uart:jtag_uart\|dsa_jtag_system_jtag_uart_scfifo_w:the_dsa_jtag_system_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"dsa_jtag_system:u_jtag_uart\|dsa_jtag_system_jtag_uart:jtag_uart\|dsa_jtag_system_jtag_uart_scfifo_w:the_dsa_jtag_system_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "dsa_jtag_system/synthesis/submodules/dsa_jtag_system_jtag_uart.v" "" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_jtag_system/synthesis/submodules/dsa_jtag_system_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764319119503 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dsa_jtag_system:u_jtag_uart\|dsa_jtag_system_jtag_uart:jtag_uart\|dsa_jtag_system_jtag_uart_scfifo_w:the_dsa_jtag_system_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"dsa_jtag_system:u_jtag_uart\|dsa_jtag_system_jtag_uart:jtag_uart\|dsa_jtag_system_jtag_uart_scfifo_w:the_dsa_jtag_system_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764319119506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764319119506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764319119506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764319119506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764319119506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764319119506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764319119506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764319119506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764319119506 ""}  } { { "dsa_jtag_system/synthesis/submodules/dsa_jtag_system_jtag_uart.v" "" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_jtag_system/synthesis/submodules/dsa_jtag_system_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1764319119506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/db/scfifo_3291.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764319119642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764319119642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 dsa_jtag_system:u_jtag_uart\|dsa_jtag_system_jtag_uart:jtag_uart\|dsa_jtag_system_jtag_uart_scfifo_w:the_dsa_jtag_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"dsa_jtag_system:u_jtag_uart\|dsa_jtag_system_jtag_uart:jtag_uart\|dsa_jtag_system_jtag_uart_scfifo_w:the_dsa_jtag_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764319119646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/db/a_dpfifo_5771.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764319119704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764319119704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 dsa_jtag_system:u_jtag_uart\|dsa_jtag_system_jtag_uart:jtag_uart\|dsa_jtag_system_jtag_uart_scfifo_w:the_dsa_jtag_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"dsa_jtag_system:u_jtag_uart\|dsa_jtag_system_jtag_uart:jtag_uart\|dsa_jtag_system_jtag_uart_scfifo_w:the_dsa_jtag_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/db/scfifo_3291.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764319119708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764319119774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764319119774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf dsa_jtag_system:u_jtag_uart\|dsa_jtag_system_jtag_uart:jtag_uart\|dsa_jtag_system_jtag_uart_scfifo_w:the_dsa_jtag_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"dsa_jtag_system:u_jtag_uart\|dsa_jtag_system_jtag_uart:jtag_uart\|dsa_jtag_system_jtag_uart_scfifo_w:the_dsa_jtag_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/db/a_dpfifo_5771.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764319119780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/db/cntr_vg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764319119897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764319119897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 dsa_jtag_system:u_jtag_uart\|dsa_jtag_system_jtag_uart:jtag_uart\|dsa_jtag_system_jtag_uart_scfifo_w:the_dsa_jtag_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"dsa_jtag_system:u_jtag_uart\|dsa_jtag_system_jtag_uart:jtag_uart\|dsa_jtag_system_jtag_uart_scfifo_w:the_dsa_jtag_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764319119897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/db/altsyncram_7pu1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764319120055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764319120055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 dsa_jtag_system:u_jtag_uart\|dsa_jtag_system_jtag_uart:jtag_uart\|dsa_jtag_system_jtag_uart_scfifo_w:the_dsa_jtag_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"dsa_jtag_system:u_jtag_uart\|dsa_jtag_system_jtag_uart:jtag_uart\|dsa_jtag_system_jtag_uart_scfifo_w:the_dsa_jtag_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764319120071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/db/cntr_jgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764319120201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764319120201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb dsa_jtag_system:u_jtag_uart\|dsa_jtag_system_jtag_uart:jtag_uart\|dsa_jtag_system_jtag_uart_scfifo_w:the_dsa_jtag_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"dsa_jtag_system:u_jtag_uart\|dsa_jtag_system_jtag_uart:jtag_uart\|dsa_jtag_system_jtag_uart_scfifo_w:the_dsa_jtag_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764319120207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dsa_jtag_system_jtag_uart_scfifo_r dsa_jtag_system:u_jtag_uart\|dsa_jtag_system_jtag_uart:jtag_uart\|dsa_jtag_system_jtag_uart_scfifo_r:the_dsa_jtag_system_jtag_uart_scfifo_r " "Elaborating entity \"dsa_jtag_system_jtag_uart_scfifo_r\" for hierarchy \"dsa_jtag_system:u_jtag_uart\|dsa_jtag_system_jtag_uart:jtag_uart\|dsa_jtag_system_jtag_uart_scfifo_r:the_dsa_jtag_system_jtag_uart_scfifo_r\"" {  } { { "dsa_jtag_system/synthesis/submodules/dsa_jtag_system_jtag_uart.v" "the_dsa_jtag_system_jtag_uart_scfifo_r" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_jtag_system/synthesis/submodules/dsa_jtag_system_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764319120244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic dsa_jtag_system:u_jtag_uart\|dsa_jtag_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:dsa_jtag_system_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"dsa_jtag_system:u_jtag_uart\|dsa_jtag_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:dsa_jtag_system_jtag_uart_alt_jtag_atlantic\"" {  } { { "dsa_jtag_system/synthesis/submodules/dsa_jtag_system_jtag_uart.v" "dsa_jtag_system_jtag_uart_alt_jtag_atlantic" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_jtag_system/synthesis/submodules/dsa_jtag_system_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764319120911 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dsa_jtag_system:u_jtag_uart\|dsa_jtag_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:dsa_jtag_system_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"dsa_jtag_system:u_jtag_uart\|dsa_jtag_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:dsa_jtag_system_jtag_uart_alt_jtag_atlantic\"" {  } { { "dsa_jtag_system/synthesis/submodules/dsa_jtag_system_jtag_uart.v" "" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_jtag_system/synthesis/submodules/dsa_jtag_system_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764319120961 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dsa_jtag_system:u_jtag_uart\|dsa_jtag_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:dsa_jtag_system_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"dsa_jtag_system:u_jtag_uart\|dsa_jtag_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:dsa_jtag_system_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764319120961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764319120961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764319120961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764319120961 ""}  } { { "dsa_jtag_system/synthesis/submodules/dsa_jtag_system_jtag_uart.v" "" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_jtag_system/synthesis/submodules/dsa_jtag_system_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1764319120961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter dsa_jtag_system:u_jtag_uart\|dsa_jtag_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:dsa_jtag_system_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"dsa_jtag_system:u_jtag_uart\|dsa_jtag_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:dsa_jtag_system_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764319122274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl dsa_jtag_system:u_jtag_uart\|dsa_jtag_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:dsa_jtag_system_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"dsa_jtag_system:u_jtag_uart\|dsa_jtag_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:dsa_jtag_system_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764319122546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller dsa_jtag_system:u_jtag_uart\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"dsa_jtag_system:u_jtag_uart\|altera_reset_controller:rst_controller\"" {  } { { "dsa_jtag_system/synthesis/dsa_jtag_system.v" "rst_controller" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_jtag_system/synthesis/dsa_jtag_system.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764319122652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer dsa_jtag_system:u_jtag_uart\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"dsa_jtag_system:u_jtag_uart\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "dsa_jtag_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_jtag_system/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764319122673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer dsa_jtag_system:u_jtag_uart\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"dsa_jtag_system:u_jtag_uart\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "dsa_jtag_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_jtag_system/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764319122694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_avalon_adapter jtag_avalon_adapter:u_adapter " "Elaborating entity \"jtag_avalon_adapter\" for hierarchy \"jtag_avalon_adapter:u_adapter\"" {  } { { "dsa_de1soc_top.sv" "u_adapter" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_de1soc_top.sv" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764319122716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dsa_jtag_interface dsa_jtag_interface:u_jtag_if " "Elaborating entity \"dsa_jtag_interface\" for hierarchy \"dsa_jtag_interface:u_jtag_if\"" {  } { { "dsa_de1soc_top.sv" "u_jtag_if" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_de1soc_top.sv" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764319122747 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_reg_3 dsa_jtag_interface.sv(90) " "Verilog HDL or VHDL warning at dsa_jtag_interface.sv(90): object \"data_reg_3\" assigned a value but never read" {  } { { "dsa_jtag_interface.sv" "" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_jtag_interface.sv" 90 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764319122749 "|dsa_de1soc_top|dsa_jtag_interface:u_jtag_if"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "burst_count dsa_jtag_interface.sv(91) " "Verilog HDL or VHDL warning at dsa_jtag_interface.sv(91): object \"burst_count\" assigned a value but never read" {  } { { "dsa_jtag_interface.sv" "" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_jtag_interface.sv" 91 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764319122750 "|dsa_de1soc_top|dsa_jtag_interface:u_jtag_if"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "response_buffer_0 dsa_jtag_interface.sv(102) " "Verilog HDL or VHDL warning at dsa_jtag_interface.sv(102): object \"response_buffer_0\" assigned a value but never read" {  } { { "dsa_jtag_interface.sv" "" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_jtag_interface.sv" 102 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764319122750 "|dsa_de1soc_top|dsa_jtag_interface:u_jtag_if"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "response_buffer_1 dsa_jtag_interface.sv(102) " "Verilog HDL or VHDL warning at dsa_jtag_interface.sv(102): object \"response_buffer_1\" assigned a value but never read" {  } { { "dsa_jtag_interface.sv" "" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_jtag_interface.sv" 102 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764319122750 "|dsa_de1soc_top|dsa_jtag_interface:u_jtag_if"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "response_buffer_2 dsa_jtag_interface.sv(102) " "Verilog HDL or VHDL warning at dsa_jtag_interface.sv(102): object \"response_buffer_2\" assigned a value but never read" {  } { { "dsa_jtag_interface.sv" "" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_jtag_interface.sv" 102 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764319122750 "|dsa_de1soc_top|dsa_jtag_interface:u_jtag_if"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "response_buffer_3 dsa_jtag_interface.sv(102) " "Verilog HDL or VHDL warning at dsa_jtag_interface.sv(102): object \"response_buffer_3\" assigned a value but never read" {  } { { "dsa_jtag_interface.sv" "" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_jtag_interface.sv" 102 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764319122750 "|dsa_de1soc_top|dsa_jtag_interface:u_jtag_if"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "response_buffer_4 dsa_jtag_interface.sv(103) " "Verilog HDL or VHDL warning at dsa_jtag_interface.sv(103): object \"response_buffer_4\" assigned a value but never read" {  } { { "dsa_jtag_interface.sv" "" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_jtag_interface.sv" 103 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764319122750 "|dsa_de1soc_top|dsa_jtag_interface:u_jtag_if"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "response_buffer_5 dsa_jtag_interface.sv(103) " "Verilog HDL or VHDL warning at dsa_jtag_interface.sv(103): object \"response_buffer_5\" assigned a value but never read" {  } { { "dsa_jtag_interface.sv" "" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_jtag_interface.sv" 103 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764319122750 "|dsa_de1soc_top|dsa_jtag_interface:u_jtag_if"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "response_buffer_6 dsa_jtag_interface.sv(103) " "Verilog HDL or VHDL warning at dsa_jtag_interface.sv(103): object \"response_buffer_6\" assigned a value but never read" {  } { { "dsa_jtag_interface.sv" "" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_jtag_interface.sv" 103 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764319122750 "|dsa_de1soc_top|dsa_jtag_interface:u_jtag_if"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "response_buffer_7 dsa_jtag_interface.sv(103) " "Verilog HDL or VHDL warning at dsa_jtag_interface.sv(103): object \"response_buffer_7\" assigned a value but never read" {  } { { "dsa_jtag_interface.sv" "" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_jtag_interface.sv" 103 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764319122751 "|dsa_de1soc_top|dsa_jtag_interface:u_jtag_if"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "response_buffer_8 dsa_jtag_interface.sv(104) " "Verilog HDL or VHDL warning at dsa_jtag_interface.sv(104): object \"response_buffer_8\" assigned a value but never read" {  } { { "dsa_jtag_interface.sv" "" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_jtag_interface.sv" 104 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764319122751 "|dsa_de1soc_top|dsa_jtag_interface:u_jtag_if"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "response_buffer_9 dsa_jtag_interface.sv(104) " "Verilog HDL or VHDL warning at dsa_jtag_interface.sv(104): object \"response_buffer_9\" assigned a value but never read" {  } { { "dsa_jtag_interface.sv" "" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_jtag_interface.sv" 104 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764319122751 "|dsa_de1soc_top|dsa_jtag_interface:u_jtag_if"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "response_buffer_10 dsa_jtag_interface.sv(104) " "Verilog HDL or VHDL warning at dsa_jtag_interface.sv(104): object \"response_buffer_10\" assigned a value but never read" {  } { { "dsa_jtag_interface.sv" "" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_jtag_interface.sv" 104 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764319122751 "|dsa_de1soc_top|dsa_jtag_interface:u_jtag_if"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "response_buffer_11 dsa_jtag_interface.sv(104) " "Verilog HDL or VHDL warning at dsa_jtag_interface.sv(104): object \"response_buffer_11\" assigned a value but never read" {  } { { "dsa_jtag_interface.sv" "" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_jtag_interface.sv" 104 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764319122751 "|dsa_de1soc_top|dsa_jtag_interface:u_jtag_if"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "response_buffer_12 dsa_jtag_interface.sv(105) " "Verilog HDL or VHDL warning at dsa_jtag_interface.sv(105): object \"response_buffer_12\" assigned a value but never read" {  } { { "dsa_jtag_interface.sv" "" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_jtag_interface.sv" 105 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764319122751 "|dsa_de1soc_top|dsa_jtag_interface:u_jtag_if"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 dsa_jtag_interface.sv(372) " "Verilog HDL assignment warning at dsa_jtag_interface.sv(372): truncated value with size 32 to match size of target (18)" {  } { { "dsa_jtag_interface.sv" "" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_jtag_interface.sv" 372 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764319122762 "|dsa_de1soc_top|dsa_jtag_interface:u_jtag_if"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 dsa_jtag_interface.sv(397) " "Verilog HDL assignment warning at dsa_jtag_interface.sv(397): truncated value with size 32 to match size of target (18)" {  } { { "dsa_jtag_interface.sv" "" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_jtag_interface.sv" 397 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764319122779 "|dsa_de1soc_top|dsa_jtag_interface:u_jtag_if"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 dsa_jtag_interface.sv(407) " "Verilog HDL assignment warning at dsa_jtag_interface.sv(407): truncated value with size 32 to match size of target (4)" {  } { { "dsa_jtag_interface.sv" "" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_jtag_interface.sv" 407 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764319122780 "|dsa_de1soc_top|dsa_jtag_interface:u_jtag_if"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 dsa_jtag_interface.sv(421) " "Verilog HDL assignment warning at dsa_jtag_interface.sv(421): truncated value with size 32 to match size of target (18)" {  } { { "dsa_jtag_interface.sv" "" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_jtag_interface.sv" 421 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764319122780 "|dsa_de1soc_top|dsa_jtag_interface:u_jtag_if"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 dsa_jtag_interface.sv(439) " "Verilog HDL assignment warning at dsa_jtag_interface.sv(439): truncated value with size 32 to match size of target (18)" {  } { { "dsa_jtag_interface.sv" "" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_jtag_interface.sv" 439 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764319122781 "|dsa_de1soc_top|dsa_jtag_interface:u_jtag_if"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dsa_top dsa_top:u_dsa " "Elaborating entity \"dsa_top\" for hierarchy \"dsa_top:u_dsa\"" {  } { { "dsa_de1soc_top.sv" "u_dsa" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_de1soc_top.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764319122934 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "active_write_enable dsa_top.sv(78) " "Verilog HDL or VHDL warning at dsa_top.sv(78): object \"active_write_enable\" assigned a value but never read" {  } { { "dsa_top.sv" "" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_top.sv" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764319122936 "|dsa_de1soc_top|dsa_top:u_dsa"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 dsa_top.sv(38) " "Verilog HDL assignment warning at dsa_top.sv(38): truncated value with size 32 to match size of target (16)" {  } { { "dsa_top.sv" "" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_top.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764319122938 "|dsa_de1soc_top|dsa_top:u_dsa"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 dsa_top.sv(39) " "Verilog HDL assignment warning at dsa_top.sv(39): truncated value with size 32 to match size of target (16)" {  } { { "dsa_top.sv" "" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_top.sv" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764319122938 "|dsa_de1soc_top|dsa_top:u_dsa"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "flops_count dsa_top.sv(245) " "Verilog HDL Always Construct warning at dsa_top.sv(245): inferring latch(es) for variable \"flops_count\", which holds its previous value in one or more paths through the always construct" {  } { { "dsa_top.sv" "" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_top.sv" 245 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1764319122945 "|dsa_de1soc_top|dsa_top:u_dsa"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flops_count\[0\] dsa_top.sv(245) " "Inferred latch for \"flops_count\[0\]\" at dsa_top.sv(245)" {  } { { "dsa_top.sv" "" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_top.sv" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764319122961 "|dsa_de1soc_top|dsa_top:u_dsa"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flops_count\[1\] dsa_top.sv(245) " "Inferred latch for \"flops_count\[1\]\" at dsa_top.sv(245)" {  } { { "dsa_top.sv" "" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_top.sv" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764319122962 "|dsa_de1soc_top|dsa_top:u_dsa"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flops_count\[2\] dsa_top.sv(245) " "Inferred latch for \"flops_count\[2\]\" at dsa_top.sv(245)" {  } { { "dsa_top.sv" "" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_top.sv" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764319122962 "|dsa_de1soc_top|dsa_top:u_dsa"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dsa_control_fsm_sequential dsa_top:u_dsa\|dsa_control_fsm_sequential:fsm_seq " "Elaborating entity \"dsa_control_fsm_sequential\" for hierarchy \"dsa_top:u_dsa\|dsa_control_fsm_sequential:fsm_seq\"" {  } { { "dsa_top.sv" "fsm_seq" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_top.sv" 338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764319123011 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "dsa_control_fsm_sequential.sv(77) " "Verilog HDL Case Statement information at dsa_control_fsm_sequential.sv(77): all case item expressions in this case statement are onehot" {  } { { "dsa_control_fsm_sequential.sv" "" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_control_fsm_sequential.sv" 77 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1764319123014 "|dsa_de1soc_top|dsa_top:u_dsa|dsa_control_fsm_sequential:fsm_seq"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dsa_control_fsm_simd dsa_top:u_dsa\|dsa_control_fsm_simd:fsm_simd " "Elaborating entity \"dsa_control_fsm_simd\" for hierarchy \"dsa_top:u_dsa\|dsa_control_fsm_simd:fsm_simd\"" {  } { { "dsa_top.sv" "fsm_simd" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_top.sv" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764319123056 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 dsa_control_fsm_simd.sv(78) " "Verilog HDL assignment warning at dsa_control_fsm_simd.sv(78): truncated value with size 32 to match size of target (16)" {  } { { "dsa_control_fsm_simd.sv" "" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_control_fsm_simd.sv" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764319123059 "|dsa_de1soc_top|dsa_top:u_dsa|dsa_control_fsm_simd:fsm_simd"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "dsa_control_fsm_simd.sv(65) " "Verilog HDL Case Statement information at dsa_control_fsm_simd.sv(65): all case item expressions in this case statement are onehot" {  } { { "dsa_control_fsm_simd.sv" "" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_control_fsm_simd.sv" 65 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1764319123060 "|dsa_de1soc_top|dsa_top:u_dsa|dsa_control_fsm_simd:fsm_simd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dsa_pixel_fetch_unified dsa_top:u_dsa\|dsa_pixel_fetch_unified:fetch_unit " "Elaborating entity \"dsa_pixel_fetch_unified\" for hierarchy \"dsa_top:u_dsa\|dsa_pixel_fetch_unified:fetch_unit\"" {  } { { "dsa_top.sv" "fetch_unit" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_top.sv" 418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764319123097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dsa_pixel_fetch_sequential dsa_top:u_dsa\|dsa_pixel_fetch_unified:fetch_unit\|dsa_pixel_fetch_sequential:seq_fetch " "Elaborating entity \"dsa_pixel_fetch_sequential\" for hierarchy \"dsa_top:u_dsa\|dsa_pixel_fetch_unified:fetch_unit\|dsa_pixel_fetch_sequential:seq_fetch\"" {  } { { "dsa_pixel_fetch_unified.sv" "seq_fetch" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_pixel_fetch_unified.sv" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764319123132 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "img_height_r dsa_pixel_fetch_sequential.sv(49) " "Verilog HDL or VHDL warning at dsa_pixel_fetch_sequential.sv(49): object \"img_height_r\" assigned a value but never read" {  } { { "dsa_pixel_fetch_sequential.sv" "" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_pixel_fetch_sequential.sv" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764319123134 "|dsa_de1soc_top|dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_sequential:seq_fetch"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 dsa_pixel_fetch_sequential.sv(99) " "Verilog HDL assignment warning at dsa_pixel_fetch_sequential.sv(99): truncated value with size 32 to match size of target (18)" {  } { { "dsa_pixel_fetch_sequential.sv" "" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_pixel_fetch_sequential.sv" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764319123135 "|dsa_de1soc_top|dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_sequential:seq_fetch"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 dsa_pixel_fetch_sequential.sv(100) " "Verilog HDL assignment warning at dsa_pixel_fetch_sequential.sv(100): truncated value with size 32 to match size of target (18)" {  } { { "dsa_pixel_fetch_sequential.sv" "" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_pixel_fetch_sequential.sv" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764319123136 "|dsa_de1soc_top|dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_sequential:seq_fetch"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 dsa_pixel_fetch_sequential.sv(101) " "Verilog HDL assignment warning at dsa_pixel_fetch_sequential.sv(101): truncated value with size 32 to match size of target (18)" {  } { { "dsa_pixel_fetch_sequential.sv" "" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_pixel_fetch_sequential.sv" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764319123136 "|dsa_de1soc_top|dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_sequential:seq_fetch"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "dsa_pixel_fetch_sequential.sv(109) " "Verilog HDL Case Statement information at dsa_pixel_fetch_sequential.sv(109): all case item expressions in this case statement are onehot" {  } { { "dsa_pixel_fetch_sequential.sv" "" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_pixel_fetch_sequential.sv" 109 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1764319123140 "|dsa_de1soc_top|dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_sequential:seq_fetch"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "dsa_pixel_fetch_sequential.sv(126) " "Verilog HDL Case Statement information at dsa_pixel_fetch_sequential.sv(126): all case item expressions in this case statement are onehot" {  } { { "dsa_pixel_fetch_sequential.sv" "" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_pixel_fetch_sequential.sv" 126 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1764319123141 "|dsa_de1soc_top|dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_sequential:seq_fetch"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dsa_pixel_fetch_simd dsa_top:u_dsa\|dsa_pixel_fetch_unified:fetch_unit\|dsa_pixel_fetch_simd:simd_fetch " "Elaborating entity \"dsa_pixel_fetch_simd\" for hierarchy \"dsa_top:u_dsa\|dsa_pixel_fetch_unified:fetch_unit\|dsa_pixel_fetch_simd:simd_fetch\"" {  } { { "dsa_pixel_fetch_unified.sv" "simd_fetch" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_pixel_fetch_unified.sv" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764319123193 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 dsa_pixel_fetch_simd.sv(216) " "Verilog HDL assignment warning at dsa_pixel_fetch_simd.sv(216): truncated value with size 32 to match size of target (5)" {  } { { "dsa_pixel_fetch_simd.sv" "" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_pixel_fetch_simd.sv" 216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764319123205 "|dsa_de1soc_top|dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 dsa_pixel_fetch_simd.sv(224) " "Verilog HDL assignment warning at dsa_pixel_fetch_simd.sv(224): truncated value with size 32 to match size of target (18)" {  } { { "dsa_pixel_fetch_simd.sv" "" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_pixel_fetch_simd.sv" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764319123206 "|dsa_de1soc_top|dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 dsa_pixel_fetch_simd.sv(226) " "Verilog HDL assignment warning at dsa_pixel_fetch_simd.sv(226): truncated value with size 32 to match size of target (18)" {  } { { "dsa_pixel_fetch_simd.sv" "" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_pixel_fetch_simd.sv" 226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764319123206 "|dsa_de1soc_top|dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 dsa_pixel_fetch_simd.sv(231) " "Verilog HDL assignment warning at dsa_pixel_fetch_simd.sv(231): truncated value with size 32 to match size of target (18)" {  } { { "dsa_pixel_fetch_simd.sv" "" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_pixel_fetch_simd.sv" 231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764319123207 "|dsa_de1soc_top|dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 dsa_pixel_fetch_simd.sv(234) " "Verilog HDL assignment warning at dsa_pixel_fetch_simd.sv(234): truncated value with size 32 to match size of target (5)" {  } { { "dsa_pixel_fetch_simd.sv" "" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_pixel_fetch_simd.sv" 234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764319123207 "|dsa_de1soc_top|dsa_top:u_dsa|dsa_pixel_fetch_unified:fetch_unit|dsa_pixel_fetch_simd:simd_fetch"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dsa_mem_banked dsa_top:u_dsa\|dsa_mem_banked:mem_inst " "Elaborating entity \"dsa_mem_banked\" for hierarchy \"dsa_top:u_dsa\|dsa_mem_banked:mem_inst\"" {  } { { "dsa_top.sv" "mem_inst" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_top.sv" 444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764319123390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dsa_datapath dsa_top:u_dsa\|dsa_datapath:dp_seq " "Elaborating entity \"dsa_datapath\" for hierarchy \"dsa_top:u_dsa\|dsa_datapath:dp_seq\"" {  } { { "dsa_top.sv" "dp_seq" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_top.sv" 461 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764319126234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dsa_datapath_simd dsa_top:u_dsa\|dsa_datapath_simd:dp_simd " "Elaborating entity \"dsa_datapath_simd\" for hierarchy \"dsa_top:u_dsa\|dsa_datapath_simd:dp_simd\"" {  } { { "dsa_top.sv" "dp_simd" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_top.sv" 478 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764319126277 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1764319126959 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2025.11.28.02:38:54 Progress: Loading sld7c30a28e/alt_sld_fab_wrapper_hw.tcl " "2025.11.28.02:38:54 Progress: Loading sld7c30a28e/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764319135007 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764319141160 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764319141524 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764319148352 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764319148503 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764319148670 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764319148873 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764319148897 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764319148902 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1764319149716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7c30a28e/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7c30a28e/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld7c30a28e/alt_sld_fab.v" "" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/db/ip/sld7c30a28e/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764319150214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764319150214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7c30a28e/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7c30a28e/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld7c30a28e/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/db/ip/sld7c30a28e/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764319150435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764319150435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7c30a28e/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7c30a28e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld7c30a28e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/db/ip/sld7c30a28e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764319150520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764319150520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7c30a28e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7c30a28e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld7c30a28e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/db/ip/sld7c30a28e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764319150683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764319150683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7c30a28e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld7c30a28e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld7c30a28e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/db/ip/sld7c30a28e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764319150888 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld7c30a28e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/db/ip/sld7c30a28e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764319150888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764319150888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7c30a28e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7c30a28e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld7c30a28e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/db/ip/sld7c30a28e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764319151059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764319151059 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "dsa_top:u_dsa\|dsa_mem_banked:mem_inst\|bank0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"dsa_top:u_dsa\|dsa_mem_banked:mem_inst\|bank0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764319157007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764319157007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 16 " "Parameter WIDTHAD_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764319157007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 65536 " "Parameter NUMWORDS_A set to 65536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764319157007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764319157007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 16 " "Parameter WIDTHAD_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764319157007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 65536 " "Parameter NUMWORDS_B set to 65536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764319157007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764319157007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764319157007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764319157007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764319157007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764319157007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764319157007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764319157007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M10K " "Parameter RAM_BLOCK_TYPE set to M10K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764319157007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764319157007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764319157007 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1764319157007 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "dsa_top:u_dsa\|dsa_mem_banked:mem_inst\|bank1_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"dsa_top:u_dsa\|dsa_mem_banked:mem_inst\|bank1_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764319157007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764319157007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 16 " "Parameter WIDTHAD_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764319157007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 65536 " "Parameter NUMWORDS_A set to 65536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764319157007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764319157007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 16 " "Parameter WIDTHAD_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764319157007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 65536 " "Parameter NUMWORDS_B set to 65536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764319157007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764319157007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764319157007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764319157007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764319157007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764319157007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764319157007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764319157007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M10K " "Parameter RAM_BLOCK_TYPE set to M10K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764319157007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764319157007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764319157007 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1764319157007 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "dsa_top:u_dsa\|dsa_mem_banked:mem_inst\|bank2_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"dsa_top:u_dsa\|dsa_mem_banked:mem_inst\|bank2_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764319157007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764319157007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 16 " "Parameter WIDTHAD_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764319157007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 65536 " "Parameter NUMWORDS_A set to 65536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764319157007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764319157007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 16 " "Parameter WIDTHAD_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764319157007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 65536 " "Parameter NUMWORDS_B set to 65536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764319157007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764319157007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764319157007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764319157007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764319157007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764319157007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764319157007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764319157007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M10K " "Parameter RAM_BLOCK_TYPE set to M10K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764319157007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764319157007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764319157007 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1764319157007 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "dsa_top:u_dsa\|dsa_mem_banked:mem_inst\|bank3_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"dsa_top:u_dsa\|dsa_mem_banked:mem_inst\|bank3_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764319157007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764319157007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 16 " "Parameter WIDTHAD_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764319157007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 65536 " "Parameter NUMWORDS_A set to 65536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764319157007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764319157007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 16 " "Parameter WIDTHAD_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764319157007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 65536 " "Parameter NUMWORDS_B set to 65536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764319157007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764319157007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764319157007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764319157007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764319157007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764319157007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764319157007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764319157007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M10K " "Parameter RAM_BLOCK_TYPE set to M10K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764319157007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764319157007 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764319157007 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1764319157007 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1764319157007 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "dsa_top:u_dsa\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"dsa_top:u_dsa\|Div0\"" {  } { { "dsa_top.sv" "Div0" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_top.sv" 138 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1764319157024 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "dsa_top:u_dsa\|dsa_pixel_fetch_unified:fetch_unit\|dsa_pixel_fetch_simd:simd_fetch\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"dsa_top:u_dsa\|dsa_pixel_fetch_unified:fetch_unit\|dsa_pixel_fetch_simd:simd_fetch\|Div0\"" {  } { { "dsa_pixel_fetch_simd.sv" "Div0" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_pixel_fetch_simd.sv" 73 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1764319157024 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1764319157024 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dsa_top:u_dsa\|dsa_mem_banked:mem_inst\|altsyncram:bank0_rtl_0 " "Elaborated megafunction instantiation \"dsa_top:u_dsa\|dsa_mem_banked:mem_inst\|altsyncram:bank0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764319157256 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dsa_top:u_dsa\|dsa_mem_banked:mem_inst\|altsyncram:bank0_rtl_0 " "Instantiated megafunction \"dsa_top:u_dsa\|dsa_mem_banked:mem_inst\|altsyncram:bank0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764319157257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764319157257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 16 " "Parameter \"WIDTHAD_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764319157257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 65536 " "Parameter \"NUMWORDS_A\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764319157257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764319157257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 16 " "Parameter \"WIDTHAD_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764319157257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 65536 " "Parameter \"NUMWORDS_B\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764319157257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764319157257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764319157257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764319157257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764319157257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764319157257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764319157257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764319157257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE M10K " "Parameter \"RAM_BLOCK_TYPE\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764319157257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764319157257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764319157257 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1764319157257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_h7s1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_h7s1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_h7s1 " "Found entity 1: altsyncram_h7s1" {  } { { "db/altsyncram_h7s1.tdf" "" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/db/altsyncram_h7s1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764319157418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764319157418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dla.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dla.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dla " "Found entity 1: decode_dla" {  } { { "db/decode_dla.tdf" "" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/db/decode_dla.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764319157613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764319157613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tfb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_tfb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tfb " "Found entity 1: mux_tfb" {  } { { "db/mux_tfb.tdf" "" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/db/mux_tfb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764319157748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764319157748 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dsa_top:u_dsa\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"dsa_top:u_dsa\|lpm_divide:Div0\"" {  } { { "dsa_top.sv" "" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_top.sv" 138 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764319158139 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dsa_top:u_dsa\|lpm_divide:Div0 " "Instantiated megafunction \"dsa_top:u_dsa\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 17 " "Parameter \"LPM_WIDTHN\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764319158140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764319158140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764319158140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764319158140 ""}  } { { "dsa_top.sv" "" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_top.sv" 138 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1764319158140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_pbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_pbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_pbm " "Found entity 1: lpm_divide_pbm" {  } { { "db/lpm_divide_pbm.tdf" "" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/db/lpm_divide_pbm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764319158264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764319158264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_vlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_vlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_vlh " "Found entity 1: sign_div_unsign_vlh" {  } { { "db/sign_div_unsign_vlh.tdf" "" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/db/sign_div_unsign_vlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764319158343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764319158343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_40f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_40f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_40f " "Found entity 1: alt_u_div_40f" {  } { { "db/alt_u_div_40f.tdf" "" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/db/alt_u_div_40f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764319158434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764319158434 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1764319159328 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] VCC " "Pin \"HEX4\[0\]\" is stuck at VCC" {  } { { "dsa_de1soc_top.sv" "" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_de1soc_top.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764319162870 "|dsa_de1soc_top|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] VCC " "Pin \"HEX4\[1\]\" is stuck at VCC" {  } { { "dsa_de1soc_top.sv" "" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_de1soc_top.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764319162870 "|dsa_de1soc_top|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] VCC " "Pin \"HEX4\[2\]\" is stuck at VCC" {  } { { "dsa_de1soc_top.sv" "" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_de1soc_top.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764319162870 "|dsa_de1soc_top|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] VCC " "Pin \"HEX4\[3\]\" is stuck at VCC" {  } { { "dsa_de1soc_top.sv" "" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_de1soc_top.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764319162870 "|dsa_de1soc_top|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] VCC " "Pin \"HEX4\[4\]\" is stuck at VCC" {  } { { "dsa_de1soc_top.sv" "" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_de1soc_top.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764319162870 "|dsa_de1soc_top|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] VCC " "Pin \"HEX4\[5\]\" is stuck at VCC" {  } { { "dsa_de1soc_top.sv" "" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_de1soc_top.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764319162870 "|dsa_de1soc_top|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "dsa_de1soc_top.sv" "" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_de1soc_top.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764319162870 "|dsa_de1soc_top|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "dsa_de1soc_top.sv" "" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_de1soc_top.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764319162870 "|dsa_de1soc_top|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] VCC " "Pin \"HEX5\[1\]\" is stuck at VCC" {  } { { "dsa_de1soc_top.sv" "" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_de1soc_top.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764319162870 "|dsa_de1soc_top|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] VCC " "Pin \"HEX5\[2\]\" is stuck at VCC" {  } { { "dsa_de1soc_top.sv" "" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_de1soc_top.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764319162870 "|dsa_de1soc_top|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "dsa_de1soc_top.sv" "" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_de1soc_top.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764319162870 "|dsa_de1soc_top|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "dsa_de1soc_top.sv" "" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_de1soc_top.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764319162870 "|dsa_de1soc_top|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "dsa_de1soc_top.sv" "" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_de1soc_top.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764319162870 "|dsa_de1soc_top|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "dsa_de1soc_top.sv" "" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_de1soc_top.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764319162870 "|dsa_de1soc_top|HEX5[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1764319162870 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764319163552 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "337 " "337 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1764319166351 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/output_files/parallel_fpga.map.smsg " "Generated suppressed messages file C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/output_files/parallel_fpga.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764319167132 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1764319169979 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764319169979 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "13 " "Design contains 13 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "dsa_de1soc_top.sv" "" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_de1soc_top.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764319170992 "|dsa_de1soc_top|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "dsa_de1soc_top.sv" "" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_de1soc_top.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764319170992 "|dsa_de1soc_top|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "dsa_de1soc_top.sv" "" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_de1soc_top.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764319170992 "|dsa_de1soc_top|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "dsa_de1soc_top.sv" "" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_de1soc_top.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764319170992 "|dsa_de1soc_top|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "dsa_de1soc_top.sv" "" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_de1soc_top.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764319170992 "|dsa_de1soc_top|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "dsa_de1soc_top.sv" "" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_de1soc_top.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764319170992 "|dsa_de1soc_top|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "dsa_de1soc_top.sv" "" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_de1soc_top.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764319170992 "|dsa_de1soc_top|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "dsa_de1soc_top.sv" "" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_de1soc_top.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764319170992 "|dsa_de1soc_top|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "dsa_de1soc_top.sv" "" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_de1soc_top.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764319170992 "|dsa_de1soc_top|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "dsa_de1soc_top.sv" "" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_de1soc_top.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764319170992 "|dsa_de1soc_top|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "dsa_de1soc_top.sv" "" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_de1soc_top.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764319170992 "|dsa_de1soc_top|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "dsa_de1soc_top.sv" "" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_de1soc_top.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764319170992 "|dsa_de1soc_top|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "dsa_de1soc_top.sv" "" { Text "C:/Users/lobok/Documents/parallel_bilineal_interpolation_fpga/fpga/dsa_de1soc_top.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764319170992 "|dsa_de1soc_top|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1764319170992 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3441 " "Implemented 3441 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1764319171012 ""} { "Info" "ICUT_CUT_TM_OPINS" "53 " "Implemented 53 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1764319171012 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3022 " "Implemented 3022 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1764319171012 ""} { "Info" "ICUT_CUT_TM_RAMS" "272 " "Implemented 272 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1764319171012 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "75 " "Implemented 75 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1764319171012 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1764319171012 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 66 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 66 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5259 " "Peak virtual memory: 5259 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1764319171123 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 28 02:39:31 2025 " "Processing ended: Fri Nov 28 02:39:31 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1764319171123 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:14 " "Elapsed time: 00:01:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1764319171123 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:40 " "Total CPU time (on all processors): 00:02:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1764319171123 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1764319171123 ""}
