// ==============================================================
// Generated by Vitis HLS v2023.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module srcnn_conv3_Pipeline_IN_ROW_COL (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_address0,
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_ce0,
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_we0,
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_d0,
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_q0,
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_address1,
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_ce1,
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_we1,
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_d1,
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_q1,
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address0,
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_ce0,
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_q0,
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address1,
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_ce1,
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_q1,
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address0,
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_ce0,
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_q0,
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address1,
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_ce1,
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_q1,
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_address0,
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_ce0,
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_we0,
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_d0,
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_q0,
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_address1,
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_ce1,
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_we1,
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_d1,
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_q1,
        weight_buffer_0_address0,
        weight_buffer_0_ce0,
        weight_buffer_0_q0,
        weight_buffer_0_address1,
        weight_buffer_0_ce1,
        weight_buffer_0_q1
);

parameter    ap_ST_fsm_pp0_stage0 = 19'd1;
parameter    ap_ST_fsm_pp0_stage1 = 19'd2;
parameter    ap_ST_fsm_pp0_stage2 = 19'd4;
parameter    ap_ST_fsm_pp0_stage3 = 19'd8;
parameter    ap_ST_fsm_pp0_stage4 = 19'd16;
parameter    ap_ST_fsm_pp0_stage5 = 19'd32;
parameter    ap_ST_fsm_pp0_stage6 = 19'd64;
parameter    ap_ST_fsm_pp0_stage7 = 19'd128;
parameter    ap_ST_fsm_pp0_stage8 = 19'd256;
parameter    ap_ST_fsm_pp0_stage9 = 19'd512;
parameter    ap_ST_fsm_pp0_stage10 = 19'd1024;
parameter    ap_ST_fsm_pp0_stage11 = 19'd2048;
parameter    ap_ST_fsm_pp0_stage12 = 19'd4096;
parameter    ap_ST_fsm_pp0_stage13 = 19'd8192;
parameter    ap_ST_fsm_pp0_stage14 = 19'd16384;
parameter    ap_ST_fsm_pp0_stage15 = 19'd32768;
parameter    ap_ST_fsm_pp0_stage16 = 19'd65536;
parameter    ap_ST_fsm_pp0_stage17 = 19'd131072;
parameter    ap_ST_fsm_pp0_stage18 = 19'd262144;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [9:0] conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_address0;
output   conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_ce0;
output   conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_we0;
output  [15:0] conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_d0;
input  [15:0] conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_q0;
output  [9:0] conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_address1;
output   conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_ce1;
output   conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_we1;
output  [15:0] conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_d1;
input  [15:0] conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_q1;
output  [15:0] conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address0;
output   conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_ce0;
input  [15:0] conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_q0;
output  [15:0] conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address1;
output   conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_ce1;
input  [15:0] conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_q1;
output  [15:0] conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address0;
output   conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_ce0;
input  [15:0] conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_q0;
output  [15:0] conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address1;
output   conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_ce1;
input  [15:0] conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_q1;
output  [9:0] conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_address0;
output   conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_ce0;
output   conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_we0;
output  [15:0] conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_d0;
input  [15:0] conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_q0;
output  [9:0] conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_address1;
output   conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_ce1;
output   conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_we1;
output  [15:0] conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_d1;
input  [15:0] conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_q1;
output  [9:0] weight_buffer_0_address0;
output   weight_buffer_0_ce0;
input  [15:0] weight_buffer_0_q0;
output  [9:0] weight_buffer_0_address1;
output   weight_buffer_0_ce1;
input  [15:0] weight_buffer_0_q1;

reg ap_idle;
reg[9:0] conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_address0;
reg conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_ce0;
reg conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_we0;
reg[15:0] conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_d0;
reg[9:0] conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_address1;
reg conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_ce1;
reg conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_we1;
reg[15:0] conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_d1;
reg[15:0] conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address0;
reg conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_ce0;
reg[15:0] conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address1;
reg conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_ce1;
reg[15:0] conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address0;
reg conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_ce0;
reg[15:0] conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address1;
reg conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_ce1;
reg[9:0] conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_address0;
reg conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_ce0;
reg conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_we0;
reg[15:0] conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_d0;
reg[9:0] conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_address1;
reg conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_ce1;
reg conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_we1;
reg[15:0] conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_d1;
reg[9:0] weight_buffer_0_address0;
reg weight_buffer_0_ce0;
reg[9:0] weight_buffer_0_address1;
reg weight_buffer_0_ce1;

(* fsm_encoding = "none" *) reg   [18:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage12;
wire    ap_block_state13_pp0_stage12_iter0;
wire    ap_block_state31_pp0_stage12_iter1;
wire    ap_block_pp0_stage12_subdone;
reg   [0:0] icmp_ln39_reg_5053;
reg    ap_condition_exit_pp0_iter0_stage12;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_CS_fsm_pp0_stage18;
wire    ap_block_state19_pp0_stage18_iter0;
wire    ap_block_pp0_stage18_subdone;
reg  signed [15:0] reg_1174;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state3_pp0_stage2_iter0;
wire    ap_block_state22_pp0_stage2_iter1;
wire    ap_block_pp0_stage2_11001;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state4_pp0_stage3_iter0;
wire    ap_block_state23_pp0_stage3_iter1;
wire    ap_block_pp0_stage3_11001;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_state5_pp0_stage4_iter0;
wire    ap_block_state26_pp0_stage4_iter1;
wire    ap_block_pp0_stage4_11001;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_state7_pp0_stage6_iter0;
wire    ap_block_state28_pp0_stage6_iter1;
wire    ap_block_pp0_stage6_11001;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_state8_pp0_stage7_iter0;
wire    ap_block_state29_pp0_stage7_iter1;
wire    ap_block_pp0_stage7_11001;
wire    ap_CS_fsm_pp0_stage8;
wire    ap_block_state9_pp0_stage8_iter0;
wire    ap_block_state24_pp0_stage8_iter1;
wire    ap_block_pp0_stage8_11001;
wire    ap_CS_fsm_pp0_stage9;
wire    ap_block_state10_pp0_stage9_iter0;
wire    ap_block_state30_pp0_stage9_iter1;
wire    ap_block_pp0_stage9_11001;
wire    ap_CS_fsm_pp0_stage11;
wire    ap_block_state12_pp0_stage11_iter0;
wire    ap_block_state25_pp0_stage11_iter1;
wire    ap_block_pp0_stage11_11001;
wire    ap_block_pp0_stage12_11001;
wire    ap_CS_fsm_pp0_stage13;
wire    ap_block_state14_pp0_stage13_iter0;
wire    ap_block_pp0_stage13_11001;
wire  signed [15:0] grp_fu_1102_p4;
reg   [15:0] reg_1179;
wire  signed [15:0] grp_fu_1165_p4;
reg  signed [15:0] reg_1183;
wire    ap_CS_fsm_pp0_stage16;
wire    ap_block_state17_pp0_stage16_iter0;
wire    ap_block_pp0_stage16_11001;
wire    ap_CS_fsm_pp0_stage17;
wire    ap_block_state18_pp0_stage17_iter0;
wire    ap_block_pp0_stage17_11001;
reg   [2:0] r_2_reg_5045;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state21_pp0_stage1_iter1;
wire    ap_block_pp0_stage1_11001;
wire   [0:0] icmp_ln39_fu_1221_p2;
wire   [0:0] icmp_ln41_fu_1245_p2;
reg   [0:0] icmp_ln41_reg_5057;
wire   [2:0] select_ln39_fu_1251_p3;
reg   [2:0] select_ln39_reg_5065;
wire   [9:0] add_ln56_65_fu_1283_p2;
reg   [9:0] add_ln56_65_reg_5072;
wire   [10:0] mul_ln39_fu_1293_p2;
reg   [10:0] mul_ln39_reg_5080;
wire   [9:0] empty_205_fu_1299_p1;
reg   [9:0] empty_205_reg_5085;
wire   [0:0] and_ln39_fu_1337_p2;
reg   [0:0] and_ln39_reg_5121;
wire   [2:0] indvars_iv_next606_dup_fu_1343_p2;
reg   [2:0] indvars_iv_next606_dup_reg_5129;
wire   [7:0] select_ln41_fu_1355_p3;
reg   [7:0] select_ln41_reg_5134;
wire   [2:0] select_ln41_1_fu_1363_p3;
reg   [2:0] select_ln41_1_reg_5143;
wire   [15:0] add_ln56_67_fu_1405_p2;
reg   [15:0] add_ln56_67_reg_5148;
wire   [8:0] zext_ln43_fu_1411_p1;
reg   [8:0] zext_ln43_reg_5157;
wire   [6:0] trunc_ln43_fu_1415_p1;
reg   [6:0] trunc_ln43_reg_5166;
reg   [9:0] conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_365_reg_5171;
reg   [9:0] conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_365_reg_5171_pp0_iter1_reg;
reg   [9:0] conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_366_reg_5177;
reg   [9:0] conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_366_reg_5177_pp0_iter1_reg;
reg   [0:0] tmp_reg_5183;
reg   [0:0] tmp_reg_5183_pp0_iter1_reg;
reg   [9:0] conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_369_reg_5188;
reg   [9:0] conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_369_reg_5188_pp0_iter1_reg;
reg   [9:0] conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_370_reg_5194;
reg   [9:0] conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_370_reg_5194_pp0_iter1_reg;
reg   [0:0] tmp_12_reg_5200;
reg   [0:0] tmp_12_reg_5200_pp0_iter1_reg;
wire   [15:0] zext_ln56_18_fu_1495_p1;
reg   [15:0] zext_ln56_18_reg_5205;
wire   [0:0] icmp_ln56_fu_1511_p2;
reg   [0:0] icmp_ln56_reg_5223;
wire   [15:0] zext_ln56_24_fu_1547_p1;
reg   [15:0] zext_ln56_24_reg_5229;
reg   [0:0] tmp_16_reg_5247;
wire   [8:0] add_ln54_3_fu_1587_p2;
reg   [8:0] add_ln54_3_reg_5253;
wire  signed [30:0] sext_ln39_1_fu_1642_p1;
reg  signed [30:0] sext_ln39_1_reg_5264;
wire  signed [30:0] sext_ln56_1_fu_1656_p1;
reg  signed [30:0] sext_ln56_1_reg_5276;
reg   [9:0] conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_383_reg_5282;
reg   [9:0] conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_383_reg_5282_pp0_iter1_reg;
reg   [9:0] conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_384_reg_5288;
reg   [9:0] conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_384_reg_5288_pp0_iter1_reg;
wire  signed [30:0] sext_ln56_2_fu_1678_p1;
reg  signed [30:0] sext_ln56_2_reg_5294;
wire   [15:0] zext_ln56_31_fu_1706_p1;
reg   [15:0] zext_ln56_31_reg_5301;
reg   [0:0] tmp_51_reg_5319;
wire   [15:0] zext_ln56_38_fu_1763_p1;
reg   [15:0] zext_ln56_38_reg_5325;
reg   [0:0] tmp_53_reg_5343;
wire  signed [15:0] tmp_s_fu_1796_p4;
reg  signed [15:0] tmp_s_reg_5348;
wire  signed [15:0] tmp_38_fu_1805_p4;
reg  signed [15:0] tmp_38_reg_5354;
wire   [8:0] add_ln54_4_fu_1814_p2;
reg   [8:0] add_ln54_4_reg_5360;
wire  signed [30:0] sext_ln39_fu_1830_p1;
reg  signed [30:0] sext_ln39_reg_5366;
wire  signed [30:0] sext_ln39_2_fu_1834_p1;
reg  signed [30:0] sext_ln39_2_reg_5372;
wire   [15:0] add_ln56_69_fu_1910_p2;
reg   [15:0] add_ln56_69_reg_5389;
wire   [15:0] zext_ln56_12_fu_1933_p1;
reg   [15:0] zext_ln56_12_reg_5399;
wire   [0:0] icmp_ln43_1_fu_1948_p2;
reg   [0:0] icmp_ln43_1_reg_5417;
reg   [0:0] tmp_15_reg_5432;
reg   [0:0] tmp_15_reg_5432_pp0_iter1_reg;
wire  signed [30:0] sext_ln56_3_fu_1977_p1;
reg  signed [30:0] sext_ln56_3_reg_5436;
reg   [15:0] tmp_76_reg_5443;
reg   [0:0] tmp_79_reg_5448;
wire  signed [15:0] tmp_44_fu_2013_p4;
reg  signed [15:0] tmp_44_reg_5454;
wire  signed [30:0] sext_ln39_3_fu_2023_p1;
reg  signed [30:0] sext_ln39_3_reg_5460;
wire  signed [30:0] sext_ln39_6_fu_2037_p1;
reg  signed [30:0] sext_ln39_6_reg_5472;
wire  signed [30:0] sext_ln56_4_fu_2098_p1;
reg  signed [30:0] sext_ln56_4_reg_5509;
wire  signed [30:0] sext_ln56_6_fu_2102_p1;
reg  signed [30:0] sext_ln56_6_reg_5516;
reg   [15:0] tmp_102_reg_5527;
wire  signed [30:0] sext_ln39_4_fu_2127_p1;
reg  signed [30:0] sext_ln39_4_reg_5532;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_state6_pp0_stage5_iter0;
wire    ap_block_state27_pp0_stage5_iter1;
wire    ap_block_pp0_stage5_11001;
wire  signed [30:0] sext_ln39_5_fu_2131_p1;
reg  signed [30:0] sext_ln39_5_reg_5539;
wire  signed [30:0] sext_ln39_7_fu_2135_p1;
reg  signed [30:0] sext_ln39_7_reg_5545;
wire  signed [30:0] sext_ln56_7_fu_2196_p1;
reg  signed [30:0] sext_ln56_7_reg_5587;
wire  signed [30:0] sext_ln56_8_fu_2200_p1;
reg  signed [30:0] sext_ln56_8_reg_5594;
reg   [15:0] tmp_82_reg_5606;
reg   [0:0] tmp_106_reg_5616;
wire  signed [30:0] sext_ln39_8_fu_2265_p1;
reg  signed [30:0] sext_ln39_8_reg_5622;
wire   [15:0] add_ln56_71_fu_2341_p2;
reg   [15:0] add_ln56_71_reg_5639;
wire  signed [30:0] sext_ln56_9_fu_2413_p1;
reg  signed [30:0] sext_ln56_9_reg_5678;
reg   [15:0] tmp_108_reg_5695;
wire  signed [30:0] sext_ln39_9_fu_2465_p1;
reg  signed [30:0] sext_ln39_9_reg_5700;
wire  signed [30:0] sext_ln39_11_fu_2479_p1;
reg  signed [30:0] sext_ln39_11_reg_5712;
wire  signed [30:0] sext_ln56_11_fu_2547_p1;
reg  signed [30:0] sext_ln56_11_reg_5754;
wire  signed [30:0] sext_ln56_12_fu_2551_p1;
reg  signed [30:0] sext_ln56_12_reg_5760;
reg   [15:0] tmp_81_reg_5767;
reg   [15:0] tmp_104_reg_5777;
wire  signed [30:0] sext_ln39_10_fu_2601_p1;
reg  signed [30:0] sext_ln39_10_reg_5787;
wire  signed [30:0] sext_ln39_12_fu_2605_p1;
reg  signed [30:0] sext_ln39_12_reg_5792;
wire   [15:0] add_ln56_73_fu_2691_p2;
reg   [15:0] add_ln56_73_reg_5809;
wire   [15:0] add_ln56_75_fu_2743_p2;
reg   [15:0] add_ln56_75_reg_5819;
wire  signed [15:0] add_ln59_fu_2798_p2;
reg  signed [15:0] add_ln59_reg_5853;
wire  signed [30:0] sext_ln56_13_fu_2820_p1;
reg  signed [30:0] sext_ln56_13_reg_5866;
reg   [15:0] tmp_87_reg_5878;
reg   [15:0] tmp_112_reg_5888;
wire  signed [30:0] sext_ln39_13_fu_2888_p1;
reg  signed [30:0] sext_ln39_13_reg_5893;
wire  signed [30:0] sext_ln39_16_fu_2902_p1;
reg  signed [30:0] sext_ln39_16_reg_5905;
wire  signed [30:0] sext_ln56_14_fu_2980_p1;
reg  signed [30:0] sext_ln56_14_reg_5947;
wire  signed [30:0] sext_ln56_16_fu_2984_p1;
reg  signed [30:0] sext_ln56_16_reg_5954;
reg   [15:0] tmp_110_reg_5970;
wire  signed [30:0] sext_ln39_14_fu_3021_p1;
reg  signed [30:0] sext_ln39_14_reg_5975;
wire    ap_CS_fsm_pp0_stage10;
wire    ap_block_state11_pp0_stage10_iter0;
wire    ap_block_state32_pp0_stage10_iter1;
wire    ap_block_pp0_stage10_11001;
wire  signed [30:0] sext_ln39_15_fu_3025_p1;
reg  signed [30:0] sext_ln39_15_reg_5982;
wire  signed [30:0] sext_ln39_17_fu_3029_p1;
reg  signed [30:0] sext_ln39_17_reg_5987;
wire  signed [15:0] add_ln59_1_fu_3101_p2;
reg  signed [15:0] add_ln59_1_reg_6027;
wire  signed [30:0] sext_ln56_17_fu_3123_p1;
wire  signed [30:0] sext_ln56_18_fu_3127_p1;
reg  signed [30:0] sext_ln56_18_reg_6046;
reg   [15:0] tmp_86_reg_6053;
reg   [15:0] tmp_92_reg_6063;
reg   [15:0] tmp_116_reg_6073;
wire  signed [30:0] sext_ln39_18_fu_3195_p1;
reg  signed [30:0] sext_ln39_18_reg_6078;
wire  signed [30:0] sext_ln56_19_fu_3283_p1;
reg  signed [30:0] sext_ln56_19_reg_6125;
wire  signed [30:0] sext_ln39_19_fu_3321_p1;
reg  signed [30:0] sext_ln39_19_reg_6142;
wire  signed [30:0] sext_ln39_21_fu_3335_p1;
reg  signed [30:0] sext_ln39_21_reg_6154;
wire  signed [15:0] grp_fu_1075_p4;
reg  signed [15:0] tmp_33_reg_6196;
wire  signed [30:0] sext_ln56_22_fu_3403_p1;
reg  signed [30:0] sext_ln56_22_reg_6201;
reg   [15:0] tmp_91_reg_6208;
reg   [15:0] tmp_114_reg_6218;
wire  signed [30:0] sext_ln39_20_fu_3439_p1;
reg  signed [30:0] sext_ln39_20_reg_6228;
wire  signed [30:0] sext_ln39_22_fu_3443_p1;
reg  signed [30:0] sext_ln39_22_reg_6233;
wire  signed [15:0] add_ln59_2_fu_3485_p2;
reg  signed [15:0] add_ln59_2_reg_6248;
wire  signed [30:0] sext_ln56_21_fu_3507_p1;
reg  signed [30:0] sext_ln56_21_reg_6261;
wire  signed [30:0] sext_ln56_23_fu_3510_p1;
reg  signed [30:0] sext_ln56_23_reg_6266;
wire   [15:0] zext_ln56_45_fu_3514_p1;
reg   [15:0] zext_ln56_45_reg_6273;
reg   [15:0] tmp_97_reg_6305;
reg   [15:0] tmp_120_reg_6315;
reg  signed [15:0] weight_buffer_0_load_24_reg_6320;
wire    ap_CS_fsm_pp0_stage14;
wire    ap_block_state15_pp0_stage14_iter0;
wire    ap_block_pp0_stage14_11001;
wire  signed [30:0] sext_ln56_25_fu_3622_p1;
wire  signed [30:0] sext_ln56_26_fu_3626_p1;
wire   [15:0] zext_ln56_52_fu_3654_p1;
reg   [15:0] zext_ln56_52_reg_6352;
reg   [15:0] tmp_118_reg_6379;
wire  signed [30:0] sext_ln39_23_fu_3689_p1;
reg  signed [30:0] sext_ln39_23_reg_6384;
wire    ap_CS_fsm_pp0_stage15;
wire    ap_block_state16_pp0_stage15_iter0;
wire    ap_block_pp0_stage15_11001;
wire   [15:0] add_ln56_80_fu_3693_p2;
reg   [15:0] add_ln56_80_reg_6391;
wire  signed [15:0] add_ln59_3_fu_3725_p2;
reg  signed [15:0] add_ln59_3_reg_6399;
wire  signed [30:0] sext_ln56_24_fu_3730_p1;
reg  signed [30:0] sext_ln56_24_reg_6407;
wire   [15:0] add_ln56_107_fu_3744_p2;
reg   [15:0] add_ln56_107_reg_6419;
wire   [15:0] add_ln56_108_fu_3748_p2;
reg   [15:0] add_ln56_108_reg_6424;
reg   [15:0] tmp_96_reg_6434;
wire   [15:0] add_ln56_112_fu_3788_p2;
reg   [15:0] add_ln56_112_reg_6449;
wire   [15:0] add_ln56_113_fu_3792_p2;
reg   [15:0] add_ln56_113_reg_6454;
wire  signed [30:0] sext_ln56_27_fu_3839_p1;
reg   [15:0] tmp_99_reg_6505;
reg   [15:0] tmp_121_reg_6530;
wire  signed [15:0] add_ln59_5_fu_3918_p2;
reg  signed [15:0] add_ln59_5_reg_6558;
wire   [0:0] icmp_ln59_6_fu_3946_p2;
reg   [0:0] icmp_ln59_6_reg_6564;
wire  signed [15:0] add_ln59_6_fu_3952_p2;
reg  signed [15:0] add_ln59_6_reg_6568;
wire  signed [30:0] sext_ln56_28_fu_3958_p1;
wire  signed [30:0] sext_ln39_24_fu_4014_p1;
reg  signed [30:0] sext_ln39_24_reg_6607;
wire    ap_block_pp0_stage18_11001;
wire  signed [30:0] sext_ln56_29_fu_4051_p1;
reg   [15:0] tmp_101_reg_6630;
wire  signed [15:0] add_ln59_10_fu_4097_p2;
reg  signed [15:0] add_ln59_10_reg_6648;
wire   [0:0] icmp_ln59_11_fu_4125_p2;
reg   [0:0] icmp_ln59_11_reg_6654;
wire  signed [15:0] add_ln59_11_fu_4131_p2;
reg  signed [15:0] add_ln59_11_reg_6658;
reg   [15:0] tmp_122_reg_6676;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state20_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln59_7_fu_4196_p2;
reg   [0:0] icmp_ln59_7_reg_6686;
wire  signed [15:0] add_ln59_7_fu_4202_p2;
reg  signed [15:0] add_ln59_7_reg_6690;
wire   [0:0] icmp_ln59_8_fu_4281_p2;
reg   [0:0] icmp_ln59_8_reg_6723;
wire  signed [15:0] add_ln59_8_fu_4287_p2;
reg  signed [15:0] add_ln59_8_reg_6727;
wire   [0:0] icmp_ln59_12_fu_4321_p2;
reg   [0:0] icmp_ln59_12_reg_6740;
wire  signed [15:0] add_ln59_12_fu_4327_p2;
reg  signed [15:0] add_ln59_12_reg_6744;
wire   [0:0] icmp_ln59_9_fu_4395_p2;
reg   [0:0] icmp_ln59_9_reg_6767;
wire   [15:0] add_ln59_9_fu_4401_p2;
reg   [15:0] add_ln59_9_reg_6771;
wire   [0:0] icmp_ln59_13_fu_4428_p2;
reg   [0:0] icmp_ln59_13_reg_6777;
wire  signed [15:0] add_ln59_13_fu_4434_p2;
reg  signed [15:0] add_ln59_13_reg_6781;
wire   [0:0] icmp_ln59_4_fu_4478_p2;
reg   [0:0] icmp_ln59_4_reg_6794;
wire   [15:0] add_ln59_4_fu_4484_p2;
reg   [15:0] add_ln59_4_reg_6798;
wire   [0:0] icmp_ln59_14_fu_4511_p2;
reg   [0:0] icmp_ln59_14_reg_6804;
wire   [15:0] add_ln59_14_fu_4517_p2;
reg   [15:0] add_ln59_14_reg_6808;
reg    ap_enable_reg_pp0_iter0_reg;
wire   [63:0] add_ln39_1_cast_fu_1309_p1;
wire    ap_block_pp0_stage1;
wire   [63:0] add_ln39_2_cast_fu_1320_p1;
wire   [63:0] tmp_61_cast_fu_1427_p1;
wire   [63:0] tmp_62_cast_fu_1461_p1;
wire   [63:0] zext_ln56_19_fu_1505_p1;
wire   [63:0] zext_ln56_25_fu_1557_p1;
wire   [63:0] select_ln39_2_cast1_fu_1638_p1;
wire    ap_block_pp0_stage2;
wire   [63:0] add_ln39_3_cast_fu_1651_p1;
wire   [63:0] tmp_64_cast_fu_1672_p1;
wire   [63:0] zext_ln56_32_fu_1715_p1;
wire   [63:0] zext_ln56_39_fu_1772_p1;
wire   [63:0] add_ln39_4_cast_fu_1843_p1;
wire    ap_block_pp0_stage3;
wire   [63:0] add_ln39_6_cast_fu_1853_p1;
wire   [63:0] zext_ln56_13_fu_1942_p1;
wire   [63:0] zext_ln56_20_fu_1958_p1;
wire   [63:0] add_ln39_5_cast_fu_2032_p1;
wire    ap_block_pp0_stage4;
wire   [63:0] add_ln39_7_cast_fu_2046_p1;
wire   [63:0] zext_ln56_26_fu_2082_p1;
wire   [63:0] zext_ln56_33_fu_2092_p1;
wire   [63:0] add_ln39_8_cast_fu_2144_p1;
wire    ap_block_pp0_stage5;
wire   [63:0] add_ln39_11_cast_fu_2154_p1;
wire   [63:0] zext_ln56_14_fu_2163_p1;
wire   [63:0] zext_ln56_40_fu_2190_p1;
wire   [63:0] add_ln39_9_cast_fu_2274_p1;
wire    ap_block_pp0_stage6;
wire   [63:0] add_ln39_12_cast_fu_2284_p1;
wire   [63:0] zext_ln56_21_fu_2352_p1;
wire   [63:0] zext_ln56_27_fu_2363_p1;
wire   [63:0] add_ln39_10_cast_fu_2474_p1;
wire    ap_block_pp0_stage7;
wire   [63:0] add_ln39_13_cast_fu_2488_p1;
wire   [63:0] zext_ln56_34_fu_2497_p1;
wire   [63:0] zext_ln56_41_fu_2507_p1;
wire   [63:0] add_ln39_14_cast_fu_2614_p1;
wire    ap_block_pp0_stage8;
wire   [63:0] add_ln39_16_cast_fu_2624_p1;
wire   [63:0] zext_ln56_15_fu_2753_p1;
wire   [63:0] zext_ln56_22_fu_2764_p1;
wire   [63:0] add_ln39_15_cast_fu_2897_p1;
wire    ap_block_pp0_stage9;
wire   [63:0] add_ln39_17_cast_fu_2911_p1;
wire   [63:0] zext_ln56_28_fu_2920_p1;
wire   [63:0] zext_ln56_35_fu_2930_p1;
wire   [63:0] add_ln39_18_cast_fu_3038_p1;
wire    ap_block_pp0_stage10;
wire   [63:0] add_ln39_21_cast_fu_3048_p1;
wire   [63:0] zext_ln56_16_fu_3057_p1;
wire   [63:0] zext_ln56_42_fu_3067_p1;
wire   [63:0] add_ln39_19_cast_fu_3204_p1;
wire    ap_block_pp0_stage11;
wire   [63:0] add_ln39_22_cast_fu_3214_p1;
wire   [63:0] zext_ln56_23_fu_3223_p1;
wire   [63:0] zext_ln56_29_fu_3233_p1;
wire   [63:0] add_ln39_20_cast_fu_3330_p1;
wire    ap_block_pp0_stage12;
wire   [63:0] add_ln39_23_cast_fu_3344_p1;
wire   [63:0] zext_ln56_36_fu_3353_p1;
wire   [63:0] zext_ln56_43_fu_3363_p1;
wire   [63:0] add_ln39_24_cast_fu_3452_p1;
wire    ap_block_pp0_stage13;
wire   [63:0] zext_ln56_46_fu_3523_p1;
wire   [63:0] zext_ln56_47_fu_3534_p1;
wire   [63:0] zext_ln56_53_fu_3663_p1;
wire    ap_block_pp0_stage14;
wire   [63:0] zext_ln56_54_fu_3674_p1;
wire   [63:0] zext_ln56_48_fu_3738_p1;
wire    ap_block_pp0_stage15;
wire   [63:0] zext_ln56_55_fu_3782_p1;
wire   [63:0] zext_ln56_49_fu_3820_p1;
wire    ap_block_pp0_stage16;
wire   [63:0] zext_ln56_56_fu_3859_p1;
wire   [63:0] zext_ln56_17_fu_3880_p1;
wire    ap_block_pp0_stage17;
wire   [63:0] zext_ln56_50_fu_3885_p1;
wire   [63:0] zext_ln56_57_fu_4064_p1;
wire    ap_block_pp0_stage18;
reg   [7:0] col_fu_198;
wire   [7:0] add_ln56_64_fu_1581_p2;
wire    ap_loop_init;
reg   [2:0] r_fu_202;
reg   [9:0] indvar_flatten25_fu_206;
wire   [9:0] select_ln41_6_fu_1605_p3;
reg   [5:0] i_fu_210;
wire   [5:0] select_ln39_1_fu_1259_p3;
reg   [13:0] indvar_flatten81_fu_214;
wire   [13:0] add_ln39_25_fu_1227_p2;
wire   [0:0] icmp_ln59_fu_2792_p2;
wire   [0:0] icmp_ln59_1_fu_3095_p2;
wire   [0:0] icmp_ln59_2_fu_3479_p2;
wire   [0:0] icmp_ln59_3_fu_3719_p2;
wire   [0:0] icmp_ln59_5_fu_3912_p2;
wire   [0:0] icmp_ln59_10_fu_4091_p2;
wire    ap_block_pp0_stage0;
wire   [5:0] add_ln39_fu_1239_p2;
wire   [8:0] tmp_4_fu_1271_p3;
wire   [9:0] zext_ln56_1_fu_1279_p1;
wire   [9:0] zext_ln56_fu_1267_p1;
wire   [5:0] mul_ln39_fu_1293_p0;
wire   [5:0] mul_ln39_fu_1293_p1;
wire   [9:0] add_ln39_1_fu_1303_p2;
wire   [9:0] add_ln39_2_fu_1314_p2;
wire   [0:0] icmp_ln43_fu_1331_p2;
wire   [0:0] xor_ln39_fu_1325_p2;
wire   [0:0] or_ln41_fu_1349_p2;
wire   [9:0] zext_ln56_2_fu_1371_p1;
wire   [9:0] add_ln56_66_fu_1375_p2;
wire   [8:0] trunc_ln56_fu_1381_p1;
wire   [10:0] p_shl2_fu_1393_p3;
wire   [15:0] p_shl1_fu_1385_p3;
wire   [15:0] zext_ln56_3_fu_1401_p1;
wire   [9:0] tmp_6_fu_1419_p3;
wire   [6:0] add_ln56_60_fu_1447_p2;
wire   [9:0] tmp_8_fu_1453_p3;
wire   [7:0] add_ln54_fu_1441_p2;
wire   [0:0] icmp_ln56_1_fu_1475_p2;
wire   [7:0] add_ln56_81_fu_1481_p2;
wire   [7:0] select_ln56_fu_1487_p3;
wire   [15:0] add_ln56_82_fu_1499_p2;
wire   [8:0] add_ln54_1_fu_1517_p2;
wire   [7:0] xor_ln56_fu_1529_p2;
wire   [0:0] icmp_ln56_2_fu_1523_p2;
wire  signed [8:0] sext_ln56_35_fu_1535_p1;
wire   [8:0] select_ln56_1_fu_1539_p3;
wire   [15:0] add_ln56_87_fu_1551_p2;
wire   [8:0] mul_ln56_75_fu_1567_p0;
wire   [10:0] mul_ln56_75_fu_1567_p1;
wire   [18:0] mul_ln56_75_fu_1567_p2;
wire   [8:0] grp_fu_1593_p0;
wire   [9:0] add_ln41_fu_1599_p2;
wire   [9:0] add_ln39_3_fu_1646_p2;
wire   [6:0] add_ln56_62_fu_1660_p2;
wire   [9:0] tmp_14_fu_1665_p3;
wire  signed [15:0] grp_fu_1084_p4;
wire   [8:0] add_ln56_63_fu_1682_p2;
wire   [0:0] icmp_ln56_3_fu_1687_p2;
wire   [8:0] add_ln56_92_fu_1693_p2;
wire   [8:0] select_ln56_2_fu_1698_p3;
wire   [15:0] add_ln56_93_fu_1710_p2;
wire   [8:0] mul_ln56_76_fu_1725_p0;
wire   [10:0] mul_ln56_76_fu_1725_p1;
wire   [18:0] mul_ln56_76_fu_1725_p2;
wire   [8:0] add_ln54_2_fu_1739_p2;
wire   [0:0] icmp_ln56_4_fu_1744_p2;
wire   [8:0] add_ln56_98_fu_1750_p2;
wire   [8:0] select_ln56_3_fu_1755_p3;
wire   [15:0] add_ln56_99_fu_1767_p2;
wire   [8:0] mul_ln56_77_fu_1782_p0;
wire   [10:0] mul_ln56_77_fu_1782_p1;
wire   [18:0] mul_ln56_77_fu_1782_p2;
wire   [8:0] grp_fu_1819_p0;
wire   [9:0] add_ln39_4_fu_1838_p2;
wire   [9:0] add_ln39_6_fu_1848_p2;
wire   [2:0] indvars_iv_next606_fu_1825_p2;
wire   [2:0] indvars_iv_next606_mid1_fu_1865_p2;
wire   [2:0] select_ln39_2_fu_1858_p3;
wire   [2:0] select_ln41_2_fu_1870_p3;
wire   [9:0] zext_ln56_4_fu_1877_p1;
wire   [9:0] add_ln56_68_fu_1881_p2;
wire   [8:0] trunc_ln56_1_fu_1886_p1;
wire   [10:0] p_shl4_fu_1898_p3;
wire   [15:0] p_shl3_fu_1890_p3;
wire   [15:0] zext_ln56_5_fu_1906_p1;
wire   [0:0] icmp_ln43_2_fu_1916_p2;
wire   [7:0] add_ln43_fu_1921_p2;
wire   [7:0] select_ln43_fu_1926_p3;
wire   [15:0] add_ln56_76_fu_1937_p2;
wire   [15:0] add_ln56_83_fu_1953_p2;
wire   [7:0] add_ln56_61_fu_1964_p2;
wire   [15:0] grp_fu_1093_p4;
wire  signed [15:0] mul_ln56_25_fu_1981_p0;
wire   [30:0] mul_ln56_25_fu_1981_p2;
wire   [8:0] mul_ln56_78_fu_1999_p0;
wire   [10:0] mul_ln56_78_fu_1999_p1;
wire   [18:0] mul_ln56_78_fu_1999_p2;
wire   [0:0] tmp_44_fu_2013_p3;
wire   [9:0] add_ln39_5_fu_2027_p2;
wire   [9:0] add_ln39_7_fu_2041_p2;
wire  signed [15:0] grp_fu_1111_p4;
wire  signed [15:0] mul_ln56_fu_2055_p1;
wire   [30:0] mul_ln56_fu_2055_p2;
wire   [15:0] tmp_13_fu_2060_p4;
wire   [15:0] add_ln56_88_fu_2078_p2;
wire   [15:0] add_ln56_94_fu_2088_p2;
wire  signed [15:0] grp_fu_1120_p4;
wire  signed [15:0] mul_ln56_50_fu_2113_p0;
wire  signed [15:0] mul_ln56_50_fu_2113_p1;
wire   [30:0] mul_ln56_50_fu_2113_p2;
wire   [9:0] add_ln39_8_fu_2139_p2;
wire   [9:0] add_ln39_11_fu_2149_p2;
wire   [15:0] add_ln56_77_fu_2159_p2;
wire  signed [30:0] tmp_49_fu_2169_p1;
wire   [30:0] grp_fu_4522_p3;
wire   [15:0] tmp_49_fu_2169_p4;
wire   [15:0] add_ln56_100_fu_2186_p2;
wire   [15:0] grp_fu_1129_p4;
wire  signed [15:0] grp_fu_1138_p4;
wire  signed [30:0] tmp_77_fu_2204_p1;
wire   [30:0] grp_fu_4531_p3;
wire   [15:0] tmp_77_fu_2204_p4;
wire  signed [15:0] mul_ln56_30_fu_2221_p0;
wire   [30:0] mul_ln56_30_fu_2221_p2;
wire   [8:0] mul_ln56_79_fu_2246_p0;
wire   [10:0] mul_ln56_79_fu_2246_p1;
wire   [18:0] mul_ln56_79_fu_2246_p2;
wire   [9:0] add_ln39_9_fu_2269_p2;
wire   [9:0] add_ln39_12_fu_2279_p2;
wire   [2:0] empty_fu_2260_p2;
wire   [2:0] p_mid1_fu_2296_p2;
wire   [2:0] select_ln39_3_fu_2289_p3;
wire   [2:0] select_ln41_3_fu_2301_p3;
wire   [9:0] zext_ln56_6_fu_2308_p1;
wire   [9:0] add_ln56_70_fu_2312_p2;
wire   [8:0] trunc_ln56_2_fu_2317_p1;
wire   [10:0] p_shl6_fu_2329_p3;
wire   [15:0] p_shl5_fu_2321_p3;
wire   [15:0] zext_ln56_7_fu_2337_p1;
wire   [15:0] add_ln56_84_fu_2347_p2;
wire   [15:0] add_ln56_89_fu_2358_p2;
wire  signed [30:0] tmp_52_fu_2369_p1;
wire   [30:0] grp_fu_4540_p3;
wire   [15:0] tmp_52_fu_2369_p4;
wire  signed [15:0] mul_ln56_5_fu_2390_p1;
wire   [30:0] mul_ln56_5_fu_2390_p2;
wire   [15:0] tmp_56_fu_2395_p4;
wire  signed [30:0] tmp_78_fu_2417_p1;
wire   [30:0] grp_fu_4548_p3;
wire   [15:0] tmp_78_fu_2417_p4;
wire  signed [30:0] tmp_103_fu_2434_p1;
wire   [30:0] grp_fu_4557_p3;
wire   [15:0] tmp_103_fu_2434_p4;
wire  signed [15:0] mul_ln56_55_fu_2451_p0;
wire  signed [15:0] mul_ln56_55_fu_2451_p1;
wire   [30:0] mul_ln56_55_fu_2451_p2;
wire   [9:0] add_ln39_10_fu_2469_p2;
wire   [9:0] add_ln39_13_fu_2483_p2;
wire   [15:0] add_ln56_95_fu_2493_p2;
wire   [15:0] add_ln56_101_fu_2503_p2;
wire  signed [30:0] tmp_54_fu_2513_p1;
wire   [30:0] grp_fu_4565_p3;
wire   [15:0] tmp_54_fu_2513_p4;
wire  signed [30:0] tmp_57_fu_2530_p1;
wire   [30:0] grp_fu_4573_p3;
wire   [15:0] tmp_57_fu_2530_p4;
wire  signed [30:0] tmp_81_fu_2555_p1;
wire   [30:0] grp_fu_4582_p3;
wire  signed [30:0] tmp_104_fu_2571_p1;
wire   [30:0] grp_fu_4591_p3;
wire   [3:0] zext_ln41_fu_2587_p1;
wire   [9:0] add_ln39_14_fu_2609_p2;
wire   [9:0] add_ln39_16_fu_2619_p2;
wire   [2:0] empty_203_fu_2590_p2;
wire   [3:0] empty_204_fu_2595_p2;
wire   [2:0] p_mid121_fu_2646_p2;
wire   [2:0] select_ln39_4_fu_2629_p3;
wire   [2:0] select_ln41_4_fu_2651_p3;
wire   [9:0] zext_ln56_8_fu_2658_p1;
wire   [9:0] add_ln56_72_fu_2662_p2;
wire   [8:0] trunc_ln56_3_fu_2667_p1;
wire   [10:0] p_shl8_fu_2679_p3;
wire   [15:0] p_shl7_fu_2671_p3;
wire   [15:0] zext_ln56_9_fu_2687_p1;
wire   [3:0] zext_ln41_1_fu_2643_p1;
wire   [3:0] p_mid123_fu_2697_p2;
wire   [3:0] select_ln39_5_fu_2636_p3;
wire   [3:0] select_ln41_5_fu_2703_p3;
wire   [9:0] zext_ln56_10_fu_2710_p1;
wire   [9:0] add_ln56_74_fu_2714_p2;
wire   [8:0] trunc_ln56_4_fu_2719_p1;
wire   [10:0] p_shl_fu_2731_p3;
wire   [15:0] p_shl9_fu_2723_p3;
wire   [15:0] zext_ln56_11_fu_2739_p1;
wire   [15:0] add_ln56_78_fu_2749_p2;
wire   [15:0] add_ln56_85_fu_2759_p2;
wire  signed [30:0] tmp_2_fu_2770_p1;
wire   [30:0] grp_fu_4599_p3;
wire  signed [15:0] tmp_2_fu_2770_p4;
wire  signed [16:0] sext_ln59_fu_2779_p1;
wire  signed [16:0] sext_ln59_1_fu_2782_p1;
wire   [16:0] sub_ln59_fu_2786_p2;
wire  signed [30:0] tmp_58_fu_2803_p1;
wire   [30:0] grp_fu_4607_p3;
wire   [15:0] tmp_58_fu_2803_p4;
wire  signed [30:0] tmp_83_fu_2824_p1;
wire   [30:0] grp_fu_4616_p3;
wire   [15:0] tmp_83_fu_2824_p4;
wire  signed [15:0] mul_ln56_35_fu_2841_p0;
wire  signed [15:0] mul_ln56_35_fu_2841_p1;
wire   [30:0] mul_ln56_35_fu_2841_p2;
wire  signed [30:0] tmp_109_fu_2856_p1;
wire   [30:0] grp_fu_4624_p3;
wire   [15:0] tmp_109_fu_2856_p4;
wire  signed [15:0] mul_ln56_60_fu_2873_p0;
wire  signed [15:0] mul_ln56_60_fu_2873_p1;
wire   [30:0] mul_ln56_60_fu_2873_p2;
wire   [9:0] add_ln39_15_fu_2892_p2;
wire   [9:0] add_ln39_17_fu_2906_p2;
wire   [15:0] add_ln56_90_fu_2916_p2;
wire   [15:0] add_ln56_96_fu_2926_p2;
wire  signed [30:0] tmp_59_fu_2936_p1;
wire   [30:0] grp_fu_4632_p3;
wire   [15:0] tmp_59_fu_2936_p4;
wire  signed [15:0] mul_ln56_10_fu_2957_p1;
wire   [30:0] mul_ln56_10_fu_2957_p2;
wire   [15:0] tmp_61_fu_2962_p4;
wire  signed [30:0] tmp_84_fu_2988_p1;
wire   [30:0] grp_fu_4640_p3;
wire   [15:0] tmp_84_fu_2988_p4;
wire  signed [30:0] tmp_110_fu_3012_p1;
wire   [30:0] grp_fu_4647_p3;
wire   [9:0] add_ln39_18_fu_3033_p2;
wire   [9:0] add_ln39_21_fu_3043_p2;
wire   [15:0] add_ln56_79_fu_3053_p2;
wire   [15:0] add_ln56_102_fu_3063_p2;
wire  signed [30:0] tmp_20_fu_3073_p1;
wire   [30:0] grp_fu_4655_p3;
wire  signed [15:0] tmp_20_fu_3073_p4;
wire  signed [16:0] sext_ln59_2_fu_3082_p1;
wire  signed [16:0] sext_ln59_3_fu_3085_p1;
wire   [16:0] sub_ln59_1_fu_3089_p2;
wire  signed [30:0] tmp_62_fu_3106_p1;
wire   [30:0] grp_fu_4663_p3;
wire   [15:0] tmp_62_fu_3106_p4;
wire  signed [30:0] tmp_86_fu_3131_p1;
wire   [30:0] grp_fu_4672_p3;
wire  signed [30:0] tmp_88_fu_3140_p1;
wire   [30:0] grp_fu_4679_p3;
wire   [15:0] tmp_88_fu_3140_p4;
wire  signed [15:0] mul_ln56_40_fu_3157_p0;
wire  signed [15:0] mul_ln56_40_fu_3157_p1;
wire   [30:0] mul_ln56_40_fu_3157_p2;
wire  signed [15:0] mul_ln56_65_fu_3179_p0;
wire  signed [15:0] mul_ln56_65_fu_3179_p1;
wire   [30:0] mul_ln56_65_fu_3179_p2;
wire   [9:0] add_ln39_19_fu_3199_p2;
wire   [9:0] add_ln39_22_fu_3209_p2;
wire   [15:0] add_ln56_86_fu_3219_p2;
wire   [15:0] add_ln56_91_fu_3229_p2;
wire  signed [30:0] tmp_63_fu_3239_p1;
wire   [30:0] grp_fu_4688_p3;
wire   [15:0] tmp_63_fu_3239_p4;
wire  signed [15:0] mul_ln56_15_fu_3260_p1;
wire   [30:0] mul_ln56_15_fu_3260_p2;
wire   [15:0] tmp_66_fu_3265_p4;
wire  signed [30:0] tmp_89_fu_3287_p1;
wire   [30:0] grp_fu_4696_p3;
wire   [15:0] tmp_89_fu_3287_p4;
wire  signed [30:0] tmp_113_fu_3304_p1;
wire   [30:0] grp_fu_4705_p3;
wire   [15:0] tmp_113_fu_3304_p4;
wire   [9:0] add_ln39_20_fu_3325_p2;
wire   [9:0] add_ln39_23_fu_3339_p2;
wire   [15:0] add_ln56_97_fu_3349_p2;
wire   [15:0] add_ln56_103_fu_3359_p2;
wire  signed [30:0] tmp_64_fu_3369_p1;
wire   [30:0] grp_fu_4713_p3;
wire   [15:0] tmp_64_fu_3369_p4;
wire  signed [30:0] tmp_67_fu_3386_p1;
wire   [30:0] grp_fu_4721_p3;
wire   [15:0] tmp_67_fu_3386_p4;
wire  signed [30:0] tmp_91_fu_3407_p1;
wire   [30:0] grp_fu_4730_p3;
wire  signed [30:0] tmp_114_fu_3423_p1;
wire   [30:0] grp_fu_4739_p3;
wire   [9:0] add_ln39_24_fu_3447_p2;
wire  signed [30:0] tmp_26_fu_3457_p1;
wire   [30:0] grp_fu_4747_p3;
wire  signed [15:0] tmp_26_fu_3457_p4;
wire  signed [16:0] sext_ln59_4_fu_3466_p1;
wire  signed [16:0] sext_ln59_5_fu_3469_p1;
wire   [16:0] sub_ln59_2_fu_3473_p2;
wire  signed [30:0] tmp_68_fu_3490_p1;
wire   [30:0] grp_fu_4755_p3;
wire   [15:0] tmp_68_fu_3490_p4;
wire   [8:0] grp_fu_1593_p2;
wire   [15:0] add_ln56_104_fu_3518_p2;
wire   [15:0] add_ln56_105_fu_3529_p2;
wire  signed [30:0] tmp_93_fu_3540_p1;
wire   [30:0] grp_fu_4764_p3;
wire   [15:0] tmp_93_fu_3540_p4;
wire  signed [15:0] mul_ln56_45_fu_3557_p1;
wire   [30:0] mul_ln56_45_fu_3557_p2;
wire  signed [30:0] tmp_117_fu_3573_p1;
wire   [30:0] grp_fu_4772_p3;
wire   [15:0] tmp_117_fu_3573_p4;
wire  signed [15:0] mul_ln56_70_fu_3590_p0;
wire  signed [15:0] mul_ln56_70_fu_3590_p1;
wire   [30:0] mul_ln56_70_fu_3590_p2;
wire  signed [30:0] tmp_69_fu_3605_p1;
wire   [30:0] grp_fu_4780_p3;
wire   [15:0] tmp_69_fu_3605_p4;
wire   [15:0] grp_fu_1147_p4;
wire   [15:0] grp_fu_1156_p4;
wire  signed [30:0] tmp_94_fu_3630_p1;
wire   [30:0] grp_fu_4788_p3;
wire   [15:0] tmp_94_fu_3630_p4;
wire   [8:0] grp_fu_1819_p2;
wire   [15:0] add_ln56_109_fu_3658_p2;
wire   [15:0] add_ln56_110_fu_3669_p2;
wire  signed [30:0] tmp_118_fu_3680_p1;
wire   [30:0] grp_fu_4795_p3;
wire  signed [30:0] tmp_50_fu_3697_p1;
wire   [30:0] grp_fu_4803_p3;
wire  signed [15:0] tmp_50_fu_3697_p4;
wire  signed [16:0] sext_ln59_6_fu_3706_p1;
wire  signed [16:0] sext_ln59_7_fu_3709_p1;
wire   [16:0] sub_ln59_3_fu_3713_p2;
wire   [15:0] add_ln56_106_fu_3734_p2;
wire  signed [30:0] tmp_96_fu_3752_p1;
wire   [30:0] grp_fu_4811_p3;
wire  signed [30:0] tmp_98_fu_3761_p1;
wire   [30:0] grp_fu_4818_p3;
wire   [15:0] tmp_98_fu_3761_p4;
wire   [15:0] add_ln56_111_fu_3778_p2;
wire  signed [15:0] tmp_43_fu_3796_p4;
wire  signed [30:0] tmp_99_fu_3843_p1;
wire   [30:0] grp_fu_4827_p3;
wire  signed [30:0] tmp_121_fu_3871_p1;
wire   [30:0] grp_fu_4836_p3;
wire  signed [30:0] tmp_60_fu_3890_p1;
wire   [30:0] grp_fu_4844_p3;
wire  signed [15:0] tmp_60_fu_3890_p4;
wire  signed [16:0] sext_ln59_10_fu_3899_p1;
wire  signed [16:0] sext_ln59_11_fu_3902_p1;
wire   [16:0] sub_ln59_5_fu_3906_p2;
wire  signed [30:0] tmp_65_fu_3923_p1;
wire   [30:0] grp_fu_4852_p3;
wire  signed [15:0] tmp_65_fu_3923_p4;
wire  signed [16:0] sext_ln59_12_fu_3932_p1;
wire  signed [16:0] sext_ln59_13_fu_3936_p1;
wire   [16:0] sub_ln59_6_fu_3940_p2;
wire  signed [30:0] tmp_107_fu_3969_p1;
wire   [30:0] grp_fu_4860_p3;
wire   [15:0] tmp_107_fu_3969_p4;
wire  signed [30:0] tmp_111_fu_3986_p1;
wire   [30:0] grp_fu_4868_p3;
wire   [15:0] tmp_111_fu_3986_p4;
wire  signed [15:0] mul_ln56_20_fu_4021_p1;
wire   [30:0] mul_ln56_20_fu_4021_p2;
wire   [15:0] tmp_71_fu_4026_p4;
wire  signed [30:0] tmp_101_fu_4055_p1;
wire   [30:0] grp_fu_4876_p3;
wire  signed [30:0] tmp_85_fu_4069_p1;
wire   [30:0] grp_fu_4885_p3;
wire  signed [15:0] tmp_85_fu_4069_p4;
wire  signed [16:0] sext_ln59_20_fu_4078_p1;
wire  signed [16:0] sext_ln59_21_fu_4081_p1;
wire   [16:0] sub_ln59_10_fu_4085_p2;
wire  signed [30:0] tmp_90_fu_4102_p1;
wire   [30:0] grp_fu_4893_p3;
wire  signed [15:0] tmp_90_fu_4102_p4;
wire  signed [16:0] sext_ln59_22_fu_4111_p1;
wire  signed [16:0] sext_ln59_23_fu_4115_p1;
wire   [16:0] sub_ln59_11_fu_4119_p2;
wire  signed [30:0] tmp_122_fu_4148_p1;
wire   [30:0] grp_fu_4901_p3;
wire  signed [30:0] tmp_72_fu_4157_p1;
wire   [30:0] grp_fu_4909_p3;
wire   [15:0] tmp_72_fu_4157_p4;
wire  signed [30:0] tmp_70_fu_4174_p1;
wire   [30:0] grp_fu_4916_p3;
wire  signed [15:0] tmp_70_fu_4174_p4;
wire  signed [16:0] sext_ln59_14_fu_4183_p1;
wire  signed [16:0] sext_ln59_15_fu_4186_p1;
wire   [16:0] sub_ln59_7_fu_4190_p2;
wire  signed [30:0] tmp_115_fu_4214_p1;
wire   [30:0] grp_fu_4924_p3;
wire   [15:0] tmp_115_fu_4214_p4;
wire  signed [30:0] tmp_73_fu_4242_p1;
wire   [30:0] grp_fu_4932_p3;
wire   [15:0] tmp_73_fu_4242_p4;
wire  signed [30:0] tmp_75_fu_4259_p1;
wire   [30:0] grp_fu_4939_p3;
wire  signed [15:0] tmp_75_fu_4259_p4;
wire  signed [16:0] sext_ln59_16_fu_4268_p1;
wire  signed [16:0] sext_ln59_17_fu_4271_p1;
wire   [16:0] sub_ln59_8_fu_4275_p2;
wire  signed [30:0] tmp_95_fu_4299_p1;
wire   [30:0] grp_fu_4947_p3;
wire  signed [15:0] tmp_95_fu_4299_p4;
wire  signed [16:0] sext_ln59_24_fu_4308_p1;
wire  signed [16:0] sext_ln59_25_fu_4311_p1;
wire   [16:0] sub_ln59_12_fu_4315_p2;
wire  signed [30:0] tmp_119_fu_4332_p1;
wire   [30:0] grp_fu_4955_p3;
wire   [15:0] tmp_119_fu_4332_p4;
wire  signed [30:0] tmp_74_fu_4356_p1;
wire   [30:0] grp_fu_4963_p3;
wire   [15:0] tmp_74_fu_4356_p4;
wire  signed [30:0] tmp_80_fu_4373_p1;
wire   [30:0] grp_fu_4970_p3;
wire  signed [15:0] tmp_80_fu_4373_p4;
wire  signed [16:0] sext_ln59_18_fu_4382_p1;
wire  signed [16:0] sext_ln59_19_fu_4385_p1;
wire   [16:0] sub_ln59_9_fu_4389_p2;
wire  signed [30:0] tmp_100_fu_4406_p1;
wire   [30:0] grp_fu_4979_p3;
wire  signed [15:0] tmp_100_fu_4406_p4;
wire  signed [16:0] sext_ln59_26_fu_4415_p1;
wire  signed [16:0] sext_ln59_27_fu_4418_p1;
wire   [16:0] sub_ln59_13_fu_4422_p2;
wire  signed [30:0] tmp_123_fu_4439_p1;
wire   [30:0] grp_fu_4987_p3;
wire   [15:0] tmp_123_fu_4439_p4;
wire  signed [30:0] tmp_55_fu_4456_p1;
wire   [30:0] grp_fu_4995_p3;
wire  signed [15:0] tmp_55_fu_4456_p4;
wire  signed [16:0] sext_ln59_8_fu_4465_p1;
wire  signed [16:0] sext_ln59_9_fu_4468_p1;
wire   [16:0] sub_ln59_4_fu_4472_p2;
wire  signed [30:0] tmp_105_fu_4489_p1;
wire   [30:0] grp_fu_5002_p3;
wire  signed [15:0] tmp_105_fu_4489_p4;
wire  signed [16:0] sext_ln59_28_fu_4498_p1;
wire  signed [16:0] sext_ln59_29_fu_4501_p1;
wire   [16:0] sub_ln59_14_fu_4505_p2;
wire  signed [15:0] grp_fu_4522_p1;
wire   [30:0] grp_fu_4522_p2;
wire  signed [15:0] grp_fu_4531_p1;
wire   [30:0] grp_fu_4531_p2;
wire  signed [15:0] grp_fu_4540_p0;
wire  signed [15:0] grp_fu_4540_p1;
wire   [30:0] grp_fu_4540_p2;
wire  signed [15:0] grp_fu_4548_p0;
wire  signed [15:0] grp_fu_4548_p1;
wire   [30:0] grp_fu_4548_p2;
wire  signed [15:0] grp_fu_4557_p0;
wire  signed [15:0] grp_fu_4557_p1;
wire   [30:0] grp_fu_4557_p2;
wire  signed [15:0] grp_fu_4565_p0;
wire  signed [15:0] grp_fu_4565_p1;
wire   [30:0] grp_fu_4565_p2;
wire   [30:0] grp_fu_4573_p2;
wire  signed [15:0] grp_fu_4582_p0;
wire  signed [15:0] grp_fu_4582_p1;
wire   [30:0] grp_fu_4582_p2;
wire  signed [15:0] grp_fu_4591_p0;
wire  signed [15:0] grp_fu_4591_p1;
wire   [30:0] grp_fu_4591_p2;
wire  signed [15:0] grp_fu_4599_p0;
wire   [30:0] grp_fu_4599_p2;
wire  signed [15:0] grp_fu_4607_p0;
wire   [30:0] grp_fu_4607_p2;
wire  signed [15:0] grp_fu_4616_p0;
wire  signed [15:0] grp_fu_4616_p1;
wire   [30:0] grp_fu_4616_p2;
wire  signed [15:0] grp_fu_4624_p1;
wire   [30:0] grp_fu_4624_p2;
wire  signed [15:0] grp_fu_4632_p0;
wire   [30:0] grp_fu_4632_p2;
wire  signed [15:0] grp_fu_4640_p0;
wire  signed [15:0] grp_fu_4640_p1;
wire   [30:0] grp_fu_4640_p2;
wire  signed [15:0] grp_fu_4647_p1;
wire   [30:0] grp_fu_4647_p2;
wire  signed [15:0] grp_fu_4655_p0;
wire   [30:0] grp_fu_4655_p2;
wire  signed [15:0] grp_fu_4663_p1;
wire   [30:0] grp_fu_4663_p2;
wire  signed [15:0] grp_fu_4672_p0;
wire  signed [15:0] grp_fu_4672_p1;
wire   [30:0] grp_fu_4672_p2;
wire  signed [15:0] grp_fu_4679_p1;
wire   [30:0] grp_fu_4679_p2;
wire  signed [15:0] grp_fu_4688_p0;
wire  signed [15:0] grp_fu_4688_p1;
wire   [30:0] grp_fu_4688_p2;
wire  signed [15:0] grp_fu_4696_p0;
wire  signed [15:0] grp_fu_4696_p1;
wire   [30:0] grp_fu_4696_p2;
wire  signed [15:0] grp_fu_4705_p0;
wire  signed [15:0] grp_fu_4705_p1;
wire   [30:0] grp_fu_4705_p2;
wire  signed [15:0] grp_fu_4713_p0;
wire  signed [15:0] grp_fu_4713_p1;
wire   [30:0] grp_fu_4713_p2;
wire   [30:0] grp_fu_4721_p2;
wire  signed [15:0] grp_fu_4730_p0;
wire  signed [15:0] grp_fu_4730_p1;
wire   [30:0] grp_fu_4730_p2;
wire  signed [15:0] grp_fu_4739_p0;
wire  signed [15:0] grp_fu_4739_p1;
wire   [30:0] grp_fu_4739_p2;
wire  signed [15:0] grp_fu_4747_p0;
wire   [30:0] grp_fu_4747_p2;
wire  signed [15:0] grp_fu_4755_p0;
wire   [30:0] grp_fu_4755_p2;
wire  signed [15:0] grp_fu_4764_p0;
wire  signed [15:0] grp_fu_4764_p1;
wire   [30:0] grp_fu_4764_p2;
wire  signed [15:0] grp_fu_4772_p1;
wire   [30:0] grp_fu_4772_p2;
wire  signed [15:0] grp_fu_4780_p0;
wire   [30:0] grp_fu_4780_p2;
wire  signed [15:0] grp_fu_4788_p0;
wire  signed [15:0] grp_fu_4788_p1;
wire   [30:0] grp_fu_4788_p2;
wire  signed [15:0] grp_fu_4795_p1;
wire   [30:0] grp_fu_4795_p2;
wire  signed [15:0] grp_fu_4803_p0;
wire   [30:0] grp_fu_4803_p2;
wire  signed [15:0] grp_fu_4811_p0;
wire  signed [15:0] grp_fu_4811_p1;
wire   [30:0] grp_fu_4811_p2;
wire   [30:0] grp_fu_4818_p2;
wire  signed [15:0] grp_fu_4827_p0;
wire   [30:0] grp_fu_4827_p2;
wire  signed [15:0] grp_fu_4836_p0;
wire  signed [15:0] grp_fu_4836_p1;
wire   [30:0] grp_fu_4836_p2;
wire  signed [15:0] grp_fu_4844_p0;
wire  signed [15:0] grp_fu_4844_p1;
wire   [30:0] grp_fu_4844_p2;
wire  signed [15:0] grp_fu_4852_p0;
wire  signed [15:0] grp_fu_4852_p1;
wire   [30:0] grp_fu_4852_p2;
wire  signed [15:0] grp_fu_4860_p0;
wire  signed [15:0] grp_fu_4860_p1;
wire   [30:0] grp_fu_4860_p2;
wire  signed [15:0] grp_fu_4868_p0;
wire  signed [15:0] grp_fu_4868_p1;
wire   [30:0] grp_fu_4868_p2;
wire  signed [15:0] grp_fu_4876_p0;
wire   [30:0] grp_fu_4876_p2;
wire  signed [15:0] grp_fu_4885_p1;
wire   [30:0] grp_fu_4885_p2;
wire  signed [15:0] grp_fu_4893_p1;
wire   [30:0] grp_fu_4893_p2;
wire  signed [15:0] grp_fu_4901_p0;
wire  signed [15:0] grp_fu_4901_p1;
wire   [30:0] grp_fu_4901_p2;
wire  signed [15:0] grp_fu_4909_p0;
wire  signed [15:0] grp_fu_4909_p1;
wire   [30:0] grp_fu_4909_p2;
wire  signed [15:0] grp_fu_4916_p0;
wire  signed [15:0] grp_fu_4916_p1;
wire   [30:0] grp_fu_4916_p2;
wire  signed [15:0] grp_fu_4924_p0;
wire  signed [15:0] grp_fu_4924_p1;
wire   [30:0] grp_fu_4924_p2;
wire  signed [15:0] grp_fu_4932_p0;
wire  signed [15:0] grp_fu_4932_p1;
wire   [30:0] grp_fu_4932_p2;
wire  signed [15:0] grp_fu_4939_p0;
wire  signed [15:0] grp_fu_4939_p1;
wire   [30:0] grp_fu_4939_p2;
wire  signed [15:0] grp_fu_4947_p1;
wire   [30:0] grp_fu_4947_p2;
wire  signed [15:0] grp_fu_4955_p0;
wire  signed [15:0] grp_fu_4955_p1;
wire   [30:0] grp_fu_4955_p2;
wire  signed [15:0] grp_fu_4963_p0;
wire  signed [15:0] grp_fu_4963_p1;
wire   [30:0] grp_fu_4963_p2;
wire  signed [15:0] grp_fu_4970_p0;
wire   [30:0] grp_fu_4970_p2;
wire  signed [15:0] grp_fu_4979_p1;
wire   [30:0] grp_fu_4979_p2;
wire  signed [15:0] grp_fu_4987_p0;
wire  signed [15:0] grp_fu_4987_p1;
wire   [30:0] grp_fu_4987_p2;
wire  signed [15:0] grp_fu_4995_p0;
wire  signed [15:0] grp_fu_4995_p1;
wire   [30:0] grp_fu_4995_p2;
wire  signed [15:0] grp_fu_5002_p1;
wire   [30:0] grp_fu_5002_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [18:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to1;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage2_subdone;
wire    ap_block_pp0_stage3_subdone;
wire    ap_block_pp0_stage4_subdone;
wire    ap_block_pp0_stage5_subdone;
wire    ap_block_pp0_stage6_subdone;
wire    ap_block_pp0_stage7_subdone;
wire    ap_block_pp0_stage8_subdone;
wire    ap_block_pp0_stage9_subdone;
wire    ap_block_pp0_stage10_subdone;
wire    ap_block_pp0_stage11_subdone;
wire    ap_block_pp0_stage13_subdone;
wire    ap_block_pp0_stage14_subdone;
wire    ap_block_pp0_stage15_subdone;
wire    ap_block_pp0_stage16_subdone;
wire    ap_block_pp0_stage17_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
wire   [10:0] mul_ln39_fu_1293_p00;
wire   [18:0] mul_ln56_75_fu_1567_p00;
wire   [18:0] mul_ln56_76_fu_1725_p00;
wire   [18:0] mul_ln56_77_fu_1782_p00;
wire   [18:0] mul_ln56_78_fu_1999_p00;
wire   [18:0] mul_ln56_79_fu_2246_p00;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 19'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_done_reg = 1'b0;
end

srcnn_mux_2_1_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 16 ))
mux_2_1_16_1_1_U641(
    .din0(conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_q1),
    .din1(conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_q1),
    .din2(icmp_ln56_reg_5223),
    .dout(grp_fu_1075_p4)
);

srcnn_mux_2_1_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 16 ))
mux_2_1_16_1_1_U642(
    .din0(conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_q0),
    .din1(conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_q0),
    .din2(tmp_16_reg_5247),
    .dout(grp_fu_1084_p4)
);

srcnn_mux_2_1_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 16 ))
mux_2_1_16_1_1_U643(
    .din0(conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_q1),
    .din1(conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_q1),
    .din2(tmp_51_reg_5319),
    .dout(grp_fu_1093_p4)
);

srcnn_mux_2_1_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 16 ))
mux_2_1_16_1_1_U644(
    .din0(conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_q0),
    .din1(conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_q0),
    .din2(tmp_53_reg_5343),
    .dout(grp_fu_1102_p4)
);

srcnn_mux_2_1_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 16 ))
mux_2_1_16_1_1_U645(
    .din0(conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_q1),
    .din1(conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_q1),
    .din2(icmp_ln43_1_reg_5417),
    .dout(grp_fu_1111_p4)
);

srcnn_mux_2_1_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 16 ))
mux_2_1_16_1_1_U646(
    .din0(conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_q0),
    .din1(conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_q0),
    .din2(icmp_ln56_reg_5223),
    .dout(grp_fu_1120_p4)
);

srcnn_mux_2_1_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 16 ))
mux_2_1_16_1_1_U647(
    .din0(conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_q1),
    .din1(conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_q1),
    .din2(tmp_16_reg_5247),
    .dout(grp_fu_1129_p4)
);

srcnn_mux_2_1_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 16 ))
mux_2_1_16_1_1_U648(
    .din0(conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_q0),
    .din1(conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_q0),
    .din2(tmp_51_reg_5319),
    .dout(grp_fu_1138_p4)
);

srcnn_mux_2_1_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 16 ))
mux_2_1_16_1_1_U649(
    .din0(conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_q1),
    .din1(conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_q1),
    .din2(tmp_79_reg_5448),
    .dout(grp_fu_1147_p4)
);

srcnn_mux_2_1_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 16 ))
mux_2_1_16_1_1_U650(
    .din0(conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_q0),
    .din1(conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_q0),
    .din2(tmp_79_reg_5448),
    .dout(grp_fu_1156_p4)
);

srcnn_mux_2_1_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 16 ))
mux_2_1_16_1_1_U651(
    .din0(conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_q0),
    .din1(conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_q0),
    .din2(tmp_106_reg_5616),
    .dout(grp_fu_1165_p4)
);

srcnn_mul_6ns_6ns_11_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 11 ))
mul_6ns_6ns_11_1_1_U652(
    .din0(mul_ln39_fu_1293_p0),
    .din1(mul_ln39_fu_1293_p1),
    .dout(mul_ln39_fu_1293_p2)
);

srcnn_mul_9ns_11ns_19_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 19 ))
mul_9ns_11ns_19_1_1_U653(
    .din0(mul_ln56_75_fu_1567_p0),
    .din1(mul_ln56_75_fu_1567_p1),
    .dout(mul_ln56_75_fu_1567_p2)
);

srcnn_urem_9ns_9ns_9_13_1 #(
    .ID( 1 ),
    .NUM_STAGE( 13 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 9 ))
urem_9ns_9ns_9_13_1_U654(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1593_p0),
    .din1(9'd130),
    .ce(1'b1),
    .dout(grp_fu_1593_p2)
);

srcnn_mul_9ns_11ns_19_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 19 ))
mul_9ns_11ns_19_1_1_U655(
    .din0(mul_ln56_76_fu_1725_p0),
    .din1(mul_ln56_76_fu_1725_p1),
    .dout(mul_ln56_76_fu_1725_p2)
);

srcnn_mul_9ns_11ns_19_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 19 ))
mul_9ns_11ns_19_1_1_U656(
    .din0(mul_ln56_77_fu_1782_p0),
    .din1(mul_ln56_77_fu_1782_p1),
    .dout(mul_ln56_77_fu_1782_p2)
);

srcnn_mux_2_1_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 16 ))
mux_2_1_16_1_1_U657(
    .din0(conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_q1),
    .din1(conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_q1),
    .din2(tmp_reg_5183),
    .dout(tmp_s_fu_1796_p4)
);

srcnn_mux_2_1_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 16 ))
mux_2_1_16_1_1_U658(
    .din0(conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_q0),
    .din1(conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_q0),
    .din2(tmp_12_reg_5200),
    .dout(tmp_38_fu_1805_p4)
);

srcnn_urem_9ns_9ns_9_13_1 #(
    .ID( 1 ),
    .NUM_STAGE( 13 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 9 ))
urem_9ns_9ns_9_13_1_U659(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1819_p0),
    .din1(9'd130),
    .ce(1'b1),
    .dout(grp_fu_1819_p2)
);

srcnn_mul_16s_16s_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 31 ))
mul_16s_16s_31_1_1_U660(
    .din0(mul_ln56_25_fu_1981_p0),
    .din1(weight_buffer_0_q1),
    .dout(mul_ln56_25_fu_1981_p2)
);

srcnn_mul_9ns_11ns_19_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 19 ))
mul_9ns_11ns_19_1_1_U661(
    .din0(mul_ln56_78_fu_1999_p0),
    .din1(mul_ln56_78_fu_1999_p1),
    .dout(mul_ln56_78_fu_1999_p2)
);

srcnn_mux_2_1_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 16 ))
mux_2_1_16_1_1_U662(
    .din0(conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_q1),
    .din1(conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_q1),
    .din2(tmp_44_fu_2013_p3),
    .dout(tmp_44_fu_2013_p4)
);

srcnn_mul_16s_16s_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 31 ))
mul_16s_16s_31_1_1_U663(
    .din0(grp_fu_1111_p4),
    .din1(mul_ln56_fu_2055_p1),
    .dout(mul_ln56_fu_2055_p2)
);

srcnn_mul_16s_16s_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 31 ))
mul_16s_16s_31_1_1_U664(
    .din0(mul_ln56_50_fu_2113_p0),
    .din1(mul_ln56_50_fu_2113_p1),
    .dout(mul_ln56_50_fu_2113_p2)
);

srcnn_mul_16s_16s_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 31 ))
mul_16s_16s_31_1_1_U665(
    .din0(mul_ln56_30_fu_2221_p0),
    .din1(weight_buffer_0_q1),
    .dout(mul_ln56_30_fu_2221_p2)
);

srcnn_mul_9ns_11ns_19_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 19 ))
mul_9ns_11ns_19_1_1_U666(
    .din0(mul_ln56_79_fu_2246_p0),
    .din1(mul_ln56_79_fu_2246_p1),
    .dout(mul_ln56_79_fu_2246_p2)
);

srcnn_mul_16s_16s_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 31 ))
mul_16s_16s_31_1_1_U667(
    .din0(grp_fu_1111_p4),
    .din1(mul_ln56_5_fu_2390_p1),
    .dout(mul_ln56_5_fu_2390_p2)
);

srcnn_mul_16s_16s_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 31 ))
mul_16s_16s_31_1_1_U668(
    .din0(mul_ln56_55_fu_2451_p0),
    .din1(mul_ln56_55_fu_2451_p1),
    .dout(mul_ln56_55_fu_2451_p2)
);

srcnn_mul_16s_16s_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 31 ))
mul_16s_16s_31_1_1_U669(
    .din0(mul_ln56_35_fu_2841_p0),
    .din1(mul_ln56_35_fu_2841_p1),
    .dout(mul_ln56_35_fu_2841_p2)
);

srcnn_mul_16s_16s_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 31 ))
mul_16s_16s_31_1_1_U670(
    .din0(mul_ln56_60_fu_2873_p0),
    .din1(mul_ln56_60_fu_2873_p1),
    .dout(mul_ln56_60_fu_2873_p2)
);

srcnn_mul_16s_16s_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 31 ))
mul_16s_16s_31_1_1_U671(
    .din0(grp_fu_1111_p4),
    .din1(mul_ln56_10_fu_2957_p1),
    .dout(mul_ln56_10_fu_2957_p2)
);

srcnn_mul_16s_16s_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 31 ))
mul_16s_16s_31_1_1_U672(
    .din0(mul_ln56_40_fu_3157_p0),
    .din1(mul_ln56_40_fu_3157_p1),
    .dout(mul_ln56_40_fu_3157_p2)
);

srcnn_mul_16s_16s_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 31 ))
mul_16s_16s_31_1_1_U673(
    .din0(mul_ln56_65_fu_3179_p0),
    .din1(mul_ln56_65_fu_3179_p1),
    .dout(mul_ln56_65_fu_3179_p2)
);

srcnn_mul_16s_16s_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 31 ))
mul_16s_16s_31_1_1_U674(
    .din0(grp_fu_1111_p4),
    .din1(mul_ln56_15_fu_3260_p1),
    .dout(mul_ln56_15_fu_3260_p2)
);

srcnn_mul_16s_16s_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 31 ))
mul_16s_16s_31_1_1_U675(
    .din0(tmp_33_reg_6196),
    .din1(mul_ln56_45_fu_3557_p1),
    .dout(mul_ln56_45_fu_3557_p2)
);

srcnn_mul_16s_16s_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 31 ))
mul_16s_16s_31_1_1_U676(
    .din0(mul_ln56_70_fu_3590_p0),
    .din1(mul_ln56_70_fu_3590_p1),
    .dout(mul_ln56_70_fu_3590_p2)
);

srcnn_mux_2_1_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 16 ))
mux_2_1_16_1_1_U677(
    .din0(conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_q1),
    .din1(conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_q1),
    .din2(tmp_106_reg_5616),
    .dout(tmp_43_fu_3796_p4)
);

srcnn_mul_16s_16s_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 31 ))
mul_16s_16s_31_1_1_U678(
    .din0(grp_fu_1111_p4),
    .din1(mul_ln56_20_fu_4021_p1),
    .dout(mul_ln56_20_fu_4021_p2)
);

srcnn_mac_muladd_16s_16s_31ns_31_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 31 ),
    .dout_WIDTH( 31 ))
mac_muladd_16s_16s_31ns_31_4_1_U679(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1075_p4),
    .din1(grp_fu_4522_p1),
    .din2(grp_fu_4522_p2),
    .ce(1'b1),
    .dout(grp_fu_4522_p3)
);

srcnn_mac_muladd_16s_16s_31ns_31_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 31 ),
    .dout_WIDTH( 31 ))
mac_muladd_16s_16s_31ns_31_4_1_U680(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1084_p4),
    .din1(grp_fu_4531_p1),
    .din2(grp_fu_4531_p2),
    .ce(1'b1),
    .dout(grp_fu_4531_p3)
);

srcnn_mac_muladd_16s_16s_31ns_31_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 31 ),
    .dout_WIDTH( 31 ))
mac_muladd_16s_16s_31ns_31_4_1_U681(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4540_p0),
    .din1(grp_fu_4540_p1),
    .din2(grp_fu_4540_p2),
    .ce(1'b1),
    .dout(grp_fu_4540_p3)
);

srcnn_mac_muladd_16s_16s_31ns_31_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 31 ),
    .dout_WIDTH( 31 ))
mac_muladd_16s_16s_31ns_31_4_1_U682(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4548_p0),
    .din1(grp_fu_4548_p1),
    .din2(grp_fu_4548_p2),
    .ce(1'b1),
    .dout(grp_fu_4548_p3)
);

srcnn_mac_muladd_16s_16s_31ns_31_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 31 ),
    .dout_WIDTH( 31 ))
mac_muladd_16s_16s_31ns_31_4_1_U683(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4557_p0),
    .din1(grp_fu_4557_p1),
    .din2(grp_fu_4557_p2),
    .ce(1'b1),
    .dout(grp_fu_4557_p3)
);

srcnn_mac_muladd_16s_16s_31ns_31_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 31 ),
    .dout_WIDTH( 31 ))
mac_muladd_16s_16s_31ns_31_4_1_U684(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4565_p0),
    .din1(grp_fu_4565_p1),
    .din2(grp_fu_4565_p2),
    .ce(1'b1),
    .dout(grp_fu_4565_p3)
);

srcnn_mac_muladd_16s_16s_31ns_31_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 31 ),
    .dout_WIDTH( 31 ))
mac_muladd_16s_16s_31ns_31_4_1_U685(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1120_p4),
    .din1(weight_buffer_0_q0),
    .din2(grp_fu_4573_p2),
    .ce(1'b1),
    .dout(grp_fu_4573_p3)
);

srcnn_mac_muladd_16s_16s_31ns_31_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 31 ),
    .dout_WIDTH( 31 ))
mac_muladd_16s_16s_31ns_31_4_1_U686(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4582_p0),
    .din1(grp_fu_4582_p1),
    .din2(grp_fu_4582_p2),
    .ce(1'b1),
    .dout(grp_fu_4582_p3)
);

srcnn_mac_muladd_16s_16s_31ns_31_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 31 ),
    .dout_WIDTH( 31 ))
mac_muladd_16s_16s_31ns_31_4_1_U687(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4591_p0),
    .din1(grp_fu_4591_p1),
    .din2(grp_fu_4591_p2),
    .ce(1'b1),
    .dout(grp_fu_4591_p3)
);

srcnn_mac_muladd_16s_16s_31ns_31_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 31 ),
    .dout_WIDTH( 31 ))
mac_muladd_16s_16s_31ns_31_4_1_U688(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4599_p0),
    .din1(reg_1174),
    .din2(grp_fu_4599_p2),
    .ce(1'b1),
    .dout(grp_fu_4599_p3)
);

srcnn_mac_muladd_16s_16s_31ns_31_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 31 ),
    .dout_WIDTH( 31 ))
mac_muladd_16s_16s_31ns_31_4_1_U689(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4607_p0),
    .din1(weight_buffer_0_q0),
    .din2(grp_fu_4607_p2),
    .ce(1'b1),
    .dout(grp_fu_4607_p3)
);

srcnn_mac_muladd_16s_16s_31ns_31_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 31 ),
    .dout_WIDTH( 31 ))
mac_muladd_16s_16s_31ns_31_4_1_U690(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4616_p0),
    .din1(grp_fu_4616_p1),
    .din2(grp_fu_4616_p2),
    .ce(1'b1),
    .dout(grp_fu_4616_p3)
);

srcnn_mac_muladd_16s_16s_31ns_31_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 31 ),
    .dout_WIDTH( 31 ))
mac_muladd_16s_16s_31ns_31_4_1_U691(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1138_p4),
    .din1(grp_fu_4624_p1),
    .din2(grp_fu_4624_p2),
    .ce(1'b1),
    .dout(grp_fu_4624_p3)
);

srcnn_mac_muladd_16s_16s_31ns_31_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 31 ),
    .dout_WIDTH( 31 ))
mac_muladd_16s_16s_31ns_31_4_1_U692(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4632_p0),
    .din1(weight_buffer_0_q1),
    .din2(grp_fu_4632_p2),
    .ce(1'b1),
    .dout(grp_fu_4632_p3)
);

srcnn_mac_muladd_16s_16s_31ns_31_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 31 ),
    .dout_WIDTH( 31 ))
mac_muladd_16s_16s_31ns_31_4_1_U693(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4640_p0),
    .din1(grp_fu_4640_p1),
    .din2(grp_fu_4640_p2),
    .ce(1'b1),
    .dout(grp_fu_4640_p3)
);

srcnn_mac_muladd_16s_16s_31ns_31_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 31 ),
    .dout_WIDTH( 31 ))
mac_muladd_16s_16s_31ns_31_4_1_U694(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1102_p4),
    .din1(grp_fu_4647_p1),
    .din2(grp_fu_4647_p2),
    .ce(1'b1),
    .dout(grp_fu_4647_p3)
);

srcnn_mac_muladd_16s_16s_31ns_31_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 31 ),
    .dout_WIDTH( 31 ))
mac_muladd_16s_16s_31ns_31_4_1_U695(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4655_p0),
    .din1(weight_buffer_0_q1),
    .din2(grp_fu_4655_p2),
    .ce(1'b1),
    .dout(grp_fu_4655_p3)
);

srcnn_mac_muladd_16s_16s_31ns_31_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 31 ),
    .dout_WIDTH( 31 ))
mac_muladd_16s_16s_31ns_31_4_1_U696(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1075_p4),
    .din1(grp_fu_4663_p1),
    .din2(grp_fu_4663_p2),
    .ce(1'b1),
    .dout(grp_fu_4663_p3)
);

srcnn_mac_muladd_16s_16s_31ns_31_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 31 ),
    .dout_WIDTH( 31 ))
mac_muladd_16s_16s_31ns_31_4_1_U697(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4672_p0),
    .din1(grp_fu_4672_p1),
    .din2(grp_fu_4672_p2),
    .ce(1'b1),
    .dout(grp_fu_4672_p3)
);

srcnn_mac_muladd_16s_16s_31ns_31_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 31 ),
    .dout_WIDTH( 31 ))
mac_muladd_16s_16s_31ns_31_4_1_U698(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1084_p4),
    .din1(grp_fu_4679_p1),
    .din2(grp_fu_4679_p2),
    .ce(1'b1),
    .dout(grp_fu_4679_p3)
);

srcnn_mac_muladd_16s_16s_31ns_31_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 31 ),
    .dout_WIDTH( 31 ))
mac_muladd_16s_16s_31ns_31_4_1_U699(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4688_p0),
    .din1(grp_fu_4688_p1),
    .din2(grp_fu_4688_p2),
    .ce(1'b1),
    .dout(grp_fu_4688_p3)
);

srcnn_mac_muladd_16s_16s_31ns_31_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 31 ),
    .dout_WIDTH( 31 ))
mac_muladd_16s_16s_31ns_31_4_1_U700(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4696_p0),
    .din1(grp_fu_4696_p1),
    .din2(grp_fu_4696_p2),
    .ce(1'b1),
    .dout(grp_fu_4696_p3)
);

srcnn_mac_muladd_16s_16s_31ns_31_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 31 ),
    .dout_WIDTH( 31 ))
mac_muladd_16s_16s_31ns_31_4_1_U701(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4705_p0),
    .din1(grp_fu_4705_p1),
    .din2(grp_fu_4705_p2),
    .ce(1'b1),
    .dout(grp_fu_4705_p3)
);

srcnn_mac_muladd_16s_16s_31ns_31_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 31 ),
    .dout_WIDTH( 31 ))
mac_muladd_16s_16s_31ns_31_4_1_U702(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4713_p0),
    .din1(grp_fu_4713_p1),
    .din2(grp_fu_4713_p2),
    .ce(1'b1),
    .dout(grp_fu_4713_p3)
);

srcnn_mac_muladd_16s_16s_31ns_31_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 31 ),
    .dout_WIDTH( 31 ))
mac_muladd_16s_16s_31ns_31_4_1_U703(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1120_p4),
    .din1(weight_buffer_0_q0),
    .din2(grp_fu_4721_p2),
    .ce(1'b1),
    .dout(grp_fu_4721_p3)
);

srcnn_mac_muladd_16s_16s_31ns_31_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 31 ),
    .dout_WIDTH( 31 ))
mac_muladd_16s_16s_31ns_31_4_1_U704(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4730_p0),
    .din1(grp_fu_4730_p1),
    .din2(grp_fu_4730_p2),
    .ce(1'b1),
    .dout(grp_fu_4730_p3)
);

srcnn_mac_muladd_16s_16s_31ns_31_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 31 ),
    .dout_WIDTH( 31 ))
mac_muladd_16s_16s_31ns_31_4_1_U705(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4739_p0),
    .din1(grp_fu_4739_p1),
    .din2(grp_fu_4739_p2),
    .ce(1'b1),
    .dout(grp_fu_4739_p3)
);

srcnn_mac_muladd_16s_16s_31ns_31_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 31 ),
    .dout_WIDTH( 31 ))
mac_muladd_16s_16s_31ns_31_4_1_U706(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4747_p0),
    .din1(reg_1174),
    .din2(grp_fu_4747_p2),
    .ce(1'b1),
    .dout(grp_fu_4747_p3)
);

srcnn_mac_muladd_16s_16s_31ns_31_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 31 ),
    .dout_WIDTH( 31 ))
mac_muladd_16s_16s_31ns_31_4_1_U707(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4755_p0),
    .din1(weight_buffer_0_q0),
    .din2(grp_fu_4755_p2),
    .ce(1'b1),
    .dout(grp_fu_4755_p3)
);

srcnn_mac_muladd_16s_16s_31ns_31_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 31 ),
    .dout_WIDTH( 31 ))
mac_muladd_16s_16s_31ns_31_4_1_U708(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4764_p0),
    .din1(grp_fu_4764_p1),
    .din2(grp_fu_4764_p2),
    .ce(1'b1),
    .dout(grp_fu_4764_p3)
);

srcnn_mac_muladd_16s_16s_31ns_31_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 31 ),
    .dout_WIDTH( 31 ))
mac_muladd_16s_16s_31ns_31_4_1_U709(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1138_p4),
    .din1(grp_fu_4772_p1),
    .din2(grp_fu_4772_p2),
    .ce(1'b1),
    .dout(grp_fu_4772_p3)
);

srcnn_mac_muladd_16s_16s_31ns_31_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 31 ),
    .dout_WIDTH( 31 ))
mac_muladd_16s_16s_31ns_31_4_1_U710(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4780_p0),
    .din1(weight_buffer_0_q1),
    .din2(grp_fu_4780_p2),
    .ce(1'b1),
    .dout(grp_fu_4780_p3)
);

srcnn_mac_muladd_16s_16s_31ns_31_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 31 ),
    .dout_WIDTH( 31 ))
mac_muladd_16s_16s_31ns_31_4_1_U711(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4788_p0),
    .din1(grp_fu_4788_p1),
    .din2(grp_fu_4788_p2),
    .ce(1'b1),
    .dout(grp_fu_4788_p3)
);

srcnn_mac_muladd_16s_16s_31ns_31_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 31 ),
    .dout_WIDTH( 31 ))
mac_muladd_16s_16s_31ns_31_4_1_U712(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1102_p4),
    .din1(grp_fu_4795_p1),
    .din2(grp_fu_4795_p2),
    .ce(1'b1),
    .dout(grp_fu_4795_p3)
);

srcnn_mac_muladd_16s_16s_31ns_31_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 31 ),
    .dout_WIDTH( 31 ))
mac_muladd_16s_16s_31ns_31_4_1_U713(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4803_p0),
    .din1(weight_buffer_0_q1),
    .din2(grp_fu_4803_p2),
    .ce(1'b1),
    .dout(grp_fu_4803_p3)
);

srcnn_mac_muladd_16s_16s_31ns_31_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 31 ),
    .dout_WIDTH( 31 ))
mac_muladd_16s_16s_31ns_31_4_1_U714(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4811_p0),
    .din1(grp_fu_4811_p1),
    .din2(grp_fu_4811_p2),
    .ce(1'b1),
    .dout(grp_fu_4811_p3)
);

srcnn_mac_muladd_16s_16s_31ns_31_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 31 ),
    .dout_WIDTH( 31 ))
mac_muladd_16s_16s_31ns_31_4_1_U715(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1084_p4),
    .din1(reg_1174),
    .din2(grp_fu_4818_p2),
    .ce(1'b1),
    .dout(grp_fu_4818_p3)
);

srcnn_mac_muladd_16s_16s_31ns_31_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 31 ),
    .dout_WIDTH( 31 ))
mac_muladd_16s_16s_31ns_31_4_1_U716(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4827_p0),
    .din1(reg_1174),
    .din2(grp_fu_4827_p2),
    .ce(1'b1),
    .dout(grp_fu_4827_p3)
);

srcnn_mac_muladd_16s_16s_31ns_31_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 31 ),
    .dout_WIDTH( 31 ))
mac_muladd_16s_16s_31ns_31_4_1_U717(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4836_p0),
    .din1(grp_fu_4836_p1),
    .din2(grp_fu_4836_p2),
    .ce(1'b1),
    .dout(grp_fu_4836_p3)
);

srcnn_mac_muladd_16s_16s_31ns_31_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 31 ),
    .dout_WIDTH( 31 ))
mac_muladd_16s_16s_31ns_31_4_1_U718(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4844_p0),
    .din1(grp_fu_4844_p1),
    .din2(grp_fu_4844_p2),
    .ce(1'b1),
    .dout(grp_fu_4844_p3)
);

srcnn_mac_muladd_16s_16s_31ns_31_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 31 ),
    .dout_WIDTH( 31 ))
mac_muladd_16s_16s_31ns_31_4_1_U719(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4852_p0),
    .din1(grp_fu_4852_p1),
    .din2(grp_fu_4852_p2),
    .ce(1'b1),
    .dout(grp_fu_4852_p3)
);

srcnn_mac_muladd_16s_16s_31ns_31_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 31 ),
    .dout_WIDTH( 31 ))
mac_muladd_16s_16s_31ns_31_4_1_U720(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4860_p0),
    .din1(grp_fu_4860_p1),
    .din2(grp_fu_4860_p2),
    .ce(1'b1),
    .dout(grp_fu_4860_p3)
);

srcnn_mac_muladd_16s_16s_31ns_31_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 31 ),
    .dout_WIDTH( 31 ))
mac_muladd_16s_16s_31ns_31_4_1_U721(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4868_p0),
    .din1(grp_fu_4868_p1),
    .din2(grp_fu_4868_p2),
    .ce(1'b1),
    .dout(grp_fu_4868_p3)
);

srcnn_mac_muladd_16s_16s_31ns_31_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 31 ),
    .dout_WIDTH( 31 ))
mac_muladd_16s_16s_31ns_31_4_1_U722(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4876_p0),
    .din1(reg_1174),
    .din2(grp_fu_4876_p2),
    .ce(1'b1),
    .dout(grp_fu_4876_p3)
);

srcnn_mac_muladd_16s_16s_31ns_31_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 31 ),
    .dout_WIDTH( 31 ))
mac_muladd_16s_16s_31ns_31_4_1_U723(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_43_fu_3796_p4),
    .din1(grp_fu_4885_p1),
    .din2(grp_fu_4885_p2),
    .ce(1'b1),
    .dout(grp_fu_4885_p3)
);

srcnn_mac_muladd_16s_16s_31ns_31_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 31 ),
    .dout_WIDTH( 31 ))
mac_muladd_16s_16s_31ns_31_4_1_U724(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1165_p4),
    .din1(grp_fu_4893_p1),
    .din2(grp_fu_4893_p2),
    .ce(1'b1),
    .dout(grp_fu_4893_p3)
);

srcnn_mac_muladd_16s_16s_31ns_31_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 31 ),
    .dout_WIDTH( 31 ))
mac_muladd_16s_16s_31ns_31_4_1_U725(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4901_p0),
    .din1(grp_fu_4901_p1),
    .din2(grp_fu_4901_p2),
    .ce(1'b1),
    .dout(grp_fu_4901_p3)
);

srcnn_mac_muladd_16s_16s_31ns_31_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 31 ),
    .dout_WIDTH( 31 ))
mac_muladd_16s_16s_31ns_31_4_1_U726(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4909_p0),
    .din1(grp_fu_4909_p1),
    .din2(grp_fu_4909_p2),
    .ce(1'b1),
    .dout(grp_fu_4909_p3)
);

srcnn_mac_muladd_16s_16s_31ns_31_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 31 ),
    .dout_WIDTH( 31 ))
mac_muladd_16s_16s_31ns_31_4_1_U727(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4916_p0),
    .din1(grp_fu_4916_p1),
    .din2(grp_fu_4916_p2),
    .ce(1'b1),
    .dout(grp_fu_4916_p3)
);

srcnn_mac_muladd_16s_16s_31ns_31_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 31 ),
    .dout_WIDTH( 31 ))
mac_muladd_16s_16s_31ns_31_4_1_U728(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4924_p0),
    .din1(grp_fu_4924_p1),
    .din2(grp_fu_4924_p2),
    .ce(1'b1),
    .dout(grp_fu_4924_p3)
);

srcnn_mac_muladd_16s_16s_31ns_31_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 31 ),
    .dout_WIDTH( 31 ))
mac_muladd_16s_16s_31ns_31_4_1_U729(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4932_p0),
    .din1(grp_fu_4932_p1),
    .din2(grp_fu_4932_p2),
    .ce(1'b1),
    .dout(grp_fu_4932_p3)
);

srcnn_mac_muladd_16s_16s_31ns_31_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 31 ),
    .dout_WIDTH( 31 ))
mac_muladd_16s_16s_31ns_31_4_1_U730(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4939_p0),
    .din1(grp_fu_4939_p1),
    .din2(grp_fu_4939_p2),
    .ce(1'b1),
    .dout(grp_fu_4939_p3)
);

srcnn_mac_muladd_16s_16s_31ns_31_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 31 ),
    .dout_WIDTH( 31 ))
mac_muladd_16s_16s_31ns_31_4_1_U731(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_1183),
    .din1(grp_fu_4947_p1),
    .din2(grp_fu_4947_p2),
    .ce(1'b1),
    .dout(grp_fu_4947_p3)
);

srcnn_mac_muladd_16s_16s_31ns_31_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 31 ),
    .dout_WIDTH( 31 ))
mac_muladd_16s_16s_31ns_31_4_1_U732(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4955_p0),
    .din1(grp_fu_4955_p1),
    .din2(grp_fu_4955_p2),
    .ce(1'b1),
    .dout(grp_fu_4955_p3)
);

srcnn_mac_muladd_16s_16s_31ns_31_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 31 ),
    .dout_WIDTH( 31 ))
mac_muladd_16s_16s_31ns_31_4_1_U733(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4963_p0),
    .din1(grp_fu_4963_p1),
    .din2(grp_fu_4963_p2),
    .ce(1'b1),
    .dout(grp_fu_4963_p3)
);

srcnn_mac_muladd_16s_16s_31ns_31_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 31 ),
    .dout_WIDTH( 31 ))
mac_muladd_16s_16s_31ns_31_4_1_U734(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4970_p0),
    .din1(weight_buffer_0_load_24_reg_6320),
    .din2(grp_fu_4970_p2),
    .ce(1'b1),
    .dout(grp_fu_4970_p3)
);

srcnn_mac_muladd_16s_16s_31ns_31_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 31 ),
    .dout_WIDTH( 31 ))
mac_muladd_16s_16s_31ns_31_4_1_U735(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_1183),
    .din1(grp_fu_4979_p1),
    .din2(grp_fu_4979_p2),
    .ce(1'b1),
    .dout(grp_fu_4979_p3)
);

srcnn_mac_muladd_16s_16s_31ns_31_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 31 ),
    .dout_WIDTH( 31 ))
mac_muladd_16s_16s_31ns_31_4_1_U736(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4987_p0),
    .din1(grp_fu_4987_p1),
    .din2(grp_fu_4987_p2),
    .ce(1'b1),
    .dout(grp_fu_4987_p3)
);

srcnn_mac_muladd_16s_16s_31ns_31_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 31 ),
    .dout_WIDTH( 31 ))
mac_muladd_16s_16s_31ns_31_4_1_U737(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4995_p0),
    .din1(grp_fu_4995_p1),
    .din2(grp_fu_4995_p2),
    .ce(1'b1),
    .dout(grp_fu_4995_p3)
);

srcnn_mac_muladd_16s_16s_31ns_31_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 31 ),
    .dout_WIDTH( 31 ))
mac_muladd_16s_16s_31ns_31_4_1_U738(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1165_p4),
    .din1(grp_fu_5002_p1),
    .din2(grp_fu_5002_p2),
    .ce(1'b1),
    .dout(grp_fu_5002_p3)
);

srcnn_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage12),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage12_subdone) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage12)) begin
            ap_enable_reg_pp0_iter0_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage12_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage18_subdone) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        col_fu_198 <= 8'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln39_fu_1221_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        col_fu_198 <= add_ln56_64_fu_1581_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        i_fu_210 <= 6'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln39_fu_1221_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        i_fu_210 <= select_ln39_1_fu_1259_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        indvar_flatten25_fu_206 <= 10'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln39_fu_1221_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        indvar_flatten25_fu_206 <= select_ln41_6_fu_1605_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        indvar_flatten81_fu_214 <= 14'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln39_fu_1221_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        indvar_flatten81_fu_214 <= add_ln39_25_fu_1227_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        r_fu_202 <= 3'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln39_fu_1221_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        r_fu_202 <= select_ln41_1_fu_1363_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln39_reg_5053 == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((icmp_ln39_reg_5053 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        reg_1174 <= weight_buffer_0_q1;
    end else if ((((icmp_ln39_reg_5053 == 1'd0) & (1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((icmp_ln39_reg_5053 == 1'd0) & (1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((icmp_ln39_reg_5053 == 1'd0) & (1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((icmp_ln39_reg_5053 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((icmp_ln39_reg_5053 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((icmp_ln39_reg_5053 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((icmp_ln39_reg_5053 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln39_reg_5053 == 1'd0) & (1'b0 
    == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        reg_1174 <= weight_buffer_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln39_fu_1221_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add_ln54_3_reg_5253 <= add_ln54_3_fu_1587_p2;
        add_ln56_65_reg_5072 <= add_ln56_65_fu_1283_p2;
        add_ln56_67_reg_5148[15 : 1] <= add_ln56_67_fu_1405_p2[15 : 1];
        and_ln39_reg_5121 <= and_ln39_fu_1337_p2;
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_365_reg_5171 <= tmp_61_cast_fu_1427_p1;
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_366_reg_5177 <= tmp_61_cast_fu_1427_p1;
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_369_reg_5188 <= tmp_62_cast_fu_1461_p1;
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_370_reg_5194 <= tmp_62_cast_fu_1461_p1;
        empty_205_reg_5085 <= empty_205_fu_1299_p1;
        icmp_ln41_reg_5057 <= icmp_ln41_fu_1245_p2;
        icmp_ln56_reg_5223 <= icmp_ln56_fu_1511_p2;
        indvars_iv_next606_dup_reg_5129 <= indvars_iv_next606_dup_fu_1343_p2;
        mul_ln39_reg_5080 <= mul_ln39_fu_1293_p2;
        select_ln39_reg_5065 <= select_ln39_fu_1251_p3;
        select_ln41_1_reg_5143 <= select_ln41_1_fu_1363_p3;
        select_ln41_reg_5134 <= select_ln41_fu_1355_p3;
        tmp_12_reg_5200 <= add_ln54_fu_1441_p2[32'd7];
        tmp_16_reg_5247 <= mul_ln56_75_fu_1567_p2[32'd17];
        tmp_reg_5183 <= select_ln41_fu_1355_p3[32'd7];
        trunc_ln43_reg_5166 <= trunc_ln43_fu_1415_p1;
        zext_ln43_reg_5157[7 : 0] <= zext_ln43_fu_1411_p1[7 : 0];
        zext_ln56_18_reg_5205[7 : 0] <= zext_ln56_18_fu_1495_p1[7 : 0];
        zext_ln56_24_reg_5229[8 : 0] <= zext_ln56_24_fu_1547_p1[8 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln39_reg_5053 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        add_ln54_4_reg_5360 <= add_ln54_4_fu_1814_p2;
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_383_reg_5282 <= tmp_64_cast_fu_1672_p1;
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_384_reg_5288 <= tmp_64_cast_fu_1672_p1;
        sext_ln39_1_reg_5264 <= sext_ln39_1_fu_1642_p1;
        sext_ln56_1_reg_5276 <= sext_ln56_1_fu_1656_p1;
        sext_ln56_2_reg_5294 <= sext_ln56_2_fu_1678_p1;
        tmp_38_reg_5354 <= tmp_38_fu_1805_p4;
        tmp_51_reg_5319 <= mul_ln56_76_fu_1725_p2[32'd17];
        tmp_53_reg_5343 <= mul_ln56_77_fu_1782_p2[32'd17];
        tmp_s_reg_5348 <= tmp_s_fu_1796_p4;
        zext_ln56_31_reg_5301[8 : 0] <= zext_ln56_31_fu_1706_p1[8 : 0];
        zext_ln56_38_reg_5325[8 : 0] <= zext_ln56_38_fu_1763_p1[8 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln39_reg_5053 == 1'd0) & (1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        add_ln56_107_reg_6419 <= add_ln56_107_fu_3744_p2;
        add_ln56_108_reg_6424 <= add_ln56_108_fu_3748_p2;
        add_ln56_112_reg_6449 <= add_ln56_112_fu_3788_p2;
        add_ln56_113_reg_6454 <= add_ln56_113_fu_3792_p2;
        add_ln56_80_reg_6391 <= add_ln56_80_fu_3693_p2;
        add_ln59_3_reg_6399 <= add_ln59_3_fu_3725_p2;
        sext_ln39_23_reg_6384 <= sext_ln39_23_fu_3689_p1;
        sext_ln56_24_reg_6407 <= sext_ln56_24_fu_3730_p1;
        tmp_96_reg_6434 <= {{tmp_96_fu_3752_p1[30:15]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln39_reg_5053 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        add_ln56_69_reg_5389[15 : 1] <= add_ln56_69_fu_1910_p2[15 : 1];
        icmp_ln43_1_reg_5417 <= icmp_ln43_1_fu_1948_p2;
        sext_ln39_2_reg_5372 <= sext_ln39_2_fu_1834_p1;
        sext_ln39_reg_5366 <= sext_ln39_fu_1830_p1;
        sext_ln56_3_reg_5436 <= sext_ln56_3_fu_1977_p1;
        tmp_15_reg_5432 <= add_ln56_61_fu_1964_p2[32'd7];
        tmp_44_reg_5454 <= tmp_44_fu_2013_p4;
        tmp_76_reg_5443 <= {{mul_ln56_25_fu_1981_p2[30:15]}};
        tmp_79_reg_5448 <= mul_ln56_78_fu_1999_p2[32'd17];
        zext_ln56_12_reg_5399[7 : 0] <= zext_ln56_12_fu_1933_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln39_reg_5053 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        add_ln56_71_reg_5639[15 : 1] <= add_ln56_71_fu_2341_p2[15 : 1];
        sext_ln39_8_reg_5622 <= sext_ln39_8_fu_2265_p1;
        sext_ln56_9_reg_5678 <= sext_ln56_9_fu_2413_p1;
        tmp_108_reg_5695 <= {{mul_ln56_55_fu_2451_p2[30:15]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln39_reg_5053 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        add_ln56_73_reg_5809[15 : 1] <= add_ln56_73_fu_2691_p2[15 : 1];
        add_ln56_75_reg_5819[15 : 1] <= add_ln56_75_fu_2743_p2[15 : 1];
        add_ln59_reg_5853 <= add_ln59_fu_2798_p2;
        sext_ln39_10_reg_5787 <= sext_ln39_10_fu_2601_p1;
        sext_ln39_12_reg_5792 <= sext_ln39_12_fu_2605_p1;
        sext_ln56_13_reg_5866 <= sext_ln56_13_fu_2820_p1;
        tmp_112_reg_5888 <= {{mul_ln56_60_fu_2873_p2[30:15]}};
        tmp_87_reg_5878 <= {{mul_ln56_35_fu_2841_p2[30:15]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln39_reg_5053 == 1'd0) & (1'b0 == ap_block_pp0_stage18_11001) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        add_ln59_10_reg_6648 <= add_ln59_10_fu_4097_p2;
        add_ln59_11_reg_6658 <= add_ln59_11_fu_4131_p2;
        icmp_ln59_11_reg_6654 <= icmp_ln59_11_fu_4125_p2;
        sext_ln39_24_reg_6607 <= sext_ln39_24_fu_4014_p1;
        tmp_101_reg_6630 <= {{tmp_101_fu_4055_p1[30:15]}};
        tmp_122_reg_6676 <= {{tmp_122_fu_4148_p1[30:15]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add_ln59_12_reg_6744 <= add_ln59_12_fu_4327_p2;
        add_ln59_8_reg_6727 <= add_ln59_8_fu_4287_p2;
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_365_reg_5171_pp0_iter1_reg <= conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_365_reg_5171;
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_366_reg_5177_pp0_iter1_reg <= conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_366_reg_5177;
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_369_reg_5188_pp0_iter1_reg <= conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_369_reg_5188;
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_370_reg_5194_pp0_iter1_reg <= conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_370_reg_5194;
        icmp_ln39_reg_5053 <= icmp_ln39_fu_1221_p2;
        icmp_ln59_12_reg_6740 <= icmp_ln59_12_fu_4321_p2;
        icmp_ln59_8_reg_6723 <= icmp_ln59_8_fu_4281_p2;
        r_2_reg_5045 <= r_fu_202;
        tmp_12_reg_5200_pp0_iter1_reg <= tmp_12_reg_5200;
        tmp_reg_5183_pp0_iter1_reg <= tmp_reg_5183;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        add_ln59_13_reg_6781 <= add_ln59_13_fu_4434_p2;
        add_ln59_9_reg_6771 <= add_ln59_9_fu_4401_p2;
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_383_reg_5282_pp0_iter1_reg <= conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_383_reg_5282;
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_384_reg_5288_pp0_iter1_reg <= conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_384_reg_5288;
        icmp_ln59_13_reg_6777 <= icmp_ln59_13_fu_4428_p2;
        icmp_ln59_9_reg_6767 <= icmp_ln59_9_fu_4395_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        add_ln59_14_reg_6808 <= add_ln59_14_fu_4517_p2;
        add_ln59_4_reg_6798 <= add_ln59_4_fu_4484_p2;
        icmp_ln59_14_reg_6804 <= icmp_ln59_14_fu_4511_p2;
        icmp_ln59_4_reg_6794 <= icmp_ln59_4_fu_4478_p2;
        tmp_15_reg_5432_pp0_iter1_reg <= tmp_15_reg_5432;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln39_reg_5053 == 1'd0) & (1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        add_ln59_1_reg_6027 <= add_ln59_1_fu_3101_p2;
        sext_ln39_14_reg_5975 <= sext_ln39_14_fu_3021_p1;
        sext_ln39_15_reg_5982 <= sext_ln39_15_fu_3025_p1;
        sext_ln39_17_reg_5987 <= sext_ln39_17_fu_3029_p1;
        sext_ln56_18_reg_6046 <= sext_ln56_18_fu_3127_p1;
        tmp_116_reg_6073 <= {{mul_ln56_65_fu_3179_p2[30:15]}};
        tmp_86_reg_6053 <= {{tmp_86_fu_3131_p1[30:15]}};
        tmp_92_reg_6063 <= {{mul_ln56_40_fu_3157_p2[30:15]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln39_reg_5053 == 1'd0) & (1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        add_ln59_2_reg_6248 <= add_ln59_2_fu_3485_p2;
        sext_ln39_20_reg_6228 <= sext_ln39_20_fu_3439_p1;
        sext_ln39_22_reg_6233 <= sext_ln39_22_fu_3443_p1;
        sext_ln56_21_reg_6261 <= sext_ln56_21_fu_3507_p1;
        sext_ln56_23_reg_6266 <= sext_ln56_23_fu_3510_p1;
        tmp_120_reg_6315 <= {{mul_ln56_70_fu_3590_p2[30:15]}};
        tmp_97_reg_6305 <= {{mul_ln56_45_fu_3557_p2[30:15]}};
        zext_ln56_45_reg_6273[8 : 0] <= zext_ln56_45_fu_3514_p1[8 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln39_reg_5053 == 1'd0) & (1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        add_ln59_5_reg_6558 <= add_ln59_5_fu_3918_p2;
        add_ln59_6_reg_6568 <= add_ln59_6_fu_3952_p2;
        icmp_ln59_6_reg_6564 <= icmp_ln59_6_fu_3946_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln39_reg_5053 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln59_7_reg_6690 <= add_ln59_7_fu_4202_p2;
        icmp_ln59_7_reg_6686 <= icmp_ln59_7_fu_4196_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln39_reg_5053 == 1'd0) & (1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((icmp_ln39_reg_5053 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((icmp_ln39_reg_5053 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        reg_1179 <= grp_fu_1102_p4;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln39_reg_5053 == 1'd0) & (1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((icmp_ln39_reg_5053 == 1'd0) & (1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)))) begin
        reg_1183 <= grp_fu_1165_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln39_reg_5053 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        sext_ln39_11_reg_5712 <= sext_ln39_11_fu_2479_p1;
        sext_ln39_9_reg_5700 <= sext_ln39_9_fu_2465_p1;
        sext_ln56_11_reg_5754 <= sext_ln56_11_fu_2547_p1;
        sext_ln56_12_reg_5760 <= sext_ln56_12_fu_2551_p1;
        tmp_104_reg_5777 <= {{tmp_104_fu_2571_p1[30:15]}};
        tmp_81_reg_5767 <= {{tmp_81_fu_2555_p1[30:15]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln39_reg_5053 == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        sext_ln39_13_reg_5893 <= sext_ln39_13_fu_2888_p1;
        sext_ln39_16_reg_5905 <= sext_ln39_16_fu_2902_p1;
        sext_ln56_14_reg_5947 <= sext_ln56_14_fu_2980_p1;
        sext_ln56_16_reg_5954 <= sext_ln56_16_fu_2984_p1;
        tmp_110_reg_5970 <= {{tmp_110_fu_3012_p1[30:15]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln39_reg_5053 == 1'd0) & (1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        sext_ln39_18_reg_6078 <= sext_ln39_18_fu_3195_p1;
        sext_ln56_19_reg_6125 <= sext_ln56_19_fu_3283_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln39_reg_5053 == 1'd0) & (1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        sext_ln39_19_reg_6142 <= sext_ln39_19_fu_3321_p1;
        sext_ln39_21_reg_6154 <= sext_ln39_21_fu_3335_p1;
        sext_ln56_22_reg_6201 <= sext_ln56_22_fu_3403_p1;
        tmp_114_reg_6218 <= {{tmp_114_fu_3423_p1[30:15]}};
        tmp_91_reg_6208 <= {{tmp_91_fu_3407_p1[30:15]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln39_reg_5053 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        sext_ln39_3_reg_5460 <= sext_ln39_3_fu_2023_p1;
        sext_ln39_6_reg_5472 <= sext_ln39_6_fu_2037_p1;
        sext_ln56_4_reg_5509 <= sext_ln56_4_fu_2098_p1;
        sext_ln56_6_reg_5516 <= sext_ln56_6_fu_2102_p1;
        tmp_102_reg_5527 <= {{mul_ln56_50_fu_2113_p2[30:15]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln39_reg_5053 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        sext_ln39_4_reg_5532 <= sext_ln39_4_fu_2127_p1;
        sext_ln39_5_reg_5539 <= sext_ln39_5_fu_2131_p1;
        sext_ln39_7_reg_5545 <= sext_ln39_7_fu_2135_p1;
        sext_ln56_7_reg_5587 <= sext_ln56_7_fu_2196_p1;
        sext_ln56_8_reg_5594 <= sext_ln56_8_fu_2200_p1;
        tmp_106_reg_5616 <= mul_ln56_79_fu_2246_p2[32'd17];
        tmp_82_reg_5606 <= {{mul_ln56_30_fu_2221_p2[30:15]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln39_reg_5053 == 1'd0) & (1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        tmp_118_reg_6379 <= {{tmp_118_fu_3680_p1[30:15]}};
        zext_ln56_52_reg_6352[8 : 0] <= zext_ln56_52_fu_3654_p1[8 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln39_reg_5053 == 1'd0) & (1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        tmp_121_reg_6530 <= {{tmp_121_fu_3871_p1[30:15]}};
        tmp_99_reg_6505 <= {{tmp_99_fu_3843_p1[30:15]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln39_reg_5053 == 1'd0) & (1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        tmp_33_reg_6196 <= grp_fu_1075_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln39_reg_5053 == 1'd0) & (1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        weight_buffer_0_load_24_reg_6320 <= weight_buffer_0_q0;
    end
end

always @ (*) begin
    if (((icmp_ln39_reg_5053 == 1'd1) & (1'b0 == ap_block_pp0_stage12_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        ap_condition_exit_pp0_iter0_stage12 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage12 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage12_subdone) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b0)) begin
        ap_idle_pp0_1to1 = 1'b1;
    end else begin
        ap_idle_pp0_1to1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage18_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_address0 = conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_369_reg_5188_pp0_iter1_reg;
    end else if ((((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)))) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_address0 = conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_365_reg_5171_pp0_iter1_reg;
    end else if ((((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_address0 = conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_383_reg_5282_pp0_iter1_reg;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_address0 = conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_383_reg_5282;
    end else if ((((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)))) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_address0 = conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_369_reg_5188;
    end else if ((((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)))) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_address0 = conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_365_reg_5171;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_address0 = tmp_62_cast_fu_1461_p1;
    end else begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_address1 = conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_369_reg_5188_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_address1 = conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_369_reg_5188;
    end else if (((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_address1 = conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_383_reg_5282;
    end else if ((((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)))) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_address1 = conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_365_reg_5171;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_address1 = tmp_64_cast_fu_1672_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_address1 = tmp_61_cast_fu_1427_p1;
    end else begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11_11001) 
    & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_ce0 = 1'b1;
    end else begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage9_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_ce1 = 1'b1;
    end else begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_d0 = add_ln59_14_reg_6808;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_d0 = add_ln59_13_reg_6781;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_d0 = add_ln59_12_reg_6744;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_d0 = add_ln59_4_reg_6798;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_d0 = add_ln59_11_reg_6658;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_d0 = add_ln59_10_reg_6648;
    end else if (((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_d0 = add_ln59_5_reg_6558;
    end else if ((((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_d0 = 16'd0;
    end else begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_d1 = add_ln59_9_reg_6771;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_d1 = add_ln59_8_reg_6727;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_d1 = add_ln59_7_reg_6690;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_d1 = add_ln59_6_reg_6568;
    end else if (((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_d1 = add_ln59_3_reg_6399;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_d1 = add_ln59_2_reg_6248;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_d1 = add_ln59_1_reg_6027;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_d1 = add_ln59_reg_5853;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_d1 = 16'd0;
    end else begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage10_11001) & (tmp_15_reg_5432_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (icmp_ln59_14_reg_6804 == 1'd1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (tmp_15_reg_5432_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage12_11001) & (tmp_15_reg_5432_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_reg_5183_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_12_reg_5200_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage9) & (icmp_ln59_9_reg_6767 == 1'd1)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_reg_5183_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage8) & (icmp_ln59_4_reg_6794 == 1'd1)) | ((1'b0 == ap_block_pp0_stage7_11001) 
    & (tmp_15_reg_5432_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (tmp_15_reg_5432_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (icmp_ln59_13_reg_6777 == 1'd1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (tmp_15_reg_5432_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln59_12_reg_6740 == 1'd1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (tmp_15_reg_5432 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln39_reg_5053 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_15_reg_5432 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln39_reg_5053 == 1'd0) & (1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_12_reg_5200 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((icmp_ln39_reg_5053 == 1'd0) & (1'b0 == ap_block_pp0_stage15_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_reg_5183 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage15) & (icmp_ln59_3_fu_3719_p2 == 1'd1)) | ((icmp_ln39_reg_5053 == 1'd0) & (1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_12_reg_5200 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage17) & (icmp_ln59_5_fu_3912_p2 == 1'd1)) | ((icmp_ln39_reg_5053 == 1'd0) & (1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_reg_5183 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage13) & (icmp_ln59_2_fu_3479_p2 == 1'd1)) | ((icmp_ln59_11_reg_6654 == 1'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (tmp_15_reg_5432 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_we0 = 1'b1;
    end else begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_12_reg_5200_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_12_reg_5200_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_12_reg_5200_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_12_reg_5200_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln39_reg_5053 == 1'd0) & (1'b0 == ap_block_pp0_stage18_11001) & (tmp_15_reg_5432 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (icmp_ln59_10_fu_4091_p2 == 1'd1)) | ((icmp_ln39_reg_5053 == 1'd0) & (1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_reg_5183 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((icmp_ln39_reg_5053 == 1'd0) & (1'b0 == ap_block_pp0_stage10_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_reg_5183 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage10) & (icmp_ln59_1_fu_3095_p2 == 1'd1)) | ((icmp_ln39_reg_5053 == 1'd0) & (1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_reg_5183 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((icmp_ln39_reg_5053 == 1'd0) & (1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_reg_5183 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((icmp_ln39_reg_5053 == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_reg_5183 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((icmp_ln39_reg_5053 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_reg_5183 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage8) & (icmp_ln59_fu_2792_p2 == 1'd1)) | ((icmp_ln59_8_reg_6723 == 1'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_12_reg_5200_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((icmp_ln59_7_reg_6686 
    == 1'd1) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_12_reg_5200_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((icmp_ln59_6_reg_6564 == 1'd1) & (icmp_ln39_reg_5053 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_12_reg_5200 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_we1 = 1'b1;
    end else begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address0 = zext_ln56_57_fu_4064_p1;
        end else if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address0 = zext_ln56_50_fu_3885_p1;
        end else if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address0 = zext_ln56_56_fu_3859_p1;
        end else if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address0 = zext_ln56_55_fu_3782_p1;
        end else if (((1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address0 = zext_ln56_53_fu_3663_p1;
        end else if (((1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address0 = zext_ln56_46_fu_3523_p1;
        end else if (((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address0 = zext_ln56_43_fu_3363_p1;
        end else if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address0 = zext_ln56_29_fu_3233_p1;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address0 = zext_ln56_42_fu_3067_p1;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address0 = zext_ln56_35_fu_2930_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address0 = zext_ln56_22_fu_2764_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address0 = zext_ln56_41_fu_2507_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address0 = zext_ln56_27_fu_2363_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address0 = zext_ln56_40_fu_2190_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address0 = zext_ln56_33_fu_2092_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address0 = zext_ln56_20_fu_1958_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address0 = zext_ln56_39_fu_1772_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address0 = zext_ln56_25_fu_1557_p1;
        end else begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address0 = 'bx;
        end
    end else begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address1 = zext_ln56_17_fu_3880_p1;
        end else if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address1 = zext_ln56_49_fu_3820_p1;
        end else if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address1 = zext_ln56_48_fu_3738_p1;
        end else if (((1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address1 = zext_ln56_54_fu_3674_p1;
        end else if (((1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address1 = zext_ln56_47_fu_3534_p1;
        end else if (((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address1 = zext_ln56_36_fu_3353_p1;
        end else if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address1 = zext_ln56_23_fu_3223_p1;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address1 = zext_ln56_16_fu_3057_p1;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address1 = zext_ln56_28_fu_2920_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address1 = zext_ln56_15_fu_2753_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address1 = zext_ln56_34_fu_2497_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address1 = zext_ln56_21_fu_2352_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address1 = zext_ln56_14_fu_2163_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address1 = zext_ln56_26_fu_2082_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address1 = zext_ln56_13_fu_1942_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address1 = zext_ln56_32_fu_1715_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address1 = zext_ln56_19_fu_1505_p1;
        end else begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address1 = 'bx;
        end
    end else begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage12_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_ce0 = 1'b1;
    end else begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_ce1 = 1'b1;
    end else begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address0 = zext_ln56_57_fu_4064_p1;
        end else if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address0 = zext_ln56_50_fu_3885_p1;
        end else if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address0 = zext_ln56_56_fu_3859_p1;
        end else if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address0 = zext_ln56_55_fu_3782_p1;
        end else if (((1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address0 = zext_ln56_53_fu_3663_p1;
        end else if (((1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address0 = zext_ln56_46_fu_3523_p1;
        end else if (((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address0 = zext_ln56_43_fu_3363_p1;
        end else if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address0 = zext_ln56_29_fu_3233_p1;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address0 = zext_ln56_42_fu_3067_p1;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address0 = zext_ln56_35_fu_2930_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address0 = zext_ln56_22_fu_2764_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address0 = zext_ln56_41_fu_2507_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address0 = zext_ln56_27_fu_2363_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address0 = zext_ln56_40_fu_2190_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address0 = zext_ln56_33_fu_2092_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address0 = zext_ln56_20_fu_1958_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address0 = zext_ln56_39_fu_1772_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address0 = zext_ln56_25_fu_1557_p1;
        end else begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address0 = 'bx;
        end
    end else begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address1 = zext_ln56_17_fu_3880_p1;
        end else if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address1 = zext_ln56_49_fu_3820_p1;
        end else if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address1 = zext_ln56_48_fu_3738_p1;
        end else if (((1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address1 = zext_ln56_54_fu_3674_p1;
        end else if (((1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address1 = zext_ln56_47_fu_3534_p1;
        end else if (((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address1 = zext_ln56_36_fu_3353_p1;
        end else if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address1 = zext_ln56_23_fu_3223_p1;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address1 = zext_ln56_16_fu_3057_p1;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address1 = zext_ln56_28_fu_2920_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address1 = zext_ln56_15_fu_2753_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address1 = zext_ln56_34_fu_2497_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address1 = zext_ln56_21_fu_2352_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address1 = zext_ln56_14_fu_2163_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address1 = zext_ln56_26_fu_2082_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address1 = zext_ln56_13_fu_1942_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address1 = zext_ln56_32_fu_1715_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address1 = zext_ln56_19_fu_1505_p1;
        end else begin
            conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address1 = 'bx;
        end
    end else begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage12_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_ce0 = 1'b1;
    end else begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_ce1 = 1'b1;
    end else begin
        conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_address0 = conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_370_reg_5194_pp0_iter1_reg;
    end else if ((((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)))) begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_address0 = conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_366_reg_5177_pp0_iter1_reg;
    end else if ((((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_address0 = conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_384_reg_5288_pp0_iter1_reg;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_address0 = conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_384_reg_5288;
    end else if ((((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)))) begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_address0 = conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_370_reg_5194;
    end else if ((((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)))) begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_address0 = conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_366_reg_5177;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_address0 = tmp_62_cast_fu_1461_p1;
    end else begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_address1 = conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_370_reg_5194_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_address1 = conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_370_reg_5194;
    end else if (((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_address1 = conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_384_reg_5288;
    end else if ((((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)))) begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_address1 = conv3_ap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_366_reg_5177;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_address1 = tmp_64_cast_fu_1672_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_address1 = tmp_61_cast_fu_1427_p1;
    end else begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11_11001) 
    & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_ce0 = 1'b1;
    end else begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage9_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_ce1 = 1'b1;
    end else begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_d0 = add_ln59_14_reg_6808;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_d0 = add_ln59_13_reg_6781;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_d0 = add_ln59_12_reg_6744;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_d0 = add_ln59_4_reg_6798;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_d0 = add_ln59_11_reg_6658;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_d0 = add_ln59_10_reg_6648;
    end else if (((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_d0 = add_ln59_5_reg_6558;
    end else if ((((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_d0 = 16'd0;
    end else begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_d1 = add_ln59_9_reg_6771;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_d1 = add_ln59_8_reg_6727;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_d1 = add_ln59_7_reg_6690;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_d1 = add_ln59_6_reg_6568;
    end else if (((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_d1 = add_ln59_3_reg_6399;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_d1 = add_ln59_2_reg_6248;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_d1 = add_ln59_1_reg_6027;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_d1 = add_ln59_reg_5853;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_d1 = 16'd0;
    end else begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage10_11001) & (tmp_15_reg_5432_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (icmp_ln59_14_reg_6804 == 1'd1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (tmp_15_reg_5432_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage12_11001) & (tmp_15_reg_5432_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_reg_5183_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_12_reg_5200_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (icmp_ln59_9_reg_6767 == 1'd1)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_reg_5183_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (icmp_ln59_4_reg_6794 == 1'd1)) | ((1'b0 == ap_block_pp0_stage7_11001) 
    & (tmp_15_reg_5432_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (tmp_15_reg_5432_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (icmp_ln59_13_reg_6777 == 1'd1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (tmp_15_reg_5432_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln59_12_reg_6740 == 1'd1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (tmp_15_reg_5432 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln39_reg_5053 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_15_reg_5432 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln39_reg_5053 == 1'd0) & (1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_12_reg_5200 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((icmp_ln39_reg_5053 == 1'd0) & (1'b0 == ap_block_pp0_stage15_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_reg_5183 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (icmp_ln59_3_fu_3719_p2 == 1'd1)) | ((icmp_ln39_reg_5053 == 1'd0) & (1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_12_reg_5200 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (icmp_ln59_5_fu_3912_p2 == 1'd1)) | ((icmp_ln39_reg_5053 == 1'd0) & (1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_reg_5183 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (icmp_ln59_2_fu_3479_p2 == 1'd1)) | ((icmp_ln59_11_reg_6654 == 1'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (tmp_15_reg_5432 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_we0 = 1'b1;
    end else begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_12_reg_5200_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_12_reg_5200_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_12_reg_5200_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_12_reg_5200_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln39_reg_5053 == 1'd0) & (1'b0 == ap_block_pp0_stage18_11001) & (tmp_15_reg_5432 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (icmp_ln59_10_fu_4091_p2 == 1'd1)) | ((icmp_ln39_reg_5053 == 1'd0) & (1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_reg_5183 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((icmp_ln39_reg_5053 == 1'd0) & (1'b0 == ap_block_pp0_stage10_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_reg_5183 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (icmp_ln59_1_fu_3095_p2 == 1'd1)) | ((icmp_ln39_reg_5053 == 1'd0) & (1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_reg_5183 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((icmp_ln39_reg_5053 == 1'd0) & (1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_reg_5183 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((icmp_ln39_reg_5053 == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_reg_5183 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((icmp_ln39_reg_5053 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_reg_5183 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (icmp_ln59_fu_2792_p2 == 1'd1)) | ((icmp_ln59_8_reg_6723 == 1'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_12_reg_5200_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((icmp_ln59_7_reg_6686 
    == 1'd1) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_12_reg_5200_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((icmp_ln59_6_reg_6564 == 1'd1) & (icmp_ln39_reg_5053 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_12_reg_5200 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_we1 = 1'b1;
    end else begin
        conv3_mulmulmulmulap_fixed_255_255_ap_fixed_32_5_5_ap_fixed_ap_fixed_255_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
            weight_buffer_0_address0 = add_ln39_24_cast_fu_3452_p1;
        end else if (((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
            weight_buffer_0_address0 = add_ln39_23_cast_fu_3344_p1;
        end else if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            weight_buffer_0_address0 = add_ln39_22_cast_fu_3214_p1;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            weight_buffer_0_address0 = add_ln39_21_cast_fu_3048_p1;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            weight_buffer_0_address0 = add_ln39_17_cast_fu_2911_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            weight_buffer_0_address0 = add_ln39_16_cast_fu_2624_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            weight_buffer_0_address0 = add_ln39_13_cast_fu_2488_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            weight_buffer_0_address0 = add_ln39_12_cast_fu_2284_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            weight_buffer_0_address0 = add_ln39_11_cast_fu_2154_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            weight_buffer_0_address0 = add_ln39_7_cast_fu_2046_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            weight_buffer_0_address0 = add_ln39_6_cast_fu_1853_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            weight_buffer_0_address0 = add_ln39_3_cast_fu_1651_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            weight_buffer_0_address0 = add_ln39_2_cast_fu_1320_p1;
        end else begin
            weight_buffer_0_address0 = 'bx;
        end
    end else begin
        weight_buffer_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
            weight_buffer_0_address1 = add_ln39_20_cast_fu_3330_p1;
        end else if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            weight_buffer_0_address1 = add_ln39_19_cast_fu_3204_p1;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            weight_buffer_0_address1 = add_ln39_18_cast_fu_3038_p1;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            weight_buffer_0_address1 = add_ln39_15_cast_fu_2897_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            weight_buffer_0_address1 = add_ln39_14_cast_fu_2614_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            weight_buffer_0_address1 = add_ln39_10_cast_fu_2474_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            weight_buffer_0_address1 = add_ln39_9_cast_fu_2274_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            weight_buffer_0_address1 = add_ln39_8_cast_fu_2144_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            weight_buffer_0_address1 = add_ln39_5_cast_fu_2032_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            weight_buffer_0_address1 = add_ln39_4_cast_fu_1843_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            weight_buffer_0_address1 = select_ln39_2_cast1_fu_1638_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            weight_buffer_0_address1 = add_ln39_1_cast_fu_1309_p1;
        end else begin
            weight_buffer_0_address1 = 'bx;
        end
    end else begin
        weight_buffer_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        weight_buffer_0_ce0 = 1'b1;
    end else begin
        weight_buffer_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        weight_buffer_0_ce1 = 1'b1;
    end else begin
        weight_buffer_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to1 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_pp0_stage8 : begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end
        end
        ap_ST_fsm_pp0_stage9 : begin
            if ((1'b0 == ap_block_pp0_stage9_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end
        end
        ap_ST_fsm_pp0_stage10 : begin
            if ((1'b0 == ap_block_pp0_stage10_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end
        end
        ap_ST_fsm_pp0_stage11 : begin
            if ((1'b0 == ap_block_pp0_stage11_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end
        end
        ap_ST_fsm_pp0_stage12 : begin
            if ((1'b1 == ap_condition_exit_pp0_iter0_stage12)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((1'b0 == ap_block_pp0_stage12_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end
        end
        ap_ST_fsm_pp0_stage13 : begin
            if ((1'b0 == ap_block_pp0_stage13_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end
        end
        ap_ST_fsm_pp0_stage14 : begin
            if ((1'b0 == ap_block_pp0_stage14_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end
        end
        ap_ST_fsm_pp0_stage15 : begin
            if ((1'b0 == ap_block_pp0_stage15_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end
        end
        ap_ST_fsm_pp0_stage16 : begin
            if ((1'b0 == ap_block_pp0_stage16_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage16;
            end
        end
        ap_ST_fsm_pp0_stage17 : begin
            if ((1'b0 == ap_block_pp0_stage17_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage17;
            end
        end
        ap_ST_fsm_pp0_stage18 : begin
            if ((1'b0 == ap_block_pp0_stage18_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage18;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln39_10_cast_fu_2474_p1 = add_ln39_10_fu_2469_p2;

assign add_ln39_10_fu_2469_p2 = (empty_205_reg_5085 + 10'd10);

assign add_ln39_11_cast_fu_2154_p1 = add_ln39_11_fu_2149_p2;

assign add_ln39_11_fu_2149_p2 = (empty_205_reg_5085 + 10'd11);

assign add_ln39_12_cast_fu_2284_p1 = add_ln39_12_fu_2279_p2;

assign add_ln39_12_fu_2279_p2 = (empty_205_reg_5085 + 10'd12);

assign add_ln39_13_cast_fu_2488_p1 = add_ln39_13_fu_2483_p2;

assign add_ln39_13_fu_2483_p2 = (empty_205_reg_5085 + 10'd13);

assign add_ln39_14_cast_fu_2614_p1 = add_ln39_14_fu_2609_p2;

assign add_ln39_14_fu_2609_p2 = (empty_205_reg_5085 + 10'd14);

assign add_ln39_15_cast_fu_2897_p1 = add_ln39_15_fu_2892_p2;

assign add_ln39_15_fu_2892_p2 = (empty_205_reg_5085 + 10'd15);

assign add_ln39_16_cast_fu_2624_p1 = add_ln39_16_fu_2619_p2;

assign add_ln39_16_fu_2619_p2 = (empty_205_reg_5085 + 10'd16);

assign add_ln39_17_cast_fu_2911_p1 = add_ln39_17_fu_2906_p2;

assign add_ln39_17_fu_2906_p2 = (empty_205_reg_5085 + 10'd17);

assign add_ln39_18_cast_fu_3038_p1 = add_ln39_18_fu_3033_p2;

assign add_ln39_18_fu_3033_p2 = (empty_205_reg_5085 + 10'd18);

assign add_ln39_19_cast_fu_3204_p1 = add_ln39_19_fu_3199_p2;

assign add_ln39_19_fu_3199_p2 = (empty_205_reg_5085 + 10'd19);

assign add_ln39_1_cast_fu_1309_p1 = add_ln39_1_fu_1303_p2;

assign add_ln39_1_fu_1303_p2 = (empty_205_fu_1299_p1 + 10'd1);

assign add_ln39_20_cast_fu_3330_p1 = add_ln39_20_fu_3325_p2;

assign add_ln39_20_fu_3325_p2 = (empty_205_reg_5085 + 10'd20);

assign add_ln39_21_cast_fu_3048_p1 = add_ln39_21_fu_3043_p2;

assign add_ln39_21_fu_3043_p2 = (empty_205_reg_5085 + 10'd21);

assign add_ln39_22_cast_fu_3214_p1 = add_ln39_22_fu_3209_p2;

assign add_ln39_22_fu_3209_p2 = (empty_205_reg_5085 + 10'd22);

assign add_ln39_23_cast_fu_3344_p1 = add_ln39_23_fu_3339_p2;

assign add_ln39_23_fu_3339_p2 = (empty_205_reg_5085 + 10'd23);

assign add_ln39_24_cast_fu_3452_p1 = add_ln39_24_fu_3447_p2;

assign add_ln39_24_fu_3447_p2 = (empty_205_reg_5085 + 10'd24);

assign add_ln39_25_fu_1227_p2 = (indvar_flatten81_fu_214 + 14'd1);

assign add_ln39_2_cast_fu_1320_p1 = add_ln39_2_fu_1314_p2;

assign add_ln39_2_fu_1314_p2 = (empty_205_fu_1299_p1 + 10'd2);

assign add_ln39_3_cast_fu_1651_p1 = add_ln39_3_fu_1646_p2;

assign add_ln39_3_fu_1646_p2 = (empty_205_reg_5085 + 10'd3);

assign add_ln39_4_cast_fu_1843_p1 = add_ln39_4_fu_1838_p2;

assign add_ln39_4_fu_1838_p2 = (empty_205_reg_5085 + 10'd4);

assign add_ln39_5_cast_fu_2032_p1 = add_ln39_5_fu_2027_p2;

assign add_ln39_5_fu_2027_p2 = (empty_205_reg_5085 + 10'd5);

assign add_ln39_6_cast_fu_1853_p1 = add_ln39_6_fu_1848_p2;

assign add_ln39_6_fu_1848_p2 = (empty_205_reg_5085 + 10'd6);

assign add_ln39_7_cast_fu_2046_p1 = add_ln39_7_fu_2041_p2;

assign add_ln39_7_fu_2041_p2 = (empty_205_reg_5085 + 10'd7);

assign add_ln39_8_cast_fu_2144_p1 = add_ln39_8_fu_2139_p2;

assign add_ln39_8_fu_2139_p2 = (empty_205_reg_5085 + 10'd8);

assign add_ln39_9_cast_fu_2274_p1 = add_ln39_9_fu_2269_p2;

assign add_ln39_9_fu_2269_p2 = (empty_205_reg_5085 + 10'd9);

assign add_ln39_fu_1239_p2 = (i_fu_210 + 6'd1);

assign add_ln41_fu_1599_p2 = (indvar_flatten25_fu_206 + 10'd1);

assign add_ln43_fu_1921_p2 = (select_ln41_reg_5134 + 8'd126);

assign add_ln54_1_fu_1517_p2 = (zext_ln43_fu_1411_p1 + 9'd2);

assign add_ln54_2_fu_1739_p2 = (zext_ln43_reg_5157 + 9'd4);

assign add_ln54_3_fu_1587_p2 = (zext_ln43_fu_1411_p1 + 9'd5);

assign add_ln54_4_fu_1814_p2 = (zext_ln43_reg_5157 + 9'd6);

assign add_ln54_fu_1441_p2 = (select_ln41_fu_1355_p3 + 8'd1);

assign add_ln56_100_fu_2186_p2 = (add_ln56_69_reg_5389 + zext_ln56_38_reg_5325);

assign add_ln56_101_fu_2503_p2 = (add_ln56_71_reg_5639 + zext_ln56_38_reg_5325);

assign add_ln56_102_fu_3063_p2 = (add_ln56_73_reg_5809 + zext_ln56_38_reg_5325);

assign add_ln56_103_fu_3359_p2 = (add_ln56_75_reg_5819 + zext_ln56_38_reg_5325);

assign add_ln56_104_fu_3518_p2 = (add_ln56_69_reg_5389 + zext_ln56_45_fu_3514_p1);

assign add_ln56_105_fu_3529_p2 = (add_ln56_67_reg_5148 + zext_ln56_45_fu_3514_p1);

assign add_ln56_106_fu_3734_p2 = (add_ln56_71_reg_5639 + zext_ln56_45_reg_6273);

assign add_ln56_107_fu_3744_p2 = (add_ln56_73_reg_5809 + zext_ln56_45_reg_6273);

assign add_ln56_108_fu_3748_p2 = (add_ln56_75_reg_5819 + zext_ln56_45_reg_6273);

assign add_ln56_109_fu_3658_p2 = (add_ln56_69_reg_5389 + zext_ln56_52_fu_3654_p1);

assign add_ln56_110_fu_3669_p2 = (add_ln56_67_reg_5148 + zext_ln56_52_fu_3654_p1);

assign add_ln56_111_fu_3778_p2 = (add_ln56_71_reg_5639 + zext_ln56_52_reg_6352);

assign add_ln56_112_fu_3788_p2 = (add_ln56_73_reg_5809 + zext_ln56_52_reg_6352);

assign add_ln56_113_fu_3792_p2 = (add_ln56_75_reg_5819 + zext_ln56_52_reg_6352);

assign add_ln56_60_fu_1447_p2 = (trunc_ln43_fu_1415_p1 + 7'd1);

assign add_ln56_61_fu_1964_p2 = (select_ln41_reg_5134 + 8'd2);

assign add_ln56_62_fu_1660_p2 = (trunc_ln43_reg_5166 + 7'd2);

assign add_ln56_63_fu_1682_p2 = (zext_ln43_reg_5157 + 9'd3);

assign add_ln56_64_fu_1581_p2 = (select_ln41_fu_1355_p3 + 8'd3);

assign add_ln56_65_fu_1283_p2 = (zext_ln56_1_fu_1279_p1 + zext_ln56_fu_1267_p1);

assign add_ln56_66_fu_1375_p2 = (add_ln56_65_fu_1283_p2 + zext_ln56_2_fu_1371_p1);

assign add_ln56_67_fu_1405_p2 = (p_shl1_fu_1385_p3 + zext_ln56_3_fu_1401_p1);

assign add_ln56_68_fu_1881_p2 = (add_ln56_65_reg_5072 + zext_ln56_4_fu_1877_p1);

assign add_ln56_69_fu_1910_p2 = (p_shl3_fu_1890_p3 + zext_ln56_5_fu_1906_p1);

assign add_ln56_70_fu_2312_p2 = (add_ln56_65_reg_5072 + zext_ln56_6_fu_2308_p1);

assign add_ln56_71_fu_2341_p2 = (p_shl5_fu_2321_p3 + zext_ln56_7_fu_2337_p1);

assign add_ln56_72_fu_2662_p2 = (add_ln56_65_reg_5072 + zext_ln56_8_fu_2658_p1);

assign add_ln56_73_fu_2691_p2 = (p_shl7_fu_2671_p3 + zext_ln56_9_fu_2687_p1);

assign add_ln56_74_fu_2714_p2 = (add_ln56_65_reg_5072 + zext_ln56_10_fu_2710_p1);

assign add_ln56_75_fu_2743_p2 = (p_shl9_fu_2723_p3 + zext_ln56_11_fu_2739_p1);

assign add_ln56_76_fu_1937_p2 = (add_ln56_67_reg_5148 + zext_ln56_12_fu_1933_p1);

assign add_ln56_77_fu_2159_p2 = (add_ln56_69_reg_5389 + zext_ln56_12_reg_5399);

assign add_ln56_78_fu_2749_p2 = (add_ln56_71_reg_5639 + zext_ln56_12_reg_5399);

assign add_ln56_79_fu_3053_p2 = (add_ln56_73_reg_5809 + zext_ln56_12_reg_5399);

assign add_ln56_80_fu_3693_p2 = (add_ln56_75_reg_5819 + zext_ln56_12_reg_5399);

assign add_ln56_81_fu_1481_p2 = (select_ln41_fu_1355_p3 + 8'd127);

assign add_ln56_82_fu_1499_p2 = (add_ln56_67_fu_1405_p2 + zext_ln56_18_fu_1495_p1);

assign add_ln56_83_fu_1953_p2 = (add_ln56_69_fu_1910_p2 + zext_ln56_18_reg_5205);

assign add_ln56_84_fu_2347_p2 = (add_ln56_71_fu_2341_p2 + zext_ln56_18_reg_5205);

assign add_ln56_85_fu_2759_p2 = (add_ln56_73_fu_2691_p2 + zext_ln56_18_reg_5205);

assign add_ln56_86_fu_3219_p2 = (add_ln56_75_reg_5819 + zext_ln56_18_reg_5205);

assign add_ln56_87_fu_1551_p2 = (add_ln56_67_fu_1405_p2 + zext_ln56_24_fu_1547_p1);

assign add_ln56_88_fu_2078_p2 = (add_ln56_69_reg_5389 + zext_ln56_24_reg_5229);

assign add_ln56_89_fu_2358_p2 = (add_ln56_71_fu_2341_p2 + zext_ln56_24_reg_5229);

assign add_ln56_90_fu_2916_p2 = (add_ln56_73_reg_5809 + zext_ln56_24_reg_5229);

assign add_ln56_91_fu_3229_p2 = (add_ln56_75_reg_5819 + zext_ln56_24_reg_5229);

assign add_ln56_92_fu_1693_p2 = ($signed(zext_ln43_reg_5157) + $signed(9'd385));

assign add_ln56_93_fu_1710_p2 = (add_ln56_67_reg_5148 + zext_ln56_31_fu_1706_p1);

assign add_ln56_94_fu_2088_p2 = (add_ln56_69_reg_5389 + zext_ln56_31_reg_5301);

assign add_ln56_95_fu_2493_p2 = (add_ln56_71_reg_5639 + zext_ln56_31_reg_5301);

assign add_ln56_96_fu_2926_p2 = (add_ln56_73_reg_5809 + zext_ln56_31_reg_5301);

assign add_ln56_97_fu_3349_p2 = (add_ln56_75_reg_5819 + zext_ln56_31_reg_5301);

assign add_ln56_98_fu_1750_p2 = ($signed(zext_ln43_reg_5157) + $signed(9'd386));

assign add_ln56_99_fu_1767_p2 = (add_ln56_67_reg_5148 + zext_ln56_38_fu_1763_p1);

assign add_ln59_10_fu_4097_p2 = ($signed(tmp_85_fu_4069_p4) + $signed(tmp_44_reg_5454));

assign add_ln59_11_fu_4131_p2 = ($signed(tmp_90_fu_4102_p4) + $signed(add_ln59_10_fu_4097_p2));

assign add_ln59_12_fu_4327_p2 = ($signed(tmp_95_fu_4299_p4) + $signed(add_ln59_11_reg_6658));

assign add_ln59_13_fu_4434_p2 = ($signed(tmp_100_fu_4406_p4) + $signed(add_ln59_12_reg_6744));

assign add_ln59_14_fu_4517_p2 = ($signed(tmp_105_fu_4489_p4) + $signed(add_ln59_13_reg_6781));

assign add_ln59_1_fu_3101_p2 = ($signed(tmp_20_fu_3073_p4) + $signed(add_ln59_reg_5853));

assign add_ln59_2_fu_3485_p2 = ($signed(tmp_26_fu_3457_p4) + $signed(add_ln59_1_reg_6027));

assign add_ln59_3_fu_3725_p2 = ($signed(tmp_50_fu_3697_p4) + $signed(add_ln59_2_reg_6248));

assign add_ln59_4_fu_4484_p2 = ($signed(tmp_55_fu_4456_p4) + $signed(add_ln59_3_reg_6399));

assign add_ln59_5_fu_3918_p2 = ($signed(tmp_60_fu_3890_p4) + $signed(tmp_38_reg_5354));

assign add_ln59_6_fu_3952_p2 = ($signed(tmp_65_fu_3923_p4) + $signed(add_ln59_5_fu_3918_p2));

assign add_ln59_7_fu_4202_p2 = ($signed(tmp_70_fu_4174_p4) + $signed(add_ln59_6_reg_6568));

assign add_ln59_8_fu_4287_p2 = ($signed(tmp_75_fu_4259_p4) + $signed(add_ln59_7_reg_6690));

assign add_ln59_9_fu_4401_p2 = ($signed(tmp_80_fu_4373_p4) + $signed(add_ln59_8_reg_6727));

assign add_ln59_fu_2798_p2 = ($signed(tmp_2_fu_2770_p4) + $signed(tmp_s_reg_5348));

assign and_ln39_fu_1337_p2 = (xor_ln39_fu_1325_p2 & icmp_ln43_fu_1331_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage10 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_pp0_stage11 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_pp0_stage12 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_pp0_stage13 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_pp0_stage14 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_pp0_stage15 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_pp0_stage16 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_pp0_stage17 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_pp0_stage18 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp0_stage9 = ap_CS_fsm[32'd9];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage18 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage18_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage18_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage9_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage10_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage11_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage12_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage13_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage14_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage15_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage16_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage17_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage18_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage8_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage11_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage4_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage5_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage6_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage7_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage9_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage12_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage10_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage6_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage7_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage8_iter0 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage12;

assign empty_203_fu_2590_p2 = (r_2_reg_5045 + 3'd3);

assign empty_204_fu_2595_p2 = (zext_ln41_fu_2587_p1 + 4'd4);

assign empty_205_fu_1299_p1 = mul_ln39_fu_1293_p2[9:0];

assign empty_fu_2260_p2 = (r_2_reg_5045 + 3'd2);

assign grp_fu_1593_p0 = (zext_ln43_fu_1411_p1 + 9'd5);

assign grp_fu_1819_p0 = (zext_ln43_reg_5157 + 9'd6);

assign grp_fu_4522_p1 = sext_ln39_1_fu_1642_p1;

assign grp_fu_4522_p2 = {{tmp_13_fu_2060_p4}, {15'd0}};

assign grp_fu_4531_p1 = sext_ln39_1_fu_1642_p1;

assign grp_fu_4531_p2 = {{tmp_76_reg_5443}, {15'd0}};

assign grp_fu_4540_p0 = sext_ln56_2_reg_5294;

assign grp_fu_4540_p1 = sext_ln39_2_fu_1834_p1;

assign grp_fu_4540_p2 = {{tmp_49_fu_2169_p4}, {15'd0}};

assign grp_fu_4548_p0 = sext_ln56_3_fu_1977_p1;

assign grp_fu_4548_p1 = sext_ln39_2_fu_1834_p1;

assign grp_fu_4548_p2 = {{tmp_77_fu_2204_p4}, {15'd0}};

assign grp_fu_4557_p0 = sext_ln56_3_fu_1977_p1;

assign grp_fu_4557_p1 = sext_ln39_1_reg_5264;

assign grp_fu_4557_p2 = {{tmp_102_reg_5527}, {15'd0}};

assign grp_fu_4565_p0 = sext_ln56_3_reg_5436;

assign grp_fu_4565_p1 = sext_ln39_3_fu_2023_p1;

assign grp_fu_4565_p2 = {{tmp_52_fu_2369_p4}, {15'd0}};

assign grp_fu_4573_p2 = {{tmp_56_fu_2395_p4}, {15'd0}};

assign grp_fu_4582_p0 = sext_ln56_4_fu_2098_p1;

assign grp_fu_4582_p1 = sext_ln39_3_fu_2023_p1;

assign grp_fu_4582_p2 = {{tmp_78_fu_2417_p4}, {15'd0}};

assign grp_fu_4591_p0 = sext_ln56_4_fu_2098_p1;

assign grp_fu_4591_p1 = sext_ln39_2_reg_5372;

assign grp_fu_4591_p2 = {{tmp_103_fu_2434_p4}, {15'd0}};

assign grp_fu_4599_p0 = sext_ln56_4_reg_5509;

assign grp_fu_4599_p2 = {{tmp_54_fu_2513_p4}, {15'd0}};

assign grp_fu_4607_p0 = sext_ln56_7_fu_2196_p1;

assign grp_fu_4607_p2 = {{tmp_57_fu_2530_p4}, {15'd0}};

assign grp_fu_4616_p0 = sext_ln56_7_fu_2196_p1;

assign grp_fu_4616_p1 = sext_ln39_6_reg_5472;

assign grp_fu_4616_p2 = {{tmp_82_reg_5606}, {15'd0}};

assign grp_fu_4624_p1 = sext_ln39_6_reg_5472;

assign grp_fu_4624_p2 = {{tmp_108_reg_5695}, {15'd0}};

assign grp_fu_4632_p0 = sext_ln56_8_reg_5594;

assign grp_fu_4632_p2 = {{tmp_58_fu_2803_p4}, {15'd0}};

assign grp_fu_4640_p0 = sext_ln56_8_reg_5594;

assign grp_fu_4640_p1 = sext_ln39_7_reg_5545;

assign grp_fu_4640_p2 = {{tmp_83_fu_2824_p4}, {15'd0}};

assign grp_fu_4647_p1 = sext_ln39_7_reg_5545;

assign grp_fu_4647_p2 = {{tmp_109_fu_2856_p4}, {15'd0}};

assign grp_fu_4655_p0 = sext_ln56_9_reg_5678;

assign grp_fu_4655_p2 = {{tmp_59_fu_2936_p4}, {15'd0}};

assign grp_fu_4663_p1 = sext_ln39_11_fu_2479_p1;

assign grp_fu_4663_p2 = {{tmp_61_fu_2962_p4}, {15'd0}};

assign grp_fu_4672_p0 = sext_ln56_9_reg_5678;

assign grp_fu_4672_p1 = sext_ln39_8_reg_5622;

assign grp_fu_4672_p2 = {{tmp_84_fu_2988_p4}, {15'd0}};

assign grp_fu_4679_p1 = sext_ln39_11_fu_2479_p1;

assign grp_fu_4679_p2 = {{tmp_87_reg_5878}, {15'd0}};

assign grp_fu_4688_p0 = sext_ln56_12_reg_5760;

assign grp_fu_4688_p1 = sext_ln39_12_fu_2605_p1;

assign grp_fu_4688_p2 = {{tmp_62_fu_3106_p4}, {15'd0}};

assign grp_fu_4696_p0 = sext_ln56_13_fu_2820_p1;

assign grp_fu_4696_p1 = sext_ln39_12_fu_2605_p1;

assign grp_fu_4696_p2 = {{tmp_88_fu_3140_p4}, {15'd0}};

assign grp_fu_4705_p0 = sext_ln56_13_fu_2820_p1;

assign grp_fu_4705_p1 = sext_ln39_11_reg_5712;

assign grp_fu_4705_p2 = {{tmp_112_reg_5888}, {15'd0}};

assign grp_fu_4713_p0 = sext_ln56_13_reg_5866;

assign grp_fu_4713_p1 = sext_ln39_13_fu_2888_p1;

assign grp_fu_4713_p2 = {{tmp_63_fu_3239_p4}, {15'd0}};

assign grp_fu_4721_p2 = {{tmp_66_fu_3265_p4}, {15'd0}};

assign grp_fu_4730_p0 = sext_ln56_14_fu_2980_p1;

assign grp_fu_4730_p1 = sext_ln39_13_fu_2888_p1;

assign grp_fu_4730_p2 = {{tmp_89_fu_3287_p4}, {15'd0}};

assign grp_fu_4739_p0 = sext_ln56_14_fu_2980_p1;

assign grp_fu_4739_p1 = sext_ln39_12_reg_5792;

assign grp_fu_4739_p2 = {{tmp_113_fu_3304_p4}, {15'd0}};

assign grp_fu_4747_p0 = sext_ln56_14_reg_5947;

assign grp_fu_4747_p2 = {{tmp_64_fu_3369_p4}, {15'd0}};

assign grp_fu_4755_p0 = sext_ln56_17_fu_3123_p1;

assign grp_fu_4755_p2 = {{tmp_67_fu_3386_p4}, {15'd0}};

assign grp_fu_4764_p0 = sext_ln56_17_fu_3123_p1;

assign grp_fu_4764_p1 = sext_ln39_16_reg_5905;

assign grp_fu_4764_p2 = {{tmp_92_reg_6063}, {15'd0}};

assign grp_fu_4772_p1 = sext_ln39_16_reg_5905;

assign grp_fu_4772_p2 = {{tmp_116_reg_6073}, {15'd0}};

assign grp_fu_4780_p0 = sext_ln56_18_reg_6046;

assign grp_fu_4780_p2 = {{tmp_68_fu_3490_p4}, {15'd0}};

assign grp_fu_4788_p0 = sext_ln56_18_reg_6046;

assign grp_fu_4788_p1 = sext_ln39_17_reg_5987;

assign grp_fu_4788_p2 = {{tmp_93_fu_3540_p4}, {15'd0}};

assign grp_fu_4795_p1 = sext_ln39_17_reg_5987;

assign grp_fu_4795_p2 = {{tmp_117_fu_3573_p4}, {15'd0}};

assign grp_fu_4803_p0 = sext_ln56_19_reg_6125;

assign grp_fu_4803_p2 = {{tmp_69_fu_3605_p4}, {15'd0}};

assign grp_fu_4811_p0 = sext_ln56_19_reg_6125;

assign grp_fu_4811_p1 = sext_ln39_18_reg_6078;

assign grp_fu_4811_p2 = {{tmp_94_fu_3630_p4}, {15'd0}};

assign grp_fu_4818_p2 = {{tmp_97_reg_6305}, {15'd0}};

assign grp_fu_4827_p0 = sext_ln56_23_fu_3510_p1;

assign grp_fu_4827_p2 = {{tmp_98_fu_3761_p4}, {15'd0}};

assign grp_fu_4836_p0 = sext_ln56_23_fu_3510_p1;

assign grp_fu_4836_p1 = sext_ln39_21_reg_6154;

assign grp_fu_4836_p2 = {{tmp_120_reg_6315}, {15'd0}};

assign grp_fu_4844_p0 = sext_ln56_25_fu_3622_p1;

assign grp_fu_4844_p1 = sext_ln39_4_reg_5532;

assign grp_fu_4844_p2 = {{tmp_81_reg_5767}, {15'd0}};

assign grp_fu_4852_p0 = sext_ln56_26_fu_3626_p1;

assign grp_fu_4852_p1 = sext_ln39_9_reg_5700;

assign grp_fu_4852_p2 = {{tmp_86_reg_6053}, {15'd0}};

assign grp_fu_4860_p0 = sext_ln56_25_fu_3622_p1;

assign grp_fu_4860_p1 = sext_ln39_3_reg_5460;

assign grp_fu_4860_p2 = {{tmp_104_reg_5777}, {15'd0}};

assign grp_fu_4868_p0 = sext_ln56_26_fu_3626_p1;

assign grp_fu_4868_p1 = sext_ln39_8_reg_5622;

assign grp_fu_4868_p2 = {{tmp_110_reg_5970}, {15'd0}};

assign grp_fu_4876_p0 = sext_ln56_24_fu_3730_p1;

assign grp_fu_4876_p2 = {{tmp_99_reg_6505}, {15'd0}};

assign grp_fu_4885_p1 = sext_ln39_4_reg_5532;

assign grp_fu_4885_p2 = {{tmp_107_fu_3969_p4}, {15'd0}};

assign grp_fu_4893_p1 = sext_ln39_9_reg_5700;

assign grp_fu_4893_p2 = {{tmp_111_fu_3986_p4}, {15'd0}};

assign grp_fu_4901_p0 = sext_ln56_24_fu_3730_p1;

assign grp_fu_4901_p1 = sext_ln39_22_reg_6233;

assign grp_fu_4901_p2 = {{tmp_121_reg_6530}, {15'd0}};

assign grp_fu_4909_p0 = sext_ln56_21_reg_6261;

assign grp_fu_4909_p1 = sext_ln39_21_reg_6154;

assign grp_fu_4909_p2 = {{tmp_71_fu_4026_p4}, {15'd0}};

assign grp_fu_4916_p0 = sext_ln56_27_fu_3839_p1;

assign grp_fu_4916_p1 = sext_ln39_14_reg_5975;

assign grp_fu_4916_p2 = {{tmp_91_reg_6208}, {15'd0}};

assign grp_fu_4924_p0 = sext_ln56_27_fu_3839_p1;

assign grp_fu_4924_p1 = sext_ln39_13_reg_5893;

assign grp_fu_4924_p2 = {{tmp_114_reg_6218}, {15'd0}};

assign grp_fu_4932_p0 = sext_ln56_22_reg_6201;

assign grp_fu_4932_p1 = sext_ln39_22_reg_6233;

assign grp_fu_4932_p2 = {{tmp_72_fu_4157_p4}, {15'd0}};

assign grp_fu_4939_p0 = sext_ln56_28_fu_3958_p1;

assign grp_fu_4939_p1 = sext_ln39_19_reg_6142;

assign grp_fu_4939_p2 = {{tmp_96_reg_6434}, {15'd0}};

assign grp_fu_4947_p1 = sext_ln39_14_reg_5975;

assign grp_fu_4947_p2 = {{tmp_115_fu_4214_p4}, {15'd0}};

assign grp_fu_4955_p0 = sext_ln56_28_fu_3958_p1;

assign grp_fu_4955_p1 = sext_ln39_18_reg_6078;

assign grp_fu_4955_p2 = {{tmp_118_reg_6379}, {15'd0}};

assign grp_fu_4963_p0 = sext_ln56_23_reg_6266;

assign grp_fu_4963_p1 = sext_ln39_23_reg_6384;

assign grp_fu_4963_p2 = {{tmp_73_fu_4242_p4}, {15'd0}};

assign grp_fu_4970_p0 = sext_ln56_29_fu_4051_p1;

assign grp_fu_4970_p2 = {{tmp_101_reg_6630}, {15'd0}};

assign grp_fu_4979_p1 = sext_ln39_19_reg_6142;

assign grp_fu_4979_p2 = {{tmp_119_fu_4332_p4}, {15'd0}};

assign grp_fu_4987_p0 = sext_ln56_29_fu_4051_p1;

assign grp_fu_4987_p1 = sext_ln39_23_reg_6384;

assign grp_fu_4987_p2 = {{tmp_122_reg_6676}, {15'd0}};

assign grp_fu_4995_p0 = sext_ln56_24_reg_6407;

assign grp_fu_4995_p1 = sext_ln39_24_reg_6607;

assign grp_fu_4995_p2 = {{tmp_74_fu_4356_p4}, {15'd0}};

assign grp_fu_5002_p1 = sext_ln39_24_reg_6607;

assign grp_fu_5002_p2 = {{tmp_123_fu_4439_p4}, {15'd0}};

assign icmp_ln39_fu_1221_p2 = ((indvar_flatten81_fu_214 == 14'd13600) ? 1'b1 : 1'b0);

assign icmp_ln41_fu_1245_p2 = ((indvar_flatten25_fu_206 == 10'd425) ? 1'b1 : 1'b0);

assign icmp_ln43_1_fu_1948_p2 = ((select_ln41_reg_5134 > 8'd129) ? 1'b1 : 1'b0);

assign icmp_ln43_2_fu_1916_p2 = ((select_ln41_reg_5134 < 8'd130) ? 1'b1 : 1'b0);

assign icmp_ln43_fu_1331_p2 = ((col_fu_198 == 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln56_1_fu_1475_p2 = ((add_ln54_fu_1441_p2 < 8'd130) ? 1'b1 : 1'b0);

assign icmp_ln56_2_fu_1523_p2 = ((add_ln54_1_fu_1517_p2 < 9'd130) ? 1'b1 : 1'b0);

assign icmp_ln56_3_fu_1687_p2 = ((add_ln56_63_fu_1682_p2 < 9'd130) ? 1'b1 : 1'b0);

assign icmp_ln56_4_fu_1744_p2 = ((add_ln54_2_fu_1739_p2 < 9'd130) ? 1'b1 : 1'b0);

assign icmp_ln56_fu_1511_p2 = ((add_ln54_fu_1441_p2 > 8'd129) ? 1'b1 : 1'b0);

assign icmp_ln59_10_fu_4091_p2 = ((sext_ln59_21_fu_4081_p1 == sub_ln59_10_fu_4085_p2) ? 1'b1 : 1'b0);

assign icmp_ln59_11_fu_4125_p2 = ((sext_ln59_23_fu_4115_p1 == sub_ln59_11_fu_4119_p2) ? 1'b1 : 1'b0);

assign icmp_ln59_12_fu_4321_p2 = ((sext_ln59_25_fu_4311_p1 == sub_ln59_12_fu_4315_p2) ? 1'b1 : 1'b0);

assign icmp_ln59_13_fu_4428_p2 = ((sext_ln59_27_fu_4418_p1 == sub_ln59_13_fu_4422_p2) ? 1'b1 : 1'b0);

assign icmp_ln59_14_fu_4511_p2 = ((sext_ln59_29_fu_4501_p1 == sub_ln59_14_fu_4505_p2) ? 1'b1 : 1'b0);

assign icmp_ln59_1_fu_3095_p2 = ((sext_ln59_3_fu_3085_p1 == sub_ln59_1_fu_3089_p2) ? 1'b1 : 1'b0);

assign icmp_ln59_2_fu_3479_p2 = ((sext_ln59_5_fu_3469_p1 == sub_ln59_2_fu_3473_p2) ? 1'b1 : 1'b0);

assign icmp_ln59_3_fu_3719_p2 = ((sext_ln59_7_fu_3709_p1 == sub_ln59_3_fu_3713_p2) ? 1'b1 : 1'b0);

assign icmp_ln59_4_fu_4478_p2 = ((sext_ln59_9_fu_4468_p1 == sub_ln59_4_fu_4472_p2) ? 1'b1 : 1'b0);

assign icmp_ln59_5_fu_3912_p2 = ((sext_ln59_11_fu_3902_p1 == sub_ln59_5_fu_3906_p2) ? 1'b1 : 1'b0);

assign icmp_ln59_6_fu_3946_p2 = ((sext_ln59_13_fu_3936_p1 == sub_ln59_6_fu_3940_p2) ? 1'b1 : 1'b0);

assign icmp_ln59_7_fu_4196_p2 = ((sext_ln59_15_fu_4186_p1 == sub_ln59_7_fu_4190_p2) ? 1'b1 : 1'b0);

assign icmp_ln59_8_fu_4281_p2 = ((sext_ln59_17_fu_4271_p1 == sub_ln59_8_fu_4275_p2) ? 1'b1 : 1'b0);

assign icmp_ln59_9_fu_4395_p2 = ((sext_ln59_19_fu_4385_p1 == sub_ln59_9_fu_4389_p2) ? 1'b1 : 1'b0);

assign icmp_ln59_fu_2792_p2 = ((sext_ln59_1_fu_2782_p1 == sub_ln59_fu_2786_p2) ? 1'b1 : 1'b0);

assign indvars_iv_next606_dup_fu_1343_p2 = (select_ln39_fu_1251_p3 + 3'd1);

assign indvars_iv_next606_fu_1825_p2 = (r_2_reg_5045 + 3'd1);

assign indvars_iv_next606_mid1_fu_1865_p2 = (select_ln39_reg_5065 + 3'd2);

assign mul_ln39_fu_1293_p0 = mul_ln39_fu_1293_p00;

assign mul_ln39_fu_1293_p00 = select_ln39_1_fu_1259_p3;

assign mul_ln39_fu_1293_p1 = 11'd25;

assign mul_ln56_10_fu_2957_p1 = sext_ln39_10_reg_5787;

assign mul_ln56_15_fu_3260_p1 = sext_ln39_15_reg_5982;

assign mul_ln56_20_fu_4021_p1 = sext_ln39_20_reg_6228;

assign mul_ln56_25_fu_1981_p0 = sext_ln56_1_reg_5276;

assign mul_ln56_30_fu_2221_p0 = sext_ln56_6_reg_5516;

assign mul_ln56_35_fu_2841_p0 = sext_ln56_11_reg_5754;

assign mul_ln56_35_fu_2841_p1 = sext_ln39_10_fu_2601_p1;

assign mul_ln56_40_fu_3157_p0 = sext_ln56_16_reg_5954;

assign mul_ln56_40_fu_3157_p1 = sext_ln39_15_fu_3025_p1;

assign mul_ln56_45_fu_3557_p1 = sext_ln39_20_fu_3439_p1;

assign mul_ln56_50_fu_2113_p0 = sext_ln56_2_reg_5294;

assign mul_ln56_50_fu_2113_p1 = sext_ln39_reg_5366;

assign mul_ln56_55_fu_2451_p0 = sext_ln56_7_reg_5587;

assign mul_ln56_55_fu_2451_p1 = sext_ln39_5_reg_5539;

assign mul_ln56_5_fu_2390_p1 = sext_ln39_5_reg_5539;

assign mul_ln56_60_fu_2873_p0 = sext_ln56_12_reg_5760;

assign mul_ln56_60_fu_2873_p1 = sext_ln39_10_fu_2601_p1;

assign mul_ln56_65_fu_3179_p0 = sext_ln56_17_fu_3123_p1;

assign mul_ln56_65_fu_3179_p1 = sext_ln39_15_fu_3025_p1;

assign mul_ln56_70_fu_3590_p0 = sext_ln56_22_reg_6201;

assign mul_ln56_70_fu_3590_p1 = sext_ln39_20_fu_3439_p1;

assign mul_ln56_75_fu_1567_p0 = mul_ln56_75_fu_1567_p00;

assign mul_ln56_75_fu_1567_p00 = add_ln54_1_fu_1517_p2;

assign mul_ln56_75_fu_1567_p1 = 19'd1009;

assign mul_ln56_76_fu_1725_p0 = mul_ln56_76_fu_1725_p00;

assign mul_ln56_76_fu_1725_p00 = add_ln56_63_fu_1682_p2;

assign mul_ln56_76_fu_1725_p1 = 19'd1009;

assign mul_ln56_77_fu_1782_p0 = mul_ln56_77_fu_1782_p00;

assign mul_ln56_77_fu_1782_p00 = add_ln54_2_fu_1739_p2;

assign mul_ln56_77_fu_1782_p1 = 19'd1009;

assign mul_ln56_78_fu_1999_p0 = mul_ln56_78_fu_1999_p00;

assign mul_ln56_78_fu_1999_p00 = add_ln54_3_reg_5253;

assign mul_ln56_78_fu_1999_p1 = 19'd1009;

assign mul_ln56_79_fu_2246_p0 = mul_ln56_79_fu_2246_p00;

assign mul_ln56_79_fu_2246_p00 = add_ln54_4_reg_5360;

assign mul_ln56_79_fu_2246_p1 = 19'd1009;

assign mul_ln56_fu_2055_p1 = sext_ln39_reg_5366;

assign or_ln41_fu_1349_p2 = (icmp_ln41_fu_1245_p2 | and_ln39_fu_1337_p2);

assign p_mid121_fu_2646_p2 = (select_ln39_reg_5065 ^ 3'd4);

assign p_mid123_fu_2697_p2 = (zext_ln41_1_fu_2643_p1 + 4'd4);

assign p_mid1_fu_2296_p2 = (select_ln39_reg_5065 + 3'd3);

assign p_shl1_fu_1385_p3 = {{trunc_ln56_fu_1381_p1}, {7'd0}};

assign p_shl2_fu_1393_p3 = {{add_ln56_66_fu_1375_p2}, {1'd0}};

assign p_shl3_fu_1890_p3 = {{trunc_ln56_1_fu_1886_p1}, {7'd0}};

assign p_shl4_fu_1898_p3 = {{add_ln56_68_fu_1881_p2}, {1'd0}};

assign p_shl5_fu_2321_p3 = {{trunc_ln56_2_fu_2317_p1}, {7'd0}};

assign p_shl6_fu_2329_p3 = {{add_ln56_70_fu_2312_p2}, {1'd0}};

assign p_shl7_fu_2671_p3 = {{trunc_ln56_3_fu_2667_p1}, {7'd0}};

assign p_shl8_fu_2679_p3 = {{add_ln56_72_fu_2662_p2}, {1'd0}};

assign p_shl9_fu_2723_p3 = {{trunc_ln56_4_fu_2719_p1}, {7'd0}};

assign p_shl_fu_2731_p3 = {{add_ln56_74_fu_2714_p2}, {1'd0}};

assign select_ln39_1_fu_1259_p3 = ((icmp_ln41_fu_1245_p2[0:0] == 1'b1) ? add_ln39_fu_1239_p2 : i_fu_210);

assign select_ln39_2_cast1_fu_1638_p1 = mul_ln39_reg_5080;

assign select_ln39_2_fu_1858_p3 = ((icmp_ln41_reg_5057[0:0] == 1'b1) ? 3'd1 : indvars_iv_next606_fu_1825_p2);

assign select_ln39_3_fu_2289_p3 = ((icmp_ln41_reg_5057[0:0] == 1'b1) ? 3'd2 : empty_fu_2260_p2);

assign select_ln39_4_fu_2629_p3 = ((icmp_ln41_reg_5057[0:0] == 1'b1) ? 3'd3 : empty_203_fu_2590_p2);

assign select_ln39_5_fu_2636_p3 = ((icmp_ln41_reg_5057[0:0] == 1'b1) ? 4'd4 : empty_204_fu_2595_p2);

assign select_ln39_fu_1251_p3 = ((icmp_ln41_fu_1245_p2[0:0] == 1'b1) ? 3'd0 : r_fu_202);

assign select_ln41_1_fu_1363_p3 = ((and_ln39_fu_1337_p2[0:0] == 1'b1) ? indvars_iv_next606_dup_fu_1343_p2 : select_ln39_fu_1251_p3);

assign select_ln41_2_fu_1870_p3 = ((and_ln39_reg_5121[0:0] == 1'b1) ? indvars_iv_next606_mid1_fu_1865_p2 : select_ln39_2_fu_1858_p3);

assign select_ln41_3_fu_2301_p3 = ((and_ln39_reg_5121[0:0] == 1'b1) ? p_mid1_fu_2296_p2 : select_ln39_3_fu_2289_p3);

assign select_ln41_4_fu_2651_p3 = ((and_ln39_reg_5121[0:0] == 1'b1) ? p_mid121_fu_2646_p2 : select_ln39_4_fu_2629_p3);

assign select_ln41_5_fu_2703_p3 = ((and_ln39_reg_5121[0:0] == 1'b1) ? p_mid123_fu_2697_p2 : select_ln39_5_fu_2636_p3);

assign select_ln41_6_fu_1605_p3 = ((icmp_ln41_fu_1245_p2[0:0] == 1'b1) ? 10'd1 : add_ln41_fu_1599_p2);

assign select_ln41_fu_1355_p3 = ((or_ln41_fu_1349_p2[0:0] == 1'b1) ? 8'd0 : col_fu_198);

assign select_ln43_fu_1926_p3 = ((icmp_ln43_2_fu_1916_p2[0:0] == 1'b1) ? select_ln41_reg_5134 : add_ln43_fu_1921_p2);

assign select_ln56_1_fu_1539_p3 = ((icmp_ln56_2_fu_1523_p2[0:0] == 1'b1) ? add_ln54_1_fu_1517_p2 : sext_ln56_35_fu_1535_p1);

assign select_ln56_2_fu_1698_p3 = ((icmp_ln56_3_fu_1687_p2[0:0] == 1'b1) ? add_ln56_63_fu_1682_p2 : add_ln56_92_fu_1693_p2);

assign select_ln56_3_fu_1755_p3 = ((icmp_ln56_4_fu_1744_p2[0:0] == 1'b1) ? add_ln54_2_fu_1739_p2 : add_ln56_98_fu_1750_p2);

assign select_ln56_fu_1487_p3 = ((icmp_ln56_1_fu_1475_p2[0:0] == 1'b1) ? add_ln54_fu_1441_p2 : add_ln56_81_fu_1481_p2);

assign sext_ln39_10_fu_2601_p1 = $signed(weight_buffer_0_q1);

assign sext_ln39_11_fu_2479_p1 = reg_1174;

assign sext_ln39_12_fu_2605_p1 = reg_1174;

assign sext_ln39_13_fu_2888_p1 = reg_1174;

assign sext_ln39_14_fu_3021_p1 = reg_1174;

assign sext_ln39_15_fu_3025_p1 = $signed(weight_buffer_0_q1);

assign sext_ln39_16_fu_2902_p1 = $signed(weight_buffer_0_q0);

assign sext_ln39_17_fu_3029_p1 = $signed(weight_buffer_0_q0);

assign sext_ln39_18_fu_3195_p1 = $signed(weight_buffer_0_q1);

assign sext_ln39_19_fu_3321_p1 = $signed(weight_buffer_0_q1);

assign sext_ln39_1_fu_1642_p1 = $signed(weight_buffer_0_q1);

assign sext_ln39_20_fu_3439_p1 = $signed(weight_buffer_0_q1);

assign sext_ln39_21_fu_3335_p1 = reg_1174;

assign sext_ln39_22_fu_3443_p1 = reg_1174;

assign sext_ln39_23_fu_3689_p1 = reg_1174;

assign sext_ln39_24_fu_4014_p1 = weight_buffer_0_load_24_reg_6320;

assign sext_ln39_2_fu_1834_p1 = reg_1174;

assign sext_ln39_3_fu_2023_p1 = reg_1174;

assign sext_ln39_4_fu_2127_p1 = reg_1174;

assign sext_ln39_5_fu_2131_p1 = $signed(weight_buffer_0_q1);

assign sext_ln39_6_fu_2037_p1 = $signed(weight_buffer_0_q0);

assign sext_ln39_7_fu_2135_p1 = $signed(weight_buffer_0_q0);

assign sext_ln39_8_fu_2265_p1 = $signed(weight_buffer_0_q1);

assign sext_ln39_9_fu_2465_p1 = $signed(weight_buffer_0_q1);

assign sext_ln39_fu_1830_p1 = $signed(weight_buffer_0_q1);

assign sext_ln56_11_fu_2547_p1 = grp_fu_1075_p4;

assign sext_ln56_12_fu_2551_p1 = grp_fu_1084_p4;

assign sext_ln56_13_fu_2820_p1 = $signed(grp_fu_1093_p4);

assign sext_ln56_14_fu_2980_p1 = $signed(reg_1179);

assign sext_ln56_16_fu_2984_p1 = grp_fu_1120_p4;

assign sext_ln56_17_fu_3123_p1 = $signed(grp_fu_1129_p4);

assign sext_ln56_18_fu_3127_p1 = grp_fu_1138_p4;

assign sext_ln56_19_fu_3283_p1 = grp_fu_1102_p4;

assign sext_ln56_1_fu_1656_p1 = grp_fu_1075_p4;

assign sext_ln56_21_fu_3507_p1 = tmp_33_reg_6196;

assign sext_ln56_22_fu_3403_p1 = grp_fu_1084_p4;

assign sext_ln56_23_fu_3510_p1 = $signed(grp_fu_1093_p4);

assign sext_ln56_24_fu_3730_p1 = $signed(reg_1179);

assign sext_ln56_25_fu_3622_p1 = $signed(grp_fu_1147_p4);

assign sext_ln56_26_fu_3626_p1 = $signed(grp_fu_1156_p4);

assign sext_ln56_27_fu_3839_p1 = $signed(grp_fu_1147_p4);

assign sext_ln56_28_fu_3958_p1 = $signed(grp_fu_1147_p4);

assign sext_ln56_29_fu_4051_p1 = $signed(grp_fu_1156_p4);

assign sext_ln56_2_fu_1678_p1 = grp_fu_1084_p4;

assign sext_ln56_35_fu_1535_p1 = $signed(xor_ln56_fu_1529_p2);

assign sext_ln56_3_fu_1977_p1 = $signed(grp_fu_1093_p4);

assign sext_ln56_4_fu_2098_p1 = $signed(reg_1179);

assign sext_ln56_6_fu_2102_p1 = grp_fu_1120_p4;

assign sext_ln56_7_fu_2196_p1 = $signed(grp_fu_1129_p4);

assign sext_ln56_8_fu_2200_p1 = grp_fu_1138_p4;

assign sext_ln56_9_fu_2413_p1 = grp_fu_1102_p4;

assign sext_ln59_10_fu_3899_p1 = tmp_38_reg_5354;

assign sext_ln59_11_fu_3902_p1 = tmp_60_fu_3890_p4;

assign sext_ln59_12_fu_3932_p1 = add_ln59_5_fu_3918_p2;

assign sext_ln59_13_fu_3936_p1 = tmp_65_fu_3923_p4;

assign sext_ln59_14_fu_4183_p1 = add_ln59_6_reg_6568;

assign sext_ln59_15_fu_4186_p1 = tmp_70_fu_4174_p4;

assign sext_ln59_16_fu_4268_p1 = add_ln59_7_reg_6690;

assign sext_ln59_17_fu_4271_p1 = tmp_75_fu_4259_p4;

assign sext_ln59_18_fu_4382_p1 = add_ln59_8_reg_6727;

assign sext_ln59_19_fu_4385_p1 = tmp_80_fu_4373_p4;

assign sext_ln59_1_fu_2782_p1 = tmp_2_fu_2770_p4;

assign sext_ln59_20_fu_4078_p1 = tmp_44_reg_5454;

assign sext_ln59_21_fu_4081_p1 = tmp_85_fu_4069_p4;

assign sext_ln59_22_fu_4111_p1 = add_ln59_10_fu_4097_p2;

assign sext_ln59_23_fu_4115_p1 = tmp_90_fu_4102_p4;

assign sext_ln59_24_fu_4308_p1 = add_ln59_11_reg_6658;

assign sext_ln59_25_fu_4311_p1 = tmp_95_fu_4299_p4;

assign sext_ln59_26_fu_4415_p1 = add_ln59_12_reg_6744;

assign sext_ln59_27_fu_4418_p1 = tmp_100_fu_4406_p4;

assign sext_ln59_28_fu_4498_p1 = add_ln59_13_reg_6781;

assign sext_ln59_29_fu_4501_p1 = tmp_105_fu_4489_p4;

assign sext_ln59_2_fu_3082_p1 = add_ln59_reg_5853;

assign sext_ln59_3_fu_3085_p1 = tmp_20_fu_3073_p4;

assign sext_ln59_4_fu_3466_p1 = add_ln59_1_reg_6027;

assign sext_ln59_5_fu_3469_p1 = tmp_26_fu_3457_p4;

assign sext_ln59_6_fu_3706_p1 = add_ln59_2_reg_6248;

assign sext_ln59_7_fu_3709_p1 = tmp_50_fu_3697_p4;

assign sext_ln59_8_fu_4465_p1 = add_ln59_3_reg_6399;

assign sext_ln59_9_fu_4468_p1 = tmp_55_fu_4456_p4;

assign sext_ln59_fu_2779_p1 = tmp_s_reg_5348;

assign sub_ln59_10_fu_4085_p2 = ($signed(17'd0) - $signed(sext_ln59_20_fu_4078_p1));

assign sub_ln59_11_fu_4119_p2 = ($signed(17'd0) - $signed(sext_ln59_22_fu_4111_p1));

assign sub_ln59_12_fu_4315_p2 = ($signed(17'd0) - $signed(sext_ln59_24_fu_4308_p1));

assign sub_ln59_13_fu_4422_p2 = ($signed(17'd0) - $signed(sext_ln59_26_fu_4415_p1));

assign sub_ln59_14_fu_4505_p2 = ($signed(17'd0) - $signed(sext_ln59_28_fu_4498_p1));

assign sub_ln59_1_fu_3089_p2 = ($signed(17'd0) - $signed(sext_ln59_2_fu_3082_p1));

assign sub_ln59_2_fu_3473_p2 = ($signed(17'd0) - $signed(sext_ln59_4_fu_3466_p1));

assign sub_ln59_3_fu_3713_p2 = ($signed(17'd0) - $signed(sext_ln59_6_fu_3706_p1));

assign sub_ln59_4_fu_4472_p2 = ($signed(17'd0) - $signed(sext_ln59_8_fu_4465_p1));

assign sub_ln59_5_fu_3906_p2 = ($signed(17'd0) - $signed(sext_ln59_10_fu_3899_p1));

assign sub_ln59_6_fu_3940_p2 = ($signed(17'd0) - $signed(sext_ln59_12_fu_3932_p1));

assign sub_ln59_7_fu_4190_p2 = ($signed(17'd0) - $signed(sext_ln59_14_fu_4183_p1));

assign sub_ln59_8_fu_4275_p2 = ($signed(17'd0) - $signed(sext_ln59_16_fu_4268_p1));

assign sub_ln59_9_fu_4389_p2 = ($signed(17'd0) - $signed(sext_ln59_18_fu_4382_p1));

assign sub_ln59_fu_2786_p2 = ($signed(17'd0) - $signed(sext_ln59_fu_2779_p1));

assign tmp_100_fu_4406_p1 = grp_fu_4979_p3;

assign tmp_100_fu_4406_p4 = {{tmp_100_fu_4406_p1[30:15]}};

assign tmp_101_fu_4055_p1 = grp_fu_4876_p3;

assign tmp_103_fu_2434_p1 = grp_fu_4557_p3;

assign tmp_103_fu_2434_p4 = {{tmp_103_fu_2434_p1[30:15]}};

assign tmp_104_fu_2571_p1 = grp_fu_4591_p3;

assign tmp_105_fu_4489_p1 = grp_fu_5002_p3;

assign tmp_105_fu_4489_p4 = {{tmp_105_fu_4489_p1[30:15]}};

assign tmp_107_fu_3969_p1 = grp_fu_4860_p3;

assign tmp_107_fu_3969_p4 = {{tmp_107_fu_3969_p1[30:15]}};

assign tmp_109_fu_2856_p1 = grp_fu_4624_p3;

assign tmp_109_fu_2856_p4 = {{tmp_109_fu_2856_p1[30:15]}};

assign tmp_110_fu_3012_p1 = grp_fu_4647_p3;

assign tmp_111_fu_3986_p1 = grp_fu_4868_p3;

assign tmp_111_fu_3986_p4 = {{tmp_111_fu_3986_p1[30:15]}};

assign tmp_113_fu_3304_p1 = grp_fu_4705_p3;

assign tmp_113_fu_3304_p4 = {{tmp_113_fu_3304_p1[30:15]}};

assign tmp_114_fu_3423_p1 = grp_fu_4739_p3;

assign tmp_115_fu_4214_p1 = grp_fu_4924_p3;

assign tmp_115_fu_4214_p4 = {{tmp_115_fu_4214_p1[30:15]}};

assign tmp_117_fu_3573_p1 = grp_fu_4772_p3;

assign tmp_117_fu_3573_p4 = {{tmp_117_fu_3573_p1[30:15]}};

assign tmp_118_fu_3680_p1 = grp_fu_4795_p3;

assign tmp_119_fu_4332_p1 = grp_fu_4955_p3;

assign tmp_119_fu_4332_p4 = {{tmp_119_fu_4332_p1[30:15]}};

assign tmp_121_fu_3871_p1 = grp_fu_4836_p3;

assign tmp_122_fu_4148_p1 = grp_fu_4901_p3;

assign tmp_123_fu_4439_p1 = grp_fu_4987_p3;

assign tmp_123_fu_4439_p4 = {{tmp_123_fu_4439_p1[30:15]}};

assign tmp_13_fu_2060_p4 = {{mul_ln56_fu_2055_p2[30:15]}};

assign tmp_14_fu_1665_p3 = {{select_ln41_1_reg_5143}, {add_ln56_62_fu_1660_p2}};

assign tmp_20_fu_3073_p1 = grp_fu_4655_p3;

assign tmp_20_fu_3073_p4 = {{tmp_20_fu_3073_p1[30:15]}};

assign tmp_26_fu_3457_p1 = grp_fu_4747_p3;

assign tmp_26_fu_3457_p4 = {{tmp_26_fu_3457_p1[30:15]}};

assign tmp_2_fu_2770_p1 = grp_fu_4599_p3;

assign tmp_2_fu_2770_p4 = {{tmp_2_fu_2770_p1[30:15]}};

assign tmp_44_fu_2013_p3 = add_ln56_61_fu_1964_p2[32'd7];

assign tmp_49_fu_2169_p1 = grp_fu_4522_p3;

assign tmp_49_fu_2169_p4 = {{tmp_49_fu_2169_p1[30:15]}};

assign tmp_4_fu_1271_p3 = {{select_ln39_1_fu_1259_p3}, {3'd0}};

assign tmp_50_fu_3697_p1 = grp_fu_4803_p3;

assign tmp_50_fu_3697_p4 = {{tmp_50_fu_3697_p1[30:15]}};

assign tmp_52_fu_2369_p1 = grp_fu_4540_p3;

assign tmp_52_fu_2369_p4 = {{tmp_52_fu_2369_p1[30:15]}};

assign tmp_54_fu_2513_p1 = grp_fu_4565_p3;

assign tmp_54_fu_2513_p4 = {{tmp_54_fu_2513_p1[30:15]}};

assign tmp_55_fu_4456_p1 = grp_fu_4995_p3;

assign tmp_55_fu_4456_p4 = {{tmp_55_fu_4456_p1[30:15]}};

assign tmp_56_fu_2395_p4 = {{mul_ln56_5_fu_2390_p2[30:15]}};

assign tmp_57_fu_2530_p1 = grp_fu_4573_p3;

assign tmp_57_fu_2530_p4 = {{tmp_57_fu_2530_p1[30:15]}};

assign tmp_58_fu_2803_p1 = grp_fu_4607_p3;

assign tmp_58_fu_2803_p4 = {{tmp_58_fu_2803_p1[30:15]}};

assign tmp_59_fu_2936_p1 = grp_fu_4632_p3;

assign tmp_59_fu_2936_p4 = {{tmp_59_fu_2936_p1[30:15]}};

assign tmp_60_fu_3890_p1 = grp_fu_4844_p3;

assign tmp_60_fu_3890_p4 = {{tmp_60_fu_3890_p1[30:15]}};

assign tmp_61_cast_fu_1427_p1 = tmp_6_fu_1419_p3;

assign tmp_61_fu_2962_p4 = {{mul_ln56_10_fu_2957_p2[30:15]}};

assign tmp_62_cast_fu_1461_p1 = tmp_8_fu_1453_p3;

assign tmp_62_fu_3106_p1 = grp_fu_4663_p3;

assign tmp_62_fu_3106_p4 = {{tmp_62_fu_3106_p1[30:15]}};

assign tmp_63_fu_3239_p1 = grp_fu_4688_p3;

assign tmp_63_fu_3239_p4 = {{tmp_63_fu_3239_p1[30:15]}};

assign tmp_64_cast_fu_1672_p1 = tmp_14_fu_1665_p3;

assign tmp_64_fu_3369_p1 = grp_fu_4713_p3;

assign tmp_64_fu_3369_p4 = {{tmp_64_fu_3369_p1[30:15]}};

assign tmp_65_fu_3923_p1 = grp_fu_4852_p3;

assign tmp_65_fu_3923_p4 = {{tmp_65_fu_3923_p1[30:15]}};

assign tmp_66_fu_3265_p4 = {{mul_ln56_15_fu_3260_p2[30:15]}};

assign tmp_67_fu_3386_p1 = grp_fu_4721_p3;

assign tmp_67_fu_3386_p4 = {{tmp_67_fu_3386_p1[30:15]}};

assign tmp_68_fu_3490_p1 = grp_fu_4755_p3;

assign tmp_68_fu_3490_p4 = {{tmp_68_fu_3490_p1[30:15]}};

assign tmp_69_fu_3605_p1 = grp_fu_4780_p3;

assign tmp_69_fu_3605_p4 = {{tmp_69_fu_3605_p1[30:15]}};

assign tmp_6_fu_1419_p3 = {{select_ln41_1_fu_1363_p3}, {trunc_ln43_fu_1415_p1}};

assign tmp_70_fu_4174_p1 = grp_fu_4916_p3;

assign tmp_70_fu_4174_p4 = {{tmp_70_fu_4174_p1[30:15]}};

assign tmp_71_fu_4026_p4 = {{mul_ln56_20_fu_4021_p2[30:15]}};

assign tmp_72_fu_4157_p1 = grp_fu_4909_p3;

assign tmp_72_fu_4157_p4 = {{tmp_72_fu_4157_p1[30:15]}};

assign tmp_73_fu_4242_p1 = grp_fu_4932_p3;

assign tmp_73_fu_4242_p4 = {{tmp_73_fu_4242_p1[30:15]}};

assign tmp_74_fu_4356_p1 = grp_fu_4963_p3;

assign tmp_74_fu_4356_p4 = {{tmp_74_fu_4356_p1[30:15]}};

assign tmp_75_fu_4259_p1 = grp_fu_4939_p3;

assign tmp_75_fu_4259_p4 = {{tmp_75_fu_4259_p1[30:15]}};

assign tmp_77_fu_2204_p1 = grp_fu_4531_p3;

assign tmp_77_fu_2204_p4 = {{tmp_77_fu_2204_p1[30:15]}};

assign tmp_78_fu_2417_p1 = grp_fu_4548_p3;

assign tmp_78_fu_2417_p4 = {{tmp_78_fu_2417_p1[30:15]}};

assign tmp_80_fu_4373_p1 = grp_fu_4970_p3;

assign tmp_80_fu_4373_p4 = {{tmp_80_fu_4373_p1[30:15]}};

assign tmp_81_fu_2555_p1 = grp_fu_4582_p3;

assign tmp_83_fu_2824_p1 = grp_fu_4616_p3;

assign tmp_83_fu_2824_p4 = {{tmp_83_fu_2824_p1[30:15]}};

assign tmp_84_fu_2988_p1 = grp_fu_4640_p3;

assign tmp_84_fu_2988_p4 = {{tmp_84_fu_2988_p1[30:15]}};

assign tmp_85_fu_4069_p1 = grp_fu_4885_p3;

assign tmp_85_fu_4069_p4 = {{tmp_85_fu_4069_p1[30:15]}};

assign tmp_86_fu_3131_p1 = grp_fu_4672_p3;

assign tmp_88_fu_3140_p1 = grp_fu_4679_p3;

assign tmp_88_fu_3140_p4 = {{tmp_88_fu_3140_p1[30:15]}};

assign tmp_89_fu_3287_p1 = grp_fu_4696_p3;

assign tmp_89_fu_3287_p4 = {{tmp_89_fu_3287_p1[30:15]}};

assign tmp_8_fu_1453_p3 = {{select_ln41_1_fu_1363_p3}, {add_ln56_60_fu_1447_p2}};

assign tmp_90_fu_4102_p1 = grp_fu_4893_p3;

assign tmp_90_fu_4102_p4 = {{tmp_90_fu_4102_p1[30:15]}};

assign tmp_91_fu_3407_p1 = grp_fu_4730_p3;

assign tmp_93_fu_3540_p1 = grp_fu_4764_p3;

assign tmp_93_fu_3540_p4 = {{tmp_93_fu_3540_p1[30:15]}};

assign tmp_94_fu_3630_p1 = grp_fu_4788_p3;

assign tmp_94_fu_3630_p4 = {{tmp_94_fu_3630_p1[30:15]}};

assign tmp_95_fu_4299_p1 = grp_fu_4947_p3;

assign tmp_95_fu_4299_p4 = {{tmp_95_fu_4299_p1[30:15]}};

assign tmp_96_fu_3752_p1 = grp_fu_4811_p3;

assign tmp_98_fu_3761_p1 = grp_fu_4818_p3;

assign tmp_98_fu_3761_p4 = {{tmp_98_fu_3761_p1[30:15]}};

assign tmp_99_fu_3843_p1 = grp_fu_4827_p3;

assign trunc_ln43_fu_1415_p1 = select_ln41_fu_1355_p3[6:0];

assign trunc_ln56_1_fu_1886_p1 = add_ln56_68_fu_1881_p2[8:0];

assign trunc_ln56_2_fu_2317_p1 = add_ln56_70_fu_2312_p2[8:0];

assign trunc_ln56_3_fu_2667_p1 = add_ln56_72_fu_2662_p2[8:0];

assign trunc_ln56_4_fu_2719_p1 = add_ln56_74_fu_2714_p2[8:0];

assign trunc_ln56_fu_1381_p1 = add_ln56_66_fu_1375_p2[8:0];

assign xor_ln39_fu_1325_p2 = (icmp_ln41_fu_1245_p2 ^ 1'd1);

assign xor_ln56_fu_1529_p2 = (select_ln41_fu_1355_p3 ^ 8'd128);

assign zext_ln41_1_fu_2643_p1 = indvars_iv_next606_dup_reg_5129;

assign zext_ln41_fu_2587_p1 = r_2_reg_5045;

assign zext_ln43_fu_1411_p1 = select_ln41_fu_1355_p3;

assign zext_ln56_10_fu_2710_p1 = select_ln41_5_fu_2703_p3;

assign zext_ln56_11_fu_2739_p1 = p_shl_fu_2731_p3;

assign zext_ln56_12_fu_1933_p1 = select_ln43_fu_1926_p3;

assign zext_ln56_13_fu_1942_p1 = add_ln56_76_fu_1937_p2;

assign zext_ln56_14_fu_2163_p1 = add_ln56_77_fu_2159_p2;

assign zext_ln56_15_fu_2753_p1 = add_ln56_78_fu_2749_p2;

assign zext_ln56_16_fu_3057_p1 = add_ln56_79_fu_3053_p2;

assign zext_ln56_17_fu_3880_p1 = add_ln56_80_reg_6391;

assign zext_ln56_18_fu_1495_p1 = select_ln56_fu_1487_p3;

assign zext_ln56_19_fu_1505_p1 = add_ln56_82_fu_1499_p2;

assign zext_ln56_1_fu_1279_p1 = tmp_4_fu_1271_p3;

assign zext_ln56_20_fu_1958_p1 = add_ln56_83_fu_1953_p2;

assign zext_ln56_21_fu_2352_p1 = add_ln56_84_fu_2347_p2;

assign zext_ln56_22_fu_2764_p1 = add_ln56_85_fu_2759_p2;

assign zext_ln56_23_fu_3223_p1 = add_ln56_86_fu_3219_p2;

assign zext_ln56_24_fu_1547_p1 = select_ln56_1_fu_1539_p3;

assign zext_ln56_25_fu_1557_p1 = add_ln56_87_fu_1551_p2;

assign zext_ln56_26_fu_2082_p1 = add_ln56_88_fu_2078_p2;

assign zext_ln56_27_fu_2363_p1 = add_ln56_89_fu_2358_p2;

assign zext_ln56_28_fu_2920_p1 = add_ln56_90_fu_2916_p2;

assign zext_ln56_29_fu_3233_p1 = add_ln56_91_fu_3229_p2;

assign zext_ln56_2_fu_1371_p1 = select_ln41_1_fu_1363_p3;

assign zext_ln56_31_fu_1706_p1 = select_ln56_2_fu_1698_p3;

assign zext_ln56_32_fu_1715_p1 = add_ln56_93_fu_1710_p2;

assign zext_ln56_33_fu_2092_p1 = add_ln56_94_fu_2088_p2;

assign zext_ln56_34_fu_2497_p1 = add_ln56_95_fu_2493_p2;

assign zext_ln56_35_fu_2930_p1 = add_ln56_96_fu_2926_p2;

assign zext_ln56_36_fu_3353_p1 = add_ln56_97_fu_3349_p2;

assign zext_ln56_38_fu_1763_p1 = select_ln56_3_fu_1755_p3;

assign zext_ln56_39_fu_1772_p1 = add_ln56_99_fu_1767_p2;

assign zext_ln56_3_fu_1401_p1 = p_shl2_fu_1393_p3;

assign zext_ln56_40_fu_2190_p1 = add_ln56_100_fu_2186_p2;

assign zext_ln56_41_fu_2507_p1 = add_ln56_101_fu_2503_p2;

assign zext_ln56_42_fu_3067_p1 = add_ln56_102_fu_3063_p2;

assign zext_ln56_43_fu_3363_p1 = add_ln56_103_fu_3359_p2;

assign zext_ln56_45_fu_3514_p1 = grp_fu_1593_p2;

assign zext_ln56_46_fu_3523_p1 = add_ln56_104_fu_3518_p2;

assign zext_ln56_47_fu_3534_p1 = add_ln56_105_fu_3529_p2;

assign zext_ln56_48_fu_3738_p1 = add_ln56_106_fu_3734_p2;

assign zext_ln56_49_fu_3820_p1 = add_ln56_107_reg_6419;

assign zext_ln56_4_fu_1877_p1 = select_ln41_2_fu_1870_p3;

assign zext_ln56_50_fu_3885_p1 = add_ln56_108_reg_6424;

assign zext_ln56_52_fu_3654_p1 = grp_fu_1819_p2;

assign zext_ln56_53_fu_3663_p1 = add_ln56_109_fu_3658_p2;

assign zext_ln56_54_fu_3674_p1 = add_ln56_110_fu_3669_p2;

assign zext_ln56_55_fu_3782_p1 = add_ln56_111_fu_3778_p2;

assign zext_ln56_56_fu_3859_p1 = add_ln56_112_reg_6449;

assign zext_ln56_57_fu_4064_p1 = add_ln56_113_reg_6454;

assign zext_ln56_5_fu_1906_p1 = p_shl4_fu_1898_p3;

assign zext_ln56_6_fu_2308_p1 = select_ln41_3_fu_2301_p3;

assign zext_ln56_7_fu_2337_p1 = p_shl6_fu_2329_p3;

assign zext_ln56_8_fu_2658_p1 = select_ln41_4_fu_2651_p3;

assign zext_ln56_9_fu_2687_p1 = p_shl8_fu_2679_p3;

assign zext_ln56_fu_1267_p1 = select_ln39_1_fu_1259_p3;

always @ (posedge ap_clk) begin
    add_ln56_67_reg_5148[0] <= 1'b0;
    zext_ln43_reg_5157[8] <= 1'b0;
    zext_ln56_18_reg_5205[15:8] <= 8'b00000000;
    zext_ln56_24_reg_5229[15:9] <= 7'b0000000;
    zext_ln56_31_reg_5301[15:9] <= 7'b0000000;
    zext_ln56_38_reg_5325[15:9] <= 7'b0000000;
    add_ln56_69_reg_5389[0] <= 1'b0;
    zext_ln56_12_reg_5399[15:8] <= 8'b00000000;
    add_ln56_71_reg_5639[0] <= 1'b0;
    add_ln56_73_reg_5809[0] <= 1'b0;
    add_ln56_75_reg_5819[0] <= 1'b0;
    zext_ln56_45_reg_6273[15:9] <= 7'b0000000;
    zext_ln56_52_reg_6352[15:9] <= 7'b0000000;
end

endmodule //srcnn_conv3_Pipeline_IN_ROW_COL
