
*** Running vivado
    with args -log system_top_merge_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_top_merge_0_0.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source system_top_merge_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 300.914 ; gain = 70.852
Command: synth_design -top system_top_merge_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11432 
WARNING: [Synth 8-2490] overwriting previous definition of module XOR2 [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/XOR2.v:2]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 460.246 ; gain = 107.105
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_top_merge_0_0' [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ip/system_top_merge_0_0/synth/system_top_merge_0_0.v:56]
INFO: [Synth 8-6157] synthesizing module 'top_merge_v1_0' [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/hdl/top_merge_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'top_merge_v1_0_S00_AXI' [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/hdl/top_merge_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/hdl/top_merge_v1_0_S00_AXI.v:239]
INFO: [Synth 8-226] default block is never used [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/hdl/top_merge_v1_0_S00_AXI.v:380]
INFO: [Synth 8-6157] synthesizing module 'top' [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/top.v:9]
INFO: [Synth 8-6157] synthesizing module 'AES' [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/AES.v:15]
INFO: [Synth 8-6155] done synthesizing module 'AES' (1#1) [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/AES.v:15]
INFO: [Synth 8-6157] synthesizing module 'XOR1' [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/XOR1.v:2]
INFO: [Synth 8-6155] done synthesizing module 'XOR1' (2#1) [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/XOR1.v:2]
INFO: [Synth 8-6157] synthesizing module 'GF' [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/GF.v:8]
INFO: [Synth 8-6155] done synthesizing module 'GF' (3#1) [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/GF.v:8]
INFO: [Synth 8-6157] synthesizing module 'XOR2' [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/XOR2.v:2]
INFO: [Synth 8-6155] done synthesizing module 'XOR2' (4#1) [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/XOR2.v:2]
INFO: [Synth 8-6157] synthesizing module 'controller' [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/controller.v:15]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/controller.v:164]
INFO: [Synth 8-6155] done synthesizing module 'controller' (5#1) [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/controller.v:15]
INFO: [Synth 8-6155] done synthesizing module 'top' (6#1) [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/top.v:9]
WARNING: [Synth 8-6014] Unused sequential element axi_awaddr_reg was removed.  [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/hdl/top_merge_v1_0_S00_AXI.v:178]
WARNING: [Synth 8-6014] Unused sequential element slv_reg0_reg was removed.  [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/hdl/top_merge_v1_0_S00_AXI.v:231]
WARNING: [Synth 8-6014] Unused sequential element slv_reg1_reg was removed.  [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/hdl/top_merge_v1_0_S00_AXI.v:232]
WARNING: [Synth 8-6014] Unused sequential element slv_reg2_reg was removed.  [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/hdl/top_merge_v1_0_S00_AXI.v:233]
WARNING: [Synth 8-6014] Unused sequential element slv_reg3_reg was removed.  [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/hdl/top_merge_v1_0_S00_AXI.v:234]
INFO: [Synth 8-6155] done synthesizing module 'top_merge_v1_0_S00_AXI' (7#1) [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/hdl/top_merge_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'top_merge_v1_0' (8#1) [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/hdl/top_merge_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'system_top_merge_0_0' (9#1) [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ip/system_top_merge_0_0/synth/system_top_merge_0_0.v:56]
WARNING: [Synth 8-3331] design top_merge_v1_0_S00_AXI has unconnected port S_AXI_AWADDR[3]
WARNING: [Synth 8-3331] design top_merge_v1_0_S00_AXI has unconnected port S_AXI_AWADDR[2]
WARNING: [Synth 8-3331] design top_merge_v1_0_S00_AXI has unconnected port S_AXI_AWADDR[1]
WARNING: [Synth 8-3331] design top_merge_v1_0_S00_AXI has unconnected port S_AXI_AWADDR[0]
WARNING: [Synth 8-3331] design top_merge_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design top_merge_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design top_merge_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design top_merge_v1_0_S00_AXI has unconnected port S_AXI_WDATA[31]
WARNING: [Synth 8-3331] design top_merge_v1_0_S00_AXI has unconnected port S_AXI_WDATA[30]
WARNING: [Synth 8-3331] design top_merge_v1_0_S00_AXI has unconnected port S_AXI_WDATA[29]
WARNING: [Synth 8-3331] design top_merge_v1_0_S00_AXI has unconnected port S_AXI_WDATA[28]
WARNING: [Synth 8-3331] design top_merge_v1_0_S00_AXI has unconnected port S_AXI_WDATA[27]
WARNING: [Synth 8-3331] design top_merge_v1_0_S00_AXI has unconnected port S_AXI_WDATA[26]
WARNING: [Synth 8-3331] design top_merge_v1_0_S00_AXI has unconnected port S_AXI_WDATA[25]
WARNING: [Synth 8-3331] design top_merge_v1_0_S00_AXI has unconnected port S_AXI_WDATA[24]
WARNING: [Synth 8-3331] design top_merge_v1_0_S00_AXI has unconnected port S_AXI_WDATA[23]
WARNING: [Synth 8-3331] design top_merge_v1_0_S00_AXI has unconnected port S_AXI_WDATA[22]
WARNING: [Synth 8-3331] design top_merge_v1_0_S00_AXI has unconnected port S_AXI_WDATA[21]
WARNING: [Synth 8-3331] design top_merge_v1_0_S00_AXI has unconnected port S_AXI_WDATA[20]
WARNING: [Synth 8-3331] design top_merge_v1_0_S00_AXI has unconnected port S_AXI_WDATA[19]
WARNING: [Synth 8-3331] design top_merge_v1_0_S00_AXI has unconnected port S_AXI_WDATA[18]
WARNING: [Synth 8-3331] design top_merge_v1_0_S00_AXI has unconnected port S_AXI_WDATA[17]
WARNING: [Synth 8-3331] design top_merge_v1_0_S00_AXI has unconnected port S_AXI_WDATA[16]
WARNING: [Synth 8-3331] design top_merge_v1_0_S00_AXI has unconnected port S_AXI_WDATA[15]
WARNING: [Synth 8-3331] design top_merge_v1_0_S00_AXI has unconnected port S_AXI_WDATA[14]
WARNING: [Synth 8-3331] design top_merge_v1_0_S00_AXI has unconnected port S_AXI_WDATA[13]
WARNING: [Synth 8-3331] design top_merge_v1_0_S00_AXI has unconnected port S_AXI_WDATA[12]
WARNING: [Synth 8-3331] design top_merge_v1_0_S00_AXI has unconnected port S_AXI_WDATA[11]
WARNING: [Synth 8-3331] design top_merge_v1_0_S00_AXI has unconnected port S_AXI_WDATA[10]
WARNING: [Synth 8-3331] design top_merge_v1_0_S00_AXI has unconnected port S_AXI_WDATA[9]
WARNING: [Synth 8-3331] design top_merge_v1_0_S00_AXI has unconnected port S_AXI_WDATA[8]
WARNING: [Synth 8-3331] design top_merge_v1_0_S00_AXI has unconnected port S_AXI_WDATA[7]
WARNING: [Synth 8-3331] design top_merge_v1_0_S00_AXI has unconnected port S_AXI_WDATA[6]
WARNING: [Synth 8-3331] design top_merge_v1_0_S00_AXI has unconnected port S_AXI_WDATA[5]
WARNING: [Synth 8-3331] design top_merge_v1_0_S00_AXI has unconnected port S_AXI_WDATA[4]
WARNING: [Synth 8-3331] design top_merge_v1_0_S00_AXI has unconnected port S_AXI_WDATA[3]
WARNING: [Synth 8-3331] design top_merge_v1_0_S00_AXI has unconnected port S_AXI_WDATA[2]
WARNING: [Synth 8-3331] design top_merge_v1_0_S00_AXI has unconnected port S_AXI_WDATA[1]
WARNING: [Synth 8-3331] design top_merge_v1_0_S00_AXI has unconnected port S_AXI_WDATA[0]
WARNING: [Synth 8-3331] design top_merge_v1_0_S00_AXI has unconnected port S_AXI_WSTRB[3]
WARNING: [Synth 8-3331] design top_merge_v1_0_S00_AXI has unconnected port S_AXI_WSTRB[2]
WARNING: [Synth 8-3331] design top_merge_v1_0_S00_AXI has unconnected port S_AXI_WSTRB[1]
WARNING: [Synth 8-3331] design top_merge_v1_0_S00_AXI has unconnected port S_AXI_WSTRB[0]
WARNING: [Synth 8-3331] design top_merge_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design top_merge_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design top_merge_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:35 . Memory (MB): peak = 660.887 ; gain = 307.746
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:41 . Memory (MB): peak = 660.887 ; gain = 307.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:41 . Memory (MB): peak = 660.887 ; gain = 307.746
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/final_v1/xdc/IP_ooc.xdc] for cell 'inst'
WARNING: [Vivado 12-584] No ports matched 'clk'. [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/final_v1/xdc/IP_ooc.xdc:1]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports clk]'. [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/final_v1/xdc/IP_ooc.xdc:1]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/final_v1/xdc/IP_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.runs/system_top_merge_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.runs/system_top_merge_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 1010.641 ; gain = 4.715
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:47 ; elapsed = 00:01:25 . Memory (MB): peak = 1010.641 ; gain = 657.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:47 ; elapsed = 00:01:25 . Memory (MB): peak = 1010.641 ; gain = 657.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  C:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.runs/system_top_merge_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:47 ; elapsed = 00:01:25 . Memory (MB): peak = 1010.641 ; gain = 657.500
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'Rcon_reg[38][7:0]' into 'Rcon_reg[39][7:0]' [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/AES.v:110]
INFO: [Synth 8-4471] merging register 'Rcon_reg[37][7:0]' into 'Rcon_reg[39][7:0]' [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/AES.v:110]
INFO: [Synth 8-4471] merging register 'Rcon_reg[36][7:0]' into 'Rcon_reg[39][7:0]' [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/AES.v:110]
INFO: [Synth 8-4471] merging register 'Rcon_reg[35][7:0]' into 'Rcon_reg[39][7:0]' [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/AES.v:110]
INFO: [Synth 8-4471] merging register 'Rcon_reg[34][7:0]' into 'Rcon_reg[39][7:0]' [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/AES.v:110]
INFO: [Synth 8-4471] merging register 'Rcon_reg[33][7:0]' into 'Rcon_reg[39][7:0]' [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/AES.v:110]
INFO: [Synth 8-4471] merging register 'Rcon_reg[32][7:0]' into 'Rcon_reg[39][7:0]' [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/AES.v:110]
INFO: [Synth 8-4471] merging register 'Rcon_reg[31][7:0]' into 'Rcon_reg[39][7:0]' [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/AES.v:110]
INFO: [Synth 8-4471] merging register 'Rcon_reg[30][7:0]' into 'Rcon_reg[39][7:0]' [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/AES.v:110]
INFO: [Synth 8-4471] merging register 'Rcon_reg[29][7:0]' into 'Rcon_reg[39][7:0]' [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/AES.v:110]
INFO: [Synth 8-4471] merging register 'Rcon_reg[28][7:0]' into 'Rcon_reg[39][7:0]' [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/AES.v:110]
INFO: [Synth 8-4471] merging register 'Rcon_reg[27][7:0]' into 'Rcon_reg[39][7:0]' [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/AES.v:110]
INFO: [Synth 8-4471] merging register 'Rcon_reg[26][7:0]' into 'Rcon_reg[39][7:0]' [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/AES.v:110]
INFO: [Synth 8-4471] merging register 'Rcon_reg[25][7:0]' into 'Rcon_reg[39][7:0]' [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/AES.v:110]
INFO: [Synth 8-4471] merging register 'Rcon_reg[24][7:0]' into 'Rcon_reg[39][7:0]' [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/AES.v:110]
INFO: [Synth 8-4471] merging register 'Rcon_reg[23][7:0]' into 'Rcon_reg[39][7:0]' [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/AES.v:110]
INFO: [Synth 8-4471] merging register 'Rcon_reg[22][7:0]' into 'Rcon_reg[39][7:0]' [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/AES.v:110]
INFO: [Synth 8-4471] merging register 'Rcon_reg[21][7:0]' into 'Rcon_reg[39][7:0]' [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/AES.v:110]
INFO: [Synth 8-4471] merging register 'Rcon_reg[20][7:0]' into 'Rcon_reg[39][7:0]' [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/AES.v:110]
INFO: [Synth 8-4471] merging register 'Rcon_reg[19][7:0]' into 'Rcon_reg[39][7:0]' [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/AES.v:110]
INFO: [Synth 8-4471] merging register 'Rcon_reg[18][7:0]' into 'Rcon_reg[39][7:0]' [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/AES.v:110]
INFO: [Synth 8-4471] merging register 'Rcon_reg[17][7:0]' into 'Rcon_reg[39][7:0]' [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/AES.v:110]
INFO: [Synth 8-4471] merging register 'Rcon_reg[16][7:0]' into 'Rcon_reg[39][7:0]' [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/AES.v:110]
INFO: [Synth 8-4471] merging register 'Rcon_reg[15][7:0]' into 'Rcon_reg[39][7:0]' [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/AES.v:110]
INFO: [Synth 8-4471] merging register 'Rcon_reg[14][7:0]' into 'Rcon_reg[39][7:0]' [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/AES.v:110]
INFO: [Synth 8-4471] merging register 'Rcon_reg[13][7:0]' into 'Rcon_reg[39][7:0]' [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/AES.v:110]
INFO: [Synth 8-4471] merging register 'Rcon_reg[12][7:0]' into 'Rcon_reg[39][7:0]' [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/AES.v:110]
INFO: [Synth 8-4471] merging register 'Rcon_reg[11][7:0]' into 'Rcon_reg[39][7:0]' [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/AES.v:110]
INFO: [Synth 8-4471] merging register 'Rcon_reg[10][7:0]' into 'Rcon_reg[39][7:0]' [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/AES.v:110]
INFO: [Synth 8-4471] merging register 'SBOX_reg[191][7:0]' into 'Rcon_reg[3][7:0]' [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/AES.v:151]
INFO: [Synth 8-4471] merging register 'SBOX_reg[124][7:0]' into 'Rcon_reg[4][7:0]' [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/AES.v:151]
INFO: [Synth 8-4471] merging register 'SBOX_reg[114][7:0]' into 'Rcon_reg[6][7:0]' [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/AES.v:151]
INFO: [Synth 8-4471] merging register 'SBOX_reg[106][7:0]' into 'Rcon_reg[1][7:0]' [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/AES.v:151]
INFO: [Synth 8-4471] merging register 'SBOX_reg[84][7:0]' into 'Rcon_reg[5][7:0]' [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/AES.v:151]
INFO: [Synth 8-4471] merging register 'SBOX_reg[82][7:0]' into 'Rcon_reg[39][7:0]' [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/AES.v:151]
INFO: [Synth 8-4471] merging register 'SBOX_reg[74][7:0]' into 'SBOX_reg[96][7:0]' [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/AES.v:151]
INFO: [Synth 8-4471] merging register 'SBOX_reg[68][7:0]' into 'Rcon_reg[8][7:0]' [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/AES.v:151]
INFO: [Synth 8-4471] merging register 'SBOX_reg[58][7:0]' into 'Rcon_reg[7][7:0]' [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/AES.v:151]
INFO: [Synth 8-4471] merging register 'SBOX_reg[48][7:0]' into 'Rcon_reg[2][7:0]' [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/AES.v:151]
INFO: [Synth 8-4471] merging register 'SBOX_reg[36][7:0]' into 'Rcon_reg[9][7:0]' [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/AES.v:151]
INFO: [Synth 8-4471] merging register 'SBOX_reg[9][7:0]' into 'Rcon_reg[0][7:0]' [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/AES.v:151]
INFO: [Synth 8-4471] merging register 'counter0_reg[14][7:0]' into 'Rcon_reg[39][7:0]' [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/AES.v:410]
INFO: [Synth 8-4471] merging register 'counter0_reg[13][7:0]' into 'Rcon_reg[39][7:0]' [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/AES.v:410]
INFO: [Synth 8-4471] merging register 'counter0_reg[12][7:0]' into 'Rcon_reg[39][7:0]' [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/AES.v:410]
INFO: [Synth 8-4471] merging register 'counter0_reg[11][7:0]' into 'Rcon_reg[39][7:0]' [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/AES.v:410]
INFO: [Synth 8-4471] merging register 'counter0_reg[10][7:0]' into 'Rcon_reg[39][7:0]' [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/AES.v:410]
INFO: [Synth 8-4471] merging register 'counter0_reg[9][7:0]' into 'Rcon_reg[39][7:0]' [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/AES.v:410]
INFO: [Synth 8-4471] merging register 'counter0_reg[8][7:0]' into 'Rcon_reg[39][7:0]' [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/AES.v:410]
INFO: [Synth 8-4471] merging register 'counter0_reg[7][7:0]' into 'SBOX_reg[81][7:0]' [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/AES.v:410]
INFO: [Synth 8-4471] merging register 'counter0_reg[6][7:0]' into 'SBOX_reg[161][7:0]' [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/AES.v:410]
INFO: [Synth 8-4471] merging register 'counter0_reg[5][7:0]' into 'SBOX_reg[125][7:0]' [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/AES.v:410]
INFO: [Synth 8-4471] merging register 'counter0_reg[4][7:0]' into 'SBOX_reg[64][7:0]' [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/AES.v:410]
INFO: [Synth 8-4471] merging register 'counter0_reg[3][7:0]' into 'SBOX_reg[130][7:0]' [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/AES.v:410]
INFO: [Synth 8-4471] merging register 'counter0_reg[2][7:0]' into 'SBOX_reg[67][7:0]' [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/AES.v:410]
INFO: [Synth 8-4471] merging register 'counter0_reg[1][7:0]' into 'SBOX_reg[148][7:0]' [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/AES.v:410]
INFO: [Synth 8-4471] merging register 'counter0_reg[0][7:0]' into 'SBOX_reg[54][7:0]' [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/AES.v:410]
INFO: [Synth 8-4471] merging register 'SBOX_reg[109][7:0]' into 'CipherKey_reg[15][7:0]' [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/AES.v:151]
INFO: [Synth 8-4471] merging register 'SBOX_reg[151][7:0]' into 'CipherKey_reg[14][7:0]' [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/AES.v:151]
INFO: [Synth 8-4471] merging register 'SBOX_reg[197][7:0]' into 'CipherKey_reg[13][7:0]' [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/AES.v:151]
INFO: [Synth 8-4471] merging register 'SBOX_reg[255][7:0]' into 'CipherKey_reg[12][7:0]' [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/AES.v:151]
INFO: [Synth 8-4471] merging register 'SBOX_reg[146][7:0]' into 'CipherKey_reg[11][7:0]' [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/AES.v:151]
INFO: [Synth 8-4471] merging register 'SBOX_reg[47][7:0]' into 'CipherKey_reg[10][7:0]' [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/AES.v:151]
INFO: [Synth 8-4471] merging register 'SBOX_reg[127][7:0]' into 'CipherKey_reg[9][7:0]' [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/AES.v:151]
INFO: [Synth 8-4471] merging register 'CipherKey_reg[8][7:0]' into 'CipherKey_reg[10][7:0]' [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/AES.v:427]
INFO: [Synth 8-4471] merging register 'SBOX_reg[95][7:0]' into 'CipherKey_reg[7][7:0]' [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/AES.v:151]
INFO: [Synth 8-4471] merging register 'SBOX_reg[38][7:0]' into 'CipherKey_reg[6][7:0]' [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/AES.v:151]
INFO: [Synth 8-4471] merging register 'SBOX_reg[190][7:0]' into 'CipherKey_reg[5][7:0]' [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/AES.v:151]
INFO: [Synth 8-4471] merging register 'SBOX_reg[138][7:0]' into 'CipherKey_reg[4][7:0]' [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/AES.v:151]
INFO: [Synth 8-4471] merging register 'SBOX_reg[64][7:0]' into 'CipherKey_reg[3][7:0]' [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/AES.v:151]
INFO: [Synth 8-4471] merging register 'SBOX_reg[14][7:0]' into 'CipherKey_reg[2][7:0]' [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/AES.v:151]
INFO: [Synth 8-4471] merging register 'SBOX_reg[238][7:0]' into 'CipherKey_reg[1][7:0]' [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/AES.v:151]
INFO: [Synth 8-4471] merging register 'SBOX_reg[11][7:0]' into 'CipherKey_reg[0][7:0]' [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/AES.v:151]
INFO: [Synth 8-4471] merging register 'counter_reg[12][7:0]' into 'counter_reg[13][7:0]' [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/AES.v:602]
INFO: [Synth 8-4471] merging register 'counter_reg[11][7:0]' into 'counter_reg[13][7:0]' [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/AES.v:602]
INFO: [Synth 8-4471] merging register 'counter_reg[10][7:0]' into 'counter_reg[13][7:0]' [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/AES.v:602]
INFO: [Synth 8-4471] merging register 'counter_reg[9][7:0]' into 'counter_reg[13][7:0]' [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/AES.v:602]
INFO: [Synth 8-4471] merging register 'counter_reg[8][7:0]' into 'counter_reg[13][7:0]' [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/AES.v:602]
WARNING: [Synth 8-6014] Unused sequential element Rcon_reg[38] was removed.  [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/AES.v:110]
WARNING: [Synth 8-6014] Unused sequential element Rcon_reg[37] was removed.  [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/AES.v:110]
WARNING: [Synth 8-6014] Unused sequential element Rcon_reg[36] was removed.  [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/AES.v:110]
WARNING: [Synth 8-6014] Unused sequential element Rcon_reg[35] was removed.  [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/AES.v:110]
WARNING: [Synth 8-6014] Unused sequential element Rcon_reg[34] was removed.  [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/AES.v:110]
WARNING: [Synth 8-6014] Unused sequential element Rcon_reg[33] was removed.  [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/AES.v:110]
WARNING: [Synth 8-6014] Unused sequential element Rcon_reg[32] was removed.  [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/AES.v:110]
WARNING: [Synth 8-6014] Unused sequential element Rcon_reg[31] was removed.  [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/AES.v:110]
WARNING: [Synth 8-6014] Unused sequential element Rcon_reg[30] was removed.  [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/AES.v:110]
WARNING: [Synth 8-6014] Unused sequential element Rcon_reg[29] was removed.  [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/AES.v:110]
WARNING: [Synth 8-6014] Unused sequential element Rcon_reg[28] was removed.  [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/AES.v:110]
WARNING: [Synth 8-6014] Unused sequential element Rcon_reg[27] was removed.  [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/AES.v:110]
WARNING: [Synth 8-6014] Unused sequential element Rcon_reg[26] was removed.  [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/AES.v:110]
WARNING: [Synth 8-6014] Unused sequential element Rcon_reg[25] was removed.  [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/AES.v:110]
WARNING: [Synth 8-6014] Unused sequential element Rcon_reg[24] was removed.  [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/AES.v:110]
WARNING: [Synth 8-6014] Unused sequential element Rcon_reg[23] was removed.  [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/AES.v:110]
WARNING: [Synth 8-6014] Unused sequential element Rcon_reg[22] was removed.  [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/AES.v:110]
WARNING: [Synth 8-6014] Unused sequential element Rcon_reg[21] was removed.  [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/AES.v:110]
WARNING: [Synth 8-6014] Unused sequential element Rcon_reg[20] was removed.  [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/AES.v:110]
WARNING: [Synth 8-6014] Unused sequential element Rcon_reg[19] was removed.  [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/AES.v:110]
WARNING: [Synth 8-6014] Unused sequential element Rcon_reg[18] was removed.  [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/AES.v:110]
WARNING: [Synth 8-6014] Unused sequential element Rcon_reg[17] was removed.  [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/AES.v:110]
WARNING: [Synth 8-6014] Unused sequential element Rcon_reg[16] was removed.  [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/AES.v:110]
WARNING: [Synth 8-6014] Unused sequential element Rcon_reg[15] was removed.  [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/AES.v:110]
WARNING: [Synth 8-6014] Unused sequential element Rcon_reg[14] was removed.  [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/AES.v:110]
WARNING: [Synth 8-6014] Unused sequential element Rcon_reg[13] was removed.  [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/AES.v:110]
WARNING: [Synth 8-6014] Unused sequential element Rcon_reg[12] was removed.  [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/AES.v:110]
WARNING: [Synth 8-6014] Unused sequential element Rcon_reg[11] was removed.  [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/AES.v:110]
WARNING: [Synth 8-6014] Unused sequential element Rcon_reg[10] was removed.  [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/AES.v:110]
WARNING: [Synth 8-6014] Unused sequential element SBOX_reg[255] was removed.  [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/AES.v:151]
WARNING: [Synth 8-6014] Unused sequential element SBOX_reg[238] was removed.  [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/AES.v:151]
WARNING: [Synth 8-6014] Unused sequential element SBOX_reg[197] was removed.  [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/AES.v:151]
WARNING: [Synth 8-6014] Unused sequential element SBOX_reg[191] was removed.  [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/AES.v:151]
WARNING: [Synth 8-6014] Unused sequential element SBOX_reg[190] was removed.  [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/AES.v:151]
WARNING: [Synth 8-6014] Unused sequential element SBOX_reg[151] was removed.  [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/AES.v:151]
WARNING: [Synth 8-6014] Unused sequential element SBOX_reg[146] was removed.  [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/AES.v:151]
WARNING: [Synth 8-6014] Unused sequential element SBOX_reg[138] was removed.  [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/AES.v:151]
WARNING: [Synth 8-6014] Unused sequential element SBOX_reg[127] was removed.  [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/AES.v:151]
WARNING: [Synth 8-6014] Unused sequential element SBOX_reg[124] was removed.  [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/AES.v:151]
WARNING: [Synth 8-6014] Unused sequential element SBOX_reg[114] was removed.  [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/AES.v:151]
WARNING: [Synth 8-6014] Unused sequential element SBOX_reg[109] was removed.  [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/AES.v:151]
WARNING: [Synth 8-6014] Unused sequential element SBOX_reg[106] was removed.  [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/AES.v:151]
WARNING: [Synth 8-6014] Unused sequential element SBOX_reg[95] was removed.  [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/AES.v:151]
WARNING: [Synth 8-6014] Unused sequential element SBOX_reg[84] was removed.  [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/AES.v:151]
WARNING: [Synth 8-6014] Unused sequential element SBOX_reg[82] was removed.  [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/AES.v:151]
WARNING: [Synth 8-6014] Unused sequential element SBOX_reg[74] was removed.  [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/AES.v:151]
WARNING: [Synth 8-6014] Unused sequential element SBOX_reg[68] was removed.  [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/AES.v:151]
WARNING: [Synth 8-6014] Unused sequential element SBOX_reg[64] was removed.  [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/AES.v:151]
WARNING: [Synth 8-6014] Unused sequential element SBOX_reg[58] was removed.  [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/AES.v:151]
WARNING: [Synth 8-6014] Unused sequential element SBOX_reg[48] was removed.  [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/AES.v:151]
WARNING: [Synth 8-6014] Unused sequential element SBOX_reg[47] was removed.  [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/AES.v:151]
WARNING: [Synth 8-6014] Unused sequential element SBOX_reg[38] was removed.  [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/AES.v:151]
WARNING: [Synth 8-6014] Unused sequential element SBOX_reg[36] was removed.  [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/AES.v:151]
WARNING: [Synth 8-6014] Unused sequential element SBOX_reg[14] was removed.  [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/AES.v:151]
WARNING: [Synth 8-6014] Unused sequential element SBOX_reg[11] was removed.  [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/AES.v:151]
WARNING: [Synth 8-6014] Unused sequential element SBOX_reg[9] was removed.  [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/AES.v:151]
WARNING: [Synth 8-6014] Unused sequential element counter0_reg[14] was removed.  [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/AES.v:410]
WARNING: [Synth 8-6014] Unused sequential element counter0_reg[13] was removed.  [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/AES.v:410]
WARNING: [Synth 8-6014] Unused sequential element counter0_reg[12] was removed.  [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/AES.v:410]
WARNING: [Synth 8-6014] Unused sequential element counter0_reg[11] was removed.  [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/AES.v:410]
WARNING: [Synth 8-6014] Unused sequential element counter0_reg[10] was removed.  [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/AES.v:410]
WARNING: [Synth 8-6014] Unused sequential element counter0_reg[9] was removed.  [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/AES.v:410]
WARNING: [Synth 8-6014] Unused sequential element counter0_reg[8] was removed.  [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/AES.v:410]
WARNING: [Synth 8-6014] Unused sequential element counter0_reg[7] was removed.  [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/AES.v:410]
WARNING: [Synth 8-6014] Unused sequential element counter0_reg[6] was removed.  [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/AES.v:410]
WARNING: [Synth 8-6014] Unused sequential element counter0_reg[5] was removed.  [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/AES.v:410]
WARNING: [Synth 8-6014] Unused sequential element counter0_reg[4] was removed.  [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/AES.v:410]
WARNING: [Synth 8-6014] Unused sequential element counter0_reg[3] was removed.  [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/AES.v:410]
WARNING: [Synth 8-6014] Unused sequential element counter0_reg[2] was removed.  [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/AES.v:410]
WARNING: [Synth 8-6014] Unused sequential element counter0_reg[1] was removed.  [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/AES.v:410]
WARNING: [Synth 8-6014] Unused sequential element counter0_reg[0] was removed.  [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/AES.v:410]
WARNING: [Synth 8-6014] Unused sequential element CipherKey_reg[8] was removed.  [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/AES.v:427]
WARNING: [Synth 8-6014] Unused sequential element counter_reg[12] was removed.  [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/AES.v:602]
WARNING: [Synth 8-6014] Unused sequential element counter_reg[11] was removed.  [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/AES.v:602]
WARNING: [Synth 8-6014] Unused sequential element counter_reg[10] was removed.  [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/AES.v:602]
WARNING: [Synth 8-6014] Unused sequential element counter_reg[9] was removed.  [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/AES.v:602]
WARNING: [Synth 8-6014] Unused sequential element counter_reg[8] was removed.  [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/AES.v:602]
INFO: [Synth 8-5544] ROM "counter0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "counter" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "addr_a" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "roundkey_reg[159]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "roundkey_reg[158]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "roundkey_reg[157]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "roundkey_reg[156]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "roundkey_reg[155]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "roundkey_reg[154]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "roundkey_reg[153]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "roundkey_reg[152]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "roundkey_reg[151]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "roundkey_reg[150]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "roundkey_reg[149]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "roundkey_reg[148]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "roundkey_reg[147]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "roundkey_reg[146]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "roundkey_reg[145]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "roundkey_reg[144]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "roundkey_reg[143]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "roundkey_reg[142]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "roundkey_reg[141]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "roundkey_reg[140]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "roundkey_reg[139]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "roundkey_reg[138]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "roundkey_reg[137]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "roundkey_reg[136]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "roundkey_reg[135]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "roundkey_reg[134]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "roundkey_reg[133]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "roundkey_reg[132]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "roundkey_reg[131]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "roundkey_reg[130]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "roundkey_reg[129]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "roundkey_reg[128]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "roundkey_reg[127]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "roundkey_reg[126]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "roundkey_reg[125]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "roundkey_reg[124]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "roundkey_reg[123]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "roundkey_reg[122]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "roundkey_reg[121]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "roundkey_reg[120]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "roundkey_reg[119]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "roundkey_reg[118]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "roundkey_reg[117]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "roundkey_reg[116]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "roundkey_reg[115]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "roundkey_reg[114]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "roundkey_reg[113]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "roundkey_reg[112]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "roundkey_reg[111]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "roundkey_reg[110]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "roundkey_reg[109]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "roundkey_reg[108]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "roundkey_reg[107]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "roundkey_reg[106]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "roundkey_reg[105]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "roundkey_reg[104]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "roundkey_reg[103]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "roundkey_reg[102]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "roundkey_reg[101]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "roundkey_reg[100]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "roundkey_reg[99]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "roundkey_reg[98]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "roundkey_reg[97]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "roundkey_reg[96]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "roundkey_reg[95]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "roundkey_reg[94]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "roundkey_reg[93]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "roundkey_reg[92]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "roundkey_reg[91]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "roundkey_reg[90]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "roundkey_reg[89]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "roundkey_reg[88]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "roundkey_reg[87]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "roundkey_reg[86]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "roundkey_reg[85]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "roundkey_reg[84]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "roundkey_reg[83]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "roundkey_reg[82]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "roundkey_reg[81]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "roundkey_reg[80]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "roundkey_reg[79]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "roundkey_reg[78]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "roundkey_reg[77]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "roundkey_reg[76]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "roundkey_reg[75]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "roundkey_reg[74]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "roundkey_reg[73]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "roundkey_reg[72]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "roundkey_reg[71]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "roundkey_reg[70]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "roundkey_reg[69]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "roundkey_reg[68]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "roundkey_reg[67]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "roundkey_reg[66]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "roundkey_reg[65]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "roundkey_reg[64]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "roundkey_reg[63]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "roundkey_reg[62]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "roundkey_reg[61]" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5544] ROM "h3_reg[15]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "h3_reg[14]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "h3_reg[13]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "h3_reg[12]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "h3_reg[11]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "h3_reg[10]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "h3_reg[9]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "h3_reg[8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "h3_reg[7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "h3_reg[6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "h3_reg[5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "h3_reg[4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "h3_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "h3_reg[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "h3_reg[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "h3_reg[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "addr_h32" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "addr_r0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "temp00" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "counter0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/AES.v:735]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/AES.v:736]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/AES.v:737]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/AES.v:738]
INFO: [Synth 8-5544] ROM "done_GF" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "counter0_reg[15]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "counter0_reg[14]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "counter0_reg[13]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "counter0_reg[12]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "counter0_reg[11]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "counter0_reg[10]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "counter0_reg[9]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "counter0_reg[8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "counter0_reg[7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "counter0_reg[6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "counter0_reg[5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "counter0_reg[4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "counter0_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "counter0_reg[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "counter0_reg[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "counter0_reg[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "counter_s" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "addr_m0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "addr_m1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "temp_h0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'controller'
INFO: [Synth 8-5544] ROM "counter_gf" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "en_memory" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "done2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'done_AES_reg' [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/AES.v:1053]
WARNING: [Synth 8-327] inferring latch for variable 'addr_r00_reg' [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/AES.v:789]
WARNING: [Synth 8-327] inferring latch for variable 'addr_r03_reg' [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/AES.v:792]
WARNING: [Synth 8-327] inferring latch for variable 'addr_r12_reg' [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/AES.v:816]
WARNING: [Synth 8-327] inferring latch for variable 'addr_r13_reg' [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/AES.v:817]
WARNING: [Synth 8-327] inferring latch for variable 'addr_r02_reg' [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/AES.v:791]
WARNING: [Synth 8-327] inferring latch for variable 'addr_r11_reg' [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/AES.v:815]
WARNING: [Synth 8-327] inferring latch for variable 'addr_r10_reg' [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/AES.v:814]
WARNING: [Synth 8-327] inferring latch for variable 'addr_r01_reg' [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/AES.v:790]
WARNING: [Synth 8-327] inferring latch for variable 'next_state_reg' [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/AES.v:981]
WARNING: [Synth 8-327] inferring latch for variable 'next_state_reg' [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/GF.v:215]
WARNING: [Synth 8-327] inferring latch for variable 'temp_h0_reg' [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/GF.v:184]
WARNING: [Synth 8-327] inferring latch for variable 'temp_counter0_reg' [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/GF.v:195]
WARNING: [Synth 8-327] inferring latch for variable 'addr_xor_reg' [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/GF.v:205]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/controller.v:91]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/controller.v:91]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE3 |                       0100000000 |                             0000
                 iSTATE6 |                       1000000000 |                             1000
                 iSTATE2 |                       0000010000 |                             0001
                 iSTATE1 |                       0001000000 |                             0010
                  iSTATE |                       0000000001 |                             0011
                 iSTATE7 |                       0010000000 |                             0110
                 iSTATE8 |                       0000001000 |                             0101
                 iSTATE0 |                       0000000010 |                             0100
                 iSTATE5 |                       0000000100 |                             0111
                 iSTATE4 |                       0000100000 |                             1001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'controller'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/controller.v:91]
WARNING: [Synth 8-327] inferring latch for variable 'en_memory_reg' [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/controller.v:166]
WARNING: [Synth 8-327] inferring latch for variable 'en_r_reg' [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/controller.v:167]
WARNING: [Synth 8-327] inferring latch for variable 'en_w_reg' [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/controller.v:168]
WARNING: [Synth 8-327] inferring latch for variable 'en_AES_reg' [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/controller.v:169]
WARNING: [Synth 8-327] inferring latch for variable 'en_XOR1_reg' [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/controller.v:170]
WARNING: [Synth 8-327] inferring latch for variable 'en_XOR2_reg' [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/controller.v:171]
WARNING: [Synth 8-327] inferring latch for variable 'en_GF_reg' [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/controller.v:172]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:06 ; elapsed = 00:01:48 . Memory (MB): peak = 1010.641 ; gain = 657.500
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------+------------+----------+
|      |RTL Partition               |Replication |Instances |
+------+----------------------------+------------+----------+
|1     |AES__GB0                    |           1|     31249|
|2     |AES__GB1                    |           1|     24564|
|3     |AES__GB2                    |           1|     15768|
|4     |top__GC0                    |           1|      1436|
|5     |top_merge_v1_0_S00_AXI__GC0 |           1|        55|
+------+----------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 38    
	   2 Input      6 Bit       Adders := 6     
	   2 Input      4 Bit       Adders := 14    
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---XORs : 
	   2 Input     16 Bit         XORs := 11    
	   8 Input     16 Bit         XORs := 1     
	   2 Input      8 Bit         XORs := 45    
	   3 Input      8 Bit         XORs := 11    
	   5 Input      8 Bit         XORs := 2     
+---Registers : 
	               16 Bit    Registers := 6     
	                8 Bit    Registers := 487   
	                6 Bit    Registers := 6     
	                4 Bit    Registers := 12    
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 11    
+---RAMs : 
	              128 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 10    
	   4 Input     16 Bit        Muxes := 1     
	  10 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 19    
	   2 Input      8 Bit        Muxes := 1840  
	   4 Input      8 Bit        Muxes := 9     
	   3 Input      8 Bit        Muxes := 3     
	   5 Input      8 Bit        Muxes := 8     
	   7 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 6     
	   8 Input      6 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   4 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   3 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 12    
	  10 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 9     
	   5 Input      2 Bit        Muxes := 12    
	   4 Input      1 Bit        Muxes := 16    
	   2 Input      1 Bit        Muxes := 252   
	   5 Input      1 Bit        Muxes := 343   
	   3 Input      1 Bit        Muxes := 4     
	  10 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module AES 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 38    
	   2 Input      6 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 43    
	   3 Input      8 Bit         XORs := 11    
	   5 Input      8 Bit         XORs := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 471   
	                6 Bit    Registers := 4     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1837  
	   4 Input      8 Bit        Muxes := 9     
	   3 Input      8 Bit        Muxes := 3     
	   5 Input      8 Bit        Muxes := 8     
	   7 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   8 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   3 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 12    
	   4 Input      2 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 6     
	   5 Input      2 Bit        Muxes := 12    
	   4 Input      1 Bit        Muxes := 16    
	   2 Input      1 Bit        Muxes := 201   
	   5 Input      1 Bit        Muxes := 343   
	   3 Input      1 Bit        Muxes := 1     
Module XOR1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module GF 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 7     
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input     16 Bit         XORs := 9     
	   8 Input     16 Bit         XORs := 1     
	   2 Input      8 Bit         XORs := 2     
+---Registers : 
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 16    
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 9     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 35    
Module XOR2__mod 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	  10 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 19    
	   2 Input      6 Bit        Muxes := 4     
	   3 Input      6 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 3     
	  10 Input      1 Bit        Muxes := 6     
Module top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module top_merge_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'temp00_reg[7:0]' into 'temp00_reg[7:0]' [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/AES.v:735]
INFO: [Synth 8-4471] merging register 'temp01_reg[7:0]' into 'temp01_reg[7:0]' [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/AES.v:736]
INFO: [Synth 8-4471] merging register 'temp02_reg[7:0]' into 'temp02_reg[7:0]' [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/AES.v:737]
INFO: [Synth 8-4471] merging register 'temp03_reg[7:0]' into 'temp03_reg[7:0]' [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/AES.v:738]
WARNING: [Synth 8-6014] Unused sequential element temp00_reg was removed.  [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/AES.v:735]
WARNING: [Synth 8-6014] Unused sequential element temp01_reg was removed.  [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/AES.v:736]
WARNING: [Synth 8-6014] Unused sequential element temp02_reg was removed.  [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/AES.v:737]
WARNING: [Synth 8-6014] Unused sequential element temp03_reg was removed.  [c:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.srcs/sources_1/bd/system/ipshared/3bf9/src/AES.v:738]
WARNING: [Synth 8-3331] design top_merge_v1_0 has unconnected port s00_axi_awaddr[3]
WARNING: [Synth 8-3331] design top_merge_v1_0 has unconnected port s00_axi_awaddr[2]
WARNING: [Synth 8-3331] design top_merge_v1_0 has unconnected port s00_axi_awaddr[1]
WARNING: [Synth 8-3331] design top_merge_v1_0 has unconnected port s00_axi_awaddr[0]
WARNING: [Synth 8-3331] design top_merge_v1_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design top_merge_v1_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design top_merge_v1_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design top_merge_v1_0 has unconnected port s00_axi_wdata[31]
WARNING: [Synth 8-3331] design top_merge_v1_0 has unconnected port s00_axi_wdata[30]
WARNING: [Synth 8-3331] design top_merge_v1_0 has unconnected port s00_axi_wdata[29]
WARNING: [Synth 8-3331] design top_merge_v1_0 has unconnected port s00_axi_wdata[28]
WARNING: [Synth 8-3331] design top_merge_v1_0 has unconnected port s00_axi_wdata[27]
WARNING: [Synth 8-3331] design top_merge_v1_0 has unconnected port s00_axi_wdata[26]
WARNING: [Synth 8-3331] design top_merge_v1_0 has unconnected port s00_axi_wdata[25]
WARNING: [Synth 8-3331] design top_merge_v1_0 has unconnected port s00_axi_wdata[24]
WARNING: [Synth 8-3331] design top_merge_v1_0 has unconnected port s00_axi_wdata[23]
WARNING: [Synth 8-3331] design top_merge_v1_0 has unconnected port s00_axi_wdata[22]
WARNING: [Synth 8-3331] design top_merge_v1_0 has unconnected port s00_axi_wdata[21]
WARNING: [Synth 8-3331] design top_merge_v1_0 has unconnected port s00_axi_wdata[20]
WARNING: [Synth 8-3331] design top_merge_v1_0 has unconnected port s00_axi_wdata[19]
WARNING: [Synth 8-3331] design top_merge_v1_0 has unconnected port s00_axi_wdata[18]
WARNING: [Synth 8-3331] design top_merge_v1_0 has unconnected port s00_axi_wdata[17]
WARNING: [Synth 8-3331] design top_merge_v1_0 has unconnected port s00_axi_wdata[16]
WARNING: [Synth 8-3331] design top_merge_v1_0 has unconnected port s00_axi_wdata[15]
WARNING: [Synth 8-3331] design top_merge_v1_0 has unconnected port s00_axi_wdata[14]
WARNING: [Synth 8-3331] design top_merge_v1_0 has unconnected port s00_axi_wdata[13]
WARNING: [Synth 8-3331] design top_merge_v1_0 has unconnected port s00_axi_wdata[12]
WARNING: [Synth 8-3331] design top_merge_v1_0 has unconnected port s00_axi_wdata[11]
WARNING: [Synth 8-3331] design top_merge_v1_0 has unconnected port s00_axi_wdata[10]
WARNING: [Synth 8-3331] design top_merge_v1_0 has unconnected port s00_axi_wdata[9]
WARNING: [Synth 8-3331] design top_merge_v1_0 has unconnected port s00_axi_wdata[8]
WARNING: [Synth 8-3331] design top_merge_v1_0 has unconnected port s00_axi_wdata[7]
WARNING: [Synth 8-3331] design top_merge_v1_0 has unconnected port s00_axi_wdata[6]
WARNING: [Synth 8-3331] design top_merge_v1_0 has unconnected port s00_axi_wdata[5]
WARNING: [Synth 8-3331] design top_merge_v1_0 has unconnected port s00_axi_wdata[4]
WARNING: [Synth 8-3331] design top_merge_v1_0 has unconnected port s00_axi_wdata[3]
WARNING: [Synth 8-3331] design top_merge_v1_0 has unconnected port s00_axi_wdata[2]
WARNING: [Synth 8-3331] design top_merge_v1_0 has unconnected port s00_axi_wdata[1]
WARNING: [Synth 8-3331] design top_merge_v1_0 has unconnected port s00_axi_wdata[0]
WARNING: [Synth 8-3331] design top_merge_v1_0 has unconnected port s00_axi_wstrb[3]
WARNING: [Synth 8-3331] design top_merge_v1_0 has unconnected port s00_axi_wstrb[2]
WARNING: [Synth 8-3331] design top_merge_v1_0 has unconnected port s00_axi_wstrb[1]
WARNING: [Synth 8-3331] design top_merge_v1_0 has unconnected port s00_axi_wstrb[0]
WARNING: [Synth 8-3331] design top_merge_v1_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design top_merge_v1_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design top_merge_v1_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AESi_0/p_0_out_inferred__15/\addr_a_reg[14][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/AESi_0/p_0_out_inferred__15/\addr_a_reg[14][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/AESi_0/p_0_out_inferred__15/\addr_a_reg[14][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/AESi_0/p_0_out_inferred__15/\addr_a_reg[14][3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/AESi_0/p_0_out_inferred__14/\addr_a_reg[13][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AESi_0/p_0_out_inferred__14/\addr_a_reg[13][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/AESi_0/p_0_out_inferred__14/\addr_a_reg[13][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/AESi_0/p_0_out_inferred__14/\addr_a_reg[13][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AESi_0/p_0_out_inferred__13/\addr_a_reg[12][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AESi_0/p_0_out_inferred__13/\addr_a_reg[12][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/AESi_0/p_0_out_inferred__13/\addr_a_reg[12][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/AESi_0/p_0_out_inferred__13/\addr_a_reg[12][3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/AESi_0/p_0_out_inferred__12/\addr_a_reg[11][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/AESi_0/p_0_out_inferred__12/\addr_a_reg[11][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AESi_0/p_0_out_inferred__12/\addr_a_reg[11][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/AESi_0/p_0_out_inferred__12/\addr_a_reg[11][3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/AESi_0/p_0_out_inferred__11/\addr_a_reg[9][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AESi_0/p_0_out_inferred__11/\addr_a_reg[9][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AESi_0/p_0_out_inferred__11/\addr_a_reg[9][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/AESi_0/p_0_out_inferred__11/\addr_a_reg[9][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AESi_0/p_0_out_inferred__10/\addr_a_reg[10][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/AESi_0/p_0_out_inferred__10/\addr_a_reg[10][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AESi_0/p_0_out_inferred__10/\addr_a_reg[10][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/AESi_0/p_0_out_inferred__10/\addr_a_reg[10][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AESi_0/p_0_out_inferred__9/\addr_a_reg[8][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AESi_0/p_0_out_inferred__9/\addr_a_reg[8][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AESi_0/p_0_out_inferred__9/\addr_a_reg[8][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/AESi_0/p_0_out_inferred__9/\addr_a_reg[8][3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/AESi_0/p_0_out_inferred__8/\addr_a_reg[7][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/AESi_0/p_0_out_inferred__8/\addr_a_reg[7][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/AESi_0/p_0_out_inferred__8/\addr_a_reg[7][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AESi_0/p_0_out_inferred__8/\addr_a_reg[7][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AESi_0/p_0_out_inferred__7/\addr_a_reg[4][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AESi_0/p_0_out_inferred__7/\addr_a_reg[4][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/AESi_0/p_0_out_inferred__7/\addr_a_reg[4][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AESi_0/p_0_out_inferred__7/\addr_a_reg[4][3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/AESi_0/p_0_out_inferred__6/\addr_a_reg[5][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AESi_0/p_0_out_inferred__6/\addr_a_reg[5][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/AESi_0/p_0_out_inferred__6/\addr_a_reg[5][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AESi_0/p_0_out_inferred__6/\addr_a_reg[5][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AESi_0/p_0_out_inferred__5/\addr_a_reg[6][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/AESi_0/p_0_out_inferred__5/\addr_a_reg[6][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/AESi_0/p_0_out_inferred__5/\addr_a_reg[6][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AESi_0/p_0_out_inferred__5/\addr_a_reg[6][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AESi_0/p_0_out_inferred__4/\addr_a_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AESi_0/p_0_out_inferred__4/\addr_a_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AESi_0/p_0_out_inferred__4/\addr_a_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AESi_0/p_0_out_inferred__4/\addr_a_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/AESi_0/p_0_out_inferred__3/\addr_a_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AESi_0/p_0_out_inferred__3/\addr_a_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AESi_0/p_0_out_inferred__3/\addr_a_reg[1][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AESi_0/p_0_out_inferred__3/\addr_a_reg[1][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AESi_0/p_0_out_inferred__2/\addr_a_reg[2][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/AESi_0/p_0_out_inferred__2/\addr_a_reg[2][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AESi_0/p_0_out_inferred__2/\addr_a_reg[2][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AESi_0/p_0_out_inferred__2/\addr_a_reg[2][3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/AESi_0/p_0_out_inferred__1/\addr_a_reg[3][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/AESi_0/p_0_out_inferred__1/\addr_a_reg[3][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AESi_0/p_0_out_inferred__1/\addr_a_reg[3][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AESi_0/p_0_out_inferred__1/\addr_a_reg[3][3] )
INFO: [Synth 8-3886] merging instance 'inst/AESi_1/B[0]__2' (FDE) to 'inst/AESi_1/temp03_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/AESi_1/B[1]__2' (FDE) to 'inst/AESi_1/temp03_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/AESi_1/B[2]__2' (FDE) to 'inst/AESi_1/temp03_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/AESi_1/B[3]__2' (FDE) to 'inst/AESi_1/temp03_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/AESi_1/B[0]__1' (FDE) to 'inst/AESi_1/temp02_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/AESi_1/B[1]__1' (FDE) to 'inst/AESi_1/temp02_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/AESi_1/B[2]__1' (FDE) to 'inst/AESi_1/temp02_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/AESi_1/B[3]__1' (FDE) to 'inst/AESi_1/temp02_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/AESi_1/B[0]__0' (FDE) to 'inst/AESi_1/temp01_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/AESi_1/B[1]__0' (FDE) to 'inst/AESi_1/temp01_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/AESi_1/B[2]__0' (FDE) to 'inst/AESi_1/temp01_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/AESi_1/B[3]__0' (FDE) to 'inst/AESi_1/temp01_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/AESi_1/B[0]' (FDE) to 'inst/AESi_1/temp00_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/AESi_1/B[1]' (FDE) to 'inst/AESi_1/temp00_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/AESi_1/B[2]' (FDE) to 'inst/AESi_1/temp00_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/AESi_1/B[3]' (FDE) to 'inst/AESi_1/temp00_reg[7]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/AESi_1/\SBOX_reg[254][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AESi_1/\SBOX_reg[253][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AESi_1/\SBOX_reg[252][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/AESi_1/\SBOX_reg[251][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/AESi_1/\SBOX_reg[250][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/AESi_1/\SBOX_reg[249][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/AESi_1/\SBOX_reg[248][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AESi_1/\SBOX_reg[247][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AESi_1/\SBOX_reg[246][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AESi_1/\SBOX_reg[245][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/AESi_1/\SBOX_reg[244][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/AESi_1/\SBOX_reg[243][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/AESi_1/\SBOX_reg[242][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/AESi_1/\SBOX_reg[241][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AESi_1/\SBOX_reg[240][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/AESi_1/\SBOX_reg[239][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/AESi_1/\SBOX_reg[237][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AESi_1/\SBOX_reg[236][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/AESi_1/\SBOX_reg[235][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/AESi_1/\SBOX_reg[234][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AESi_1/\SBOX_reg[233][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/AESi_1/\SBOX_reg[232][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AESi_1/\SBOX_reg[231][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AESi_1/\SBOX_reg[230][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/AESi_1/\SBOX_reg[229][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/AESi_1/\SBOX_reg[228][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/AESi_1/\SBOX_reg[227][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AESi_1/\SBOX_reg[226][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AESi_1/\SBOX_reg[225][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/AESi_1/\SBOX_reg[224][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AESi_1/\SBOX_reg[223][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/AESi_1/\SBOX_reg[222][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/AESi_1/\SBOX_reg[221][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AESi_1/\SBOX_reg[220][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/AESi_1/\SBOX_reg[219][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/AESi_1/\SBOX_reg[218][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/AESi_1/\SBOX_reg[217][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/AESi_1/\SBOX_reg[216][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AESi_1/\SBOX_reg[215][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AESi_1/\SBOX_reg[214][0] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'inst/AESi_1/counter_reg[7][0]' (FDE) to 'inst/AESi_1/counter_reg[5][0]'
INFO: [Synth 8-3886] merging instance 'inst/AESi_1/counter_reg[7][1]' (FDE) to 'inst/AESi_1/counter_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'inst/AESi_1/counter_reg[7][2]' (FDE) to 'inst/AESi_1/counter_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'inst/AESi_1/counter_reg[7][3]' (FDE) to 'inst/AESi_1/counter_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'inst/AESi_1/counter_reg[7][4]' (FDE) to 'inst/AESi_1/counter_reg[5][0]'
INFO: [Synth 8-3886] merging instance 'inst/AESi_1/counter_reg[7][5]' (FDE) to 'inst/AESi_1/counter_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'inst/AESi_1/counter_reg[7][6]' (FDE) to 'inst/AESi_1/counter_reg[5][0]'
INFO: [Synth 8-3886] merging instance 'inst/AESi_1/counter_reg[7][7]' (FDE) to 'inst/AESi_1/counter_reg[5][0]'
INFO: [Synth 8-3886] merging instance 'inst/AESi_1/counter_reg[5][0]' (FDE) to 'inst/AESi_1/counter_reg[5][1]'
INFO: [Synth 8-3886] merging instance 'inst/AESi_1/counter_reg[5][1]' (FDE) to 'inst/AESi_1/counter_reg[5][2]'
INFO: [Synth 8-3886] merging instance 'inst/AESi_1/counter_reg[5][2]' (FDE) to 'inst/AESi_1/counter_reg[5][3]'
INFO: [Synth 8-3886] merging instance 'inst/AESi_1/counter_reg[5][3]' (FDE) to 'inst/AESi_1/counter_reg[5][4]'
INFO: [Synth 8-3886] merging instance 'inst/AESi_1/counter_reg[5][4]' (FDE) to 'inst/AESi_1/counter_reg[5][5]'
INFO: [Synth 8-3886] merging instance 'inst/AESi_1/counter_reg[5][5]' (FDE) to 'inst/AESi_1/counter_reg[5][6]'
INFO: [Synth 8-3886] merging instance 'inst/AESi_1/counter_reg[5][6]' (FDE) to 'inst/AESi_1/counter_reg[5][7]'
INFO: [Synth 8-3886] merging instance 'inst/AESi_1/counter_reg[5][7]' (FDE) to 'inst/AESi_1/counter_reg[2][1]'
INFO: [Synth 8-3886] merging instance 'inst/AESi_1/counter_reg[6][0]' (FDE) to 'inst/AESi_1/counter_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'inst/AESi_1/counter_reg[6][1]' (FDE) to 'inst/AESi_1/counter_reg[2][1]'
INFO: [Synth 8-3886] merging instance 'inst/AESi_1/counter_reg[6][2]' (FDE) to 'inst/AESi_1/counter_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'inst/AESi_1/counter_reg[6][3]' (FDE) to 'inst/AESi_1/counter_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'inst/AESi_1/counter_reg[6][4]' (FDE) to 'inst/AESi_1/counter_reg[2][1]'
INFO: [Synth 8-3886] merging instance 'inst/AESi_1/counter_reg[6][5]' (FDE) to 'inst/AESi_1/counter_reg[2][1]'
INFO: [Synth 8-3886] merging instance 'inst/AESi_1/counter_reg[6][6]' (FDE) to 'inst/AESi_1/counter_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'inst/AESi_1/counter_reg[6][7]' (FDE) to 'inst/AESi_1/counter_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'inst/AESi_1/counter_reg[2][0]' (FDE) to 'inst/AESi_1/counter_reg[2][2]'
INFO: [Synth 8-3886] merging instance 'inst/AESi_1/counter_reg[2][1]' (FDE) to 'inst/AESi_1/counter_reg[2][3]'
INFO: [Synth 8-3886] merging instance 'inst/AESi_1/counter_reg[2][2]' (FDE) to 'inst/AESi_1/counter_reg[2][5]'
INFO: [Synth 8-3886] merging instance 'inst/AESi_1/counter_reg[2][3]' (FDE) to 'inst/AESi_1/counter_reg[2][4]'
INFO: [Synth 8-3886] merging instance 'inst/AESi_1/counter_reg[2][4]' (FDE) to 'inst/AESi_1/counter_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'inst/AESi_1/counter_reg[2][5]' (FDE) to 'inst/AESi_1/counter_reg[2][6]'
INFO: [Synth 8-3886] merging instance 'inst/AESi_1/counter_reg[2][6]' (FDE) to 'inst/AESi_1/counter_reg[2][7]'
INFO: [Synth 8-3886] merging instance 'inst/AESi_1/counter_reg[2][7]' (FDE) to 'inst/AESi_1/counter_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'inst/AESi_1/counter_reg[0][0]' (FDE) to 'inst/AESi_1/counter_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'inst/AESi_1/counter_reg[0][1]' (FDE) to 'inst/AESi_1/counter_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'inst/AESi_1/counter_reg[0][3]' (FDE) to 'inst/AESi_1/counter_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'inst/AESi_1/counter_reg[0][4]' (FDE) to 'inst/AESi_1/counter_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'inst/AESi_1/counter_reg[0][5]' (FDE) to 'inst/AESi_1/counter_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'inst/AESi_1/counter_reg[0][6]' (FDE) to 'inst/AESi_1/counter_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'inst/AESi_2/counter0_reg[15][1]' (FDRE) to 'inst/AESi_2/counter0_reg[15][2]'
INFO: [Synth 8-3886] merging instance 'inst/AESi_2/counter0_reg[15][2]' (FDRE) to 'inst/AESi_2/counter0_reg[15][3]'
INFO: [Synth 8-3886] merging instance 'inst/AESi_2/counter0_reg[15][3]' (FDRE) to 'inst/AESi_2/counter0_reg[15][4]'
INFO: [Synth 8-3886] merging instance 'inst/AESi_2/counter0_reg[15][4]' (FDRE) to 'inst/AESi_2/counter0_reg[15][5]'
INFO: [Synth 8-3886] merging instance 'inst/AESi_2/counter0_reg[15][5]' (FDRE) to 'inst/AESi_2/counter0_reg[15][6]'
INFO: [Synth 8-3886] merging instance 'inst/AESi_2/counter0_reg[15][6]' (FDRE) to 'inst/AESi_2/counter0_reg[15][7]'
INFO: [Synth 8-3886] merging instance 'inst/AESi_2/CipherKey_reg[15][0]' (FDRE) to 'inst/AESi_2/CipherKey_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/AESi_2/CipherKey_reg[15][1]' (FDRE) to 'inst/AESi_2/CipherKey_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/AESi_2/CipherKey_reg[15][2]' (FDSE) to 'inst/AESi_2/CipherKey_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'inst/AESi_2/CipherKey_reg[15][3]' (FDSE) to 'inst/AESi_2/CipherKey_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'inst/AESi_2/CipherKey_reg[15][4]' (FDSE) to 'inst/AESi_2/CipherKey_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'inst/AESi_2/CipherKey_reg[15][5]' (FDSE) to 'inst/AESi_2/CipherKey_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'inst/AESi_2/CipherKey_reg[15][6]' (FDRE) to 'inst/AESi_2/CipherKey_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/AESi_2/CipherKey_reg[15][7]' (FDRE) to 'inst/AESi_2/CipherKey_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'inst/AESi_2/CipherKey_reg[1][0]' (FDRE) to 'inst/AESi_2/CipherKey_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'inst/AESi_2/CipherKey_reg[1][1]' (FDRE) to 'inst/AESi_2/CipherKey_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'inst/AESi_2/CipherKey_reg[1][2]' (FDRE) to 'inst/AESi_2/CipherKey_reg[1][4]'
INFO: [Synth 8-3886] merging instance 'inst/AESi_2/CipherKey_reg[1][3]' (FDSE) to 'inst/AESi_2/CipherKey_reg[1][5]'
INFO: [Synth 8-3886] merging instance 'inst/AESi_2/CipherKey_reg[1][4]' (FDRE) to 'inst/AESi_2/CipherKey_reg[1][6]'
INFO: [Synth 8-3886] merging instance 'inst/AESi_2/CipherKey_reg[1][5]' (FDSE) to 'inst/AESi_2/CipherKey_reg[14][3]'
INFO: [Synth 8-3886] merging instance 'inst/AESi_2/CipherKey_reg[1][6]' (FDRE) to 'inst/AESi_2/CipherKey_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'inst/AESi_2/CipherKey_reg[1][7]' (FDRE) to 'inst/AESi_2/CipherKey_reg[14][0]'
INFO: [Synth 8-3886] merging instance 'inst/AESi_2/SBOX_reg[148][0]' (FDRE) to 'inst/AESi_2/CipherKey_reg[14][0]'
INFO: [Synth 8-3886] merging instance 'inst/AESi_2/SBOX_reg[148][1]' (FDSE) to 'inst/AESi_2/CipherKey_reg[14][3]'
INFO: [Synth 8-3886] merging instance 'inst/AESi_2/SBOX_reg[148][2]' (FDRE) to 'inst/AESi_2/CipherKey_reg[14][0]'
INFO: [Synth 8-3886] merging instance 'inst/AESi_2/SBOX_reg[148][3]' (FDRE) to 'inst/AESi_2/CipherKey_reg[14][0]'
INFO: [Synth 8-3886] merging instance 'inst/AESi_2/SBOX_reg[148][4]' (FDRE) to 'inst/AESi_2/CipherKey_reg[14][0]'
INFO: [Synth 8-3886] merging instance 'inst/AESi_2/SBOX_reg[148][5]' (FDSE) to 'inst/AESi_2/CipherKey_reg[14][3]'
INFO: [Synth 8-3886] merging instance 'inst/AESi_2/SBOX_reg[148][6]' (FDRE) to 'inst/AESi_2/CipherKey_reg[14][0]'
INFO: [Synth 8-3886] merging instance 'inst/AESi_2/SBOX_reg[148][7]' (FDRE) to 'inst/AESi_2/CipherKey_reg[14][0]'
INFO: [Synth 8-3886] merging instance 'inst/AESi_2/SBOX_reg[130][0]' (FDSE) to 'inst/AESi_2/CipherKey_reg[14][3]'
INFO: [Synth 8-3886] merging instance 'inst/AESi_2/SBOX_reg[130][1]' (FDSE) to 'inst/AESi_2/CipherKey_reg[14][3]'
INFO: [Synth 8-3886] merging instance 'inst/AESi_2/SBOX_reg[130][2]' (FDRE) to 'inst/AESi_2/CipherKey_reg[14][0]'
INFO: [Synth 8-3886] merging instance 'inst/AESi_2/SBOX_reg[130][3]' (FDRE) to 'inst/AESi_2/CipherKey_reg[14][0]'
INFO: [Synth 8-3886] merging instance 'inst/AESi_2/SBOX_reg[130][4]' (FDSE) to 'inst/AESi_2/CipherKey_reg[14][3]'
INFO: [Synth 8-3886] merging instance 'inst/AESi_2/SBOX_reg[130][5]' (FDRE) to 'inst/AESi_2/CipherKey_reg[14][0]'
INFO: [Synth 8-3886] merging instance 'inst/AESi_2/SBOX_reg[130][6]' (FDRE) to 'inst/AESi_2/CipherKey_reg[14][0]'
INFO: [Synth 8-3886] merging instance 'inst/AESi_2/SBOX_reg[130][7]' (FDRE) to 'inst/AESi_2/CipherKey_reg[14][0]'
INFO: [Synth 8-3886] merging instance 'inst/AESi_2/CipherKey_reg[4][0]' (FDRE) to 'inst/AESi_2/CipherKey_reg[14][0]'
INFO: [Synth 8-3886] merging instance 'inst/AESi_2/CipherKey_reg[4][1]' (FDSE) to 'inst/AESi_2/CipherKey_reg[14][3]'
INFO: [Synth 8-3886] merging instance 'inst/AESi_2/CipherKey_reg[4][2]' (FDSE) to 'inst/AESi_2/CipherKey_reg[14][3]'
INFO: [Synth 8-3886] merging instance 'inst/AESi_2/CipherKey_reg[4][3]' (FDSE) to 'inst/AESi_2/CipherKey_reg[14][3]'
INFO: [Synth 8-3886] merging instance 'inst/AESi_2/CipherKey_reg[4][4]' (FDSE) to 'inst/AESi_2/CipherKey_reg[14][3]'
INFO: [Synth 8-3886] merging instance 'inst/AESi_2/CipherKey_reg[4][5]' (FDSE) to 'inst/AESi_2/CipherKey_reg[14][3]'
INFO: [Synth 8-3886] merging instance 'inst/AESi_2/CipherKey_reg[4][6]' (FDSE) to 'inst/AESi_2/CipherKey_reg[14][3]'
INFO: [Synth 8-3886] merging instance 'inst/AESi_2/CipherKey_reg[4][7]' (FDRE) to 'inst/AESi_2/CipherKey_reg[14][0]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:38 ; elapsed = 00:03:25 . Memory (MB): peak = 1303.773 ; gain = 950.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+------------+-----------+----------------------+--------------+
|Module Name | RTL Object | Inference | Size (Depth x Width) | Primitives   | 
+------------+------------+-----------+----------------------+--------------+
|inst        | GF/h_reg   | Implied   | 16 x 8               | RAM32M x 6   | 
+------------+------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------+------------+----------+
|      |RTL Partition               |Replication |Instances |
+------+----------------------------+------------+----------+
|1     |AES__GB0                    |           1|     11843|
|2     |AES__GB1                    |           1|     12818|
|3     |AES__GB2                    |           1|     12265|
|4     |top__GC0                    |           1|       971|
|5     |top_merge_v1_0_S00_AXI__GC0 |           1|        48|
+------+----------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:51 ; elapsed = 00:03:40 . Memory (MB): peak = 1303.773 ; gain = 950.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:51 ; elapsed = 00:03:40 . Memory (MB): peak = 1303.773 ; gain = 950.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+------------+------------+-----------+----------------------+--------------+
|Module Name | RTL Object | Inference | Size (Depth x Width) | Primitives   | 
+------------+------------+-----------+----------------------+--------------+
|inst        | GF/h_reg   | Implied   | 16 x 8               | RAM32M x 6   | 
+------------+------------+-----------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------+------------+----------+
|      |RTL Partition               |Replication |Instances |
+------+----------------------------+------------+----------+
|1     |AES__GB0                    |           1|     11843|
|2     |AES__GB1                    |           1|     12818|
|3     |AES__GB2                    |           1|     12265|
|4     |top__GC0                    |           1|       971|
|5     |top_merge_v1_0_S00_AXI__GC0 |           1|        48|
+------+----------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:59 ; elapsed = 00:03:48 . Memory (MB): peak = 1303.773 ; gain = 950.633
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:02 ; elapsed = 00:03:51 . Memory (MB): peak = 1303.773 ; gain = 950.633
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:02 ; elapsed = 00:03:51 . Memory (MB): peak = 1303.773 ; gain = 950.633
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:03 ; elapsed = 00:03:52 . Memory (MB): peak = 1303.773 ; gain = 950.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:03 ; elapsed = 00:03:52 . Memory (MB): peak = 1303.773 ; gain = 950.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:06 ; elapsed = 00:03:55 . Memory (MB): peak = 1303.773 ; gain = 950.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:06 ; elapsed = 00:03:55 . Memory (MB): peak = 1303.773 ; gain = 950.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     8|
|2     |LUT1   |    34|
|3     |LUT2   |   419|
|4     |LUT3   |   231|
|5     |LUT4   |   357|
|6     |LUT5   |  3801|
|7     |LUT6   |  7877|
|8     |MUXF7  |  1515|
|9     |MUXF8  |   712|
|10    |RAM32M |     6|
|11    |FDCE   |    39|
|12    |FDPE   |     1|
|13    |FDRE   |  1886|
|14    |FDSE   |    48|
|15    |LD     |   117|
|16    |LDC    |     8|
+------+-------+------+

Report Instance Areas: 
+------+--------------------------------+-----------------------+------+
|      |Instance                        |Module                 |Cells |
+------+--------------------------------+-----------------------+------+
|1     |top                             |                       | 17059|
|2     |  inst                          |top_merge_v1_0         | 17059|
|3     |    top_merge_v1_0_S00_AXI_inst |top_merge_v1_0_S00_AXI | 17059|
|4     |      top                       |top                    | 17036|
|5     |        AES                     |AES                    | 16370|
|6     |        GF                      |GF                     |   434|
|7     |        XOR1                    |XOR1                   |    16|
|8     |        XOR2                    |XOR2__mod              |    24|
|9     |        controller              |controller             |   188|
+------+--------------------------------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:06 ; elapsed = 00:03:55 . Memory (MB): peak = 1303.773 ; gain = 950.633
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 155 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:25 ; elapsed = 00:03:20 . Memory (MB): peak = 1303.773 ; gain = 600.879
Synthesis Optimization Complete : Time (s): cpu = 00:03:06 ; elapsed = 00:03:55 . Memory (MB): peak = 1303.773 ; gain = 950.633
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2366 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
WARNING: [Netlist 29-101] Netlist 'system_top_merge_0_0' is not ideal for floorplanning, since the cellview 'AES' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 131 instances were transformed.
  LD => LDCE: 117 instances
  LDC => LDCE: 8 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances

INFO: [Common 17-83] Releasing license: Synthesis
477 Infos, 209 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:12 ; elapsed = 00:04:05 . Memory (MB): peak = 1303.773 ; gain = 962.105
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Xilinx/Vivado/2018.2/final_merge_v1/final_merge_v1.runs/system_top_merge_0_0_synth_1/system_top_merge_0_0.dcp' has been generated.
