<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design&#xA;report_utilization: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.13 . Memory (MB): peak = 1978.234 ; gain = 0.000 ; free physical = 8074 ; free virtual = 16694&#xA;&#xA;&#xA;&#xA;&#xA;Implementation tool: Xilinx Vivado v.2016.3&#xA;Project:             hls_adder&#xA;Solution:            solution1&#xA;Device target:       xc7z020clg484-1&#xA;Report date:         Sun Nov 20 14:37:29 CET 2016&#xA;&#xA;&#xA;#=== Post-Implementation Resource usage ===&#xA;SLICE:           38&#xA;LUT:            128&#xA;FF:             144&#xA;DSP:              0&#xA;BRAM:             0&#xA;SRL:              0&#xA;#=== Final timing ===&#xA;CP required:    10.000&#xA;CP achieved post-synthesis:    2.094&#xA;CP achieved post-implemetation:    NA&#xA;No Sequential Path" projectName="hls_adder" solutionName="solution1" date="2016-11-20T14:37:29.103+0100" type="Warning"/>
        <logs message="WARNING: [Power 33-232] No user defined clocks were found in the design!&#xA;Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate&#xA;Running Vector-less Activity Propagation...&#xA;&#xA;&#xA;Finished Running Vector-less Activity Propagation&#xA;66 Infos, 59 Warnings, 0 Critical Warnings and 0 Errors encountered.&#xA;report_power completed successfully" projectName="hls_adder" solutionName="solution1" date="2016-11-20T14:37:28.014+0100" type="Warning"/>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design" projectName="hls_adder" solutionName="solution1" date="2016-11-20T14:37:28.006+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-447] Congestion is preventing the router from routing all nets. The router will prioritize the successful completion of routing all nets over timing optimizations.&#xA;Phase 4.1 Global Iteration 0 | Checksum: 1be7ad553&#xA;&#xA;&#xA;Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1878.688 ; gain = 67.715 ; free physical = 7328 ; free virtual = 15948&#xA;&#xA;&#xA;Phase 4.2 Global Iteration 1&#xA; Number of Nodes with overlaps = 28&#xA; Number of Nodes with overlaps = 0&#xA;&#xA;&#xA;Phase 4.2.1 Update Timing&#xA;Phase 4.2.1 Update Timing | Checksum: dfeeb0aa&#xA;&#xA;&#xA;Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1878.688 ; gain = 67.715 ; free physical = 7328 ; free virtual = 15948" projectName="hls_adder" solutionName="solution1" date="2016-11-20T14:37:23.011+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_RREADY&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_RREADY&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.&#xA;Phase 1 Build RT Design | Checksum: 1187fb71d&#xA;&#xA;&#xA;Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1853.633 ; gain = 42.660 ; free physical = 7350 ; free virtual = 15969&#xA;&#xA;&#xA;Phase 2 Router Initialization&#xA;&#xA;&#xA;Phase 2.1 Create Timer&#xA;Phase 2.1 Create Timer | Checksum: 1187fb71d&#xA;&#xA;&#xA;Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1857.633 ; gain = 46.660 ; free physical = 7350 ; free virtual = 15969&#xA;&#xA;&#xA;Phase 2.2 Fix Topology Constraints&#xA;Phase 2.2 Fix Topology Constraints | Checksum: 1187fb71d&#xA;&#xA;&#xA;Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1872.633 ; gain = 61.660 ; free physical = 7335 ; free virtual = 15955&#xA;&#xA;&#xA;Phase 2.3 Pre Route Cleanup&#xA;Phase 2.3 Pre Route Cleanup | Checksum: 1187fb71d&#xA;&#xA;&#xA;Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1872.633 ; gain = 61.660 ; free physical = 7335 ; free virtual = 15955&#xA; Number of Nodes with overlaps = 0&#xA;&#xA;&#xA;Phase 2.4 Update Timing&#xA;Phase 2.4 Update Timing | Checksum: 102a410db&#xA;&#xA;&#xA;Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1878.688 ; gain = 67.715 ; free physical = 7328 ; free virtual = 15948" projectName="hls_adder" solutionName="solution1" date="2016-11-20T14:37:23.004+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_AWADDR[5]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_AWADDR[5]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls_adder" solutionName="solution1" date="2016-11-20T14:37:13.690+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_AWADDR[4]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_AWADDR[4]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls_adder" solutionName="solution1" date="2016-11-20T14:37:13.680+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_AWADDR[1]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_AWADDR[1]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls_adder" solutionName="solution1" date="2016-11-20T14:37:13.666+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_AWADDR[0]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_AWADDR[0]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls_adder" solutionName="solution1" date="2016-11-20T14:37:13.655+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_AWADDR[3]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_AWADDR[3]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls_adder" solutionName="solution1" date="2016-11-20T14:37:13.640+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_AWADDR[2]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_AWADDR[2]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls_adder" solutionName="solution1" date="2016-11-20T14:37:13.626+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_ARVALID&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_ARVALID&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls_adder" solutionName="solution1" date="2016-11-20T14:37:13.608+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_BREADY&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_BREADY&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls_adder" solutionName="solution1" date="2016-11-20T14:37:13.601+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WVALID&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WVALID&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls_adder" solutionName="solution1" date="2016-11-20T14:37:13.579+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_AWVALID&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_AWVALID&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls_adder" solutionName="solution1" date="2016-11-20T14:37:13.573+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;ap_rst_n&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;ap_rst_n&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls_adder" solutionName="solution1" date="2016-11-20T14:37:13.569+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[4]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[4]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls_adder" solutionName="solution1" date="2016-11-20T14:37:13.561+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[29]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[29]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls_adder" solutionName="solution1" date="2016-11-20T14:37:13.545+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[28]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[28]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls_adder" solutionName="solution1" date="2016-11-20T14:37:13.537+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[25]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[25]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls_adder" solutionName="solution1" date="2016-11-20T14:37:13.526+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[24]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[24]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls_adder" solutionName="solution1" date="2016-11-20T14:37:13.522+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_ARADDR[5]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_ARADDR[5]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls_adder" solutionName="solution1" date="2016-11-20T14:37:13.518+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_ARADDR[0]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_ARADDR[0]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls_adder" solutionName="solution1" date="2016-11-20T14:37:13.512+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_ARADDR[1]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_ARADDR[1]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls_adder" solutionName="solution1" date="2016-11-20T14:37:13.508+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_ARADDR[2]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_ARADDR[2]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls_adder" solutionName="solution1" date="2016-11-20T14:37:13.502+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_ARADDR[4]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_ARADDR[4]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls_adder" solutionName="solution1" date="2016-11-20T14:37:13.493+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_ARADDR[3]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_ARADDR[3]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls_adder" solutionName="solution1" date="2016-11-20T14:37:13.485+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[5]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[5]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls_adder" solutionName="solution1" date="2016-11-20T14:37:13.481+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[3]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[3]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls_adder" solutionName="solution1" date="2016-11-20T14:37:13.475+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[2]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[2]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls_adder" solutionName="solution1" date="2016-11-20T14:37:13.470+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[31]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[31]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls_adder" solutionName="solution1" date="2016-11-20T14:37:13.462+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[30]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[30]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls_adder" solutionName="solution1" date="2016-11-20T14:37:13.452+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[27]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[27]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls_adder" solutionName="solution1" date="2016-11-20T14:37:13.439+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WSTRB[3]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WSTRB[3]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls_adder" solutionName="solution1" date="2016-11-20T14:37:13.420+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[26]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[26]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls_adder" solutionName="solution1" date="2016-11-20T14:37:13.410+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[23]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[23]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls_adder" solutionName="solution1" date="2016-11-20T14:37:13.389+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[22]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[22]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls_adder" solutionName="solution1" date="2016-11-20T14:37:13.373+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[21]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[21]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls_adder" solutionName="solution1" date="2016-11-20T14:37:13.348+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[20]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[20]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls_adder" solutionName="solution1" date="2016-11-20T14:37:13.330+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[19]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[19]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls_adder" solutionName="solution1" date="2016-11-20T14:37:13.293+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[18]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[18]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls_adder" solutionName="solution1" date="2016-11-20T14:37:13.286+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[17]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[17]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls_adder" solutionName="solution1" date="2016-11-20T14:37:13.277+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WSTRB[2]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WSTRB[2]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls_adder" solutionName="solution1" date="2016-11-20T14:37:13.268+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[16]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[16]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls_adder" solutionName="solution1" date="2016-11-20T14:37:13.258+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[9]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[9]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls_adder" solutionName="solution1" date="2016-11-20T14:37:13.225+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[8]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[8]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls_adder" solutionName="solution1" date="2016-11-20T14:37:13.222+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[15]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[15]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls_adder" solutionName="solution1" date="2016-11-20T14:37:13.218+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[14]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[14]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls_adder" solutionName="solution1" date="2016-11-20T14:37:13.211+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[13]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[13]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls_adder" solutionName="solution1" date="2016-11-20T14:37:13.203+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[12]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[12]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls_adder" solutionName="solution1" date="2016-11-20T14:37:13.187+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[11]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[11]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls_adder" solutionName="solution1" date="2016-11-20T14:37:13.167+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WSTRB[1]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WSTRB[1]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls_adder" solutionName="solution1" date="2016-11-20T14:37:13.149+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[10]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[10]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls_adder" solutionName="solution1" date="2016-11-20T14:37:13.140+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-197] Clock port &quot;ap_clk&quot; does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement." projectName="hls_adder" solutionName="solution1" date="2016-11-20T14:37:13.130+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[7]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[7]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls_adder" solutionName="solution1" date="2016-11-20T14:37:13.113+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[6]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[6]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls_adder" solutionName="solution1" date="2016-11-20T14:37:13.108+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[1]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[1]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls_adder" solutionName="solution1" date="2016-11-20T14:37:13.095+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WSTRB[0]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WSTRB[0]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls_adder" solutionName="solution1" date="2016-11-20T14:37:13.079+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[0]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[0]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls_adder" solutionName="solution1" date="2016-11-20T14:37:13.059+0100" type="Warning"/>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design&#xA;Phase 1 Physical Synthesis Initialization | Checksum: 9ee5cb65&#xA;&#xA;&#xA;Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.40 . Memory (MB): peak = 1810.973 ; gain = 0.000 ; free physical = 7460 ; free virtual = 16081" projectName="hls_adder" solutionName="solution1" date="2016-11-20T14:37:13.021+0100" type="Warning"/>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design" projectName="hls_adder" solutionName="solution1" date="2016-11-20T14:36:45.731+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (add_AXILiteS_s_axi_U/wstate_reg[2]) is unused and will be removed from module add.&#xA;---------------------------------------------------------------------------------&#xA;Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1399.391 ; gain = 490.488 ; free physical = 8311 ; free virtual = 16929&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Report RTL Partitions: &#xA;+-+--------------+------------+----------+&#xA;| |RTL Partition |Replication |Instances |&#xA;+-+--------------+------------+----------+&#xA;+-+--------------+------------+----------+&#xA;---------------------------------------------------------------------------------&#xA;Start Timing Optimization&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Applying XDC Timing Constraints&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1399.391 ; gain = 490.488 ; free physical = 8310 ; free virtual = 16928&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1399.391 ; gain = 490.488 ; free physical = 8310 ; free virtual = 16928&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Report RTL Partitions: &#xA;+-+--------------+------------+----------+&#xA;| |RTL Partition |Replication |Instances |&#xA;+-+--------------+------------+----------+&#xA;+-+--------------+------------+----------+&#xA;---------------------------------------------------------------------------------&#xA;Start Technology Mapping&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1399.391 ; gain = 490.488 ; free physical = 8310 ; free virtual = 16928&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Report RTL Partitions: &#xA;+-+--------------+------------+----------+&#xA;| |RTL Partition |Replication |Instances |&#xA;+-+--------------+------------+----------+&#xA;+-+--------------+------------+----------+&#xA;---------------------------------------------------------------------------------&#xA;Start IO Insertion&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Flattening Before IO Insertion&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Flattening Before IO Insertion&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Final Netlist Cleanup&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Final Netlist Cleanup&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1399.391 ; gain = 490.488 ; free physical = 8310 ; free virtual = 16928&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Report Check Netlist: &#xA;+------+------------------+-------+---------+-------+------------------+&#xA;|      |Item              |Errors |Warnings |Status |Description       |&#xA;+------+------------------+-------+---------+-------+------------------+&#xA;|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |&#xA;+------+------------------+-------+---------+-------+------------------+&#xA;---------------------------------------------------------------------------------&#xA;Start Renaming Generated Instances&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1399.391 ; gain = 490.488 ; free physical = 8310 ; free virtual = 16928&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Report RTL Partitions: &#xA;+-+--------------+------------+----------+&#xA;| |RTL Partition |Replication |Instances |&#xA;+-+--------------+------------+----------+&#xA;+-+--------------+------------+----------+&#xA;---------------------------------------------------------------------------------&#xA;Start Rebuilding User Hierarchy&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1399.391 ; gain = 490.488 ; free physical = 8310 ; free virtual = 16928&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Renaming Generated Ports&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1399.391 ; gain = 490.488 ; free physical = 8310 ; free virtual = 16928&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Handling Custom Attributes&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1399.391 ; gain = 490.488 ; free physical = 8310 ; free virtual = 16928&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Renaming Generated Nets&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1399.391 ; gain = 490.488 ; free physical = 8310 ; free virtual = 16928&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Writing Synthesis Report&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Report BlackBoxes: &#xA;+-+--------------+----------+&#xA;| |BlackBox name |Instances |&#xA;+-+--------------+----------+&#xA;+-+--------------+----------+&#xA;&#xA;&#xA;Report Cell Usage: &#xA;+------+-------+------+&#xA;|      |Cell   |Count |&#xA;+------+-------+------+&#xA;|1     |CARRY4 |     8|&#xA;|2     |LUT1   |     1|&#xA;|3     |LUT2   |    37|&#xA;|4     |LUT3   |    68|&#xA;|5     |LUT4   |    11|&#xA;|6     |LUT5   |     5|&#xA;|7     |LUT6   |    44|&#xA;|8     |MUXF7  |     1|&#xA;|9     |FDRE   |   143|&#xA;|10    |FDSE   |     1|&#xA;+------+-------+------+&#xA;&#xA;&#xA;Report Instance Areas: &#xA;+------+-----------------------+-------------------+------+&#xA;|      |Instance               |Module             |Cells |&#xA;+------+-----------------------+-------------------+------+&#xA;|1     |top                    |                   |   319|&#xA;|2     |  add_AXILiteS_s_axi_U |add_AXILiteS_s_axi |   319|&#xA;+------+-----------------------+-------------------+------+&#xA;---------------------------------------------------------------------------------&#xA;Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1399.391 ; gain = 490.488 ; free physical = 8310 ; free virtual = 16928&#xA;---------------------------------------------------------------------------------&#xA;Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.&#xA;Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1399.391 ; gain = 84.465 ; free physical = 8310 ; free virtual = 16928&#xA;Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1399.398 ; gain = 490.496 ; free physical = 8310 ; free virtual = 16928" projectName="hls_adder" solutionName="solution1" date="2016-11-20T14:36:34.294+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design add has port s_axi_AXILiteS_BRESP[0] driven by constant 0" projectName="hls_adder" solutionName="solution1" date="2016-11-20T14:36:29.308+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design add has port s_axi_AXILiteS_BRESP[1] driven by constant 0" projectName="hls_adder" solutionName="solution1" date="2016-11-20T14:36:29.304+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design add has port s_axi_AXILiteS_RRESP[0] driven by constant 0" projectName="hls_adder" solutionName="solution1" date="2016-11-20T14:36:29.300+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design add has port s_axi_AXILiteS_RRESP[1] driven by constant 0" projectName="hls_adder" solutionName="solution1" date="2016-11-20T14:36:29.291+0100" type="Warning"/>
        <logs message="WARNING: [IMPL 213-201] IO timing constraints are not applied without adding IO buffers.&#xA;&#xA;&#xA;****** Vivado v2016.3 (64-bit)&#xA;  **** SW Build 1682563 on Mon Oct 10 19:07:26 MDT 2016&#xA;  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016&#xA;    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.&#xA;&#xA;&#xA;source run_vivado.tcl -notrace&#xA;[Sun Nov 20 14:36:07 2016] Launched synth_1...&#xA;Run output will be captured here: /home/raph/hls_adder/solution1/impl/vhdl/project.runs/synth_1/runme.log&#xA;[Sun Nov 20 14:36:07 2016] Waiting for synth_1 to finish...&#xA;&#xA;&#xA;*** Running vivado&#xA;    with args -log add.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source add.tcl&#xA;&#xA;&#xA;&#xA;&#xA;****** Vivado v2016.3 (64-bit)&#xA;  **** SW Build 1682563 on Mon Oct 10 19:07:26 MDT 2016&#xA;  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016&#xA;    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.&#xA;&#xA;&#xA;source add.tcl -notrace&#xA;Command: synth_design -top add -part xc7z020clg484-1 -no_iobuf -mode out_of_context&#xA;Starting synth_design&#xA;Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'" projectName="hls_adder" solutionName="solution1" date="2016-11-20T14:36:14.285+0100" type="Warning"/>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design&#xA;report_utilization: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1978.230 ; gain = 0.000 ; free physical = 8119 ; free virtual = 16705&#xA;&#xA;&#xA;&#xA;&#xA;Implementation tool: Xilinx Vivado v.2016.3&#xA;Project:             hls_adder&#xA;Solution:            solution1&#xA;Device target:       xc7z020clg484-1&#xA;Report date:         Sun Nov 20 13:42:16 CET 2016&#xA;&#xA;&#xA;#=== Post-Implementation Resource usage ===&#xA;SLICE:           38&#xA;LUT:            128&#xA;FF:             144&#xA;DSP:              0&#xA;BRAM:             0&#xA;SRL:              0&#xA;#=== Final timing ===&#xA;CP required:    10.000&#xA;CP achieved post-synthesis:    2.094&#xA;CP achieved post-implemetation:    NA&#xA;No Sequential Path" projectName="hls_adder" solutionName="solution1" date="2016-11-20T13:42:16.028+0100" type="Warning"/>
        <logs message="WARNING: [Power 33-232] No user defined clocks were found in the design!&#xA;Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate&#xA;Running Vector-less Activity Propagation...&#xA;&#xA;&#xA;Finished Running Vector-less Activity Propagation&#xA;66 Infos, 59 Warnings, 0 Critical Warnings and 0 Errors encountered.&#xA;report_power completed successfully" projectName="hls_adder" solutionName="solution1" date="2016-11-20T13:42:15.060+0100" type="Warning"/>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design" projectName="hls_adder" solutionName="solution1" date="2016-11-20T13:42:15.056+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-447] Congestion is preventing the router from routing all nets. The router will prioritize the successful completion of routing all nets over timing optimizations.&#xA;Phase 4.1 Global Iteration 0 | Checksum: 1be7ad553&#xA;&#xA;&#xA;Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1878.691 ; gain = 65.715 ; free physical = 7373 ; free virtual = 15958&#xA;&#xA;&#xA;Phase 4.2 Global Iteration 1&#xA; Number of Nodes with overlaps = 28&#xA; Number of Nodes with overlaps = 0&#xA;&#xA;&#xA;Phase 4.2.1 Update Timing&#xA;Phase 4.2.1 Update Timing | Checksum: dfeeb0aa&#xA;&#xA;&#xA;Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1878.691 ; gain = 65.715 ; free physical = 7373 ; free virtual = 15958" projectName="hls_adder" solutionName="solution1" date="2016-11-20T13:42:15.044+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_RREADY&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_RREADY&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.&#xA;Phase 1 Build RT Design | Checksum: 1187fb71d&#xA;&#xA;&#xA;Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1852.637 ; gain = 39.660 ; free physical = 7395 ; free virtual = 15981&#xA;&#xA;&#xA;Phase 2 Router Initialization&#xA;&#xA;&#xA;Phase 2.1 Create Timer&#xA;Phase 2.1 Create Timer | Checksum: 1187fb71d&#xA;&#xA;&#xA;Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1856.637 ; gain = 43.660 ; free physical = 7395 ; free virtual = 15980&#xA;&#xA;&#xA;Phase 2.2 Fix Topology Constraints&#xA;Phase 2.2 Fix Topology Constraints | Checksum: 1187fb71d&#xA;&#xA;&#xA;Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1871.637 ; gain = 58.660 ; free physical = 7380 ; free virtual = 15966&#xA;&#xA;&#xA;Phase 2.3 Pre Route Cleanup&#xA;Phase 2.3 Pre Route Cleanup | Checksum: 1187fb71d&#xA;&#xA;&#xA;Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1871.637 ; gain = 58.660 ; free physical = 7380 ; free virtual = 15966&#xA; Number of Nodes with overlaps = 0&#xA;&#xA;&#xA;Phase 2.4 Update Timing&#xA;Phase 2.4 Update Timing | Checksum: 102a410db&#xA;&#xA;&#xA;Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1878.691 ; gain = 65.715 ; free physical = 7374 ; free virtual = 15959" projectName="hls_adder" solutionName="solution1" date="2016-11-20T13:42:15.035+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_AWADDR[5]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_AWADDR[5]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls_adder" solutionName="solution1" date="2016-11-20T13:42:00.656+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_AWADDR[4]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_AWADDR[4]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls_adder" solutionName="solution1" date="2016-11-20T13:42:00.651+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_AWADDR[1]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_AWADDR[1]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls_adder" solutionName="solution1" date="2016-11-20T13:42:00.645+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_AWADDR[0]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_AWADDR[0]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls_adder" solutionName="solution1" date="2016-11-20T13:42:00.639+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_AWADDR[3]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_AWADDR[3]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls_adder" solutionName="solution1" date="2016-11-20T13:42:00.635+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_AWADDR[2]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_AWADDR[2]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls_adder" solutionName="solution1" date="2016-11-20T13:42:00.629+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_ARVALID&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_ARVALID&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls_adder" solutionName="solution1" date="2016-11-20T13:42:00.614+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_BREADY&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_BREADY&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls_adder" solutionName="solution1" date="2016-11-20T13:42:00.595+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WVALID&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WVALID&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls_adder" solutionName="solution1" date="2016-11-20T13:42:00.588+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_AWVALID&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_AWVALID&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls_adder" solutionName="solution1" date="2016-11-20T13:42:00.574+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;ap_rst_n&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;ap_rst_n&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls_adder" solutionName="solution1" date="2016-11-20T13:42:00.569+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[4]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[4]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls_adder" solutionName="solution1" date="2016-11-20T13:42:00.550+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[29]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[29]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls_adder" solutionName="solution1" date="2016-11-20T13:42:00.545+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[28]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[28]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls_adder" solutionName="solution1" date="2016-11-20T13:42:00.541+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[25]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[25]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls_adder" solutionName="solution1" date="2016-11-20T13:42:00.517+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[24]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[24]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls_adder" solutionName="solution1" date="2016-11-20T13:42:00.513+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_ARADDR[5]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_ARADDR[5]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls_adder" solutionName="solution1" date="2016-11-20T13:42:00.510+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_ARADDR[0]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_ARADDR[0]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls_adder" solutionName="solution1" date="2016-11-20T13:42:00.501+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_ARADDR[1]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_ARADDR[1]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls_adder" solutionName="solution1" date="2016-11-20T13:42:00.494+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_ARADDR[2]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_ARADDR[2]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls_adder" solutionName="solution1" date="2016-11-20T13:42:00.490+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_ARADDR[4]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_ARADDR[4]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls_adder" solutionName="solution1" date="2016-11-20T13:42:00.485+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_ARADDR[3]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_ARADDR[3]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls_adder" solutionName="solution1" date="2016-11-20T13:42:00.474+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[5]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[5]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls_adder" solutionName="solution1" date="2016-11-20T13:42:00.468+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[3]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[3]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls_adder" solutionName="solution1" date="2016-11-20T13:42:00.455+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[2]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[2]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls_adder" solutionName="solution1" date="2016-11-20T13:42:00.448+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[31]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[31]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls_adder" solutionName="solution1" date="2016-11-20T13:42:00.435+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[30]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[30]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls_adder" solutionName="solution1" date="2016-11-20T13:42:00.418+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[27]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[27]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls_adder" solutionName="solution1" date="2016-11-20T13:42:00.404+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WSTRB[3]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WSTRB[3]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls_adder" solutionName="solution1" date="2016-11-20T13:42:00.387+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[26]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[26]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls_adder" solutionName="solution1" date="2016-11-20T13:42:00.363+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[23]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[23]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls_adder" solutionName="solution1" date="2016-11-20T13:42:00.354+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[22]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[22]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls_adder" solutionName="solution1" date="2016-11-20T13:42:00.341+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[21]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[21]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls_adder" solutionName="solution1" date="2016-11-20T13:42:00.321+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[20]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[20]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls_adder" solutionName="solution1" date="2016-11-20T13:42:00.302+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[19]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[19]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls_adder" solutionName="solution1" date="2016-11-20T13:42:00.291+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[18]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[18]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls_adder" solutionName="solution1" date="2016-11-20T13:42:00.278+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[17]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[17]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls_adder" solutionName="solution1" date="2016-11-20T13:42:00.273+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WSTRB[2]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WSTRB[2]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls_adder" solutionName="solution1" date="2016-11-20T13:42:00.268+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[16]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[16]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls_adder" solutionName="solution1" date="2016-11-20T13:42:00.263+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[9]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[9]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls_adder" solutionName="solution1" date="2016-11-20T13:42:00.257+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[8]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[8]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls_adder" solutionName="solution1" date="2016-11-20T13:42:00.247+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[15]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[15]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls_adder" solutionName="solution1" date="2016-11-20T13:42:00.230+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[14]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[14]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls_adder" solutionName="solution1" date="2016-11-20T13:42:00.215+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[13]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[13]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls_adder" solutionName="solution1" date="2016-11-20T13:42:00.196+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[12]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[12]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls_adder" solutionName="solution1" date="2016-11-20T13:42:00.189+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[11]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[11]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls_adder" solutionName="solution1" date="2016-11-20T13:42:00.167+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WSTRB[1]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WSTRB[1]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls_adder" solutionName="solution1" date="2016-11-20T13:42:00.141+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[10]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[10]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls_adder" solutionName="solution1" date="2016-11-20T13:42:00.129+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-197] Clock port &quot;ap_clk&quot; does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement." projectName="hls_adder" solutionName="solution1" date="2016-11-20T13:42:00.122+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[7]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[7]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls_adder" solutionName="solution1" date="2016-11-20T13:42:00.103+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[6]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[6]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls_adder" solutionName="solution1" date="2016-11-20T13:42:00.087+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[1]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[1]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls_adder" solutionName="solution1" date="2016-11-20T13:42:00.061+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WSTRB[0]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WSTRB[0]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls_adder" solutionName="solution1" date="2016-11-20T13:42:00.057+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_AXILiteS_WDATA[0]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_AXILiteS_WDATA[0]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls_adder" solutionName="solution1" date="2016-11-20T13:42:00.052+0100" type="Warning"/>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design&#xA;Phase 1 Physical Synthesis Initialization | Checksum: 9ee5cb65&#xA;&#xA;&#xA;Time (s): cpu = 00:00:00.50 ; elapsed = 00:00:00.45 . Memory (MB): peak = 1812.977 ; gain = 0.000 ; free physical = 7507 ; free virtual = 16092" projectName="hls_adder" solutionName="solution1" date="2016-11-20T13:42:00.035+0100" type="Warning"/>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design" projectName="hls_adder" solutionName="solution1" date="2016-11-20T13:41:37.755+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (add_AXILiteS_s_axi_U/wstate_reg[2]) is unused and will be removed from module add.&#xA;---------------------------------------------------------------------------------&#xA;Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1399.398 ; gain = 490.488 ; free physical = 8360 ; free virtual = 16944&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Report RTL Partitions: &#xA;+-+--------------+------------+----------+&#xA;| |RTL Partition |Replication |Instances |&#xA;+-+--------------+------------+----------+&#xA;+-+--------------+------------+----------+&#xA;---------------------------------------------------------------------------------&#xA;Start Timing Optimization&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Applying XDC Timing Constraints&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1399.398 ; gain = 490.488 ; free physical = 8358 ; free virtual = 16942&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1399.398 ; gain = 490.488 ; free physical = 8358 ; free virtual = 16942&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Report RTL Partitions: &#xA;+-+--------------+------------+----------+&#xA;| |RTL Partition |Replication |Instances |&#xA;+-+--------------+------------+----------+&#xA;+-+--------------+------------+----------+&#xA;---------------------------------------------------------------------------------&#xA;Start Technology Mapping&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1399.398 ; gain = 490.488 ; free physical = 8359 ; free virtual = 16942&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Report RTL Partitions: &#xA;+-+--------------+------------+----------+&#xA;| |RTL Partition |Replication |Instances |&#xA;+-+--------------+------------+----------+&#xA;+-+--------------+------------+----------+&#xA;---------------------------------------------------------------------------------&#xA;Start IO Insertion&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Flattening Before IO Insertion&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Flattening Before IO Insertion&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Final Netlist Cleanup&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Final Netlist Cleanup&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1399.398 ; gain = 490.488 ; free physical = 8359 ; free virtual = 16942&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Report Check Netlist: &#xA;+------+------------------+-------+---------+-------+------------------+&#xA;|      |Item              |Errors |Warnings |Status |Description       |&#xA;+------+------------------+-------+---------+-------+------------------+&#xA;|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |&#xA;+------+------------------+-------+---------+-------+------------------+&#xA;---------------------------------------------------------------------------------&#xA;Start Renaming Generated Instances&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1399.398 ; gain = 490.488 ; free physical = 8359 ; free virtual = 16942&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Report RTL Partitions: &#xA;+-+--------------+------------+----------+&#xA;| |RTL Partition |Replication |Instances |&#xA;+-+--------------+------------+----------+&#xA;+-+--------------+------------+----------+&#xA;---------------------------------------------------------------------------------&#xA;Start Rebuilding User Hierarchy&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1399.398 ; gain = 490.488 ; free physical = 8359 ; free virtual = 16942&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Renaming Generated Ports&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1399.398 ; gain = 490.488 ; free physical = 8359 ; free virtual = 16942&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Handling Custom Attributes&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1399.398 ; gain = 490.488 ; free physical = 8359 ; free virtual = 16942&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Renaming Generated Nets&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1399.398 ; gain = 490.488 ; free physical = 8359 ; free virtual = 16942&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Writing Synthesis Report&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Report BlackBoxes: &#xA;+-+--------------+----------+&#xA;| |BlackBox name |Instances |&#xA;+-+--------------+----------+&#xA;+-+--------------+----------+&#xA;&#xA;&#xA;Report Cell Usage: &#xA;+------+-------+------+&#xA;|      |Cell   |Count |&#xA;+------+-------+------+&#xA;|1     |CARRY4 |     8|&#xA;|2     |LUT1   |     1|&#xA;|3     |LUT2   |    37|&#xA;|4     |LUT3   |    68|&#xA;|5     |LUT4   |    11|&#xA;|6     |LUT5   |     5|&#xA;|7     |LUT6   |    44|&#xA;|8     |MUXF7  |     1|&#xA;|9     |FDRE   |   143|&#xA;|10    |FDSE   |     1|&#xA;+------+-------+------+&#xA;&#xA;&#xA;Report Instance Areas: &#xA;+------+-----------------------+-------------------+------+&#xA;|      |Instance               |Module             |Cells |&#xA;+------+-----------------------+-------------------+------+&#xA;|1     |top                    |                   |   319|&#xA;|2     |  add_AXILiteS_s_axi_U |add_AXILiteS_s_axi |   319|&#xA;+------+-----------------------+-------------------+------+&#xA;---------------------------------------------------------------------------------&#xA;Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1399.398 ; gain = 490.488 ; free physical = 8359 ; free virtual = 16942&#xA;---------------------------------------------------------------------------------&#xA;Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.&#xA;Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1399.398 ; gain = 84.465 ; free physical = 8358 ; free virtual = 16942&#xA;Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1399.406 ; gain = 490.496 ; free physical = 8360 ; free virtual = 16944" projectName="hls_adder" solutionName="solution1" date="2016-11-20T13:41:26.834+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design add has port s_axi_AXILiteS_BRESP[0] driven by constant 0" projectName="hls_adder" solutionName="solution1" date="2016-11-20T13:41:21.873+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design add has port s_axi_AXILiteS_BRESP[1] driven by constant 0" projectName="hls_adder" solutionName="solution1" date="2016-11-20T13:41:21.870+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design add has port s_axi_AXILiteS_RRESP[0] driven by constant 0" projectName="hls_adder" solutionName="solution1" date="2016-11-20T13:41:21.852+0100" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design add has port s_axi_AXILiteS_RRESP[1] driven by constant 0" projectName="hls_adder" solutionName="solution1" date="2016-11-20T13:41:21.843+0100" type="Warning"/>
        <logs message="WARNING: [IMPL 213-201] IO timing constraints are not applied without adding IO buffers.&#xA;&#xA;&#xA;****** Vivado v2016.3 (64-bit)&#xA;  **** SW Build 1682563 on Mon Oct 10 19:07:26 MDT 2016&#xA;  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016&#xA;    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.&#xA;&#xA;&#xA;source run_vivado.tcl -notrace&#xA;[Sun Nov 20 13:40:59 2016] Launched synth_1...&#xA;Run output will be captured here: /home/raph/hls_adder/solution1/impl/vhdl/project.runs/synth_1/runme.log&#xA;[Sun Nov 20 13:40:59 2016] Waiting for synth_1 to finish...&#xA;&#xA;&#xA;*** Running vivado&#xA;    with args -log add.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source add.tcl&#xA;&#xA;&#xA;&#xA;&#xA;****** Vivado v2016.3 (64-bit)&#xA;  **** SW Build 1682563 on Mon Oct 10 19:07:26 MDT 2016&#xA;  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016&#xA;    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.&#xA;&#xA;&#xA;source add.tcl -notrace&#xA;Command: synth_design -top add -part xc7z020clg484-1 -no_iobuf -mode out_of_context&#xA;Starting synth_design&#xA;Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'" projectName="hls_adder" solutionName="solution1" date="2016-11-20T13:41:06.824+0100" type="Warning"/>
      </packageLog>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
