{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1677593409116 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1677593409117 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 28 22:10:08 2023 " "Processing started: Tue Feb 28 22:10:08 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1677593409117 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1677593409117 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map top -c top --generate_functional_sim_netlist " "Command: quartus_map top -c top --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1677593409117 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1677593409827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test02.v 1 1 " "Found 1 design units, including 1 entities, in source file test02.v" { { "Info" "ISGN_ENTITY_NAME" "1 test02 " "Found entity 1: test02" {  } { { "test02.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/test02.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677593409903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677593409903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scan.v 1 1 " "Found 1 design units, including 1 entities, in source file scan.v" { { "Info" "ISGN_ENTITY_NAME" "1 scan " "Found entity 1: scan" {  } { { "scan.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/scan.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677593409908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677593409908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pretime.v 1 1 " "Found 1 design units, including 1 entities, in source file pretime.v" { { "Info" "ISGN_ENTITY_NAME" "1 pretime " "Found entity 1: pretime" {  } { { "pretime.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/pretime.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677593409913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677593409913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677593409918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677593409918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lighter.v 1 1 " "Found 1 design units, including 1 entities, in source file lighter.v" { { "Info" "ISGN_ENTITY_NAME" "1 scanner " "Found entity 1: scanner" {  } { { "lighter.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/lighter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677593409924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677593409924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led.v 1 1 " "Found 1 design units, including 1 entities, in source file led.v" { { "Info" "ISGN_ENTITY_NAME" "1 LED " "Found entity 1: LED" {  } { { "LED.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/LED.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677593409929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677593409929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequency_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file frequency_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 frequency_divider " "Found entity 1: frequency_divider" {  } { { "frequency_divider.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/frequency_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677593409934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677593409934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buzz.v 1 1 " "Found 1 design units, including 1 entities, in source file buzz.v" { { "Info" "ISGN_ENTITY_NAME" "1 buzz " "Found entity 1: buzz" {  } { { "buzz.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/buzz.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677593409939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677593409939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer.v 1 1 " "Found 1 design units, including 1 entities, in source file debouncer.v" { { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "debouncer.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/debouncer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677593409944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677593409944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test02a.v 1 1 " "Found 1 design units, including 1 entities, in source file test02a.v" { { "Info" "ISGN_ENTITY_NAME" "1 test02A " "Found entity 1: test02A" {  } { { "test02A.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/test02A.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677593409949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677593409949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scana.v 1 1 " "Found 1 design units, including 1 entities, in source file scana.v" { { "Info" "ISGN_ENTITY_NAME" "1 scanA " "Found entity 1: scanA" {  } { { "scanA.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/scanA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677593409953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677593409953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leda.v 1 1 " "Found 1 design units, including 1 entities, in source file leda.v" { { "Info" "ISGN_ENTITY_NAME" "1 LEDA " "Found entity 1: LEDA" {  } { { "LEDA.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/LEDA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677593409958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677593409958 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "top top.v(2) " "Verilog Module Declaration warning at top.v(2): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"top\"" {  } { { "top.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/top.v" 2 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677593409964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677593409964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677593409964 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "top.v(48) " "Verilog HDL Instantiation warning at top.v(48): instance has no name" {  } { { "top.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/top.v" 48 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1677593409966 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "top.v(50) " "Verilog HDL Instantiation warning at top.v(50): instance has no name" {  } { { "top.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/top.v" 50 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1677593409966 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "top.v(52) " "Verilog HDL Instantiation warning at top.v(52): instance has no name" {  } { { "top.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/top.v" 52 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1677593409966 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "top.v(54) " "Verilog HDL Instantiation warning at top.v(54): instance has no name" {  } { { "top.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/top.v" 54 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1677593409966 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "top.v(56) " "Verilog HDL Instantiation warning at top.v(56): instance has no name" {  } { { "top.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/top.v" 56 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1677593409966 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "top.v(57) " "Verilog HDL Instantiation warning at top.v(57): instance has no name" {  } { { "top.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/top.v" 57 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1677593409967 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "top.v(58) " "Verilog HDL Instantiation warning at top.v(58): instance has no name" {  } { { "top.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/top.v" 58 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1677593409967 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "top.v(60) " "Verilog HDL Instantiation warning at top.v(60): instance has no name" {  } { { "top.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/top.v" 60 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1677593409967 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "top.v(61) " "Verilog HDL Instantiation warning at top.v(61): instance has no name" {  } { { "top.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/top.v" 61 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1677593409967 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "top.v(62) " "Verilog HDL Instantiation warning at top.v(62): instance has no name" {  } { { "top.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/top.v" 62 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1677593409967 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1677593409994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_divider frequency_divider:comb_3 " "Elaborating entity \"frequency_divider\" for hierarchy \"frequency_divider:comb_3\"" {  } { { "top.v" "comb_3" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/top.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677593410003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pretime pretime:comb_4 " "Elaborating entity \"pretime\" for hierarchy \"pretime:comb_4\"" {  } { { "top.v" "comb_4" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/top.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677593410012 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 pretime.v(33) " "Verilog HDL assignment warning at pretime.v(33): truncated value with size 32 to match size of target (6)" {  } { { "pretime.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/pretime.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1677593410012 "|top|pretime:comb_4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main main:comb_5 " "Elaborating entity \"main\" for hierarchy \"main:comb_5\"" {  } { { "top.v" "comb_5" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/top.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677593410016 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 main.v(70) " "Verilog HDL assignment warning at main.v(70): truncated value with size 32 to match size of target (6)" {  } { { "main.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/main.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1677593410017 "|top|main:comb_5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 main.v(72) " "Verilog HDL assignment warning at main.v(72): truncated value with size 32 to match size of target (6)" {  } { { "main.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/main.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1677593410018 "|top|main:comb_5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 main.v(74) " "Verilog HDL assignment warning at main.v(74): truncated value with size 32 to match size of target (6)" {  } { { "main.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/main.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1677593410018 "|top|main:comb_5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reset main.v(101) " "Verilog HDL Always Construct warning at main.v(101): variable \"reset\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/main.v" 101 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1677593410018 "|top|main:comb_5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "stop main.v(102) " "Verilog HDL Always Construct warning at main.v(102): variable \"stop\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/main.v" 102 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1677593410018 "|top|main:comb_5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r_count main.v(105) " "Verilog HDL Always Construct warning at main.v(105): variable \"r_count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/main.v" 105 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1677593410018 "|top|main:comb_5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "y_count main.v(105) " "Verilog HDL Always Construct warning at main.v(105): variable \"y_count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/main.v" 105 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1677593410018 "|top|main:comb_5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "y main.v(105) " "Verilog HDL Always Construct warning at main.v(105): variable \"y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/main.v" 105 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1677593410018 "|top|main:comb_5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "l_count main.v(105) " "Verilog HDL Always Construct warning at main.v(105): variable \"l_count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/main.v" 105 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1677593410019 "|top|main:comb_5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r_count main.v(106) " "Verilog HDL Always Construct warning at main.v(106): variable \"r_count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/main.v" 106 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1677593410019 "|top|main:comb_5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "y_count main.v(106) " "Verilog HDL Always Construct warning at main.v(106): variable \"y_count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/main.v" 106 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1677593410019 "|top|main:comb_5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "l_count main.v(106) " "Verilog HDL Always Construct warning at main.v(106): variable \"l_count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/main.v" 106 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1677593410020 "|top|main:comb_5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r_count main.v(107) " "Verilog HDL Always Construct warning at main.v(107): variable \"r_count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/main.v" 107 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1677593410020 "|top|main:comb_5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "y_count main.v(107) " "Verilog HDL Always Construct warning at main.v(107): variable \"y_count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/main.v" 107 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1677593410020 "|top|main:comb_5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "l_count main.v(107) " "Verilog HDL Always Construct warning at main.v(107): variable \"l_count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/main.v" 107 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1677593410020 "|top|main:comb_5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r_count main.v(108) " "Verilog HDL Always Construct warning at main.v(108): variable \"r_count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/main.v" 108 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1677593410048 "|top|main:comb_5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "y_count main.v(108) " "Verilog HDL Always Construct warning at main.v(108): variable \"y_count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/main.v" 108 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1677593410048 "|top|main:comb_5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "y main.v(108) " "Verilog HDL Always Construct warning at main.v(108): variable \"y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/main.v" 108 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1677593410048 "|top|main:comb_5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "l_count main.v(108) " "Verilog HDL Always Construct warning at main.v(108): variable \"l_count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/main.v" 108 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1677593410048 "|top|main:comb_5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r_count main.v(109) " "Verilog HDL Always Construct warning at main.v(109): variable \"r_count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/main.v" 109 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1677593410048 "|top|main:comb_5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "y_count main.v(109) " "Verilog HDL Always Construct warning at main.v(109): variable \"y_count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/main.v" 109 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1677593410048 "|top|main:comb_5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "l_count main.v(109) " "Verilog HDL Always Construct warning at main.v(109): variable \"l_count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/main.v" 109 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1677593410048 "|top|main:comb_5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r_count main.v(110) " "Verilog HDL Always Construct warning at main.v(110): variable \"r_count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/main.v" 110 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1677593410098 "|top|main:comb_5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "y_count main.v(110) " "Verilog HDL Always Construct warning at main.v(110): variable \"y_count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/main.v" 110 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1677593410098 "|top|main:comb_5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "l_count main.v(110) " "Verilog HDL Always Construct warning at main.v(110): variable \"l_count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/main.v" 110 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1677593410098 "|top|main:comb_5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "n_state main.v(100) " "Verilog HDL Always Construct warning at main.v(100): inferring latch(es) for variable \"n_state\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/main.v" 100 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1677593410098 "|top|main:comb_5"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "turn_out main.v(8) " "Output port \"turn_out\" at main.v(8) has no driver" {  } { { "main.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/main.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1677593410099 "|top|main:comb_5"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "condition main.v(14) " "Output port \"condition\" at main.v(14) has no driver" {  } { { "main.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/main.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1677593410099 "|top|main:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_state\[0\] main.v(118) " "Inferred latch for \"n_state\[0\]\" at main.v(118)" {  } { { "main.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/main.v" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677593410099 "|top|main:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_state\[1\] main.v(118) " "Inferred latch for \"n_state\[1\]\" at main.v(118)" {  } { { "main.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/main.v" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677593410099 "|top|main:comb_5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_state\[2\] main.v(118) " "Inferred latch for \"n_state\[2\]\" at main.v(118)" {  } { { "main.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/main.v" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677593410149 "|top|main:comb_5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buzz buzz:comb_6 " "Elaborating entity \"buzz\" for hierarchy \"buzz:comb_6\"" {  } { { "top.v" "comb_6" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/top.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677593410155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scan scan:comb_7 " "Elaborating entity \"scan\" for hierarchy \"scan:comb_7\"" {  } { { "top.v" "comb_7" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/top.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677593410159 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 scan.v(12) " "Verilog HDL assignment warning at scan.v(12): truncated value with size 32 to match size of target (2)" {  } { { "scan.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/scan.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1677593410159 "|top|scan:comb_7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 scan.v(19) " "Verilog HDL assignment warning at scan.v(19): truncated value with size 8 to match size of target (2)" {  } { { "scan.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/scan.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1677593410159 "|top|scan:comb_7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test02 test02:comb_8 " "Elaborating entity \"test02\" for hierarchy \"test02:comb_8\"" {  } { { "top.v" "comb_8" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/top.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677593410162 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 test02.v(12) " "Verilog HDL assignment warning at test02.v(12): truncated value with size 32 to match size of target (4)" {  } { { "test02.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/test02.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1677593410163 "|top|test02:comb_8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 test02.v(13) " "Verilog HDL assignment warning at test02.v(13): truncated value with size 32 to match size of target (4)" {  } { { "test02.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/test02.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1677593410163 "|top|test02:comb_8"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "y test02.v(17) " "Verilog HDL Always Construct warning at test02.v(17): variable \"y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "test02.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/test02.v" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1677593410163 "|top|test02:comb_8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 test02.v(17) " "Verilog HDL assignment warning at test02.v(17): truncated value with size 32 to match size of target (4)" {  } { { "test02.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/test02.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1677593410206 "|top|test02:comb_8"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "y test02.v(18) " "Verilog HDL Always Construct warning at test02.v(18): variable \"y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "test02.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/test02.v" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1677593410206 "|top|test02:comb_8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 test02.v(18) " "Verilog HDL assignment warning at test02.v(18): truncated value with size 32 to match size of target (4)" {  } { { "test02.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/test02.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1677593410206 "|top|test02:comb_8"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "en test02.v(22) " "Verilog HDL Always Construct warning at test02.v(22): variable \"en\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "test02.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/test02.v" 22 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1677593410206 "|top|test02:comb_8"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b test02.v(24) " "Verilog HDL Always Construct warning at test02.v(24): variable \"b\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "test02.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/test02.v" 24 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1677593410206 "|top|test02:comb_8"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a test02.v(25) " "Verilog HDL Always Construct warning at test02.v(25): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "test02.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/test02.v" 25 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1677593410206 "|top|test02:comb_8"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "test02.v(23) " "Verilog HDL Case Statement warning at test02.v(23): incomplete case statement has no default case item" {  } { { "test02.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/test02.v" 23 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1677593410206 "|top|test02:comb_8"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out test02.v(20) " "Verilog HDL Always Construct warning at test02.v(20): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "test02.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/test02.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1677593410206 "|top|test02:comb_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] test02.v(28) " "Inferred latch for \"out\[0\]\" at test02.v(28)" {  } { { "test02.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/test02.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677593410249 "|top|test02:comb_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] test02.v(28) " "Inferred latch for \"out\[1\]\" at test02.v(28)" {  } { { "test02.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/test02.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677593410249 "|top|test02:comb_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] test02.v(28) " "Inferred latch for \"out\[2\]\" at test02.v(28)" {  } { { "test02.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/test02.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677593410249 "|top|test02:comb_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] test02.v(28) " "Inferred latch for \"out\[3\]\" at test02.v(28)" {  } { { "test02.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/test02.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677593410249 "|top|test02:comb_8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LED LED:comb_9 " "Elaborating entity \"LED\" for hierarchy \"LED:comb_9\"" {  } { { "top.v" "comb_9" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/top.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677593410253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scanA scanA:comb_10 " "Elaborating entity \"scanA\" for hierarchy \"scanA:comb_10\"" {  } { { "top.v" "comb_10" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/top.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677593410256 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 scanA.v(12) " "Verilog HDL assignment warning at scanA.v(12): truncated value with size 32 to match size of target (2)" {  } { { "scanA.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/scanA.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1677593410257 "|top|scanA:comb_10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 scanA.v(19) " "Verilog HDL assignment warning at scanA.v(19): truncated value with size 8 to match size of target (2)" {  } { { "scanA.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/scanA.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1677593410257 "|top|scanA:comb_10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test02A test02A:comb_11 " "Elaborating entity \"test02A\" for hierarchy \"test02A:comb_11\"" {  } { { "top.v" "comb_11" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/top.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677593410260 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 test02A.v(9) " "Verilog HDL assignment warning at test02A.v(9): truncated value with size 32 to match size of target (4)" {  } { { "test02A.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/test02A.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1677593410260 "|top|test02A:comb_11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 test02A.v(10) " "Verilog HDL assignment warning at test02A.v(10): truncated value with size 32 to match size of target (4)" {  } { { "test02A.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/test02A.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1677593410293 "|top|test02A:comb_11"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b test02A.v(15) " "Verilog HDL Always Construct warning at test02A.v(15): variable \"b\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "test02A.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/test02A.v" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1677593410293 "|top|test02A:comb_11"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a test02A.v(16) " "Verilog HDL Always Construct warning at test02A.v(16): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "test02A.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/test02A.v" 16 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1677593410293 "|top|test02A:comb_11"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "test02A.v(14) " "Verilog HDL Case Statement warning at test02A.v(14): incomplete case statement has no default case item" {  } { { "test02A.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/test02A.v" 14 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1677593410293 "|top|test02A:comb_11"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out test02A.v(12) " "Verilog HDL Always Construct warning at test02A.v(12): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "test02A.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/test02A.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1677593410293 "|top|test02A:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] test02A.v(12) " "Inferred latch for \"out\[0\]\" at test02A.v(12)" {  } { { "test02A.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/test02A.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677593410294 "|top|test02A:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] test02A.v(12) " "Inferred latch for \"out\[1\]\" at test02A.v(12)" {  } { { "test02A.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/test02A.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677593410294 "|top|test02A:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] test02A.v(12) " "Inferred latch for \"out\[2\]\" at test02A.v(12)" {  } { { "test02A.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/test02A.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677593410294 "|top|test02A:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] test02A.v(12) " "Inferred latch for \"out\[3\]\" at test02A.v(12)" {  } { { "test02A.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/test02A.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1677593410347 "|top|test02A:comb_11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LEDA LEDA:comb_12 " "Elaborating entity \"LEDA\" for hierarchy \"LEDA:comb_12\"" {  } { { "top.v" "comb_12" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/top.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677593410351 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "10 " "Inferred 10 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "test02A:comb_11\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"test02A:comb_11\|Div0\"" {  } { { "test02A.v" "Div0" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/test02A.v" 9 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677593410402 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "test02A:comb_11\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"test02A:comb_11\|Mod0\"" {  } { { "test02A.v" "Mod0" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/test02A.v" 10 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677593410402 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "test02:comb_8\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"test02:comb_8\|Div0\"" {  } { { "test02.v" "Div0" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/test02.v" 12 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677593410402 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "test02:comb_8\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"test02:comb_8\|Mod0\"" {  } { { "test02.v" "Mod0" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/test02.v" 13 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677593410402 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "test02:comb_8\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"test02:comb_8\|Div1\"" {  } { { "test02.v" "Div1" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/test02.v" 17 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677593410402 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "test02:comb_8\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"test02:comb_8\|Mod1\"" {  } { { "test02.v" "Mod1" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/test02.v" 18 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677593410402 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "main:comb_5\|Mux0 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"main:comb_5\|Mux0\"" {  } { { "main.v" "Mux0" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/main.v" 104 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677593410402 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "main:comb_5\|Mux1 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"main:comb_5\|Mux1\"" {  } { { "main.v" "Mux1" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/main.v" 104 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677593410402 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "main:comb_5\|Mux2 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"main:comb_5\|Mux2\"" {  } { { "main.v" "Mux2" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/main.v" 104 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677593410402 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "main:comb_5\|Mux3 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"main:comb_5\|Mux3\"" {  } { { "main.v" "Mux3" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/main.v" 104 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677593410402 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1677593410402 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "test02A:comb_11\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"test02A:comb_11\|lpm_divide:Div0\"" {  } { { "test02A.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/test02A.v" 9 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677593410466 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "test02A:comb_11\|lpm_divide:Div0 " "Instantiated megafunction \"test02A:comb_11\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677593410467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677593410467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677593410467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677593410467 ""}  } { { "test02A.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/test02A.v" 9 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1677593410467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_8gm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_8gm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_8gm " "Found entity 1: lpm_divide_8gm" {  } { { "db/lpm_divide_8gm.tdf" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/db/lpm_divide_8gm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677593410519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677593410519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/db/sign_div_unsign_9kh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677593410542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677593410542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_t2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_t2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_t2f " "Found entity 1: alt_u_div_t2f" {  } { { "db/alt_u_div_t2f.tdf" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/db/alt_u_div_t2f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677593410568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677593410568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_unc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_unc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_unc " "Found entity 1: add_sub_unc" {  } { { "db/add_sub_unc.tdf" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/db/add_sub_unc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677593410682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677593410682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vnc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_vnc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vnc " "Found entity 1: add_sub_vnc" {  } { { "db/add_sub_vnc.tdf" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/db/add_sub_vnc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677593410738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677593410738 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "test02A:comb_11\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"test02A:comb_11\|lpm_divide:Mod0\"" {  } { { "test02A.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/test02A.v" 10 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677593410752 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "test02A:comb_11\|lpm_divide:Mod0 " "Instantiated megafunction \"test02A:comb_11\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677593410752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677593410752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677593410752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677593410752 ""}  } { { "test02A.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/test02A.v" 10 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1677593410752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_b8m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_b8m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_b8m " "Found entity 1: lpm_divide_b8m" {  } { { "db/lpm_divide_b8m.tdf" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/db/lpm_divide_b8m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677593410803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677593410803 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "main:comb_5\|lpm_mux:Mux0 " "Elaborated megafunction instantiation \"main:comb_5\|lpm_mux:Mux0\"" {  } { { "main.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/main.v" 104 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677593410931 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "main:comb_5\|lpm_mux:Mux0 " "Instantiated megafunction \"main:comb_5\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677593410931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677593410931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677593410931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677593410931 ""}  } { { "main.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/main.v" 104 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1677593410931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_cqc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_cqc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_cqc " "Found entity 1: mux_cqc" {  } { { "db/mux_cqc.tdf" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/db/mux_cqc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677593410984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677593410984 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "main:comb_5\|lpm_mux:Mux1 " "Elaborated megafunction instantiation \"main:comb_5\|lpm_mux:Mux1\"" {  } { { "main.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/main.v" 104 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677593410999 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "main:comb_5\|lpm_mux:Mux1 " "Instantiated megafunction \"main:comb_5\|lpm_mux:Mux1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677593410999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677593410999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677593410999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677593410999 ""}  } { { "main.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/main.v" 104 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1677593410999 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "main:comb_5\|lpm_mux:Mux2 " "Elaborated megafunction instantiation \"main:comb_5\|lpm_mux:Mux2\"" {  } { { "main.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/main.v" 104 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677593411008 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "main:comb_5\|lpm_mux:Mux2 " "Instantiated megafunction \"main:comb_5\|lpm_mux:Mux2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677593411008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677593411008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677593411008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677593411008 ""}  } { { "main.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/main.v" 104 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1677593411008 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "main:comb_5\|lpm_mux:Mux3 " "Elaborated megafunction instantiation \"main:comb_5\|lpm_mux:Mux3\"" {  } { { "main.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/main.v" 104 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677593411018 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "main:comb_5\|lpm_mux:Mux3 " "Instantiated megafunction \"main:comb_5\|lpm_mux:Mux3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677593411018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677593411018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677593411018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677593411018 ""}  } { { "main.v" "" { Text "C:/altera/8/Experiment7(new)/Experiment77/Experiment7/top/main.v" 104 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1677593411018 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 62 s Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 62 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4563 " "Peak virtual memory: 4563 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1677593411114 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 28 22:10:11 2023 " "Processing ended: Tue Feb 28 22:10:11 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1677593411114 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1677593411114 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1677593411114 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1677593411114 ""}
