102. Printing statistics.

=== and_cell ===

   Number of wires:                  3
   Number of wire bits:              3
   Number of public wires:           3
   Number of public wire bits:       3
   Number of ports:                  3
   Number of port bits:              3
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     sky130_fd_sc_hd__and2_2         1

   Chip area for module '\and_cell': 7.507200
     of which used for sequential elements: 0.000000 (0.00%)

=== dffr_cell ===

   Number of wires:                  6
   Number of wire bits:              6
   Number of public wires:           5
   Number of public wire bits:       5
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     sky130_fd_sc_hd__dfrtp_2        1
     sky130_fd_sc_hd__inv_2          2

   Chip area for module '\dffr_cell': 33.782400
     of which used for sequential elements: 26.275200 (77.78%)

=== dffsr_cell ===

   Number of wires:                  9
   Number of wire bits:              9
   Number of public wires:           6
   Number of public wire bits:       6
   Number of ports:                  6
   Number of port bits:              6
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     sky130_fd_sc_hd__dfbbn_2        1
     sky130_fd_sc_hd__inv_2          2
     sky130_fd_sc_hd__nand2b_2       1

   Chip area for module '\dffsr_cell': 51.299200
     of which used for sequential elements: 35.033600 (68.29%)

=== mux_cell ===

   Number of wires:                  4
   Number of wire bits:              4
   Number of public wires:           4
   Number of public wire bits:       4
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     sky130_fd_sc_hd__mux2_1         1

   Chip area for module '\mux_cell': 11.260800
     of which used for sequential elements: 0.000000 (0.00%)

=== nand_cell ===

   Number of wires:                  3
   Number of wire bits:              3
   Number of public wires:           3
   Number of public wire bits:       3
   Number of ports:                  3
   Number of port bits:              3
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     sky130_fd_sc_hd__nand2_2        1

   Chip area for module '\nand_cell': 6.256000
     of which used for sequential elements: 0.000000 (0.00%)

=== nor_cell ===

   Number of wires:                  3
   Number of wire bits:              3
   Number of public wires:           3
   Number of public wire bits:       3
   Number of ports:                  3
   Number of port bits:              3
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     sky130_fd_sc_hd__nor2_2         1

   Chip area for module '\nor_cell': 6.256000
     of which used for sequential elements: 0.000000 (0.00%)

=== not_cell ===

   Number of wires:                  2
   Number of wire bits:              2
   Number of public wires:           2
   Number of public wire bits:       2
   Number of ports:                  2
   Number of port bits:              2
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     sky130_fd_sc_hd__inv_2          1

   Chip area for module '\not_cell': 3.753600
     of which used for sequential elements: 0.000000 (0.00%)

=== or_cell ===

   Number of wires:                  3
   Number of wire bits:              3
   Number of public wires:           3
   Number of public wire bits:       3
   Number of ports:                  3
   Number of port bits:              3
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     sky130_fd_sc_hd__or2_2          1

   Chip area for module '\or_cell': 6.256000
     of which used for sequential elements: 0.000000 (0.00%)

=== tt_um_wokwi_445338187869298689 ===

   Number of wires:               1040
   Number of wire bits:           1075
   Number of public wires:        1015
   Number of public wire bits:    1050
   Number of ports:                  8
   Number of port bits:             43
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                979
     and_cell                      176
     dffr_cell                     201
     dffsr_cell                      8
     mux_cell                      201
     nand_cell                     105
     nor_cell                      124
     not_cell                       10
     or_cell                        81
     sky130_fd_sc_hd__buf_2         12
     sky130_fd_sc_hd__conb_1        37
     xnor_cell                      24

   Area for cell type \dffr_cell is unknown!
   Area for cell type \mux_cell is unknown!
   Area for cell type \and_cell is unknown!
   Area for cell type \not_cell is unknown!
   Area for cell type \or_cell is unknown!
   Area for cell type \dffsr_cell is unknown!
   Area for cell type \nor_cell is unknown!
   Area for cell type \nand_cell is unknown!
   Area for cell type \xnor_cell is unknown!

   Chip area for module '\tt_um_wokwi_445338187869298689': 198.940800
     of which used for sequential elements: 0.000000 (0.00%)

=== xnor_cell ===

   Number of wires:                  3
   Number of wire bits:              3
   Number of public wires:           3
   Number of public wire bits:       3
   Number of ports:                  3
   Number of port bits:              3
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     sky130_fd_sc_hd__xnor2_2        1

   Chip area for module '\xnor_cell': 16.265600
     of which used for sequential elements: 0.000000 (0.00%)

=== design hierarchy ===

   tt_um_wokwi_445338187869298689      1
     and_cell                      176
     dffr_cell                     201
     dffsr_cell                      8
     mux_cell                      201
     nand_cell                     105
     nor_cell                      124
     not_cell                       10
     or_cell                        81
     xnor_cell                      24

   Number of wires:               4672
   Number of wire bits:           4707
   Number of public wires:        4422
   Number of public wire bits:    4457
   Number of ports:               3415
   Number of port bits:           3450
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1405
     sky130_fd_sc_hd__and2_2       176
     sky130_fd_sc_hd__buf_2         12
     sky130_fd_sc_hd__conb_1        37
     sky130_fd_sc_hd__dfbbn_2        8
     sky130_fd_sc_hd__dfrtp_2      201
     sky130_fd_sc_hd__inv_2        428
     sky130_fd_sc_hd__mux2_1       201
     sky130_fd_sc_hd__nand2_2      105
     sky130_fd_sc_hd__nand2b_2       8
     sky130_fd_sc_hd__nor2_2       124
     sky130_fd_sc_hd__or2_2         81
     sky130_fd_sc_hd__xnor2_2       24

   Chip area for top module '\tt_um_wokwi_445338187869298689': 13351.555200
     of which used for sequential elements: 0.000000 (0.00%)

