verilog work "clkdiv32b.v"
verilog work "clkdiv_sim.v"
verilog work "d:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v"
