/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [2:0] _00_;
  reg [4:0] _01_;
  wire [3:0] celloutsig_0_0z;
  wire [11:0] celloutsig_0_10z;
  wire [18:0] celloutsig_0_12z;
  wire celloutsig_0_15z;
  wire [2:0] celloutsig_0_16z;
  wire [3:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [16:0] celloutsig_0_1z;
  wire [16:0] celloutsig_0_22z;
  wire [3:0] celloutsig_0_26z;
  wire [20:0] celloutsig_0_2z;
  wire [24:0] celloutsig_0_39z;
  wire [17:0] celloutsig_0_3z;
  wire [3:0] celloutsig_0_40z;
  wire [3:0] celloutsig_0_4z;
  wire [4:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [8:0] celloutsig_0_7z;
  wire [9:0] celloutsig_0_8z;
  wire [8:0] celloutsig_0_9z;
  wire [7:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [2:0] celloutsig_1_11z;
  wire [5:0] celloutsig_1_12z;
  wire [14:0] celloutsig_1_17z;
  wire [5:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [8:0] celloutsig_1_1z;
  reg [7:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire [33:0] celloutsig_1_5z;
  wire [4:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [5:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[0])
    if (!clkin_data[0]) _00_ <= 3'h0;
    else _00_ <= celloutsig_0_0z[3:1];
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[0])
    if (!clkin_data[0]) _01_ <= 5'h00;
    else _01_ <= celloutsig_0_22z[11:7];
  assign celloutsig_0_0z = in_data[73:70] % { 1'h1, in_data[77:75] };
  assign celloutsig_0_39z = { celloutsig_0_2z[20:3], celloutsig_0_26z, celloutsig_0_16z } % { 1'h1, celloutsig_0_17z[2:0], _01_, celloutsig_0_17z, celloutsig_0_10z };
  assign celloutsig_1_0z = in_data[103:96] % { 1'h1, in_data[148:142] };
  assign celloutsig_1_1z = { in_data[138], celloutsig_1_0z } % { 1'h1, in_data[105:98] };
  assign celloutsig_1_5z = { in_data[155:141], celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_1z } % { 1'h1, celloutsig_1_1z[7:2], celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_1z[8:1], in_data[96] };
  assign celloutsig_1_6z = in_data[160:156] % { 1'h1, celloutsig_1_4z, celloutsig_1_3z };
  assign celloutsig_1_8z = celloutsig_1_5z[21:16] % { 1'h1, celloutsig_1_2z[4:0] };
  assign celloutsig_1_12z = { celloutsig_1_11z[2], celloutsig_1_6z } % { 1'h1, celloutsig_1_0z[5:1] };
  assign celloutsig_0_7z = { celloutsig_0_3z[7:0], celloutsig_0_6z } % { 1'h1, celloutsig_0_5z[2:0], celloutsig_0_5z };
  assign celloutsig_0_8z = { celloutsig_0_7z[6], celloutsig_0_7z } % { 1'h1, celloutsig_0_3z[11:8], celloutsig_0_5z };
  assign celloutsig_0_9z = celloutsig_0_3z[12:4] % { 1'h1, celloutsig_0_8z[8:1] };
  assign celloutsig_0_10z = { celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_4z } % { 1'h1, celloutsig_0_9z[4], celloutsig_0_9z, celloutsig_0_6z };
  assign celloutsig_0_12z = { celloutsig_0_9z[8:3], celloutsig_0_4z, celloutsig_0_9z } % { 1'h1, celloutsig_0_8z[7], celloutsig_0_5z, celloutsig_0_10z };
  assign celloutsig_0_16z = celloutsig_0_0z[2:0] % { 1'h1, celloutsig_0_7z[5:4] };
  assign celloutsig_0_17z = celloutsig_0_2z[6:3] % { 1'h1, celloutsig_0_5z[1:0], celloutsig_0_15z };
  assign celloutsig_0_2z = in_data[64:44] % { 1'h1, in_data[73:54] };
  assign celloutsig_0_22z = { celloutsig_0_8z[8:0], _00_, celloutsig_0_5z } % { 1'h1, in_data[72:62], celloutsig_0_5z[4:1], in_data[0] };
  assign celloutsig_0_26z = { celloutsig_0_0z[3:1], celloutsig_0_18z } % { 1'h1, celloutsig_0_8z[8:6] };
  assign celloutsig_1_3z = in_data[157:150] != in_data[112:105];
  assign celloutsig_1_7z = celloutsig_1_2z[5:1] != in_data[160:156];
  assign celloutsig_1_9z = celloutsig_1_8z[3:1] != celloutsig_1_6z[4:2];
  assign celloutsig_1_10z = { celloutsig_1_4z[1], celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_7z } != { celloutsig_1_6z[3], celloutsig_1_1z, celloutsig_1_8z };
  assign celloutsig_0_6z = in_data[50:38] != celloutsig_0_3z[13:1];
  assign celloutsig_1_19z = celloutsig_1_17z[9] != celloutsig_1_7z;
  assign celloutsig_0_15z = { celloutsig_0_1z[11:9], celloutsig_0_5z } != { celloutsig_0_12z[18:12], celloutsig_0_6z };
  assign celloutsig_0_18z = { in_data[36:34], celloutsig_0_15z } != celloutsig_0_7z[6:3];
  assign celloutsig_0_4z = - celloutsig_0_1z[5:2];
  assign celloutsig_0_40z = - celloutsig_0_10z[6:3];
  assign celloutsig_1_4z = - celloutsig_1_2z[7:5];
  assign celloutsig_0_5z = - { celloutsig_0_2z[20], celloutsig_0_4z };
  assign celloutsig_1_11z = - { celloutsig_1_10z, celloutsig_1_10z, celloutsig_1_9z };
  assign celloutsig_1_17z = - { celloutsig_1_1z[6:2], celloutsig_1_1z, celloutsig_1_10z };
  assign celloutsig_1_18z = - celloutsig_1_12z;
  assign celloutsig_0_1z = - { in_data[48:36], celloutsig_0_0z };
  assign celloutsig_0_3z = - celloutsig_0_2z[17:0];
  always_latch
    if (!clkin_data[32]) celloutsig_1_2z = 8'h00;
    else if (!clkin_data[64]) celloutsig_1_2z = in_data[155:148];
  assign { out_data[133:128], out_data[96], out_data[56:32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_39z, celloutsig_0_40z };
endmodule
