# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do lab61_run_msim_rtl_systemverilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlib fp_soc
# ** Warning: (vlib-34) Library already exists at "fp_soc".
# vmap fp_soc fp_soc
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap fp_soc fp_soc 
# Modifying modelsim.ini
# vlog -vlog01compat -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/fp_soc.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:40 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/fp_soc.v 
# -- Compiling module fp_soc
# 
# Top level modules:
# 	fp_soc
# End time: 11:05:40 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_reset_controller.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:41 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_reset_controller.v 
# -- Compiling module altera_reset_controller
# 
# Top level modules:
# 	altera_reset_controller
# End time: 11:05:41 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_reset_synchronizer.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:41 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_reset_synchronizer.v 
# -- Compiling module altera_reset_synchronizer
# 
# Top level modules:
# 	altera_reset_synchronizer
# End time: 11:05:41 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:41 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0.v 
# -- Compiling module fp_soc_mm_interconnect_0
# 
# Top level modules:
# 	fp_soc_mm_interconnect_0
# End time: 11:05:41 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_avalon_st_adapter_005.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:41 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_avalon_st_adapter_005.v 
# -- Compiling module fp_soc_mm_interconnect_0_avalon_st_adapter_005
# 
# Top level modules:
# 	fp_soc_mm_interconnect_0_avalon_st_adapter_005
# End time: 11:05:42 on May 11,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_avalon_st_adapter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:42 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_avalon_st_adapter.v 
# -- Compiling module fp_soc_mm_interconnect_0_avalon_st_adapter
# 
# Top level modules:
# 	fp_soc_mm_interconnect_0_avalon_st_adapter
# End time: 11:05:42 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_avalon_sc_fifo.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:42 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_avalon_sc_fifo.v 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 11:05:42 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_usb_rst.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:42 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_usb_rst.v 
# -- Compiling module fp_soc_usb_rst
# 
# Top level modules:
# 	fp_soc_usb_rst
# End time: 11:05:42 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_usb_gpx.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:42 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_usb_gpx.v 
# -- Compiling module fp_soc_usb_gpx
# 
# Top level modules:
# 	fp_soc_usb_gpx
# End time: 11:05:42 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_timer_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:42 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_timer_0.v 
# -- Compiling module fp_soc_timer_0
# 
# Top level modules:
# 	fp_soc_timer_0
# End time: 11:05:42 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_sysid_qsys_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:42 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_sysid_qsys_0.v 
# -- Compiling module fp_soc_sysid_qsys_0
# 
# Top level modules:
# 	fp_soc_sysid_qsys_0
# End time: 11:05:43 on May 11,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_spi_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:43 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_spi_0.v 
# -- Compiling module fp_soc_spi_0
# 
# Top level modules:
# 	fp_soc_spi_0
# End time: 11:05:43 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_sdram_pll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:43 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_sdram_pll.v 
# -- Compiling module fp_soc_sdram_pll_dffpipe_l2c
# -- Compiling module fp_soc_sdram_pll_stdsync_sv6
# -- Compiling module fp_soc_sdram_pll_altpll_vg92
# -- Compiling module fp_soc_sdram_pll
# 
# Top level modules:
# 	fp_soc_sdram_pll
# End time: 11:05:43 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_sdram.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:43 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_sdram.v 
# -- Compiling module fp_soc_sdram_input_efifo_module
# -- Compiling module fp_soc_sdram
# 
# Top level modules:
# 	fp_soc_sdram
# End time: 11:05:43 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_onchip_memory2_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:43 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_onchip_memory2_0.v 
# -- Compiling module fp_soc_onchip_memory2_0
# 
# Top level modules:
# 	fp_soc_onchip_memory2_0
# End time: 11:05:43 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:43 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0.v 
# -- Compiling module fp_soc_nios2_gen2_0
# 
# Top level modules:
# 	fp_soc_nios2_gen2_0
# End time: 11:05:43 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:43 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v 
# -- Compiling module fp_soc_nios2_gen2_0_cpu_register_bank_a_module
# -- Compiling module fp_soc_nios2_gen2_0_cpu_register_bank_b_module
# -- Compiling module fp_soc_nios2_gen2_0_cpu_nios2_oci_debug
# -- Compiling module fp_soc_nios2_gen2_0_cpu_nios2_oci_break
# -- Compiling module fp_soc_nios2_gen2_0_cpu_nios2_oci_xbrk
# -- Compiling module fp_soc_nios2_gen2_0_cpu_nios2_oci_dbrk
# -- Compiling module fp_soc_nios2_gen2_0_cpu_nios2_oci_itrace
# -- Compiling module fp_soc_nios2_gen2_0_cpu_nios2_oci_td_mode
# -- Compiling module fp_soc_nios2_gen2_0_cpu_nios2_oci_dtrace
# -- Compiling module fp_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt
# -- Compiling module fp_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc
# -- Compiling module fp_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc
# -- Compiling module fp_soc_nios2_gen2_0_cpu_nios2_oci_fifo
# -- Compiling module fp_soc_nios2_gen2_0_cpu_nios2_oci_pib
# -- Compiling module fp_soc_nios2_gen2_0_cpu_nios2_oci_im
# -- Compiling module fp_soc_nios2_gen2_0_cpu_nios2_performance_monitors
# -- Compiling module fp_soc_nios2_gen2_0_cpu_nios2_avalon_reg
# -- Compiling module fp_soc_nios2_gen2_0_cpu_ociram_sp_ram_module
# -- Compiling module fp_soc_nios2_gen2_0_cpu_nios2_ocimem
# -- Compiling module fp_soc_nios2_gen2_0_cpu_nios2_oci
# -- Compiling module fp_soc_nios2_gen2_0_cpu
# 
# Top level modules:
# 	fp_soc_nios2_gen2_0_cpu_nios2_performance_monitors
# 	fp_soc_nios2_gen2_0_cpu
# End time: 11:05:44 on May 11,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:44 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v 
# -- Compiling module fp_soc_nios2_gen2_0_cpu_debug_slave_sysclk
# 
# Top level modules:
# 	fp_soc_nios2_gen2_0_cpu_debug_slave_sysclk
# End time: 11:05:44 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu_debug_slave_tck.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:44 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu_debug_slave_tck.v 
# -- Compiling module fp_soc_nios2_gen2_0_cpu_debug_slave_tck
# 
# Top level modules:
# 	fp_soc_nios2_gen2_0_cpu_debug_slave_tck
# End time: 11:05:44 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:44 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v 
# -- Compiling module fp_soc_nios2_gen2_0_cpu_debug_slave_wrapper
# 
# Top level modules:
# 	fp_soc_nios2_gen2_0_cpu_debug_slave_wrapper
# End time: 11:05:44 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu_test_bench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:44 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu_test_bench.v 
# -- Compiling module fp_soc_nios2_gen2_0_cpu_test_bench
# 
# Top level modules:
# 	fp_soc_nios2_gen2_0_cpu_test_bench
# End time: 11:05:44 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_leds_pio.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:44 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_leds_pio.v 
# -- Compiling module fp_soc_leds_pio
# 
# Top level modules:
# 	fp_soc_leds_pio
# End time: 11:05:45 on May 11,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_keycode.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:45 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_keycode.v 
# -- Compiling module fp_soc_keycode
# 
# Top level modules:
# 	fp_soc_keycode
# End time: 11:05:45 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_key.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:45 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_key.v 
# -- Compiling module fp_soc_key
# 
# Top level modules:
# 	fp_soc_key
# End time: 11:05:45 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_jtag_uart_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:45 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_jtag_uart_0.v 
# -- Compiling module fp_soc_jtag_uart_0_sim_scfifo_w
# -- Compiling module fp_soc_jtag_uart_0_scfifo_w
# -- Compiling module fp_soc_jtag_uart_0_sim_scfifo_r
# -- Compiling module fp_soc_jtag_uart_0_scfifo_r
# -- Compiling module fp_soc_jtag_uart_0
# 
# Top level modules:
# 	fp_soc_jtag_uart_0
# End time: 11:05:45 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_hex_digits_pio.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:45 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_hex_digits_pio.v 
# -- Compiling module fp_soc_hex_digits_pio
# 
# Top level modules:
# 	fp_soc_hex_digits_pio
# End time: 11:05:45 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/exobo/Courses/385fp {C:/Users/exobo/Courses/385fp/tank_barrel.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:45 on May 11,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/exobo/Courses/385fp" C:/Users/exobo/Courses/385fp/tank_barrel.sv 
# -- Compiling module tank_barrel
# 
# Top level modules:
# 	tank_barrel
# End time: 11:05:45 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/exobo/Courses/385fp {C:/Users/exobo/Courses/385fp/upgrade_speed.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:45 on May 11,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/exobo/Courses/385fp" C:/Users/exobo/Courses/385fp/upgrade_speed.sv 
# -- Compiling module upgrade_speed
# 
# Top level modules:
# 	upgrade_speed
# End time: 11:05:45 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/exobo/Courses/385fp {C:/Users/exobo/Courses/385fp/upgrade_bullet.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:45 on May 11,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/exobo/Courses/385fp" C:/Users/exobo/Courses/385fp/upgrade_bullet.sv 
# -- Compiling module upgrade_bullet
# 
# Top level modules:
# 	upgrade_bullet
# End time: 11:05:45 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/exobo/Courses/385fp {C:/Users/exobo/Courses/385fp/upgrade_armor.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:45 on May 11,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/exobo/Courses/385fp" C:/Users/exobo/Courses/385fp/upgrade_armor.sv 
# -- Compiling module upgrade_armor
# 
# Top level modules:
# 	upgrade_armor
# End time: 11:05:45 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/exobo/Courses/385fp {C:/Users/exobo/Courses/385fp/tank2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:46 on May 11,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/exobo/Courses/385fp" C:/Users/exobo/Courses/385fp/tank2.sv 
# -- Compiling module tank2
# 
# Top level modules:
# 	tank2
# End time: 11:05:46 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/exobo/Courses/385fp {C:/Users/exobo/Courses/385fp/tank.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:46 on May 11,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/exobo/Courses/385fp" C:/Users/exobo/Courses/385fp/tank.sv 
# -- Compiling module tank
# 
# Top level modules:
# 	tank
# End time: 11:05:46 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/exobo/Courses/385fp {C:/Users/exobo/Courses/385fp/barrier_param_gen.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:46 on May 11,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/exobo/Courses/385fp" C:/Users/exobo/Courses/385fp/barrier_param_gen.sv 
# -- Compiling module barrier_param_gen
# 
# Top level modules:
# 	barrier_param_gen
# End time: 11:05:46 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/exobo/Courses/385fp {C:/Users/exobo/Courses/385fp/hit_detector.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:46 on May 11,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/exobo/Courses/385fp" C:/Users/exobo/Courses/385fp/hit_detector.sv 
# -- Compiling module hit_detector
# 
# Top level modules:
# 	hit_detector
# End time: 11:05:46 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/exobo/Courses/385fp {C:/Users/exobo/Courses/385fp/barrier.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:46 on May 11,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/exobo/Courses/385fp" C:/Users/exobo/Courses/385fp/barrier.sv 
# -- Compiling module barrier
# 
# Top level modules:
# 	barrier
# End time: 11:05:46 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/exobo/Courses/385fp {C:/Users/exobo/Courses/385fp/bullet2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:46 on May 11,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/exobo/Courses/385fp" C:/Users/exobo/Courses/385fp/bullet2.sv 
# -- Compiling module bullet2
# 
# Top level modules:
# 	bullet2
# End time: 11:05:46 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/exobo/Courses/385fp {C:/Users/exobo/Courses/385fp/bullet.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:46 on May 11,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/exobo/Courses/385fp" C:/Users/exobo/Courses/385fp/bullet.sv 
# -- Compiling module bullet
# 
# Top level modules:
# 	bullet
# End time: 11:05:46 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/exobo/Courses/385fp {C:/Users/exobo/Courses/385fp/VGA_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:46 on May 11,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/exobo/Courses/385fp" C:/Users/exobo/Courses/385fp/VGA_controller.sv 
# -- Compiling module vga_controller
# 
# Top level modules:
# 	vga_controller
# End time: 11:05:46 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/exobo/Courses/385fp {C:/Users/exobo/Courses/385fp/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:46 on May 11,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/exobo/Courses/385fp" C:/Users/exobo/Courses/385fp/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 11:05:47 on May 11,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/exobo/Courses/385fp {C:/Users/exobo/Courses/385fp/Color_Mapper.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:47 on May 11,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/exobo/Courses/385fp" C:/Users/exobo/Courses/385fp/Color_Mapper.sv 
# -- Compiling module color_mapper
# 
# Top level modules:
# 	color_mapper
# End time: 11:05:47 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_irq_mapper.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:47 on May 11,2022
# vlog -reportprogress 300 -sv -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_irq_mapper.sv 
# -- Compiling module fp_soc_irq_mapper
# 
# Top level modules:
# 	fp_soc_irq_mapper
# End time: 11:05:47 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:47 on May 11,2022
# vlog -reportprogress 300 -sv -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv 
# -- Compiling module fp_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0
# 
# Top level modules:
# 	fp_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0
# End time: 11:05:47 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:47 on May 11,2022
# vlog -reportprogress 300 -sv -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 
# -- Compiling module fp_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# 
# Top level modules:
# 	fp_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# End time: 11:05:47 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:47 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 
# -- Compiling module altera_avalon_st_handshake_clock_crosser
# 
# Top level modules:
# 	altera_avalon_st_handshake_clock_crosser
# End time: 11:05:47 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:47 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v 
# -- Compiling module altera_avalon_st_clock_crosser
# 
# Top level modules:
# 	altera_avalon_st_clock_crosser
# End time: 11:05:47 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_std_synchronizer_nocut.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:47 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_std_synchronizer_nocut.v 
# -- Compiling module altera_std_synchronizer_nocut
# 
# Top level modules:
# 	altera_std_synchronizer_nocut
# End time: 11:05:47 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_width_adapter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:47 on May 11,2022
# vlog -reportprogress 300 -sv -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_width_adapter.sv 
# -- Compiling module altera_merlin_width_adapter
# 
# Top level modules:
# 	altera_merlin_width_adapter
# End time: 11:05:48 on May 11,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:48 on May 11,2022
# vlog -reportprogress 300 -sv -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 
# -- Compiling module altera_merlin_burst_uncompressor
# 
# Top level modules:
# 	altera_merlin_burst_uncompressor
# End time: 11:05:48 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_rsp_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:48 on May 11,2022
# vlog -reportprogress 300 -sv -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_rsp_mux.sv 
# -- Compiling module fp_soc_mm_interconnect_0_rsp_mux
# 
# Top level modules:
# 	fp_soc_mm_interconnect_0_rsp_mux
# End time: 11:05:48 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_arbitrator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:48 on May 11,2022
# vlog -reportprogress 300 -sv -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_arbitrator.sv 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 11:05:48 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_rsp_demux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:48 on May 11,2022
# vlog -reportprogress 300 -sv -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_rsp_demux.sv 
# -- Compiling module fp_soc_mm_interconnect_0_rsp_demux
# 
# Top level modules:
# 	fp_soc_mm_interconnect_0_rsp_demux
# End time: 11:05:48 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_cmd_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:48 on May 11,2022
# vlog -reportprogress 300 -sv -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_cmd_mux.sv 
# -- Compiling module fp_soc_mm_interconnect_0_cmd_mux
# 
# Top level modules:
# 	fp_soc_mm_interconnect_0_cmd_mux
# End time: 11:05:48 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_cmd_demux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:48 on May 11,2022
# vlog -reportprogress 300 -sv -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_cmd_demux.sv 
# -- Compiling module fp_soc_mm_interconnect_0_cmd_demux
# 
# Top level modules:
# 	fp_soc_mm_interconnect_0_cmd_demux
# End time: 11:05:48 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_burst_adapter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:48 on May 11,2022
# vlog -reportprogress 300 -sv -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_burst_adapter.sv 
# -- Compiling module altera_merlin_burst_adapter
# 
# Top level modules:
# 	altera_merlin_burst_adapter
# End time: 11:05:48 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:48 on May 11,2022
# vlog -reportprogress 300 -sv -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 
# -- Compiling module altera_merlin_burst_adapter_uncompressed_only
# 
# Top level modules:
# 	altera_merlin_burst_adapter_uncompressed_only
# End time: 11:05:49 on May 11,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_router_007.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:49 on May 11,2022
# vlog -reportprogress 300 -sv -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_router_007.sv 
# -- Compiling module fp_soc_mm_interconnect_0_router_007_default_decode
# -- Compiling module fp_soc_mm_interconnect_0_router_007
# 
# Top level modules:
# 	fp_soc_mm_interconnect_0_router_007
# End time: 11:05:49 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_router_002.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:49 on May 11,2022
# vlog -reportprogress 300 -sv -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_router_002.sv 
# -- Compiling module fp_soc_mm_interconnect_0_router_002_default_decode
# -- Compiling module fp_soc_mm_interconnect_0_router_002
# 
# Top level modules:
# 	fp_soc_mm_interconnect_0_router_002
# End time: 11:05:49 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_router.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:49 on May 11,2022
# vlog -reportprogress 300 -sv -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_router.sv 
# -- Compiling module fp_soc_mm_interconnect_0_router_default_decode
# -- Compiling module fp_soc_mm_interconnect_0_router
# 
# Top level modules:
# 	fp_soc_mm_interconnect_0_router
# End time: 11:05:49 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_slave_agent.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:49 on May 11,2022
# vlog -reportprogress 300 -sv -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_slave_agent.sv 
# -- Compiling module altera_merlin_slave_agent
# ** Warning: C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_slave_agent.sv(618): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_slave_agent.sv(488): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_slave_agent.sv(489): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_slave_agent.sv(490): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_slave_agent.sv(491): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_slave_agent.sv(34): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# 
# Top level modules:
# 	altera_merlin_slave_agent
# End time: 11:05:49 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 6
# vlog -sv -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_master_agent.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:49 on May 11,2022
# vlog -reportprogress 300 -sv -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_master_agent.sv 
# -- Compiling module altera_merlin_master_agent
# 
# Top level modules:
# 	altera_merlin_master_agent
# End time: 11:05:49 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_slave_translator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:49 on May 11,2022
# vlog -reportprogress 300 -sv -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_slave_translator.sv 
# -- Compiling module altera_merlin_slave_translator
# 
# Top level modules:
# 	altera_merlin_slave_translator
# End time: 11:05:49 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_master_translator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:49 on May 11,2022
# vlog -reportprogress 300 -sv -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_master_translator.sv 
# -- Compiling module altera_merlin_master_translator
# 
# Top level modules:
# 	altera_merlin_master_translator
# End time: 11:05:49 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/exobo/Courses/385fp {C:/Users/exobo/Courses/385fp/lab62.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:50 on May 11,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/exobo/Courses/385fp" C:/Users/exobo/Courses/385fp/lab62.sv 
# -- Compiling module lab62
# 
# Top level modules:
# 	lab62
# End time: 11:05:50 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/exobo/Courses/385fp {C:/Users/exobo/Courses/385fp/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:05:50 on May 11,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/exobo/Courses/385fp" C:/Users/exobo/Courses/385fp/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 11:05:50 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -L fp_soc -voptargs="+acc"  testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -L fp_soc -voptargs=""+acc"" testbench 
# Start time: 11:05:50 on May 11,2022
# Loading sv_std.std
# Loading work.testbench
# Loading work.barrier
# ** Warning: (vsim-3017) C:/Users/exobo/Courses/385fp/testbench.sv(15): [TFMPC] - Too few port connections. Expected 20, found 14.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/b File: C:/Users/exobo/Courses/385fp/barrier.sv
# ** Warning: (vsim-3722) C:/Users/exobo/Courses/385fp/testbench.sv(15): [TFMPC] - Missing connection for port 'Ball2X'.
# ** Warning: (vsim-3722) C:/Users/exobo/Courses/385fp/testbench.sv(15): [TFMPC] - Missing connection for port 'Ball2Y'.
# ** Warning: (vsim-3722) C:/Users/exobo/Courses/385fp/testbench.sv(15): [TFMPC] - Missing connection for port 'Bullet2X'.
# ** Warning: (vsim-3722) C:/Users/exobo/Courses/385fp/testbench.sv(15): [TFMPC] - Missing connection for port 'Bullet2Y'.
# ** Warning: (vsim-3722) C:/Users/exobo/Courses/385fp/testbench.sv(15): [TFMPC] - Missing connection for port 'player_2_collision'.
# ** Warning: (vsim-3722) C:/Users/exobo/Courses/385fp/testbench.sv(15): [TFMPC] - Missing connection for port 'bullet_2_collision'.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 2 us
do lab61_run_msim_rtl_systemverilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlib fp_soc
# ** Warning: (vlib-34) Library already exists at "fp_soc".
# vmap fp_soc fp_soc
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap fp_soc fp_soc 
# Modifying modelsim.ini
# vlog -vlog01compat -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/fp_soc.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:01 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/fp_soc.v 
# -- Compiling module fp_soc
# 
# Top level modules:
# 	fp_soc
# End time: 11:09:01 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_reset_controller.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:01 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_reset_controller.v 
# -- Compiling module altera_reset_controller
# 
# Top level modules:
# 	altera_reset_controller
# End time: 11:09:01 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_reset_synchronizer.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:01 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_reset_synchronizer.v 
# -- Compiling module altera_reset_synchronizer
# 
# Top level modules:
# 	altera_reset_synchronizer
# End time: 11:09:01 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:01 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0.v 
# -- Compiling module fp_soc_mm_interconnect_0
# 
# Top level modules:
# 	fp_soc_mm_interconnect_0
# End time: 11:09:01 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_avalon_st_adapter_005.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:01 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_avalon_st_adapter_005.v 
# -- Compiling module fp_soc_mm_interconnect_0_avalon_st_adapter_005
# 
# Top level modules:
# 	fp_soc_mm_interconnect_0_avalon_st_adapter_005
# End time: 11:09:01 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_avalon_st_adapter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:01 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_avalon_st_adapter.v 
# -- Compiling module fp_soc_mm_interconnect_0_avalon_st_adapter
# 
# Top level modules:
# 	fp_soc_mm_interconnect_0_avalon_st_adapter
# End time: 11:09:01 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_avalon_sc_fifo.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:01 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_avalon_sc_fifo.v 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 11:09:02 on May 11,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_usb_rst.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:02 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_usb_rst.v 
# -- Compiling module fp_soc_usb_rst
# 
# Top level modules:
# 	fp_soc_usb_rst
# End time: 11:09:02 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_usb_gpx.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:02 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_usb_gpx.v 
# -- Compiling module fp_soc_usb_gpx
# 
# Top level modules:
# 	fp_soc_usb_gpx
# End time: 11:09:02 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_timer_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:02 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_timer_0.v 
# -- Compiling module fp_soc_timer_0
# 
# Top level modules:
# 	fp_soc_timer_0
# End time: 11:09:02 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_sysid_qsys_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:02 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_sysid_qsys_0.v 
# -- Compiling module fp_soc_sysid_qsys_0
# 
# Top level modules:
# 	fp_soc_sysid_qsys_0
# End time: 11:09:02 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_spi_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:02 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_spi_0.v 
# -- Compiling module fp_soc_spi_0
# 
# Top level modules:
# 	fp_soc_spi_0
# End time: 11:09:02 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_sdram_pll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:02 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_sdram_pll.v 
# -- Compiling module fp_soc_sdram_pll_dffpipe_l2c
# -- Compiling module fp_soc_sdram_pll_stdsync_sv6
# -- Compiling module fp_soc_sdram_pll_altpll_vg92
# -- Compiling module fp_soc_sdram_pll
# 
# Top level modules:
# 	fp_soc_sdram_pll
# End time: 11:09:03 on May 11,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_sdram.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:03 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_sdram.v 
# -- Compiling module fp_soc_sdram_input_efifo_module
# -- Compiling module fp_soc_sdram
# 
# Top level modules:
# 	fp_soc_sdram
# End time: 11:09:03 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_onchip_memory2_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:03 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_onchip_memory2_0.v 
# -- Compiling module fp_soc_onchip_memory2_0
# 
# Top level modules:
# 	fp_soc_onchip_memory2_0
# End time: 11:09:03 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:03 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0.v 
# -- Compiling module fp_soc_nios2_gen2_0
# 
# Top level modules:
# 	fp_soc_nios2_gen2_0
# End time: 11:09:03 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:03 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v 
# -- Compiling module fp_soc_nios2_gen2_0_cpu_register_bank_a_module
# -- Compiling module fp_soc_nios2_gen2_0_cpu_register_bank_b_module
# -- Compiling module fp_soc_nios2_gen2_0_cpu_nios2_oci_debug
# -- Compiling module fp_soc_nios2_gen2_0_cpu_nios2_oci_break
# -- Compiling module fp_soc_nios2_gen2_0_cpu_nios2_oci_xbrk
# -- Compiling module fp_soc_nios2_gen2_0_cpu_nios2_oci_dbrk
# -- Compiling module fp_soc_nios2_gen2_0_cpu_nios2_oci_itrace
# -- Compiling module fp_soc_nios2_gen2_0_cpu_nios2_oci_td_mode
# -- Compiling module fp_soc_nios2_gen2_0_cpu_nios2_oci_dtrace
# -- Compiling module fp_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt
# -- Compiling module fp_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc
# -- Compiling module fp_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc
# -- Compiling module fp_soc_nios2_gen2_0_cpu_nios2_oci_fifo
# -- Compiling module fp_soc_nios2_gen2_0_cpu_nios2_oci_pib
# -- Compiling module fp_soc_nios2_gen2_0_cpu_nios2_oci_im
# -- Compiling module fp_soc_nios2_gen2_0_cpu_nios2_performance_monitors
# -- Compiling module fp_soc_nios2_gen2_0_cpu_nios2_avalon_reg
# -- Compiling module fp_soc_nios2_gen2_0_cpu_ociram_sp_ram_module
# -- Compiling module fp_soc_nios2_gen2_0_cpu_nios2_ocimem
# -- Compiling module fp_soc_nios2_gen2_0_cpu_nios2_oci
# -- Compiling module fp_soc_nios2_gen2_0_cpu
# 
# Top level modules:
# 	fp_soc_nios2_gen2_0_cpu_nios2_performance_monitors
# 	fp_soc_nios2_gen2_0_cpu
# End time: 11:09:03 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:03 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v 
# -- Compiling module fp_soc_nios2_gen2_0_cpu_debug_slave_sysclk
# 
# Top level modules:
# 	fp_soc_nios2_gen2_0_cpu_debug_slave_sysclk
# End time: 11:09:03 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu_debug_slave_tck.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:04 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu_debug_slave_tck.v 
# -- Compiling module fp_soc_nios2_gen2_0_cpu_debug_slave_tck
# 
# Top level modules:
# 	fp_soc_nios2_gen2_0_cpu_debug_slave_tck
# End time: 11:09:04 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:04 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v 
# -- Compiling module fp_soc_nios2_gen2_0_cpu_debug_slave_wrapper
# 
# Top level modules:
# 	fp_soc_nios2_gen2_0_cpu_debug_slave_wrapper
# End time: 11:09:04 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu_test_bench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:04 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu_test_bench.v 
# -- Compiling module fp_soc_nios2_gen2_0_cpu_test_bench
# 
# Top level modules:
# 	fp_soc_nios2_gen2_0_cpu_test_bench
# End time: 11:09:04 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_leds_pio.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:04 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_leds_pio.v 
# -- Compiling module fp_soc_leds_pio
# 
# Top level modules:
# 	fp_soc_leds_pio
# End time: 11:09:04 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_keycode.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:04 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_keycode.v 
# -- Compiling module fp_soc_keycode
# 
# Top level modules:
# 	fp_soc_keycode
# End time: 11:09:04 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_key.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:04 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_key.v 
# -- Compiling module fp_soc_key
# 
# Top level modules:
# 	fp_soc_key
# End time: 11:09:04 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_jtag_uart_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:04 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_jtag_uart_0.v 
# -- Compiling module fp_soc_jtag_uart_0_sim_scfifo_w
# -- Compiling module fp_soc_jtag_uart_0_scfifo_w
# -- Compiling module fp_soc_jtag_uart_0_sim_scfifo_r
# -- Compiling module fp_soc_jtag_uart_0_scfifo_r
# -- Compiling module fp_soc_jtag_uart_0
# 
# Top level modules:
# 	fp_soc_jtag_uart_0
# End time: 11:09:04 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_hex_digits_pio.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:04 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_hex_digits_pio.v 
# -- Compiling module fp_soc_hex_digits_pio
# 
# Top level modules:
# 	fp_soc_hex_digits_pio
# End time: 11:09:05 on May 11,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/exobo/Courses/385fp {C:/Users/exobo/Courses/385fp/tank_barrel.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:05 on May 11,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/exobo/Courses/385fp" C:/Users/exobo/Courses/385fp/tank_barrel.sv 
# -- Compiling module tank_barrel
# 
# Top level modules:
# 	tank_barrel
# End time: 11:09:05 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/exobo/Courses/385fp {C:/Users/exobo/Courses/385fp/upgrade_speed.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:05 on May 11,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/exobo/Courses/385fp" C:/Users/exobo/Courses/385fp/upgrade_speed.sv 
# -- Compiling module upgrade_speed
# 
# Top level modules:
# 	upgrade_speed
# End time: 11:09:05 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/exobo/Courses/385fp {C:/Users/exobo/Courses/385fp/upgrade_bullet.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:05 on May 11,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/exobo/Courses/385fp" C:/Users/exobo/Courses/385fp/upgrade_bullet.sv 
# -- Compiling module upgrade_bullet
# 
# Top level modules:
# 	upgrade_bullet
# End time: 11:09:05 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/exobo/Courses/385fp {C:/Users/exobo/Courses/385fp/upgrade_armor.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:05 on May 11,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/exobo/Courses/385fp" C:/Users/exobo/Courses/385fp/upgrade_armor.sv 
# -- Compiling module upgrade_armor
# 
# Top level modules:
# 	upgrade_armor
# End time: 11:09:05 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/exobo/Courses/385fp {C:/Users/exobo/Courses/385fp/tank2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:05 on May 11,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/exobo/Courses/385fp" C:/Users/exobo/Courses/385fp/tank2.sv 
# -- Compiling module tank2
# 
# Top level modules:
# 	tank2
# End time: 11:09:05 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/exobo/Courses/385fp {C:/Users/exobo/Courses/385fp/tank.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:05 on May 11,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/exobo/Courses/385fp" C:/Users/exobo/Courses/385fp/tank.sv 
# -- Compiling module tank
# 
# Top level modules:
# 	tank
# End time: 11:09:05 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/exobo/Courses/385fp {C:/Users/exobo/Courses/385fp/barrier_param_gen.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:05 on May 11,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/exobo/Courses/385fp" C:/Users/exobo/Courses/385fp/barrier_param_gen.sv 
# -- Compiling module barrier_param_gen
# 
# Top level modules:
# 	barrier_param_gen
# End time: 11:09:05 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/exobo/Courses/385fp {C:/Users/exobo/Courses/385fp/hit_detector.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:05 on May 11,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/exobo/Courses/385fp" C:/Users/exobo/Courses/385fp/hit_detector.sv 
# -- Compiling module hit_detector
# 
# Top level modules:
# 	hit_detector
# End time: 11:09:05 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/exobo/Courses/385fp {C:/Users/exobo/Courses/385fp/barrier.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:05 on May 11,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/exobo/Courses/385fp" C:/Users/exobo/Courses/385fp/barrier.sv 
# -- Compiling module barrier
# 
# Top level modules:
# 	barrier
# End time: 11:09:06 on May 11,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/exobo/Courses/385fp {C:/Users/exobo/Courses/385fp/bullet2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:06 on May 11,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/exobo/Courses/385fp" C:/Users/exobo/Courses/385fp/bullet2.sv 
# -- Compiling module bullet2
# 
# Top level modules:
# 	bullet2
# End time: 11:09:06 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/exobo/Courses/385fp {C:/Users/exobo/Courses/385fp/bullet.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:06 on May 11,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/exobo/Courses/385fp" C:/Users/exobo/Courses/385fp/bullet.sv 
# -- Compiling module bullet
# 
# Top level modules:
# 	bullet
# End time: 11:09:06 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/exobo/Courses/385fp {C:/Users/exobo/Courses/385fp/VGA_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:06 on May 11,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/exobo/Courses/385fp" C:/Users/exobo/Courses/385fp/VGA_controller.sv 
# -- Compiling module vga_controller
# 
# Top level modules:
# 	vga_controller
# End time: 11:09:06 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/exobo/Courses/385fp {C:/Users/exobo/Courses/385fp/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:06 on May 11,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/exobo/Courses/385fp" C:/Users/exobo/Courses/385fp/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 11:09:06 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/exobo/Courses/385fp {C:/Users/exobo/Courses/385fp/Color_Mapper.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:06 on May 11,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/exobo/Courses/385fp" C:/Users/exobo/Courses/385fp/Color_Mapper.sv 
# -- Compiling module color_mapper
# 
# Top level modules:
# 	color_mapper
# End time: 11:09:06 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_irq_mapper.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:06 on May 11,2022
# vlog -reportprogress 300 -sv -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_irq_mapper.sv 
# -- Compiling module fp_soc_irq_mapper
# 
# Top level modules:
# 	fp_soc_irq_mapper
# End time: 11:09:06 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:06 on May 11,2022
# vlog -reportprogress 300 -sv -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv 
# -- Compiling module fp_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0
# 
# Top level modules:
# 	fp_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0
# End time: 11:09:06 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:06 on May 11,2022
# vlog -reportprogress 300 -sv -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 
# -- Compiling module fp_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# 
# Top level modules:
# 	fp_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# End time: 11:09:06 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:07 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 
# -- Compiling module altera_avalon_st_handshake_clock_crosser
# 
# Top level modules:
# 	altera_avalon_st_handshake_clock_crosser
# End time: 11:09:07 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:07 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v 
# -- Compiling module altera_avalon_st_clock_crosser
# 
# Top level modules:
# 	altera_avalon_st_clock_crosser
# End time: 11:09:07 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_std_synchronizer_nocut.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:07 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_std_synchronizer_nocut.v 
# -- Compiling module altera_std_synchronizer_nocut
# 
# Top level modules:
# 	altera_std_synchronizer_nocut
# End time: 11:09:07 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_width_adapter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:07 on May 11,2022
# vlog -reportprogress 300 -sv -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_width_adapter.sv 
# -- Compiling module altera_merlin_width_adapter
# 
# Top level modules:
# 	altera_merlin_width_adapter
# End time: 11:09:07 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:07 on May 11,2022
# vlog -reportprogress 300 -sv -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 
# -- Compiling module altera_merlin_burst_uncompressor
# 
# Top level modules:
# 	altera_merlin_burst_uncompressor
# End time: 11:09:07 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_rsp_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:07 on May 11,2022
# vlog -reportprogress 300 -sv -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_rsp_mux.sv 
# -- Compiling module fp_soc_mm_interconnect_0_rsp_mux
# 
# Top level modules:
# 	fp_soc_mm_interconnect_0_rsp_mux
# End time: 11:09:07 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_arbitrator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:07 on May 11,2022
# vlog -reportprogress 300 -sv -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_arbitrator.sv 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 11:09:07 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_rsp_demux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:07 on May 11,2022
# vlog -reportprogress 300 -sv -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_rsp_demux.sv 
# -- Compiling module fp_soc_mm_interconnect_0_rsp_demux
# 
# Top level modules:
# 	fp_soc_mm_interconnect_0_rsp_demux
# End time: 11:09:07 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_cmd_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:07 on May 11,2022
# vlog -reportprogress 300 -sv -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_cmd_mux.sv 
# -- Compiling module fp_soc_mm_interconnect_0_cmd_mux
# 
# Top level modules:
# 	fp_soc_mm_interconnect_0_cmd_mux
# End time: 11:09:08 on May 11,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_cmd_demux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:08 on May 11,2022
# vlog -reportprogress 300 -sv -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_cmd_demux.sv 
# -- Compiling module fp_soc_mm_interconnect_0_cmd_demux
# 
# Top level modules:
# 	fp_soc_mm_interconnect_0_cmd_demux
# End time: 11:09:08 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_burst_adapter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:08 on May 11,2022
# vlog -reportprogress 300 -sv -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_burst_adapter.sv 
# -- Compiling module altera_merlin_burst_adapter
# 
# Top level modules:
# 	altera_merlin_burst_adapter
# End time: 11:09:08 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:08 on May 11,2022
# vlog -reportprogress 300 -sv -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 
# -- Compiling module altera_merlin_burst_adapter_uncompressed_only
# 
# Top level modules:
# 	altera_merlin_burst_adapter_uncompressed_only
# End time: 11:09:08 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_router_007.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:08 on May 11,2022
# vlog -reportprogress 300 -sv -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_router_007.sv 
# -- Compiling module fp_soc_mm_interconnect_0_router_007_default_decode
# -- Compiling module fp_soc_mm_interconnect_0_router_007
# 
# Top level modules:
# 	fp_soc_mm_interconnect_0_router_007
# End time: 11:09:08 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_router_002.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:08 on May 11,2022
# vlog -reportprogress 300 -sv -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_router_002.sv 
# -- Compiling module fp_soc_mm_interconnect_0_router_002_default_decode
# -- Compiling module fp_soc_mm_interconnect_0_router_002
# 
# Top level modules:
# 	fp_soc_mm_interconnect_0_router_002
# End time: 11:09:08 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_router.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:08 on May 11,2022
# vlog -reportprogress 300 -sv -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_router.sv 
# -- Compiling module fp_soc_mm_interconnect_0_router_default_decode
# -- Compiling module fp_soc_mm_interconnect_0_router
# 
# Top level modules:
# 	fp_soc_mm_interconnect_0_router
# End time: 11:09:08 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_slave_agent.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:08 on May 11,2022
# vlog -reportprogress 300 -sv -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_slave_agent.sv 
# -- Compiling module altera_merlin_slave_agent
# ** Warning: C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_slave_agent.sv(618): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_slave_agent.sv(488): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_slave_agent.sv(489): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_slave_agent.sv(490): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_slave_agent.sv(491): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_slave_agent.sv(34): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# 
# Top level modules:
# 	altera_merlin_slave_agent
# End time: 11:09:08 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 6
# vlog -sv -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_master_agent.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:08 on May 11,2022
# vlog -reportprogress 300 -sv -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_master_agent.sv 
# -- Compiling module altera_merlin_master_agent
# 
# Top level modules:
# 	altera_merlin_master_agent
# End time: 11:09:08 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_slave_translator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:09 on May 11,2022
# vlog -reportprogress 300 -sv -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_slave_translator.sv 
# -- Compiling module altera_merlin_slave_translator
# 
# Top level modules:
# 	altera_merlin_slave_translator
# End time: 11:09:09 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_master_translator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:09 on May 11,2022
# vlog -reportprogress 300 -sv -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_master_translator.sv 
# -- Compiling module altera_merlin_master_translator
# 
# Top level modules:
# 	altera_merlin_master_translator
# End time: 11:09:09 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/exobo/Courses/385fp {C:/Users/exobo/Courses/385fp/lab62.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:09 on May 11,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/exobo/Courses/385fp" C:/Users/exobo/Courses/385fp/lab62.sv 
# -- Compiling module lab62
# 
# Top level modules:
# 	lab62
# End time: 11:09:09 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/exobo/Courses/385fp {C:/Users/exobo/Courses/385fp/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:09 on May 11,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/exobo/Courses/385fp" C:/Users/exobo/Courses/385fp/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 11:09:09 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -L fp_soc -voptargs="+acc"  testbench
# End time: 11:09:11 on May 11,2022, Elapsed time: 0:03:21
# Errors: 0, Warnings: 13
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -L fp_soc -voptargs=""+acc"" testbench 
# Start time: 11:09:11 on May 11,2022
# Loading sv_std.std
# Loading work.testbench
# Loading work.barrier
# ** Warning: (vsim-3017) C:/Users/exobo/Courses/385fp/testbench.sv(15): [TFMPC] - Too few port connections. Expected 20, found 14.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/b File: C:/Users/exobo/Courses/385fp/barrier.sv
# ** Warning: (vsim-3722) C:/Users/exobo/Courses/385fp/testbench.sv(15): [TFMPC] - Missing connection for port 'Ball2X'.
# ** Warning: (vsim-3722) C:/Users/exobo/Courses/385fp/testbench.sv(15): [TFMPC] - Missing connection for port 'Ball2Y'.
# ** Warning: (vsim-3722) C:/Users/exobo/Courses/385fp/testbench.sv(15): [TFMPC] - Missing connection for port 'Bullet2X'.
# ** Warning: (vsim-3722) C:/Users/exobo/Courses/385fp/testbench.sv(15): [TFMPC] - Missing connection for port 'Bullet2Y'.
# ** Warning: (vsim-3722) C:/Users/exobo/Courses/385fp/testbench.sv(15): [TFMPC] - Missing connection for port 'player_2_collision'.
# ** Warning: (vsim-3722) C:/Users/exobo/Courses/385fp/testbench.sv(15): [TFMPC] - Missing connection for port 'bullet_2_collision'.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 2 us
do lab61_run_msim_rtl_systemverilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlib fp_soc
# ** Warning: (vlib-34) Library already exists at "fp_soc".
# vmap fp_soc fp_soc
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap fp_soc fp_soc 
# Modifying modelsim.ini
# vlog -vlog01compat -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/fp_soc.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:33 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/fp_soc.v 
# -- Compiling module fp_soc
# 
# Top level modules:
# 	fp_soc
# End time: 11:10:33 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_reset_controller.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:33 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_reset_controller.v 
# -- Compiling module altera_reset_controller
# 
# Top level modules:
# 	altera_reset_controller
# End time: 11:10:33 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_reset_synchronizer.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:33 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_reset_synchronizer.v 
# -- Compiling module altera_reset_synchronizer
# 
# Top level modules:
# 	altera_reset_synchronizer
# End time: 11:10:33 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:33 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0.v 
# -- Compiling module fp_soc_mm_interconnect_0
# 
# Top level modules:
# 	fp_soc_mm_interconnect_0
# End time: 11:10:33 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_avalon_st_adapter_005.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:33 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_avalon_st_adapter_005.v 
# -- Compiling module fp_soc_mm_interconnect_0_avalon_st_adapter_005
# 
# Top level modules:
# 	fp_soc_mm_interconnect_0_avalon_st_adapter_005
# End time: 11:10:33 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_avalon_st_adapter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:33 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_avalon_st_adapter.v 
# -- Compiling module fp_soc_mm_interconnect_0_avalon_st_adapter
# 
# Top level modules:
# 	fp_soc_mm_interconnect_0_avalon_st_adapter
# End time: 11:10:33 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_avalon_sc_fifo.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:33 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_avalon_sc_fifo.v 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 11:10:34 on May 11,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_usb_rst.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:34 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_usb_rst.v 
# -- Compiling module fp_soc_usb_rst
# 
# Top level modules:
# 	fp_soc_usb_rst
# End time: 11:10:34 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_usb_gpx.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:34 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_usb_gpx.v 
# -- Compiling module fp_soc_usb_gpx
# 
# Top level modules:
# 	fp_soc_usb_gpx
# End time: 11:10:34 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_timer_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:34 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_timer_0.v 
# -- Compiling module fp_soc_timer_0
# 
# Top level modules:
# 	fp_soc_timer_0
# End time: 11:10:34 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_sysid_qsys_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:34 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_sysid_qsys_0.v 
# -- Compiling module fp_soc_sysid_qsys_0
# 
# Top level modules:
# 	fp_soc_sysid_qsys_0
# End time: 11:10:34 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_spi_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:34 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_spi_0.v 
# -- Compiling module fp_soc_spi_0
# 
# Top level modules:
# 	fp_soc_spi_0
# End time: 11:10:34 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_sdram_pll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:34 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_sdram_pll.v 
# -- Compiling module fp_soc_sdram_pll_dffpipe_l2c
# -- Compiling module fp_soc_sdram_pll_stdsync_sv6
# -- Compiling module fp_soc_sdram_pll_altpll_vg92
# -- Compiling module fp_soc_sdram_pll
# 
# Top level modules:
# 	fp_soc_sdram_pll
# End time: 11:10:35 on May 11,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_sdram.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:35 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_sdram.v 
# -- Compiling module fp_soc_sdram_input_efifo_module
# -- Compiling module fp_soc_sdram
# 
# Top level modules:
# 	fp_soc_sdram
# End time: 11:10:35 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_onchip_memory2_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:35 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_onchip_memory2_0.v 
# -- Compiling module fp_soc_onchip_memory2_0
# 
# Top level modules:
# 	fp_soc_onchip_memory2_0
# End time: 11:10:35 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:35 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0.v 
# -- Compiling module fp_soc_nios2_gen2_0
# 
# Top level modules:
# 	fp_soc_nios2_gen2_0
# End time: 11:10:35 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:35 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v 
# -- Compiling module fp_soc_nios2_gen2_0_cpu_register_bank_a_module
# -- Compiling module fp_soc_nios2_gen2_0_cpu_register_bank_b_module
# -- Compiling module fp_soc_nios2_gen2_0_cpu_nios2_oci_debug
# -- Compiling module fp_soc_nios2_gen2_0_cpu_nios2_oci_break
# -- Compiling module fp_soc_nios2_gen2_0_cpu_nios2_oci_xbrk
# -- Compiling module fp_soc_nios2_gen2_0_cpu_nios2_oci_dbrk
# -- Compiling module fp_soc_nios2_gen2_0_cpu_nios2_oci_itrace
# -- Compiling module fp_soc_nios2_gen2_0_cpu_nios2_oci_td_mode
# -- Compiling module fp_soc_nios2_gen2_0_cpu_nios2_oci_dtrace
# -- Compiling module fp_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt
# -- Compiling module fp_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc
# -- Compiling module fp_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc
# -- Compiling module fp_soc_nios2_gen2_0_cpu_nios2_oci_fifo
# -- Compiling module fp_soc_nios2_gen2_0_cpu_nios2_oci_pib
# -- Compiling module fp_soc_nios2_gen2_0_cpu_nios2_oci_im
# -- Compiling module fp_soc_nios2_gen2_0_cpu_nios2_performance_monitors
# -- Compiling module fp_soc_nios2_gen2_0_cpu_nios2_avalon_reg
# -- Compiling module fp_soc_nios2_gen2_0_cpu_ociram_sp_ram_module
# -- Compiling module fp_soc_nios2_gen2_0_cpu_nios2_ocimem
# -- Compiling module fp_soc_nios2_gen2_0_cpu_nios2_oci
# -- Compiling module fp_soc_nios2_gen2_0_cpu
# 
# Top level modules:
# 	fp_soc_nios2_gen2_0_cpu_nios2_performance_monitors
# 	fp_soc_nios2_gen2_0_cpu
# End time: 11:10:35 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:35 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v 
# -- Compiling module fp_soc_nios2_gen2_0_cpu_debug_slave_sysclk
# 
# Top level modules:
# 	fp_soc_nios2_gen2_0_cpu_debug_slave_sysclk
# End time: 11:10:35 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu_debug_slave_tck.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:35 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu_debug_slave_tck.v 
# -- Compiling module fp_soc_nios2_gen2_0_cpu_debug_slave_tck
# 
# Top level modules:
# 	fp_soc_nios2_gen2_0_cpu_debug_slave_tck
# End time: 11:10:36 on May 11,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:36 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v 
# -- Compiling module fp_soc_nios2_gen2_0_cpu_debug_slave_wrapper
# 
# Top level modules:
# 	fp_soc_nios2_gen2_0_cpu_debug_slave_wrapper
# End time: 11:10:36 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu_test_bench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:36 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu_test_bench.v 
# -- Compiling module fp_soc_nios2_gen2_0_cpu_test_bench
# 
# Top level modules:
# 	fp_soc_nios2_gen2_0_cpu_test_bench
# End time: 11:10:36 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_leds_pio.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:36 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_leds_pio.v 
# -- Compiling module fp_soc_leds_pio
# 
# Top level modules:
# 	fp_soc_leds_pio
# End time: 11:10:36 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_keycode.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:36 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_keycode.v 
# -- Compiling module fp_soc_keycode
# 
# Top level modules:
# 	fp_soc_keycode
# End time: 11:10:36 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_key.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:36 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_key.v 
# -- Compiling module fp_soc_key
# 
# Top level modules:
# 	fp_soc_key
# End time: 11:10:36 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_jtag_uart_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:36 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_jtag_uart_0.v 
# -- Compiling module fp_soc_jtag_uart_0_sim_scfifo_w
# -- Compiling module fp_soc_jtag_uart_0_scfifo_w
# -- Compiling module fp_soc_jtag_uart_0_sim_scfifo_r
# -- Compiling module fp_soc_jtag_uart_0_scfifo_r
# -- Compiling module fp_soc_jtag_uart_0
# 
# Top level modules:
# 	fp_soc_jtag_uart_0
# End time: 11:10:36 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_hex_digits_pio.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:36 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_hex_digits_pio.v 
# -- Compiling module fp_soc_hex_digits_pio
# 
# Top level modules:
# 	fp_soc_hex_digits_pio
# End time: 11:10:36 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/exobo/Courses/385fp {C:/Users/exobo/Courses/385fp/tank_barrel.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:36 on May 11,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/exobo/Courses/385fp" C:/Users/exobo/Courses/385fp/tank_barrel.sv 
# -- Compiling module tank_barrel
# 
# Top level modules:
# 	tank_barrel
# End time: 11:10:37 on May 11,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/exobo/Courses/385fp {C:/Users/exobo/Courses/385fp/upgrade_speed.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:37 on May 11,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/exobo/Courses/385fp" C:/Users/exobo/Courses/385fp/upgrade_speed.sv 
# -- Compiling module upgrade_speed
# 
# Top level modules:
# 	upgrade_speed
# End time: 11:10:37 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/exobo/Courses/385fp {C:/Users/exobo/Courses/385fp/upgrade_bullet.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:37 on May 11,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/exobo/Courses/385fp" C:/Users/exobo/Courses/385fp/upgrade_bullet.sv 
# -- Compiling module upgrade_bullet
# 
# Top level modules:
# 	upgrade_bullet
# End time: 11:10:37 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/exobo/Courses/385fp {C:/Users/exobo/Courses/385fp/upgrade_armor.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:37 on May 11,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/exobo/Courses/385fp" C:/Users/exobo/Courses/385fp/upgrade_armor.sv 
# -- Compiling module upgrade_armor
# 
# Top level modules:
# 	upgrade_armor
# End time: 11:10:37 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/exobo/Courses/385fp {C:/Users/exobo/Courses/385fp/tank2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:37 on May 11,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/exobo/Courses/385fp" C:/Users/exobo/Courses/385fp/tank2.sv 
# -- Compiling module tank2
# 
# Top level modules:
# 	tank2
# End time: 11:10:37 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/exobo/Courses/385fp {C:/Users/exobo/Courses/385fp/tank.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:37 on May 11,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/exobo/Courses/385fp" C:/Users/exobo/Courses/385fp/tank.sv 
# -- Compiling module tank
# 
# Top level modules:
# 	tank
# End time: 11:10:37 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/exobo/Courses/385fp {C:/Users/exobo/Courses/385fp/barrier_param_gen.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:37 on May 11,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/exobo/Courses/385fp" C:/Users/exobo/Courses/385fp/barrier_param_gen.sv 
# -- Compiling module barrier_param_gen
# 
# Top level modules:
# 	barrier_param_gen
# End time: 11:10:37 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/exobo/Courses/385fp {C:/Users/exobo/Courses/385fp/hit_detector.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:37 on May 11,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/exobo/Courses/385fp" C:/Users/exobo/Courses/385fp/hit_detector.sv 
# -- Compiling module hit_detector
# 
# Top level modules:
# 	hit_detector
# End time: 11:10:37 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/exobo/Courses/385fp {C:/Users/exobo/Courses/385fp/barrier.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:37 on May 11,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/exobo/Courses/385fp" C:/Users/exobo/Courses/385fp/barrier.sv 
# -- Compiling module barrier
# 
# Top level modules:
# 	barrier
# End time: 11:10:37 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/exobo/Courses/385fp {C:/Users/exobo/Courses/385fp/bullet2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:37 on May 11,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/exobo/Courses/385fp" C:/Users/exobo/Courses/385fp/bullet2.sv 
# -- Compiling module bullet2
# 
# Top level modules:
# 	bullet2
# End time: 11:10:37 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/exobo/Courses/385fp {C:/Users/exobo/Courses/385fp/bullet.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:38 on May 11,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/exobo/Courses/385fp" C:/Users/exobo/Courses/385fp/bullet.sv 
# -- Compiling module bullet
# 
# Top level modules:
# 	bullet
# End time: 11:10:38 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/exobo/Courses/385fp {C:/Users/exobo/Courses/385fp/VGA_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:38 on May 11,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/exobo/Courses/385fp" C:/Users/exobo/Courses/385fp/VGA_controller.sv 
# -- Compiling module vga_controller
# 
# Top level modules:
# 	vga_controller
# End time: 11:10:38 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/exobo/Courses/385fp {C:/Users/exobo/Courses/385fp/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:38 on May 11,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/exobo/Courses/385fp" C:/Users/exobo/Courses/385fp/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 11:10:38 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/exobo/Courses/385fp {C:/Users/exobo/Courses/385fp/Color_Mapper.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:38 on May 11,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/exobo/Courses/385fp" C:/Users/exobo/Courses/385fp/Color_Mapper.sv 
# -- Compiling module color_mapper
# 
# Top level modules:
# 	color_mapper
# End time: 11:10:38 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_irq_mapper.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:38 on May 11,2022
# vlog -reportprogress 300 -sv -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_irq_mapper.sv 
# -- Compiling module fp_soc_irq_mapper
# 
# Top level modules:
# 	fp_soc_irq_mapper
# End time: 11:10:38 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:38 on May 11,2022
# vlog -reportprogress 300 -sv -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv 
# -- Compiling module fp_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0
# 
# Top level modules:
# 	fp_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0
# End time: 11:10:38 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:38 on May 11,2022
# vlog -reportprogress 300 -sv -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 
# -- Compiling module fp_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# 
# Top level modules:
# 	fp_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# End time: 11:10:38 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:38 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 
# -- Compiling module altera_avalon_st_handshake_clock_crosser
# 
# Top level modules:
# 	altera_avalon_st_handshake_clock_crosser
# End time: 11:10:38 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:38 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v 
# -- Compiling module altera_avalon_st_clock_crosser
# 
# Top level modules:
# 	altera_avalon_st_clock_crosser
# End time: 11:10:38 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_std_synchronizer_nocut.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:38 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_std_synchronizer_nocut.v 
# -- Compiling module altera_std_synchronizer_nocut
# 
# Top level modules:
# 	altera_std_synchronizer_nocut
# End time: 11:10:39 on May 11,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_width_adapter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:39 on May 11,2022
# vlog -reportprogress 300 -sv -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_width_adapter.sv 
# -- Compiling module altera_merlin_width_adapter
# 
# Top level modules:
# 	altera_merlin_width_adapter
# End time: 11:10:39 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:39 on May 11,2022
# vlog -reportprogress 300 -sv -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 
# -- Compiling module altera_merlin_burst_uncompressor
# 
# Top level modules:
# 	altera_merlin_burst_uncompressor
# End time: 11:10:39 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_rsp_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:39 on May 11,2022
# vlog -reportprogress 300 -sv -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_rsp_mux.sv 
# -- Compiling module fp_soc_mm_interconnect_0_rsp_mux
# 
# Top level modules:
# 	fp_soc_mm_interconnect_0_rsp_mux
# End time: 11:10:39 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_arbitrator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:39 on May 11,2022
# vlog -reportprogress 300 -sv -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_arbitrator.sv 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 11:10:39 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_rsp_demux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:39 on May 11,2022
# vlog -reportprogress 300 -sv -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_rsp_demux.sv 
# -- Compiling module fp_soc_mm_interconnect_0_rsp_demux
# 
# Top level modules:
# 	fp_soc_mm_interconnect_0_rsp_demux
# End time: 11:10:39 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_cmd_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:39 on May 11,2022
# vlog -reportprogress 300 -sv -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_cmd_mux.sv 
# -- Compiling module fp_soc_mm_interconnect_0_cmd_mux
# 
# Top level modules:
# 	fp_soc_mm_interconnect_0_cmd_mux
# End time: 11:10:39 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_cmd_demux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:39 on May 11,2022
# vlog -reportprogress 300 -sv -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_cmd_demux.sv 
# -- Compiling module fp_soc_mm_interconnect_0_cmd_demux
# 
# Top level modules:
# 	fp_soc_mm_interconnect_0_cmd_demux
# End time: 11:10:39 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_burst_adapter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:39 on May 11,2022
# vlog -reportprogress 300 -sv -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_burst_adapter.sv 
# -- Compiling module altera_merlin_burst_adapter
# 
# Top level modules:
# 	altera_merlin_burst_adapter
# End time: 11:10:39 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:40 on May 11,2022
# vlog -reportprogress 300 -sv -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 
# -- Compiling module altera_merlin_burst_adapter_uncompressed_only
# 
# Top level modules:
# 	altera_merlin_burst_adapter_uncompressed_only
# End time: 11:10:40 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_router_007.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:40 on May 11,2022
# vlog -reportprogress 300 -sv -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_router_007.sv 
# -- Compiling module fp_soc_mm_interconnect_0_router_007_default_decode
# -- Compiling module fp_soc_mm_interconnect_0_router_007
# 
# Top level modules:
# 	fp_soc_mm_interconnect_0_router_007
# End time: 11:10:40 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_router_002.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:40 on May 11,2022
# vlog -reportprogress 300 -sv -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_router_002.sv 
# -- Compiling module fp_soc_mm_interconnect_0_router_002_default_decode
# -- Compiling module fp_soc_mm_interconnect_0_router_002
# 
# Top level modules:
# 	fp_soc_mm_interconnect_0_router_002
# End time: 11:10:40 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_router.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:40 on May 11,2022
# vlog -reportprogress 300 -sv -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_router.sv 
# -- Compiling module fp_soc_mm_interconnect_0_router_default_decode
# -- Compiling module fp_soc_mm_interconnect_0_router
# 
# Top level modules:
# 	fp_soc_mm_interconnect_0_router
# End time: 11:10:40 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_slave_agent.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:40 on May 11,2022
# vlog -reportprogress 300 -sv -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_slave_agent.sv 
# -- Compiling module altera_merlin_slave_agent
# ** Warning: C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_slave_agent.sv(618): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_slave_agent.sv(488): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_slave_agent.sv(489): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_slave_agent.sv(490): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_slave_agent.sv(491): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_slave_agent.sv(34): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# 
# Top level modules:
# 	altera_merlin_slave_agent
# End time: 11:10:40 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 6
# vlog -sv -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_master_agent.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:40 on May 11,2022
# vlog -reportprogress 300 -sv -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_master_agent.sv 
# -- Compiling module altera_merlin_master_agent
# 
# Top level modules:
# 	altera_merlin_master_agent
# End time: 11:10:40 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_slave_translator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:40 on May 11,2022
# vlog -reportprogress 300 -sv -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_slave_translator.sv 
# -- Compiling module altera_merlin_slave_translator
# 
# Top level modules:
# 	altera_merlin_slave_translator
# End time: 11:10:40 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_master_translator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:40 on May 11,2022
# vlog -reportprogress 300 -sv -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_master_translator.sv 
# -- Compiling module altera_merlin_master_translator
# 
# Top level modules:
# 	altera_merlin_master_translator
# End time: 11:10:41 on May 11,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/exobo/Courses/385fp {C:/Users/exobo/Courses/385fp/lab62.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:41 on May 11,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/exobo/Courses/385fp" C:/Users/exobo/Courses/385fp/lab62.sv 
# -- Compiling module lab62
# 
# Top level modules:
# 	lab62
# End time: 11:10:41 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/exobo/Courses/385fp {C:/Users/exobo/Courses/385fp/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:10:41 on May 11,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/exobo/Courses/385fp" C:/Users/exobo/Courses/385fp/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 11:10:41 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -L fp_soc -voptargs="+acc"  testbench
# End time: 11:10:42 on May 11,2022, Elapsed time: 0:01:31
# Errors: 0, Warnings: 13
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -L fp_soc -voptargs=""+acc"" testbench 
# Start time: 11:10:42 on May 11,2022
# Loading sv_std.std
# Loading work.testbench
# Loading work.barrier
# ** Warning: (vsim-3017) C:/Users/exobo/Courses/385fp/testbench.sv(15): [TFMPC] - Too few port connections. Expected 20, found 14.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/b File: C:/Users/exobo/Courses/385fp/barrier.sv
# ** Warning: (vsim-3722) C:/Users/exobo/Courses/385fp/testbench.sv(15): [TFMPC] - Missing connection for port 'Ball2X'.
# ** Warning: (vsim-3722) C:/Users/exobo/Courses/385fp/testbench.sv(15): [TFMPC] - Missing connection for port 'Ball2Y'.
# ** Warning: (vsim-3722) C:/Users/exobo/Courses/385fp/testbench.sv(15): [TFMPC] - Missing connection for port 'Bullet2X'.
# ** Warning: (vsim-3722) C:/Users/exobo/Courses/385fp/testbench.sv(15): [TFMPC] - Missing connection for port 'Bullet2Y'.
# ** Warning: (vsim-3722) C:/Users/exobo/Courses/385fp/testbench.sv(15): [TFMPC] - Missing connection for port 'player_2_collision'.
# ** Warning: (vsim-3722) C:/Users/exobo/Courses/385fp/testbench.sv(15): [TFMPC] - Missing connection for port 'bullet_2_collision'.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 2 us
do lab61_run_msim_rtl_systemverilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlib fp_soc
# ** Warning: (vlib-34) Library already exists at "fp_soc".
# vmap fp_soc fp_soc
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap fp_soc fp_soc 
# Modifying modelsim.ini
# vlog -vlog01compat -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/fp_soc.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:13:02 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/fp_soc.v 
# -- Compiling module fp_soc
# 
# Top level modules:
# 	fp_soc
# End time: 11:13:02 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_reset_controller.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:13:02 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_reset_controller.v 
# -- Compiling module altera_reset_controller
# 
# Top level modules:
# 	altera_reset_controller
# End time: 11:13:02 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_reset_synchronizer.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:13:02 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_reset_synchronizer.v 
# -- Compiling module altera_reset_synchronizer
# 
# Top level modules:
# 	altera_reset_synchronizer
# End time: 11:13:02 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:13:02 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0.v 
# -- Compiling module fp_soc_mm_interconnect_0
# 
# Top level modules:
# 	fp_soc_mm_interconnect_0
# End time: 11:13:02 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_avalon_st_adapter_005.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:13:02 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_avalon_st_adapter_005.v 
# -- Compiling module fp_soc_mm_interconnect_0_avalon_st_adapter_005
# 
# Top level modules:
# 	fp_soc_mm_interconnect_0_avalon_st_adapter_005
# End time: 11:13:02 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_avalon_st_adapter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:13:02 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_avalon_st_adapter.v 
# -- Compiling module fp_soc_mm_interconnect_0_avalon_st_adapter
# 
# Top level modules:
# 	fp_soc_mm_interconnect_0_avalon_st_adapter
# End time: 11:13:02 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_avalon_sc_fifo.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:13:03 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_avalon_sc_fifo.v 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 11:13:03 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_usb_rst.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:13:03 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_usb_rst.v 
# -- Compiling module fp_soc_usb_rst
# 
# Top level modules:
# 	fp_soc_usb_rst
# End time: 11:13:03 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_usb_gpx.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:13:03 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_usb_gpx.v 
# -- Compiling module fp_soc_usb_gpx
# 
# Top level modules:
# 	fp_soc_usb_gpx
# End time: 11:13:03 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_timer_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:13:03 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_timer_0.v 
# -- Compiling module fp_soc_timer_0
# 
# Top level modules:
# 	fp_soc_timer_0
# End time: 11:13:03 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_sysid_qsys_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:13:03 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_sysid_qsys_0.v 
# -- Compiling module fp_soc_sysid_qsys_0
# 
# Top level modules:
# 	fp_soc_sysid_qsys_0
# End time: 11:13:03 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_spi_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:13:03 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_spi_0.v 
# -- Compiling module fp_soc_spi_0
# 
# Top level modules:
# 	fp_soc_spi_0
# End time: 11:13:03 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_sdram_pll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:13:03 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_sdram_pll.v 
# -- Compiling module fp_soc_sdram_pll_dffpipe_l2c
# -- Compiling module fp_soc_sdram_pll_stdsync_sv6
# -- Compiling module fp_soc_sdram_pll_altpll_vg92
# -- Compiling module fp_soc_sdram_pll
# 
# Top level modules:
# 	fp_soc_sdram_pll
# End time: 11:13:04 on May 11,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_sdram.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:13:04 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_sdram.v 
# -- Compiling module fp_soc_sdram_input_efifo_module
# -- Compiling module fp_soc_sdram
# 
# Top level modules:
# 	fp_soc_sdram
# End time: 11:13:04 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_onchip_memory2_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:13:04 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_onchip_memory2_0.v 
# -- Compiling module fp_soc_onchip_memory2_0
# 
# Top level modules:
# 	fp_soc_onchip_memory2_0
# End time: 11:13:04 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:13:04 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0.v 
# -- Compiling module fp_soc_nios2_gen2_0
# 
# Top level modules:
# 	fp_soc_nios2_gen2_0
# End time: 11:13:04 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:13:04 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v 
# -- Compiling module fp_soc_nios2_gen2_0_cpu_register_bank_a_module
# -- Compiling module fp_soc_nios2_gen2_0_cpu_register_bank_b_module
# -- Compiling module fp_soc_nios2_gen2_0_cpu_nios2_oci_debug
# -- Compiling module fp_soc_nios2_gen2_0_cpu_nios2_oci_break
# -- Compiling module fp_soc_nios2_gen2_0_cpu_nios2_oci_xbrk
# -- Compiling module fp_soc_nios2_gen2_0_cpu_nios2_oci_dbrk
# -- Compiling module fp_soc_nios2_gen2_0_cpu_nios2_oci_itrace
# -- Compiling module fp_soc_nios2_gen2_0_cpu_nios2_oci_td_mode
# -- Compiling module fp_soc_nios2_gen2_0_cpu_nios2_oci_dtrace
# -- Compiling module fp_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt
# -- Compiling module fp_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc
# -- Compiling module fp_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc
# -- Compiling module fp_soc_nios2_gen2_0_cpu_nios2_oci_fifo
# -- Compiling module fp_soc_nios2_gen2_0_cpu_nios2_oci_pib
# -- Compiling module fp_soc_nios2_gen2_0_cpu_nios2_oci_im
# -- Compiling module fp_soc_nios2_gen2_0_cpu_nios2_performance_monitors
# -- Compiling module fp_soc_nios2_gen2_0_cpu_nios2_avalon_reg
# -- Compiling module fp_soc_nios2_gen2_0_cpu_ociram_sp_ram_module
# -- Compiling module fp_soc_nios2_gen2_0_cpu_nios2_ocimem
# -- Compiling module fp_soc_nios2_gen2_0_cpu_nios2_oci
# -- Compiling module fp_soc_nios2_gen2_0_cpu
# 
# Top level modules:
# 	fp_soc_nios2_gen2_0_cpu_nios2_performance_monitors
# 	fp_soc_nios2_gen2_0_cpu
# End time: 11:13:04 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:13:04 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v 
# -- Compiling module fp_soc_nios2_gen2_0_cpu_debug_slave_sysclk
# 
# Top level modules:
# 	fp_soc_nios2_gen2_0_cpu_debug_slave_sysclk
# End time: 11:13:04 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu_debug_slave_tck.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:13:04 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu_debug_slave_tck.v 
# -- Compiling module fp_soc_nios2_gen2_0_cpu_debug_slave_tck
# 
# Top level modules:
# 	fp_soc_nios2_gen2_0_cpu_debug_slave_tck
# End time: 11:13:05 on May 11,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:13:05 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v 
# -- Compiling module fp_soc_nios2_gen2_0_cpu_debug_slave_wrapper
# 
# Top level modules:
# 	fp_soc_nios2_gen2_0_cpu_debug_slave_wrapper
# End time: 11:13:05 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu_test_bench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:13:05 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu_test_bench.v 
# -- Compiling module fp_soc_nios2_gen2_0_cpu_test_bench
# 
# Top level modules:
# 	fp_soc_nios2_gen2_0_cpu_test_bench
# End time: 11:13:05 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_leds_pio.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:13:05 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_leds_pio.v 
# -- Compiling module fp_soc_leds_pio
# 
# Top level modules:
# 	fp_soc_leds_pio
# End time: 11:13:05 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_keycode.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:13:05 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_keycode.v 
# -- Compiling module fp_soc_keycode
# 
# Top level modules:
# 	fp_soc_keycode
# End time: 11:13:05 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_key.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:13:05 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_key.v 
# -- Compiling module fp_soc_key
# 
# Top level modules:
# 	fp_soc_key
# End time: 11:13:05 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_jtag_uart_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:13:05 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_jtag_uart_0.v 
# -- Compiling module fp_soc_jtag_uart_0_sim_scfifo_w
# -- Compiling module fp_soc_jtag_uart_0_scfifo_w
# -- Compiling module fp_soc_jtag_uart_0_sim_scfifo_r
# -- Compiling module fp_soc_jtag_uart_0_scfifo_r
# -- Compiling module fp_soc_jtag_uart_0
# 
# Top level modules:
# 	fp_soc_jtag_uart_0
# End time: 11:13:05 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_hex_digits_pio.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:13:05 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_hex_digits_pio.v 
# -- Compiling module fp_soc_hex_digits_pio
# 
# Top level modules:
# 	fp_soc_hex_digits_pio
# End time: 11:13:05 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/exobo/Courses/385fp {C:/Users/exobo/Courses/385fp/tank_barrel.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:13:06 on May 11,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/exobo/Courses/385fp" C:/Users/exobo/Courses/385fp/tank_barrel.sv 
# -- Compiling module tank_barrel
# 
# Top level modules:
# 	tank_barrel
# End time: 11:13:06 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/exobo/Courses/385fp {C:/Users/exobo/Courses/385fp/upgrade_speed.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:13:06 on May 11,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/exobo/Courses/385fp" C:/Users/exobo/Courses/385fp/upgrade_speed.sv 
# -- Compiling module upgrade_speed
# 
# Top level modules:
# 	upgrade_speed
# End time: 11:13:06 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/exobo/Courses/385fp {C:/Users/exobo/Courses/385fp/upgrade_bullet.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:13:06 on May 11,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/exobo/Courses/385fp" C:/Users/exobo/Courses/385fp/upgrade_bullet.sv 
# -- Compiling module upgrade_bullet
# 
# Top level modules:
# 	upgrade_bullet
# End time: 11:13:06 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/exobo/Courses/385fp {C:/Users/exobo/Courses/385fp/upgrade_armor.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:13:06 on May 11,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/exobo/Courses/385fp" C:/Users/exobo/Courses/385fp/upgrade_armor.sv 
# -- Compiling module upgrade_armor
# 
# Top level modules:
# 	upgrade_armor
# End time: 11:13:06 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/exobo/Courses/385fp {C:/Users/exobo/Courses/385fp/tank2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:13:06 on May 11,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/exobo/Courses/385fp" C:/Users/exobo/Courses/385fp/tank2.sv 
# -- Compiling module tank2
# 
# Top level modules:
# 	tank2
# End time: 11:13:06 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/exobo/Courses/385fp {C:/Users/exobo/Courses/385fp/tank.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:13:06 on May 11,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/exobo/Courses/385fp" C:/Users/exobo/Courses/385fp/tank.sv 
# -- Compiling module tank
# 
# Top level modules:
# 	tank
# End time: 11:13:06 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/exobo/Courses/385fp {C:/Users/exobo/Courses/385fp/barrier_param_gen.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:13:06 on May 11,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/exobo/Courses/385fp" C:/Users/exobo/Courses/385fp/barrier_param_gen.sv 
# -- Compiling module barrier_param_gen
# 
# Top level modules:
# 	barrier_param_gen
# End time: 11:13:06 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/exobo/Courses/385fp {C:/Users/exobo/Courses/385fp/hit_detector.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:13:06 on May 11,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/exobo/Courses/385fp" C:/Users/exobo/Courses/385fp/hit_detector.sv 
# -- Compiling module hit_detector
# 
# Top level modules:
# 	hit_detector
# End time: 11:13:06 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/exobo/Courses/385fp {C:/Users/exobo/Courses/385fp/barrier.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:13:06 on May 11,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/exobo/Courses/385fp" C:/Users/exobo/Courses/385fp/barrier.sv 
# -- Compiling module barrier
# 
# Top level modules:
# 	barrier
# End time: 11:13:06 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/exobo/Courses/385fp {C:/Users/exobo/Courses/385fp/bullet2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:13:06 on May 11,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/exobo/Courses/385fp" C:/Users/exobo/Courses/385fp/bullet2.sv 
# -- Compiling module bullet2
# 
# Top level modules:
# 	bullet2
# End time: 11:13:07 on May 11,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/exobo/Courses/385fp {C:/Users/exobo/Courses/385fp/bullet.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:13:07 on May 11,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/exobo/Courses/385fp" C:/Users/exobo/Courses/385fp/bullet.sv 
# -- Compiling module bullet
# 
# Top level modules:
# 	bullet
# End time: 11:13:07 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/exobo/Courses/385fp {C:/Users/exobo/Courses/385fp/VGA_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:13:07 on May 11,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/exobo/Courses/385fp" C:/Users/exobo/Courses/385fp/VGA_controller.sv 
# -- Compiling module vga_controller
# 
# Top level modules:
# 	vga_controller
# End time: 11:13:07 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/exobo/Courses/385fp {C:/Users/exobo/Courses/385fp/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:13:07 on May 11,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/exobo/Courses/385fp" C:/Users/exobo/Courses/385fp/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 11:13:07 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/exobo/Courses/385fp {C:/Users/exobo/Courses/385fp/Color_Mapper.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:13:07 on May 11,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/exobo/Courses/385fp" C:/Users/exobo/Courses/385fp/Color_Mapper.sv 
# -- Compiling module color_mapper
# 
# Top level modules:
# 	color_mapper
# End time: 11:13:07 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_irq_mapper.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:13:07 on May 11,2022
# vlog -reportprogress 300 -sv -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_irq_mapper.sv 
# -- Compiling module fp_soc_irq_mapper
# 
# Top level modules:
# 	fp_soc_irq_mapper
# End time: 11:13:07 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:13:07 on May 11,2022
# vlog -reportprogress 300 -sv -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv 
# -- Compiling module fp_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0
# 
# Top level modules:
# 	fp_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0
# End time: 11:13:07 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:13:07 on May 11,2022
# vlog -reportprogress 300 -sv -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 
# -- Compiling module fp_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# 
# Top level modules:
# 	fp_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# End time: 11:13:07 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:13:07 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 
# -- Compiling module altera_avalon_st_handshake_clock_crosser
# 
# Top level modules:
# 	altera_avalon_st_handshake_clock_crosser
# End time: 11:13:07 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:13:08 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v 
# -- Compiling module altera_avalon_st_clock_crosser
# 
# Top level modules:
# 	altera_avalon_st_clock_crosser
# End time: 11:13:08 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_std_synchronizer_nocut.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:13:08 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_std_synchronizer_nocut.v 
# -- Compiling module altera_std_synchronizer_nocut
# 
# Top level modules:
# 	altera_std_synchronizer_nocut
# End time: 11:13:08 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_width_adapter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:13:08 on May 11,2022
# vlog -reportprogress 300 -sv -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_width_adapter.sv 
# -- Compiling module altera_merlin_width_adapter
# 
# Top level modules:
# 	altera_merlin_width_adapter
# End time: 11:13:08 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:13:08 on May 11,2022
# vlog -reportprogress 300 -sv -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 
# -- Compiling module altera_merlin_burst_uncompressor
# 
# Top level modules:
# 	altera_merlin_burst_uncompressor
# End time: 11:13:08 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_rsp_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:13:08 on May 11,2022
# vlog -reportprogress 300 -sv -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_rsp_mux.sv 
# -- Compiling module fp_soc_mm_interconnect_0_rsp_mux
# 
# Top level modules:
# 	fp_soc_mm_interconnect_0_rsp_mux
# End time: 11:13:08 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_arbitrator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:13:08 on May 11,2022
# vlog -reportprogress 300 -sv -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_arbitrator.sv 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 11:13:08 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_rsp_demux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:13:08 on May 11,2022
# vlog -reportprogress 300 -sv -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_rsp_demux.sv 
# -- Compiling module fp_soc_mm_interconnect_0_rsp_demux
# 
# Top level modules:
# 	fp_soc_mm_interconnect_0_rsp_demux
# End time: 11:13:08 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_cmd_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:13:08 on May 11,2022
# vlog -reportprogress 300 -sv -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_cmd_mux.sv 
# -- Compiling module fp_soc_mm_interconnect_0_cmd_mux
# 
# Top level modules:
# 	fp_soc_mm_interconnect_0_cmd_mux
# End time: 11:13:08 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_cmd_demux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:13:09 on May 11,2022
# vlog -reportprogress 300 -sv -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_cmd_demux.sv 
# -- Compiling module fp_soc_mm_interconnect_0_cmd_demux
# 
# Top level modules:
# 	fp_soc_mm_interconnect_0_cmd_demux
# End time: 11:13:09 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_burst_adapter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:13:09 on May 11,2022
# vlog -reportprogress 300 -sv -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_burst_adapter.sv 
# -- Compiling module altera_merlin_burst_adapter
# 
# Top level modules:
# 	altera_merlin_burst_adapter
# End time: 11:13:09 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:13:09 on May 11,2022
# vlog -reportprogress 300 -sv -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 
# -- Compiling module altera_merlin_burst_adapter_uncompressed_only
# 
# Top level modules:
# 	altera_merlin_burst_adapter_uncompressed_only
# End time: 11:13:11 on May 11,2022, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# vlog -sv -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_router_007.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:13:11 on May 11,2022
# vlog -reportprogress 300 -sv -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_router_007.sv 
# -- Compiling module fp_soc_mm_interconnect_0_router_007_default_decode
# -- Compiling module fp_soc_mm_interconnect_0_router_007
# 
# Top level modules:
# 	fp_soc_mm_interconnect_0_router_007
# End time: 11:13:11 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_router_002.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:13:11 on May 11,2022
# vlog -reportprogress 300 -sv -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_router_002.sv 
# -- Compiling module fp_soc_mm_interconnect_0_router_002_default_decode
# -- Compiling module fp_soc_mm_interconnect_0_router_002
# 
# Top level modules:
# 	fp_soc_mm_interconnect_0_router_002
# End time: 11:13:11 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_router.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:13:11 on May 11,2022
# vlog -reportprogress 300 -sv -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_router.sv 
# -- Compiling module fp_soc_mm_interconnect_0_router_default_decode
# -- Compiling module fp_soc_mm_interconnect_0_router
# 
# Top level modules:
# 	fp_soc_mm_interconnect_0_router
# End time: 11:13:11 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_slave_agent.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:13:11 on May 11,2022
# vlog -reportprogress 300 -sv -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_slave_agent.sv 
# -- Compiling module altera_merlin_slave_agent
# ** Warning: C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_slave_agent.sv(618): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_slave_agent.sv(488): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_slave_agent.sv(489): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_slave_agent.sv(490): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_slave_agent.sv(491): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_slave_agent.sv(34): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# 
# Top level modules:
# 	altera_merlin_slave_agent
# End time: 11:13:11 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 6
# vlog -sv -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_master_agent.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:13:11 on May 11,2022
# vlog -reportprogress 300 -sv -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_master_agent.sv 
# -- Compiling module altera_merlin_master_agent
# 
# Top level modules:
# 	altera_merlin_master_agent
# End time: 11:13:11 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_slave_translator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:13:11 on May 11,2022
# vlog -reportprogress 300 -sv -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_slave_translator.sv 
# -- Compiling module altera_merlin_slave_translator
# 
# Top level modules:
# 	altera_merlin_slave_translator
# End time: 11:13:12 on May 11,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_master_translator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:13:12 on May 11,2022
# vlog -reportprogress 300 -sv -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_master_translator.sv 
# -- Compiling module altera_merlin_master_translator
# 
# Top level modules:
# 	altera_merlin_master_translator
# End time: 11:13:12 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/exobo/Courses/385fp {C:/Users/exobo/Courses/385fp/lab62.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:13:12 on May 11,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/exobo/Courses/385fp" C:/Users/exobo/Courses/385fp/lab62.sv 
# -- Compiling module lab62
# 
# Top level modules:
# 	lab62
# End time: 11:13:12 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/exobo/Courses/385fp {C:/Users/exobo/Courses/385fp/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:13:12 on May 11,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/exobo/Courses/385fp" C:/Users/exobo/Courses/385fp/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 11:13:12 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -L fp_soc -voptargs="+acc"  testbench
# End time: 11:13:13 on May 11,2022, Elapsed time: 0:02:31
# Errors: 0, Warnings: 13
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -L fp_soc -voptargs=""+acc"" testbench 
# Start time: 11:13:13 on May 11,2022
# Loading sv_std.std
# Loading work.testbench
# Loading work.barrier
# ** Warning: (vsim-3017) C:/Users/exobo/Courses/385fp/testbench.sv(15): [TFMPC] - Too few port connections. Expected 20, found 14.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/b File: C:/Users/exobo/Courses/385fp/barrier.sv
# ** Warning: (vsim-3722) C:/Users/exobo/Courses/385fp/testbench.sv(15): [TFMPC] - Missing connection for port 'Ball2X'.
# ** Warning: (vsim-3722) C:/Users/exobo/Courses/385fp/testbench.sv(15): [TFMPC] - Missing connection for port 'Ball2Y'.
# ** Warning: (vsim-3722) C:/Users/exobo/Courses/385fp/testbench.sv(15): [TFMPC] - Missing connection for port 'Bullet2X'.
# ** Warning: (vsim-3722) C:/Users/exobo/Courses/385fp/testbench.sv(15): [TFMPC] - Missing connection for port 'Bullet2Y'.
# ** Warning: (vsim-3722) C:/Users/exobo/Courses/385fp/testbench.sv(15): [TFMPC] - Missing connection for port 'player_2_collision'.
# ** Warning: (vsim-3722) C:/Users/exobo/Courses/385fp/testbench.sv(15): [TFMPC] - Missing connection for port 'bullet_2_collision'.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 2 us
do lab61_run_msim_rtl_systemverilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlib fp_soc
# ** Warning: (vlib-34) Library already exists at "fp_soc".
# vmap fp_soc fp_soc
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap fp_soc fp_soc 
# Modifying modelsim.ini
# vlog -vlog01compat -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/fp_soc.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:15:54 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/fp_soc.v 
# -- Compiling module fp_soc
# 
# Top level modules:
# 	fp_soc
# End time: 11:15:54 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_reset_controller.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:15:54 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_reset_controller.v 
# -- Compiling module altera_reset_controller
# 
# Top level modules:
# 	altera_reset_controller
# End time: 11:15:55 on May 11,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_reset_synchronizer.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:15:55 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_reset_synchronizer.v 
# -- Compiling module altera_reset_synchronizer
# 
# Top level modules:
# 	altera_reset_synchronizer
# End time: 11:15:55 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:15:55 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0.v 
# -- Compiling module fp_soc_mm_interconnect_0
# 
# Top level modules:
# 	fp_soc_mm_interconnect_0
# End time: 11:15:55 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_avalon_st_adapter_005.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:15:55 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_avalon_st_adapter_005.v 
# -- Compiling module fp_soc_mm_interconnect_0_avalon_st_adapter_005
# 
# Top level modules:
# 	fp_soc_mm_interconnect_0_avalon_st_adapter_005
# End time: 11:15:55 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_avalon_st_adapter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:15:55 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_avalon_st_adapter.v 
# -- Compiling module fp_soc_mm_interconnect_0_avalon_st_adapter
# 
# Top level modules:
# 	fp_soc_mm_interconnect_0_avalon_st_adapter
# End time: 11:15:55 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_avalon_sc_fifo.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:15:55 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_avalon_sc_fifo.v 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 11:15:56 on May 11,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_usb_rst.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:15:56 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_usb_rst.v 
# -- Compiling module fp_soc_usb_rst
# 
# Top level modules:
# 	fp_soc_usb_rst
# End time: 11:15:56 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_usb_gpx.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:15:56 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_usb_gpx.v 
# -- Compiling module fp_soc_usb_gpx
# 
# Top level modules:
# 	fp_soc_usb_gpx
# End time: 11:15:56 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_timer_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:15:56 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_timer_0.v 
# -- Compiling module fp_soc_timer_0
# 
# Top level modules:
# 	fp_soc_timer_0
# End time: 11:15:56 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_sysid_qsys_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:15:56 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_sysid_qsys_0.v 
# -- Compiling module fp_soc_sysid_qsys_0
# 
# Top level modules:
# 	fp_soc_sysid_qsys_0
# End time: 11:15:56 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_spi_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:15:56 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_spi_0.v 
# -- Compiling module fp_soc_spi_0
# 
# Top level modules:
# 	fp_soc_spi_0
# End time: 11:15:56 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_sdram_pll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:15:56 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_sdram_pll.v 
# -- Compiling module fp_soc_sdram_pll_dffpipe_l2c
# -- Compiling module fp_soc_sdram_pll_stdsync_sv6
# -- Compiling module fp_soc_sdram_pll_altpll_vg92
# -- Compiling module fp_soc_sdram_pll
# 
# Top level modules:
# 	fp_soc_sdram_pll
# End time: 11:15:56 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_sdram.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:15:56 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_sdram.v 
# -- Compiling module fp_soc_sdram_input_efifo_module
# -- Compiling module fp_soc_sdram
# 
# Top level modules:
# 	fp_soc_sdram
# End time: 11:15:57 on May 11,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_onchip_memory2_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:15:57 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_onchip_memory2_0.v 
# -- Compiling module fp_soc_onchip_memory2_0
# 
# Top level modules:
# 	fp_soc_onchip_memory2_0
# End time: 11:15:57 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:15:57 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0.v 
# -- Compiling module fp_soc_nios2_gen2_0
# 
# Top level modules:
# 	fp_soc_nios2_gen2_0
# End time: 11:15:57 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:15:57 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v 
# -- Compiling module fp_soc_nios2_gen2_0_cpu_register_bank_a_module
# -- Compiling module fp_soc_nios2_gen2_0_cpu_register_bank_b_module
# -- Compiling module fp_soc_nios2_gen2_0_cpu_nios2_oci_debug
# -- Compiling module fp_soc_nios2_gen2_0_cpu_nios2_oci_break
# -- Compiling module fp_soc_nios2_gen2_0_cpu_nios2_oci_xbrk
# -- Compiling module fp_soc_nios2_gen2_0_cpu_nios2_oci_dbrk
# -- Compiling module fp_soc_nios2_gen2_0_cpu_nios2_oci_itrace
# -- Compiling module fp_soc_nios2_gen2_0_cpu_nios2_oci_td_mode
# -- Compiling module fp_soc_nios2_gen2_0_cpu_nios2_oci_dtrace
# -- Compiling module fp_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt
# -- Compiling module fp_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc
# -- Compiling module fp_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc
# -- Compiling module fp_soc_nios2_gen2_0_cpu_nios2_oci_fifo
# -- Compiling module fp_soc_nios2_gen2_0_cpu_nios2_oci_pib
# -- Compiling module fp_soc_nios2_gen2_0_cpu_nios2_oci_im
# -- Compiling module fp_soc_nios2_gen2_0_cpu_nios2_performance_monitors
# -- Compiling module fp_soc_nios2_gen2_0_cpu_nios2_avalon_reg
# -- Compiling module fp_soc_nios2_gen2_0_cpu_ociram_sp_ram_module
# -- Compiling module fp_soc_nios2_gen2_0_cpu_nios2_ocimem
# -- Compiling module fp_soc_nios2_gen2_0_cpu_nios2_oci
# -- Compiling module fp_soc_nios2_gen2_0_cpu
# 
# Top level modules:
# 	fp_soc_nios2_gen2_0_cpu_nios2_performance_monitors
# 	fp_soc_nios2_gen2_0_cpu
# End time: 11:15:57 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:15:57 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v 
# -- Compiling module fp_soc_nios2_gen2_0_cpu_debug_slave_sysclk
# 
# Top level modules:
# 	fp_soc_nios2_gen2_0_cpu_debug_slave_sysclk
# End time: 11:15:57 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu_debug_slave_tck.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:15:57 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu_debug_slave_tck.v 
# -- Compiling module fp_soc_nios2_gen2_0_cpu_debug_slave_tck
# 
# Top level modules:
# 	fp_soc_nios2_gen2_0_cpu_debug_slave_tck
# End time: 11:15:57 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:15:57 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v 
# -- Compiling module fp_soc_nios2_gen2_0_cpu_debug_slave_wrapper
# 
# Top level modules:
# 	fp_soc_nios2_gen2_0_cpu_debug_slave_wrapper
# End time: 11:15:57 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu_test_bench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:15:58 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu_test_bench.v 
# -- Compiling module fp_soc_nios2_gen2_0_cpu_test_bench
# 
# Top level modules:
# 	fp_soc_nios2_gen2_0_cpu_test_bench
# End time: 11:15:58 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_leds_pio.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:15:58 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_leds_pio.v 
# -- Compiling module fp_soc_leds_pio
# 
# Top level modules:
# 	fp_soc_leds_pio
# End time: 11:15:58 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_keycode.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:15:58 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_keycode.v 
# -- Compiling module fp_soc_keycode
# 
# Top level modules:
# 	fp_soc_keycode
# End time: 11:15:58 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_key.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:15:58 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_key.v 
# -- Compiling module fp_soc_key
# 
# Top level modules:
# 	fp_soc_key
# End time: 11:15:58 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_jtag_uart_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:15:58 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_jtag_uart_0.v 
# -- Compiling module fp_soc_jtag_uart_0_sim_scfifo_w
# -- Compiling module fp_soc_jtag_uart_0_scfifo_w
# -- Compiling module fp_soc_jtag_uart_0_sim_scfifo_r
# -- Compiling module fp_soc_jtag_uart_0_scfifo_r
# -- Compiling module fp_soc_jtag_uart_0
# 
# Top level modules:
# 	fp_soc_jtag_uart_0
# End time: 11:15:58 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_hex_digits_pio.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:15:58 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_hex_digits_pio.v 
# -- Compiling module fp_soc_hex_digits_pio
# 
# Top level modules:
# 	fp_soc_hex_digits_pio
# End time: 11:15:58 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/exobo/Courses/385fp {C:/Users/exobo/Courses/385fp/tank_barrel.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:15:58 on May 11,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/exobo/Courses/385fp" C:/Users/exobo/Courses/385fp/tank_barrel.sv 
# -- Compiling module tank_barrel
# 
# Top level modules:
# 	tank_barrel
# End time: 11:15:58 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/exobo/Courses/385fp {C:/Users/exobo/Courses/385fp/upgrade_speed.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:15:58 on May 11,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/exobo/Courses/385fp" C:/Users/exobo/Courses/385fp/upgrade_speed.sv 
# -- Compiling module upgrade_speed
# 
# Top level modules:
# 	upgrade_speed
# End time: 11:15:58 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/exobo/Courses/385fp {C:/Users/exobo/Courses/385fp/upgrade_bullet.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:15:59 on May 11,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/exobo/Courses/385fp" C:/Users/exobo/Courses/385fp/upgrade_bullet.sv 
# -- Compiling module upgrade_bullet
# 
# Top level modules:
# 	upgrade_bullet
# End time: 11:15:59 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/exobo/Courses/385fp {C:/Users/exobo/Courses/385fp/upgrade_armor.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:15:59 on May 11,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/exobo/Courses/385fp" C:/Users/exobo/Courses/385fp/upgrade_armor.sv 
# -- Compiling module upgrade_armor
# 
# Top level modules:
# 	upgrade_armor
# End time: 11:15:59 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/exobo/Courses/385fp {C:/Users/exobo/Courses/385fp/tank2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:15:59 on May 11,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/exobo/Courses/385fp" C:/Users/exobo/Courses/385fp/tank2.sv 
# -- Compiling module tank2
# 
# Top level modules:
# 	tank2
# End time: 11:15:59 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/exobo/Courses/385fp {C:/Users/exobo/Courses/385fp/tank.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:15:59 on May 11,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/exobo/Courses/385fp" C:/Users/exobo/Courses/385fp/tank.sv 
# -- Compiling module tank
# 
# Top level modules:
# 	tank
# End time: 11:15:59 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/exobo/Courses/385fp {C:/Users/exobo/Courses/385fp/barrier_param_gen.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:15:59 on May 11,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/exobo/Courses/385fp" C:/Users/exobo/Courses/385fp/barrier_param_gen.sv 
# -- Compiling module barrier_param_gen
# 
# Top level modules:
# 	barrier_param_gen
# End time: 11:15:59 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/exobo/Courses/385fp {C:/Users/exobo/Courses/385fp/hit_detector.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:15:59 on May 11,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/exobo/Courses/385fp" C:/Users/exobo/Courses/385fp/hit_detector.sv 
# -- Compiling module hit_detector
# 
# Top level modules:
# 	hit_detector
# End time: 11:15:59 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/exobo/Courses/385fp {C:/Users/exobo/Courses/385fp/barrier.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:15:59 on May 11,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/exobo/Courses/385fp" C:/Users/exobo/Courses/385fp/barrier.sv 
# -- Compiling module barrier
# 
# Top level modules:
# 	barrier
# End time: 11:15:59 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/exobo/Courses/385fp {C:/Users/exobo/Courses/385fp/bullet2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:15:59 on May 11,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/exobo/Courses/385fp" C:/Users/exobo/Courses/385fp/bullet2.sv 
# -- Compiling module bullet2
# 
# Top level modules:
# 	bullet2
# End time: 11:15:59 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/exobo/Courses/385fp {C:/Users/exobo/Courses/385fp/bullet.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:15:59 on May 11,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/exobo/Courses/385fp" C:/Users/exobo/Courses/385fp/bullet.sv 
# -- Compiling module bullet
# 
# Top level modules:
# 	bullet
# End time: 11:15:59 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/exobo/Courses/385fp {C:/Users/exobo/Courses/385fp/VGA_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:16:00 on May 11,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/exobo/Courses/385fp" C:/Users/exobo/Courses/385fp/VGA_controller.sv 
# -- Compiling module vga_controller
# 
# Top level modules:
# 	vga_controller
# End time: 11:16:00 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/exobo/Courses/385fp {C:/Users/exobo/Courses/385fp/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:16:00 on May 11,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/exobo/Courses/385fp" C:/Users/exobo/Courses/385fp/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 11:16:00 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/exobo/Courses/385fp {C:/Users/exobo/Courses/385fp/Color_Mapper.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:16:00 on May 11,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/exobo/Courses/385fp" C:/Users/exobo/Courses/385fp/Color_Mapper.sv 
# -- Compiling module color_mapper
# 
# Top level modules:
# 	color_mapper
# End time: 11:16:00 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_irq_mapper.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:16:00 on May 11,2022
# vlog -reportprogress 300 -sv -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_irq_mapper.sv 
# -- Compiling module fp_soc_irq_mapper
# 
# Top level modules:
# 	fp_soc_irq_mapper
# End time: 11:16:00 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:16:00 on May 11,2022
# vlog -reportprogress 300 -sv -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv 
# -- Compiling module fp_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0
# 
# Top level modules:
# 	fp_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0
# End time: 11:16:00 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:16:00 on May 11,2022
# vlog -reportprogress 300 -sv -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 
# -- Compiling module fp_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# 
# Top level modules:
# 	fp_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# End time: 11:16:00 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:16:00 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 
# -- Compiling module altera_avalon_st_handshake_clock_crosser
# 
# Top level modules:
# 	altera_avalon_st_handshake_clock_crosser
# End time: 11:16:00 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:16:00 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v 
# -- Compiling module altera_avalon_st_clock_crosser
# 
# Top level modules:
# 	altera_avalon_st_clock_crosser
# End time: 11:16:00 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_std_synchronizer_nocut.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:16:00 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_std_synchronizer_nocut.v 
# -- Compiling module altera_std_synchronizer_nocut
# 
# Top level modules:
# 	altera_std_synchronizer_nocut
# End time: 11:16:00 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_width_adapter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:16:01 on May 11,2022
# vlog -reportprogress 300 -sv -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_width_adapter.sv 
# -- Compiling module altera_merlin_width_adapter
# 
# Top level modules:
# 	altera_merlin_width_adapter
# End time: 11:16:01 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:16:01 on May 11,2022
# vlog -reportprogress 300 -sv -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 
# -- Compiling module altera_merlin_burst_uncompressor
# 
# Top level modules:
# 	altera_merlin_burst_uncompressor
# End time: 11:16:01 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_rsp_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:16:01 on May 11,2022
# vlog -reportprogress 300 -sv -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_rsp_mux.sv 
# -- Compiling module fp_soc_mm_interconnect_0_rsp_mux
# 
# Top level modules:
# 	fp_soc_mm_interconnect_0_rsp_mux
# End time: 11:16:01 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_arbitrator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:16:01 on May 11,2022
# vlog -reportprogress 300 -sv -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_arbitrator.sv 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 11:16:01 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_rsp_demux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:16:01 on May 11,2022
# vlog -reportprogress 300 -sv -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_rsp_demux.sv 
# -- Compiling module fp_soc_mm_interconnect_0_rsp_demux
# 
# Top level modules:
# 	fp_soc_mm_interconnect_0_rsp_demux
# End time: 11:16:01 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_cmd_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:16:01 on May 11,2022
# vlog -reportprogress 300 -sv -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_cmd_mux.sv 
# -- Compiling module fp_soc_mm_interconnect_0_cmd_mux
# 
# Top level modules:
# 	fp_soc_mm_interconnect_0_cmd_mux
# End time: 11:16:01 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_cmd_demux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:16:01 on May 11,2022
# vlog -reportprogress 300 -sv -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_cmd_demux.sv 
# -- Compiling module fp_soc_mm_interconnect_0_cmd_demux
# 
# Top level modules:
# 	fp_soc_mm_interconnect_0_cmd_demux
# End time: 11:16:01 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_burst_adapter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:16:01 on May 11,2022
# vlog -reportprogress 300 -sv -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_burst_adapter.sv 
# -- Compiling module altera_merlin_burst_adapter
# 
# Top level modules:
# 	altera_merlin_burst_adapter
# End time: 11:16:02 on May 11,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:16:02 on May 11,2022
# vlog -reportprogress 300 -sv -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 
# -- Compiling module altera_merlin_burst_adapter_uncompressed_only
# 
# Top level modules:
# 	altera_merlin_burst_adapter_uncompressed_only
# End time: 11:16:02 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_router_007.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:16:02 on May 11,2022
# vlog -reportprogress 300 -sv -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_router_007.sv 
# -- Compiling module fp_soc_mm_interconnect_0_router_007_default_decode
# -- Compiling module fp_soc_mm_interconnect_0_router_007
# 
# Top level modules:
# 	fp_soc_mm_interconnect_0_router_007
# End time: 11:16:02 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_router_002.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:16:02 on May 11,2022
# vlog -reportprogress 300 -sv -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_router_002.sv 
# -- Compiling module fp_soc_mm_interconnect_0_router_002_default_decode
# -- Compiling module fp_soc_mm_interconnect_0_router_002
# 
# Top level modules:
# 	fp_soc_mm_interconnect_0_router_002
# End time: 11:16:02 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_router.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:16:02 on May 11,2022
# vlog -reportprogress 300 -sv -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_router.sv 
# -- Compiling module fp_soc_mm_interconnect_0_router_default_decode
# -- Compiling module fp_soc_mm_interconnect_0_router
# 
# Top level modules:
# 	fp_soc_mm_interconnect_0_router
# End time: 11:16:02 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_slave_agent.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:16:02 on May 11,2022
# vlog -reportprogress 300 -sv -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_slave_agent.sv 
# -- Compiling module altera_merlin_slave_agent
# ** Warning: C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_slave_agent.sv(618): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_slave_agent.sv(488): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_slave_agent.sv(489): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_slave_agent.sv(490): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_slave_agent.sv(491): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_slave_agent.sv(34): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# 
# Top level modules:
# 	altera_merlin_slave_agent
# End time: 11:16:02 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 6
# vlog -sv -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_master_agent.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:16:02 on May 11,2022
# vlog -reportprogress 300 -sv -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_master_agent.sv 
# -- Compiling module altera_merlin_master_agent
# 
# Top level modules:
# 	altera_merlin_master_agent
# End time: 11:16:02 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_slave_translator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:16:02 on May 11,2022
# vlog -reportprogress 300 -sv -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_slave_translator.sv 
# -- Compiling module altera_merlin_slave_translator
# 
# Top level modules:
# 	altera_merlin_slave_translator
# End time: 11:16:02 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_master_translator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:16:03 on May 11,2022
# vlog -reportprogress 300 -sv -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_master_translator.sv 
# -- Compiling module altera_merlin_master_translator
# 
# Top level modules:
# 	altera_merlin_master_translator
# End time: 11:16:03 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/exobo/Courses/385fp {C:/Users/exobo/Courses/385fp/lab62.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:16:03 on May 11,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/exobo/Courses/385fp" C:/Users/exobo/Courses/385fp/lab62.sv 
# -- Compiling module lab62
# 
# Top level modules:
# 	lab62
# End time: 11:16:03 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/exobo/Courses/385fp {C:/Users/exobo/Courses/385fp/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:16:03 on May 11,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/exobo/Courses/385fp" C:/Users/exobo/Courses/385fp/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 11:16:03 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -L fp_soc -voptargs="+acc"  testbench
# End time: 11:16:04 on May 11,2022, Elapsed time: 0:02:51
# Errors: 0, Warnings: 13
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -L fp_soc -voptargs=""+acc"" testbench 
# Start time: 11:16:04 on May 11,2022
# Loading sv_std.std
# Loading work.testbench
# Loading work.barrier
# ** Warning: (vsim-3017) C:/Users/exobo/Courses/385fp/testbench.sv(15): [TFMPC] - Too few port connections. Expected 20, found 14.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/b File: C:/Users/exobo/Courses/385fp/barrier.sv
# ** Warning: (vsim-3722) C:/Users/exobo/Courses/385fp/testbench.sv(15): [TFMPC] - Missing connection for port 'Ball2X'.
# ** Warning: (vsim-3722) C:/Users/exobo/Courses/385fp/testbench.sv(15): [TFMPC] - Missing connection for port 'Ball2Y'.
# ** Warning: (vsim-3722) C:/Users/exobo/Courses/385fp/testbench.sv(15): [TFMPC] - Missing connection for port 'Bullet2X'.
# ** Warning: (vsim-3722) C:/Users/exobo/Courses/385fp/testbench.sv(15): [TFMPC] - Missing connection for port 'Bullet2Y'.
# ** Warning: (vsim-3722) C:/Users/exobo/Courses/385fp/testbench.sv(15): [TFMPC] - Missing connection for port 'player_2_collision'.
# ** Warning: (vsim-3722) C:/Users/exobo/Courses/385fp/testbench.sv(15): [TFMPC] - Missing connection for port 'bullet_2_collision'.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 2 us
do lab61_run_msim_rtl_systemverilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlib fp_soc
# ** Warning: (vlib-34) Library already exists at "fp_soc".
# vmap fp_soc fp_soc
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap fp_soc fp_soc 
# Modifying modelsim.ini
# vlog -vlog01compat -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/fp_soc.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:17:26 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/fp_soc.v 
# -- Compiling module fp_soc
# 
# Top level modules:
# 	fp_soc
# End time: 11:17:27 on May 11,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_reset_controller.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:17:27 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_reset_controller.v 
# -- Compiling module altera_reset_controller
# 
# Top level modules:
# 	altera_reset_controller
# End time: 11:17:27 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_reset_synchronizer.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:17:27 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_reset_synchronizer.v 
# -- Compiling module altera_reset_synchronizer
# 
# Top level modules:
# 	altera_reset_synchronizer
# End time: 11:17:28 on May 11,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:17:28 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0.v 
# -- Compiling module fp_soc_mm_interconnect_0
# 
# Top level modules:
# 	fp_soc_mm_interconnect_0
# End time: 11:17:28 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_avalon_st_adapter_005.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:17:28 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_avalon_st_adapter_005.v 
# -- Compiling module fp_soc_mm_interconnect_0_avalon_st_adapter_005
# 
# Top level modules:
# 	fp_soc_mm_interconnect_0_avalon_st_adapter_005
# End time: 11:17:28 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_avalon_st_adapter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:17:28 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_avalon_st_adapter.v 
# -- Compiling module fp_soc_mm_interconnect_0_avalon_st_adapter
# 
# Top level modules:
# 	fp_soc_mm_interconnect_0_avalon_st_adapter
# End time: 11:17:29 on May 11,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_avalon_sc_fifo.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:17:29 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_avalon_sc_fifo.v 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 11:17:29 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_usb_rst.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:17:29 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_usb_rst.v 
# -- Compiling module fp_soc_usb_rst
# 
# Top level modules:
# 	fp_soc_usb_rst
# End time: 11:17:29 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_usb_gpx.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:17:29 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_usb_gpx.v 
# -- Compiling module fp_soc_usb_gpx
# 
# Top level modules:
# 	fp_soc_usb_gpx
# End time: 11:17:29 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_timer_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:17:29 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_timer_0.v 
# -- Compiling module fp_soc_timer_0
# 
# Top level modules:
# 	fp_soc_timer_0
# End time: 11:17:29 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_sysid_qsys_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:17:29 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_sysid_qsys_0.v 
# -- Compiling module fp_soc_sysid_qsys_0
# 
# Top level modules:
# 	fp_soc_sysid_qsys_0
# End time: 11:17:29 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_spi_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:17:29 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_spi_0.v 
# -- Compiling module fp_soc_spi_0
# 
# Top level modules:
# 	fp_soc_spi_0
# End time: 11:17:29 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_sdram_pll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:17:29 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_sdram_pll.v 
# -- Compiling module fp_soc_sdram_pll_dffpipe_l2c
# -- Compiling module fp_soc_sdram_pll_stdsync_sv6
# -- Compiling module fp_soc_sdram_pll_altpll_vg92
# -- Compiling module fp_soc_sdram_pll
# 
# Top level modules:
# 	fp_soc_sdram_pll
# End time: 11:17:30 on May 11,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_sdram.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:17:30 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_sdram.v 
# -- Compiling module fp_soc_sdram_input_efifo_module
# -- Compiling module fp_soc_sdram
# 
# Top level modules:
# 	fp_soc_sdram
# End time: 11:17:30 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_onchip_memory2_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:17:30 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_onchip_memory2_0.v 
# -- Compiling module fp_soc_onchip_memory2_0
# 
# Top level modules:
# 	fp_soc_onchip_memory2_0
# End time: 11:17:30 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:17:30 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0.v 
# -- Compiling module fp_soc_nios2_gen2_0
# 
# Top level modules:
# 	fp_soc_nios2_gen2_0
# End time: 11:17:30 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:17:30 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu.v 
# -- Compiling module fp_soc_nios2_gen2_0_cpu_register_bank_a_module
# -- Compiling module fp_soc_nios2_gen2_0_cpu_register_bank_b_module
# -- Compiling module fp_soc_nios2_gen2_0_cpu_nios2_oci_debug
# -- Compiling module fp_soc_nios2_gen2_0_cpu_nios2_oci_break
# -- Compiling module fp_soc_nios2_gen2_0_cpu_nios2_oci_xbrk
# -- Compiling module fp_soc_nios2_gen2_0_cpu_nios2_oci_dbrk
# -- Compiling module fp_soc_nios2_gen2_0_cpu_nios2_oci_itrace
# -- Compiling module fp_soc_nios2_gen2_0_cpu_nios2_oci_td_mode
# -- Compiling module fp_soc_nios2_gen2_0_cpu_nios2_oci_dtrace
# -- Compiling module fp_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt
# -- Compiling module fp_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc
# -- Compiling module fp_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc
# -- Compiling module fp_soc_nios2_gen2_0_cpu_nios2_oci_fifo
# -- Compiling module fp_soc_nios2_gen2_0_cpu_nios2_oci_pib
# -- Compiling module fp_soc_nios2_gen2_0_cpu_nios2_oci_im
# -- Compiling module fp_soc_nios2_gen2_0_cpu_nios2_performance_monitors
# -- Compiling module fp_soc_nios2_gen2_0_cpu_nios2_avalon_reg
# -- Compiling module fp_soc_nios2_gen2_0_cpu_ociram_sp_ram_module
# -- Compiling module fp_soc_nios2_gen2_0_cpu_nios2_ocimem
# -- Compiling module fp_soc_nios2_gen2_0_cpu_nios2_oci
# -- Compiling module fp_soc_nios2_gen2_0_cpu
# 
# Top level modules:
# 	fp_soc_nios2_gen2_0_cpu_nios2_performance_monitors
# 	fp_soc_nios2_gen2_0_cpu
# End time: 11:17:30 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:17:30 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v 
# -- Compiling module fp_soc_nios2_gen2_0_cpu_debug_slave_sysclk
# 
# Top level modules:
# 	fp_soc_nios2_gen2_0_cpu_debug_slave_sysclk
# End time: 11:17:30 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu_debug_slave_tck.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:17:31 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu_debug_slave_tck.v 
# -- Compiling module fp_soc_nios2_gen2_0_cpu_debug_slave_tck
# 
# Top level modules:
# 	fp_soc_nios2_gen2_0_cpu_debug_slave_tck
# End time: 11:17:31 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:17:31 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v 
# -- Compiling module fp_soc_nios2_gen2_0_cpu_debug_slave_wrapper
# 
# Top level modules:
# 	fp_soc_nios2_gen2_0_cpu_debug_slave_wrapper
# End time: 11:17:31 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu_test_bench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:17:31 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_nios2_gen2_0_cpu_test_bench.v 
# -- Compiling module fp_soc_nios2_gen2_0_cpu_test_bench
# 
# Top level modules:
# 	fp_soc_nios2_gen2_0_cpu_test_bench
# End time: 11:17:31 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_leds_pio.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:17:31 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_leds_pio.v 
# -- Compiling module fp_soc_leds_pio
# 
# Top level modules:
# 	fp_soc_leds_pio
# End time: 11:17:31 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_keycode.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:17:31 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_keycode.v 
# -- Compiling module fp_soc_keycode
# 
# Top level modules:
# 	fp_soc_keycode
# End time: 11:17:31 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_key.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:17:31 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_key.v 
# -- Compiling module fp_soc_key
# 
# Top level modules:
# 	fp_soc_key
# End time: 11:17:31 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_jtag_uart_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:17:31 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_jtag_uart_0.v 
# -- Compiling module fp_soc_jtag_uart_0_sim_scfifo_w
# -- Compiling module fp_soc_jtag_uart_0_scfifo_w
# -- Compiling module fp_soc_jtag_uart_0_sim_scfifo_r
# -- Compiling module fp_soc_jtag_uart_0_scfifo_r
# -- Compiling module fp_soc_jtag_uart_0
# 
# Top level modules:
# 	fp_soc_jtag_uart_0
# End time: 11:17:31 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_hex_digits_pio.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:17:31 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_hex_digits_pio.v 
# -- Compiling module fp_soc_hex_digits_pio
# 
# Top level modules:
# 	fp_soc_hex_digits_pio
# End time: 11:17:31 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/exobo/Courses/385fp {C:/Users/exobo/Courses/385fp/tank_barrel.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:17:31 on May 11,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/exobo/Courses/385fp" C:/Users/exobo/Courses/385fp/tank_barrel.sv 
# -- Compiling module tank_barrel
# 
# Top level modules:
# 	tank_barrel
# End time: 11:17:32 on May 11,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/exobo/Courses/385fp {C:/Users/exobo/Courses/385fp/upgrade_speed.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:17:32 on May 11,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/exobo/Courses/385fp" C:/Users/exobo/Courses/385fp/upgrade_speed.sv 
# -- Compiling module upgrade_speed
# 
# Top level modules:
# 	upgrade_speed
# End time: 11:17:32 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/exobo/Courses/385fp {C:/Users/exobo/Courses/385fp/upgrade_bullet.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:17:32 on May 11,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/exobo/Courses/385fp" C:/Users/exobo/Courses/385fp/upgrade_bullet.sv 
# -- Compiling module upgrade_bullet
# 
# Top level modules:
# 	upgrade_bullet
# End time: 11:17:32 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/exobo/Courses/385fp {C:/Users/exobo/Courses/385fp/upgrade_armor.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:17:32 on May 11,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/exobo/Courses/385fp" C:/Users/exobo/Courses/385fp/upgrade_armor.sv 
# -- Compiling module upgrade_armor
# 
# Top level modules:
# 	upgrade_armor
# End time: 11:17:32 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/exobo/Courses/385fp {C:/Users/exobo/Courses/385fp/tank2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:17:32 on May 11,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/exobo/Courses/385fp" C:/Users/exobo/Courses/385fp/tank2.sv 
# -- Compiling module tank2
# 
# Top level modules:
# 	tank2
# End time: 11:17:32 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/exobo/Courses/385fp {C:/Users/exobo/Courses/385fp/tank.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:17:32 on May 11,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/exobo/Courses/385fp" C:/Users/exobo/Courses/385fp/tank.sv 
# -- Compiling module tank
# 
# Top level modules:
# 	tank
# End time: 11:17:32 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/exobo/Courses/385fp {C:/Users/exobo/Courses/385fp/barrier_param_gen.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:17:32 on May 11,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/exobo/Courses/385fp" C:/Users/exobo/Courses/385fp/barrier_param_gen.sv 
# -- Compiling module barrier_param_gen
# 
# Top level modules:
# 	barrier_param_gen
# End time: 11:17:32 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/exobo/Courses/385fp {C:/Users/exobo/Courses/385fp/hit_detector.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:17:32 on May 11,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/exobo/Courses/385fp" C:/Users/exobo/Courses/385fp/hit_detector.sv 
# -- Compiling module hit_detector
# 
# Top level modules:
# 	hit_detector
# End time: 11:17:32 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/exobo/Courses/385fp {C:/Users/exobo/Courses/385fp/barrier.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:17:32 on May 11,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/exobo/Courses/385fp" C:/Users/exobo/Courses/385fp/barrier.sv 
# -- Compiling module barrier
# 
# Top level modules:
# 	barrier
# End time: 11:17:32 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/exobo/Courses/385fp {C:/Users/exobo/Courses/385fp/bullet2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:17:32 on May 11,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/exobo/Courses/385fp" C:/Users/exobo/Courses/385fp/bullet2.sv 
# -- Compiling module bullet2
# 
# Top level modules:
# 	bullet2
# End time: 11:17:33 on May 11,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/exobo/Courses/385fp {C:/Users/exobo/Courses/385fp/bullet.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:17:33 on May 11,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/exobo/Courses/385fp" C:/Users/exobo/Courses/385fp/bullet.sv 
# -- Compiling module bullet
# 
# Top level modules:
# 	bullet
# End time: 11:17:33 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/exobo/Courses/385fp {C:/Users/exobo/Courses/385fp/VGA_controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:17:33 on May 11,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/exobo/Courses/385fp" C:/Users/exobo/Courses/385fp/VGA_controller.sv 
# -- Compiling module vga_controller
# 
# Top level modules:
# 	vga_controller
# End time: 11:17:33 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/exobo/Courses/385fp {C:/Users/exobo/Courses/385fp/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:17:33 on May 11,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/exobo/Courses/385fp" C:/Users/exobo/Courses/385fp/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 11:17:33 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/exobo/Courses/385fp {C:/Users/exobo/Courses/385fp/Color_Mapper.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:17:33 on May 11,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/exobo/Courses/385fp" C:/Users/exobo/Courses/385fp/Color_Mapper.sv 
# -- Compiling module color_mapper
# 
# Top level modules:
# 	color_mapper
# End time: 11:17:33 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_irq_mapper.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:17:33 on May 11,2022
# vlog -reportprogress 300 -sv -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_irq_mapper.sv 
# -- Compiling module fp_soc_irq_mapper
# 
# Top level modules:
# 	fp_soc_irq_mapper
# End time: 11:17:33 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:17:33 on May 11,2022
# vlog -reportprogress 300 -sv -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv 
# -- Compiling module fp_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0
# 
# Top level modules:
# 	fp_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0
# End time: 11:17:33 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:17:33 on May 11,2022
# vlog -reportprogress 300 -sv -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 
# -- Compiling module fp_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# 
# Top level modules:
# 	fp_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# End time: 11:17:33 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:17:33 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 
# -- Compiling module altera_avalon_st_handshake_clock_crosser
# 
# Top level modules:
# 	altera_avalon_st_handshake_clock_crosser
# End time: 11:17:33 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:17:34 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v 
# -- Compiling module altera_avalon_st_clock_crosser
# 
# Top level modules:
# 	altera_avalon_st_clock_crosser
# End time: 11:17:34 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_std_synchronizer_nocut.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:17:34 on May 11,2022
# vlog -reportprogress 300 -vlog01compat -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_std_synchronizer_nocut.v 
# -- Compiling module altera_std_synchronizer_nocut
# 
# Top level modules:
# 	altera_std_synchronizer_nocut
# End time: 11:17:34 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_width_adapter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:17:34 on May 11,2022
# vlog -reportprogress 300 -sv -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_width_adapter.sv 
# -- Compiling module altera_merlin_width_adapter
# 
# Top level modules:
# 	altera_merlin_width_adapter
# End time: 11:17:34 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:17:34 on May 11,2022
# vlog -reportprogress 300 -sv -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 
# -- Compiling module altera_merlin_burst_uncompressor
# 
# Top level modules:
# 	altera_merlin_burst_uncompressor
# End time: 11:17:34 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_rsp_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:17:34 on May 11,2022
# vlog -reportprogress 300 -sv -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_rsp_mux.sv 
# -- Compiling module fp_soc_mm_interconnect_0_rsp_mux
# 
# Top level modules:
# 	fp_soc_mm_interconnect_0_rsp_mux
# End time: 11:17:34 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_arbitrator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:17:34 on May 11,2022
# vlog -reportprogress 300 -sv -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_arbitrator.sv 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 11:17:34 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_rsp_demux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:17:34 on May 11,2022
# vlog -reportprogress 300 -sv -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_rsp_demux.sv 
# -- Compiling module fp_soc_mm_interconnect_0_rsp_demux
# 
# Top level modules:
# 	fp_soc_mm_interconnect_0_rsp_demux
# End time: 11:17:34 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_cmd_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:17:34 on May 11,2022
# vlog -reportprogress 300 -sv -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_cmd_mux.sv 
# -- Compiling module fp_soc_mm_interconnect_0_cmd_mux
# 
# Top level modules:
# 	fp_soc_mm_interconnect_0_cmd_mux
# End time: 11:17:34 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_cmd_demux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:17:34 on May 11,2022
# vlog -reportprogress 300 -sv -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_cmd_demux.sv 
# -- Compiling module fp_soc_mm_interconnect_0_cmd_demux
# 
# Top level modules:
# 	fp_soc_mm_interconnect_0_cmd_demux
# End time: 11:17:35 on May 11,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_burst_adapter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:17:35 on May 11,2022
# vlog -reportprogress 300 -sv -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_burst_adapter.sv 
# -- Compiling module altera_merlin_burst_adapter
# 
# Top level modules:
# 	altera_merlin_burst_adapter
# End time: 11:17:35 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:17:35 on May 11,2022
# vlog -reportprogress 300 -sv -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 
# -- Compiling module altera_merlin_burst_adapter_uncompressed_only
# 
# Top level modules:
# 	altera_merlin_burst_adapter_uncompressed_only
# End time: 11:17:36 on May 11,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_router_007.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:17:36 on May 11,2022
# vlog -reportprogress 300 -sv -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_router_007.sv 
# -- Compiling module fp_soc_mm_interconnect_0_router_007_default_decode
# -- Compiling module fp_soc_mm_interconnect_0_router_007
# 
# Top level modules:
# 	fp_soc_mm_interconnect_0_router_007
# End time: 11:17:36 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_router_002.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:17:36 on May 11,2022
# vlog -reportprogress 300 -sv -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_router_002.sv 
# -- Compiling module fp_soc_mm_interconnect_0_router_002_default_decode
# -- Compiling module fp_soc_mm_interconnect_0_router_002
# 
# Top level modules:
# 	fp_soc_mm_interconnect_0_router_002
# End time: 11:17:36 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_router.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:17:36 on May 11,2022
# vlog -reportprogress 300 -sv -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/fp_soc_mm_interconnect_0_router.sv 
# -- Compiling module fp_soc_mm_interconnect_0_router_default_decode
# -- Compiling module fp_soc_mm_interconnect_0_router
# 
# Top level modules:
# 	fp_soc_mm_interconnect_0_router
# End time: 11:17:36 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_slave_agent.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:17:36 on May 11,2022
# vlog -reportprogress 300 -sv -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_slave_agent.sv 
# -- Compiling module altera_merlin_slave_agent
# ** Warning: C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_slave_agent.sv(618): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_slave_agent.sv(488): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_slave_agent.sv(489): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_slave_agent.sv(490): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_slave_agent.sv(491): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_slave_agent.sv(34): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# 
# Top level modules:
# 	altera_merlin_slave_agent
# End time: 11:17:36 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 6
# vlog -sv -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_master_agent.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:17:36 on May 11,2022
# vlog -reportprogress 300 -sv -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_master_agent.sv 
# -- Compiling module altera_merlin_master_agent
# 
# Top level modules:
# 	altera_merlin_master_agent
# End time: 11:17:36 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_slave_translator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:17:36 on May 11,2022
# vlog -reportprogress 300 -sv -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_slave_translator.sv 
# -- Compiling module altera_merlin_slave_translator
# 
# Top level modules:
# 	altera_merlin_slave_translator
# End time: 11:17:36 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work fp_soc +incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules {C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_master_translator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:17:36 on May 11,2022
# vlog -reportprogress 300 -sv -work fp_soc "+incdir+C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules" C:/Users/exobo/Courses/385fp/fp_soc/synthesis/submodules/altera_merlin_master_translator.sv 
# -- Compiling module altera_merlin_master_translator
# 
# Top level modules:
# 	altera_merlin_master_translator
# End time: 11:17:36 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/exobo/Courses/385fp {C:/Users/exobo/Courses/385fp/lab62.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:17:37 on May 11,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/exobo/Courses/385fp" C:/Users/exobo/Courses/385fp/lab62.sv 
# -- Compiling module lab62
# 
# Top level modules:
# 	lab62
# End time: 11:17:37 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/exobo/Courses/385fp {C:/Users/exobo/Courses/385fp/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:17:37 on May 11,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/exobo/Courses/385fp" C:/Users/exobo/Courses/385fp/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 11:17:37 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -L fp_soc -voptargs="+acc"  testbench
# End time: 11:17:38 on May 11,2022, Elapsed time: 0:01:34
# Errors: 0, Warnings: 13
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -L fp_soc -voptargs=""+acc"" testbench 
# Start time: 11:17:38 on May 11,2022
# Loading sv_std.std
# Loading work.testbench
# Loading work.barrier
# ** Warning: (vsim-3017) C:/Users/exobo/Courses/385fp/testbench.sv(15): [TFMPC] - Too few port connections. Expected 20, found 14.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/b File: C:/Users/exobo/Courses/385fp/barrier.sv
# ** Warning: (vsim-3722) C:/Users/exobo/Courses/385fp/testbench.sv(15): [TFMPC] - Missing connection for port 'Ball2X'.
# ** Warning: (vsim-3722) C:/Users/exobo/Courses/385fp/testbench.sv(15): [TFMPC] - Missing connection for port 'Ball2Y'.
# ** Warning: (vsim-3722) C:/Users/exobo/Courses/385fp/testbench.sv(15): [TFMPC] - Missing connection for port 'Bullet2X'.
# ** Warning: (vsim-3722) C:/Users/exobo/Courses/385fp/testbench.sv(15): [TFMPC] - Missing connection for port 'Bullet2Y'.
# ** Warning: (vsim-3722) C:/Users/exobo/Courses/385fp/testbench.sv(15): [TFMPC] - Missing connection for port 'player_2_collision'.
# ** Warning: (vsim-3722) C:/Users/exobo/Courses/385fp/testbench.sv(15): [TFMPC] - Missing connection for port 'bullet_2_collision'.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 2 us
# End time: 11:18:21 on May 11,2022, Elapsed time: 0:00:43
# Errors: 0, Warnings: 7
