python main_revise_v3_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --nonlin moderate --covspecs incorrect --output_dir output/simulate_v3/LR/ --random_seed 0 2>&1 | tee output/simulate_v3/LR/log/4500moderateincorrecttr0.8_S0D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --nonlin moderate --covspecs incorrect --output_dir output/simulate_v3/LR/ --random_seed 1 2>&1 | tee output/simulate_v3/LR/log/4500moderateincorrecttr0.8_S1D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --nonlin moderate --covspecs incorrect --output_dir output/simulate_v3/LR/ --random_seed 2 2>&1 | tee output/simulate_v3/LR/log/4500moderateincorrecttr0.8_S2D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --nonlin moderate --covspecs incorrect --output_dir output/simulate_v3/LR/ --random_seed 3 2>&1 | tee output/simulate_v3/LR/log/4500moderateincorrecttr0.8_S3D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --nonlin moderate --covspecs incorrect --output_dir output/simulate_v3/LR/ --random_seed 4 2>&1 | tee output/simulate_v3/LR/log/4500moderateincorrecttr0.8_S4D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --nonlin moderate --covspecs incorrect --output_dir output/simulate_v3/LR/ --random_seed 5 2>&1 | tee output/simulate_v3/LR/log/4500moderateincorrecttr0.8_S5D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --nonlin moderate --covspecs incorrect --output_dir output/simulate_v3/LR/ --random_seed 6 2>&1 | tee output/simulate_v3/LR/log/4500moderateincorrecttr0.8_S6D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --nonlin moderate --covspecs incorrect --output_dir output/simulate_v3/LR/ --random_seed 7 2>&1 | tee output/simulate_v3/LR/log/4500moderateincorrecttr0.8_S7D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --nonlin moderate --covspecs incorrect --output_dir output/simulate_v3/LR/ --random_seed 8 2>&1 | tee output/simulate_v3/LR/log/4500moderateincorrecttr0.8_S8D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --nonlin moderate --covspecs incorrect --output_dir output/simulate_v3/LR/ --random_seed 9 2>&1 | tee output/simulate_v3/LR/log/4500moderateincorrecttr0.8_S9D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --nonlin moderate --covspecs incorrect --output_dir output/simulate_v3/LR/ --random_seed 10 2>&1 | tee output/simulate_v3/LR/log/4500moderateincorrecttr0.8_S10D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --nonlin moderate --covspecs incorrect --output_dir output/simulate_v3/LR/ --random_seed 11 2>&1 | tee output/simulate_v3/LR/log/4500moderateincorrecttr0.8_S11D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --nonlin moderate --covspecs incorrect --output_dir output/simulate_v3/LR/ --random_seed 12 2>&1 | tee output/simulate_v3/LR/log/4500moderateincorrecttr0.8_S12D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --nonlin moderate --covspecs incorrect --output_dir output/simulate_v3/LR/ --random_seed 13 2>&1 | tee output/simulate_v3/LR/log/4500moderateincorrecttr0.8_S13D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --nonlin moderate --covspecs incorrect --output_dir output/simulate_v3/LR/ --random_seed 14 2>&1 | tee output/simulate_v3/LR/log/4500moderateincorrecttr0.8_S14D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --nonlin moderate --covspecs incorrect --output_dir output/simulate_v3/LR/ --random_seed 15 2>&1 | tee output/simulate_v3/LR/log/4500moderateincorrecttr0.8_S15D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --nonlin moderate --covspecs incorrect --output_dir output/simulate_v3/LR/ --random_seed 16 2>&1 | tee output/simulate_v3/LR/log/4500moderateincorrecttr0.8_S16D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --nonlin moderate --covspecs incorrect --output_dir output/simulate_v3/LR/ --random_seed 17 2>&1 | tee output/simulate_v3/LR/log/4500moderateincorrecttr0.8_S17D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --nonlin moderate --covspecs incorrect --output_dir output/simulate_v3/LR/ --random_seed 18 2>&1 | tee output/simulate_v3/LR/log/4500moderateincorrecttr0.8_S18D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --nonlin moderate --covspecs incorrect --output_dir output/simulate_v3/LR/ --random_seed 19 2>&1 | tee output/simulate_v3/LR/log/4500moderateincorrecttr0.8_S19D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --nonlin moderate --covspecs incorrect --output_dir output/simulate_v3/LR/ --random_seed 20 2>&1 | tee output/simulate_v3/LR/log/4500moderateincorrecttr0.8_S20D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --nonlin moderate --covspecs incorrect --output_dir output/simulate_v3/LR/ --random_seed 21 2>&1 | tee output/simulate_v3/LR/log/4500moderateincorrecttr0.8_S21D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --nonlin moderate --covspecs incorrect --output_dir output/simulate_v3/LR/ --random_seed 22 2>&1 | tee output/simulate_v3/LR/log/4500moderateincorrecttr0.8_S22D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --nonlin moderate --covspecs incorrect --output_dir output/simulate_v3/LR/ --random_seed 23 2>&1 | tee output/simulate_v3/LR/log/4500moderateincorrecttr0.8_S23D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --nonlin moderate --covspecs incorrect --output_dir output/simulate_v3/LR/ --random_seed 24 2>&1 | tee output/simulate_v3/LR/log/4500moderateincorrecttr0.8_S24D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --nonlin moderate --covspecs incorrect --output_dir output/simulate_v3/LR/ --random_seed 25 2>&1 | tee output/simulate_v3/LR/log/4500moderateincorrecttr0.8_S25D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --nonlin moderate --covspecs incorrect --output_dir output/simulate_v3/LR/ --random_seed 26 2>&1 | tee output/simulate_v3/LR/log/4500moderateincorrecttr0.8_S26D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --nonlin moderate --covspecs incorrect --output_dir output/simulate_v3/LR/ --random_seed 27 2>&1 | tee output/simulate_v3/LR/log/4500moderateincorrecttr0.8_S27D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --nonlin moderate --covspecs incorrect --output_dir output/simulate_v3/LR/ --random_seed 28 2>&1 | tee output/simulate_v3/LR/log/4500moderateincorrecttr0.8_S28D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --nonlin moderate --covspecs incorrect --output_dir output/simulate_v3/LR/ --random_seed 29 2>&1 | tee output/simulate_v3/LR/log/4500moderateincorrecttr0.8_S29D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --nonlin moderate --covspecs incorrect --output_dir output/simulate_v3/LR/ --random_seed 30 2>&1 | tee output/simulate_v3/LR/log/4500moderateincorrecttr0.8_S30D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --nonlin moderate --covspecs incorrect --output_dir output/simulate_v3/LR/ --random_seed 31 2>&1 | tee output/simulate_v3/LR/log/4500moderateincorrecttr0.8_S31D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --nonlin moderate --covspecs incorrect --output_dir output/simulate_v3/LR/ --random_seed 32 2>&1 | tee output/simulate_v3/LR/log/4500moderateincorrecttr0.8_S32D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --nonlin moderate --covspecs incorrect --output_dir output/simulate_v3/LR/ --random_seed 33 2>&1 | tee output/simulate_v3/LR/log/4500moderateincorrecttr0.8_S33D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --nonlin moderate --covspecs incorrect --output_dir output/simulate_v3/LR/ --random_seed 34 2>&1 | tee output/simulate_v3/LR/log/4500moderateincorrecttr0.8_S34D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --nonlin moderate --covspecs incorrect --output_dir output/simulate_v3/LR/ --random_seed 35 2>&1 | tee output/simulate_v3/LR/log/4500moderateincorrecttr0.8_S35D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --nonlin moderate --covspecs incorrect --output_dir output/simulate_v3/LR/ --random_seed 36 2>&1 | tee output/simulate_v3/LR/log/4500moderateincorrecttr0.8_S36D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --nonlin moderate --covspecs incorrect --output_dir output/simulate_v3/LR/ --random_seed 37 2>&1 | tee output/simulate_v3/LR/log/4500moderateincorrecttr0.8_S37D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --nonlin moderate --covspecs incorrect --output_dir output/simulate_v3/LR/ --random_seed 38 2>&1 | tee output/simulate_v3/LR/log/4500moderateincorrecttr0.8_S38D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --nonlin moderate --covspecs incorrect --output_dir output/simulate_v3/LR/ --random_seed 39 2>&1 | tee output/simulate_v3/LR/log/4500moderateincorrecttr0.8_S39D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --nonlin moderate --covspecs incorrect --output_dir output/simulate_v3/LR/ --random_seed 40 2>&1 | tee output/simulate_v3/LR/log/4500moderateincorrecttr0.8_S40D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --nonlin moderate --covspecs incorrect --output_dir output/simulate_v3/LR/ --random_seed 41 2>&1 | tee output/simulate_v3/LR/log/4500moderateincorrecttr0.8_S41D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --nonlin moderate --covspecs incorrect --output_dir output/simulate_v3/LR/ --random_seed 42 2>&1 | tee output/simulate_v3/LR/log/4500moderateincorrecttr0.8_S42D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --nonlin moderate --covspecs incorrect --output_dir output/simulate_v3/LR/ --random_seed 43 2>&1 | tee output/simulate_v3/LR/log/4500moderateincorrecttr0.8_S43D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --nonlin moderate --covspecs incorrect --output_dir output/simulate_v3/LR/ --random_seed 44 2>&1 | tee output/simulate_v3/LR/log/4500moderateincorrecttr0.8_S44D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --nonlin moderate --covspecs incorrect --output_dir output/simulate_v3/LR/ --random_seed 45 2>&1 | tee output/simulate_v3/LR/log/4500moderateincorrecttr0.8_S45D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --nonlin moderate --covspecs incorrect --output_dir output/simulate_v3/LR/ --random_seed 46 2>&1 | tee output/simulate_v3/LR/log/4500moderateincorrecttr0.8_S46D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --nonlin moderate --covspecs incorrect --output_dir output/simulate_v3/LR/ --random_seed 47 2>&1 | tee output/simulate_v3/LR/log/4500moderateincorrecttr0.8_S47D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --nonlin moderate --covspecs incorrect --output_dir output/simulate_v3/LR/ --random_seed 48 2>&1 | tee output/simulate_v3/LR/log/4500moderateincorrecttr0.8_S48D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --nonlin moderate --covspecs incorrect --output_dir output/simulate_v3/LR/ --random_seed 49 2>&1 | tee output/simulate_v3/LR/log/4500moderateincorrecttr0.8_S49D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --nonlin moderate --covspecs incorrect --output_dir output/simulate_v3/LR/ --random_seed 50 2>&1 | tee output/simulate_v3/LR/log/4500moderateincorrecttr0.8_S50D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --nonlin moderate --covspecs incorrect --output_dir output/simulate_v3/LR/ --random_seed 51 2>&1 | tee output/simulate_v3/LR/log/4500moderateincorrecttr0.8_S51D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --nonlin moderate --covspecs incorrect --output_dir output/simulate_v3/LR/ --random_seed 52 2>&1 | tee output/simulate_v3/LR/log/4500moderateincorrecttr0.8_S52D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --nonlin moderate --covspecs incorrect --output_dir output/simulate_v3/LR/ --random_seed 53 2>&1 | tee output/simulate_v3/LR/log/4500moderateincorrecttr0.8_S53D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --nonlin moderate --covspecs incorrect --output_dir output/simulate_v3/LR/ --random_seed 54 2>&1 | tee output/simulate_v3/LR/log/4500moderateincorrecttr0.8_S54D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --nonlin moderate --covspecs incorrect --output_dir output/simulate_v3/LR/ --random_seed 55 2>&1 | tee output/simulate_v3/LR/log/4500moderateincorrecttr0.8_S55D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --nonlin moderate --covspecs incorrect --output_dir output/simulate_v3/LR/ --random_seed 56 2>&1 | tee output/simulate_v3/LR/log/4500moderateincorrecttr0.8_S56D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --nonlin moderate --covspecs incorrect --output_dir output/simulate_v3/LR/ --random_seed 57 2>&1 | tee output/simulate_v3/LR/log/4500moderateincorrecttr0.8_S57D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --nonlin moderate --covspecs incorrect --output_dir output/simulate_v3/LR/ --random_seed 58 2>&1 | tee output/simulate_v3/LR/log/4500moderateincorrecttr0.8_S58D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --nonlin moderate --covspecs incorrect --output_dir output/simulate_v3/LR/ --random_seed 59 2>&1 | tee output/simulate_v3/LR/log/4500moderateincorrecttr0.8_S59D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --nonlin moderate --covspecs incorrect --output_dir output/simulate_v3/LR/ --random_seed 60 2>&1 | tee output/simulate_v3/LR/log/4500moderateincorrecttr0.8_S60D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --nonlin moderate --covspecs incorrect --output_dir output/simulate_v3/LR/ --random_seed 61 2>&1 | tee output/simulate_v3/LR/log/4500moderateincorrecttr0.8_S61D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --nonlin moderate --covspecs incorrect --output_dir output/simulate_v3/LR/ --random_seed 62 2>&1 | tee output/simulate_v3/LR/log/4500moderateincorrecttr0.8_S62D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --nonlin moderate --covspecs incorrect --output_dir output/simulate_v3/LR/ --random_seed 63 2>&1 | tee output/simulate_v3/LR/log/4500moderateincorrecttr0.8_S63D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --nonlin moderate --covspecs incorrect --output_dir output/simulate_v3/LR/ --random_seed 64 2>&1 | tee output/simulate_v3/LR/log/4500moderateincorrecttr0.8_S64D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --nonlin moderate --covspecs incorrect --output_dir output/simulate_v3/LR/ --random_seed 65 2>&1 | tee output/simulate_v3/LR/log/4500moderateincorrecttr0.8_S65D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --nonlin moderate --covspecs incorrect --output_dir output/simulate_v3/LR/ --random_seed 66 2>&1 | tee output/simulate_v3/LR/log/4500moderateincorrecttr0.8_S66D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --nonlin moderate --covspecs incorrect --output_dir output/simulate_v3/LR/ --random_seed 67 2>&1 | tee output/simulate_v3/LR/log/4500moderateincorrecttr0.8_S67D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --nonlin moderate --covspecs incorrect --output_dir output/simulate_v3/LR/ --random_seed 68 2>&1 | tee output/simulate_v3/LR/log/4500moderateincorrecttr0.8_S68D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --nonlin moderate --covspecs incorrect --output_dir output/simulate_v3/LR/ --random_seed 69 2>&1 | tee output/simulate_v3/LR/log/4500moderateincorrecttr0.8_S69D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --nonlin moderate --covspecs incorrect --output_dir output/simulate_v3/LR/ --random_seed 70 2>&1 | tee output/simulate_v3/LR/log/4500moderateincorrecttr0.8_S70D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --nonlin moderate --covspecs incorrect --output_dir output/simulate_v3/LR/ --random_seed 71 2>&1 | tee output/simulate_v3/LR/log/4500moderateincorrecttr0.8_S71D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --nonlin moderate --covspecs incorrect --output_dir output/simulate_v3/LR/ --random_seed 72 2>&1 | tee output/simulate_v3/LR/log/4500moderateincorrecttr0.8_S72D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --nonlin moderate --covspecs incorrect --output_dir output/simulate_v3/LR/ --random_seed 73 2>&1 | tee output/simulate_v3/LR/log/4500moderateincorrecttr0.8_S73D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --nonlin moderate --covspecs incorrect --output_dir output/simulate_v3/LR/ --random_seed 74 2>&1 | tee output/simulate_v3/LR/log/4500moderateincorrecttr0.8_S74D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --nonlin moderate --covspecs incorrect --output_dir output/simulate_v3/LR/ --random_seed 75 2>&1 | tee output/simulate_v3/LR/log/4500moderateincorrecttr0.8_S75D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --nonlin moderate --covspecs incorrect --output_dir output/simulate_v3/LR/ --random_seed 76 2>&1 | tee output/simulate_v3/LR/log/4500moderateincorrecttr0.8_S76D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --nonlin moderate --covspecs incorrect --output_dir output/simulate_v3/LR/ --random_seed 77 2>&1 | tee output/simulate_v3/LR/log/4500moderateincorrecttr0.8_S77D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --nonlin moderate --covspecs incorrect --output_dir output/simulate_v3/LR/ --random_seed 78 2>&1 | tee output/simulate_v3/LR/log/4500moderateincorrecttr0.8_S78D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --nonlin moderate --covspecs incorrect --output_dir output/simulate_v3/LR/ --random_seed 79 2>&1 | tee output/simulate_v3/LR/log/4500moderateincorrecttr0.8_S79D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --nonlin moderate --covspecs incorrect --output_dir output/simulate_v3/LR/ --random_seed 80 2>&1 | tee output/simulate_v3/LR/log/4500moderateincorrecttr0.8_S80D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --nonlin moderate --covspecs incorrect --output_dir output/simulate_v3/LR/ --random_seed 81 2>&1 | tee output/simulate_v3/LR/log/4500moderateincorrecttr0.8_S81D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --nonlin moderate --covspecs incorrect --output_dir output/simulate_v3/LR/ --random_seed 82 2>&1 | tee output/simulate_v3/LR/log/4500moderateincorrecttr0.8_S82D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --nonlin moderate --covspecs incorrect --output_dir output/simulate_v3/LR/ --random_seed 83 2>&1 | tee output/simulate_v3/LR/log/4500moderateincorrecttr0.8_S83D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --nonlin moderate --covspecs incorrect --output_dir output/simulate_v3/LR/ --random_seed 84 2>&1 | tee output/simulate_v3/LR/log/4500moderateincorrecttr0.8_S84D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --nonlin moderate --covspecs incorrect --output_dir output/simulate_v3/LR/ --random_seed 85 2>&1 | tee output/simulate_v3/LR/log/4500moderateincorrecttr0.8_S85D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --nonlin moderate --covspecs incorrect --output_dir output/simulate_v3/LR/ --random_seed 86 2>&1 | tee output/simulate_v3/LR/log/4500moderateincorrecttr0.8_S86D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --nonlin moderate --covspecs incorrect --output_dir output/simulate_v3/LR/ --random_seed 87 2>&1 | tee output/simulate_v3/LR/log/4500moderateincorrecttr0.8_S87D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --nonlin moderate --covspecs incorrect --output_dir output/simulate_v3/LR/ --random_seed 88 2>&1 | tee output/simulate_v3/LR/log/4500moderateincorrecttr0.8_S88D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --nonlin moderate --covspecs incorrect --output_dir output/simulate_v3/LR/ --random_seed 89 2>&1 | tee output/simulate_v3/LR/log/4500moderateincorrecttr0.8_S89D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --nonlin moderate --covspecs incorrect --output_dir output/simulate_v3/LR/ --random_seed 90 2>&1 | tee output/simulate_v3/LR/log/4500moderateincorrecttr0.8_S90D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --nonlin moderate --covspecs incorrect --output_dir output/simulate_v3/LR/ --random_seed 91 2>&1 | tee output/simulate_v3/LR/log/4500moderateincorrecttr0.8_S91D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --nonlin moderate --covspecs incorrect --output_dir output/simulate_v3/LR/ --random_seed 92 2>&1 | tee output/simulate_v3/LR/log/4500moderateincorrecttr0.8_S92D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --nonlin moderate --covspecs incorrect --output_dir output/simulate_v3/LR/ --random_seed 93 2>&1 | tee output/simulate_v3/LR/log/4500moderateincorrecttr0.8_S93D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --nonlin moderate --covspecs incorrect --output_dir output/simulate_v3/LR/ --random_seed 94 2>&1 | tee output/simulate_v3/LR/log/4500moderateincorrecttr0.8_S94D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --nonlin moderate --covspecs incorrect --output_dir output/simulate_v3/LR/ --random_seed 95 2>&1 | tee output/simulate_v3/LR/log/4500moderateincorrecttr0.8_S95D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --nonlin moderate --covspecs incorrect --output_dir output/simulate_v3/LR/ --random_seed 96 2>&1 | tee output/simulate_v3/LR/log/4500moderateincorrecttr0.8_S96D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --nonlin moderate --covspecs incorrect --output_dir output/simulate_v3/LR/ --random_seed 97 2>&1 | tee output/simulate_v3/LR/log/4500moderateincorrecttr0.8_S97D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --nonlin moderate --covspecs incorrect --output_dir output/simulate_v3/LR/ --random_seed 98 2>&1 | tee output/simulate_v3/LR/log/4500moderateincorrecttr0.8_S98D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 4500 --train_ratio 0.8 --run_model LR --nonlin moderate --covspecs incorrect --output_dir output/simulate_v3/LR/ --random_seed 99 2>&1 | tee output/simulate_v3/LR/log/4500moderateincorrecttr0.8_S99D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 5000 --train_ratio 0.8 --run_model LR --nonlin no --covspecs correct --output_dir output/simulate_v3/LR/ --random_seed 0 2>&1 | tee output/simulate_v3/LR/log/5000nocorrecttr0.8_S0D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 5000 --train_ratio 0.8 --run_model LR --nonlin no --covspecs correct --output_dir output/simulate_v3/LR/ --random_seed 1 2>&1 | tee output/simulate_v3/LR/log/5000nocorrecttr0.8_S1D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 5000 --train_ratio 0.8 --run_model LR --nonlin no --covspecs correct --output_dir output/simulate_v3/LR/ --random_seed 2 2>&1 | tee output/simulate_v3/LR/log/5000nocorrecttr0.8_S2D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 5000 --train_ratio 0.8 --run_model LR --nonlin no --covspecs correct --output_dir output/simulate_v3/LR/ --random_seed 3 2>&1 | tee output/simulate_v3/LR/log/5000nocorrecttr0.8_S3D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 5000 --train_ratio 0.8 --run_model LR --nonlin no --covspecs correct --output_dir output/simulate_v3/LR/ --random_seed 4 2>&1 | tee output/simulate_v3/LR/log/5000nocorrecttr0.8_S4D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 5000 --train_ratio 0.8 --run_model LR --nonlin no --covspecs correct --output_dir output/simulate_v3/LR/ --random_seed 5 2>&1 | tee output/simulate_v3/LR/log/5000nocorrecttr0.8_S5D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 5000 --train_ratio 0.8 --run_model LR --nonlin no --covspecs correct --output_dir output/simulate_v3/LR/ --random_seed 6 2>&1 | tee output/simulate_v3/LR/log/5000nocorrecttr0.8_S6D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 5000 --train_ratio 0.8 --run_model LR --nonlin no --covspecs correct --output_dir output/simulate_v3/LR/ --random_seed 7 2>&1 | tee output/simulate_v3/LR/log/5000nocorrecttr0.8_S7D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 5000 --train_ratio 0.8 --run_model LR --nonlin no --covspecs correct --output_dir output/simulate_v3/LR/ --random_seed 8 2>&1 | tee output/simulate_v3/LR/log/5000nocorrecttr0.8_S8D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 5000 --train_ratio 0.8 --run_model LR --nonlin no --covspecs correct --output_dir output/simulate_v3/LR/ --random_seed 9 2>&1 | tee output/simulate_v3/LR/log/5000nocorrecttr0.8_S9D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 5000 --train_ratio 0.8 --run_model LR --nonlin no --covspecs correct --output_dir output/simulate_v3/LR/ --random_seed 10 2>&1 | tee output/simulate_v3/LR/log/5000nocorrecttr0.8_S10D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 5000 --train_ratio 0.8 --run_model LR --nonlin no --covspecs correct --output_dir output/simulate_v3/LR/ --random_seed 11 2>&1 | tee output/simulate_v3/LR/log/5000nocorrecttr0.8_S11D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 5000 --train_ratio 0.8 --run_model LR --nonlin no --covspecs correct --output_dir output/simulate_v3/LR/ --random_seed 12 2>&1 | tee output/simulate_v3/LR/log/5000nocorrecttr0.8_S12D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 5000 --train_ratio 0.8 --run_model LR --nonlin no --covspecs correct --output_dir output/simulate_v3/LR/ --random_seed 13 2>&1 | tee output/simulate_v3/LR/log/5000nocorrecttr0.8_S13D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 5000 --train_ratio 0.8 --run_model LR --nonlin no --covspecs correct --output_dir output/simulate_v3/LR/ --random_seed 14 2>&1 | tee output/simulate_v3/LR/log/5000nocorrecttr0.8_S14D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 5000 --train_ratio 0.8 --run_model LR --nonlin no --covspecs correct --output_dir output/simulate_v3/LR/ --random_seed 15 2>&1 | tee output/simulate_v3/LR/log/5000nocorrecttr0.8_S15D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 5000 --train_ratio 0.8 --run_model LR --nonlin no --covspecs correct --output_dir output/simulate_v3/LR/ --random_seed 16 2>&1 | tee output/simulate_v3/LR/log/5000nocorrecttr0.8_S16D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 5000 --train_ratio 0.8 --run_model LR --nonlin no --covspecs correct --output_dir output/simulate_v3/LR/ --random_seed 17 2>&1 | tee output/simulate_v3/LR/log/5000nocorrecttr0.8_S17D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 5000 --train_ratio 0.8 --run_model LR --nonlin no --covspecs correct --output_dir output/simulate_v3/LR/ --random_seed 18 2>&1 | tee output/simulate_v3/LR/log/5000nocorrecttr0.8_S18D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 5000 --train_ratio 0.8 --run_model LR --nonlin no --covspecs correct --output_dir output/simulate_v3/LR/ --random_seed 19 2>&1 | tee output/simulate_v3/LR/log/5000nocorrecttr0.8_S19D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 5000 --train_ratio 0.8 --run_model LR --nonlin no --covspecs correct --output_dir output/simulate_v3/LR/ --random_seed 20 2>&1 | tee output/simulate_v3/LR/log/5000nocorrecttr0.8_S20D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 5000 --train_ratio 0.8 --run_model LR --nonlin no --covspecs correct --output_dir output/simulate_v3/LR/ --random_seed 21 2>&1 | tee output/simulate_v3/LR/log/5000nocorrecttr0.8_S21D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 5000 --train_ratio 0.8 --run_model LR --nonlin no --covspecs correct --output_dir output/simulate_v3/LR/ --random_seed 22 2>&1 | tee output/simulate_v3/LR/log/5000nocorrecttr0.8_S22D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 5000 --train_ratio 0.8 --run_model LR --nonlin no --covspecs correct --output_dir output/simulate_v3/LR/ --random_seed 23 2>&1 | tee output/simulate_v3/LR/log/5000nocorrecttr0.8_S23D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 5000 --train_ratio 0.8 --run_model LR --nonlin no --covspecs correct --output_dir output/simulate_v3/LR/ --random_seed 24 2>&1 | tee output/simulate_v3/LR/log/5000nocorrecttr0.8_S24D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 5000 --train_ratio 0.8 --run_model LR --nonlin no --covspecs correct --output_dir output/simulate_v3/LR/ --random_seed 25 2>&1 | tee output/simulate_v3/LR/log/5000nocorrecttr0.8_S25D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 5000 --train_ratio 0.8 --run_model LR --nonlin no --covspecs correct --output_dir output/simulate_v3/LR/ --random_seed 26 2>&1 | tee output/simulate_v3/LR/log/5000nocorrecttr0.8_S26D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 5000 --train_ratio 0.8 --run_model LR --nonlin no --covspecs correct --output_dir output/simulate_v3/LR/ --random_seed 27 2>&1 | tee output/simulate_v3/LR/log/5000nocorrecttr0.8_S27D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 5000 --train_ratio 0.8 --run_model LR --nonlin no --covspecs correct --output_dir output/simulate_v3/LR/ --random_seed 28 2>&1 | tee output/simulate_v3/LR/log/5000nocorrecttr0.8_S28D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 5000 --train_ratio 0.8 --run_model LR --nonlin no --covspecs correct --output_dir output/simulate_v3/LR/ --random_seed 29 2>&1 | tee output/simulate_v3/LR/log/5000nocorrecttr0.8_S29D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 5000 --train_ratio 0.8 --run_model LR --nonlin no --covspecs correct --output_dir output/simulate_v3/LR/ --random_seed 30 2>&1 | tee output/simulate_v3/LR/log/5000nocorrecttr0.8_S30D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 5000 --train_ratio 0.8 --run_model LR --nonlin no --covspecs correct --output_dir output/simulate_v3/LR/ --random_seed 31 2>&1 | tee output/simulate_v3/LR/log/5000nocorrecttr0.8_S31D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 5000 --train_ratio 0.8 --run_model LR --nonlin no --covspecs correct --output_dir output/simulate_v3/LR/ --random_seed 32 2>&1 | tee output/simulate_v3/LR/log/5000nocorrecttr0.8_S32D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 5000 --train_ratio 0.8 --run_model LR --nonlin no --covspecs correct --output_dir output/simulate_v3/LR/ --random_seed 33 2>&1 | tee output/simulate_v3/LR/log/5000nocorrecttr0.8_S33D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 5000 --train_ratio 0.8 --run_model LR --nonlin no --covspecs correct --output_dir output/simulate_v3/LR/ --random_seed 34 2>&1 | tee output/simulate_v3/LR/log/5000nocorrecttr0.8_S34D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 5000 --train_ratio 0.8 --run_model LR --nonlin no --covspecs correct --output_dir output/simulate_v3/LR/ --random_seed 35 2>&1 | tee output/simulate_v3/LR/log/5000nocorrecttr0.8_S35D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 5000 --train_ratio 0.8 --run_model LR --nonlin no --covspecs correct --output_dir output/simulate_v3/LR/ --random_seed 36 2>&1 | tee output/simulate_v3/LR/log/5000nocorrecttr0.8_S36D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 5000 --train_ratio 0.8 --run_model LR --nonlin no --covspecs correct --output_dir output/simulate_v3/LR/ --random_seed 37 2>&1 | tee output/simulate_v3/LR/log/5000nocorrecttr0.8_S37D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 5000 --train_ratio 0.8 --run_model LR --nonlin no --covspecs correct --output_dir output/simulate_v3/LR/ --random_seed 38 2>&1 | tee output/simulate_v3/LR/log/5000nocorrecttr0.8_S38D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 5000 --train_ratio 0.8 --run_model LR --nonlin no --covspecs correct --output_dir output/simulate_v3/LR/ --random_seed 39 2>&1 | tee output/simulate_v3/LR/log/5000nocorrecttr0.8_S39D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 5000 --train_ratio 0.8 --run_model LR --nonlin no --covspecs correct --output_dir output/simulate_v3/LR/ --random_seed 40 2>&1 | tee output/simulate_v3/LR/log/5000nocorrecttr0.8_S40D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 5000 --train_ratio 0.8 --run_model LR --nonlin no --covspecs correct --output_dir output/simulate_v3/LR/ --random_seed 41 2>&1 | tee output/simulate_v3/LR/log/5000nocorrecttr0.8_S41D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 5000 --train_ratio 0.8 --run_model LR --nonlin no --covspecs correct --output_dir output/simulate_v3/LR/ --random_seed 42 2>&1 | tee output/simulate_v3/LR/log/5000nocorrecttr0.8_S42D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 5000 --train_ratio 0.8 --run_model LR --nonlin no --covspecs correct --output_dir output/simulate_v3/LR/ --random_seed 43 2>&1 | tee output/simulate_v3/LR/log/5000nocorrecttr0.8_S43D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 5000 --train_ratio 0.8 --run_model LR --nonlin no --covspecs correct --output_dir output/simulate_v3/LR/ --random_seed 44 2>&1 | tee output/simulate_v3/LR/log/5000nocorrecttr0.8_S44D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 5000 --train_ratio 0.8 --run_model LR --nonlin no --covspecs correct --output_dir output/simulate_v3/LR/ --random_seed 45 2>&1 | tee output/simulate_v3/LR/log/5000nocorrecttr0.8_S45D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 5000 --train_ratio 0.8 --run_model LR --nonlin no --covspecs correct --output_dir output/simulate_v3/LR/ --random_seed 46 2>&1 | tee output/simulate_v3/LR/log/5000nocorrecttr0.8_S46D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 5000 --train_ratio 0.8 --run_model LR --nonlin no --covspecs correct --output_dir output/simulate_v3/LR/ --random_seed 47 2>&1 | tee output/simulate_v3/LR/log/5000nocorrecttr0.8_S47D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 5000 --train_ratio 0.8 --run_model LR --nonlin no --covspecs correct --output_dir output/simulate_v3/LR/ --random_seed 48 2>&1 | tee output/simulate_v3/LR/log/5000nocorrecttr0.8_S48D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 5000 --train_ratio 0.8 --run_model LR --nonlin no --covspecs correct --output_dir output/simulate_v3/LR/ --random_seed 49 2>&1 | tee output/simulate_v3/LR/log/5000nocorrecttr0.8_S49D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 5000 --train_ratio 0.8 --run_model LR --nonlin no --covspecs correct --output_dir output/simulate_v3/LR/ --random_seed 50 2>&1 | tee output/simulate_v3/LR/log/5000nocorrecttr0.8_S50D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 5000 --train_ratio 0.8 --run_model LR --nonlin no --covspecs correct --output_dir output/simulate_v3/LR/ --random_seed 51 2>&1 | tee output/simulate_v3/LR/log/5000nocorrecttr0.8_S51D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 5000 --train_ratio 0.8 --run_model LR --nonlin no --covspecs correct --output_dir output/simulate_v3/LR/ --random_seed 52 2>&1 | tee output/simulate_v3/LR/log/5000nocorrecttr0.8_S52D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 5000 --train_ratio 0.8 --run_model LR --nonlin no --covspecs correct --output_dir output/simulate_v3/LR/ --random_seed 53 2>&1 | tee output/simulate_v3/LR/log/5000nocorrecttr0.8_S53D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 5000 --train_ratio 0.8 --run_model LR --nonlin no --covspecs correct --output_dir output/simulate_v3/LR/ --random_seed 54 2>&1 | tee output/simulate_v3/LR/log/5000nocorrecttr0.8_S54D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 5000 --train_ratio 0.8 --run_model LR --nonlin no --covspecs correct --output_dir output/simulate_v3/LR/ --random_seed 55 2>&1 | tee output/simulate_v3/LR/log/5000nocorrecttr0.8_S55D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 5000 --train_ratio 0.8 --run_model LR --nonlin no --covspecs correct --output_dir output/simulate_v3/LR/ --random_seed 56 2>&1 | tee output/simulate_v3/LR/log/5000nocorrecttr0.8_S56D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 5000 --train_ratio 0.8 --run_model LR --nonlin no --covspecs correct --output_dir output/simulate_v3/LR/ --random_seed 57 2>&1 | tee output/simulate_v3/LR/log/5000nocorrecttr0.8_S57D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 5000 --train_ratio 0.8 --run_model LR --nonlin no --covspecs correct --output_dir output/simulate_v3/LR/ --random_seed 58 2>&1 | tee output/simulate_v3/LR/log/5000nocorrecttr0.8_S58D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 5000 --train_ratio 0.8 --run_model LR --nonlin no --covspecs correct --output_dir output/simulate_v3/LR/ --random_seed 59 2>&1 | tee output/simulate_v3/LR/log/5000nocorrecttr0.8_S59D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 5000 --train_ratio 0.8 --run_model LR --nonlin no --covspecs correct --output_dir output/simulate_v3/LR/ --random_seed 60 2>&1 | tee output/simulate_v3/LR/log/5000nocorrecttr0.8_S60D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 5000 --train_ratio 0.8 --run_model LR --nonlin no --covspecs correct --output_dir output/simulate_v3/LR/ --random_seed 61 2>&1 | tee output/simulate_v3/LR/log/5000nocorrecttr0.8_S61D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 5000 --train_ratio 0.8 --run_model LR --nonlin no --covspecs correct --output_dir output/simulate_v3/LR/ --random_seed 62 2>&1 | tee output/simulate_v3/LR/log/5000nocorrecttr0.8_S62D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 5000 --train_ratio 0.8 --run_model LR --nonlin no --covspecs correct --output_dir output/simulate_v3/LR/ --random_seed 63 2>&1 | tee output/simulate_v3/LR/log/5000nocorrecttr0.8_S63D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 5000 --train_ratio 0.8 --run_model LR --nonlin no --covspecs correct --output_dir output/simulate_v3/LR/ --random_seed 64 2>&1 | tee output/simulate_v3/LR/log/5000nocorrecttr0.8_S64D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 5000 --train_ratio 0.8 --run_model LR --nonlin no --covspecs correct --output_dir output/simulate_v3/LR/ --random_seed 65 2>&1 | tee output/simulate_v3/LR/log/5000nocorrecttr0.8_S65D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 5000 --train_ratio 0.8 --run_model LR --nonlin no --covspecs correct --output_dir output/simulate_v3/LR/ --random_seed 66 2>&1 | tee output/simulate_v3/LR/log/5000nocorrecttr0.8_S66D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 5000 --train_ratio 0.8 --run_model LR --nonlin no --covspecs correct --output_dir output/simulate_v3/LR/ --random_seed 67 2>&1 | tee output/simulate_v3/LR/log/5000nocorrecttr0.8_S67D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 5000 --train_ratio 0.8 --run_model LR --nonlin no --covspecs correct --output_dir output/simulate_v3/LR/ --random_seed 68 2>&1 | tee output/simulate_v3/LR/log/5000nocorrecttr0.8_S68D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 5000 --train_ratio 0.8 --run_model LR --nonlin no --covspecs correct --output_dir output/simulate_v3/LR/ --random_seed 69 2>&1 | tee output/simulate_v3/LR/log/5000nocorrecttr0.8_S69D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 5000 --train_ratio 0.8 --run_model LR --nonlin no --covspecs correct --output_dir output/simulate_v3/LR/ --random_seed 70 2>&1 | tee output/simulate_v3/LR/log/5000nocorrecttr0.8_S70D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 5000 --train_ratio 0.8 --run_model LR --nonlin no --covspecs correct --output_dir output/simulate_v3/LR/ --random_seed 71 2>&1 | tee output/simulate_v3/LR/log/5000nocorrecttr0.8_S71D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 5000 --train_ratio 0.8 --run_model LR --nonlin no --covspecs correct --output_dir output/simulate_v3/LR/ --random_seed 72 2>&1 | tee output/simulate_v3/LR/log/5000nocorrecttr0.8_S72D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 5000 --train_ratio 0.8 --run_model LR --nonlin no --covspecs correct --output_dir output/simulate_v3/LR/ --random_seed 73 2>&1 | tee output/simulate_v3/LR/log/5000nocorrecttr0.8_S73D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 5000 --train_ratio 0.8 --run_model LR --nonlin no --covspecs correct --output_dir output/simulate_v3/LR/ --random_seed 74 2>&1 | tee output/simulate_v3/LR/log/5000nocorrecttr0.8_S74D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 5000 --train_ratio 0.8 --run_model LR --nonlin no --covspecs correct --output_dir output/simulate_v3/LR/ --random_seed 75 2>&1 | tee output/simulate_v3/LR/log/5000nocorrecttr0.8_S75D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 5000 --train_ratio 0.8 --run_model LR --nonlin no --covspecs correct --output_dir output/simulate_v3/LR/ --random_seed 76 2>&1 | tee output/simulate_v3/LR/log/5000nocorrecttr0.8_S76D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 5000 --train_ratio 0.8 --run_model LR --nonlin no --covspecs correct --output_dir output/simulate_v3/LR/ --random_seed 77 2>&1 | tee output/simulate_v3/LR/log/5000nocorrecttr0.8_S77D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 5000 --train_ratio 0.8 --run_model LR --nonlin no --covspecs correct --output_dir output/simulate_v3/LR/ --random_seed 78 2>&1 | tee output/simulate_v3/LR/log/5000nocorrecttr0.8_S78D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 5000 --train_ratio 0.8 --run_model LR --nonlin no --covspecs correct --output_dir output/simulate_v3/LR/ --random_seed 79 2>&1 | tee output/simulate_v3/LR/log/5000nocorrecttr0.8_S79D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 5000 --train_ratio 0.8 --run_model LR --nonlin no --covspecs correct --output_dir output/simulate_v3/LR/ --random_seed 80 2>&1 | tee output/simulate_v3/LR/log/5000nocorrecttr0.8_S80D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 5000 --train_ratio 0.8 --run_model LR --nonlin no --covspecs correct --output_dir output/simulate_v3/LR/ --random_seed 81 2>&1 | tee output/simulate_v3/LR/log/5000nocorrecttr0.8_S81D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 5000 --train_ratio 0.8 --run_model LR --nonlin no --covspecs correct --output_dir output/simulate_v3/LR/ --random_seed 82 2>&1 | tee output/simulate_v3/LR/log/5000nocorrecttr0.8_S82D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 5000 --train_ratio 0.8 --run_model LR --nonlin no --covspecs correct --output_dir output/simulate_v3/LR/ --random_seed 83 2>&1 | tee output/simulate_v3/LR/log/5000nocorrecttr0.8_S83D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 5000 --train_ratio 0.8 --run_model LR --nonlin no --covspecs correct --output_dir output/simulate_v3/LR/ --random_seed 84 2>&1 | tee output/simulate_v3/LR/log/5000nocorrecttr0.8_S84D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 5000 --train_ratio 0.8 --run_model LR --nonlin no --covspecs correct --output_dir output/simulate_v3/LR/ --random_seed 85 2>&1 | tee output/simulate_v3/LR/log/5000nocorrecttr0.8_S85D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 5000 --train_ratio 0.8 --run_model LR --nonlin no --covspecs correct --output_dir output/simulate_v3/LR/ --random_seed 86 2>&1 | tee output/simulate_v3/LR/log/5000nocorrecttr0.8_S86D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 5000 --train_ratio 0.8 --run_model LR --nonlin no --covspecs correct --output_dir output/simulate_v3/LR/ --random_seed 87 2>&1 | tee output/simulate_v3/LR/log/5000nocorrecttr0.8_S87D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 5000 --train_ratio 0.8 --run_model LR --nonlin no --covspecs correct --output_dir output/simulate_v3/LR/ --random_seed 88 2>&1 | tee output/simulate_v3/LR/log/5000nocorrecttr0.8_S88D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 5000 --train_ratio 0.8 --run_model LR --nonlin no --covspecs correct --output_dir output/simulate_v3/LR/ --random_seed 89 2>&1 | tee output/simulate_v3/LR/log/5000nocorrecttr0.8_S89D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 5000 --train_ratio 0.8 --run_model LR --nonlin no --covspecs correct --output_dir output/simulate_v3/LR/ --random_seed 90 2>&1 | tee output/simulate_v3/LR/log/5000nocorrecttr0.8_S90D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 5000 --train_ratio 0.8 --run_model LR --nonlin no --covspecs correct --output_dir output/simulate_v3/LR/ --random_seed 91 2>&1 | tee output/simulate_v3/LR/log/5000nocorrecttr0.8_S91D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 5000 --train_ratio 0.8 --run_model LR --nonlin no --covspecs correct --output_dir output/simulate_v3/LR/ --random_seed 92 2>&1 | tee output/simulate_v3/LR/log/5000nocorrecttr0.8_S92D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 5000 --train_ratio 0.8 --run_model LR --nonlin no --covspecs correct --output_dir output/simulate_v3/LR/ --random_seed 93 2>&1 | tee output/simulate_v3/LR/log/5000nocorrecttr0.8_S93D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 5000 --train_ratio 0.8 --run_model LR --nonlin no --covspecs correct --output_dir output/simulate_v3/LR/ --random_seed 94 2>&1 | tee output/simulate_v3/LR/log/5000nocorrecttr0.8_S94D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 5000 --train_ratio 0.8 --run_model LR --nonlin no --covspecs correct --output_dir output/simulate_v3/LR/ --random_seed 95 2>&1 | tee output/simulate_v3/LR/log/5000nocorrecttr0.8_S95D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 5000 --train_ratio 0.8 --run_model LR --nonlin no --covspecs correct --output_dir output/simulate_v3/LR/ --random_seed 96 2>&1 | tee output/simulate_v3/LR/log/5000nocorrecttr0.8_S96D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 5000 --train_ratio 0.8 --run_model LR --nonlin no --covspecs correct --output_dir output/simulate_v3/LR/ --random_seed 97 2>&1 | tee output/simulate_v3/LR/log/5000nocorrecttr0.8_S97D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 5000 --train_ratio 0.8 --run_model LR --nonlin no --covspecs correct --output_dir output/simulate_v3/LR/ --random_seed 98 2>&1 | tee output/simulate_v3/LR/log/5000nocorrecttr0.8_S98D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 5000 --train_ratio 0.8 --run_model LR --nonlin no --covspecs correct --output_dir output/simulate_v3/LR/ --random_seed 99 2>&1 | tee output/simulate_v3/LR/log/5000nocorrecttr0.8_S99D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 5000 --train_ratio 0.8 --run_model LR --nonlin no --covspecs incorrect --output_dir output/simulate_v3/LR/ --random_seed 0 2>&1 | tee output/simulate_v3/LR/log/5000noincorrecttr0.8_S0D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 5000 --train_ratio 0.8 --run_model LR --nonlin no --covspecs incorrect --output_dir output/simulate_v3/LR/ --random_seed 1 2>&1 | tee output/simulate_v3/LR/log/5000noincorrecttr0.8_S1D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 5000 --train_ratio 0.8 --run_model LR --nonlin no --covspecs incorrect --output_dir output/simulate_v3/LR/ --random_seed 2 2>&1 | tee output/simulate_v3/LR/log/5000noincorrecttr0.8_S2D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 5000 --train_ratio 0.8 --run_model LR --nonlin no --covspecs incorrect --output_dir output/simulate_v3/LR/ --random_seed 3 2>&1 | tee output/simulate_v3/LR/log/5000noincorrecttr0.8_S3D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 5000 --train_ratio 0.8 --run_model LR --nonlin no --covspecs incorrect --output_dir output/simulate_v3/LR/ --random_seed 4 2>&1 | tee output/simulate_v3/LR/log/5000noincorrecttr0.8_S4D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 5000 --train_ratio 0.8 --run_model LR --nonlin no --covspecs incorrect --output_dir output/simulate_v3/LR/ --random_seed 5 2>&1 | tee output/simulate_v3/LR/log/5000noincorrecttr0.8_S5D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 5000 --train_ratio 0.8 --run_model LR --nonlin no --covspecs incorrect --output_dir output/simulate_v3/LR/ --random_seed 6 2>&1 | tee output/simulate_v3/LR/log/5000noincorrecttr0.8_S6D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 5000 --train_ratio 0.8 --run_model LR --nonlin no --covspecs incorrect --output_dir output/simulate_v3/LR/ --random_seed 7 2>&1 | tee output/simulate_v3/LR/log/5000noincorrecttr0.8_S7D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 5000 --train_ratio 0.8 --run_model LR --nonlin no --covspecs incorrect --output_dir output/simulate_v3/LR/ --random_seed 8 2>&1 | tee output/simulate_v3/LR/log/5000noincorrecttr0.8_S8D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 5000 --train_ratio 0.8 --run_model LR --nonlin no --covspecs incorrect --output_dir output/simulate_v3/LR/ --random_seed 9 2>&1 | tee output/simulate_v3/LR/log/5000noincorrecttr0.8_S9D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 5000 --train_ratio 0.8 --run_model LR --nonlin no --covspecs incorrect --output_dir output/simulate_v3/LR/ --random_seed 10 2>&1 | tee output/simulate_v3/LR/log/5000noincorrecttr0.8_S10D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 5000 --train_ratio 0.8 --run_model LR --nonlin no --covspecs incorrect --output_dir output/simulate_v3/LR/ --random_seed 11 2>&1 | tee output/simulate_v3/LR/log/5000noincorrecttr0.8_S11D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 5000 --train_ratio 0.8 --run_model LR --nonlin no --covspecs incorrect --output_dir output/simulate_v3/LR/ --random_seed 12 2>&1 | tee output/simulate_v3/LR/log/5000noincorrecttr0.8_S12D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 5000 --train_ratio 0.8 --run_model LR --nonlin no --covspecs incorrect --output_dir output/simulate_v3/LR/ --random_seed 13 2>&1 | tee output/simulate_v3/LR/log/5000noincorrecttr0.8_S13D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 5000 --train_ratio 0.8 --run_model LR --nonlin no --covspecs incorrect --output_dir output/simulate_v3/LR/ --random_seed 14 2>&1 | tee output/simulate_v3/LR/log/5000noincorrecttr0.8_S14D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 5000 --train_ratio 0.8 --run_model LR --nonlin no --covspecs incorrect --output_dir output/simulate_v3/LR/ --random_seed 15 2>&1 | tee output/simulate_v3/LR/log/5000noincorrecttr0.8_S15D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 5000 --train_ratio 0.8 --run_model LR --nonlin no --covspecs incorrect --output_dir output/simulate_v3/LR/ --random_seed 16 2>&1 | tee output/simulate_v3/LR/log/5000noincorrecttr0.8_S16D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 5000 --train_ratio 0.8 --run_model LR --nonlin no --covspecs incorrect --output_dir output/simulate_v3/LR/ --random_seed 17 2>&1 | tee output/simulate_v3/LR/log/5000noincorrecttr0.8_S17D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 5000 --train_ratio 0.8 --run_model LR --nonlin no --covspecs incorrect --output_dir output/simulate_v3/LR/ --random_seed 18 2>&1 | tee output/simulate_v3/LR/log/5000noincorrecttr0.8_S18D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 5000 --train_ratio 0.8 --run_model LR --nonlin no --covspecs incorrect --output_dir output/simulate_v3/LR/ --random_seed 19 2>&1 | tee output/simulate_v3/LR/log/5000noincorrecttr0.8_S19D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 5000 --train_ratio 0.8 --run_model LR --nonlin no --covspecs incorrect --output_dir output/simulate_v3/LR/ --random_seed 20 2>&1 | tee output/simulate_v3/LR/log/5000noincorrecttr0.8_S20D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 5000 --train_ratio 0.8 --run_model LR --nonlin no --covspecs incorrect --output_dir output/simulate_v3/LR/ --random_seed 21 2>&1 | tee output/simulate_v3/LR/log/5000noincorrecttr0.8_S21D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 5000 --train_ratio 0.8 --run_model LR --nonlin no --covspecs incorrect --output_dir output/simulate_v3/LR/ --random_seed 22 2>&1 | tee output/simulate_v3/LR/log/5000noincorrecttr0.8_S22D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 5000 --train_ratio 0.8 --run_model LR --nonlin no --covspecs incorrect --output_dir output/simulate_v3/LR/ --random_seed 23 2>&1 | tee output/simulate_v3/LR/log/5000noincorrecttr0.8_S23D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 5000 --train_ratio 0.8 --run_model LR --nonlin no --covspecs incorrect --output_dir output/simulate_v3/LR/ --random_seed 24 2>&1 | tee output/simulate_v3/LR/log/5000noincorrecttr0.8_S24D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 5000 --train_ratio 0.8 --run_model LR --nonlin no --covspecs incorrect --output_dir output/simulate_v3/LR/ --random_seed 25 2>&1 | tee output/simulate_v3/LR/log/5000noincorrecttr0.8_S25D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 5000 --train_ratio 0.8 --run_model LR --nonlin no --covspecs incorrect --output_dir output/simulate_v3/LR/ --random_seed 26 2>&1 | tee output/simulate_v3/LR/log/5000noincorrecttr0.8_S26D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 5000 --train_ratio 0.8 --run_model LR --nonlin no --covspecs incorrect --output_dir output/simulate_v3/LR/ --random_seed 27 2>&1 | tee output/simulate_v3/LR/log/5000noincorrecttr0.8_S27D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 5000 --train_ratio 0.8 --run_model LR --nonlin no --covspecs incorrect --output_dir output/simulate_v3/LR/ --random_seed 28 2>&1 | tee output/simulate_v3/LR/log/5000noincorrecttr0.8_S28D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 5000 --train_ratio 0.8 --run_model LR --nonlin no --covspecs incorrect --output_dir output/simulate_v3/LR/ --random_seed 29 2>&1 | tee output/simulate_v3/LR/log/5000noincorrecttr0.8_S29D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 5000 --train_ratio 0.8 --run_model LR --nonlin no --covspecs incorrect --output_dir output/simulate_v3/LR/ --random_seed 30 2>&1 | tee output/simulate_v3/LR/log/5000noincorrecttr0.8_S30D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 5000 --train_ratio 0.8 --run_model LR --nonlin no --covspecs incorrect --output_dir output/simulate_v3/LR/ --random_seed 31 2>&1 | tee output/simulate_v3/LR/log/5000noincorrecttr0.8_S31D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 5000 --train_ratio 0.8 --run_model LR --nonlin no --covspecs incorrect --output_dir output/simulate_v3/LR/ --random_seed 32 2>&1 | tee output/simulate_v3/LR/log/5000noincorrecttr0.8_S32D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 5000 --train_ratio 0.8 --run_model LR --nonlin no --covspecs incorrect --output_dir output/simulate_v3/LR/ --random_seed 33 2>&1 | tee output/simulate_v3/LR/log/5000noincorrecttr0.8_S33D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 5000 --train_ratio 0.8 --run_model LR --nonlin no --covspecs incorrect --output_dir output/simulate_v3/LR/ --random_seed 34 2>&1 | tee output/simulate_v3/LR/log/5000noincorrecttr0.8_S34D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 5000 --train_ratio 0.8 --run_model LR --nonlin no --covspecs incorrect --output_dir output/simulate_v3/LR/ --random_seed 35 2>&1 | tee output/simulate_v3/LR/log/5000noincorrecttr0.8_S35D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 5000 --train_ratio 0.8 --run_model LR --nonlin no --covspecs incorrect --output_dir output/simulate_v3/LR/ --random_seed 36 2>&1 | tee output/simulate_v3/LR/log/5000noincorrecttr0.8_S36D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 5000 --train_ratio 0.8 --run_model LR --nonlin no --covspecs incorrect --output_dir output/simulate_v3/LR/ --random_seed 37 2>&1 | tee output/simulate_v3/LR/log/5000noincorrecttr0.8_S37D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 5000 --train_ratio 0.8 --run_model LR --nonlin no --covspecs incorrect --output_dir output/simulate_v3/LR/ --random_seed 38 2>&1 | tee output/simulate_v3/LR/log/5000noincorrecttr0.8_S38D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 5000 --train_ratio 0.8 --run_model LR --nonlin no --covspecs incorrect --output_dir output/simulate_v3/LR/ --random_seed 39 2>&1 | tee output/simulate_v3/LR/log/5000noincorrecttr0.8_S39D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 5000 --train_ratio 0.8 --run_model LR --nonlin no --covspecs incorrect --output_dir output/simulate_v3/LR/ --random_seed 40 2>&1 | tee output/simulate_v3/LR/log/5000noincorrecttr0.8_S40D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 5000 --train_ratio 0.8 --run_model LR --nonlin no --covspecs incorrect --output_dir output/simulate_v3/LR/ --random_seed 41 2>&1 | tee output/simulate_v3/LR/log/5000noincorrecttr0.8_S41D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 5000 --train_ratio 0.8 --run_model LR --nonlin no --covspecs incorrect --output_dir output/simulate_v3/LR/ --random_seed 42 2>&1 | tee output/simulate_v3/LR/log/5000noincorrecttr0.8_S42D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 5000 --train_ratio 0.8 --run_model LR --nonlin no --covspecs incorrect --output_dir output/simulate_v3/LR/ --random_seed 43 2>&1 | tee output/simulate_v3/LR/log/5000noincorrecttr0.8_S43D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 5000 --train_ratio 0.8 --run_model LR --nonlin no --covspecs incorrect --output_dir output/simulate_v3/LR/ --random_seed 44 2>&1 | tee output/simulate_v3/LR/log/5000noincorrecttr0.8_S44D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 5000 --train_ratio 0.8 --run_model LR --nonlin no --covspecs incorrect --output_dir output/simulate_v3/LR/ --random_seed 45 2>&1 | tee output/simulate_v3/LR/log/5000noincorrecttr0.8_S45D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 5000 --train_ratio 0.8 --run_model LR --nonlin no --covspecs incorrect --output_dir output/simulate_v3/LR/ --random_seed 46 2>&1 | tee output/simulate_v3/LR/log/5000noincorrecttr0.8_S46D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 5000 --train_ratio 0.8 --run_model LR --nonlin no --covspecs incorrect --output_dir output/simulate_v3/LR/ --random_seed 47 2>&1 | tee output/simulate_v3/LR/log/5000noincorrecttr0.8_S47D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 5000 --train_ratio 0.8 --run_model LR --nonlin no --covspecs incorrect --output_dir output/simulate_v3/LR/ --random_seed 48 2>&1 | tee output/simulate_v3/LR/log/5000noincorrecttr0.8_S48D267_LR.log
python main_revise_v3_testset_simulate.py --nsim 5000 --train_ratio 0.8 --run_model LR --nonlin no --covspecs incorrect --output_dir output/simulate_v3/LR/ --random_seed 49 2>&1 | tee output/simulate_v3/LR/log/5000noincorrecttr0.8_S49D267_LR.log
