{"vcs1":{"timestamp_begin":1731090938.498974870, "rt":2.97, "ut":1.88, "st":0.29}}
{"vcselab":{"timestamp_begin":1731090941.551913696, "rt":1.00, "ut":0.32, "st":0.14}}
{"link":{"timestamp_begin":1731090942.623817366, "rt":0.33, "ut":0.13, "st":0.17}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731090937.858068935}
{"VCS_COMP_START_TIME": 1731090937.858068935}
{"VCS_COMP_END_TIME": 1731090947.044561459}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NCG +notimingchecks"}
{"vcs1": {"peak_mem": 336716}}
{"stitch_vcselab": {"peak_mem": 231620}}
