{"Source Block": ["hdl/library/common/ad_dds.v@63:73@HdlStmAssign", "  wire    [15:0]  dds_data_0_s;\n  wire    [15:0]  dds_data_1_s;\n\n  // disable\n\n  assign dds_data = (DISABLE == 1) ? 16'd0 : dds_data_out;\n\n  // dds channel output\n\n  always @(posedge clk) begin\n    dds_data_int <= dds_data_0_s + dds_data_1_s;\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[68, "  assign dds_data = (DISABLE == 1) ? 16'd0 : dds_data_out;\n"]], "Add": []}}