--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml CU.twx CU.ncd -o CU.twr CU.pcf

Design file:              CU.ncd
Physical constraint file: CU.pcf
Device,package,speed:     xc3s1500,fg320,-5 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
DIVISOR<0>  |    6.179(R)|   -3.836(R)|CLK_BUFGP         |   0.000|
DIVISOR<1>  |    6.896(R)|   -4.409(R)|CLK_BUFGP         |   0.000|
DIVISOR<2>  |    6.416(R)|   -4.025(R)|CLK_BUFGP         |   0.000|
DIVISOR<3>  |    6.330(R)|   -3.957(R)|CLK_BUFGP         |   0.000|
DIVISOR<4>  |    6.361(R)|   -3.982(R)|CLK_BUFGP         |   0.000|
DIVISOR<5>  |    6.123(R)|   -3.791(R)|CLK_BUFGP         |   0.000|
DIVISOR<6>  |    6.240(R)|   -3.885(R)|CLK_BUFGP         |   0.000|
DIVISOR<7>  |    6.240(R)|   -3.885(R)|CLK_BUFGP         |   0.000|
DIVISOR<8>  |    6.279(R)|   -3.917(R)|CLK_BUFGP         |   0.000|
DIVISOR<9>  |    6.003(R)|   -3.696(R)|CLK_BUFGP         |   0.000|
DIVISOR<10> |    5.863(R)|   -3.583(R)|CLK_BUFGP         |   0.000|
DIVISOR<11> |    5.674(R)|   -3.432(R)|CLK_BUFGP         |   0.000|
DIVISOR<12> |    5.661(R)|   -3.422(R)|CLK_BUFGP         |   0.000|
DIVISOR<13> |    5.682(R)|   -3.439(R)|CLK_BUFGP         |   0.000|
DIVISOR<14> |    5.552(R)|   -3.334(R)|CLK_BUFGP         |   0.000|
DIVISOR<15> |    5.454(R)|   -3.256(R)|CLK_BUFGP         |   0.000|
DIVISOR<16> |    5.139(R)|   -3.004(R)|CLK_BUFGP         |   0.000|
DIVISOR<17> |    5.026(R)|   -2.914(R)|CLK_BUFGP         |   0.000|
DIVISOR<18> |    5.650(R)|   -3.413(R)|CLK_BUFGP         |   0.000|
DIVISOR<19> |    5.266(R)|   -3.106(R)|CLK_BUFGP         |   0.000|
DIVISOR<20> |    5.027(R)|   -2.914(R)|CLK_BUFGP         |   0.000|
DIVISOR<21> |    5.631(R)|   -3.398(R)|CLK_BUFGP         |   0.000|
DIVISOR<22> |    5.166(R)|   -3.026(R)|CLK_BUFGP         |   0.000|
DIVISOR<23> |    5.977(R)|   -3.674(R)|CLK_BUFGP         |   0.000|
DIVISOR<24> |    5.191(R)|   -3.045(R)|CLK_BUFGP         |   0.000|
DIVISOR<25> |    5.273(R)|   -3.111(R)|CLK_BUFGP         |   0.000|
DIVISOR<26> |    5.375(R)|   -3.193(R)|CLK_BUFGP         |   0.000|
DIVISOR<27> |    5.560(R)|   -3.340(R)|CLK_BUFGP         |   0.000|
DIVISOR<28> |    5.482(R)|   -3.278(R)|CLK_BUFGP         |   0.000|
DIVISOR<29> |    5.589(R)|   -3.363(R)|CLK_BUFGP         |   0.000|
DIVISOR<30> |    5.504(R)|   -3.296(R)|CLK_BUFGP         |   0.000|
DIVISOR<31> |    5.228(R)|   -3.075(R)|CLK_BUFGP         |   0.000|
LOAD        |    2.994(R)|   -0.441(R)|CLK_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock CLK to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
EN          |   10.595(R)|CLK_BUFGP         |   0.000|
EOC         |   10.554(R)|CLK_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    2.796|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
CARRY          |LD_SH          |    6.383|
DIVISOR<0>     |EN             |   13.643|
DIVISOR<0>     |ERROR          |    9.163|
DIVISOR<1>     |EN             |   14.360|
DIVISOR<1>     |ERROR          |    9.880|
DIVISOR<2>     |EN             |   13.880|
DIVISOR<2>     |ERROR          |    9.400|
DIVISOR<3>     |EN             |   13.794|
DIVISOR<3>     |ERROR          |    9.314|
DIVISOR<4>     |EN             |   13.825|
DIVISOR<4>     |ERROR          |    9.345|
DIVISOR<5>     |EN             |   13.587|
DIVISOR<5>     |ERROR          |    9.107|
DIVISOR<6>     |EN             |   13.704|
DIVISOR<6>     |ERROR          |    9.224|
DIVISOR<7>     |EN             |   13.704|
DIVISOR<7>     |ERROR          |    9.224|
DIVISOR<8>     |EN             |   13.743|
DIVISOR<8>     |ERROR          |    9.263|
DIVISOR<9>     |EN             |   13.467|
DIVISOR<9>     |ERROR          |    8.987|
DIVISOR<10>    |EN             |   13.327|
DIVISOR<10>    |ERROR          |    8.847|
DIVISOR<11>    |EN             |   13.138|
DIVISOR<11>    |ERROR          |    8.658|
DIVISOR<12>    |EN             |   13.125|
DIVISOR<12>    |ERROR          |    8.645|
DIVISOR<13>    |EN             |   13.146|
DIVISOR<13>    |ERROR          |    8.666|
DIVISOR<14>    |EN             |   13.016|
DIVISOR<14>    |ERROR          |    8.536|
DIVISOR<15>    |EN             |   12.918|
DIVISOR<15>    |ERROR          |    8.438|
DIVISOR<16>    |EN             |   12.603|
DIVISOR<16>    |ERROR          |    8.123|
DIVISOR<17>    |EN             |   12.490|
DIVISOR<17>    |ERROR          |    8.010|
DIVISOR<18>    |EN             |   13.114|
DIVISOR<18>    |ERROR          |    8.634|
DIVISOR<19>    |EN             |   12.730|
DIVISOR<19>    |ERROR          |    8.250|
DIVISOR<20>    |EN             |   12.491|
DIVISOR<20>    |ERROR          |    8.011|
DIVISOR<21>    |EN             |   13.095|
DIVISOR<21>    |ERROR          |    8.615|
DIVISOR<22>    |EN             |   12.630|
DIVISOR<22>    |ERROR          |    8.150|
DIVISOR<23>    |EN             |   13.441|
DIVISOR<23>    |ERROR          |    8.961|
DIVISOR<24>    |EN             |   12.655|
DIVISOR<24>    |ERROR          |    8.175|
DIVISOR<25>    |EN             |   12.737|
DIVISOR<25>    |ERROR          |    8.257|
DIVISOR<26>    |EN             |   12.839|
DIVISOR<26>    |ERROR          |    8.359|
DIVISOR<27>    |EN             |   13.024|
DIVISOR<27>    |ERROR          |    8.544|
DIVISOR<28>    |EN             |   12.946|
DIVISOR<28>    |ERROR          |    8.466|
DIVISOR<29>    |EN             |   13.053|
DIVISOR<29>    |ERROR          |    8.573|
DIVISOR<30>    |EN             |   12.968|
DIVISOR<30>    |ERROR          |    8.488|
DIVISOR<31>    |EN             |   12.692|
DIVISOR<31>    |ERROR          |    8.212|
LOAD           |EN             |   10.458|
---------------+---------------+---------+


Analysis completed Sun May 09 16:29:42 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4518 MB



