C:\Microsemi\synplify_L201609M-2_W\bin64\syn_nfilter.exe  -link  -top  PROC_SUBSYSTEM  -multisrs  "C:\Users\hbreslin\Desktop\Project Workspace\Github\M2S060FG-Creative-Board\Modify_The_FPGA_Design\MIV_RV32IMA_AHB_BaseDesign\synthesis\synwork\PROC_SUBSYSTEM_comp.srs"  -osyn  "C:\Users\hbreslin\Desktop\Project Workspace\Github\M2S060FG-Creative-Board\Modify_The_FPGA_Design\MIV_RV32IMA_AHB_BaseDesign\synthesis\synwork\PROC_SUBSYSTEM_mult.srs"  -log  "C:\Users\hbreslin\Desktop\Project Workspace\Github\M2S060FG-Creative-Board\Modify_The_FPGA_Design\MIV_RV32IMA_AHB_BaseDesign\synthesis\synlog\PROC_SUBSYSTEM_multi_srs_gen.srr" 
rc:0 success:1 runtime:2
file:C:\Users\hbreslin\Desktop\Project Workspace\Github\M2S060FG-Creative-Board\Modify_The_FPGA_Design\MIV_RV32IMA_AHB_BaseDesign\synthesis\synwork\PROC_SUBSYSTEM_comp.srs|io:i|time:1511172605|size:728686|exec:0
file:C:\Users\hbreslin\Desktop\Project Workspace\Github\M2S060FG-Creative-Board\Modify_The_FPGA_Design\MIV_RV32IMA_AHB_BaseDesign\synthesis\synwork\PROC_SUBSYSTEM_mult.srs|io:o|time:1511172609|size:44890|exec:0
file:C:\Users\hbreslin\Desktop\Project Workspace\Github\M2S060FG-Creative-Board\Modify_The_FPGA_Design\MIV_RV32IMA_AHB_BaseDesign\synthesis\synlog\PROC_SUBSYSTEM_multi_srs_gen.srr|io:o|time:1511172609|size:575|exec:0
file:C:\Microsemi\synplify_L201609M-2_W\bin\syn_nfilter.exe|io:i|time:1479402458|size:3128320|exec:1
file:C:\Microsemi\synplify_L201609M-2_W\bin64\syn_nfilter.exe|io:i|time:1479402724|size:4208128|exec:1
