Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "xst_snap2in.prj"
Input Format                       : mixed

---- Target Parameters
Output File Name                   : "snap2in_cw.ngc"
Output Format                      : NGC
Target Device                      : xc6vsx475t-1ff1759

---- Source Options
Entity Name                        : snap2in_cw
Top Module Name                    : snap2in_cw
Automatic Register Balancing       : no

---- Target Options
Add IO Buffers                     : NO
Pack IO Registers into IOBs        : Auto

---- General Options
Keep Hierarchy                     : NO
Bus Delimiter                      : ()
Hierarchy Separator                : /

---- Other Options
report_timing_constraint_problems  : warning

=========================================================================

WARNING:Xst:29 - Optimization Effort not specified
The following parameters have been added:
Optimization Goal                  : SPEED

=========================================================================

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/ulloaroach2/design/test_adc1/snap2in/sysgen/synth_model/snap2in.vhd" into library work
Parsing entity <cntr_11_0_e9cde7997fd454dc>.
Parsing architecture <cntr_11_0_e9cde7997fd454dc_a> of entity <cntr_11_0_e9cde7997fd454dc>.
Parsing entity <cntr_11_0_541f86689cddfa59>.
Parsing architecture <cntr_11_0_541f86689cddfa59_a> of entity <cntr_11_0_541f86689cddfa59>.
Parsing entity <cntr_11_0_c428a25ea66a740d>.
Parsing architecture <cntr_11_0_c428a25ea66a740d_a> of entity <cntr_11_0_c428a25ea66a740d>.
Parsing entity <cntr_11_0_69db6e7c3b6d11cc>.
Parsing architecture <cntr_11_0_69db6e7c3b6d11cc_a> of entity <cntr_11_0_69db6e7c3b6d11cc>.
Parsing package <conv_pkg>.
Parsing package body <conv_pkg>.
Parsing entity <srl17e>.
Parsing architecture <structural> of entity <srl17e>.
Parsing entity <synth_reg>.
Parsing architecture <structural> of entity <synth_reg>.
Parsing entity <synth_reg_reg>.
Parsing architecture <behav> of entity <synth_reg_reg>.
Parsing entity <single_reg_w_init>.
Parsing architecture <structural> of entity <single_reg_w_init>.
Parsing entity <synth_reg_w_init>.
Parsing architecture <structural> of entity <synth_reg_w_init>.
Parsing entity <concat_9769d05421>.
Parsing architecture <behavior> of entity <concat_9769d05421>.
Parsing entity <inverter_e2b989a05e>.
Parsing architecture <behavior> of entity <inverter_e2b989a05e>.
Parsing entity <reinterpret_8f5500aea5>.
Parsing architecture <behavior> of entity <reinterpret_8f5500aea5>.
Parsing entity <xlslice>.
Parsing architecture <behavior> of entity <xlslice>.
Parsing entity <xldelay>.
Parsing architecture <behavior> of entity <xldelay>.
Parsing entity <inverter_e5b38cca3b>.
Parsing architecture <behavior> of entity <inverter_e5b38cca3b>.
Parsing entity <logical_f6397bdee1>.
Parsing architecture <behavior> of entity <logical_f6397bdee1>.
Parsing entity <concat_350c391ba7>.
Parsing architecture <behavior> of entity <concat_350c391ba7>.
Parsing entity <convert_func_call>.
Parsing architecture <behavior> of entity <convert_func_call>.
Parsing entity <xlconvert>.
Parsing architecture <behavior> of entity <xlconvert>.
Parsing entity <delay_9f02caa990>.
Parsing architecture <behavior> of entity <delay_9f02caa990>.
Parsing entity <delay_ee0f706095>.
Parsing architecture <behavior> of entity <delay_ee0f706095>.
Parsing entity <inverter_6844eee868>.
Parsing architecture <behavior> of entity <inverter_6844eee868>.
Parsing entity <logical_799f62af22>.
Parsing architecture <behavior> of entity <logical_799f62af22>.
Parsing entity <logical_aacf6e1b0e>.
Parsing architecture <behavior> of entity <logical_aacf6e1b0e>.
Parsing entity <logical_954ee29728>.
Parsing architecture <behavior> of entity <logical_954ee29728>.
Parsing entity <xlregister>.
Parsing architecture <behavior> of entity <xlregister>.
Parsing entity <shift_df05fba441>.
Parsing architecture <behavior> of entity <shift_df05fba441>.
Parsing entity <xlcounter_free_snap2in>.
Parsing architecture <behavior> of entity <xlcounter_free_snap2in>.
Parsing entity <concat_fd1ce36c4a>.
Parsing architecture <behavior> of entity <concat_fd1ce36c4a>.
Parsing entity <constant_91ef1678ca>.
Parsing architecture <behavior> of entity <constant_91ef1678ca>.
Parsing entity <mux_ddf27bda35>.
Parsing architecture <behavior> of entity <mux_ddf27bda35>.
Parsing entity <relational_5f1eb17108>.
Parsing architecture <behavior> of entity <relational_5f1eb17108>.
Parsing entity <constant_cda50df78a>.
Parsing architecture <behavior> of entity <constant_cda50df78a>.
Parsing entity <constant_a7e2bb9e12>.
Parsing architecture <behavior> of entity <constant_a7e2bb9e12>.
Parsing entity <constant_e8ddc079e9>.
Parsing architecture <behavior> of entity <constant_e8ddc079e9>.
Parsing entity <constant_3a9a3daeb9>.
Parsing architecture <behavior> of entity <constant_3a9a3daeb9>.
Parsing entity <mux_5441ad2d93>.
Parsing architecture <behavior> of entity <mux_5441ad2d93>.
Parsing entity <counter_caa2b01eef>.
Parsing architecture <behavior> of entity <counter_caa2b01eef>.
Parsing entity <constant_963ed6358a>.
Parsing architecture <behavior> of entity <constant_963ed6358a>.
Parsing entity <mux_d99e59b6d4>.
Parsing architecture <behavior> of entity <mux_d99e59b6d4>.
Parsing entity <logical_dfe2dded7f>.
Parsing architecture <behavior> of entity <logical_dfe2dded7f>.
Parsing entity <constant_6293007044>.
Parsing architecture <behavior> of entity <constant_6293007044>.
Parsing entity <logical_80f90b97d0>.
Parsing architecture <behavior> of entity <logical_80f90b97d0>.
Parsing entity <addsub_c13097e33e>.
Parsing architecture <behavior> of entity <addsub_c13097e33e>.
Parsing entity <concat_1d98d96b58>.
Parsing architecture <behavior> of entity <concat_1d98d96b58>.
Parsing entity <mux_4fe5face7f>.
Parsing architecture <behavior> of entity <mux_4fe5face7f>.
Parsing entity <concat_b11ec1c0d4>.
Parsing architecture <behavior> of entity <concat_b11ec1c0d4>.
Parsing entity <reinterpret_c5d4d59b73>.
Parsing architecture <behavior> of entity <reinterpret_c5d4d59b73>.
Parsing entity <reinterpret_28b9ecc6fc>.
Parsing architecture <behavior> of entity <reinterpret_28b9ecc6fc>.
Parsing entity <delay_2b0feb00fb>.
Parsing architecture <behavior> of entity <delay_2b0feb00fb>.
Parsing entity <delay_a14e3dd1bd>.
Parsing architecture <behavior> of entity <delay_a14e3dd1bd>.
Parsing entity <delay_672d2b8d1e>.
Parsing architecture <behavior> of entity <delay_672d2b8d1e>.
Parsing entity <delay_6fcf35ba77>.
Parsing architecture <behavior> of entity <delay_6fcf35ba77>.
Parsing entity <relational_34fc311f5b>.
Parsing architecture <behavior> of entity <relational_34fc311f5b>.
Parsing entity <xlpassthrough>.
Parsing architecture <passthrough_arch> of entity <xlpassthrough>.
Parsing entity <delay_cf4f99539f>.
Parsing architecture <behavior> of entity <delay_cf4f99539f>.
Parsing entity <reinterpret_9a13f6a2a0>.
Parsing architecture <behavior> of entity <reinterpret_9a13f6a2a0>.
Parsing entity <concat_83e473517e>.
Parsing architecture <behavior> of entity <concat_83e473517e>.
Parsing entity <reinterpret_4389dc89bf>.
Parsing architecture <behavior> of entity <reinterpret_4389dc89bf>.
Parsing entity <concat_15d98836ad>.
Parsing architecture <behavior> of entity <concat_15d98836ad>.
Parsing entity <reinterpret_d51df7ac30>.
Parsing architecture <behavior> of entity <reinterpret_d51df7ac30>.
Parsing entity <conv_entity_a9dd778d45>.
Parsing architecture <structural> of entity <conv_entity_a9dd778d45>.
Parsing entity <adc_mkid_4x_entity_2032848b9c>.
Parsing architecture <structural> of entity <adc_mkid_4x_entity_2032848b9c>.
Parsing entity <edge_detect_entity_ae894edbdc>.
Parsing architecture <structural> of entity <edge_detect_entity_ae894edbdc>.
Parsing entity <add_gen_entity_e00c7fa4f8>.
Parsing architecture <structural> of entity <add_gen_entity_e00c7fa4f8>.
Parsing entity <dram_munge_entity_7ac0030401>.
Parsing architecture <structural> of entity <dram_munge_entity_7ac0030401>.
Parsing entity <edge_detect_entity_663cc1f7c1>.
Parsing architecture <structural> of entity <edge_detect_entity_663cc1f7c1>.
Parsing entity <basic_ctrl_entity_d63045b576>.
Parsing architecture <structural> of entity <basic_ctrl_entity_d63045b576>.
Parsing entity <calc_add_entity_4d68be273e>.
Parsing architecture <structural> of entity <calc_add_entity_4d68be273e>.
Parsing entity <join_entity_729425b771>.
Parsing architecture <structural> of entity <join_entity_729425b771>.
Parsing entity <split_entity_6e48613a5e>.
Parsing architecture <structural> of entity <split_entity_6e48613a5e>.
Parsing entity <munge_in_entity_ee12672e52>.
Parsing architecture <structural> of entity <munge_in_entity_ee12672e52>.
Parsing entity <bram_entity_bb644de149>.
Parsing architecture <structural> of entity <bram_entity_bb644de149>.
Parsing entity <ctrl_entity_00dbab58d4>.
Parsing architecture <structural> of entity <ctrl_entity_00dbab58d4>.
Parsing entity <delay_entity_6127ce4283>.
Parsing architecture <structural> of entity <delay_entity_6127ce4283>.
Parsing entity <status_entity_bd6e6e0c17>.
Parsing architecture <structural> of entity <status_entity_bd6e6e0c17>.
Parsing entity <trig_offset_entity_8f6532bab9>.
Parsing architecture <structural> of entity <trig_offset_entity_8f6532bab9>.
Parsing entity <adcsnap0_entity_c94d11adb5>.
Parsing architecture <structural> of entity <adcsnap0_entity_c94d11adb5>.
Parsing entity <conv_entity_3bae12099a>.
Parsing architecture <structural> of entity <conv_entity_3bae12099a>.
Parsing entity <bus_conv0_entity_f74c0136cc>.
Parsing architecture <structural> of entity <bus_conv0_entity_f74c0136cc>.
Parsing entity <bus_create0_entity_5fef4a34e4>.
Parsing architecture <structural> of entity <bus_create0_entity_5fef4a34e4>.
Parsing entity <gpio_entity_0780104db8>.
Parsing architecture <structural> of entity <gpio_entity_0780104db8>.
Parsing entity <pipeline_entity_20a330c3ea>.
Parsing architecture <structural> of entity <pipeline_entity_20a330c3ea>.
Parsing entity <snap2in>.
Parsing architecture <structural> of entity <snap2in>.
Parsing VHDL file "/home/ulloaroach2/design/test_adc1/snap2in/sysgen/synth_model/snap2in_cw.vhd" into library work
Parsing entity <xlclockdriver>.
Parsing architecture <behavior> of entity <xlclockdriver>.
Parsing entity <default_clock_driver_snap2in>.
Parsing architecture <structural> of entity <default_clock_driver_snap2in>.
Parsing entity <snap2in_cw>.
Parsing architecture <structural> of entity <snap2in_cw>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <snap2in_cw> (architecture <structural>) from library <work>.

Elaborating entity <default_clock_driver_snap2in> (architecture <structural>) from library <work>.

Elaborating entity <xlclockdriver> (architecture <behavior>) with generics from library <work>.

Elaborating entity <synth_reg_w_init> (architecture <structural>) with generics from library <work>.

Elaborating entity <single_reg_w_init> (architecture <structural>) with generics from library <work>.
WARNING:HDLCompiler:89 - "/home/ulloaroach2/design/test_adc1/snap2in/sysgen/synth_model/snap2in.vhd" Line 2131: <fdre> remains a black-box since it has no binding entity.

Elaborating entity <snap2in> (architecture <structural>) from library <work>.
WARNING:HDLCompiler:1127 - "/home/ulloaroach2/design/test_adc1/snap2in/sysgen/synth_model/snap2in.vhd" Line 7300: Assignment to snap2in_adc_mkid_4x_user_sync_net ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ulloaroach2/design/test_adc1/snap2in/sysgen/synth_model/snap2in.vhd" Line 7301: Assignment to snap2in_adcsnap0_bram_data_out_net ignored, since the identifier is never used

Elaborating entity <adc_mkid_4x_entity_2032848b9c> (architecture <structural>) from library <work>.

Elaborating entity <conv_entity_a9dd778d45> (architecture <structural>) from library <work>.

Elaborating entity <concat_9769d05421> (architecture <behavior>) from library <work>.

Elaborating entity <inverter_e2b989a05e> (architecture <behavior>) from library <work>.
WARNING:HDLCompiler:1127 - "/home/ulloaroach2/design/test_adc1/snap2in/sysgen/synth_model/snap2in.vhd" Line 2297: Assignment to op_mem_22_20_back ignored, since the identifier is never used
WARNING:HDLCompiler:634 - "/home/ulloaroach2/design/test_adc1/snap2in/sysgen/synth_model/snap2in.vhd" Line 2291: Net <op_mem_22_20_front_din[0]> does not have a driver.

Elaborating entity <reinterpret_8f5500aea5> (architecture <behavior>) from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <adcsnap0_entity_c94d11adb5> (architecture <structural>) from library <work>.

Elaborating entity <delay_cf4f99539f> (architecture <behavior>) from library <work>.

Elaborating entity <add_gen_entity_e00c7fa4f8> (architecture <structural>) from library <work>.

Elaborating entity <xlcounter_free_snap2in> (architecture <behavior>) with generics from library <work>.

Elaborating entity <cntr_11_0_e9cde7997fd454dc> (architecture <>) from library <work>.

Elaborating entity <concat_350c391ba7> (architecture <behavior>) from library <work>.

Elaborating entity <xlconvert> (architecture <behavior>) with generics from library <work>.

Elaborating entity <convert_func_call> (architecture <behavior>) with generics from library <work>.

Elaborating entity <delay_9f02caa990> (architecture <behavior>) from library <work>.

Elaborating entity <xldelay> (architecture <behavior>) with generics from library <work>.

Elaborating entity <synth_reg> (architecture <structural>) with generics from library <work>.

Elaborating entity <srl17e> (architecture <structural>) with generics from library <work>.
WARNING:HDLCompiler:89 - "/home/ulloaroach2/design/test_adc1/snap2in/sysgen/synth_model/snap2in.vhd" Line 1906: <fde> remains a black-box since it has no binding entity.

Elaborating entity <delay_ee0f706095> (architecture <behavior>) from library <work>.

Elaborating entity <edge_detect_entity_ae894edbdc> (architecture <structural>) from library <work>.

Elaborating entity <xldelay> (architecture <behavior>) with generics from library <work>.

Elaborating entity <synth_reg> (architecture <structural>) with generics from library <work>.

Elaborating entity <srl17e> (architecture <structural>) with generics from library <work>.

Elaborating entity <logical_f6397bdee1> (architecture <behavior>) from library <work>.

Elaborating entity <inverter_e5b38cca3b> (architecture <behavior>) from library <work>.
WARNING:HDLCompiler:871 - "/home/ulloaroach2/design/test_adc1/snap2in/sysgen/synth_model/snap2in.vhd" Line 2509: Using initial value false for op_mem_22_20_front_din since it is never assigned
WARNING:HDLCompiler:1127 - "/home/ulloaroach2/design/test_adc1/snap2in/sysgen/synth_model/snap2in.vhd" Line 2515: Assignment to op_mem_22_20_back ignored, since the identifier is never used

Elaborating entity <inverter_6844eee868> (architecture <behavior>) from library <work>.

Elaborating entity <logical_799f62af22> (architecture <behavior>) from library <work>.

Elaborating entity <logical_aacf6e1b0e> (architecture <behavior>) from library <work>.

Elaborating entity <logical_954ee29728> (architecture <behavior>) from library <work>.

Elaborating entity <xlregister> (architecture <behavior>) with generics from library <work>.

Elaborating entity <synth_reg_w_init> (architecture <structural>) with generics from library <work>.

Elaborating entity <single_reg_w_init> (architecture <structural>) with generics from library <work>.
WARNING:HDLCompiler:89 - "/home/ulloaroach2/design/test_adc1/snap2in/sysgen/synth_model/snap2in.vhd" Line 2142: <fdse> remains a black-box since it has no binding entity.

Elaborating entity <shift_df05fba441> (architecture <behavior>) from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <basic_ctrl_entity_d63045b576> (architecture <structural>) from library <work>.

Elaborating entity <constant_6293007044> (architecture <behavior>) from library <work>.

Elaborating entity <dram_munge_entity_7ac0030401> (architecture <structural>) from library <work>.

Elaborating entity <constant_cda50df78a> (architecture <behavior>) from library <work>.

Elaborating entity <constant_a7e2bb9e12> (architecture <behavior>) from library <work>.

Elaborating entity <constant_e8ddc079e9> (architecture <behavior>) from library <work>.

Elaborating entity <constant_3a9a3daeb9> (architecture <behavior>) from library <work>.

Elaborating entity <concat_fd1ce36c4a> (architecture <behavior>) from library <work>.

Elaborating entity <constant_91ef1678ca> (architecture <behavior>) from library <work>.

Elaborating entity <mux_5441ad2d93> (architecture <behavior>) from library <work>.

Elaborating entity <counter_caa2b01eef> (architecture <behavior>) from library <work>.
WARNING:HDLCompiler:1127 - "/home/ulloaroach2/design/test_adc1/snap2in/sysgen/synth_model/snap2in.vhd" Line 3571: Assignment to rst_limit_join_44_1 ignored, since the identifier is never used

Elaborating entity <constant_963ed6358a> (architecture <behavior>) from library <work>.

Elaborating entity <xlcounter_free_snap2in> (architecture <behavior>) with generics from library <work>.

Elaborating entity <cntr_11_0_541f86689cddfa59> (architecture <>) from library <work>.

Elaborating entity <mux_ddf27bda35> (architecture <behavior>) from library <work>.

Elaborating entity <xlregister> (architecture <behavior>) with generics from library <work>.

Elaborating entity <synth_reg_w_init> (architecture <structural>) with generics from library <work>.

Elaborating entity <single_reg_w_init> (architecture <structural>) with generics from library <work>.

Elaborating entity <relational_5f1eb17108> (architecture <behavior>) from library <work>.

Elaborating entity <mux_d99e59b6d4> (architecture <behavior>) from library <work>.

Elaborating entity <edge_detect_entity_663cc1f7c1> (architecture <structural>) from library <work>.

Elaborating entity <logical_dfe2dded7f> (architecture <behavior>) from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <logical_80f90b97d0> (architecture <behavior>) from library <work>.

Elaborating entity <xlregister> (architecture <behavior>) with generics from library <work>.

Elaborating entity <synth_reg_w_init> (architecture <structural>) with generics from library <work>.

Elaborating entity <single_reg_w_init> (architecture <structural>) with generics from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <bram_entity_bb644de149> (architecture <structural>) from library <work>.

Elaborating entity <calc_add_entity_4d68be273e> (architecture <structural>) from library <work>.

Elaborating entity <addsub_c13097e33e> (architecture <behavior>) from library <work>.
WARNING:HDLCompiler:1127 - "/home/ulloaroach2/design/test_adc1/snap2in/sysgen/synth_model/snap2in.vhd" Line 3776: Assignment to op_mem_91_20_back ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ulloaroach2/design/test_adc1/snap2in/sysgen/synth_model/snap2in.vhd" Line 3787: Assignment to cout_mem_92_22_back ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ulloaroach2/design/test_adc1/snap2in/sysgen/synth_model/snap2in.vhd" Line 3799: Assignment to prev_mode_93_22 ignored, since the identifier is never used

Elaborating entity <synth_reg_w_init> (architecture <structural>) with generics from library <work>.

Elaborating entity <single_reg_w_init> (architecture <structural>) with generics from library <work>.
WARNING:HDLCompiler:634 - "/home/ulloaroach2/design/test_adc1/snap2in/sysgen/synth_model/snap2in.vhd" Line 3756: Net <op_mem_91_20_front_din[0]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ulloaroach2/design/test_adc1/snap2in/sysgen/synth_model/snap2in.vhd" Line 3762: Net <cout_mem_92_22_front_din[0]> does not have a driver.

Elaborating entity <concat_1d98d96b58> (architecture <behavior>) from library <work>.

Elaborating entity <xlconvert> (architecture <behavior>) with generics from library <work>.

Elaborating entity <convert_func_call> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <mux_4fe5face7f> (architecture <behavior>) from library <work>.

Elaborating entity <xlconvert> (architecture <behavior>) with generics from library <work>.

Elaborating entity <convert_func_call> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlconvert> (architecture <behavior>) with generics from library <work>.

Elaborating entity <convert_func_call> (architecture <behavior>) with generics from library <work>.

Elaborating entity <munge_in_entity_ee12672e52> (architecture <structural>) from library <work>.

Elaborating entity <join_entity_729425b771> (architecture <structural>) from library <work>.

Elaborating entity <concat_b11ec1c0d4> (architecture <behavior>) from library <work>.

Elaborating entity <reinterpret_c5d4d59b73> (architecture <behavior>) from library <work>.

Elaborating entity <reinterpret_28b9ecc6fc> (architecture <behavior>) from library <work>.

Elaborating entity <split_entity_6e48613a5e> (architecture <structural>) from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <xlconvert> (architecture <behavior>) with generics from library <work>.

Elaborating entity <convert_func_call> (architecture <behavior>) with generics from library <work>.

Elaborating entity <ctrl_entity_00dbab58d4> (architecture <structural>) from library <work>.

Elaborating entity <delay_2b0feb00fb> (architecture <behavior>) from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <delay_entity_6127ce4283> (architecture <structural>) from library <work>.

Elaborating entity <xlcounter_free_snap2in> (architecture <behavior>) with generics from library <work>.

Elaborating entity <cntr_11_0_69db6e7c3b6d11cc> (architecture <>) from library <work>.

Elaborating entity <delay_a14e3dd1bd> (architecture <behavior>) from library <work>.

Elaborating entity <delay_672d2b8d1e> (architecture <behavior>) from library <work>.

Elaborating entity <delay_6fcf35ba77> (architecture <behavior>) from library <work>.

Elaborating entity <relational_34fc311f5b> (architecture <behavior>) from library <work>.

Elaborating entity <reinterpret_9a13f6a2a0> (architecture <behavior>) from library <work>.

Elaborating entity <status_entity_bd6e6e0c17> (architecture <structural>) from library <work>.

Elaborating entity <xlpassthrough> (architecture <passthrough_arch>) with generics from library <work>.

Elaborating entity <xlconvert> (architecture <behavior>) with generics from library <work>.

Elaborating entity <convert_func_call> (architecture <behavior>) with generics from library <work>.

Elaborating entity <trig_offset_entity_8f6532bab9> (architecture <structural>) from library <work>.

Elaborating entity <bus_conv0_entity_f74c0136cc> (architecture <structural>) from library <work>.

Elaborating entity <conv_entity_3bae12099a> (architecture <structural>) from library <work>.

Elaborating entity <concat_83e473517e> (architecture <behavior>) from library <work>.

Elaborating entity <reinterpret_4389dc89bf> (architecture <behavior>) from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

Elaborating entity <bus_create0_entity_5fef4a34e4> (architecture <structural>) from library <work>.

Elaborating entity <concat_15d98836ad> (architecture <behavior>) from library <work>.

Elaborating entity <reinterpret_d51df7ac30> (architecture <behavior>) from library <work>.

Elaborating entity <xlcounter_free_snap2in> (architecture <behavior>) with generics from library <work>.

Elaborating entity <cntr_11_0_c428a25ea66a740d> (architecture <>) from library <work>.

Elaborating entity <gpio_entity_0780104db8> (architecture <structural>) from library <work>.

Elaborating entity <xlconvert> (architecture <behavior>) with generics from library <work>.

Elaborating entity <pipeline_entity_20a330c3ea> (architecture <structural>) from library <work>.

Elaborating entity <xlregister> (architecture <behavior>) with generics from library <work>.

Elaborating entity <synth_reg_w_init> (architecture <structural>) with generics from library <work>.

Elaborating entity <single_reg_w_init> (architecture <structural>) with generics from library <work>.

Elaborating entity <xlslice> (architecture <behavior>) with generics from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <snap2in_cw>.
    Related source file is "/home/ulloaroach2/design/test_adc1/snap2in/sysgen/synth_model/snap2in_cw.vhd".
    Set property "syn_black_box = true" for instance <persistentdff_inst>.
    Set property "syn_noprune = true" for instance <persistentdff_inst>.
    Set property "optimize_primitives = false" for instance <persistentdff_inst>.
    Set property "dont_touch = true" for instance <persistentdff_inst>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_1_sg_x33>.
    Set property "syn_keep = true" for signal <persistentdff_inst_q>.
    Set property "KEEP = TRUE" for signal <persistentdff_inst_q>.
WARNING:Xst:37 - Detected unknown constraint/property "preserve_signal". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <snap2in_cw> synthesized.

Synthesizing Unit <default_clock_driver_snap2in>.
    Related source file is "/home/ulloaroach2/design/test_adc1/snap2in/sysgen/synth_model/snap2in_cw.vhd".
    Set property "syn_noprune = true".
    Set property "optimize_primitives = false".
    Set property "dont_touch = true".
INFO:Xst:3210 - "/home/ulloaroach2/design/test_adc1/snap2in/sysgen/synth_model/snap2in_cw.vhd" line 378: Output port <clr> of the instance <xlclockdriver> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ulloaroach2/design/test_adc1/snap2in/sysgen/synth_model/snap2in_cw.vhd" line 378: Output port <ce_logic> of the instance <xlclockdriver> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <default_clock_driver_snap2in> synthesized.

Synthesizing Unit <xlclockdriver>.
    Related source file is "/home/ulloaroach2/design/test_adc1/snap2in/sysgen/synth_model/snap2in_cw.vhd".
        period = 1
        log_2_period = 1
        pipeline_regs = 5
        use_bufg = 0
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec>.
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec_logic>.
    Summary:
	no macro.
Unit <xlclockdriver> synthesized.

Synthesizing Unit <synth_reg_w_init_1>.
    Related source file is "/home/ulloaroach2/design/test_adc1/snap2in/sysgen/synth_model/snap2in.vhd".
        width = 1
        init_index = 0
        init_value = "0000"
        latency = 1
    Summary:
	no macro.
Unit <synth_reg_w_init_1> synthesized.

Synthesizing Unit <single_reg_w_init_1>.
    Related source file is "/home/ulloaroach2/design/test_adc1/snap2in/sysgen/synth_model/snap2in.vhd".
        width = 1
        init_index = 0
        init_value = "0000"
    Set property "syn_black_box = true" for instance <fd_prim_array[0].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Summary:
	no macro.
Unit <single_reg_w_init_1> synthesized.

Synthesizing Unit <snap2in>.
    Related source file is "/home/ulloaroach2/design/test_adc1/snap2in/sysgen/synth_model/snap2in.vhd".
WARNING:Xst:647 - Input <snap2in_adcsnap0_bram_data_out> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <snap2in_adc_mkid_4x_user_sync> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <snap2in> synthesized.

Synthesizing Unit <adc_mkid_4x_entity_2032848b9c>.
    Related source file is "/home/ulloaroach2/design/test_adc1/snap2in/sysgen/synth_model/snap2in.vhd".
    Summary:
	no macro.
Unit <adc_mkid_4x_entity_2032848b9c> synthesized.

Synthesizing Unit <conv_entity_a9dd778d45>.
    Related source file is "/home/ulloaroach2/design/test_adc1/snap2in/sysgen/synth_model/snap2in.vhd".
    Summary:
	no macro.
Unit <conv_entity_a9dd778d45> synthesized.

Synthesizing Unit <concat_9769d05421>.
    Related source file is "/home/ulloaroach2/design/test_adc1/snap2in/sysgen/synth_model/snap2in.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <concat_9769d05421> synthesized.

Synthesizing Unit <inverter_e2b989a05e>.
    Related source file is "/home/ulloaroach2/design/test_adc1/snap2in/sysgen/synth_model/snap2in.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <op_mem_22_20_front_din> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <inverter_e2b989a05e> synthesized.

Synthesizing Unit <reinterpret_8f5500aea5>.
    Related source file is "/home/ulloaroach2/design/test_adc1/snap2in/sysgen/synth_model/snap2in.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <reinterpret_8f5500aea5> synthesized.

Synthesizing Unit <xlslice_1>.
    Related source file is "/home/ulloaroach2/design/test_adc1/snap2in/sysgen/synth_model/snap2in.vhd".
        new_msb = 11
        new_lsb = 11
        x_width = 12
        y_width = 1
WARNING:Xst:647 - Input <x<10:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_1> synthesized.

Synthesizing Unit <xlslice_2>.
    Related source file is "/home/ulloaroach2/design/test_adc1/snap2in/sysgen/synth_model/snap2in.vhd".
        new_msb = 10
        new_lsb = 0
        x_width = 12
        y_width = 11
WARNING:Xst:647 - Input <x<11:11>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_2> synthesized.

Synthesizing Unit <adcsnap0_entity_c94d11adb5>.
    Related source file is "/home/ulloaroach2/design/test_adc1/snap2in/sysgen/synth_model/snap2in.vhd".
    Summary:
	no macro.
Unit <adcsnap0_entity_c94d11adb5> synthesized.

Synthesizing Unit <delay_cf4f99539f>.
    Related source file is "/home/ulloaroach2/design/test_adc1/snap2in/sysgen/synth_model/snap2in.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 10-bit register for signal <op_mem_20_24(0)>.
    Summary:
	inferred  10 D-type flip-flop(s).
Unit <delay_cf4f99539f> synthesized.

Synthesizing Unit <add_gen_entity_e00c7fa4f8>.
    Related source file is "/home/ulloaroach2/design/test_adc1/snap2in/sysgen/synth_model/snap2in.vhd".
    Summary:
	no macro.
Unit <add_gen_entity_e00c7fa4f8> synthesized.

Synthesizing Unit <xlcounter_free_snap2in_1>.
    Related source file is "/home/ulloaroach2/design/test_adc1/snap2in/sysgen/synth_model/snap2in.vhd".
        core_name0 = "cntr_11_0_e9cde7997fd454dc"
        op_width = 15
        op_arith = 1
    Set property "syn_black_box = true" for instance <comp0.core_instance0>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:647 - Input <up> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <load> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <din> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlcounter_free_snap2in_1> synthesized.

Synthesizing Unit <concat_350c391ba7>.
    Related source file is "/home/ulloaroach2/design/test_adc1/snap2in/sysgen/synth_model/snap2in.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <concat_350c391ba7> synthesized.

Synthesizing Unit <xlconvert_1>.
    Related source file is "/home/ulloaroach2/design/test_adc1/snap2in/sysgen/synth_model/snap2in.vhd".
        din_width = 1
        din_bin_pt = 0
        din_arith = 1
        dout_width = 17
        dout_bin_pt = 0
        dout_arith = 1
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        bool_conversion = 0
        latency = 0
        quantization = 1
        overflow = 1
WARNING:Xst:647 - Input <en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlconvert_1> synthesized.

Synthesizing Unit <convert_func_call_1>.
    Related source file is "/home/ulloaroach2/design/test_adc1/snap2in/sysgen/synth_model/snap2in.vhd".
        din_width = 1
        din_bin_pt = 0
        din_arith = 1
        dout_width = 17
        dout_bin_pt = 0
        dout_arith = 1
        quantization = 1
        overflow = 1
    Summary:
	no macro.
Unit <convert_func_call_1> synthesized.

Synthesizing Unit <delay_9f02caa990>.
    Related source file is "/home/ulloaroach2/design/test_adc1/snap2in/sysgen/synth_model/snap2in.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <op_mem_20_24>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <delay_9f02caa990> synthesized.

Synthesizing Unit <xldelay_1>.
    Related source file is "/home/ulloaroach2/design/test_adc1/snap2in/sysgen/synth_model/snap2in.vhd".
        width = 14
        latency = 1
        reg_retiming = 0
        reset = 0
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xldelay_1> synthesized.

Synthesizing Unit <synth_reg_1>.
    Related source file is "/home/ulloaroach2/design/test_adc1/snap2in/sysgen/synth_model/snap2in.vhd".
        width = 14
        latency = 1
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <synth_reg_1> synthesized.

Synthesizing Unit <srl17e_1>.
    Related source file is "/home/ulloaroach2/design/test_adc1/snap2in/sysgen/synth_model/snap2in.vhd".
        width = 14
        latency = 1
    Set property "syn_black_box = true" for instance <reg_array[0].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[1].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[2].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[3].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[4].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[5].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[6].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[7].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[8].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[9].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[10].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[11].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[12].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <reg_array[13].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Summary:
	no macro.
Unit <srl17e_1> synthesized.

Synthesizing Unit <delay_ee0f706095>.
    Related source file is "/home/ulloaroach2/design/test_adc1/snap2in/sysgen/synth_model/snap2in.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 128-bit register for signal <op_mem_20_24(0)>.
    Summary:
	inferred 128 D-type flip-flop(s).
Unit <delay_ee0f706095> synthesized.

Synthesizing Unit <edge_detect_entity_ae894edbdc>.
    Related source file is "/home/ulloaroach2/design/test_adc1/snap2in/sysgen/synth_model/snap2in.vhd".
    Summary:
	no macro.
Unit <edge_detect_entity_ae894edbdc> synthesized.

Synthesizing Unit <xldelay_2>.
    Related source file is "/home/ulloaroach2/design/test_adc1/snap2in/sysgen/synth_model/snap2in.vhd".
        width = 1
        latency = 1
        reg_retiming = 0
        reset = 0
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xldelay_2> synthesized.

Synthesizing Unit <synth_reg_2>.
    Related source file is "/home/ulloaroach2/design/test_adc1/snap2in/sysgen/synth_model/snap2in.vhd".
        width = 1
        latency = 1
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <synth_reg_2> synthesized.

Synthesizing Unit <srl17e_2>.
    Related source file is "/home/ulloaroach2/design/test_adc1/snap2in/sysgen/synth_model/snap2in.vhd".
        width = 1
        latency = 1
    Set property "syn_black_box = true" for instance <reg_array[0].fde_used.u2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Summary:
	no macro.
Unit <srl17e_2> synthesized.

Synthesizing Unit <logical_f6397bdee1>.
    Related source file is "/home/ulloaroach2/design/test_adc1/snap2in/sysgen/synth_model/snap2in.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
Unit <logical_f6397bdee1> synthesized.

Synthesizing Unit <inverter_e5b38cca3b>.
    Related source file is "/home/ulloaroach2/design/test_adc1/snap2in/sysgen/synth_model/snap2in.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <inverter_e5b38cca3b> synthesized.

Synthesizing Unit <inverter_6844eee868>.
    Related source file is "/home/ulloaroach2/design/test_adc1/snap2in/sysgen/synth_model/snap2in.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <op_mem_22_20>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <inverter_6844eee868> synthesized.

Synthesizing Unit <logical_799f62af22>.
    Related source file is "/home/ulloaroach2/design/test_adc1/snap2in/sysgen/synth_model/snap2in.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <latency_pipe_5_26>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <logical_799f62af22> synthesized.

Synthesizing Unit <logical_aacf6e1b0e>.
    Related source file is "/home/ulloaroach2/design/test_adc1/snap2in/sysgen/synth_model/snap2in.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <logical_aacf6e1b0e> synthesized.

Synthesizing Unit <logical_954ee29728>.
    Related source file is "/home/ulloaroach2/design/test_adc1/snap2in/sysgen/synth_model/snap2in.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <logical_954ee29728> synthesized.

Synthesizing Unit <xlregister_1>.
    Related source file is "/home/ulloaroach2/design/test_adc1/snap2in/sysgen/synth_model/snap2in.vhd".
        d_width = 1
        init_value = "1"
    Summary:
	no macro.
Unit <xlregister_1> synthesized.

Synthesizing Unit <synth_reg_w_init_2>.
    Related source file is "/home/ulloaroach2/design/test_adc1/snap2in/sysgen/synth_model/snap2in.vhd".
        width = 1
        init_index = 2
        init_value = "1"
        latency = 1
    Summary:
	no macro.
Unit <synth_reg_w_init_2> synthesized.

Synthesizing Unit <single_reg_w_init_2>.
    Related source file is "/home/ulloaroach2/design/test_adc1/snap2in/sysgen/synth_model/snap2in.vhd".
        width = 1
        init_index = 2
        init_value = "1"
    Set property "syn_black_box = true" for instance <fd_prim_array[0].bit_is_1.fdse_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Summary:
	no macro.
Unit <single_reg_w_init_2> synthesized.

Synthesizing Unit <shift_df05fba441>.
    Related source file is "/home/ulloaroach2/design/test_adc1/snap2in/sysgen/synth_model/snap2in.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 17-bit register for signal <op_mem_46_20(0)>.
    Summary:
	inferred  17 D-type flip-flop(s).
Unit <shift_df05fba441> synthesized.

Synthesizing Unit <xlslice_3>.
    Related source file is "/home/ulloaroach2/design/test_adc1/snap2in/sysgen/synth_model/snap2in.vhd".
        new_msb = 13
        new_lsb = 0
        x_width = 15
        y_width = 14
WARNING:Xst:647 - Input <x<14:14>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_3> synthesized.

Synthesizing Unit <xlslice_4>.
    Related source file is "/home/ulloaroach2/design/test_adc1/snap2in/sysgen/synth_model/snap2in.vhd".
        new_msb = 13
        new_lsb = 4
        x_width = 15
        y_width = 10
WARNING:Xst:647 - Input <x<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<14:14>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_4> synthesized.

Synthesizing Unit <xlslice_5>.
    Related source file is "/home/ulloaroach2/design/test_adc1/snap2in/sysgen/synth_model/snap2in.vhd".
        new_msb = 14
        new_lsb = 14
        x_width = 15
        y_width = 1
WARNING:Xst:647 - Input <x<13:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_5> synthesized.

Synthesizing Unit <basic_ctrl_entity_d63045b576>.
    Related source file is "/home/ulloaroach2/design/test_adc1/snap2in/sysgen/synth_model/snap2in.vhd".
    Summary:
	no macro.
Unit <basic_ctrl_entity_d63045b576> synthesized.

Synthesizing Unit <constant_6293007044>.
    Related source file is "/home/ulloaroach2/design/test_adc1/snap2in/sysgen/synth_model/snap2in.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <constant_6293007044> synthesized.

Synthesizing Unit <dram_munge_entity_7ac0030401>.
    Related source file is "/home/ulloaroach2/design/test_adc1/snap2in/sysgen/synth_model/snap2in.vhd".
    Summary:
	no macro.
Unit <dram_munge_entity_7ac0030401> synthesized.

Synthesizing Unit <constant_cda50df78a>.
    Related source file is "/home/ulloaroach2/design/test_adc1/snap2in/sysgen/synth_model/snap2in.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <constant_cda50df78a> synthesized.

Synthesizing Unit <constant_a7e2bb9e12>.
    Related source file is "/home/ulloaroach2/design/test_adc1/snap2in/sysgen/synth_model/snap2in.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <constant_a7e2bb9e12> synthesized.

Synthesizing Unit <constant_e8ddc079e9>.
    Related source file is "/home/ulloaroach2/design/test_adc1/snap2in/sysgen/synth_model/snap2in.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <constant_e8ddc079e9> synthesized.

Synthesizing Unit <constant_3a9a3daeb9>.
    Related source file is "/home/ulloaroach2/design/test_adc1/snap2in/sysgen/synth_model/snap2in.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <constant_3a9a3daeb9> synthesized.

Synthesizing Unit <concat_fd1ce36c4a>.
    Related source file is "/home/ulloaroach2/design/test_adc1/snap2in/sysgen/synth_model/snap2in.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <concat_fd1ce36c4a> synthesized.

Synthesizing Unit <constant_91ef1678ca>.
    Related source file is "/home/ulloaroach2/design/test_adc1/snap2in/sysgen/synth_model/snap2in.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <constant_91ef1678ca> synthesized.

Synthesizing Unit <mux_5441ad2d93>.
    Related source file is "/home/ulloaroach2/design/test_adc1/snap2in/sysgen/synth_model/snap2in.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <mux_5441ad2d93> synthesized.

Synthesizing Unit <counter_caa2b01eef>.
    Related source file is "/home/ulloaroach2/design/test_adc1/snap2in/sysgen/synth_model/snap2in.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <count_reg_20_23>.
    Found 1-bit adder for signal <count_reg_20_23[0]_PWR_75_o_add_2_OUT(0)> created at line 3566.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 D-type flip-flop(s).
Unit <counter_caa2b01eef> synthesized.

Synthesizing Unit <constant_963ed6358a>.
    Related source file is "/home/ulloaroach2/design/test_adc1/snap2in/sysgen/synth_model/snap2in.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <constant_963ed6358a> synthesized.

Synthesizing Unit <xlcounter_free_snap2in_2>.
    Related source file is "/home/ulloaroach2/design/test_adc1/snap2in/sysgen/synth_model/snap2in.vhd".
        core_name0 = "cntr_11_0_541f86689cddfa59"
        op_width = 2
        op_arith = 1
    Set property "syn_black_box = true" for instance <comp1.core_instance1>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:647 - Input <up> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <load> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <din> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlcounter_free_snap2in_2> synthesized.

Synthesizing Unit <mux_ddf27bda35>.
    Related source file is "/home/ulloaroach2/design/test_adc1/snap2in/sysgen/synth_model/snap2in.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 272-bit register for signal <pipe_16_22(0)>.
    Summary:
	inferred 272 D-type flip-flop(s).
Unit <mux_ddf27bda35> synthesized.

Synthesizing Unit <xlregister_2>.
    Related source file is "/home/ulloaroach2/design/test_adc1/snap2in/sysgen/synth_model/snap2in.vhd".
        d_width = 128
        init_value = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
    Summary:
	no macro.
Unit <xlregister_2> synthesized.

Synthesizing Unit <synth_reg_w_init_3>.
    Related source file is "/home/ulloaroach2/design/test_adc1/snap2in/sysgen/synth_model/snap2in.vhd".
        width = 128
        init_index = 2
        init_value = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        latency = 1
    Summary:
	no macro.
Unit <synth_reg_w_init_3> synthesized.

Synthesizing Unit <single_reg_w_init_3>.
    Related source file is "/home/ulloaroach2/design/test_adc1/snap2in/sysgen/synth_model/snap2in.vhd".
        width = 128
        init_index = 2
        init_value = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
    Set property "syn_black_box = true" for instance <fd_prim_array[0].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[1].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[2].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[3].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[4].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[5].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[6].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[7].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[8].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[9].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[10].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[11].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[12].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[13].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[14].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[15].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[16].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[17].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[18].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[19].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[20].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[21].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[22].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[23].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[24].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[25].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[26].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[27].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[28].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[29].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[30].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[31].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[32].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[33].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[34].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[35].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[36].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[37].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[38].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[39].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[40].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[41].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[42].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[43].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[44].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[45].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[46].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[47].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[48].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[49].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[50].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[51].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[52].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[53].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[54].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[55].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[56].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[57].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[58].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[59].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[60].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[61].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[62].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[63].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[64].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[65].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[66].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[67].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[68].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[69].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[70].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[71].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[72].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[73].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[74].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[75].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[76].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[77].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[78].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[79].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[80].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[81].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[82].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[83].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[84].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[85].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[86].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[87].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[88].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[89].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[90].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[91].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[92].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[93].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[94].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[95].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[96].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[97].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[98].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[99].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[100].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[101].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[102].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[103].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[104].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[105].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[106].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[107].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[108].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[109].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[110].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[111].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[112].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[113].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[114].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[115].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[116].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[117].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[118].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[119].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[120].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[121].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[122].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[123].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[124].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[125].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[126].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[127].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Summary:
	no macro.
Unit <single_reg_w_init_3> synthesized.

Synthesizing Unit <relational_5f1eb17108>.
    Related source file is "/home/ulloaroach2/design/test_adc1/snap2in/sysgen/synth_model/snap2in.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 2-bit comparator equal for signal <result_12_3_rel> created at line 3406
    Summary:
	inferred   1 Comparator(s).
Unit <relational_5f1eb17108> synthesized.

Synthesizing Unit <mux_d99e59b6d4>.
    Related source file is "/home/ulloaroach2/design/test_adc1/snap2in/sysgen/synth_model/snap2in.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux_d99e59b6d4> synthesized.

Synthesizing Unit <edge_detect_entity_663cc1f7c1>.
    Related source file is "/home/ulloaroach2/design/test_adc1/snap2in/sysgen/synth_model/snap2in.vhd".
    Summary:
	no macro.
Unit <edge_detect_entity_663cc1f7c1> synthesized.

Synthesizing Unit <logical_dfe2dded7f>.
    Related source file is "/home/ulloaroach2/design/test_adc1/snap2in/sysgen/synth_model/snap2in.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <logical_dfe2dded7f> synthesized.

Synthesizing Unit <xlslice_6>.
    Related source file is "/home/ulloaroach2/design/test_adc1/snap2in/sysgen/synth_model/snap2in.vhd".
        new_msb = 0
        new_lsb = 0
        x_width = 32
        y_width = 1
WARNING:Xst:647 - Input <x<31:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_6> synthesized.

Synthesizing Unit <logical_80f90b97d0>.
    Related source file is "/home/ulloaroach2/design/test_adc1/snap2in/sysgen/synth_model/snap2in.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <logical_80f90b97d0> synthesized.

Synthesizing Unit <xlregister_3>.
    Related source file is "/home/ulloaroach2/design/test_adc1/snap2in/sysgen/synth_model/snap2in.vhd".
        d_width = 1
        init_value = "0"
    Summary:
	no macro.
Unit <xlregister_3> synthesized.

Synthesizing Unit <synth_reg_w_init_4>.
    Related source file is "/home/ulloaroach2/design/test_adc1/snap2in/sysgen/synth_model/snap2in.vhd".
        width = 1
        init_index = 2
        init_value = "0"
        latency = 1
    Summary:
	no macro.
Unit <synth_reg_w_init_4> synthesized.

Synthesizing Unit <single_reg_w_init_4>.
    Related source file is "/home/ulloaroach2/design/test_adc1/snap2in/sysgen/synth_model/snap2in.vhd".
        width = 1
        init_index = 2
        init_value = "0"
    Set property "syn_black_box = true" for instance <fd_prim_array[0].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Summary:
	no macro.
Unit <single_reg_w_init_4> synthesized.

Synthesizing Unit <xlslice_7>.
    Related source file is "/home/ulloaroach2/design/test_adc1/snap2in/sysgen/synth_model/snap2in.vhd".
        new_msb = 1
        new_lsb = 1
        x_width = 32
        y_width = 1
WARNING:Xst:647 - Input <x<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<31:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_7> synthesized.

Synthesizing Unit <xlslice_8>.
    Related source file is "/home/ulloaroach2/design/test_adc1/snap2in/sysgen/synth_model/snap2in.vhd".
        new_msb = 2
        new_lsb = 2
        x_width = 32
        y_width = 1
WARNING:Xst:647 - Input <x<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<31:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_8> synthesized.

Synthesizing Unit <bram_entity_bb644de149>.
    Related source file is "/home/ulloaroach2/design/test_adc1/snap2in/sysgen/synth_model/snap2in.vhd".
    Summary:
	no macro.
Unit <bram_entity_bb644de149> synthesized.

Synthesizing Unit <calc_add_entity_4d68be273e>.
    Related source file is "/home/ulloaroach2/design/test_adc1/snap2in/sysgen/synth_model/snap2in.vhd".
    Summary:
	no macro.
Unit <calc_add_entity_4d68be273e> synthesized.

Synthesizing Unit <addsub_c13097e33e>.
    Related source file is "/home/ulloaroach2/design/test_adc1/snap2in/sysgen/synth_model/snap2in.vhd".
INFO:Xst:3210 - "/home/ulloaroach2/design/test_adc1/snap2in/sysgen/synth_model/snap2in.vhd" line 3800: Output port <o> of the instance <prev_mode_93_22_reg_inst> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <op_mem_91_20_front_din> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <cout_mem_92_22_front_din> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 4-bit subtractor for signal <n0021> created at line 3814.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <addsub_c13097e33e> synthesized.

Synthesizing Unit <synth_reg_w_init_5>.
    Related source file is "/home/ulloaroach2/design/test_adc1/snap2in/sysgen/synth_model/snap2in.vhd".
        width = 3
        init_index = 2
        init_value = "010"
        latency = 1
    Summary:
	no macro.
Unit <synth_reg_w_init_5> synthesized.

Synthesizing Unit <single_reg_w_init_5>.
    Related source file is "/home/ulloaroach2/design/test_adc1/snap2in/sysgen/synth_model/snap2in.vhd".
        width = 3
        init_index = 2
        init_value = "010"
    Set property "syn_black_box = true" for instance <fd_prim_array[0].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[1].bit_is_1.fdse_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[2].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Summary:
	no macro.
Unit <single_reg_w_init_5> synthesized.

Synthesizing Unit <concat_1d98d96b58>.
    Related source file is "/home/ulloaroach2/design/test_adc1/snap2in/sysgen/synth_model/snap2in.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <concat_1d98d96b58> synthesized.

Synthesizing Unit <xlconvert_2>.
    Related source file is "/home/ulloaroach2/design/test_adc1/snap2in/sysgen/synth_model/snap2in.vhd".
        din_width = 10
        din_bin_pt = 0
        din_arith = 1
        dout_width = 10
        dout_bin_pt = 0
        dout_arith = 1
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        bool_conversion = 0
        latency = 0
        quantization = 1
        overflow = 1
WARNING:Xst:647 - Input <en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlconvert_2> synthesized.

Synthesizing Unit <convert_func_call_2>.
    Related source file is "/home/ulloaroach2/design/test_adc1/snap2in/sysgen/synth_model/snap2in.vhd".
        din_width = 10
        din_bin_pt = 0
        din_arith = 1
        dout_width = 10
        dout_bin_pt = 0
        dout_arith = 1
        quantization = 1
        overflow = 1
    Summary:
	no macro.
Unit <convert_func_call_2> synthesized.

Synthesizing Unit <xlslice_9>.
    Related source file is "/home/ulloaroach2/design/test_adc1/snap2in/sysgen/synth_model/snap2in.vhd".
        new_msb = 0
        new_lsb = 0
        x_width = 10
        y_width = 1
WARNING:Xst:647 - Input <x<9:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_9> synthesized.

Synthesizing Unit <xlslice_10>.
    Related source file is "/home/ulloaroach2/design/test_adc1/snap2in/sysgen/synth_model/snap2in.vhd".
        new_msb = 9
        new_lsb = 1
        x_width = 10
        y_width = 9
WARNING:Xst:647 - Input <x<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_10> synthesized.

Synthesizing Unit <mux_4fe5face7f>.
    Related source file is "/home/ulloaroach2/design/test_adc1/snap2in/sysgen/synth_model/snap2in.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux_4fe5face7f> synthesized.

Synthesizing Unit <xlconvert_3>.
    Related source file is "/home/ulloaroach2/design/test_adc1/snap2in/sysgen/synth_model/snap2in.vhd".
        din_width = 128
        din_bin_pt = 0
        din_arith = 1
        dout_width = 128
        dout_bin_pt = 0
        dout_arith = 1
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        bool_conversion = 0
        latency = 0
        quantization = 1
        overflow = 1
WARNING:Xst:647 - Input <en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlconvert_3> synthesized.

Synthesizing Unit <convert_func_call_3>.
    Related source file is "/home/ulloaroach2/design/test_adc1/snap2in/sysgen/synth_model/snap2in.vhd".
        din_width = 128
        din_bin_pt = 0
        din_arith = 1
        dout_width = 128
        dout_bin_pt = 0
        dout_arith = 1
        quantization = 1
        overflow = 1
    Summary:
	no macro.
Unit <convert_func_call_3> synthesized.

Synthesizing Unit <xlconvert_4>.
    Related source file is "/home/ulloaroach2/design/test_adc1/snap2in/sysgen/synth_model/snap2in.vhd".
        din_width = 1
        din_bin_pt = 0
        din_arith = 1
        dout_width = 1
        dout_bin_pt = 0
        dout_arith = 1
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        bool_conversion = 0
        latency = 0
        quantization = 1
        overflow = 1
WARNING:Xst:647 - Input <en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlconvert_4> synthesized.

Synthesizing Unit <convert_func_call_4>.
    Related source file is "/home/ulloaroach2/design/test_adc1/snap2in/sysgen/synth_model/snap2in.vhd".
        din_width = 1
        din_bin_pt = 0
        din_arith = 1
        dout_width = 1
        dout_bin_pt = 0
        dout_arith = 1
        quantization = 1
        overflow = 1
    Summary:
	no macro.
Unit <convert_func_call_4> synthesized.

Synthesizing Unit <munge_in_entity_ee12672e52>.
    Related source file is "/home/ulloaroach2/design/test_adc1/snap2in/sysgen/synth_model/snap2in.vhd".
    Summary:
	no macro.
Unit <munge_in_entity_ee12672e52> synthesized.

Synthesizing Unit <join_entity_729425b771>.
    Related source file is "/home/ulloaroach2/design/test_adc1/snap2in/sysgen/synth_model/snap2in.vhd".
    Summary:
	no macro.
Unit <join_entity_729425b771> synthesized.

Synthesizing Unit <concat_b11ec1c0d4>.
    Related source file is "/home/ulloaroach2/design/test_adc1/snap2in/sysgen/synth_model/snap2in.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <concat_b11ec1c0d4> synthesized.

Synthesizing Unit <reinterpret_c5d4d59b73>.
    Related source file is "/home/ulloaroach2/design/test_adc1/snap2in/sysgen/synth_model/snap2in.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <reinterpret_c5d4d59b73> synthesized.

Synthesizing Unit <reinterpret_28b9ecc6fc>.
    Related source file is "/home/ulloaroach2/design/test_adc1/snap2in/sysgen/synth_model/snap2in.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <reinterpret_28b9ecc6fc> synthesized.

Synthesizing Unit <split_entity_6e48613a5e>.
    Related source file is "/home/ulloaroach2/design/test_adc1/snap2in/sysgen/synth_model/snap2in.vhd".
    Summary:
	no macro.
Unit <split_entity_6e48613a5e> synthesized.

Synthesizing Unit <xlslice_11>.
    Related source file is "/home/ulloaroach2/design/test_adc1/snap2in/sysgen/synth_model/snap2in.vhd".
        new_msb = 31
        new_lsb = 0
        x_width = 128
        y_width = 32
WARNING:Xst:647 - Input <x<127:32>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_11> synthesized.

Synthesizing Unit <xlslice_12>.
    Related source file is "/home/ulloaroach2/design/test_adc1/snap2in/sysgen/synth_model/snap2in.vhd".
        new_msb = 63
        new_lsb = 32
        x_width = 128
        y_width = 32
WARNING:Xst:647 - Input <x<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<127:64>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_12> synthesized.

Synthesizing Unit <xlslice_13>.
    Related source file is "/home/ulloaroach2/design/test_adc1/snap2in/sysgen/synth_model/snap2in.vhd".
        new_msb = 95
        new_lsb = 64
        x_width = 128
        y_width = 32
WARNING:Xst:647 - Input <x<63:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<127:96>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_13> synthesized.

Synthesizing Unit <xlslice_14>.
    Related source file is "/home/ulloaroach2/design/test_adc1/snap2in/sysgen/synth_model/snap2in.vhd".
        new_msb = 127
        new_lsb = 96
        x_width = 128
        y_width = 32
WARNING:Xst:647 - Input <x<95:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_14> synthesized.

Synthesizing Unit <xlconvert_5>.
    Related source file is "/home/ulloaroach2/design/test_adc1/snap2in/sysgen/synth_model/snap2in.vhd".
        din_width = 64
        din_bin_pt = 0
        din_arith = 1
        dout_width = 128
        dout_bin_pt = 0
        dout_arith = 1
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        bool_conversion = 0
        latency = 0
        quantization = 1
        overflow = 1
WARNING:Xst:647 - Input <en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlconvert_5> synthesized.

Synthesizing Unit <convert_func_call_5>.
    Related source file is "/home/ulloaroach2/design/test_adc1/snap2in/sysgen/synth_model/snap2in.vhd".
        din_width = 64
        din_bin_pt = 0
        din_arith = 1
        dout_width = 128
        dout_bin_pt = 0
        dout_arith = 1
        quantization = 1
        overflow = 1
    Summary:
	no macro.
Unit <convert_func_call_5> synthesized.

Synthesizing Unit <ctrl_entity_00dbab58d4>.
    Related source file is "/home/ulloaroach2/design/test_adc1/snap2in/sysgen/synth_model/snap2in.vhd".
    Summary:
	no macro.
Unit <ctrl_entity_00dbab58d4> synthesized.

Synthesizing Unit <delay_2b0feb00fb>.
    Related source file is "/home/ulloaroach2/design/test_adc1/snap2in/sysgen/synth_model/snap2in.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <delay_2b0feb00fb> synthesized.

Synthesizing Unit <xlslice_15>.
    Related source file is "/home/ulloaroach2/design/test_adc1/snap2in/sysgen/synth_model/snap2in.vhd".
        new_msb = 31
        new_lsb = 0
        x_width = 32
        y_width = 32
    Summary:
	no macro.
Unit <xlslice_15> synthesized.

Synthesizing Unit <delay_entity_6127ce4283>.
    Related source file is "/home/ulloaroach2/design/test_adc1/snap2in/sysgen/synth_model/snap2in.vhd".
    Summary:
	no macro.
Unit <delay_entity_6127ce4283> synthesized.

Synthesizing Unit <xlcounter_free_snap2in_3>.
    Related source file is "/home/ulloaroach2/design/test_adc1/snap2in/sysgen/synth_model/snap2in.vhd".
        core_name0 = "cntr_11_0_69db6e7c3b6d11cc"
        op_width = 32
        op_arith = 1
    Set property "syn_black_box = true" for instance <comp2.core_instance2>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:647 - Input <up> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <load> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <din> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlcounter_free_snap2in_3> synthesized.

Synthesizing Unit <delay_a14e3dd1bd>.
    Related source file is "/home/ulloaroach2/design/test_adc1/snap2in/sysgen/synth_model/snap2in.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 5-bit register for signal <op_mem_20_24>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <delay_a14e3dd1bd> synthesized.

Synthesizing Unit <delay_672d2b8d1e>.
    Related source file is "/home/ulloaroach2/design/test_adc1/snap2in/sysgen/synth_model/snap2in.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <op_mem_20_24(0)>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <delay_672d2b8d1e> synthesized.

Synthesizing Unit <delay_6fcf35ba77>.
    Related source file is "/home/ulloaroach2/design/test_adc1/snap2in/sysgen/synth_model/snap2in.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 128-bit register for signal <op_mem_20_24(1)>.
    Found 128-bit register for signal <op_mem_20_24(2)>.
    Found 128-bit register for signal <op_mem_20_24(3)>.
    Found 128-bit register for signal <op_mem_20_24(4)>.
    Found 128-bit register for signal <op_mem_20_24(0)>.
    Summary:
	inferred 640 D-type flip-flop(s).
Unit <delay_6fcf35ba77> synthesized.

Synthesizing Unit <relational_34fc311f5b>.
    Related source file is "/home/ulloaroach2/design/test_adc1/snap2in/sysgen/synth_model/snap2in.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <op_mem_32_22>.
    Found 32-bit comparator greater for signal <result_18_3_rel> created at line 4164
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <relational_34fc311f5b> synthesized.

Synthesizing Unit <reinterpret_9a13f6a2a0>.
    Related source file is "/home/ulloaroach2/design/test_adc1/snap2in/sysgen/synth_model/snap2in.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <reinterpret_9a13f6a2a0> synthesized.

Synthesizing Unit <status_entity_bd6e6e0c17>.
    Related source file is "/home/ulloaroach2/design/test_adc1/snap2in/sysgen/synth_model/snap2in.vhd".
    Summary:
	no macro.
Unit <status_entity_bd6e6e0c17> synthesized.

Synthesizing Unit <xlpassthrough>.
    Related source file is "/home/ulloaroach2/design/test_adc1/snap2in/sysgen/synth_model/snap2in.vhd".
        din_width = 32
        dout_width = 32
    Summary:
	no macro.
Unit <xlpassthrough> synthesized.

Synthesizing Unit <xlconvert_6>.
    Related source file is "/home/ulloaroach2/design/test_adc1/snap2in/sysgen/synth_model/snap2in.vhd".
        din_width = 32
        din_bin_pt = 0
        din_arith = 1
        dout_width = 32
        dout_bin_pt = 0
        dout_arith = 1
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        bool_conversion = 0
        latency = 0
        quantization = 1
        overflow = 1
WARNING:Xst:647 - Input <en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlconvert_6> synthesized.

Synthesizing Unit <convert_func_call_6>.
    Related source file is "/home/ulloaroach2/design/test_adc1/snap2in/sysgen/synth_model/snap2in.vhd".
        din_width = 32
        din_bin_pt = 0
        din_arith = 1
        dout_width = 32
        dout_bin_pt = 0
        dout_arith = 1
        quantization = 1
        overflow = 1
    Summary:
	no macro.
Unit <convert_func_call_6> synthesized.

Synthesizing Unit <trig_offset_entity_8f6532bab9>.
    Related source file is "/home/ulloaroach2/design/test_adc1/snap2in/sysgen/synth_model/snap2in.vhd".
    Summary:
	no macro.
Unit <trig_offset_entity_8f6532bab9> synthesized.

Synthesizing Unit <bus_conv0_entity_f74c0136cc>.
    Related source file is "/home/ulloaroach2/design/test_adc1/snap2in/sysgen/synth_model/snap2in.vhd".
    Summary:
	no macro.
Unit <bus_conv0_entity_f74c0136cc> synthesized.

Synthesizing Unit <conv_entity_3bae12099a>.
    Related source file is "/home/ulloaroach2/design/test_adc1/snap2in/sysgen/synth_model/snap2in.vhd".
    Summary:
	no macro.
Unit <conv_entity_3bae12099a> synthesized.

Synthesizing Unit <concat_83e473517e>.
    Related source file is "/home/ulloaroach2/design/test_adc1/snap2in/sysgen/synth_model/snap2in.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <concat_83e473517e> synthesized.

Synthesizing Unit <reinterpret_4389dc89bf>.
    Related source file is "/home/ulloaroach2/design/test_adc1/snap2in/sysgen/synth_model/snap2in.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <reinterpret_4389dc89bf> synthesized.

Synthesizing Unit <xlslice_16>.
    Related source file is "/home/ulloaroach2/design/test_adc1/snap2in/sysgen/synth_model/snap2in.vhd".
        new_msb = 6
        new_lsb = 0
        x_width = 12
        y_width = 7
WARNING:Xst:647 - Input <x<11:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_16> synthesized.

Synthesizing Unit <bus_create0_entity_5fef4a34e4>.
    Related source file is "/home/ulloaroach2/design/test_adc1/snap2in/sysgen/synth_model/snap2in.vhd".
    Summary:
	no macro.
Unit <bus_create0_entity_5fef4a34e4> synthesized.

Synthesizing Unit <concat_15d98836ad>.
    Related source file is "/home/ulloaroach2/design/test_adc1/snap2in/sysgen/synth_model/snap2in.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <concat_15d98836ad> synthesized.

Synthesizing Unit <reinterpret_d51df7ac30>.
    Related source file is "/home/ulloaroach2/design/test_adc1/snap2in/sysgen/synth_model/snap2in.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <reinterpret_d51df7ac30> synthesized.

Synthesizing Unit <xlcounter_free_snap2in_4>.
    Related source file is "/home/ulloaroach2/design/test_adc1/snap2in/sysgen/synth_model/snap2in.vhd".
        core_name0 = "cntr_11_0_c428a25ea66a740d"
        op_width = 27
        op_arith = 1
    Set property "syn_black_box = true" for instance <comp3.core_instance3>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:647 - Input <up> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <load> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <din> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlcounter_free_snap2in_4> synthesized.

Synthesizing Unit <gpio_entity_0780104db8>.
    Related source file is "/home/ulloaroach2/design/test_adc1/snap2in/sysgen/synth_model/snap2in.vhd".
    Summary:
	no macro.
Unit <gpio_entity_0780104db8> synthesized.

Synthesizing Unit <xlconvert_7>.
    Related source file is "/home/ulloaroach2/design/test_adc1/snap2in/sysgen/synth_model/snap2in.vhd".
        din_width = 1
        din_bin_pt = 0
        din_arith = 1
        dout_width = 1
        dout_bin_pt = 0
        dout_arith = 1
        en_width = 1
        en_bin_pt = 0
        en_arith = 1
        bool_conversion = 1
        latency = 0
        quantization = 1
        overflow = 1
WARNING:Xst:647 - Input <en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlconvert_7> synthesized.

Synthesizing Unit <pipeline_entity_20a330c3ea>.
    Related source file is "/home/ulloaroach2/design/test_adc1/snap2in/sysgen/synth_model/snap2in.vhd".
    Summary:
	no macro.
Unit <pipeline_entity_20a330c3ea> synthesized.

Synthesizing Unit <xlregister_4>.
    Related source file is "/home/ulloaroach2/design/test_adc1/snap2in/sysgen/synth_model/snap2in.vhd".
        d_width = 64
        init_value = "0000000000000000000000000000000000000000000000000000000000000000"
    Summary:
	no macro.
Unit <xlregister_4> synthesized.

Synthesizing Unit <synth_reg_w_init_6>.
    Related source file is "/home/ulloaroach2/design/test_adc1/snap2in/sysgen/synth_model/snap2in.vhd".
        width = 64
        init_index = 2
        init_value = "0000000000000000000000000000000000000000000000000000000000000000"
        latency = 1
    Summary:
	no macro.
Unit <synth_reg_w_init_6> synthesized.

Synthesizing Unit <single_reg_w_init_6>.
    Related source file is "/home/ulloaroach2/design/test_adc1/snap2in/sysgen/synth_model/snap2in.vhd".
        width = 64
        init_index = 2
        init_value = "0000000000000000000000000000000000000000000000000000000000000000"
    Set property "syn_black_box = true" for instance <fd_prim_array[0].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[1].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[2].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[3].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[4].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[5].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[6].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[7].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[8].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[9].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[10].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[11].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[12].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[13].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[14].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[15].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[16].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[17].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[18].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[19].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[20].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[21].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[22].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[23].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[24].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[25].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[26].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[27].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[28].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[29].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[30].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[31].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[32].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[33].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[34].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[35].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[36].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[37].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[38].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[39].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[40].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[41].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[42].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[43].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[44].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[45].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[46].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[47].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[48].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[49].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[50].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[51].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[52].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[53].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[54].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[55].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[56].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[57].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[58].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[59].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[60].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[61].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[62].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = true" for instance <fd_prim_array[63].bit_is_0.fdre_comp>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Summary:
	no macro.
Unit <single_reg_w_init_6> synthesized.

Synthesizing Unit <xlslice_17>.
    Related source file is "/home/ulloaroach2/design/test_adc1/snap2in/sysgen/synth_model/snap2in.vhd".
        new_msb = 26
        new_lsb = 26
        x_width = 27
        y_width = 1
WARNING:Xst:647 - Input <x<25:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <xlslice_17> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 1-bit adder                                           : 1
 4-bit subtractor                                      : 1
# Registers                                            : 30
 1-bit register                                        : 16
 10-bit register                                       : 1
 128-bit register                                      : 7
 17-bit register                                       : 1
 272-bit register                                      : 1
 32-bit register                                       : 2
 5-bit register                                        : 2
# Comparators                                          : 5
 2-bit comparator equal                                : 4
 32-bit comparator greater                             : 1
# Multiplexers                                         : 4
 1-bit 2-to-1 multiplexer                              : 3
 10-bit 2-to-1 multiplexer                             : 1
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <xlpersistentdff.ngc>.
Reading core <cntr_11_0_e9cde7997fd454dc.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <cntr_11_0_541f86689cddfa59.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <cntr_11_0_69db6e7c3b6d11cc.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <cntr_11_0_c428a25ea66a740d.ngc>.
Reading Secure Unit <blk00000001>.
Loading core <xlpersistentdff> for timing and area information for instance <persistentdff_inst>.
Loading core <cntr_11_0_e9cde7997fd454dc> for timing and area information for instance <comp0.core_instance0>.
Loading core <cntr_11_0_541f86689cddfa59> for timing and area information for instance <comp1.core_instance1>.
Loading core <cntr_11_0_69db6e7c3b6d11cc> for timing and area information for instance <comp2.core_instance2>.
Loading core <cntr_11_0_c428a25ea66a740d> for timing and area information for instance <comp3.core_instance3>.
INFO:Xst:1901 - Instance blk00000004 in unit blk00000004 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance blk00000004 in unit blk00000004 of type DSP48E has been replaced by DSP48E1

Synthesizing (advanced) Unit <counter_caa2b01eef>.
The following registers are absorbed into counter <count_reg_20_23_0>: 1 register on signal <count_reg_20_23_0>.
Unit <counter_caa2b01eef> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 1-bit subtractor                                      : 1
# Counters                                             : 1
 1-bit up counter                                      : 1
# Registers                                            : 1952
 Flip-Flops                                            : 1952
# Comparators                                          : 5
 2-bit comparator equal                                : 4
 32-bit comparator greater                             : 1
# Multiplexers                                         : 1
 10-bit 2-to-1 multiplexer                             : 1
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1989 - Unit <snap2in>: instances <gpio1_d14a7081f8>, <gpio2_fec83be4cd> of unit <gpio_entity_0780104db8> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <snap2in>: instances <gpio1_d14a7081f8>, <gpio3_1180451dc1> of unit <gpio_entity_0780104db8> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <snap2in>: instances <gpio1_d14a7081f8>, <gpio_0780104db8> of unit <gpio_entity_0780104db8> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <basic_ctrl_entity_d63045b576>: instances <constant1>, <constant2> of unit <constant_6293007044> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <basic_ctrl_entity_d63045b576>: instances <constant1>, <constant_x0> of unit <constant_6293007044> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <calc_add_entity_4d68be273e>: instances <const>, <manipulate> of unit <constant_963ed6358a> are equivalent, second instance is removed
WARNING:Xst:1293 - FF/Latch <op_mem_46_20_0_0> has a constant value of 0 in block <shift_df05fba441>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <op_mem_46_20_0_1> has a constant value of 0 in block <shift_df05fba441>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <op_mem_46_20_0_2> has a constant value of 0 in block <shift_df05fba441>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <op_mem_46_20_0_3> has a constant value of 0 in block <shift_df05fba441>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <op_mem_46_20_0_4> has a constant value of 0 in block <shift_df05fba441>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <op_mem_46_20_0_5> has a constant value of 0 in block <shift_df05fba441>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <op_mem_46_20_0_6> has a constant value of 0 in block <shift_df05fba441>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <op_mem_46_20_0_7> has a constant value of 0 in block <shift_df05fba441>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <op_mem_46_20_0_8> has a constant value of 0 in block <shift_df05fba441>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <op_mem_46_20_0_9> has a constant value of 0 in block <shift_df05fba441>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <op_mem_46_20_0_10> has a constant value of 0 in block <shift_df05fba441>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <op_mem_46_20_0_11> has a constant value of 0 in block <shift_df05fba441>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <op_mem_46_20_0_12> has a constant value of 0 in block <shift_df05fba441>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <op_mem_46_20_0_13> has a constant value of 0 in block <shift_df05fba441>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <op_mem_46_20_0_14> has a constant value of 0 in block <shift_df05fba441>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <op_mem_46_20_0_15> has a constant value of 0 in block <shift_df05fba441>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <pipe_16_22_0_128> in Unit <mux_ddf27bda35> is equivalent to the following 15 FFs/Latches, which will be removed : <pipe_16_22_0_129> <pipe_16_22_0_130> <pipe_16_22_0_131> <pipe_16_22_0_132> <pipe_16_22_0_133> <pipe_16_22_0_134> <pipe_16_22_0_135> <pipe_16_22_0_264> <pipe_16_22_0_265> <pipe_16_22_0_266> <pipe_16_22_0_267> <pipe_16_22_0_268> <pipe_16_22_0_269> <pipe_16_22_0_270> <pipe_16_22_0_271> 
WARNING:Xst:1293 - FF/Latch <pipe_16_22_0_128> has a constant value of 0 in block <mux_ddf27bda35>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <delay10/op_mem_20_24_0> has a constant value of 0 in block <delay_entity_6127ce4283>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <delay10/op_mem_20_24_1> has a constant value of 0 in block <delay_entity_6127ce4283>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <delay10/op_mem_20_24_2> has a constant value of 0 in block <delay_entity_6127ce4283>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <delay10/op_mem_20_24_3> has a constant value of 0 in block <delay_entity_6127ce4283>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <delay10/op_mem_20_24_4> has a constant value of 0 in block <delay_entity_6127ce4283>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <snap2in_cw> ...

Optimizing unit <adcsnap0_entity_c94d11adb5> ...

Optimizing unit <delay_cf4f99539f> ...

Optimizing unit <delay_ee0f706095> ...

Optimizing unit <srl17e_1> ...

Optimizing unit <single_reg_w_init_3> ...

Optimizing unit <delay_672d2b8d1e> ...

Optimizing unit <delay_6fcf35ba77> ...

Optimizing unit <single_reg_w_init_6> ...

Optimizing unit <add_gen_entity_e00c7fa4f8> ...

Optimizing unit <basic_ctrl_entity_d63045b576> ...

Optimizing unit <mux_ddf27bda35> ...

Optimizing unit <delay_entity_6127ce4283> ...
WARNING:Xst:1293 - FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_0_96> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_0_97> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_0_98> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_0_99> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_0_100> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_0_101> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_0_102> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_0_103> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_0_104> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_0_105> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_0_106> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_0_107> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_0_108> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_0_109> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_0_110> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_0_111> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_0_112> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_0_113> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_0_114> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_0_115> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_0_116> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_0_117> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_0_118> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_0_119> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_0_120> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_0_121> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_0_122> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_0_123> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_0_124> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_0_125> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_0_126> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_0_127> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_0_64> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_0_65> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_0_66> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_0_67> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_0_68> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_0_69> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_0_70> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_0_71> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_0_72> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_0_73> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_0_74> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_0_75> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_0_76> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_0_77> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_0_78> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_0_79> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_0_80> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_0_81> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_0_82> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_0_83> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_0_84> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_0_85> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_0_86> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_0_87> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_0_88> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_0_89> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_0_90> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_0_91> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_0_92> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_0_93> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_0_94> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_0_95> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/add_gen_e00c7fa4f8/delay3/op_mem_20_24_0> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_1_111> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_1_110> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_1_109> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_1_108> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_1_107> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_1_106> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_1_105> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_1_104> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_1_103> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_1_102> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_1_101> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_1_100> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_1_99> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_1_98> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_1_97> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_1_96> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_1_112> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_1_113> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_1_114> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_1_115> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_1_116> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_1_117> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_1_118> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_1_119> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_1_120> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_1_121> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_1_122> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_1_123> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_1_124> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_1_125> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_1_126> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_1_127> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_1_64> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_1_65> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_1_66> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_1_67> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_1_68> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_1_69> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_1_70> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_1_71> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_1_72> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_1_73> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_1_74> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_1_75> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_1_76> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_1_77> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_1_78> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_1_79> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_1_95> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_1_94> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_1_93> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_1_92> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_1_91> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_1_90> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_1_89> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_1_88> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_1_87> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_1_86> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_1_85> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_1_84> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_1_83> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_1_82> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_1_81> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_1_80> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_2_111> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_2_110> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_2_109> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_2_108> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_2_107> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_2_106> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_2_105> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_2_104> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_2_103> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_2_102> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_2_101> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_2_100> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_2_99> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_2_98> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_2_97> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_2_96> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_2_112> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_2_113> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_2_114> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_2_115> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_2_116> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_2_117> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_2_118> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_2_119> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_2_120> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_2_121> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_2_122> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_2_123> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_2_124> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_2_125> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_2_126> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_2_127> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_2_64> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_2_65> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_2_66> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_2_67> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_2_68> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_2_69> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_2_70> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_2_71> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_2_72> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_2_73> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_2_74> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_2_75> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_2_76> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_2_77> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_2_78> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_2_79> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_2_95> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_2_94> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_2_93> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_2_92> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_2_91> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_2_90> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_2_89> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_2_88> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_2_87> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_2_86> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_2_85> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_2_84> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_2_83> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_2_82> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_2_81> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_2_80> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_3_80> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_3_81> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_3_82> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_3_83> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_3_84> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_3_85> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_3_86> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_3_87> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_3_88> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_3_89> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_3_90> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_3_91> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_3_92> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_3_93> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_3_94> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_3_95> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_3_79> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_3_78> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_3_77> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_3_76> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_3_75> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_3_74> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_3_73> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_3_72> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_3_71> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_3_70> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_3_69> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_3_68> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_3_67> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_3_66> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_3_65> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_3_64> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_3_127> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_3_126> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_3_125> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_3_124> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_3_123> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_3_122> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_3_121> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_3_120> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_3_119> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_3_118> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_3_117> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_3_116> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_3_115> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_3_114> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_3_113> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_3_112> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_3_96> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_3_97> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_3_98> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_3_99> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_3_100> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_3_101> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_3_102> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_3_103> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_3_104> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_3_105> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_3_106> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_3_107> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_3_108> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_3_109> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_3_110> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_3_111> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_4_111> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_4_110> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_4_109> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_4_108> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_4_107> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_4_106> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_4_105> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_4_104> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_4_103> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_4_102> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_4_101> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_4_100> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_4_99> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_4_98> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_4_97> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_4_96> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_4_112> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_4_113> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_4_114> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_4_115> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_4_116> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_4_117> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_4_118> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_4_119> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_4_120> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_4_121> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_4_122> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_4_123> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_4_124> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_4_125> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_4_126> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_4_127> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_4_64> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_4_65> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_4_66> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_4_67> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_4_68> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_4_69> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_4_70> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_4_71> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_4_72> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_4_73> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_4_74> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_4_75> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_4_76> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_4_77> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_4_78> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_4_79> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_4_95> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_4_94> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_4_93> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_4_92> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_4_91> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_4_90> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_4_89> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_4_88> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_4_87> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_4_86> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_4_85> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_4_84> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_4_83> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_4_82> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_4_81> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay9/op_mem_20_24_4_80> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/add_gen_e00c7fa4f8/delay6/op_mem_20_24_0_81> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/add_gen_e00c7fa4f8/delay6/op_mem_20_24_0_82> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/add_gen_e00c7fa4f8/delay6/op_mem_20_24_0_83> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/add_gen_e00c7fa4f8/delay6/op_mem_20_24_0_84> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/add_gen_e00c7fa4f8/delay6/op_mem_20_24_0_85> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/add_gen_e00c7fa4f8/delay6/op_mem_20_24_0_86> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/add_gen_e00c7fa4f8/delay6/op_mem_20_24_0_87> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/add_gen_e00c7fa4f8/delay6/op_mem_20_24_0_88> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/add_gen_e00c7fa4f8/delay6/op_mem_20_24_0_89> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/add_gen_e00c7fa4f8/delay6/op_mem_20_24_0_90> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/add_gen_e00c7fa4f8/delay6/op_mem_20_24_0_91> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/add_gen_e00c7fa4f8/delay6/op_mem_20_24_0_92> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/add_gen_e00c7fa4f8/delay6/op_mem_20_24_0_93> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/add_gen_e00c7fa4f8/delay6/op_mem_20_24_0_94> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/add_gen_e00c7fa4f8/delay6/op_mem_20_24_0_95> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/add_gen_e00c7fa4f8/delay6/op_mem_20_24_0_96> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/add_gen_e00c7fa4f8/delay6/op_mem_20_24_0_80> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/add_gen_e00c7fa4f8/delay6/op_mem_20_24_0_79> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/add_gen_e00c7fa4f8/delay6/op_mem_20_24_0_78> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/add_gen_e00c7fa4f8/delay6/op_mem_20_24_0_77> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/add_gen_e00c7fa4f8/delay6/op_mem_20_24_0_76> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/add_gen_e00c7fa4f8/delay6/op_mem_20_24_0_75> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/add_gen_e00c7fa4f8/delay6/op_mem_20_24_0_74> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/add_gen_e00c7fa4f8/delay6/op_mem_20_24_0_73> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/add_gen_e00c7fa4f8/delay6/op_mem_20_24_0_72> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/add_gen_e00c7fa4f8/delay6/op_mem_20_24_0_71> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/add_gen_e00c7fa4f8/delay6/op_mem_20_24_0_70> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/add_gen_e00c7fa4f8/delay6/op_mem_20_24_0_69> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/add_gen_e00c7fa4f8/delay6/op_mem_20_24_0_68> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/add_gen_e00c7fa4f8/delay6/op_mem_20_24_0_67> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/add_gen_e00c7fa4f8/delay6/op_mem_20_24_0_66> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/add_gen_e00c7fa4f8/delay6/op_mem_20_24_0_65> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/add_gen_e00c7fa4f8/delay6/op_mem_20_24_0_64> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/add_gen_e00c7fa4f8/delay6/op_mem_20_24_0_127> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/add_gen_e00c7fa4f8/delay6/op_mem_20_24_0_126> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/add_gen_e00c7fa4f8/delay6/op_mem_20_24_0_125> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/add_gen_e00c7fa4f8/delay6/op_mem_20_24_0_124> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/add_gen_e00c7fa4f8/delay6/op_mem_20_24_0_123> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/add_gen_e00c7fa4f8/delay6/op_mem_20_24_0_122> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/add_gen_e00c7fa4f8/delay6/op_mem_20_24_0_121> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/add_gen_e00c7fa4f8/delay6/op_mem_20_24_0_120> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/add_gen_e00c7fa4f8/delay6/op_mem_20_24_0_119> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/add_gen_e00c7fa4f8/delay6/op_mem_20_24_0_118> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/add_gen_e00c7fa4f8/delay6/op_mem_20_24_0_117> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/add_gen_e00c7fa4f8/delay6/op_mem_20_24_0_116> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/add_gen_e00c7fa4f8/delay6/op_mem_20_24_0_115> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/add_gen_e00c7fa4f8/delay6/op_mem_20_24_0_114> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/add_gen_e00c7fa4f8/delay6/op_mem_20_24_0_113> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/add_gen_e00c7fa4f8/delay6/op_mem_20_24_0_112> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/add_gen_e00c7fa4f8/delay6/op_mem_20_24_0_111> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/add_gen_e00c7fa4f8/delay6/op_mem_20_24_0_110> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/add_gen_e00c7fa4f8/delay6/op_mem_20_24_0_109> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/add_gen_e00c7fa4f8/delay6/op_mem_20_24_0_108> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/add_gen_e00c7fa4f8/delay6/op_mem_20_24_0_107> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/add_gen_e00c7fa4f8/delay6/op_mem_20_24_0_106> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/add_gen_e00c7fa4f8/delay6/op_mem_20_24_0_105> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/add_gen_e00c7fa4f8/delay6/op_mem_20_24_0_104> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/add_gen_e00c7fa4f8/delay6/op_mem_20_24_0_103> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/add_gen_e00c7fa4f8/delay6/op_mem_20_24_0_102> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/add_gen_e00c7fa4f8/delay6/op_mem_20_24_0_101> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/add_gen_e00c7fa4f8/delay6/op_mem_20_24_0_100> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/add_gen_e00c7fa4f8/delay6/op_mem_20_24_0_99> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/add_gen_e00c7fa4f8/delay6/op_mem_20_24_0_98> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/add_gen_e00c7fa4f8/delay6/op_mem_20_24_0_97> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/dat_del/op_mem_20_24_0_95> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/dat_del/op_mem_20_24_0_94> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/dat_del/op_mem_20_24_0_93> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/dat_del/op_mem_20_24_0_92> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/dat_del/op_mem_20_24_0_91> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/dat_del/op_mem_20_24_0_90> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/dat_del/op_mem_20_24_0_89> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/dat_del/op_mem_20_24_0_88> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/dat_del/op_mem_20_24_0_87> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/dat_del/op_mem_20_24_0_86> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/dat_del/op_mem_20_24_0_85> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/dat_del/op_mem_20_24_0_84> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/dat_del/op_mem_20_24_0_83> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/dat_del/op_mem_20_24_0_82> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/dat_del/op_mem_20_24_0_81> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/dat_del/op_mem_20_24_0_80> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/dat_del/op_mem_20_24_0_79> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/dat_del/op_mem_20_24_0_78> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/dat_del/op_mem_20_24_0_77> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/dat_del/op_mem_20_24_0_76> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/dat_del/op_mem_20_24_0_75> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/dat_del/op_mem_20_24_0_74> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/dat_del/op_mem_20_24_0_73> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/dat_del/op_mem_20_24_0_72> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/dat_del/op_mem_20_24_0_71> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/dat_del/op_mem_20_24_0_70> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/dat_del/op_mem_20_24_0_69> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/dat_del/op_mem_20_24_0_68> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/dat_del/op_mem_20_24_0_67> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/dat_del/op_mem_20_24_0_66> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/dat_del/op_mem_20_24_0_65> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/dat_del/op_mem_20_24_0_64> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/dat_del/op_mem_20_24_0_127> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/dat_del/op_mem_20_24_0_126> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/dat_del/op_mem_20_24_0_125> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/dat_del/op_mem_20_24_0_124> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/dat_del/op_mem_20_24_0_123> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/dat_del/op_mem_20_24_0_122> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/dat_del/op_mem_20_24_0_121> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/dat_del/op_mem_20_24_0_120> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/dat_del/op_mem_20_24_0_119> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/dat_del/op_mem_20_24_0_118> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/dat_del/op_mem_20_24_0_117> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/dat_del/op_mem_20_24_0_116> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/dat_del/op_mem_20_24_0_115> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/dat_del/op_mem_20_24_0_114> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/dat_del/op_mem_20_24_0_113> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/dat_del/op_mem_20_24_0_112> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/dat_del/op_mem_20_24_0_111> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/dat_del/op_mem_20_24_0_110> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/dat_del/op_mem_20_24_0_109> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/dat_del/op_mem_20_24_0_108> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/dat_del/op_mem_20_24_0_107> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/dat_del/op_mem_20_24_0_106> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/dat_del/op_mem_20_24_0_105> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/dat_del/op_mem_20_24_0_104> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/dat_del/op_mem_20_24_0_103> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/dat_del/op_mem_20_24_0_102> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/dat_del/op_mem_20_24_0_101> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/dat_del/op_mem_20_24_0_100> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/dat_del/op_mem_20_24_0_99> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/dat_del/op_mem_20_24_0_98> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/dat_del/op_mem_20_24_0_97> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/dat_del/op_mem_20_24_0_96> has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <default_clock_driver_snap2in_x0/xlclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/bram_bb644de149/calc_add_4d68be273e/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/bram_bb644de149/calc_add_4d68be273e/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <default_clock_driver_snap2in_x0/xlclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/bram_bb644de149/calc_add_4d68be273e/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/bram_bb644de149/calc_add_4d68be273e/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <default_clock_driver_snap2in_x0/xlclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/bram_bb644de149/calc_add_4d68be273e/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/bram_bb644de149/calc_add_4d68be273e/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:3203 - The FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay16/op_mem_20_24_0> in Unit <snap2in_cw> is the opposite to the following FF/Latch, which will be removed : <snap2in_x0/adcsnap0_c94d11adb5/bram_bb644de149/calc_add_4d68be273e/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_1.fdse_comp> 

Mapping all equations...
WARNING:Xst:1710 - FF/Latch <default_clock_driver_snap2in_x0/xlclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/bram_bb644de149/calc_add_4d68be273e/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/bram_bb644de149/calc_add_4d68be273e/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <default_clock_driver_snap2in_x0/xlclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/bram_bb644de149/calc_add_4d68be273e/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/bram_bb644de149/calc_add_4d68be273e/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <default_clock_driver_snap2in_x0/xlclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/bram_bb644de149/calc_add_4d68be273e/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/bram_bb644de149/calc_add_4d68be273e/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <default_clock_driver_snap2in_x0/xlclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/bram_bb644de149/calc_add_4d68be273e/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/bram_bb644de149/calc_add_4d68be273e/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block snap2in_cw, actual ratio is 0.
INFO:Xst:2260 - The FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/add_del/op_mem_20_24_0_0> in Unit <snap2in_cw> is equivalent to the following FF/Latch : <snap2in_x0/adcsnap0_c94d11adb5/add_gen_e00c7fa4f8/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/add_del/op_mem_20_24_0_1> in Unit <snap2in_cw> is equivalent to the following FF/Latch : <snap2in_x0/adcsnap0_c94d11adb5/add_gen_e00c7fa4f8/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/add_del/op_mem_20_24_0_2> in Unit <snap2in_cw> is equivalent to the following FF/Latch : <snap2in_x0/adcsnap0_c94d11adb5/add_gen_e00c7fa4f8/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/add_del/op_mem_20_24_0_3> in Unit <snap2in_cw> is equivalent to the following FF/Latch : <snap2in_x0/adcsnap0_c94d11adb5/add_gen_e00c7fa4f8/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/add_del/op_mem_20_24_0_4> in Unit <snap2in_cw> is equivalent to the following FF/Latch : <snap2in_x0/adcsnap0_c94d11adb5/add_gen_e00c7fa4f8/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/add_del/op_mem_20_24_0_5> in Unit <snap2in_cw> is equivalent to the following FF/Latch : <snap2in_x0/adcsnap0_c94d11adb5/add_gen_e00c7fa4f8/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/add_del/op_mem_20_24_0_6> in Unit <snap2in_cw> is equivalent to the following FF/Latch : <snap2in_x0/adcsnap0_c94d11adb5/add_gen_e00c7fa4f8/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/add_del/op_mem_20_24_0_7> in Unit <snap2in_cw> is equivalent to the following FF/Latch : <snap2in_x0/adcsnap0_c94d11adb5/add_gen_e00c7fa4f8/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/add_del/op_mem_20_24_0_8> in Unit <snap2in_cw> is equivalent to the following FF/Latch : <snap2in_x0/adcsnap0_c94d11adb5/add_gen_e00c7fa4f8/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/add_del/op_mem_20_24_0_9> in Unit <snap2in_cw> is equivalent to the following FF/Latch : <snap2in_x0/adcsnap0_c94d11adb5/add_gen_e00c7fa4f8/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2> 
WARNING:Xst:1710 - FF/Latch <default_clock_driver_snap2in_x0/xlclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/bram_bb644de149/calc_add_4d68be273e/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/bram_bb644de149/calc_add_4d68be273e/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <default_clock_driver_snap2in_x0/xlclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/bram_bb644de149/calc_add_4d68be273e/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/bram_bb644de149/calc_add_4d68be273e/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <default_clock_driver_snap2in_x0/xlclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/bram_bb644de149/calc_add_4d68be273e/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/bram_bb644de149/calc_add_4d68be273e/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.

Final Macro Processing ...

Processing Unit <snap2in_cw> :
	Found 2-bit shift register for signal <snap2in_x0/adcsnap0_c94d11adb5/add_gen_e00c7fa4f8/delay4/op_mem_20_24_0>.
	Found 7-bit shift register for signal <snap2in_x0/adcsnap0_c94d11adb5/dat_del/op_mem_20_24_0_63>.
	Found 7-bit shift register for signal <snap2in_x0/adcsnap0_c94d11adb5/dat_del/op_mem_20_24_0_62>.
	Found 7-bit shift register for signal <snap2in_x0/adcsnap0_c94d11adb5/dat_del/op_mem_20_24_0_61>.
	Found 7-bit shift register for signal <snap2in_x0/adcsnap0_c94d11adb5/dat_del/op_mem_20_24_0_60>.
	Found 7-bit shift register for signal <snap2in_x0/adcsnap0_c94d11adb5/dat_del/op_mem_20_24_0_59>.
	Found 7-bit shift register for signal <snap2in_x0/adcsnap0_c94d11adb5/dat_del/op_mem_20_24_0_58>.
	Found 7-bit shift register for signal <snap2in_x0/adcsnap0_c94d11adb5/dat_del/op_mem_20_24_0_57>.
	Found 7-bit shift register for signal <snap2in_x0/adcsnap0_c94d11adb5/dat_del/op_mem_20_24_0_56>.
	Found 7-bit shift register for signal <snap2in_x0/adcsnap0_c94d11adb5/dat_del/op_mem_20_24_0_55>.
	Found 7-bit shift register for signal <snap2in_x0/adcsnap0_c94d11adb5/dat_del/op_mem_20_24_0_54>.
	Found 7-bit shift register for signal <snap2in_x0/adcsnap0_c94d11adb5/dat_del/op_mem_20_24_0_53>.
	Found 7-bit shift register for signal <snap2in_x0/adcsnap0_c94d11adb5/dat_del/op_mem_20_24_0_52>.
	Found 7-bit shift register for signal <snap2in_x0/adcsnap0_c94d11adb5/dat_del/op_mem_20_24_0_51>.
	Found 7-bit shift register for signal <snap2in_x0/adcsnap0_c94d11adb5/dat_del/op_mem_20_24_0_50>.
	Found 7-bit shift register for signal <snap2in_x0/adcsnap0_c94d11adb5/dat_del/op_mem_20_24_0_49>.
	Found 7-bit shift register for signal <snap2in_x0/adcsnap0_c94d11adb5/dat_del/op_mem_20_24_0_48>.
	Found 7-bit shift register for signal <snap2in_x0/adcsnap0_c94d11adb5/dat_del/op_mem_20_24_0_47>.
	Found 7-bit shift register for signal <snap2in_x0/adcsnap0_c94d11adb5/dat_del/op_mem_20_24_0_46>.
	Found 7-bit shift register for signal <snap2in_x0/adcsnap0_c94d11adb5/dat_del/op_mem_20_24_0_45>.
	Found 7-bit shift register for signal <snap2in_x0/adcsnap0_c94d11adb5/dat_del/op_mem_20_24_0_44>.
	Found 7-bit shift register for signal <snap2in_x0/adcsnap0_c94d11adb5/dat_del/op_mem_20_24_0_43>.
	Found 7-bit shift register for signal <snap2in_x0/adcsnap0_c94d11adb5/dat_del/op_mem_20_24_0_42>.
	Found 7-bit shift register for signal <snap2in_x0/adcsnap0_c94d11adb5/dat_del/op_mem_20_24_0_41>.
	Found 7-bit shift register for signal <snap2in_x0/adcsnap0_c94d11adb5/dat_del/op_mem_20_24_0_40>.
	Found 7-bit shift register for signal <snap2in_x0/adcsnap0_c94d11adb5/dat_del/op_mem_20_24_0_39>.
	Found 7-bit shift register for signal <snap2in_x0/adcsnap0_c94d11adb5/dat_del/op_mem_20_24_0_38>.
	Found 7-bit shift register for signal <snap2in_x0/adcsnap0_c94d11adb5/dat_del/op_mem_20_24_0_37>.
	Found 7-bit shift register for signal <snap2in_x0/adcsnap0_c94d11adb5/dat_del/op_mem_20_24_0_36>.
	Found 7-bit shift register for signal <snap2in_x0/adcsnap0_c94d11adb5/dat_del/op_mem_20_24_0_35>.
	Found 7-bit shift register for signal <snap2in_x0/adcsnap0_c94d11adb5/dat_del/op_mem_20_24_0_34>.
	Found 7-bit shift register for signal <snap2in_x0/adcsnap0_c94d11adb5/dat_del/op_mem_20_24_0_33>.
	Found 7-bit shift register for signal <snap2in_x0/adcsnap0_c94d11adb5/dat_del/op_mem_20_24_0_32>.
	Found 7-bit shift register for signal <snap2in_x0/adcsnap0_c94d11adb5/dat_del/op_mem_20_24_0_31>.
	Found 7-bit shift register for signal <snap2in_x0/adcsnap0_c94d11adb5/dat_del/op_mem_20_24_0_30>.
	Found 7-bit shift register for signal <snap2in_x0/adcsnap0_c94d11adb5/dat_del/op_mem_20_24_0_29>.
	Found 7-bit shift register for signal <snap2in_x0/adcsnap0_c94d11adb5/dat_del/op_mem_20_24_0_28>.
	Found 7-bit shift register for signal <snap2in_x0/adcsnap0_c94d11adb5/dat_del/op_mem_20_24_0_27>.
	Found 7-bit shift register for signal <snap2in_x0/adcsnap0_c94d11adb5/dat_del/op_mem_20_24_0_26>.
	Found 7-bit shift register for signal <snap2in_x0/adcsnap0_c94d11adb5/dat_del/op_mem_20_24_0_25>.
	Found 7-bit shift register for signal <snap2in_x0/adcsnap0_c94d11adb5/dat_del/op_mem_20_24_0_24>.
	Found 7-bit shift register for signal <snap2in_x0/adcsnap0_c94d11adb5/dat_del/op_mem_20_24_0_23>.
	Found 7-bit shift register for signal <snap2in_x0/adcsnap0_c94d11adb5/dat_del/op_mem_20_24_0_22>.
	Found 7-bit shift register for signal <snap2in_x0/adcsnap0_c94d11adb5/dat_del/op_mem_20_24_0_21>.
	Found 7-bit shift register for signal <snap2in_x0/adcsnap0_c94d11adb5/dat_del/op_mem_20_24_0_20>.
	Found 7-bit shift register for signal <snap2in_x0/adcsnap0_c94d11adb5/dat_del/op_mem_20_24_0_19>.
	Found 7-bit shift register for signal <snap2in_x0/adcsnap0_c94d11adb5/dat_del/op_mem_20_24_0_18>.
	Found 7-bit shift register for signal <snap2in_x0/adcsnap0_c94d11adb5/dat_del/op_mem_20_24_0_17>.
	Found 7-bit shift register for signal <snap2in_x0/adcsnap0_c94d11adb5/dat_del/op_mem_20_24_0_16>.
	Found 7-bit shift register for signal <snap2in_x0/adcsnap0_c94d11adb5/dat_del/op_mem_20_24_0_15>.
	Found 7-bit shift register for signal <snap2in_x0/adcsnap0_c94d11adb5/dat_del/op_mem_20_24_0_14>.
	Found 7-bit shift register for signal <snap2in_x0/adcsnap0_c94d11adb5/dat_del/op_mem_20_24_0_13>.
	Found 7-bit shift register for signal <snap2in_x0/adcsnap0_c94d11adb5/dat_del/op_mem_20_24_0_12>.
	Found 7-bit shift register for signal <snap2in_x0/adcsnap0_c94d11adb5/dat_del/op_mem_20_24_0_11>.
	Found 7-bit shift register for signal <snap2in_x0/adcsnap0_c94d11adb5/dat_del/op_mem_20_24_0_10>.
	Found 7-bit shift register for signal <snap2in_x0/adcsnap0_c94d11adb5/dat_del/op_mem_20_24_0_9>.
	Found 7-bit shift register for signal <snap2in_x0/adcsnap0_c94d11adb5/dat_del/op_mem_20_24_0_8>.
	Found 7-bit shift register for signal <snap2in_x0/adcsnap0_c94d11adb5/dat_del/op_mem_20_24_0_7>.
	Found 7-bit shift register for signal <snap2in_x0/adcsnap0_c94d11adb5/dat_del/op_mem_20_24_0_6>.
	Found 7-bit shift register for signal <snap2in_x0/adcsnap0_c94d11adb5/dat_del/op_mem_20_24_0_5>.
	Found 7-bit shift register for signal <snap2in_x0/adcsnap0_c94d11adb5/dat_del/op_mem_20_24_0_4>.
	Found 7-bit shift register for signal <snap2in_x0/adcsnap0_c94d11adb5/dat_del/op_mem_20_24_0_3>.
	Found 7-bit shift register for signal <snap2in_x0/adcsnap0_c94d11adb5/dat_del/op_mem_20_24_0_2>.
	Found 7-bit shift register for signal <snap2in_x0/adcsnap0_c94d11adb5/dat_del/op_mem_20_24_0_1>.
	Found 7-bit shift register for signal <snap2in_x0/adcsnap0_c94d11adb5/dat_del/op_mem_20_24_0_0>.
	Found 5-bit shift register for signal <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay16/op_mem_20_24_4>.
	Found 3-bit shift register for signal <snap2in_x0/adcsnap0_c94d11adb5/delay_6127ce4283/delay2/op_mem_20_24_0>.
Unit <snap2in_cw> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 239
 Flip-Flops                                            : 239
# Shift Registers                                      : 67
 2-bit shift register                                  : 1
 3-bit shift register                                  : 1
 5-bit shift register                                  : 1
 7-bit shift register                                  : 64

=========================================================================
WARNING:Xst:1710 - FF/Latch <default_clock_driver_snap2in_x0/xlclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/bram_bb644de149/calc_add_4d68be273e/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/bram_bb644de149/calc_add_4d68be273e/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <default_clock_driver_snap2in_x0/xlclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/bram_bb644de149/calc_add_4d68be273e/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <snap2in_x0/adcsnap0_c94d11adb5/bram_bb644de149/calc_add_4d68be273e/add_sub/prev_mode_93_22_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp> (without init value) has a constant value of 0 in block <snap2in_cw>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : snap2in_cw.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 154
#      GND                         : 7
#      INV                         : 3
#      LUT1                        : 25
#      LUT2                        : 6
#      LUT4                        : 33
#      MUXCY                       : 44
#      VCC                         : 7
#      XORCY                       : 29
# FlipFlops/Latches                : 336
#      FD                          : 1
#      FDE                         : 171
#      FDRE                        : 163
#      FDSE                        : 1
# Shift Registers                  : 67
#      SRLC16E                     : 67
# DSPs                             : 2
#      DSP48E1                     : 2

Device utilization summary:
---------------------------

Selected Device : 6vsx475tff1759-1 


Slice Logic Utilization: 
 Number of Slice Registers:             336  out of  595200     0%  
 Number of Slice LUTs:                  134  out of  297600     0%  
    Number used as Logic:                67  out of  297600     0%  
    Number used as Memory:               67  out of  122240     0%  
       Number used as SRL:               67

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    396
   Number with an unused Flip Flop:      60  out of    396    15%  
   Number with an unused LUT:           262  out of    396    66%  
   Number of fully used LUT-FF pairs:    74  out of    396    18%  
   Number of unique control sets:         7

IO Utilization: 
 Number of IOs:                         466
 Number of bonded IOBs:                   0  out of    840     0%  

Specific Feature Utilization:
 Number of DSP48E1s:                      2  out of   2016     0%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                                                                                              | Load  |
-----------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-------+
clk                                | NONE(default_clock_driver_snap2in_x0/xlclockdriver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp)| 405   |
-----------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 1.944ns (Maximum Frequency: 514.403MHz)
   Minimum input arrival time before clock: 0.011ns
   Maximum output required time after clock: 0.375ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 1.944ns (frequency: 514.403MHz)
  Total number of paths / destination ports: 805 / 310
-------------------------------------------------------------------------
Delay:               1.944ns (Levels of Logic = 3)
  Source:            snap2in_x0/adcsnap0_c94d11adb5/add_gen_e00c7fa4f8/logical1/latency_pipe_5_26_0 (FF)
  Destination:       sec_inst (DSP)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: snap2in_x0/adcsnap0_c94d11adb5/add_gen_e00c7fa4f8/logical1/latency_pipe_5_26_0 to sec_inst
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.375   0.638  snap2in_x0/adcsnap0_c94d11adb5/add_gen_e00c7fa4f8/logical1/latency_pipe_5_26_0 (snap2in_x0/adcsnap0_c94d11adb5/add_gen_e00c7fa4f8/logical1/latency_pipe_5_26_0)
     LUT4:I0->O            2   0.068   0.405  snap2in_x0/adcsnap0_c94d11adb5/add_gen_e00c7fa4f8/logical6/fully_2_1_bit1 (snap2in_x0/adcsnap0_c94d11adb5/logical6_y_net_x0)
     begin scope: 'snap2in_x0/adcsnap0_c94d11adb5/add_gen_e00c7fa4f8/add_gen/comp0.core_instance0:ce'
     begin scope: 'snap2in_x0/adcsnap0_c94d11adb5/add_gen_e00c7fa4f8/add_gen/comp0.core_instance0/blk00000001:CE'
     SEC:in                    0.458          sec_inst
    ----------------------------------------
    Total                      1.944ns (0.901ns logic, 1.043ns route)
                                       (46.3% logic, 53.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 99 / 99
-------------------------------------------------------------------------
Offset:              0.011ns (Levels of Logic = 0)
  Source:            snap2in_adcsnap0_ctrl_user_data_out(0) (PAD)
  Destination:       snap2in_x0/adcsnap0_c94d11adb5/basic_ctrl_d63045b576/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2 (FF)
  Destination Clock: clk rising

  Data Path: snap2in_adcsnap0_ctrl_user_data_out(0) to snap2in_x0/adcsnap0_c94d11adb5/basic_ctrl_d63045b576/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:D                     0.011          snap2in_x0/adcsnap0_c94d11adb5/basic_ctrl_d63045b576/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2
    ----------------------------------------
    Total                      0.011ns (0.011ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 95 / 95
-------------------------------------------------------------------------
Offset:              0.375ns (Levels of Logic = 0)
  Source:            snap2in_x0/adcsnap0_c94d11adb5/add_del/op_mem_20_24_0_9 (FF)
  Destination:       snap2in_adcsnap0_bram_addr(9) (PAD)
  Source Clock:      clk rising

  Data Path: snap2in_x0/adcsnap0_c94d11adb5/add_del/op_mem_20_24_0_9 to snap2in_adcsnap0_bram_addr(9)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              0   0.375   0.000  snap2in_x0/adcsnap0_c94d11adb5/add_del/op_mem_20_24_0_9 (snap2in_x0/adcsnap0_c94d11adb5/add_del/op_mem_20_24_0_9)
    ----------------------------------------
    Total                      0.375ns (0.375ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.944|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 21.00 secs
Total CPU time to Xst completion: 21.17 secs
 
--> 


Total memory usage is 444820 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  922 (   0 filtered)
Number of infos    :   18 (   0 filtered)

