# vsim -voptargs="+acc" work.tb -l ./vsim.txt -wlf ./vsim.wlf 
# Start time: 17:28:33 on Mar 20,2024
# ** Note: (vsim-3812) Design is being optimized...
# //  ModelSim SE-64 10.7 Dec  7 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading work.tb(fast)
# Loading work.adder_32bit(fast)
# Loading work.CLA_16(fast)
# Loading work.adder_4(fast)
# Loading work.adder(fast)
# Loading work.CLA(fast)
# ** Warning: (vsim-3015) ./design/design.v(10): [PCDPC] - Port size (1) does not match connection size (32) for port 'c0'. The port definition is at: ./design/design.v(32).
#    Time: 0 ns  Iteration: 0  Instance: /tb/uut/CLA1 File: ./design/design.v
# ** Error (suppressible): (vsim-3053) ./design/design.v(131): Illegal output or inout port connection for port 'c1'.
#    Time: 0 ns  Iteration: 0  Instance: /tb/uut/CLA1/adder1/CLA File: ./design/design.v
# ** Error (suppressible): (vsim-3053) ./design/design.v(131): Illegal output or inout port connection for port 'c2'.
#    Time: 0 ns  Iteration: 0  Instance: /tb/uut/CLA1/adder1/CLA File: ./design/design.v
# ** Error (suppressible): (vsim-3053) ./design/design.v(131): Illegal output or inout port connection for port 'c3'.
#    Time: 0 ns  Iteration: 0  Instance: /tb/uut/CLA1/adder1/CLA File: ./design/design.v
# ** Error (suppressible): (vsim-3053) ./design/design.v(131): Illegal output or inout port connection for port 'c1'.
#    Time: 0 ns  Iteration: 0  Instance: /tb/uut/CLA1/adder2/CLA File: ./design/design.v
# ** Error (suppressible): (vsim-3053) ./design/design.v(131): Illegal output or inout port connection for port 'c2'.
#    Time: 0 ns  Iteration: 0  Instance: /tb/uut/CLA1/adder2/CLA File: ./design/design.v
# ** Error (suppressible): (vsim-3053) ./design/design.v(131): Illegal output or inout port connection for port 'c3'.
#    Time: 0 ns  Iteration: 0  Instance: /tb/uut/CLA1/adder2/CLA File: ./design/design.v
# ** Error (suppressible): (vsim-3053) ./design/design.v(131): Illegal output or inout port connection for port 'c1'.
#    Time: 0 ns  Iteration: 0  Instance: /tb/uut/CLA1/adder3/CLA File: ./design/design.v
# ** Error (suppressible): (vsim-3053) ./design/design.v(131): Illegal output or inout port connection for port 'c2'.
#    Time: 0 ns  Iteration: 0  Instance: /tb/uut/CLA1/adder3/CLA File: ./design/design.v
# ** Error (suppressible): (vsim-3053) ./design/design.v(131): Illegal output or inout port connection for port 'c3'.
#    Time: 0 ns  Iteration: 0  Instance: /tb/uut/CLA1/adder3/CLA File: ./design/design.v
# ** Error (suppressible): (vsim-3053) ./design/design.v(131): Illegal output or inout port connection for port 'c1'.
#    Time: 0 ns  Iteration: 0  Instance: /tb/uut/CLA1/adder4/CLA File: ./design/design.v
# ** Error (suppressible): (vsim-3053) ./design/design.v(131): Illegal output or inout port connection for port 'c2'.
#    Time: 0 ns  Iteration: 0  Instance: /tb/uut/CLA1/adder4/CLA File: ./design/design.v
# ** Error (suppressible): (vsim-3053) ./design/design.v(131): Illegal output or inout port connection for port 'c3'.
#    Time: 0 ns  Iteration: 0  Instance: /tb/uut/CLA1/adder4/CLA File: ./design/design.v
# ** Error (suppressible): (vsim-3053) ./design/design.v(131): Illegal output or inout port connection for port 'c1'.
#    Time: 0 ns  Iteration: 0  Instance: /tb/uut/CLA2/adder1/CLA File: ./design/design.v
# ** Error (suppressible): (vsim-3053) ./design/design.v(131): Illegal output or inout port connection for port 'c2'.
#    Time: 0 ns  Iteration: 0  Instance: /tb/uut/CLA2/adder1/CLA File: ./design/design.v
# ** Error (suppressible): (vsim-3053) ./design/design.v(131): Illegal output or inout port connection for port 'c3'.
#    Time: 0 ns  Iteration: 0  Instance: /tb/uut/CLA2/adder1/CLA File: ./design/design.v
# ** Error (suppressible): (vsim-3053) ./design/design.v(131): Illegal output or inout port connection for port 'c1'.
#    Time: 0 ns  Iteration: 0  Instance: /tb/uut/CLA2/adder2/CLA File: ./design/design.v
# ** Error (suppressible): (vsim-3053) ./design/design.v(131): Illegal output or inout port connection for port 'c2'.
#    Time: 0 ns  Iteration: 0  Instance: /tb/uut/CLA2/adder2/CLA File: ./design/design.v
# ** Error (suppressible): (vsim-3053) ./design/design.v(131): Illegal output or inout port connection for port 'c3'.
#    Time: 0 ns  Iteration: 0  Instance: /tb/uut/CLA2/adder2/CLA File: ./design/design.v
# ** Error (suppressible): (vsim-3053) ./design/design.v(131): Illegal output or inout port connection for port 'c1'.
#    Time: 0 ns  Iteration: 0  Instance: /tb/uut/CLA2/adder3/CLA File: ./design/design.v
# ** Error (suppressible): (vsim-3053) ./design/design.v(131): Illegal output or inout port connection for port 'c2'.
#    Time: 0 ns  Iteration: 0  Instance: /tb/uut/CLA2/adder3/CLA File: ./design/design.v
# ** Error (suppressible): (vsim-3053) ./design/design.v(131): Illegal output or inout port connection for port 'c3'.
#    Time: 0 ns  Iteration: 0  Instance: /tb/uut/CLA2/adder3/CLA File: ./design/design.v
# ** Error (suppressible): (vsim-3053) ./design/design.v(131): Illegal output or inout port connection for port 'c1'.
#    Time: 0 ns  Iteration: 0  Instance: /tb/uut/CLA2/adder4/CLA File: ./design/design.v
# ** Error (suppressible): (vsim-3053) ./design/design.v(131): Illegal output or inout port connection for port 'c2'.
#    Time: 0 ns  Iteration: 0  Instance: /tb/uut/CLA2/adder4/CLA File: ./design/design.v
# ** Error (suppressible): (vsim-3053) ./design/design.v(131): Illegal output or inout port connection for port 'c3'.
#    Time: 0 ns  Iteration: 0  Instance: /tb/uut/CLA2/adder4/CLA File: ./design/design.v
# Error loading design
# End time: 17:28:34 on Mar 20,2024, Elapsed time: 0:00:01
# Errors: 24, Warnings: 1
