Altera. 2011a. Quartus II Web Edition. https://www.altera.com/download/software/quartus-ii-we.
Altera. 2011b. Stratix V FPGAS: Built for Bandwidth. http://www.altera.com/products/devices/stratix-fpgas/stratix-v/stxv-index.jsp.
Altera. 2011c. Nios II Processor: The World's Most Versatile Embedded Processor. http://www.altera.com/products/ip/processors/nios2/ni2-index.html.
Sudarshan Banerjee , Elaheh Bozorgzadeh , Nikil Dutt, Exploiting application data-parallelism on dynamically reconfigurable architectures: placement and architectural considerations, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.17 n.2, p.234-247, February 2009[doi>10.1109/TVLSI.2008.2003490]
L. A. Belady, A study of replacement algorithms for a virtual-storage computer, IBM Systems Journal, v.5 n.2, p.78-101, June 1966[doi>10.1147/sj.52.0078]
Chen Chang , John Wawrzynek , Robert W. Brodersen, BEE2: A High-End Reconfigurable Computing System, IEEE Design & Test, v.22 n.2, p.114-125, March 2005[doi>10.1109/MDT.2005.30]
Juan Antonio Clemente , Carlos González , Javier Resano , Daniel Mozos, A task graph execution manager for reconfigurable multi-tasking systems, Microprocessors & Microsystems, v.34 n.2-4, p.73-83, March, 2010[doi>10.1016/j.micpro.2009.12.003]
Roberto Cordone , Francesco Redaelli , Massimo Antonio Redaelli , Marco Domenico Santambrogio , Donatella Sciuto, Partitioning and scheduling of task graphs on partially dynamically reconfigurable FPGAs, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.28 n.5, p.662-675, May 2009[doi>10.1109/TCAD.2009.2015739]
K. Danne, R. Miihlenbernd, and M. Platzner. 2006. Executing hardware tasks on dynamically reconfigurable devices under real-time conditions. In Proceedings of the International Conference on Field Programmable Logic and Applications (FPL'06). 1--6. DOI:http://dx.doi.org/10.1109/FPL.2006.311264
K. Danne and M. Platzner. 2005. A heuristic approach to schedule periodic real-time tasks on reconfigurable hardware. In Proceedings of the International Conference on Field Programmable Logic and Applications. 568--573. DOI:http://dx.doi.org/10.1109/FPL.2005.1515787
Florian Dittmann , Stefan Frank, Hard real-time reconfiguration port scheduling, Proceedings of the conference on Design, automation and test in Europe, April 16-20, 2007, Nice, France
Mahmood Fazlali , Mojtaba Sabeghi , Ali Zakerolhosseini , Koen Bertels, Efficient task scheduling for runtime reconfigurable systems, Journal of Systems Architecture: the EUROMICRO Journal, v.56 n.11, p.623-632, November, 2010[doi>10.1016/j.sysarc.2010.07.016]
Soheil Ghiasi , Ani Nahapetian , Majid Sarrafzadeh, An optimal algorithm for minimizing run-time reconfiguration delay, ACM Transactions on Embedded Computing Systems (TECS), v.3 n.2, p.237-256, May 2004[doi>10.1145/993396.993398]
Diana Göhringer , Michael Hübner , Etienne Nguepi Zeutebouo , Jürgen Becker, Operating system for runtime reconfigurable multiprocessor systems, International Journal of Reconfigurable Computing, 2011, p.1-16, January 2011[doi>10.1155/2011/121353]
Scott Hauck, Configuration prefetch for single context reconfigurable coprocessors, Proceedings of the 1998 ACM/SIGDA sixth international symposium on Field programmable gate arrays, p.65-74, February 22-25, 1998, Monterey, California, USA[doi>10.1145/275107.275121]
K M Kavi , B P Buckles , U N Bhat, A Formal Definition of Data Flow Graph Models, IEEE Transactions on Computers, v.35 n.11, p.940-948, November 1986[doi>10.1109/TC.1986.1676696]
Hessam Kooti , Elaheh Bozorgzadeh , Shenghui Liao , Lichun Bao, Transition-aware real-time task scheduling for reconfigurable embedded systems, Proceedings of the Conference on Design, Automation and Test in Europe, March 08-12, 2010, Dresden, Germany
Zhiyuan Li , Scott Hauck, Configuration prefetching techniques for partial reconfigurable coprocessor with relocation and defragmentation, Proceedings of the 2002 ACM/SIGDA tenth international symposium on Field-programmable gate arrays, February 24-26, 2002, Monterey, California, USA[doi>10.1145/503048.503076]
E. Lubbers and M. Platzner. 2007. ReconOS: An RTOS supporting hard-and software threads. In Proceedings of the International Conference on Field Programmable Logic and Applications (FPL'07). 441--446. DOI:http://dx.doi.org/10.1109/FPL.2007.4380686
IBM Microelectronics. 1999. CoreConnect Bus Architecture, A 32-, 64-, 128-bit core on-chip bus standard. http://www-01.ibm.com/chips/techlib.nsf/products/CoreConnect_Bus_Architecture.
Ani Nahapetian , Philip Brisk , Soheil Ghiasi , Majid Sarrafzadeh, An approximation algorithm for scheduling on heterogeneous reconfigurable resources, ACM Transactions on Embedded Computing Systems (TECS), v.9 n.1, p.1-20, October 2009[doi>10.1145/1596532.1596537]
Juanjo Noguera , Rosa M. Badia, Dynamic run-time HW/SW scheduling techniques for reconfigurable architectures, Proceedings of the tenth international symposium on Hardware/software codesign, May 06-08, 2002, Estes Park, Colorado[doi>10.1145/774789.774831]
Juanjo Noguera , Rosa M. Badia, Multitasking on reconfigurable architectures: microarchitecture support and dynamic scheduling, ACM Transactions on Embedded Computing Systems (TECS), v.3 n.2, p.385-406, May 2004[doi>10.1145/993396.993404]
OpenCores. 2011. Open Cores Newsletter. http://opencores.org/newsletter,2011,02.
Zexin Pan , B. Earl Wells, Hardware supported task scheduling on dynamically reconfigurable SoC architectures, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.16 n.11, p.1465-1474, November 2008[doi>10.1109/TVLSI.2008.2000974]
Joon Edward Sim , Weng-Fai Wong , Jürgen Teich, Optimal Placement-aware Trace-Based Scheduling of Hardware Reconfigurations for FPGA Accelerators, Proceedings of the 2009 17th IEEE Symposium on Field Programmable Custom Computing Machines, p.279-282, April 05-07, 2009[doi>10.1109/FCCM.2009.49]
H. K.-H. So and R. Brodersen. 2008a. File system access from reconfigurable FPGA hardware processes in BORPH. In Proceedings of the International Conference on Field Programmable Logic and Applications (FPL'08). 567--570. DOI:http://dx.doi.org/10.1109/FPL.2008.4630010
Hayden Kwok-Hay So , Robert Brodersen, Runtime Filesystem Support for Reconfigurable FPGA Hardware Processes in BORPH, Proceedings of the 2008 16th International Symposium on Field-Programmable Custom Computing Machines, p.285-286, April 14-15, 2008[doi>10.1109/FCCM.2008.7]
Brinkley Sprunt, Aperiodic task scheduling for real-time systems, Carnegie Mellon University, Pittsburgh, PA, 1990
Christoph Steiger , Herbert Walder , Marco Platzner , Lothar Thiele, Online Scheduling and Placement of Real-time Tasks to Partially Reconfigurable Devices, Proceedings of the 24th IEEE International Real-Time Systems Symposium, p.224, December 03-05, 2003
Xilinx. 2005. Local memory bus (LMB) v1.0 (v1.00a). http://www.xilinx.com/support/documentation/ip_documentation/lmb.pdf.
Xilinx. 2009. PlanAhead User Guide, UG632 (v11.4). http://www.xilinx.com/support/documentation/sw_manuals/xilinx11/PlanAhead_UserGuide.pdf.
Xilinx. 2010. EDK. http://www.xilinx.com/support/documentation/dt_edk_edk12-3.htm.
Xilinx. 2012a. MicroBlaze Processor Reference Guide, UG081 (v13.4). http://www.xilinx.com/support/documentation/sw_manuals/xilinx13_3/mb_ref_guide./pdf.
Xilinx. 2012b. Partial Reconfiguration User Guide, UG702 (v 14.1). http://www.xilinx.com/support/documentation/sw_manuals/xilinx14_1/ug702.pdf.
Xilinx. 2012c. Virtex-5 FPGA User Guide, UG190 (v5.4). http://www.xilinx.com/support/documentation/user_guides/ug190.pdf.
Xilinx. 2012d. Virtex-6 family overview, DS150 (v2.4). http://www.xilinx.com/support/documentation/data_sheets/ds150.pdf.
