
ubuntu-preinstalled/setsid:     file format elf32-littlearm


Disassembly of section .init:

0000085c <.init>:
 85c:	push	{r3, lr}
 860:	bl	e04 <abort@plt+0x41c>
 864:	pop	{r3, pc}

Disassembly of section .plt:

00000868 <__cxa_finalize@plt-0x14>:
 868:	push	{lr}		; (str lr, [sp, #-4]!)
 86c:	ldr	lr, [pc, #4]	; 878 <__cxa_finalize@plt-0x4>
 870:	add	lr, pc, lr
 874:	ldr	pc, [lr, #8]!
 878:	ldrdeq	r1, [r1], -r0

0000087c <__cxa_finalize@plt>:
 87c:	add	ip, pc, #0, 12
 880:	add	ip, ip, #69632	; 0x11000
 884:	ldr	pc, [ip, #1744]!	; 0x6d0

00000888 <ferror@plt>:
 888:	add	ip, pc, #0, 12
 88c:	add	ip, ip, #69632	; 0x11000
 890:	ldr	pc, [ip, #1736]!	; 0x6c8

00000894 <_exit@plt>:
 894:	add	ip, pc, #0, 12
 898:	add	ip, ip, #69632	; 0x11000
 89c:	ldr	pc, [ip, #1728]!	; 0x6c0

000008a0 <execvp@plt>:
 8a0:	add	ip, pc, #0, 12
 8a4:	add	ip, ip, #69632	; 0x11000
 8a8:	ldr	pc, [ip, #1720]!	; 0x6b8

000008ac <dcgettext@plt>:
 8ac:	add	ip, pc, #0, 12
 8b0:	add	ip, ip, #69632	; 0x11000
 8b4:	ldr	pc, [ip, #1712]!	; 0x6b0

000008b8 <__stack_chk_fail@plt>:
 8b8:	add	ip, pc, #0, 12
 8bc:	add	ip, ip, #69632	; 0x11000
 8c0:	ldr	pc, [ip, #1704]!	; 0x6a8

000008c4 <wait@plt>:
 8c4:	add	ip, pc, #0, 12
 8c8:	add	ip, ip, #69632	; 0x11000
 8cc:	ldr	pc, [ip, #1696]!	; 0x6a0

000008d0 <textdomain@plt>:
 8d0:	add	ip, pc, #0, 12
 8d4:	add	ip, ip, #69632	; 0x11000
 8d8:	ldr	pc, [ip, #1688]!	; 0x698

000008dc <err@plt>:
 8dc:	add	ip, pc, #0, 12
 8e0:	add	ip, ip, #69632	; 0x11000
 8e4:	ldr	pc, [ip, #1680]!	; 0x690

000008e8 <getpgrp@plt>:
 8e8:	add	ip, pc, #0, 12
 8ec:	add	ip, ip, #69632	; 0x11000
 8f0:	ldr	pc, [ip, #1672]!	; 0x688

000008f4 <ioctl@plt>:
 8f4:	add	ip, pc, #0, 12
 8f8:	add	ip, ip, #69632	; 0x11000
 8fc:	ldr	pc, [ip, #1664]!	; 0x680

00000900 <__fpending@plt>:
 900:	add	ip, pc, #0, 12
 904:	add	ip, ip, #69632	; 0x11000
 908:	ldr	pc, [ip, #1656]!	; 0x678

0000090c <__libc_start_main@plt>:
 90c:	add	ip, pc, #0, 12
 910:	add	ip, ip, #69632	; 0x11000
 914:	ldr	pc, [ip, #1648]!	; 0x670

00000918 <__gmon_start__@plt>:
 918:	add	ip, pc, #0, 12
 91c:	add	ip, ip, #69632	; 0x11000
 920:	ldr	pc, [ip, #1640]!	; 0x668

00000924 <getopt_long@plt>:
 924:	add	ip, pc, #0, 12
 928:	add	ip, ip, #69632	; 0x11000
 92c:	ldr	pc, [ip, #1632]!	; 0x660

00000930 <getpid@plt>:
 930:	add	ip, pc, #0, 12
 934:	add	ip, ip, #69632	; 0x11000
 938:	ldr	pc, [ip, #1624]!	; 0x658

0000093c <exit@plt>:
 93c:	add	ip, pc, #0, 12
 940:	add	ip, ip, #69632	; 0x11000
 944:	ldr	pc, [ip, #1616]!	; 0x650

00000948 <setsid@plt>:
 948:	add	ip, pc, #0, 12
 94c:	add	ip, ip, #69632	; 0x11000
 950:	ldr	pc, [ip, #1608]!	; 0x648

00000954 <warnx@plt>:
 954:	add	ip, pc, #0, 12
 958:	add	ip, ip, #69632	; 0x11000
 95c:	ldr	pc, [ip, #1600]!	; 0x640

00000960 <__errno_location@plt>:
 960:	add	ip, pc, #0, 12
 964:	add	ip, ip, #69632	; 0x11000
 968:	ldr	pc, [ip, #1592]!	; 0x638

0000096c <__cxa_atexit@plt>:
 96c:			; <UNDEFINED> instruction: 0xe7fd4778
 970:	add	ip, pc, #0, 12
 974:	add	ip, ip, #69632	; 0x11000
 978:	ldr	pc, [ip, #1580]!	; 0x62c

0000097c <__printf_chk@plt>:
 97c:	add	ip, pc, #0, 12
 980:	add	ip, ip, #69632	; 0x11000
 984:	ldr	pc, [ip, #1572]!	; 0x624

00000988 <__fprintf_chk@plt>:
 988:	add	ip, pc, #0, 12
 98c:	add	ip, ip, #69632	; 0x11000
 990:	ldr	pc, [ip, #1564]!	; 0x61c

00000994 <fclose@plt>:
 994:	add	ip, pc, #0, 12
 998:	add	ip, ip, #69632	; 0x11000
 99c:	ldr	pc, [ip, #1556]!	; 0x614

000009a0 <setlocale@plt>:
 9a0:	add	ip, pc, #0, 12
 9a4:	add	ip, ip, #69632	; 0x11000
 9a8:	ldr	pc, [ip, #1548]!	; 0x60c

000009ac <fork@plt>:
 9ac:	add	ip, pc, #0, 12
 9b0:	add	ip, ip, #69632	; 0x11000
 9b4:	ldr	pc, [ip, #1540]!	; 0x604

000009b8 <warn@plt>:
 9b8:	add	ip, pc, #0, 12
 9bc:	add	ip, ip, #69632	; 0x11000
 9c0:	ldr	pc, [ip, #1532]!	; 0x5fc

000009c4 <fputc@plt>:
 9c4:	add	ip, pc, #0, 12
 9c8:	add	ip, ip, #69632	; 0x11000
 9cc:	ldr	pc, [ip, #1524]!	; 0x5f4

000009d0 <bindtextdomain@plt>:
 9d0:	add	ip, pc, #0, 12
 9d4:	add	ip, ip, #69632	; 0x11000
 9d8:	ldr	pc, [ip, #1516]!	; 0x5ec

000009dc <fputs@plt>:
 9dc:	add	ip, pc, #0, 12
 9e0:	add	ip, ip, #69632	; 0x11000
 9e4:	ldr	pc, [ip, #1508]!	; 0x5e4

000009e8 <abort@plt>:
 9e8:	add	ip, pc, #0, 12
 9ec:	add	ip, ip, #69632	; 0x11000
 9f0:	ldr	pc, [ip, #1500]!	; 0x5dc

Disassembly of section .text:

000009f4 <.text>:
 9f4:	blmi	ff2d3524 <abort@plt+0xff2d2b3c>
 9f8:	push	{r1, r3, r4, r5, r6, sl, lr}
 9fc:			; <UNDEFINED> instruction: 0x460e4ff0
 a00:	addlt	r4, r7, r9, asr #19
 a04:			; <UNDEFINED> instruction: 0x460558d3
 a08:	ldrbtmi	r4, [r9], #-4040	; 0xfffff038
 a0c:	ldmdavs	fp, {r1, r2, sp}
 a10:			; <UNDEFINED> instruction: 0xf04f9305
 a14:	ldrbtmi	r0, [pc], #-768	; a1c <abort@plt+0x34>
 a18:	strls	r2, [r4], #-1024	; 0xfffffc00
 a1c:	svc	0x00c0f7ff
 a20:	ldrtmi	r4, [r8], -r3, asr #19
 a24:	movwlt	pc, #51423	; 0xc8df	; <UNPREDICTABLE>
 a28:	ldrbtmi	r4, [r9], #-1697	; 0xfffff95f
 a2c:	movwhi	pc, #35039	; 0x88df	; <UNPREDICTABLE>
 a30:	svc	0x00cef7ff
 a34:			; <UNDEFINED> instruction: 0xf7ff4638
 a38:	stmiami	r0, {r2, r3, r6, r8, r9, sl, fp, sp, lr, pc}^
 a3c:	movwge	pc, #2271	; 0x8df	; <UNPREDICTABLE>
 a40:	ldrbtmi	r4, [r8], #-1275	; 0xfffffb05
 a44:			; <UNDEFINED> instruction: 0xf00044f8
 a48:	strtmi	pc, [r7], -r9, asr #21
 a4c:			; <UNDEFINED> instruction: 0x463144fa
 a50:			; <UNDEFINED> instruction: 0x4642465b
 a54:			; <UNDEFINED> instruction: 0xf8cd4628
 a58:			; <UNDEFINED> instruction: 0xf7ff9000
 a5c:	mcrrne	15, 6, lr, r1, cr4
 a60:	ldmdacc	r6, {r0, r6, ip, lr, pc}^
 a64:	vadd.i8	d2, d0, d17
 a68:	ldm	pc, {r2, r4, r8, pc}^	; <UNPREDICTABLE>
 a6c:	eoreq	pc, r6, r0, lsl r0	; <UNPREDICTABLE>
 a70:	tsteq	r2, r2, lsl r1
 a74:	tsteq	r2, r2, lsl r1
 a78:	tsteq	r2, r2, lsl r1
 a7c:	tsteq	r2, r2, lsl r1
 a80:	tsteq	r2, r2, lsl r1
 a84:	tsteq	r2, r2, lsl r1
 a88:	tsteq	r2, r4, lsr #32
 a8c:	eoreq	r0, r2, r2, lsl r1
 a90:	addseq	r0, ip, r2, lsl r1
 a94:	tsteq	r2, r2, lsl r1
 a98:	tsteq	r2, r2, lsl r1
 a9c:	tsteq	r2, r2, lsl r1
 aa0:	tsteq	r2, r2, lsl r1
 aa4:	tsteq	r2, r2, lsl r1
 aa8:	tsteq	r2, r2, lsl r1
 aac:	tsteq	r2, r2, lsl r1
 ab0:	smladxcs	r1, r9, r0, r0
 ab4:	strcs	lr, [r1], #-1995	; 0xfffff835
 ab8:	stmibmi	r2!, {r0, r3, r6, r7, r8, r9, sl, sp, lr, pc}
 abc:	andcs	r2, r0, r5, lsl #4
 ac0:			; <UNDEFINED> instruction: 0xf7ff4479
 ac4:	bmi	fe83c69c <abort@plt+0xfe83bcb4>
 ac8:			; <UNDEFINED> instruction: 0xf85a4ba0
 acc:	ldrbtmi	r2, [fp], #-2
 ad0:			; <UNDEFINED> instruction: 0x46016812
 ad4:			; <UNDEFINED> instruction: 0xf7ff2001
 ad8:	andcs	lr, r0, r2, asr pc
 adc:	svc	0x002ef7ff
 ae0:	movwls	r2, #17153	; 0x4301
 ae4:	blmi	fe6ba9b8 <abort@plt+0xfe6b9fd0>
 ae8:	andhi	pc, r3, sl, asr r8	; <UNPREDICTABLE>
 aec:	ldrdcc	pc, [r0], -r8
 af0:	vstrcs	s2, [r0, #-948]	; 0xfffffc4c
 af4:	tsthi	r1, r0, asr #6	; <UNPREDICTABLE>
 af8:			; <UNDEFINED> instruction: 0xf7ffbb97
 afc:			; <UNDEFINED> instruction: 0x4605eef6
 b00:	svc	0x0016f7ff
 b04:	eorle	r4, fp, r5, lsl #5
 b08:	svc	0x001ef7ff
 b0c:	vmlal.s8	q9, d0, d0
 b10:	strdlt	r8, [r4, #-0]
 b14:	vhsub.s8	d18, d5, d1
 b18:	andcs	r4, r0, lr, lsl #2
 b1c:	mcr	7, 7, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
 b20:			; <UNDEFINED> instruction: 0xf0402800
 b24:			; <UNDEFINED> instruction: 0xf8d880cc
 b28:	bl	18cb30 <abort@plt+0x18c148>
 b2c:			; <UNDEFINED> instruction: 0xf8560183
 b30:			; <UNDEFINED> instruction: 0xf7ff0023
 b34:			; <UNDEFINED> instruction: 0xf7ffeeb6
 b38:	stmibmi	r6, {r2, r4, r8, r9, sl, fp, sp, lr, pc}
 b3c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
 b40:	andcs	r6, r0, r3, lsl #16
 b44:	svclt	0x000c2b02
 b48:	ldrbtcs	r2, [lr], #-1151	; 0xfffffb81
 b4c:	mcr	7, 5, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
 b50:	ldrdcc	pc, [r0], -r8
 b54:	eorcs	pc, r3, r6, asr r8	; <UNPREDICTABLE>
 b58:	strtmi	r4, [r0], -r1, lsl #12
 b5c:	mrc	7, 5, APSR_nzcv, cr14, cr15, {7}
 b60:	svc	0x0024f7ff
 b64:	strmi	r1, [r5], -r2, asr #24
 b68:	sbcshi	pc, r4, r0
 b6c:	sbcle	r2, fp, r0, lsl #16
 b70:	cmnlt	r0, r4, lsl #16
 b74:			; <UNDEFINED> instruction: 0xf7ffa804
 b78:	adcmi	lr, r8, #2656	; 0xa60
 b7c:			; <UNDEFINED> instruction: 0xf0404606
 b80:	stcls	0, cr8, [r4], {179}	; 0xb3
 b84:			; <UNDEFINED> instruction: 0xf0400663
 b88:	vaddl.u8	q12, d20, d20
 b8c:	bmi	1c88bb0 <abort@plt+0x1c881c8>
 b90:	ldrbtmi	r4, [sl], #-2916	; 0xfffff49c
 b94:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
 b98:	subsmi	r9, sl, r5, lsl #22
 b9c:	adcshi	pc, lr, r0, asr #32
 ba0:	pop	{r0, r1, r2, ip, sp, pc}
 ba4:	blmi	1b64b6c <abort@plt+0x1b64184>
 ba8:	stmdbmi	sp!, {r0, r2, r9, sp}^
 bac:			; <UNDEFINED> instruction: 0xf85a2000
 bb0:	ldrbtmi	r3, [r9], #-3
 bb4:			; <UNDEFINED> instruction: 0xf7ff681c
 bb8:			; <UNDEFINED> instruction: 0x4621ee7a
 bbc:	svc	0x000ef7ff
 bc0:	andcs	r4, r5, #104, 18	; 0x1a0000
 bc4:	ldrbtmi	r2, [r9], #-0
 bc8:	mrc	7, 3, APSR_nzcv, cr0, cr15, {7}
 bcc:	tstcs	r1, lr, asr fp
 bd0:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
 bd4:			; <UNDEFINED> instruction: 0x4602681b
 bd8:			; <UNDEFINED> instruction: 0xf7ff4620
 bdc:			; <UNDEFINED> instruction: 0x4621eed6
 be0:			; <UNDEFINED> instruction: 0xf7ff200a
 be4:	stmdbmi	r0!, {r4, r5, r6, r7, r9, sl, fp, sp, lr, pc}^
 be8:	andcs	r2, r0, r5, lsl #4
 bec:			; <UNDEFINED> instruction: 0xf7ff4479
 bf0:			; <UNDEFINED> instruction: 0x4621ee5e
 bf4:	mrc	7, 7, APSR_nzcv, cr2, cr15, {7}
 bf8:	andcs	r4, r5, #92, 18	; 0x170000
 bfc:	ldrbtmi	r2, [r9], #-0
 c00:	mrc	7, 2, APSR_nzcv, cr4, cr15, {7}
 c04:			; <UNDEFINED> instruction: 0xf7ff4621
 c08:	ldmdbmi	r9, {r1, r3, r5, r6, r7, r9, sl, fp, sp, lr, pc}^
 c0c:	andcs	r2, r0, r5, lsl #4
 c10:			; <UNDEFINED> instruction: 0xf7ff4479
 c14:	strtmi	lr, [r1], -ip, asr #28
 c18:	mcr	7, 7, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
 c1c:	andcs	r4, r5, #1392640	; 0x154000
 c20:	ldrbtmi	r2, [r9], #-0
 c24:	mcr	7, 2, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
 c28:			; <UNDEFINED> instruction: 0xf7ff4621
 c2c:	ldmdbmi	r2, {r3, r4, r6, r7, r9, sl, fp, sp, lr, pc}^
 c30:	andcs	r2, r0, r5, lsl #4
 c34:			; <UNDEFINED> instruction: 0xf7ff4479
 c38:			; <UNDEFINED> instruction: 0x4621ee3a
 c3c:	mcr	7, 6, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
 c40:	andcs	r4, r5, #1277952	; 0x138000
 c44:	ldrbtmi	r2, [r9], #-0
 c48:	mrc	7, 1, APSR_nzcv, cr0, cr15, {7}
 c4c:	andcs	r4, r5, #76, 18	; 0x130000
 c50:			; <UNDEFINED> instruction: 0x46034479
 c54:	movwls	r2, #12288	; 0x3000
 c58:	mcr	7, 1, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
 c5c:	bmi	1293188 <abort@plt+0x12927a0>
 c60:	tstls	r0, r9, ror r4
 c64:	ldrbtmi	r4, [sl], #-2377	; 0xfffff6b7
 c68:	ldrbtmi	r9, [r9], #-2819	; 0xfffff4fd
 c6c:	andcs	r9, r1, r1
 c70:	mcr	7, 4, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
 c74:	andcs	r4, r5, #1146880	; 0x118000
 c78:	ldrbtmi	r2, [r9], #-0
 c7c:	mrc	7, 0, APSR_nzcv, cr6, cr15, {7}
 c80:	ldrbtmi	r4, [sl], #-2628	; 0xfffff5bc
 c84:	andcs	r4, r1, r1, lsl #12
 c88:	mrc	7, 3, APSR_nzcv, cr8, cr15, {7}
 c8c:			; <UNDEFINED> instruction: 0xf7ff2000
 c90:	stmdbmi	r1, {r1, r2, r4, r6, r9, sl, fp, sp, lr, pc}^
 c94:	blmi	10494b0 <abort@plt+0x1048ac8>
 c98:			; <UNDEFINED> instruction: 0xf85a4479
 c9c:	andcs	r3, r0, r3
 ca0:			; <UNDEFINED> instruction: 0xf7ff681c
 ca4:	blmi	a3c4bc <abort@plt+0xa3bad4>
 ca8:			; <UNDEFINED> instruction: 0xf85a2101
 cac:	ldmdavs	fp, {r0, r1, ip, sp}
 cb0:	strtmi	r4, [r0], -r2, lsl #12
 cb4:	mcr	7, 3, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
 cb8:			; <UNDEFINED> instruction: 0xf7ff2001
 cbc:	ldmdbmi	r8!, {r6, r9, sl, fp, sp, lr, pc}
 cc0:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
 cc4:			; <UNDEFINED> instruction: 0xf7ff2000
 cc8:			; <UNDEFINED> instruction: 0x4601edf2
 ccc:			; <UNDEFINED> instruction: 0xf7ff2001
 cd0:	ldmdbmi	r4!, {r1, r2, r9, sl, fp, sp, lr, pc}
 cd4:	andcs	r2, r0, r5, lsl #4
 cd8:			; <UNDEFINED> instruction: 0xf7ff4479
 cdc:	ldrtmi	lr, [r2], -r8, ror #27
 ce0:	strtmi	r4, [r0], -r1, lsl #12
 ce4:	ldcl	7, cr15, [sl, #1020]!	; 0x3fc
 ce8:	andcs	r4, r1, pc, lsr #18
 cec:			; <UNDEFINED> instruction: 0xf7ff4479
 cf0:	stmdbmi	lr!, {r1, r2, r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}
 cf4:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
 cf8:	pushmi	{r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}
 cfc:	andcs	r2, r0, r5, lsl #4
 d00:			; <UNDEFINED> instruction: 0xf7ff4479
 d04:			; <UNDEFINED> instruction: 0xf7ffedd4
 d08:	stmdbmi	sl!, {r1, r2, r5, r9, sl, fp, sp, lr, pc}
 d0c:	andcs	r4, r5, #35840	; 0x8c00
 d10:			; <UNDEFINED> instruction: 0xe7c24479
 d14:	andcs	r4, r5, #40, 18	; 0xa0000
 d18:			; <UNDEFINED> instruction: 0xe7d34479
 d1c:	stcl	7, cr15, [ip, #1020]	; 0x3fc
 d20:	andeq	r1, r1, ip, asr #10
 d24:	muleq	r0, r4, r0
 d28:	andeq	r0, r0, lr, ror #12
 d2c:	strdeq	r0, [r0], -lr
 d30:	ldrdeq	r0, [r0], -r6
 d34:	andeq	r1, r1, r4, lsr #7
 d38:	andeq	r0, r0, r8, lsr #15
 d3c:	andeq	r0, r0, r7, lsl #9
 d40:	strdeq	r1, [r1], -r8
 d44:	andeq	r0, r0, r8, ror #13
 d48:	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
 d4c:	andeq	r0, r0, r6, ror #13
 d50:	muleq	r0, r8, r0
 d54:	andeq	r0, r0, r6, lsr r7
 d58:			; <UNDEFINED> instruction: 0x000113b2
 d5c:	andeq	r0, r0, r8, lsr #1
 d60:	andeq	r0, r0, lr, ror #8
 d64:	andeq	r0, r0, r6, ror #8
 d68:	andeq	r0, r0, ip, ror #8
 d6c:	andeq	r0, r0, lr, ror r4
 d70:	andeq	r0, r0, r8, ror r4
 d74:	andeq	r0, r0, sl, lsr #9
 d78:			; <UNDEFINED> instruction: 0x000004b8
 d7c:	andeq	r0, r0, r6, ror #9
 d80:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 d84:	andeq	r0, r0, r0, lsl r5
 d88:	andeq	r0, r0, sl, ror #9
 d8c:	strdeq	r0, [r0], -r2
 d90:	andeq	r0, r0, r6, lsl #10
 d94:	andeq	r0, r0, sl, lsl r5
 d98:	andeq	r0, r0, ip, lsr #10
 d9c:	muleq	r0, ip, r0
 da0:	andeq	r0, r0, sl, lsl #11
 da4:	andeq	r0, r0, r4, asr #10
 da8:	andeq	r0, r0, r8, lsr #10
 dac:	andeq	r0, r0, r6, asr #10
 db0:	strdeq	r0, [r0], -r4
 db4:			; <UNDEFINED> instruction: 0x000004b4
 db8:	strdeq	r0, [r0], -r4
 dbc:	bleq	3cf00 <abort@plt+0x3c518>
 dc0:	cdpeq	0, 0, cr15, cr0, cr15, {2}
 dc4:	strbtmi	fp, [sl], -r2, lsl #24
 dc8:	strlt	fp, [r1], #-1028	; 0xfffffbfc
 dcc:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
 dd0:	ldrmi	sl, [sl], #776	; 0x308
 dd4:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
 dd8:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
 ddc:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
 de0:			; <UNDEFINED> instruction: 0xf85a4b06
 de4:	stmdami	r6, {r0, r1, ip, sp}
 de8:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
 dec:	stc	7, cr15, [lr, #1020]	; 0x3fc
 df0:	ldcl	7, cr15, [sl, #1020]!	; 0x3fc
 df4:	andeq	r1, r1, r4, asr r1
 df8:	andeq	r0, r0, r8, lsl #1
 dfc:	andeq	r0, r0, r4, lsr #1
 e00:	andeq	r0, r0, ip, lsr #1
 e04:	ldr	r3, [pc, #20]	; e20 <abort@plt+0x438>
 e08:	ldr	r2, [pc, #20]	; e24 <abort@plt+0x43c>
 e0c:	add	r3, pc, r3
 e10:	ldr	r2, [r3, r2]
 e14:	cmp	r2, #0
 e18:	bxeq	lr
 e1c:	b	918 <__gmon_start__@plt>
 e20:	andeq	r1, r1, r4, lsr r1
 e24:	andeq	r0, r0, r0, lsr #1
 e28:	blmi	1d2e48 <abort@plt+0x1d2460>
 e2c:	bmi	1d2014 <abort@plt+0x1d162c>
 e30:	addmi	r4, r3, #2063597568	; 0x7b000000
 e34:	andle	r4, r3, sl, ror r4
 e38:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
 e3c:	ldrmi	fp, [r8, -r3, lsl #2]
 e40:	svclt	0x00004770
 e44:	ldrdeq	r1, [r1], -r8
 e48:	ldrdeq	r1, [r1], -r4
 e4c:	andeq	r1, r1, r0, lsl r1
 e50:	muleq	r0, r0, r0
 e54:	stmdbmi	r9, {r3, fp, lr}
 e58:	bmi	252040 <abort@plt+0x251658>
 e5c:	bne	252048 <abort@plt+0x251660>
 e60:	svceq	0x00cb447a
 e64:			; <UNDEFINED> instruction: 0x01a1eb03
 e68:	andle	r1, r3, r9, asr #32
 e6c:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
 e70:	ldrmi	fp, [r8, -r3, lsl #2]
 e74:	svclt	0x00004770
 e78:	andeq	r1, r1, ip, lsr #3
 e7c:	andeq	r1, r1, r8, lsr #3
 e80:	andeq	r1, r1, r4, ror #1
 e84:	strheq	r0, [r0], -r4
 e88:	blmi	2ae2b0 <abort@plt+0x2ad8c8>
 e8c:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
 e90:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
 e94:	blmi	26f448 <abort@plt+0x26ea60>
 e98:	ldrdlt	r5, [r3, -r3]!
 e9c:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
 ea0:			; <UNDEFINED> instruction: 0xf7ff6818
 ea4:			; <UNDEFINED> instruction: 0xf7ffecec
 ea8:	blmi	1c0dac <abort@plt+0x1c03c4>
 eac:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
 eb0:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
 eb4:	andeq	r1, r1, r6, ror r1
 eb8:	strheq	r1, [r1], -r4
 ebc:	andeq	r0, r0, ip, lsl #1
 ec0:	andeq	r1, r1, r2, ror #2
 ec4:	andeq	r1, r1, r6, asr r1
 ec8:	svclt	0x0000e7c4
 ecc:	cfstr32mi	mvfx11, [sp, #-992]!	; 0xfffffc20
 ed0:	ldrbtmi	r4, [sp], #-2861	; 0xfffff4d3
 ed4:	ldmdavs	ip, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
 ed8:			; <UNDEFINED> instruction: 0xf7ff4620
 edc:			; <UNDEFINED> instruction: 0x4607ed12
 ee0:			; <UNDEFINED> instruction: 0xf7ff4620
 ee4:			; <UNDEFINED> instruction: 0x4606ecd2
 ee8:			; <UNDEFINED> instruction: 0xf7ff4620
 eec:			; <UNDEFINED> instruction: 0x4604ed54
 ef0:			; <UNDEFINED> instruction: 0xb128bb66
 ef4:	ldc	7, cr15, [r4, #-1020]!	; 0xfffffc04
 ef8:	stmiblt	pc, {r0, r1, fp, sp, lr}^	; <UNPREDICTABLE>
 efc:	tstle	r7, r9, lsl #22
 f00:	stmiapl	fp!, {r1, r5, r8, r9, fp, lr}^
 f04:			; <UNDEFINED> instruction: 0x4620681c
 f08:	ldcl	7, cr15, [sl], #1020	; 0x3fc
 f0c:	strtmi	r4, [r0], -r6, lsl #12
 f10:	ldc	7, cr15, [sl], #1020	; 0x3fc
 f14:	strtmi	r4, [r0], -r5, lsl #12
 f18:	ldc	7, cr15, [ip, #-1020]!	; 0xfffffc04
 f1c:	bllt	f52734 <abort@plt+0xf51d4c>
 f20:	stmiblt	r6, {r3, r5, r8, ip, sp, pc}
 f24:	ldc	7, cr15, [ip, #-1020]	; 0xfffffc04
 f28:	blcs	25af3c <abort@plt+0x25a554>
 f2c:	ldfltp	f5, [r8, #44]!	; 0x2c
 f30:	rscle	r2, r5, r0, lsr #22
 f34:	ldmdbmi	r6, {r0, r1, r3, r4, r7, r8, ip, sp, pc}
 f38:	andcs	r2, r0, r5, lsl #4
 f3c:			; <UNDEFINED> instruction: 0xf7ff4479
 f40:			; <UNDEFINED> instruction: 0xf7ffecb6
 f44:	andcs	lr, r1, sl, lsr sp
 f48:	stc	7, cr15, [r4], #1020	; 0x3fc
 f4c:	stc	7, cr15, [r8, #-1020]	; 0xfffffc04
 f50:	stccs	8, cr6, [r0], {3}
 f54:	blcs	83570c <abort@plt+0x834d24>
 f58:	andvs	fp, r4, r8, lsl pc
 f5c:	stmdbmi	sp, {r4, r6, r7, ip, lr, pc}
 f60:	andcs	r2, r0, r5, lsl #4
 f64:			; <UNDEFINED> instruction: 0xf7ff4479
 f68:			; <UNDEFINED> instruction: 0xf7ffeca2
 f6c:			; <UNDEFINED> instruction: 0xe7eaecf4
 f70:	mvnle	r2, r0, lsl #16
 f74:	ldcl	7, cr15, [r4], #1020	; 0x3fc
 f78:	blcs	81af8c <abort@plt+0x81a5a4>
 f7c:	andvs	fp, r4, r8, lsl pc
 f80:	svclt	0x0000e7e1
 f84:	andeq	r1, r1, r2, ror r0
 f88:	andeq	r0, r0, r8, lsr #1
 f8c:	muleq	r0, ip, r0
 f90:	strheq	r0, [r0], -r8
 f94:	muleq	r0, r0, r0
 f98:	mvnsmi	lr, #737280	; 0xb4000
 f9c:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
 fa0:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
 fa4:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
 fa8:	mrrc	7, 15, pc, r8, cr15	; <UNPREDICTABLE>
 fac:	blne	1d921a8 <abort@plt+0x1d917c0>
 fb0:	strhle	r1, [sl], -r6
 fb4:	strcs	r3, [r0], #-3332	; 0xfffff2fc
 fb8:	svccc	0x0004f855
 fbc:	strbmi	r3, [sl], -r1, lsl #8
 fc0:	ldrtmi	r4, [r8], -r1, asr #12
 fc4:	adcmi	r4, r6, #152, 14	; 0x2600000
 fc8:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
 fcc:	svclt	0x000083f8
 fd0:	andeq	r0, r1, sl, lsr lr
 fd4:	andeq	r0, r1, r0, lsr lr
 fd8:	svclt	0x00004770
 fdc:	tstcs	r0, r2, lsl #22
 fe0:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
 fe4:	stcllt	7, cr15, [r2], {255}	; 0xff
 fe8:	andeq	r1, r1, r0, lsr #32

Disassembly of section .fini:

00000fec <.fini>:
 fec:	push	{r3, lr}
 ff0:	pop	{r3, pc}
