#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:07 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Thu Sep 27 09:07:07 2018
# Process ID: 24021
# Current directory: /home/mfj/git/nexys4ddr/dyoc/Episodes/ep27_-_Ethernet_Tx/fpga
# Command line: vivado -mode tcl -source comp.tcl
# Log file: /home/mfj/git/nexys4ddr/dyoc/Episodes/ep27_-_Ethernet_Tx/fpga/vivado.log
# Journal file: /home/mfj/git/nexys4ddr/dyoc/Episodes/ep27_-_Ethernet_Tx/fpga/vivado.jou
#-----------------------------------------------------------
source comp.tcl
# read_vhdl { \
#    chipset/ic.vhd chipset/waiter.vhd chipset/timer.vhd \
#    vga/overlay.vhd vga/chars.vhd vga/font.vhd vga/vga.vhd \
#    mem/memio.vhd mem/dmem.vhd mem/ram.vhd mem/rom.vhd mem/mem.vhd \
#    keyboard/ps2.vhd keyboard/scancode.vhd keyboard/keyboard.vhd \
#    cpu/zp.vhd cpu/sr.vhd cpu/regfile.vhd cpu/hilo.vhd cpu/pc.vhd cpu/cycle.vhd cpu/datapath.vhd cpu/ctl.vhd cpu/cpu.vhd cpu/alu.vhd \
#    ethernet/rx_dma.vhd ethernet/tx_dma.vhd ethernet/fifo.vhd ethernet/ethernet.vhd ethernet/lan8720a/lan8720a.vhd ethernet/lan8720a/rmii_rx.vhd ethernet/lan8720a/rmii_tx.vhd ethernet/strip_crc.vhd \
#    comp.vhd}
# read_xdc comp.xdc
# synth_design -top comp -part xc7a100tcsg324-1 -flatten_hierarchy none
Command: synth_design -top comp -part xc7a100tcsg324-1 -flatten_hierarchy none
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 24038 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1288.566 ; gain = 85.996 ; free physical = 21062 ; free virtual = 59826
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'comp' [/home/mfj/git/nexys4ddr/dyoc/Episodes/ep27_-_Ethernet_Tx/fpga/comp.vhd:57]
	Parameter G_SIM_MODEL bound to: 0 - type: bool 
	Parameter G_FONT_FILE bound to: font8x8.txt - type: string 
INFO: [Synth 8-638] synthesizing module 'ic' [/home/mfj/git/nexys4ddr/dyoc/Episodes/ep27_-_Ethernet_Tx/fpga/chipset/ic.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'ic' (1#1) [/home/mfj/git/nexys4ddr/dyoc/Episodes/ep27_-_Ethernet_Tx/fpga/chipset/ic.vhd:22]
INFO: [Synth 8-638] synthesizing module 'timer' [/home/mfj/git/nexys4ddr/dyoc/Episodes/ep27_-_Ethernet_Tx/fpga/chipset/timer.vhd:18]
	Parameter G_TIMER_CNT bound to: 250000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'timer' (2#1) [/home/mfj/git/nexys4ddr/dyoc/Episodes/ep27_-_Ethernet_Tx/fpga/chipset/timer.vhd:18]
INFO: [Synth 8-638] synthesizing module 'waiter' [/home/mfj/git/nexys4ddr/dyoc/Episodes/ep27_-_Ethernet_Tx/fpga/chipset/waiter.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'waiter' (3#1) [/home/mfj/git/nexys4ddr/dyoc/Episodes/ep27_-_Ethernet_Tx/fpga/chipset/waiter.vhd:20]
INFO: [Synth 8-638] synthesizing module 'cpu' [/home/mfj/git/nexys4ddr/dyoc/Episodes/ep27_-_Ethernet_Tx/fpga/cpu/cpu.vhd:32]
INFO: [Synth 8-638] synthesizing module 'cycle' [/home/mfj/git/nexys4ddr/dyoc/Episodes/ep27_-_Ethernet_Tx/fpga/cpu/cycle.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'cycle' (4#1) [/home/mfj/git/nexys4ddr/dyoc/Episodes/ep27_-_Ethernet_Tx/fpga/cpu/cycle.vhd:15]
INFO: [Synth 8-638] synthesizing module 'datapath' [/home/mfj/git/nexys4ddr/dyoc/Episodes/ep27_-_Ethernet_Tx/fpga/cpu/datapath.vhd:38]
INFO: [Synth 8-638] synthesizing module 'alu' [/home/mfj/git/nexys4ddr/dyoc/Episodes/ep27_-_Ethernet_Tx/fpga/cpu/alu.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'alu' (5#1) [/home/mfj/git/nexys4ddr/dyoc/Episodes/ep27_-_Ethernet_Tx/fpga/cpu/alu.vhd:30]
INFO: [Synth 8-638] synthesizing module 'regfile' [/home/mfj/git/nexys4ddr/dyoc/Episodes/ep27_-_Ethernet_Tx/fpga/cpu/regfile.vhd:23]
INFO: [Synth 8-226] default block is never used [/home/mfj/git/nexys4ddr/dyoc/Episodes/ep27_-_Ethernet_Tx/fpga/cpu/regfile.vhd:90]
INFO: [Synth 8-256] done synthesizing module 'regfile' (6#1) [/home/mfj/git/nexys4ddr/dyoc/Episodes/ep27_-_Ethernet_Tx/fpga/cpu/regfile.vhd:23]
INFO: [Synth 8-638] synthesizing module 'pc' [/home/mfj/git/nexys4ddr/dyoc/Episodes/ep27_-_Ethernet_Tx/fpga/cpu/pc.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'pc' (7#1) [/home/mfj/git/nexys4ddr/dyoc/Episodes/ep27_-_Ethernet_Tx/fpga/cpu/pc.vhd:18]
INFO: [Synth 8-638] synthesizing module 'hilo' [/home/mfj/git/nexys4ddr/dyoc/Episodes/ep27_-_Ethernet_Tx/fpga/cpu/hilo.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'hilo' (8#1) [/home/mfj/git/nexys4ddr/dyoc/Episodes/ep27_-_Ethernet_Tx/fpga/cpu/hilo.vhd:18]
INFO: [Synth 8-638] synthesizing module 'sr' [/home/mfj/git/nexys4ddr/dyoc/Episodes/ep27_-_Ethernet_Tx/fpga/cpu/sr.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'sr' (9#1) [/home/mfj/git/nexys4ddr/dyoc/Episodes/ep27_-_Ethernet_Tx/fpga/cpu/sr.vhd:16]
INFO: [Synth 8-638] synthesizing module 'zp' [/home/mfj/git/nexys4ddr/dyoc/Episodes/ep27_-_Ethernet_Tx/fpga/cpu/zp.vhd:16]
INFO: [Synth 8-226] default block is never used [/home/mfj/git/nexys4ddr/dyoc/Episodes/ep27_-_Ethernet_Tx/fpga/cpu/zp.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'zp' (10#1) [/home/mfj/git/nexys4ddr/dyoc/Episodes/ep27_-_Ethernet_Tx/fpga/cpu/zp.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'datapath' (11#1) [/home/mfj/git/nexys4ddr/dyoc/Episodes/ep27_-_Ethernet_Tx/fpga/cpu/datapath.vhd:38]
INFO: [Synth 8-638] synthesizing module 'ctl' [/home/mfj/git/nexys4ddr/dyoc/Episodes/ep27_-_Ethernet_Tx/fpga/cpu/ctl.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'ctl' (12#1) [/home/mfj/git/nexys4ddr/dyoc/Episodes/ep27_-_Ethernet_Tx/fpga/cpu/ctl.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'cpu' (13#1) [/home/mfj/git/nexys4ddr/dyoc/Episodes/ep27_-_Ethernet_Tx/fpga/cpu/cpu.vhd:32]
INFO: [Synth 8-638] synthesizing module 'mem' [/home/mfj/git/nexys4ddr/dyoc/Episodes/ep27_-_Ethernet_Tx/fpga/mem/mem.vhd:58]
	Parameter G_ROM_SIZE bound to: 14 - type: integer 
	Parameter G_RAM_SIZE bound to: 15 - type: integer 
	Parameter G_CHAR_SIZE bound to: 13 - type: integer 
	Parameter G_COL_SIZE bound to: 13 - type: integer 
	Parameter G_MEMIO_SIZE bound to: 6 - type: integer 
	Parameter G_ROM_MASK bound to: 16'b1100000000000000 
	Parameter G_RAM_MASK bound to: 16'b0000000000000000 
	Parameter G_CHAR_MASK bound to: 16'b1000000000000000 
	Parameter G_COL_MASK bound to: 16'b1010000000000000 
	Parameter G_MEMIO_MASK bound to: 16'b0111111111000000 
	Parameter G_ROM_FILE bound to: ../rom.txt - type: string 
	Parameter G_MEMIO_INIT bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111001110001111100000010000110011110000011110000101111000110010000010100000000011000000100010000100010000101000000000 
INFO: [Synth 8-638] synthesizing module 'rom' [/home/mfj/git/nexys4ddr/dyoc/Episodes/ep27_-_Ethernet_Tx/fpga/mem/rom.vhd:36]
	Parameter G_INIT_FILE bound to: ../rom.txt - type: string 
	Parameter G_ADDR_BITS bound to: 14 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rom' (14#1) [/home/mfj/git/nexys4ddr/dyoc/Episodes/ep27_-_Ethernet_Tx/fpga/mem/rom.vhd:36]
INFO: [Synth 8-638] synthesizing module 'memio' [/home/mfj/git/nexys4ddr/dyoc/Episodes/ep27_-_Ethernet_Tx/fpga/mem/memio.vhd:26]
	Parameter G_ADDR_BITS bound to: 6 - type: integer 
	Parameter G_INIT_VAL bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111001110001111100000010000110011110000011110000101111000110010000010100000000011000000100010000100010000101000000000 
WARNING: [Synth 8-6014] Unused sequential element addr_v_reg was removed.  [/home/mfj/git/nexys4ddr/dyoc/Episodes/ep27_-_Ethernet_Tx/fpga/mem/memio.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'memio' (15#1) [/home/mfj/git/nexys4ddr/dyoc/Episodes/ep27_-_Ethernet_Tx/fpga/mem/memio.vhd:26]
INFO: [Synth 8-638] synthesizing module 'dmem' [/home/mfj/git/nexys4ddr/dyoc/Episodes/ep27_-_Ethernet_Tx/fpga/mem/dmem.vhd:29]
	Parameter G_ADDR_BITS bound to: 13 - type: integer 
	Parameter G_INIT_VAL bound to: 8'b00000000 
INFO: [Synth 8-256] done synthesizing module 'dmem' (16#1) [/home/mfj/git/nexys4ddr/dyoc/Episodes/ep27_-_Ethernet_Tx/fpga/mem/dmem.vhd:29]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized0' [/home/mfj/git/nexys4ddr/dyoc/Episodes/ep27_-_Ethernet_Tx/fpga/mem/dmem.vhd:29]
	Parameter G_ADDR_BITS bound to: 13 - type: integer 
	Parameter G_INIT_VAL bound to: 8'b00001111 
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized0' (16#1) [/home/mfj/git/nexys4ddr/dyoc/Episodes/ep27_-_Ethernet_Tx/fpga/mem/dmem.vhd:29]
INFO: [Synth 8-638] synthesizing module 'ram' [/home/mfj/git/nexys4ddr/dyoc/Episodes/ep27_-_Ethernet_Tx/fpga/mem/ram.vhd:41]
	Parameter G_ADDR_BITS bound to: 15 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ram' (17#1) [/home/mfj/git/nexys4ddr/dyoc/Episodes/ep27_-_Ethernet_Tx/fpga/mem/ram.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'mem' (18#1) [/home/mfj/git/nexys4ddr/dyoc/Episodes/ep27_-_Ethernet_Tx/fpga/mem/mem.vhd:58]
INFO: [Synth 8-638] synthesizing module 'vga' [/home/mfj/git/nexys4ddr/dyoc/Episodes/ep27_-_Ethernet_Tx/fpga/vga/vga.vhd:36]
	Parameter G_FONT_FILE bound to: font8x8.txt - type: string 
INFO: [Synth 8-638] synthesizing module 'chars' [/home/mfj/git/nexys4ddr/dyoc/Episodes/ep27_-_Ethernet_Tx/fpga/vga/chars.vhd:31]
	Parameter G_FONT_FILE bound to: font8x8.txt - type: string 
INFO: [Synth 8-638] synthesizing module 'font' [/home/mfj/git/nexys4ddr/dyoc/Episodes/ep27_-_Ethernet_Tx/fpga/vga/font.vhd:20]
	Parameter G_FONT_FILE bound to: font8x8.txt - type: string 
INFO: [Synth 8-256] done synthesizing module 'font' (19#1) [/home/mfj/git/nexys4ddr/dyoc/Episodes/ep27_-_Ethernet_Tx/fpga/vga/font.vhd:20]
WARNING: [Synth 8-6014] Unused sequential element stage1_reg[char] was removed.  [/home/mfj/git/nexys4ddr/dyoc/Episodes/ep27_-_Ethernet_Tx/fpga/vga/chars.vhd:98]
WARNING: [Synth 8-6014] Unused sequential element stage1_reg[color] was removed.  [/home/mfj/git/nexys4ddr/dyoc/Episodes/ep27_-_Ethernet_Tx/fpga/vga/chars.vhd:98]
WARNING: [Synth 8-6014] Unused sequential element stage1_reg[bitmap] was removed.  [/home/mfj/git/nexys4ddr/dyoc/Episodes/ep27_-_Ethernet_Tx/fpga/vga/chars.vhd:98]
WARNING: [Synth 8-6014] Unused sequential element stage1_reg[pix_col] was removed.  [/home/mfj/git/nexys4ddr/dyoc/Episodes/ep27_-_Ethernet_Tx/fpga/vga/chars.vhd:98]
WARNING: [Synth 8-6014] Unused sequential element v_char_x_reg was removed.  [/home/mfj/git/nexys4ddr/dyoc/Episodes/ep27_-_Ethernet_Tx/fpga/vga/chars.vhd:113]
WARNING: [Synth 8-6014] Unused sequential element v_char_y_reg was removed.  [/home/mfj/git/nexys4ddr/dyoc/Episodes/ep27_-_Ethernet_Tx/fpga/vga/chars.vhd:114]
WARNING: [Synth 8-6014] Unused sequential element stage2_reg[addr] was removed.  [/home/mfj/git/nexys4ddr/dyoc/Episodes/ep27_-_Ethernet_Tx/fpga/vga/chars.vhd:129]
WARNING: [Synth 8-6014] Unused sequential element stage3_reg[addr] was removed.  [/home/mfj/git/nexys4ddr/dyoc/Episodes/ep27_-_Ethernet_Tx/fpga/vga/chars.vhd:179]
WARNING: [Synth 8-6014] Unused sequential element stage3_reg[char] was removed.  [/home/mfj/git/nexys4ddr/dyoc/Episodes/ep27_-_Ethernet_Tx/fpga/vga/chars.vhd:179]
WARNING: [Synth 8-6014] Unused sequential element stage3_reg[color] was removed.  [/home/mfj/git/nexys4ddr/dyoc/Episodes/ep27_-_Ethernet_Tx/fpga/vga/chars.vhd:179]
WARNING: [Synth 8-6014] Unused sequential element stage3_reg[bitmap] was removed.  [/home/mfj/git/nexys4ddr/dyoc/Episodes/ep27_-_Ethernet_Tx/fpga/vga/chars.vhd:179]
WARNING: [Synth 8-6014] Unused sequential element v_offset_x_reg was removed.  [/home/mfj/git/nexys4ddr/dyoc/Episodes/ep27_-_Ethernet_Tx/fpga/vga/chars.vhd:181]
WARNING: [Synth 8-6014] Unused sequential element v_offset_y_reg was removed.  [/home/mfj/git/nexys4ddr/dyoc/Episodes/ep27_-_Ethernet_Tx/fpga/vga/chars.vhd:182]
WARNING: [Synth 8-6014] Unused sequential element v_offset_bitmap_reg was removed.  [/home/mfj/git/nexys4ddr/dyoc/Episodes/ep27_-_Ethernet_Tx/fpga/vga/chars.vhd:184]
WARNING: [Synth 8-6014] Unused sequential element v_colour_reg was removed.  [/home/mfj/git/nexys4ddr/dyoc/Episodes/ep27_-_Ethernet_Tx/fpga/vga/chars.vhd:188]
INFO: [Synth 8-256] done synthesizing module 'chars' (20#1) [/home/mfj/git/nexys4ddr/dyoc/Episodes/ep27_-_Ethernet_Tx/fpga/vga/chars.vhd:31]
INFO: [Synth 8-638] synthesizing module 'overlay' [/home/mfj/git/nexys4ddr/dyoc/Episodes/ep27_-_Ethernet_Tx/fpga/vga/overlay.vhd:33]
	Parameter G_FONT_FILE bound to: font8x8.txt - type: string 
INFO: [Synth 8-256] done synthesizing module 'overlay' (21#1) [/home/mfj/git/nexys4ddr/dyoc/Episodes/ep27_-_Ethernet_Tx/fpga/vga/overlay.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'vga' (22#1) [/home/mfj/git/nexys4ddr/dyoc/Episodes/ep27_-_Ethernet_Tx/fpga/vga/vga.vhd:36]
INFO: [Synth 8-638] synthesizing module 'keyboard' [/home/mfj/git/nexys4ddr/dyoc/Episodes/ep27_-_Ethernet_Tx/fpga/keyboard/keyboard.vhd:21]
INFO: [Synth 8-638] synthesizing module 'ps2' [/home/mfj/git/nexys4ddr/dyoc/Episodes/ep27_-_Ethernet_Tx/fpga/keyboard/ps2.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'ps2' (23#1) [/home/mfj/git/nexys4ddr/dyoc/Episodes/ep27_-_Ethernet_Tx/fpga/keyboard/ps2.vhd:18]
INFO: [Synth 8-638] synthesizing module 'scancode' [/home/mfj/git/nexys4ddr/dyoc/Episodes/ep27_-_Ethernet_Tx/fpga/keyboard/scancode.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'scancode' (24#1) [/home/mfj/git/nexys4ddr/dyoc/Episodes/ep27_-_Ethernet_Tx/fpga/keyboard/scancode.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'keyboard' (25#1) [/home/mfj/git/nexys4ddr/dyoc/Episodes/ep27_-_Ethernet_Tx/fpga/keyboard/keyboard.vhd:21]
INFO: [Synth 8-638] synthesizing module 'ethernet' [/home/mfj/git/nexys4ddr/dyoc/Episodes/ep27_-_Ethernet_Tx/fpga/ethernet/ethernet.vhd:36]
INFO: [Synth 8-638] synthesizing module 'lan8720a' [/home/mfj/git/nexys4ddr/dyoc/Episodes/ep27_-_Ethernet_Tx/fpga/ethernet/lan8720a/lan8720a.vhd:62]
INFO: [Synth 8-638] synthesizing module 'rmii_rx' [/home/mfj/git/nexys4ddr/dyoc/Episodes/ep27_-_Ethernet_Tx/fpga/ethernet/lan8720a/rmii_rx.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'rmii_rx' (26#1) [/home/mfj/git/nexys4ddr/dyoc/Episodes/ep27_-_Ethernet_Tx/fpga/ethernet/lan8720a/rmii_rx.vhd:58]
INFO: [Synth 8-638] synthesizing module 'rmii_tx' [/home/mfj/git/nexys4ddr/dyoc/Episodes/ep27_-_Ethernet_Tx/fpga/ethernet/lan8720a/rmii_tx.vhd:39]
WARNING: [Synth 8-6014] Unused sequential element crc_reg was removed.  [/home/mfj/git/nexys4ddr/dyoc/Episodes/ep27_-_Ethernet_Tx/fpga/ethernet/lan8720a/rmii_tx.vhd:88]
WARNING: [Synth 8-6014] Unused sequential element crc_enable_reg was removed.  [/home/mfj/git/nexys4ddr/dyoc/Episodes/ep27_-_Ethernet_Tx/fpga/ethernet/lan8720a/rmii_tx.vhd:87]
WARNING: [Synth 8-3848] Net crc_v in module/entity rmii_tx does not have driver. [/home/mfj/git/nexys4ddr/dyoc/Episodes/ep27_-_Ethernet_Tx/fpga/ethernet/lan8720a/rmii_tx.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'rmii_tx' (27#1) [/home/mfj/git/nexys4ddr/dyoc/Episodes/ep27_-_Ethernet_Tx/fpga/ethernet/lan8720a/rmii_tx.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'lan8720a' (28#1) [/home/mfj/git/nexys4ddr/dyoc/Episodes/ep27_-_Ethernet_Tx/fpga/ethernet/lan8720a/lan8720a.vhd:62]
INFO: [Synth 8-638] synthesizing module 'strip_crc' [/home/mfj/git/nexys4ddr/dyoc/Episodes/ep27_-_Ethernet_Tx/fpga/ethernet/strip_crc.vhd:55]
INFO: [Synth 8-638] synthesizing module 'fifo' [/home/mfj/git/nexys4ddr/dyoc/Episodes/ep27_-_Ethernet_Tx/fpga/ethernet/fifo.vhd:34]
	Parameter G_WIDTH bound to: 16 - type: integer 
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000010000000 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter EN_ECC_READ bound to: 0 - type: bool 
	Parameter EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter EN_SYN bound to: 0 - type: bool 
	Parameter FIFO_MODE bound to: FIFO36 - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 1 - type: bool 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_RDCLK_INVERTED bound to: 1'b0 
	Parameter IS_RDEN_INVERTED bound to: 1'b0 
	Parameter IS_RSTREG_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter IS_WRCLK_INVERTED bound to: 1'b0 
	Parameter IS_WREN_INVERTED bound to: 1'b0 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-113] binding component instance 'inst_FIFO18E1' to cell 'FIFO36E1' [/home/mfj/git/nexys4ddr/dyoc/Episodes/ep27_-_Ethernet_Tx/fpga/ethernet/fifo.vhd:65]
INFO: [Synth 8-256] done synthesizing module 'fifo' (29#1) [/home/mfj/git/nexys4ddr/dyoc/Episodes/ep27_-_Ethernet_Tx/fpga/ethernet/fifo.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element end_ptr_v_reg was removed.  [/home/mfj/git/nexys4ddr/dyoc/Episodes/ep27_-_Ethernet_Tx/fpga/ethernet/strip_crc.vhd:213]
INFO: [Synth 8-256] done synthesizing module 'strip_crc' (30#1) [/home/mfj/git/nexys4ddr/dyoc/Episodes/ep27_-_Ethernet_Tx/fpga/ethernet/strip_crc.vhd:55]
INFO: [Synth 8-638] synthesizing module 'fifo__parameterized0' [/home/mfj/git/nexys4ddr/dyoc/Episodes/ep27_-_Ethernet_Tx/fpga/ethernet/fifo.vhd:34]
	Parameter G_WIDTH bound to: 8 - type: integer 
	Parameter ALMOST_EMPTY_OFFSET bound to: 16'b0000000010000000 
	Parameter ALMOST_FULL_OFFSET bound to: 16'b0000000010000000 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter EN_ECC_READ bound to: 0 - type: bool 
	Parameter EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter EN_SYN bound to: 0 - type: bool 
	Parameter FIFO_MODE bound to: FIFO36 - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 1 - type: bool 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_RDCLK_INVERTED bound to: 1'b0 
	Parameter IS_RDEN_INVERTED bound to: 1'b0 
	Parameter IS_RSTREG_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter IS_WRCLK_INVERTED bound to: 1'b0 
	Parameter IS_WREN_INVERTED bound to: 1'b0 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-113] binding component instance 'inst_FIFO18E1' to cell 'FIFO36E1' [/home/mfj/git/nexys4ddr/dyoc/Episodes/ep27_-_Ethernet_Tx/fpga/ethernet/fifo.vhd:65]
INFO: [Synth 8-256] done synthesizing module 'fifo__parameterized0' (30#1) [/home/mfj/git/nexys4ddr/dyoc/Episodes/ep27_-_Ethernet_Tx/fpga/ethernet/fifo.vhd:34]
INFO: [Synth 8-638] synthesizing module 'rx_dma' [/home/mfj/git/nexys4ddr/dyoc/Episodes/ep27_-_Ethernet_Tx/fpga/ethernet/rx_dma.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'rx_dma' (31#1) [/home/mfj/git/nexys4ddr/dyoc/Episodes/ep27_-_Ethernet_Tx/fpga/ethernet/rx_dma.vhd:31]
INFO: [Synth 8-638] synthesizing module 'tx_dma' [/home/mfj/git/nexys4ddr/dyoc/Episodes/ep27_-_Ethernet_Tx/fpga/ethernet/tx_dma.vhd:35]
INFO: [Synth 8-4471] merging register 'wr_eof_reg' into 'memio_clear_reg' [/home/mfj/git/nexys4ddr/dyoc/Episodes/ep27_-_Ethernet_Tx/fpga/ethernet/tx_dma.vhd:58]
WARNING: [Synth 8-6014] Unused sequential element wr_eof_reg was removed.  [/home/mfj/git/nexys4ddr/dyoc/Episodes/ep27_-_Ethernet_Tx/fpga/ethernet/tx_dma.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'tx_dma' (32#1) [/home/mfj/git/nexys4ddr/dyoc/Episodes/ep27_-_Ethernet_Tx/fpga/ethernet/tx_dma.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'ethernet' (33#1) [/home/mfj/git/nexys4ddr/dyoc/Episodes/ep27_-_Ethernet_Tx/fpga/ethernet/ethernet.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'comp' (34#1) [/home/mfj/git/nexys4ddr/dyoc/Episodes/ep27_-_Ethernet_Tx/fpga/comp.vhd:57]
WARNING: [Synth 8-3331] design tx_dma has unconnected port memio_i[7]
WARNING: [Synth 8-3331] design tx_dma has unconnected port memio_i[6]
WARNING: [Synth 8-3331] design tx_dma has unconnected port memio_i[5]
WARNING: [Synth 8-3331] design tx_dma has unconnected port memio_i[4]
WARNING: [Synth 8-3331] design tx_dma has unconnected port memio_i[3]
WARNING: [Synth 8-3331] design tx_dma has unconnected port memio_i[2]
WARNING: [Synth 8-3331] design tx_dma has unconnected port memio_i[1]
WARNING: [Synth 8-3331] design tx_dma has unconnected port wr_afull_i
WARNING: [Synth 8-3331] design rx_dma has unconnected port memio_i[55]
WARNING: [Synth 8-3331] design rx_dma has unconnected port memio_i[54]
WARNING: [Synth 8-3331] design rx_dma has unconnected port memio_i[53]
WARNING: [Synth 8-3331] design rx_dma has unconnected port memio_i[52]
WARNING: [Synth 8-3331] design rx_dma has unconnected port memio_i[51]
WARNING: [Synth 8-3331] design rx_dma has unconnected port memio_i[50]
WARNING: [Synth 8-3331] design rx_dma has unconnected port memio_i[49]
WARNING: [Synth 8-3331] design strip_crc has unconnected port rx_sof_i
WARNING: [Synth 8-3331] design rmii_rx has unconnected port phy_intn_i
WARNING: [Synth 8-3331] design lan8720a has unconnected port eth_mdio_io
WARNING: [Synth 8-3331] design mem has unconnected port b_eth_wr_addr_i[15]
WARNING: [Synth 8-3331] design mem has unconnected port b_eth_rd_addr_i[15]
WARNING: [Synth 8-3331] design pc has unconnected port sr_i[5]
WARNING: [Synth 8-3331] design pc has unconnected port sr_i[4]
WARNING: [Synth 8-3331] design pc has unconnected port sr_i[3]
WARNING: [Synth 8-3331] design pc has unconnected port sr_i[2]
WARNING: [Synth 8-3331] design cpu has unconnected port memio_i[7]
WARNING: [Synth 8-3331] design cpu has unconnected port memio_i[6]
WARNING: [Synth 8-3331] design cpu has unconnected port memio_i[5]
WARNING: [Synth 8-3331] design cpu has unconnected port memio_i[4]
WARNING: [Synth 8-3331] design cpu has unconnected port memio_i[3]
WARNING: [Synth 8-3331] design cpu has unconnected port memio_i[2]
WARNING: [Synth 8-3331] design cpu has unconnected port memio_i[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:35 ; elapsed = 00:01:37 . Memory (MB): peak = 1380.098 ; gain = 177.527 ; free physical = 20866 ; free virtual = 59660
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:36 ; elapsed = 00:01:37 . Memory (MB): peak = 1380.098 ; gain = 177.527 ; free physical = 20872 ; free virtual = 59666
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/mfj/git/nexys4ddr/dyoc/Episodes/ep27_-_Ethernet_Tx/fpga/comp.xdc]
Finished Parsing XDC File [/home/mfj/git/nexys4ddr/dyoc/Episodes/ep27_-_Ethernet_Tx/fpga/comp.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/mfj/git/nexys4ddr/dyoc/Episodes/ep27_-_Ethernet_Tx/fpga/comp.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/comp_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/comp_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1725.445 ; gain = 0.000 ; free physical = 20575 ; free virtual = 59410
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:47 ; elapsed = 00:02:01 . Memory (MB): peak = 1725.445 ; gain = 522.875 ; free physical = 20693 ; free virtual = 59529
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:47 ; elapsed = 00:02:01 . Memory (MB): peak = 1725.445 ; gain = 522.875 ; free physical = 20693 ; free virtual = 59529
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:47 ; elapsed = 00:02:01 . Memory (MB): peak = 1725.445 ; gain = 522.875 ; free physical = 20694 ; free virtual = 59530
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element cnt_r_reg was removed.  [/home/mfj/git/nexys4ddr/dyoc/Episodes/ep27_-_Ethernet_Tx/fpga/chipset/timer.vhd:35]
WARNING: [Synth 8-6014] Unused sequential element wait_cnt_r_reg was removed.  [/home/mfj/git/nexys4ddr/dyoc/Episodes/ep27_-_Ethernet_Tx/fpga/chipset/waiter.vhd:31]
WARNING: [Synth 8-6014] Unused sequential element cyc_cnt_reg was removed.  [/home/mfj/git/nexys4ddr/dyoc/Episodes/ep27_-_Ethernet_Tx/fpga/cpu/cycle.vhd:30]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/mfj/git/nexys4ddr/dyoc/Episodes/ep27_-_Ethernet_Tx/fpga/cpu/alu.vhd:89]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/mfj/git/nexys4ddr/dyoc/Episodes/ep27_-_Ethernet_Tx/fpga/cpu/regfile.vhd:90]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/mfj/git/nexys4ddr/dyoc/Episodes/ep27_-_Ethernet_Tx/fpga/cpu/zp.vhd:33]
WARNING: [Synth 8-6014] Unused sequential element data_reg was removed.  [/home/mfj/git/nexys4ddr/dyoc/Episodes/ep27_-_Ethernet_Tx/fpga/mem/rom.vhd:71]
WARNING: [Synth 8-6014] Unused sequential element pix_x_reg was removed.  [/home/mfj/git/nexys4ddr/dyoc/Episodes/ep27_-_Ethernet_Tx/fpga/vga/vga.vhd:82]
WARNING: [Synth 8-6014] Unused sequential element pix_y_reg was removed.  [/home/mfj/git/nexys4ddr/dyoc/Episodes/ep27_-_Ethernet_Tx/fpga/vga/vga.vhd:94]
WARNING: [Synth 8-6014] Unused sequential element cnt_reg was removed.  [/home/mfj/git/nexys4ddr/dyoc/Episodes/ep27_-_Ethernet_Tx/fpga/keyboard/ps2.vhd:103]
INFO: [Synth 8-5546] ROM "releasemode" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "shifted" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sof" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'fsm_state_reg' in module 'rmii_tx'
INFO: [Synth 8-5544] ROM "cur_byte" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "eth_txen" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "byte_cnt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fsm_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fsm_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element cnt_error_reg was removed.  [/home/mfj/git/nexys4ddr/dyoc/Episodes/ep27_-_Ethernet_Tx/fpga/ethernet/strip_crc.vhd:104]
WARNING: [Synth 8-6014] Unused sequential element cnt_crc_bad_reg was removed.  [/home/mfj/git/nexys4ddr/dyoc/Episodes/ep27_-_Ethernet_Tx/fpga/ethernet/strip_crc.vhd:109]
WARNING: [Synth 8-6014] Unused sequential element cnt_good_reg was removed.  [/home/mfj/git/nexys4ddr/dyoc/Episodes/ep27_-_Ethernet_Tx/fpga/ethernet/strip_crc.vhd:114]
WARNING: [Synth 8-6014] Unused sequential element rdptr_reg was removed.  [/home/mfj/git/nexys4ddr/dyoc/Episodes/ep27_-_Ethernet_Tx/fpga/ethernet/strip_crc.vhd:140]
WARNING: [Synth 8-6014] Unused sequential element wrptr_reg was removed.  [/home/mfj/git/nexys4ddr/dyoc/Episodes/ep27_-_Ethernet_Tx/fpga/ethernet/strip_crc.vhd:140]
WARNING: [Synth 8-6014] Unused sequential element eth_rst_cnt_reg was removed.  [/home/mfj/git/nexys4ddr/dyoc/Episodes/ep27_-_Ethernet_Tx/fpga/ethernet/ethernet.vhd:98]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 idle_st |                              000 |                              000
                 pre1_st |                              001 |                              001
                 pre2_st |                              010 |                              010
              payload_st |                              011 |                              011
                 last_st |                              100 |                              100
                  crc_st |                              101 |                              101
                  ifg_st |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_state_reg' using encoding 'sequential' in module 'rmii_tx'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:49 ; elapsed = 00:02:03 . Memory (MB): peak = 1725.445 ; gain = 522.875 ; free physical = 20675 ; free virtual = 59510
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 10    
	   3 Input     16 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 6     
	   3 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
	   3 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 8     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 3     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
	   2 Input      8 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              256 Bit    Registers := 1     
	              192 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 6     
	               13 Bit    Registers := 1     
	               11 Bit    Registers := 6     
	               10 Bit    Registers := 8     
	                8 Bit    Registers := 30    
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 41    
+---RAMs : 
	             256K Bit         RAMs := 1     
	              64K Bit         RAMs := 2     
	              16K Bit         RAMs := 1     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     39 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 1     
	   7 Input     32 Bit        Muxes := 1     
	   9 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 9     
	   8 Input     16 Bit        Muxes := 2     
	   4 Input     16 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 3     
	  24 Input      9 Bit        Muxes := 1     
	  24 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 5     
	  12 Input      8 Bit        Muxes := 1     
	  11 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 10    
	 128 Input      8 Bit        Muxes := 1     
	 129 Input      8 Bit        Muxes := 1     
	   7 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 4     
	   7 Input      4 Bit        Muxes := 1     
	  18 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   9 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 21    
	   6 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module comp 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ic 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module timer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module waiter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module cycle 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module alu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 2     
	   3 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 4     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
+---Muxes : 
	  24 Input      9 Bit        Muxes := 1     
	  24 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	  18 Input      3 Bit        Muxes := 1     
Module regfile 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 4     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module pc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   9 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   8 Input     16 Bit        Muxes := 1     
Module hilo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   6 Input      1 Bit        Muxes := 2     
Module sr 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	  12 Input      8 Bit        Muxes := 1     
	  11 Input      8 Bit        Muxes := 1     
Module zp 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module datapath 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      8 Bit        Muxes := 1     
Module ctl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     39 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module memio 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
	                8 Bit    Registers := 1     
Module dmem 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	              64K Bit         RAMs := 1     
Module dmem__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	              64K Bit         RAMs := 1     
Module ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	             256K Bit         RAMs := 1     
Module mem 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
Module chars 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	               10 Bit    Registers := 6     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module overlay 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	              192 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 3     
Module vga 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module ps2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module scancode 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	 128 Input      8 Bit        Muxes := 1     
	 129 Input      8 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rmii_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 1     
Module rmii_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   7 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   7 Input      4 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 7     
Module fifo 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module strip_crc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 6     
	   3 Input     11 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	               11 Bit    Registers := 5     
	                8 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---RAMs : 
	              16K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     11 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module fifo__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rx_dma 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module tx_dma 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   8 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 1     
Module ethernet 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element cnt_r_reg was removed.  [/home/mfj/git/nexys4ddr/dyoc/Episodes/ep27_-_Ethernet_Tx/fpga/chipset/timer.vhd:35]
WARNING: [Synth 8-6014] Unused sequential element wait_cnt_r_reg was removed.  [/home/mfj/git/nexys4ddr/dyoc/Episodes/ep27_-_Ethernet_Tx/fpga/chipset/waiter.vhd:31]
WARNING: [Synth 8-6014] Unused sequential element cyc_cnt_reg was removed.  [/home/mfj/git/nexys4ddr/dyoc/Episodes/ep27_-_Ethernet_Tx/fpga/cpu/cycle.vhd:30]
INFO: [Synth 8-4471] merging register 'ir_reg[7:0]' into 'ir_reg[7:0]' [/home/mfj/git/nexys4ddr/dyoc/Episodes/ep27_-_Ethernet_Tx/fpga/cpu/ctl.vhd:2765]
WARNING: [Synth 8-6014] Unused sequential element ir_reg was removed.  [/home/mfj/git/nexys4ddr/dyoc/Episodes/ep27_-_Ethernet_Tx/fpga/cpu/ctl.vhd:2765]
WARNING: [Synth 8-6014] Unused sequential element data_reg was removed.  [/home/mfj/git/nexys4ddr/dyoc/Episodes/ep27_-_Ethernet_Tx/fpga/mem/rom.vhd:71]
INFO: [Synth 8-4471] merging register 'stage2_reg[pix_x][9:0]' into 'stage2_reg[pix_x][9:0]' [/home/mfj/git/nexys4ddr/dyoc/Episodes/ep27_-_Ethernet_Tx/fpga/vga/chars.vhd:129]
WARNING: [Synth 8-6014] Unused sequential element stage2_reg[pix_x] was removed.  [/home/mfj/git/nexys4ddr/dyoc/Episodes/ep27_-_Ethernet_Tx/fpga/vga/chars.vhd:129]
WARNING: [Synth 8-6014] Unused sequential element pix_x_reg was removed.  [/home/mfj/git/nexys4ddr/dyoc/Episodes/ep27_-_Ethernet_Tx/fpga/vga/vga.vhd:82]
WARNING: [Synth 8-6014] Unused sequential element pix_y_reg was removed.  [/home/mfj/git/nexys4ddr/dyoc/Episodes/ep27_-_Ethernet_Tx/fpga/vga/vga.vhd:94]
WARNING: [Synth 8-6014] Unused sequential element cnt_reg was removed.  [/home/mfj/git/nexys4ddr/dyoc/Episodes/ep27_-_Ethernet_Tx/fpga/keyboard/ps2.vhd:103]
INFO: [Synth 8-5546] ROM "shifted" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "cur_byte" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element rdptr_reg was removed.  [/home/mfj/git/nexys4ddr/dyoc/Episodes/ep27_-_Ethernet_Tx/fpga/ethernet/strip_crc.vhd:140]
WARNING: [Synth 8-6014] Unused sequential element wrptr_reg was removed.  [/home/mfj/git/nexys4ddr/dyoc/Episodes/ep27_-_Ethernet_Tx/fpga/ethernet/strip_crc.vhd:140]
WARNING: [Synth 8-6014] Unused sequential element cnt_good_reg was removed.  [/home/mfj/git/nexys4ddr/dyoc/Episodes/ep27_-_Ethernet_Tx/fpga/ethernet/strip_crc.vhd:114]
WARNING: [Synth 8-6014] Unused sequential element cnt_error_reg was removed.  [/home/mfj/git/nexys4ddr/dyoc/Episodes/ep27_-_Ethernet_Tx/fpga/ethernet/strip_crc.vhd:104]
WARNING: [Synth 8-6014] Unused sequential element cnt_crc_bad_reg was removed.  [/home/mfj/git/nexys4ddr/dyoc/Episodes/ep27_-_Ethernet_Tx/fpga/ethernet/strip_crc.vhd:109]
WARNING: [Synth 8-6014] Unused sequential element eth_rst_cnt_reg was removed.  [/home/mfj/git/nexys4ddr/dyoc/Episodes/ep27_-_Ethernet_Tx/fpga/ethernet/ethernet.vhd:98]
WARNING: [Synth 8-3331] design tx_dma has unconnected port memio_i[7]
WARNING: [Synth 8-3331] design tx_dma has unconnected port memio_i[6]
WARNING: [Synth 8-3331] design tx_dma has unconnected port memio_i[5]
WARNING: [Synth 8-3331] design tx_dma has unconnected port memio_i[4]
WARNING: [Synth 8-3331] design tx_dma has unconnected port memio_i[3]
WARNING: [Synth 8-3331] design tx_dma has unconnected port memio_i[2]
WARNING: [Synth 8-3331] design tx_dma has unconnected port memio_i[1]
WARNING: [Synth 8-3331] design tx_dma has unconnected port wr_afull_i
WARNING: [Synth 8-3331] design rx_dma has unconnected port memio_i[55]
WARNING: [Synth 8-3331] design rx_dma has unconnected port memio_i[54]
WARNING: [Synth 8-3331] design rx_dma has unconnected port memio_i[53]
WARNING: [Synth 8-3331] design rx_dma has unconnected port memio_i[52]
WARNING: [Synth 8-3331] design rx_dma has unconnected port memio_i[51]
WARNING: [Synth 8-3331] design rx_dma has unconnected port memio_i[50]
WARNING: [Synth 8-3331] design rx_dma has unconnected port memio_i[49]
WARNING: [Synth 8-3331] design strip_crc has unconnected port rx_sof_i
WARNING: [Synth 8-3331] design rmii_rx has unconnected port phy_intn_i
WARNING: [Synth 8-3331] design lan8720a has unconnected port eth_mdio_io
WARNING: [Synth 8-3331] design mem has unconnected port b_eth_wr_addr_i[15]
WARNING: [Synth 8-3331] design mem has unconnected port b_eth_rd_addr_i[15]
WARNING: [Synth 8-3331] design cpu has unconnected port memio_i[7]
WARNING: [Synth 8-3331] design cpu has unconnected port memio_i[6]
WARNING: [Synth 8-3331] design cpu has unconnected port memio_i[5]
WARNING: [Synth 8-3331] design cpu has unconnected port memio_i[4]
WARNING: [Synth 8-3331] design cpu has unconnected port memio_i[3]
WARNING: [Synth 8-3331] design cpu has unconnected port memio_i[2]
WARNING: [Synth 8-3331] design cpu has unconnected port memio_i[1]
INFO: [Synth 8-4652] Swapped enable and write-enable on 8 RAM instances of RAM mem_reg to conserve power
INFO: [Synth 8-3886] merging instance 'inst_ethernet/inst_phy/inst_rmii_tx/crc_reg_reg[1]' (FDE_1) to 'inst_ethernet/inst_phy/inst_rmii_tx/crc_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst_ethernet/inst_phy/inst_rmii_tx/crc_reg_reg[0]' (FDE_1) to 'inst_ethernet/inst_phy/inst_rmii_tx/crc_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst_ethernet/inst_phy/inst_rmii_tx/crc_reg_reg[3]' (FDE_1) to 'inst_ethernet/inst_phy/inst_rmii_tx/crc_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst_ethernet/inst_phy/inst_rmii_tx/crc_reg_reg[2]' (FDE_1) to 'inst_ethernet/inst_phy/inst_rmii_tx/crc_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst_ethernet/inst_phy/inst_rmii_tx/crc_reg_reg[5]' (FDE_1) to 'inst_ethernet/inst_phy/inst_rmii_tx/crc_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst_ethernet/inst_phy/inst_rmii_tx/crc_reg_reg[4]' (FDE_1) to 'inst_ethernet/inst_phy/inst_rmii_tx/crc_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst_ethernet/inst_phy/inst_rmii_tx/crc_reg_reg[7]' (FDE_1) to 'inst_ethernet/inst_phy/inst_rmii_tx/crc_reg_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_ethernet/inst_phy/inst_rmii_tx/\crc_reg_reg[6] )
INFO: [Synth 8-3886] merging instance 'i_vga/i_overlay/digits_r_reg[41]' (FD) to 'i_vga/i_overlay/digits_r_reg[39]'
INFO: [Synth 8-3886] merging instance 'i_vga/i_overlay/digits_r_reg[45]' (FD) to 'i_vga/i_overlay/digits_r_reg[39]'
INFO: [Synth 8-3886] merging instance 'i_vga/i_overlay/digits_r_reg[141]' (FD) to 'i_vga/i_overlay/digits_r_reg[39]'
INFO: [Synth 8-3886] merging instance 'i_vga/i_overlay/digits_r_reg[53]' (FD) to 'i_vga/i_overlay/digits_r_reg[39]'
INFO: [Synth 8-3886] merging instance 'i_vga/i_overlay/digits_r_reg[47]' (FD) to 'i_vga/i_overlay/digits_r_reg[39]'
INFO: [Synth 8-3886] merging instance 'i_vga/i_overlay/digits_r_reg[143]' (FD) to 'i_vga/i_overlay/digits_r_reg[39]'
INFO: [Synth 8-3886] merging instance 'i_vga/i_overlay/digits_r_reg[55]' (FD) to 'i_vga/i_overlay/digits_r_reg[39]'
INFO: [Synth 8-3886] merging instance 'i_vga/i_overlay/digits_r_reg[39]' (FD) to 'i_vga/i_overlay/digits_r_reg[40]'
INFO: [Synth 8-3886] merging instance 'i_vga/i_overlay/digits_r_reg[43]' (FD) to 'i_vga/i_overlay/digits_r_reg[40]'
INFO: [Synth 8-3886] merging instance 'i_vga/i_overlay/digits_r_reg[139]' (FD) to 'i_vga/i_overlay/digits_r_reg[40]'
INFO: [Synth 8-3886] merging instance 'i_vga/i_overlay/digits_r_reg[51]' (FD) to 'i_vga/i_overlay/digits_r_reg[40]'
INFO: [Synth 8-3886] merging instance 'i_vga/i_overlay/digits_r_reg[40]' (FD) to 'i_vga/i_overlay/digits_r_reg[42]'
INFO: [Synth 8-3886] merging instance 'i_vga/i_overlay/digits_r_reg[44]' (FD) to 'i_vga/i_overlay/digits_r_reg[42]'
INFO: [Synth 8-3886] merging instance 'i_vga/i_overlay/digits_r_reg[140]' (FD) to 'i_vga/i_overlay/digits_r_reg[42]'
INFO: [Synth 8-3886] merging instance 'i_vga/i_overlay/digits_r_reg[52]' (FD) to 'i_vga/i_overlay/digits_r_reg[42]'
INFO: [Synth 8-3886] merging instance 'i_vga/i_overlay/digits_r_reg[46]' (FD) to 'i_vga/i_overlay/digits_r_reg[42]'
INFO: [Synth 8-3886] merging instance 'i_vga/i_overlay/digits_r_reg[142]' (FD) to 'i_vga/i_overlay/digits_r_reg[42]'
INFO: [Synth 8-3886] merging instance 'i_vga/i_overlay/digits_r_reg[54]' (FD) to 'i_vga/i_overlay/digits_r_reg[42]'
INFO: [Synth 8-3886] merging instance 'i_vga/i_overlay/digits_r_reg[42]' (FD) to 'i_vga/i_overlay/digits_r_reg[138]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_vga/i_overlay/\digits_r_reg[138] )
INFO: [Synth 8-3886] merging instance 'i_vga/i_chars/stage1_reg[addr][1]' (FD) to 'i_vga/i_chars/stage1_reg[pix_x][4]'
INFO: [Synth 8-3886] merging instance 'i_vga/i_chars/stage1_reg[addr][2]' (FD) to 'i_vga/i_chars/stage1_reg[pix_x][5]'
INFO: [Synth 8-3886] merging instance 'i_vga/i_chars/stage1_reg[addr][3]' (FD) to 'i_vga/i_chars/stage1_reg[pix_x][6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_ic/\irq_latch_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_ic/\irq_latch_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_ic/\irq_latch_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_ic/\irq_latch_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_ic/\irq_latch_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_cpu/inst_ctl/nmi_d_reg)
INFO: [Synth 8-3886] merging instance 'inst_ethernet/inst_phy/inst_rmii_tx/crc_reg_reg[9]' (FDE_1) to 'inst_ethernet/inst_phy/inst_rmii_tx/crc_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst_ethernet/inst_phy/inst_rmii_tx/crc_reg_reg[6]' (FDE_1) to 'inst_ethernet/inst_phy/inst_rmii_tx/crc_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst_ethernet/inst_phy/inst_rmii_tx/crc_reg_reg[8]' (FDE_1) to 'inst_ethernet/inst_phy/inst_rmii_tx/crc_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst_ethernet/inst_phy/inst_rmii_tx/crc_reg_reg[11]' (FDE_1) to 'inst_ethernet/inst_phy/inst_rmii_tx/crc_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst_ethernet/inst_phy/inst_rmii_tx/crc_reg_reg[10]' (FDE_1) to 'inst_ethernet/inst_phy/inst_rmii_tx/crc_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst_ethernet/inst_phy/inst_rmii_tx/crc_reg_reg[13]' (FDE_1) to 'inst_ethernet/inst_phy/inst_rmii_tx/crc_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst_ethernet/inst_phy/inst_rmii_tx/crc_reg_reg[12]' (FDE_1) to 'inst_ethernet/inst_phy/inst_rmii_tx/crc_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst_ethernet/inst_phy/inst_rmii_tx/crc_reg_reg[15]' (FDE_1) to 'inst_ethernet/inst_phy/inst_rmii_tx/crc_reg_reg[14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_ethernet/inst_phy/inst_rmii_tx/\crc_reg_reg[14] )
INFO: [Synth 8-3886] merging instance 'inst_ethernet/inst_phy/inst_rmii_tx/crc_reg_reg[17]' (FDE_1) to 'inst_ethernet/inst_phy/inst_rmii_tx/crc_reg_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst_ethernet/inst_phy/inst_rmii_tx/crc_reg_reg[14]' (FDE_1) to 'inst_ethernet/inst_phy/inst_rmii_tx/crc_reg_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst_ethernet/inst_phy/inst_rmii_tx/crc_reg_reg[16]' (FDE_1) to 'inst_ethernet/inst_phy/inst_rmii_tx/crc_reg_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst_ethernet/inst_phy/inst_rmii_tx/crc_reg_reg[19]' (FDE_1) to 'inst_ethernet/inst_phy/inst_rmii_tx/crc_reg_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst_ethernet/inst_phy/inst_rmii_tx/crc_reg_reg[18]' (FDE_1) to 'inst_ethernet/inst_phy/inst_rmii_tx/crc_reg_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst_ethernet/inst_phy/inst_rmii_tx/crc_reg_reg[21]' (FDE_1) to 'inst_ethernet/inst_phy/inst_rmii_tx/crc_reg_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst_ethernet/inst_phy/inst_rmii_tx/crc_reg_reg[20]' (FDE_1) to 'inst_ethernet/inst_phy/inst_rmii_tx/crc_reg_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst_ethernet/inst_phy/inst_rmii_tx/crc_reg_reg[23]' (FDE_1) to 'inst_ethernet/inst_phy/inst_rmii_tx/crc_reg_reg[22]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_ethernet/inst_phy/inst_rmii_tx/\crc_reg_reg[22] )
INFO: [Synth 8-3886] merging instance 'inst_ethernet/inst_phy/inst_rmii_tx/crc_reg_reg[25]' (FDE_1) to 'inst_ethernet/inst_phy/inst_rmii_tx/crc_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst_ethernet/inst_phy/inst_rmii_tx/crc_reg_reg[22]' (FDE_1) to 'inst_ethernet/inst_phy/inst_rmii_tx/crc_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst_ethernet/inst_phy/inst_rmii_tx/crc_reg_reg[24]' (FDE_1) to 'inst_ethernet/inst_phy/inst_rmii_tx/crc_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst_ethernet/inst_phy/inst_rmii_tx/crc_reg_reg[27]' (FDE_1) to 'inst_ethernet/inst_phy/inst_rmii_tx/crc_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst_ethernet/inst_phy/inst_rmii_tx/crc_reg_reg[26]' (FDE_1) to 'inst_ethernet/inst_phy/inst_rmii_tx/crc_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst_ethernet/inst_phy/inst_rmii_tx/crc_reg_reg[29]' (FDE_1) to 'inst_ethernet/inst_phy/inst_rmii_tx/crc_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst_ethernet/inst_phy/inst_rmii_tx/crc_reg_reg[28]' (FDE_1) to 'inst_ethernet/inst_phy/inst_rmii_tx/crc_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst_ethernet/inst_phy/inst_rmii_tx/crc_reg_reg[31]' (FDE_1) to 'inst_ethernet/inst_phy/inst_rmii_tx/crc_reg_reg[30]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst_ethernet/inst_phy/inst_rmii_tx/\crc_reg_reg[30] )
WARNING: [Synth 8-3332] Sequential element (irq_latch_reg[7]) is unused and will be removed from module ic.
WARNING: [Synth 8-3332] Sequential element (irq_latch_reg[6]) is unused and will be removed from module ic.
WARNING: [Synth 8-3332] Sequential element (irq_latch_reg[5]) is unused and will be removed from module ic.
WARNING: [Synth 8-3332] Sequential element (irq_latch_reg[4]) is unused and will be removed from module ic.
WARNING: [Synth 8-3332] Sequential element (irq_latch_reg[3]) is unused and will be removed from module ic.
WARNING: [Synth 8-3332] Sequential element (nmi_d_reg) is unused and will be removed from module ctl.
WARNING: [Synth 8-3332] Sequential element (stage3_reg[pix_x][0]) is unused and will be removed from module chars.
WARNING: [Synth 8-3332] Sequential element (stage3_reg[pix_y][0]) is unused and will be removed from module chars.
WARNING: [Synth 8-3332] Sequential element (digits_r_reg[138]) is unused and will be removed from module overlay.
WARNING: [Synth 8-3332] Sequential element (sof_reg) is unused and will be removed from module rmii_rx.
WARNING: [Synth 8-3332] Sequential element (user_sof_o_reg) is unused and will be removed from module rmii_rx.
WARNING: [Synth 8-3332] Sequential element (err_reg) is unused and will be removed from module rmii_tx.
WARNING: [Synth 8-3332] Sequential element (crc_reg_reg[30]) is unused and will be removed from module rmii_tx.
WARNING: [Synth 8-3332] Sequential element (wr_error_l_reg) is unused and will be removed from module fifo.
WARNING: [Synth 8-3332] Sequential element (rd_error_l_reg) is unused and will be removed from module fifo.
WARNING: [Synth 8-3332] Sequential element (frame_length_v_reg[7]) is unused and will be removed from module strip_crc.
WARNING: [Synth 8-3332] Sequential element (frame_length_v_reg[6]) is unused and will be removed from module strip_crc.
WARNING: [Synth 8-3332] Sequential element (frame_length_v_reg[5]) is unused and will be removed from module strip_crc.
WARNING: [Synth 8-3332] Sequential element (frame_length_v_reg[4]) is unused and will be removed from module strip_crc.
WARNING: [Synth 8-3332] Sequential element (frame_length_v_reg[3]) is unused and will be removed from module strip_crc.
WARNING: [Synth 8-3332] Sequential element (frame_length_v_reg[2]) is unused and will be removed from module strip_crc.
WARNING: [Synth 8-3332] Sequential element (frame_length_v_reg[1]) is unused and will be removed from module strip_crc.
WARNING: [Synth 8-3332] Sequential element (frame_length_v_reg[0]) is unused and will be removed from module strip_crc.
WARNING: [Synth 8-3332] Sequential element (wr_error_l_reg) is unused and will be removed from module fifo__parameterized0.
WARNING: [Synth 8-3332] Sequential element (rd_error_l_reg) is unused and will be removed from module fifo__parameterized0.
WARNING: [Synth 8-3332] Sequential element (rd_addr_reg[15]) is unused and will be removed from module tx_dma.
INFO: [Synth 8-3886] merging instance 'i_vga/i_chars/stage1_reg[pix_x][3]' (FD) to 'i_vga/i_chars/stage1_reg[addr][0]'
INFO: [Synth 8-3886] merging instance 'i_vga/i_overlay/digits_r_reg[3]' (FD) to 'i_vga/i_overlay/digits_r_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_vga/i_overlay/digits_r_reg[5]' (FD) to 'i_vga/i_overlay/digits_r_reg[2]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:03 ; elapsed = 00:02:18 . Memory (MB): peak = 1725.445 ; gain = 522.875 ; free physical = 20603 ; free virtual = 59439
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|ctl         | p_0_out    | 2048x39       | LUT            | 
|rom         | data_reg   | 16384x8       | Block RAM      | 
|overlay     | txt[0]     | 64x7          | LUT            | 
|ctl         | p_0_out    | 2048x39       | LUT            | 
|overlay     | txt[0]     | 64x7          | LUT            | 
+------------+------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+----------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name           | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|dmem:                 | mem_reg    | 8 K x 8(READ_FIRST)    | W | R | 8 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      | 
|dmem__parameterized0: | mem_reg    | 8 K x 8(READ_FIRST)    | W | R | 8 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      | 
|ram:                  | mem_reg    | 32 K x 8(READ_FIRST)   | W |   | 32 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 8      | 
+----------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+-----------------------------+------------+-----------+----------------------+------------------------------+
|Module Name                  | RTL Object | Inference | Size (Depth x Width) | Primitives                   | 
+-----------------------------+------------+-----------+----------------------+------------------------------+
|inst_ethernet/inst_strip_crc | rx_buf_reg | Implied   | 2 K x 8              | RAM64X1D x 64  RAM64M x 64   | 
+-----------------------------+------------+-----------+----------------------+------------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:07 ; elapsed = 00:02:25 . Memory (MB): peak = 1743.430 ; gain = 540.859 ; free physical = 20459 ; free virtual = 59301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:08 ; elapsed = 00:02:26 . Memory (MB): peak = 1768.461 ; gain = 565.891 ; free physical = 20455 ; free virtual = 59297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+----------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name           | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|dmem:                 | mem_reg    | 8 K x 8(READ_FIRST)    | W | R | 8 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      | 
|dmem__parameterized0: | mem_reg    | 8 K x 8(READ_FIRST)    | W | R | 8 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      | 
|ram:                  | mem_reg    | 32 K x 8(READ_FIRST)   | W |   | 32 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 8      | 
+----------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping  Report
+-----------------------------+------------+-----------+----------------------+------------------------------+
|Module Name                  | RTL Object | Inference | Size (Depth x Width) | Primitives                   | 
+-----------------------------+------------+-----------+----------------------+------------------------------+
|inst_ethernet/inst_strip_crc | rx_buf_reg | Implied   | 2 K x 8              | RAM64X1D x 64  RAM64M x 64   | 
+-----------------------------+------------+-----------+----------------------+------------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'inst_ethernet/inst_strip_crc/rdptr_reg_rep[5]' (FDE) to 'inst_ethernet/inst_strip_crc/rdptr_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst_ethernet/inst_strip_crc/rdptr_reg_rep[4]' (FDE) to 'inst_ethernet/inst_strip_crc/rdptr_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst_ethernet/inst_strip_crc/rdptr_reg_rep[3]' (FDE) to 'inst_ethernet/inst_strip_crc/rdptr_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst_ethernet/inst_strip_crc/rdptr_reg_rep[2]' (FDE) to 'inst_ethernet/inst_strip_crc/rdptr_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst_ethernet/inst_strip_crc/rdptr_reg_rep[1]' (FDE) to 'inst_ethernet/inst_strip_crc/rdptr_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst_ethernet/inst_strip_crc/rdptr_reg_rep[0]' (FDE) to 'inst_ethernet/inst_strip_crc/rdptr_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst_ethernet/inst_strip_crc/rdptr_reg_rep[10]' (FDE) to 'inst_ethernet/inst_strip_crc/rdptr_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst_ethernet/inst_strip_crc/rdptr_reg_rep[8]' (FDE) to 'inst_ethernet/inst_strip_crc/rdptr_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst_ethernet/inst_strip_crc/rdptr_reg_rep[9]' (FDE) to 'inst_ethernet/inst_strip_crc/rdptr_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst_ethernet/inst_strip_crc/rdptr_reg_rep[7]' (FDE) to 'inst_ethernet/inst_strip_crc/rdptr_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst_ethernet/inst_strip_crc/rdptr_reg_rep[6]' (FDE) to 'inst_ethernet/inst_strip_crc/rdptr_reg[6]'
INFO: [Synth 8-4480] The timing for the instance i_mem/i_rom/data_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_mem/i_rom/data_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_mem/i_rom/data_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_mem/i_rom/data_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_mem/i_char/mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_mem/i_char/mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_mem/i_char/mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_mem/i_char/mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_mem/i_col/mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_mem/i_col/mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_mem/i_col/mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_mem/i_col/mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_mem/i_ram/mem_reg_0_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_mem/i_ram/mem_reg_0_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_mem/i_ram/mem_reg_0_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_mem/i_ram/mem_reg_0_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_mem/i_ram/mem_reg_0_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_mem/i_ram/mem_reg_0_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_mem/i_ram/mem_reg_0_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_mem/i_ram/mem_reg_0_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:10 ; elapsed = 00:02:28 . Memory (MB): peak = 1787.484 ; gain = 584.914 ; free physical = 20456 ; free virtual = 59298
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:11 ; elapsed = 00:02:28 . Memory (MB): peak = 1787.484 ; gain = 584.914 ; free physical = 20456 ; free virtual = 59298
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:11 ; elapsed = 00:02:28 . Memory (MB): peak = 1787.484 ; gain = 584.914 ; free physical = 20456 ; free virtual = 59298
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:11 ; elapsed = 00:02:29 . Memory (MB): peak = 1787.484 ; gain = 584.914 ; free physical = 20453 ; free virtual = 59296
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name             | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|chars       | stage3_reg[pix_y][4] | 3      | 4     | NO           | NO                 | YES               | 4      | 0       | 
+------------+----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     1|
|2     |CARRY4     |   119|
|3     |FIFO36E1   |     1|
|4     |FIFO36E1_1 |     2|
|5     |LUT1       |    78|
|6     |LUT2       |   246|
|7     |LUT3       |   279|
|8     |LUT4       |   232|
|9     |LUT5       |   464|
|10    |LUT6       |  1112|
|11    |MUXF7      |   227|
|12    |MUXF8      |    54|
|13    |RAM64M     |    64|
|14    |RAM64X1D   |    64|
|15    |RAMB36E1   |     1|
|16    |RAMB36E1_1 |     1|
|17    |RAMB36E1_2 |     1|
|18    |RAMB36E1_3 |     1|
|19    |RAMB36E1_4 |     3|
|20    |RAMB36E1_5 |     1|
|21    |RAMB36E1_6 |     8|
|22    |SRL16E     |     4|
|23    |FDRE       |  1055|
|24    |FDSE       |    35|
|25    |FD_1       |     3|
|26    |IBUF       |    17|
|27    |OBUF       |    24|
+------+-----------+------+

Report Instance Areas: 
+------+---------------------+------------------------+------+
|      |Instance             |Module                  |Cells |
+------+---------------------+------------------------+------+
|1     |top                  |                        |  4097|
|2     |  i_ic               |ic                      |     7|
|3     |  i_timer            |timer                   |    29|
|4     |  i_waiter           |waiter                  |    87|
|5     |  i_cpu              |cpu                     |   792|
|6     |    inst_cycle       |cycle                   |    73|
|7     |    inst_datapath    |datapath                |   432|
|8     |      i_alu          |alu                     |   133|
|9     |      i_regfile      |regfile                 |    54|
|10    |      i_pc           |pc                      |    80|
|11    |      i_hilo         |hilo                    |    65|
|12    |      i_sr           |sr                      |    21|
|13    |      i_zp           |zp                      |    27|
|14    |    inst_ctl         |ctl                     |   286|
|15    |  i_mem              |mem                     |   675|
|16    |    i_rom            |rom                     |     5|
|17    |    i_memio          |memio                   |   578|
|18    |    i_char           |dmem                    |     2|
|19    |    i_col            |dmem__parameterized0    |     2|
|20    |    i_ram            |ram                     |     9|
|21    |  i_vga              |vga                     |  1310|
|22    |    i_chars          |chars                   |   688|
|23    |      i_font         |font__1                 |   466|
|24    |    i_overlay        |overlay                 |   555|
|25    |      i_font         |font                    |   163|
|26    |  inst_keyboard      |keyboard                |   105|
|27    |    inst_ps2         |ps2                     |    37|
|28    |    inst_scancode    |scancode                |    68|
|29    |  inst_ethernet      |ethernet                |  1042|
|30    |    inst_phy         |lan8720a                |   179|
|31    |      inst_rmii_rx   |rmii_rx                 |   117|
|32    |      inst_rmii_tx   |rmii_tx                 |    61|
|33    |    inst_strip_crc   |strip_crc               |   538|
|34    |      inst_ctrl_fifo |fifo                    |     1|
|35    |    inst_rx_fifo     |fifo__parameterized0__1 |     1|
|36    |    inst_rx_dma      |rx_dma                  |   152|
|37    |    inst_tx_dma      |tx_dma                  |   116|
|38    |    inst_tx_fifo     |fifo__parameterized0    |     1|
+------+---------------------+------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:11 ; elapsed = 00:02:29 . Memory (MB): peak = 1787.484 ; gain = 584.914 ; free physical = 20453 ; free virtual = 59296
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 81 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:05 ; elapsed = 00:02:11 . Memory (MB): peak = 1787.484 ; gain = 239.566 ; free physical = 20511 ; free virtual = 59353
Synthesis Optimization Complete : Time (s): cpu = 00:02:11 ; elapsed = 00:02:29 . Memory (MB): peak = 1787.492 ; gain = 584.914 ; free physical = 20518 ; free virtual = 59360
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 567 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/mfj/git/nexys4ddr/dyoc/Episodes/ep27_-_Ethernet_Tx/fpga/comp.xdc]
Finished Parsing XDC File [/home/mfj/git/nexys4ddr/dyoc/Episodes/ep27_-_Ethernet_Tx/fpga/comp.xdc]
INFO: [Opt 31-138] Pushed 2 inverter(s) to 12 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 131 instances were transformed.
  FD_1 => FDRE (inverted pins: C): 3 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 64 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 64 instances

INFO: [Common 17-83] Releasing license: Synthesis
207 Infos, 133 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:13 ; elapsed = 00:02:31 . Memory (MB): peak = 1819.500 ; gain = 642.758 ; free physical = 20529 ; free virtual = 59372
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port eth_mdio_io expects both input and output buffering but the buffers are incomplete.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1883.531 ; gain = 0.000 ; free physical = 20528 ; free virtual = 59371
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 144e91073

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1883.531 ; gain = 0.000 ; free physical = 20528 ; free virtual = 59371
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2169.672 ; gain = 0.000 ; free physical = 20173 ; free virtual = 59034

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1b5a19f23

Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 2206.688 ; gain = 323.156 ; free physical = 20169 ; free virtual = 59029

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 2804cff41

Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 2245.730 ; gain = 362.199 ; free physical = 20155 ; free virtual = 59014

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 2804cff41

Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 2245.730 ; gain = 362.199 ; free physical = 20155 ; free virtual = 59014
Phase 1 Placer Initialization | Checksum: 2804cff41

Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 2245.730 ; gain = 362.199 ; free physical = 20156 ; free virtual = 59015

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1eab806dd

Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2301.758 ; gain = 418.227 ; free physical = 20180 ; free virtual = 59039

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1eab806dd

Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2301.758 ; gain = 418.227 ; free physical = 20180 ; free virtual = 59039

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 265495268

Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2301.758 ; gain = 418.227 ; free physical = 20181 ; free virtual = 59040

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1e3a86422

Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2301.758 ; gain = 418.227 ; free physical = 20181 ; free virtual = 59040

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1e3a86422

Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2301.758 ; gain = 418.227 ; free physical = 20181 ; free virtual = 59040

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1ba996e76

Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 2301.758 ; gain = 418.227 ; free physical = 20179 ; free virtual = 59038

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 2035d7bd5

Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 2301.758 ; gain = 418.227 ; free physical = 20179 ; free virtual = 59038

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 2035d7bd5

Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 2301.758 ; gain = 418.227 ; free physical = 20179 ; free virtual = 59038
Phase 3 Detail Placement | Checksum: 2035d7bd5

Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 2301.758 ; gain = 418.227 ; free physical = 20179 ; free virtual = 59038

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1f16075ba

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1f16075ba

Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 2301.758 ; gain = 418.227 ; free physical = 20176 ; free virtual = 59035
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.670. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1adbe72ba

Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 2301.758 ; gain = 418.227 ; free physical = 20176 ; free virtual = 59035
Phase 4.1 Post Commit Optimization | Checksum: 1adbe72ba

Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 2301.758 ; gain = 418.227 ; free physical = 20176 ; free virtual = 59035

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1adbe72ba

Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 2301.758 ; gain = 418.227 ; free physical = 20178 ; free virtual = 59037

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1adbe72ba

Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 2301.758 ; gain = 418.227 ; free physical = 20178 ; free virtual = 59037

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1c183a8fa

Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 2301.758 ; gain = 418.227 ; free physical = 20178 ; free virtual = 59037
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1c183a8fa

Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 2301.758 ; gain = 418.227 ; free physical = 20178 ; free virtual = 59037
Ending Placer Task | Checksum: 126e364d9

Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 2301.758 ; gain = 418.227 ; free physical = 20192 ; free virtual = 59051
INFO: [Common 17-83] Releasing license: Implementation
16 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 2301.758 ; gain = 482.258 ; free physical = 20192 ; free virtual = 59051
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: ef3d1059 ConstDB: 0 ShapeSum: 37a65480 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 659be5ad

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2367.402 ; gain = 65.645 ; free physical = 20032 ; free virtual = 58889
Post Restoration Checksum: NetGraph: 5738afd2 NumContArr: e6335db Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 659be5ad

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2367.402 ; gain = 65.645 ; free physical = 20032 ; free virtual = 58889

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 659be5ad

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2367.402 ; gain = 65.645 ; free physical = 20002 ; free virtual = 58859

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 659be5ad

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2367.402 ; gain = 65.645 ; free physical = 20002 ; free virtual = 58859
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 19ab0c246

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 2369.656 ; gain = 67.898 ; free physical = 19979 ; free virtual = 58836
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.791  | TNS=0.000  | WHS=-0.630 | THS=-502.866|

Phase 2 Router Initialization | Checksum: f26d62fa

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 2369.656 ; gain = 67.898 ; free physical = 19976 ; free virtual = 58833

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1cb3ed175

Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 2369.656 ; gain = 67.898 ; free physical = 19988 ; free virtual = 58845

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 492
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.332  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: dc178e1a

Time (s): cpu = 00:00:30 ; elapsed = 00:00:15 . Memory (MB): peak = 2369.656 ; gain = 67.898 ; free physical = 19985 ; free virtual = 58843
Phase 4 Rip-up And Reroute | Checksum: dc178e1a

Time (s): cpu = 00:00:30 ; elapsed = 00:00:15 . Memory (MB): peak = 2369.656 ; gain = 67.898 ; free physical = 19985 ; free virtual = 58843

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 3fae8c91

Time (s): cpu = 00:00:31 ; elapsed = 00:00:15 . Memory (MB): peak = 2369.656 ; gain = 67.898 ; free physical = 19985 ; free virtual = 58843
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.332  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 3fae8c91

Time (s): cpu = 00:00:31 ; elapsed = 00:00:15 . Memory (MB): peak = 2369.656 ; gain = 67.898 ; free physical = 19985 ; free virtual = 58843

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 3fae8c91

Time (s): cpu = 00:00:31 ; elapsed = 00:00:15 . Memory (MB): peak = 2369.656 ; gain = 67.898 ; free physical = 19985 ; free virtual = 58843
Phase 5 Delay and Skew Optimization | Checksum: 3fae8c91

Time (s): cpu = 00:00:31 ; elapsed = 00:00:15 . Memory (MB): peak = 2369.656 ; gain = 67.898 ; free physical = 19985 ; free virtual = 58843

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2084e44c

Time (s): cpu = 00:00:31 ; elapsed = 00:00:15 . Memory (MB): peak = 2369.656 ; gain = 67.898 ; free physical = 19984 ; free virtual = 58842
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.332  | TNS=0.000  | WHS=0.149  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 588ab139

Time (s): cpu = 00:00:31 ; elapsed = 00:00:15 . Memory (MB): peak = 2369.656 ; gain = 67.898 ; free physical = 19984 ; free virtual = 58842
Phase 6 Post Hold Fix | Checksum: 588ab139

Time (s): cpu = 00:00:31 ; elapsed = 00:00:15 . Memory (MB): peak = 2369.656 ; gain = 67.898 ; free physical = 19984 ; free virtual = 58842

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.945902 %
  Global Horizontal Routing Utilization  = 1.197 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 38f46595

Time (s): cpu = 00:00:32 ; elapsed = 00:00:15 . Memory (MB): peak = 2369.656 ; gain = 67.898 ; free physical = 19984 ; free virtual = 58842

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 38f46595

Time (s): cpu = 00:00:32 ; elapsed = 00:00:15 . Memory (MB): peak = 2369.656 ; gain = 67.898 ; free physical = 19984 ; free virtual = 58842

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: f372f261

Time (s): cpu = 00:00:32 ; elapsed = 00:00:15 . Memory (MB): peak = 2369.656 ; gain = 67.898 ; free physical = 19984 ; free virtual = 58842

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.332  | TNS=0.000  | WHS=0.149  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: f372f261

Time (s): cpu = 00:00:32 ; elapsed = 00:00:15 . Memory (MB): peak = 2369.656 ; gain = 67.898 ; free physical = 19984 ; free virtual = 58842
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:32 ; elapsed = 00:00:15 . Memory (MB): peak = 2369.656 ; gain = 67.898 ; free physical = 20019 ; free virtual = 58878

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:16 . Memory (MB): peak = 2369.656 ; gain = 67.898 ; free physical = 20019 ; free virtual = 58878
# write_checkpoint -force comp.dcp
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2374.652 ; gain = 0.000 ; free physical = 20013 ; free virtual = 58877
INFO: [Common 17-1381] The checkpoint '/home/mfj/git/nexys4ddr/dyoc/Episodes/ep27_-_Ethernet_Tx/fpga/comp.dcp' has been generated.
# write_bitstream -force comp.bit
Command: write_bitstream -force comp.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC RTSTAT-10] No routable loads: 326 net(s) have no routable loads. The problem bus(es) and/or net(s) are i_cpu/inst_datapath/i_alu/a_o[3]_INST_0_i_4_n_1, i_cpu/inst_datapath/i_alu/a_o[3]_INST_0_i_4_n_2, i_cpu/inst_datapath/i_alu/a_o[3]_INST_0_i_4_n_3, i_cpu/inst_datapath/i_alu/a_o[6]_INST_0_i_10_n_1, i_cpu/inst_datapath/i_alu/a_o[6]_INST_0_i_10_n_2, i_cpu/inst_datapath/i_alu/a_o[6]_INST_0_i_10_n_3, inst_ethernet/inst_strip_crc/cnt_good_reg[3]_i_1_n_1, inst_ethernet/inst_strip_crc/cnt_good_reg[3]_i_1_n_2, inst_ethernet/inst_strip_crc/cnt_good_reg[3]_i_1_n_3, inst_ethernet/inst_strip_crc/cnt_good_reg[7]_i_1_n_1, inst_ethernet/inst_strip_crc/cnt_good_reg[7]_i_1_n_2, inst_ethernet/inst_strip_crc/cnt_good_reg[7]_i_1_n_3, inst_ethernet/inst_strip_crc/cnt_good_reg[11]_i_1_n_1, inst_ethernet/inst_strip_crc/cnt_good_reg[11]_i_1_n_2, inst_ethernet/inst_strip_crc/cnt_good_reg[11]_i_1_n_3... and (the first 15 of 326 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./comp.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
8 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2683.711 ; gain = 309.059 ; free physical = 19966 ; free virtual = 58835
# source bmm.tcl
## set myInsts [get_cells -hier -filter {PRIMITIVE_TYPE =~ BMEM.*.* && NAME =~ *i_rom*}]
## set bmmList {};
## foreach memInst $myInsts {
##    set loc [get_property LOC $memInst]
##    # for BMM the location is just the XY location so remove the extra data
##    set loc [string trimleft $loc RAMB36_]
##    # find the bus index, this is specific to our design
##    set idx [string last "_" $memInst]
##    set busIndex [string range $memInst $idx+1 999]
##    set first [expr {2*(3-$busIndex)}]
##    set last [expr {2*(3-$busIndex)+1}]
##    # build a list in a format which is close to the output we need
##    set x "$memInst \[$last:$first\] LOC = $loc"
##    lappend bmmList $x
## }
## set fp [open comp.bmm w]
## puts $fp "ADDRESS_SPACE rom RAMB32 \[0xC000:0xFFFF\]"
## puts $fp "   BUS_BLOCK"
## foreach printList [lsort -decreasing -dictionary $bmmList] {
##    puts $fp "      $printList;"
## }
## puts $fp "   END_BUS_BLOCK;"
## puts $fp "END_ADDRESS_SPACE;"
## close $fp
## unset myInsts
## unset bmmList
## unset loc
## unset idx
## unset busIndex
## unset first
## unset last
## unset x
## unset fp
# exit
INFO: [Common 17-206] Exiting Vivado at Thu Sep 27 09:10:45 2018...
