#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x13bfe55f0 .scope module, "tb_ren_conv_top_wrapper" "tb_ren_conv_top_wrapper" 2 5;
 .timescale 0 0;
P_0x13d041f90 .param/l "COL_WIDTH" 0 2 8, +C4<00000000000000000000000000001000>;
P_0x13d041fd0 .param/l "IMG_ADDR_WIDTH" 0 2 10, +C4<00000000000000000000000000001000>;
P_0x13d042010 .param/l "IMG_BASE_ADDR" 0 2 125, C4<00110000000000000000010000000000>;
P_0x13d042050 .param/l "IMG_SIZE" 0 2 12, +C4<00000000000000000000000011111111>;
P_0x13d042090 .param/l "KERN_BASE_ADDR" 0 2 126, C4<00110000000000000000001000000000>;
P_0x13d0420d0 .param/l "KERN_CNT_WIDTH" 0 2 9, +C4<00000000000000000000000000000011>;
P_0x13d042110 .param/l "KERN_COL_WIDTH" 0 2 7, +C4<00000000000000000000000000000011>;
P_0x13d042150 .param/l "LOADED_IMG_SIZE" 0 2 13, +C4<00000000000000000000000001010101>;
P_0x13d042190 .param/l "NO_OF_INSTS" 0 2 6, +C4<00000000000000000000000000000100>;
P_0x13d0421d0 .param/l "REG_BASE_ADDR" 0 2 123, C4<00110000000000000000000000000000>;
P_0x13d042210 .param/l "RES_BASE_ADDR" 0 2 127, C4<00110000000000000000001100000000>;
P_0x13d042250 .param/l "RSLT_ADDR_WIDTH" 0 2 11, +C4<00000000000000000000000000001000>;
P_0x13d042290 .param/l "VERBOSE" 0 2 128, +C4<00000000000000000000000000000011>;
v0x13d07af40_0 .var "clk", 0 0;
v0x13d07aff0_0 .var "cols", 7 0;
v0x13d07b0a0_0 .var "en_max_pool", 0 0;
v0x13d07b150_0 .var/i "i", 31 0;
v0x13d07b200 .array "image", 85 0, 23 0;
v0x13d07b2e0_0 .var/i "iter", 31 0;
v0x13d07b390_0 .var "kern_addr_mode", 0 0;
v0x13d07b430_0 .var "kern_cols", 2 0;
v0x13d07b4e0 .array "kernels", 31 0, 23 0;
v0x13d07b5f0_0 .var "kerns", 2 0;
v0x13d07b690 .array "loaded_img", 255 0, 7 0;
v0x13d07b730_0 .var "loaded_img_string", 511 0;
v0x13d07b7e0_0 .var "mask", 2 0;
v0x13d07b890_0 .var "reset", 0 0;
v0x13d07b930 .array "result", 85 0, 19 0;
v0x13d07b9d0_0 .var "result_cols", 7 0;
v0x13d07ba80 .array "result_sim", 85 0, 19 0;
v0x13d07bc10_0 .var "shift", 3 0;
v0x13d07bca0_0 .var "stride", 7 0;
v0x13d07bd40_0 .var "wb_clk_i", 0 0;
v0x13d07bdd0_0 .var "wb_rst_i", 0 0;
v0x13d07be60_0 .net "wbs_ack_o", 0 0, L_0x13d07c4e0;  1 drivers
v0x13d07bf10_0 .var "wbs_adr_i", 31 0;
v0x13d07bfa0_0 .var "wbs_cyc_i", 0 0;
v0x13d07c030_0 .var "wbs_dat_i", 31 0;
v0x13d07c0c0_0 .net "wbs_dat_o", 31 0, v0x13d079d50_0;  1 drivers
v0x13d07c150_0 .var "wbs_sel_i", 3 0;
v0x13d07c1e0_0 .var "wbs_stb_i", 0 0;
v0x13d07c270_0 .var "wbs_we_i", 0 0;
E_0x13bf56b30 .event anyedge, v0x13d07b890_0;
E_0x13bffe900 .event anyedge, v0x13d07af40_0;
S_0x13bff0ad0 .scope task, "calculate_results" "calculate_results" 2 330, 2 330 0, S_0x13bfe55f0;
 .timescale 0 0;
v0x13bffdac0_0 .var/i "c", 31 0;
v0x13bfac660 .array "conv_result", 31 0, 20 0;
v0x13bfabbc0_0 .var/i "kc", 31 0;
v0x13bfad180_0 .var/i "ks", 31 0;
TD_tb_ren_conv_top_wrapper.calculate_results ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13bfad180_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x13bfad180_0;
    %load/vec4 v0x13d07b5f0_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13bffdac0_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x13bffdac0_0;
    %load/vec4 v0x13d07aff0_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 21;
    %load/vec4 v0x13bffdac0_0;
    %load/vec4 v0x13bfad180_0;
    %load/vec4 v0x13d07aff0_0;
    %pad/u 32;
    %mul;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x13bfac660, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13bfabbc0_0, 0, 32;
T_0.4 ;
    %load/vec4 v0x13bfabbc0_0;
    %load/vec4 v0x13d07b430_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_0.5, 5;
    %load/vec4 v0x13bffdac0_0;
    %load/vec4 v0x13bfad180_0;
    %load/vec4 v0x13d07aff0_0;
    %pad/u 32;
    %mul;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x13bfac660, 4;
    %load/vec4 v0x13d07b7e0_0;
    %parti/s 1, 0, 2;
    %pad/u 21;
    %load/vec4 v0x13bffdac0_0;
    %load/vec4 v0x13bfabbc0_0;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x13d07b200, 4;
    %parti/s 8, 0, 2;
    %pad/u 21;
    %load/vec4 v0x13bfad180_0;
    %pushi/vec4 4, 0, 32;
    %ix/getv 5, v0x13d07b390_0;
    %shiftl 5;
    %mul;
    %load/vec4 v0x13bfabbc0_0;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x13d07b4e0, 4;
    %parti/s 8, 0, 2;
    %pad/u 21;
    %mul;
    %mul;
    %add;
    %load/vec4 v0x13d07b7e0_0;
    %parti/s 1, 1, 2;
    %pad/u 21;
    %load/vec4 v0x13bffdac0_0;
    %load/vec4 v0x13bfabbc0_0;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x13d07b200, 4;
    %parti/s 8, 8, 5;
    %pad/u 21;
    %load/vec4 v0x13bfad180_0;
    %pushi/vec4 4, 0, 32;
    %ix/getv 5, v0x13d07b390_0;
    %shiftl 5;
    %mul;
    %load/vec4 v0x13bfabbc0_0;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x13d07b4e0, 4;
    %parti/s 8, 8, 5;
    %pad/u 21;
    %mul;
    %mul;
    %add;
    %load/vec4 v0x13d07b7e0_0;
    %parti/s 1, 2, 3;
    %pad/u 21;
    %load/vec4 v0x13bffdac0_0;
    %load/vec4 v0x13bfabbc0_0;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x13d07b200, 4;
    %parti/s 8, 16, 6;
    %pad/u 21;
    %load/vec4 v0x13bfad180_0;
    %pushi/vec4 4, 0, 32;
    %ix/getv 5, v0x13d07b390_0;
    %shiftl 5;
    %mul;
    %load/vec4 v0x13bfabbc0_0;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x13d07b4e0, 4;
    %parti/s 8, 16, 6;
    %pad/u 21;
    %mul;
    %mul;
    %add;
    %load/vec4 v0x13bffdac0_0;
    %load/vec4 v0x13bfad180_0;
    %load/vec4 v0x13d07aff0_0;
    %pad/u 32;
    %mul;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x13bfac660, 4, 0;
    %load/vec4 v0x13bfabbc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x13bfabbc0_0, 0, 32;
    %jmp T_0.4;
T_0.5 ;
    %load/vec4 v0x13bffdac0_0;
    %load/vec4 v0x13bfad180_0;
    %load/vec4 v0x13d07aff0_0;
    %pad/u 32;
    %mul;
    %add;
    %load/vec4 v0x13bffdac0_0;
    %load/vec4 v0x13bfad180_0;
    %load/vec4 v0x13d07aff0_0;
    %pad/u 32;
    %mul;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x13bfac660, 4;
    %vpi_call 2 352 "$display", "conv_result[%2d] = %10d", S<1,vec4,u32>, S<0,vec4,u21> {2 0 0};
    %load/vec4 v0x13bffdac0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x13bffdac0_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %load/vec4 v0x13bfad180_0;
    %addi 1, 0, 32;
    %store/vec4 v0x13bfad180_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %load/vec4 v0x13d07b0a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13bfad180_0, 0, 32;
T_0.8 ;
    %load/vec4 v0x13bfad180_0;
    %load/vec4 v0x13d07b5f0_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_0.9, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13bffdac0_0, 0, 32;
T_0.10 ;
    %load/vec4 v0x13bffdac0_0;
    %load/vec4 v0x13d07aff0_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_0.11, 5;
    %load/vec4 v0x13bfad180_0;
    %load/vec4 v0x13d07aff0_0;
    %pad/u 32;
    %mul;
    %load/vec4 v0x13bffdac0_0;
    %add;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x13bfac660, 4;
    %load/vec4 v0x13bfad180_0;
    %load/vec4 v0x13d07aff0_0;
    %pad/u 32;
    %mul;
    %load/vec4 v0x13bffdac0_0;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x13bfac660, 4;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.12, 8;
    %load/vec4 v0x13bfad180_0;
    %load/vec4 v0x13d07aff0_0;
    %pad/u 32;
    %mul;
    %load/vec4 v0x13bffdac0_0;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x13bfac660, 4;
    %jmp/1 T_0.13, 8;
T_0.12 ; End of true expr.
    %load/vec4 v0x13bfad180_0;
    %load/vec4 v0x13d07aff0_0;
    %pad/u 32;
    %mul;
    %load/vec4 v0x13bffdac0_0;
    %add;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x13bfac660, 4;
    %jmp/0 T_0.13, 8;
 ; End of false expr.
    %blend;
T_0.13;
    %pad/u 20;
    %load/vec4 v0x13bfad180_0;
    %load/vec4 v0x13d07aff0_0;
    %pad/u 32;
    %mul;
    %pushi/vec4 2, 0, 32;
    %div;
    %load/vec4 v0x13bffdac0_0;
    %pushi/vec4 2, 0, 32;
    %div;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x13d07ba80, 4, 0;
    %load/vec4 v0x13bfad180_0;
    %load/vec4 v0x13d07aff0_0;
    %pad/u 32;
    %mul;
    %pushi/vec4 2, 0, 32;
    %div;
    %load/vec4 v0x13bffdac0_0;
    %pushi/vec4 2, 0, 32;
    %div;
    %add;
    %load/vec4 v0x13bfad180_0;
    %load/vec4 v0x13d07aff0_0;
    %pad/u 32;
    %mul;
    %pushi/vec4 2, 0, 32;
    %div;
    %load/vec4 v0x13bffdac0_0;
    %pushi/vec4 2, 0, 32;
    %div;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x13d07ba80, 4;
    %vpi_call 2 366 "$display", "result_sim[%0d] = %0d", S<1,vec4,u32>, S<0,vec4,u20> {2 0 0};
    %load/vec4 v0x13bffdac0_0;
    %addi 2, 0, 32;
    %store/vec4 v0x13bffdac0_0, 0, 32;
    %jmp T_0.10;
T_0.11 ;
    %load/vec4 v0x13bfad180_0;
    %addi 1, 0, 32;
    %store/vec4 v0x13bfad180_0, 0, 32;
    %jmp T_0.8;
T_0.9 ;
    %jmp T_0.7;
T_0.6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13bffdac0_0, 0, 32;
T_0.14 ;
    %load/vec4 v0x13bffdac0_0;
    %load/vec4 v0x13d07b9d0_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_0.15, 5;
    %ix/getv/s 4, v0x13bffdac0_0;
    %load/vec4a v0x13bfac660, 4;
    %pad/u 20;
    %ix/getv/s 4, v0x13bffdac0_0;
    %store/vec4a v0x13d07ba80, 4, 0;
    %vpi_call 2 373 "$display", "result_sim[%0d] = %0d", v0x13bffdac0_0, &A<v0x13d07ba80, v0x13bffdac0_0 > {0 0 0};
    %load/vec4 v0x13bffdac0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x13bffdac0_0, 0, 32;
    %jmp T_0.14;
T_0.15 ;
T_0.7 ;
    %end;
S_0x13bff4fa0 .scope task, "compare_results" "compare_results" 2 297, 2 297 0, S_0x13bfe55f0;
 .timescale 0 0;
v0x13bfab8b0_0 .var/i "error_cnt", 31 0;
TD_tb_ren_conv_top_wrapper.compare_results ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13bfab8b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13d07b150_0, 0, 32;
T_1.16 ;
    %load/vec4 v0x13d07b150_0;
    %load/vec4 v0x13d07b9d0_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_1.17, 5;
    %ix/getv/s 4, v0x13d07b150_0;
    %load/vec4a v0x13d07b930, 4;
    %ix/getv/s 4, v0x13d07b150_0;
    %load/vec4a v0x13d07ba80, 4;
    %cmp/ne;
    %jmp/0xz  T_1.18, 6;
    %load/vec4 v0x13bfab8b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x13bfab8b0_0, 0, 32;
    %vpi_call 2 306 "$display", "MISMATCH: Actual = %d != Simulated = %d at index %d, ERROR_CNT %d", &A<v0x13d07b930, v0x13d07b150_0 >, &A<v0x13d07ba80, v0x13d07b150_0 >, v0x13d07b150_0, v0x13bfab8b0_0 {0 0 0};
    %jmp T_1.19;
T_1.18 ;
    %vpi_call 2 310 "$display", "   MATCH: Actual = %d == Simulated = %d at index %d", &A<v0x13d07b930, v0x13d07b150_0 >, &A<v0x13d07ba80, v0x13d07b150_0 >, v0x13d07b150_0 {0 0 0};
T_1.19 ;
    %load/vec4 v0x13d07b150_0;
    %addi 1, 0, 32;
    %store/vec4 v0x13d07b150_0, 0, 32;
    %jmp T_1.16;
T_1.17 ;
    %load/vec4 v0x13bfab8b0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.20, 4;
    %vpi_call 2 314 "$display", "STATUS: No errors found" {0 0 0};
T_1.20 ;
    %end;
S_0x13bff4190 .scope task, "config_hw" "config_hw" 2 449, 2 449 0, S_0x13bfe55f0;
 .timescale 0 0;
v0x13bf9eaf0_0 .var "cols_in", 7 0;
v0x13bfa3190_0 .var "en_max_pool_in", 0 0;
v0x13bfa2a30_0 .var "inst_no", 7 0;
v0x13bf9df20_0 .var "kern_addr_mode_in", 0 0;
v0x13bf9faf0_0 .var "kern_cols_in", 2 0;
v0x13bf9f430_0 .var "kerns_in", 2 0;
v0x13bf9f060_0 .var "mask_in", 2 0;
v0x13bf9ed90_0 .var "result_cols_in", 7 0;
v0x13bf9d910_0 .var "shift_in", 3 0;
v0x13bf9d600_0 .var "stride_in", 7 0;
TD_tb_ren_conv_top_wrapper.config_hw ;
    %pushi/vec4 805306368, 0, 32;
    %load/vec4 v0x13bfa2a30_0;
    %pad/u 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %addi 4, 0, 32;
    %store/vec4 v0x13d07a900_0, 0, 32;
    %load/vec4 v0x13bf9faf0_0;
    %pad/u 32;
    %load/vec4 v0x13bf9eaf0_0;
    %pad/u 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %load/vec4 v0x13bf9f430_0;
    %pad/u 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %load/vec4 v0x13bf9d600_0;
    %pad/u 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0x13d07a990_0, 0, 32;
    %fork TD_tb_ren_conv_top_wrapper.wb_write, S_0x13d07a740;
    %join;
    %pushi/vec4 805306368, 0, 32;
    %load/vec4 v0x13bfa2a30_0;
    %pad/u 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %addi 8, 0, 32;
    %store/vec4 v0x13d07a900_0, 0, 32;
    %load/vec4 v0x13bf9ed90_0;
    %pad/u 32;
    %load/vec4 v0x13bf9d910_0;
    %pad/u 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %load/vec4 v0x13bf9df20_0;
    %pad/u 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %load/vec4 v0x13bfa3190_0;
    %pad/u 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %load/vec4 v0x13bf9f060_0;
    %pad/u 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0x13d07a990_0, 0, 32;
    %fork TD_tb_ren_conv_top_wrapper.wb_write, S_0x13d07a740;
    %join;
    %pushi/vec4 805306368, 0, 32;
    %load/vec4 v0x13bfa2a30_0;
    %pad/u 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0x13d07a900_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x13d07a990_0, 0, 32;
    %fork TD_tb_ren_conv_top_wrapper.wb_write, S_0x13d07a740;
    %join;
    %end;
S_0x13bff2710 .scope task, "config_test" "config_test" 2 205, 2 205 0, S_0x13bfe55f0;
 .timescale 0 0;
v0x13d037c60_0 .var "test_no", 31 0;
TD_tb_ren_conv_top_wrapper.config_test ;
    %load/vec4 v0x13d037c60_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.22, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x13d07b430_0, 0, 3;
    %pushi/vec4 85, 0, 8;
    %store/vec4 v0x13d07aff0_0, 0, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x13d07b5f0_0, 0, 3;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x13d07bca0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13d07b390_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x13d07bc10_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13d07b0a0_0, 0, 1;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x13d07b7e0_0, 0, 3;
    %load/vec4 v0x13d07b0a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.24, 8;
    %load/vec4 v0x13d07aff0_0;
    %pad/u 32;
    %load/vec4 v0x13d07b5f0_0;
    %pad/u 32;
    %mul;
    %pushi/vec4 2, 0, 32;
    %div;
    %jmp/1 T_3.25, 8;
T_3.24 ; End of true expr.
    %load/vec4 v0x13d07aff0_0;
    %pad/u 32;
    %load/vec4 v0x13d07b5f0_0;
    %pad/u 32;
    %mul;
    %jmp/0 T_3.25, 8;
 ; End of false expr.
    %blend;
T_3.25;
    %pad/u 8;
    %store/vec4 v0x13d07b9d0_0, 0, 8;
    %vpi_call 2 221 "$display", "--------------------------------------------------------------------------" {0 0 0};
    %jmp T_3.23;
T_3.22 ;
    %load/vec4 v0x13d037c60_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.26, 4;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x13d07b430_0, 0, 3;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v0x13d07aff0_0, 0, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x13d07b5f0_0, 0, 3;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x13d07bca0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13d07b390_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x13d07bc10_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13d07b0a0_0, 0, 1;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x13d07b7e0_0, 0, 3;
    %load/vec4 v0x13d07b0a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.28, 8;
    %load/vec4 v0x13d07aff0_0;
    %pad/u 32;
    %load/vec4 v0x13d07b5f0_0;
    %pad/u 32;
    %mul;
    %pushi/vec4 2, 0, 32;
    %div;
    %jmp/1 T_3.29, 8;
T_3.28 ; End of true expr.
    %load/vec4 v0x13d07aff0_0;
    %pad/u 32;
    %load/vec4 v0x13d07b5f0_0;
    %pad/u 32;
    %mul;
    %jmp/0 T_3.29, 8;
 ; End of false expr.
    %blend;
T_3.29;
    %pad/u 8;
    %store/vec4 v0x13d07b9d0_0, 0, 8;
    %jmp T_3.27;
T_3.26 ;
    %load/vec4 v0x13d037c60_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_3.30, 4;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x13d07b430_0, 0, 3;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v0x13d07aff0_0, 0, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x13d07b5f0_0, 0, 3;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x13d07bca0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13d07b390_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x13d07bc10_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13d07b0a0_0, 0, 1;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x13d07b7e0_0, 0, 3;
    %load/vec4 v0x13d07b0a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.32, 8;
    %load/vec4 v0x13d07aff0_0;
    %pad/u 32;
    %load/vec4 v0x13d07b5f0_0;
    %pad/u 32;
    %mul;
    %pushi/vec4 2, 0, 32;
    %div;
    %jmp/1 T_3.33, 8;
T_3.32 ; End of true expr.
    %load/vec4 v0x13d07aff0_0;
    %pad/u 32;
    %load/vec4 v0x13d07b5f0_0;
    %pad/u 32;
    %mul;
    %jmp/0 T_3.33, 8;
 ; End of false expr.
    %blend;
T_3.33;
    %pad/u 8;
    %store/vec4 v0x13d07b9d0_0, 0, 8;
    %jmp T_3.31;
T_3.30 ;
    %load/vec4 v0x13d037c60_0;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_3.34, 4;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x13d07b430_0, 0, 3;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v0x13d07aff0_0, 0, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x13d07b5f0_0, 0, 3;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x13d07bca0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13d07b390_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x13d07bc10_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13d07b0a0_0, 0, 1;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x13d07b7e0_0, 0, 3;
    %load/vec4 v0x13d07b0a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.36, 8;
    %load/vec4 v0x13d07aff0_0;
    %pad/u 32;
    %load/vec4 v0x13d07b5f0_0;
    %pad/u 32;
    %mul;
    %pushi/vec4 2, 0, 32;
    %div;
    %jmp/1 T_3.37, 8;
T_3.36 ; End of true expr.
    %load/vec4 v0x13d07aff0_0;
    %pad/u 32;
    %load/vec4 v0x13d07b5f0_0;
    %pad/u 32;
    %mul;
    %jmp/0 T_3.37, 8;
 ; End of false expr.
    %blend;
T_3.37;
    %pad/u 8;
    %store/vec4 v0x13d07b9d0_0, 0, 8;
T_3.34 ;
T_3.31 ;
T_3.27 ;
T_3.23 ;
    %vpi_call 2 260 "$display", "-----------SIMLULATION PARAMS------------" {0 0 0};
    %vpi_call 2 261 "$display", "kern_cols        = %0d", v0x13d07b430_0 {0 0 0};
    %vpi_call 2 262 "$display", "cols             = %0d", v0x13d07aff0_0 {0 0 0};
    %vpi_call 2 263 "$display", "kerns            = %0d", v0x13d07b5f0_0 {0 0 0};
    %vpi_call 2 264 "$display", "stride           = %0d", v0x13d07bca0_0 {0 0 0};
    %vpi_call 2 265 "$display", "kern_addr_mode   = %0d", v0x13d07b390_0 {0 0 0};
    %vpi_call 2 266 "$display", "shift            = %0d", v0x13d07bc10_0 {0 0 0};
    %vpi_call 2 267 "$display", "en_max_pool      = %0d", v0x13d07b0a0_0 {0 0 0};
    %vpi_call 2 268 "$display", "mask             = %0d", v0x13d07b7e0_0 {0 0 0};
    %vpi_call 2 269 "$display", "result_cols      = %0d", v0x13d07b9d0_0 {0 0 0};
    %vpi_call 2 270 "$display", "-----------------------------------------" {0 0 0};
    %end;
S_0x13bff1980 .scope task, "load_data" "load_data" 2 379, 2 379 0, S_0x13bfe55f0;
 .timescale 0 0;
TD_tb_ren_conv_top_wrapper.load_data ;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 3026479, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 774778670, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 774860142, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1769174111, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1651076655, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1953653097, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852403303, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 791686964, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 808466745, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x13d07b730_0, 0, 512;
    %vpi_call 2 398 "$readmemb", v0x13d07b730_0, v0x13d07b690 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13d07b150_0, 0, 32;
T_4.38 ;
    %load/vec4 v0x13d07b150_0;
    %cmpi/s 255, 0, 32;
    %jmp/0xz T_4.39, 5;
    %load/vec4 v0x13d07b150_0;
    %addi 2, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x13d07b690, 4;
    %load/vec4 v0x13d07b150_0;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x13d07b690, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv/s 4, v0x13d07b150_0;
    %load/vec4a v0x13d07b690, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13d07b150_0;
    %pushi/vec4 3, 0, 32;
    %div/s;
    %ix/vec4/s 4;
    %store/vec4a v0x13d07b200, 4, 0;
    %load/vec4 v0x13d07b150_0;
    %pushi/vec4 3, 0, 32;
    %div/s;
    %load/vec4 v0x13d07b150_0;
    %pushi/vec4 3, 0, 32;
    %div/s;
    %ix/vec4/s 4;
    %load/vec4a v0x13d07b200, 4;
    %parti/s 8, 16, 6;
    %load/vec4 v0x13d07b150_0;
    %pushi/vec4 3, 0, 32;
    %div/s;
    %ix/vec4/s 4;
    %load/vec4a v0x13d07b200, 4;
    %parti/s 8, 8, 5;
    %load/vec4 v0x13d07b150_0;
    %pushi/vec4 3, 0, 32;
    %div/s;
    %ix/vec4/s 4;
    %load/vec4a v0x13d07b200, 4;
    %parti/s 8, 0, 2;
    %vpi_call 2 410 "$display", "image[%2d] = %3d %3d %3d", S<3,vec4,s32>, S<2,vec4,u8>, S<1,vec4,u8>, S<0,vec4,u8> {4 0 0};
    %load/vec4 v0x13d07b150_0;
    %addi 3, 0, 32;
    %store/vec4 v0x13d07b150_0, 0, 32;
    %jmp T_4.38;
T_4.39 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13d07b150_0, 0, 32;
T_4.40 ;
    %load/vec4 v0x13d07b150_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.41, 5;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x13d07b150_0;
    %pushi/vec4 4, 0, 32;
    %div;
    %add;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x13d07b150_0;
    %pushi/vec4 4, 0, 32;
    %div;
    %add;
    %muli 256, 0, 32;
    %add;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x13d07b150_0;
    %pushi/vec4 4, 0, 32;
    %div;
    %add;
    %muli 65536, 0, 32;
    %add;
    %pad/u 24;
    %ix/getv/s 4, v0x13d07b150_0;
    %store/vec4a v0x13d07b4e0, 4, 0;
    %load/vec4 v0x13d07b150_0;
    %addi 1, 0, 32;
    %store/vec4 v0x13d07b150_0, 0, 32;
    %jmp T_4.40;
T_4.41 ;
    %end;
S_0x13bfe0cd0 .scope task, "poll_done" "poll_done" 2 274, 2 274 0, S_0x13bfe55f0;
 .timescale 0 0;
v0x13d035f20_0 .var/i "cnt", 31 0;
v0x13d039240_0 .var "data_", 31 0;
v0x13d038ff0_0 .var "inst_no", 7 0;
E_0x13bf9dfb0 .event posedge, v0x13d07af40_0;
TD_tb_ren_conv_top_wrapper.poll_done ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13d039240_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13d035f20_0, 0, 32;
T_5.42 ;
    %load/vec4 v0x13d039240_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_5.43, 8;
    %pushi/vec4 805306368, 0, 32;
    %load/vec4 v0x13d038ff0_0;
    %pad/u 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0x13d07a620_0, 0, 32;
    %fork TD_tb_ren_conv_top_wrapper.wb_read, S_0x13d07a430;
    %join;
    %load/vec4 v0x13d07a6b0_0;
    %store/vec4 v0x13d039240_0, 0, 32;
    %load/vec4 v0x13d035f20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x13d035f20_0, 0, 32;
    %load/vec4 v0x13d035f20_0;
    %cmpi/s 100, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_5.44, 5;
    %vpi_call 2 289 "$display", "Stuck in polling for done... Finishing" {0 0 0};
    %vpi_call 2 290 "$finish" {0 0 0};
T_5.44 ;
    %pushi/vec4 10, 0, 32;
T_5.46 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.47, 5;
    %jmp/1 T_5.47, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x13bf9dfb0;
    %jmp T_5.46;
T_5.47 ;
    %pop/vec4 1;
    %jmp T_5.42;
T_5.43 ;
    %end;
S_0x13bfe04a0 .scope task, "readback_results" "readback_results" 2 318, 2 318 0, S_0x13bfe55f0;
 .timescale 0 0;
v0x13d02bb90_0 .var "inst_no", 7 0;
TD_tb_ren_conv_top_wrapper.readback_results ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13d07b150_0, 0, 32;
T_6.48 ;
    %load/vec4 v0x13d07b150_0;
    %load/vec4 v0x13d07b9d0_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_6.49, 5;
    %pushi/vec4 805307136, 0, 32;
    %load/vec4 v0x13d02bb90_0;
    %pad/u 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %load/vec4 v0x13d07b150_0;
    %muli 4, 0, 32;
    %add;
    %store/vec4 v0x13d07a620_0, 0, 32;
    %fork TD_tb_ren_conv_top_wrapper.wb_read, S_0x13d07a430;
    %join;
    %load/vec4 v0x13d07a6b0_0;
    %pad/u 20;
    %ix/getv/s 4, v0x13d07b150_0;
    %store/vec4a v0x13d07b930, 4, 0;
    %load/vec4 v0x13d07b150_0;
    %addi 1, 0, 32;
    %store/vec4 v0x13d07b150_0, 0, 32;
    %jmp T_6.48;
T_6.49 ;
    %end;
S_0x13bfe1ff0 .scope module, "ren_conv_top_wrapper_inst" "ren_conv_top_wrapper" 2 99, 3 3 0, S_0x13bfe55f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wb_clk_i";
    .port_info 1 /INPUT 1 "wb_rst_i";
    .port_info 2 /INPUT 1 "wbs_stb_i";
    .port_info 3 /INPUT 1 "wbs_cyc_i";
    .port_info 4 /INPUT 1 "wbs_we_i";
    .port_info 5 /INPUT 4 "wbs_sel_i";
    .port_info 6 /INPUT 32 "wbs_dat_i";
    .port_info 7 /INPUT 32 "wbs_adr_i";
    .port_info 8 /OUTPUT 1 "wbs_ack_o";
    .port_info 9 /OUTPUT 32 "wbs_dat_o";
P_0x13bff5d80 .param/l "COL_WIDTH" 0 3 7, +C4<00000000000000000000000000001000>;
P_0x13bff5dc0 .param/l "IMG_ADDR_WIDTH" 0 3 9, +C4<00000000000000000000000000001000>;
P_0x13bff5e00 .param/l "KERN_CNT_WIDTH" 0 3 8, +C4<00000000000000000000000000000011>;
P_0x13bff5e40 .param/l "KERN_COL_WIDTH" 0 3 6, +C4<00000000000000000000000000000011>;
P_0x13bff5e80 .param/l "NO_OF_INSTS" 0 3 5, +C4<00000000000000000000000000000100>;
P_0x13bff5ec0 .param/l "RSLT_ADDR_WIDTH" 0 3 10, +C4<00000000000000000000000000001000>;
L_0x13d07c300 .functor OR 1, v0x13d0437a0_0, v0x13d055110_0, C4<0>, C4<0>;
L_0x13d07c3f0 .functor OR 1, L_0x13d07c300, v0x13d066a30_0, C4<0>, C4<0>;
L_0x13d07c4e0 .functor OR 1, L_0x13d07c3f0, v0x13d078430_0, C4<0>, C4<0>;
v0x13d079360_0 .net *"_ivl_0", 0 0, L_0x13d07c300;  1 drivers
v0x13d079400_0 .net *"_ivl_2", 0 0, L_0x13d07c3f0;  1 drivers
v0x13d0794a0_0 .var "addr_r", 1 0;
v0x13d079530_0 .net "wb_clk_i", 0 0, v0x13d07bd40_0;  1 drivers
v0x13d079640_0 .net "wb_rst_i", 0 0, v0x13d07bdd0_0;  1 drivers
v0x13d079750_0 .net "wbs_ack_o", 0 0, L_0x13d07c4e0;  alias, 1 drivers
v0x13d0797e0_0 .net "wbs_ack_out_0", 0 0, v0x13d0437a0_0;  1 drivers
v0x13d079870_0 .net "wbs_ack_out_1", 0 0, v0x13d055110_0;  1 drivers
v0x13d079900_0 .net "wbs_ack_out_2", 0 0, v0x13d066a30_0;  1 drivers
v0x13d079a10_0 .net "wbs_ack_out_3", 0 0, v0x13d078430_0;  1 drivers
v0x13d079aa0_0 .net "wbs_adr_i", 31 0, v0x13d07bf10_0;  1 drivers
v0x13d079bb0_0 .net "wbs_cyc_i", 0 0, v0x13d07bfa0_0;  1 drivers
v0x13d079cc0_0 .net "wbs_dat_i", 31 0, v0x13d07c030_0;  1 drivers
v0x13d079d50_0 .var "wbs_dat_o", 31 0;
v0x13d079de0_0 .net "wbs_dat_out_0", 31 0, L_0x13d07cc00;  1 drivers
v0x13d079e70_0 .net "wbs_dat_out_1", 31 0, L_0x13d080ad0;  1 drivers
v0x13d079f00_0 .net "wbs_dat_out_2", 31 0, L_0x13d084e00;  1 drivers
v0x13d07a090_0 .net "wbs_dat_out_3", 31 0, L_0x13d088bb0;  1 drivers
v0x13d07a120_0 .net "wbs_sel_i", 3 0, v0x13d07c150_0;  1 drivers
v0x13d07a1b0_0 .net "wbs_stb_i", 0 0, v0x13d07c1e0_0;  1 drivers
v0x13d07a2c0_0 .net "wbs_we_i", 0 0, v0x13d07c270_0;  1 drivers
E_0x13d037cf0/0 .event anyedge, v0x13d0794a0_0, v0x13d044160_0, v0x13d055ad0_0, v0x13d067530_0;
E_0x13d037cf0/1 .event anyedge, v0x13d078df0_0;
E_0x13d037cf0 .event/or E_0x13d037cf0/0, E_0x13d037cf0/1;
E_0x13d037d30 .event posedge, v0x13d043fb0_0;
S_0x13bfc7990 .scope module, "ren_conv_top_inst_0" "ren_conv_top" 3 67, 4 6 0, S_0x13bfe1ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wb_clk_i";
    .port_info 1 /INPUT 1 "wb_rst_i";
    .port_info 2 /INPUT 1 "wbs_stb_i";
    .port_info 3 /INPUT 1 "wbs_cyc_i";
    .port_info 4 /INPUT 1 "wbs_we_i";
    .port_info 5 /INPUT 4 "wbs_sel_i";
    .port_info 6 /INPUT 32 "wbs_dat_i";
    .port_info 7 /INPUT 32 "wbs_adr_i";
    .port_info 8 /OUTPUT 1 "wbs_ack_o";
    .port_info 9 /OUTPUT 32 "wbs_dat_o";
P_0x13bf6ebe0 .param/l "COL_WIDTH" 0 4 12, +C4<00000000000000000000000000001000>;
P_0x13bf6ec20 .param/l "IMG_ADDR_WIDTH" 0 4 14, +C4<00000000000000000000000000001000>;
P_0x13bf6ec60 .param/l "KERN_CNT_WIDTH" 0 4 13, +C4<00000000000000000000000000000011>;
P_0x13bf6eca0 .param/l "KERN_COL_WIDTH" 0 4 11, +C4<00000000000000000000000000000011>;
P_0x13bf6ece0 .param/l "MY_ADDR" 0 4 8, C4<000000000000000000000000000110000>;
P_0x13bf6ed20 .param/l "MY_ADDR_LSB" 0 4 10, +C4<00000000000000000000000000011000>;
P_0x13bf6ed60 .param/l "MY_ADDR_MSB" 0 4 9, +C4<00000000000000000000000000100000>;
P_0x13bf6eda0 .param/l "RSLT_ADDR_WIDTH" 0 4 15, +C4<00000000000000000000000000001000>;
L_0x13d07c610 .functor BUFZ 1, v0x13d07bd40_0, C4<0>, C4<0>, C4<0>;
L_0x13d07c680 .functor BUFZ 1, v0x13d07bdd0_0, C4<0>, C4<0>, C4<0>;
L_0x13d07ca40 .functor AND 1, L_0x13d07c920, v0x13d07bfa0_0, C4<1>, C4<1>;
L_0x13d07cb10 .functor AND 1, L_0x13d07ca40, v0x13d07c1e0_0, C4<1>, C4<1>;
L_0x13d07cc00 .functor BUFZ 32, v0x13d0436f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x13d07d0c0 .functor AND 1, L_0x13d07cf80, L_0x13d07cb10, C4<1>, C4<1>;
L_0x13d07d1f0 .functor AND 1, L_0x13d07d0c0, v0x13d07c270_0, C4<1>, C4<1>;
L_0x13d07d6d0 .functor AND 1, L_0x13d07d560, L_0x13d07cb10, C4<1>, C4<1>;
L_0x13d07d790 .functor AND 1, L_0x13d07d6d0, v0x13d07c270_0, C4<1>, C4<1>;
L_0x13d07db40 .functor AND 1, L_0x13d07da60, L_0x13d07cb10, C4<1>, C4<1>;
L_0x13d07dcd0 .functor AND 1, L_0x13d07db40, v0x13d07c270_0, C4<1>, C4<1>;
L_0x13d07e120 .functor AND 1, L_0x13d07e040, L_0x13d07cb10, C4<1>, C4<1>;
L_0x13d07e240 .functor AND 1, L_0x13d07e120, v0x13d07c270_0, C4<1>, C4<1>;
L_0x13d07f860 .functor OR 1, L_0x13d07c680, L_0x13d07e5d0, C4<0>, C4<0>;
L_0x13d0802a0 .functor NOT 1, v0x13d022dc0_0, C4<0>, C4<0>, C4<0>;
L_0x13d080030 .functor AND 1, v0x13bf9b6a0_0, L_0x13d0802a0, C4<1>, C4<1>;
L_0x130040058 .functor BUFT 1, C4<000000000000000000000000000110000>, C4<0>, C4<0>, C4<0>;
v0x13d014a00_0 .net/2u *"_ivl_10", 32 0, L_0x130040058;  1 drivers
L_0x130040370 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x13d014610_0 .net *"_ivl_103", 1 0, L_0x130040370;  1 drivers
v0x13d0146a0_0 .net *"_ivl_109", 0 0, L_0x13d0802a0;  1 drivers
v0x13d01ff60_0 .net *"_ivl_12", 0 0, L_0x13d07c920;  1 drivers
v0x13d01fff0_0 .net *"_ivl_14", 0 0, L_0x13d07ca40;  1 drivers
v0x13d01f220_0 .net *"_ivl_23", 1 0, L_0x13d07cd50;  1 drivers
v0x13d01f2b0_0 .net *"_ivl_24", 31 0, L_0x13d07cdf0;  1 drivers
L_0x1300400a0 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13bfbc690_0 .net *"_ivl_27", 29 0, L_0x1300400a0;  1 drivers
L_0x1300400e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13bfbc720_0 .net/2u *"_ivl_28", 31 0, L_0x1300400e8;  1 drivers
v0x13bf93440_0 .net *"_ivl_30", 0 0, L_0x13d07cf80;  1 drivers
v0x13bf934d0_0 .net *"_ivl_32", 0 0, L_0x13d07d0c0;  1 drivers
v0x13bf93560_0 .net *"_ivl_37", 2 0, L_0x13d07d2a0;  1 drivers
v0x13bfa3360_0 .net *"_ivl_38", 31 0, L_0x13d07d480;  1 drivers
L_0x130040130 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13bfa33f0_0 .net *"_ivl_41", 28 0, L_0x130040130;  1 drivers
L_0x130040178 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x13bfa3480_0 .net/2u *"_ivl_42", 31 0, L_0x130040178;  1 drivers
v0x13d0228a0_0 .net *"_ivl_44", 0 0, L_0x13d07d560;  1 drivers
v0x13d022930_0 .net *"_ivl_46", 0 0, L_0x13d07d6d0;  1 drivers
v0x13d0229c0_0 .net *"_ivl_5", 7 0, L_0x13d07c6f0;  1 drivers
v0x13bf3ecc0_0 .net *"_ivl_51", 1 0, L_0x13d07d840;  1 drivers
v0x13bf3ed50_0 .net *"_ivl_52", 31 0, L_0x13d07d8e0;  1 drivers
L_0x1300401c0 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13bf26bb0_0 .net *"_ivl_55", 29 0, L_0x1300401c0;  1 drivers
L_0x130040208 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x13bf26c40_0 .net/2u *"_ivl_56", 31 0, L_0x130040208;  1 drivers
v0x13bf26cd0_0 .net *"_ivl_58", 0 0, L_0x13d07da60;  1 drivers
v0x13d042510_0 .net *"_ivl_6", 32 0, L_0x13d07c790;  1 drivers
v0x13d0425a0_0 .net *"_ivl_60", 0 0, L_0x13d07db40;  1 drivers
v0x13d042630_0 .net *"_ivl_65", 1 0, L_0x13d07de40;  1 drivers
v0x13d0426c0_0 .net *"_ivl_66", 31 0, L_0x13d07dee0;  1 drivers
L_0x130040250 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13d042750_0 .net *"_ivl_69", 29 0, L_0x130040250;  1 drivers
L_0x130040298 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x13d0427e0_0 .net/2u *"_ivl_70", 31 0, L_0x130040298;  1 drivers
v0x13d042870_0 .net *"_ivl_72", 0 0, L_0x13d07e040;  1 drivers
v0x13d042900_0 .net *"_ivl_74", 0 0, L_0x13d07e120;  1 drivers
v0x13d042990_0 .net *"_ivl_83", 5 0, L_0x13d07fa50;  1 drivers
L_0x1300402e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x13d042a20_0 .net *"_ivl_87", 1 0, L_0x1300402e0;  1 drivers
L_0x130040010 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13bf3ebc0_0 .net *"_ivl_9", 24 0, L_0x130040010;  1 drivers
v0x13d042cb0_0 .net *"_ivl_90", 5 0, L_0x13d07fc20;  1 drivers
L_0x130040328 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x13d042d40_0 .net *"_ivl_94", 1 0, L_0x130040328;  1 drivers
v0x13d042dd0_0 .net *"_ivl_99", 5 0, L_0x13d07fcc0;  1 drivers
v0x13d042e60_0 .net "accum_ovrflow", 0 0, v0x13d00f1b0_0;  1 drivers
v0x13d042ef0_0 .net "clk", 0 0, L_0x13d07c610;  1 drivers
v0x13d042f80_0 .net "cols", 7 0, L_0x13d07e810;  1 drivers
v0x13d043010_0 .net "data_out_regs", 31 0, v0x13d010100_0;  1 drivers
v0x13d0430a0_0 .net "data_out_result", 19 0, v0x13bf9fce0_0;  1 drivers
v0x13d043130_0 .net "done", 0 0, v0x13d022dc0_0;  1 drivers
v0x13d0431c0_0 .net "en_max_pool", 0 0, L_0x13d07eeb0;  1 drivers
v0x13d043250_0 .net "img_addr", 7 0, v0x13bf92c50_0;  1 drivers
v0x13d0432e0_0 .net "img_data", 23 0, v0x13bfa1bf0_0;  1 drivers
v0x13d043370_0 .net "kern_addr", 5 0, v0x13bf725b0_0;  1 drivers
v0x13d043400_0 .net "kern_addr_mode", 0 0, L_0x13d07ed30;  1 drivers
v0x13d043490_0 .net "kern_cols", 2 0, L_0x13d07e6f0;  1 drivers
v0x13d043520_0 .net "kern_data", 23 0, v0x13d01f6c0_0;  1 drivers
v0x13d0435b0_0 .net "kerns", 2 0, L_0x13d07e9b0;  1 drivers
v0x13d043650_0 .net "mask", 2 0, L_0x13d07ef50;  1 drivers
v0x13d0436f0_0 .var "rdata", 31 0;
v0x13d0437a0_0 .var "ready", 0 0;
v0x13d043840_0 .net "reset", 0 0, L_0x13d07c680;  1 drivers
v0x13d0438d0_0 .net "result_addr", 7 0, v0x13bfea830_0;  1 drivers
v0x13d0439b0_0 .net "result_cols", 7 0, L_0x13d07eb70;  1 drivers
v0x13d043a40_0 .net "result_data", 19 0, v0x13bfe3a90_0;  1 drivers
v0x13d043b50_0 .net "result_valid", 0 0, v0x13bf9b6a0_0;  1 drivers
v0x13d043c60_0 .net "shift", 3 0, L_0x13d07ec10;  1 drivers
v0x13d043d70_0 .net "soft_reset", 0 0, L_0x13d07e5d0;  1 drivers
v0x13d043e00_0 .net "start", 0 0, L_0x13d07e530;  1 drivers
v0x13d043e90_0 .net "stride", 7 0, L_0x13d07ead0;  1 drivers
v0x13d043f20_0 .net "valid", 0 0, L_0x13d07cb10;  1 drivers
v0x13d043fb0_0 .net "wb_clk_i", 0 0, v0x13d07bd40_0;  alias, 1 drivers
v0x13d042ab0_0 .net "wb_rst_i", 0 0, v0x13d07bdd0_0;  alias, 1 drivers
v0x13d042b40_0 .net "wbs_ack_o", 0 0, v0x13d0437a0_0;  alias, 1 drivers
v0x13d042bd0_0 .net "wbs_adr_i", 31 0, v0x13d07bf10_0;  alias, 1 drivers
v0x13d044040_0 .net "wbs_cyc_i", 0 0, v0x13d07bfa0_0;  alias, 1 drivers
v0x13d0440d0_0 .net "wbs_dat_i", 31 0, v0x13d07c030_0;  alias, 1 drivers
v0x13d044160_0 .net "wbs_dat_o", 31 0, L_0x13d07cc00;  alias, 1 drivers
v0x13d0441f0_0 .net "wbs_sel_i", 3 0, v0x13d07c150_0;  alias, 1 drivers
v0x13d0442a0_0 .net "wbs_stb_i", 0 0, v0x13d07c1e0_0;  alias, 1 drivers
v0x13d044340_0 .net "wbs_we_i", 0 0, v0x13d07c270_0;  alias, 1 drivers
v0x13d0443e0_0 .net "we_img_ram", 0 0, L_0x13d07d790;  1 drivers
v0x13d044470_0 .net "we_kern_ram", 0 0, L_0x13d07dcd0;  1 drivers
v0x13d044520_0 .net "we_regs", 0 0, L_0x13d07d1f0;  1 drivers
v0x13d0445f0_0 .net "we_res_ram", 0 0, L_0x13d07e240;  1 drivers
L_0x13d07c6f0 .part v0x13d07bf10_0, 24, 8;
L_0x13d07c790 .concat [ 8 25 0 0], L_0x13d07c6f0, L_0x130040010;
L_0x13d07c920 .cmp/eq 33, L_0x13d07c790, L_0x130040058;
L_0x13d07cd50 .part v0x13d07bf10_0, 8, 2;
L_0x13d07cdf0 .concat [ 2 30 0 0], L_0x13d07cd50, L_0x1300400a0;
L_0x13d07cf80 .cmp/eq 32, L_0x13d07cdf0, L_0x1300400e8;
L_0x13d07d2a0 .part v0x13d07bf10_0, 8, 3;
L_0x13d07d480 .concat [ 3 29 0 0], L_0x13d07d2a0, L_0x130040130;
L_0x13d07d560 .cmp/eq 32, L_0x13d07d480, L_0x130040178;
L_0x13d07d840 .part v0x13d07bf10_0, 8, 2;
L_0x13d07d8e0 .concat [ 2 30 0 0], L_0x13d07d840, L_0x1300401c0;
L_0x13d07da60 .cmp/eq 32, L_0x13d07d8e0, L_0x130040208;
L_0x13d07de40 .part v0x13d07bf10_0, 8, 2;
L_0x13d07dee0 .concat [ 2 30 0 0], L_0x13d07de40, L_0x130040250;
L_0x13d07e040 .cmp/eq 32, L_0x13d07dee0, L_0x130040298;
L_0x13d07f0e0 .part v0x13d07bf10_0, 2, 2;
L_0x13d07fa50 .part L_0x13d07ead0, 0, 6;
L_0x13d07fb80 .concat [ 6 2 0 0], L_0x13d07fa50, L_0x1300402e0;
L_0x13d07fc20 .part L_0x13d07eb70, 0, 6;
L_0x13d07fd60 .concat [ 6 2 0 0], L_0x13d07fc20, L_0x130040328;
L_0x13d07fe00 .part v0x13d07c030_0, 0, 24;
L_0x13d07fcc0 .part v0x13d07bf10_0, 2, 6;
L_0x13d07ff50 .concat [ 6 2 0 0], L_0x13d07fcc0, L_0x130040370;
L_0x13d07fea0 .part v0x13d07c030_0, 0, 24;
L_0x13d080130 .part v0x13d07bf10_0, 2, 6;
L_0x13d0803e0 .part v0x13bfea830_0, 0, 6;
L_0x13d080480 .part v0x13d07bf10_0, 2, 6;
S_0x13bfcbe60 .scope module, "cfg_regs_inst" "regs" 4 92, 5 3 0, S_0x13bfc7990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
    .port_info 6 /OUTPUT 1 "start";
    .port_info 7 /OUTPUT 1 "soft_reset";
    .port_info 8 /OUTPUT 3 "kern_cols";
    .port_info 9 /OUTPUT 8 "cols";
    .port_info 10 /OUTPUT 3 "kerns";
    .port_info 11 /OUTPUT 8 "stride";
    .port_info 12 /OUTPUT 1 "kern_addr_mode";
    .port_info 13 /OUTPUT 8 "result_cols";
    .port_info 14 /OUTPUT 4 "shift";
    .port_info 15 /OUTPUT 1 "en_max_pool";
    .port_info 16 /OUTPUT 3 "mask";
    .port_info 17 /INPUT 1 "done";
    .port_info 18 /INPUT 1 "accum_ovrflow";
P_0x13d01e0d0 .param/l "DWIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0x13bfd5650_0 .net *"_ivl_6", 29 0, L_0x13d07e2b0;  1 drivers
v0x13bfbb040_0 .net "accum_ovrflow", 0 0, v0x13d00f1b0_0;  alias, 1 drivers
v0x13bfbb0d0_0 .net "addr", 1 0, L_0x13d07f0e0;  1 drivers
v0x13bfac380_0 .net "clk", 0 0, L_0x13d07c610;  alias, 1 drivers
v0x13bfac410_0 .net "cols", 7 0, L_0x13d07e810;  alias, 1 drivers
v0x13d03a580_0 .net "data_in", 31 0, v0x13d07c030_0;  alias, 1 drivers
v0x13d03a610_0 .net "data_out", 31 0, v0x13d010100_0;  alias, 1 drivers
v0x13d02c390_0 .net "done", 0 0, v0x13d022dc0_0;  alias, 1 drivers
v0x13d02c420_0 .net "en_max_pool", 0 0, L_0x13d07eeb0;  alias, 1 drivers
v0x13d011440_0 .net "kern_addr_mode", 0 0, L_0x13d07ed30;  alias, 1 drivers
v0x13d0114d0_0 .net "kern_cols", 2 0, L_0x13d07e6f0;  alias, 1 drivers
v0x13bfeff80_0 .net "kerns", 2 0, L_0x13d07e9b0;  alias, 1 drivers
v0x13bff0010_0 .net "mask", 2 0, L_0x13d07ef50;  alias, 1 drivers
v0x13bfc6e40 .array "regs", 4 0;
v0x13bfc6e40_0 .net v0x13bfc6e40 0, 31 0, v0x13d01e2d0_0; 1 drivers
v0x13bfc6e40_1 .net v0x13bfc6e40 1, 31 0, v0x13d01ce50_0; 1 drivers
v0x13bfc6e40_2 .net v0x13bfc6e40 2, 31 0, v0x13d01cb40_0; 1 drivers
v0x13bfc6e40_3 .net v0x13bfc6e40 3, 31 0, v0x13d00eb30_0; 1 drivers
o0x130008a00 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x13bfc6e40_4 .net v0x13bfc6e40 4, 31 0, o0x130008a00; 0 drivers
v0x13bf9dc00_0 .net "reset", 0 0, L_0x13d07c680;  alias, 1 drivers
v0x13bf9dc90_0 .net "result_cols", 7 0, L_0x13d07eb70;  alias, 1 drivers
v0x13d01d140_0 .net "shift", 3 0, L_0x13d07ec10;  alias, 1 drivers
v0x13d01d1d0_0 .net "soft_reset", 0 0, L_0x13d07e5d0;  alias, 1 drivers
v0x13bff3f70_0 .net "start", 0 0, L_0x13d07e530;  alias, 1 drivers
v0x13bff4000_0 .net "stride", 7 0, L_0x13d07ead0;  alias, 1 drivers
v0x13bff2ba0_0 .net "wr_en", 0 0, L_0x13d07d1f0;  alias, 1 drivers
L_0x13d07e2b0 .part v0x13d01e2d0_0, 2, 30;
L_0x13d07e390 .concat [ 1 1 30 0], v0x13d022dc0_0, v0x13d00f1b0_0, L_0x13d07e2b0;
L_0x13d07e530 .part v0x13d01e2d0_0, 2, 1;
L_0x13d07e5d0 .part v0x13d01e2d0_0, 3, 1;
L_0x13d07e6f0 .part v0x13d01ce50_0, 0, 3;
L_0x13d07e810 .part v0x13d01ce50_0, 8, 8;
L_0x13d07e9b0 .part v0x13d01ce50_0, 16, 3;
L_0x13d07ead0 .part v0x13d01ce50_0, 24, 8;
L_0x13d07eb70 .part v0x13d01cb40_0, 0, 8;
L_0x13d07ec10 .part v0x13d01cb40_0, 8, 4;
L_0x13d07ed30 .part v0x13d01cb40_0, 16, 1;
L_0x13d07eeb0 .part v0x13d01cb40_0, 17, 1;
L_0x13d07ef50 .part v0x13d01cb40_0, 18, 3;
S_0x13bfcb050 .scope module, "ctrl_status_regs_4_inst" "ctrl_status_regs_4" 5 42, 6 15 0, S_0x13bfcbe60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
    .port_info 6 /OUTPUT 32 "ctrl0";
    .port_info 7 /OUTPUT 32 "ctrl1";
    .port_info 8 /OUTPUT 32 "ctrl2";
    .port_info 9 /OUTPUT 32 "ctrl3";
    .port_info 10 /INPUT 32 "status0";
    .port_info 11 /INPUT 32 "status1";
    .port_info 12 /INPUT 32 "status2";
    .port_info 13 /INPUT 32 "status3";
P_0x13d01d4b0 .param/l "DWIDTH" 0 6 17, +C4<00000000000000000000000000100000>;
v0x13d01e970_0 .net "addr", 1 0, L_0x13d07f0e0;  alias, 1 drivers
v0x13d01e5a0_0 .net "clk", 0 0, L_0x13d07c610;  alias, 1 drivers
v0x13d01e2d0_0 .var "ctrl0", 31 0;
v0x13d01ce50_0 .var "ctrl1", 31 0;
v0x13d01cb40_0 .var "ctrl2", 31 0;
v0x13d00eb30_0 .var "ctrl3", 31 0;
v0x13d00cde0_0 .net "data_in", 31 0, v0x13d07c030_0;  alias, 1 drivers
v0x13d010100_0 .var "data_out", 31 0;
v0x13d00feb0_0 .net "reset", 0 0, L_0x13d07c680;  alias, 1 drivers
v0x13bffe700_0 .net "status0", 31 0, L_0x13d07e390;  1 drivers
v0x13bffe790_0 .net "status1", 31 0, v0x13d01ce50_0;  alias, 1 drivers
v0x13bfe4280_0 .net "status2", 31 0, v0x13d01cb40_0;  alias, 1 drivers
v0x13bfe4310_0 .net "status3", 31 0, v0x13d00eb30_0;  alias, 1 drivers
v0x13bfd55c0_0 .net "wr_en", 0 0, L_0x13d07d1f0;  alias, 1 drivers
E_0x13d01d530/0 .event anyedge, v0x13d01e970_0, v0x13bffe700_0, v0x13d01ce50_0, v0x13d01cb40_0;
E_0x13d01d530/1 .event anyedge, v0x13d00eb30_0;
E_0x13d01d530 .event/or E_0x13d01d530/0, E_0x13d01d530/1;
E_0x13d01f0a0 .event posedge, v0x13d01e5a0_0;
S_0x13bfc95d0 .scope module, "img_dffram" "dffram" 4 154, 7 1 0, S_0x13bfc7990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 24 "dat_o";
    .port_info 3 /OUTPUT 24 "dat_o2";
    .port_info 4 /INPUT 24 "dat_i";
    .port_info 5 /INPUT 8 "adr_w";
    .port_info 6 /INPUT 8 "adr_r";
P_0x13d021fb0 .param/l "AWIDTH" 0 7 4, +C4<00000000000000000000000000001000>;
P_0x13d021ff0 .param/l "DWIDTH" 0 7 3, +C4<00000000000000000000000000011000>;
v0x13bfcaee0_0 .net "adr_r", 7 0, v0x13bf92c50_0;  alias, 1 drivers
v0x13bfc9a60_0 .net "adr_w", 7 0, L_0x13d07ff50;  1 drivers
v0x13bfc9af0_0 .net "clk", 0 0, L_0x13d07c610;  alias, 1 drivers
v0x13bfc93c0_0 .net "dat_i", 23 0, L_0x13d07fe00;  1 drivers
v0x13bfc9450_0 .var "dat_o", 23 0;
v0x13bfa1bf0_0 .var "dat_o2", 23 0;
v0x13bfa1c80 .array "r", 255 0, 23 0;
v0x13bfa0820_0 .net "we", 0 0, L_0x13d07d790;  alias, 1 drivers
S_0x13bfc8840 .scope module, "kerns_dffram" "dffram" 4 170, 7 1 0, S_0x13bfc7990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 24 "dat_o";
    .port_info 3 /OUTPUT 24 "dat_o2";
    .port_info 4 /INPUT 24 "dat_i";
    .port_info 5 /INPUT 6 "adr_w";
    .port_info 6 /INPUT 6 "adr_r";
P_0x13bfa01d0 .param/l "AWIDTH" 0 7 4, +C4<00000000000000000000000000000110>;
P_0x13bfa0210 .param/l "DWIDTH" 0 7 3, +C4<00000000000000000000000000011000>;
v0x13d012b20_0 .net "adr_r", 5 0, v0x13bf725b0_0;  alias, 1 drivers
v0x13d021130_0 .net "adr_w", 5 0, L_0x13d080130;  1 drivers
v0x13d0211c0_0 .net "clk", 0 0, L_0x13d07c610;  alias, 1 drivers
v0x13d01fd60_0 .net "dat_i", 23 0, L_0x13d07fea0;  1 drivers
v0x13d01fdf0_0 .var "dat_o", 23 0;
v0x13d01f6c0_0 .var "dat_o2", 23 0;
v0x13d01f750 .array "r", 63 0, 23 0;
v0x13bf54de0_0 .net "we", 0 0, L_0x13d07dcd0;  alias, 1 drivers
S_0x13bfb7a90 .scope module, "ren_conv_inst" "ren_conv" 4 124, 8 4 0, S_0x13bfc7990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 1 "done";
    .port_info 4 /INPUT 3 "kern_cols";
    .port_info 5 /INPUT 8 "cols";
    .port_info 6 /INPUT 3 "kerns";
    .port_info 7 /INPUT 8 "stride";
    .port_info 8 /INPUT 1 "kern_addr_mode";
    .port_info 9 /INPUT 8 "result_cols";
    .port_info 10 /INPUT 4 "shift";
    .port_info 11 /INPUT 1 "en_max_pool";
    .port_info 12 /INPUT 3 "mask";
    .port_info 13 /INPUT 24 "img_data";
    .port_info 14 /INPUT 24 "kern_data";
    .port_info 15 /OUTPUT 6 "kern_addr";
    .port_info 16 /OUTPUT 8 "img_addr";
    .port_info 17 /OUTPUT 8 "result_addr";
    .port_info 18 /OUTPUT 20 "result_data";
    .port_info 19 /OUTPUT 1 "result_valid";
    .port_info 20 /OUTPUT 1 "accum_ovrflow";
P_0x13d0422d0 .param/l "COL_WIDTH" 0 8 7, +C4<00000000000000000000000000001000>;
P_0x13d042310 .param/l "IMG_ADDR_WIDTH" 0 8 9, +C4<00000000000000000000000000001000>;
P_0x13d042350 .param/l "IMG_DWIDTH" 0 8 12, +C4<00000000000000000000000000011000>;
P_0x13d042390 .param/l "KERN_CNT_WIDTH" 0 8 8, +C4<00000000000000000000000000000011>;
P_0x13d0423d0 .param/l "KERN_COL_WIDTH" 0 8 6, +C4<00000000000000000000000000000011>;
P_0x13d042410 .param/l "KERN_DWIDTH" 0 8 13, +C4<00000000000000000000000000011000>;
P_0x13d042450 .param/l "RESULT_DWIDTH" 0 8 14, +C4<00000000000000000000000000010100>;
P_0x13d042490 .param/l "RSLT_ADDR_WIDTH" 0 8 10, +C4<00000000000000000000000000001000>;
P_0x13d0424d0 .param/l "SHFT_WIDTH" 0 8 11, +C4<00000000000000000000000000000100>;
v0x13d022fd0_0 .net "accum_ovrflow", 0 0, v0x13d00f1b0_0;  alias, 1 drivers
v0x13d0219e0_0 .net "clk", 0 0, L_0x13d07c610;  alias, 1 drivers
v0x13d021a70_0 .net "clr_col_cnt", 0 0, v0x13bfa3880_0;  1 drivers
v0x13d020cb0_0 .net "clr_k_col_cnt", 0 0, v0x13bfa1560_0;  1 drivers
v0x13d020d40_0 .net "cols", 7 0, L_0x13d07e810;  alias, 1 drivers
v0x13d020610_0 .net "done", 0 0, v0x13d022dc0_0;  alias, 1 drivers
v0x13d0206a0_0 .net "en_max_pool", 0 0, L_0x13d07eeb0;  alias, 1 drivers
v0x13d010f00_0 .net "img_addr", 7 0, v0x13bf92c50_0;  alias, 1 drivers
v0x13d010f90_0 .net "img_data", 23 0, v0x13bfa1bf0_0;  alias, 1 drivers
v0x13bfe7830_0 .net "kern_addr", 5 0, v0x13bf725b0_0;  alias, 1 drivers
v0x13bfe7450_0 .net "kern_addr_mode", 0 0, L_0x13d07ed30;  alias, 1 drivers
v0x13bfe74e0_0 .net "kern_cols", 2 0, L_0x13d07e6f0;  alias, 1 drivers
v0x13bff2da0_0 .net "kern_data", 23 0, v0x13d01f6c0_0;  alias, 1 drivers
v0x13bff2e30_0 .net "kerns", 2 0, L_0x13d07e9b0;  alias, 1 drivers
v0x13bff2060_0 .net "mask", 2 0, L_0x13d07ef50;  alias, 1 drivers
v0x13bff20f0_0 .net "reset", 0 0, L_0x13d07f860;  1 drivers
v0x13bfbe670_0 .net "result_addr", 7 0, v0x13bfea830_0;  alias, 1 drivers
v0x13bfbe310_0 .net "result_cols", 7 0, L_0x13d07fd60;  1 drivers
v0x13bfbe3a0_0 .net "result_data", 19 0, v0x13bfe3a90_0;  alias, 1 drivers
v0x13bfc9c60_0 .net "result_valid", 0 0, v0x13bf9b6a0_0;  alias, 1 drivers
v0x13bfc9cf0_0 .net "shift", 3 0, L_0x13d07ec10;  alias, 1 drivers
v0x13bfc8f20_0 .net "start", 0 0, L_0x13d07e530;  alias, 1 drivers
v0x13bfc8fb0_0 .net "stride", 7 0, L_0x13d07fb80;  1 drivers
S_0x13bfb7260 .scope module, "agu_inst" "agu" 8 59, 9 3 0, S_0x13bfb7a90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "en_result_addr";
    .port_info 4 /INPUT 3 "kern_cols";
    .port_info 5 /INPUT 8 "cols";
    .port_info 6 /INPUT 3 "kerns";
    .port_info 7 /INPUT 8 "stride";
    .port_info 8 /INPUT 1 "kern_addr_mode";
    .port_info 9 /INPUT 8 "result_cols";
    .port_info 10 /OUTPUT 6 "kern_addr";
    .port_info 11 /OUTPUT 8 "img_addr";
    .port_info 12 /OUTPUT 8 "result_addr";
    .port_info 13 /OUTPUT 1 "clr_k_col_cnt";
    .port_info 14 /OUTPUT 1 "clr_col_cnt";
    .port_info 15 /OUTPUT 1 "done";
P_0x13bfda0f0 .param/l "COL_WIDTH" 0 9 6, +C4<00000000000000000000000000001000>;
P_0x13bfda130 .param/l "IMG_ADDR_WIDTH" 0 9 8, +C4<00000000000000000000000000001000>;
P_0x13bfda170 .param/l "KERN_CNT_WIDTH" 0 9 7, +C4<00000000000000000000000000000011>;
P_0x13bfda1b0 .param/l "KERN_COL_WIDTH" 0 9 5, +C4<00000000000000000000000000000011>;
P_0x13bfda1f0 .param/l "RSLT_ADDR_WIDTH" 0 9 9, +C4<00000000000000000000000000001000>;
v0x13bfa37f0_0 .net "clk", 0 0, L_0x13d07c610;  alias, 1 drivers
v0x13bfa3880_0 .var "clr_col_cnt", 0 0;
v0x13bfa2290_0 .var "clr_img_addr", 0 0;
v0x13bfa2320_0 .var "clr_img_st", 0 0;
v0x13bfa1560_0 .var "clr_k_col_cnt", 0 0;
v0x13bfa15f0_0 .var "clr_kerns_cnt", 0 0;
v0x13bfa0ec0_0 .net "clr_kerns_cnt_d", 7 0, v0x13bfb0f40_0;  1 drivers
v0x13bfa0f50_0 .var "clr_result_addr", 0 0;
v0x13d0303f0_0 .var "col_cnt", 7 0;
v0x13d022d30_0 .net "cols", 7 0, L_0x13d07e810;  alias, 1 drivers
v0x13d022dc0_0 .var "done", 0 0;
v0x13d0217d0_0 .var "en_col_cnt", 0 0;
v0x13d021860_0 .var "en_img_addr", 0 0;
v0x13d020aa0_0 .var "en_img_st", 0 0;
v0x13d020b30_0 .var "en_k_col_cnt", 0 0;
v0x13d020400_0 .var "en_kerns_cnt", 0 0;
v0x13d020490_0 .net "en_result_addr", 0 0, v0x13bf9b6a0_0;  alias, 1 drivers
v0x13bf92c50_0 .var "img_addr", 7 0;
v0x13d030480_0 .var "img_st", 7 0;
v0x13bf92ce0_0 .var "k_col_cnt", 2 0;
v0x13bf725b0_0 .var "kern_addr", 5 0;
v0x13bf72640_0 .net "kern_addr_mode", 0 0, L_0x13d07ed30;  alias, 1 drivers
v0x13bfed990_0 .net "kern_cols", 2 0, L_0x13d07e6f0;  alias, 1 drivers
v0x13bfeda20_0 .net "kerns", 2 0, L_0x13d07e9b0;  alias, 1 drivers
v0x13bfec0e0_0 .var "kerns_cnt", 2 0;
v0x13bfec170_0 .net "reset", 0 0, L_0x13d07f860;  alias, 1 drivers
v0x13bfea830_0 .var "result_addr", 7 0;
v0x13bfea8c0_0 .net "result_cols", 7 0, L_0x13d07fd60;  alias, 1 drivers
v0x13bfe8f60_0 .net "start", 0 0, L_0x13d07e530;  alias, 1 drivers
v0x13bfe8ff0_0 .var "start_d", 0 0;
v0x13bfe6fd0_0 .var "start_pedge", 0 0;
v0x13bfe7060_0 .net "stride", 7 0, L_0x13d07fb80;  alias, 1 drivers
E_0x13bf3ceb0 .event anyedge, v0x13bfea830_0, v0x13bfea8c0_0, v0x13d020490_0;
E_0x13bfcca30 .event anyedge, v0x13bff3f70_0, v0x13bfe8ff0_0;
E_0x13bfcca70 .event anyedge, v0x13d011440_0, v0x13bfec0e0_0, v0x13bf92ce0_0;
E_0x13bfccaf0 .event anyedge, v0x13bff3f70_0;
E_0x13bfccb30 .event anyedge, v0x13bfa1560_0;
E_0x13bfcb500 .event anyedge, v0x13bfa3880_0;
E_0x13bfcb540 .event anyedge, v0x13bfec0e0_0, v0x13bfeff80_0, v0x13d020400_0;
E_0x13bfcb5c0 .event anyedge, v0x13d0303f0_0, v0x13bfac410_0, v0x13d0217d0_0;
E_0x13bfca7a0 .event anyedge, v0x13bf92ce0_0, v0x13d0114d0_0, v0x13bff3f70_0;
S_0x13bfb8db0 .scope module, "ser_shift_done" "serial_shift" 9 126, 10 1 0, S_0x13bfb7260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 8 "par_out";
P_0x13bfcb580 .param/l "DLY_WIDTH" 0 10 3, +C4<00000000000000000000000000001000>;
v0x13bfb0eb0_0 .net "clk", 0 0, L_0x13d07c610;  alias, 1 drivers
v0x13bfb0f40_0 .var "par_out", 7 0;
v0x13bf24dc0_0 .net "reset", 0 0, L_0x13d07f860;  alias, 1 drivers
v0x13bf24e50_0 .net "ser_in", 0 0, v0x13bfa15f0_0;  1 drivers
S_0x13bf9e750 .scope module, "datapath_inst" "datapath" 8 87, 11 6 0, S_0x13bfb7a90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 4 "shift";
    .port_info 4 /INPUT 1 "en_max_pool";
    .port_info 5 /INPUT 3 "mask";
    .port_info 6 /INPUT 24 "img_data";
    .port_info 7 /INPUT 24 "kern_data";
    .port_info 8 /OUTPUT 20 "result_data";
    .port_info 9 /OUTPUT 1 "result_valid";
    .port_info 10 /INPUT 1 "clr_k_col_cnt";
    .port_info 11 /INPUT 1 "clr_col_cnt";
    .port_info 12 /OUTPUT 1 "accum_ovrflow";
P_0x13bfcc5a0 .param/l "CLR_DLY" 1 11 168, +C4<00000000000000000000000000000010>;
P_0x13bfcc5e0 .param/l "CLR_DLY_WIDTH" 1 11 169, +C4<00000000000000000000000000000011>;
P_0x13bfcc620 .param/l "DLY_WIDTH" 1 11 152, +C4<00000000000000000000000000010000>;
P_0x13bfcc660 .param/l "IMG_DWIDTH" 0 11 8, +C4<00000000000000000000000000011000>;
P_0x13bfcc6a0 .param/l "KERN_DWIDTH" 0 11 9, +C4<00000000000000000000000000011000>;
P_0x13bfcc6e0 .param/l "RESULT_DWIDTH" 0 11 10, +C4<00000000000000000000000000010100>;
P_0x13bfcc720 .param/l "SHFT_WIDTH" 0 11 11, +C4<00000000000000000000000000000100>;
L_0x13d07f6e0 .functor OR 1, L_0x13d07f860, L_0x13d07f640, C4<0>, C4<0>;
L_0x13d07f7f0 .functor AND 1, v0x13bfe3d40_0, L_0x13d07f750, C4<1>, C4<1>;
v0x13d00d670_0 .net *"_ivl_13", 0 0, L_0x13d07f640;  1 drivers
v0x13d00d700_0 .net *"_ivl_17", 0 0, L_0x13d07f750;  1 drivers
v0x13d00f1b0_0 .var "accum_ovrflow", 0 0;
v0x13d00f240_0 .net "clk", 0 0, L_0x13d07c610;  alias, 1 drivers
v0x13bff3af0_0 .net "clr_col_cnt", 0 0, v0x13bfa3880_0;  alias, 1 drivers
v0x13bff3bc0_0 .net "clr_col_cnt_d", 7 0, v0x13d014220_0;  1 drivers
v0x13bff3450_0 .net "clr_k_col_cnt", 0 0, v0x13bfa1560_0;  alias, 1 drivers
v0x13bff34e0_0 .net "clr_k_col_cnt_d", 2 0, v0x13d01d8e0_0;  1 drivers
v0x13bfe3d40_0 .var "clr_mult_accum", 0 0;
v0x13bfccc40_0 .net "en_max_pool", 0 0, L_0x13d07eeb0;  alias, 1 drivers
v0x13bfcccd0_0 .net "img_data", 23 0, v0x13bfa1bf0_0;  alias, 1 drivers
v0x13bfcb6e0_0 .net "kern_data", 23 0, v0x13d01f6c0_0;  alias, 1 drivers
v0x13bfcb770_0 .net "mask", 2 0, L_0x13d07ef50;  alias, 1 drivers
v0x13bfca9b0_0 .var "mult_accum", 19 0;
v0x13bfcaa40_0 .var "mult_accum_mux", 20 0;
v0x13bfca310_0 .var "mult_accum_r", 20 0;
v0x13bfca3a0_0 .net "mult_out0", 15 0, v0x13bf96cb0_0;  1 drivers
v0x13bfe3dd0_0 .var "mult_out0_r", 15 0;
v0x13bfa3a00_0 .net "mult_out1", 15 0, v0x13bf2a610_0;  1 drivers
v0x13bfa3a90_0 .var "mult_out1_r", 15 0;
v0x13bfa24a0_0 .net "mult_out2", 15 0, v0x13d019360_0;  1 drivers
v0x13bfa2530_0 .var "mult_out2_r", 15 0;
v0x13bfa1770_0 .net "reset", 0 0, L_0x13d07f860;  alias, 1 drivers
v0x13bfa1800_0 .net "result_data", 19 0, v0x13bfe3a90_0;  alias, 1 drivers
v0x13bfa10d0_0 .net "result_valid", 0 0, v0x13bf9b6a0_0;  alias, 1 drivers
v0x13bfa1160_0 .net "shift", 3 0, L_0x13d07ec10;  alias, 1 drivers
v0x13d03a040_0 .net "shift_out", 19 0, v0x13d00dea0_0;  1 drivers
v0x13d03a0d0_0 .net "start", 0 0, L_0x13d07e530;  alias, 1 drivers
v0x13d022f40_0 .net "start_d", 15 0, v0x13d01dc90_0;  1 drivers
E_0x13bfc4920 .event anyedge, v0x13d01d8e0_0, v0x13d01dc90_0;
E_0x13bfc4960 .event anyedge, v0x13bfca310_0;
E_0x13bfc16f0 .event anyedge, v0x13bfe3d40_0, v0x13bfca310_0;
L_0x13d07f180 .part v0x13bfa1bf0_0, 0, 8;
L_0x13d07f2a0 .part v0x13d01f6c0_0, 0, 8;
L_0x13d07f3c0 .part v0x13bfa1bf0_0, 8, 8;
L_0x13d07f460 .part v0x13d01f6c0_0, 8, 8;
L_0x13d07f500 .part v0x13bfa1bf0_0, 16, 8;
L_0x13d07f5a0 .part v0x13d01f6c0_0, 16, 8;
L_0x13d07f640 .part v0x13d014220_0, 3, 1;
L_0x13d07f750 .part v0x13d01dc90_0, 2, 1;
S_0x13bfa2c20 .scope module, "max_pool_inst" "max_pool" 11 141, 12 1 0, S_0x13bf9e750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en_maxpool";
    .port_info 3 /INPUT 20 "data_in";
    .port_info 4 /INPUT 1 "valid_in";
    .port_info 5 /OUTPUT 20 "data_out";
    .port_info 6 /OUTPUT 1 "valid_out";
P_0x13bfc1730 .param/l "DWIDTH" 0 12 3, +C4<00000000000000000000000000010100>;
v0x13bfbded0_0 .net "clk", 0 0, L_0x13d07c610;  alias, 1 drivers
v0x13bfbdf60_0 .net "data_in", 19 0, v0x13d00dea0_0;  alias, 1 drivers
v0x13bfe3a90_0 .var "data_out", 19 0;
v0x13bfe3b20_0 .var "data_r", 19 0;
v0x13bfda7b0_0 .net "en_maxpool", 0 0, L_0x13d07eeb0;  alias, 1 drivers
v0x13bfda840_0 .var "max_pool_out", 19 0;
v0x13bf42590_0 .var "max_pool_valid", 0 0;
v0x13bf42620_0 .net "reset", 0 0, L_0x13d07f6e0;  1 drivers
v0x13bfc7550_0 .var "toggle", 0 0;
v0x13bf9b610_0 .net "valid_in", 0 0, L_0x13d07f7f0;  1 drivers
v0x13bf9b6a0_0 .var "valid_out", 0 0;
E_0x13bfbff10 .event anyedge, v0x13bfc7550_0, v0x13bf9b610_0;
E_0x13bfbde90 .event anyedge, v0x13bfe3b20_0, v0x13bfbdf60_0;
S_0x13bfa1e10 .scope module, "mult_inst0" "mult" 11 58, 13 1 0, S_0x13bf9e750;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x13bf99d60 .param/l "WIDTH_A" 0 13 3, +C4<00000000000000000000000000001000>;
P_0x13bf99da0 .param/l "WIDTH_B" 0 13 4, +C4<00000000000000000000000000001000>;
v0x13bf98580_0 .net "a", 7 0, L_0x13d07f180;  1 drivers
v0x13bf96c10_0 .net "b", 7 0, L_0x13d07f2a0;  1 drivers
v0x13bf96cb0_0 .var "out", 15 0;
E_0x13bf98540 .event anyedge, v0x13bf98580_0, v0x13bf96c10_0;
S_0x13bfa0390 .scope module, "mult_inst1" "mult" 11 70, 13 1 0, S_0x13bf9e750;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x13bf94cb0 .param/l "WIDTH_A" 0 13 3, +C4<00000000000000000000000000001000>;
P_0x13bf94cf0 .param/l "WIDTH_B" 0 13 4, +C4<00000000000000000000000000001000>;
v0x13bfb15b0_0 .net "a", 7 0, L_0x13d07f3c0;  1 drivers
v0x13bf2a580_0 .net "b", 7 0, L_0x13d07f460;  1 drivers
v0x13bf2a610_0 .var "out", 15 0;
E_0x13bfb1570 .event anyedge, v0x13bfb15b0_0, v0x13bf2a580_0;
S_0x13bf9f600 .scope module, "mult_inst2" "mult" 11 82, 13 1 0, S_0x13bf9e750;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x13bf9e310 .param/l "WIDTH_A" 0 13 3, +C4<00000000000000000000000000001000>;
P_0x13bf9e350 .param/l "WIDTH_B" 0 13 4, +C4<00000000000000000000000000001000>;
v0x13d01ac20_0 .net "a", 7 0, L_0x13d07f500;  1 drivers
v0x13d0192c0_0 .net "b", 7 0, L_0x13d07f5a0;  1 drivers
v0x13d019360_0 .var "out", 15 0;
E_0x13d01abe0 .event anyedge, v0x13d01ac20_0, v0x13d0192c0_0;
S_0x13d036fd0 .scope module, "ser_shift_clr_col" "serial_shift" 11 192, 10 1 0, S_0x13bf9e750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 8 "par_out";
P_0x13d017a80 .param/l "DLY_WIDTH" 0 10 3, +C4<00000000000000000000000000001000>;
v0x13d014190_0 .net "clk", 0 0, L_0x13d07c610;  alias, 1 drivers
v0x13d014220_0 .var "par_out", 7 0;
v0x13d039d90_0 .net "reset", 0 0, L_0x13d07f860;  alias, 1 drivers
v0x13d039e20_0 .net "ser_in", 0 0, v0x13bfa3880_0;  alias, 1 drivers
S_0x13d0367a0 .scope module, "ser_shift_clr_k_col" "serial_shift" 11 176, 10 1 0, S_0x13bf9e750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 3 "par_out";
P_0x13d016200 .param/l "DLY_WIDTH" 0 10 3, +C4<00000000000000000000000000000011>;
v0x13d01d850_0 .net "clk", 0 0, L_0x13d07c610;  alias, 1 drivers
v0x13d01d8e0_0 .var "par_out", 2 0;
v0x13d007970_0 .net "reset", 0 0, L_0x13d07f860;  alias, 1 drivers
v0x13d007a00_0 .net "ser_in", 0 0, v0x13bfa1560_0;  alias, 1 drivers
S_0x13d0127b0 .scope module, "ser_shift_start" "serial_shift" 11 159, 10 1 0, S_0x13bf9e750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 16 "par_out";
P_0x13d010d70 .param/l "DLY_WIDTH" 0 10 3, +C4<00000000000000000000000000010000>;
v0x13d038350_0 .net "clk", 0 0, L_0x13d07c610;  alias, 1 drivers
v0x13d01dc90_0 .var "par_out", 15 0;
v0x13d01dd20_0 .net "reset", 0 0, L_0x13d07f860;  alias, 1 drivers
v0x13d022160_0 .net "ser_in", 0 0, L_0x13d07e530;  alias, 1 drivers
S_0x13d021350 .scope module, "shifter_inst" "shifter" 11 129, 14 1 0, S_0x13bf9e750;
 .timescale 0 0;
    .port_info 0 /INPUT 20 "in";
    .port_info 1 /INPUT 4 "shift";
    .port_info 2 /OUTPUT 20 "out";
P_0x13d0221f0 .param/l "IN_WIDTH" 0 14 3, +C4<00000000000000000000000000010100>;
P_0x13d022230 .param/l "OUT_WIDTH" 0 14 5, +C4<00000000000000000000000000010100>;
P_0x13d022270 .param/l "SHFT_WIDTH" 0 14 4, +C4<00000000000000000000000000000100>;
v0x13d01ebd0_0 .net "in", 19 0, v0x13bfca9b0_0;  1 drivers
v0x13d00dea0_0 .var "out", 19 0;
v0x13d00df30_0 .net "shift", 3 0, L_0x13d07ec10;  alias, 1 drivers
E_0x13d01eb90 .event anyedge, v0x13d01d140_0, v0x13d01ebd0_0;
S_0x13bf950d0 .scope module, "results_dffram" "dffram" 4 186, 7 1 0, S_0x13bfc7990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 20 "dat_o";
    .port_info 3 /OUTPUT 20 "dat_o2";
    .port_info 4 /INPUT 20 "dat_i";
    .port_info 5 /INPUT 6 "adr_w";
    .port_info 6 /INPUT 6 "adr_r";
P_0x13bfe78c0 .param/l "AWIDTH" 0 7 4, +C4<00000000000000000000000000000110>;
P_0x13bfe7900 .param/l "DWIDTH" 0 7 3, +C4<00000000000000000000000000010100>;
v0x13bf93110_0 .net "adr_r", 5 0, L_0x13d080480;  1 drivers
v0x13bf931a0_0 .net "adr_w", 5 0, L_0x13d0803e0;  1 drivers
v0x13bff3240_0 .net "clk", 0 0, L_0x13d07c610;  alias, 1 drivers
v0x13bfa0a20_0 .net "dat_i", 19 0, v0x13bfe3a90_0;  alias, 1 drivers
v0x13bfa0ab0_0 .var "dat_o", 19 0;
v0x13bf9fce0_0 .var "dat_o2", 19 0;
v0x13bf9fd70 .array "r", 63 0, 19 0;
v0x13d014970_0 .net "we", 0 0, L_0x13d080030;  1 drivers
S_0x13d044760 .scope module, "ren_conv_top_inst_1" "ren_conv_top" 3 93, 4 6 0, S_0x13bfe1ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wb_clk_i";
    .port_info 1 /INPUT 1 "wb_rst_i";
    .port_info 2 /INPUT 1 "wbs_stb_i";
    .port_info 3 /INPUT 1 "wbs_cyc_i";
    .port_info 4 /INPUT 1 "wbs_we_i";
    .port_info 5 /INPUT 4 "wbs_sel_i";
    .port_info 6 /INPUT 32 "wbs_dat_i";
    .port_info 7 /INPUT 32 "wbs_adr_i";
    .port_info 8 /OUTPUT 1 "wbs_ack_o";
    .port_info 9 /OUTPUT 32 "wbs_dat_o";
P_0x13d0448d0 .param/l "COL_WIDTH" 0 4 12, +C4<00000000000000000000000000001000>;
P_0x13d044910 .param/l "IMG_ADDR_WIDTH" 0 4 14, +C4<00000000000000000000000000001000>;
P_0x13d044950 .param/l "KERN_CNT_WIDTH" 0 4 13, +C4<00000000000000000000000000000011>;
P_0x13d044990 .param/l "KERN_COL_WIDTH" 0 4 11, +C4<00000000000000000000000000000011>;
P_0x13d0449d0 .param/l "MY_ADDR" 0 4 8, C4<000000000000000000000000000110001>;
P_0x13d044a10 .param/l "MY_ADDR_LSB" 0 4 10, +C4<00000000000000000000000000011000>;
P_0x13d044a50 .param/l "MY_ADDR_MSB" 0 4 9, +C4<00000000000000000000000000100000>;
P_0x13d044a90 .param/l "RSLT_ADDR_WIDTH" 0 4 15, +C4<00000000000000000000000000001000>;
L_0x13d07f9d0 .functor BUFZ 1, v0x13d07bd40_0, C4<0>, C4<0>, C4<0>;
L_0x13d080600 .functor BUFZ 1, v0x13d07bdd0_0, C4<0>, C4<0>, C4<0>;
L_0x13d080910 .functor AND 1, L_0x13d0807d0, v0x13d07bfa0_0, C4<1>, C4<1>;
L_0x13d0809e0 .functor AND 1, L_0x13d080910, v0x13d07c1e0_0, C4<1>, C4<1>;
L_0x13d080ad0 .functor BUFZ 32, v0x13d055070_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x13d081110 .functor AND 1, L_0x13d081070, L_0x13d0809e0, C4<1>, C4<1>;
L_0x13d081240 .functor AND 1, L_0x13d081110, v0x13d07c270_0, C4<1>, C4<1>;
L_0x13d081660 .functor AND 1, L_0x13d0814f0, L_0x13d0809e0, C4<1>, C4<1>;
L_0x13d081720 .functor AND 1, L_0x13d081660, v0x13d07c270_0, C4<1>, C4<1>;
L_0x13d081b10 .functor AND 1, L_0x13d0819f0, L_0x13d0809e0, C4<1>, C4<1>;
L_0x13d081ca0 .functor AND 1, L_0x13d081b10, v0x13d07c270_0, C4<1>, C4<1>;
L_0x13d081db0 .functor AND 1, L_0x13d081f00, L_0x13d0809e0, C4<1>, C4<1>;
L_0x13d082150 .functor AND 1, L_0x13d081db0, v0x13d07c270_0, C4<1>, C4<1>;
L_0x13d0837e0 .functor OR 1, L_0x13d080600, L_0x13d082500, C4<0>, C4<0>;
L_0x13d084330 .functor NOT 1, v0x13d04aa20_0, C4<0>, C4<0>, C4<0>;
L_0x13d0840c0 .functor AND 1, v0x13d04cdd0_0, L_0x13d084330, C4<1>, C4<1>;
L_0x130040400 .functor BUFT 1, C4<000000000000000000000000000110001>, C4<0>, C4<0>, C4<0>;
v0x13d052be0_0 .net/2u *"_ivl_10", 32 0, L_0x130040400;  1 drivers
L_0x130040718 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x13d052c80_0 .net *"_ivl_103", 1 0, L_0x130040718;  1 drivers
v0x13d052d20_0 .net *"_ivl_109", 0 0, L_0x13d084330;  1 drivers
v0x13d052db0_0 .net *"_ivl_12", 0 0, L_0x13d0807d0;  1 drivers
v0x13d052e50_0 .net *"_ivl_14", 0 0, L_0x13d080910;  1 drivers
v0x13d052f40_0 .net *"_ivl_23", 1 0, L_0x13d080c20;  1 drivers
v0x13d052ff0_0 .net *"_ivl_24", 31 0, L_0x13d07d340;  1 drivers
L_0x130040448 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13d0530a0_0 .net *"_ivl_27", 29 0, L_0x130040448;  1 drivers
L_0x130040490 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13d053150_0 .net/2u *"_ivl_28", 31 0, L_0x130040490;  1 drivers
v0x13d053260_0 .net *"_ivl_30", 0 0, L_0x13d081070;  1 drivers
v0x13d053300_0 .net *"_ivl_32", 0 0, L_0x13d081110;  1 drivers
v0x13d0533b0_0 .net *"_ivl_37", 2 0, L_0x13d0812f0;  1 drivers
v0x13d053460_0 .net *"_ivl_38", 31 0, L_0x13d0813d0;  1 drivers
L_0x1300404d8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13d053510_0 .net *"_ivl_41", 28 0, L_0x1300404d8;  1 drivers
L_0x130040520 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x13d0535c0_0 .net/2u *"_ivl_42", 31 0, L_0x130040520;  1 drivers
v0x13d053670_0 .net *"_ivl_44", 0 0, L_0x13d0814f0;  1 drivers
v0x13d053710_0 .net *"_ivl_46", 0 0, L_0x13d081660;  1 drivers
v0x13d0538a0_0 .net *"_ivl_5", 7 0, L_0x13d080670;  1 drivers
v0x13d053930_0 .net *"_ivl_51", 1 0, L_0x13d0817d0;  1 drivers
v0x13d0539e0_0 .net *"_ivl_52", 31 0, L_0x13d081870;  1 drivers
L_0x130040568 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13d053a90_0 .net *"_ivl_55", 29 0, L_0x130040568;  1 drivers
L_0x1300405b0 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x13d053b40_0 .net/2u *"_ivl_56", 31 0, L_0x1300405b0;  1 drivers
v0x13d053bf0_0 .net *"_ivl_58", 0 0, L_0x13d0819f0;  1 drivers
v0x13d053c90_0 .net *"_ivl_6", 32 0, L_0x13d0801d0;  1 drivers
v0x13d053d40_0 .net *"_ivl_60", 0 0, L_0x13d081b10;  1 drivers
v0x13d053df0_0 .net *"_ivl_65", 1 0, L_0x13d081d10;  1 drivers
v0x13d053ea0_0 .net *"_ivl_66", 31 0, L_0x13d081e20;  1 drivers
L_0x1300405f8 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13d053f50_0 .net *"_ivl_69", 29 0, L_0x1300405f8;  1 drivers
L_0x130040640 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x13d054000_0 .net/2u *"_ivl_70", 31 0, L_0x130040640;  1 drivers
v0x13d0540b0_0 .net *"_ivl_72", 0 0, L_0x13d081f00;  1 drivers
v0x13d054150_0 .net *"_ivl_74", 0 0, L_0x13d081db0;  1 drivers
v0x13d054200_0 .net *"_ivl_83", 5 0, L_0x13d0839d0;  1 drivers
L_0x130040688 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x13d0542b0_0 .net *"_ivl_87", 1 0, L_0x130040688;  1 drivers
L_0x1300403b8 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13d0537c0_0 .net *"_ivl_9", 24 0, L_0x1300403b8;  1 drivers
v0x13d054540_0 .net *"_ivl_90", 5 0, L_0x13d083ba0;  1 drivers
L_0x1300406d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x13d0545d0_0 .net *"_ivl_94", 1 0, L_0x1300406d0;  1 drivers
v0x13d054670_0 .net *"_ivl_99", 5 0, L_0x13d083c40;  1 drivers
v0x13d054720_0 .net "accum_ovrflow", 0 0, v0x13d04fbb0_0;  1 drivers
v0x13d0547b0_0 .net "clk", 0 0, L_0x13d07f9d0;  1 drivers
v0x13d054840_0 .net "cols", 7 0, L_0x13d082740;  1 drivers
v0x13d0548e0_0 .net "data_out_regs", 31 0, v0x13d045df0_0;  1 drivers
v0x13d0549c0_0 .net "data_out_result", 19 0, v0x13d052940_0;  1 drivers
v0x13d054a50_0 .net "done", 0 0, v0x13d04aa20_0;  1 drivers
v0x13d054ae0_0 .net "en_max_pool", 0 0, L_0x13d082e30;  1 drivers
v0x13d054bf0_0 .net "img_addr", 7 0, v0x13d04af30_0;  1 drivers
v0x13d054c80_0 .net "img_data", 23 0, v0x13d047c40_0;  1 drivers
v0x13d054d10_0 .net "kern_addr", 5 0, v0x13d04b110_0;  1 drivers
v0x13d054da0_0 .net "kern_addr_mode", 0 0, L_0x13d082cb0;  1 drivers
v0x13d054e30_0 .net "kern_cols", 2 0, L_0x13d082620;  1 drivers
v0x13d054ec0_0 .net "kern_data", 23 0, v0x13d048630_0;  1 drivers
v0x13d054f50_0 .net "kerns", 2 0, L_0x13d0828e0;  1 drivers
v0x13d054fe0_0 .net "mask", 2 0, L_0x13d082ed0;  1 drivers
v0x13d055070_0 .var "rdata", 31 0;
v0x13d055110_0 .var "ready", 0 0;
v0x13d0551b0_0 .net "reset", 0 0, L_0x13d080600;  1 drivers
v0x13d055240_0 .net "result_addr", 7 0, v0x13d04b4d0_0;  1 drivers
v0x13d055320_0 .net "result_cols", 7 0, L_0x13d082aa0;  1 drivers
v0x13d0553b0_0 .net "result_data", 19 0, v0x13d04c860_0;  1 drivers
v0x13d0554c0_0 .net "result_valid", 0 0, v0x13d04cdd0_0;  1 drivers
v0x13d0555d0_0 .net "shift", 3 0, L_0x13d082b90;  1 drivers
v0x13d0556e0_0 .net "soft_reset", 0 0, L_0x13d082500;  1 drivers
v0x13d055770_0 .net "start", 0 0, L_0x13d082460;  1 drivers
v0x13d055800_0 .net "stride", 7 0, L_0x13d082a00;  1 drivers
v0x13d055890_0 .net "valid", 0 0, L_0x13d0809e0;  1 drivers
v0x13d055920_0 .net "wb_clk_i", 0 0, v0x13d07bd40_0;  alias, 1 drivers
v0x13d054340_0 .net "wb_rst_i", 0 0, v0x13d07bdd0_0;  alias, 1 drivers
v0x13d0543d0_0 .net "wbs_ack_o", 0 0, v0x13d055110_0;  alias, 1 drivers
v0x13d054460_0 .net "wbs_adr_i", 31 0, v0x13d07bf10_0;  alias, 1 drivers
v0x13d0559b0_0 .net "wbs_cyc_i", 0 0, v0x13d07bfa0_0;  alias, 1 drivers
v0x13d055a40_0 .net "wbs_dat_i", 31 0, v0x13d07c030_0;  alias, 1 drivers
v0x13d055ad0_0 .net "wbs_dat_o", 31 0, L_0x13d080ad0;  alias, 1 drivers
v0x13d055b60_0 .net "wbs_sel_i", 3 0, v0x13d07c150_0;  alias, 1 drivers
v0x13d055bf0_0 .net "wbs_stb_i", 0 0, v0x13d07c1e0_0;  alias, 1 drivers
v0x13d055ca0_0 .net "wbs_we_i", 0 0, v0x13d07c270_0;  alias, 1 drivers
v0x13d055d50_0 .net "we_img_ram", 0 0, L_0x13d081720;  1 drivers
v0x13d055e00_0 .net "we_kern_ram", 0 0, L_0x13d081ca0;  1 drivers
v0x13d055eb0_0 .net "we_regs", 0 0, L_0x13d081240;  1 drivers
v0x13d055f80_0 .net "we_res_ram", 0 0, L_0x13d082150;  1 drivers
L_0x13d080670 .part v0x13d07bf10_0, 24, 8;
L_0x13d0801d0 .concat [ 8 25 0 0], L_0x13d080670, L_0x1300403b8;
L_0x13d0807d0 .cmp/eq 33, L_0x13d0801d0, L_0x130040400;
L_0x13d080c20 .part v0x13d07bf10_0, 8, 2;
L_0x13d07d340 .concat [ 2 30 0 0], L_0x13d080c20, L_0x130040448;
L_0x13d081070 .cmp/eq 32, L_0x13d07d340, L_0x130040490;
L_0x13d0812f0 .part v0x13d07bf10_0, 8, 3;
L_0x13d0813d0 .concat [ 3 29 0 0], L_0x13d0812f0, L_0x1300404d8;
L_0x13d0814f0 .cmp/eq 32, L_0x13d0813d0, L_0x130040520;
L_0x13d0817d0 .part v0x13d07bf10_0, 8, 2;
L_0x13d081870 .concat [ 2 30 0 0], L_0x13d0817d0, L_0x130040568;
L_0x13d0819f0 .cmp/eq 32, L_0x13d081870, L_0x1300405b0;
L_0x13d081d10 .part v0x13d07bf10_0, 8, 2;
L_0x13d081e20 .concat [ 2 30 0 0], L_0x13d081d10, L_0x1300405f8;
L_0x13d081f00 .cmp/eq 32, L_0x13d081e20, L_0x130040640;
L_0x13d083060 .part v0x13d07bf10_0, 2, 2;
L_0x13d0839d0 .part L_0x13d082a00, 0, 6;
L_0x13d083b00 .concat [ 6 2 0 0], L_0x13d0839d0, L_0x130040688;
L_0x13d083ba0 .part L_0x13d082aa0, 0, 6;
L_0x13d083ce0 .concat [ 6 2 0 0], L_0x13d083ba0, L_0x1300406d0;
L_0x13d083d80 .part v0x13d07c030_0, 0, 24;
L_0x13d083c40 .part v0x13d07bf10_0, 2, 6;
L_0x13d084020 .concat [ 6 2 0 0], L_0x13d083c40, L_0x130040718;
L_0x13d067430 .part v0x13d07c030_0, 0, 24;
L_0x13d0841c0 .part v0x13d07bf10_0, 2, 6;
L_0x13d084490 .part v0x13d04b4d0_0, 0, 6;
L_0x13d084530 .part v0x13d07bf10_0, 2, 6;
S_0x13d044fb0 .scope module, "cfg_regs_inst" "regs" 4 92, 5 3 0, S_0x13d044760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
    .port_info 6 /OUTPUT 1 "start";
    .port_info 7 /OUTPUT 1 "soft_reset";
    .port_info 8 /OUTPUT 3 "kern_cols";
    .port_info 9 /OUTPUT 8 "cols";
    .port_info 10 /OUTPUT 3 "kerns";
    .port_info 11 /OUTPUT 8 "stride";
    .port_info 12 /OUTPUT 1 "kern_addr_mode";
    .port_info 13 /OUTPUT 8 "result_cols";
    .port_info 14 /OUTPUT 4 "shift";
    .port_info 15 /OUTPUT 1 "en_max_pool";
    .port_info 16 /OUTPUT 3 "mask";
    .port_info 17 /INPUT 1 "done";
    .port_info 18 /INPUT 1 "accum_ovrflow";
P_0x13d045170 .param/l "DWIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0x13d046410_0 .net *"_ivl_6", 29 0, L_0x13d0821e0;  1 drivers
v0x13d0464d0_0 .net "accum_ovrflow", 0 0, v0x13d04fbb0_0;  alias, 1 drivers
v0x13d046570_0 .net "addr", 1 0, L_0x13d083060;  1 drivers
v0x13d046600_0 .net "clk", 0 0, L_0x13d07f9d0;  alias, 1 drivers
v0x13d046690_0 .net "cols", 7 0, L_0x13d082740;  alias, 1 drivers
v0x13d046760_0 .net "data_in", 31 0, v0x13d07c030_0;  alias, 1 drivers
v0x13d046870_0 .net "data_out", 31 0, v0x13d045df0_0;  alias, 1 drivers
v0x13d046920_0 .net "done", 0 0, v0x13d04aa20_0;  alias, 1 drivers
v0x13d0469b0_0 .net "en_max_pool", 0 0, L_0x13d082e30;  alias, 1 drivers
v0x13d046ac0_0 .net "kern_addr_mode", 0 0, L_0x13d082cb0;  alias, 1 drivers
v0x13d046b50_0 .net "kern_cols", 2 0, L_0x13d082620;  alias, 1 drivers
v0x13d046be0_0 .net "kerns", 2 0, L_0x13d0828e0;  alias, 1 drivers
v0x13d046c80_0 .net "mask", 2 0, L_0x13d082ed0;  alias, 1 drivers
v0x13d046d30 .array "regs", 4 0;
v0x13d046d30_0 .net v0x13d046d30 0, 31 0, v0x13d045ac0_0; 1 drivers
v0x13d046d30_1 .net v0x13d046d30 1, 31 0, v0x13d045b50_0; 1 drivers
v0x13d046d30_2 .net v0x13d046d30 2, 31 0, v0x13d045be0_0; 1 drivers
v0x13d046d30_3 .net v0x13d046d30 3, 31 0, v0x13d045cb0_0; 1 drivers
o0x13000c0f0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x13d046d30_4 .net v0x13d046d30 4, 31 0, o0x13000c0f0; 0 drivers
v0x13d046ea0_0 .net "reset", 0 0, L_0x13d080600;  alias, 1 drivers
v0x13d046f30_0 .net "result_cols", 7 0, L_0x13d082aa0;  alias, 1 drivers
v0x13d046fc0_0 .net "shift", 3 0, L_0x13d082b90;  alias, 1 drivers
v0x13d047150_0 .net "soft_reset", 0 0, L_0x13d082500;  alias, 1 drivers
v0x13d0471e0_0 .net "start", 0 0, L_0x13d082460;  alias, 1 drivers
v0x13d047280_0 .net "stride", 7 0, L_0x13d082a00;  alias, 1 drivers
v0x13d047330_0 .net "wr_en", 0 0, L_0x13d081240;  alias, 1 drivers
L_0x13d0821e0 .part v0x13d045ac0_0, 2, 30;
L_0x13d0822c0 .concat [ 1 1 30 0], v0x13d04aa20_0, v0x13d04fbb0_0, L_0x13d0821e0;
L_0x13d082460 .part v0x13d045ac0_0, 2, 1;
L_0x13d082500 .part v0x13d045ac0_0, 3, 1;
L_0x13d082620 .part v0x13d045b50_0, 0, 3;
L_0x13d082740 .part v0x13d045b50_0, 8, 8;
L_0x13d0828e0 .part v0x13d045b50_0, 16, 3;
L_0x13d082a00 .part v0x13d045b50_0, 24, 8;
L_0x13d082aa0 .part v0x13d045be0_0, 0, 8;
L_0x13d082b90 .part v0x13d045be0_0, 8, 4;
L_0x13d082cb0 .part v0x13d045be0_0, 16, 1;
L_0x13d082e30 .part v0x13d045be0_0, 17, 1;
L_0x13d082ed0 .part v0x13d045be0_0, 18, 3;
S_0x13d045480 .scope module, "ctrl_status_regs_4_inst" "ctrl_status_regs_4" 5 42, 6 15 0, S_0x13d044fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
    .port_info 6 /OUTPUT 32 "ctrl0";
    .port_info 7 /OUTPUT 32 "ctrl1";
    .port_info 8 /OUTPUT 32 "ctrl2";
    .port_info 9 /OUTPUT 32 "ctrl3";
    .port_info 10 /INPUT 32 "status0";
    .port_info 11 /INPUT 32 "status1";
    .port_info 12 /INPUT 32 "status2";
    .port_info 13 /INPUT 32 "status3";
P_0x13d045640 .param/l "DWIDTH" 0 6 17, +C4<00000000000000000000000000100000>;
v0x13d045960_0 .net "addr", 1 0, L_0x13d083060;  alias, 1 drivers
v0x13d045a20_0 .net "clk", 0 0, L_0x13d07f9d0;  alias, 1 drivers
v0x13d045ac0_0 .var "ctrl0", 31 0;
v0x13d045b50_0 .var "ctrl1", 31 0;
v0x13d045be0_0 .var "ctrl2", 31 0;
v0x13d045cb0_0 .var "ctrl3", 31 0;
v0x13d045d50_0 .net "data_in", 31 0, v0x13d07c030_0;  alias, 1 drivers
v0x13d045df0_0 .var "data_out", 31 0;
v0x13d045ea0_0 .net "reset", 0 0, L_0x13d080600;  alias, 1 drivers
v0x13d045fb0_0 .net "status0", 31 0, L_0x13d0822c0;  1 drivers
v0x13d046050_0 .net "status1", 31 0, v0x13d045b50_0;  alias, 1 drivers
v0x13d046110_0 .net "status2", 31 0, v0x13d045be0_0;  alias, 1 drivers
v0x13d0461a0_0 .net "status3", 31 0, v0x13d045cb0_0;  alias, 1 drivers
v0x13d046230_0 .net "wr_en", 0 0, L_0x13d081240;  alias, 1 drivers
E_0x13d0458a0/0 .event anyedge, v0x13d045960_0, v0x13d045fb0_0, v0x13d045b50_0, v0x13d045be0_0;
E_0x13d0458a0/1 .event anyedge, v0x13d045cb0_0;
E_0x13d0458a0 .event/or E_0x13d0458a0/0, E_0x13d0458a0/1;
E_0x13d045910 .event posedge, v0x13d045a20_0;
S_0x13d047520 .scope module, "img_dffram" "dffram" 4 154, 7 1 0, S_0x13d044760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 24 "dat_o";
    .port_info 3 /OUTPUT 24 "dat_o2";
    .port_info 4 /INPUT 24 "dat_i";
    .port_info 5 /INPUT 8 "adr_w";
    .port_info 6 /INPUT 8 "adr_r";
P_0x13d045210 .param/l "AWIDTH" 0 7 4, +C4<00000000000000000000000000001000>;
P_0x13d045250 .param/l "DWIDTH" 0 7 3, +C4<00000000000000000000000000011000>;
v0x13d047900_0 .net "adr_r", 7 0, v0x13d04af30_0;  alias, 1 drivers
v0x13d0479b0_0 .net "adr_w", 7 0, L_0x13d084020;  1 drivers
v0x13d047a50_0 .net "clk", 0 0, L_0x13d07f9d0;  alias, 1 drivers
v0x13d047ae0_0 .net "dat_i", 23 0, L_0x13d083d80;  1 drivers
v0x13d047b70_0 .var "dat_o", 23 0;
v0x13d047c40_0 .var "dat_o2", 23 0;
v0x13d047cf0 .array "r", 255 0, 23 0;
v0x13d047d90_0 .net "we", 0 0, L_0x13d081720;  alias, 1 drivers
S_0x13d047ee0 .scope module, "kerns_dffram" "dffram" 4 170, 7 1 0, S_0x13d044760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 24 "dat_o";
    .port_info 3 /OUTPUT 24 "dat_o2";
    .port_info 4 /INPUT 24 "dat_i";
    .port_info 5 /INPUT 6 "adr_w";
    .port_info 6 /INPUT 6 "adr_r";
P_0x13d0480a0 .param/l "AWIDTH" 0 7 4, +C4<00000000000000000000000000000110>;
P_0x13d0480e0 .param/l "DWIDTH" 0 7 3, +C4<00000000000000000000000000011000>;
v0x13d048310_0 .net "adr_r", 5 0, v0x13d04b110_0;  alias, 1 drivers
v0x13d0483c0_0 .net "adr_w", 5 0, L_0x13d0841c0;  1 drivers
v0x13d048460_0 .net "clk", 0 0, L_0x13d07f9d0;  alias, 1 drivers
v0x13d0484f0_0 .net "dat_i", 23 0, L_0x13d067430;  1 drivers
v0x13d048580_0 .var "dat_o", 23 0;
v0x13d048630_0 .var "dat_o2", 23 0;
v0x13d0486e0 .array "r", 63 0, 23 0;
v0x13d048780_0 .net "we", 0 0, L_0x13d081ca0;  alias, 1 drivers
S_0x13d0488d0 .scope module, "ren_conv_inst" "ren_conv" 4 124, 8 4 0, S_0x13d044760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 1 "done";
    .port_info 4 /INPUT 3 "kern_cols";
    .port_info 5 /INPUT 8 "cols";
    .port_info 6 /INPUT 3 "kerns";
    .port_info 7 /INPUT 8 "stride";
    .port_info 8 /INPUT 1 "kern_addr_mode";
    .port_info 9 /INPUT 8 "result_cols";
    .port_info 10 /INPUT 4 "shift";
    .port_info 11 /INPUT 1 "en_max_pool";
    .port_info 12 /INPUT 3 "mask";
    .port_info 13 /INPUT 24 "img_data";
    .port_info 14 /INPUT 24 "kern_data";
    .port_info 15 /OUTPUT 6 "kern_addr";
    .port_info 16 /OUTPUT 8 "img_addr";
    .port_info 17 /OUTPUT 8 "result_addr";
    .port_info 18 /OUTPUT 20 "result_data";
    .port_info 19 /OUTPUT 1 "result_valid";
    .port_info 20 /OUTPUT 1 "accum_ovrflow";
P_0x13d048a90 .param/l "COL_WIDTH" 0 8 7, +C4<00000000000000000000000000001000>;
P_0x13d048ad0 .param/l "IMG_ADDR_WIDTH" 0 8 9, +C4<00000000000000000000000000001000>;
P_0x13d048b10 .param/l "IMG_DWIDTH" 0 8 12, +C4<00000000000000000000000000011000>;
P_0x13d048b50 .param/l "KERN_CNT_WIDTH" 0 8 8, +C4<00000000000000000000000000000011>;
P_0x13d048b90 .param/l "KERN_COL_WIDTH" 0 8 6, +C4<00000000000000000000000000000011>;
P_0x13d048bd0 .param/l "KERN_DWIDTH" 0 8 13, +C4<00000000000000000000000000011000>;
P_0x13d048c10 .param/l "RESULT_DWIDTH" 0 8 14, +C4<00000000000000000000000000010100>;
P_0x13d048c50 .param/l "RSLT_ADDR_WIDTH" 0 8 10, +C4<00000000000000000000000000001000>;
P_0x13d048c90 .param/l "SHFT_WIDTH" 0 8 11, +C4<00000000000000000000000000000100>;
v0x13d051000_0 .net "accum_ovrflow", 0 0, v0x13d04fbb0_0;  alias, 1 drivers
v0x13d0510e0_0 .net "clk", 0 0, L_0x13d07f9d0;  alias, 1 drivers
v0x13d051170_0 .net "clr_col_cnt", 0 0, v0x13d04a3b0_0;  1 drivers
v0x13d051200_0 .net "clr_k_col_cnt", 0 0, v0x13d04a580_0;  1 drivers
v0x13d051290_0 .net "cols", 7 0, L_0x13d082740;  alias, 1 drivers
v0x13d051360_0 .net "done", 0 0, v0x13d04aa20_0;  alias, 1 drivers
v0x13d051430_0 .net "en_max_pool", 0 0, L_0x13d082e30;  alias, 1 drivers
v0x13d0514c0_0 .net "img_addr", 7 0, v0x13d04af30_0;  alias, 1 drivers
v0x13d051590_0 .net "img_data", 23 0, v0x13d047c40_0;  alias, 1 drivers
v0x13d0516a0_0 .net "kern_addr", 5 0, v0x13d04b110_0;  alias, 1 drivers
v0x13d051770_0 .net "kern_addr_mode", 0 0, L_0x13d082cb0;  alias, 1 drivers
v0x13d051840_0 .net "kern_cols", 2 0, L_0x13d082620;  alias, 1 drivers
v0x13d051910_0 .net "kern_data", 23 0, v0x13d048630_0;  alias, 1 drivers
v0x13d0519e0_0 .net "kerns", 2 0, L_0x13d0828e0;  alias, 1 drivers
v0x13d051ab0_0 .net "mask", 2 0, L_0x13d082ed0;  alias, 1 drivers
v0x13d051b40_0 .net "reset", 0 0, L_0x13d0837e0;  1 drivers
v0x13d051bd0_0 .net "result_addr", 7 0, v0x13d04b4d0_0;  alias, 1 drivers
v0x13d051d60_0 .net "result_cols", 7 0, L_0x13d083ce0;  1 drivers
v0x13d051df0_0 .net "result_data", 19 0, v0x13d04c860_0;  alias, 1 drivers
v0x13d051e80_0 .net "result_valid", 0 0, v0x13d04cdd0_0;  alias, 1 drivers
v0x13d051f10_0 .net "shift", 3 0, L_0x13d082b90;  alias, 1 drivers
v0x13d051fa0_0 .net "start", 0 0, L_0x13d082460;  alias, 1 drivers
v0x13d0520b0_0 .net "stride", 7 0, L_0x13d083b00;  1 drivers
S_0x13d049300 .scope module, "agu_inst" "agu" 8 59, 9 3 0, S_0x13d0488d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "en_result_addr";
    .port_info 4 /INPUT 3 "kern_cols";
    .port_info 5 /INPUT 8 "cols";
    .port_info 6 /INPUT 3 "kerns";
    .port_info 7 /INPUT 8 "stride";
    .port_info 8 /INPUT 1 "kern_addr_mode";
    .port_info 9 /INPUT 8 "result_cols";
    .port_info 10 /OUTPUT 6 "kern_addr";
    .port_info 11 /OUTPUT 8 "img_addr";
    .port_info 12 /OUTPUT 8 "result_addr";
    .port_info 13 /OUTPUT 1 "clr_k_col_cnt";
    .port_info 14 /OUTPUT 1 "clr_col_cnt";
    .port_info 15 /OUTPUT 1 "done";
P_0x13d0494d0 .param/l "COL_WIDTH" 0 9 6, +C4<00000000000000000000000000001000>;
P_0x13d049510 .param/l "IMG_ADDR_WIDTH" 0 9 8, +C4<00000000000000000000000000001000>;
P_0x13d049550 .param/l "KERN_CNT_WIDTH" 0 9 7, +C4<00000000000000000000000000000011>;
P_0x13d049590 .param/l "KERN_COL_WIDTH" 0 9 5, +C4<00000000000000000000000000000011>;
P_0x13d0495d0 .param/l "RSLT_ADDR_WIDTH" 0 9 9, +C4<00000000000000000000000000001000>;
v0x13d04a310_0 .net "clk", 0 0, L_0x13d07f9d0;  alias, 1 drivers
v0x13d04a3b0_0 .var "clr_col_cnt", 0 0;
v0x13d04a450_0 .var "clr_img_addr", 0 0;
v0x13d04a4e0_0 .var "clr_img_st", 0 0;
v0x13d04a580_0 .var "clr_k_col_cnt", 0 0;
v0x13d04a660_0 .var "clr_kerns_cnt", 0 0;
v0x13d04a6f0_0 .net "clr_kerns_cnt_d", 7 0, v0x13d04a0f0_0;  1 drivers
v0x13d04a7a0_0 .var "clr_result_addr", 0 0;
v0x13d04a830_0 .var "col_cnt", 7 0;
v0x13d04a960_0 .net "cols", 7 0, L_0x13d082740;  alias, 1 drivers
v0x13d04aa20_0 .var "done", 0 0;
v0x13d04aab0_0 .var "en_col_cnt", 0 0;
v0x13d04ab40_0 .var "en_img_addr", 0 0;
v0x13d04abd0_0 .var "en_img_st", 0 0;
v0x13d04ac60_0 .var "en_k_col_cnt", 0 0;
v0x13d04acf0_0 .var "en_kerns_cnt", 0 0;
v0x13d04ad90_0 .net "en_result_addr", 0 0, v0x13d04cdd0_0;  alias, 1 drivers
v0x13d04af30_0 .var "img_addr", 7 0;
v0x13d04aff0_0 .var "img_st", 7 0;
v0x13d04b080_0 .var "k_col_cnt", 2 0;
v0x13d04b110_0 .var "kern_addr", 5 0;
v0x13d04b1a0_0 .net "kern_addr_mode", 0 0, L_0x13d082cb0;  alias, 1 drivers
v0x13d04b230_0 .net "kern_cols", 2 0, L_0x13d082620;  alias, 1 drivers
v0x13d04b2e0_0 .net "kerns", 2 0, L_0x13d0828e0;  alias, 1 drivers
v0x13d04b390_0 .var "kerns_cnt", 2 0;
v0x13d04b420_0 .net "reset", 0 0, L_0x13d0837e0;  alias, 1 drivers
v0x13d04b4d0_0 .var "result_addr", 7 0;
v0x13d04b570_0 .net "result_cols", 7 0, L_0x13d083ce0;  alias, 1 drivers
v0x13d04b620_0 .net "start", 0 0, L_0x13d082460;  alias, 1 drivers
v0x13d04b6d0_0 .var "start_d", 0 0;
v0x13d04b760_0 .var "start_pedge", 0 0;
v0x13d04b800_0 .net "stride", 7 0, L_0x13d083b00;  alias, 1 drivers
E_0x13d049970 .event anyedge, v0x13d04b4d0_0, v0x13d04b570_0, v0x13d04ad90_0;
E_0x13d0499e0 .event anyedge, v0x13d0471e0_0, v0x13d04b6d0_0;
E_0x13d049a30 .event anyedge, v0x13d046ac0_0, v0x13d04b390_0, v0x13d04b080_0;
E_0x13d049ab0 .event anyedge, v0x13d0471e0_0;
E_0x13d049af0 .event anyedge, v0x13d04a580_0;
E_0x13d049b70 .event anyedge, v0x13d04a3b0_0;
E_0x13d049bc0 .event anyedge, v0x13d04b390_0, v0x13d046be0_0, v0x13d04acf0_0;
E_0x13d049c40 .event anyedge, v0x13d04a830_0, v0x13d046690_0, v0x13d04aab0_0;
E_0x13d049ca0 .event anyedge, v0x13d04b080_0, v0x13d046b50_0, v0x13d0471e0_0;
S_0x13d049d30 .scope module, "ser_shift_done" "serial_shift" 9 126, 10 1 0, S_0x13d049300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 8 "par_out";
P_0x13d049c00 .param/l "DLY_WIDTH" 0 10 3, +C4<00000000000000000000000000001000>;
v0x13d04a050_0 .net "clk", 0 0, L_0x13d07f9d0;  alias, 1 drivers
v0x13d04a0f0_0 .var "par_out", 7 0;
v0x13d04a190_0 .net "reset", 0 0, L_0x13d0837e0;  alias, 1 drivers
v0x13d04a220_0 .net "ser_in", 0 0, v0x13d04a660_0;  1 drivers
S_0x13d04ba30 .scope module, "datapath_inst" "datapath" 8 87, 11 6 0, S_0x13d0488d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 4 "shift";
    .port_info 4 /INPUT 1 "en_max_pool";
    .port_info 5 /INPUT 3 "mask";
    .port_info 6 /INPUT 24 "img_data";
    .port_info 7 /INPUT 24 "kern_data";
    .port_info 8 /OUTPUT 20 "result_data";
    .port_info 9 /OUTPUT 1 "result_valid";
    .port_info 10 /INPUT 1 "clr_k_col_cnt";
    .port_info 11 /INPUT 1 "clr_col_cnt";
    .port_info 12 /OUTPUT 1 "accum_ovrflow";
P_0x13d04bc00 .param/l "CLR_DLY" 1 11 168, +C4<00000000000000000000000000000010>;
P_0x13d04bc40 .param/l "CLR_DLY_WIDTH" 1 11 169, +C4<00000000000000000000000000000011>;
P_0x13d04bc80 .param/l "DLY_WIDTH" 1 11 152, +C4<00000000000000000000000000010000>;
P_0x13d04bcc0 .param/l "IMG_DWIDTH" 0 11 8, +C4<00000000000000000000000000011000>;
P_0x13d04bd00 .param/l "KERN_DWIDTH" 0 11 9, +C4<00000000000000000000000000011000>;
P_0x13d04bd40 .param/l "RESULT_DWIDTH" 0 11 10, +C4<00000000000000000000000000010100>;
P_0x13d04bd80 .param/l "SHFT_WIDTH" 0 11 11, +C4<00000000000000000000000000000100>;
L_0x13d083660 .functor OR 1, L_0x13d0837e0, L_0x13d0835c0, C4<0>, C4<0>;
L_0x13d083770 .functor AND 1, v0x13d050010_0, L_0x13d0836d0, C4<1>, C4<1>;
v0x13d04fa50_0 .net *"_ivl_13", 0 0, L_0x13d0835c0;  1 drivers
v0x13d04fb10_0 .net *"_ivl_17", 0 0, L_0x13d0836d0;  1 drivers
v0x13d04fbb0_0 .var "accum_ovrflow", 0 0;
v0x13d04fc80_0 .net "clk", 0 0, L_0x13d07f9d0;  alias, 1 drivers
v0x13d04fd10_0 .net "clr_col_cnt", 0 0, v0x13d04a3b0_0;  alias, 1 drivers
v0x13d04fe20_0 .net "clr_col_cnt_d", 7 0, v0x13d04e560_0;  1 drivers
v0x13d04feb0_0 .net "clr_k_col_cnt", 0 0, v0x13d04a580_0;  alias, 1 drivers
v0x13d04ff80_0 .net "clr_k_col_cnt_d", 2 0, v0x13d04ec30_0;  1 drivers
v0x13d050010_0 .var "clr_mult_accum", 0 0;
v0x13d050120_0 .net "en_max_pool", 0 0, L_0x13d082e30;  alias, 1 drivers
v0x13d0501b0_0 .net "img_data", 23 0, v0x13d047c40_0;  alias, 1 drivers
v0x13d050240_0 .net "kern_data", 23 0, v0x13d048630_0;  alias, 1 drivers
v0x13d0502d0_0 .net "mask", 2 0, L_0x13d082ed0;  alias, 1 drivers
v0x13d050380_0 .var "mult_accum", 19 0;
v0x13d050430_0 .var "mult_accum_mux", 20 0;
v0x13d0504c0_0 .var "mult_accum_r", 20 0;
v0x13d050570_0 .net "mult_out0", 15 0, v0x13d04d450_0;  1 drivers
v0x13d050730_0 .var "mult_out0_r", 15 0;
v0x13d0507c0_0 .net "mult_out1", 15 0, v0x13d04da90_0;  1 drivers
v0x13d050850_0 .var "mult_out1_r", 15 0;
v0x13d0508e0_0 .net "mult_out2", 15 0, v0x13d04e0c0_0;  1 drivers
v0x13d050970_0 .var "mult_out2_r", 15 0;
v0x13d050a10_0 .net "reset", 0 0, L_0x13d0837e0;  alias, 1 drivers
v0x13d050aa0_0 .net "result_data", 19 0, v0x13d04c860_0;  alias, 1 drivers
v0x13d050b60_0 .net "result_valid", 0 0, v0x13d04cdd0_0;  alias, 1 drivers
v0x13d050c30_0 .net "shift", 3 0, L_0x13d082b90;  alias, 1 drivers
v0x13d050d00_0 .net "shift_out", 19 0, v0x13d04f910_0;  1 drivers
v0x13d050dd0_0 .net "start", 0 0, L_0x13d082460;  alias, 1 drivers
v0x13d050e60_0 .net "start_d", 15 0, v0x13d04f160_0;  1 drivers
E_0x13d04c210 .event anyedge, v0x13d04ec30_0, v0x13d04f160_0;
E_0x13d04c260 .event anyedge, v0x13d0504c0_0;
E_0x13d04c2b0 .event anyedge, v0x13d050010_0, v0x13d0504c0_0;
L_0x13d083100 .part v0x13d047c40_0, 0, 8;
L_0x13d083220 .part v0x13d048630_0, 0, 8;
L_0x13d083340 .part v0x13d047c40_0, 8, 8;
L_0x13d0833e0 .part v0x13d048630_0, 8, 8;
L_0x13d083480 .part v0x13d047c40_0, 16, 8;
L_0x13d083520 .part v0x13d048630_0, 16, 8;
L_0x13d0835c0 .part v0x13d04e560_0, 3, 1;
L_0x13d0836d0 .part v0x13d04f160_0, 2, 1;
S_0x13d04c310 .scope module, "max_pool_inst" "max_pool" 11 141, 12 1 0, S_0x13d04ba30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en_maxpool";
    .port_info 3 /INPUT 20 "data_in";
    .port_info 4 /INPUT 1 "valid_in";
    .port_info 5 /OUTPUT 20 "data_out";
    .port_info 6 /OUTPUT 1 "valid_out";
P_0x13d04c480 .param/l "DWIDTH" 0 12 3, +C4<00000000000000000000000000010100>;
v0x13d04c720_0 .net "clk", 0 0, L_0x13d07f9d0;  alias, 1 drivers
v0x13d04c7c0_0 .net "data_in", 19 0, v0x13d04f910_0;  alias, 1 drivers
v0x13d04c860_0 .var "data_out", 19 0;
v0x13d04c8f0_0 .var "data_r", 19 0;
v0x13d04c980_0 .net "en_maxpool", 0 0, L_0x13d082e30;  alias, 1 drivers
v0x13d04ca50_0 .var "max_pool_out", 19 0;
v0x13d04cae0_0 .var "max_pool_valid", 0 0;
v0x13d04cb70_0 .net "reset", 0 0, L_0x13d083660;  1 drivers
v0x13d04cc10_0 .var "toggle", 0 0;
v0x13d04cd30_0 .net "valid_in", 0 0, L_0x13d083770;  1 drivers
v0x13d04cdd0_0 .var "valid_out", 0 0;
E_0x13d04c670 .event anyedge, v0x13d04cc10_0, v0x13d04cd30_0;
E_0x13d04c6d0 .event anyedge, v0x13d04c8f0_0, v0x13d04c7c0_0;
S_0x13d04cee0 .scope module, "mult_inst0" "mult" 11 58, 13 1 0, S_0x13d04ba30;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x13d04d0b0 .param/l "WIDTH_A" 0 13 3, +C4<00000000000000000000000000001000>;
P_0x13d04d0f0 .param/l "WIDTH_B" 0 13 4, +C4<00000000000000000000000000001000>;
v0x13d04d2f0_0 .net "a", 7 0, L_0x13d083100;  1 drivers
v0x13d04d3b0_0 .net "b", 7 0, L_0x13d083220;  1 drivers
v0x13d04d450_0 .var "out", 15 0;
E_0x13d04d2a0 .event anyedge, v0x13d04d2f0_0, v0x13d04d3b0_0;
S_0x13d04d4f0 .scope module, "mult_inst1" "mult" 11 70, 13 1 0, S_0x13d04ba30;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x13d04d6b0 .param/l "WIDTH_A" 0 13 3, +C4<00000000000000000000000000001000>;
P_0x13d04d6f0 .param/l "WIDTH_B" 0 13 4, +C4<00000000000000000000000000001000>;
v0x13d04d930_0 .net "a", 7 0, L_0x13d083340;  1 drivers
v0x13d04d9f0_0 .net "b", 7 0, L_0x13d0833e0;  1 drivers
v0x13d04da90_0 .var "out", 15 0;
E_0x13d04d8e0 .event anyedge, v0x13d04d930_0, v0x13d04d9f0_0;
S_0x13d04db30 .scope module, "mult_inst2" "mult" 11 82, 13 1 0, S_0x13d04ba30;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x13d04dcf0 .param/l "WIDTH_A" 0 13 3, +C4<00000000000000000000000000001000>;
P_0x13d04dd30 .param/l "WIDTH_B" 0 13 4, +C4<00000000000000000000000000001000>;
v0x13d04df60_0 .net "a", 7 0, L_0x13d083480;  1 drivers
v0x13d04e020_0 .net "b", 7 0, L_0x13d083520;  1 drivers
v0x13d04e0c0_0 .var "out", 15 0;
E_0x13d04df00 .event anyedge, v0x13d04df60_0, v0x13d04e020_0;
S_0x13d04e160 .scope module, "ser_shift_clr_col" "serial_shift" 11 192, 10 1 0, S_0x13d04ba30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 8 "par_out";
P_0x13d04e360 .param/l "DLY_WIDTH" 0 10 3, +C4<00000000000000000000000000001000>;
v0x13d04e4c0_0 .net "clk", 0 0, L_0x13d07f9d0;  alias, 1 drivers
v0x13d04e560_0 .var "par_out", 7 0;
v0x13d04e600_0 .net "reset", 0 0, L_0x13d0837e0;  alias, 1 drivers
v0x13d04e690_0 .net "ser_in", 0 0, v0x13d04a3b0_0;  alias, 1 drivers
S_0x13d04e750 .scope module, "ser_shift_clr_k_col" "serial_shift" 11 176, 10 1 0, S_0x13d04ba30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 3 "par_out";
P_0x13d04e910 .param/l "DLY_WIDTH" 0 10 3, +C4<00000000000000000000000000000011>;
v0x13d04ea90_0 .net "clk", 0 0, L_0x13d07f9d0;  alias, 1 drivers
v0x13d04ec30_0 .var "par_out", 2 0;
v0x13d04ecc0_0 .net "reset", 0 0, L_0x13d0837e0;  alias, 1 drivers
v0x13d04ed50_0 .net "ser_in", 0 0, v0x13d04a580_0;  alias, 1 drivers
S_0x13d04ede0 .scope module, "ser_shift_start" "serial_shift" 11 159, 10 1 0, S_0x13d04ba30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 16 "par_out";
P_0x13d04ef50 .param/l "DLY_WIDTH" 0 10 3, +C4<00000000000000000000000000010000>;
v0x13d04f0d0_0 .net "clk", 0 0, L_0x13d07f9d0;  alias, 1 drivers
v0x13d04f160_0 .var "par_out", 15 0;
v0x13d04f200_0 .net "reset", 0 0, L_0x13d0837e0;  alias, 1 drivers
v0x13d04f310_0 .net "ser_in", 0 0, L_0x13d082460;  alias, 1 drivers
S_0x13d04f3a0 .scope module, "shifter_inst" "shifter" 11 129, 14 1 0, S_0x13d04ba30;
 .timescale 0 0;
    .port_info 0 /INPUT 20 "in";
    .port_info 1 /INPUT 4 "shift";
    .port_info 2 /OUTPUT 20 "out";
P_0x13d04f560 .param/l "IN_WIDTH" 0 14 3, +C4<00000000000000000000000000010100>;
P_0x13d04f5a0 .param/l "OUT_WIDTH" 0 14 5, +C4<00000000000000000000000000010100>;
P_0x13d04f5e0 .param/l "SHFT_WIDTH" 0 14 4, +C4<00000000000000000000000000000100>;
v0x13d04f850_0 .net "in", 19 0, v0x13d050380_0;  1 drivers
v0x13d04f910_0 .var "out", 19 0;
v0x13d04f9b0_0 .net "shift", 3 0, L_0x13d082b90;  alias, 1 drivers
E_0x13d04f7f0 .event anyedge, v0x13d046fc0_0, v0x13d04f850_0;
S_0x13d052240 .scope module, "results_dffram" "dffram" 4 186, 7 1 0, S_0x13d044760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 20 "dat_o";
    .port_info 3 /OUTPUT 20 "dat_o2";
    .port_info 4 /INPUT 20 "dat_i";
    .port_info 5 /INPUT 6 "adr_w";
    .port_info 6 /INPUT 6 "adr_r";
P_0x13d049050 .param/l "AWIDTH" 0 7 4, +C4<00000000000000000000000000000110>;
P_0x13d049090 .param/l "DWIDTH" 0 7 3, +C4<00000000000000000000000000010100>;
v0x13d052630_0 .net "adr_r", 5 0, L_0x13d084530;  1 drivers
v0x13d0526e0_0 .net "adr_w", 5 0, L_0x13d084490;  1 drivers
v0x13d052780_0 .net "clk", 0 0, L_0x13d07f9d0;  alias, 1 drivers
v0x13d052810_0 .net "dat_i", 19 0, v0x13d04c860_0;  alias, 1 drivers
v0x13d0528a0_0 .var "dat_o", 19 0;
v0x13d052940_0 .var "dat_o2", 19 0;
v0x13d0529f0 .array "r", 63 0, 19 0;
v0x13d052a90_0 .net "we", 0 0, L_0x13d0840c0;  1 drivers
S_0x13d0560b0 .scope module, "ren_conv_top_inst_2" "ren_conv_top" 3 119, 4 6 0, S_0x13bfe1ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wb_clk_i";
    .port_info 1 /INPUT 1 "wb_rst_i";
    .port_info 2 /INPUT 1 "wbs_stb_i";
    .port_info 3 /INPUT 1 "wbs_cyc_i";
    .port_info 4 /INPUT 1 "wbs_we_i";
    .port_info 5 /INPUT 4 "wbs_sel_i";
    .port_info 6 /INPUT 32 "wbs_dat_i";
    .port_info 7 /INPUT 32 "wbs_adr_i";
    .port_info 8 /OUTPUT 1 "wbs_ack_o";
    .port_info 9 /OUTPUT 32 "wbs_dat_o";
P_0x13d056220 .param/l "COL_WIDTH" 0 4 12, +C4<00000000000000000000000000001000>;
P_0x13d056260 .param/l "IMG_ADDR_WIDTH" 0 4 14, +C4<00000000000000000000000000001000>;
P_0x13d0562a0 .param/l "KERN_CNT_WIDTH" 0 4 13, +C4<00000000000000000000000000000011>;
P_0x13d0562e0 .param/l "KERN_COL_WIDTH" 0 4 11, +C4<00000000000000000000000000000011>;
P_0x13d056320 .param/l "MY_ADDR" 0 4 8, C4<000000000000000000000000000110010>;
P_0x13d056360 .param/l "MY_ADDR_LSB" 0 4 10, +C4<00000000000000000000000000011000>;
P_0x13d0563a0 .param/l "MY_ADDR_MSB" 0 4 9, +C4<00000000000000000000000000100000>;
P_0x13d0563e0 .param/l "RSLT_ADDR_WIDTH" 0 4 15, +C4<00000000000000000000000000001000>;
L_0x13d083950 .functor BUFZ 1, v0x13d07bd40_0, C4<0>, C4<0>, C4<0>;
L_0x13d084260 .functor BUFZ 1, v0x13d07bdd0_0, C4<0>, C4<0>, C4<0>;
L_0x13d084ad0 .functor AND 1, L_0x13d0849f0, v0x13d07bfa0_0, C4<1>, C4<1>;
L_0x13d079c40 .functor AND 1, L_0x13d084ad0, v0x13d07c1e0_0, C4<1>, C4<1>;
L_0x13d084e00 .functor BUFZ 32, v0x13d066990_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x13d085230 .functor AND 1, L_0x13d085110, L_0x13d079c40, C4<1>, C4<1>;
L_0x13d085360 .functor AND 1, L_0x13d085230, v0x13d07c270_0, C4<1>, C4<1>;
L_0x13d085780 .functor AND 1, L_0x13d085610, L_0x13d079c40, C4<1>, C4<1>;
L_0x13d085840 .functor AND 1, L_0x13d085780, v0x13d07c270_0, C4<1>, C4<1>;
L_0x13d085d70 .functor AND 1, L_0x13d080f70, L_0x13d079c40, C4<1>, C4<1>;
L_0x13d085f00 .functor AND 1, L_0x13d085d70, v0x13d07c270_0, C4<1>, C4<1>;
L_0x13d086170 .functor AND 1, L_0x13d086280, L_0x13d079c40, C4<1>, C4<1>;
L_0x13d086490 .functor AND 1, L_0x13d086170, v0x13d07c270_0, C4<1>, C4<1>;
L_0x13d087b20 .functor OR 1, L_0x13d084260, L_0x13d086840, C4<0>, C4<0>;
L_0x13d088550 .functor NOT 1, v0x13d05c340_0, C4<0>, C4<0>, C4<0>;
L_0x13d0882e0 .functor AND 1, v0x13d05e6f0_0, L_0x13d088550, C4<1>, C4<1>;
L_0x1300407a8 .functor BUFT 1, C4<000000000000000000000000000110010>, C4<0>, C4<0>, C4<0>;
v0x13d064500_0 .net/2u *"_ivl_10", 32 0, L_0x1300407a8;  1 drivers
L_0x130040ac0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x13d0645a0_0 .net *"_ivl_103", 1 0, L_0x130040ac0;  1 drivers
v0x13d064640_0 .net *"_ivl_109", 0 0, L_0x13d088550;  1 drivers
v0x13d0646d0_0 .net *"_ivl_12", 0 0, L_0x13d0849f0;  1 drivers
v0x13d064770_0 .net *"_ivl_14", 0 0, L_0x13d084ad0;  1 drivers
v0x13d064860_0 .net *"_ivl_23", 1 0, L_0x13d084f20;  1 drivers
v0x13d064910_0 .net *"_ivl_24", 31 0, L_0x13d084fc0;  1 drivers
L_0x1300407f0 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13d0649c0_0 .net *"_ivl_27", 29 0, L_0x1300407f0;  1 drivers
L_0x130040838 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13d064a70_0 .net/2u *"_ivl_28", 31 0, L_0x130040838;  1 drivers
v0x13d064b80_0 .net *"_ivl_30", 0 0, L_0x13d085110;  1 drivers
v0x13d064c20_0 .net *"_ivl_32", 0 0, L_0x13d085230;  1 drivers
v0x13d064cd0_0 .net *"_ivl_37", 2 0, L_0x13d085410;  1 drivers
v0x13d064d80_0 .net *"_ivl_38", 31 0, L_0x13d0854f0;  1 drivers
L_0x130040880 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13d064e30_0 .net *"_ivl_41", 28 0, L_0x130040880;  1 drivers
L_0x1300408c8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x13d064ee0_0 .net/2u *"_ivl_42", 31 0, L_0x1300408c8;  1 drivers
v0x13d064f90_0 .net *"_ivl_44", 0 0, L_0x13d085610;  1 drivers
v0x13d065030_0 .net *"_ivl_46", 0 0, L_0x13d085780;  1 drivers
v0x13d0651c0_0 .net *"_ivl_5", 7 0, L_0x13d0848b0;  1 drivers
v0x13d065250_0 .net *"_ivl_51", 1 0, L_0x13d0858f0;  1 drivers
v0x13d065300_0 .net *"_ivl_52", 31 0, L_0x13d085990;  1 drivers
L_0x130040910 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13d0653b0_0 .net *"_ivl_55", 29 0, L_0x130040910;  1 drivers
L_0x130040958 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x13d065460_0 .net/2u *"_ivl_56", 31 0, L_0x130040958;  1 drivers
v0x13d065510_0 .net *"_ivl_58", 0 0, L_0x13d080f70;  1 drivers
v0x13d0655b0_0 .net *"_ivl_6", 32 0, L_0x13d084950;  1 drivers
v0x13d065660_0 .net *"_ivl_60", 0 0, L_0x13d085d70;  1 drivers
v0x13d065710_0 .net *"_ivl_65", 1 0, L_0x13d07dd40;  1 drivers
v0x13d0657c0_0 .net *"_ivl_66", 31 0, L_0x13d0861e0;  1 drivers
L_0x1300409a0 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13d065870_0 .net *"_ivl_69", 29 0, L_0x1300409a0;  1 drivers
L_0x1300409e8 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x13d065920_0 .net/2u *"_ivl_70", 31 0, L_0x1300409e8;  1 drivers
v0x13d0659d0_0 .net *"_ivl_72", 0 0, L_0x13d086280;  1 drivers
v0x13d065a70_0 .net *"_ivl_74", 0 0, L_0x13d086170;  1 drivers
v0x13d065b20_0 .net *"_ivl_83", 5 0, L_0x13d087d10;  1 drivers
L_0x130040a30 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x13d065bd0_0 .net *"_ivl_87", 1 0, L_0x130040a30;  1 drivers
L_0x130040760 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13d0650e0_0 .net *"_ivl_9", 24 0, L_0x130040760;  1 drivers
v0x13d065e60_0 .net *"_ivl_90", 5 0, L_0x13d087e90;  1 drivers
L_0x130040a78 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x13d065ef0_0 .net *"_ivl_94", 1 0, L_0x130040a78;  1 drivers
v0x13d065f90_0 .net *"_ivl_99", 5 0, L_0x13d087f30;  1 drivers
v0x13d066040_0 .net "accum_ovrflow", 0 0, v0x13d0614d0_0;  1 drivers
v0x13d0660d0_0 .net "clk", 0 0, L_0x13d083950;  1 drivers
v0x13d066160_0 .net "cols", 7 0, L_0x13d086a80;  1 drivers
v0x13d066200_0 .net "data_out_regs", 31 0, v0x13d057750_0;  1 drivers
v0x13d0662e0_0 .net "data_out_result", 19 0, v0x13d064260_0;  1 drivers
v0x13d066370_0 .net "done", 0 0, v0x13d05c340_0;  1 drivers
v0x13d066400_0 .net "en_max_pool", 0 0, L_0x13d087170;  1 drivers
v0x13d066510_0 .net "img_addr", 7 0, v0x13d05c850_0;  1 drivers
v0x13d0665a0_0 .net "img_data", 23 0, v0x13d059560_0;  1 drivers
v0x13d066630_0 .net "kern_addr", 5 0, v0x13d05ca30_0;  1 drivers
v0x13d0666c0_0 .net "kern_addr_mode", 0 0, L_0x13d086ff0;  1 drivers
v0x13d066750_0 .net "kern_cols", 2 0, L_0x13d086960;  1 drivers
v0x13d0667e0_0 .net "kern_data", 23 0, v0x13d059f50_0;  1 drivers
v0x13d066870_0 .net "kerns", 2 0, L_0x13d086c20;  1 drivers
v0x13d066900_0 .net "mask", 2 0, L_0x13d087210;  1 drivers
v0x13d066990_0 .var "rdata", 31 0;
v0x13d066a30_0 .var "ready", 0 0;
v0x13d066ad0_0 .net "reset", 0 0, L_0x13d084260;  1 drivers
v0x13d066b60_0 .net "result_addr", 7 0, v0x13d05cdf0_0;  1 drivers
v0x13d066c40_0 .net "result_cols", 7 0, L_0x13d086de0;  1 drivers
v0x13d066cd0_0 .net "result_data", 19 0, v0x13d05e180_0;  1 drivers
v0x13d066de0_0 .net "result_valid", 0 0, v0x13d05e6f0_0;  1 drivers
v0x13d066ef0_0 .net "shift", 3 0, L_0x13d086ed0;  1 drivers
v0x13d067000_0 .net "soft_reset", 0 0, L_0x13d086840;  1 drivers
v0x13d067090_0 .net "start", 0 0, L_0x13d0867a0;  1 drivers
v0x13d067120_0 .net "stride", 7 0, L_0x13d086d40;  1 drivers
v0x13d0671b0_0 .net "valid", 0 0, L_0x13d079c40;  1 drivers
v0x13d067240_0 .net "wb_clk_i", 0 0, v0x13d07bd40_0;  alias, 1 drivers
v0x13d065c60_0 .net "wb_rst_i", 0 0, v0x13d07bdd0_0;  alias, 1 drivers
v0x13d065cf0_0 .net "wbs_ack_o", 0 0, v0x13d066a30_0;  alias, 1 drivers
v0x13d065d80_0 .net "wbs_adr_i", 31 0, v0x13d07bf10_0;  alias, 1 drivers
v0x13d0672d0_0 .net "wbs_cyc_i", 0 0, v0x13d07bfa0_0;  alias, 1 drivers
v0x13d0673a0_0 .net "wbs_dat_i", 31 0, v0x13d07c030_0;  alias, 1 drivers
v0x13d067530_0 .net "wbs_dat_o", 31 0, L_0x13d084e00;  alias, 1 drivers
v0x13d0675c0_0 .net "wbs_sel_i", 3 0, v0x13d07c150_0;  alias, 1 drivers
v0x13d067690_0 .net "wbs_stb_i", 0 0, v0x13d07c1e0_0;  alias, 1 drivers
v0x13d067720_0 .net "wbs_we_i", 0 0, v0x13d07c270_0;  alias, 1 drivers
v0x13d0677b0_0 .net "we_img_ram", 0 0, L_0x13d085840;  1 drivers
v0x13d067840_0 .net "we_kern_ram", 0 0, L_0x13d085f00;  1 drivers
v0x13d0678d0_0 .net "we_regs", 0 0, L_0x13d085360;  1 drivers
v0x13d0679a0_0 .net "we_res_ram", 0 0, L_0x13d086490;  1 drivers
L_0x13d0848b0 .part v0x13d07bf10_0, 24, 8;
L_0x13d084950 .concat [ 8 25 0 0], L_0x13d0848b0, L_0x130040760;
L_0x13d0849f0 .cmp/eq 33, L_0x13d084950, L_0x1300407a8;
L_0x13d084f20 .part v0x13d07bf10_0, 8, 2;
L_0x13d084fc0 .concat [ 2 30 0 0], L_0x13d084f20, L_0x1300407f0;
L_0x13d085110 .cmp/eq 32, L_0x13d084fc0, L_0x130040838;
L_0x13d085410 .part v0x13d07bf10_0, 8, 3;
L_0x13d0854f0 .concat [ 3 29 0 0], L_0x13d085410, L_0x130040880;
L_0x13d085610 .cmp/eq 32, L_0x13d0854f0, L_0x1300408c8;
L_0x13d0858f0 .part v0x13d07bf10_0, 8, 2;
L_0x13d085990 .concat [ 2 30 0 0], L_0x13d0858f0, L_0x130040910;
L_0x13d080f70 .cmp/eq 32, L_0x13d085990, L_0x130040958;
L_0x13d07dd40 .part v0x13d07bf10_0, 8, 2;
L_0x13d0861e0 .concat [ 2 30 0 0], L_0x13d07dd40, L_0x1300409a0;
L_0x13d086280 .cmp/eq 32, L_0x13d0861e0, L_0x1300409e8;
L_0x13d0873a0 .part v0x13d07bf10_0, 2, 2;
L_0x13d087d10 .part L_0x13d086d40, 0, 6;
L_0x13d087db0 .concat [ 6 2 0 0], L_0x13d087d10, L_0x130040a30;
L_0x13d087e90 .part L_0x13d086de0, 0, 6;
L_0x13d087fd0 .concat [ 6 2 0 0], L_0x13d087e90, L_0x130040a78;
L_0x13d0880b0 .part v0x13d07c030_0, 0, 24;
L_0x13d087f30 .part v0x13d07bf10_0, 2, 6;
L_0x13d088200 .concat [ 6 2 0 0], L_0x13d087f30, L_0x130040ac0;
L_0x13d088150 .part v0x13d07c030_0, 0, 24;
L_0x13d0883e0 .part v0x13d07bf10_0, 2, 6;
L_0x13d0886b0 .part v0x13d05cdf0_0, 0, 6;
L_0x13d088750 .part v0x13d07bf10_0, 2, 6;
S_0x13d056900 .scope module, "cfg_regs_inst" "regs" 4 92, 5 3 0, S_0x13d0560b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
    .port_info 6 /OUTPUT 1 "start";
    .port_info 7 /OUTPUT 1 "soft_reset";
    .port_info 8 /OUTPUT 3 "kern_cols";
    .port_info 9 /OUTPUT 8 "cols";
    .port_info 10 /OUTPUT 3 "kerns";
    .port_info 11 /OUTPUT 8 "stride";
    .port_info 12 /OUTPUT 1 "kern_addr_mode";
    .port_info 13 /OUTPUT 8 "result_cols";
    .port_info 14 /OUTPUT 4 "shift";
    .port_info 15 /OUTPUT 1 "en_max_pool";
    .port_info 16 /OUTPUT 3 "mask";
    .port_info 17 /INPUT 1 "done";
    .port_info 18 /INPUT 1 "accum_ovrflow";
P_0x13d056ac0 .param/l "DWIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0x13d057d70_0 .net *"_ivl_6", 29 0, L_0x13d086520;  1 drivers
v0x13d057e30_0 .net "accum_ovrflow", 0 0, v0x13d0614d0_0;  alias, 1 drivers
v0x13d057ed0_0 .net "addr", 1 0, L_0x13d0873a0;  1 drivers
v0x13d057f60_0 .net "clk", 0 0, L_0x13d083950;  alias, 1 drivers
v0x13d057ff0_0 .net "cols", 7 0, L_0x13d086a80;  alias, 1 drivers
v0x13d0580c0_0 .net "data_in", 31 0, v0x13d07c030_0;  alias, 1 drivers
v0x13d058150_0 .net "data_out", 31 0, v0x13d057750_0;  alias, 1 drivers
v0x13d0581f0_0 .net "done", 0 0, v0x13d05c340_0;  alias, 1 drivers
v0x13d058280_0 .net "en_max_pool", 0 0, L_0x13d087170;  alias, 1 drivers
v0x13d0583a0_0 .net "kern_addr_mode", 0 0, L_0x13d086ff0;  alias, 1 drivers
v0x13d058440_0 .net "kern_cols", 2 0, L_0x13d086960;  alias, 1 drivers
v0x13d0584f0_0 .net "kerns", 2 0, L_0x13d086c20;  alias, 1 drivers
v0x13d0585a0_0 .net "mask", 2 0, L_0x13d087210;  alias, 1 drivers
v0x13d058650 .array "regs", 4 0;
v0x13d058650_0 .net v0x13d058650 0, 31 0, v0x13d057420_0; 1 drivers
v0x13d058650_1 .net v0x13d058650 1, 31 0, v0x13d0574b0_0; 1 drivers
v0x13d058650_2 .net v0x13d058650 2, 31 0, v0x13d057540_0; 1 drivers
v0x13d058650_3 .net v0x13d058650 3, 31 0, v0x13d057610_0; 1 drivers
o0x13000f690 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x13d058650_4 .net v0x13d058650 4, 31 0, o0x13000f690; 0 drivers
v0x13d0587c0_0 .net "reset", 0 0, L_0x13d084260;  alias, 1 drivers
v0x13d058850_0 .net "result_cols", 7 0, L_0x13d086de0;  alias, 1 drivers
v0x13d0588e0_0 .net "shift", 3 0, L_0x13d086ed0;  alias, 1 drivers
v0x13d058a70_0 .net "soft_reset", 0 0, L_0x13d086840;  alias, 1 drivers
v0x13d058b00_0 .net "start", 0 0, L_0x13d0867a0;  alias, 1 drivers
v0x13d058ba0_0 .net "stride", 7 0, L_0x13d086d40;  alias, 1 drivers
v0x13d058c50_0 .net "wr_en", 0 0, L_0x13d085360;  alias, 1 drivers
L_0x13d086520 .part v0x13d057420_0, 2, 30;
L_0x13d086600 .concat [ 1 1 30 0], v0x13d05c340_0, v0x13d0614d0_0, L_0x13d086520;
L_0x13d0867a0 .part v0x13d057420_0, 2, 1;
L_0x13d086840 .part v0x13d057420_0, 3, 1;
L_0x13d086960 .part v0x13d0574b0_0, 0, 3;
L_0x13d086a80 .part v0x13d0574b0_0, 8, 8;
L_0x13d086c20 .part v0x13d0574b0_0, 16, 3;
L_0x13d086d40 .part v0x13d0574b0_0, 24, 8;
L_0x13d086de0 .part v0x13d057540_0, 0, 8;
L_0x13d086ed0 .part v0x13d057540_0, 8, 4;
L_0x13d086ff0 .part v0x13d057540_0, 16, 1;
L_0x13d087170 .part v0x13d057540_0, 17, 1;
L_0x13d087210 .part v0x13d057540_0, 18, 3;
S_0x13d056dd0 .scope module, "ctrl_status_regs_4_inst" "ctrl_status_regs_4" 5 42, 6 15 0, S_0x13d056900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
    .port_info 6 /OUTPUT 32 "ctrl0";
    .port_info 7 /OUTPUT 32 "ctrl1";
    .port_info 8 /OUTPUT 32 "ctrl2";
    .port_info 9 /OUTPUT 32 "ctrl3";
    .port_info 10 /INPUT 32 "status0";
    .port_info 11 /INPUT 32 "status1";
    .port_info 12 /INPUT 32 "status2";
    .port_info 13 /INPUT 32 "status3";
P_0x13d056f90 .param/l "DWIDTH" 0 6 17, +C4<00000000000000000000000000100000>;
v0x13d0572c0_0 .net "addr", 1 0, L_0x13d0873a0;  alias, 1 drivers
v0x13d057380_0 .net "clk", 0 0, L_0x13d083950;  alias, 1 drivers
v0x13d057420_0 .var "ctrl0", 31 0;
v0x13d0574b0_0 .var "ctrl1", 31 0;
v0x13d057540_0 .var "ctrl2", 31 0;
v0x13d057610_0 .var "ctrl3", 31 0;
v0x13d0576b0_0 .net "data_in", 31 0, v0x13d07c030_0;  alias, 1 drivers
v0x13d057750_0 .var "data_out", 31 0;
v0x13d057800_0 .net "reset", 0 0, L_0x13d084260;  alias, 1 drivers
v0x13d057910_0 .net "status0", 31 0, L_0x13d086600;  1 drivers
v0x13d0579b0_0 .net "status1", 31 0, v0x13d0574b0_0;  alias, 1 drivers
v0x13d057a70_0 .net "status2", 31 0, v0x13d057540_0;  alias, 1 drivers
v0x13d057b00_0 .net "status3", 31 0, v0x13d057610_0;  alias, 1 drivers
v0x13d057b90_0 .net "wr_en", 0 0, L_0x13d085360;  alias, 1 drivers
E_0x13d0571f0/0 .event anyedge, v0x13d0572c0_0, v0x13d057910_0, v0x13d0574b0_0, v0x13d057540_0;
E_0x13d0571f0/1 .event anyedge, v0x13d057610_0;
E_0x13d0571f0 .event/or E_0x13d0571f0/0, E_0x13d0571f0/1;
E_0x13d057270 .event posedge, v0x13d057380_0;
S_0x13d058e40 .scope module, "img_dffram" "dffram" 4 154, 7 1 0, S_0x13d0560b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 24 "dat_o";
    .port_info 3 /OUTPUT 24 "dat_o2";
    .port_info 4 /INPUT 24 "dat_i";
    .port_info 5 /INPUT 8 "adr_w";
    .port_info 6 /INPUT 8 "adr_r";
P_0x13d056b60 .param/l "AWIDTH" 0 7 4, +C4<00000000000000000000000000001000>;
P_0x13d056ba0 .param/l "DWIDTH" 0 7 3, +C4<00000000000000000000000000011000>;
v0x13d059220_0 .net "adr_r", 7 0, v0x13d05c850_0;  alias, 1 drivers
v0x13d0592d0_0 .net "adr_w", 7 0, L_0x13d088200;  1 drivers
v0x13d059370_0 .net "clk", 0 0, L_0x13d083950;  alias, 1 drivers
v0x13d059400_0 .net "dat_i", 23 0, L_0x13d0880b0;  1 drivers
v0x13d059490_0 .var "dat_o", 23 0;
v0x13d059560_0 .var "dat_o2", 23 0;
v0x13d059610 .array "r", 255 0, 23 0;
v0x13d0596b0_0 .net "we", 0 0, L_0x13d085840;  alias, 1 drivers
S_0x13d059800 .scope module, "kerns_dffram" "dffram" 4 170, 7 1 0, S_0x13d0560b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 24 "dat_o";
    .port_info 3 /OUTPUT 24 "dat_o2";
    .port_info 4 /INPUT 24 "dat_i";
    .port_info 5 /INPUT 6 "adr_w";
    .port_info 6 /INPUT 6 "adr_r";
P_0x13d0599c0 .param/l "AWIDTH" 0 7 4, +C4<00000000000000000000000000000110>;
P_0x13d059a00 .param/l "DWIDTH" 0 7 3, +C4<00000000000000000000000000011000>;
v0x13d059c30_0 .net "adr_r", 5 0, v0x13d05ca30_0;  alias, 1 drivers
v0x13d059ce0_0 .net "adr_w", 5 0, L_0x13d0883e0;  1 drivers
v0x13d059d80_0 .net "clk", 0 0, L_0x13d083950;  alias, 1 drivers
v0x13d059e10_0 .net "dat_i", 23 0, L_0x13d088150;  1 drivers
v0x13d059ea0_0 .var "dat_o", 23 0;
v0x13d059f50_0 .var "dat_o2", 23 0;
v0x13d05a000 .array "r", 63 0, 23 0;
v0x13d05a0a0_0 .net "we", 0 0, L_0x13d085f00;  alias, 1 drivers
S_0x13d05a1f0 .scope module, "ren_conv_inst" "ren_conv" 4 124, 8 4 0, S_0x13d0560b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 1 "done";
    .port_info 4 /INPUT 3 "kern_cols";
    .port_info 5 /INPUT 8 "cols";
    .port_info 6 /INPUT 3 "kerns";
    .port_info 7 /INPUT 8 "stride";
    .port_info 8 /INPUT 1 "kern_addr_mode";
    .port_info 9 /INPUT 8 "result_cols";
    .port_info 10 /INPUT 4 "shift";
    .port_info 11 /INPUT 1 "en_max_pool";
    .port_info 12 /INPUT 3 "mask";
    .port_info 13 /INPUT 24 "img_data";
    .port_info 14 /INPUT 24 "kern_data";
    .port_info 15 /OUTPUT 6 "kern_addr";
    .port_info 16 /OUTPUT 8 "img_addr";
    .port_info 17 /OUTPUT 8 "result_addr";
    .port_info 18 /OUTPUT 20 "result_data";
    .port_info 19 /OUTPUT 1 "result_valid";
    .port_info 20 /OUTPUT 1 "accum_ovrflow";
P_0x13d05a3b0 .param/l "COL_WIDTH" 0 8 7, +C4<00000000000000000000000000001000>;
P_0x13d05a3f0 .param/l "IMG_ADDR_WIDTH" 0 8 9, +C4<00000000000000000000000000001000>;
P_0x13d05a430 .param/l "IMG_DWIDTH" 0 8 12, +C4<00000000000000000000000000011000>;
P_0x13d05a470 .param/l "KERN_CNT_WIDTH" 0 8 8, +C4<00000000000000000000000000000011>;
P_0x13d05a4b0 .param/l "KERN_COL_WIDTH" 0 8 6, +C4<00000000000000000000000000000011>;
P_0x13d05a4f0 .param/l "KERN_DWIDTH" 0 8 13, +C4<00000000000000000000000000011000>;
P_0x13d05a530 .param/l "RESULT_DWIDTH" 0 8 14, +C4<00000000000000000000000000010100>;
P_0x13d05a570 .param/l "RSLT_ADDR_WIDTH" 0 8 10, +C4<00000000000000000000000000001000>;
P_0x13d05a5b0 .param/l "SHFT_WIDTH" 0 8 11, +C4<00000000000000000000000000000100>;
v0x13d062920_0 .net "accum_ovrflow", 0 0, v0x13d0614d0_0;  alias, 1 drivers
v0x13d062a00_0 .net "clk", 0 0, L_0x13d083950;  alias, 1 drivers
v0x13d062a90_0 .net "clr_col_cnt", 0 0, v0x13d05bcd0_0;  1 drivers
v0x13d062b20_0 .net "clr_k_col_cnt", 0 0, v0x13d05bea0_0;  1 drivers
v0x13d062bb0_0 .net "cols", 7 0, L_0x13d086a80;  alias, 1 drivers
v0x13d062c80_0 .net "done", 0 0, v0x13d05c340_0;  alias, 1 drivers
v0x13d062d50_0 .net "en_max_pool", 0 0, L_0x13d087170;  alias, 1 drivers
v0x13d062de0_0 .net "img_addr", 7 0, v0x13d05c850_0;  alias, 1 drivers
v0x13d062eb0_0 .net "img_data", 23 0, v0x13d059560_0;  alias, 1 drivers
v0x13d062fc0_0 .net "kern_addr", 5 0, v0x13d05ca30_0;  alias, 1 drivers
v0x13d063090_0 .net "kern_addr_mode", 0 0, L_0x13d086ff0;  alias, 1 drivers
v0x13d063160_0 .net "kern_cols", 2 0, L_0x13d086960;  alias, 1 drivers
v0x13d063230_0 .net "kern_data", 23 0, v0x13d059f50_0;  alias, 1 drivers
v0x13d063300_0 .net "kerns", 2 0, L_0x13d086c20;  alias, 1 drivers
v0x13d0633d0_0 .net "mask", 2 0, L_0x13d087210;  alias, 1 drivers
v0x13d063460_0 .net "reset", 0 0, L_0x13d087b20;  1 drivers
v0x13d0634f0_0 .net "result_addr", 7 0, v0x13d05cdf0_0;  alias, 1 drivers
v0x13d063680_0 .net "result_cols", 7 0, L_0x13d087fd0;  1 drivers
v0x13d063710_0 .net "result_data", 19 0, v0x13d05e180_0;  alias, 1 drivers
v0x13d0637a0_0 .net "result_valid", 0 0, v0x13d05e6f0_0;  alias, 1 drivers
v0x13d063830_0 .net "shift", 3 0, L_0x13d086ed0;  alias, 1 drivers
v0x13d0638c0_0 .net "start", 0 0, L_0x13d0867a0;  alias, 1 drivers
v0x13d0639d0_0 .net "stride", 7 0, L_0x13d087db0;  1 drivers
S_0x13d05ac20 .scope module, "agu_inst" "agu" 8 59, 9 3 0, S_0x13d05a1f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "en_result_addr";
    .port_info 4 /INPUT 3 "kern_cols";
    .port_info 5 /INPUT 8 "cols";
    .port_info 6 /INPUT 3 "kerns";
    .port_info 7 /INPUT 8 "stride";
    .port_info 8 /INPUT 1 "kern_addr_mode";
    .port_info 9 /INPUT 8 "result_cols";
    .port_info 10 /OUTPUT 6 "kern_addr";
    .port_info 11 /OUTPUT 8 "img_addr";
    .port_info 12 /OUTPUT 8 "result_addr";
    .port_info 13 /OUTPUT 1 "clr_k_col_cnt";
    .port_info 14 /OUTPUT 1 "clr_col_cnt";
    .port_info 15 /OUTPUT 1 "done";
P_0x13d05adf0 .param/l "COL_WIDTH" 0 9 6, +C4<00000000000000000000000000001000>;
P_0x13d05ae30 .param/l "IMG_ADDR_WIDTH" 0 9 8, +C4<00000000000000000000000000001000>;
P_0x13d05ae70 .param/l "KERN_CNT_WIDTH" 0 9 7, +C4<00000000000000000000000000000011>;
P_0x13d05aeb0 .param/l "KERN_COL_WIDTH" 0 9 5, +C4<00000000000000000000000000000011>;
P_0x13d05aef0 .param/l "RSLT_ADDR_WIDTH" 0 9 9, +C4<00000000000000000000000000001000>;
v0x13d05bc30_0 .net "clk", 0 0, L_0x13d083950;  alias, 1 drivers
v0x13d05bcd0_0 .var "clr_col_cnt", 0 0;
v0x13d05bd70_0 .var "clr_img_addr", 0 0;
v0x13d05be00_0 .var "clr_img_st", 0 0;
v0x13d05bea0_0 .var "clr_k_col_cnt", 0 0;
v0x13d05bf80_0 .var "clr_kerns_cnt", 0 0;
v0x13d05c010_0 .net "clr_kerns_cnt_d", 7 0, v0x13d05ba10_0;  1 drivers
v0x13d05c0c0_0 .var "clr_result_addr", 0 0;
v0x13d05c150_0 .var "col_cnt", 7 0;
v0x13d05c280_0 .net "cols", 7 0, L_0x13d086a80;  alias, 1 drivers
v0x13d05c340_0 .var "done", 0 0;
v0x13d05c3d0_0 .var "en_col_cnt", 0 0;
v0x13d05c460_0 .var "en_img_addr", 0 0;
v0x13d05c4f0_0 .var "en_img_st", 0 0;
v0x13d05c580_0 .var "en_k_col_cnt", 0 0;
v0x13d05c610_0 .var "en_kerns_cnt", 0 0;
v0x13d05c6b0_0 .net "en_result_addr", 0 0, v0x13d05e6f0_0;  alias, 1 drivers
v0x13d05c850_0 .var "img_addr", 7 0;
v0x13d05c910_0 .var "img_st", 7 0;
v0x13d05c9a0_0 .var "k_col_cnt", 2 0;
v0x13d05ca30_0 .var "kern_addr", 5 0;
v0x13d05cac0_0 .net "kern_addr_mode", 0 0, L_0x13d086ff0;  alias, 1 drivers
v0x13d05cb50_0 .net "kern_cols", 2 0, L_0x13d086960;  alias, 1 drivers
v0x13d05cc00_0 .net "kerns", 2 0, L_0x13d086c20;  alias, 1 drivers
v0x13d05ccb0_0 .var "kerns_cnt", 2 0;
v0x13d05cd40_0 .net "reset", 0 0, L_0x13d087b20;  alias, 1 drivers
v0x13d05cdf0_0 .var "result_addr", 7 0;
v0x13d05ce90_0 .net "result_cols", 7 0, L_0x13d087fd0;  alias, 1 drivers
v0x13d05cf40_0 .net "start", 0 0, L_0x13d0867a0;  alias, 1 drivers
v0x13d05cff0_0 .var "start_d", 0 0;
v0x13d05d080_0 .var "start_pedge", 0 0;
v0x13d05d120_0 .net "stride", 7 0, L_0x13d087db0;  alias, 1 drivers
E_0x13d05b290 .event anyedge, v0x13d05cdf0_0, v0x13d05ce90_0, v0x13d05c6b0_0;
E_0x13d05b300 .event anyedge, v0x13d058b00_0, v0x13d05cff0_0;
E_0x13d05b350 .event anyedge, v0x13d0583a0_0, v0x13d05ccb0_0, v0x13d05c9a0_0;
E_0x13d05b3d0 .event anyedge, v0x13d058b00_0;
E_0x13d05b410 .event anyedge, v0x13d05bea0_0;
E_0x13d05b490 .event anyedge, v0x13d05bcd0_0;
E_0x13d05b4e0 .event anyedge, v0x13d05ccb0_0, v0x13d0584f0_0, v0x13d05c610_0;
E_0x13d05b560 .event anyedge, v0x13d05c150_0, v0x13d057ff0_0, v0x13d05c3d0_0;
E_0x13d05b5c0 .event anyedge, v0x13d05c9a0_0, v0x13d058440_0, v0x13d058b00_0;
S_0x13d05b650 .scope module, "ser_shift_done" "serial_shift" 9 126, 10 1 0, S_0x13d05ac20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 8 "par_out";
P_0x13d05b520 .param/l "DLY_WIDTH" 0 10 3, +C4<00000000000000000000000000001000>;
v0x13d05b970_0 .net "clk", 0 0, L_0x13d083950;  alias, 1 drivers
v0x13d05ba10_0 .var "par_out", 7 0;
v0x13d05bab0_0 .net "reset", 0 0, L_0x13d087b20;  alias, 1 drivers
v0x13d05bb40_0 .net "ser_in", 0 0, v0x13d05bf80_0;  1 drivers
S_0x13d05d350 .scope module, "datapath_inst" "datapath" 8 87, 11 6 0, S_0x13d05a1f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 4 "shift";
    .port_info 4 /INPUT 1 "en_max_pool";
    .port_info 5 /INPUT 3 "mask";
    .port_info 6 /INPUT 24 "img_data";
    .port_info 7 /INPUT 24 "kern_data";
    .port_info 8 /OUTPUT 20 "result_data";
    .port_info 9 /OUTPUT 1 "result_valid";
    .port_info 10 /INPUT 1 "clr_k_col_cnt";
    .port_info 11 /INPUT 1 "clr_col_cnt";
    .port_info 12 /OUTPUT 1 "accum_ovrflow";
P_0x13d05d520 .param/l "CLR_DLY" 1 11 168, +C4<00000000000000000000000000000010>;
P_0x13d05d560 .param/l "CLR_DLY_WIDTH" 1 11 169, +C4<00000000000000000000000000000011>;
P_0x13d05d5a0 .param/l "DLY_WIDTH" 1 11 152, +C4<00000000000000000000000000010000>;
P_0x13d05d5e0 .param/l "IMG_DWIDTH" 0 11 8, +C4<00000000000000000000000000011000>;
P_0x13d05d620 .param/l "KERN_DWIDTH" 0 11 9, +C4<00000000000000000000000000011000>;
P_0x13d05d660 .param/l "RESULT_DWIDTH" 0 11 10, +C4<00000000000000000000000000010100>;
P_0x13d05d6a0 .param/l "SHFT_WIDTH" 0 11 11, +C4<00000000000000000000000000000100>;
L_0x13d0879a0 .functor OR 1, L_0x13d087b20, L_0x13d087900, C4<0>, C4<0>;
L_0x13d087ab0 .functor AND 1, v0x13d061930_0, L_0x13d087a10, C4<1>, C4<1>;
v0x13d061370_0 .net *"_ivl_13", 0 0, L_0x13d087900;  1 drivers
v0x13d061430_0 .net *"_ivl_17", 0 0, L_0x13d087a10;  1 drivers
v0x13d0614d0_0 .var "accum_ovrflow", 0 0;
v0x13d0615a0_0 .net "clk", 0 0, L_0x13d083950;  alias, 1 drivers
v0x13d061630_0 .net "clr_col_cnt", 0 0, v0x13d05bcd0_0;  alias, 1 drivers
v0x13d061740_0 .net "clr_col_cnt_d", 7 0, v0x13d05fe80_0;  1 drivers
v0x13d0617d0_0 .net "clr_k_col_cnt", 0 0, v0x13d05bea0_0;  alias, 1 drivers
v0x13d0618a0_0 .net "clr_k_col_cnt_d", 2 0, v0x13d060550_0;  1 drivers
v0x13d061930_0 .var "clr_mult_accum", 0 0;
v0x13d061a40_0 .net "en_max_pool", 0 0, L_0x13d087170;  alias, 1 drivers
v0x13d061ad0_0 .net "img_data", 23 0, v0x13d059560_0;  alias, 1 drivers
v0x13d061b60_0 .net "kern_data", 23 0, v0x13d059f50_0;  alias, 1 drivers
v0x13d061bf0_0 .net "mask", 2 0, L_0x13d087210;  alias, 1 drivers
v0x13d061ca0_0 .var "mult_accum", 19 0;
v0x13d061d50_0 .var "mult_accum_mux", 20 0;
v0x13d061de0_0 .var "mult_accum_r", 20 0;
v0x13d061e90_0 .net "mult_out0", 15 0, v0x13d05ed70_0;  1 drivers
v0x13d062050_0 .var "mult_out0_r", 15 0;
v0x13d0620e0_0 .net "mult_out1", 15 0, v0x13d05f3b0_0;  1 drivers
v0x13d062170_0 .var "mult_out1_r", 15 0;
v0x13d062200_0 .net "mult_out2", 15 0, v0x13d05f9e0_0;  1 drivers
v0x13d062290_0 .var "mult_out2_r", 15 0;
v0x13d062330_0 .net "reset", 0 0, L_0x13d087b20;  alias, 1 drivers
v0x13d0623c0_0 .net "result_data", 19 0, v0x13d05e180_0;  alias, 1 drivers
v0x13d062480_0 .net "result_valid", 0 0, v0x13d05e6f0_0;  alias, 1 drivers
v0x13d062550_0 .net "shift", 3 0, L_0x13d086ed0;  alias, 1 drivers
v0x13d062620_0 .net "shift_out", 19 0, v0x13d061230_0;  1 drivers
v0x13d0626f0_0 .net "start", 0 0, L_0x13d0867a0;  alias, 1 drivers
v0x13d062780_0 .net "start_d", 15 0, v0x13d060a80_0;  1 drivers
E_0x13d05db30 .event anyedge, v0x13d060550_0, v0x13d060a80_0;
E_0x13d05db80 .event anyedge, v0x13d061de0_0;
E_0x13d05dbd0 .event anyedge, v0x13d061930_0, v0x13d061de0_0;
L_0x13d087440 .part v0x13d059560_0, 0, 8;
L_0x13d087560 .part v0x13d059f50_0, 0, 8;
L_0x13d087680 .part v0x13d059560_0, 8, 8;
L_0x13d087720 .part v0x13d059f50_0, 8, 8;
L_0x13d0877c0 .part v0x13d059560_0, 16, 8;
L_0x13d087860 .part v0x13d059f50_0, 16, 8;
L_0x13d087900 .part v0x13d05fe80_0, 3, 1;
L_0x13d087a10 .part v0x13d060a80_0, 2, 1;
S_0x13d05dc30 .scope module, "max_pool_inst" "max_pool" 11 141, 12 1 0, S_0x13d05d350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en_maxpool";
    .port_info 3 /INPUT 20 "data_in";
    .port_info 4 /INPUT 1 "valid_in";
    .port_info 5 /OUTPUT 20 "data_out";
    .port_info 6 /OUTPUT 1 "valid_out";
P_0x13d05dda0 .param/l "DWIDTH" 0 12 3, +C4<00000000000000000000000000010100>;
v0x13d05e040_0 .net "clk", 0 0, L_0x13d083950;  alias, 1 drivers
v0x13d05e0e0_0 .net "data_in", 19 0, v0x13d061230_0;  alias, 1 drivers
v0x13d05e180_0 .var "data_out", 19 0;
v0x13d05e210_0 .var "data_r", 19 0;
v0x13d05e2a0_0 .net "en_maxpool", 0 0, L_0x13d087170;  alias, 1 drivers
v0x13d05e370_0 .var "max_pool_out", 19 0;
v0x13d05e400_0 .var "max_pool_valid", 0 0;
v0x13d05e490_0 .net "reset", 0 0, L_0x13d0879a0;  1 drivers
v0x13d05e530_0 .var "toggle", 0 0;
v0x13d05e650_0 .net "valid_in", 0 0, L_0x13d087ab0;  1 drivers
v0x13d05e6f0_0 .var "valid_out", 0 0;
E_0x13d05df90 .event anyedge, v0x13d05e530_0, v0x13d05e650_0;
E_0x13d05dff0 .event anyedge, v0x13d05e210_0, v0x13d05e0e0_0;
S_0x13d05e800 .scope module, "mult_inst0" "mult" 11 58, 13 1 0, S_0x13d05d350;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x13d05e9d0 .param/l "WIDTH_A" 0 13 3, +C4<00000000000000000000000000001000>;
P_0x13d05ea10 .param/l "WIDTH_B" 0 13 4, +C4<00000000000000000000000000001000>;
v0x13d05ec10_0 .net "a", 7 0, L_0x13d087440;  1 drivers
v0x13d05ecd0_0 .net "b", 7 0, L_0x13d087560;  1 drivers
v0x13d05ed70_0 .var "out", 15 0;
E_0x13d05ebc0 .event anyedge, v0x13d05ec10_0, v0x13d05ecd0_0;
S_0x13d05ee10 .scope module, "mult_inst1" "mult" 11 70, 13 1 0, S_0x13d05d350;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x13d05efd0 .param/l "WIDTH_A" 0 13 3, +C4<00000000000000000000000000001000>;
P_0x13d05f010 .param/l "WIDTH_B" 0 13 4, +C4<00000000000000000000000000001000>;
v0x13d05f250_0 .net "a", 7 0, L_0x13d087680;  1 drivers
v0x13d05f310_0 .net "b", 7 0, L_0x13d087720;  1 drivers
v0x13d05f3b0_0 .var "out", 15 0;
E_0x13d05f200 .event anyedge, v0x13d05f250_0, v0x13d05f310_0;
S_0x13d05f450 .scope module, "mult_inst2" "mult" 11 82, 13 1 0, S_0x13d05d350;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x13d05f610 .param/l "WIDTH_A" 0 13 3, +C4<00000000000000000000000000001000>;
P_0x13d05f650 .param/l "WIDTH_B" 0 13 4, +C4<00000000000000000000000000001000>;
v0x13d05f880_0 .net "a", 7 0, L_0x13d0877c0;  1 drivers
v0x13d05f940_0 .net "b", 7 0, L_0x13d087860;  1 drivers
v0x13d05f9e0_0 .var "out", 15 0;
E_0x13d05f820 .event anyedge, v0x13d05f880_0, v0x13d05f940_0;
S_0x13d05fa80 .scope module, "ser_shift_clr_col" "serial_shift" 11 192, 10 1 0, S_0x13d05d350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 8 "par_out";
P_0x13d05fc80 .param/l "DLY_WIDTH" 0 10 3, +C4<00000000000000000000000000001000>;
v0x13d05fde0_0 .net "clk", 0 0, L_0x13d083950;  alias, 1 drivers
v0x13d05fe80_0 .var "par_out", 7 0;
v0x13d05ff20_0 .net "reset", 0 0, L_0x13d087b20;  alias, 1 drivers
v0x13d05ffb0_0 .net "ser_in", 0 0, v0x13d05bcd0_0;  alias, 1 drivers
S_0x13d060070 .scope module, "ser_shift_clr_k_col" "serial_shift" 11 176, 10 1 0, S_0x13d05d350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 3 "par_out";
P_0x13d060230 .param/l "DLY_WIDTH" 0 10 3, +C4<00000000000000000000000000000011>;
v0x13d0603b0_0 .net "clk", 0 0, L_0x13d083950;  alias, 1 drivers
v0x13d060550_0 .var "par_out", 2 0;
v0x13d0605e0_0 .net "reset", 0 0, L_0x13d087b20;  alias, 1 drivers
v0x13d060670_0 .net "ser_in", 0 0, v0x13d05bea0_0;  alias, 1 drivers
S_0x13d060700 .scope module, "ser_shift_start" "serial_shift" 11 159, 10 1 0, S_0x13d05d350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 16 "par_out";
P_0x13d060870 .param/l "DLY_WIDTH" 0 10 3, +C4<00000000000000000000000000010000>;
v0x13d0609f0_0 .net "clk", 0 0, L_0x13d083950;  alias, 1 drivers
v0x13d060a80_0 .var "par_out", 15 0;
v0x13d060b20_0 .net "reset", 0 0, L_0x13d087b20;  alias, 1 drivers
v0x13d060c30_0 .net "ser_in", 0 0, L_0x13d0867a0;  alias, 1 drivers
S_0x13d060cc0 .scope module, "shifter_inst" "shifter" 11 129, 14 1 0, S_0x13d05d350;
 .timescale 0 0;
    .port_info 0 /INPUT 20 "in";
    .port_info 1 /INPUT 4 "shift";
    .port_info 2 /OUTPUT 20 "out";
P_0x13d060e80 .param/l "IN_WIDTH" 0 14 3, +C4<00000000000000000000000000010100>;
P_0x13d060ec0 .param/l "OUT_WIDTH" 0 14 5, +C4<00000000000000000000000000010100>;
P_0x13d060f00 .param/l "SHFT_WIDTH" 0 14 4, +C4<00000000000000000000000000000100>;
v0x13d061170_0 .net "in", 19 0, v0x13d061ca0_0;  1 drivers
v0x13d061230_0 .var "out", 19 0;
v0x13d0612d0_0 .net "shift", 3 0, L_0x13d086ed0;  alias, 1 drivers
E_0x13d061110 .event anyedge, v0x13d0588e0_0, v0x13d061170_0;
S_0x13d063b60 .scope module, "results_dffram" "dffram" 4 186, 7 1 0, S_0x13d0560b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 20 "dat_o";
    .port_info 3 /OUTPUT 20 "dat_o2";
    .port_info 4 /INPUT 20 "dat_i";
    .port_info 5 /INPUT 6 "adr_w";
    .port_info 6 /INPUT 6 "adr_r";
P_0x13d05a970 .param/l "AWIDTH" 0 7 4, +C4<00000000000000000000000000000110>;
P_0x13d05a9b0 .param/l "DWIDTH" 0 7 3, +C4<00000000000000000000000000010100>;
v0x13d063f50_0 .net "adr_r", 5 0, L_0x13d088750;  1 drivers
v0x13d064000_0 .net "adr_w", 5 0, L_0x13d0886b0;  1 drivers
v0x13d0640a0_0 .net "clk", 0 0, L_0x13d083950;  alias, 1 drivers
v0x13d064130_0 .net "dat_i", 19 0, v0x13d05e180_0;  alias, 1 drivers
v0x13d0641c0_0 .var "dat_o", 19 0;
v0x13d064260_0 .var "dat_o2", 19 0;
v0x13d064310 .array "r", 63 0, 19 0;
v0x13d0643b0_0 .net "we", 0 0, L_0x13d0882e0;  1 drivers
S_0x13d067ac0 .scope module, "ren_conv_top_inst_3" "ren_conv_top" 3 145, 4 6 0, S_0x13bfe1ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wb_clk_i";
    .port_info 1 /INPUT 1 "wb_rst_i";
    .port_info 2 /INPUT 1 "wbs_stb_i";
    .port_info 3 /INPUT 1 "wbs_cyc_i";
    .port_info 4 /INPUT 1 "wbs_we_i";
    .port_info 5 /INPUT 4 "wbs_sel_i";
    .port_info 6 /INPUT 32 "wbs_dat_i";
    .port_info 7 /INPUT 32 "wbs_adr_i";
    .port_info 8 /OUTPUT 1 "wbs_ack_o";
    .port_info 9 /OUTPUT 32 "wbs_dat_o";
P_0x13d067c30 .param/l "COL_WIDTH" 0 4 12, +C4<00000000000000000000000000001000>;
P_0x13d067c70 .param/l "IMG_ADDR_WIDTH" 0 4 14, +C4<00000000000000000000000000001000>;
P_0x13d067cb0 .param/l "KERN_CNT_WIDTH" 0 4 13, +C4<00000000000000000000000000000011>;
P_0x13d067cf0 .param/l "KERN_COL_WIDTH" 0 4 11, +C4<00000000000000000000000000000011>;
P_0x13d067d30 .param/l "MY_ADDR" 0 4 8, C4<000000000000000000000000000110011>;
P_0x13d067d70 .param/l "MY_ADDR_LSB" 0 4 10, +C4<00000000000000000000000000011000>;
P_0x13d067db0 .param/l "MY_ADDR_MSB" 0 4 9, +C4<00000000000000000000000000100000>;
P_0x13d067df0 .param/l "RSLT_ADDR_WIDTH" 0 4 15, +C4<00000000000000000000000000001000>;
L_0x13d087c90 .functor BUFZ 1, v0x13d07bd40_0, C4<0>, C4<0>, C4<0>;
L_0x13d080da0 .functor BUFZ 1, v0x13d07bdd0_0, C4<0>, C4<0>, C4<0>;
L_0x13d0889f0 .functor AND 1, L_0x13d0888b0, v0x13d07bfa0_0, C4<1>, C4<1>;
L_0x13d088ac0 .functor AND 1, L_0x13d0889f0, v0x13d07c1e0_0, C4<1>, C4<1>;
L_0x13d088bb0 .functor BUFZ 32, v0x13d078390_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x13d089050 .functor AND 1, L_0x13d088f30, L_0x13d088ac0, C4<1>, C4<1>;
L_0x13d089180 .functor AND 1, L_0x13d089050, v0x13d07c270_0, C4<1>, C4<1>;
L_0x13d0895a0 .functor AND 1, L_0x13d089430, L_0x13d088ac0, C4<1>, C4<1>;
L_0x13d089660 .functor AND 1, L_0x13d0895a0, v0x13d07c270_0, C4<1>, C4<1>;
L_0x13d089a70 .functor AND 1, L_0x13d089950, L_0x13d088ac0, C4<1>, C4<1>;
L_0x13d089c00 .functor AND 1, L_0x13d089a70, v0x13d07c270_0, C4<1>, C4<1>;
L_0x13d089d10 .functor AND 1, L_0x13d089e60, L_0x13d088ac0, C4<1>, C4<1>;
L_0x13d08a0b0 .functor AND 1, L_0x13d089d10, v0x13d07c270_0, C4<1>, C4<1>;
L_0x13d08b740 .functor OR 1, L_0x13d080da0, L_0x13d08a460, C4<0>, C4<0>;
L_0x13d08c180 .functor NOT 1, v0x13d06dd40_0, C4<0>, C4<0>, C4<0>;
L_0x13d08bf10 .functor AND 1, v0x13d0700f0_0, L_0x13d08c180, C4<1>, C4<1>;
L_0x130040b50 .functor BUFT 1, C4<000000000000000000000000000110011>, C4<0>, C4<0>, C4<0>;
v0x13d075f00_0 .net/2u *"_ivl_10", 32 0, L_0x130040b50;  1 drivers
L_0x130040e68 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x13d075fa0_0 .net *"_ivl_103", 1 0, L_0x130040e68;  1 drivers
v0x13d076040_0 .net *"_ivl_109", 0 0, L_0x13d08c180;  1 drivers
v0x13d0760d0_0 .net *"_ivl_12", 0 0, L_0x13d0888b0;  1 drivers
v0x13d076170_0 .net *"_ivl_14", 0 0, L_0x13d0889f0;  1 drivers
v0x13d076260_0 .net *"_ivl_23", 1 0, L_0x13d088d00;  1 drivers
v0x13d076310_0 .net *"_ivl_24", 31 0, L_0x13d088da0;  1 drivers
L_0x130040b98 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13d0763c0_0 .net *"_ivl_27", 29 0, L_0x130040b98;  1 drivers
L_0x130040be0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13d076470_0 .net/2u *"_ivl_28", 31 0, L_0x130040be0;  1 drivers
v0x13d076580_0 .net *"_ivl_30", 0 0, L_0x13d088f30;  1 drivers
v0x13d076620_0 .net *"_ivl_32", 0 0, L_0x13d089050;  1 drivers
v0x13d0766d0_0 .net *"_ivl_37", 2 0, L_0x13d089230;  1 drivers
v0x13d076780_0 .net *"_ivl_38", 31 0, L_0x13d089310;  1 drivers
L_0x130040c28 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13d076830_0 .net *"_ivl_41", 28 0, L_0x130040c28;  1 drivers
L_0x130040c70 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x13d0768e0_0 .net/2u *"_ivl_42", 31 0, L_0x130040c70;  1 drivers
v0x13d076990_0 .net *"_ivl_44", 0 0, L_0x13d089430;  1 drivers
v0x13d076a30_0 .net *"_ivl_46", 0 0, L_0x13d0895a0;  1 drivers
v0x13d076bc0_0 .net *"_ivl_5", 7 0, L_0x13d080e10;  1 drivers
v0x13d076c50_0 .net *"_ivl_51", 1 0, L_0x13d089710;  1 drivers
v0x13d076d00_0 .net *"_ivl_52", 31 0, L_0x13d0897b0;  1 drivers
L_0x130040cb8 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13d076db0_0 .net *"_ivl_55", 29 0, L_0x130040cb8;  1 drivers
L_0x130040d00 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x13d076e60_0 .net/2u *"_ivl_56", 31 0, L_0x130040d00;  1 drivers
v0x13d076f10_0 .net *"_ivl_58", 0 0, L_0x13d089950;  1 drivers
v0x13d076fb0_0 .net *"_ivl_6", 32 0, L_0x13d088480;  1 drivers
v0x13d077060_0 .net *"_ivl_60", 0 0, L_0x13d089a70;  1 drivers
v0x13d077110_0 .net *"_ivl_65", 1 0, L_0x13d089c70;  1 drivers
v0x13d0771c0_0 .net *"_ivl_66", 31 0, L_0x13d089d80;  1 drivers
L_0x130040d48 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13d077270_0 .net *"_ivl_69", 29 0, L_0x130040d48;  1 drivers
L_0x130040d90 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x13d077320_0 .net/2u *"_ivl_70", 31 0, L_0x130040d90;  1 drivers
v0x13d0773d0_0 .net *"_ivl_72", 0 0, L_0x13d089e60;  1 drivers
v0x13d077470_0 .net *"_ivl_74", 0 0, L_0x13d089d10;  1 drivers
v0x13d077520_0 .net *"_ivl_83", 5 0, L_0x13d08b930;  1 drivers
L_0x130040dd8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x13d0775d0_0 .net *"_ivl_87", 1 0, L_0x130040dd8;  1 drivers
L_0x130040b08 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13d076ae0_0 .net *"_ivl_9", 24 0, L_0x130040b08;  1 drivers
v0x13d077860_0 .net *"_ivl_90", 5 0, L_0x13d08bb00;  1 drivers
L_0x130040e20 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x13d0778f0_0 .net *"_ivl_94", 1 0, L_0x130040e20;  1 drivers
v0x13d077990_0 .net *"_ivl_99", 5 0, L_0x13d08bba0;  1 drivers
v0x13d077a40_0 .net "accum_ovrflow", 0 0, v0x13d072ed0_0;  1 drivers
v0x13d077ad0_0 .net "clk", 0 0, L_0x13d087c90;  1 drivers
v0x13d077b60_0 .net "cols", 7 0, L_0x13d08a6a0;  1 drivers
v0x13d077c00_0 .net "data_out_regs", 31 0, v0x13d069150_0;  1 drivers
v0x13d077ce0_0 .net "data_out_result", 19 0, v0x13d075c60_0;  1 drivers
v0x13d077d70_0 .net "done", 0 0, v0x13d06dd40_0;  1 drivers
v0x13d077e00_0 .net "en_max_pool", 0 0, L_0x13d08ad90;  1 drivers
v0x13d077f10_0 .net "img_addr", 7 0, v0x13d06e250_0;  1 drivers
v0x13d077fa0_0 .net "img_data", 23 0, v0x13d06af60_0;  1 drivers
v0x13d078030_0 .net "kern_addr", 5 0, v0x13d06e430_0;  1 drivers
v0x13d0780c0_0 .net "kern_addr_mode", 0 0, L_0x13d08ac10;  1 drivers
v0x13d078150_0 .net "kern_cols", 2 0, L_0x13d08a580;  1 drivers
v0x13d0781e0_0 .net "kern_data", 23 0, v0x13d06b950_0;  1 drivers
v0x13d078270_0 .net "kerns", 2 0, L_0x13d08a840;  1 drivers
v0x13d078300_0 .net "mask", 2 0, L_0x13d08ae30;  1 drivers
v0x13d078390_0 .var "rdata", 31 0;
v0x13d078430_0 .var "ready", 0 0;
v0x13d0784d0_0 .net "reset", 0 0, L_0x13d080da0;  1 drivers
v0x13d078560_0 .net "result_addr", 7 0, v0x13d06e7f0_0;  1 drivers
v0x13d078640_0 .net "result_cols", 7 0, L_0x13d08aa00;  1 drivers
v0x13d0786d0_0 .net "result_data", 19 0, v0x13d06fb80_0;  1 drivers
v0x13d0787e0_0 .net "result_valid", 0 0, v0x13d0700f0_0;  1 drivers
v0x13d0788f0_0 .net "shift", 3 0, L_0x13d08aaf0;  1 drivers
v0x13d078a00_0 .net "soft_reset", 0 0, L_0x13d08a460;  1 drivers
v0x13d078a90_0 .net "start", 0 0, L_0x13d08a3c0;  1 drivers
v0x13d078b20_0 .net "stride", 7 0, L_0x13d08a960;  1 drivers
v0x13d078bb0_0 .net "valid", 0 0, L_0x13d088ac0;  1 drivers
v0x13d078c40_0 .net "wb_clk_i", 0 0, v0x13d07bd40_0;  alias, 1 drivers
v0x13d077660_0 .net "wb_rst_i", 0 0, v0x13d07bdd0_0;  alias, 1 drivers
v0x13d0776f0_0 .net "wbs_ack_o", 0 0, v0x13d078430_0;  alias, 1 drivers
v0x13d077780_0 .net "wbs_adr_i", 31 0, v0x13d07bf10_0;  alias, 1 drivers
v0x13d078cd0_0 .net "wbs_cyc_i", 0 0, v0x13d07bfa0_0;  alias, 1 drivers
v0x13d078d60_0 .net "wbs_dat_i", 31 0, v0x13d07c030_0;  alias, 1 drivers
v0x13d078df0_0 .net "wbs_dat_o", 31 0, L_0x13d088bb0;  alias, 1 drivers
v0x13d078e80_0 .net "wbs_sel_i", 3 0, v0x13d07c150_0;  alias, 1 drivers
v0x13d078f10_0 .net "wbs_stb_i", 0 0, v0x13d07c1e0_0;  alias, 1 drivers
v0x13d078fa0_0 .net "wbs_we_i", 0 0, v0x13d07c270_0;  alias, 1 drivers
v0x13d079030_0 .net "we_img_ram", 0 0, L_0x13d089660;  1 drivers
v0x13d0790c0_0 .net "we_kern_ram", 0 0, L_0x13d089c00;  1 drivers
v0x13d079150_0 .net "we_regs", 0 0, L_0x13d089180;  1 drivers
v0x13d079220_0 .net "we_res_ram", 0 0, L_0x13d08a0b0;  1 drivers
L_0x13d080e10 .part v0x13d07bf10_0, 24, 8;
L_0x13d088480 .concat [ 8 25 0 0], L_0x13d080e10, L_0x130040b08;
L_0x13d0888b0 .cmp/eq 33, L_0x13d088480, L_0x130040b50;
L_0x13d088d00 .part v0x13d07bf10_0, 8, 2;
L_0x13d088da0 .concat [ 2 30 0 0], L_0x13d088d00, L_0x130040b98;
L_0x13d088f30 .cmp/eq 32, L_0x13d088da0, L_0x130040be0;
L_0x13d089230 .part v0x13d07bf10_0, 8, 3;
L_0x13d089310 .concat [ 3 29 0 0], L_0x13d089230, L_0x130040c28;
L_0x13d089430 .cmp/eq 32, L_0x13d089310, L_0x130040c70;
L_0x13d089710 .part v0x13d07bf10_0, 8, 2;
L_0x13d0897b0 .concat [ 2 30 0 0], L_0x13d089710, L_0x130040cb8;
L_0x13d089950 .cmp/eq 32, L_0x13d0897b0, L_0x130040d00;
L_0x13d089c70 .part v0x13d07bf10_0, 8, 2;
L_0x13d089d80 .concat [ 2 30 0 0], L_0x13d089c70, L_0x130040d48;
L_0x13d089e60 .cmp/eq 32, L_0x13d089d80, L_0x130040d90;
L_0x13d08afc0 .part v0x13d07bf10_0, 2, 2;
L_0x13d08b930 .part L_0x13d08a960, 0, 6;
L_0x13d08ba60 .concat [ 6 2 0 0], L_0x13d08b930, L_0x130040dd8;
L_0x13d08bb00 .part L_0x13d08aa00, 0, 6;
L_0x13d08bc40 .concat [ 6 2 0 0], L_0x13d08bb00, L_0x130040e20;
L_0x13d08bce0 .part v0x13d07c030_0, 0, 24;
L_0x13d08bba0 .part v0x13d07bf10_0, 2, 6;
L_0x13d08be30 .concat [ 6 2 0 0], L_0x13d08bba0, L_0x130040e68;
L_0x13d08bd80 .part v0x13d07c030_0, 0, 24;
L_0x13d08c010 .part v0x13d07bf10_0, 2, 6;
L_0x13d08c2e0 .part v0x13d06e7f0_0, 0, 6;
L_0x13d08c380 .part v0x13d07bf10_0, 2, 6;
S_0x13d0682f0 .scope module, "cfg_regs_inst" "regs" 4 92, 5 3 0, S_0x13d067ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
    .port_info 6 /OUTPUT 1 "start";
    .port_info 7 /OUTPUT 1 "soft_reset";
    .port_info 8 /OUTPUT 3 "kern_cols";
    .port_info 9 /OUTPUT 8 "cols";
    .port_info 10 /OUTPUT 3 "kerns";
    .port_info 11 /OUTPUT 8 "stride";
    .port_info 12 /OUTPUT 1 "kern_addr_mode";
    .port_info 13 /OUTPUT 8 "result_cols";
    .port_info 14 /OUTPUT 4 "shift";
    .port_info 15 /OUTPUT 1 "en_max_pool";
    .port_info 16 /OUTPUT 3 "mask";
    .port_info 17 /INPUT 1 "done";
    .port_info 18 /INPUT 1 "accum_ovrflow";
P_0x13d0684b0 .param/l "DWIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0x13d069770_0 .net *"_ivl_6", 29 0, L_0x13d08a140;  1 drivers
v0x13d069830_0 .net "accum_ovrflow", 0 0, v0x13d072ed0_0;  alias, 1 drivers
v0x13d0698d0_0 .net "addr", 1 0, L_0x13d08afc0;  1 drivers
v0x13d069960_0 .net "clk", 0 0, L_0x13d087c90;  alias, 1 drivers
v0x13d0699f0_0 .net "cols", 7 0, L_0x13d08a6a0;  alias, 1 drivers
v0x13d069ac0_0 .net "data_in", 31 0, v0x13d07c030_0;  alias, 1 drivers
v0x13d069b50_0 .net "data_out", 31 0, v0x13d069150_0;  alias, 1 drivers
v0x13d069bf0_0 .net "done", 0 0, v0x13d06dd40_0;  alias, 1 drivers
v0x13d069c80_0 .net "en_max_pool", 0 0, L_0x13d08ad90;  alias, 1 drivers
v0x13d069da0_0 .net "kern_addr_mode", 0 0, L_0x13d08ac10;  alias, 1 drivers
v0x13d069e40_0 .net "kern_cols", 2 0, L_0x13d08a580;  alias, 1 drivers
v0x13d069ef0_0 .net "kerns", 2 0, L_0x13d08a840;  alias, 1 drivers
v0x13d069fa0_0 .net "mask", 2 0, L_0x13d08ae30;  alias, 1 drivers
v0x13d06a050 .array "regs", 4 0;
v0x13d06a050_0 .net v0x13d06a050 0, 31 0, v0x13d068e20_0; 1 drivers
v0x13d06a050_1 .net v0x13d06a050 1, 31 0, v0x13d068eb0_0; 1 drivers
v0x13d06a050_2 .net v0x13d06a050 2, 31 0, v0x13d068f40_0; 1 drivers
v0x13d06a050_3 .net v0x13d06a050 3, 31 0, v0x13d069010_0; 1 drivers
o0x130012c30 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x13d06a050_4 .net v0x13d06a050 4, 31 0, o0x130012c30; 0 drivers
v0x13d06a1c0_0 .net "reset", 0 0, L_0x13d080da0;  alias, 1 drivers
v0x13d06a250_0 .net "result_cols", 7 0, L_0x13d08aa00;  alias, 1 drivers
v0x13d06a2e0_0 .net "shift", 3 0, L_0x13d08aaf0;  alias, 1 drivers
v0x13d06a470_0 .net "soft_reset", 0 0, L_0x13d08a460;  alias, 1 drivers
v0x13d06a500_0 .net "start", 0 0, L_0x13d08a3c0;  alias, 1 drivers
v0x13d06a5a0_0 .net "stride", 7 0, L_0x13d08a960;  alias, 1 drivers
v0x13d06a650_0 .net "wr_en", 0 0, L_0x13d089180;  alias, 1 drivers
L_0x13d08a140 .part v0x13d068e20_0, 2, 30;
L_0x13d08a220 .concat [ 1 1 30 0], v0x13d06dd40_0, v0x13d072ed0_0, L_0x13d08a140;
L_0x13d08a3c0 .part v0x13d068e20_0, 2, 1;
L_0x13d08a460 .part v0x13d068e20_0, 3, 1;
L_0x13d08a580 .part v0x13d068eb0_0, 0, 3;
L_0x13d08a6a0 .part v0x13d068eb0_0, 8, 8;
L_0x13d08a840 .part v0x13d068eb0_0, 16, 3;
L_0x13d08a960 .part v0x13d068eb0_0, 24, 8;
L_0x13d08aa00 .part v0x13d068f40_0, 0, 8;
L_0x13d08aaf0 .part v0x13d068f40_0, 8, 4;
L_0x13d08ac10 .part v0x13d068f40_0, 16, 1;
L_0x13d08ad90 .part v0x13d068f40_0, 17, 1;
L_0x13d08ae30 .part v0x13d068f40_0, 18, 3;
S_0x13d0687c0 .scope module, "ctrl_status_regs_4_inst" "ctrl_status_regs_4" 5 42, 6 15 0, S_0x13d0682f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
    .port_info 6 /OUTPUT 32 "ctrl0";
    .port_info 7 /OUTPUT 32 "ctrl1";
    .port_info 8 /OUTPUT 32 "ctrl2";
    .port_info 9 /OUTPUT 32 "ctrl3";
    .port_info 10 /INPUT 32 "status0";
    .port_info 11 /INPUT 32 "status1";
    .port_info 12 /INPUT 32 "status2";
    .port_info 13 /INPUT 32 "status3";
P_0x13d068990 .param/l "DWIDTH" 0 6 17, +C4<00000000000000000000000000100000>;
v0x13d068cc0_0 .net "addr", 1 0, L_0x13d08afc0;  alias, 1 drivers
v0x13d068d80_0 .net "clk", 0 0, L_0x13d087c90;  alias, 1 drivers
v0x13d068e20_0 .var "ctrl0", 31 0;
v0x13d068eb0_0 .var "ctrl1", 31 0;
v0x13d068f40_0 .var "ctrl2", 31 0;
v0x13d069010_0 .var "ctrl3", 31 0;
v0x13d0690b0_0 .net "data_in", 31 0, v0x13d07c030_0;  alias, 1 drivers
v0x13d069150_0 .var "data_out", 31 0;
v0x13d069200_0 .net "reset", 0 0, L_0x13d080da0;  alias, 1 drivers
v0x13d069310_0 .net "status0", 31 0, L_0x13d08a220;  1 drivers
v0x13d0693b0_0 .net "status1", 31 0, v0x13d068eb0_0;  alias, 1 drivers
v0x13d069470_0 .net "status2", 31 0, v0x13d068f40_0;  alias, 1 drivers
v0x13d069500_0 .net "status3", 31 0, v0x13d069010_0;  alias, 1 drivers
v0x13d069590_0 .net "wr_en", 0 0, L_0x13d089180;  alias, 1 drivers
E_0x13d068bf0/0 .event anyedge, v0x13d068cc0_0, v0x13d069310_0, v0x13d068eb0_0, v0x13d068f40_0;
E_0x13d068bf0/1 .event anyedge, v0x13d069010_0;
E_0x13d068bf0 .event/or E_0x13d068bf0/0, E_0x13d068bf0/1;
E_0x13d068c70 .event posedge, v0x13d068d80_0;
S_0x13d06a840 .scope module, "img_dffram" "dffram" 4 154, 7 1 0, S_0x13d067ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 24 "dat_o";
    .port_info 3 /OUTPUT 24 "dat_o2";
    .port_info 4 /INPUT 24 "dat_i";
    .port_info 5 /INPUT 8 "adr_w";
    .port_info 6 /INPUT 8 "adr_r";
P_0x13d068550 .param/l "AWIDTH" 0 7 4, +C4<00000000000000000000000000001000>;
P_0x13d068590 .param/l "DWIDTH" 0 7 3, +C4<00000000000000000000000000011000>;
v0x13d06ac20_0 .net "adr_r", 7 0, v0x13d06e250_0;  alias, 1 drivers
v0x13d06acd0_0 .net "adr_w", 7 0, L_0x13d08be30;  1 drivers
v0x13d06ad70_0 .net "clk", 0 0, L_0x13d087c90;  alias, 1 drivers
v0x13d06ae00_0 .net "dat_i", 23 0, L_0x13d08bce0;  1 drivers
v0x13d06ae90_0 .var "dat_o", 23 0;
v0x13d06af60_0 .var "dat_o2", 23 0;
v0x13d06b010 .array "r", 255 0, 23 0;
v0x13d06b0b0_0 .net "we", 0 0, L_0x13d089660;  alias, 1 drivers
S_0x13d06b200 .scope module, "kerns_dffram" "dffram" 4 170, 7 1 0, S_0x13d067ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 24 "dat_o";
    .port_info 3 /OUTPUT 24 "dat_o2";
    .port_info 4 /INPUT 24 "dat_i";
    .port_info 5 /INPUT 6 "adr_w";
    .port_info 6 /INPUT 6 "adr_r";
P_0x13d06b3c0 .param/l "AWIDTH" 0 7 4, +C4<00000000000000000000000000000110>;
P_0x13d06b400 .param/l "DWIDTH" 0 7 3, +C4<00000000000000000000000000011000>;
v0x13d06b630_0 .net "adr_r", 5 0, v0x13d06e430_0;  alias, 1 drivers
v0x13d06b6e0_0 .net "adr_w", 5 0, L_0x13d08c010;  1 drivers
v0x13d06b780_0 .net "clk", 0 0, L_0x13d087c90;  alias, 1 drivers
v0x13d06b810_0 .net "dat_i", 23 0, L_0x13d08bd80;  1 drivers
v0x13d06b8a0_0 .var "dat_o", 23 0;
v0x13d06b950_0 .var "dat_o2", 23 0;
v0x13d06ba00 .array "r", 63 0, 23 0;
v0x13d06baa0_0 .net "we", 0 0, L_0x13d089c00;  alias, 1 drivers
S_0x13d06bbf0 .scope module, "ren_conv_inst" "ren_conv" 4 124, 8 4 0, S_0x13d067ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 1 "done";
    .port_info 4 /INPUT 3 "kern_cols";
    .port_info 5 /INPUT 8 "cols";
    .port_info 6 /INPUT 3 "kerns";
    .port_info 7 /INPUT 8 "stride";
    .port_info 8 /INPUT 1 "kern_addr_mode";
    .port_info 9 /INPUT 8 "result_cols";
    .port_info 10 /INPUT 4 "shift";
    .port_info 11 /INPUT 1 "en_max_pool";
    .port_info 12 /INPUT 3 "mask";
    .port_info 13 /INPUT 24 "img_data";
    .port_info 14 /INPUT 24 "kern_data";
    .port_info 15 /OUTPUT 6 "kern_addr";
    .port_info 16 /OUTPUT 8 "img_addr";
    .port_info 17 /OUTPUT 8 "result_addr";
    .port_info 18 /OUTPUT 20 "result_data";
    .port_info 19 /OUTPUT 1 "result_valid";
    .port_info 20 /OUTPUT 1 "accum_ovrflow";
P_0x13d06bdb0 .param/l "COL_WIDTH" 0 8 7, +C4<00000000000000000000000000001000>;
P_0x13d06bdf0 .param/l "IMG_ADDR_WIDTH" 0 8 9, +C4<00000000000000000000000000001000>;
P_0x13d06be30 .param/l "IMG_DWIDTH" 0 8 12, +C4<00000000000000000000000000011000>;
P_0x13d06be70 .param/l "KERN_CNT_WIDTH" 0 8 8, +C4<00000000000000000000000000000011>;
P_0x13d06beb0 .param/l "KERN_COL_WIDTH" 0 8 6, +C4<00000000000000000000000000000011>;
P_0x13d06bef0 .param/l "KERN_DWIDTH" 0 8 13, +C4<00000000000000000000000000011000>;
P_0x13d06bf30 .param/l "RESULT_DWIDTH" 0 8 14, +C4<00000000000000000000000000010100>;
P_0x13d06bf70 .param/l "RSLT_ADDR_WIDTH" 0 8 10, +C4<00000000000000000000000000001000>;
P_0x13d06bfb0 .param/l "SHFT_WIDTH" 0 8 11, +C4<00000000000000000000000000000100>;
v0x13d074320_0 .net "accum_ovrflow", 0 0, v0x13d072ed0_0;  alias, 1 drivers
v0x13d074400_0 .net "clk", 0 0, L_0x13d087c90;  alias, 1 drivers
v0x13d074490_0 .net "clr_col_cnt", 0 0, v0x13d06d6d0_0;  1 drivers
v0x13d074520_0 .net "clr_k_col_cnt", 0 0, v0x13d06d8a0_0;  1 drivers
v0x13d0745b0_0 .net "cols", 7 0, L_0x13d08a6a0;  alias, 1 drivers
v0x13d074680_0 .net "done", 0 0, v0x13d06dd40_0;  alias, 1 drivers
v0x13d074750_0 .net "en_max_pool", 0 0, L_0x13d08ad90;  alias, 1 drivers
v0x13d0747e0_0 .net "img_addr", 7 0, v0x13d06e250_0;  alias, 1 drivers
v0x13d0748b0_0 .net "img_data", 23 0, v0x13d06af60_0;  alias, 1 drivers
v0x13d0749c0_0 .net "kern_addr", 5 0, v0x13d06e430_0;  alias, 1 drivers
v0x13d074a90_0 .net "kern_addr_mode", 0 0, L_0x13d08ac10;  alias, 1 drivers
v0x13d074b60_0 .net "kern_cols", 2 0, L_0x13d08a580;  alias, 1 drivers
v0x13d074c30_0 .net "kern_data", 23 0, v0x13d06b950_0;  alias, 1 drivers
v0x13d074d00_0 .net "kerns", 2 0, L_0x13d08a840;  alias, 1 drivers
v0x13d074dd0_0 .net "mask", 2 0, L_0x13d08ae30;  alias, 1 drivers
v0x13d074e60_0 .net "reset", 0 0, L_0x13d08b740;  1 drivers
v0x13d074ef0_0 .net "result_addr", 7 0, v0x13d06e7f0_0;  alias, 1 drivers
v0x13d075080_0 .net "result_cols", 7 0, L_0x13d08bc40;  1 drivers
v0x13d075110_0 .net "result_data", 19 0, v0x13d06fb80_0;  alias, 1 drivers
v0x13d0751a0_0 .net "result_valid", 0 0, v0x13d0700f0_0;  alias, 1 drivers
v0x13d075230_0 .net "shift", 3 0, L_0x13d08aaf0;  alias, 1 drivers
v0x13d0752c0_0 .net "start", 0 0, L_0x13d08a3c0;  alias, 1 drivers
v0x13d0753d0_0 .net "stride", 7 0, L_0x13d08ba60;  1 drivers
S_0x13d06c620 .scope module, "agu_inst" "agu" 8 59, 9 3 0, S_0x13d06bbf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "en_result_addr";
    .port_info 4 /INPUT 3 "kern_cols";
    .port_info 5 /INPUT 8 "cols";
    .port_info 6 /INPUT 3 "kerns";
    .port_info 7 /INPUT 8 "stride";
    .port_info 8 /INPUT 1 "kern_addr_mode";
    .port_info 9 /INPUT 8 "result_cols";
    .port_info 10 /OUTPUT 6 "kern_addr";
    .port_info 11 /OUTPUT 8 "img_addr";
    .port_info 12 /OUTPUT 8 "result_addr";
    .port_info 13 /OUTPUT 1 "clr_k_col_cnt";
    .port_info 14 /OUTPUT 1 "clr_col_cnt";
    .port_info 15 /OUTPUT 1 "done";
P_0x13d06c7f0 .param/l "COL_WIDTH" 0 9 6, +C4<00000000000000000000000000001000>;
P_0x13d06c830 .param/l "IMG_ADDR_WIDTH" 0 9 8, +C4<00000000000000000000000000001000>;
P_0x13d06c870 .param/l "KERN_CNT_WIDTH" 0 9 7, +C4<00000000000000000000000000000011>;
P_0x13d06c8b0 .param/l "KERN_COL_WIDTH" 0 9 5, +C4<00000000000000000000000000000011>;
P_0x13d06c8f0 .param/l "RSLT_ADDR_WIDTH" 0 9 9, +C4<00000000000000000000000000001000>;
v0x13d06d630_0 .net "clk", 0 0, L_0x13d087c90;  alias, 1 drivers
v0x13d06d6d0_0 .var "clr_col_cnt", 0 0;
v0x13d06d770_0 .var "clr_img_addr", 0 0;
v0x13d06d800_0 .var "clr_img_st", 0 0;
v0x13d06d8a0_0 .var "clr_k_col_cnt", 0 0;
v0x13d06d980_0 .var "clr_kerns_cnt", 0 0;
v0x13d06da10_0 .net "clr_kerns_cnt_d", 7 0, v0x13d06d410_0;  1 drivers
v0x13d06dac0_0 .var "clr_result_addr", 0 0;
v0x13d06db50_0 .var "col_cnt", 7 0;
v0x13d06dc80_0 .net "cols", 7 0, L_0x13d08a6a0;  alias, 1 drivers
v0x13d06dd40_0 .var "done", 0 0;
v0x13d06ddd0_0 .var "en_col_cnt", 0 0;
v0x13d06de60_0 .var "en_img_addr", 0 0;
v0x13d06def0_0 .var "en_img_st", 0 0;
v0x13d06df80_0 .var "en_k_col_cnt", 0 0;
v0x13d06e010_0 .var "en_kerns_cnt", 0 0;
v0x13d06e0b0_0 .net "en_result_addr", 0 0, v0x13d0700f0_0;  alias, 1 drivers
v0x13d06e250_0 .var "img_addr", 7 0;
v0x13d06e310_0 .var "img_st", 7 0;
v0x13d06e3a0_0 .var "k_col_cnt", 2 0;
v0x13d06e430_0 .var "kern_addr", 5 0;
v0x13d06e4c0_0 .net "kern_addr_mode", 0 0, L_0x13d08ac10;  alias, 1 drivers
v0x13d06e550_0 .net "kern_cols", 2 0, L_0x13d08a580;  alias, 1 drivers
v0x13d06e600_0 .net "kerns", 2 0, L_0x13d08a840;  alias, 1 drivers
v0x13d06e6b0_0 .var "kerns_cnt", 2 0;
v0x13d06e740_0 .net "reset", 0 0, L_0x13d08b740;  alias, 1 drivers
v0x13d06e7f0_0 .var "result_addr", 7 0;
v0x13d06e890_0 .net "result_cols", 7 0, L_0x13d08bc40;  alias, 1 drivers
v0x13d06e940_0 .net "start", 0 0, L_0x13d08a3c0;  alias, 1 drivers
v0x13d06e9f0_0 .var "start_d", 0 0;
v0x13d06ea80_0 .var "start_pedge", 0 0;
v0x13d06eb20_0 .net "stride", 7 0, L_0x13d08ba60;  alias, 1 drivers
E_0x13d06cc90 .event anyedge, v0x13d06e7f0_0, v0x13d06e890_0, v0x13d06e0b0_0;
E_0x13d06cd00 .event anyedge, v0x13d06a500_0, v0x13d06e9f0_0;
E_0x13d06cd50 .event anyedge, v0x13d069da0_0, v0x13d06e6b0_0, v0x13d06e3a0_0;
E_0x13d06cdd0 .event anyedge, v0x13d06a500_0;
E_0x13d06ce10 .event anyedge, v0x13d06d8a0_0;
E_0x13d06ce90 .event anyedge, v0x13d06d6d0_0;
E_0x13d06cee0 .event anyedge, v0x13d06e6b0_0, v0x13d069ef0_0, v0x13d06e010_0;
E_0x13d06cf60 .event anyedge, v0x13d06db50_0, v0x13d0699f0_0, v0x13d06ddd0_0;
E_0x13d06cfc0 .event anyedge, v0x13d06e3a0_0, v0x13d069e40_0, v0x13d06a500_0;
S_0x13d06d050 .scope module, "ser_shift_done" "serial_shift" 9 126, 10 1 0, S_0x13d06c620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 8 "par_out";
P_0x13d06cf20 .param/l "DLY_WIDTH" 0 10 3, +C4<00000000000000000000000000001000>;
v0x13d06d370_0 .net "clk", 0 0, L_0x13d087c90;  alias, 1 drivers
v0x13d06d410_0 .var "par_out", 7 0;
v0x13d06d4b0_0 .net "reset", 0 0, L_0x13d08b740;  alias, 1 drivers
v0x13d06d540_0 .net "ser_in", 0 0, v0x13d06d980_0;  1 drivers
S_0x13d06ed50 .scope module, "datapath_inst" "datapath" 8 87, 11 6 0, S_0x13d06bbf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 4 "shift";
    .port_info 4 /INPUT 1 "en_max_pool";
    .port_info 5 /INPUT 3 "mask";
    .port_info 6 /INPUT 24 "img_data";
    .port_info 7 /INPUT 24 "kern_data";
    .port_info 8 /OUTPUT 20 "result_data";
    .port_info 9 /OUTPUT 1 "result_valid";
    .port_info 10 /INPUT 1 "clr_k_col_cnt";
    .port_info 11 /INPUT 1 "clr_col_cnt";
    .port_info 12 /OUTPUT 1 "accum_ovrflow";
P_0x13d06ef20 .param/l "CLR_DLY" 1 11 168, +C4<00000000000000000000000000000010>;
P_0x13d06ef60 .param/l "CLR_DLY_WIDTH" 1 11 169, +C4<00000000000000000000000000000011>;
P_0x13d06efa0 .param/l "DLY_WIDTH" 1 11 152, +C4<00000000000000000000000000010000>;
P_0x13d06efe0 .param/l "IMG_DWIDTH" 0 11 8, +C4<00000000000000000000000000011000>;
P_0x13d06f020 .param/l "KERN_DWIDTH" 0 11 9, +C4<00000000000000000000000000011000>;
P_0x13d06f060 .param/l "RESULT_DWIDTH" 0 11 10, +C4<00000000000000000000000000010100>;
P_0x13d06f0a0 .param/l "SHFT_WIDTH" 0 11 11, +C4<00000000000000000000000000000100>;
L_0x13d08b5c0 .functor OR 1, L_0x13d08b740, L_0x13d08b520, C4<0>, C4<0>;
L_0x13d08b6d0 .functor AND 1, v0x13d073330_0, L_0x13d08b630, C4<1>, C4<1>;
v0x13d072d70_0 .net *"_ivl_13", 0 0, L_0x13d08b520;  1 drivers
v0x13d072e30_0 .net *"_ivl_17", 0 0, L_0x13d08b630;  1 drivers
v0x13d072ed0_0 .var "accum_ovrflow", 0 0;
v0x13d072fa0_0 .net "clk", 0 0, L_0x13d087c90;  alias, 1 drivers
v0x13d073030_0 .net "clr_col_cnt", 0 0, v0x13d06d6d0_0;  alias, 1 drivers
v0x13d073140_0 .net "clr_col_cnt_d", 7 0, v0x13d071880_0;  1 drivers
v0x13d0731d0_0 .net "clr_k_col_cnt", 0 0, v0x13d06d8a0_0;  alias, 1 drivers
v0x13d0732a0_0 .net "clr_k_col_cnt_d", 2 0, v0x13d071f50_0;  1 drivers
v0x13d073330_0 .var "clr_mult_accum", 0 0;
v0x13d073440_0 .net "en_max_pool", 0 0, L_0x13d08ad90;  alias, 1 drivers
v0x13d0734d0_0 .net "img_data", 23 0, v0x13d06af60_0;  alias, 1 drivers
v0x13d073560_0 .net "kern_data", 23 0, v0x13d06b950_0;  alias, 1 drivers
v0x13d0735f0_0 .net "mask", 2 0, L_0x13d08ae30;  alias, 1 drivers
v0x13d0736a0_0 .var "mult_accum", 19 0;
v0x13d073750_0 .var "mult_accum_mux", 20 0;
v0x13d0737e0_0 .var "mult_accum_r", 20 0;
v0x13d073890_0 .net "mult_out0", 15 0, v0x13d070770_0;  1 drivers
v0x13d073a50_0 .var "mult_out0_r", 15 0;
v0x13d073ae0_0 .net "mult_out1", 15 0, v0x13d070db0_0;  1 drivers
v0x13d073b70_0 .var "mult_out1_r", 15 0;
v0x13d073c00_0 .net "mult_out2", 15 0, v0x13d0713e0_0;  1 drivers
v0x13d073c90_0 .var "mult_out2_r", 15 0;
v0x13d073d30_0 .net "reset", 0 0, L_0x13d08b740;  alias, 1 drivers
v0x13d073dc0_0 .net "result_data", 19 0, v0x13d06fb80_0;  alias, 1 drivers
v0x13d073e80_0 .net "result_valid", 0 0, v0x13d0700f0_0;  alias, 1 drivers
v0x13d073f50_0 .net "shift", 3 0, L_0x13d08aaf0;  alias, 1 drivers
v0x13d074020_0 .net "shift_out", 19 0, v0x13d072c30_0;  1 drivers
v0x13d0740f0_0 .net "start", 0 0, L_0x13d08a3c0;  alias, 1 drivers
v0x13d074180_0 .net "start_d", 15 0, v0x13d072480_0;  1 drivers
E_0x13d06f530 .event anyedge, v0x13d071f50_0, v0x13d072480_0;
E_0x13d06f580 .event anyedge, v0x13d0737e0_0;
E_0x13d06f5d0 .event anyedge, v0x13d073330_0, v0x13d0737e0_0;
L_0x13d08b060 .part v0x13d06af60_0, 0, 8;
L_0x13d08b180 .part v0x13d06b950_0, 0, 8;
L_0x13d08b2a0 .part v0x13d06af60_0, 8, 8;
L_0x13d08b340 .part v0x13d06b950_0, 8, 8;
L_0x13d08b3e0 .part v0x13d06af60_0, 16, 8;
L_0x13d08b480 .part v0x13d06b950_0, 16, 8;
L_0x13d08b520 .part v0x13d071880_0, 3, 1;
L_0x13d08b630 .part v0x13d072480_0, 2, 1;
S_0x13d06f630 .scope module, "max_pool_inst" "max_pool" 11 141, 12 1 0, S_0x13d06ed50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en_maxpool";
    .port_info 3 /INPUT 20 "data_in";
    .port_info 4 /INPUT 1 "valid_in";
    .port_info 5 /OUTPUT 20 "data_out";
    .port_info 6 /OUTPUT 1 "valid_out";
P_0x13d06f7a0 .param/l "DWIDTH" 0 12 3, +C4<00000000000000000000000000010100>;
v0x13d06fa40_0 .net "clk", 0 0, L_0x13d087c90;  alias, 1 drivers
v0x13d06fae0_0 .net "data_in", 19 0, v0x13d072c30_0;  alias, 1 drivers
v0x13d06fb80_0 .var "data_out", 19 0;
v0x13d06fc10_0 .var "data_r", 19 0;
v0x13d06fca0_0 .net "en_maxpool", 0 0, L_0x13d08ad90;  alias, 1 drivers
v0x13d06fd70_0 .var "max_pool_out", 19 0;
v0x13d06fe00_0 .var "max_pool_valid", 0 0;
v0x13d06fe90_0 .net "reset", 0 0, L_0x13d08b5c0;  1 drivers
v0x13d06ff30_0 .var "toggle", 0 0;
v0x13d070050_0 .net "valid_in", 0 0, L_0x13d08b6d0;  1 drivers
v0x13d0700f0_0 .var "valid_out", 0 0;
E_0x13d06f990 .event anyedge, v0x13d06ff30_0, v0x13d070050_0;
E_0x13d06f9f0 .event anyedge, v0x13d06fc10_0, v0x13d06fae0_0;
S_0x13d070200 .scope module, "mult_inst0" "mult" 11 58, 13 1 0, S_0x13d06ed50;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x13d0703d0 .param/l "WIDTH_A" 0 13 3, +C4<00000000000000000000000000001000>;
P_0x13d070410 .param/l "WIDTH_B" 0 13 4, +C4<00000000000000000000000000001000>;
v0x13d070610_0 .net "a", 7 0, L_0x13d08b060;  1 drivers
v0x13d0706d0_0 .net "b", 7 0, L_0x13d08b180;  1 drivers
v0x13d070770_0 .var "out", 15 0;
E_0x13d0705c0 .event anyedge, v0x13d070610_0, v0x13d0706d0_0;
S_0x13d070810 .scope module, "mult_inst1" "mult" 11 70, 13 1 0, S_0x13d06ed50;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x13d0709d0 .param/l "WIDTH_A" 0 13 3, +C4<00000000000000000000000000001000>;
P_0x13d070a10 .param/l "WIDTH_B" 0 13 4, +C4<00000000000000000000000000001000>;
v0x13d070c50_0 .net "a", 7 0, L_0x13d08b2a0;  1 drivers
v0x13d070d10_0 .net "b", 7 0, L_0x13d08b340;  1 drivers
v0x13d070db0_0 .var "out", 15 0;
E_0x13d070c00 .event anyedge, v0x13d070c50_0, v0x13d070d10_0;
S_0x13d070e50 .scope module, "mult_inst2" "mult" 11 82, 13 1 0, S_0x13d06ed50;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x13d071010 .param/l "WIDTH_A" 0 13 3, +C4<00000000000000000000000000001000>;
P_0x13d071050 .param/l "WIDTH_B" 0 13 4, +C4<00000000000000000000000000001000>;
v0x13d071280_0 .net "a", 7 0, L_0x13d08b3e0;  1 drivers
v0x13d071340_0 .net "b", 7 0, L_0x13d08b480;  1 drivers
v0x13d0713e0_0 .var "out", 15 0;
E_0x13d071220 .event anyedge, v0x13d071280_0, v0x13d071340_0;
S_0x13d071480 .scope module, "ser_shift_clr_col" "serial_shift" 11 192, 10 1 0, S_0x13d06ed50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 8 "par_out";
P_0x13d071680 .param/l "DLY_WIDTH" 0 10 3, +C4<00000000000000000000000000001000>;
v0x13d0717e0_0 .net "clk", 0 0, L_0x13d087c90;  alias, 1 drivers
v0x13d071880_0 .var "par_out", 7 0;
v0x13d071920_0 .net "reset", 0 0, L_0x13d08b740;  alias, 1 drivers
v0x13d0719b0_0 .net "ser_in", 0 0, v0x13d06d6d0_0;  alias, 1 drivers
S_0x13d071a70 .scope module, "ser_shift_clr_k_col" "serial_shift" 11 176, 10 1 0, S_0x13d06ed50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 3 "par_out";
P_0x13d071c30 .param/l "DLY_WIDTH" 0 10 3, +C4<00000000000000000000000000000011>;
v0x13d071db0_0 .net "clk", 0 0, L_0x13d087c90;  alias, 1 drivers
v0x13d071f50_0 .var "par_out", 2 0;
v0x13d071fe0_0 .net "reset", 0 0, L_0x13d08b740;  alias, 1 drivers
v0x13d072070_0 .net "ser_in", 0 0, v0x13d06d8a0_0;  alias, 1 drivers
S_0x13d072100 .scope module, "ser_shift_start" "serial_shift" 11 159, 10 1 0, S_0x13d06ed50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 16 "par_out";
P_0x13d072270 .param/l "DLY_WIDTH" 0 10 3, +C4<00000000000000000000000000010000>;
v0x13d0723f0_0 .net "clk", 0 0, L_0x13d087c90;  alias, 1 drivers
v0x13d072480_0 .var "par_out", 15 0;
v0x13d072520_0 .net "reset", 0 0, L_0x13d08b740;  alias, 1 drivers
v0x13d072630_0 .net "ser_in", 0 0, L_0x13d08a3c0;  alias, 1 drivers
S_0x13d0726c0 .scope module, "shifter_inst" "shifter" 11 129, 14 1 0, S_0x13d06ed50;
 .timescale 0 0;
    .port_info 0 /INPUT 20 "in";
    .port_info 1 /INPUT 4 "shift";
    .port_info 2 /OUTPUT 20 "out";
P_0x13d072880 .param/l "IN_WIDTH" 0 14 3, +C4<00000000000000000000000000010100>;
P_0x13d0728c0 .param/l "OUT_WIDTH" 0 14 5, +C4<00000000000000000000000000010100>;
P_0x13d072900 .param/l "SHFT_WIDTH" 0 14 4, +C4<00000000000000000000000000000100>;
v0x13d072b70_0 .net "in", 19 0, v0x13d0736a0_0;  1 drivers
v0x13d072c30_0 .var "out", 19 0;
v0x13d072cd0_0 .net "shift", 3 0, L_0x13d08aaf0;  alias, 1 drivers
E_0x13d072b10 .event anyedge, v0x13d06a2e0_0, v0x13d072b70_0;
S_0x13d075560 .scope module, "results_dffram" "dffram" 4 186, 7 1 0, S_0x13d067ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 20 "dat_o";
    .port_info 3 /OUTPUT 20 "dat_o2";
    .port_info 4 /INPUT 20 "dat_i";
    .port_info 5 /INPUT 6 "adr_w";
    .port_info 6 /INPUT 6 "adr_r";
P_0x13d06c370 .param/l "AWIDTH" 0 7 4, +C4<00000000000000000000000000000110>;
P_0x13d06c3b0 .param/l "DWIDTH" 0 7 3, +C4<00000000000000000000000000010100>;
v0x13d075950_0 .net "adr_r", 5 0, L_0x13d08c380;  1 drivers
v0x13d075a00_0 .net "adr_w", 5 0, L_0x13d08c2e0;  1 drivers
v0x13d075aa0_0 .net "clk", 0 0, L_0x13d087c90;  alias, 1 drivers
v0x13d075b30_0 .net "dat_i", 19 0, v0x13d06fb80_0;  alias, 1 drivers
v0x13d075bc0_0 .var "dat_o", 19 0;
v0x13d075c60_0 .var "dat_o2", 19 0;
v0x13d075d10 .array "r", 63 0, 19 0;
v0x13d075db0_0 .net "we", 0 0, L_0x13d08bf10;  1 drivers
S_0x13d07a430 .scope task, "wb_read" "wb_read" 2 518, 2 518 0, S_0x13bfe55f0;
 .timescale 0 0;
v0x13d07a620_0 .var "addr", 31 0;
v0x13d07a6b0_0 .var "data", 31 0;
TD_tb_ren_conv_top_wrapper.wb_read ;
    %wait E_0x13bf9dfb0;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13d07c1e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13d07bfa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13d07c270_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x13d07c150_0, 0, 4;
    %load/vec4 v0x13d07a620_0;
    %store/vec4 v0x13d07bf10_0, 0, 32;
    %wait E_0x13bf9dfb0;
T_7.50 ;
    %load/vec4 v0x13d07be60_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz T_7.51, 8;
    %wait E_0x13bf9dfb0;
    %jmp T_7.50;
T_7.51 ;
    %delay 1, 0;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x13d07c1e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13d07bfa0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x13d07c270_0, 0, 1;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x13d07c150_0, 0, 4;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x13d07bf10_0, 0, 32;
    %load/vec4 v0x13d07c0c0_0;
    %store/vec4 v0x13d07a6b0_0, 0, 32;
    %end;
S_0x13d07a740 .scope task, "wb_write" "wb_write" 2 491, 2 491 0, S_0x13bfe55f0;
 .timescale 0 0;
v0x13d07a900_0 .var "addr", 31 0;
v0x13d07a990_0 .var "data", 31 0;
TD_tb_ren_conv_top_wrapper.wb_write ;
    %wait E_0x13bf9dfb0;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13d07c1e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13d07bfa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13d07c270_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x13d07c150_0, 0, 4;
    %load/vec4 v0x13d07a990_0;
    %store/vec4 v0x13d07c030_0, 0, 32;
    %load/vec4 v0x13d07a900_0;
    %store/vec4 v0x13d07bf10_0, 0, 32;
    %wait E_0x13bf9dfb0;
T_8.52 ;
    %load/vec4 v0x13d07be60_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz T_8.53, 8;
    %wait E_0x13bf9dfb0;
    %jmp T_8.52;
T_8.53 ;
    %delay 1, 0;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x13d07c1e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13d07bfa0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x13d07c270_0, 0, 1;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x13d07c150_0, 0, 4;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x13d07c030_0, 0, 32;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x13d07bf10_0, 0, 32;
    %end;
S_0x13d07aa40 .scope task, "write_image" "write_image" 2 425, 2 425 0, S_0x13bfe55f0;
 .timescale 0 0;
v0x13d07ac00_0 .var "inst_no", 7 0;
TD_tb_ren_conv_top_wrapper.write_image ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13d07b150_0, 0, 32;
T_9.54 ;
    %load/vec4 v0x13d07b150_0;
    %cmpi/s 85, 0, 32;
    %jmp/0xz T_9.55, 5;
    %pushi/vec4 805307392, 0, 32;
    %load/vec4 v0x13d07ac00_0;
    %pad/u 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %load/vec4 v0x13d07b150_0;
    %muli 4, 0, 32;
    %add;
    %store/vec4 v0x13d07a900_0, 0, 32;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x13d07b150_0;
    %load/vec4a v0x13d07b200, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13d07a990_0, 0, 32;
    %fork TD_tb_ren_conv_top_wrapper.wb_write, S_0x13d07a740;
    %join;
    %load/vec4 v0x13d07b150_0;
    %addi 1, 0, 32;
    %store/vec4 v0x13d07b150_0, 0, 32;
    %jmp T_9.54;
T_9.55 ;
    %vpi_call 2 433 "$display", "IMAGE DFFRAM\012" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13d07b150_0, 0, 32;
T_9.56 ;
    %load/vec4 v0x13d07b150_0;
    %cmpi/s 85, 0, 32;
    %jmp/0xz T_9.57, 5;
    %pushi/vec4 805307392, 0, 32;
    %load/vec4 v0x13d07ac00_0;
    %pad/u 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %load/vec4 v0x13d07b150_0;
    %muli 4, 0, 32;
    %add;
    %ix/getv/s 4, v0x13d07b150_0;
    %load/vec4a v0x13bfa1c80, 4;
    %parti/s 8, 16, 6;
    %ix/getv/s 4, v0x13d07b150_0;
    %load/vec4a v0x13bfa1c80, 4;
    %parti/s 8, 8, 5;
    %ix/getv/s 4, v0x13d07b150_0;
    %load/vec4a v0x13bfa1c80, 4;
    %parti/s 8, 0, 2;
    %vpi_call 2 436 "$display", "addr = %4h ; imgdff[%2d] =  %10d %10d %10d", S<3,vec4,u32>, v0x13d07b150_0, S<2,vec4,u8>, S<1,vec4,u8>, S<0,vec4,u8> {4 0 0};
    %load/vec4 v0x13d07b150_0;
    %addi 1, 0, 32;
    %store/vec4 v0x13d07b150_0, 0, 32;
    %jmp T_9.56;
T_9.57 ;
    %end;
S_0x13d07acc0 .scope task, "write_kernel" "write_kernel" 2 441, 2 441 0, S_0x13bfe55f0;
 .timescale 0 0;
v0x13d07ae80_0 .var "inst_no", 7 0;
TD_tb_ren_conv_top_wrapper.write_kernel ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13d07b150_0, 0, 32;
T_10.58 ;
    %load/vec4 v0x13d07b150_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_10.59, 5;
    %pushi/vec4 805306880, 0, 32;
    %load/vec4 v0x13d07ae80_0;
    %pad/u 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %load/vec4 v0x13d07b150_0;
    %muli 4, 0, 32;
    %add;
    %store/vec4 v0x13d07a900_0, 0, 32;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x13d07b150_0;
    %load/vec4a v0x13d07b4e0, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13d07a990_0, 0, 32;
    %fork TD_tb_ren_conv_top_wrapper.wb_write, S_0x13d07a740;
    %join;
    %load/vec4 v0x13d07b150_0;
    %addi 1, 0, 32;
    %store/vec4 v0x13d07b150_0, 0, 32;
    %jmp T_10.58;
T_10.59 ;
    %end;
    .scope S_0x13bfcb050;
T_11 ;
    %wait E_0x13d01f0a0;
    %load/vec4 v0x13d00feb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x13d01e2d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x13d01ce50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x13d01cb40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x13d00eb30_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x13bfd55c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x13d01e970_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %jmp T_11.8;
T_11.4 ;
    %load/vec4 v0x13d00cde0_0;
    %assign/vec4 v0x13d01e2d0_0, 0;
    %jmp T_11.8;
T_11.5 ;
    %load/vec4 v0x13d00cde0_0;
    %assign/vec4 v0x13d01ce50_0, 0;
    %jmp T_11.8;
T_11.6 ;
    %load/vec4 v0x13d00cde0_0;
    %assign/vec4 v0x13d01cb40_0, 0;
    %jmp T_11.8;
T_11.7 ;
    %load/vec4 v0x13d00cde0_0;
    %assign/vec4 v0x13d00eb30_0, 0;
    %jmp T_11.8;
T_11.8 ;
    %pop/vec4 1;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x13bfcb050;
T_12 ;
    %wait E_0x13d01d530;
    %load/vec4 v0x13d01e970_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %jmp T_12.4;
T_12.0 ;
    %load/vec4 v0x13bffe700_0;
    %store/vec4 v0x13d010100_0, 0, 32;
    %jmp T_12.4;
T_12.1 ;
    %load/vec4 v0x13bffe790_0;
    %store/vec4 v0x13d010100_0, 0, 32;
    %jmp T_12.4;
T_12.2 ;
    %load/vec4 v0x13bfe4280_0;
    %store/vec4 v0x13d010100_0, 0, 32;
    %jmp T_12.4;
T_12.3 ;
    %load/vec4 v0x13bfe4310_0;
    %store/vec4 v0x13d010100_0, 0, 32;
    %jmp T_12.4;
T_12.4 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x13bfb8db0;
T_13 ;
    %wait E_0x13d01f0a0;
    %load/vec4 v0x13bf24dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x13bfb0f40_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x13bfb0f40_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x13bf24e50_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x13bfb0f40_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x13bfb7260;
T_14 ;
    %wait E_0x13d01f0a0;
    %load/vec4 v0x13bfec170_0;
    %load/vec4 v0x13bfa1560_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x13bf92ce0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x13d020b30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x13bf92ce0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x13bf92ce0_0, 0;
T_14.2 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x13bfb7260;
T_15 ;
    %wait E_0x13bfca7a0;
    %load/vec4 v0x13bf92ce0_0;
    %load/vec4 v0x13bfed990_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x13bfe8f60_0;
    %and;
    %store/vec4 v0x13bfa1560_0, 0, 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x13bfb7260;
T_16 ;
    %wait E_0x13bfccaf0;
    %load/vec4 v0x13bfe8f60_0;
    %store/vec4 v0x13d020b30_0, 0, 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x13bfb7260;
T_17 ;
    %wait E_0x13d01f0a0;
    %load/vec4 v0x13bfec170_0;
    %load/vec4 v0x13bfa3880_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x13d0303f0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x13d0217d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x13d0303f0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x13d0303f0_0, 0;
T_17.2 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x13bfb7260;
T_18 ;
    %wait E_0x13bfcb5c0;
    %load/vec4 v0x13d0303f0_0;
    %load/vec4 v0x13d022d30_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x13d0217d0_0;
    %and;
    %store/vec4 v0x13bfa3880_0, 0, 1;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x13bfb7260;
T_19 ;
    %wait E_0x13bfccb30;
    %load/vec4 v0x13bfa1560_0;
    %store/vec4 v0x13d0217d0_0, 0, 1;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x13bfb7260;
T_20 ;
    %wait E_0x13d01f0a0;
    %load/vec4 v0x13bfec170_0;
    %load/vec4 v0x13bfa15f0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x13bfec0e0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x13d020400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x13bfec0e0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x13bfec0e0_0, 0;
T_20.2 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x13bfb7260;
T_21 ;
    %wait E_0x13bfcb540;
    %load/vec4 v0x13bfec0e0_0;
    %load/vec4 v0x13bfeda20_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x13d020400_0;
    %and;
    %store/vec4 v0x13bfa15f0_0, 0, 1;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x13bfb7260;
T_22 ;
    %wait E_0x13bfcb500;
    %load/vec4 v0x13bfa3880_0;
    %store/vec4 v0x13d020400_0, 0, 1;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x13bfb7260;
T_23 ;
    %wait E_0x13d01f0a0;
    %load/vec4 v0x13bfec170_0;
    %load/vec4 v0x13bfa2320_0;
    %or;
    %load/vec4 v0x13bfe6fd0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v0x13bfe7060_0;
    %assign/vec4 v0x13d030480_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x13d020aa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0x13d030480_0;
    %load/vec4 v0x13bfe7060_0;
    %add;
    %assign/vec4 v0x13d030480_0, 0;
T_23.2 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x13bfb7260;
T_24 ;
    %wait E_0x13bfcb500;
    %load/vec4 v0x13bfa3880_0;
    %store/vec4 v0x13bfa2320_0, 0, 1;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x13bfb7260;
T_25 ;
    %wait E_0x13bfccb30;
    %load/vec4 v0x13bfa1560_0;
    %store/vec4 v0x13d020aa0_0, 0, 1;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0x13bfb7260;
T_26 ;
    %wait E_0x13d01f0a0;
    %load/vec4 v0x13bfec170_0;
    %load/vec4 v0x13bfa2320_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x13bf92c50_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x13bfa2290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %load/vec4 v0x13d030480_0;
    %assign/vec4 v0x13bf92c50_0, 0;
    %jmp T_26.3;
T_26.2 ;
    %load/vec4 v0x13d021860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.4, 8;
    %load/vec4 v0x13bf92c50_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x13bf92c50_0, 0;
T_26.4 ;
T_26.3 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x13bfb7260;
T_27 ;
    %wait E_0x13bfccb30;
    %load/vec4 v0x13bfa1560_0;
    %store/vec4 v0x13bfa2290_0, 0, 1;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0x13bfb7260;
T_28 ;
    %wait E_0x13bfccaf0;
    %load/vec4 v0x13bfe8f60_0;
    %store/vec4 v0x13d021860_0, 0, 1;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0x13bfb7260;
T_29 ;
    %wait E_0x13bfcca70;
    %load/vec4 v0x13bf72640_0;
    %flag_set/vec4 8;
    %jmp/0 T_29.0, 8;
    %load/vec4 v0x13bfec0e0_0;
    %load/vec4 v0x13bf92ce0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_29.1, 8;
T_29.0 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x13bfec0e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13bf92ce0_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_29.1, 8;
 ; End of false expr.
    %blend;
T_29.1;
    %store/vec4 v0x13bf725b0_0, 0, 6;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x13bfb7260;
T_30 ;
    %wait E_0x13d01f0a0;
    %load/vec4 v0x13bfec170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13bfe8ff0_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x13bfe8f60_0;
    %assign/vec4 v0x13bfe8ff0_0, 0;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x13bfb7260;
T_31 ;
    %wait E_0x13bfcca30;
    %load/vec4 v0x13bfe8f60_0;
    %load/vec4 v0x13bfe8ff0_0;
    %inv;
    %and;
    %store/vec4 v0x13bfe6fd0_0, 0, 1;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x13bfb7260;
T_32 ;
    %wait E_0x13d01f0a0;
    %load/vec4 v0x13bfec170_0;
    %load/vec4 v0x13bfa0f50_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x13bfea830_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0x13d020490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.2, 8;
    %load/vec4 v0x13bfea830_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x13bfea830_0, 0;
T_32.2 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x13bfb7260;
T_33 ;
    %wait E_0x13bf3ceb0;
    %load/vec4 v0x13bfea830_0;
    %load/vec4 v0x13bfea8c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x13d020490_0;
    %and;
    %store/vec4 v0x13bfa0f50_0, 0, 1;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0x13bfb7260;
T_34 ;
    %wait E_0x13d01f0a0;
    %load/vec4 v0x13bfec170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13d022dc0_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0x13bfa0ec0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13d022dc0_0, 0;
T_34.2 ;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x13bfa1e10;
T_35 ;
    %wait E_0x13bf98540;
    %load/vec4 v0x13bf98580_0;
    %pad/u 16;
    %load/vec4 v0x13bf96c10_0;
    %pad/u 16;
    %mul;
    %store/vec4 v0x13bf96cb0_0, 0, 16;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0x13bfa0390;
T_36 ;
    %wait E_0x13bfb1570;
    %load/vec4 v0x13bfb15b0_0;
    %pad/u 16;
    %load/vec4 v0x13bf2a580_0;
    %pad/u 16;
    %mul;
    %store/vec4 v0x13bf2a610_0, 0, 16;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0x13bf9f600;
T_37 ;
    %wait E_0x13d01abe0;
    %load/vec4 v0x13d01ac20_0;
    %pad/u 16;
    %load/vec4 v0x13d0192c0_0;
    %pad/u 16;
    %mul;
    %store/vec4 v0x13d019360_0, 0, 16;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0x13d021350;
T_38 ;
    %wait E_0x13d01eb90;
    %load/vec4 v0x13d00df30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_38.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_38.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_38.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_38.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_38.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_38.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_38.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_38.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_38.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_38.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_38.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_38.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_38.12, 6;
    %jmp T_38.13;
T_38.0 ;
    %load/vec4 v0x13d01ebd0_0;
    %store/vec4 v0x13d00dea0_0, 0, 20;
    %jmp T_38.13;
T_38.1 ;
    %load/vec4 v0x13d01ebd0_0;
    %parti/s 20, 3, 2;
    %store/vec4 v0x13d00dea0_0, 0, 20;
    %jmp T_38.13;
T_38.2 ;
    %load/vec4 v0x13d01ebd0_0;
    %parti/s 20, 2, 2;
    %store/vec4 v0x13d00dea0_0, 0, 20;
    %jmp T_38.13;
T_38.3 ;
    %load/vec4 v0x13d01ebd0_0;
    %parti/s 20, 5, 3;
    %store/vec4 v0x13d00dea0_0, 0, 20;
    %jmp T_38.13;
T_38.4 ;
    %load/vec4 v0x13d01ebd0_0;
    %parti/s 20, 4, 3;
    %store/vec4 v0x13d00dea0_0, 0, 20;
    %jmp T_38.13;
T_38.5 ;
    %load/vec4 v0x13d01ebd0_0;
    %parti/s 20, 11, 4;
    %store/vec4 v0x13d00dea0_0, 0, 20;
    %jmp T_38.13;
T_38.6 ;
    %load/vec4 v0x13d01ebd0_0;
    %parti/s 20, 10, 4;
    %store/vec4 v0x13d00dea0_0, 0, 20;
    %jmp T_38.13;
T_38.7 ;
    %load/vec4 v0x13d01ebd0_0;
    %parti/s 20, 9, 4;
    %store/vec4 v0x13d00dea0_0, 0, 20;
    %jmp T_38.13;
T_38.8 ;
    %load/vec4 v0x13d01ebd0_0;
    %parti/s 20, 8, 4;
    %store/vec4 v0x13d00dea0_0, 0, 20;
    %jmp T_38.13;
T_38.9 ;
    %load/vec4 v0x13d01ebd0_0;
    %parti/s 20, 23, 5;
    %store/vec4 v0x13d00dea0_0, 0, 20;
    %jmp T_38.13;
T_38.10 ;
    %load/vec4 v0x13d01ebd0_0;
    %parti/s 20, 22, 5;
    %store/vec4 v0x13d00dea0_0, 0, 20;
    %jmp T_38.13;
T_38.11 ;
    %load/vec4 v0x13d01ebd0_0;
    %parti/s 20, 21, 5;
    %store/vec4 v0x13d00dea0_0, 0, 20;
    %jmp T_38.13;
T_38.12 ;
    %load/vec4 v0x13d01ebd0_0;
    %parti/s 20, 20, 5;
    %store/vec4 v0x13d00dea0_0, 0, 20;
    %jmp T_38.13;
T_38.13 ;
    %pop/vec4 1;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_0x13bfa2c20;
T_39 ;
    %wait E_0x13d01f0a0;
    %load/vec4 v0x13bf42620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x13bfe3b20_0, 0;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v0x13bf9b610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.2, 8;
    %load/vec4 v0x13bfbdf60_0;
    %assign/vec4 v0x13bfe3b20_0, 0;
T_39.2 ;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0x13bfa2c20;
T_40 ;
    %wait E_0x13bfbde90;
    %load/vec4 v0x13bfbdf60_0;
    %load/vec4 v0x13bfe3b20_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_40.0, 8;
    %load/vec4 v0x13bfe3b20_0;
    %jmp/1 T_40.1, 8;
T_40.0 ; End of true expr.
    %load/vec4 v0x13bfbdf60_0;
    %jmp/0 T_40.1, 8;
 ; End of false expr.
    %blend;
T_40.1;
    %assign/vec4 v0x13bfda840_0, 0;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0x13bfa2c20;
T_41 ;
    %wait E_0x13d01f0a0;
    %load/vec4 v0x13bf42620_0;
    %load/vec4 v0x13bfda7b0_0;
    %inv;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13bfc7550_0, 0;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v0x13bf9b610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.2, 8;
    %load/vec4 v0x13bfc7550_0;
    %inv;
    %assign/vec4 v0x13bfc7550_0, 0;
T_41.2 ;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0x13bfa2c20;
T_42 ;
    %wait E_0x13bfbff10;
    %load/vec4 v0x13bfc7550_0;
    %load/vec4 v0x13bf9b610_0;
    %and;
    %assign/vec4 v0x13bf42590_0, 0;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_0x13bfa2c20;
T_43 ;
    %wait E_0x13d01f0a0;
    %load/vec4 v0x13bf42620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x13bfe3a90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13bf9b6a0_0, 0;
    %jmp T_43.1;
T_43.0 ;
    %load/vec4 v0x13bfda7b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_43.2, 8;
    %load/vec4 v0x13bfda840_0;
    %jmp/1 T_43.3, 8;
T_43.2 ; End of true expr.
    %load/vec4 v0x13bfbdf60_0;
    %jmp/0 T_43.3, 8;
 ; End of false expr.
    %blend;
T_43.3;
    %assign/vec4 v0x13bfe3a90_0, 0;
    %load/vec4 v0x13bfda7b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_43.4, 8;
    %load/vec4 v0x13bf42590_0;
    %jmp/1 T_43.5, 8;
T_43.4 ; End of true expr.
    %load/vec4 v0x13bf9b610_0;
    %jmp/0 T_43.5, 8;
 ; End of false expr.
    %blend;
T_43.5;
    %assign/vec4 v0x13bf9b6a0_0, 0;
T_43.1 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0x13d0127b0;
T_44 ;
    %wait E_0x13d01f0a0;
    %load/vec4 v0x13d01dd20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x13d01dc90_0, 0;
    %jmp T_44.1;
T_44.0 ;
    %load/vec4 v0x13d01dc90_0;
    %parti/s 15, 0, 2;
    %load/vec4 v0x13d022160_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x13d01dc90_0, 0;
T_44.1 ;
    %jmp T_44;
    .thread T_44;
    .scope S_0x13d0367a0;
T_45 ;
    %wait E_0x13d01f0a0;
    %load/vec4 v0x13d007970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x13d01d8e0_0, 0;
    %jmp T_45.1;
T_45.0 ;
    %load/vec4 v0x13d01d8e0_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x13d007a00_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x13d01d8e0_0, 0;
T_45.1 ;
    %jmp T_45;
    .thread T_45;
    .scope S_0x13d036fd0;
T_46 ;
    %wait E_0x13d01f0a0;
    %load/vec4 v0x13d039d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x13d014220_0, 0;
    %jmp T_46.1;
T_46.0 ;
    %load/vec4 v0x13d014220_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x13d039e20_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x13d014220_0, 0;
T_46.1 ;
    %jmp T_46;
    .thread T_46;
    .scope S_0x13bf9e750;
T_47 ;
    %wait E_0x13d01f0a0;
    %load/vec4 v0x13bfa1770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x13bfe3dd0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x13bfa3a90_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x13bfa2530_0, 0;
    %jmp T_47.1;
T_47.0 ;
    %load/vec4 v0x13bfcb770_0;
    %parti/s 1, 0, 2;
    %replicate 16;
    %load/vec4 v0x13bfca3a0_0;
    %and;
    %assign/vec4 v0x13bfe3dd0_0, 0;
    %load/vec4 v0x13bfcb770_0;
    %parti/s 1, 1, 2;
    %replicate 16;
    %load/vec4 v0x13bfa3a00_0;
    %and;
    %assign/vec4 v0x13bfa3a90_0, 0;
    %load/vec4 v0x13bfcb770_0;
    %parti/s 1, 2, 3;
    %replicate 16;
    %load/vec4 v0x13bfa24a0_0;
    %and;
    %assign/vec4 v0x13bfa2530_0, 0;
T_47.1 ;
    %jmp T_47;
    .thread T_47;
    .scope S_0x13bf9e750;
T_48 ;
    %wait E_0x13d01f0a0;
    %load/vec4 v0x13bfa1770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.0, 8;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v0x13bfca310_0, 0;
    %jmp T_48.1;
T_48.0 ;
    %load/vec4 v0x13bfcaa40_0;
    %load/vec4 v0x13bfe3dd0_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x13bfe3dd0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x13bfa3a90_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x13bfa3a90_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x13bfa2530_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x13bfa2530_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x13bfca310_0, 0;
T_48.1 ;
    %jmp T_48;
    .thread T_48;
    .scope S_0x13bf9e750;
T_49 ;
    %wait E_0x13bfc16f0;
    %load/vec4 v0x13bfe3d40_0;
    %flag_set/vec4 8;
    %jmp/0 T_49.0, 8;
    %pushi/vec4 0, 0, 21;
    %jmp/1 T_49.1, 8;
T_49.0 ; End of true expr.
    %load/vec4 v0x13bfca310_0;
    %jmp/0 T_49.1, 8;
 ; End of false expr.
    %blend;
T_49.1;
    %store/vec4 v0x13bfcaa40_0, 0, 21;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0x13bf9e750;
T_50 ;
    %wait E_0x13bfc4960;
    %load/vec4 v0x13bfca310_0;
    %parti/s 20, 0, 2;
    %store/vec4 v0x13bfca9b0_0, 0, 20;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_0x13bf9e750;
T_51 ;
    %wait E_0x13d01f0a0;
    %load/vec4 v0x13bfa1770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13d00f1b0_0, 0;
    %jmp T_51.1;
T_51.0 ;
    %load/vec4 v0x13bfca310_0;
    %parti/s 1, 20, 6;
    %load/vec4 v0x13bfca310_0;
    %parti/s 1, 19, 6;
    %xor;
    %load/vec4 v0x13d022f40_0;
    %parti/s 1, 2, 3;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13d00f1b0_0, 0;
T_51.2 ;
T_51.1 ;
    %jmp T_51;
    .thread T_51;
    .scope S_0x13bf9e750;
T_52 ;
    %wait E_0x13bfc4920;
    %load/vec4 v0x13bff34e0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x13d022f40_0;
    %parti/s 1, 2, 3;
    %inv;
    %or;
    %store/vec4 v0x13bfe3d40_0, 0, 1;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_0x13bfc95d0;
T_53 ;
    %wait E_0x13d01f0a0;
    %load/vec4 v0x13bfa0820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.0, 8;
    %load/vec4 v0x13bfc93c0_0;
    %load/vec4 v0x13bfc9a60_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13bfa1c80, 0, 4;
T_53.0 ;
    %load/vec4 v0x13bfc9a60_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x13bfa1c80, 4;
    %assign/vec4 v0x13bfc9450_0, 0;
    %load/vec4 v0x13bfcaee0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x13bfa1c80, 4;
    %assign/vec4 v0x13bfa1bf0_0, 0;
    %jmp T_53;
    .thread T_53;
    .scope S_0x13bfc8840;
T_54 ;
    %wait E_0x13d01f0a0;
    %load/vec4 v0x13bf54de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.0, 8;
    %load/vec4 v0x13d01fd60_0;
    %load/vec4 v0x13d021130_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13d01f750, 0, 4;
T_54.0 ;
    %load/vec4 v0x13d021130_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x13d01f750, 4;
    %assign/vec4 v0x13d01fdf0_0, 0;
    %load/vec4 v0x13d012b20_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x13d01f750, 4;
    %assign/vec4 v0x13d01f6c0_0, 0;
    %jmp T_54;
    .thread T_54;
    .scope S_0x13bf950d0;
T_55 ;
    %wait E_0x13d01f0a0;
    %load/vec4 v0x13d014970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.0, 8;
    %load/vec4 v0x13bfa0a20_0;
    %load/vec4 v0x13bf931a0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13bf9fd70, 0, 4;
T_55.0 ;
    %load/vec4 v0x13bf931a0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x13bf9fd70, 4;
    %assign/vec4 v0x13bfa0ab0_0, 0;
    %load/vec4 v0x13bf93110_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x13bf9fd70, 4;
    %assign/vec4 v0x13bf9fce0_0, 0;
    %jmp T_55;
    .thread T_55;
    .scope S_0x13bfc7990;
T_56 ;
    %wait E_0x13d01f0a0;
    %load/vec4 v0x13d043840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x13d0436f0_0, 0;
    %jmp T_56.1;
T_56.0 ;
    %load/vec4 v0x13d042bd0_0;
    %parti/s 2, 8, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_56.2, 4;
    %load/vec4 v0x13d043010_0;
    %assign/vec4 v0x13d0436f0_0, 0;
    %jmp T_56.3;
T_56.2 ;
    %load/vec4 v0x13d042bd0_0;
    %parti/s 2, 8, 5;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_56.4, 4;
    %load/vec4 v0x13d0430a0_0;
    %pad/u 32;
    %assign/vec4 v0x13d0436f0_0, 0;
T_56.4 ;
T_56.3 ;
T_56.1 ;
    %jmp T_56;
    .thread T_56;
    .scope S_0x13bfc7990;
T_57 ;
    %wait E_0x13d01f0a0;
    %load/vec4 v0x13d043840_0;
    %load/vec4 v0x13d0437a0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13d0437a0_0, 0;
    %jmp T_57.1;
T_57.0 ;
    %load/vec4 v0x13d043f20_0;
    %load/vec4 v0x13d0437a0_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13d0437a0_0, 0;
T_57.2 ;
T_57.1 ;
    %jmp T_57;
    .thread T_57;
    .scope S_0x13d045480;
T_58 ;
    %wait E_0x13d045910;
    %load/vec4 v0x13d045ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x13d045ac0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x13d045b50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x13d045be0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x13d045cb0_0, 0;
    %jmp T_58.1;
T_58.0 ;
    %load/vec4 v0x13d046230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.2, 8;
    %load/vec4 v0x13d045960_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_58.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_58.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_58.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_58.7, 6;
    %jmp T_58.8;
T_58.4 ;
    %load/vec4 v0x13d045d50_0;
    %assign/vec4 v0x13d045ac0_0, 0;
    %jmp T_58.8;
T_58.5 ;
    %load/vec4 v0x13d045d50_0;
    %assign/vec4 v0x13d045b50_0, 0;
    %jmp T_58.8;
T_58.6 ;
    %load/vec4 v0x13d045d50_0;
    %assign/vec4 v0x13d045be0_0, 0;
    %jmp T_58.8;
T_58.7 ;
    %load/vec4 v0x13d045d50_0;
    %assign/vec4 v0x13d045cb0_0, 0;
    %jmp T_58.8;
T_58.8 ;
    %pop/vec4 1;
T_58.2 ;
T_58.1 ;
    %jmp T_58;
    .thread T_58;
    .scope S_0x13d045480;
T_59 ;
    %wait E_0x13d0458a0;
    %load/vec4 v0x13d045960_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_59.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_59.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_59.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_59.3, 6;
    %jmp T_59.4;
T_59.0 ;
    %load/vec4 v0x13d045fb0_0;
    %store/vec4 v0x13d045df0_0, 0, 32;
    %jmp T_59.4;
T_59.1 ;
    %load/vec4 v0x13d046050_0;
    %store/vec4 v0x13d045df0_0, 0, 32;
    %jmp T_59.4;
T_59.2 ;
    %load/vec4 v0x13d046110_0;
    %store/vec4 v0x13d045df0_0, 0, 32;
    %jmp T_59.4;
T_59.3 ;
    %load/vec4 v0x13d0461a0_0;
    %store/vec4 v0x13d045df0_0, 0, 32;
    %jmp T_59.4;
T_59.4 ;
    %pop/vec4 1;
    %jmp T_59;
    .thread T_59, $push;
    .scope S_0x13d049d30;
T_60 ;
    %wait E_0x13d045910;
    %load/vec4 v0x13d04a190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x13d04a0f0_0, 0;
    %jmp T_60.1;
T_60.0 ;
    %load/vec4 v0x13d04a0f0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x13d04a220_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x13d04a0f0_0, 0;
T_60.1 ;
    %jmp T_60;
    .thread T_60;
    .scope S_0x13d049300;
T_61 ;
    %wait E_0x13d045910;
    %load/vec4 v0x13d04b420_0;
    %load/vec4 v0x13d04a580_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x13d04b080_0, 0;
    %jmp T_61.1;
T_61.0 ;
    %load/vec4 v0x13d04ac60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.2, 8;
    %load/vec4 v0x13d04b080_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x13d04b080_0, 0;
T_61.2 ;
T_61.1 ;
    %jmp T_61;
    .thread T_61;
    .scope S_0x13d049300;
T_62 ;
    %wait E_0x13d049ca0;
    %load/vec4 v0x13d04b080_0;
    %load/vec4 v0x13d04b230_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x13d04b620_0;
    %and;
    %store/vec4 v0x13d04a580_0, 0, 1;
    %jmp T_62;
    .thread T_62, $push;
    .scope S_0x13d049300;
T_63 ;
    %wait E_0x13d049ab0;
    %load/vec4 v0x13d04b620_0;
    %store/vec4 v0x13d04ac60_0, 0, 1;
    %jmp T_63;
    .thread T_63, $push;
    .scope S_0x13d049300;
T_64 ;
    %wait E_0x13d045910;
    %load/vec4 v0x13d04b420_0;
    %load/vec4 v0x13d04a3b0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x13d04a830_0, 0;
    %jmp T_64.1;
T_64.0 ;
    %load/vec4 v0x13d04aab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.2, 8;
    %load/vec4 v0x13d04a830_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x13d04a830_0, 0;
T_64.2 ;
T_64.1 ;
    %jmp T_64;
    .thread T_64;
    .scope S_0x13d049300;
T_65 ;
    %wait E_0x13d049c40;
    %load/vec4 v0x13d04a830_0;
    %load/vec4 v0x13d04a960_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x13d04aab0_0;
    %and;
    %store/vec4 v0x13d04a3b0_0, 0, 1;
    %jmp T_65;
    .thread T_65, $push;
    .scope S_0x13d049300;
T_66 ;
    %wait E_0x13d049af0;
    %load/vec4 v0x13d04a580_0;
    %store/vec4 v0x13d04aab0_0, 0, 1;
    %jmp T_66;
    .thread T_66, $push;
    .scope S_0x13d049300;
T_67 ;
    %wait E_0x13d045910;
    %load/vec4 v0x13d04b420_0;
    %load/vec4 v0x13d04a660_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x13d04b390_0, 0;
    %jmp T_67.1;
T_67.0 ;
    %load/vec4 v0x13d04acf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.2, 8;
    %load/vec4 v0x13d04b390_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x13d04b390_0, 0;
T_67.2 ;
T_67.1 ;
    %jmp T_67;
    .thread T_67;
    .scope S_0x13d049300;
T_68 ;
    %wait E_0x13d049bc0;
    %load/vec4 v0x13d04b390_0;
    %load/vec4 v0x13d04b2e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x13d04acf0_0;
    %and;
    %store/vec4 v0x13d04a660_0, 0, 1;
    %jmp T_68;
    .thread T_68, $push;
    .scope S_0x13d049300;
T_69 ;
    %wait E_0x13d049b70;
    %load/vec4 v0x13d04a3b0_0;
    %store/vec4 v0x13d04acf0_0, 0, 1;
    %jmp T_69;
    .thread T_69, $push;
    .scope S_0x13d049300;
T_70 ;
    %wait E_0x13d045910;
    %load/vec4 v0x13d04b420_0;
    %load/vec4 v0x13d04a4e0_0;
    %or;
    %load/vec4 v0x13d04b760_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.0, 8;
    %load/vec4 v0x13d04b800_0;
    %assign/vec4 v0x13d04aff0_0, 0;
    %jmp T_70.1;
T_70.0 ;
    %load/vec4 v0x13d04abd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.2, 8;
    %load/vec4 v0x13d04aff0_0;
    %load/vec4 v0x13d04b800_0;
    %add;
    %assign/vec4 v0x13d04aff0_0, 0;
T_70.2 ;
T_70.1 ;
    %jmp T_70;
    .thread T_70;
    .scope S_0x13d049300;
T_71 ;
    %wait E_0x13d049b70;
    %load/vec4 v0x13d04a3b0_0;
    %store/vec4 v0x13d04a4e0_0, 0, 1;
    %jmp T_71;
    .thread T_71, $push;
    .scope S_0x13d049300;
T_72 ;
    %wait E_0x13d049af0;
    %load/vec4 v0x13d04a580_0;
    %store/vec4 v0x13d04abd0_0, 0, 1;
    %jmp T_72;
    .thread T_72, $push;
    .scope S_0x13d049300;
T_73 ;
    %wait E_0x13d045910;
    %load/vec4 v0x13d04b420_0;
    %load/vec4 v0x13d04a4e0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x13d04af30_0, 0;
    %jmp T_73.1;
T_73.0 ;
    %load/vec4 v0x13d04a450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.2, 8;
    %load/vec4 v0x13d04aff0_0;
    %assign/vec4 v0x13d04af30_0, 0;
    %jmp T_73.3;
T_73.2 ;
    %load/vec4 v0x13d04ab40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.4, 8;
    %load/vec4 v0x13d04af30_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x13d04af30_0, 0;
T_73.4 ;
T_73.3 ;
T_73.1 ;
    %jmp T_73;
    .thread T_73;
    .scope S_0x13d049300;
T_74 ;
    %wait E_0x13d049af0;
    %load/vec4 v0x13d04a580_0;
    %store/vec4 v0x13d04a450_0, 0, 1;
    %jmp T_74;
    .thread T_74, $push;
    .scope S_0x13d049300;
T_75 ;
    %wait E_0x13d049ab0;
    %load/vec4 v0x13d04b620_0;
    %store/vec4 v0x13d04ab40_0, 0, 1;
    %jmp T_75;
    .thread T_75, $push;
    .scope S_0x13d049300;
T_76 ;
    %wait E_0x13d049a30;
    %load/vec4 v0x13d04b1a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_76.0, 8;
    %load/vec4 v0x13d04b390_0;
    %load/vec4 v0x13d04b080_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_76.1, 8;
T_76.0 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x13d04b390_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13d04b080_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_76.1, 8;
 ; End of false expr.
    %blend;
T_76.1;
    %store/vec4 v0x13d04b110_0, 0, 6;
    %jmp T_76;
    .thread T_76, $push;
    .scope S_0x13d049300;
T_77 ;
    %wait E_0x13d045910;
    %load/vec4 v0x13d04b420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13d04b6d0_0, 0;
    %jmp T_77.1;
T_77.0 ;
    %load/vec4 v0x13d04b620_0;
    %assign/vec4 v0x13d04b6d0_0, 0;
T_77.1 ;
    %jmp T_77;
    .thread T_77;
    .scope S_0x13d049300;
T_78 ;
    %wait E_0x13d0499e0;
    %load/vec4 v0x13d04b620_0;
    %load/vec4 v0x13d04b6d0_0;
    %inv;
    %and;
    %store/vec4 v0x13d04b760_0, 0, 1;
    %jmp T_78;
    .thread T_78, $push;
    .scope S_0x13d049300;
T_79 ;
    %wait E_0x13d045910;
    %load/vec4 v0x13d04b420_0;
    %load/vec4 v0x13d04a7a0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x13d04b4d0_0, 0;
    %jmp T_79.1;
T_79.0 ;
    %load/vec4 v0x13d04ad90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.2, 8;
    %load/vec4 v0x13d04b4d0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x13d04b4d0_0, 0;
T_79.2 ;
T_79.1 ;
    %jmp T_79;
    .thread T_79;
    .scope S_0x13d049300;
T_80 ;
    %wait E_0x13d049970;
    %load/vec4 v0x13d04b4d0_0;
    %load/vec4 v0x13d04b570_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x13d04ad90_0;
    %and;
    %store/vec4 v0x13d04a7a0_0, 0, 1;
    %jmp T_80;
    .thread T_80, $push;
    .scope S_0x13d049300;
T_81 ;
    %wait E_0x13d045910;
    %load/vec4 v0x13d04b420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13d04aa20_0, 0;
    %jmp T_81.1;
T_81.0 ;
    %load/vec4 v0x13d04a6f0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13d04aa20_0, 0;
T_81.2 ;
T_81.1 ;
    %jmp T_81;
    .thread T_81;
    .scope S_0x13d04cee0;
T_82 ;
    %wait E_0x13d04d2a0;
    %load/vec4 v0x13d04d2f0_0;
    %pad/u 16;
    %load/vec4 v0x13d04d3b0_0;
    %pad/u 16;
    %mul;
    %store/vec4 v0x13d04d450_0, 0, 16;
    %jmp T_82;
    .thread T_82, $push;
    .scope S_0x13d04d4f0;
T_83 ;
    %wait E_0x13d04d8e0;
    %load/vec4 v0x13d04d930_0;
    %pad/u 16;
    %load/vec4 v0x13d04d9f0_0;
    %pad/u 16;
    %mul;
    %store/vec4 v0x13d04da90_0, 0, 16;
    %jmp T_83;
    .thread T_83, $push;
    .scope S_0x13d04db30;
T_84 ;
    %wait E_0x13d04df00;
    %load/vec4 v0x13d04df60_0;
    %pad/u 16;
    %load/vec4 v0x13d04e020_0;
    %pad/u 16;
    %mul;
    %store/vec4 v0x13d04e0c0_0, 0, 16;
    %jmp T_84;
    .thread T_84, $push;
    .scope S_0x13d04f3a0;
T_85 ;
    %wait E_0x13d04f7f0;
    %load/vec4 v0x13d04f9b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_85.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_85.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_85.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_85.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_85.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_85.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_85.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_85.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_85.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_85.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_85.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_85.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_85.12, 6;
    %jmp T_85.13;
T_85.0 ;
    %load/vec4 v0x13d04f850_0;
    %store/vec4 v0x13d04f910_0, 0, 20;
    %jmp T_85.13;
T_85.1 ;
    %load/vec4 v0x13d04f850_0;
    %parti/s 20, 3, 2;
    %store/vec4 v0x13d04f910_0, 0, 20;
    %jmp T_85.13;
T_85.2 ;
    %load/vec4 v0x13d04f850_0;
    %parti/s 20, 2, 2;
    %store/vec4 v0x13d04f910_0, 0, 20;
    %jmp T_85.13;
T_85.3 ;
    %load/vec4 v0x13d04f850_0;
    %parti/s 20, 5, 3;
    %store/vec4 v0x13d04f910_0, 0, 20;
    %jmp T_85.13;
T_85.4 ;
    %load/vec4 v0x13d04f850_0;
    %parti/s 20, 4, 3;
    %store/vec4 v0x13d04f910_0, 0, 20;
    %jmp T_85.13;
T_85.5 ;
    %load/vec4 v0x13d04f850_0;
    %parti/s 20, 11, 4;
    %store/vec4 v0x13d04f910_0, 0, 20;
    %jmp T_85.13;
T_85.6 ;
    %load/vec4 v0x13d04f850_0;
    %parti/s 20, 10, 4;
    %store/vec4 v0x13d04f910_0, 0, 20;
    %jmp T_85.13;
T_85.7 ;
    %load/vec4 v0x13d04f850_0;
    %parti/s 20, 9, 4;
    %store/vec4 v0x13d04f910_0, 0, 20;
    %jmp T_85.13;
T_85.8 ;
    %load/vec4 v0x13d04f850_0;
    %parti/s 20, 8, 4;
    %store/vec4 v0x13d04f910_0, 0, 20;
    %jmp T_85.13;
T_85.9 ;
    %load/vec4 v0x13d04f850_0;
    %parti/s 20, 23, 5;
    %store/vec4 v0x13d04f910_0, 0, 20;
    %jmp T_85.13;
T_85.10 ;
    %load/vec4 v0x13d04f850_0;
    %parti/s 20, 22, 5;
    %store/vec4 v0x13d04f910_0, 0, 20;
    %jmp T_85.13;
T_85.11 ;
    %load/vec4 v0x13d04f850_0;
    %parti/s 20, 21, 5;
    %store/vec4 v0x13d04f910_0, 0, 20;
    %jmp T_85.13;
T_85.12 ;
    %load/vec4 v0x13d04f850_0;
    %parti/s 20, 20, 5;
    %store/vec4 v0x13d04f910_0, 0, 20;
    %jmp T_85.13;
T_85.13 ;
    %pop/vec4 1;
    %jmp T_85;
    .thread T_85, $push;
    .scope S_0x13d04c310;
T_86 ;
    %wait E_0x13d045910;
    %load/vec4 v0x13d04cb70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_86.0, 8;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x13d04c8f0_0, 0;
    %jmp T_86.1;
T_86.0 ;
    %load/vec4 v0x13d04cd30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_86.2, 8;
    %load/vec4 v0x13d04c7c0_0;
    %assign/vec4 v0x13d04c8f0_0, 0;
T_86.2 ;
T_86.1 ;
    %jmp T_86;
    .thread T_86;
    .scope S_0x13d04c310;
T_87 ;
    %wait E_0x13d04c6d0;
    %load/vec4 v0x13d04c7c0_0;
    %load/vec4 v0x13d04c8f0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_87.0, 8;
    %load/vec4 v0x13d04c8f0_0;
    %jmp/1 T_87.1, 8;
T_87.0 ; End of true expr.
    %load/vec4 v0x13d04c7c0_0;
    %jmp/0 T_87.1, 8;
 ; End of false expr.
    %blend;
T_87.1;
    %assign/vec4 v0x13d04ca50_0, 0;
    %jmp T_87;
    .thread T_87, $push;
    .scope S_0x13d04c310;
T_88 ;
    %wait E_0x13d045910;
    %load/vec4 v0x13d04cb70_0;
    %load/vec4 v0x13d04c980_0;
    %inv;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13d04cc10_0, 0;
    %jmp T_88.1;
T_88.0 ;
    %load/vec4 v0x13d04cd30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.2, 8;
    %load/vec4 v0x13d04cc10_0;
    %inv;
    %assign/vec4 v0x13d04cc10_0, 0;
T_88.2 ;
T_88.1 ;
    %jmp T_88;
    .thread T_88;
    .scope S_0x13d04c310;
T_89 ;
    %wait E_0x13d04c670;
    %load/vec4 v0x13d04cc10_0;
    %load/vec4 v0x13d04cd30_0;
    %and;
    %assign/vec4 v0x13d04cae0_0, 0;
    %jmp T_89;
    .thread T_89, $push;
    .scope S_0x13d04c310;
T_90 ;
    %wait E_0x13d045910;
    %load/vec4 v0x13d04cb70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_90.0, 8;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x13d04c860_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13d04cdd0_0, 0;
    %jmp T_90.1;
T_90.0 ;
    %load/vec4 v0x13d04c980_0;
    %flag_set/vec4 8;
    %jmp/0 T_90.2, 8;
    %load/vec4 v0x13d04ca50_0;
    %jmp/1 T_90.3, 8;
T_90.2 ; End of true expr.
    %load/vec4 v0x13d04c7c0_0;
    %jmp/0 T_90.3, 8;
 ; End of false expr.
    %blend;
T_90.3;
    %assign/vec4 v0x13d04c860_0, 0;
    %load/vec4 v0x13d04c980_0;
    %flag_set/vec4 8;
    %jmp/0 T_90.4, 8;
    %load/vec4 v0x13d04cae0_0;
    %jmp/1 T_90.5, 8;
T_90.4 ; End of true expr.
    %load/vec4 v0x13d04cd30_0;
    %jmp/0 T_90.5, 8;
 ; End of false expr.
    %blend;
T_90.5;
    %assign/vec4 v0x13d04cdd0_0, 0;
T_90.1 ;
    %jmp T_90;
    .thread T_90;
    .scope S_0x13d04ede0;
T_91 ;
    %wait E_0x13d045910;
    %load/vec4 v0x13d04f200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x13d04f160_0, 0;
    %jmp T_91.1;
T_91.0 ;
    %load/vec4 v0x13d04f160_0;
    %parti/s 15, 0, 2;
    %load/vec4 v0x13d04f310_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x13d04f160_0, 0;
T_91.1 ;
    %jmp T_91;
    .thread T_91;
    .scope S_0x13d04e750;
T_92 ;
    %wait E_0x13d045910;
    %load/vec4 v0x13d04ecc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_92.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x13d04ec30_0, 0;
    %jmp T_92.1;
T_92.0 ;
    %load/vec4 v0x13d04ec30_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x13d04ed50_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x13d04ec30_0, 0;
T_92.1 ;
    %jmp T_92;
    .thread T_92;
    .scope S_0x13d04e160;
T_93 ;
    %wait E_0x13d045910;
    %load/vec4 v0x13d04e600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_93.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x13d04e560_0, 0;
    %jmp T_93.1;
T_93.0 ;
    %load/vec4 v0x13d04e560_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x13d04e690_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x13d04e560_0, 0;
T_93.1 ;
    %jmp T_93;
    .thread T_93;
    .scope S_0x13d04ba30;
T_94 ;
    %wait E_0x13d045910;
    %load/vec4 v0x13d050a10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x13d050730_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x13d050850_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x13d050970_0, 0;
    %jmp T_94.1;
T_94.0 ;
    %load/vec4 v0x13d0502d0_0;
    %parti/s 1, 0, 2;
    %replicate 16;
    %load/vec4 v0x13d050570_0;
    %and;
    %assign/vec4 v0x13d050730_0, 0;
    %load/vec4 v0x13d0502d0_0;
    %parti/s 1, 1, 2;
    %replicate 16;
    %load/vec4 v0x13d0507c0_0;
    %and;
    %assign/vec4 v0x13d050850_0, 0;
    %load/vec4 v0x13d0502d0_0;
    %parti/s 1, 2, 3;
    %replicate 16;
    %load/vec4 v0x13d0508e0_0;
    %and;
    %assign/vec4 v0x13d050970_0, 0;
T_94.1 ;
    %jmp T_94;
    .thread T_94;
    .scope S_0x13d04ba30;
T_95 ;
    %wait E_0x13d045910;
    %load/vec4 v0x13d050a10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_95.0, 8;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v0x13d0504c0_0, 0;
    %jmp T_95.1;
T_95.0 ;
    %load/vec4 v0x13d050430_0;
    %load/vec4 v0x13d050730_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x13d050730_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x13d050850_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x13d050850_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x13d050970_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x13d050970_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x13d0504c0_0, 0;
T_95.1 ;
    %jmp T_95;
    .thread T_95;
    .scope S_0x13d04ba30;
T_96 ;
    %wait E_0x13d04c2b0;
    %load/vec4 v0x13d050010_0;
    %flag_set/vec4 8;
    %jmp/0 T_96.0, 8;
    %pushi/vec4 0, 0, 21;
    %jmp/1 T_96.1, 8;
T_96.0 ; End of true expr.
    %load/vec4 v0x13d0504c0_0;
    %jmp/0 T_96.1, 8;
 ; End of false expr.
    %blend;
T_96.1;
    %store/vec4 v0x13d050430_0, 0, 21;
    %jmp T_96;
    .thread T_96, $push;
    .scope S_0x13d04ba30;
T_97 ;
    %wait E_0x13d04c260;
    %load/vec4 v0x13d0504c0_0;
    %parti/s 20, 0, 2;
    %store/vec4 v0x13d050380_0, 0, 20;
    %jmp T_97;
    .thread T_97, $push;
    .scope S_0x13d04ba30;
T_98 ;
    %wait E_0x13d045910;
    %load/vec4 v0x13d050a10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_98.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13d04fbb0_0, 0;
    %jmp T_98.1;
T_98.0 ;
    %load/vec4 v0x13d0504c0_0;
    %parti/s 1, 20, 6;
    %load/vec4 v0x13d0504c0_0;
    %parti/s 1, 19, 6;
    %xor;
    %load/vec4 v0x13d050e60_0;
    %parti/s 1, 2, 3;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_98.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13d04fbb0_0, 0;
T_98.2 ;
T_98.1 ;
    %jmp T_98;
    .thread T_98;
    .scope S_0x13d04ba30;
T_99 ;
    %wait E_0x13d04c210;
    %load/vec4 v0x13d04ff80_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x13d050e60_0;
    %parti/s 1, 2, 3;
    %inv;
    %or;
    %store/vec4 v0x13d050010_0, 0, 1;
    %jmp T_99;
    .thread T_99, $push;
    .scope S_0x13d047520;
T_100 ;
    %wait E_0x13d045910;
    %load/vec4 v0x13d047d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_100.0, 8;
    %load/vec4 v0x13d047ae0_0;
    %load/vec4 v0x13d0479b0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13d047cf0, 0, 4;
T_100.0 ;
    %load/vec4 v0x13d0479b0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x13d047cf0, 4;
    %assign/vec4 v0x13d047b70_0, 0;
    %load/vec4 v0x13d047900_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x13d047cf0, 4;
    %assign/vec4 v0x13d047c40_0, 0;
    %jmp T_100;
    .thread T_100;
    .scope S_0x13d047ee0;
T_101 ;
    %wait E_0x13d045910;
    %load/vec4 v0x13d048780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_101.0, 8;
    %load/vec4 v0x13d0484f0_0;
    %load/vec4 v0x13d0483c0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13d0486e0, 0, 4;
T_101.0 ;
    %load/vec4 v0x13d0483c0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x13d0486e0, 4;
    %assign/vec4 v0x13d048580_0, 0;
    %load/vec4 v0x13d048310_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x13d0486e0, 4;
    %assign/vec4 v0x13d048630_0, 0;
    %jmp T_101;
    .thread T_101;
    .scope S_0x13d052240;
T_102 ;
    %wait E_0x13d045910;
    %load/vec4 v0x13d052a90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.0, 8;
    %load/vec4 v0x13d052810_0;
    %load/vec4 v0x13d0526e0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13d0529f0, 0, 4;
T_102.0 ;
    %load/vec4 v0x13d0526e0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x13d0529f0, 4;
    %assign/vec4 v0x13d0528a0_0, 0;
    %load/vec4 v0x13d052630_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x13d0529f0, 4;
    %assign/vec4 v0x13d052940_0, 0;
    %jmp T_102;
    .thread T_102;
    .scope S_0x13d044760;
T_103 ;
    %wait E_0x13d045910;
    %load/vec4 v0x13d0551b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_103.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x13d055070_0, 0;
    %jmp T_103.1;
T_103.0 ;
    %load/vec4 v0x13d054460_0;
    %parti/s 2, 8, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_103.2, 4;
    %load/vec4 v0x13d0548e0_0;
    %assign/vec4 v0x13d055070_0, 0;
    %jmp T_103.3;
T_103.2 ;
    %load/vec4 v0x13d054460_0;
    %parti/s 2, 8, 5;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_103.4, 4;
    %load/vec4 v0x13d0549c0_0;
    %pad/u 32;
    %assign/vec4 v0x13d055070_0, 0;
T_103.4 ;
T_103.3 ;
T_103.1 ;
    %jmp T_103;
    .thread T_103;
    .scope S_0x13d044760;
T_104 ;
    %wait E_0x13d045910;
    %load/vec4 v0x13d0551b0_0;
    %load/vec4 v0x13d055110_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_104.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13d055110_0, 0;
    %jmp T_104.1;
T_104.0 ;
    %load/vec4 v0x13d055890_0;
    %load/vec4 v0x13d055110_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_104.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13d055110_0, 0;
T_104.2 ;
T_104.1 ;
    %jmp T_104;
    .thread T_104;
    .scope S_0x13d056dd0;
T_105 ;
    %wait E_0x13d057270;
    %load/vec4 v0x13d057800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_105.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x13d057420_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x13d0574b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x13d057540_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x13d057610_0, 0;
    %jmp T_105.1;
T_105.0 ;
    %load/vec4 v0x13d057b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_105.2, 8;
    %load/vec4 v0x13d0572c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_105.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_105.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_105.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_105.7, 6;
    %jmp T_105.8;
T_105.4 ;
    %load/vec4 v0x13d0576b0_0;
    %assign/vec4 v0x13d057420_0, 0;
    %jmp T_105.8;
T_105.5 ;
    %load/vec4 v0x13d0576b0_0;
    %assign/vec4 v0x13d0574b0_0, 0;
    %jmp T_105.8;
T_105.6 ;
    %load/vec4 v0x13d0576b0_0;
    %assign/vec4 v0x13d057540_0, 0;
    %jmp T_105.8;
T_105.7 ;
    %load/vec4 v0x13d0576b0_0;
    %assign/vec4 v0x13d057610_0, 0;
    %jmp T_105.8;
T_105.8 ;
    %pop/vec4 1;
T_105.2 ;
T_105.1 ;
    %jmp T_105;
    .thread T_105;
    .scope S_0x13d056dd0;
T_106 ;
    %wait E_0x13d0571f0;
    %load/vec4 v0x13d0572c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_106.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_106.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_106.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_106.3, 6;
    %jmp T_106.4;
T_106.0 ;
    %load/vec4 v0x13d057910_0;
    %store/vec4 v0x13d057750_0, 0, 32;
    %jmp T_106.4;
T_106.1 ;
    %load/vec4 v0x13d0579b0_0;
    %store/vec4 v0x13d057750_0, 0, 32;
    %jmp T_106.4;
T_106.2 ;
    %load/vec4 v0x13d057a70_0;
    %store/vec4 v0x13d057750_0, 0, 32;
    %jmp T_106.4;
T_106.3 ;
    %load/vec4 v0x13d057b00_0;
    %store/vec4 v0x13d057750_0, 0, 32;
    %jmp T_106.4;
T_106.4 ;
    %pop/vec4 1;
    %jmp T_106;
    .thread T_106, $push;
    .scope S_0x13d05b650;
T_107 ;
    %wait E_0x13d057270;
    %load/vec4 v0x13d05bab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_107.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x13d05ba10_0, 0;
    %jmp T_107.1;
T_107.0 ;
    %load/vec4 v0x13d05ba10_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x13d05bb40_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x13d05ba10_0, 0;
T_107.1 ;
    %jmp T_107;
    .thread T_107;
    .scope S_0x13d05ac20;
T_108 ;
    %wait E_0x13d057270;
    %load/vec4 v0x13d05cd40_0;
    %load/vec4 v0x13d05bea0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_108.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x13d05c9a0_0, 0;
    %jmp T_108.1;
T_108.0 ;
    %load/vec4 v0x13d05c580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_108.2, 8;
    %load/vec4 v0x13d05c9a0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x13d05c9a0_0, 0;
T_108.2 ;
T_108.1 ;
    %jmp T_108;
    .thread T_108;
    .scope S_0x13d05ac20;
T_109 ;
    %wait E_0x13d05b5c0;
    %load/vec4 v0x13d05c9a0_0;
    %load/vec4 v0x13d05cb50_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x13d05cf40_0;
    %and;
    %store/vec4 v0x13d05bea0_0, 0, 1;
    %jmp T_109;
    .thread T_109, $push;
    .scope S_0x13d05ac20;
T_110 ;
    %wait E_0x13d05b3d0;
    %load/vec4 v0x13d05cf40_0;
    %store/vec4 v0x13d05c580_0, 0, 1;
    %jmp T_110;
    .thread T_110, $push;
    .scope S_0x13d05ac20;
T_111 ;
    %wait E_0x13d057270;
    %load/vec4 v0x13d05cd40_0;
    %load/vec4 v0x13d05bcd0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_111.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x13d05c150_0, 0;
    %jmp T_111.1;
T_111.0 ;
    %load/vec4 v0x13d05c3d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_111.2, 8;
    %load/vec4 v0x13d05c150_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x13d05c150_0, 0;
T_111.2 ;
T_111.1 ;
    %jmp T_111;
    .thread T_111;
    .scope S_0x13d05ac20;
T_112 ;
    %wait E_0x13d05b560;
    %load/vec4 v0x13d05c150_0;
    %load/vec4 v0x13d05c280_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x13d05c3d0_0;
    %and;
    %store/vec4 v0x13d05bcd0_0, 0, 1;
    %jmp T_112;
    .thread T_112, $push;
    .scope S_0x13d05ac20;
T_113 ;
    %wait E_0x13d05b410;
    %load/vec4 v0x13d05bea0_0;
    %store/vec4 v0x13d05c3d0_0, 0, 1;
    %jmp T_113;
    .thread T_113, $push;
    .scope S_0x13d05ac20;
T_114 ;
    %wait E_0x13d057270;
    %load/vec4 v0x13d05cd40_0;
    %load/vec4 v0x13d05bf80_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_114.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x13d05ccb0_0, 0;
    %jmp T_114.1;
T_114.0 ;
    %load/vec4 v0x13d05c610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_114.2, 8;
    %load/vec4 v0x13d05ccb0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x13d05ccb0_0, 0;
T_114.2 ;
T_114.1 ;
    %jmp T_114;
    .thread T_114;
    .scope S_0x13d05ac20;
T_115 ;
    %wait E_0x13d05b4e0;
    %load/vec4 v0x13d05ccb0_0;
    %load/vec4 v0x13d05cc00_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x13d05c610_0;
    %and;
    %store/vec4 v0x13d05bf80_0, 0, 1;
    %jmp T_115;
    .thread T_115, $push;
    .scope S_0x13d05ac20;
T_116 ;
    %wait E_0x13d05b490;
    %load/vec4 v0x13d05bcd0_0;
    %store/vec4 v0x13d05c610_0, 0, 1;
    %jmp T_116;
    .thread T_116, $push;
    .scope S_0x13d05ac20;
T_117 ;
    %wait E_0x13d057270;
    %load/vec4 v0x13d05cd40_0;
    %load/vec4 v0x13d05be00_0;
    %or;
    %load/vec4 v0x13d05d080_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_117.0, 8;
    %load/vec4 v0x13d05d120_0;
    %assign/vec4 v0x13d05c910_0, 0;
    %jmp T_117.1;
T_117.0 ;
    %load/vec4 v0x13d05c4f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_117.2, 8;
    %load/vec4 v0x13d05c910_0;
    %load/vec4 v0x13d05d120_0;
    %add;
    %assign/vec4 v0x13d05c910_0, 0;
T_117.2 ;
T_117.1 ;
    %jmp T_117;
    .thread T_117;
    .scope S_0x13d05ac20;
T_118 ;
    %wait E_0x13d05b490;
    %load/vec4 v0x13d05bcd0_0;
    %store/vec4 v0x13d05be00_0, 0, 1;
    %jmp T_118;
    .thread T_118, $push;
    .scope S_0x13d05ac20;
T_119 ;
    %wait E_0x13d05b410;
    %load/vec4 v0x13d05bea0_0;
    %store/vec4 v0x13d05c4f0_0, 0, 1;
    %jmp T_119;
    .thread T_119, $push;
    .scope S_0x13d05ac20;
T_120 ;
    %wait E_0x13d057270;
    %load/vec4 v0x13d05cd40_0;
    %load/vec4 v0x13d05be00_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_120.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x13d05c850_0, 0;
    %jmp T_120.1;
T_120.0 ;
    %load/vec4 v0x13d05bd70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_120.2, 8;
    %load/vec4 v0x13d05c910_0;
    %assign/vec4 v0x13d05c850_0, 0;
    %jmp T_120.3;
T_120.2 ;
    %load/vec4 v0x13d05c460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_120.4, 8;
    %load/vec4 v0x13d05c850_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x13d05c850_0, 0;
T_120.4 ;
T_120.3 ;
T_120.1 ;
    %jmp T_120;
    .thread T_120;
    .scope S_0x13d05ac20;
T_121 ;
    %wait E_0x13d05b410;
    %load/vec4 v0x13d05bea0_0;
    %store/vec4 v0x13d05bd70_0, 0, 1;
    %jmp T_121;
    .thread T_121, $push;
    .scope S_0x13d05ac20;
T_122 ;
    %wait E_0x13d05b3d0;
    %load/vec4 v0x13d05cf40_0;
    %store/vec4 v0x13d05c460_0, 0, 1;
    %jmp T_122;
    .thread T_122, $push;
    .scope S_0x13d05ac20;
T_123 ;
    %wait E_0x13d05b350;
    %load/vec4 v0x13d05cac0_0;
    %flag_set/vec4 8;
    %jmp/0 T_123.0, 8;
    %load/vec4 v0x13d05ccb0_0;
    %load/vec4 v0x13d05c9a0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_123.1, 8;
T_123.0 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x13d05ccb0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13d05c9a0_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_123.1, 8;
 ; End of false expr.
    %blend;
T_123.1;
    %store/vec4 v0x13d05ca30_0, 0, 6;
    %jmp T_123;
    .thread T_123, $push;
    .scope S_0x13d05ac20;
T_124 ;
    %wait E_0x13d057270;
    %load/vec4 v0x13d05cd40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_124.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13d05cff0_0, 0;
    %jmp T_124.1;
T_124.0 ;
    %load/vec4 v0x13d05cf40_0;
    %assign/vec4 v0x13d05cff0_0, 0;
T_124.1 ;
    %jmp T_124;
    .thread T_124;
    .scope S_0x13d05ac20;
T_125 ;
    %wait E_0x13d05b300;
    %load/vec4 v0x13d05cf40_0;
    %load/vec4 v0x13d05cff0_0;
    %inv;
    %and;
    %store/vec4 v0x13d05d080_0, 0, 1;
    %jmp T_125;
    .thread T_125, $push;
    .scope S_0x13d05ac20;
T_126 ;
    %wait E_0x13d057270;
    %load/vec4 v0x13d05cd40_0;
    %load/vec4 v0x13d05c0c0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_126.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x13d05cdf0_0, 0;
    %jmp T_126.1;
T_126.0 ;
    %load/vec4 v0x13d05c6b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_126.2, 8;
    %load/vec4 v0x13d05cdf0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x13d05cdf0_0, 0;
T_126.2 ;
T_126.1 ;
    %jmp T_126;
    .thread T_126;
    .scope S_0x13d05ac20;
T_127 ;
    %wait E_0x13d05b290;
    %load/vec4 v0x13d05cdf0_0;
    %load/vec4 v0x13d05ce90_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x13d05c6b0_0;
    %and;
    %store/vec4 v0x13d05c0c0_0, 0, 1;
    %jmp T_127;
    .thread T_127, $push;
    .scope S_0x13d05ac20;
T_128 ;
    %wait E_0x13d057270;
    %load/vec4 v0x13d05cd40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_128.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13d05c340_0, 0;
    %jmp T_128.1;
T_128.0 ;
    %load/vec4 v0x13d05c010_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_128.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13d05c340_0, 0;
T_128.2 ;
T_128.1 ;
    %jmp T_128;
    .thread T_128;
    .scope S_0x13d05e800;
T_129 ;
    %wait E_0x13d05ebc0;
    %load/vec4 v0x13d05ec10_0;
    %pad/u 16;
    %load/vec4 v0x13d05ecd0_0;
    %pad/u 16;
    %mul;
    %store/vec4 v0x13d05ed70_0, 0, 16;
    %jmp T_129;
    .thread T_129, $push;
    .scope S_0x13d05ee10;
T_130 ;
    %wait E_0x13d05f200;
    %load/vec4 v0x13d05f250_0;
    %pad/u 16;
    %load/vec4 v0x13d05f310_0;
    %pad/u 16;
    %mul;
    %store/vec4 v0x13d05f3b0_0, 0, 16;
    %jmp T_130;
    .thread T_130, $push;
    .scope S_0x13d05f450;
T_131 ;
    %wait E_0x13d05f820;
    %load/vec4 v0x13d05f880_0;
    %pad/u 16;
    %load/vec4 v0x13d05f940_0;
    %pad/u 16;
    %mul;
    %store/vec4 v0x13d05f9e0_0, 0, 16;
    %jmp T_131;
    .thread T_131, $push;
    .scope S_0x13d060cc0;
T_132 ;
    %wait E_0x13d061110;
    %load/vec4 v0x13d0612d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_132.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_132.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_132.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_132.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_132.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_132.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_132.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_132.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_132.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_132.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_132.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_132.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_132.12, 6;
    %jmp T_132.13;
T_132.0 ;
    %load/vec4 v0x13d061170_0;
    %store/vec4 v0x13d061230_0, 0, 20;
    %jmp T_132.13;
T_132.1 ;
    %load/vec4 v0x13d061170_0;
    %parti/s 20, 3, 2;
    %store/vec4 v0x13d061230_0, 0, 20;
    %jmp T_132.13;
T_132.2 ;
    %load/vec4 v0x13d061170_0;
    %parti/s 20, 2, 2;
    %store/vec4 v0x13d061230_0, 0, 20;
    %jmp T_132.13;
T_132.3 ;
    %load/vec4 v0x13d061170_0;
    %parti/s 20, 5, 3;
    %store/vec4 v0x13d061230_0, 0, 20;
    %jmp T_132.13;
T_132.4 ;
    %load/vec4 v0x13d061170_0;
    %parti/s 20, 4, 3;
    %store/vec4 v0x13d061230_0, 0, 20;
    %jmp T_132.13;
T_132.5 ;
    %load/vec4 v0x13d061170_0;
    %parti/s 20, 11, 4;
    %store/vec4 v0x13d061230_0, 0, 20;
    %jmp T_132.13;
T_132.6 ;
    %load/vec4 v0x13d061170_0;
    %parti/s 20, 10, 4;
    %store/vec4 v0x13d061230_0, 0, 20;
    %jmp T_132.13;
T_132.7 ;
    %load/vec4 v0x13d061170_0;
    %parti/s 20, 9, 4;
    %store/vec4 v0x13d061230_0, 0, 20;
    %jmp T_132.13;
T_132.8 ;
    %load/vec4 v0x13d061170_0;
    %parti/s 20, 8, 4;
    %store/vec4 v0x13d061230_0, 0, 20;
    %jmp T_132.13;
T_132.9 ;
    %load/vec4 v0x13d061170_0;
    %parti/s 20, 23, 5;
    %store/vec4 v0x13d061230_0, 0, 20;
    %jmp T_132.13;
T_132.10 ;
    %load/vec4 v0x13d061170_0;
    %parti/s 20, 22, 5;
    %store/vec4 v0x13d061230_0, 0, 20;
    %jmp T_132.13;
T_132.11 ;
    %load/vec4 v0x13d061170_0;
    %parti/s 20, 21, 5;
    %store/vec4 v0x13d061230_0, 0, 20;
    %jmp T_132.13;
T_132.12 ;
    %load/vec4 v0x13d061170_0;
    %parti/s 20, 20, 5;
    %store/vec4 v0x13d061230_0, 0, 20;
    %jmp T_132.13;
T_132.13 ;
    %pop/vec4 1;
    %jmp T_132;
    .thread T_132, $push;
    .scope S_0x13d05dc30;
T_133 ;
    %wait E_0x13d057270;
    %load/vec4 v0x13d05e490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_133.0, 8;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x13d05e210_0, 0;
    %jmp T_133.1;
T_133.0 ;
    %load/vec4 v0x13d05e650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_133.2, 8;
    %load/vec4 v0x13d05e0e0_0;
    %assign/vec4 v0x13d05e210_0, 0;
T_133.2 ;
T_133.1 ;
    %jmp T_133;
    .thread T_133;
    .scope S_0x13d05dc30;
T_134 ;
    %wait E_0x13d05dff0;
    %load/vec4 v0x13d05e0e0_0;
    %load/vec4 v0x13d05e210_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_134.0, 8;
    %load/vec4 v0x13d05e210_0;
    %jmp/1 T_134.1, 8;
T_134.0 ; End of true expr.
    %load/vec4 v0x13d05e0e0_0;
    %jmp/0 T_134.1, 8;
 ; End of false expr.
    %blend;
T_134.1;
    %assign/vec4 v0x13d05e370_0, 0;
    %jmp T_134;
    .thread T_134, $push;
    .scope S_0x13d05dc30;
T_135 ;
    %wait E_0x13d057270;
    %load/vec4 v0x13d05e490_0;
    %load/vec4 v0x13d05e2a0_0;
    %inv;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_135.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13d05e530_0, 0;
    %jmp T_135.1;
T_135.0 ;
    %load/vec4 v0x13d05e650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_135.2, 8;
    %load/vec4 v0x13d05e530_0;
    %inv;
    %assign/vec4 v0x13d05e530_0, 0;
T_135.2 ;
T_135.1 ;
    %jmp T_135;
    .thread T_135;
    .scope S_0x13d05dc30;
T_136 ;
    %wait E_0x13d05df90;
    %load/vec4 v0x13d05e530_0;
    %load/vec4 v0x13d05e650_0;
    %and;
    %assign/vec4 v0x13d05e400_0, 0;
    %jmp T_136;
    .thread T_136, $push;
    .scope S_0x13d05dc30;
T_137 ;
    %wait E_0x13d057270;
    %load/vec4 v0x13d05e490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_137.0, 8;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x13d05e180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13d05e6f0_0, 0;
    %jmp T_137.1;
T_137.0 ;
    %load/vec4 v0x13d05e2a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_137.2, 8;
    %load/vec4 v0x13d05e370_0;
    %jmp/1 T_137.3, 8;
T_137.2 ; End of true expr.
    %load/vec4 v0x13d05e0e0_0;
    %jmp/0 T_137.3, 8;
 ; End of false expr.
    %blend;
T_137.3;
    %assign/vec4 v0x13d05e180_0, 0;
    %load/vec4 v0x13d05e2a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_137.4, 8;
    %load/vec4 v0x13d05e400_0;
    %jmp/1 T_137.5, 8;
T_137.4 ; End of true expr.
    %load/vec4 v0x13d05e650_0;
    %jmp/0 T_137.5, 8;
 ; End of false expr.
    %blend;
T_137.5;
    %assign/vec4 v0x13d05e6f0_0, 0;
T_137.1 ;
    %jmp T_137;
    .thread T_137;
    .scope S_0x13d060700;
T_138 ;
    %wait E_0x13d057270;
    %load/vec4 v0x13d060b20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_138.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x13d060a80_0, 0;
    %jmp T_138.1;
T_138.0 ;
    %load/vec4 v0x13d060a80_0;
    %parti/s 15, 0, 2;
    %load/vec4 v0x13d060c30_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x13d060a80_0, 0;
T_138.1 ;
    %jmp T_138;
    .thread T_138;
    .scope S_0x13d060070;
T_139 ;
    %wait E_0x13d057270;
    %load/vec4 v0x13d0605e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_139.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x13d060550_0, 0;
    %jmp T_139.1;
T_139.0 ;
    %load/vec4 v0x13d060550_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x13d060670_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x13d060550_0, 0;
T_139.1 ;
    %jmp T_139;
    .thread T_139;
    .scope S_0x13d05fa80;
T_140 ;
    %wait E_0x13d057270;
    %load/vec4 v0x13d05ff20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_140.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x13d05fe80_0, 0;
    %jmp T_140.1;
T_140.0 ;
    %load/vec4 v0x13d05fe80_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x13d05ffb0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x13d05fe80_0, 0;
T_140.1 ;
    %jmp T_140;
    .thread T_140;
    .scope S_0x13d05d350;
T_141 ;
    %wait E_0x13d057270;
    %load/vec4 v0x13d062330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_141.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x13d062050_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x13d062170_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x13d062290_0, 0;
    %jmp T_141.1;
T_141.0 ;
    %load/vec4 v0x13d061bf0_0;
    %parti/s 1, 0, 2;
    %replicate 16;
    %load/vec4 v0x13d061e90_0;
    %and;
    %assign/vec4 v0x13d062050_0, 0;
    %load/vec4 v0x13d061bf0_0;
    %parti/s 1, 1, 2;
    %replicate 16;
    %load/vec4 v0x13d0620e0_0;
    %and;
    %assign/vec4 v0x13d062170_0, 0;
    %load/vec4 v0x13d061bf0_0;
    %parti/s 1, 2, 3;
    %replicate 16;
    %load/vec4 v0x13d062200_0;
    %and;
    %assign/vec4 v0x13d062290_0, 0;
T_141.1 ;
    %jmp T_141;
    .thread T_141;
    .scope S_0x13d05d350;
T_142 ;
    %wait E_0x13d057270;
    %load/vec4 v0x13d062330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_142.0, 8;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v0x13d061de0_0, 0;
    %jmp T_142.1;
T_142.0 ;
    %load/vec4 v0x13d061d50_0;
    %load/vec4 v0x13d062050_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x13d062050_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x13d062170_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x13d062170_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x13d062290_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x13d062290_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x13d061de0_0, 0;
T_142.1 ;
    %jmp T_142;
    .thread T_142;
    .scope S_0x13d05d350;
T_143 ;
    %wait E_0x13d05dbd0;
    %load/vec4 v0x13d061930_0;
    %flag_set/vec4 8;
    %jmp/0 T_143.0, 8;
    %pushi/vec4 0, 0, 21;
    %jmp/1 T_143.1, 8;
T_143.0 ; End of true expr.
    %load/vec4 v0x13d061de0_0;
    %jmp/0 T_143.1, 8;
 ; End of false expr.
    %blend;
T_143.1;
    %store/vec4 v0x13d061d50_0, 0, 21;
    %jmp T_143;
    .thread T_143, $push;
    .scope S_0x13d05d350;
T_144 ;
    %wait E_0x13d05db80;
    %load/vec4 v0x13d061de0_0;
    %parti/s 20, 0, 2;
    %store/vec4 v0x13d061ca0_0, 0, 20;
    %jmp T_144;
    .thread T_144, $push;
    .scope S_0x13d05d350;
T_145 ;
    %wait E_0x13d057270;
    %load/vec4 v0x13d062330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_145.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13d0614d0_0, 0;
    %jmp T_145.1;
T_145.0 ;
    %load/vec4 v0x13d061de0_0;
    %parti/s 1, 20, 6;
    %load/vec4 v0x13d061de0_0;
    %parti/s 1, 19, 6;
    %xor;
    %load/vec4 v0x13d062780_0;
    %parti/s 1, 2, 3;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_145.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13d0614d0_0, 0;
T_145.2 ;
T_145.1 ;
    %jmp T_145;
    .thread T_145;
    .scope S_0x13d05d350;
T_146 ;
    %wait E_0x13d05db30;
    %load/vec4 v0x13d0618a0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x13d062780_0;
    %parti/s 1, 2, 3;
    %inv;
    %or;
    %store/vec4 v0x13d061930_0, 0, 1;
    %jmp T_146;
    .thread T_146, $push;
    .scope S_0x13d058e40;
T_147 ;
    %wait E_0x13d057270;
    %load/vec4 v0x13d0596b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_147.0, 8;
    %load/vec4 v0x13d059400_0;
    %load/vec4 v0x13d0592d0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13d059610, 0, 4;
T_147.0 ;
    %load/vec4 v0x13d0592d0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x13d059610, 4;
    %assign/vec4 v0x13d059490_0, 0;
    %load/vec4 v0x13d059220_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x13d059610, 4;
    %assign/vec4 v0x13d059560_0, 0;
    %jmp T_147;
    .thread T_147;
    .scope S_0x13d059800;
T_148 ;
    %wait E_0x13d057270;
    %load/vec4 v0x13d05a0a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_148.0, 8;
    %load/vec4 v0x13d059e10_0;
    %load/vec4 v0x13d059ce0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13d05a000, 0, 4;
T_148.0 ;
    %load/vec4 v0x13d059ce0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x13d05a000, 4;
    %assign/vec4 v0x13d059ea0_0, 0;
    %load/vec4 v0x13d059c30_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x13d05a000, 4;
    %assign/vec4 v0x13d059f50_0, 0;
    %jmp T_148;
    .thread T_148;
    .scope S_0x13d063b60;
T_149 ;
    %wait E_0x13d057270;
    %load/vec4 v0x13d0643b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_149.0, 8;
    %load/vec4 v0x13d064130_0;
    %load/vec4 v0x13d064000_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13d064310, 0, 4;
T_149.0 ;
    %load/vec4 v0x13d064000_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x13d064310, 4;
    %assign/vec4 v0x13d0641c0_0, 0;
    %load/vec4 v0x13d063f50_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x13d064310, 4;
    %assign/vec4 v0x13d064260_0, 0;
    %jmp T_149;
    .thread T_149;
    .scope S_0x13d0560b0;
T_150 ;
    %wait E_0x13d057270;
    %load/vec4 v0x13d066ad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_150.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x13d066990_0, 0;
    %jmp T_150.1;
T_150.0 ;
    %load/vec4 v0x13d065d80_0;
    %parti/s 2, 8, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_150.2, 4;
    %load/vec4 v0x13d066200_0;
    %assign/vec4 v0x13d066990_0, 0;
    %jmp T_150.3;
T_150.2 ;
    %load/vec4 v0x13d065d80_0;
    %parti/s 2, 8, 5;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_150.4, 4;
    %load/vec4 v0x13d0662e0_0;
    %pad/u 32;
    %assign/vec4 v0x13d066990_0, 0;
T_150.4 ;
T_150.3 ;
T_150.1 ;
    %jmp T_150;
    .thread T_150;
    .scope S_0x13d0560b0;
T_151 ;
    %wait E_0x13d057270;
    %load/vec4 v0x13d066ad0_0;
    %load/vec4 v0x13d066a30_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_151.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13d066a30_0, 0;
    %jmp T_151.1;
T_151.0 ;
    %load/vec4 v0x13d0671b0_0;
    %load/vec4 v0x13d066a30_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_151.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13d066a30_0, 0;
T_151.2 ;
T_151.1 ;
    %jmp T_151;
    .thread T_151;
    .scope S_0x13d0687c0;
T_152 ;
    %wait E_0x13d068c70;
    %load/vec4 v0x13d069200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_152.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x13d068e20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x13d068eb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x13d068f40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x13d069010_0, 0;
    %jmp T_152.1;
T_152.0 ;
    %load/vec4 v0x13d069590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_152.2, 8;
    %load/vec4 v0x13d068cc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_152.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_152.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_152.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_152.7, 6;
    %jmp T_152.8;
T_152.4 ;
    %load/vec4 v0x13d0690b0_0;
    %assign/vec4 v0x13d068e20_0, 0;
    %jmp T_152.8;
T_152.5 ;
    %load/vec4 v0x13d0690b0_0;
    %assign/vec4 v0x13d068eb0_0, 0;
    %jmp T_152.8;
T_152.6 ;
    %load/vec4 v0x13d0690b0_0;
    %assign/vec4 v0x13d068f40_0, 0;
    %jmp T_152.8;
T_152.7 ;
    %load/vec4 v0x13d0690b0_0;
    %assign/vec4 v0x13d069010_0, 0;
    %jmp T_152.8;
T_152.8 ;
    %pop/vec4 1;
T_152.2 ;
T_152.1 ;
    %jmp T_152;
    .thread T_152;
    .scope S_0x13d0687c0;
T_153 ;
    %wait E_0x13d068bf0;
    %load/vec4 v0x13d068cc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_153.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_153.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_153.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_153.3, 6;
    %jmp T_153.4;
T_153.0 ;
    %load/vec4 v0x13d069310_0;
    %store/vec4 v0x13d069150_0, 0, 32;
    %jmp T_153.4;
T_153.1 ;
    %load/vec4 v0x13d0693b0_0;
    %store/vec4 v0x13d069150_0, 0, 32;
    %jmp T_153.4;
T_153.2 ;
    %load/vec4 v0x13d069470_0;
    %store/vec4 v0x13d069150_0, 0, 32;
    %jmp T_153.4;
T_153.3 ;
    %load/vec4 v0x13d069500_0;
    %store/vec4 v0x13d069150_0, 0, 32;
    %jmp T_153.4;
T_153.4 ;
    %pop/vec4 1;
    %jmp T_153;
    .thread T_153, $push;
    .scope S_0x13d06d050;
T_154 ;
    %wait E_0x13d068c70;
    %load/vec4 v0x13d06d4b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_154.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x13d06d410_0, 0;
    %jmp T_154.1;
T_154.0 ;
    %load/vec4 v0x13d06d410_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x13d06d540_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x13d06d410_0, 0;
T_154.1 ;
    %jmp T_154;
    .thread T_154;
    .scope S_0x13d06c620;
T_155 ;
    %wait E_0x13d068c70;
    %load/vec4 v0x13d06e740_0;
    %load/vec4 v0x13d06d8a0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_155.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x13d06e3a0_0, 0;
    %jmp T_155.1;
T_155.0 ;
    %load/vec4 v0x13d06df80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_155.2, 8;
    %load/vec4 v0x13d06e3a0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x13d06e3a0_0, 0;
T_155.2 ;
T_155.1 ;
    %jmp T_155;
    .thread T_155;
    .scope S_0x13d06c620;
T_156 ;
    %wait E_0x13d06cfc0;
    %load/vec4 v0x13d06e3a0_0;
    %load/vec4 v0x13d06e550_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x13d06e940_0;
    %and;
    %store/vec4 v0x13d06d8a0_0, 0, 1;
    %jmp T_156;
    .thread T_156, $push;
    .scope S_0x13d06c620;
T_157 ;
    %wait E_0x13d06cdd0;
    %load/vec4 v0x13d06e940_0;
    %store/vec4 v0x13d06df80_0, 0, 1;
    %jmp T_157;
    .thread T_157, $push;
    .scope S_0x13d06c620;
T_158 ;
    %wait E_0x13d068c70;
    %load/vec4 v0x13d06e740_0;
    %load/vec4 v0x13d06d6d0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_158.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x13d06db50_0, 0;
    %jmp T_158.1;
T_158.0 ;
    %load/vec4 v0x13d06ddd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_158.2, 8;
    %load/vec4 v0x13d06db50_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x13d06db50_0, 0;
T_158.2 ;
T_158.1 ;
    %jmp T_158;
    .thread T_158;
    .scope S_0x13d06c620;
T_159 ;
    %wait E_0x13d06cf60;
    %load/vec4 v0x13d06db50_0;
    %load/vec4 v0x13d06dc80_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x13d06ddd0_0;
    %and;
    %store/vec4 v0x13d06d6d0_0, 0, 1;
    %jmp T_159;
    .thread T_159, $push;
    .scope S_0x13d06c620;
T_160 ;
    %wait E_0x13d06ce10;
    %load/vec4 v0x13d06d8a0_0;
    %store/vec4 v0x13d06ddd0_0, 0, 1;
    %jmp T_160;
    .thread T_160, $push;
    .scope S_0x13d06c620;
T_161 ;
    %wait E_0x13d068c70;
    %load/vec4 v0x13d06e740_0;
    %load/vec4 v0x13d06d980_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_161.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x13d06e6b0_0, 0;
    %jmp T_161.1;
T_161.0 ;
    %load/vec4 v0x13d06e010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_161.2, 8;
    %load/vec4 v0x13d06e6b0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x13d06e6b0_0, 0;
T_161.2 ;
T_161.1 ;
    %jmp T_161;
    .thread T_161;
    .scope S_0x13d06c620;
T_162 ;
    %wait E_0x13d06cee0;
    %load/vec4 v0x13d06e6b0_0;
    %load/vec4 v0x13d06e600_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x13d06e010_0;
    %and;
    %store/vec4 v0x13d06d980_0, 0, 1;
    %jmp T_162;
    .thread T_162, $push;
    .scope S_0x13d06c620;
T_163 ;
    %wait E_0x13d06ce90;
    %load/vec4 v0x13d06d6d0_0;
    %store/vec4 v0x13d06e010_0, 0, 1;
    %jmp T_163;
    .thread T_163, $push;
    .scope S_0x13d06c620;
T_164 ;
    %wait E_0x13d068c70;
    %load/vec4 v0x13d06e740_0;
    %load/vec4 v0x13d06d800_0;
    %or;
    %load/vec4 v0x13d06ea80_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_164.0, 8;
    %load/vec4 v0x13d06eb20_0;
    %assign/vec4 v0x13d06e310_0, 0;
    %jmp T_164.1;
T_164.0 ;
    %load/vec4 v0x13d06def0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_164.2, 8;
    %load/vec4 v0x13d06e310_0;
    %load/vec4 v0x13d06eb20_0;
    %add;
    %assign/vec4 v0x13d06e310_0, 0;
T_164.2 ;
T_164.1 ;
    %jmp T_164;
    .thread T_164;
    .scope S_0x13d06c620;
T_165 ;
    %wait E_0x13d06ce90;
    %load/vec4 v0x13d06d6d0_0;
    %store/vec4 v0x13d06d800_0, 0, 1;
    %jmp T_165;
    .thread T_165, $push;
    .scope S_0x13d06c620;
T_166 ;
    %wait E_0x13d06ce10;
    %load/vec4 v0x13d06d8a0_0;
    %store/vec4 v0x13d06def0_0, 0, 1;
    %jmp T_166;
    .thread T_166, $push;
    .scope S_0x13d06c620;
T_167 ;
    %wait E_0x13d068c70;
    %load/vec4 v0x13d06e740_0;
    %load/vec4 v0x13d06d800_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_167.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x13d06e250_0, 0;
    %jmp T_167.1;
T_167.0 ;
    %load/vec4 v0x13d06d770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_167.2, 8;
    %load/vec4 v0x13d06e310_0;
    %assign/vec4 v0x13d06e250_0, 0;
    %jmp T_167.3;
T_167.2 ;
    %load/vec4 v0x13d06de60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_167.4, 8;
    %load/vec4 v0x13d06e250_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x13d06e250_0, 0;
T_167.4 ;
T_167.3 ;
T_167.1 ;
    %jmp T_167;
    .thread T_167;
    .scope S_0x13d06c620;
T_168 ;
    %wait E_0x13d06ce10;
    %load/vec4 v0x13d06d8a0_0;
    %store/vec4 v0x13d06d770_0, 0, 1;
    %jmp T_168;
    .thread T_168, $push;
    .scope S_0x13d06c620;
T_169 ;
    %wait E_0x13d06cdd0;
    %load/vec4 v0x13d06e940_0;
    %store/vec4 v0x13d06de60_0, 0, 1;
    %jmp T_169;
    .thread T_169, $push;
    .scope S_0x13d06c620;
T_170 ;
    %wait E_0x13d06cd50;
    %load/vec4 v0x13d06e4c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_170.0, 8;
    %load/vec4 v0x13d06e6b0_0;
    %load/vec4 v0x13d06e3a0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_170.1, 8;
T_170.0 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x13d06e6b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13d06e3a0_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_170.1, 8;
 ; End of false expr.
    %blend;
T_170.1;
    %store/vec4 v0x13d06e430_0, 0, 6;
    %jmp T_170;
    .thread T_170, $push;
    .scope S_0x13d06c620;
T_171 ;
    %wait E_0x13d068c70;
    %load/vec4 v0x13d06e740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_171.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13d06e9f0_0, 0;
    %jmp T_171.1;
T_171.0 ;
    %load/vec4 v0x13d06e940_0;
    %assign/vec4 v0x13d06e9f0_0, 0;
T_171.1 ;
    %jmp T_171;
    .thread T_171;
    .scope S_0x13d06c620;
T_172 ;
    %wait E_0x13d06cd00;
    %load/vec4 v0x13d06e940_0;
    %load/vec4 v0x13d06e9f0_0;
    %inv;
    %and;
    %store/vec4 v0x13d06ea80_0, 0, 1;
    %jmp T_172;
    .thread T_172, $push;
    .scope S_0x13d06c620;
T_173 ;
    %wait E_0x13d068c70;
    %load/vec4 v0x13d06e740_0;
    %load/vec4 v0x13d06dac0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_173.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x13d06e7f0_0, 0;
    %jmp T_173.1;
T_173.0 ;
    %load/vec4 v0x13d06e0b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_173.2, 8;
    %load/vec4 v0x13d06e7f0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x13d06e7f0_0, 0;
T_173.2 ;
T_173.1 ;
    %jmp T_173;
    .thread T_173;
    .scope S_0x13d06c620;
T_174 ;
    %wait E_0x13d06cc90;
    %load/vec4 v0x13d06e7f0_0;
    %load/vec4 v0x13d06e890_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x13d06e0b0_0;
    %and;
    %store/vec4 v0x13d06dac0_0, 0, 1;
    %jmp T_174;
    .thread T_174, $push;
    .scope S_0x13d06c620;
T_175 ;
    %wait E_0x13d068c70;
    %load/vec4 v0x13d06e740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_175.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13d06dd40_0, 0;
    %jmp T_175.1;
T_175.0 ;
    %load/vec4 v0x13d06da10_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_175.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13d06dd40_0, 0;
T_175.2 ;
T_175.1 ;
    %jmp T_175;
    .thread T_175;
    .scope S_0x13d070200;
T_176 ;
    %wait E_0x13d0705c0;
    %load/vec4 v0x13d070610_0;
    %pad/u 16;
    %load/vec4 v0x13d0706d0_0;
    %pad/u 16;
    %mul;
    %store/vec4 v0x13d070770_0, 0, 16;
    %jmp T_176;
    .thread T_176, $push;
    .scope S_0x13d070810;
T_177 ;
    %wait E_0x13d070c00;
    %load/vec4 v0x13d070c50_0;
    %pad/u 16;
    %load/vec4 v0x13d070d10_0;
    %pad/u 16;
    %mul;
    %store/vec4 v0x13d070db0_0, 0, 16;
    %jmp T_177;
    .thread T_177, $push;
    .scope S_0x13d070e50;
T_178 ;
    %wait E_0x13d071220;
    %load/vec4 v0x13d071280_0;
    %pad/u 16;
    %load/vec4 v0x13d071340_0;
    %pad/u 16;
    %mul;
    %store/vec4 v0x13d0713e0_0, 0, 16;
    %jmp T_178;
    .thread T_178, $push;
    .scope S_0x13d0726c0;
T_179 ;
    %wait E_0x13d072b10;
    %load/vec4 v0x13d072cd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_179.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_179.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_179.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_179.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_179.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_179.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_179.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_179.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_179.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_179.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_179.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_179.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_179.12, 6;
    %jmp T_179.13;
T_179.0 ;
    %load/vec4 v0x13d072b70_0;
    %store/vec4 v0x13d072c30_0, 0, 20;
    %jmp T_179.13;
T_179.1 ;
    %load/vec4 v0x13d072b70_0;
    %parti/s 20, 3, 2;
    %store/vec4 v0x13d072c30_0, 0, 20;
    %jmp T_179.13;
T_179.2 ;
    %load/vec4 v0x13d072b70_0;
    %parti/s 20, 2, 2;
    %store/vec4 v0x13d072c30_0, 0, 20;
    %jmp T_179.13;
T_179.3 ;
    %load/vec4 v0x13d072b70_0;
    %parti/s 20, 5, 3;
    %store/vec4 v0x13d072c30_0, 0, 20;
    %jmp T_179.13;
T_179.4 ;
    %load/vec4 v0x13d072b70_0;
    %parti/s 20, 4, 3;
    %store/vec4 v0x13d072c30_0, 0, 20;
    %jmp T_179.13;
T_179.5 ;
    %load/vec4 v0x13d072b70_0;
    %parti/s 20, 11, 4;
    %store/vec4 v0x13d072c30_0, 0, 20;
    %jmp T_179.13;
T_179.6 ;
    %load/vec4 v0x13d072b70_0;
    %parti/s 20, 10, 4;
    %store/vec4 v0x13d072c30_0, 0, 20;
    %jmp T_179.13;
T_179.7 ;
    %load/vec4 v0x13d072b70_0;
    %parti/s 20, 9, 4;
    %store/vec4 v0x13d072c30_0, 0, 20;
    %jmp T_179.13;
T_179.8 ;
    %load/vec4 v0x13d072b70_0;
    %parti/s 20, 8, 4;
    %store/vec4 v0x13d072c30_0, 0, 20;
    %jmp T_179.13;
T_179.9 ;
    %load/vec4 v0x13d072b70_0;
    %parti/s 20, 23, 5;
    %store/vec4 v0x13d072c30_0, 0, 20;
    %jmp T_179.13;
T_179.10 ;
    %load/vec4 v0x13d072b70_0;
    %parti/s 20, 22, 5;
    %store/vec4 v0x13d072c30_0, 0, 20;
    %jmp T_179.13;
T_179.11 ;
    %load/vec4 v0x13d072b70_0;
    %parti/s 20, 21, 5;
    %store/vec4 v0x13d072c30_0, 0, 20;
    %jmp T_179.13;
T_179.12 ;
    %load/vec4 v0x13d072b70_0;
    %parti/s 20, 20, 5;
    %store/vec4 v0x13d072c30_0, 0, 20;
    %jmp T_179.13;
T_179.13 ;
    %pop/vec4 1;
    %jmp T_179;
    .thread T_179, $push;
    .scope S_0x13d06f630;
T_180 ;
    %wait E_0x13d068c70;
    %load/vec4 v0x13d06fe90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_180.0, 8;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x13d06fc10_0, 0;
    %jmp T_180.1;
T_180.0 ;
    %load/vec4 v0x13d070050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_180.2, 8;
    %load/vec4 v0x13d06fae0_0;
    %assign/vec4 v0x13d06fc10_0, 0;
T_180.2 ;
T_180.1 ;
    %jmp T_180;
    .thread T_180;
    .scope S_0x13d06f630;
T_181 ;
    %wait E_0x13d06f9f0;
    %load/vec4 v0x13d06fae0_0;
    %load/vec4 v0x13d06fc10_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_181.0, 8;
    %load/vec4 v0x13d06fc10_0;
    %jmp/1 T_181.1, 8;
T_181.0 ; End of true expr.
    %load/vec4 v0x13d06fae0_0;
    %jmp/0 T_181.1, 8;
 ; End of false expr.
    %blend;
T_181.1;
    %assign/vec4 v0x13d06fd70_0, 0;
    %jmp T_181;
    .thread T_181, $push;
    .scope S_0x13d06f630;
T_182 ;
    %wait E_0x13d068c70;
    %load/vec4 v0x13d06fe90_0;
    %load/vec4 v0x13d06fca0_0;
    %inv;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_182.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13d06ff30_0, 0;
    %jmp T_182.1;
T_182.0 ;
    %load/vec4 v0x13d070050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_182.2, 8;
    %load/vec4 v0x13d06ff30_0;
    %inv;
    %assign/vec4 v0x13d06ff30_0, 0;
T_182.2 ;
T_182.1 ;
    %jmp T_182;
    .thread T_182;
    .scope S_0x13d06f630;
T_183 ;
    %wait E_0x13d06f990;
    %load/vec4 v0x13d06ff30_0;
    %load/vec4 v0x13d070050_0;
    %and;
    %assign/vec4 v0x13d06fe00_0, 0;
    %jmp T_183;
    .thread T_183, $push;
    .scope S_0x13d06f630;
T_184 ;
    %wait E_0x13d068c70;
    %load/vec4 v0x13d06fe90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_184.0, 8;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x13d06fb80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13d0700f0_0, 0;
    %jmp T_184.1;
T_184.0 ;
    %load/vec4 v0x13d06fca0_0;
    %flag_set/vec4 8;
    %jmp/0 T_184.2, 8;
    %load/vec4 v0x13d06fd70_0;
    %jmp/1 T_184.3, 8;
T_184.2 ; End of true expr.
    %load/vec4 v0x13d06fae0_0;
    %jmp/0 T_184.3, 8;
 ; End of false expr.
    %blend;
T_184.3;
    %assign/vec4 v0x13d06fb80_0, 0;
    %load/vec4 v0x13d06fca0_0;
    %flag_set/vec4 8;
    %jmp/0 T_184.4, 8;
    %load/vec4 v0x13d06fe00_0;
    %jmp/1 T_184.5, 8;
T_184.4 ; End of true expr.
    %load/vec4 v0x13d070050_0;
    %jmp/0 T_184.5, 8;
 ; End of false expr.
    %blend;
T_184.5;
    %assign/vec4 v0x13d0700f0_0, 0;
T_184.1 ;
    %jmp T_184;
    .thread T_184;
    .scope S_0x13d072100;
T_185 ;
    %wait E_0x13d068c70;
    %load/vec4 v0x13d072520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_185.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x13d072480_0, 0;
    %jmp T_185.1;
T_185.0 ;
    %load/vec4 v0x13d072480_0;
    %parti/s 15, 0, 2;
    %load/vec4 v0x13d072630_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x13d072480_0, 0;
T_185.1 ;
    %jmp T_185;
    .thread T_185;
    .scope S_0x13d071a70;
T_186 ;
    %wait E_0x13d068c70;
    %load/vec4 v0x13d071fe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_186.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x13d071f50_0, 0;
    %jmp T_186.1;
T_186.0 ;
    %load/vec4 v0x13d071f50_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x13d072070_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x13d071f50_0, 0;
T_186.1 ;
    %jmp T_186;
    .thread T_186;
    .scope S_0x13d071480;
T_187 ;
    %wait E_0x13d068c70;
    %load/vec4 v0x13d071920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_187.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x13d071880_0, 0;
    %jmp T_187.1;
T_187.0 ;
    %load/vec4 v0x13d071880_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x13d0719b0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x13d071880_0, 0;
T_187.1 ;
    %jmp T_187;
    .thread T_187;
    .scope S_0x13d06ed50;
T_188 ;
    %wait E_0x13d068c70;
    %load/vec4 v0x13d073d30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_188.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x13d073a50_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x13d073b70_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x13d073c90_0, 0;
    %jmp T_188.1;
T_188.0 ;
    %load/vec4 v0x13d0735f0_0;
    %parti/s 1, 0, 2;
    %replicate 16;
    %load/vec4 v0x13d073890_0;
    %and;
    %assign/vec4 v0x13d073a50_0, 0;
    %load/vec4 v0x13d0735f0_0;
    %parti/s 1, 1, 2;
    %replicate 16;
    %load/vec4 v0x13d073ae0_0;
    %and;
    %assign/vec4 v0x13d073b70_0, 0;
    %load/vec4 v0x13d0735f0_0;
    %parti/s 1, 2, 3;
    %replicate 16;
    %load/vec4 v0x13d073c00_0;
    %and;
    %assign/vec4 v0x13d073c90_0, 0;
T_188.1 ;
    %jmp T_188;
    .thread T_188;
    .scope S_0x13d06ed50;
T_189 ;
    %wait E_0x13d068c70;
    %load/vec4 v0x13d073d30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_189.0, 8;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v0x13d0737e0_0, 0;
    %jmp T_189.1;
T_189.0 ;
    %load/vec4 v0x13d073750_0;
    %load/vec4 v0x13d073a50_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x13d073a50_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x13d073b70_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x13d073b70_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x13d073c90_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x13d073c90_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x13d0737e0_0, 0;
T_189.1 ;
    %jmp T_189;
    .thread T_189;
    .scope S_0x13d06ed50;
T_190 ;
    %wait E_0x13d06f5d0;
    %load/vec4 v0x13d073330_0;
    %flag_set/vec4 8;
    %jmp/0 T_190.0, 8;
    %pushi/vec4 0, 0, 21;
    %jmp/1 T_190.1, 8;
T_190.0 ; End of true expr.
    %load/vec4 v0x13d0737e0_0;
    %jmp/0 T_190.1, 8;
 ; End of false expr.
    %blend;
T_190.1;
    %store/vec4 v0x13d073750_0, 0, 21;
    %jmp T_190;
    .thread T_190, $push;
    .scope S_0x13d06ed50;
T_191 ;
    %wait E_0x13d06f580;
    %load/vec4 v0x13d0737e0_0;
    %parti/s 20, 0, 2;
    %store/vec4 v0x13d0736a0_0, 0, 20;
    %jmp T_191;
    .thread T_191, $push;
    .scope S_0x13d06ed50;
T_192 ;
    %wait E_0x13d068c70;
    %load/vec4 v0x13d073d30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_192.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13d072ed0_0, 0;
    %jmp T_192.1;
T_192.0 ;
    %load/vec4 v0x13d0737e0_0;
    %parti/s 1, 20, 6;
    %load/vec4 v0x13d0737e0_0;
    %parti/s 1, 19, 6;
    %xor;
    %load/vec4 v0x13d074180_0;
    %parti/s 1, 2, 3;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_192.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13d072ed0_0, 0;
T_192.2 ;
T_192.1 ;
    %jmp T_192;
    .thread T_192;
    .scope S_0x13d06ed50;
T_193 ;
    %wait E_0x13d06f530;
    %load/vec4 v0x13d0732a0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x13d074180_0;
    %parti/s 1, 2, 3;
    %inv;
    %or;
    %store/vec4 v0x13d073330_0, 0, 1;
    %jmp T_193;
    .thread T_193, $push;
    .scope S_0x13d06a840;
T_194 ;
    %wait E_0x13d068c70;
    %load/vec4 v0x13d06b0b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_194.0, 8;
    %load/vec4 v0x13d06ae00_0;
    %load/vec4 v0x13d06acd0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13d06b010, 0, 4;
T_194.0 ;
    %load/vec4 v0x13d06acd0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x13d06b010, 4;
    %assign/vec4 v0x13d06ae90_0, 0;
    %load/vec4 v0x13d06ac20_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x13d06b010, 4;
    %assign/vec4 v0x13d06af60_0, 0;
    %jmp T_194;
    .thread T_194;
    .scope S_0x13d06b200;
T_195 ;
    %wait E_0x13d068c70;
    %load/vec4 v0x13d06baa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_195.0, 8;
    %load/vec4 v0x13d06b810_0;
    %load/vec4 v0x13d06b6e0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13d06ba00, 0, 4;
T_195.0 ;
    %load/vec4 v0x13d06b6e0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x13d06ba00, 4;
    %assign/vec4 v0x13d06b8a0_0, 0;
    %load/vec4 v0x13d06b630_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x13d06ba00, 4;
    %assign/vec4 v0x13d06b950_0, 0;
    %jmp T_195;
    .thread T_195;
    .scope S_0x13d075560;
T_196 ;
    %wait E_0x13d068c70;
    %load/vec4 v0x13d075db0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_196.0, 8;
    %load/vec4 v0x13d075b30_0;
    %load/vec4 v0x13d075a00_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13d075d10, 0, 4;
T_196.0 ;
    %load/vec4 v0x13d075a00_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x13d075d10, 4;
    %assign/vec4 v0x13d075bc0_0, 0;
    %load/vec4 v0x13d075950_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x13d075d10, 4;
    %assign/vec4 v0x13d075c60_0, 0;
    %jmp T_196;
    .thread T_196;
    .scope S_0x13d067ac0;
T_197 ;
    %wait E_0x13d068c70;
    %load/vec4 v0x13d0784d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_197.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x13d078390_0, 0;
    %jmp T_197.1;
T_197.0 ;
    %load/vec4 v0x13d077780_0;
    %parti/s 2, 8, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_197.2, 4;
    %load/vec4 v0x13d077c00_0;
    %assign/vec4 v0x13d078390_0, 0;
    %jmp T_197.3;
T_197.2 ;
    %load/vec4 v0x13d077780_0;
    %parti/s 2, 8, 5;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_197.4, 4;
    %load/vec4 v0x13d077ce0_0;
    %pad/u 32;
    %assign/vec4 v0x13d078390_0, 0;
T_197.4 ;
T_197.3 ;
T_197.1 ;
    %jmp T_197;
    .thread T_197;
    .scope S_0x13d067ac0;
T_198 ;
    %wait E_0x13d068c70;
    %load/vec4 v0x13d0784d0_0;
    %load/vec4 v0x13d078430_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_198.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13d078430_0, 0;
    %jmp T_198.1;
T_198.0 ;
    %load/vec4 v0x13d078bb0_0;
    %load/vec4 v0x13d078430_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_198.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13d078430_0, 0;
T_198.2 ;
T_198.1 ;
    %jmp T_198;
    .thread T_198;
    .scope S_0x13bfe1ff0;
T_199 ;
    %wait E_0x13d037d30;
    %load/vec4 v0x13d079aa0_0;
    %parti/s 2, 24, 6;
    %assign/vec4 v0x13d0794a0_0, 0;
    %jmp T_199;
    .thread T_199;
    .scope S_0x13bfe1ff0;
T_200 ;
    %wait E_0x13d037cf0;
    %load/vec4 v0x13d0794a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_200.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_200.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_200.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_200.3, 6;
    %jmp T_200.4;
T_200.0 ;
    %load/vec4 v0x13d079de0_0;
    %store/vec4 v0x13d079d50_0, 0, 32;
    %jmp T_200.4;
T_200.1 ;
    %load/vec4 v0x13d079e70_0;
    %store/vec4 v0x13d079d50_0, 0, 32;
    %jmp T_200.4;
T_200.2 ;
    %load/vec4 v0x13d079f00_0;
    %store/vec4 v0x13d079d50_0, 0, 32;
    %jmp T_200.4;
T_200.3 ;
    %load/vec4 v0x13d07a090_0;
    %store/vec4 v0x13d079d50_0, 0, 32;
    %jmp T_200.4;
T_200.4 ;
    %pop/vec4 1;
    %jmp T_200;
    .thread T_200, $push;
    .scope S_0x13bfe55f0;
T_201 ;
    %wait E_0x13bffe900;
    %load/vec4 v0x13d07af40_0;
    %store/vec4 v0x13d07bd40_0, 0, 1;
    %jmp T_201;
    .thread T_201, $push;
    .scope S_0x13bfe55f0;
T_202 ;
    %wait E_0x13bf56b30;
    %load/vec4 v0x13d07b890_0;
    %store/vec4 v0x13d07bdd0_0, 0, 1;
    %jmp T_202;
    .thread T_202, $push;
    .scope S_0x13bfe55f0;
T_203 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13d07af40_0, 0, 1;
T_203.0 ;
    %delay 5, 0;
    %load/vec4 v0x13d07af40_0;
    %inv;
    %store/vec4 v0x13d07af40_0, 0, 1;
    %jmp T_203.0;
    %end;
    .thread T_203;
    .scope S_0x13bfe55f0;
T_204 ;
    %vpi_call 2 134 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 135 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x13bfe55f0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13d07bd40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13d07c1e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13d07bfa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13d07c270_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x13d07c150_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13d07c030_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13d07bf10_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13d07b890_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_204.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_204.1, 5;
    %jmp/1 T_204.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x13bf9dfb0;
    %jmp T_204.0;
T_204.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13d07b890_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_204.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_204.3, 5;
    %jmp/1 T_204.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x13bf9dfb0;
    %jmp T_204.2;
T_204.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13d07b890_0, 0, 1;
    %pushi/vec4 10, 0, 32;
T_204.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_204.5, 5;
    %jmp/1 T_204.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x13bf9dfb0;
    %jmp T_204.4;
T_204.5 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13d037c60_0, 0, 32;
    %fork TD_tb_ren_conv_top_wrapper.config_test, S_0x13bff2710;
    %join;
    %fork TD_tb_ren_conv_top_wrapper.load_data, S_0x13bff1980;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13d07b2e0_0, 0, 32;
    %load/vec4 v0x13d07b2e0_0;
    %pad/s 8;
    %store/vec4 v0x13d07ac00_0, 0, 8;
    %fork TD_tb_ren_conv_top_wrapper.write_image, S_0x13d07aa40;
    %join;
    %load/vec4 v0x13d07b2e0_0;
    %pad/s 8;
    %store/vec4 v0x13d07ae80_0, 0, 8;
    %fork TD_tb_ren_conv_top_wrapper.write_kernel, S_0x13d07acc0;
    %join;
    %vpi_call 2 163 "$display", "-------- iteration %0d ----------", v0x13d07b2e0_0 {0 0 0};
    %fork TD_tb_ren_conv_top_wrapper.calculate_results, S_0x13bff0ad0;
    %join;
    %load/vec4 v0x13d07b2e0_0;
    %pad/s 8;
    %store/vec4 v0x13bfa2a30_0, 0, 8;
    %load/vec4 v0x13d07b430_0;
    %subi 1, 0, 3;
    %store/vec4 v0x13bf9faf0_0, 0, 3;
    %load/vec4 v0x13d07aff0_0;
    %subi 1, 0, 8;
    %store/vec4 v0x13bf9eaf0_0, 0, 8;
    %load/vec4 v0x13d07b5f0_0;
    %subi 1, 0, 3;
    %store/vec4 v0x13bf9f430_0, 0, 3;
    %load/vec4 v0x13d07bca0_0;
    %store/vec4 v0x13bf9d600_0, 0, 8;
    %load/vec4 v0x13d07b390_0;
    %store/vec4 v0x13bf9df20_0, 0, 1;
    %load/vec4 v0x13d07b9d0_0;
    %subi 1, 0, 8;
    %store/vec4 v0x13bf9ed90_0, 0, 8;
    %load/vec4 v0x13d07bc10_0;
    %store/vec4 v0x13bf9d910_0, 0, 4;
    %load/vec4 v0x13d07b0a0_0;
    %store/vec4 v0x13bfa3190_0, 0, 1;
    %load/vec4 v0x13d07b7e0_0;
    %store/vec4 v0x13bf9f060_0, 0, 3;
    %fork TD_tb_ren_conv_top_wrapper.config_hw, S_0x13bff4190;
    %join;
    %load/vec4 v0x13d07b2e0_0;
    %pad/s 8;
    %store/vec4 v0x13d038ff0_0, 0, 8;
    %fork TD_tb_ren_conv_top_wrapper.poll_done, S_0x13bfe0cd0;
    %join;
    %pushi/vec4 10, 0, 32;
T_204.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_204.7, 5;
    %jmp/1 T_204.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x13bf9dfb0;
    %jmp T_204.6;
T_204.7 ;
    %pop/vec4 1;
    %load/vec4 v0x13d07b2e0_0;
    %pad/s 8;
    %store/vec4 v0x13d02bb90_0, 0, 8;
    %fork TD_tb_ren_conv_top_wrapper.readback_results, S_0x13bfe04a0;
    %join;
    %pushi/vec4 10, 0, 32;
T_204.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_204.9, 5;
    %jmp/1 T_204.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x13bf9dfb0;
    %jmp T_204.8;
T_204.9 ;
    %pop/vec4 1;
    %fork TD_tb_ren_conv_top_wrapper.compare_results, S_0x13bff4fa0;
    %join;
    %pushi/vec4 805306368, 0, 32;
    %load/vec4 v0x13d07b2e0_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0x13d07a900_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13d07a990_0, 0, 32;
    %fork TD_tb_ren_conv_top_wrapper.wb_write, S_0x13d07a740;
    %join;
    %pushi/vec4 805306368, 0, 32;
    %load/vec4 v0x13d07b2e0_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0x13d07a900_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x13d07a990_0, 0, 32;
    %fork TD_tb_ren_conv_top_wrapper.wb_write, S_0x13d07a740;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13d07b150_0, 0, 32;
T_204.10 ;
    %load/vec4 v0x13d07b150_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_204.11, 5;
    %pushi/vec4 0, 0, 20;
    %ix/getv/s 3, v0x13d07b150_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13d07ba80, 0, 4;
    %pushi/vec4 0, 0, 20;
    %ix/getv/s 3, v0x13d07b150_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13d07b930, 0, 4;
    %load/vec4 v0x13d07b150_0;
    %addi 1, 0, 32;
    %store/vec4 v0x13d07b150_0, 0, 32;
    %jmp T_204.10;
T_204.11 ;
    %pushi/vec4 805306368, 0, 32;
    %load/vec4 v0x13d07b2e0_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0x13d07a900_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13d07a990_0, 0, 32;
    %fork TD_tb_ren_conv_top_wrapper.wb_write, S_0x13d07a740;
    %join;
    %load/vec4 v0x13d07b2e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x13d07b2e0_0, 0, 32;
    %vpi_call 2 186 "$display", "STATUS: Simulation complete" {0 0 0};
    %vpi_call 2 202 "$finish" {0 0 0};
    %end;
    .thread T_204;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "tb_ren_conv_top_wrapper_big.v";
    "../verilog/ren_conv_top_wrapper.v";
    "../verilog/ren_conv_top.v";
    "../verilog/regs.v";
    "../verilog/ctrl_status_regs_4.v";
    "../verilog/dffram.v";
    "../verilog/ren_conv.v";
    "../verilog/agu.v";
    "../verilog/serial_shift.v";
    "../verilog/datapath.v";
    "../verilog/max_pool.v";
    "../verilog/mult.v";
    "../verilog/shifter.v";
