Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: Processeur.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Processeur.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Processeur"
Output Format                      : NGC
Target Device                      : xc6slx4-3-tqg144

---- Source Options
Top Module Name                    : Processeur
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "D:\Projet INSA\Processeur\Pipeline.vhd" into library work
Parsing entity <Pipeline>.
Parsing architecture <Behavioral> of entity <pipeline>.
Parsing VHDL file "D:\Projet INSA\Processeur\Memoire_instruct.vhd" into library work
Parsing entity <Memoire_instruct>.
Parsing architecture <Behavioral> of entity <memoire_instruct>.
Parsing VHDL file "D:\Projet INSA\Processeur\MEMOIRE.vhd" into library work
Parsing entity <MEMOIRE>.
Parsing architecture <Behavioral> of entity <memoire>.
Parsing VHDL file "D:\Projet INSA\Processeur\LC_MEM_RE.vhd" into library work
Parsing entity <LC_MEM_RE>.
Parsing architecture <Behavioral> of entity <lc_mem_re>.
Parsing VHDL file "D:\Projet INSA\Processeur\LC_DATA.vhd" into library work
Parsing entity <LC_DATA>.
Parsing architecture <Behavioral> of entity <lc_data>.
Parsing VHDL file "D:\Projet INSA\Processeur\LC_ALU.vhd" into library work
Parsing entity <LC_ALU>.
Parsing architecture <Behavioral> of entity <lc_alu>.
Parsing VHDL file "D:\Projet INSA\Processeur\BANC.vhd" into library work
Parsing entity <BANC>.
Parsing architecture <Behavioral> of entity <banc>.
Parsing VHDL file "D:\Projet INSA\Processeur\ALU.vhd" into library work
Parsing entity <ALU>.
Parsing architecture <Behavioral> of entity <alu>.
Parsing VHDL file "D:\Projet INSA\Processeur\Processeur.vhd" into library work
Parsing entity <Processeur>.
Parsing architecture <Behavioral> of entity <processeur>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <Processeur> (architecture <Behavioral>) from library <work>.

Elaborating entity <Memoire_instruct> (architecture <Behavioral>) from library <work>.

Elaborating entity <Pipeline> (architecture <Behavioral>) from library <work>.

Elaborating entity <BANC> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:92 - "D:\Projet INSA\Processeur\BANC.vhd" Line 66: w should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\Projet INSA\Processeur\BANC.vhd" Line 67: addr_w should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\Projet INSA\Processeur\BANC.vhd" Line 68: rgst should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\Projet INSA\Processeur\BANC.vhd" Line 69: data should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\Projet INSA\Processeur\BANC.vhd" Line 70: addr_w should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\Projet INSA\Processeur\BANC.vhd" Line 71: rgst should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\Projet INSA\Processeur\BANC.vhd" Line 72: data should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\Projet INSA\Processeur\BANC.vhd" Line 74: rgst should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\Projet INSA\Processeur\BANC.vhd" Line 75: rgst should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\Projet INSA\Processeur\BANC.vhd" Line 78: rgst should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\Projet INSA\Processeur\BANC.vhd" Line 79: rgst should be on the sensitivity list of the process

Elaborating entity <LC_ALU> (architecture <Behavioral>) from library <work>.

Elaborating entity <ALU> (architecture <Behavioral>) from library <work>.

Elaborating entity <LC_DATA> (architecture <Behavioral>) from library <work>.

Elaborating entity <MEMOIRE> (architecture <Behavioral>) from library <work>.

Elaborating entity <LC_MEM_RE> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Processeur>.
    Related source file is "D:\Projet INSA\Processeur\Processeur.vhd".
INFO:Xst:3210 - "D:\Projet INSA\Processeur\Processeur.vhd" line 216: Output port <C_OUT> of the instance <Mem_RE> is unconnected or connected to loadless signal.
    Summary:
	inferred   4 Multiplexer(s).
Unit <Processeur> synthesized.

Synthesizing Unit <Memoire_instruct>.
    Related source file is "D:\Projet INSA\Processeur\Memoire_instruct.vhd".
WARNING:Xst:2999 - Signal 'instruction', unconnected in block 'Memoire_instruct', is tied to its initial value.
    Found 256x32-bit single-port Read Only RAM <Mram_instruction> for signal <instruction>.
    Found 32-bit register for signal <OUTA>.
    Summary:
	inferred   1 RAM(s).
	inferred  32 D-type flip-flop(s).
Unit <Memoire_instruct> synthesized.

Synthesizing Unit <Pipeline>.
    Related source file is "D:\Projet INSA\Processeur\Pipeline.vhd".
    Found 8-bit register for signal <OP_OUT>.
    Found 8-bit register for signal <B_OUT>.
    Found 8-bit register for signal <C_OUT>.
    Found 8-bit register for signal <A_OUT>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <Pipeline> synthesized.

Synthesizing Unit <BANC>.
    Related source file is "D:\Projet INSA\Processeur\BANC.vhd".
    Found 8-bit register for signal <rgst<14>>.
    Found 8-bit register for signal <rgst<13>>.
    Found 8-bit register for signal <rgst<12>>.
    Found 8-bit register for signal <rgst<11>>.
    Found 8-bit register for signal <rgst<10>>.
    Found 8-bit register for signal <rgst<9>>.
    Found 8-bit register for signal <rgst<8>>.
    Found 8-bit register for signal <rgst<7>>.
    Found 8-bit register for signal <rgst<6>>.
    Found 8-bit register for signal <rgst<5>>.
    Found 8-bit register for signal <rgst<4>>.
    Found 8-bit register for signal <rgst<3>>.
    Found 8-bit register for signal <rgst<2>>.
    Found 8-bit register for signal <rgst<1>>.
    Found 8-bit register for signal <rgst<0>>.
    Found 8-bit register for signal <rgst<15>>.
    Found 8-bit 16-to-1 multiplexer for signal <A[3]_rgst[15][7]_wide_mux_75_OUT> created at line 78.
    Found 8-bit 16-to-1 multiplexer for signal <B[3]_rgst[15][7]_wide_mux_76_OUT> created at line 79.
    Found 4-bit comparator equal for signal <B[3]_ADDR_W[3]_equal_66_o> created at line 67
    Found 4-bit comparator equal for signal <A[3]_ADDR_W[3]_equal_68_o> created at line 70
    Summary:
	inferred 128 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  39 Multiplexer(s).
Unit <BANC> synthesized.

Synthesizing Unit <LC_ALU>.
    Related source file is "D:\Projet INSA\Processeur\LC_ALU.vhd".
WARNING:Xst:737 - Found 1-bit latch for signal <Ctrl_Alu<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Ctrl_Alu<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   2 Latch(s).
	inferred   1 Multiplexer(s).
Unit <LC_ALU> synthesized.

Synthesizing Unit <ALU>.
    Related source file is "D:\Projet INSA\Processeur\ALU.vhd".
    Found 9-bit adder for signal <A_temp[8]_B_temp[8]_add_9_OUT> created at line 52.
    Found 9-bit subtractor for signal <GND_16_o_GND_16_o_sub_8_OUT<8:0>> created at line 53.
    Found 8x8-bit multiplier for signal <A[7]_B[7]_MuLt_5_OUT> created at line 54.
WARNING:Xst:737 - Found 1-bit latch for signal <temp<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <temp<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <temp<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <temp<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <temp<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <temp<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <temp<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <temp<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <temp<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   1 Multiplier(s).
	inferred   2 Adder/Subtractor(s).
	inferred   9 Latch(s).
Unit <ALU> synthesized.

Synthesizing Unit <LC_DATA>.
    Related source file is "D:\Projet INSA\Processeur\LC_DATA.vhd".
WARNING:Xst:737 - Found 1-bit latch for signal <RW>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   1 Latch(s).
Unit <LC_DATA> synthesized.

Synthesizing Unit <MEMOIRE>.
    Related source file is "D:\Projet INSA\Processeur\MEMOIRE.vhd".
    Found 8-bit register for signal <data<254>>.
    Found 8-bit register for signal <data<253>>.
    Found 8-bit register for signal <data<252>>.
    Found 8-bit register for signal <data<251>>.
    Found 8-bit register for signal <data<250>>.
    Found 8-bit register for signal <data<249>>.
    Found 8-bit register for signal <data<248>>.
    Found 8-bit register for signal <data<247>>.
    Found 8-bit register for signal <data<246>>.
    Found 8-bit register for signal <data<245>>.
    Found 8-bit register for signal <data<244>>.
    Found 8-bit register for signal <data<243>>.
    Found 8-bit register for signal <data<242>>.
    Found 8-bit register for signal <data<241>>.
    Found 8-bit register for signal <data<240>>.
    Found 8-bit register for signal <data<239>>.
    Found 8-bit register for signal <data<238>>.
    Found 8-bit register for signal <data<237>>.
    Found 8-bit register for signal <data<236>>.
    Found 8-bit register for signal <data<235>>.
    Found 8-bit register for signal <data<234>>.
    Found 8-bit register for signal <data<233>>.
    Found 8-bit register for signal <data<232>>.
    Found 8-bit register for signal <data<231>>.
    Found 8-bit register for signal <data<230>>.
    Found 8-bit register for signal <data<229>>.
    Found 8-bit register for signal <data<228>>.
    Found 8-bit register for signal <data<227>>.
    Found 8-bit register for signal <data<226>>.
    Found 8-bit register for signal <data<225>>.
    Found 8-bit register for signal <data<224>>.
    Found 8-bit register for signal <data<223>>.
    Found 8-bit register for signal <data<222>>.
    Found 8-bit register for signal <data<221>>.
    Found 8-bit register for signal <data<220>>.
    Found 8-bit register for signal <data<219>>.
    Found 8-bit register for signal <data<218>>.
    Found 8-bit register for signal <data<217>>.
    Found 8-bit register for signal <data<216>>.
    Found 8-bit register for signal <data<215>>.
    Found 8-bit register for signal <data<214>>.
    Found 8-bit register for signal <data<213>>.
    Found 8-bit register for signal <data<212>>.
    Found 8-bit register for signal <data<211>>.
    Found 8-bit register for signal <data<210>>.
    Found 8-bit register for signal <data<209>>.
    Found 8-bit register for signal <data<208>>.
    Found 8-bit register for signal <data<207>>.
    Found 8-bit register for signal <data<206>>.
    Found 8-bit register for signal <data<205>>.
    Found 8-bit register for signal <data<204>>.
    Found 8-bit register for signal <data<203>>.
    Found 8-bit register for signal <data<202>>.
    Found 8-bit register for signal <data<201>>.
    Found 8-bit register for signal <data<200>>.
    Found 8-bit register for signal <data<199>>.
    Found 8-bit register for signal <data<198>>.
    Found 8-bit register for signal <data<197>>.
    Found 8-bit register for signal <data<196>>.
    Found 8-bit register for signal <data<195>>.
    Found 8-bit register for signal <data<194>>.
    Found 8-bit register for signal <data<193>>.
    Found 8-bit register for signal <data<192>>.
    Found 8-bit register for signal <data<191>>.
    Found 8-bit register for signal <data<190>>.
    Found 8-bit register for signal <data<189>>.
    Found 8-bit register for signal <data<188>>.
    Found 8-bit register for signal <data<187>>.
    Found 8-bit register for signal <data<186>>.
    Found 8-bit register for signal <data<185>>.
    Found 8-bit register for signal <data<184>>.
    Found 8-bit register for signal <data<183>>.
    Found 8-bit register for signal <data<182>>.
    Found 8-bit register for signal <data<181>>.
    Found 8-bit register for signal <data<180>>.
    Found 8-bit register for signal <data<179>>.
    Found 8-bit register for signal <data<178>>.
    Found 8-bit register for signal <data<177>>.
    Found 8-bit register for signal <data<176>>.
    Found 8-bit register for signal <data<175>>.
    Found 8-bit register for signal <data<174>>.
    Found 8-bit register for signal <data<173>>.
    Found 8-bit register for signal <data<172>>.
    Found 8-bit register for signal <data<171>>.
    Found 8-bit register for signal <data<170>>.
    Found 8-bit register for signal <data<169>>.
    Found 8-bit register for signal <data<168>>.
    Found 8-bit register for signal <data<167>>.
    Found 8-bit register for signal <data<166>>.
    Found 8-bit register for signal <data<165>>.
    Found 8-bit register for signal <data<164>>.
    Found 8-bit register for signal <data<163>>.
    Found 8-bit register for signal <data<162>>.
    Found 8-bit register for signal <data<161>>.
    Found 8-bit register for signal <data<160>>.
    Found 8-bit register for signal <data<159>>.
    Found 8-bit register for signal <data<158>>.
    Found 8-bit register for signal <data<157>>.
    Found 8-bit register for signal <data<156>>.
    Found 8-bit register for signal <data<155>>.
    Found 8-bit register for signal <data<154>>.
    Found 8-bit register for signal <data<153>>.
    Found 8-bit register for signal <data<152>>.
    Found 8-bit register for signal <data<151>>.
    Found 8-bit register for signal <data<150>>.
    Found 8-bit register for signal <data<149>>.
    Found 8-bit register for signal <data<148>>.
    Found 8-bit register for signal <data<147>>.
    Found 8-bit register for signal <data<146>>.
    Found 8-bit register for signal <data<145>>.
    Found 8-bit register for signal <data<144>>.
    Found 8-bit register for signal <data<143>>.
    Found 8-bit register for signal <data<142>>.
    Found 8-bit register for signal <data<141>>.
    Found 8-bit register for signal <data<140>>.
    Found 8-bit register for signal <data<139>>.
    Found 8-bit register for signal <data<138>>.
    Found 8-bit register for signal <data<137>>.
    Found 8-bit register for signal <data<136>>.
    Found 8-bit register for signal <data<135>>.
    Found 8-bit register for signal <data<134>>.
    Found 8-bit register for signal <data<133>>.
    Found 8-bit register for signal <data<132>>.
    Found 8-bit register for signal <data<131>>.
    Found 8-bit register for signal <data<130>>.
    Found 8-bit register for signal <data<129>>.
    Found 8-bit register for signal <data<128>>.
    Found 8-bit register for signal <data<127>>.
    Found 8-bit register for signal <data<126>>.
    Found 8-bit register for signal <data<125>>.
    Found 8-bit register for signal <data<124>>.
    Found 8-bit register for signal <data<123>>.
    Found 8-bit register for signal <data<122>>.
    Found 8-bit register for signal <data<121>>.
    Found 8-bit register for signal <data<120>>.
    Found 8-bit register for signal <data<119>>.
    Found 8-bit register for signal <data<118>>.
    Found 8-bit register for signal <data<117>>.
    Found 8-bit register for signal <data<116>>.
    Found 8-bit register for signal <data<115>>.
    Found 8-bit register for signal <data<114>>.
    Found 8-bit register for signal <data<113>>.
    Found 8-bit register for signal <data<112>>.
    Found 8-bit register for signal <data<111>>.
    Found 8-bit register for signal <data<110>>.
    Found 8-bit register for signal <data<109>>.
    Found 8-bit register for signal <data<108>>.
    Found 8-bit register for signal <data<107>>.
    Found 8-bit register for signal <data<106>>.
    Found 8-bit register for signal <data<105>>.
    Found 8-bit register for signal <data<104>>.
    Found 8-bit register for signal <data<103>>.
    Found 8-bit register for signal <data<102>>.
    Found 8-bit register for signal <data<101>>.
    Found 8-bit register for signal <data<100>>.
    Found 8-bit register for signal <data<99>>.
    Found 8-bit register for signal <data<98>>.
    Found 8-bit register for signal <data<97>>.
    Found 8-bit register for signal <data<96>>.
    Found 8-bit register for signal <data<95>>.
    Found 8-bit register for signal <data<94>>.
    Found 8-bit register for signal <data<93>>.
    Found 8-bit register for signal <data<92>>.
    Found 8-bit register for signal <data<91>>.
    Found 8-bit register for signal <data<90>>.
    Found 8-bit register for signal <data<89>>.
    Found 8-bit register for signal <data<88>>.
    Found 8-bit register for signal <data<87>>.
    Found 8-bit register for signal <data<86>>.
    Found 8-bit register for signal <data<85>>.
    Found 8-bit register for signal <data<84>>.
    Found 8-bit register for signal <data<83>>.
    Found 8-bit register for signal <data<82>>.
    Found 8-bit register for signal <data<81>>.
    Found 8-bit register for signal <data<80>>.
    Found 8-bit register for signal <data<79>>.
    Found 8-bit register for signal <data<78>>.
    Found 8-bit register for signal <data<77>>.
    Found 8-bit register for signal <data<76>>.
    Found 8-bit register for signal <data<75>>.
    Found 8-bit register for signal <data<74>>.
    Found 8-bit register for signal <data<73>>.
    Found 8-bit register for signal <data<72>>.
    Found 8-bit register for signal <data<71>>.
    Found 8-bit register for signal <data<70>>.
    Found 8-bit register for signal <data<69>>.
    Found 8-bit register for signal <data<68>>.
    Found 8-bit register for signal <data<67>>.
    Found 8-bit register for signal <data<66>>.
    Found 8-bit register for signal <data<65>>.
    Found 8-bit register for signal <data<64>>.
    Found 8-bit register for signal <data<63>>.
    Found 8-bit register for signal <data<62>>.
    Found 8-bit register for signal <data<61>>.
    Found 8-bit register for signal <data<60>>.
    Found 8-bit register for signal <data<59>>.
    Found 8-bit register for signal <data<58>>.
    Found 8-bit register for signal <data<57>>.
    Found 8-bit register for signal <data<56>>.
    Found 8-bit register for signal <data<55>>.
    Found 8-bit register for signal <data<54>>.
    Found 8-bit register for signal <data<53>>.
    Found 8-bit register for signal <data<52>>.
    Found 8-bit register for signal <data<51>>.
    Found 8-bit register for signal <data<50>>.
    Found 8-bit register for signal <data<49>>.
    Found 8-bit register for signal <data<48>>.
    Found 8-bit register for signal <data<47>>.
    Found 8-bit register for signal <data<46>>.
    Found 8-bit register for signal <data<45>>.
    Found 8-bit register for signal <data<44>>.
    Found 8-bit register for signal <data<43>>.
    Found 8-bit register for signal <data<42>>.
    Found 8-bit register for signal <data<41>>.
    Found 8-bit register for signal <data<40>>.
    Found 8-bit register for signal <data<39>>.
    Found 8-bit register for signal <data<38>>.
    Found 8-bit register for signal <data<37>>.
    Found 8-bit register for signal <data<36>>.
    Found 8-bit register for signal <data<35>>.
    Found 8-bit register for signal <data<34>>.
    Found 8-bit register for signal <data<33>>.
    Found 8-bit register for signal <data<32>>.
    Found 8-bit register for signal <data<31>>.
    Found 8-bit register for signal <data<30>>.
    Found 8-bit register for signal <data<29>>.
    Found 8-bit register for signal <data<28>>.
    Found 8-bit register for signal <data<27>>.
    Found 8-bit register for signal <data<26>>.
    Found 8-bit register for signal <data<25>>.
    Found 8-bit register for signal <data<24>>.
    Found 8-bit register for signal <data<23>>.
    Found 8-bit register for signal <data<22>>.
    Found 8-bit register for signal <data<21>>.
    Found 8-bit register for signal <data<20>>.
    Found 8-bit register for signal <data<19>>.
    Found 8-bit register for signal <data<18>>.
    Found 8-bit register for signal <data<17>>.
    Found 8-bit register for signal <data<16>>.
    Found 8-bit register for signal <data<15>>.
    Found 8-bit register for signal <data<14>>.
    Found 8-bit register for signal <data<13>>.
    Found 8-bit register for signal <data<12>>.
    Found 8-bit register for signal <data<11>>.
    Found 8-bit register for signal <data<10>>.
    Found 8-bit register for signal <data<9>>.
    Found 8-bit register for signal <data<8>>.
    Found 8-bit register for signal <data<7>>.
    Found 8-bit register for signal <data<6>>.
    Found 8-bit register for signal <data<5>>.
    Found 8-bit register for signal <data<4>>.
    Found 8-bit register for signal <data<3>>.
    Found 8-bit register for signal <data<2>>.
    Found 8-bit register for signal <data<1>>.
    Found 8-bit register for signal <data<0>>.
    Found 8-bit register for signal <OUTA>.
    Found 8-bit register for signal <data<255>>.
INFO:Xst:3019 - HDL ADVISOR - 2048 flip-flops were inferred for signal <data>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Found 8-bit 256-to-1 multiplexer for signal <A[7]_data[255][7]_wide_mux_0_OUT> created at line 54.
    Summary:
	inferred 2056 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <MEMOIRE> synthesized.

Synthesizing Unit <LC_MEM_RE>.
    Related source file is "D:\Projet INSA\Processeur\LC_MEM_RE.vhd".
    Summary:
	no macro.
Unit <LC_MEM_RE> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 256x32-bit single-port Read Only RAM                  : 1
# Multipliers                                          : 1
 8x8-bit multiplier                                    : 1
# Adders/Subtractors                                   : 2
 9-bit adder                                           : 1
 9-bit subtractor                                      : 1
# Registers                                            : 290
 32-bit register                                       : 1
 8-bit register                                        : 289
# Latches                                              : 12
 1-bit latch                                           : 12
# Comparators                                          : 2
 4-bit comparator equal                                : 2
# Multiplexers                                         : 45
 1-bit 2-to-1 multiplexer                              : 1
 8-bit 16-to-1 multiplexer                             : 2
 8-bit 2-to-1 multiplexer                              : 41
 8-bit 256-to-1 multiplexer                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:2677 - Node <OUTA_28> of sequential type is unconnected in block <Instruct_mem>.
WARNING:Xst:2677 - Node <OUTA_29> of sequential type is unconnected in block <Instruct_mem>.
WARNING:Xst:2677 - Node <OUTA_30> of sequential type is unconnected in block <Instruct_mem>.
WARNING:Xst:2677 - Node <OUTA_31> of sequential type is unconnected in block <Instruct_mem>.
WARNING:Xst:2677 - Node <C_OUT_4> of sequential type is unconnected in block <LI_DI>.
WARNING:Xst:2677 - Node <C_OUT_5> of sequential type is unconnected in block <LI_DI>.
WARNING:Xst:2677 - Node <C_OUT_6> of sequential type is unconnected in block <LI_DI>.
WARNING:Xst:2677 - Node <C_OUT_7> of sequential type is unconnected in block <LI_DI>.
WARNING:Xst:2677 - Node <A_OUT_4> of sequential type is unconnected in block <Mem_RE>.
WARNING:Xst:2677 - Node <A_OUT_5> of sequential type is unconnected in block <Mem_RE>.
WARNING:Xst:2677 - Node <A_OUT_6> of sequential type is unconnected in block <Mem_RE>.
WARNING:Xst:2677 - Node <A_OUT_7> of sequential type is unconnected in block <Mem_RE>.

Synthesizing (advanced) Unit <Memoire_instruct>.
INFO:Xst:3226 - The RAM <Mram_instruction> will be implemented as a BLOCK RAM, absorbing the following register(s): <OUTA>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 32-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <A>             |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <OUTA>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <Memoire_instruct> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 256x32-bit single-port block Read Only RAM            : 1
# Multipliers                                          : 1
 8x8-bit multiplier                                    : 1
# Adders/Subtractors                                   : 2
 9-bit adder                                           : 1
 9-bit subtractor                                      : 1
# Registers                                            : 2312
 Flip-Flops                                            : 2312
# Comparators                                          : 2
 4-bit comparator equal                                : 2
# Multiplexers                                         : 59
 1-bit 16-to-1 multiplexer                             : 16
 1-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 41
 8-bit 256-to-1 multiplexer                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:3002 - This design contains one or more registers/latches that are directly
   incompatible with the Spartan6 architecture. The two primary causes of this is
   either a register or latch described with both an asynchronous set and
   asynchronous reset, or a register or latch described with an asynchronous
   set or reset which however has an initialization value of the opposite 
   polarity (i.e. asynchronous reset with an initialization value of 1).
    While this circuit can be built, it creates a sub-optimal implementation
   in terms of area, power and performance. For a more optimal implementation
   Xilinx highly recommends one of the following:

          1) Remove either the set or reset from all registers and latches
             if not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Ensure all registers have the same initialization value as the
             described asynchronous set or reset polarity
          4) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Spartan6 asynchronous set/reset" for more details.

  List of register instances with asynchronous set and reset:
    LC2/RW in unit <Processeur>
    Ctrl_Alu_1 in unit <LC_ALU>
    Ctrl_Alu_0 in unit <LC_ALU>


Optimizing unit <Pipeline> ...

Optimizing unit <Processeur> ...

Optimizing unit <BANC> ...

Optimizing unit <MEMOIRE> ...

Optimizing unit <LC_ALU> ...

Optimizing unit <ALU> ...
WARNING:Xst:2677 - Node <Mem_RE/C_OUT_7> of sequential type is unconnected in block <Processeur>.
WARNING:Xst:2677 - Node <Mem_RE/C_OUT_6> of sequential type is unconnected in block <Processeur>.
WARNING:Xst:2677 - Node <Mem_RE/C_OUT_5> of sequential type is unconnected in block <Processeur>.
WARNING:Xst:2677 - Node <Mem_RE/C_OUT_4> of sequential type is unconnected in block <Processeur>.
WARNING:Xst:2677 - Node <Mem_RE/C_OUT_3> of sequential type is unconnected in block <Processeur>.
WARNING:Xst:2677 - Node <Mem_RE/C_OUT_2> of sequential type is unconnected in block <Processeur>.
WARNING:Xst:2677 - Node <Mem_RE/C_OUT_1> of sequential type is unconnected in block <Processeur>.
WARNING:Xst:2677 - Node <Mem_RE/C_OUT_0> of sequential type is unconnected in block <Processeur>.
WARNING:Xst:2677 - Node <Mem_RE/OP_OUT_2> of sequential type is unconnected in block <Processeur>.
WARNING:Xst:2677 - Node <Mem_RE/A_OUT_7> of sequential type is unconnected in block <Processeur>.
WARNING:Xst:2677 - Node <Mem_RE/A_OUT_6> of sequential type is unconnected in block <Processeur>.
WARNING:Xst:2677 - Node <Mem_RE/A_OUT_5> of sequential type is unconnected in block <Processeur>.
WARNING:Xst:2677 - Node <Mem_RE/A_OUT_4> of sequential type is unconnected in block <Processeur>.
WARNING:Xst:2677 - Node <EX_Mem/C_OUT_7> of sequential type is unconnected in block <Processeur>.
WARNING:Xst:2677 - Node <EX_Mem/C_OUT_6> of sequential type is unconnected in block <Processeur>.
WARNING:Xst:2677 - Node <EX_Mem/C_OUT_5> of sequential type is unconnected in block <Processeur>.
WARNING:Xst:2677 - Node <EX_Mem/C_OUT_4> of sequential type is unconnected in block <Processeur>.
WARNING:Xst:2677 - Node <EX_Mem/C_OUT_3> of sequential type is unconnected in block <Processeur>.
WARNING:Xst:2677 - Node <EX_Mem/C_OUT_2> of sequential type is unconnected in block <Processeur>.
WARNING:Xst:2677 - Node <EX_Mem/C_OUT_1> of sequential type is unconnected in block <Processeur>.
WARNING:Xst:2677 - Node <EX_Mem/C_OUT_0> of sequential type is unconnected in block <Processeur>.
WARNING:Xst:2677 - Node <LI_DI/C_OUT_7> of sequential type is unconnected in block <Processeur>.
WARNING:Xst:2677 - Node <LI_DI/C_OUT_6> of sequential type is unconnected in block <Processeur>.
WARNING:Xst:2677 - Node <LI_DI/C_OUT_5> of sequential type is unconnected in block <Processeur>.
WARNING:Xst:2677 - Node <LI_DI/C_OUT_4> of sequential type is unconnected in block <Processeur>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Processeur, actual ratio is 168.
Optimizing block <Processeur> to meet ratio 100 (+ 5) of 600 slices :
WARNING:Xst:2254 - Area constraint could not be met for block <Processeur>, final ratio is 165.
FlipFlop EX_Mem/A_OUT_0 has been replicated 1 time(s)
FlipFlop EX_Mem/A_OUT_1 has been replicated 1 time(s)
FlipFlop EX_Mem/A_OUT_2 has been replicated 1 time(s)
FlipFlop EX_Mem/A_OUT_5 has been replicated 1 time(s)
FlipFlop EX_Mem/A_OUT_6 has been replicated 1 time(s)
FlipFlop EX_Mem/B_OUT_0 has been replicated 2 time(s)
FlipFlop EX_Mem/B_OUT_1 has been replicated 2 time(s)
FlipFlop EX_Mem/B_OUT_2 has been replicated 2 time(s)
FlipFlop EX_Mem/B_OUT_3 has been replicated 2 time(s)
FlipFlop EX_Mem/B_OUT_5 has been replicated 1 time(s)
FlipFlop EX_Mem/B_OUT_6 has been replicated 1 time(s)
FlipFlop EX_Mem/OP_OUT_0 has been replicated 1 time(s)
FlipFlop EX_Mem/OP_OUT_1 has been replicated 4 time(s)
FlipFlop EX_Mem/OP_OUT_2 has been replicated 5 time(s)
FlipFlop EX_Mem/OP_OUT_3 has been replicated 4 time(s)
FlipFlop Mem_RE/A_OUT_0 has been replicated 1 time(s)
FlipFlop Mem_RE/A_OUT_1 has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <Processeur> :
	Found 3-bit shift register for signal <EX_Mem/A_OUT_7>.
	Found 3-bit shift register for signal <EX_Mem/A_OUT_4>.
	Found 3-bit shift register for signal <EX_Mem/A_OUT_3>.
	Found 2-bit shift register for signal <DI_EX/OP_OUT_0>.
	Found 2-bit shift register for signal <DI_EX/A_OUT_6>.
	Found 2-bit shift register for signal <DI_EX/A_OUT_5>.
	Found 2-bit shift register for signal <DI_EX/A_OUT_2>.
	Found 2-bit shift register for signal <DI_EX/A_OUT_1>.
	Found 2-bit shift register for signal <DI_EX/A_OUT_0>.
Unit <Processeur> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 2297
 Flip-Flops                                            : 2297
# Shift Registers                                      : 9
 2-bit shift register                                  : 6
 3-bit shift register                                  : 3

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Processeur.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 4301
#      GND                         : 1
#      INV                         : 1
#      LUT2                        : 30
#      LUT3                        : 555
#      LUT4                        : 17
#      LUT5                        : 64
#      LUT6                        : 3143
#      MUXCY                       : 16
#      MUXF7                       : 304
#      MUXF8                       : 152
#      VCC                         : 1
#      XORCY                       : 17
# FlipFlops/Latches                : 2318
#      FD                          : 121
#      FDE                         : 145
#      FDRE                        : 2040
#      LD                          : 12
# RAMS                             : 1
#      RAMB16BWER                  : 1
# Shift Registers                  : 9
#      SRLC16E                     : 9
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 13
#      IBUF                        : 9
#      OBUF                        : 4
# DSPs                             : 1
#      DSP48A1                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx4tqg144-3 


Slice Logic Utilization: 
 Number of Slice Registers:            2317  out of   4800    48%  
 Number of Slice LUTs:                 3819  out of   2400   159% (*) 
    Number used as Logic:              3810  out of   2400   158% (*) 
    Number used as Memory:                9  out of   1200     0%  
       Number used as SRL:                9

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   3892
   Number with an unused Flip Flop:    1575  out of   3892    40%  
   Number with an unused LUT:            73  out of   3892     1%  
   Number of fully used LUT-FF pairs:  2244  out of   3892    57%  
   Number of unique control sets:        56

IO Utilization: 
 Number of IOs:                          14
 Number of bonded IOBs:                  14  out of    102    13%  
    IOB Flip Flops/Latches:               1

Specific Feature Utilization:
 Number of Block RAM/FIFO:                1  out of     12     8%  
    Number using Block RAM only:          1
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  
 Number of DSP48A1s:                      1  out of      8    12%  

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------------------------------------------+------------------------+-------+
Clock Signal                                                               | Clock buffer(FF name)  | Load  |
---------------------------------------------------------------------------+------------------------+-------+
CLK                                                                        | BUFGP                  | 2317  |
UAL/Ctrl_Alu[3]_Ctrl_Alu[3]_OR_28_o(UAL/Ctrl_Alu[3]_Ctrl_Alu[3]_OR_28_o1:O)| NONE(*)(UAL/temp_1)    | 9     |
LC2/RW_G(LC2/RW_G:O)                                                       | NONE(*)(LC2/RW)        | 1     |
LC1/Ctrl_Alu_0_G(LC1/Ctrl_Alu_1_G:O)                                       | NONE(*)(LC1/Ctrl_Alu_1)| 2     |
---------------------------------------------------------------------------+------------------------+-------+
(*) These 3 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 6.194ns (Maximum Frequency: 161.451MHz)
   Minimum input arrival time before clock: 5.520ns
   Maximum output required time after clock: 5.483ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 6.194ns (frequency: 161.451MHz)
  Total number of paths / destination ports: 145819 / 4499
-------------------------------------------------------------------------
Delay:               6.194ns (Levels of Logic = 8)
  Source:            EX_Mem/OP_OUT_7 (FF)
  Destination:       Mem_Data/OUTA_3 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: EX_Mem/OP_OUT_7 to Mem_Data/OUTA_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               8   0.447   1.050  EX_Mem/OP_OUT_7 (EX_Mem/OP_OUT_7)
     LUT4:I0->O           18   0.203   1.050  GND_5_o_OP2[7]_equal_8_o11_5 (GND_5_o_OP2[7]_equal_8_o11_3)
     LUT6:I5->O           29   0.205   1.354  Mmux_MUX321_12 (Mmux_MUX32111)
     LUT6:I4->O            1   0.203   0.000  Mem_Data/Mmux_A[7]_data[255][7]_wide_mux_0_OUT_1312 (Mem_Data/Mmux_A[7]_data[255][7]_wide_mux_0_OUT_1312)
     MUXF7:I1->O           1   0.140   0.000  Mem_Data/Mmux_A[7]_data[255][7]_wide_mux_0_OUT_12_f7_3 (Mem_Data/Mmux_A[7]_data[255][7]_wide_mux_0_OUT_12_f74)
     MUXF8:I0->O           1   0.144   0.808  Mem_Data/Mmux_A[7]_data[255][7]_wide_mux_0_OUT_10_f8_2 (Mem_Data/Mmux_A[7]_data[255][7]_wide_mux_0_OUT_10_f83)
     LUT6:I3->O            1   0.205   0.000  Mem_Data/Mmux_A[7]_data[255][7]_wide_mux_0_OUT_51 (Mem_Data/Mmux_A[7]_data[255][7]_wide_mux_0_OUT_51)
     MUXF7:I1->O           1   0.140   0.000  Mem_Data/Mmux_A[7]_data[255][7]_wide_mux_0_OUT_4_f7 (Mem_Data/Mmux_A[7]_data[255][7]_wide_mux_0_OUT_4_f7)
     MUXF8:I0->O           1   0.144   0.000  Mem_Data/Mmux_A[7]_data[255][7]_wide_mux_0_OUT_2_f8 (Mem_Data/A[7]_data[255][7]_wide_mux_0_OUT<0>)
     FDE:D                     0.102          Mem_Data/OUTA_0
    ----------------------------------------
    Total                      6.194ns (1.933ns logic, 4.261ns route)
                                       (31.2% logic, 68.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 2192 / 2192
-------------------------------------------------------------------------
Offset:              5.520ns (Levels of Logic = 2)
  Source:            RST (PAD)
  Destination:       Mem_Data/data_255_7 (FF)
  Destination Clock: CLK rising

  Data Path: RST to Mem_Data/data_255_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            26   1.222   1.206  RST_IBUF (RST_IBUF)
     INV:I->O           2040   0.206   2.456  Mem_Data/RST_inv2561_INV_0 (Mem_Data/RST_inv)
     FDRE:R                    0.430          Mem_Data/data_252_0
    ----------------------------------------
    Total                      5.520ns (1.858ns logic, 3.662ns route)
                                       (33.7% logic, 66.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'UAL/Ctrl_Alu[3]_Ctrl_Alu[3]_OR_28_o'
  Total number of paths / destination ports: 9 / 2
-------------------------------------------------------------------------
Offset:              5.483ns (Levels of Logic = 3)
  Source:            UAL/temp_7 (LATCH)
  Destination:       Z_ALU (PAD)
  Source Clock:      UAL/Ctrl_Alu[3]_Ctrl_Alu[3]_OR_28_o falling

  Data Path: UAL/temp_7 to Z_ALU
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               2   0.498   0.845  UAL/temp_7 (UAL/temp_7)
     LUT3:I0->O            1   0.205   0.580  UAL/Z<7>_SW0 (N8)
     LUT6:I5->O            1   0.205   0.579  UAL/Z<7> (Z_ALU_OBUF)
     OBUF:I->O                 2.571          Z_ALU_OBUF (Z_ALU)
    ----------------------------------------
    Total                      5.483ns (3.479ns logic, 2.004ns route)
                                       (63.5% logic, 36.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
CLK                                |    6.194|         |         |         |
LC2/RW_G                           |         |    5.233|         |         |
UAL/Ctrl_Alu[3]_Ctrl_Alu[3]_OR_28_o|         |    1.650|         |         |
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock LC1/Ctrl_Alu_0_G
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |    2.559|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock LC2/RW_G
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |    3.148|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock UAL/Ctrl_Alu[3]_Ctrl_Alu[3]_OR_28_o
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
CLK             |         |         |    4.728|         |
LC1/Ctrl_Alu_0_G|         |         |    1.939|         |
----------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 29.00 secs
Total CPU time to Xst completion: 28.48 secs
 
--> 

Total memory usage is 4546368 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   64 (   0 filtered)
Number of infos    :    4 (   0 filtered)

