# Half adder-subtractor

Implementation of a half adder-subtractor, a digital circuit enabling addition and subtraction of binary numbers. This design incorporates fundamental logic operations, including XOR and AND, to compute sum and carry outputs.
