#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Mar  9 13:48:42 2023
# Process ID: 9764
# Current directory: D:/Vivado_projects/OFDM_UC/OFDM_UC.runs/synth_1
# Command line: vivado.exe -log DUC_DAC.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source DUC_DAC.tcl
# Log file: D:/Vivado_projects/OFDM_UC/OFDM_UC.runs/synth_1/DUC_DAC.vds
# Journal file: D:/Vivado_projects/OFDM_UC/OFDM_UC.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source DUC_DAC.tcl -notrace
Command: synth_design -top DUC_DAC -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13888 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 853.430 ; gain = 178.156
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'DUC_DAC' [D:/Digital Design/Graduation_Project/Projects/whdlOFDMTransmitter_up_con/DUC_DAC.v:23]
INFO: [Synth 8-6157] synthesizing module 'OFDM_UC' [D:/Digital Design/Graduation_Project/Projects/whdlOFDMTransmitter_up_con/OFDM_UC.v:47]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [D:/Vivado_projects/OFDM_UC/OFDM_UC.runs/synth_1/.Xil/Vivado-9764-DESKTOP-EKRNG38/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [D:/Vivado_projects/OFDM_UC/OFDM_UC.runs/synth_1/.Xil/Vivado-9764-DESKTOP-EKRNG38/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'OFDM_UC_tc' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/OFDM_UC_tc.v:29]
INFO: [Synth 8-6155] done synthesizing module 'OFDM_UC_tc' (2#1) [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/OFDM_UC_tc.v:29]
INFO: [Synth 8-6157] synthesizing module 'OFDM_Transmitter' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/OFDM_Transmitter.v:21]
INFO: [Synth 8-6157] synthesizing module 'whdlOFDMTx_whdlOFDMTx' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_whdlOFDMTx.v:21]
INFO: [Synth 8-6157] synthesizing module 'whdlOFDMTx_Frame_Controller_and_Input_Sampler' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_Frame_Controller_and_Input_Sampler.v:21]
INFO: [Synth 8-6157] synthesizing module 'whdlOFDMTx_Input_Sampler' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_Input_Sampler.v:21]
INFO: [Synth 8-6155] done synthesizing module 'whdlOFDMTx_Input_Sampler' (3#1) [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_Input_Sampler.v:21]
INFO: [Synth 8-6157] synthesizing module 'whdlOFDMTx_Frame_Controller' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_Frame_Controller.v:21]
INFO: [Synth 8-6157] synthesizing module 'whdlOFDMTx_Generate_OFDM_Modulator_Ready' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_Generate_OFDM_Modulator_Ready.v:21]
INFO: [Synth 8-6157] synthesizing module 'whdlOFDMTx_MATLAB_Function1' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_MATLAB_Function1.v:22]
INFO: [Synth 8-6155] done synthesizing module 'whdlOFDMTx_MATLAB_Function1' (4#1) [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_MATLAB_Function1.v:22]
INFO: [Synth 8-6157] synthesizing module 'whdlOFDMTx_Control_OFDM_Signal_Generation' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_Control_OFDM_Signal_Generation.v:22]
INFO: [Synth 8-6157] synthesizing module 'whdlOFDMTx_Pulse_Generator' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_Pulse_Generator.v:22]
INFO: [Synth 8-6155] done synthesizing module 'whdlOFDMTx_Pulse_Generator' (5#1) [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_Pulse_Generator.v:22]
INFO: [Synth 8-6157] synthesizing module 'whdlOFDMTx_MATLAB_Function2' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_MATLAB_Function2.v:22]
INFO: [Synth 8-6155] done synthesizing module 'whdlOFDMTx_MATLAB_Function2' (6#1) [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_MATLAB_Function2.v:22]
INFO: [Synth 8-6157] synthesizing module 'whdlOFDMTx_Falling_Edge_Detector' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_Falling_Edge_Detector.v:22]
INFO: [Synth 8-6155] done synthesizing module 'whdlOFDMTx_Falling_Edge_Detector' (7#1) [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_Falling_Edge_Detector.v:22]
INFO: [Synth 8-6157] synthesizing module 'whdlOFDMTx_Disable_OFDM_Generation' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_Disable_OFDM_Generation.v:22]
INFO: [Synth 8-6157] synthesizing module 'whdlOFDMTx_MATLAB_Function5' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_MATLAB_Function5.v:22]
INFO: [Synth 8-6155] done synthesizing module 'whdlOFDMTx_MATLAB_Function5' (8#1) [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_MATLAB_Function5.v:22]
INFO: [Synth 8-6155] done synthesizing module 'whdlOFDMTx_Disable_OFDM_Generation' (9#1) [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_Disable_OFDM_Generation.v:22]
INFO: [Synth 8-6155] done synthesizing module 'whdlOFDMTx_Control_OFDM_Signal_Generation' (10#1) [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_Control_OFDM_Signal_Generation.v:22]
INFO: [Synth 8-6157] synthesizing module 'whdlOFDMTx_Rising_Edge_Detector' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_Rising_Edge_Detector.v:22]
INFO: [Synth 8-6155] done synthesizing module 'whdlOFDMTx_Rising_Edge_Detector' (11#1) [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_Rising_Edge_Detector.v:22]
INFO: [Synth 8-6155] done synthesizing module 'whdlOFDMTx_Generate_OFDM_Modulator_Ready' (12#1) [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_Generate_OFDM_Modulator_Ready.v:21]
INFO: [Synth 8-6157] synthesizing module 'whdlOFDMTx_Generate_Transmitter_Ready' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_Generate_Transmitter_Ready.v:21]
INFO: [Synth 8-6155] done synthesizing module 'whdlOFDMTx_Generate_Transmitter_Ready' (13#1) [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_Generate_Transmitter_Ready.v:21]
INFO: [Synth 8-6155] done synthesizing module 'whdlOFDMTx_Frame_Controller' (14#1) [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_Frame_Controller.v:21]
INFO: [Synth 8-6157] synthesizing module 'whdlOFDMTx_Enable_Header_and_Preamble' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_Enable_Header_and_Preamble.v:21]
INFO: [Synth 8-6157] synthesizing module 'whdlOFDMTx_MATLAB_Function3' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_MATLAB_Function3.v:21]
INFO: [Synth 8-6155] done synthesizing module 'whdlOFDMTx_MATLAB_Function3' (15#1) [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_MATLAB_Function3.v:21]
INFO: [Synth 8-6157] synthesizing module 'whdlOFDMTx_Falling_Edge_Detector1' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_Falling_Edge_Detector1.v:21]
INFO: [Synth 8-6155] done synthesizing module 'whdlOFDMTx_Falling_Edge_Detector1' (16#1) [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_Falling_Edge_Detector1.v:21]
INFO: [Synth 8-6157] synthesizing module 'whdlOFDMTx_Falling_Edge_Detector2' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_Falling_Edge_Detector2.v:21]
INFO: [Synth 8-6155] done synthesizing module 'whdlOFDMTx_Falling_Edge_Detector2' (17#1) [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_Falling_Edge_Detector2.v:21]
INFO: [Synth 8-6157] synthesizing module 'whdlOFDMTx_MATLAB_Function4' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_MATLAB_Function4.v:21]
INFO: [Synth 8-6155] done synthesizing module 'whdlOFDMTx_MATLAB_Function4' (18#1) [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_MATLAB_Function4.v:21]
INFO: [Synth 8-6155] done synthesizing module 'whdlOFDMTx_Enable_Header_and_Preamble' (19#1) [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_Enable_Header_and_Preamble.v:21]
INFO: [Synth 8-6155] done synthesizing module 'whdlOFDMTx_Frame_Controller_and_Input_Sampler' (20#1) [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_Frame_Controller_and_Input_Sampler.v:21]
INFO: [Synth 8-6157] synthesizing module 'whdlOFDMTx_Frame_Generator' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_Frame_Generator.v:21]
INFO: [Synth 8-6157] synthesizing module 'whdlOFDMTx_Generate_Preamble_Control_Signals' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_Generate_Preamble_Control_Signals.v:21]
INFO: [Synth 8-6155] done synthesizing module 'whdlOFDMTx_Generate_Preamble_Control_Signals' (21#1) [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_Generate_Preamble_Control_Signals.v:21]
INFO: [Synth 8-6157] synthesizing module 'whdlOFDMTx_Synchronization_Sequence' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_Synchronization_Sequence.v:21]
INFO: [Synth 8-6155] done synthesizing module 'whdlOFDMTx_Synchronization_Sequence' (22#1) [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_Synchronization_Sequence.v:21]
INFO: [Synth 8-6157] synthesizing module 'whdlOFDMTx_Reference_Signals' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_Reference_Signals.v:21]
INFO: [Synth 8-6155] done synthesizing module 'whdlOFDMTx_Reference_Signals' (23#1) [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_Reference_Signals.v:21]
INFO: [Synth 8-6157] synthesizing module 'whdlOFDMTx_Pilot' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_Pilot.v:21]
INFO: [Synth 8-6155] done synthesizing module 'whdlOFDMTx_Pilot' (24#1) [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_Pilot.v:21]
INFO: [Synth 8-6157] synthesizing module 'whdlOFDMTx_Header' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_Header.v:21]
INFO: [Synth 8-6157] synthesizing module 'whdlOFDMTx_Header_Formation' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_Header_Formation.v:21]
WARNING: [Synth 8-5856] 3D RAM t_6_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM map_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'whdlOFDMTx_Header_Formation' (25#1) [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_Header_Formation.v:21]
INFO: [Synth 8-6157] synthesizing module 'whdlOFDMTx_General_CRC_Generator_HDL_Optimized_block' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_General_CRC_Generator_HDL_Optimized_block.v:23]
INFO: [Synth 8-6157] synthesizing module 'whdlOFDMTx_CRCGenControl_block' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_CRCGenControl_block.v:23]
INFO: [Synth 8-6155] done synthesizing module 'whdlOFDMTx_CRCGenControl_block' (26#1) [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_CRCGenControl_block.v:23]
INFO: [Synth 8-6157] synthesizing module 'whdlOFDMTx_CRCGenCompute_block' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_CRCGenCompute_block.v:23]
INFO: [Synth 8-6155] done synthesizing module 'whdlOFDMTx_CRCGenCompute_block' (27#1) [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_CRCGenCompute_block.v:23]
INFO: [Synth 8-6155] done synthesizing module 'whdlOFDMTx_General_CRC_Generator_HDL_Optimized_block' (28#1) [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_General_CRC_Generator_HDL_Optimized_block.v:23]
INFO: [Synth 8-6157] synthesizing module 'whdlOFDMTx_Create_Control_Bus_block' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_Create_Control_Bus_block.v:21]
INFO: [Synth 8-6157] synthesizing module 'whdlOFDMTx_Sample_Control_Bus_Creator_block' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_Sample_Control_Bus_Creator_block.v:21]
INFO: [Synth 8-6155] done synthesizing module 'whdlOFDMTx_Sample_Control_Bus_Creator_block' (29#1) [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_Sample_Control_Bus_Creator_block.v:21]
INFO: [Synth 8-6155] done synthesizing module 'whdlOFDMTx_Create_Control_Bus_block' (30#1) [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_Create_Control_Bus_block.v:21]
INFO: [Synth 8-6157] synthesizing module 'whdlOFDMTx_Convolutional_Encoder_block' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_Convolutional_Encoder_block.v:23]
INFO: [Synth 8-6157] synthesizing module 'whdlOFDMTx_controlUnit_block' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_controlUnit_block.v:21]
INFO: [Synth 8-6155] done synthesizing module 'whdlOFDMTx_controlUnit_block' (31#1) [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_controlUnit_block.v:21]
INFO: [Synth 8-6155] done synthesizing module 'whdlOFDMTx_Convolutional_Encoder_block' (32#1) [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_Convolutional_Encoder_block.v:23]
INFO: [Synth 8-6157] synthesizing module 'whdlOFDMTx_Serializer' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_Serializer.v:21]
INFO: [Synth 8-6157] synthesizing module 'whdlOFDMTx_Serialize_Start_and_End_Signals' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_Serialize_Start_and_End_Signals.v:21]
INFO: [Synth 8-6155] done synthesizing module 'whdlOFDMTx_Serialize_Start_and_End_Signals' (33#1) [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_Serialize_Start_and_End_Signals.v:21]
INFO: [Synth 8-6155] done synthesizing module 'whdlOFDMTx_Serializer' (34#1) [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_Serializer.v:21]
INFO: [Synth 8-6157] synthesizing module 'whdlOFDMTx_Interleaver_block' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_Interleaver_block.v:21]
INFO: [Synth 8-6157] synthesizing module 'whdlOFDMTx_Generate_Ready_block' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_Generate_Ready_block.v:21]
INFO: [Synth 8-6157] synthesizing module 'whdlOFDMTx_Generate_Ready2_block' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_Generate_Ready2_block.v:21]
INFO: [Synth 8-6155] done synthesizing module 'whdlOFDMTx_Generate_Ready2_block' (35#1) [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_Generate_Ready2_block.v:21]
INFO: [Synth 8-6157] synthesizing module 'whdlOFDMTx_MATLAB_Function1_block1' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_MATLAB_Function1_block1.v:21]
INFO: [Synth 8-6155] done synthesizing module 'whdlOFDMTx_MATLAB_Function1_block1' (36#1) [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_MATLAB_Function1_block1.v:21]
INFO: [Synth 8-6155] done synthesizing module 'whdlOFDMTx_Generate_Ready_block' (37#1) [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_Generate_Ready_block.v:21]
INFO: [Synth 8-6157] synthesizing module 'whdlOFDMTx_Write_Logic_block' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_Write_Logic_block.v:21]
INFO: [Synth 8-6157] synthesizing module 'whdlOFDMTx_Handle_Input_Control_Signals_block' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_Handle_Input_Control_Signals_block.v:21]
INFO: [Synth 8-6157] synthesizing module 'whdlOFDMTx_Generate_Forced_End_block' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_Generate_Forced_End_block.v:22]
INFO: [Synth 8-6155] done synthesizing module 'whdlOFDMTx_Generate_Forced_End_block' (38#1) [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_Generate_Forced_End_block.v:22]
INFO: [Synth 8-6157] synthesizing module 'whdlOFDMTx_Generate_Current_Frame_Status_block' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_Generate_Current_Frame_Status_block.v:22]
INFO: [Synth 8-6155] done synthesizing module 'whdlOFDMTx_Generate_Current_Frame_Status_block' (39#1) [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_Generate_Current_Frame_Status_block.v:22]
INFO: [Synth 8-6155] done synthesizing module 'whdlOFDMTx_Handle_Input_Control_Signals_block' (40#1) [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_Handle_Input_Control_Signals_block.v:21]
INFO: [Synth 8-6157] synthesizing module 'whdlOFDMTx_Generate_Write_Address_block' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_Generate_Write_Address_block.v:21]
INFO: [Synth 8-6155] done synthesizing module 'whdlOFDMTx_Generate_Write_Address_block' (41#1) [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_Generate_Write_Address_block.v:21]
INFO: [Synth 8-6155] done synthesizing module 'whdlOFDMTx_Write_Logic_block' (42#1) [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_Write_Logic_block.v:21]
INFO: [Synth 8-6157] synthesizing module 'whdlOFDMTx_Store_Block_Lengths_block' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_Store_Block_Lengths_block.v:21]
INFO: [Synth 8-6157] synthesizing module 'whdlOFDMTx_SimpleDualPortRAM_generic_block1' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_SimpleDualPortRAM_generic_block1.v:21]
	Parameter AddrWidth bound to: 2 - type: integer 
	Parameter DataWidth bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'whdlOFDMTx_SimpleDualPortRAM_generic_block1' (43#1) [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_SimpleDualPortRAM_generic_block1.v:21]
INFO: [Synth 8-6155] done synthesizing module 'whdlOFDMTx_Store_Block_Lengths_block' (44#1) [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_Store_Block_Lengths_block.v:21]
INFO: [Synth 8-6157] synthesizing module 'whdlOFDMTx_Read_Logic_block' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_Read_Logic_block.v:21]
INFO: [Synth 8-6157] synthesizing module 'whdlOFDMTx_MATLAB_Function_block' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_MATLAB_Function_block.v:21]
INFO: [Synth 8-6155] done synthesizing module 'whdlOFDMTx_MATLAB_Function_block' (45#1) [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_MATLAB_Function_block.v:21]
INFO: [Synth 8-6157] synthesizing module 'whdlOFDMTx_Generate_Read_Address_block' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_Generate_Read_Address_block.v:21]
INFO: [Synth 8-6155] done synthesizing module 'whdlOFDMTx_Generate_Read_Address_block' (46#1) [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_Generate_Read_Address_block.v:21]
INFO: [Synth 8-6157] synthesizing module 'whdlOFDMTx_Generate_Base_Read_Address_block' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_Generate_Base_Read_Address_block.v:21]
INFO: [Synth 8-6155] done synthesizing module 'whdlOFDMTx_Generate_Base_Read_Address_block' (47#1) [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_Generate_Base_Read_Address_block.v:21]
INFO: [Synth 8-6157] synthesizing module 'whdlOFDMTx_Generate_Output_Control_Signals_block' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_Generate_Output_Control_Signals_block.v:21]
INFO: [Synth 8-6155] done synthesizing module 'whdlOFDMTx_Generate_Output_Control_Signals_block' (48#1) [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_Generate_Output_Control_Signals_block.v:21]
INFO: [Synth 8-6155] done synthesizing module 'whdlOFDMTx_Read_Logic_block' (49#1) [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_Read_Logic_block.v:21]
INFO: [Synth 8-6157] synthesizing module 'whdlOFDMTx_SimpleDualPortRAM_singlebit' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_SimpleDualPortRAM_singlebit.v:21]
	Parameter AddrWidth bound to: 8 - type: integer 
	Parameter DataWidth bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'whdlOFDMTx_SimpleDualPortRAM_singlebit' (50#1) [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_SimpleDualPortRAM_singlebit.v:21]
INFO: [Synth 8-6155] done synthesizing module 'whdlOFDMTx_Interleaver_block' (51#1) [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_Interleaver_block.v:21]
INFO: [Synth 8-6157] synthesizing module 'whdlOFDMTx_LTE_Symbol_Modulator_block' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_LTE_Symbol_Modulator_block.v:21]
INFO: [Synth 8-6155] done synthesizing module 'whdlOFDMTx_LTE_Symbol_Modulator_block' (52#1) [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_LTE_Symbol_Modulator_block.v:21]
INFO: [Synth 8-6155] done synthesizing module 'whdlOFDMTx_Header' (53#1) [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_Header.v:21]
INFO: [Synth 8-6157] synthesizing module 'whdlOFDMTx_Data' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_Data.v:21]
INFO: [Synth 8-6157] synthesizing module 'whdlOFDMTx_Data_and_Control_Signal_Generation' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_Data_and_Control_Signal_Generation.v:21]
INFO: [Synth 8-6157] synthesizing module 'whdlOFDMTx_SimpleDualPortRAM_singlebit_block' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_SimpleDualPortRAM_singlebit_block.v:21]
	Parameter AddrWidth bound to: 14 - type: integer 
	Parameter DataWidth bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'whdlOFDMTx_SimpleDualPortRAM_singlebit_block' (54#1) [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_SimpleDualPortRAM_singlebit_block.v:21]
INFO: [Synth 8-6157] synthesizing module 'whdlOFDMTx_Select_Puncture_Vector' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_Select_Puncture_Vector.v:21]
WARNING: [Synth 8-5856] 3D RAM t_1_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM vector_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'whdlOFDMTx_Select_Puncture_Vector' (55#1) [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_Select_Puncture_Vector.v:21]
INFO: [Synth 8-6155] done synthesizing module 'whdlOFDMTx_Data_and_Control_Signal_Generation' (56#1) [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_Data_and_Control_Signal_Generation.v:21]
INFO: [Synth 8-6157] synthesizing module 'whdlOFDMTx_Data_Chain' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_Data_Chain.v:21]
INFO: [Synth 8-6157] synthesizing module 'whdlOFDMTx_General_CRC_Generator_HDL_Optimized' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_General_CRC_Generator_HDL_Optimized.v:23]
INFO: [Synth 8-6157] synthesizing module 'whdlOFDMTx_CRCGenControl' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_CRCGenControl.v:23]
INFO: [Synth 8-6155] done synthesizing module 'whdlOFDMTx_CRCGenControl' (57#1) [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_CRCGenControl.v:23]
INFO: [Synth 8-6157] synthesizing module 'whdlOFDMTx_CRCGenCompute' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_CRCGenCompute.v:23]
INFO: [Synth 8-6155] done synthesizing module 'whdlOFDMTx_CRCGenCompute' (58#1) [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_CRCGenCompute.v:23]
INFO: [Synth 8-6155] done synthesizing module 'whdlOFDMTx_General_CRC_Generator_HDL_Optimized' (59#1) [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_General_CRC_Generator_HDL_Optimized.v:23]
INFO: [Synth 8-6157] synthesizing module 'whdlOFDMTx_Scrambler' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_Scrambler.v:21]
INFO: [Synth 8-6155] done synthesizing module 'whdlOFDMTx_Scrambler' (60#1) [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_Scrambler.v:21]
INFO: [Synth 8-6157] synthesizing module 'whdlOFDMTx_Create_Control_Bus' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_Create_Control_Bus.v:21]
INFO: [Synth 8-6157] synthesizing module 'whdlOFDMTx_Sample_Control_Bus_Creator' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_Sample_Control_Bus_Creator.v:21]
INFO: [Synth 8-6155] done synthesizing module 'whdlOFDMTx_Sample_Control_Bus_Creator' (61#1) [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_Sample_Control_Bus_Creator.v:21]
INFO: [Synth 8-6155] done synthesizing module 'whdlOFDMTx_Create_Control_Bus' (62#1) [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_Create_Control_Bus.v:21]
INFO: [Synth 8-6157] synthesizing module 'whdlOFDMTx_Convolutional_Encoder' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_Convolutional_Encoder.v:23]
INFO: [Synth 8-6157] synthesizing module 'whdlOFDMTx_controlUnit' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_controlUnit.v:21]
INFO: [Synth 8-6155] done synthesizing module 'whdlOFDMTx_controlUnit' (63#1) [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_controlUnit.v:21]
INFO: [Synth 8-6155] done synthesizing module 'whdlOFDMTx_Convolutional_Encoder' (64#1) [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_Convolutional_Encoder.v:23]
INFO: [Synth 8-6157] synthesizing module 'whdlOFDMTx_Puncturer' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_Puncturer.v:21]
WARNING: [Synth 8-6014] Unused sequential element obj_dataReg2_reg_reg_reg was removed.  [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_Puncturer.v:1356]
WARNING: [Synth 8-3936] Found unconnected internal register 'p47subVector_add_temp_reg' and it is trimmed from '5' to '4' bits. [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_Puncturer.v:854]
INFO: [Synth 8-6155] done synthesizing module 'whdlOFDMTx_Puncturer' (65#1) [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_Puncturer.v:21]
INFO: [Synth 8-6157] synthesizing module 'whdlOFDMTx_Symbol_Interleaver' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_Symbol_Interleaver.v:21]
INFO: [Synth 8-6157] synthesizing module 'whdlOFDMTx_Split_Data_Into_Symbols' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_Split_Data_Into_Symbols.v:21]
INFO: [Synth 8-6155] done synthesizing module 'whdlOFDMTx_Split_Data_Into_Symbols' (66#1) [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_Split_Data_Into_Symbols.v:21]
INFO: [Synth 8-6157] synthesizing module 'whdlOFDMTx_Interleaver' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_Interleaver.v:21]
INFO: [Synth 8-6157] synthesizing module 'whdlOFDMTx_Generate_Ready' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_Generate_Ready.v:21]
INFO: [Synth 8-6157] synthesizing module 'whdlOFDMTx_Generate_Ready2' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_Generate_Ready2.v:22]
INFO: [Synth 8-6155] done synthesizing module 'whdlOFDMTx_Generate_Ready2' (67#1) [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_Generate_Ready2.v:22]
INFO: [Synth 8-6157] synthesizing module 'whdlOFDMTx_MATLAB_Function1_block' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_MATLAB_Function1_block.v:21]
INFO: [Synth 8-6155] done synthesizing module 'whdlOFDMTx_MATLAB_Function1_block' (68#1) [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_MATLAB_Function1_block.v:21]
INFO: [Synth 8-6155] done synthesizing module 'whdlOFDMTx_Generate_Ready' (69#1) [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_Generate_Ready.v:21]
INFO: [Synth 8-6157] synthesizing module 'whdlOFDMTx_Write_Logic' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_Write_Logic.v:21]
INFO: [Synth 8-6157] synthesizing module 'whdlOFDMTx_Handle_Input_Control_Signals' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_Handle_Input_Control_Signals.v:22]
INFO: [Synth 8-6157] synthesizing module 'whdlOFDMTx_Generate_Forced_End' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_Generate_Forced_End.v:22]
INFO: [Synth 8-6155] done synthesizing module 'whdlOFDMTx_Generate_Forced_End' (70#1) [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_Generate_Forced_End.v:22]
INFO: [Synth 8-6157] synthesizing module 'whdlOFDMTx_Generate_Current_Frame_Status' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_Generate_Current_Frame_Status.v:22]
INFO: [Synth 8-6155] done synthesizing module 'whdlOFDMTx_Generate_Current_Frame_Status' (71#1) [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_Generate_Current_Frame_Status.v:22]
INFO: [Synth 8-6155] done synthesizing module 'whdlOFDMTx_Handle_Input_Control_Signals' (72#1) [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_Handle_Input_Control_Signals.v:22]
INFO: [Synth 8-6157] synthesizing module 'whdlOFDMTx_Generate_Write_Address' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_Generate_Write_Address.v:22]
INFO: [Synth 8-6155] done synthesizing module 'whdlOFDMTx_Generate_Write_Address' (73#1) [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_Generate_Write_Address.v:22]
INFO: [Synth 8-6155] done synthesizing module 'whdlOFDMTx_Write_Logic' (74#1) [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_Write_Logic.v:21]
INFO: [Synth 8-6157] synthesizing module 'whdlOFDMTx_Store_Block_Lengths' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_Store_Block_Lengths.v:21]
INFO: [Synth 8-6157] synthesizing module 'whdlOFDMTx_SimpleDualPortRAM_generic_block1__parameterized0' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_SimpleDualPortRAM_generic_block1.v:21]
	Parameter AddrWidth bound to: 2 - type: integer 
	Parameter DataWidth bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'whdlOFDMTx_SimpleDualPortRAM_generic_block1__parameterized0' (74#1) [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_SimpleDualPortRAM_generic_block1.v:21]
INFO: [Synth 8-6155] done synthesizing module 'whdlOFDMTx_Store_Block_Lengths' (75#1) [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_Store_Block_Lengths.v:21]
INFO: [Synth 8-6157] synthesizing module 'whdlOFDMTx_Read_Logic' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_Read_Logic.v:21]
INFO: [Synth 8-6157] synthesizing module 'whdlOFDMTx_MATLAB_Function' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_MATLAB_Function.v:21]
INFO: [Synth 8-6155] done synthesizing module 'whdlOFDMTx_MATLAB_Function' (76#1) [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_MATLAB_Function.v:21]
INFO: [Synth 8-6157] synthesizing module 'whdlOFDMTx_Generate_Read_Address' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_Generate_Read_Address.v:22]
INFO: [Synth 8-6155] done synthesizing module 'whdlOFDMTx_Generate_Read_Address' (77#1) [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_Generate_Read_Address.v:22]
INFO: [Synth 8-6157] synthesizing module 'whdlOFDMTx_Generate_Base_Read_Address' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_Generate_Base_Read_Address.v:22]
INFO: [Synth 8-6155] done synthesizing module 'whdlOFDMTx_Generate_Base_Read_Address' (78#1) [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_Generate_Base_Read_Address.v:22]
INFO: [Synth 8-6157] synthesizing module 'whdlOFDMTx_Generate_Output_Control_Signals' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_Generate_Output_Control_Signals.v:22]
INFO: [Synth 8-6155] done synthesizing module 'whdlOFDMTx_Generate_Output_Control_Signals' (79#1) [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_Generate_Output_Control_Signals.v:22]
INFO: [Synth 8-6155] done synthesizing module 'whdlOFDMTx_Read_Logic' (80#1) [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_Read_Logic.v:21]
INFO: [Synth 8-6157] synthesizing module 'whdlOFDMTx_SimpleDualPortRAM_singlebit__parameterized0' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_SimpleDualPortRAM_singlebit.v:21]
	Parameter AddrWidth bound to: 10 - type: integer 
	Parameter DataWidth bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'whdlOFDMTx_SimpleDualPortRAM_singlebit__parameterized0' (80#1) [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_SimpleDualPortRAM_singlebit.v:21]
INFO: [Synth 8-6155] done synthesizing module 'whdlOFDMTx_Interleaver' (81#1) [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_Interleaver.v:21]
INFO: [Synth 8-6155] done synthesizing module 'whdlOFDMTx_Symbol_Interleaver' (82#1) [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_Symbol_Interleaver.v:21]
INFO: [Synth 8-6157] synthesizing module 'whdlOFDMTx_LTE_Symbol_Modulator' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_LTE_Symbol_Modulator.v:21]
INFO: [Synth 8-6155] done synthesizing module 'whdlOFDMTx_LTE_Symbol_Modulator' (83#1) [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_LTE_Symbol_Modulator.v:21]
INFO: [Synth 8-6155] done synthesizing module 'whdlOFDMTx_Data_Chain' (84#1) [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_Data_Chain.v:21]
INFO: [Synth 8-6155] done synthesizing module 'whdlOFDMTx_Data' (85#1) [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_Data.v:21]
INFO: [Synth 8-6155] done synthesizing module 'whdlOFDMTx_Frame_Generator' (86#1) [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_Frame_Generator.v:21]
INFO: [Synth 8-6157] synthesizing module 'whdlOFDMTx_Multiplexer' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_Multiplexer.v:21]
INFO: [Synth 8-6157] synthesizing module 'whdlOFDMTx_Multiplex_Preamble_Signals' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_Multiplex_Preamble_Signals.v:21]
INFO: [Synth 8-6157] synthesizing module 'whdlOFDMTx_Priority_Encoder' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_Priority_Encoder.v:21]
INFO: [Synth 8-6155] done synthesizing module 'whdlOFDMTx_Priority_Encoder' (87#1) [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_Priority_Encoder.v:21]
INFO: [Synth 8-6155] done synthesizing module 'whdlOFDMTx_Multiplex_Preamble_Signals' (88#1) [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_Multiplex_Preamble_Signals.v:21]
INFO: [Synth 8-6157] synthesizing module 'whdlOFDMTx_Multiplex_Header_and_Data_Signals' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_Multiplex_Header_and_Data_Signals.v:21]
INFO: [Synth 8-6155] done synthesizing module 'whdlOFDMTx_Multiplex_Header_and_Data_Signals' (89#1) [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_Multiplex_Header_and_Data_Signals.v:21]
INFO: [Synth 8-6155] done synthesizing module 'whdlOFDMTx_Multiplexer' (90#1) [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_Multiplexer.v:21]
INFO: [Synth 8-6157] synthesizing module 'whdlOFDMTx_Frame_Formation_and_OFDM_Modulation' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_Frame_Formation_and_OFDM_Modulation.v:21]
INFO: [Synth 8-6157] synthesizing module 'whdlOFDMTx_Generate_RAM_Inputs' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_Generate_RAM_Inputs.v:21]
INFO: [Synth 8-6155] done synthesizing module 'whdlOFDMTx_Generate_RAM_Inputs' (91#1) [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_Generate_RAM_Inputs.v:21]
INFO: [Synth 8-6157] synthesizing module 'whdlOFDMTx_Generate_OFDM_Modulator_Valid' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_Generate_OFDM_Modulator_Valid.v:21]
INFO: [Synth 8-6157] synthesizing module 'whdlOFDMTx_Counter_for_Read_Address' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_Counter_for_Read_Address.v:21]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'whdlOFDMTx_Counter_for_Read_Address' (92#1) [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_Counter_for_Read_Address.v:21]
INFO: [Synth 8-6155] done synthesizing module 'whdlOFDMTx_Generate_OFDM_Modulator_Valid' (93#1) [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_Generate_OFDM_Modulator_Valid.v:21]
	Parameter AddrWidth bound to: 12 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'whdlOFDMTx_DualRateDualPortRAM_generic' (94#1) [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_DualRateDualPortRAM_generic.v:21]
	Parameter AddrWidth bound to: 9 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'whdlOFDMTx_SimpleDualPortRAM_generic' (95#1) [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_SimpleDualPortRAM_generic.v:21]
INFO: [Synth 8-6155] done synthesizing module 'whdlOFDMTx_symbolFormation' (96#1) [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_symbolFormation.v:21]
INFO: [Synth 8-226] default block is never used [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_RADIX22FFT_CTRL1_1.v:98]
WARNING: [Synth 8-6014] Unused sequential element SDFController_multjState_reg was removed.  [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_RADIX22FFT_CTRL1_1.v:70]
WARNING: [Synth 8-6014] Unused sequential element SDFController_multiply_J_reg_reg was removed.  [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_RADIX22FFT_CTRL1_1.v:72]
INFO: [Synth 8-6155] done synthesizing module 'whdlOFDMTx_RADIX22FFT_CTRL1_1' (97#1) [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_RADIX22FFT_CTRL1_1.v:21]
	Parameter AddrWidth bound to: 6 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'whdlOFDMTx_SimpleDualPortRAM_generic_block' (98#1) [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_SimpleDualPortRAM_generic_block.v:21]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter AddrWidth bound to: 3 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
INFO: [Synth 8-226] default block is never used [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_RADIX22FFT_CTRL1_2.v:100]
	Parameter AddrWidth bound to: 5 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element Radix22TwdlMapping_dvldReg1_reg was removed.  [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_TWDLROM_3_1.v:105]
WARNING: [Synth 8-6014] Unused sequential element Radix22TwdlMapping_dvldReg2_reg was removed.  [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_TWDLROM_3_1.v:106]
INFO: [Synth 8-226] default block is never used [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_RADIX22FFT_CTRL1_3.v:98]
WARNING: [Synth 8-6014] Unused sequential element SDFController_multjState_reg was removed.  [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_RADIX22FFT_CTRL1_3.v:70]
WARNING: [Synth 8-6014] Unused sequential element SDFController_multiply_J_reg_reg was removed.  [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_RADIX22FFT_CTRL1_3.v:72]
	Parameter AddrWidth bound to: 4 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
INFO: [Synth 8-226] default block is never used [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_RADIX22FFT_CTRL1_4.v:100]
WARNING: [Synth 8-6014] Unused sequential element Radix22TwdlMapping_dvldReg1_reg was removed.  [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_TWDLROM_5_1.v:105]
WARNING: [Synth 8-6014] Unused sequential element Radix22TwdlMapping_dvldReg2_reg was removed.  [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_TWDLROM_5_1.v:106]
INFO: [Synth 8-226] default block is never used [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_RADIX22FFT_CTRL1_5.v:98]
WARNING: [Synth 8-6014] Unused sequential element SDFController_multjState_reg was removed.  [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_RADIX22FFT_CTRL1_5.v:70]
WARNING: [Synth 8-6014] Unused sequential element SDFController_multiply_J_reg_reg was removed.  [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_RADIX22FFT_CTRL1_5.v:72]
	Parameter AddrWidth bound to: 2 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
INFO: [Synth 8-226] default block is never used [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_RADIX22FFT_CTRL1_6.v:100]
WARNING: [Synth 8-6014] Unused sequential element Radix22TwdlMapping_dvldReg1_reg was removed.  [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_TWDLROM_7_1.v:105]
WARNING: [Synth 8-6014] Unused sequential element Radix22TwdlMapping_dvldReg2_reg was removed.  [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_TWDLROM_7_1.v:106]
INFO: [Synth 8-226] default block is never used [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_RADIX22FFT_CTRL1_1_block.v:81]
WARNING: [Synth 8-6014] Unused sequential element SDFController_multjState_reg was removed.  [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_RADIX22FFT_CTRL1_1_block.v:63]
	Parameter AddrWidth bound to: 7 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
INFO: [Synth 8-226] default block is never used [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_RADIX2FFT_bitNatural.v:227]
WARNING: [Synth 8-6014] Unused sequential element rdStateMachineBitNatural_startOutReg_reg was removed.  [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_RADIX2FFT_bitNatural.v:188]
WARNING: [Synth 8-6014] Unused sequential element rdStateMachineBitNatural_endOutReg1_reg was removed.  [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_RADIX2FFT_bitNatural.v:189]
WARNING: [Synth 8-6014] Unused sequential element rdStateMachineBitNatural_endOutReg2_reg was removed.  [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_RADIX2FFT_bitNatural.v:190]
WARNING: [Synth 8-6014] Unused sequential element firRdy_readyReg_reg was removed.  [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/FirRdyLogic_block4.v:78]
	Parameter AddrWidth bound to: 4 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
INFO: [Synth 8-226] default block is never used [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/FIRFilter2_block1.v:1240]
INFO: [Synth 8-226] default block is never used [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/FIRFilter2_block1.v:1325]
INFO: [Synth 8-226] default block is never used [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/FIRFilter2_block1.v:1410]
INFO: [Synth 8-226] default block is never used [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/FIRFilter2_block1.v:1495]
INFO: [Synth 8-226] default block is never used [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/FIRFilter2_block1.v:1580]
INFO: [Synth 8-226] default block is never used [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/FIRFilter2_block1.v:1665]
INFO: [Synth 8-226] default block is never used [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/FIRFilter2_block1.v:1750]
INFO: [Synth 8-226] default block is never used [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/FIRFilter2_block1.v:1835]
INFO: [Synth 8-226] default block is never used [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/FIRFilter2_block1.v:1920]
INFO: [Synth 8-226] default block is never used [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/FIRFilter2_block1.v:2426]
INFO: [Synth 8-226] default block is never used [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/FIRFilter2_block1.v:2511]
INFO: [Synth 8-226] default block is never used [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/FIRFilter2_block1.v:2596]
INFO: [Synth 8-226] default block is never used [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/FIRFilter2_block1.v:2681]
INFO: [Synth 8-226] default block is never used [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/FIRFilter2_block1.v:2766]
INFO: [Synth 8-226] default block is never used [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/FIRFilter2_block1.v:2851]
INFO: [Synth 8-226] default block is never used [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/FIRFilter2_block1.v:2936]
INFO: [Synth 8-226] default block is never used [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/FIRFilter2_block1.v:3021]
INFO: [Synth 8-226] default block is never used [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/FIRFilter2_block1.v:3106]
WARNING: [Synth 8-6014] Unused sequential element rdCountReverse_1_reg was removed.  [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/FIRFilter2_block1.v:277]
WARNING: [Synth 8-3848] Net syncResetRst in module/entity FIRFilter2_block1 does not have driver. [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/FIRFilter2_block1.v:60]
WARNING: [Synth 8-6014] Unused sequential element firRdy_readyReg_reg was removed.  [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/FirRdyLogic_block3.v:78]
WARNING: [Synth 8-3848] Net syncResetRst in module/entity FIRFilter1_block1 does not have driver. [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/FIRFilter1_block1.v:60]
WARNING: [Synth 8-6014] Unused sequential element firRdy_readyReg_reg was removed.  [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/FirRdyLogic_block2.v:78]
INFO: [Synth 8-226] default block is never used [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/FIRFilter2_block.v:311]
	Parameter AddrWidth bound to: 3 - type: integer 
	Parameter DataWidth bound to: 18 - type: integer 
INFO: [Synth 8-226] default block is never used [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/FIRFilter2_block.v:468]
WARNING: [Synth 8-6014] Unused sequential element rdCountReverse_1_reg was removed.  [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/FIRFilter2_block.v:120]
WARNING: [Synth 8-6014] Unused sequential element firRdy_readyReg_reg was removed.  [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/FirRdyLogic_block1.v:78]
WARNING: [Synth 8-6014] Unused sequential element firRdy_readyReg_reg was removed.  [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/FirRdyLogic.v:78]
	Parameter AddrWidth bound to: 2 - type: integer 
	Parameter DataWidth bound to: 18 - type: integer 
INFO: [Synth 8-226] default block is never used [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/FIRFilter1.v:720]
INFO: [Synth 8-226] default block is never used [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/FIRFilter1.v:757]
INFO: [Synth 8-226] default block is never used [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/FIRFilter1.v:794]
INFO: [Synth 8-226] default block is never used [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/FIRFilter1.v:831]
INFO: [Synth 8-226] default block is never used [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/FIRFilter1.v:1124]
INFO: [Synth 8-226] default block is never used [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/FIRFilter1.v:1161]
INFO: [Synth 8-226] default block is never used [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/FIRFilter1.v:1198]
INFO: [Synth 8-226] default block is never used [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/FIRFilter1.v:1235]
WARNING: [Synth 8-6014] Unused sequential element rdCountReverse_1_reg was removed.  [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/FIRFilter1.v:187]
WARNING: [Synth 8-3848] Net syncResetRst in module/entity FIRFilter1 does not have driver. [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/FIRFilter1.v:60]
WARNING: [Synth 8-6014] Unused sequential element firRdy_readyReg_reg was removed.  [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/FirRdyLogic_block.v:78]
INFO: [Synth 8-226] default block is never used [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/FIRFilter2.v:720]
INFO: [Synth 8-226] default block is never used [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/FIRFilter2.v:757]
INFO: [Synth 8-226] default block is never used [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/FIRFilter2.v:794]
INFO: [Synth 8-226] default block is never used [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/FIRFilter2.v:831]
INFO: [Synth 8-226] default block is never used [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/FIRFilter2.v:1124]
INFO: [Synth 8-226] default block is never used [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/FIRFilter2.v:1161]
INFO: [Synth 8-226] default block is never used [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/FIRFilter2.v:1198]
INFO: [Synth 8-226] default block is never used [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/FIRFilter2.v:1235]
WARNING: [Synth 8-6014] Unused sequential element rdCountReverse_1_reg was removed.  [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/FIRFilter2.v:187]
WARNING: [Synth 8-3848] Net syncResetRst in module/entity FIRFilter2 does not have driver. [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/FIRFilter2.v:60]
WARNING: [Synth 8-7023] instance 'u_Mixer' of module 'Mixer' has 9 connections declared, but only 8 given [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/HDL_DUC.v:183]
WARNING: [Synth 8-689] width (18) of port connection 'txData_re' does not match port width (16) of module 'OFDM_UC' [D:/Digital Design/Graduation_Project/Projects/whdlOFDMTransmitter_up_con/DUC_DAC.v:90]
WARNING: [Synth 8-689] width (18) of port connection 'txData_im' does not match port width (16) of module 'OFDM_UC' [D:/Digital Design/Graduation_Project/Projects/whdlOFDMTransmitter_up_con/DUC_DAC.v:91]
WARNING: [Synth 8-3331] design castSection has unconnected port gcOut_re[1]
WARNING: [Synth 8-3331] design castSection has unconnected port gcOut_re[0]
WARNING: [Synth 8-3331] design castSection has unconnected port gcOut_im[1]
WARNING: [Synth 8-3331] design castSection has unconnected port gcOut_im[0]
WARNING: [Synth 8-3331] design usSection has unconnected port upsampleVal[11]
WARNING: [Synth 8-3331] design usSection has unconnected port upsampleVal[10]
WARNING: [Synth 8-3331] design usSection has unconnected port upsampleVal[9]
WARNING: [Synth 8-3331] design usSection has unconnected port upsampleVal[8]
WARNING: [Synth 8-3331] design usSection has unconnected port upsampleVal[7]
WARNING: [Synth 8-3331] design usSection has unconnected port upsampleVal[6]
WARNING: [Synth 8-3331] design usSection has unconnected port upsampleVal[5]
WARNING: [Synth 8-3331] design usSection has unconnected port upsampleVal[4]
WARNING: [Synth 8-3331] design usSection has unconnected port upsampleVal[3]
WARNING: [Synth 8-3331] design usSection has unconnected port upsampleVal[2]
WARNING: [Synth 8-3331] design usSection has unconnected port upsampleVal[1]
WARNING: [Synth 8-3331] design usSection has unconnected port upsampleVal[0]
WARNING: [Synth 8-3331] design rdySection has unconnected port upsampleVal[11]
WARNING: [Synth 8-3331] design rdySection has unconnected port upsampleVal[10]
WARNING: [Synth 8-3331] design rdySection has unconnected port upsampleVal[9]
WARNING: [Synth 8-3331] design rdySection has unconnected port upsampleVal[8]
WARNING: [Synth 8-3331] design rdySection has unconnected port upsampleVal[7]
WARNING: [Synth 8-3331] design rdySection has unconnected port upsampleVal[6]
WARNING: [Synth 8-3331] design rdySection has unconnected port upsampleVal[5]
WARNING: [Synth 8-3331] design rdySection has unconnected port upsampleVal[4]
WARNING: [Synth 8-3331] design rdySection has unconnected port upsampleVal[3]
WARNING: [Synth 8-3331] design rdySection has unconnected port upsampleVal[2]
WARNING: [Synth 8-3331] design rdySection has unconnected port upsampleVal[1]
WARNING: [Synth 8-3331] design rdySection has unconnected port upsampleVal[0]
WARNING: [Synth 8-3331] design whdlOFDMTx_subFilter has unconnected port coefIn_6[15]
WARNING: [Synth 8-3331] design whdlOFDMTx_subFilter has unconnected port coefIn_6[14]
WARNING: [Synth 8-3331] design whdlOFDMTx_subFilter has unconnected port coefIn_6[13]
WARNING: [Synth 8-3331] design whdlOFDMTx_subFilter has unconnected port coefIn_6[12]
WARNING: [Synth 8-3331] design whdlOFDMTx_subFilter has unconnected port coefIn_6[11]
WARNING: [Synth 8-3331] design whdlOFDMTx_subFilter has unconnected port coefIn_6[10]
WARNING: [Synth 8-3331] design whdlOFDMTx_subFilter has unconnected port coefIn_6[9]
WARNING: [Synth 8-3331] design whdlOFDMTx_subFilter has unconnected port coefIn_6[8]
WARNING: [Synth 8-3331] design whdlOFDMTx_subFilter has unconnected port coefIn_6[7]
WARNING: [Synth 8-3331] design whdlOFDMTx_subFilter has unconnected port coefIn_6[6]
WARNING: [Synth 8-3331] design whdlOFDMTx_subFilter has unconnected port coefIn_6[5]
WARNING: [Synth 8-3331] design whdlOFDMTx_subFilter has unconnected port coefIn_6[4]
WARNING: [Synth 8-3331] design whdlOFDMTx_subFilter has unconnected port coefIn_6[3]
WARNING: [Synth 8-3331] design whdlOFDMTx_subFilter has unconnected port coefIn_6[2]
WARNING: [Synth 8-3331] design whdlOFDMTx_subFilter has unconnected port coefIn_6[1]
WARNING: [Synth 8-3331] design whdlOFDMTx_subFilter has unconnected port coefIn_6[0]
WARNING: [Synth 8-3331] design whdlOFDMTx_subFilter has unconnected port coefIn_7[15]
WARNING: [Synth 8-3331] design whdlOFDMTx_subFilter has unconnected port coefIn_7[14]
WARNING: [Synth 8-3331] design whdlOFDMTx_subFilter has unconnected port coefIn_7[13]
WARNING: [Synth 8-3331] design whdlOFDMTx_subFilter has unconnected port coefIn_7[12]
WARNING: [Synth 8-3331] design whdlOFDMTx_subFilter has unconnected port coefIn_7[11]
WARNING: [Synth 8-3331] design whdlOFDMTx_subFilter has unconnected port coefIn_7[10]
WARNING: [Synth 8-3331] design whdlOFDMTx_subFilter has unconnected port coefIn_7[9]
WARNING: [Synth 8-3331] design whdlOFDMTx_subFilter has unconnected port coefIn_7[8]
WARNING: [Synth 8-3331] design whdlOFDMTx_subFilter has unconnected port coefIn_7[7]
WARNING: [Synth 8-3331] design whdlOFDMTx_subFilter has unconnected port coefIn_7[6]
WARNING: [Synth 8-3331] design whdlOFDMTx_subFilter has unconnected port coefIn_7[5]
WARNING: [Synth 8-3331] design whdlOFDMTx_subFilter has unconnected port coefIn_7[4]
WARNING: [Synth 8-3331] design whdlOFDMTx_subFilter has unconnected port coefIn_7[3]
WARNING: [Synth 8-3331] design whdlOFDMTx_subFilter has unconnected port coefIn_7[2]
WARNING: [Synth 8-3331] design whdlOFDMTx_subFilter has unconnected port coefIn_7[1]
WARNING: [Synth 8-3331] design whdlOFDMTx_subFilter has unconnected port coefIn_7[0]
WARNING: [Synth 8-3331] design whdlOFDMTx_subFilter has unconnected port coefIn_8[15]
WARNING: [Synth 8-3331] design whdlOFDMTx_subFilter has unconnected port coefIn_8[14]
WARNING: [Synth 8-3331] design whdlOFDMTx_subFilter has unconnected port coefIn_8[13]
WARNING: [Synth 8-3331] design whdlOFDMTx_subFilter has unconnected port coefIn_8[12]
WARNING: [Synth 8-3331] design whdlOFDMTx_subFilter has unconnected port coefIn_8[11]
WARNING: [Synth 8-3331] design whdlOFDMTx_subFilter has unconnected port coefIn_8[10]
WARNING: [Synth 8-3331] design whdlOFDMTx_subFilter has unconnected port coefIn_8[9]
WARNING: [Synth 8-3331] design whdlOFDMTx_subFilter has unconnected port coefIn_8[8]
WARNING: [Synth 8-3331] design whdlOFDMTx_subFilter has unconnected port coefIn_8[7]
WARNING: [Synth 8-3331] design whdlOFDMTx_subFilter has unconnected port coefIn_8[6]
WARNING: [Synth 8-3331] design whdlOFDMTx_subFilter has unconnected port coefIn_8[5]
WARNING: [Synth 8-3331] design whdlOFDMTx_subFilter has unconnected port coefIn_8[4]
WARNING: [Synth 8-3331] design whdlOFDMTx_subFilter has unconnected port coefIn_8[3]
WARNING: [Synth 8-3331] design whdlOFDMTx_subFilter has unconnected port coefIn_8[2]
WARNING: [Synth 8-3331] design whdlOFDMTx_subFilter has unconnected port coefIn_8[1]
WARNING: [Synth 8-3331] design whdlOFDMTx_subFilter has unconnected port coefIn_8[0]
WARNING: [Synth 8-3331] design whdlOFDMTx_subFilter has unconnected port coefIn_9[15]
WARNING: [Synth 8-3331] design whdlOFDMTx_subFilter has unconnected port coefIn_9[14]
WARNING: [Synth 8-3331] design whdlOFDMTx_subFilter has unconnected port coefIn_9[13]
WARNING: [Synth 8-3331] design whdlOFDMTx_subFilter has unconnected port coefIn_9[12]
WARNING: [Synth 8-3331] design whdlOFDMTx_subFilter has unconnected port coefIn_9[11]
WARNING: [Synth 8-3331] design whdlOFDMTx_subFilter has unconnected port coefIn_9[10]
WARNING: [Synth 8-3331] design whdlOFDMTx_subFilter has unconnected port coefIn_9[9]
WARNING: [Synth 8-3331] design whdlOFDMTx_subFilter has unconnected port coefIn_9[8]
WARNING: [Synth 8-3331] design whdlOFDMTx_subFilter has unconnected port coefIn_9[7]
WARNING: [Synth 8-3331] design whdlOFDMTx_subFilter has unconnected port coefIn_9[6]
WARNING: [Synth 8-3331] design whdlOFDMTx_subFilter has unconnected port coefIn_9[5]
WARNING: [Synth 8-3331] design whdlOFDMTx_subFilter has unconnected port coefIn_9[4]
WARNING: [Synth 8-3331] design whdlOFDMTx_subFilter has unconnected port coefIn_9[3]
WARNING: [Synth 8-3331] design whdlOFDMTx_subFilter has unconnected port coefIn_9[2]
WARNING: [Synth 8-3331] design whdlOFDMTx_subFilter has unconnected port coefIn_9[1]
WARNING: [Synth 8-3331] design whdlOFDMTx_subFilter has unconnected port coefIn_9[0]
WARNING: [Synth 8-3331] design whdlOFDMTx_subFilter has unconnected port coefIn_10[15]
WARNING: [Synth 8-3331] design whdlOFDMTx_subFilter has unconnected port coefIn_10[14]
WARNING: [Synth 8-3331] design whdlOFDMTx_subFilter has unconnected port coefIn_10[13]
WARNING: [Synth 8-3331] design whdlOFDMTx_subFilter has unconnected port coefIn_10[12]
WARNING: [Synth 8-3331] design whdlOFDMTx_subFilter has unconnected port coefIn_10[11]
WARNING: [Synth 8-3331] design whdlOFDMTx_subFilter has unconnected port coefIn_10[10]
WARNING: [Synth 8-3331] design whdlOFDMTx_subFilter has unconnected port coefIn_10[9]
WARNING: [Synth 8-3331] design whdlOFDMTx_subFilter has unconnected port coefIn_10[8]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1056.141 ; gain = 380.867
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1056.777 ; gain = 381.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1056.777 ; gain = 381.504
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Vivado_projects/OFDM_UC/OFDM_UC.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'OFDM_UC1/clk_wiz_inst'
Finished Parsing XDC File [d:/Vivado_projects/OFDM_UC/OFDM_UC.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'OFDM_UC1/clk_wiz_inst'
Parsing XDC File [D:/Digital Design/Graduation_Project/Projects/whdlOFDMTransmitter_up_con/zedboard.xdc]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 33]]'. [D:/Digital Design/Graduation_Project/Projects/whdlOFDMTransmitter_up_con/zedboard.xdc:362]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 34]]'. [D:/Digital Design/Graduation_Project/Projects/whdlOFDMTransmitter_up_con/zedboard.xdc:367]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 35]]'. [D:/Digital Design/Graduation_Project/Projects/whdlOFDMTransmitter_up_con/zedboard.xdc:372]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 13]]'. [D:/Digital Design/Graduation_Project/Projects/whdlOFDMTransmitter_up_con/zedboard.xdc:375]
Finished Parsing XDC File [D:/Digital Design/Graduation_Project/Projects/whdlOFDMTransmitter_up_con/zedboard.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Digital Design/Graduation_Project/Projects/whdlOFDMTransmitter_up_con/zedboard.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DUC_DAC_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DUC_DAC_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/Digital Design/Graduation_Project/Projects/whdlOFDMTransmitter_up_con/Gynesys.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk_n'. [D:/Digital Design/Graduation_Project/Projects/whdlOFDMTransmitter_up_con/Gynesys.xdc:7]
WARNING: [Vivado 12-584] No ports matched 'clk_p'. [D:/Digital Design/Graduation_Project/Projects/whdlOFDMTransmitter_up_con/Gynesys.xdc:8]
WARNING: [Vivado 12-584] No ports matched 'led'. [D:/Digital Design/Graduation_Project/Projects/whdlOFDMTransmitter_up_con/Gynesys.xdc:19]
WARNING: [Vivado 12-584] No ports matched 'nrst'. [D:/Digital Design/Graduation_Project/Projects/whdlOFDMTransmitter_up_con/Gynesys.xdc:29]
WARNING: [Vivado 12-584] No ports matched 'uart_out'. [D:/Digital Design/Graduation_Project/Projects/whdlOFDMTransmitter_up_con/Gynesys.xdc:43]
Finished Parsing XDC File [D:/Digital Design/Graduation_Project/Projects/whdlOFDMTransmitter_up_con/Gynesys.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [D:/Digital Design/Graduation_Project/Projects/whdlOFDMTransmitter_up_con/Gynesys.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/DUC_DAC_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Parsing XDC File [D:/Vivado_projects/OFDM_UC/OFDM_UC.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Vivado_projects/OFDM_UC/OFDM_UC.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1219.375 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.299 . Memory (MB): peak = 1219.375 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 1219.375 ; gain = 544.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 1219.375 ; gain = 544.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_in. (constraint file  d:/Vivado_projects/OFDM_UC/OFDM_UC.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_in. (constraint file  d:/Vivado_projects/OFDM_UC/OFDM_UC.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for OFDM_UC1/clk_wiz_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 1219.375 ; gain = 544.102
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'countReg_reg[0][3:0]' into 'count_reg[3:0]' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_Header_Formation.v:119]
INFO: [Synth 8-4471] merging register 'fifo_back_dir_reg[1:0]' into 'fifo_front_dir_reg[1:0]' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_Store_Block_Lengths_block.v:79]
INFO: [Synth 8-4471] merging register 'Unit_Delay_Enabled_Synchronous1_out1_reg' into 'Unit_Delay_Enabled_Synchronous_out1_reg' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_Generate_Output_Control_Signals_block.v:207]
INFO: [Synth 8-4471] merging register 'obj_Qaddr_reg' into 'obj_Iaddr_reg' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_LTE_Symbol_Modulator_block.v:257]
INFO: [Synth 8-4471] merging register 'obj_Qreg_reg[15:0]' into 'obj_Ireg_reg[15:0]' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_LTE_Symbol_Modulator_block.v:274]
INFO: [Synth 8-4471] merging register 'Delay5_out1_reg[13:0]' into 'Delay11_out1_reg[13:0]' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_Data_and_Control_Signal_Generation.v:420]
INFO: [Synth 8-4471] merging register 'Delay1_out1_reg' into 'Delay6_out1_reg' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_Data_and_Control_Signal_Generation.v:451]
INFO: [Synth 8-4471] merging register 'Delay2_out1_reg' into 'Delay7_out1_reg' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_Data_and_Control_Signal_Generation.v:465]
INFO: [Synth 8-5544] ROM "Add_1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'fifo_back_dir_reg[1:0]' into 'fifo_front_dir_reg[1:0]' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_Store_Block_Lengths.v:79]
INFO: [Synth 8-4471] merging register 'Unit_Delay_Enabled_Synchronous1_out1_reg' into 'Unit_Delay_Enabled_Synchronous_out1_reg' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_Generate_Output_Control_Signals.v:208]
INFO: [Synth 8-4471] merging register 'obj_symbolFormationObj_numLgScOutReg1_reg[7:0]' into 'obj_symbolFormationObj_numLgScSampledReg_reg[7:0]' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_symbolFormation.v:1263]
INFO: [Synth 8-4471] merging register 'obj_symbolFormationObj_numDataScPlusNumLgScReg1_reg[7:0]' into 'obj_symbolFormationObj_numDataScPlusNumLgScReg_reg[7:0]' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_symbolFormation.v:1337]
INFO: [Synth 8-4471] merging register 'obj_symbolFormationObj_FFTLenBy2Reg1_reg[7:0]' into 'obj_symbolFormationObj_FFTLenBy2Reg_reg[7:0]' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_symbolFormation.v:1808]
INFO: [Synth 8-4471] merging register 'obj_symbolFormationObj_FFTLenMinusVecLenReg1_reg[7:0]' into 'obj_symbolFormationObj_FFTLenMinusVecLenReg_reg[7:0]' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_symbolFormation.v:1910]
INFO: [Synth 8-4471] merging register 'obj_symbolFormationObj_prevVecData_re_2_reg[15:0]' into 'obj_symbolFormationObj_dataVec2_re_3_reg[15:0]' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_symbolFormation.v:2898]
INFO: [Synth 8-4471] merging register 'obj_symbolFormationObj_prevVecData_im_2_reg[15:0]' into 'obj_symbolFormationObj_dataVec2_im_3_reg[15:0]' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_symbolFormation.v:2900]
INFO: [Synth 8-802] inferred FSM for state register 'SDFController_wrState_reg' in module 'whdlOFDMTx_RADIX22FFT_CTRL1_1'
INFO: [Synth 8-802] inferred FSM for state register 'SDFController_rdState_reg' in module 'whdlOFDMTx_RADIX22FFT_CTRL1_1'
INFO: [Synth 8-802] inferred FSM for state register 'SDFCummutator_wrState_reg' in module 'whdlOFDMTx_SDFCommutator1'
INFO: [Synth 8-802] inferred FSM for state register 'SDFCummutator_mem_btf_switch_reg' in module 'whdlOFDMTx_SDFCommutator1'
INFO: [Synth 8-802] inferred FSM for state register 'SDFCummutator_XState_reg' in module 'whdlOFDMTx_SDFCommutator1'
INFO: [Synth 8-802] inferred FSM for state register 'SDFController_wrState_reg' in module 'whdlOFDMTx_RADIX22FFT_CTRL1_2'
INFO: [Synth 8-802] inferred FSM for state register 'SDFController_rdState_reg' in module 'whdlOFDMTx_RADIX22FFT_CTRL1_2'
INFO: [Synth 8-802] inferred FSM for state register 'SDFCummutator_wrState_reg' in module 'whdlOFDMTx_SDFCommutator2'
INFO: [Synth 8-802] inferred FSM for state register 'SDFCummutator_mem_btf_switch_reg' in module 'whdlOFDMTx_SDFCommutator2'
INFO: [Synth 8-802] inferred FSM for state register 'SDFCummutator_XState_reg' in module 'whdlOFDMTx_SDFCommutator2'
INFO: [Synth 8-4471] merging register 'Radix22ButterflyG2_dinXTwdl_re_dly1_reg[15:0]' into 'Radix22ButterflyG2_din_re_dly_reg[15:0]' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_RADIX22FFT_SDF2_2.v:245]
INFO: [Synth 8-4471] merging register 'Radix22ButterflyG2_dinXTwdl_im_dly1_reg[15:0]' into 'Radix22ButterflyG2_din_im_dly_reg[15:0]' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_RADIX22FFT_SDF2_2.v:246]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_RADIX22FFT_SDF2_2.v:315]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_RADIX22FFT_SDF2_2.v:315]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_RADIX22FFT_SDF2_2.v:315]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_RADIX22FFT_SDF2_2.v:315]
INFO: [Synth 8-5544] ROM "Radix22TwdlOctCorr_twdlIn_re" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Radix22TwdlOctCorr_twdlIn_im" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'SDFController_wrState_reg' in module 'whdlOFDMTx_RADIX22FFT_CTRL1_3'
INFO: [Synth 8-802] inferred FSM for state register 'SDFController_rdState_reg' in module 'whdlOFDMTx_RADIX22FFT_CTRL1_3'
INFO: [Synth 8-802] inferred FSM for state register 'SDFCummutator_wrState_reg' in module 'whdlOFDMTx_SDFCommutator3'
INFO: [Synth 8-802] inferred FSM for state register 'SDFCummutator_mem_btf_switch_reg' in module 'whdlOFDMTx_SDFCommutator3'
INFO: [Synth 8-802] inferred FSM for state register 'SDFCummutator_XState_reg' in module 'whdlOFDMTx_SDFCommutator3'
INFO: [Synth 8-802] inferred FSM for state register 'SDFController_wrState_reg' in module 'whdlOFDMTx_RADIX22FFT_CTRL1_4'
INFO: [Synth 8-802] inferred FSM for state register 'SDFController_rdState_reg' in module 'whdlOFDMTx_RADIX22FFT_CTRL1_4'
INFO: [Synth 8-802] inferred FSM for state register 'SDFCummutator_wrState_reg' in module 'whdlOFDMTx_SDFCommutator4'
INFO: [Synth 8-802] inferred FSM for state register 'SDFCummutator_XState_reg' in module 'whdlOFDMTx_SDFCommutator4'
INFO: [Synth 8-4471] merging register 'Radix22ButterflyG2_dinXTwdl_re_dly1_reg[15:0]' into 'Radix22ButterflyG2_din_re_dly_reg[15:0]' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_RADIX22FFT_SDF2_4.v:245]
INFO: [Synth 8-4471] merging register 'Radix22ButterflyG2_dinXTwdl_im_dly1_reg[15:0]' into 'Radix22ButterflyG2_din_im_dly_reg[15:0]' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_RADIX22FFT_SDF2_4.v:246]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_RADIX22FFT_SDF2_4.v:315]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_RADIX22FFT_SDF2_4.v:315]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_RADIX22FFT_SDF2_4.v:315]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_RADIX22FFT_SDF2_4.v:315]
INFO: [Synth 8-5544] ROM "Radix22TwdlOctCorr_twdlIn_re" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Radix22TwdlOctCorr_twdlIn_im" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'SDFController_wrState_reg' in module 'whdlOFDMTx_RADIX22FFT_CTRL1_5'
INFO: [Synth 8-802] inferred FSM for state register 'SDFController_rdState_reg' in module 'whdlOFDMTx_RADIX22FFT_CTRL1_5'
INFO: [Synth 8-802] inferred FSM for state register 'SDFCummutator_wrState_reg' in module 'whdlOFDMTx_SDFCommutator5'
INFO: [Synth 8-802] inferred FSM for state register 'SDFCummutator_XState_reg' in module 'whdlOFDMTx_SDFCommutator5'
INFO: [Synth 8-802] inferred FSM for state register 'SDFController_wrState_reg' in module 'whdlOFDMTx_RADIX22FFT_CTRL1_6'
INFO: [Synth 8-802] inferred FSM for state register 'SDFController_rdState_reg' in module 'whdlOFDMTx_RADIX22FFT_CTRL1_6'
INFO: [Synth 8-802] inferred FSM for state register 'SDFCummutator_wrState_reg' in module 'whdlOFDMTx_SDFCommutator6'
INFO: [Synth 8-802] inferred FSM for state register 'SDFCummutator_XState_reg' in module 'whdlOFDMTx_SDFCommutator6'
INFO: [Synth 8-4471] merging register 'Radix22ButterflyG2_din_re_dly_reg[15:0]' into 'din_re_dly1_reg[15:0]' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_RADIX22FFT_SDF2_6.v:374]
INFO: [Synth 8-4471] merging register 'Radix22ButterflyG2_din_im_dly_reg[15:0]' into 'din_im_dly1_reg[15:0]' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_RADIX22FFT_SDF2_6.v:375]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_RADIX22FFT_SDF2_6.v:450]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_RADIX22FFT_SDF2_6.v:450]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_RADIX22FFT_SDF2_6.v:450]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_RADIX22FFT_SDF2_6.v:450]
INFO: [Synth 8-5544] ROM "Radix22TwdlOctCorr_twdlIn_re" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Radix22TwdlOctCorr_twdlIn_im" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'SDFController_wrState_reg' in module 'whdlOFDMTx_RADIX22FFT_CTRL1_1_block'
INFO: [Synth 8-802] inferred FSM for state register 'SDFController_rdState_reg' in module 'whdlOFDMTx_RADIX22FFT_CTRL1_1_block'
INFO: [Synth 8-4471] merging register 'SDFCummutator_xRdAddr_reg[2:0]' into 'SDFCummutator_xWrAddr_reg[2:0]' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_SDFCommutator7.v:148]
INFO: [Synth 8-802] inferred FSM for state register 'SDFCummutator_wrState_reg' in module 'whdlOFDMTx_SDFCommutator7'
INFO: [Synth 8-802] inferred FSM for state register 'SDFCummutator_XState_reg' in module 'whdlOFDMTx_SDFCommutator7'
INFO: [Synth 8-802] inferred FSM for state register 'wrStateMachineBitNatural_wrState_reg' in module 'whdlOFDMTx_RADIX2FFT_bitNatural'
INFO: [Synth 8-802] inferred FSM for state register 'rdStateMachineBitNatural_rdState_reg' in module 'whdlOFDMTx_RADIX2FFT_bitNatural'
INFO: [Synth 8-4471] merging register 'obj_CPAdditionObj_FFTLenPlusCPLenMinusVecLenReg_reg[7:0]' into 'obj_CPAdditionObj_FFTLenPlusCPLenMinusVecLen_1_reg[7:0]' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_CPAddition.v:1427]
INFO: [Synth 8-4471] merging register 'obj_CPAdditionObj_currVecData_re_reg[15:0]' into 'obj_CPAdditionObj_dataVec_re_reg[15:0]' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_CPAddition.v:3485]
INFO: [Synth 8-4471] merging register 'obj_CPAdditionObj_currVecData_im_reg[15:0]' into 'obj_CPAdditionObj_dataVec_im_reg[15:0]' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_CPAddition.v:3486]
INFO: [Synth 8-4471] merging register 'obj_readyOut_4_reg' into 'obj_delayedReady_reg' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_OFDM_Modulator.v:776]
INFO: [Synth 8-802] inferred FSM for state register 'firRdy_state_reg' in module 'FirRdyLogic_block4'
INFO: [Synth 8-4471] merging register 'coeffTableRegP8_3_reg[15:0]' into 'coeffTableRegP8_1_reg[15:0]' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/FIRFilter2_block1.v:2503]
INFO: [Synth 8-4471] merging register 'coeffTableRegP7_3_reg[15:0]' into 'coeffTableRegP7_1_reg[15:0]' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/FIRFilter2_block1.v:2588]
INFO: [Synth 8-4471] merging register 'coeffTableRegP6_3_reg[15:0]' into 'coeffTableRegP6_1_reg[15:0]' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/FIRFilter2_block1.v:2673]
INFO: [Synth 8-4471] merging register 'coeffTableRegP5_3_reg[15:0]' into 'coeffTableRegP5_1_reg[15:0]' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/FIRFilter2_block1.v:2758]
INFO: [Synth 8-4471] merging register 'coeffTableRegP4_3_reg[15:0]' into 'coeffTableRegP4_1_reg[15:0]' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/FIRFilter2_block1.v:2843]
INFO: [Synth 8-4471] merging register 'coeffTableRegP3_3_reg[15:0]' into 'coeffTableRegP3_1_reg[15:0]' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/FIRFilter2_block1.v:2928]
INFO: [Synth 8-4471] merging register 'coeffTableRegP2_3_reg[15:0]' into 'coeffTableRegP2_1_reg[15:0]' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/FIRFilter2_block1.v:3013]
INFO: [Synth 8-4471] merging register 'coeffTableRegP1_3_reg[15:0]' into 'coeffTableRegP1_1_reg[15:0]' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/FIRFilter2_block1.v:3098]
INFO: [Synth 8-4471] merging register 'coeffTableRegP0_3_reg[15:0]' into 'coeffTableRegP0_1_reg[15:0]' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/FIRFilter2_block1.v:3183]
INFO: [Synth 8-802] inferred FSM for state register 'firRdy_state_reg' in module 'FirRdyLogic_block3'
INFO: [Synth 8-4471] merging register 'coeffTableRegP4_3_reg[15:0]' into 'coeffTableRegP4_1_reg[15:0]' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/FIRFilter1_block1.v:1887]
INFO: [Synth 8-4471] merging register 'coeffTableReg4_3_reg[15:0]' into 'coeffTableReg4_1_reg[15:0]' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/FIRFilter1_block1.v:1896]
INFO: [Synth 8-4471] merging register 'coeffTableRegP3_3_reg[15:0]' into 'coeffTableRegP3_1_reg[15:0]' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/FIRFilter1_block1.v:1993]
INFO: [Synth 8-4471] merging register 'coeffTableReg3_3_reg[15:0]' into 'coeffTableReg3_1_reg[15:0]' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/FIRFilter1_block1.v:2002]
INFO: [Synth 8-4471] merging register 'coeffTableRegP2_3_reg[15:0]' into 'coeffTableRegP2_1_reg[15:0]' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/FIRFilter1_block1.v:2099]
INFO: [Synth 8-4471] merging register 'coeffTableReg2_3_reg[15:0]' into 'coeffTableReg2_1_reg[15:0]' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/FIRFilter1_block1.v:2108]
INFO: [Synth 8-4471] merging register 'coeffTableRegP1_3_reg[15:0]' into 'coeffTableRegP1_1_reg[15:0]' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/FIRFilter1_block1.v:2205]
INFO: [Synth 8-4471] merging register 'coeffTableReg1_3_reg[15:0]' into 'coeffTableReg1_1_reg[15:0]' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/FIRFilter1_block1.v:2214]
INFO: [Synth 8-4471] merging register 'coeffTableRegP0_3_reg[15:0]' into 'coeffTableRegP0_1_reg[15:0]' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/FIRFilter1_block1.v:2311]
INFO: [Synth 8-4471] merging register 'coeffTableReg0_3_reg[15:0]' into 'coeffTableReg0_1_reg[15:0]' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/FIRFilter1_block1.v:2320]
INFO: [Synth 8-802] inferred FSM for state register 'firRdy_state_reg' in module 'FirRdyLogic_block2'
INFO: [Synth 8-4471] merging register 'coeffTableRegP0_3_reg[17:0]' into 'coeffTableRegP0_1_reg[17:0]' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/FIRFilter2_block.v:513]
INFO: [Synth 8-802] inferred FSM for state register 'firRdy_state_reg' in module 'FirRdyLogic_block1'
INFO: [Synth 8-4471] merging register 'coeffTableRegP0_3_reg[17:0]' into 'coeffTableRegP0_1_reg[17:0]' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/FIRFilter1_block.v:658]
INFO: [Synth 8-4471] merging register 'coeffTableReg0_3_reg[17:0]' into 'coeffTableReg0_1_reg[17:0]' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/FIRFilter1_block.v:667]
INFO: [Synth 8-802] inferred FSM for state register 'firRdy_state_reg' in module 'FirRdyLogic'
INFO: [Synth 8-4471] merging register 'coeffTableRegP3_3_reg[17:0]' into 'coeffTableRegP3_1_reg[17:0]' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/FIRFilter1.v:1153]
INFO: [Synth 8-4471] merging register 'coeffTableRegP2_3_reg[17:0]' into 'coeffTableRegP2_1_reg[17:0]' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/FIRFilter1.v:1190]
INFO: [Synth 8-4471] merging register 'coeffTableRegP1_3_reg[17:0]' into 'coeffTableRegP1_1_reg[17:0]' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/FIRFilter1.v:1227]
INFO: [Synth 8-4471] merging register 'coeffTableRegP0_3_reg[17:0]' into 'coeffTableRegP0_1_reg[17:0]' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/FIRFilter1.v:1264]
INFO: [Synth 8-802] inferred FSM for state register 'firRdy_state_reg' in module 'FirRdyLogic_block'
INFO: [Synth 8-4471] merging register 'coeffTableRegP3_3_reg[17:0]' into 'coeffTableRegP3_1_reg[17:0]' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/FIRFilter2.v:1153]
INFO: [Synth 8-4471] merging register 'coeffTableRegP2_3_reg[17:0]' into 'coeffTableRegP2_1_reg[17:0]' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/FIRFilter2.v:1190]
INFO: [Synth 8-4471] merging register 'coeffTableRegP1_3_reg[17:0]' into 'coeffTableRegP1_1_reg[17:0]' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/FIRFilter2.v:1227]
INFO: [Synth 8-4471] merging register 'coeffTableRegP0_3_reg[17:0]' into 'coeffTableRegP0_1_reg[17:0]' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/FIRFilter2.v:1264]
INFO: [Synth 8-802] inferred FSM for state register 'cicReadyData_state_reg' in module 'rdySection'
INFO: [Synth 8-3971] The signal "whdlOFDMTx_DualRateDualPortRAM_generic:/ram_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
                 iSTATE1 |                               01 |                               01
                 iSTATE0 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'SDFController_wrState_reg' using encoding 'sequential' in module 'whdlOFDMTx_RADIX22FFT_CTRL1_1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                               00 |                               00
                 iSTATE1 |                               01 |                               01
                  iSTATE |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'SDFController_rdState_reg' using encoding 'sequential' in module 'whdlOFDMTx_RADIX22FFT_CTRL1_1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              000 |                              000
                 iSTATE1 |                              001 |                              001
                 iSTATE2 |                              010 |                              100
                 iSTATE3 |                              011 |                              010
                  iSTATE |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'SDFCummutator_wrState_reg' using encoding 'sequential' in module 'whdlOFDMTx_SDFCommutator1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
                 iSTATE1 |                               01 |                               01
                 iSTATE0 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'SDFCummutator_mem_btf_switch_reg' using encoding 'sequential' in module 'whdlOFDMTx_SDFCommutator1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                              000 |                              000
                 iSTATE2 |                              001 |                              001
                 iSTATE3 |                              010 |                              010
                  iSTATE |                              011 |                              011
                 iSTATE0 |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'SDFCummutator_XState_reg' using encoding 'sequential' in module 'whdlOFDMTx_SDFCommutator1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
                 iSTATE1 |                               01 |                               01
                 iSTATE0 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'SDFController_wrState_reg' using encoding 'sequential' in module 'whdlOFDMTx_RADIX22FFT_CTRL1_2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              001 |                               00
                 iSTATE1 |                              010 |                               01
                  iSTATE |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'SDFController_rdState_reg' using encoding 'one-hot' in module 'whdlOFDMTx_RADIX22FFT_CTRL1_2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              000 |                              000
                 iSTATE1 |                              001 |                              001
                 iSTATE2 |                              010 |                              100
                 iSTATE3 |                              011 |                              010
                  iSTATE |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'SDFCummutator_wrState_reg' using encoding 'sequential' in module 'whdlOFDMTx_SDFCommutator2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
                 iSTATE1 |                               01 |                               01
                 iSTATE0 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'SDFCummutator_mem_btf_switch_reg' using encoding 'sequential' in module 'whdlOFDMTx_SDFCommutator2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                              000 |                              000
                 iSTATE2 |                              001 |                              001
                 iSTATE3 |                              010 |                              010
                  iSTATE |                              011 |                              011
                 iSTATE0 |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'SDFCummutator_XState_reg' using encoding 'sequential' in module 'whdlOFDMTx_SDFCommutator2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
                 iSTATE1 |                               01 |                               01
                 iSTATE0 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'SDFController_wrState_reg' using encoding 'sequential' in module 'whdlOFDMTx_RADIX22FFT_CTRL1_3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                               00 |                               00
                 iSTATE1 |                               01 |                               01
                  iSTATE |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'SDFController_rdState_reg' using encoding 'sequential' in module 'whdlOFDMTx_RADIX22FFT_CTRL1_3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              000 |                              000
                 iSTATE1 |                              001 |                              001
                 iSTATE2 |                              010 |                              100
                 iSTATE3 |                              011 |                              010
                  iSTATE |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'SDFCummutator_wrState_reg' using encoding 'sequential' in module 'whdlOFDMTx_SDFCommutator3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
                 iSTATE1 |                               01 |                               01
                 iSTATE0 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'SDFCummutator_mem_btf_switch_reg' using encoding 'sequential' in module 'whdlOFDMTx_SDFCommutator3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                              000 |                              000
                 iSTATE2 |                              001 |                              001
                 iSTATE3 |                              010 |                              010
                  iSTATE |                              011 |                              011
                 iSTATE0 |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'SDFCummutator_XState_reg' using encoding 'sequential' in module 'whdlOFDMTx_SDFCommutator3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
                 iSTATE1 |                               01 |                               01
                 iSTATE0 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'SDFController_wrState_reg' using encoding 'sequential' in module 'whdlOFDMTx_RADIX22FFT_CTRL1_4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              001 |                               00
                 iSTATE1 |                              010 |                               01
                  iSTATE |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'SDFController_rdState_reg' using encoding 'one-hot' in module 'whdlOFDMTx_RADIX22FFT_CTRL1_4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                               00 |                              000
                 iSTATE1 |                               01 |                              001
                  iSTATE |                               10 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'SDFCummutator_wrState_reg' using encoding 'sequential' in module 'whdlOFDMTx_SDFCommutator4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                               00 |                              000
                 iSTATE1 |                               01 |                              010
                  iSTATE |                               10 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'SDFCummutator_XState_reg' using encoding 'sequential' in module 'whdlOFDMTx_SDFCommutator4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
                 iSTATE1 |                               01 |                               01
                 iSTATE0 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'SDFController_wrState_reg' using encoding 'sequential' in module 'whdlOFDMTx_RADIX22FFT_CTRL1_5'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                               00 |                               00
                 iSTATE1 |                               01 |                               01
                  iSTATE |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'SDFController_rdState_reg' using encoding 'sequential' in module 'whdlOFDMTx_RADIX22FFT_CTRL1_5'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                               00 |                              000
                 iSTATE1 |                               01 |                              001
                  iSTATE |                               10 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'SDFCummutator_wrState_reg' using encoding 'sequential' in module 'whdlOFDMTx_SDFCommutator5'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                               00 |                              000
                 iSTATE1 |                               01 |                              010
                  iSTATE |                               10 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'SDFCummutator_XState_reg' using encoding 'sequential' in module 'whdlOFDMTx_SDFCommutator5'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
                  iSTATE |                               01 |                               01
                 iSTATE0 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'SDFController_wrState_reg' using encoding 'sequential' in module 'whdlOFDMTx_RADIX22FFT_CTRL1_6'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              001 |                               00
                 iSTATE1 |                              010 |                               01
                  iSTATE |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'SDFController_rdState_reg' using encoding 'one-hot' in module 'whdlOFDMTx_RADIX22FFT_CTRL1_6'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                               00 |                              000
                 iSTATE1 |                               01 |                              001
                  iSTATE |                               10 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'SDFCummutator_wrState_reg' using encoding 'sequential' in module 'whdlOFDMTx_SDFCommutator6'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                               00 |                              000
                 iSTATE1 |                               01 |                              010
                  iSTATE |                               10 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'SDFCummutator_XState_reg' using encoding 'sequential' in module 'whdlOFDMTx_SDFCommutator6'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
                 iSTATE1 |                               01 |                               11
                 iSTATE0 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'SDFController_wrState_reg' using encoding 'sequential' in module 'whdlOFDMTx_RADIX22FFT_CTRL1_1_block'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                                0 |                               00
                 iSTATE0 |                                1 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'SDFController_rdState_reg' using encoding 'sequential' in module 'whdlOFDMTx_RADIX22FFT_CTRL1_1_block'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                               00 |                              000
                 iSTATE1 |                               01 |                              001
                  iSTATE |                               10 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'SDFCummutator_wrState_reg' using encoding 'sequential' in module 'whdlOFDMTx_SDFCommutator7'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              001 |                              000
                 iSTATE1 |                              010 |                              010
                  iSTATE |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'SDFCummutator_XState_reg' using encoding 'one-hot' in module 'whdlOFDMTx_SDFCommutator7'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
                 iSTATE1 |                               01 |                               01
                 iSTATE0 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wrStateMachineBitNatural_wrState_reg' using encoding 'sequential' in module 'whdlOFDMTx_RADIX2FFT_bitNatural'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                               00 |                               00
                  iSTATE |                               01 |                               01
                 iSTATE0 |                               10 |                               10
                 iSTATE1 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rdStateMachineBitNatural_rdState_reg' using encoding 'sequential' in module 'whdlOFDMTx_RADIX2FFT_bitNatural'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                              000
                 iSTATE0 |                              001 |                              001
                 iSTATE2 |                              010 |                              010
                 iSTATE3 |                              011 |                              100
                 iSTATE1 |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'firRdy_state_reg' using encoding 'sequential' in module 'FirRdyLogic_block4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                              000
                 iSTATE0 |                              001 |                              001
                 iSTATE2 |                              010 |                              010
                 iSTATE3 |                              011 |                              100
                 iSTATE1 |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'firRdy_state_reg' using encoding 'sequential' in module 'FirRdyLogic_block3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                              000
                 iSTATE0 |                              001 |                              001
                 iSTATE2 |                              010 |                              010
                 iSTATE3 |                              011 |                              100
                 iSTATE1 |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'firRdy_state_reg' using encoding 'sequential' in module 'FirRdyLogic_block2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                              000
                 iSTATE0 |                              001 |                              001
                 iSTATE2 |                              010 |                              010
                 iSTATE3 |                              011 |                              100
                 iSTATE1 |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'firRdy_state_reg' using encoding 'sequential' in module 'FirRdyLogic_block1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                              000
                 iSTATE0 |                              001 |                              001
                 iSTATE2 |                              010 |                              010
                 iSTATE3 |                              011 |                              100
                 iSTATE1 |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'firRdy_state_reg' using encoding 'sequential' in module 'FirRdyLogic'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                              000
                 iSTATE0 |                              001 |                              001
                 iSTATE2 |                              010 |                              010
                 iSTATE3 |                              011 |                              100
                 iSTATE1 |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'firRdy_state_reg' using encoding 'sequential' in module 'FirRdyLogic_block'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                               00 |                              000
                  iSTATE |                               01 |                              001
                 iSTATE1 |                               10 |                              111
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cicReadyData_state_reg' using encoding 'sequential' in module 'rdySection'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:31 ; elapsed = 00:00:37 . Memory (MB): peak = 1219.375 ; gain = 544.102
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     37 Bit       Adders := 1     
	   2 Input     37 Bit       Adders := 1     
	   3 Input     33 Bit       Adders := 3     
	   2 Input     33 Bit       Adders := 3     
	   2 Input     22 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 2     
	   2 Input     18 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 13    
	   3 Input     17 Bit       Adders := 17    
	   2 Input     16 Bit       Adders := 2     
	   2 Input     14 Bit       Adders := 9     
	   2 Input     13 Bit       Adders := 3     
	   2 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 10    
	   2 Input      9 Bit       Adders := 13    
	   2 Input      8 Bit       Adders := 20    
	   3 Input      8 Bit       Adders := 5     
	   2 Input      7 Bit       Adders := 12    
	   2 Input      6 Bit       Adders := 4     
	   2 Input      5 Bit       Adders := 19    
	   2 Input      4 Bit       Adders := 26    
	   4 Input      4 Bit       Adders := 1     
	   3 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 40    
	   2 Input      2 Bit       Adders := 22    
	   2 Input      1 Bit       Adders := 3     
	   3 Input      1 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 26    
	   4 Input      1 Bit         XORs := 12    
+---Registers : 
	               37 Bit    Registers := 2     
	               36 Bit    Registers := 16    
	               33 Bit    Registers := 10    
	               32 Bit    Registers := 23    
	               22 Bit    Registers := 2     
	               21 Bit    Registers := 6     
	               20 Bit    Registers := 12    
	               19 Bit    Registers := 7     
	               18 Bit    Registers := 149   
	               17 Bit    Registers := 32    
	               16 Bit    Registers := 522   
	               15 Bit    Registers := 1     
	               14 Bit    Registers := 9     
	               13 Bit    Registers := 5     
	               12 Bit    Registers := 5     
	               11 Bit    Registers := 4     
	               10 Bit    Registers := 23    
	                9 Bit    Registers := 37    
	                8 Bit    Registers := 93    
	                7 Bit    Registers := 46    
	                6 Bit    Registers := 15    
	                5 Bit    Registers := 32    
	                4 Bit    Registers := 90    
	                3 Bit    Registers := 67    
	                2 Bit    Registers := 82    
	                1 Bit    Registers := 522   
+---RAMs : 
	             128K Bit         RAMs := 1     
	              16K Bit         RAMs := 5     
	               2K Bit         RAMs := 2     
	             1024 Bit         RAMs := 3     
	              512 Bit         RAMs := 2     
	              256 Bit         RAMs := 39    
	              144 Bit         RAMs := 6     
	              128 Bit         RAMs := 16    
	               72 Bit         RAMs := 16    
	               64 Bit         RAMs := 2     
	               36 Bit         RAMs := 1     
	               28 Bit         RAMs := 1     
+---ROMs : 
	                              ROMs := 6     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 12    
	   2 Input     19 Bit        Muxes := 6     
	   3 Input     19 Bit        Muxes := 2     
	   2 Input     18 Bit        Muxes := 37    
	   5 Input     18 Bit        Muxes := 16    
	   8 Input     18 Bit        Muxes := 1     
	   4 Input     18 Bit        Muxes := 3     
	   2 Input     17 Bit        Muxes := 14    
	   2 Input     16 Bit        Muxes := 126   
	  72 Input     16 Bit        Muxes := 1     
	  12 Input     16 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 20    
	   3 Input     16 Bit        Muxes := 17    
	   4 Input     16 Bit        Muxes := 5     
	   2 Input     15 Bit        Muxes := 1     
	   4 Input     15 Bit        Muxes := 6     
	   2 Input     14 Bit        Muxes := 9     
	   2 Input     13 Bit        Muxes := 4     
	   4 Input     13 Bit        Muxes := 4     
	   2 Input     12 Bit        Muxes := 8     
	   2 Input     11 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 7     
	   2 Input      9 Bit        Muxes := 27    
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 54    
	   3 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 22    
	   3 Input      7 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 8     
	   3 Input      6 Bit        Muxes := 5     
	   5 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 27    
	   3 Input      5 Bit        Muxes := 3     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 37    
	   5 Input      4 Bit        Muxes := 4     
	   6 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 115   
	   6 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 18    
	   3 Input      3 Bit        Muxes := 13    
	   4 Input      2 Bit        Muxes := 5     
	   3 Input      2 Bit        Muxes := 28    
	   2 Input      2 Bit        Muxes := 94    
	   6 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 413   
	   8 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 11    
	   6 Input      1 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 90    
	   5 Input      1 Bit        Muxes := 72    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module OFDM_UC_tc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 5     
Module whdlOFDMTx_Input_Sampler 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
Module whdlOFDMTx_MATLAB_Function1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module whdlOFDMTx_Pulse_Generator 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module whdlOFDMTx_MATLAB_Function2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module whdlOFDMTx_Falling_Edge_Detector 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module whdlOFDMTx_MATLAB_Function5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module whdlOFDMTx_Disable_OFDM_Generation 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module whdlOFDMTx_Rising_Edge_Detector 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module whdlOFDMTx_Generate_OFDM_Modulator_Ready 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module whdlOFDMTx_Generate_Transmitter_Ready 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 2     
+---Registers : 
	               14 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module whdlOFDMTx_Frame_Controller 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module whdlOFDMTx_MATLAB_Function3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module whdlOFDMTx_Falling_Edge_Detector1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module whdlOFDMTx_Falling_Edge_Detector2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module whdlOFDMTx_MATLAB_Function4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module whdlOFDMTx_Enable_Header_and_Preamble 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module whdlOFDMTx_Frame_Controller_and_Input_Sampler 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 14    
Module whdlOFDMTx_Generate_Preamble_Control_Signals 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module whdlOFDMTx_Synchronization_Sequence 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---ROMs : 
	                              ROMs := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
Module whdlOFDMTx_Reference_Signals 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	  72 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 3     
Module whdlOFDMTx_Pilot 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	  12 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
Module whdlOFDMTx_Header_Formation 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 3     
+---Registers : 
	               14 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
	   8 Input      1 Bit        Muxes := 7     
Module whdlOFDMTx_CRCGenControl_block 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 6     
Module whdlOFDMTx_CRCGenCompute_block 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 32    
Module whdlOFDMTx_General_CRC_Generator_HDL_Optimized_block 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module whdlOFDMTx_controlUnit_block 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module whdlOFDMTx_Convolutional_Encoder_block 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module whdlOFDMTx_Serialize_Start_and_End_Signals 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module whdlOFDMTx_Serializer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module whdlOFDMTx_MATLAB_Function1_block1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module whdlOFDMTx_Generate_Forced_End_block 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module whdlOFDMTx_Generate_Current_Frame_Status_block 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module whdlOFDMTx_Handle_Input_Control_Signals_block 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module whdlOFDMTx_Generate_Write_Address_block 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module whdlOFDMTx_SimpleDualPortRAM_generic_block1 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
+---RAMs : 
	               28 Bit         RAMs := 1     
Module whdlOFDMTx_Store_Block_Lengths_block 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module whdlOFDMTx_MATLAB_Function_block 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module whdlOFDMTx_Generate_Read_Address_block 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 8     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
Module whdlOFDMTx_Generate_Base_Read_Address_block 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module whdlOFDMTx_Generate_Output_Control_Signals_block 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 5     
Module whdlOFDMTx_Read_Logic_block 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 11    
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
Module whdlOFDMTx_SimpleDualPortRAM_singlebit 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              256 Bit         RAMs := 1     
Module whdlOFDMTx_Interleaver_block 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 10    
	                7 Bit    Registers := 3     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 6     
Module whdlOFDMTx_LTE_Symbol_Modulator_block 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module whdlOFDMTx_SimpleDualPortRAM_singlebit_block 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module whdlOFDMTx_Select_Puncture_Vector 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Muxes : 
	   4 Input      1 Bit        Muxes := 4     
Module whdlOFDMTx_Data_and_Control_Signal_Generation 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 5     
+---Registers : 
	               14 Bit    Registers := 5     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 3     
Module whdlOFDMTx_CRCGenControl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 4     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 6     
Module whdlOFDMTx_CRCGenCompute 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 14    
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 64    
Module whdlOFDMTx_General_CRC_Generator_HDL_Optimized 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module whdlOFDMTx_Scrambler 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module whdlOFDMTx_controlUnit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module whdlOFDMTx_Convolutional_Encoder 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module whdlOFDMTx_Puncturer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
	   4 Input      4 Bit       Adders := 1     
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 13    
	   5 Input      4 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 47    
Module whdlOFDMTx_Split_Data_Into_Symbols 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 3     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module whdlOFDMTx_MATLAB_Function1_block 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module whdlOFDMTx_Generate_Forced_End 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module whdlOFDMTx_Generate_Current_Frame_Status 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module whdlOFDMTx_Handle_Input_Control_Signals 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module whdlOFDMTx_Generate_Write_Address 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module whdlOFDMTx_SimpleDualPortRAM_generic_block1__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
+---RAMs : 
	               36 Bit         RAMs := 1     
Module whdlOFDMTx_Store_Block_Lengths 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                9 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module whdlOFDMTx_MATLAB_Function 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module whdlOFDMTx_Generate_Read_Address 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 8     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module whdlOFDMTx_Generate_Base_Read_Address 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module whdlOFDMTx_Generate_Output_Control_Signals 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 5     
Module whdlOFDMTx_Read_Logic 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 11    
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
Module whdlOFDMTx_SimpleDualPortRAM_singlebit__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module whdlOFDMTx_Interleaver 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 10    
	                9 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 6     
Module whdlOFDMTx_LTE_Symbol_Modulator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 6     
Module whdlOFDMTx_Data_Chain 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module whdlOFDMTx_Frame_Generator 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 16    
	                2 Bit    Registers := 5     
Module whdlOFDMTx_Priority_Encoder 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
Module whdlOFDMTx_Multiplex_Preamble_Signals 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module whdlOFDMTx_Multiplex_Header_and_Data_Signals 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module whdlOFDMTx_Generate_RAM_Inputs 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 2     
Module whdlOFDMTx_Counter_for_Read_Address 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 6     
Module whdlOFDMTx_Generate_OFDM_Modulator_Valid 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module whdlOFDMTx_DualRateDualPortRAM_generic 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	             128K Bit         RAMs := 1     
Module whdlOFDMTx_SimpleDualPortRAM_generic 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module whdlOFDMTx_symbolFormation 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 9     
	   3 Input      8 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 18    
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 55    
	                1 Bit    Registers := 23    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 16    
	   2 Input      9 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 37    
	   2 Input      1 Bit        Muxes := 16    
Module whdlOFDMTx_RADIX22FFT_CTRL1_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 6     
Module whdlOFDMTx_SimpleDualPortRAM_generic_block 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module whdlOFDMTx_SimpleDualPortRAM_generic_block__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
Module whdlOFDMTx_SDFCommutator1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 8     
	                6 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 10    
	   5 Input     16 Bit        Muxes := 4     
	   3 Input     16 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   5 Input      6 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 15    
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 15    
	   5 Input      1 Bit        Muxes := 14    
	   3 Input      1 Bit        Muxes := 4     
Module whdlOFDMTx_RADIX22FFT_SDF1_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 2     
	   3 Input     17 Bit       Adders := 2     
+---Registers : 
	               17 Bit    Registers := 4     
	               16 Bit    Registers := 10    
	                1 Bit    Registers := 7     
Module whdlOFDMTx_RADIX22FFT_CTRL1_2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input      5 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 2     
Module whdlOFDMTx_SimpleDualPortRAM_generic_block__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              512 Bit         RAMs := 1     
Module whdlOFDMTx_SDFCommutator2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 8     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   5 Input     16 Bit        Muxes := 4     
	   3 Input     16 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 6     
	   2 Input      5 Bit        Muxes := 3     
	   5 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 15    
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 14    
	   5 Input      1 Bit        Muxes := 14    
	   3 Input      1 Bit        Muxes := 4     
Module whdlOFDMTx_RADIX22FFT_SDF2_2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 3     
+---Registers : 
	               17 Bit    Registers := 4     
	               16 Bit    Registers := 8     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 4     
Module whdlOFDMTx_TWDLROM_3_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   4 Input     15 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module whdlOFDMTx_RADIX22FFT_CTRL1_3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      4 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 6     
Module whdlOFDMTx_Complex4Multiply 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   2 Input     33 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 8     
	                1 Bit    Registers := 6     
Module whdlOFDMTx_SimpleDualPortRAM_generic_block__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              256 Bit         RAMs := 1     
Module whdlOFDMTx_SDFCommutator3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 8     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 10    
	   5 Input     16 Bit        Muxes := 4     
	   3 Input     16 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 15    
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 15    
	   5 Input      1 Bit        Muxes := 14    
	   3 Input      1 Bit        Muxes := 4     
Module whdlOFDMTx_RADIX22FFT_SDF1_3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 2     
	   3 Input     17 Bit       Adders := 2     
+---Registers : 
	               17 Bit    Registers := 4     
	               16 Bit    Registers := 8     
	                1 Bit    Registers := 6     
Module whdlOFDMTx_RADIX22FFT_CTRL1_4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 2     
Module whdlOFDMTx_SDFCommutator4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 8     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   3 Input     16 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 10    
	   3 Input      1 Bit        Muxes := 10    
Module whdlOFDMTx_RADIX22FFT_SDF2_4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 3     
+---Registers : 
	               17 Bit    Registers := 4     
	               16 Bit    Registers := 8     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 4     
Module whdlOFDMTx_TWDLROM_5_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   4 Input     15 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module whdlOFDMTx_RADIX22FFT_CTRL1_5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 6     
Module whdlOFDMTx_Complex4Multiply_block 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   2 Input     33 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 8     
	                1 Bit    Registers := 6     
Module whdlOFDMTx_SimpleDualPortRAM_generic_block__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
Module whdlOFDMTx_SDFCommutator5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 8     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   3 Input     16 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 7     
	   3 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 10    
	   3 Input      1 Bit        Muxes := 10    
Module whdlOFDMTx_RADIX22FFT_SDF1_5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 2     
	   3 Input     17 Bit       Adders := 2     
+---Registers : 
	               17 Bit    Registers := 4     
	               16 Bit    Registers := 8     
	                1 Bit    Registers := 6     
Module whdlOFDMTx_RADIX22FFT_CTRL1_6 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 2     
Module whdlOFDMTx_SDFCommutator6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 8     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   3 Input     16 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 11    
Module whdlOFDMTx_RADIX22FFT_SDF2_6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 3     
+---Registers : 
	               17 Bit    Registers := 4     
	               16 Bit    Registers := 18    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     17 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
Module whdlOFDMTx_TWDLROM_7_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   4 Input     15 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module whdlOFDMTx_RADIX22FFT_CTRL1_1_block 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module whdlOFDMTx_Complex4Multiply_block1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   2 Input     33 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 8     
	                1 Bit    Registers := 6     
Module whdlOFDMTx_SDFCommutator7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 10    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module whdlOFDMTx_RADIX22FFT_SDF1_7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 2     
	   3 Input     17 Bit       Adders := 2     
+---Registers : 
	               17 Bit    Registers := 4     
	               16 Bit    Registers := 12    
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module whdlOFDMTx_SimpleDualPortRAM_generic_block__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module whdlOFDMTx_RADIX2FFT_bitNatural 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 2     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   4 Input      7 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 7     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module whdlOFDMTx_dsphdl_IFFT 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 24    
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 1     
Module whdlOFDMTx_HDLFFTShiftMod 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 3     
Module whdlOFDMTx_CPAddition 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 4     
	   3 Input      8 Bit       Adders := 2     
	   3 Input      1 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               16 Bit    Registers := 20    
	                9 Bit    Registers := 6     
	                8 Bit    Registers := 19    
	                1 Bit    Registers := 28    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 32    
	   2 Input      9 Bit        Muxes := 14    
	   2 Input      8 Bit        Muxes := 13    
	   2 Input      1 Bit        Muxes := 56    
Module whdlOFDMTx_OFDM_Modulator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 11    
Module whdlOFDMTx_Rising_Edge_Detector_block 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module whdlOFDMTx_Random_OFDM_Symbol 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module whdlOFDMTx_Make_OFDM_Valid_Continuous 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
Module whdlOFDMTx_Frame_Formation_and_OFDM_Modulation 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module whdlOFDMTx_FilterTapSystolicPreAddWvlIn 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
Module whdlOFDMTx_subFilter 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module whdlOFDMTx_Filter 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module whdlOFDMTx_whdlOFDMTx 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module FirRdyLogic_block4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input     16 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 5     
Module SimpleDualPortRAM_generic 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              256 Bit         RAMs := 1     
Module Addressable_Delay_Line_block17 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module FilterTapSystolic_block3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module Addressable_Delay_Line_block18 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module FilterTapSystolic_block4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module FIRFilter2_block1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	               33 Bit    Registers := 2     
	               18 Bit    Registers := 2     
	               16 Bit    Registers := 17    
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 3     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 30    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 5     
Module FirRdyLogic_block3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input     16 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 5     
Module Addressable_Delay_Line_block9 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Addressable_Delay_Line_block10 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 5     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Addressable_Delay_Line_block11 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 12    
Module Addressable_Delay_Line_block12 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module FilterTapSystolicPreAdd_block1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module Addressable_Delay_Line_block13 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Addressable_Delay_Line_block14 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 5     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Addressable_Delay_Line_block15 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 12    
Module Addressable_Delay_Line_block16 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module FilterTapSystolicPreAdd_block2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module FIRFilter1_block1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	               33 Bit    Registers := 2     
	               18 Bit    Registers := 2     
	               16 Bit    Registers := 16    
	               11 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 24    
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 7     
Module Lowpass_Interpolator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 12    
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module FirRdyLogic_block2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input     18 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 5     
Module SimpleDualPortRAM_generic__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
+---RAMs : 
	              144 Bit         RAMs := 1     
Module FIRFilter2_block 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 3     
+---Registers : 
	               36 Bit    Registers := 8     
	               18 Bit    Registers := 3     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 6     
	                1 Bit    Registers := 2     
+---Muxes : 
	   8 Input     18 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 5     
Module FirRdyLogic_block1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input     18 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 5     
Module Addressable_Delay_Line_block3 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Addressable_Delay_Line_block4 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module FilterTapSystolicPreAdd 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module Addressable_Delay_Line_block5 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Addressable_Delay_Line_block6 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module FilterTapSystolicPreAdd_block 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module FIRFilter1_block 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 4     
+---Registers : 
	               18 Bit    Registers := 6     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 10    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
	   2 Input     18 Bit        Muxes := 3     
	   4 Input     18 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
Module Halfband_Interpolator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 10    
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module FirRdyLogic 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input     18 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 5     
Module SimpleDualPortRAM_generic__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
+---RAMs : 
	               72 Bit         RAMs := 1     
Module Addressable_Delay_Line 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module FilterTapSystolic 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module Addressable_Delay_Line_block 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module FilterTapSystolic_block 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module FIRFilter1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	               36 Bit    Registers := 2     
	               18 Bit    Registers := 9     
	               16 Bit    Registers := 1     
	               13 Bit    Registers := 2     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 15    
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
	   4 Input     18 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input     13 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 5     
Module FirRdyLogic_block 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input     18 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 5     
Module Addressable_Delay_Line_block1 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module FilterTapSystolic_block1 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module Addressable_Delay_Line_block2 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module FilterTapSystolic_block2 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module FIRFilter2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	               36 Bit    Registers := 2     
	               18 Bit    Registers := 9     
	               16 Bit    Registers := 1     
	               13 Bit    Registers := 2     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 15    
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
	   4 Input     18 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input     13 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 5     
Module CIC_Compensation_Interpolator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rdySection 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 4     
	   3 Input     19 Bit        Muxes := 2     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
Module cSection 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 10    
	               19 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 8     
	   2 Input     19 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module usSection 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module iSection 
Detailed RTL Component Info : 
+---Registers : 
	               21 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module CICInterpolator 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module DitherGen 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input      1 Bit         XORs := 10    
+---Registers : 
	               19 Bit    Registers := 1     
Module LookUpTableGen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
	   3 Input      8 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
Module WaveformGen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     10 Bit        Muxes := 2     
Module NCO 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               22 Bit    Registers := 2     
	               18 Bit    Registers := 2     
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module Mixer 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     37 Bit       Adders := 1     
	   2 Input     37 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               36 Bit    Registers := 4     
	               18 Bit    Registers := 8     
Module HDL_DUC 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 12    
	                6 Bit    Registers := 1     
Module OFDM_UC 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'u_General_CRC_Generator_HDL_Optimized/u_ComputeCRC_inst/dvalidin_reg' into 'u_General_CRC_Generator_HDL_Optimized/u_Controlsignal_inst/udvalidin_reg' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_CRCGenCompute_block.v:198]
INFO: [Synth 8-4471] merging register 'u_Interleaver/u_Write_Logic/u_Handle_Input_Control_Signals/Delay2_out1_reg' into 'u_Interleaver/u_Write_Logic/u_Handle_Input_Control_Signals/u_Generate_Current_Frame_Status/Delay3_out1_reg' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_Handle_Input_Control_Signals_block.v:67]
INFO: [Synth 8-4471] merging register 'u_Data_Chain/u_General_CRC_Generator_HDL_Optimized/u_ComputeCRC_inst/dvalidin_reg' into 'u_Data_Chain/u_General_CRC_Generator_HDL_Optimized/u_Controlsignal_inst/udvalidin_reg' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_CRCGenCompute.v:326]
INFO: [Synth 8-4471] merging register 'u_Data_Chain/u_Symbol_Interleaver/u_Interleaver/u_Write_Logic/u_Handle_Input_Control_Signals/u_Generate_Current_Frame_Status/Delay3_out1_reg' into 'u_Data_Chain/u_Symbol_Interleaver/u_Interleaver/u_Write_Logic/u_Handle_Input_Control_Signals/Delay2_out1_reg' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_Generate_Current_Frame_Status.v:52]
INFO: [Synth 8-5544] ROM "Radix22TwdlOctCorr_twdlIn_re" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Radix22TwdlOctCorr_twdlIn_im" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'u_MUL4/Complex4Multiply_twiddle_re_pipe1_reg[15:0]' into 'u_MUL4/Complex4Multiply_twiddle_re_pipe1_reg[15:0]' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_Complex4Multiply.v:164]
INFO: [Synth 8-4471] merging register 'u_MUL4/Complex4Multiply_twiddle_im_pipe1_reg[15:0]' into 'u_MUL4/Complex4Multiply_twiddle_im_pipe1_reg[15:0]' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_Complex4Multiply.v:165]
INFO: [Synth 8-4471] merging register 'u_MUL4/Complex4Multiply_din1_im_pipe1_reg[15:0]' into 'u_MUL4/Complex4Multiply_din1_im_pipe1_reg[15:0]' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_Complex4Multiply.v:165]
INFO: [Synth 8-4471] merging register 'u_MUL4/Complex4Multiply_din1_re_pipe1_reg[15:0]' into 'u_MUL4/Complex4Multiply_din1_re_pipe1_reg[15:0]' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_Complex4Multiply.v:164]
DSP Report: Generating DSP u_MUL4/prod2_re_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4/Complex4Multiply_twiddle_im_pipe1_reg is absorbed into DSP u_MUL4/prod2_re_reg.
DSP Report: register u_MUL4/Complex4Multiply_din1_im_pipe1_reg is absorbed into DSP u_MUL4/prod2_re_reg.
DSP Report: register u_MUL4/prod2_re_reg is absorbed into DSP u_MUL4/prod2_re_reg.
DSP Report: register u_MUL4/Complex4Multiply_mult2_re_pipe1_reg is absorbed into DSP u_MUL4/prod2_re_reg.
DSP Report: operator u_MUL4/Complex4Multiply_mult2_re_pipe10 is absorbed into DSP u_MUL4/prod2_re_reg.
DSP Report: Generating DSP u_MUL4/prod1_re_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4/Complex4Multiply_twiddle_re_pipe1_reg is absorbed into DSP u_MUL4/prod1_re_reg.
DSP Report: register u_MUL4/Complex4Multiply_din1_re_pipe1_reg is absorbed into DSP u_MUL4/prod1_re_reg.
DSP Report: register u_MUL4/prod1_re_reg is absorbed into DSP u_MUL4/prod1_re_reg.
DSP Report: register u_MUL4/Complex4Multiply_mult1_re_pipe1_reg is absorbed into DSP u_MUL4/prod1_re_reg.
DSP Report: operator u_MUL4/Complex4Multiply_mult1_re_pipe10 is absorbed into DSP u_MUL4/prod1_re_reg.
DSP Report: Generating DSP u_MUL4/prod2_im_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4/Complex4Multiply_twiddle_re_pipe1_reg is absorbed into DSP u_MUL4/prod2_im_reg.
DSP Report: register u_MUL4/Complex4Multiply_din1_im_pipe1_reg is absorbed into DSP u_MUL4/prod2_im_reg.
DSP Report: register u_MUL4/prod2_im_reg is absorbed into DSP u_MUL4/prod2_im_reg.
DSP Report: register u_MUL4/Complex4Multiply_mult2_im_pipe1_reg is absorbed into DSP u_MUL4/prod2_im_reg.
DSP Report: operator u_MUL4/Complex4Multiply_mult2_im_pipe10 is absorbed into DSP u_MUL4/prod2_im_reg.
DSP Report: Generating DSP u_MUL4/prod1_im_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4/Complex4Multiply_twiddle_im_pipe1_reg is absorbed into DSP u_MUL4/prod1_im_reg.
DSP Report: register u_MUL4/Complex4Multiply_din1_re_pipe1_reg is absorbed into DSP u_MUL4/prod1_im_reg.
DSP Report: register u_MUL4/prod1_im_reg is absorbed into DSP u_MUL4/prod1_im_reg.
DSP Report: register u_MUL4/Complex4Multiply_mult1_im_pipe1_reg is absorbed into DSP u_MUL4/prod1_im_reg.
DSP Report: operator u_MUL4/Complex4Multiply_mult1_im_pipe10 is absorbed into DSP u_MUL4/prod1_im_reg.
INFO: [Synth 8-4471] merging register 'u_SDFCOMMUTATOR_4/SDFCummutator_wrData_re_reg_reg[15:0]' into 'Radix22ButterflyG2_dinXTwdl_re_dly2_reg[15:0]' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_SDFCommutator4.v:132]
INFO: [Synth 8-4471] merging register 'u_SDFCOMMUTATOR_4/SDFCummutator_wrData_im_reg_reg[15:0]' into 'Radix22ButterflyG2_dinXTwdl_im_dly2_reg[15:0]' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_SDFCommutator4.v:133]
INFO: [Synth 8-5544] ROM "Radix22TwdlOctCorr_twdlIn_re" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Radix22TwdlOctCorr_twdlIn_im" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'u_MUL4/Complex4Multiply_twiddle_re_pipe1_reg[15:0]' into 'u_MUL4/Complex4Multiply_twiddle_re_pipe1_reg[15:0]' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_Complex4Multiply_block.v:164]
INFO: [Synth 8-4471] merging register 'u_MUL4/Complex4Multiply_twiddle_im_pipe1_reg[15:0]' into 'u_MUL4/Complex4Multiply_twiddle_im_pipe1_reg[15:0]' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_Complex4Multiply_block.v:165]
INFO: [Synth 8-4471] merging register 'Radix22ButterflyG1_dinXtwdl_re_dly1_reg[15:0]' into 'u_SDFCOMMUTATOR_5/SDFCummutator_wrData_re_reg_reg[15:0]' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_RADIX22FFT_SDF1_5.v:172]
INFO: [Synth 8-4471] merging register 'Radix22ButterflyG1_dinXtwdl_im_dly1_reg[15:0]' into 'u_SDFCOMMUTATOR_5/SDFCummutator_wrData_im_reg_reg[15:0]' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_RADIX22FFT_SDF1_5.v:173]
INFO: [Synth 8-4471] merging register 'u_MUL4/Complex4Multiply_din1_im_pipe1_reg[15:0]' into 'u_MUL4/Complex4Multiply_din1_im_pipe1_reg[15:0]' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_Complex4Multiply_block.v:165]
INFO: [Synth 8-4471] merging register 'u_MUL4/Complex4Multiply_din1_re_pipe1_reg[15:0]' into 'u_MUL4/Complex4Multiply_din1_re_pipe1_reg[15:0]' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_Complex4Multiply_block.v:164]
DSP Report: Generating DSP u_MUL4/prod2_re_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4/Complex4Multiply_twiddle_im_pipe1_reg is absorbed into DSP u_MUL4/prod2_re_reg.
DSP Report: register u_MUL4/Complex4Multiply_din1_im_pipe1_reg is absorbed into DSP u_MUL4/prod2_re_reg.
DSP Report: register u_MUL4/prod2_re_reg is absorbed into DSP u_MUL4/prod2_re_reg.
DSP Report: register u_MUL4/Complex4Multiply_mult2_re_pipe1_reg is absorbed into DSP u_MUL4/prod2_re_reg.
DSP Report: operator u_MUL4/Complex4Multiply_mult2_re_pipe10 is absorbed into DSP u_MUL4/prod2_re_reg.
DSP Report: Generating DSP u_MUL4/prod1_re_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4/Complex4Multiply_twiddle_re_pipe1_reg is absorbed into DSP u_MUL4/prod1_re_reg.
DSP Report: register u_MUL4/Complex4Multiply_din1_re_pipe1_reg is absorbed into DSP u_MUL4/prod1_re_reg.
DSP Report: register u_MUL4/prod1_re_reg is absorbed into DSP u_MUL4/prod1_re_reg.
DSP Report: register u_MUL4/Complex4Multiply_mult1_re_pipe1_reg is absorbed into DSP u_MUL4/prod1_re_reg.
DSP Report: operator u_MUL4/Complex4Multiply_mult1_re_pipe10 is absorbed into DSP u_MUL4/prod1_re_reg.
DSP Report: Generating DSP u_MUL4/prod2_im_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4/Complex4Multiply_twiddle_re_pipe1_reg is absorbed into DSP u_MUL4/prod2_im_reg.
DSP Report: register u_MUL4/Complex4Multiply_din1_im_pipe1_reg is absorbed into DSP u_MUL4/prod2_im_reg.
DSP Report: register u_MUL4/prod2_im_reg is absorbed into DSP u_MUL4/prod2_im_reg.
DSP Report: register u_MUL4/Complex4Multiply_mult2_im_pipe1_reg is absorbed into DSP u_MUL4/prod2_im_reg.
DSP Report: operator u_MUL4/Complex4Multiply_mult2_im_pipe10 is absorbed into DSP u_MUL4/prod2_im_reg.
DSP Report: Generating DSP u_MUL4/prod1_im_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4/Complex4Multiply_twiddle_im_pipe1_reg is absorbed into DSP u_MUL4/prod1_im_reg.
DSP Report: register u_MUL4/Complex4Multiply_din1_re_pipe1_reg is absorbed into DSP u_MUL4/prod1_im_reg.
DSP Report: register u_MUL4/prod1_im_reg is absorbed into DSP u_MUL4/prod1_im_reg.
DSP Report: register u_MUL4/Complex4Multiply_mult1_im_pipe1_reg is absorbed into DSP u_MUL4/prod1_im_reg.
DSP Report: operator u_MUL4/Complex4Multiply_mult1_im_pipe10 is absorbed into DSP u_MUL4/prod1_im_reg.
INFO: [Synth 8-4471] merging register 'btfin_re_reg[15:0]' into 'u_SDFCOMMUTATOR_6/SDFCummutator_wrData_re_reg_reg[15:0]' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_RADIX22FFT_SDF2_6.v:179]
INFO: [Synth 8-4471] merging register 'btfin_im_reg[15:0]' into 'u_SDFCOMMUTATOR_6/SDFCummutator_wrData_im_reg_reg[15:0]' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_RADIX22FFT_SDF2_6.v:207]
INFO: [Synth 8-5544] ROM "Radix22TwdlOctCorr_twdlIn_re" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Radix22TwdlOctCorr_twdlIn_im" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'u_MUL4/Complex4Multiply_twiddle_re_pipe1_reg[15:0]' into 'u_MUL4/Complex4Multiply_twiddle_re_pipe1_reg[15:0]' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_Complex4Multiply_block1.v:164]
INFO: [Synth 8-4471] merging register 'u_MUL4/Complex4Multiply_twiddle_im_pipe1_reg[15:0]' into 'u_MUL4/Complex4Multiply_twiddle_im_pipe1_reg[15:0]' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_Complex4Multiply_block1.v:165]
INFO: [Synth 8-4471] merging register 'Radix22ButterflyG1_dinXtwdl_re_dly1_reg[15:0]' into 'u_SDFCOMMUTATOR_7/SDFCummutator_wrData_re_reg_reg[15:0]' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_RADIX22FFT_SDF1_7.v:211]
INFO: [Synth 8-4471] merging register 'Radix22ButterflyG1_dinXtwdl_im_dly1_reg[15:0]' into 'u_SDFCOMMUTATOR_7/SDFCummutator_wrData_im_reg_reg[15:0]' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_RADIX22FFT_SDF1_7.v:212]
INFO: [Synth 8-4471] merging register 'u_MUL4/Complex4Multiply_din1_im_pipe1_reg[15:0]' into 'u_MUL4/Complex4Multiply_din1_im_pipe1_reg[15:0]' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_Complex4Multiply_block1.v:165]
INFO: [Synth 8-4471] merging register 'u_MUL4/Complex4Multiply_din1_re_pipe1_reg[15:0]' into 'u_MUL4/Complex4Multiply_din1_re_pipe1_reg[15:0]' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_Complex4Multiply_block1.v:164]
DSP Report: Generating DSP u_MUL4/prod2_re_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4/Complex4Multiply_twiddle_im_pipe1_reg is absorbed into DSP u_MUL4/prod2_re_reg.
DSP Report: register u_MUL4/Complex4Multiply_din1_im_pipe1_reg is absorbed into DSP u_MUL4/prod2_re_reg.
DSP Report: register u_MUL4/prod2_re_reg is absorbed into DSP u_MUL4/prod2_re_reg.
DSP Report: register u_MUL4/Complex4Multiply_mult2_re_pipe1_reg is absorbed into DSP u_MUL4/prod2_re_reg.
DSP Report: operator u_MUL4/Complex4Multiply_mult2_re_pipe10 is absorbed into DSP u_MUL4/prod2_re_reg.
DSP Report: Generating DSP u_MUL4/prod1_re_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4/Complex4Multiply_twiddle_re_pipe1_reg is absorbed into DSP u_MUL4/prod1_re_reg.
DSP Report: register u_MUL4/Complex4Multiply_din1_re_pipe1_reg is absorbed into DSP u_MUL4/prod1_re_reg.
DSP Report: register u_MUL4/prod1_re_reg is absorbed into DSP u_MUL4/prod1_re_reg.
DSP Report: register u_MUL4/Complex4Multiply_mult1_re_pipe1_reg is absorbed into DSP u_MUL4/prod1_re_reg.
DSP Report: operator u_MUL4/Complex4Multiply_mult1_re_pipe10 is absorbed into DSP u_MUL4/prod1_re_reg.
DSP Report: Generating DSP u_MUL4/prod2_im_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4/Complex4Multiply_twiddle_re_pipe1_reg is absorbed into DSP u_MUL4/prod2_im_reg.
DSP Report: register u_MUL4/Complex4Multiply_din1_im_pipe1_reg is absorbed into DSP u_MUL4/prod2_im_reg.
DSP Report: register u_MUL4/prod2_im_reg is absorbed into DSP u_MUL4/prod2_im_reg.
DSP Report: register u_MUL4/Complex4Multiply_mult2_im_pipe1_reg is absorbed into DSP u_MUL4/prod2_im_reg.
DSP Report: operator u_MUL4/Complex4Multiply_mult2_im_pipe10 is absorbed into DSP u_MUL4/prod2_im_reg.
DSP Report: Generating DSP u_MUL4/prod1_im_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_MUL4/Complex4Multiply_twiddle_im_pipe1_reg is absorbed into DSP u_MUL4/prod1_im_reg.
DSP Report: register u_MUL4/Complex4Multiply_din1_re_pipe1_reg is absorbed into DSP u_MUL4/prod1_im_reg.
DSP Report: register u_MUL4/prod1_im_reg is absorbed into DSP u_MUL4/prod1_im_reg.
DSP Report: register u_MUL4/Complex4Multiply_mult1_im_pipe1_reg is absorbed into DSP u_MUL4/prod1_im_reg.
DSP Report: operator u_MUL4/Complex4Multiply_mult1_im_pipe10 is absorbed into DSP u_MUL4/prod1_im_reg.
INFO: [Synth 8-4471] merging register 'u_delayLine0_1/dataEndEn_reg' into 'u_delayLine0/dataEndEn_reg' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/Addressable_Delay_Line_block18.v:62]
INFO: [Synth 8-4471] merging register 'u_delayLine1_1/dataEndEn_reg' into 'u_delayLine1/dataEndEn_reg' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/Addressable_Delay_Line_block18.v:62]
INFO: [Synth 8-4471] merging register 'u_delayLine2_1/dataEndEn_reg' into 'u_delayLine2/dataEndEn_reg' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/Addressable_Delay_Line_block18.v:62]
INFO: [Synth 8-4471] merging register 'u_delayLine3_1/dataEndEn_reg' into 'u_delayLine3/dataEndEn_reg' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/Addressable_Delay_Line_block18.v:62]
INFO: [Synth 8-4471] merging register 'u_delayLine4_1/dataEndEn_reg' into 'u_delayLine4/dataEndEn_reg' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/Addressable_Delay_Line_block18.v:62]
INFO: [Synth 8-4471] merging register 'u_delayLine5_1/dataEndEn_reg' into 'u_delayLine5/dataEndEn_reg' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/Addressable_Delay_Line_block18.v:62]
INFO: [Synth 8-4471] merging register 'u_delayLine6_1/dataEndEn_reg' into 'u_delayLine6/dataEndEn_reg' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/Addressable_Delay_Line_block18.v:62]
INFO: [Synth 8-4471] merging register 'u_delayLine7_1/dataEndEn_reg' into 'u_delayLine7/dataEndEn_reg' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/Addressable_Delay_Line_block18.v:62]
INFO: [Synth 8-4471] merging register 'u_delayLine8_1/dataEndEn_reg' into 'u_delayLine8/dataEndEn_reg' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/Addressable_Delay_Line_block18.v:62]
INFO: [Synth 8-4471] merging register 'u_filterTap4_1/fTap_coef_reg1_reg[15:0]' into 'u_filterTap4/fTap_coef_reg1_reg[15:0]' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/FilterTapSystolic_block4.v:64]
INFO: [Synth 8-4471] merging register 'u_filterTap4_1/fTap_coef_reg2_reg[15:0]' into 'u_filterTap4/fTap_coef_reg2_reg[15:0]' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/FilterTapSystolic_block4.v:62]
INFO: [Synth 8-4471] merging register 'u_filterTap0_1/fTap_coef_reg1_reg[15:0]' into 'u_filterTap0/fTap_coef_reg1_reg[15:0]' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/FilterTapSystolic_block4.v:64]
INFO: [Synth 8-4471] merging register 'u_filterTap1_1/fTap_coef_reg1_reg[15:0]' into 'u_filterTap1/fTap_coef_reg1_reg[15:0]' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/FilterTapSystolic_block4.v:64]
INFO: [Synth 8-4471] merging register 'u_filterTap2_1/fTap_coef_reg1_reg[15:0]' into 'u_filterTap2/fTap_coef_reg1_reg[15:0]' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/FilterTapSystolic_block4.v:64]
INFO: [Synth 8-4471] merging register 'u_filterTap3_1/fTap_coef_reg1_reg[15:0]' into 'u_filterTap3/fTap_coef_reg1_reg[15:0]' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/FilterTapSystolic_block4.v:64]
INFO: [Synth 8-4471] merging register 'u_filterTap5_1/fTap_coef_reg1_reg[15:0]' into 'u_filterTap5/fTap_coef_reg1_reg[15:0]' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/FilterTapSystolic_block4.v:64]
INFO: [Synth 8-4471] merging register 'u_filterTap6_1/fTap_coef_reg1_reg[15:0]' into 'u_filterTap6/fTap_coef_reg1_reg[15:0]' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/FilterTapSystolic_block4.v:64]
INFO: [Synth 8-4471] merging register 'u_filterTap7_1/fTap_coef_reg1_reg[15:0]' into 'u_filterTap7/fTap_coef_reg1_reg[15:0]' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/FilterTapSystolic_block4.v:64]
INFO: [Synth 8-4471] merging register 'u_filterTap8_1/fTap_coef_reg1_reg[15:0]' into 'u_filterTap8/fTap_coef_reg1_reg[15:0]' [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/FilterTapSystolic_block4.v:64]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP u_filterTap0/fTap_addout_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register u_filterTap0/fTap_addout_reg_reg is absorbed into DSP u_filterTap0/fTap_addout_reg_reg.
DSP Report: register u_filterTap0/fTap_addout_reg_reg is absorbed into DSP u_filterTap0/fTap_addout_reg_reg.
DSP Report: register u_filterTap0/fTap_din_reg1_reg is absorbed into DSP u_filterTap0/fTap_addout_reg_reg.
DSP Report: register u_filterTap0/fTap_din_reg2_reg is absorbed into DSP u_filterTap0/fTap_addout_reg_reg.
DSP Report: register u_filterTap0/fTap_addout_reg_reg is absorbed into DSP u_filterTap0/fTap_addout_reg_reg.
DSP Report: register u_filterTap0/fTap_mult_reg_reg is absorbed into DSP u_filterTap0/fTap_addout_reg_reg.
DSP Report: operator u_filterTap0/fTap_addout_reg_next is absorbed into DSP u_filterTap0/fTap_addout_reg_reg.
DSP Report: operator u_filterTap0/fTap_mult_reg0 is absorbed into DSP u_filterTap0/fTap_addout_reg_reg.
DSP Report: Generating DSP u_filterTap1/fTap_addout_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register u_filterTap1/fTap_addout_reg_reg is absorbed into DSP u_filterTap1/fTap_addout_reg_reg.
DSP Report: register u_filterTap1/fTap_addout_reg_reg is absorbed into DSP u_filterTap1/fTap_addout_reg_reg.
DSP Report: register u_filterTap1/fTap_din_reg1_reg is absorbed into DSP u_filterTap1/fTap_addout_reg_reg.
DSP Report: register u_filterTap1/fTap_din_reg2_reg is absorbed into DSP u_filterTap1/fTap_addout_reg_reg.
DSP Report: register u_filterTap1/fTap_addout_reg_reg is absorbed into DSP u_filterTap1/fTap_addout_reg_reg.
DSP Report: register u_filterTap1/fTap_mult_reg_reg is absorbed into DSP u_filterTap1/fTap_addout_reg_reg.
DSP Report: operator u_filterTap1/fTap_addout_reg_next is absorbed into DSP u_filterTap1/fTap_addout_reg_reg.
DSP Report: operator u_filterTap1/fTap_mult_reg0 is absorbed into DSP u_filterTap1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_filterTap2/fTap_addout_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register u_filterTap2/fTap_addout_reg_reg is absorbed into DSP u_filterTap2/fTap_addout_reg_reg.
DSP Report: register u_filterTap2/fTap_addout_reg_reg is absorbed into DSP u_filterTap2/fTap_addout_reg_reg.
DSP Report: register u_filterTap2/fTap_din_reg1_reg is absorbed into DSP u_filterTap2/fTap_addout_reg_reg.
DSP Report: register u_filterTap2/fTap_din_reg2_reg is absorbed into DSP u_filterTap2/fTap_addout_reg_reg.
DSP Report: register u_filterTap2/fTap_addout_reg_reg is absorbed into DSP u_filterTap2/fTap_addout_reg_reg.
DSP Report: register u_filterTap2/fTap_mult_reg_reg is absorbed into DSP u_filterTap2/fTap_addout_reg_reg.
DSP Report: operator u_filterTap2/fTap_addout_reg_next is absorbed into DSP u_filterTap2/fTap_addout_reg_reg.
DSP Report: operator u_filterTap2/fTap_mult_reg0 is absorbed into DSP u_filterTap2/fTap_addout_reg_reg.
DSP Report: Generating DSP u_filterTap3/fTap_addout_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register u_filterTap3/fTap_addout_reg_reg is absorbed into DSP u_filterTap3/fTap_addout_reg_reg.
DSP Report: register u_filterTap3/fTap_addout_reg_reg is absorbed into DSP u_filterTap3/fTap_addout_reg_reg.
DSP Report: register u_filterTap3/fTap_din_reg1_reg is absorbed into DSP u_filterTap3/fTap_addout_reg_reg.
DSP Report: register u_filterTap3/fTap_din_reg2_reg is absorbed into DSP u_filterTap3/fTap_addout_reg_reg.
DSP Report: register u_filterTap3/fTap_addout_reg_reg is absorbed into DSP u_filterTap3/fTap_addout_reg_reg.
DSP Report: register u_filterTap3/fTap_mult_reg_reg is absorbed into DSP u_filterTap3/fTap_addout_reg_reg.
DSP Report: operator u_filterTap3/fTap_addout_reg_next is absorbed into DSP u_filterTap3/fTap_addout_reg_reg.
DSP Report: operator u_filterTap3/fTap_mult_reg0 is absorbed into DSP u_filterTap3/fTap_addout_reg_reg.
DSP Report: Generating DSP u_filterTap4/fTap_addout_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register u_filterTap4/fTap_coef_reg1_reg is absorbed into DSP u_filterTap4/fTap_addout_reg_reg.
DSP Report: register u_filterTap4/fTap_coef_reg2_reg is absorbed into DSP u_filterTap4/fTap_addout_reg_reg.
DSP Report: register u_filterTap4/fTap_din_reg1_reg is absorbed into DSP u_filterTap4/fTap_addout_reg_reg.
DSP Report: register u_filterTap4/fTap_din_reg2_reg is absorbed into DSP u_filterTap4/fTap_addout_reg_reg.
DSP Report: register u_filterTap4/fTap_addout_reg_reg is absorbed into DSP u_filterTap4/fTap_addout_reg_reg.
DSP Report: register u_filterTap4/fTap_mult_reg_reg is absorbed into DSP u_filterTap4/fTap_addout_reg_reg.
DSP Report: operator u_filterTap4/fTap_addout_reg_next is absorbed into DSP u_filterTap4/fTap_addout_reg_reg.
DSP Report: operator u_filterTap4/fTap_mult_reg0 is absorbed into DSP u_filterTap4/fTap_addout_reg_reg.
DSP Report: Generating DSP u_filterTap5/fTap_addout_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register u_filterTap5/fTap_addout_reg_reg is absorbed into DSP u_filterTap5/fTap_addout_reg_reg.
DSP Report: register u_filterTap5/fTap_addout_reg_reg is absorbed into DSP u_filterTap5/fTap_addout_reg_reg.
DSP Report: register u_filterTap5/fTap_din_reg1_reg is absorbed into DSP u_filterTap5/fTap_addout_reg_reg.
DSP Report: register u_filterTap5/fTap_din_reg2_reg is absorbed into DSP u_filterTap5/fTap_addout_reg_reg.
DSP Report: register u_filterTap5/fTap_addout_reg_reg is absorbed into DSP u_filterTap5/fTap_addout_reg_reg.
DSP Report: register u_filterTap5/fTap_mult_reg_reg is absorbed into DSP u_filterTap5/fTap_addout_reg_reg.
DSP Report: operator u_filterTap5/fTap_addout_reg_next is absorbed into DSP u_filterTap5/fTap_addout_reg_reg.
DSP Report: operator u_filterTap5/fTap_mult_reg0 is absorbed into DSP u_filterTap5/fTap_addout_reg_reg.
DSP Report: Generating DSP u_filterTap6/fTap_addout_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register u_filterTap6/fTap_addout_reg_reg is absorbed into DSP u_filterTap6/fTap_addout_reg_reg.
DSP Report: register u_filterTap6/fTap_addout_reg_reg is absorbed into DSP u_filterTap6/fTap_addout_reg_reg.
DSP Report: register u_filterTap6/fTap_din_reg1_reg is absorbed into DSP u_filterTap6/fTap_addout_reg_reg.
DSP Report: register u_filterTap6/fTap_din_reg2_reg is absorbed into DSP u_filterTap6/fTap_addout_reg_reg.
DSP Report: register u_filterTap6/fTap_addout_reg_reg is absorbed into DSP u_filterTap6/fTap_addout_reg_reg.
DSP Report: register u_filterTap6/fTap_mult_reg_reg is absorbed into DSP u_filterTap6/fTap_addout_reg_reg.
DSP Report: operator u_filterTap6/fTap_addout_reg_next is absorbed into DSP u_filterTap6/fTap_addout_reg_reg.
DSP Report: operator u_filterTap6/fTap_mult_reg0 is absorbed into DSP u_filterTap6/fTap_addout_reg_reg.
DSP Report: Generating DSP u_filterTap7/fTap_addout_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register u_filterTap7/fTap_addout_reg_reg is absorbed into DSP u_filterTap7/fTap_addout_reg_reg.
DSP Report: register u_filterTap7/fTap_addout_reg_reg is absorbed into DSP u_filterTap7/fTap_addout_reg_reg.
DSP Report: register u_filterTap7/fTap_din_reg1_reg is absorbed into DSP u_filterTap7/fTap_addout_reg_reg.
DSP Report: register u_filterTap7/fTap_din_reg2_reg is absorbed into DSP u_filterTap7/fTap_addout_reg_reg.
DSP Report: register u_filterTap7/fTap_addout_reg_reg is absorbed into DSP u_filterTap7/fTap_addout_reg_reg.
DSP Report: register u_filterTap7/fTap_mult_reg_reg is absorbed into DSP u_filterTap7/fTap_addout_reg_reg.
DSP Report: operator u_filterTap7/fTap_addout_reg_next is absorbed into DSP u_filterTap7/fTap_addout_reg_reg.
DSP Report: operator u_filterTap7/fTap_mult_reg0 is absorbed into DSP u_filterTap7/fTap_addout_reg_reg.
DSP Report: Generating DSP u_filterTap8/fTap_addout_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register u_filterTap8/fTap_addout_reg_reg is absorbed into DSP u_filterTap8/fTap_addout_reg_reg.
DSP Report: register u_filterTap8/fTap_addout_reg_reg is absorbed into DSP u_filterTap8/fTap_addout_reg_reg.
DSP Report: register u_filterTap8/fTap_din_reg1_reg is absorbed into DSP u_filterTap8/fTap_addout_reg_reg.
DSP Report: register u_filterTap8/fTap_din_reg2_reg is absorbed into DSP u_filterTap8/fTap_addout_reg_reg.
DSP Report: register u_filterTap8/fTap_addout_reg_reg is absorbed into DSP u_filterTap8/fTap_addout_reg_reg.
DSP Report: register u_filterTap8/fTap_mult_reg_reg is absorbed into DSP u_filterTap8/fTap_addout_reg_reg.
DSP Report: operator u_filterTap8/fTap_addout_reg_next is absorbed into DSP u_filterTap8/fTap_addout_reg_reg.
DSP Report: operator u_filterTap8/fTap_mult_reg0 is absorbed into DSP u_filterTap8/fTap_addout_reg_reg.
DSP Report: Generating DSP u_filterTap0_1/fTap_addout_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register u_filterTap0_1/fTap_addout_reg_reg is absorbed into DSP u_filterTap0_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap0_1/fTap_addout_reg_reg is absorbed into DSP u_filterTap0_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap0_1/fTap_din_reg1_reg is absorbed into DSP u_filterTap0_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap0_1/fTap_din_reg2_reg is absorbed into DSP u_filterTap0_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap0_1/fTap_addout_reg_reg is absorbed into DSP u_filterTap0_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap0_1/fTap_mult_reg_reg is absorbed into DSP u_filterTap0_1/fTap_addout_reg_reg.
DSP Report: operator u_filterTap0_1/fTap_addout_reg_next is absorbed into DSP u_filterTap0_1/fTap_addout_reg_reg.
DSP Report: operator u_filterTap0_1/fTap_mult_reg0 is absorbed into DSP u_filterTap0_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_filterTap1_1/fTap_addout_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register u_filterTap1_1/fTap_addout_reg_reg is absorbed into DSP u_filterTap1_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap1_1/fTap_addout_reg_reg is absorbed into DSP u_filterTap1_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap1_1/fTap_din_reg1_reg is absorbed into DSP u_filterTap1_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap1_1/fTap_din_reg2_reg is absorbed into DSP u_filterTap1_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap1_1/fTap_addout_reg_reg is absorbed into DSP u_filterTap1_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap1_1/fTap_mult_reg_reg is absorbed into DSP u_filterTap1_1/fTap_addout_reg_reg.
DSP Report: operator u_filterTap1_1/fTap_addout_reg_next is absorbed into DSP u_filterTap1_1/fTap_addout_reg_reg.
DSP Report: operator u_filterTap1_1/fTap_mult_reg0 is absorbed into DSP u_filterTap1_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_filterTap2_1/fTap_addout_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register u_filterTap2_1/fTap_addout_reg_reg is absorbed into DSP u_filterTap2_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap2_1/fTap_addout_reg_reg is absorbed into DSP u_filterTap2_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap2_1/fTap_din_reg1_reg is absorbed into DSP u_filterTap2_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap2_1/fTap_din_reg2_reg is absorbed into DSP u_filterTap2_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap2_1/fTap_addout_reg_reg is absorbed into DSP u_filterTap2_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap2_1/fTap_mult_reg_reg is absorbed into DSP u_filterTap2_1/fTap_addout_reg_reg.
DSP Report: operator u_filterTap2_1/fTap_addout_reg_next is absorbed into DSP u_filterTap2_1/fTap_addout_reg_reg.
DSP Report: operator u_filterTap2_1/fTap_mult_reg0 is absorbed into DSP u_filterTap2_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_filterTap3_1/fTap_addout_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register u_filterTap3_1/fTap_addout_reg_reg is absorbed into DSP u_filterTap3_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap3_1/fTap_addout_reg_reg is absorbed into DSP u_filterTap3_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap3_1/fTap_din_reg1_reg is absorbed into DSP u_filterTap3_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap3_1/fTap_din_reg2_reg is absorbed into DSP u_filterTap3_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap3_1/fTap_addout_reg_reg is absorbed into DSP u_filterTap3_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap3_1/fTap_mult_reg_reg is absorbed into DSP u_filterTap3_1/fTap_addout_reg_reg.
DSP Report: operator u_filterTap3_1/fTap_addout_reg_next is absorbed into DSP u_filterTap3_1/fTap_addout_reg_reg.
DSP Report: operator u_filterTap3_1/fTap_mult_reg0 is absorbed into DSP u_filterTap3_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_filterTap4_1/fTap_addout_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register u_filterTap4/fTap_coef_reg1_reg is absorbed into DSP u_filterTap4_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap4_1/fTap_din_reg1_reg is absorbed into DSP u_filterTap4_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap4_1/fTap_din_reg2_reg is absorbed into DSP u_filterTap4_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap4/fTap_coef_reg2_reg is absorbed into DSP u_filterTap4_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap4_1/fTap_addout_reg_reg is absorbed into DSP u_filterTap4_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap4_1/fTap_mult_reg_reg is absorbed into DSP u_filterTap4_1/fTap_addout_reg_reg.
DSP Report: operator u_filterTap4_1/fTap_addout_reg_next is absorbed into DSP u_filterTap4_1/fTap_addout_reg_reg.
DSP Report: operator u_filterTap4_1/fTap_mult_reg0 is absorbed into DSP u_filterTap4_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_filterTap5_1/fTap_addout_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register u_filterTap5_1/fTap_addout_reg_reg is absorbed into DSP u_filterTap5_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap5_1/fTap_addout_reg_reg is absorbed into DSP u_filterTap5_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap5_1/fTap_din_reg1_reg is absorbed into DSP u_filterTap5_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap5_1/fTap_din_reg2_reg is absorbed into DSP u_filterTap5_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap5_1/fTap_addout_reg_reg is absorbed into DSP u_filterTap5_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap5_1/fTap_mult_reg_reg is absorbed into DSP u_filterTap5_1/fTap_addout_reg_reg.
DSP Report: operator u_filterTap5_1/fTap_addout_reg_next is absorbed into DSP u_filterTap5_1/fTap_addout_reg_reg.
DSP Report: operator u_filterTap5_1/fTap_mult_reg0 is absorbed into DSP u_filterTap5_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_filterTap6_1/fTap_addout_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register u_filterTap6_1/fTap_addout_reg_reg is absorbed into DSP u_filterTap6_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap6_1/fTap_addout_reg_reg is absorbed into DSP u_filterTap6_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap6_1/fTap_din_reg1_reg is absorbed into DSP u_filterTap6_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap6_1/fTap_din_reg2_reg is absorbed into DSP u_filterTap6_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap6_1/fTap_addout_reg_reg is absorbed into DSP u_filterTap6_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap6_1/fTap_mult_reg_reg is absorbed into DSP u_filterTap6_1/fTap_addout_reg_reg.
DSP Report: operator u_filterTap6_1/fTap_addout_reg_next is absorbed into DSP u_filterTap6_1/fTap_addout_reg_reg.
DSP Report: operator u_filterTap6_1/fTap_mult_reg0 is absorbed into DSP u_filterTap6_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_filterTap7_1/fTap_addout_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register u_filterTap7_1/fTap_addout_reg_reg is absorbed into DSP u_filterTap7_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap7_1/fTap_addout_reg_reg is absorbed into DSP u_filterTap7_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap7_1/fTap_din_reg1_reg is absorbed into DSP u_filterTap7_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap7_1/fTap_din_reg2_reg is absorbed into DSP u_filterTap7_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap7_1/fTap_addout_reg_reg is absorbed into DSP u_filterTap7_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap7_1/fTap_mult_reg_reg is absorbed into DSP u_filterTap7_1/fTap_addout_reg_reg.
DSP Report: operator u_filterTap7_1/fTap_addout_reg_next is absorbed into DSP u_filterTap7_1/fTap_addout_reg_reg.
DSP Report: operator u_filterTap7_1/fTap_mult_reg0 is absorbed into DSP u_filterTap7_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_filterTap8_1/fTap_addout_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register u_filterTap8_1/fTap_addout_reg_reg is absorbed into DSP u_filterTap8_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap8_1/fTap_addout_reg_reg is absorbed into DSP u_filterTap8_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap8_1/fTap_din_reg1_reg is absorbed into DSP u_filterTap8_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap8_1/fTap_din_reg2_reg is absorbed into DSP u_filterTap8_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap8_1/fTap_addout_reg_reg is absorbed into DSP u_filterTap8_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap8_1/fTap_mult_reg_reg is absorbed into DSP u_filterTap8_1/fTap_addout_reg_reg.
DSP Report: operator u_filterTap8_1/fTap_addout_reg_next is absorbed into DSP u_filterTap8_1/fTap_addout_reg_reg.
DSP Report: operator u_filterTap8_1/fTap_mult_reg0 is absorbed into DSP u_filterTap8_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_filterTap0/fTap_addout_reg_reg, operation Mode is: ((D'+A'')*B'')'.
DSP Report: register u_filterTap0/fTap_din2_reg1_reg is absorbed into DSP u_filterTap0/fTap_addout_reg_reg.
DSP Report: register u_filterTap0/fTap_coef_reg1_reg is absorbed into DSP u_filterTap0/fTap_addout_reg_reg.
DSP Report: register u_filterTap0/fTap_coef_reg2_reg is absorbed into DSP u_filterTap0/fTap_addout_reg_reg.
DSP Report: register u_filterTap0/fTap_din1_reg1_reg is absorbed into DSP u_filterTap0/fTap_addout_reg_reg.
DSP Report: register u_filterTap0/fTap_din1_reg2_reg is absorbed into DSP u_filterTap0/fTap_addout_reg_reg.
DSP Report: register u_filterTap0/fTap_addout_reg_reg is absorbed into DSP u_filterTap0/fTap_addout_reg_reg.
DSP Report: register u_filterTap0/fTap_mult_reg_reg is absorbed into DSP u_filterTap0/fTap_addout_reg_reg.
DSP Report: register u_filterTap0/fTap_preAdd_reg_reg is absorbed into DSP u_filterTap0/fTap_addout_reg_reg.
DSP Report: operator u_filterTap0/fTap_addout_reg_next is absorbed into DSP u_filterTap0/fTap_addout_reg_reg.
DSP Report: operator u_filterTap0/fTap_mult_reg_next is absorbed into DSP u_filterTap0/fTap_addout_reg_reg.
DSP Report: operator u_filterTap0/fTap_preAdd_reg_next is absorbed into DSP u_filterTap0/fTap_addout_reg_reg.
DSP Report: Generating DSP u_filterTap1/fTap_addout_reg_reg, operation Mode is: (PCIN+((D'+A'')*B'')')'.
DSP Report: register u_filterTap1/fTap_din2_reg1_reg is absorbed into DSP u_filterTap1/fTap_addout_reg_reg.
DSP Report: register u_filterTap1/fTap_coef_reg1_reg is absorbed into DSP u_filterTap1/fTap_addout_reg_reg.
DSP Report: register u_filterTap1/fTap_coef_reg2_reg is absorbed into DSP u_filterTap1/fTap_addout_reg_reg.
DSP Report: register u_filterTap1/fTap_din1_reg1_reg is absorbed into DSP u_filterTap1/fTap_addout_reg_reg.
DSP Report: register u_filterTap1/fTap_din1_reg2_reg is absorbed into DSP u_filterTap1/fTap_addout_reg_reg.
DSP Report: register u_filterTap1/fTap_addout_reg_reg is absorbed into DSP u_filterTap1/fTap_addout_reg_reg.
DSP Report: register u_filterTap1/fTap_mult_reg_reg is absorbed into DSP u_filterTap1/fTap_addout_reg_reg.
DSP Report: register u_filterTap1/fTap_preAdd_reg_reg is absorbed into DSP u_filterTap1/fTap_addout_reg_reg.
DSP Report: operator u_filterTap1/fTap_addout_reg_next is absorbed into DSP u_filterTap1/fTap_addout_reg_reg.
DSP Report: operator u_filterTap1/fTap_mult_reg_next is absorbed into DSP u_filterTap1/fTap_addout_reg_reg.
DSP Report: operator u_filterTap1/fTap_preAdd_reg_next is absorbed into DSP u_filterTap1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_filterTap2/fTap_addout_reg_reg, operation Mode is: (PCIN+((D'+A'')*B'')')'.
DSP Report: register u_filterTap2/fTap_din2_reg1_reg is absorbed into DSP u_filterTap2/fTap_addout_reg_reg.
DSP Report: register u_filterTap2/fTap_coef_reg1_reg is absorbed into DSP u_filterTap2/fTap_addout_reg_reg.
DSP Report: register u_filterTap2/fTap_coef_reg2_reg is absorbed into DSP u_filterTap2/fTap_addout_reg_reg.
DSP Report: register u_filterTap2/fTap_din1_reg1_reg is absorbed into DSP u_filterTap2/fTap_addout_reg_reg.
DSP Report: register u_filterTap2/fTap_din1_reg2_reg is absorbed into DSP u_filterTap2/fTap_addout_reg_reg.
DSP Report: register u_filterTap2/fTap_addout_reg_reg is absorbed into DSP u_filterTap2/fTap_addout_reg_reg.
DSP Report: register u_filterTap2/fTap_mult_reg_reg is absorbed into DSP u_filterTap2/fTap_addout_reg_reg.
DSP Report: register u_filterTap2/fTap_preAdd_reg_reg is absorbed into DSP u_filterTap2/fTap_addout_reg_reg.
DSP Report: operator u_filterTap2/fTap_addout_reg_next is absorbed into DSP u_filterTap2/fTap_addout_reg_reg.
DSP Report: operator u_filterTap2/fTap_mult_reg_next is absorbed into DSP u_filterTap2/fTap_addout_reg_reg.
DSP Report: operator u_filterTap2/fTap_preAdd_reg_next is absorbed into DSP u_filterTap2/fTap_addout_reg_reg.
DSP Report: Generating DSP u_filterTap3/fTap_addout_reg_reg, operation Mode is: (PCIN+((D'+A'')*B'')')'.
DSP Report: register u_filterTap3/fTap_din2_reg1_reg is absorbed into DSP u_filterTap3/fTap_addout_reg_reg.
DSP Report: register u_filterTap3/fTap_coef_reg1_reg is absorbed into DSP u_filterTap3/fTap_addout_reg_reg.
DSP Report: register u_filterTap3/fTap_coef_reg2_reg is absorbed into DSP u_filterTap3/fTap_addout_reg_reg.
DSP Report: register u_filterTap3/fTap_din1_reg1_reg is absorbed into DSP u_filterTap3/fTap_addout_reg_reg.
DSP Report: register u_filterTap3/fTap_din1_reg2_reg is absorbed into DSP u_filterTap3/fTap_addout_reg_reg.
DSP Report: register u_filterTap3/fTap_addout_reg_reg is absorbed into DSP u_filterTap3/fTap_addout_reg_reg.
DSP Report: register u_filterTap3/fTap_mult_reg_reg is absorbed into DSP u_filterTap3/fTap_addout_reg_reg.
DSP Report: register u_filterTap3/fTap_preAdd_reg_reg is absorbed into DSP u_filterTap3/fTap_addout_reg_reg.
DSP Report: operator u_filterTap3/fTap_addout_reg_next is absorbed into DSP u_filterTap3/fTap_addout_reg_reg.
DSP Report: operator u_filterTap3/fTap_mult_reg_next is absorbed into DSP u_filterTap3/fTap_addout_reg_reg.
DSP Report: operator u_filterTap3/fTap_preAdd_reg_next is absorbed into DSP u_filterTap3/fTap_addout_reg_reg.
DSP Report: Generating DSP u_filterTap4/fTap_addout_reg_reg, operation Mode is: (PCIN+((D'+A'')*B'')')'.
DSP Report: register u_filterTap4/fTap_din2_reg1_reg is absorbed into DSP u_filterTap4/fTap_addout_reg_reg.
DSP Report: register u_filterTap4/fTap_coef_reg1_reg is absorbed into DSP u_filterTap4/fTap_addout_reg_reg.
DSP Report: register u_filterTap4/fTap_coef_reg2_reg is absorbed into DSP u_filterTap4/fTap_addout_reg_reg.
DSP Report: register u_filterTap4/fTap_din1_reg1_reg is absorbed into DSP u_filterTap4/fTap_addout_reg_reg.
DSP Report: register u_filterTap4/fTap_din1_reg2_reg is absorbed into DSP u_filterTap4/fTap_addout_reg_reg.
DSP Report: register u_filterTap4/fTap_addout_reg_reg is absorbed into DSP u_filterTap4/fTap_addout_reg_reg.
DSP Report: register u_filterTap4/fTap_mult_reg_reg is absorbed into DSP u_filterTap4/fTap_addout_reg_reg.
DSP Report: register u_filterTap4/fTap_preAdd_reg_reg is absorbed into DSP u_filterTap4/fTap_addout_reg_reg.
DSP Report: operator u_filterTap4/fTap_addout_reg_next is absorbed into DSP u_filterTap4/fTap_addout_reg_reg.
DSP Report: operator u_filterTap4/fTap_mult_reg_next is absorbed into DSP u_filterTap4/fTap_addout_reg_reg.
DSP Report: operator u_filterTap4/fTap_preAdd_reg_next is absorbed into DSP u_filterTap4/fTap_addout_reg_reg.
DSP Report: Generating DSP u_filterTap0_1/fTap_addout_reg_reg, operation Mode is: ((D'+A'')*B'')'.
DSP Report: register u_filterTap0_1/fTap_din2_reg1_reg is absorbed into DSP u_filterTap0_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap0/fTap_coef_reg1_reg is absorbed into DSP u_filterTap0_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap0_1/fTap_din1_reg1_reg is absorbed into DSP u_filterTap0_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap0_1/fTap_din1_reg2_reg is absorbed into DSP u_filterTap0_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap0/fTap_coef_reg2_reg is absorbed into DSP u_filterTap0_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap0_1/fTap_addout_reg_reg is absorbed into DSP u_filterTap0_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap0_1/fTap_mult_reg_reg is absorbed into DSP u_filterTap0_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap0_1/fTap_preAdd_reg_reg is absorbed into DSP u_filterTap0_1/fTap_addout_reg_reg.
DSP Report: operator u_filterTap0_1/fTap_addout_reg_next is absorbed into DSP u_filterTap0_1/fTap_addout_reg_reg.
DSP Report: operator u_filterTap0_1/fTap_mult_reg_next is absorbed into DSP u_filterTap0_1/fTap_addout_reg_reg.
DSP Report: operator u_filterTap0_1/fTap_preAdd_reg_next is absorbed into DSP u_filterTap0_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_filterTap1_1/fTap_addout_reg_reg, operation Mode is: (PCIN+((D'+A'')*B'')')'.
DSP Report: register u_filterTap1_1/fTap_din2_reg1_reg is absorbed into DSP u_filterTap1_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap1/fTap_coef_reg1_reg is absorbed into DSP u_filterTap1_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap1_1/fTap_din1_reg1_reg is absorbed into DSP u_filterTap1_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap1_1/fTap_din1_reg2_reg is absorbed into DSP u_filterTap1_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap1/fTap_coef_reg2_reg is absorbed into DSP u_filterTap1_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap1_1/fTap_addout_reg_reg is absorbed into DSP u_filterTap1_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap1_1/fTap_mult_reg_reg is absorbed into DSP u_filterTap1_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap1_1/fTap_preAdd_reg_reg is absorbed into DSP u_filterTap1_1/fTap_addout_reg_reg.
DSP Report: operator u_filterTap1_1/fTap_addout_reg_next is absorbed into DSP u_filterTap1_1/fTap_addout_reg_reg.
DSP Report: operator u_filterTap1_1/fTap_mult_reg_next is absorbed into DSP u_filterTap1_1/fTap_addout_reg_reg.
DSP Report: operator u_filterTap1_1/fTap_preAdd_reg_next is absorbed into DSP u_filterTap1_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_filterTap2_1/fTap_addout_reg_reg, operation Mode is: (PCIN+((D'+A'')*B'')')'.
DSP Report: register u_filterTap2_1/fTap_din2_reg1_reg is absorbed into DSP u_filterTap2_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap2/fTap_coef_reg1_reg is absorbed into DSP u_filterTap2_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap2_1/fTap_din1_reg1_reg is absorbed into DSP u_filterTap2_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap2_1/fTap_din1_reg2_reg is absorbed into DSP u_filterTap2_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap2/fTap_coef_reg2_reg is absorbed into DSP u_filterTap2_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap2_1/fTap_addout_reg_reg is absorbed into DSP u_filterTap2_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap2_1/fTap_mult_reg_reg is absorbed into DSP u_filterTap2_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap2_1/fTap_preAdd_reg_reg is absorbed into DSP u_filterTap2_1/fTap_addout_reg_reg.
DSP Report: operator u_filterTap2_1/fTap_addout_reg_next is absorbed into DSP u_filterTap2_1/fTap_addout_reg_reg.
DSP Report: operator u_filterTap2_1/fTap_mult_reg_next is absorbed into DSP u_filterTap2_1/fTap_addout_reg_reg.
DSP Report: operator u_filterTap2_1/fTap_preAdd_reg_next is absorbed into DSP u_filterTap2_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_filterTap3_1/fTap_addout_reg_reg, operation Mode is: (PCIN+((D'+A'')*B'')')'.
DSP Report: register u_filterTap3_1/fTap_din2_reg1_reg is absorbed into DSP u_filterTap3_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap3/fTap_coef_reg1_reg is absorbed into DSP u_filterTap3_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap3_1/fTap_din1_reg1_reg is absorbed into DSP u_filterTap3_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap3_1/fTap_din1_reg2_reg is absorbed into DSP u_filterTap3_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap3/fTap_coef_reg2_reg is absorbed into DSP u_filterTap3_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap3_1/fTap_addout_reg_reg is absorbed into DSP u_filterTap3_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap3_1/fTap_mult_reg_reg is absorbed into DSP u_filterTap3_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap3_1/fTap_preAdd_reg_reg is absorbed into DSP u_filterTap3_1/fTap_addout_reg_reg.
DSP Report: operator u_filterTap3_1/fTap_addout_reg_next is absorbed into DSP u_filterTap3_1/fTap_addout_reg_reg.
DSP Report: operator u_filterTap3_1/fTap_mult_reg_next is absorbed into DSP u_filterTap3_1/fTap_addout_reg_reg.
DSP Report: operator u_filterTap3_1/fTap_preAdd_reg_next is absorbed into DSP u_filterTap3_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_filterTap4_1/fTap_addout_reg_reg, operation Mode is: (PCIN+((D'+A'')*B'')')'.
DSP Report: register u_filterTap4_1/fTap_din2_reg1_reg is absorbed into DSP u_filterTap4_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap4/fTap_coef_reg1_reg is absorbed into DSP u_filterTap4_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap4_1/fTap_din1_reg1_reg is absorbed into DSP u_filterTap4_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap4_1/fTap_din1_reg2_reg is absorbed into DSP u_filterTap4_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap4/fTap_coef_reg2_reg is absorbed into DSP u_filterTap4_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap4_1/fTap_addout_reg_reg is absorbed into DSP u_filterTap4_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap4_1/fTap_mult_reg_reg is absorbed into DSP u_filterTap4_1/fTap_addout_reg_reg.
DSP Report: register u_filterTap4_1/fTap_preAdd_reg_reg is absorbed into DSP u_filterTap4_1/fTap_addout_reg_reg.
DSP Report: operator u_filterTap4_1/fTap_addout_reg_next is absorbed into DSP u_filterTap4_1/fTap_addout_reg_reg.
DSP Report: operator u_filterTap4_1/fTap_mult_reg_next is absorbed into DSP u_filterTap4_1/fTap_addout_reg_reg.
DSP Report: operator u_filterTap4_1/fTap_preAdd_reg_next is absorbed into DSP u_filterTap4_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_filterInstantiation_1/u_filterTap0/fTap_addout_reg_reg, operation Mode is: ((C:0x0) or P)+((D'+A'')*B'')'.
DSP Report: register u_filterInstantiation_1/u_filterTap0/fTap_din2_reg1_reg is absorbed into DSP u_filterInstantiation_1/u_filterTap0/fTap_addout_reg_reg.
DSP Report: register u_filterInstantiation_1/u_filterTap0/fTap_coef_reg1_reg is absorbed into DSP u_filterInstantiation_1/u_filterTap0/fTap_addout_reg_reg.
DSP Report: register u_filterInstantiation_1/u_filterTap0/fTap_coef_reg2_reg is absorbed into DSP u_filterInstantiation_1/u_filterTap0/fTap_addout_reg_reg.
DSP Report: register u_filterInstantiation_1/u_filterTap0/fTap_din1_reg1_reg is absorbed into DSP u_filterInstantiation_1/u_filterTap0/fTap_addout_reg_reg.
DSP Report: register u_filterInstantiation_1/u_filterTap0/fTap_din1_reg2_reg is absorbed into DSP u_filterInstantiation_1/u_filterTap0/fTap_addout_reg_reg.
DSP Report: register u_filterInstantiation_1/u_filterTap0/fTap_addout_reg_reg is absorbed into DSP u_filterInstantiation_1/u_filterTap0/fTap_addout_reg_reg.
DSP Report: register u_filterInstantiation_1/u_filterTap0/fTap_mult_reg_reg is absorbed into DSP u_filterInstantiation_1/u_filterTap0/fTap_addout_reg_reg.
DSP Report: register u_filterInstantiation_1/u_filterTap0/fTap_preAdd_reg_reg is absorbed into DSP u_filterInstantiation_1/u_filterTap0/fTap_addout_reg_reg.
DSP Report: operator u_filterInstantiation_1/u_filterTap0/fTap_addout_reg_next is absorbed into DSP u_filterInstantiation_1/u_filterTap0/fTap_addout_reg_reg.
DSP Report: operator u_filterInstantiation_1/u_filterTap0/fTap_mult_reg_next is absorbed into DSP u_filterInstantiation_1/u_filterTap0/fTap_addout_reg_reg.
DSP Report: operator u_filterInstantiation_1/u_filterTap0/fTap_preAdd_reg_next is absorbed into DSP u_filterInstantiation_1/u_filterTap0/fTap_addout_reg_reg.
DSP Report: Generating DSP u_filterInstantiation_1/u_filterTap0_1/fTap_addout_reg_reg, operation Mode is: ((C:0x0) or P)+((D'+A'')*B'')'.
DSP Report: register u_filterInstantiation_1/u_filterTap0_1/fTap_din2_reg1_reg is absorbed into DSP u_filterInstantiation_1/u_filterTap0_1/fTap_addout_reg_reg.
DSP Report: register u_filterInstantiation_1/u_filterTap0/fTap_coef_reg1_reg is absorbed into DSP u_filterInstantiation_1/u_filterTap0_1/fTap_addout_reg_reg.
DSP Report: register u_filterInstantiation_1/u_filterTap0_1/fTap_din1_reg1_reg is absorbed into DSP u_filterInstantiation_1/u_filterTap0_1/fTap_addout_reg_reg.
DSP Report: register u_filterInstantiation_1/u_filterTap0_1/fTap_din1_reg2_reg is absorbed into DSP u_filterInstantiation_1/u_filterTap0_1/fTap_addout_reg_reg.
DSP Report: register u_filterInstantiation_1/u_filterTap0/fTap_coef_reg2_reg is absorbed into DSP u_filterInstantiation_1/u_filterTap0_1/fTap_addout_reg_reg.
DSP Report: register u_filterInstantiation_1/u_filterTap0_1/fTap_addout_reg_reg is absorbed into DSP u_filterInstantiation_1/u_filterTap0_1/fTap_addout_reg_reg.
DSP Report: register u_filterInstantiation_1/u_filterTap0_1/fTap_mult_reg_reg is absorbed into DSP u_filterInstantiation_1/u_filterTap0_1/fTap_addout_reg_reg.
DSP Report: register u_filterInstantiation_1/u_filterTap0_1/fTap_preAdd_reg_reg is absorbed into DSP u_filterInstantiation_1/u_filterTap0_1/fTap_addout_reg_reg.
DSP Report: operator u_filterInstantiation_1/u_filterTap0_1/fTap_addout_reg_next is absorbed into DSP u_filterInstantiation_1/u_filterTap0_1/fTap_addout_reg_reg.
DSP Report: operator u_filterInstantiation_1/u_filterTap0_1/fTap_mult_reg_next is absorbed into DSP u_filterInstantiation_1/u_filterTap0_1/fTap_addout_reg_reg.
DSP Report: operator u_filterInstantiation_1/u_filterTap0_1/fTap_preAdd_reg_next is absorbed into DSP u_filterInstantiation_1/u_filterTap0_1/fTap_addout_reg_reg.
DSP Report: Generating DSP u_filterInstantiation_1/u_filterTap0/sumOut_1_reg, operation Mode is: (A''*B'')'.
DSP Report: register u_filterInstantiation_1/u_filterTap0/sumOut_1_reg is absorbed into DSP u_filterInstantiation_1/u_filterTap0/sumOut_1_reg.
DSP Report: register u_filterInstantiation_1/u_filterTap0/sumOut_1_reg is absorbed into DSP u_filterInstantiation_1/u_filterTap0/sumOut_1_reg.
DSP Report: register u_filterInstantiation_1/u_filterTap0/fTap_din_reg1_reg is absorbed into DSP u_filterInstantiation_1/u_filterTap0/sumOut_1_reg.
DSP Report: register u_filterInstantiation_1/u_filterTap0/fTap_din_reg2_reg is absorbed into DSP u_filterInstantiation_1/u_filterTap0/sumOut_1_reg.
DSP Report: register u_filterInstantiation_1/u_filterTap0/sumOut_1_reg is absorbed into DSP u_filterInstantiation_1/u_filterTap0/sumOut_1_reg.
DSP Report: register u_filterInstantiation_1/u_filterTap0/fTap_mult_reg_reg is absorbed into DSP u_filterInstantiation_1/u_filterTap0/sumOut_1_reg.
DSP Report: operator u_filterInstantiation_1/u_filterTap0/sumOut_10 is absorbed into DSP u_filterInstantiation_1/u_filterTap0/sumOut_1_reg.
DSP Report: operator u_filterInstantiation_1/u_filterTap0/fTap_mult_reg0 is absorbed into DSP u_filterInstantiation_1/u_filterTap0/sumOut_1_reg.
DSP Report: Generating DSP u_filterInstantiation_1/u_filterTap1/sumOut_1_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register u_filterInstantiation_1/u_filterTap1/fTap_coef_reg1_reg is absorbed into DSP u_filterInstantiation_1/u_filterTap1/sumOut_1_reg.
DSP Report: register u_filterInstantiation_1/u_filterTap1/fTap_coef_reg2_reg is absorbed into DSP u_filterInstantiation_1/u_filterTap1/sumOut_1_reg.
DSP Report: register u_filterInstantiation_1/u_filterTap1/fTap_din_reg1_reg is absorbed into DSP u_filterInstantiation_1/u_filterTap1/sumOut_1_reg.
DSP Report: register u_filterInstantiation_1/u_filterTap1/fTap_din_reg2_reg is absorbed into DSP u_filterInstantiation_1/u_filterTap1/sumOut_1_reg.
DSP Report: register u_filterInstantiation_1/u_filterTap1/sumOut_1_reg is absorbed into DSP u_filterInstantiation_1/u_filterTap1/sumOut_1_reg.
DSP Report: register u_filterInstantiation_1/u_filterTap1/fTap_mult_reg_reg is absorbed into DSP u_filterInstantiation_1/u_filterTap1/sumOut_1_reg.
DSP Report: operator u_filterInstantiation_1/u_filterTap1/sumOut_10 is absorbed into DSP u_filterInstantiation_1/u_filterTap1/sumOut_1_reg.
DSP Report: operator u_filterInstantiation_1/u_filterTap1/fTap_mult_reg0 is absorbed into DSP u_filterInstantiation_1/u_filterTap1/sumOut_1_reg.
DSP Report: Generating DSP u_filterInstantiation_1/u_filterTap2/sumOut_1_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register u_filterInstantiation_1/u_filterTap2/sumOut_1_reg is absorbed into DSP u_filterInstantiation_1/u_filterTap2/sumOut_1_reg.
DSP Report: register u_filterInstantiation_1/u_filterTap2/sumOut_1_reg is absorbed into DSP u_filterInstantiation_1/u_filterTap2/sumOut_1_reg.
DSP Report: register u_filterInstantiation_1/u_filterTap2/fTap_din_reg1_reg is absorbed into DSP u_filterInstantiation_1/u_filterTap2/sumOut_1_reg.
DSP Report: register u_filterInstantiation_1/u_filterTap2/fTap_din_reg2_reg is absorbed into DSP u_filterInstantiation_1/u_filterTap2/sumOut_1_reg.
DSP Report: register u_filterInstantiation_1/u_filterTap2/sumOut_1_reg is absorbed into DSP u_filterInstantiation_1/u_filterTap2/sumOut_1_reg.
DSP Report: register u_filterInstantiation_1/u_filterTap2/fTap_mult_reg_reg is absorbed into DSP u_filterInstantiation_1/u_filterTap2/sumOut_1_reg.
DSP Report: operator u_filterInstantiation_1/u_filterTap2/sumOut_10 is absorbed into DSP u_filterInstantiation_1/u_filterTap2/sumOut_1_reg.
DSP Report: operator u_filterInstantiation_1/u_filterTap2/fTap_mult_reg0 is absorbed into DSP u_filterInstantiation_1/u_filterTap2/sumOut_1_reg.
DSP Report: Generating DSP u_filterInstantiation_1/u_filterTap3/sumOut_1_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register u_filterInstantiation_1/u_filterTap3/sumOut_1_reg is absorbed into DSP u_filterInstantiation_1/u_filterTap3/sumOut_1_reg.
DSP Report: register u_filterInstantiation_1/u_filterTap3/sumOut_1_reg is absorbed into DSP u_filterInstantiation_1/u_filterTap3/sumOut_1_reg.
DSP Report: register u_filterInstantiation_1/u_filterTap3/fTap_din_reg1_reg is absorbed into DSP u_filterInstantiation_1/u_filterTap3/sumOut_1_reg.
DSP Report: register u_filterInstantiation_1/u_filterTap3/fTap_din_reg2_reg is absorbed into DSP u_filterInstantiation_1/u_filterTap3/sumOut_1_reg.
DSP Report: register u_filterInstantiation_1/u_filterTap3/sumOut_1_reg is absorbed into DSP u_filterInstantiation_1/u_filterTap3/sumOut_1_reg.
DSP Report: register u_filterInstantiation_1/u_filterTap3/fTap_mult_reg_reg is absorbed into DSP u_filterInstantiation_1/u_filterTap3/sumOut_1_reg.
DSP Report: operator u_filterInstantiation_1/u_filterTap3/sumOut_10 is absorbed into DSP u_filterInstantiation_1/u_filterTap3/sumOut_1_reg.
DSP Report: operator u_filterInstantiation_1/u_filterTap3/fTap_mult_reg0 is absorbed into DSP u_filterInstantiation_1/u_filterTap3/sumOut_1_reg.
DSP Report: Generating DSP u_filterInstantiation/u_filterTap0/sumOut_1_reg, operation Mode is: (A''*B'')'.
DSP Report: register u_filterInstantiation/u_filterTap0/sumOut_1_reg is absorbed into DSP u_filterInstantiation/u_filterTap0/sumOut_1_reg.
DSP Report: register u_filterInstantiation/u_filterTap0/sumOut_1_reg is absorbed into DSP u_filterInstantiation/u_filterTap0/sumOut_1_reg.
DSP Report: register u_filterInstantiation/u_filterTap0/fTap_din_reg1_reg is absorbed into DSP u_filterInstantiation/u_filterTap0/sumOut_1_reg.
DSP Report: register u_filterInstantiation/u_filterTap0/fTap_din_reg2_reg is absorbed into DSP u_filterInstantiation/u_filterTap0/sumOut_1_reg.
DSP Report: register u_filterInstantiation/u_filterTap0/sumOut_1_reg is absorbed into DSP u_filterInstantiation/u_filterTap0/sumOut_1_reg.
DSP Report: register u_filterInstantiation/u_filterTap0/fTap_mult_reg_reg is absorbed into DSP u_filterInstantiation/u_filterTap0/sumOut_1_reg.
DSP Report: operator u_filterInstantiation/u_filterTap0/sumOut_10 is absorbed into DSP u_filterInstantiation/u_filterTap0/sumOut_1_reg.
DSP Report: operator u_filterInstantiation/u_filterTap0/fTap_mult_reg0 is absorbed into DSP u_filterInstantiation/u_filterTap0/sumOut_1_reg.
DSP Report: Generating DSP u_filterInstantiation/u_filterTap1/sumOut_1_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register u_filterInstantiation/u_filterTap1/sumOut_1_reg is absorbed into DSP u_filterInstantiation/u_filterTap1/sumOut_1_reg.
DSP Report: register u_filterInstantiation/u_filterTap1/sumOut_1_reg is absorbed into DSP u_filterInstantiation/u_filterTap1/sumOut_1_reg.
DSP Report: register u_filterInstantiation/u_filterTap1/fTap_din_reg1_reg is absorbed into DSP u_filterInstantiation/u_filterTap1/sumOut_1_reg.
DSP Report: register u_filterInstantiation/u_filterTap1/fTap_din_reg2_reg is absorbed into DSP u_filterInstantiation/u_filterTap1/sumOut_1_reg.
DSP Report: register u_filterInstantiation/u_filterTap1/sumOut_1_reg is absorbed into DSP u_filterInstantiation/u_filterTap1/sumOut_1_reg.
DSP Report: register u_filterInstantiation/u_filterTap1/fTap_mult_reg_reg is absorbed into DSP u_filterInstantiation/u_filterTap1/sumOut_1_reg.
DSP Report: operator u_filterInstantiation/u_filterTap1/sumOut_10 is absorbed into DSP u_filterInstantiation/u_filterTap1/sumOut_1_reg.
DSP Report: operator u_filterInstantiation/u_filterTap1/fTap_mult_reg0 is absorbed into DSP u_filterInstantiation/u_filterTap1/sumOut_1_reg.
DSP Report: Generating DSP u_filterInstantiation/u_filterTap2/sumOut_1_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register u_filterInstantiation/u_filterTap2/fTap_coef_reg1_reg is absorbed into DSP u_filterInstantiation/u_filterTap2/sumOut_1_reg.
DSP Report: register u_filterInstantiation/u_filterTap2/fTap_coef_reg2_reg is absorbed into DSP u_filterInstantiation/u_filterTap2/sumOut_1_reg.
DSP Report: register u_filterInstantiation/u_filterTap2/fTap_din_reg1_reg is absorbed into DSP u_filterInstantiation/u_filterTap2/sumOut_1_reg.
DSP Report: register u_filterInstantiation/u_filterTap2/fTap_din_reg2_reg is absorbed into DSP u_filterInstantiation/u_filterTap2/sumOut_1_reg.
DSP Report: register u_filterInstantiation/u_filterTap2/sumOut_1_reg is absorbed into DSP u_filterInstantiation/u_filterTap2/sumOut_1_reg.
DSP Report: register u_filterInstantiation/u_filterTap2/fTap_mult_reg_reg is absorbed into DSP u_filterInstantiation/u_filterTap2/sumOut_1_reg.
DSP Report: operator u_filterInstantiation/u_filterTap2/sumOut_10 is absorbed into DSP u_filterInstantiation/u_filterTap2/sumOut_1_reg.
DSP Report: operator u_filterInstantiation/u_filterTap2/fTap_mult_reg0 is absorbed into DSP u_filterInstantiation/u_filterTap2/sumOut_1_reg.
DSP Report: Generating DSP u_filterInstantiation/u_filterTap3/sumOut_1_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register u_filterInstantiation/u_filterTap3/sumOut_1_reg is absorbed into DSP u_filterInstantiation/u_filterTap3/sumOut_1_reg.
DSP Report: register u_filterInstantiation/u_filterTap3/sumOut_1_reg is absorbed into DSP u_filterInstantiation/u_filterTap3/sumOut_1_reg.
DSP Report: register u_filterInstantiation/u_filterTap3/fTap_din_reg1_reg is absorbed into DSP u_filterInstantiation/u_filterTap3/sumOut_1_reg.
DSP Report: register u_filterInstantiation/u_filterTap3/fTap_din_reg2_reg is absorbed into DSP u_filterInstantiation/u_filterTap3/sumOut_1_reg.
DSP Report: register u_filterInstantiation/u_filterTap3/sumOut_1_reg is absorbed into DSP u_filterInstantiation/u_filterTap3/sumOut_1_reg.
DSP Report: register u_filterInstantiation/u_filterTap3/fTap_mult_reg_reg is absorbed into DSP u_filterInstantiation/u_filterTap3/sumOut_1_reg.
DSP Report: operator u_filterInstantiation/u_filterTap3/sumOut_10 is absorbed into DSP u_filterInstantiation/u_filterTap3/sumOut_1_reg.
DSP Report: operator u_filterInstantiation/u_filterTap3/fTap_mult_reg0 is absorbed into DSP u_filterInstantiation/u_filterTap3/sumOut_1_reg.
DSP Report: Generating DSP u_filterInstantiation_1/u_filterTap0_1/sumOut_1_reg, operation Mode is: (A''*B'')'.
DSP Report: register u_filterInstantiation_1/u_filterTap0_1/sumOut_1_reg is absorbed into DSP u_filterInstantiation_1/u_filterTap0_1/sumOut_1_reg.
DSP Report: register u_filterInstantiation_1/u_filterTap0_1/sumOut_1_reg is absorbed into DSP u_filterInstantiation_1/u_filterTap0_1/sumOut_1_reg.
DSP Report: register u_filterInstantiation_1/u_filterTap0_1/fTap_din_reg1_reg is absorbed into DSP u_filterInstantiation_1/u_filterTap0_1/sumOut_1_reg.
DSP Report: register u_filterInstantiation_1/u_filterTap0_1/fTap_din_reg2_reg is absorbed into DSP u_filterInstantiation_1/u_filterTap0_1/sumOut_1_reg.
DSP Report: register u_filterInstantiation_1/u_filterTap0_1/sumOut_1_reg is absorbed into DSP u_filterInstantiation_1/u_filterTap0_1/sumOut_1_reg.
DSP Report: register u_filterInstantiation_1/u_filterTap0_1/fTap_mult_reg_reg is absorbed into DSP u_filterInstantiation_1/u_filterTap0_1/sumOut_1_reg.
DSP Report: operator u_filterInstantiation_1/u_filterTap0_1/sumOut_10 is absorbed into DSP u_filterInstantiation_1/u_filterTap0_1/sumOut_1_reg.
DSP Report: operator u_filterInstantiation_1/u_filterTap0_1/fTap_mult_reg0 is absorbed into DSP u_filterInstantiation_1/u_filterTap0_1/sumOut_1_reg.
DSP Report: Generating DSP u_filterInstantiation_1/u_filterTap1_1/sumOut_1_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register u_filterInstantiation_1/u_filterTap1/fTap_coef_reg1_reg is absorbed into DSP u_filterInstantiation_1/u_filterTap1_1/sumOut_1_reg.
DSP Report: register u_filterInstantiation_1/u_filterTap1_1/fTap_din_reg1_reg is absorbed into DSP u_filterInstantiation_1/u_filterTap1_1/sumOut_1_reg.
DSP Report: register u_filterInstantiation_1/u_filterTap1_1/fTap_din_reg2_reg is absorbed into DSP u_filterInstantiation_1/u_filterTap1_1/sumOut_1_reg.
DSP Report: register u_filterInstantiation_1/u_filterTap1/fTap_coef_reg2_reg is absorbed into DSP u_filterInstantiation_1/u_filterTap1_1/sumOut_1_reg.
DSP Report: register u_filterInstantiation_1/u_filterTap1_1/sumOut_1_reg is absorbed into DSP u_filterInstantiation_1/u_filterTap1_1/sumOut_1_reg.
DSP Report: register u_filterInstantiation_1/u_filterTap1_1/fTap_mult_reg_reg is absorbed into DSP u_filterInstantiation_1/u_filterTap1_1/sumOut_1_reg.
DSP Report: operator u_filterInstantiation_1/u_filterTap1_1/sumOut_10 is absorbed into DSP u_filterInstantiation_1/u_filterTap1_1/sumOut_1_reg.
DSP Report: operator u_filterInstantiation_1/u_filterTap1_1/fTap_mult_reg0 is absorbed into DSP u_filterInstantiation_1/u_filterTap1_1/sumOut_1_reg.
DSP Report: Generating DSP u_filterInstantiation_1/u_filterTap2_1/sumOut_1_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register u_filterInstantiation_1/u_filterTap2_1/sumOut_1_reg is absorbed into DSP u_filterInstantiation_1/u_filterTap2_1/sumOut_1_reg.
DSP Report: register u_filterInstantiation_1/u_filterTap2_1/sumOut_1_reg is absorbed into DSP u_filterInstantiation_1/u_filterTap2_1/sumOut_1_reg.
DSP Report: register u_filterInstantiation_1/u_filterTap2_1/fTap_din_reg1_reg is absorbed into DSP u_filterInstantiation_1/u_filterTap2_1/sumOut_1_reg.
DSP Report: register u_filterInstantiation_1/u_filterTap2_1/fTap_din_reg2_reg is absorbed into DSP u_filterInstantiation_1/u_filterTap2_1/sumOut_1_reg.
DSP Report: register u_filterInstantiation_1/u_filterTap2_1/sumOut_1_reg is absorbed into DSP u_filterInstantiation_1/u_filterTap2_1/sumOut_1_reg.
DSP Report: register u_filterInstantiation_1/u_filterTap2_1/fTap_mult_reg_reg is absorbed into DSP u_filterInstantiation_1/u_filterTap2_1/sumOut_1_reg.
DSP Report: operator u_filterInstantiation_1/u_filterTap2_1/sumOut_10 is absorbed into DSP u_filterInstantiation_1/u_filterTap2_1/sumOut_1_reg.
DSP Report: operator u_filterInstantiation_1/u_filterTap2_1/fTap_mult_reg0 is absorbed into DSP u_filterInstantiation_1/u_filterTap2_1/sumOut_1_reg.
DSP Report: Generating DSP u_filterInstantiation_1/u_filterTap3_1/sumOut_1_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register u_filterInstantiation_1/u_filterTap3_1/sumOut_1_reg is absorbed into DSP u_filterInstantiation_1/u_filterTap3_1/sumOut_1_reg.
DSP Report: register u_filterInstantiation_1/u_filterTap3_1/sumOut_1_reg is absorbed into DSP u_filterInstantiation_1/u_filterTap3_1/sumOut_1_reg.
DSP Report: register u_filterInstantiation_1/u_filterTap3_1/fTap_din_reg1_reg is absorbed into DSP u_filterInstantiation_1/u_filterTap3_1/sumOut_1_reg.
DSP Report: register u_filterInstantiation_1/u_filterTap3_1/fTap_din_reg2_reg is absorbed into DSP u_filterInstantiation_1/u_filterTap3_1/sumOut_1_reg.
DSP Report: register u_filterInstantiation_1/u_filterTap3_1/sumOut_1_reg is absorbed into DSP u_filterInstantiation_1/u_filterTap3_1/sumOut_1_reg.
DSP Report: register u_filterInstantiation_1/u_filterTap3_1/fTap_mult_reg_reg is absorbed into DSP u_filterInstantiation_1/u_filterTap3_1/sumOut_1_reg.
DSP Report: operator u_filterInstantiation_1/u_filterTap3_1/sumOut_10 is absorbed into DSP u_filterInstantiation_1/u_filterTap3_1/sumOut_1_reg.
DSP Report: operator u_filterInstantiation_1/u_filterTap3_1/fTap_mult_reg0 is absorbed into DSP u_filterInstantiation_1/u_filterTap3_1/sumOut_1_reg.
DSP Report: Generating DSP u_filterInstantiation/u_filterTap0_1/sumOut_1_reg, operation Mode is: (A''*B'')'.
DSP Report: register u_filterInstantiation/u_filterTap0_1/sumOut_1_reg is absorbed into DSP u_filterInstantiation/u_filterTap0_1/sumOut_1_reg.
DSP Report: register u_filterInstantiation/u_filterTap0_1/sumOut_1_reg is absorbed into DSP u_filterInstantiation/u_filterTap0_1/sumOut_1_reg.
DSP Report: register u_filterInstantiation/u_filterTap0_1/fTap_din_reg1_reg is absorbed into DSP u_filterInstantiation/u_filterTap0_1/sumOut_1_reg.
DSP Report: register u_filterInstantiation/u_filterTap0_1/fTap_din_reg2_reg is absorbed into DSP u_filterInstantiation/u_filterTap0_1/sumOut_1_reg.
DSP Report: register u_filterInstantiation/u_filterTap0_1/sumOut_1_reg is absorbed into DSP u_filterInstantiation/u_filterTap0_1/sumOut_1_reg.
DSP Report: register u_filterInstantiation/u_filterTap0_1/fTap_mult_reg_reg is absorbed into DSP u_filterInstantiation/u_filterTap0_1/sumOut_1_reg.
DSP Report: operator u_filterInstantiation/u_filterTap0_1/sumOut_10 is absorbed into DSP u_filterInstantiation/u_filterTap0_1/sumOut_1_reg.
DSP Report: operator u_filterInstantiation/u_filterTap0_1/fTap_mult_reg0 is absorbed into DSP u_filterInstantiation/u_filterTap0_1/sumOut_1_reg.
DSP Report: Generating DSP u_filterInstantiation/u_filterTap1_1/sumOut_1_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register u_filterInstantiation/u_filterTap1_1/sumOut_1_reg is absorbed into DSP u_filterInstantiation/u_filterTap1_1/sumOut_1_reg.
DSP Report: register u_filterInstantiation/u_filterTap1_1/sumOut_1_reg is absorbed into DSP u_filterInstantiation/u_filterTap1_1/sumOut_1_reg.
DSP Report: register u_filterInstantiation/u_filterTap1_1/fTap_din_reg1_reg is absorbed into DSP u_filterInstantiation/u_filterTap1_1/sumOut_1_reg.
DSP Report: register u_filterInstantiation/u_filterTap1_1/fTap_din_reg2_reg is absorbed into DSP u_filterInstantiation/u_filterTap1_1/sumOut_1_reg.
DSP Report: register u_filterInstantiation/u_filterTap1_1/sumOut_1_reg is absorbed into DSP u_filterInstantiation/u_filterTap1_1/sumOut_1_reg.
DSP Report: register u_filterInstantiation/u_filterTap1_1/fTap_mult_reg_reg is absorbed into DSP u_filterInstantiation/u_filterTap1_1/sumOut_1_reg.
DSP Report: operator u_filterInstantiation/u_filterTap1_1/sumOut_10 is absorbed into DSP u_filterInstantiation/u_filterTap1_1/sumOut_1_reg.
DSP Report: operator u_filterInstantiation/u_filterTap1_1/fTap_mult_reg0 is absorbed into DSP u_filterInstantiation/u_filterTap1_1/sumOut_1_reg.
DSP Report: Generating DSP u_filterInstantiation/u_filterTap2_1/sumOut_1_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register u_filterInstantiation/u_filterTap2/fTap_coef_reg1_reg is absorbed into DSP u_filterInstantiation/u_filterTap2_1/sumOut_1_reg.
DSP Report: register u_filterInstantiation/u_filterTap2_1/fTap_din_reg1_reg is absorbed into DSP u_filterInstantiation/u_filterTap2_1/sumOut_1_reg.
DSP Report: register u_filterInstantiation/u_filterTap2_1/fTap_din_reg2_reg is absorbed into DSP u_filterInstantiation/u_filterTap2_1/sumOut_1_reg.
DSP Report: register u_filterInstantiation/u_filterTap2/fTap_coef_reg2_reg is absorbed into DSP u_filterInstantiation/u_filterTap2_1/sumOut_1_reg.
DSP Report: register u_filterInstantiation/u_filterTap2_1/sumOut_1_reg is absorbed into DSP u_filterInstantiation/u_filterTap2_1/sumOut_1_reg.
DSP Report: register u_filterInstantiation/u_filterTap2_1/fTap_mult_reg_reg is absorbed into DSP u_filterInstantiation/u_filterTap2_1/sumOut_1_reg.
DSP Report: operator u_filterInstantiation/u_filterTap2_1/sumOut_10 is absorbed into DSP u_filterInstantiation/u_filterTap2_1/sumOut_1_reg.
DSP Report: operator u_filterInstantiation/u_filterTap2_1/fTap_mult_reg0 is absorbed into DSP u_filterInstantiation/u_filterTap2_1/sumOut_1_reg.
DSP Report: Generating DSP u_filterInstantiation/u_filterTap3_1/sumOut_1_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register u_filterInstantiation/u_filterTap3_1/sumOut_1_reg is absorbed into DSP u_filterInstantiation/u_filterTap3_1/sumOut_1_reg.
DSP Report: register u_filterInstantiation/u_filterTap3_1/sumOut_1_reg is absorbed into DSP u_filterInstantiation/u_filterTap3_1/sumOut_1_reg.
DSP Report: register u_filterInstantiation/u_filterTap3_1/fTap_din_reg1_reg is absorbed into DSP u_filterInstantiation/u_filterTap3_1/sumOut_1_reg.
DSP Report: register u_filterInstantiation/u_filterTap3_1/fTap_din_reg2_reg is absorbed into DSP u_filterInstantiation/u_filterTap3_1/sumOut_1_reg.
DSP Report: register u_filterInstantiation/u_filterTap3_1/sumOut_1_reg is absorbed into DSP u_filterInstantiation/u_filterTap3_1/sumOut_1_reg.
DSP Report: register u_filterInstantiation/u_filterTap3_1/fTap_mult_reg_reg is absorbed into DSP u_filterInstantiation/u_filterTap3_1/sumOut_1_reg.
DSP Report: operator u_filterInstantiation/u_filterTap3_1/sumOut_10 is absorbed into DSP u_filterInstantiation/u_filterTap3_1/sumOut_1_reg.
DSP Report: operator u_filterInstantiation/u_filterTap3_1/fTap_mult_reg0 is absorbed into DSP u_filterInstantiation/u_filterTap3_1/sumOut_1_reg.
DSP Report: Generating DSP Product2_out1, operation Mode is: A*B.
DSP Report: operator Product2_out1 is absorbed into DSP Product2_out1.
DSP Report: Generating DSP Product1_out1, operation Mode is: A*B.
DSP Report: operator Product1_out1 is absorbed into DSP Product1_out1.
DSP Report: Generating DSP Product4_out1, operation Mode is: A*B.
DSP Report: operator Product4_out1 is absorbed into DSP Product4_out1.
DSP Report: Generating DSP Product3_out1, operation Mode is: A*B.
DSP Report: operator Product3_out1 is absorbed into DSP Product3_out1.
DSP Report: Generating DSP OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg, operation Mode is: ((D'+A'')*(B:0x12)'')'.
DSP Report: register OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_din2_reg1_reg is absorbed into DSP OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_coef_reg1_reg is absorbed into DSP OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_coef_reg2_reg is absorbed into DSP OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_din1_reg1_reg is absorbed into DSP OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_din1_reg2_reg is absorbed into DSP OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg is absorbed into DSP OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_mult_reg_reg is absorbed into DSP OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_preAdd_reg_reg is absorbed into DSP OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg0 is absorbed into DSP OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_mult_reg0 is absorbed into DSP OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_preAdd_reg0 is absorbed into DSP OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: Generating DSP OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_2/fTap_addout_reg_reg, operation Mode is: (PCIN+((D'+ACIN'')*(B:0x3ffd9)'')')'.
DSP Report: register OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_2/fTap_din2_reg1_reg is absorbed into DSP OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_2/fTap_coef_reg1_reg is absorbed into DSP OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_2/fTap_coef_reg2_reg is absorbed into DSP OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_2/fTap_din1_reg1_reg is absorbed into DSP OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_2/fTap_din1_reg2_reg is absorbed into DSP OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_2/fTap_addout_reg_reg is absorbed into DSP OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_2/fTap_mult_reg_reg is absorbed into DSP OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_2/fTap_preAdd_reg_reg is absorbed into DSP OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_2/fTap_addout_reg0 is absorbed into DSP OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_2/fTap_mult_reg0 is absorbed into DSP OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_2/fTap_preAdd_reg0 is absorbed into DSP OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: Generating DSP OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_3/fTap_addout_reg_reg, operation Mode is: (PCIN+((D'+ACIN'')*(B:0x45)'')')'.
DSP Report: register OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_3/fTap_din2_reg1_reg is absorbed into DSP OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: register OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_3/fTap_coef_reg1_reg is absorbed into DSP OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: register OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_3/fTap_coef_reg2_reg is absorbed into DSP OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: register OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_3/fTap_din1_reg1_reg is absorbed into DSP OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: register OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_3/fTap_din1_reg2_reg is absorbed into DSP OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: register OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_3/fTap_addout_reg_reg is absorbed into DSP OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: register OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_3/fTap_mult_reg_reg is absorbed into DSP OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: register OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_3/fTap_preAdd_reg_reg is absorbed into DSP OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: operator OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_3/fTap_addout_reg0 is absorbed into DSP OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: operator OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_3/fTap_mult_reg0 is absorbed into DSP OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: operator OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_3/fTap_preAdd_reg0 is absorbed into DSP OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: Generating DSP OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_4/fTap_addout_reg_reg, operation Mode is: (PCIN+((D'+ACIN'')*(B:0x3ff9d)'')')'.
DSP Report: register OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_4/fTap_din2_reg1_reg is absorbed into DSP OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: register OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_4/fTap_coef_reg1_reg is absorbed into DSP OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: register OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_4/fTap_coef_reg2_reg is absorbed into DSP OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: register OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_4/fTap_din1_reg1_reg is absorbed into DSP OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: register OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_4/fTap_din1_reg2_reg is absorbed into DSP OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: register OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_4/fTap_addout_reg_reg is absorbed into DSP OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: register OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_4/fTap_mult_reg_reg is absorbed into DSP OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: register OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_4/fTap_preAdd_reg_reg is absorbed into DSP OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: operator OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_4/fTap_addout_reg0 is absorbed into DSP OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: operator OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_4/fTap_mult_reg0 is absorbed into DSP OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: operator OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_4/fTap_preAdd_reg0 is absorbed into DSP OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: Generating DSP OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_5/fTap_addout_reg_reg, operation Mode is: (PCIN+((D'+ACIN'')*(B:0x7a)'')')'.
DSP Report: register OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_5/fTap_din2_reg1_reg is absorbed into DSP OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: register OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_5/fTap_coef_reg1_reg is absorbed into DSP OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: register OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_5/fTap_coef_reg2_reg is absorbed into DSP OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: register OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_5/fTap_din1_reg1_reg is absorbed into DSP OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: register OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_5/fTap_din1_reg2_reg is absorbed into DSP OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: register OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_5/fTap_addout_reg_reg is absorbed into DSP OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: register OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_5/fTap_mult_reg_reg is absorbed into DSP OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: register OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_5/fTap_preAdd_reg_reg is absorbed into DSP OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: operator OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_5/fTap_addout_reg0 is absorbed into DSP OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: operator OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_5/fTap_mult_reg0 is absorbed into DSP OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: operator OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_5/fTap_preAdd_reg0 is absorbed into DSP OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: Generating DSP OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_6/fTap_addout_reg_reg, operation Mode is: (PCIN+(((D:0x0)'+A'')*(B:0x7f7e)'')')'.
DSP Report: register OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_6/fTap_din2_reg1_reg is absorbed into DSP OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: register OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_6/fTap_coef_reg1_reg is absorbed into DSP OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: register OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_6/fTap_coef_reg2_reg is absorbed into DSP OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: register OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_6/fTap_din1_reg1_reg is absorbed into DSP OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: register OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_6/fTap_din1_reg2_reg is absorbed into DSP OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: register OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_6/fTap_addout_reg_reg is absorbed into DSP OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: register OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_6/fTap_mult_reg_reg is absorbed into DSP OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: register OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_6/fTap_preAdd_reg_reg is absorbed into DSP OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: operator OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_6/fTap_addout_reg0 is absorbed into DSP OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: operator OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_6/fTap_mult_reg0 is absorbed into DSP OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: operator OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_6/fTap_preAdd_reg0 is absorbed into DSP OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: Generating DSP OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg, operation Mode is: ((D'+A'')*(B:0x12)'')'.
DSP Report: register OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_din2_reg1_reg is absorbed into DSP OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_coef_reg1_reg is absorbed into DSP OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_coef_reg2_reg is absorbed into DSP OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_din1_reg1_reg is absorbed into DSP OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_din1_reg2_reg is absorbed into DSP OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg is absorbed into DSP OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_mult_reg_reg is absorbed into DSP OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: register OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_preAdd_reg_reg is absorbed into DSP OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg0 is absorbed into DSP OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_mult_reg0 is absorbed into DSP OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: operator OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_preAdd_reg0 is absorbed into DSP OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_1/fTap_addout_reg_reg.
DSP Report: Generating DSP OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_addout_reg_reg, operation Mode is: (PCIN+((D'+ACIN'')*(B:0x3ffd9)'')')'.
DSP Report: register OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_din2_reg1_reg is absorbed into DSP OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_coef_reg1_reg is absorbed into DSP OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_coef_reg2_reg is absorbed into DSP OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_din1_reg1_reg is absorbed into DSP OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_din1_reg2_reg is absorbed into DSP OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_addout_reg_reg is absorbed into DSP OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_mult_reg_reg is absorbed into DSP OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: register OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_preAdd_reg_reg is absorbed into DSP OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_addout_reg0 is absorbed into DSP OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_mult_reg0 is absorbed into DSP OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: operator OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_preAdd_reg0 is absorbed into DSP OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_2/fTap_addout_reg_reg.
DSP Report: Generating DSP OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_3/fTap_addout_reg_reg, operation Mode is: (PCIN+((D'+ACIN'')*(B:0x45)'')')'.
DSP Report: register OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_3/fTap_din2_reg1_reg is absorbed into DSP OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: register OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_3/fTap_coef_reg1_reg is absorbed into DSP OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: register OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_3/fTap_coef_reg2_reg is absorbed into DSP OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: register OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_3/fTap_din1_reg1_reg is absorbed into DSP OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: register OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_3/fTap_din1_reg2_reg is absorbed into DSP OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: register OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_3/fTap_addout_reg_reg is absorbed into DSP OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: register OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_3/fTap_mult_reg_reg is absorbed into DSP OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: register OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_3/fTap_preAdd_reg_reg is absorbed into DSP OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: operator OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_3/fTap_addout_reg0 is absorbed into DSP OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: operator OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_3/fTap_mult_reg0 is absorbed into DSP OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: operator OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_3/fTap_preAdd_reg0 is absorbed into DSP OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_3/fTap_addout_reg_reg.
DSP Report: Generating DSP OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_4/fTap_addout_reg_reg, operation Mode is: (PCIN+((D'+ACIN'')*(B:0x3ff9d)'')')'.
DSP Report: register OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_4/fTap_din2_reg1_reg is absorbed into DSP OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: register OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_4/fTap_coef_reg1_reg is absorbed into DSP OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: register OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_4/fTap_coef_reg2_reg is absorbed into DSP OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: register OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_4/fTap_din1_reg1_reg is absorbed into DSP OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: register OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_4/fTap_din1_reg2_reg is absorbed into DSP OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: register OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_4/fTap_addout_reg_reg is absorbed into DSP OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: register OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_4/fTap_mult_reg_reg is absorbed into DSP OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: register OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_4/fTap_preAdd_reg_reg is absorbed into DSP OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: operator OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_4/fTap_addout_reg0 is absorbed into DSP OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: operator OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_4/fTap_mult_reg0 is absorbed into DSP OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: operator OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_4/fTap_preAdd_reg0 is absorbed into DSP OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_4/fTap_addout_reg_reg.
DSP Report: Generating DSP OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_5/fTap_addout_reg_reg, operation Mode is: (PCIN+((D'+ACIN'')*(B:0x7a)'')')'.
DSP Report: register OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_5/fTap_din2_reg1_reg is absorbed into DSP OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: register OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_5/fTap_coef_reg1_reg is absorbed into DSP OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: register OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_5/fTap_coef_reg2_reg is absorbed into DSP OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: register OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_5/fTap_din1_reg1_reg is absorbed into DSP OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: register OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_5/fTap_din1_reg2_reg is absorbed into DSP OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: register OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_5/fTap_addout_reg_reg is absorbed into DSP OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: register OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_5/fTap_mult_reg_reg is absorbed into DSP OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: register OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_5/fTap_preAdd_reg_reg is absorbed into DSP OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: operator OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_5/fTap_addout_reg0 is absorbed into DSP OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: operator OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_5/fTap_mult_reg0 is absorbed into DSP OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: operator OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_5/fTap_preAdd_reg0 is absorbed into DSP OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_5/fTap_addout_reg_reg.
DSP Report: Generating DSP OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_6/fTap_addout_reg_reg, operation Mode is: (PCIN+(((D:0x0)'+A'')*(B:0x7f7e)'')')'.
DSP Report: register OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_6/fTap_din2_reg1_reg is absorbed into DSP OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: register OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_6/fTap_coef_reg1_reg is absorbed into DSP OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: register OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_6/fTap_coef_reg2_reg is absorbed into DSP OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: register OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_6/fTap_din1_reg1_reg is absorbed into DSP OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: register OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_6/fTap_din1_reg2_reg is absorbed into DSP OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: register OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_6/fTap_addout_reg_reg is absorbed into DSP OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: register OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_6/fTap_mult_reg_reg is absorbed into DSP OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: register OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_6/fTap_preAdd_reg_reg is absorbed into DSP OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: operator OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_6/fTap_addout_reg0 is absorbed into DSP OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: operator OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_6/fTap_mult_reg0 is absorbed into DSP OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_6/fTap_addout_reg_reg.
DSP Report: operator OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_6/fTap_preAdd_reg0 is absorbed into DSP OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_6/fTap_addout_reg_reg.
WARNING: [Synth 8-6014] Unused sequential element OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Dual_Rate_RAM/ram_reg was removed. 
INFO: [Synth 8-3886] merging instance 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Header/u_Header_Formation/fftReg_reg[2]' (FDCE) to 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Data/u_Data_Chain/Delay4_out1_reg[2]'
INFO: [Synth 8-3886] merging instance 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Header/u_Header_Formation/fftReg_reg[1]' (FDCE) to 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Data/u_Data_Chain/Delay4_out1_reg[2]'
INFO: [Synth 8-3886] merging instance 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Header/u_Header_Formation/fftReg_reg[0]' (FDCE) to 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Data/u_Data_Chain/Delay4_out1_reg[2]'
INFO: [Synth 8-3886] merging instance 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Header/u_Header_Formation/modReg_reg[1]' (FDCE) to 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Data/u_Data_Chain/Delay4_out1_reg[1]'
INFO: [Synth 8-3886] merging instance 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Header/u_Header_Formation/modReg_reg[0]' (FDCE) to 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Data/u_Data_Chain/Delay4_out1_reg[0]'
INFO: [Synth 8-3886] merging instance 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Header/u_Header_Formation/validReg_reg' (FDCE) to 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Data/u_Data_Chain/Delay1_out1_reg'
INFO: [Synth 8-3886] merging instance 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Header/u_Header_Formation/startInt_reg' (FDCE) to 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Header/u_Header_Formation/validO_reg[0]'
INFO: [Synth 8-3886] merging instance 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Header/u_Header_Formation/buffer1_reg[7]' (FDCE) to 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Header/u_Header_Formation/buffer1_reg[8]'
INFO: [Synth 8-3886] merging instance 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Header/u_Header_Formation/buffer1_reg[8]' (FDCE) to 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Header/u_Header_Formation/buffer1_reg[9]'
INFO: [Synth 8-3886] merging instance 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Header/u_Header_Formation/buffer1_reg[9]' (FDCE) to 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Header/u_Header_Formation/buffer1_reg[10]'
INFO: [Synth 8-3886] merging instance 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Header/u_Header_Formation/buffer1_reg[10]' (FDCE) to 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Header/u_Header_Formation/buffer1_reg[11]'
INFO: [Synth 8-3886] merging instance 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Header/u_Header_Formation/buffer1_reg[11]' (FDCE) to 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Header/u_Header_Formation/buffer1_reg[12]'
INFO: [Synth 8-3886] merging instance 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Header/u_Header_Formation/buffer1_reg[12]' (FDCE) to 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Header/u_Header_Formation/buffer1_reg[13]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator /\u_Header/u_Header_Formation/buffer1_reg[13] )
INFO: [Synth 8-3886] merging instance 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Header/u_Header_Formation/buffer2_reg[7]' (FDCE) to 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Data/u_Data_Chain/Delay4_out1_reg[2]'
INFO: [Synth 8-3886] merging instance 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Header/u_Header_Formation/buffer2_reg[8]' (FDCE) to 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Data/u_Data_Chain/Delay4_out1_reg[2]'
INFO: [Synth 8-3886] merging instance 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Header/u_Header_Formation/buffer2_reg[9]' (FDCE) to 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Data/u_Data_Chain/Delay4_out1_reg[2]'
INFO: [Synth 8-3886] merging instance 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Header/u_Header_Formation/buffer2_reg[10]' (FDCE) to 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Data/u_Data_Chain/Delay4_out1_reg[2]'
INFO: [Synth 8-3886] merging instance 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Header/u_Header_Formation/buffer2_reg[11]' (FDCE) to 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Data/u_Data_Chain/Delay4_out1_reg[2]'
INFO: [Synth 8-3886] merging instance 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Header/u_Header_Formation/buffer2_reg[12]' (FDCE) to 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Data/u_Data_Chain/Delay4_out1_reg[2]'
INFO: [Synth 8-3886] merging instance 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Header/u_Header_Formation/buffer2_reg[13]' (FDCE) to 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Data/u_Data_Chain/Delay4_out1_reg[2]'
INFO: [Synth 8-3886] merging instance 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Data/u_Data_Chain/u_Puncturer/obj_puncVecBuf_reg_reg_reg[8]' (FDCE) to 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Data/u_Data_Chain/u_Puncturer/obj_puncVecBuf_reg_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Data/u_Data_Chain/u_Puncturer/obj_puncVecBuf_reg_reg_reg[9]' (FDCE) to 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Data/u_Data_Chain/u_Puncturer/obj_puncVecBuf_reg_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Data/u_Data_Chain/u_Puncturer/obj_puncVecBuf_reg_reg_reg[2]' (FDCE) to 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Data/u_Data_Chain/u_Puncturer/obj_puncVecBuf_reg_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Data/u_Data_Chain/u_Puncturer/obj_puncVecBuf_reg_reg_reg[0]' (FDCE) to 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Data/u_Data_Chain/u_Puncturer/obj_puncVecBuf_reg_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Data/u_Data_Chain/u_Symbol_Interleaver/u_Interleaver/Delay3_out1_reg[0]' (FDCE) to 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Data/u_Data_Chain/u_Symbol_Interleaver/u_Interleaver/Delay9_out1_reg[0]'
INFO: [Synth 8-3886] merging instance 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Data/u_Data_Chain/u_Symbol_Interleaver/u_Interleaver/Delay3_out1_reg[1]' (FDCE) to 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Data/u_Data_Chain/u_Symbol_Interleaver/u_Interleaver/Delay9_out1_reg[1]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator /\u_Data/u_Data_Chain/u_Symbol_Interleaver/u_Interleaver/u_Store_Block_Lengths/fifo_front_dir_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator /\u_Data/u_Data_Chain/u_Symbol_Interleaver/u_Interleaver/u_Store_Block_Lengths/fifo_front_dir_reg[1] )
INFO: [Synth 8-3886] merging instance 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Header/u_Interleaver/Delay3_out1_reg[0]' (FDCE) to 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Header/u_Interleaver/Delay9_out1_reg[0]'
INFO: [Synth 8-3886] merging instance 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Header/u_Interleaver/Delay3_out1_reg[1]' (FDCE) to 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Header/u_Interleaver/Delay9_out1_reg[1]'
INFO: [Synth 8-3886] merging instance 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Header/u_Interleaver/Delay3_out1_reg[2]' (FDCE) to 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Header/u_Interleaver/Delay9_out1_reg[2]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator /\u_Header/u_Interleaver/u_Store_Block_Lengths/fifo_front_dir_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator /\u_Header/u_Interleaver/u_Store_Block_Lengths/fifo_front_dir_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator /\u_Data/u_Data_Chain/u_Symbol_Interleaver/u_Interleaver/u_Read_Logic/Delay1_reg_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator /\u_Data/u_Data_Chain/u_Symbol_Interleaver/u_Interleaver/u_Read_Logic/Delay1_reg_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator /\u_Data/u_Data_Chain/u_Symbol_Interleaver/u_Interleaver/u_Read_Logic/Delay1_reg_reg[0][2] )
INFO: [Synth 8-3886] merging instance 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Data/u_Data_Chain/u_Symbol_Interleaver/u_Interleaver/u_Read_Logic/Delay1_reg_reg[0][3]' (FDCE) to 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Data/u_Data_Chain/u_Symbol_Interleaver/u_Interleaver/u_Read_Logic/Delay1_reg_reg[0][8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator /\u_Data/u_Data_Chain/u_Symbol_Interleaver/u_Interleaver/u_Read_Logic/Delay1_reg_reg[0][4] )
INFO: [Synth 8-3886] merging instance 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Data/u_Data_Chain/u_Symbol_Interleaver/u_Interleaver/u_Read_Logic/Delay1_reg_reg[0][5]' (FDCE) to 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Data/u_Data_Chain/u_Symbol_Interleaver/u_Interleaver/u_Read_Logic/Delay1_reg_reg[0][8]'
INFO: [Synth 8-3886] merging instance 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Data/u_Data_Chain/u_Symbol_Interleaver/u_Interleaver/u_Read_Logic/Delay1_reg_reg[0][6]' (FDCE) to 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Data/u_Data_Chain/u_Symbol_Interleaver/u_Interleaver/u_Read_Logic/Delay1_reg_reg[0][8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator /\u_Data/u_Data_Chain/u_Symbol_Interleaver/u_Interleaver/u_Read_Logic/Delay1_reg_reg[0][7] )
INFO: [Synth 8-3886] merging instance 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Data/u_Data_Chain/u_Symbol_Interleaver/u_Interleaver/u_Read_Logic/Delay1_reg_reg[1][3]' (FDCE) to 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Data/u_Data_Chain/u_Symbol_Interleaver/u_Interleaver/u_Read_Logic/Delay1_reg_reg[1][6]'
INFO: [Synth 8-3886] merging instance 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Data/u_Data_Chain/u_Symbol_Interleaver/u_Interleaver/u_Read_Logic/Delay1_reg_reg[1][5]' (FDCE) to 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Data/u_Data_Chain/u_Symbol_Interleaver/u_Interleaver/u_Read_Logic/Delay1_reg_reg[1][6]'
INFO: [Synth 8-3886] merging instance 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Data/u_Data_Chain/u_Symbol_Interleaver/u_Interleaver/u_Read_Logic/Delay1_reg_reg[1][6]' (FDCE) to 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Data/u_Data_Chain/u_Symbol_Interleaver/u_Interleaver/u_Read_Logic/Delay1_reg_reg[1][8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator /\u_Header/u_Interleaver/u_Read_Logic/Delay1_reg_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator /\u_Header/u_Interleaver/u_Read_Logic/Delay1_reg_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator /\u_Header/u_Interleaver/u_Read_Logic/Delay1_reg_reg[0][2] )
INFO: [Synth 8-3886] merging instance 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Header/u_Interleaver/u_Read_Logic/Delay1_reg_reg[0][3]' (FDCE) to 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Header/u_Interleaver/u_Read_Logic/Delay1_reg_reg[0][6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator /\u_Header/u_Interleaver/u_Read_Logic/Delay1_reg_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator /\u_Header/u_Interleaver/u_Read_Logic/Delay1_reg_reg[0][5] )
INFO: [Synth 8-3886] merging instance 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Data/u_Data_Chain/u_Symbol_Interleaver/u_Interleaver/u_Read_Logic/Delay1_reg_reg[2][3]' (FDCE) to 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Data/u_Data_Chain/u_Symbol_Interleaver/u_Interleaver/u_Read_Logic/Delay1_reg_reg[2][6]'
INFO: [Synth 8-3886] merging instance 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Data/u_Data_Chain/u_Symbol_Interleaver/u_Interleaver/u_Read_Logic/Delay1_reg_reg[2][5]' (FDCE) to 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Data/u_Data_Chain/u_Symbol_Interleaver/u_Interleaver/u_Read_Logic/Delay1_reg_reg[2][6]'
INFO: [Synth 8-3886] merging instance 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Data/u_Data_Chain/u_Symbol_Interleaver/u_Interleaver/u_Read_Logic/Delay1_reg_reg[2][6]' (FDCE) to 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Data/u_Data_Chain/u_Symbol_Interleaver/u_Interleaver/u_Read_Logic/Delay1_reg_reg[2][8]'
INFO: [Synth 8-3886] merging instance 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Header/u_Interleaver/u_Read_Logic/Delay1_reg_reg[1][3]' (FDCE) to 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Header/u_Interleaver/u_Read_Logic/Delay1_reg_reg[1][6]'
INFO: [Synth 8-3886] merging instance 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Data/u_Data_Chain/u_Symbol_Interleaver/u_Interleaver/u_Read_Logic/Delay1_reg_reg[3][3]' (FDCE) to 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Data/u_Data_Chain/u_Symbol_Interleaver/u_Interleaver/u_Read_Logic/Delay1_reg_reg[3][6]'
INFO: [Synth 8-3886] merging instance 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Data/u_Data_Chain/u_Symbol_Interleaver/u_Interleaver/u_Read_Logic/Delay1_reg_reg[3][5]' (FDCE) to 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Data/u_Data_Chain/u_Symbol_Interleaver/u_Interleaver/u_Read_Logic/Delay1_reg_reg[3][6]'
INFO: [Synth 8-3886] merging instance 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Data/u_Data_Chain/u_Symbol_Interleaver/u_Interleaver/u_Read_Logic/Delay1_reg_reg[3][6]' (FDCE) to 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Data/u_Data_Chain/u_Symbol_Interleaver/u_Interleaver/u_Read_Logic/Delay1_reg_reg[3][8]'
INFO: [Synth 8-3886] merging instance 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Header/u_Interleaver/u_Read_Logic/Delay1_reg_reg[2][3]' (FDCE) to 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Header/u_Interleaver/u_Read_Logic/Delay1_reg_reg[2][6]'
INFO: [Synth 8-3886] merging instance 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Data/u_Data_Chain/u_Symbol_Interleaver/u_Interleaver/u_Read_Logic/Delay1_reg_reg[4][3]' (FDCE) to 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Data/u_Data_Chain/u_Symbol_Interleaver/u_Interleaver/u_Read_Logic/Delay1_reg_reg[4][6]'
INFO: [Synth 8-3886] merging instance 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Data/u_Data_Chain/u_Symbol_Interleaver/u_Interleaver/u_Read_Logic/Delay1_reg_reg[4][5]' (FDCE) to 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Data/u_Data_Chain/u_Symbol_Interleaver/u_Interleaver/u_Read_Logic/Delay1_reg_reg[4][6]'
INFO: [Synth 8-3886] merging instance 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Data/u_Data_Chain/u_Symbol_Interleaver/u_Interleaver/u_Read_Logic/Delay1_reg_reg[4][6]' (FDCE) to 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Data/u_Data_Chain/u_Symbol_Interleaver/u_Interleaver/u_Read_Logic/Delay1_reg_reg[4][8]'
INFO: [Synth 8-3886] merging instance 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Header/u_Interleaver/u_Read_Logic/Delay1_reg_reg[3][3]' (FDCE) to 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Header/u_Interleaver/u_Read_Logic/Delay1_reg_reg[3][6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator /\u_Header/u_Interleaver/u_Read_Logic/u_Generate_Read_Address/Delay5_out1_reg[0] )
INFO: [Synth 8-3886] merging instance 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Header/u_Interleaver/u_Read_Logic/u_Generate_Read_Address/Delay5_out1_reg[1]' (FDCE) to 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Header/u_Interleaver/u_Read_Logic/u_Generate_Read_Address/Delay5_out1_reg[4]'
INFO: [Synth 8-3886] merging instance 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Header/u_Interleaver/u_Read_Logic/u_Generate_Read_Address/Delay5_out1_reg[2]' (FDCE) to 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Header/u_Interleaver/u_Read_Logic/u_Generate_Read_Address/Delay5_out1_reg[5]'
INFO: [Synth 8-3886] merging instance 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Header/u_Interleaver/u_Read_Logic/u_Generate_Read_Address/Delay5_out1_reg[3]' (FDCE) to 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Header/u_Interleaver/u_Read_Logic/u_Generate_Read_Address/Delay5_out1_reg[6]'
INFO: [Synth 8-3886] merging instance 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Header/u_Interleaver/u_Read_Logic/Delay1_reg_reg[4][3]' (FDCE) to 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Header/u_Interleaver/u_Read_Logic/Delay1_reg_reg[4][6]'
INFO: [Synth 8-3886] merging instance 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Data/u_Data_Chain/Delay4_out1_reg[2]' (FDCE) to 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Reference_Signals/Delay_out1_reg[13]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator /\u_Data/u_Data_Chain/u_LTE_Symbol_Modulator/obj_offsetReg_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator /\u_Data/u_Data_Chain/u_LTE_Symbol_Modulator/obj_offsetReg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator /\u_Header/u_LTE_Symbol_Modulator/obj_count_1_reg )
INFO: [Synth 8-3886] merging instance 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Pilot/Delay_out1_reg[10]' (FDCE) to 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Reference_Signals/Delay_out1_reg[13]'
INFO: [Synth 8-3886] merging instance 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Reference_Signals/Delay_out1_reg[10]' (FDCE) to 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Reference_Signals/Delay_out1_reg[13]'
INFO: [Synth 8-3886] merging instance 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Pilot/Delay_out1_reg[2]' (FDCE) to 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Reference_Signals/Delay_out1_reg[13]'
INFO: [Synth 8-3886] merging instance 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Reference_Signals/Delay_out1_reg[2]' (FDCE) to 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Reference_Signals/Delay_out1_reg[13]'
INFO: [Synth 8-3886] merging instance 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Pilot/Delay_out1_reg[3]' (FDCE) to 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Reference_Signals/Delay_out1_reg[13]'
INFO: [Synth 8-3886] merging instance 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Reference_Signals/Delay_out1_reg[3]' (FDCE) to 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Reference_Signals/Delay_out1_reg[13]'
INFO: [Synth 8-3886] merging instance 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Pilot/Delay_out1_reg[4]' (FDCE) to 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Reference_Signals/Delay_out1_reg[13]'
INFO: [Synth 8-3886] merging instance 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Reference_Signals/Delay_out1_reg[4]' (FDCE) to 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Reference_Signals/Delay_out1_reg[13]'
INFO: [Synth 8-3886] merging instance 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Pilot/Delay_out1_reg[5]' (FDCE) to 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Reference_Signals/Delay_out1_reg[13]'
INFO: [Synth 8-3886] merging instance 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Reference_Signals/Delay_out1_reg[5]' (FDCE) to 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Reference_Signals/Delay_out1_reg[13]'
INFO: [Synth 8-3886] merging instance 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Pilot/Delay_out1_reg[6]' (FDCE) to 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Reference_Signals/Delay_out1_reg[13]'
INFO: [Synth 8-3886] merging instance 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Reference_Signals/Delay_out1_reg[6]' (FDCE) to 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Reference_Signals/Delay_out1_reg[13]'
INFO: [Synth 8-3886] merging instance 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Pilot/Delay_out1_reg[7]' (FDCE) to 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Reference_Signals/Delay_out1_reg[13]'
INFO: [Synth 8-3886] merging instance 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Reference_Signals/Delay_out1_reg[7]' (FDCE) to 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Reference_Signals/Delay_out1_reg[13]'
INFO: [Synth 8-3886] merging instance 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Pilot/Delay_out1_reg[8]' (FDCE) to 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Reference_Signals/Delay_out1_reg[13]'
INFO: [Synth 8-3886] merging instance 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Reference_Signals/Delay_out1_reg[8]' (FDCE) to 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Reference_Signals/Delay_out1_reg[13]'
INFO: [Synth 8-3886] merging instance 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Pilot/Delay_out1_reg[9]' (FDCE) to 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Reference_Signals/Delay_out1_reg[13]'
INFO: [Synth 8-3886] merging instance 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Reference_Signals/Delay_out1_reg[9]' (FDCE) to 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Reference_Signals/Delay_out1_reg[13]'
INFO: [Synth 8-3886] merging instance 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Pilot/Delay_out1_reg[11]' (FDCE) to 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Reference_Signals/Delay_out1_reg[13]'
INFO: [Synth 8-3886] merging instance 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Reference_Signals/Delay_out1_reg[11]' (FDCE) to 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Reference_Signals/Delay_out1_reg[13]'
INFO: [Synth 8-3886] merging instance 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Pilot/Delay_out1_reg[12]' (FDCE) to 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Reference_Signals/Delay_out1_reg[13]'
INFO: [Synth 8-3886] merging instance 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Reference_Signals/Delay_out1_reg[12]' (FDCE) to 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Reference_Signals/Delay_out1_reg[13]'
INFO: [Synth 8-3886] merging instance 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Pilot/Delay_out1_reg[13]' (FDCE) to 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Reference_Signals/Delay_out1_reg[13]'
INFO: [Synth 8-3886] merging instance 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Reference_Signals/Delay_out1_reg[13]' (FDCE) to 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Reference_Signals/Delay_out1_reg[1]'
INFO: [Synth 8-3886] merging instance 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Header/u_LTE_Symbol_Modulator/obj_Ireg_reg[8]' (FDCE) to 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Header/u_LTE_Symbol_Modulator/obj_Ireg_reg[6]'
INFO: [Synth 8-3886] merging instance 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Header/u_LTE_Symbol_Modulator/obj_Ireg_reg[2]' (FDCE) to 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Header/u_LTE_Symbol_Modulator/obj_Ireg_reg[1]'
INFO: [Synth 8-3886] merging instance 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Header/u_LTE_Symbol_Modulator/obj_Ireg_reg[3]' (FDCE) to 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Header/u_LTE_Symbol_Modulator/obj_Ireg_reg[1]'
INFO: [Synth 8-3886] merging instance 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Header/u_LTE_Symbol_Modulator/obj_Ireg_reg[4]' (FDCE) to 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Header/u_LTE_Symbol_Modulator/obj_Ireg_reg[1]'
INFO: [Synth 8-3886] merging instance 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Header/u_LTE_Symbol_Modulator/obj_Ireg_reg[5]' (FDCE) to 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Header/u_LTE_Symbol_Modulator/obj_Ireg_reg[1]'
INFO: [Synth 8-3886] merging instance 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Header/u_LTE_Symbol_Modulator/obj_Ireg_reg[6]' (FDCE) to 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Header/u_LTE_Symbol_Modulator/obj_Ireg_reg[10]'
INFO: [Synth 8-3886] merging instance 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Header/u_LTE_Symbol_Modulator/obj_Ireg_reg[7]' (FDCE) to 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Header/u_LTE_Symbol_Modulator/obj_Ireg_reg[1]'
INFO: [Synth 8-3886] merging instance 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Pilot/Delay_out1_reg[1]' (FDCE) to 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Reference_Signals/Delay_out1_reg[1]'
INFO: [Synth 8-3886] merging instance 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Reference_Signals/Delay_out1_reg[1]' (FDCE) to 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Reference_Signals/Delay_out1_reg[0]'
INFO: [Synth 8-3886] merging instance 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Header/u_LTE_Symbol_Modulator/obj_Ireg_reg[1]' (FDCE) to 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Header/u_LTE_Symbol_Modulator/obj_Ireg_reg[9]'
INFO: [Synth 8-3886] merging instance 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Header/u_LTE_Symbol_Modulator/obj_Ireg_reg[9]' (FDCE) to 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Header/u_LTE_Symbol_Modulator/obj_Ireg_reg[12]'
INFO: [Synth 8-3886] merging instance 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Header/u_LTE_Symbol_Modulator/obj_Ireg_reg[10]' (FDCE) to 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Header/u_LTE_Symbol_Modulator/obj_Ireg_reg[11]'
INFO: [Synth 8-3886] merging instance 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Header/u_LTE_Symbol_Modulator/obj_Ireg_reg[11]' (FDCE) to 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Header/u_LTE_Symbol_Modulator/obj_Ireg_reg[13]'
INFO: [Synth 8-3886] merging instance 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Header/u_LTE_Symbol_Modulator/obj_Ireg_reg[12]' (FDCE) to 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Header/u_LTE_Symbol_Modulator/obj_Ireg_reg[14]'
INFO: [Synth 8-3886] merging instance 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Header/u_LTE_Symbol_Modulator/obj_Ireg_reg[14]' (FDCE) to 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Header/u_LTE_Symbol_Modulator/obj_Ireg_reg[15]'
INFO: [Synth 8-3886] merging instance 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Pilot/Delay_out1_reg[0]' (FDCE) to 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Reference_Signals/Delay_out1_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator /\u_Reference_Signals/Delay_out1_reg[0] )
INFO: [Synth 8-3886] merging instance 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/Delay13_reg_re_reg[0][10]' (FDCE) to 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/Delay13_reg_re_reg[0][11]'
INFO: [Synth 8-3886] merging instance 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/Delay13_reg_re_reg[0][2]' (FDCE) to 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/Delay13_reg_re_reg[0][14]'
INFO: [Synth 8-3886] merging instance 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/Delay13_reg_re_reg[0][3]' (FDCE) to 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/Delay13_reg_re_reg[0][14]'
INFO: [Synth 8-3886] merging instance 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/Delay13_reg_re_reg[0][4]' (FDCE) to 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/Delay13_reg_re_reg[0][14]'
INFO: [Synth 8-3886] merging instance 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/Delay13_reg_re_reg[0][5]' (FDCE) to 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/Delay13_reg_re_reg[0][14]'
INFO: [Synth 8-3886] merging instance 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/Delay13_reg_re_reg[0][6]' (FDCE) to 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/Delay13_reg_re_reg[0][11]'
INFO: [Synth 8-3886] merging instance 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/Delay13_reg_re_reg[0][7]' (FDCE) to 'OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/Delay13_reg_re_reg[0][14]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_OFDM_Modulator /u_dsphdl_IFFT/u_twdlROM_3_1/\twiddleReg_re_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_OFDM_Modulator /u_dsphdl_IFFT/u_twdlROM_5_1/Radix22TwdlMapping_cnt0_inferred/\Radix22TwdlMapping_cnt_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_OFDM_Modulator /u_dsphdl_IFFT/u_twdlROM_5_1/Radix22TwdlMapping_cnt0_inferred/\Radix22TwdlMapping_cnt_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_OFDM_Modulator /u_dsphdl_IFFT/u_twdlROM_5_1/\twiddleReg_re_reg[15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_OFDM_Modulator /\u_symbolFormation/obj_symbolFormationObj_sumLgRg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_OFDM_Modulator /u_dsphdl_IFFT/u_twdlROM_7/Radix22TwdlMapping_cnt0_inferred/\Radix22TwdlMapping_cnt_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_OFDM_Modulator /u_dsphdl_IFFT/u_twdlROM_7/Radix22TwdlMapping_cnt0_inferred/\Radix22TwdlMapping_cnt_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_OFDM_Modulator /u_dsphdl_IFFT/u_twdlROM_7/Radix22TwdlMapping_cnt0_inferred/\Radix22TwdlMapping_cnt_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_OFDM_Modulator /u_dsphdl_IFFT/u_twdlROM_7/Radix22TwdlMapping_cnt0_inferred/\Radix22TwdlMapping_cnt_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_OFDM_Modulator /u_dsphdl_IFFT/u_twdlROM_7/\twiddleReg_re_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_OFDM_Modulator /u_dsphdl_IFFT/u_RADIX2/\u_SDFCOMMUTATOR_7/SDFCummutator_wrAddr_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_OFDM_Modulator /u_dsphdl_IFFT/\u_CTRLRX2/SDFController_rdAddr_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_OFDM_Modulator /u_dsphdl_IFFT/u_RADIX2/\u_SDFCOMMUTATOR_7/SDFCummutator_xWrAddr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\OFDM_UC1/u_HDL_DUC /u_Halfband_Interpolator/\u_filterInstantiation/coeffTableRegP0_1_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\OFDM_UC1/u_HDL_DUC /u_CIC_Compensation_Interpolator/\u_filterInstantiation/coeffTableRegP3_1_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_OFDM_Modulator /\u_CPAddition/obj_CPAdditionObj_CPLenInReg_1_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\OFDM_UC1/u_HDL_DUC /u_CIC_Interpolator_inst/\u_rdySection/cicReadyData_count_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\OFDM_UC1/u_HDL_DUC /u_NCO/i_0/\accphase_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\OFDM_UC1/u_HDL_DUC /u_NCO/i_0/\accphase_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\OFDM_UC1/u_HDL_DUC /u_NCO/i_0/\accphase_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\OFDM_UC1/u_HDL_DUC /u_NCO/i_0/\accphase_reg_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\OFDM_UC1/u_HDL_DUC /u_NCO/i_0/\accphase_reg_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\OFDM_UC1/u_HDL_DUC /u_NCO/i_0/\accphase_reg_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\OFDM_UC1/u_HDL_DUC /u_NCO/i_0/\accphase_reg_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\OFDM_UC1/u_HDL_DUC /u_NCO/i_0/\accphase_reg_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\OFDM_UC1/u_HDL_DUC /u_NCO/i_0/\accphase_reg_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\OFDM_UC1/u_HDL_DUC /u_NCO/i_0/\accphase_reg_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\OFDM_UC1/u_HDL_DUC /u_NCO/i_0/\accphase_reg_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\OFDM_UC1/u_HDL_DUC /u_NCO/i_0/\accphase_reg_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\OFDM_UC1/u_HDL_DUC /u_CIC_Interpolator_inst/\u_rdySection/cicReadyData_resetReg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\OFDM_UC1/u_HDL_DUC /u_NCO/\dither_reg_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_OFDM_Modulator /\u_CPAddition/obj_CPAdditionObj_numPrevVecSamples_1_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator /\u_Data/u_Data_Chain/u_LTE_Symbol_Modulator/obj_modSelRegReg_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_OFDM_Modulator /\u_symbolFormation/obj_symbolFormationObj_FFTSampled_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\OFDM_UC1/u_HDL_DUC /u_NCO/\u_Wave_inst/u_SineWave_inst/lutaddrInReg_reg[1] )
WARNING: [Synth 8-3332] Sequential element (u_CTRLRX2/FSM_sequential_SDFController_rdState_reg) is unused and will be removed from module whdlOFDMTx_dsphdl_IFFT.
WARNING: [Synth 8-3332] Sequential element (u_rdySection/FSM_sequential_cicReadyData_state_reg[1]) is unused and will be removed from module CICInterpolator.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\OFDM_UC1/u_HDL_DUC /u_NCO/\u_Wave_inst/u_SineWave_inst/lut2out_reg_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\OFDM_UC1/u_HDL_DUC /u_Halfband_Interpolator/\u_filterInstantiation_1/wrAddr1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_OFDM_Modulator /\u_symbolFormation/obj_symbolFormationObj_prevVecSamples_4_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_OFDM_Modulator /\u_CPAddition/obj_CPAdditionObj_numSamp_6_reg[4] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:12 ; elapsed = 00:01:20 . Memory (MB): peak = 1219.375 ; gain = 544.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+----------------+
|Module Name                         | RTL Object                                                                                                                                               | Depth x Width | Implemented As | 
+------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+----------------+
|whdlOFDMTx_LTE_Symbol_Modulator     | p0Iout_tmp                                                                                                                                               | 32x16         | LUT            | 
|whdlOFDMTx_LTE_Symbol_Modulator     | p0Qout_tmp                                                                                                                                               | 32x16         | LUT            | 
|whdlOFDMTx_Random_OFDM_Symbol       | Symbol_LUT_table_data_re                                                                                                                                 | 256x12        | LUT            | 
|whdlOFDMTx_Random_OFDM_Symbol       | Symbol_LUT_table_data_im                                                                                                                                 | 256x12        | LUT            | 
|LookUpTableGen                      | Lookup_Table2_table_data                                                                                                                                 | 64x5          | LUT            | 
|whdlOFDMTx_Synchronization_Sequence | Delay_out1_re_reg                                                                                                                                        | 128x16        | Block RAM      | 
|whdlOFDMTx_Synchronization_Sequence | Delay_out1_im_reg                                                                                                                                        | 128x15        | Block RAM      | 
|whdlOFDMTx_Data                     | u_Data_Chain/u_LTE_Symbol_Modulator/p0Iout_tmp                                                                                                           | 32x16         | LUT            | 
|whdlOFDMTx_Data                     | u_Data_Chain/u_LTE_Symbol_Modulator/p0Qout_tmp                                                                                                           | 32x16         | LUT            | 
|NCO                                 | u_Wave_inst/u_CosineWave_inst/lut1out_reg_reg                                                                                                            | 256x17        | Block RAM      | 
|NCO                                 | u_Wave_inst/u_SineWave_inst/Lookup_Table2_table_data                                                                                                     | 64x5          | LUT            | 
|NCO                                 | u_Wave_inst/u_SineWave_inst/lut1out_reg_reg                                                                                                              | 256x17        | Block RAM      | 
|DUC_DAC                             | OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/Delay_out1_reg                                | 1024x12       | Block RAM      | 
|DUC_DAC                             | OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/Delay2_out1_reg                               | 2048x12       | Block RAM      | 
|DUC_DAC                             | OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Make_OFDM_Valid_Continuous/u_Random_OFDM_Symbol/Delay_out1_re_reg | 256x12        | Block RAM      | 
|DUC_DAC                             | OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Make_OFDM_Valid_Continuous/u_Random_OFDM_Symbol/Delay_out1_im_reg | 256x12        | Block RAM      | 
+------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+------------------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                                 | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|whdlOFDMTx_SimpleDualPortRAM_singlebit_block:               | ram_reg    | 16 K x 1(READ_FIRST)   | W |   | 16 K x 1(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|whdlOFDMTx_SimpleDualPortRAM_singlebit__parameterized0:     | ram_reg    | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|whdlOFDMTx_DualRateDualPortRAM_generic:                     | ram_reg    | 4 K x 32(WRITE_FIRST)  | W | R | 4 K x 32(WRITE_FIRST)  | W | R | Port A and B     | 0      | 4      | 
|whdlOFDMTx_SimpleDualPortRAM_generic:                       | ram_reg    | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|whdlOFDMTx_SimpleDualPortRAM_generic:                       | ram_reg    | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|whdlOFDMTx_SimpleDualPortRAM_generic_block:                 | ram_reg    | 64 x 16(READ_FIRST)    | W |   | 64 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|whdlOFDMTx_SimpleDualPortRAM_generic_block:                 | ram_reg    | 64 x 16(READ_FIRST)    | W |   | 64 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|whdlOFDMTx_SimpleDualPortRAM_generic_block__parameterized4: | ram_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|whdlOFDMTx_SimpleDualPortRAM_generic_block__parameterized4: | ram_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|whdlOFDMTx_SimpleDualPortRAM_generic:                       | ram_reg    | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|whdlOFDMTx_SimpleDualPortRAM_generic:                       | ram_reg    | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+------------------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+-----------+----------------------+-----------------+
|Module Name                                                                                                                      | RTL Object                                                                                                             | Inference | Size (Depth x Width) | Primitives      | 
+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+-----------+----------------------+-----------------+
|\OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator                                                                | u_Header/u_Interleaver/u_Store_Block_Lengths/u_Store_Block_Lengths_ram/ram_reg                                         | Implied   | 4 x 7                | RAM32M x 2      | 
|\OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator                                                                | u_Header/u_Interleaver/u_Simple_Dual_Port_RAM/ram_reg                                                                  | Implied   | 256 x 1              | RAM128X1D x 2   | 
|\OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator                                                                | u_Data/u_Data_Chain/u_Symbol_Interleaver/u_Interleaver/u_Store_Block_Lengths/u_Store_Block_Lengths_ram_generic/ram_reg | Implied   | 4 x 9                | RAM32M x 2      | 
|\OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_OFDM_Modulator /u_dsphdl_IFFT/u_SDF1_1_1 | u_SDFCOMMUTATOR_1/u_dataXMEM_re_0_1/ram_reg                                                                            | Implied   | 8 x 16               | RAM32M x 3      | 
|\OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_OFDM_Modulator /u_dsphdl_IFFT/u_SDF1_1_1 | u_SDFCOMMUTATOR_1/u_dataXMEM_im_0_1/ram_reg                                                                            | Implied   | 8 x 16               | RAM32M x 3      | 
|\OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_OFDM_Modulator /u_dsphdl_IFFT/u_SDF2_2_1 | u_dataMEM_re_0_2/ram_reg                                                                                               | Implied   | 32 x 16              | RAM32M x 3      | 
|\OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_OFDM_Modulator /u_dsphdl_IFFT/u_SDF2_2_1 | u_SDFCOMMUTATOR_2/u_dataXMEM_re_0_2/ram_reg                                                                            | Implied   | 8 x 16               | RAM32M x 3      | 
|\OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_OFDM_Modulator /u_dsphdl_IFFT/u_SDF2_2_1 | u_dataMEM_im_0_2/ram_reg                                                                                               | Implied   | 32 x 16              | RAM32M x 3      | 
|\OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_OFDM_Modulator /u_dsphdl_IFFT/u_SDF2_2_1 | u_SDFCOMMUTATOR_2/u_dataXMEM_im_0_2/ram_reg                                                                            | Implied   | 8 x 16               | RAM32M x 3      | 
|\OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_OFDM_Modulator /u_dsphdl_IFFT/u_SDF1_3_1 | u_dataMEM_re_0_3/ram_reg                                                                                               | Implied   | 16 x 16              | RAM32M x 3      | 
|\OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_OFDM_Modulator /u_dsphdl_IFFT/u_SDF1_3_1 | u_SDFCOMMUTATOR_3/u_dataXMEM_re_0_3/ram_reg                                                                            | Implied   | 8 x 16               | RAM32M x 3      | 
|\OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_OFDM_Modulator /u_dsphdl_IFFT/u_SDF1_3_1 | u_dataMEM_im_0_3/ram_reg                                                                                               | Implied   | 16 x 16              | RAM32M x 3      | 
|\OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_OFDM_Modulator /u_dsphdl_IFFT/u_SDF1_3_1 | u_SDFCOMMUTATOR_3/u_dataXMEM_im_0_3/ram_reg                                                                            | Implied   | 8 x 16               | RAM32M x 3      | 
|\OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_OFDM_Modulator /u_dsphdl_IFFT/u_SDF2_4_1 | u_dataMEM_re_0_4/ram_reg                                                                                               | Implied   | 8 x 16               | RAM32M x 3      | 
|\OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_OFDM_Modulator /u_dsphdl_IFFT/u_SDF2_4_1 | u_SDFCOMMUTATOR_4/u_dataXMEM_re_0_4/ram_reg                                                                            | Implied   | 8 x 16               | RAM32M x 3      | 
|\OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_OFDM_Modulator /u_dsphdl_IFFT/u_SDF2_4_1 | u_dataMEM_im_0_4/ram_reg                                                                                               | Implied   | 8 x 16               | RAM32M x 3      | 
|\OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_OFDM_Modulator /u_dsphdl_IFFT/u_SDF2_4_1 | u_SDFCOMMUTATOR_4/u_dataXMEM_im_0_4/ram_reg                                                                            | Implied   | 8 x 16               | RAM32M x 3      | 
|\OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_OFDM_Modulator /u_dsphdl_IFFT/u_SDF1_5_1 | u_dataMEM_re_0_5/ram_reg                                                                                               | Implied   | 4 x 16               | RAM32M x 3      | 
|\OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_OFDM_Modulator /u_dsphdl_IFFT/u_SDF1_5_1 | u_SDFCOMMUTATOR_5/u_dataXMEM_re_0_5/ram_reg                                                                            | Implied   | 8 x 16               | RAM32M x 3      | 
|\OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_OFDM_Modulator /u_dsphdl_IFFT/u_SDF1_5_1 | u_dataMEM_im_0_5/ram_reg                                                                                               | Implied   | 4 x 16               | RAM32M x 3      | 
|\OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_OFDM_Modulator /u_dsphdl_IFFT/u_SDF1_5_1 | u_SDFCOMMUTATOR_5/u_dataXMEM_im_0_5/ram_reg                                                                            | Implied   | 8 x 16               | RAM32M x 3      | 
|\OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_OFDM_Modulator /u_dsphdl_IFFT/u_SDF2_6_1 | u_SDFCOMMUTATOR_6/u_dataXMEM_re_0_6/ram_reg                                                                            | Implied   | 8 x 16               | RAM32M x 3      | 
|\OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_OFDM_Modulator /u_dsphdl_IFFT/u_SDF2_6_1 | u_SDFCOMMUTATOR_6/u_dataXMEM_im_0_6/ram_reg                                                                            | Implied   | 8 x 16               | RAM32M x 3      | 
|\OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_OFDM_Modulator /u_dsphdl_IFFT/u_RADIX2   | u_SDFCOMMUTATOR_7/u_dataXMEM_re_0_7/ram_reg                                                                            | Implied   | 8 x 16               | RAM16X1S x 16   | 
|\OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_OFDM_Modulator /u_dsphdl_IFFT/u_RADIX2   | u_SDFCOMMUTATOR_7/u_dataXMEM_im_0_7/ram_reg                                                                            | Implied   | 8 x 16               | RAM16X1S x 16   | 
|\OFDM_UC1/u_HDL_DUC /u_Lowpass_Interpolator                                                                                      | u_filterInstantiation/u_delayLine0/u_simpleDualPortRam/ram_reg                                                         | Implied   | 16 x 16              | RAM32M x 3      | 
|\OFDM_UC1/u_HDL_DUC /u_Lowpass_Interpolator                                                                                      | u_filterInstantiation/u_delayLine1/u_simpleDualPortRam/ram_reg                                                         | Implied   | 16 x 16              | RAM32M x 3      | 
|\OFDM_UC1/u_HDL_DUC /u_Lowpass_Interpolator                                                                                      | u_filterInstantiation/u_delayLine2/u_simpleDualPortRam/ram_reg                                                         | Implied   | 16 x 16              | RAM32M x 3      | 
|\OFDM_UC1/u_HDL_DUC /u_Lowpass_Interpolator                                                                                      | u_filterInstantiation/u_delayLine3/u_simpleDualPortRam/ram_reg                                                         | Implied   | 16 x 16              | RAM32M x 3      | 
|\OFDM_UC1/u_HDL_DUC /u_Lowpass_Interpolator                                                                                      | u_filterInstantiation/u_delayLine4/u_simpleDualPortRam/ram_reg                                                         | Implied   | 16 x 16              | RAM32M x 3      | 
|\OFDM_UC1/u_HDL_DUC /u_Lowpass_Interpolator                                                                                      | u_filterInstantiation/u_delayLine5/u_simpleDualPortRam/ram_reg                                                         | Implied   | 16 x 16              | RAM32M x 3      | 
|\OFDM_UC1/u_HDL_DUC /u_Lowpass_Interpolator                                                                                      | u_filterInstantiation/u_delayLine6/u_simpleDualPortRam/ram_reg                                                         | Implied   | 16 x 16              | RAM32M x 3      | 
|\OFDM_UC1/u_HDL_DUC /u_Lowpass_Interpolator                                                                                      | u_filterInstantiation/u_delayLine7/u_simpleDualPortRam/ram_reg                                                         | Implied   | 16 x 16              | RAM32M x 3      | 
|\OFDM_UC1/u_HDL_DUC /u_Lowpass_Interpolator                                                                                      | u_filterInstantiation/u_delayLine8/u_simpleDualPortRam/ram_reg                                                         | Implied   | 16 x 16              | RAM32M x 3      | 
|\OFDM_UC1/u_HDL_DUC /u_Lowpass_Interpolator                                                                                      | u_filterInstantiation/u_delayLine0_1/u_simpleDualPortRam/ram_reg                                                       | Implied   | 16 x 16              | RAM32M x 3      | 
|\OFDM_UC1/u_HDL_DUC /u_Lowpass_Interpolator                                                                                      | u_filterInstantiation/u_delayLine1_1/u_simpleDualPortRam/ram_reg                                                       | Implied   | 16 x 16              | RAM32M x 3      | 
|\OFDM_UC1/u_HDL_DUC /u_Lowpass_Interpolator                                                                                      | u_filterInstantiation/u_delayLine2_1/u_simpleDualPortRam/ram_reg                                                       | Implied   | 16 x 16              | RAM32M x 3      | 
|\OFDM_UC1/u_HDL_DUC /u_Lowpass_Interpolator                                                                                      | u_filterInstantiation/u_delayLine3_1/u_simpleDualPortRam/ram_reg                                                       | Implied   | 16 x 16              | RAM32M x 3      | 
|\OFDM_UC1/u_HDL_DUC /u_Lowpass_Interpolator                                                                                      | u_filterInstantiation/u_delayLine4_1/u_simpleDualPortRam/ram_reg                                                       | Implied   | 16 x 16              | RAM32M x 3      | 
|\OFDM_UC1/u_HDL_DUC /u_Lowpass_Interpolator                                                                                      | u_filterInstantiation/u_delayLine5_1/u_simpleDualPortRam/ram_reg                                                       | Implied   | 16 x 16              | RAM32M x 3      | 
|\OFDM_UC1/u_HDL_DUC /u_Lowpass_Interpolator                                                                                      | u_filterInstantiation/u_delayLine6_1/u_simpleDualPortRam/ram_reg                                                       | Implied   | 16 x 16              | RAM32M x 3      | 
|\OFDM_UC1/u_HDL_DUC /u_Lowpass_Interpolator                                                                                      | u_filterInstantiation/u_delayLine7_1/u_simpleDualPortRam/ram_reg                                                       | Implied   | 16 x 16              | RAM32M x 3      | 
|\OFDM_UC1/u_HDL_DUC /u_Lowpass_Interpolator                                                                                      | u_filterInstantiation/u_delayLine8_1/u_simpleDualPortRam/ram_reg                                                       | Implied   | 16 x 16              | RAM32M x 3      | 
|\OFDM_UC1/u_HDL_DUC /u_Lowpass_Interpolator                                                                                      | u_filterInstantiation_1/u_delayLine0/u_simpleDualPortRam/ram_reg                                                       | Implied   | 16 x 16              | RAM32M x 3      | 
|\OFDM_UC1/u_HDL_DUC /u_Lowpass_Interpolator                                                                                      | u_filterInstantiation_1/u_delayLine1/u_simpleDualPortRam/ram_reg                                                       | Implied   | 16 x 16              | RAM32M x 3      | 
|\OFDM_UC1/u_HDL_DUC /u_Lowpass_Interpolator                                                                                      | u_filterInstantiation_1/u_delayLine2/u_simpleDualPortRam/ram_reg                                                       | Implied   | 16 x 16              | RAM32M x 3      | 
|\OFDM_UC1/u_HDL_DUC /u_Lowpass_Interpolator                                                                                      | u_filterInstantiation_1/u_delayLine3/u_simpleDualPortRam/ram_reg                                                       | Implied   | 16 x 16              | RAM32M x 3      | 
|\OFDM_UC1/u_HDL_DUC /u_Lowpass_Interpolator                                                                                      | u_filterInstantiation_1/u_delayLine4/u_simpleDualPortRam/ram_reg                                                       | Implied   | 16 x 16              | RAM32M x 3      | 
|\OFDM_UC1/u_HDL_DUC /u_Lowpass_Interpolator                                                                                      | u_filterInstantiation_1/u_delayLine6/u_simpleDualPortRam/ram_reg                                                       | Implied   | 16 x 16              | RAM32M x 3      | 
|\OFDM_UC1/u_HDL_DUC /u_Lowpass_Interpolator                                                                                      | u_filterInstantiation_1/u_delayLine7/u_simpleDualPortRam/ram_reg                                                       | Implied   | 16 x 16              | RAM32M x 3      | 
|\OFDM_UC1/u_HDL_DUC /u_Lowpass_Interpolator                                                                                      | u_filterInstantiation_1/u_delayLine8/u_simpleDualPortRam/ram_reg                                                       | Implied   | 16 x 16              | RAM32M x 3      | 
|\OFDM_UC1/u_HDL_DUC /u_Lowpass_Interpolator                                                                                      | u_filterInstantiation_1/u_delayLine9/u_simpleDualPortRam/ram_reg                                                       | Implied   | 16 x 16              | RAM32M x 3      | 
|\OFDM_UC1/u_HDL_DUC /u_Lowpass_Interpolator                                                                                      | u_filterInstantiation_1/u_delayLine0_1/u_simpleDualPortRam/ram_reg                                                     | Implied   | 16 x 16              | RAM32M x 3      | 
|\OFDM_UC1/u_HDL_DUC /u_Lowpass_Interpolator                                                                                      | u_filterInstantiation_1/u_delayLine1_1/u_simpleDualPortRam/ram_reg                                                     | Implied   | 16 x 16              | RAM32M x 3      | 
|\OFDM_UC1/u_HDL_DUC /u_Lowpass_Interpolator                                                                                      | u_filterInstantiation_1/u_delayLine2_1/u_simpleDualPortRam/ram_reg                                                     | Implied   | 16 x 16              | RAM32M x 3      | 
|\OFDM_UC1/u_HDL_DUC /u_Lowpass_Interpolator                                                                                      | u_filterInstantiation_1/u_delayLine3_1/u_simpleDualPortRam/ram_reg                                                     | Implied   | 16 x 16              | RAM32M x 3      | 
|\OFDM_UC1/u_HDL_DUC /u_Lowpass_Interpolator                                                                                      | u_filterInstantiation_1/u_delayLine4_1/u_simpleDualPortRam/ram_reg                                                     | Implied   | 16 x 16              | RAM32M x 3      | 
|\OFDM_UC1/u_HDL_DUC /u_Lowpass_Interpolator                                                                                      | u_filterInstantiation_1/u_delayLine6_1/u_simpleDualPortRam/ram_reg                                                     | Implied   | 16 x 16              | RAM32M x 3      | 
|\OFDM_UC1/u_HDL_DUC /u_Lowpass_Interpolator                                                                                      | u_filterInstantiation_1/u_delayLine7_1/u_simpleDualPortRam/ram_reg                                                     | Implied   | 16 x 16              | RAM32M x 3      | 
|\OFDM_UC1/u_HDL_DUC /u_Lowpass_Interpolator                                                                                      | u_filterInstantiation_1/u_delayLine8_1/u_simpleDualPortRam/ram_reg                                                     | Implied   | 16 x 16              | RAM32M x 3      | 
|\OFDM_UC1/u_HDL_DUC /u_Lowpass_Interpolator                                                                                      | u_filterInstantiation_1/u_delayLine9_1/u_simpleDualPortRam/ram_reg                                                     | Implied   | 16 x 16              | RAM32M x 3      | 
|\OFDM_UC1/u_HDL_DUC /u_Halfband_Interpolator                                                                                     | u_filterInstantiation/u_delayLine0/u_simpleDualPortRam/ram_reg                                                         | Implied   | 8 x 18               | RAM32M x 3      | 
|\OFDM_UC1/u_HDL_DUC /u_Halfband_Interpolator                                                                                     | u_filterInstantiation_1/u_delayLine0/u_simpleDualPortRam/ram_reg                                                       | Implied   | 8 x 18               | RAM32M x 3      | 
|\OFDM_UC1/u_HDL_DUC /u_Halfband_Interpolator                                                                                     | u_filterInstantiation_1/u_delayLine1/u_simpleDualPortRam/ram_reg                                                       | Implied   | 8 x 18               | RAM32M x 3      | 
|\OFDM_UC1/u_HDL_DUC /u_Halfband_Interpolator                                                                                     | u_filterInstantiation/u_delayLine0_1/u_simpleDualPortRam/ram_reg                                                       | Implied   | 8 x 18               | RAM32M x 3      | 
|\OFDM_UC1/u_HDL_DUC /u_Halfband_Interpolator                                                                                     | u_filterInstantiation_1/u_delayLine0_1/u_simpleDualPortRam/ram_reg                                                     | Implied   | 8 x 18               | RAM32M x 3      | 
|\OFDM_UC1/u_HDL_DUC /u_Halfband_Interpolator                                                                                     | u_filterInstantiation_1/u_delayLine1_1/u_simpleDualPortRam/ram_reg                                                     | Implied   | 8 x 18               | RAM32M x 3      | 
|\OFDM_UC1/u_HDL_DUC /u_CIC_Compensation_Interpolator                                                                             | u_filterInstantiation_1/u_delayLine0/u_simpleDualPortRam/ram_reg                                                       | Implied   | 4 x 18               | RAM32M x 3      | 
|\OFDM_UC1/u_HDL_DUC /u_CIC_Compensation_Interpolator                                                                             | u_filterInstantiation_1/u_delayLine1/u_simpleDualPortRam/ram_reg                                                       | Implied   | 4 x 18               | RAM32M x 3      | 
|\OFDM_UC1/u_HDL_DUC /u_CIC_Compensation_Interpolator                                                                             | u_filterInstantiation_1/u_delayLine2/u_simpleDualPortRam/ram_reg                                                       | Implied   | 4 x 18               | RAM32M x 3      | 
|\OFDM_UC1/u_HDL_DUC /u_CIC_Compensation_Interpolator                                                                             | u_filterInstantiation_1/u_delayLine3/u_simpleDualPortRam/ram_reg                                                       | Implied   | 4 x 18               | RAM32M x 3      | 
|\OFDM_UC1/u_HDL_DUC /u_CIC_Compensation_Interpolator                                                                             | u_filterInstantiation/u_delayLine0/u_simpleDualPortRam_generic/ram_reg                                                 | Implied   | 4 x 18               | RAM32M x 3      | 
|\OFDM_UC1/u_HDL_DUC /u_CIC_Compensation_Interpolator                                                                             | u_filterInstantiation/u_delayLine1/u_simpleDualPortRam_generic/ram_reg                                                 | Implied   | 4 x 18               | RAM32M x 3      | 
|\OFDM_UC1/u_HDL_DUC /u_CIC_Compensation_Interpolator                                                                             | u_filterInstantiation/u_delayLine2/u_simpleDualPortRam_generic/ram_reg                                                 | Implied   | 4 x 18               | RAM32M x 3      | 
|\OFDM_UC1/u_HDL_DUC /u_CIC_Compensation_Interpolator                                                                             | u_filterInstantiation/u_delayLine3/u_simpleDualPortRam_generic/ram_reg                                                 | Implied   | 4 x 18               | RAM32M x 3      | 
|\OFDM_UC1/u_HDL_DUC /u_CIC_Compensation_Interpolator                                                                             | u_filterInstantiation_1/u_delayLine0_1/u_simpleDualPortRam/ram_reg                                                     | Implied   | 4 x 18               | RAM32M x 3      | 
|\OFDM_UC1/u_HDL_DUC /u_CIC_Compensation_Interpolator                                                                             | u_filterInstantiation_1/u_delayLine1_1/u_simpleDualPortRam/ram_reg                                                     | Implied   | 4 x 18               | RAM32M x 3      | 
|\OFDM_UC1/u_HDL_DUC /u_CIC_Compensation_Interpolator                                                                             | u_filterInstantiation_1/u_delayLine2_1/u_simpleDualPortRam/ram_reg                                                     | Implied   | 4 x 18               | RAM32M x 3      | 
|\OFDM_UC1/u_HDL_DUC /u_CIC_Compensation_Interpolator                                                                             | u_filterInstantiation_1/u_delayLine3_1/u_simpleDualPortRam/ram_reg                                                     | Implied   | 4 x 18               | RAM32M x 3      | 
|\OFDM_UC1/u_HDL_DUC /u_CIC_Compensation_Interpolator                                                                             | u_filterInstantiation/u_delayLine0_1/u_simpleDualPortRam/ram_reg                                                       | Implied   | 4 x 18               | RAM32M x 3      | 
|\OFDM_UC1/u_HDL_DUC /u_CIC_Compensation_Interpolator                                                                             | u_filterInstantiation/u_delayLine1_1/u_simpleDualPortRam/ram_reg                                                       | Implied   | 4 x 18               | RAM32M x 3      | 
|\OFDM_UC1/u_HDL_DUC /u_CIC_Compensation_Interpolator                                                                             | u_filterInstantiation/u_delayLine2_1/u_simpleDualPortRam/ram_reg                                                       | Implied   | 4 x 18               | RAM32M x 3      | 
|\OFDM_UC1/u_HDL_DUC /u_CIC_Compensation_Interpolator                                                                             | u_filterInstantiation/u_delayLine3_1/u_simpleDualPortRam/ram_reg                                                       | Implied   | 4 x 18               | RAM32M x 3      | 
+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+-----------+----------------------+-----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+----------------------------------------+----------------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                             | DSP Mapping                            | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------------------------------+----------------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|whdlOFDMTx_Complex4Multiply             | (A2*B2)'                               | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|whdlOFDMTx_Complex4Multiply             | (A2*B2)'                               | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|whdlOFDMTx_Complex4Multiply             | (A2*B2)'                               | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|whdlOFDMTx_Complex4Multiply             | (A2*B2)'                               | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|whdlOFDMTx_Complex4Multiply_block       | (A2*B2)'                               | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|whdlOFDMTx_Complex4Multiply_block       | (A2*B2)'                               | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|whdlOFDMTx_Complex4Multiply_block       | (A2*B2)'                               | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|whdlOFDMTx_Complex4Multiply_block       | (A2*B2)'                               | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|whdlOFDMTx_Complex4Multiply_block1      | (A2*B2)'                               | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|whdlOFDMTx_Complex4Multiply_block1      | (A2*B2)'                               | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|whdlOFDMTx_Complex4Multiply_block1      | (A2*B2)'                               | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|whdlOFDMTx_Complex4Multiply_block1      | (A2*B2)'                               | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|FIRFilter2_block1                       | (A''*B'')'                             | 16     | 16     | -      | -      | 33     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|FIRFilter2_block1                       | (PCIN+(A''*B'')')'                     | 16     | 16     | -      | -      | 33     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|FIRFilter2_block1                       | (PCIN+(A''*B'')')'                     | 16     | 16     | -      | -      | 33     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|FIRFilter2_block1                       | (PCIN+(A''*B'')')'                     | 16     | 16     | -      | -      | 33     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|FilterTapSystolic_block3                | (PCIN+(A''*B'')')'                     | 16     | 16     | -      | -      | 33     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|FIRFilter2_block1                       | (PCIN+(A''*B'')')'                     | 16     | 16     | -      | -      | 33     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|FIRFilter2_block1                       | (PCIN+(A''*B'')')'                     | 16     | 16     | -      | -      | 33     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|FIRFilter2_block1                       | (PCIN+(A''*B'')')'                     | 16     | 16     | -      | -      | 33     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|FIRFilter2_block1                       | (PCIN+(A''*B'')')'                     | 16     | 16     | -      | -      | 33     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|FIRFilter2_block1                       | (A''*B'')'                             | 16     | 16     | -      | -      | 33     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|FIRFilter2_block1                       | (PCIN+(A''*B'')')'                     | 16     | 16     | -      | -      | 33     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|FIRFilter2_block1                       | (PCIN+(A''*B'')')'                     | 16     | 16     | -      | -      | 33     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|FIRFilter2_block1                       | (PCIN+(A''*B'')')'                     | 16     | 16     | -      | -      | 33     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|FilterTapSystolic_block3                | (PCIN+(A''*B'')')'                     | 16     | 16     | -      | -      | 33     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|FIRFilter2_block1                       | (PCIN+(A''*B'')')'                     | 16     | 16     | -      | -      | 33     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|FIRFilter2_block1                       | (PCIN+(A''*B'')')'                     | 16     | 16     | -      | -      | 33     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|FIRFilter2_block1                       | (PCIN+(A''*B'')')'                     | 16     | 16     | -      | -      | 33     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|FIRFilter2_block1                       | (PCIN+(A''*B'')')'                     | 16     | 16     | -      | -      | 33     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|FilterTapSystolicPreAdd_block1          | ((D'+A'')*B'')'                        | 16     | 16     | -      | 16     | 33     | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|FilterTapSystolicPreAdd_block1          | (PCIN+((D'+A'')*B'')')'                | 16     | 16     | -      | 16     | 33     | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|FilterTapSystolicPreAdd_block1          | (PCIN+((D'+A'')*B'')')'                | 16     | 16     | -      | 16     | 33     | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|FilterTapSystolicPreAdd_block1          | (PCIN+((D'+A'')*B'')')'                | 16     | 16     | -      | 16     | 33     | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|FilterTapSystolicPreAdd_block1          | (PCIN+((D'+A'')*B'')')'                | 16     | 16     | -      | 16     | 33     | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|FilterTapSystolicPreAdd_block2          | ((D'+A'')*B'')'                        | 16     | 16     | -      | 16     | 33     | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|FilterTapSystolicPreAdd_block2          | (PCIN+((D'+A'')*B'')')'                | 16     | 16     | -      | 16     | 33     | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|FilterTapSystolicPreAdd_block2          | (PCIN+((D'+A'')*B'')')'                | 16     | 16     | -      | 16     | 33     | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|FilterTapSystolicPreAdd_block2          | (PCIN+((D'+A'')*B'')')'                | 16     | 16     | -      | 16     | 33     | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|FilterTapSystolicPreAdd_block2          | (PCIN+((D'+A'')*B'')')'                | 16     | 16     | -      | 16     | 33     | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|FilterTapSystolicPreAdd                 | ((C:0x0) or P)+((D'+A'')*B'')'         | 18     | 18     | 36     | 18     | 36     | 2    | 2    | 0    | 1    | 1     | 1    | 1    | 
|FilterTapSystolicPreAdd_block           | ((C:0x0) or P)+((D'+A'')*B'')'         | 18     | 18     | 36     | 18     | 36     | 2    | 2    | 0    | 1    | 1     | 1    | 1    | 
|CIC_Compensation_Interpolator           | (A''*B'')'                             | 18     | 18     | -      | -      | 36     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|FilterTapSystolic_block1                | (PCIN+(A''*B'')')'                     | 18     | 18     | -      | -      | 36     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|CIC_Compensation_Interpolator           | (PCIN+(A''*B'')')'                     | 18     | 18     | -      | -      | 36     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|CIC_Compensation_Interpolator           | (PCIN+(A''*B'')')'                     | 18     | 18     | -      | -      | 36     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|CIC_Compensation_Interpolator           | (A''*B'')'                             | 18     | 18     | -      | -      | 36     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|CIC_Compensation_Interpolator           | (PCIN+(A''*B'')')'                     | 18     | 18     | -      | -      | 36     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|FilterTapSystolic                       | (PCIN+(A''*B'')')'                     | 18     | 18     | -      | -      | 36     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|CIC_Compensation_Interpolator           | (PCIN+(A''*B'')')'                     | 18     | 18     | -      | -      | 36     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|CIC_Compensation_Interpolator           | (A''*B'')'                             | 18     | 18     | -      | -      | 36     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|FilterTapSystolic_block1                | (PCIN+(A''*B'')')'                     | 18     | 18     | -      | -      | 36     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|CIC_Compensation_Interpolator           | (PCIN+(A''*B'')')'                     | 18     | 18     | -      | -      | 36     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|CIC_Compensation_Interpolator           | (PCIN+(A''*B'')')'                     | 18     | 18     | -      | -      | 36     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|CIC_Compensation_Interpolator           | (A''*B'')'                             | 18     | 18     | -      | -      | 36     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|CIC_Compensation_Interpolator           | (PCIN+(A''*B'')')'                     | 18     | 18     | -      | -      | 36     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|FilterTapSystolic                       | (PCIN+(A''*B'')')'                     | 18     | 18     | -      | -      | 36     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|CIC_Compensation_Interpolator           | (PCIN+(A''*B'')')'                     | 18     | 18     | -      | -      | 36     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Mixer                                   | A*B                                    | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mixer                                   | A*B                                    | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mixer                                   | A*B                                    | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mixer                                   | A*B                                    | 18     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|whdlOFDMTx_FilterTapSystolicPreAddWvlIn | ((D'+A'')*(B:0x12)'')'                 | 16     | 16     | -      | 16     | 32     | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|whdlOFDMTx_FilterTapSystolicPreAddWvlIn | (PCIN+((D'+ACIN'')*(B:0x3ffd9)'')')'   | 16     | 16     | -      | 16     | 32     | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|whdlOFDMTx_FilterTapSystolicPreAddWvlIn | (PCIN+((D'+ACIN'')*(B:0x45)'')')'      | 16     | 16     | -      | 16     | 32     | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|whdlOFDMTx_FilterTapSystolicPreAddWvlIn | (PCIN+((D'+ACIN'')*(B:0x3ff9d)'')')'   | 16     | 16     | -      | 16     | 32     | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|whdlOFDMTx_FilterTapSystolicPreAddWvlIn | (PCIN+((D'+ACIN'')*(B:0x7a)'')')'      | 16     | 16     | -      | 16     | 32     | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|whdlOFDMTx_FilterTapSystolicPreAddWvlIn | (PCIN+(((D:0x0)'+A'')*(B:0x7f7e)'')')' | 16     | 16     | -      | 16     | 32     | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|whdlOFDMTx_FilterTapSystolicPreAddWvlIn | ((D'+A'')*(B:0x12)'')'                 | 16     | 16     | -      | 16     | 32     | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|whdlOFDMTx_FilterTapSystolicPreAddWvlIn | (PCIN+((D'+ACIN'')*(B:0x3ffd9)'')')'   | 16     | 16     | -      | 16     | 32     | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|whdlOFDMTx_FilterTapSystolicPreAddWvlIn | (PCIN+((D'+ACIN'')*(B:0x45)'')')'      | 16     | 16     | -      | 16     | 32     | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|whdlOFDMTx_FilterTapSystolicPreAddWvlIn | (PCIN+((D'+ACIN'')*(B:0x3ff9d)'')')'   | 16     | 16     | -      | 16     | 32     | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|whdlOFDMTx_FilterTapSystolicPreAddWvlIn | (PCIN+((D'+ACIN'')*(B:0x7a)'')')'      | 16     | 16     | -      | 16     | 32     | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
|whdlOFDMTx_FilterTapSystolicPreAddWvlIn | (PCIN+(((D:0x0)'+A'')*(B:0x7f7e)'')')' | 16     | 16     | -      | 16     | 32     | 2    | 2    | -    | 1    | 1     | 1    | 1    | 
+----------------------------------------+----------------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/i_1/u_Synchronization_Sequence/Delay_out1_re_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/i_2/u_Synchronization_Sequence/Delay_out1_im_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/i_154/u_Data/u_Data_and_Control_Signal_Generation/u_Store_Input_Payload_Data/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/i_155/u_Data/u_Data_Chain/u_Symbol_Interleaver/u_Interleaver/u_Simple_Dual_Port_RAM/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance OFDM_UC1i_0/OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Dual_Rate_RAM/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance OFDM_UC1i_0/OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Dual_Rate_RAM/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance OFDM_UC1i_0/OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Dual_Rate_RAM/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance OFDM_UC1i_0/OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Dual_Rate_RAM/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_OFDM_Modulator/i_0/u_symbolFormation/u_simpleDualPortRam/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_OFDM_Modulator/i_1/u_symbolFormation/u_simpleDualPortRam_1/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_OFDM_Modulator/u_dsphdl_IFFT/u_SDF1_1_1/i_0/u_dataMEM_im_0_1/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_OFDM_Modulator/u_dsphdl_IFFT/u_SDF1_1_1/i_1/u_dataMEM_re_0_1_generic/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_OFDM_Modulator/u_dsphdl_IFFT/u_NaturalOrder_Stage/i_2/u_dataMEM_im_1/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_OFDM_Modulator/u_dsphdl_IFFT/u_NaturalOrder_Stage/i_4/u_dataMEM_re_1/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_OFDM_Modulator/i_106/u_CPAddition/u_simpleDualPortRam_generic/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_OFDM_Modulator/i_107/u_CPAddition/u_simpleDualPortRam/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/Addressable_Delay_Line_block3.v:55]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/Addressable_Delay_Line_block3.v:55]
INFO: [Synth 8-6837] The timing for the instance OFDM_UC1/u_HDL_DUC/u_NCO/i_1/u_Wave_inst/u_CosineWave_inst/lut1out_reg_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance OFDM_UC1/u_HDL_DUC/u_NCO/i_2/u_Wave_inst/u_SineWave_inst/lut1out_reg_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/Mixer.v:151]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/Mixer.v:171]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/Mixer.v:93]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/Mixer.v:113]
INFO: [Synth 8-6837] The timing for the instance OFDM_UC1i_49/OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/Delay_out1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance OFDM_UC1i_50/OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/Delay2_out1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance OFDM_UC1i_64/OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Make_OFDM_Valid_Continuous/u_Random_OFDM_Symbol/Delay_out1_re_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance OFDM_UC1i_83/OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Make_OFDM_Valid_Continuous/u_Random_OFDM_Symbol/Delay_out1_im_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'OFDM_UC1/clk_wiz_inst/clk_out1' to pin 'OFDM_UC1/clk_wiz_inst/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:23 ; elapsed = 00:01:31 . Memory (MB): peak = 1219.375 ; gain = 544.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_OFDM_Modulator /u_dsphdl_IFFT/u_RADIX2/\u_MUL4/twdl_im_reg_reg[13] )
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:29 ; elapsed = 00:01:37 . Memory (MB): peak = 1249.879 ; gain = 574.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+------------------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                                 | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|whdlOFDMTx_SimpleDualPortRAM_singlebit_block:               | ram_reg    | 16 K x 1(READ_FIRST)   | W |   | 16 K x 1(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|whdlOFDMTx_SimpleDualPortRAM_singlebit__parameterized0:     | ram_reg    | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|whdlOFDMTx_DualRateDualPortRAM_generic:                     | ram_reg    | 4 K x 32(WRITE_FIRST)  | W | R | 4 K x 32(WRITE_FIRST)  | W | R | Port A and B     | 0      | 4      | 
|whdlOFDMTx_SimpleDualPortRAM_generic:                       | ram_reg    | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|whdlOFDMTx_SimpleDualPortRAM_generic:                       | ram_reg    | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|whdlOFDMTx_SimpleDualPortRAM_generic_block:                 | ram_reg    | 64 x 16(READ_FIRST)    | W |   | 64 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|whdlOFDMTx_SimpleDualPortRAM_generic_block:                 | ram_reg    | 64 x 16(READ_FIRST)    | W |   | 64 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|whdlOFDMTx_SimpleDualPortRAM_generic_block__parameterized4: | ram_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|whdlOFDMTx_SimpleDualPortRAM_generic_block__parameterized4: | ram_reg    | 128 x 16(READ_FIRST)   | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|whdlOFDMTx_SimpleDualPortRAM_generic:                       | ram_reg    | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|whdlOFDMTx_SimpleDualPortRAM_generic:                       | ram_reg    | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+------------------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping  Report
+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+-----------+----------------------+-----------------+
|Module Name                                                                                                                      | RTL Object                                                                                                             | Inference | Size (Depth x Width) | Primitives      | 
+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+-----------+----------------------+-----------------+
|\OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator                                                                | u_Header/u_Interleaver/u_Store_Block_Lengths/u_Store_Block_Lengths_ram/ram_reg                                         | Implied   | 4 x 7                | RAM32M x 2      | 
|\OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator                                                                | u_Header/u_Interleaver/u_Simple_Dual_Port_RAM/ram_reg                                                                  | Implied   | 256 x 1              | RAM128X1D x 2   | 
|\OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator                                                                | u_Data/u_Data_Chain/u_Symbol_Interleaver/u_Interleaver/u_Store_Block_Lengths/u_Store_Block_Lengths_ram_generic/ram_reg | Implied   | 4 x 9                | RAM32M x 2      | 
|\OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_OFDM_Modulator /u_dsphdl_IFFT/u_SDF1_1_1 | u_SDFCOMMUTATOR_1/u_dataXMEM_re_0_1/ram_reg                                                                            | Implied   | 8 x 16               | RAM32M x 3      | 
|\OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_OFDM_Modulator /u_dsphdl_IFFT/u_SDF1_1_1 | u_SDFCOMMUTATOR_1/u_dataXMEM_im_0_1/ram_reg                                                                            | Implied   | 8 x 16               | RAM32M x 3      | 
|\OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_OFDM_Modulator /u_dsphdl_IFFT/u_SDF2_2_1 | u_dataMEM_re_0_2/ram_reg                                                                                               | Implied   | 32 x 16              | RAM32M x 3      | 
|\OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_OFDM_Modulator /u_dsphdl_IFFT/u_SDF2_2_1 | u_SDFCOMMUTATOR_2/u_dataXMEM_re_0_2/ram_reg                                                                            | Implied   | 8 x 16               | RAM32M x 3      | 
|\OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_OFDM_Modulator /u_dsphdl_IFFT/u_SDF2_2_1 | u_dataMEM_im_0_2/ram_reg                                                                                               | Implied   | 32 x 16              | RAM32M x 3      | 
|\OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_OFDM_Modulator /u_dsphdl_IFFT/u_SDF2_2_1 | u_SDFCOMMUTATOR_2/u_dataXMEM_im_0_2/ram_reg                                                                            | Implied   | 8 x 16               | RAM32M x 3      | 
|\OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_OFDM_Modulator /u_dsphdl_IFFT/u_SDF1_3_1 | u_dataMEM_re_0_3/ram_reg                                                                                               | Implied   | 16 x 16              | RAM32M x 3      | 
|\OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_OFDM_Modulator /u_dsphdl_IFFT/u_SDF1_3_1 | u_SDFCOMMUTATOR_3/u_dataXMEM_re_0_3/ram_reg                                                                            | Implied   | 8 x 16               | RAM32M x 3      | 
|\OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_OFDM_Modulator /u_dsphdl_IFFT/u_SDF1_3_1 | u_dataMEM_im_0_3/ram_reg                                                                                               | Implied   | 16 x 16              | RAM32M x 3      | 
|\OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_OFDM_Modulator /u_dsphdl_IFFT/u_SDF1_3_1 | u_SDFCOMMUTATOR_3/u_dataXMEM_im_0_3/ram_reg                                                                            | Implied   | 8 x 16               | RAM32M x 3      | 
|\OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_OFDM_Modulator /u_dsphdl_IFFT/u_SDF2_4_1 | u_dataMEM_re_0_4/ram_reg                                                                                               | Implied   | 8 x 16               | RAM32M x 3      | 
|\OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_OFDM_Modulator /u_dsphdl_IFFT/u_SDF2_4_1 | u_SDFCOMMUTATOR_4/u_dataXMEM_re_0_4/ram_reg                                                                            | Implied   | 8 x 16               | RAM32M x 3      | 
|\OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_OFDM_Modulator /u_dsphdl_IFFT/u_SDF2_4_1 | u_dataMEM_im_0_4/ram_reg                                                                                               | Implied   | 8 x 16               | RAM32M x 3      | 
|\OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_OFDM_Modulator /u_dsphdl_IFFT/u_SDF2_4_1 | u_SDFCOMMUTATOR_4/u_dataXMEM_im_0_4/ram_reg                                                                            | Implied   | 8 x 16               | RAM32M x 3      | 
|\OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_OFDM_Modulator /u_dsphdl_IFFT/u_SDF1_5_1 | u_dataMEM_re_0_5/ram_reg                                                                                               | Implied   | 4 x 16               | RAM32M x 3      | 
|\OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_OFDM_Modulator /u_dsphdl_IFFT/u_SDF1_5_1 | u_SDFCOMMUTATOR_5/u_dataXMEM_re_0_5/ram_reg                                                                            | Implied   | 8 x 16               | RAM32M x 3      | 
|\OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_OFDM_Modulator /u_dsphdl_IFFT/u_SDF1_5_1 | u_dataMEM_im_0_5/ram_reg                                                                                               | Implied   | 4 x 16               | RAM32M x 3      | 
|\OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_OFDM_Modulator /u_dsphdl_IFFT/u_SDF1_5_1 | u_SDFCOMMUTATOR_5/u_dataXMEM_im_0_5/ram_reg                                                                            | Implied   | 8 x 16               | RAM32M x 3      | 
|\OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_OFDM_Modulator /u_dsphdl_IFFT/u_SDF2_6_1 | u_SDFCOMMUTATOR_6/u_dataXMEM_re_0_6/ram_reg                                                                            | Implied   | 8 x 16               | RAM32M x 3      | 
|\OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_OFDM_Modulator /u_dsphdl_IFFT/u_SDF2_6_1 | u_SDFCOMMUTATOR_6/u_dataXMEM_im_0_6/ram_reg                                                                            | Implied   | 8 x 16               | RAM32M x 3      | 
|\OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_OFDM_Modulator /u_dsphdl_IFFT/u_RADIX2   | u_SDFCOMMUTATOR_7/u_dataXMEM_re_0_7/ram_reg                                                                            | Implied   | 8 x 16               | RAM16X1S x 16   | 
|\OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_OFDM_Modulator /u_dsphdl_IFFT/u_RADIX2   | u_SDFCOMMUTATOR_7/u_dataXMEM_im_0_7/ram_reg                                                                            | Implied   | 8 x 16               | RAM16X1S x 16   | 
|\OFDM_UC1/u_HDL_DUC /u_Lowpass_Interpolator                                                                                      | u_filterInstantiation/u_delayLine0/u_simpleDualPortRam/ram_reg                                                         | Implied   | 16 x 16              | RAM32M x 3      | 
|\OFDM_UC1/u_HDL_DUC /u_Lowpass_Interpolator                                                                                      | u_filterInstantiation/u_delayLine1/u_simpleDualPortRam/ram_reg                                                         | Implied   | 16 x 16              | RAM32M x 3      | 
|\OFDM_UC1/u_HDL_DUC /u_Lowpass_Interpolator                                                                                      | u_filterInstantiation/u_delayLine2/u_simpleDualPortRam/ram_reg                                                         | Implied   | 16 x 16              | RAM32M x 3      | 
|\OFDM_UC1/u_HDL_DUC /u_Lowpass_Interpolator                                                                                      | u_filterInstantiation/u_delayLine3/u_simpleDualPortRam/ram_reg                                                         | Implied   | 16 x 16              | RAM32M x 3      | 
|\OFDM_UC1/u_HDL_DUC /u_Lowpass_Interpolator                                                                                      | u_filterInstantiation/u_delayLine4/u_simpleDualPortRam/ram_reg                                                         | Implied   | 16 x 16              | RAM32M x 3      | 
|\OFDM_UC1/u_HDL_DUC /u_Lowpass_Interpolator                                                                                      | u_filterInstantiation/u_delayLine5/u_simpleDualPortRam/ram_reg                                                         | Implied   | 16 x 16              | RAM32M x 3      | 
|\OFDM_UC1/u_HDL_DUC /u_Lowpass_Interpolator                                                                                      | u_filterInstantiation/u_delayLine6/u_simpleDualPortRam/ram_reg                                                         | Implied   | 16 x 16              | RAM32M x 3      | 
|\OFDM_UC1/u_HDL_DUC /u_Lowpass_Interpolator                                                                                      | u_filterInstantiation/u_delayLine7/u_simpleDualPortRam/ram_reg                                                         | Implied   | 16 x 16              | RAM32M x 3      | 
|\OFDM_UC1/u_HDL_DUC /u_Lowpass_Interpolator                                                                                      | u_filterInstantiation/u_delayLine8/u_simpleDualPortRam/ram_reg                                                         | Implied   | 16 x 16              | RAM32M x 3      | 
|\OFDM_UC1/u_HDL_DUC /u_Lowpass_Interpolator                                                                                      | u_filterInstantiation/u_delayLine0_1/u_simpleDualPortRam/ram_reg                                                       | Implied   | 16 x 16              | RAM32M x 3      | 
|\OFDM_UC1/u_HDL_DUC /u_Lowpass_Interpolator                                                                                      | u_filterInstantiation/u_delayLine1_1/u_simpleDualPortRam/ram_reg                                                       | Implied   | 16 x 16              | RAM32M x 3      | 
|\OFDM_UC1/u_HDL_DUC /u_Lowpass_Interpolator                                                                                      | u_filterInstantiation/u_delayLine2_1/u_simpleDualPortRam/ram_reg                                                       | Implied   | 16 x 16              | RAM32M x 3      | 
|\OFDM_UC1/u_HDL_DUC /u_Lowpass_Interpolator                                                                                      | u_filterInstantiation/u_delayLine3_1/u_simpleDualPortRam/ram_reg                                                       | Implied   | 16 x 16              | RAM32M x 3      | 
|\OFDM_UC1/u_HDL_DUC /u_Lowpass_Interpolator                                                                                      | u_filterInstantiation/u_delayLine4_1/u_simpleDualPortRam/ram_reg                                                       | Implied   | 16 x 16              | RAM32M x 3      | 
|\OFDM_UC1/u_HDL_DUC /u_Lowpass_Interpolator                                                                                      | u_filterInstantiation/u_delayLine5_1/u_simpleDualPortRam/ram_reg                                                       | Implied   | 16 x 16              | RAM32M x 3      | 
|\OFDM_UC1/u_HDL_DUC /u_Lowpass_Interpolator                                                                                      | u_filterInstantiation/u_delayLine6_1/u_simpleDualPortRam/ram_reg                                                       | Implied   | 16 x 16              | RAM32M x 3      | 
|\OFDM_UC1/u_HDL_DUC /u_Lowpass_Interpolator                                                                                      | u_filterInstantiation/u_delayLine7_1/u_simpleDualPortRam/ram_reg                                                       | Implied   | 16 x 16              | RAM32M x 3      | 
|\OFDM_UC1/u_HDL_DUC /u_Lowpass_Interpolator                                                                                      | u_filterInstantiation/u_delayLine8_1/u_simpleDualPortRam/ram_reg                                                       | Implied   | 16 x 16              | RAM32M x 3      | 
|\OFDM_UC1/u_HDL_DUC /u_Lowpass_Interpolator                                                                                      | u_filterInstantiation_1/u_delayLine0/u_simpleDualPortRam/ram_reg                                                       | Implied   | 16 x 16              | RAM32M x 3      | 
|\OFDM_UC1/u_HDL_DUC /u_Lowpass_Interpolator                                                                                      | u_filterInstantiation_1/u_delayLine1/u_simpleDualPortRam/ram_reg                                                       | Implied   | 16 x 16              | RAM32M x 3      | 
|\OFDM_UC1/u_HDL_DUC /u_Lowpass_Interpolator                                                                                      | u_filterInstantiation_1/u_delayLine2/u_simpleDualPortRam/ram_reg                                                       | Implied   | 16 x 16              | RAM32M x 3      | 
|\OFDM_UC1/u_HDL_DUC /u_Lowpass_Interpolator                                                                                      | u_filterInstantiation_1/u_delayLine3/u_simpleDualPortRam/ram_reg                                                       | Implied   | 16 x 16              | RAM32M x 3      | 
|\OFDM_UC1/u_HDL_DUC /u_Lowpass_Interpolator                                                                                      | u_filterInstantiation_1/u_delayLine4/u_simpleDualPortRam/ram_reg                                                       | Implied   | 16 x 16              | RAM32M x 3      | 
|\OFDM_UC1/u_HDL_DUC /u_Lowpass_Interpolator                                                                                      | u_filterInstantiation_1/u_delayLine6/u_simpleDualPortRam/ram_reg                                                       | Implied   | 16 x 16              | RAM32M x 3      | 
|\OFDM_UC1/u_HDL_DUC /u_Lowpass_Interpolator                                                                                      | u_filterInstantiation_1/u_delayLine7/u_simpleDualPortRam/ram_reg                                                       | Implied   | 16 x 16              | RAM32M x 3      | 
|\OFDM_UC1/u_HDL_DUC /u_Lowpass_Interpolator                                                                                      | u_filterInstantiation_1/u_delayLine8/u_simpleDualPortRam/ram_reg                                                       | Implied   | 16 x 16              | RAM32M x 3      | 
|\OFDM_UC1/u_HDL_DUC /u_Lowpass_Interpolator                                                                                      | u_filterInstantiation_1/u_delayLine9/u_simpleDualPortRam/ram_reg                                                       | Implied   | 16 x 16              | RAM32M x 3      | 
|\OFDM_UC1/u_HDL_DUC /u_Lowpass_Interpolator                                                                                      | u_filterInstantiation_1/u_delayLine0_1/u_simpleDualPortRam/ram_reg                                                     | Implied   | 16 x 16              | RAM32M x 3      | 
|\OFDM_UC1/u_HDL_DUC /u_Lowpass_Interpolator                                                                                      | u_filterInstantiation_1/u_delayLine1_1/u_simpleDualPortRam/ram_reg                                                     | Implied   | 16 x 16              | RAM32M x 3      | 
|\OFDM_UC1/u_HDL_DUC /u_Lowpass_Interpolator                                                                                      | u_filterInstantiation_1/u_delayLine2_1/u_simpleDualPortRam/ram_reg                                                     | Implied   | 16 x 16              | RAM32M x 3      | 
|\OFDM_UC1/u_HDL_DUC /u_Lowpass_Interpolator                                                                                      | u_filterInstantiation_1/u_delayLine3_1/u_simpleDualPortRam/ram_reg                                                     | Implied   | 16 x 16              | RAM32M x 3      | 
|\OFDM_UC1/u_HDL_DUC /u_Lowpass_Interpolator                                                                                      | u_filterInstantiation_1/u_delayLine4_1/u_simpleDualPortRam/ram_reg                                                     | Implied   | 16 x 16              | RAM32M x 3      | 
|\OFDM_UC1/u_HDL_DUC /u_Lowpass_Interpolator                                                                                      | u_filterInstantiation_1/u_delayLine6_1/u_simpleDualPortRam/ram_reg                                                     | Implied   | 16 x 16              | RAM32M x 3      | 
|\OFDM_UC1/u_HDL_DUC /u_Lowpass_Interpolator                                                                                      | u_filterInstantiation_1/u_delayLine7_1/u_simpleDualPortRam/ram_reg                                                     | Implied   | 16 x 16              | RAM32M x 3      | 
|\OFDM_UC1/u_HDL_DUC /u_Lowpass_Interpolator                                                                                      | u_filterInstantiation_1/u_delayLine8_1/u_simpleDualPortRam/ram_reg                                                     | Implied   | 16 x 16              | RAM32M x 3      | 
|\OFDM_UC1/u_HDL_DUC /u_Lowpass_Interpolator                                                                                      | u_filterInstantiation_1/u_delayLine9_1/u_simpleDualPortRam/ram_reg                                                     | Implied   | 16 x 16              | RAM32M x 3      | 
|\OFDM_UC1/u_HDL_DUC /u_Halfband_Interpolator                                                                                     | u_filterInstantiation/u_delayLine0/u_simpleDualPortRam/ram_reg                                                         | Implied   | 8 x 18               | RAM32M x 3      | 
|\OFDM_UC1/u_HDL_DUC /u_Halfband_Interpolator                                                                                     | u_filterInstantiation_1/u_delayLine0/u_simpleDualPortRam/ram_reg                                                       | Implied   | 8 x 18               | RAM32M x 3      | 
|\OFDM_UC1/u_HDL_DUC /u_Halfband_Interpolator                                                                                     | u_filterInstantiation_1/u_delayLine1/u_simpleDualPortRam/ram_reg                                                       | Implied   | 8 x 18               | RAM32M x 3      | 
|\OFDM_UC1/u_HDL_DUC /u_Halfband_Interpolator                                                                                     | u_filterInstantiation/u_delayLine0_1/u_simpleDualPortRam/ram_reg                                                       | Implied   | 8 x 18               | RAM32M x 3      | 
|\OFDM_UC1/u_HDL_DUC /u_Halfband_Interpolator                                                                                     | u_filterInstantiation_1/u_delayLine0_1/u_simpleDualPortRam/ram_reg                                                     | Implied   | 8 x 18               | RAM32M x 3      | 
|\OFDM_UC1/u_HDL_DUC /u_Halfband_Interpolator                                                                                     | u_filterInstantiation_1/u_delayLine1_1/u_simpleDualPortRam/ram_reg                                                     | Implied   | 8 x 18               | RAM32M x 3      | 
|\OFDM_UC1/u_HDL_DUC /u_CIC_Compensation_Interpolator                                                                             | u_filterInstantiation_1/u_delayLine0/u_simpleDualPortRam/ram_reg                                                       | Implied   | 4 x 18               | RAM32M x 3      | 
|\OFDM_UC1/u_HDL_DUC /u_CIC_Compensation_Interpolator                                                                             | u_filterInstantiation_1/u_delayLine1/u_simpleDualPortRam/ram_reg                                                       | Implied   | 4 x 18               | RAM32M x 3      | 
|\OFDM_UC1/u_HDL_DUC /u_CIC_Compensation_Interpolator                                                                             | u_filterInstantiation_1/u_delayLine2/u_simpleDualPortRam/ram_reg                                                       | Implied   | 4 x 18               | RAM32M x 3      | 
|\OFDM_UC1/u_HDL_DUC /u_CIC_Compensation_Interpolator                                                                             | u_filterInstantiation_1/u_delayLine3/u_simpleDualPortRam/ram_reg                                                       | Implied   | 4 x 18               | RAM32M x 3      | 
|\OFDM_UC1/u_HDL_DUC /u_CIC_Compensation_Interpolator                                                                             | u_filterInstantiation/u_delayLine0/u_simpleDualPortRam_generic/ram_reg                                                 | Implied   | 4 x 18               | RAM32M x 3      | 
|\OFDM_UC1/u_HDL_DUC /u_CIC_Compensation_Interpolator                                                                             | u_filterInstantiation/u_delayLine1/u_simpleDualPortRam_generic/ram_reg                                                 | Implied   | 4 x 18               | RAM32M x 3      | 
|\OFDM_UC1/u_HDL_DUC /u_CIC_Compensation_Interpolator                                                                             | u_filterInstantiation/u_delayLine2/u_simpleDualPortRam_generic/ram_reg                                                 | Implied   | 4 x 18               | RAM32M x 3      | 
|\OFDM_UC1/u_HDL_DUC /u_CIC_Compensation_Interpolator                                                                             | u_filterInstantiation/u_delayLine3/u_simpleDualPortRam_generic/ram_reg                                                 | Implied   | 4 x 18               | RAM32M x 3      | 
|\OFDM_UC1/u_HDL_DUC /u_CIC_Compensation_Interpolator                                                                             | u_filterInstantiation_1/u_delayLine0_1/u_simpleDualPortRam/ram_reg                                                     | Implied   | 4 x 18               | RAM32M x 3      | 
|\OFDM_UC1/u_HDL_DUC /u_CIC_Compensation_Interpolator                                                                             | u_filterInstantiation_1/u_delayLine1_1/u_simpleDualPortRam/ram_reg                                                     | Implied   | 4 x 18               | RAM32M x 3      | 
|\OFDM_UC1/u_HDL_DUC /u_CIC_Compensation_Interpolator                                                                             | u_filterInstantiation_1/u_delayLine2_1/u_simpleDualPortRam/ram_reg                                                     | Implied   | 4 x 18               | RAM32M x 3      | 
|\OFDM_UC1/u_HDL_DUC /u_CIC_Compensation_Interpolator                                                                             | u_filterInstantiation_1/u_delayLine3_1/u_simpleDualPortRam/ram_reg                                                     | Implied   | 4 x 18               | RAM32M x 3      | 
|\OFDM_UC1/u_HDL_DUC /u_CIC_Compensation_Interpolator                                                                             | u_filterInstantiation/u_delayLine0_1/u_simpleDualPortRam/ram_reg                                                       | Implied   | 4 x 18               | RAM32M x 3      | 
|\OFDM_UC1/u_HDL_DUC /u_CIC_Compensation_Interpolator                                                                             | u_filterInstantiation/u_delayLine1_1/u_simpleDualPortRam/ram_reg                                                       | Implied   | 4 x 18               | RAM32M x 3      | 
|\OFDM_UC1/u_HDL_DUC /u_CIC_Compensation_Interpolator                                                                             | u_filterInstantiation/u_delayLine2_1/u_simpleDualPortRam/ram_reg                                                       | Implied   | 4 x 18               | RAM32M x 3      | 
|\OFDM_UC1/u_HDL_DUC /u_CIC_Compensation_Interpolator                                                                             | u_filterInstantiation/u_delayLine3_1/u_simpleDualPortRam/ram_reg                                                       | Implied   | 4 x 18               | RAM32M x 3      | 
+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+-----------+----------------------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/Mixer.v:195]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/Mixer.v:137]
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_13286)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_13319)
WARNING: [Synth 8-3332] Sequential element (i_13286) is unused and will be removed from module DUC_DAC.
WARNING: [Synth 8-3332] Sequential element (i_13319) is unused and will be removed from module DUC_DAC.
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/Addressable_Delay_Line_block3.v:55]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/Addressable_Delay_Line_block3.v:55]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Digital Design/Graduation_Project/Projects/whdlOFDMTransmitter_up_con/DUC_DAC.v:23]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_Complex4Multiply.v:145]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Digital Design/Graduation_Project/Projects/whdlOFDMTransmitter_up_con/DUC_DAC.v:23]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_Complex4Multiply.v:131]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Digital Design/Graduation_Project/Projects/whdlOFDMTransmitter_up_con/DUC_DAC.v:23]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_Complex4Multiply.v:131]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Digital Design/Graduation_Project/Projects/whdlOFDMTransmitter_up_con/DUC_DAC.v:23]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_Complex4Multiply.v:145]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Digital Design/Graduation_Project/Projects/whdlOFDMTransmitter_up_con/DUC_DAC.v:23]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_Complex4Multiply_block.v:145]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Digital Design/Graduation_Project/Projects/whdlOFDMTransmitter_up_con/DUC_DAC.v:23]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_Complex4Multiply_block.v:131]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Digital Design/Graduation_Project/Projects/whdlOFDMTransmitter_up_con/DUC_DAC.v:23]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_Complex4Multiply_block.v:131]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Digital Design/Graduation_Project/Projects/whdlOFDMTransmitter_up_con/DUC_DAC.v:23]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_Complex4Multiply_block.v:145]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Digital Design/Graduation_Project/Projects/whdlOFDMTransmitter_up_con/DUC_DAC.v:23]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_Complex4Multiply_block1.v:21]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Digital Design/Graduation_Project/Projects/whdlOFDMTransmitter_up_con/DUC_DAC.v:23]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_Complex4Multiply_block1.v:21]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Digital Design/Graduation_Project/Projects/whdlOFDMTransmitter_up_con/DUC_DAC.v:23]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_Complex4Multiply_block1.v:21]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Digital Design/Graduation_Project/Projects/whdlOFDMTransmitter_up_con/DUC_DAC.v:23]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/whdlOFDMTx/whdlOFDMTx_Complex4Multiply_block1.v:21]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/FIRFilter1_block1.v:1002]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/FIRFilter1_block1.v:1164]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/FIRFilter1_block1.v:1270]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/FIRFilter1_block1.v:1376]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/FIRFilter1_block1.v:1002]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/FIRFilter1_block1.v:1164]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/FIRFilter1_block1.v:1270]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Digital Design/Graduation_Project/Projects/OFDM_last/whdlOFDMTransmitter_up_con/FIRFilter1_block1.v:1376]
INFO: [Synth 8-6837] The timing for the instance OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Synchronization_Sequence/Delay_out1_re_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Synchronization_Sequence/Delay_out1_im_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Data/u_Data_and_Control_Signal_Generation/u_Store_Input_Payload_Data/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Data/u_Data_Chain/u_Symbol_Interleaver/u_Interleaver/u_Simple_Dual_Port_RAM/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Dual_Rate_RAM/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Dual_Rate_RAM/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Dual_Rate_RAM/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Dual_Rate_RAM/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_OFDM_Modulator/u_symbolFormation/u_simpleDualPortRam/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_OFDM_Modulator/u_symbolFormation/u_simpleDualPortRam_1/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_OFDM_Modulator/u_dsphdl_IFFT/u_SDF1_1_1/u_dataMEM_im_0_1/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_OFDM_Modulator/u_dsphdl_IFFT/u_SDF1_1_1/u_dataMEM_re_0_1_generic/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_OFDM_Modulator/u_dsphdl_IFFT/u_NaturalOrder_Stage/u_dataMEM_im_1/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_OFDM_Modulator/u_dsphdl_IFFT/u_NaturalOrder_Stage/u_dataMEM_re_1/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_OFDM_Modulator/u_CPAddition/u_simpleDualPortRam_generic/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_OFDM_Modulator/u_CPAddition/u_simpleDualPortRam/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance OFDM_UC1/u_HDL_DUC/u_NCO/u_Wave_inst/u_CosineWave_inst/lut1out_reg_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance OFDM_UC1/u_HDL_DUC/u_NCO/u_Wave_inst/u_CosineWave_inst/lut1out_reg_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/Delay_out1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Generate_RAM_Inputs/Delay2_out1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Make_OFDM_Valid_Continuous/u_Random_OFDM_Symbol/Delay_out1_re_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Make_OFDM_Valid_Continuous/u_Random_OFDM_Symbol/Delay_out1_im_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:37 ; elapsed = 00:01:46 . Memory (MB): peak = 1337.672 ; gain = 662.398
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_OFDM_Modulator/u_symbolFormation/obj_symbolFormationObj_sumLgRgDC_reg[3] is being inverted and renamed to OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_OFDM_Modulator/u_symbolFormation/obj_symbolFormationObj_sumLgRgDC_reg[3]_inv.
INFO: [Synth 8-6064] Net \OFDM_UC1/enb_1_32_0  is driving 398 big block pins (URAM, BRAM and DSP loads). Created 44 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:40 ; elapsed = 00:01:49 . Memory (MB): peak = 1337.672 ; gain = 662.398
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:40 ; elapsed = 00:01:49 . Memory (MB): peak = 1337.672 ; gain = 662.398
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:43 ; elapsed = 00:01:52 . Memory (MB): peak = 1337.672 ; gain = 662.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:43 ; elapsed = 00:01:52 . Memory (MB): peak = 1337.672 ; gain = 662.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:44 ; elapsed = 00:01:52 . Memory (MB): peak = 1337.672 ; gain = 662.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:44 ; elapsed = 00:01:52 . Memory (MB): peak = 1337.672 ; gain = 662.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                                                                                                             | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|DUC_DAC     | OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_re/u_FilterTap_5/fTap_din1_reg2_reg[15]                                              | 10     | 16    | NO           | NO                 | YES               | 16     | 0       | 
|DUC_DAC     | OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Discrete_FIR_Filter/u_FilterBank/u_subFilter_1_im/u_FilterTap_5/fTap_din1_reg2_reg[15]                                              | 10     | 16    | NO           | NO                 | YES               | 16     | 0       | 
|DUC_DAC     | OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Header/u_General_CRC_Generator_HDL_Optimized/u_Controlsignal_inst/tvalidout_delay_register_reg_reg[15]            | 16     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|DUC_DAC     | OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Header/u_General_CRC_Generator_HDL_Optimized/startOut_1_reg                                                       | 17     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|DUC_DAC     | OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Data/u_Data_Chain/u_General_CRC_Generator_HDL_Optimized/u_Controlsignal_inst/tvalidout_delay_register_reg_reg[31] | 32     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|DUC_DAC     | OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Data/u_Data_Chain/u_Scrambler/Delay12_out1_reg                                                                    | 34     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|DUC_DAC     | OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Data/u_Data_Chain/u_Scrambler/Delay2_out1_reg                                                                     | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|DUC_DAC     | OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Data/u_Data_Chain/u_Scrambler/Delay11_out1_reg                                                                    | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|DUC_DAC     | OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Data/u_Data_Chain/u_Puncturer/obj_endReg2_reg_reg_reg[1]                                                          | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|DUC_DAC     | OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Header/u_Interleaver/u_Read_Logic/u_Generate_Read_Address/Delay11_out1_reg[6]                                     | 5      | 7     | YES          | NO                 | YES               | 7      | 0       | 
|DUC_DAC     | OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Header/u_Interleaver/u_Read_Logic/Delay4_reg_reg[4][6]                                                            | 5      | 7     | YES          | NO                 | YES               | 7      | 0       | 
|DUC_DAC     | OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Header/u_Interleaver/u_Read_Logic/Delay2_reg_reg[4]                                                               | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|DUC_DAC     | OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Header/u_Interleaver/Delay13_reg_reg[6]                                                                           | 10     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|DUC_DAC     | OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Header/u_Interleaver/Delay14_reg_reg[6]                                                                           | 13     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|DUC_DAC     | OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Header/u_Interleaver/Delay12_reg_reg[6][7]                                                                        | 10     | 5     | YES          | NO                 | YES               | 5      | 0       | 
|DUC_DAC     | OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Header/u_Interleaver/Delay12_reg_reg[6][2]                                                                        | 9      | 3     | YES          | NO                 | YES               | 3      | 0       | 
|DUC_DAC     | OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Header/u_Interleaver/u_Read_Logic/Delay1_reg_reg[4][6]                                                            | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|DUC_DAC     | OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Header/u_Interleaver/u_Read_Logic/Delay7_out1_reg[0]                                                              | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|DUC_DAC     | OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Data/u_Data_Chain/u_Symbol_Interleaver/u_Interleaver/u_Read_Logic/u_Generate_Read_Address/Delay11_out1_reg[8]     | 5      | 9     | YES          | NO                 | YES               | 9      | 0       | 
|DUC_DAC     | OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Data/u_Data_Chain/u_Symbol_Interleaver/u_Interleaver/u_Read_Logic/Delay4_reg_reg[4][8]                            | 5      | 9     | YES          | NO                 | YES               | 9      | 0       | 
|DUC_DAC     | OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Data/u_Data_Chain/u_Symbol_Interleaver/u_Interleaver/u_Read_Logic/Delay1_reg_reg[4][8]                            | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|DUC_DAC     | OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Data/u_Data_Chain/u_Symbol_Interleaver/u_Interleaver/u_Read_Logic/Delay2_reg_reg[4]                               | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|DUC_DAC     | OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Data/u_Data_Chain/u_Symbol_Interleaver/u_Interleaver/Delay14_reg_reg[6]                                           | 12     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|DUC_DAC     | OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Data/u_Data_Chain/u_Symbol_Interleaver/u_Interleaver/Delay12_reg_reg[6][9]                                        | 10     | 8     | YES          | NO                 | YES               | 8      | 0       | 
|DUC_DAC     | OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Data/u_Data_Chain/u_Symbol_Interleaver/u_Interleaver/Delay12_reg_reg[6][1]                                        | 9      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|DUC_DAC     | OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/u_Data/u_Data_Chain/u_Symbol_Interleaver/u_Interleaver/Delay13_reg_reg[6]                                           | 10     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|DUC_DAC     | OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Generator/Delay10_reg_reg[1]                                                                                                  | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|DUC_DAC     | OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_OFDM_Modulator/u_symbolFormation/obj_symbolFormationObj_dataInReg1_im_reg[15]                 | 4      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|DUC_DAC     | OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_OFDM_Modulator/u_symbolFormation/obj_symbolFormationObj_dataInReg1_re_reg[15]                 | 4      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|DUC_DAC     | OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_OFDM_Modulator/u_dsphdl_IFFT/u_SDF1_1_1/dinXTwdl_re_reg[15]                                   | 6      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|DUC_DAC     | OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_OFDM_Modulator/u_dsphdl_IFFT/u_SDF1_1_1/dinXTwdl_im_reg[15]                                   | 6      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|DUC_DAC     | OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_OFDM_Modulator/u_dsphdl_IFFT/u_SDF1_1_1/dinXTwdl_1_1_vld_1_reg                                | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|DUC_DAC     | OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_OFDM_Modulator/u_dsphdl_IFFT/u_SDF1_3_1/u_MUL4/din_im_reg_reg[15]                             | 4      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|DUC_DAC     | OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_OFDM_Modulator/u_dsphdl_IFFT/u_SDF1_3_1/u_MUL4/din_re_reg_reg[15]                             | 4      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|DUC_DAC     | OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_OFDM_Modulator/u_dsphdl_IFFT/u_SDF1_3_1/u_MUL4/dinXTwdl_3_1_vld_1_reg                         | 9      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|DUC_DAC     | OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_OFDM_Modulator/u_dsphdl_IFFT/u_SDF1_5_1/u_MUL4/din_im_reg_reg[15]                             | 4      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|DUC_DAC     | OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_OFDM_Modulator/u_dsphdl_IFFT/u_SDF1_5_1/u_MUL4/din_re_reg_reg[15]                             | 4      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|DUC_DAC     | OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_OFDM_Modulator/u_dsphdl_IFFT/u_SDF1_5_1/u_MUL4/dinXTwdl_5_1_vld_1_reg                         | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|DUC_DAC     | OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_OFDM_Modulator/u_dsphdl_IFFT/u_RADIX2/u_MUL4/din_im_reg_reg[15]                               | 4      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|DUC_DAC     | OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_OFDM_Modulator/u_dsphdl_IFFT/u_RADIX2/u_MUL4/din_re_reg_reg[15]                               | 4      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|DUC_DAC     | OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_OFDM_Modulator/u_dsphdl_IFFT/u_RADIX2/u_MUL4/dinXTwdl_7_vld_1_reg                             | 9      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|DUC_DAC     | OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Make_OFDM_Valid_Continuous/Delay2_out1_re_reg[15]                                             | 4      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|DUC_DAC     | OFDM_UC1/u_OFDM_Transmitter/u_whdlOFDMTx_Model/u_Frame_Formation_and_OFDM_Modulation/u_Make_OFDM_Valid_Continuous/Delay2_out1_im_reg[15]                                             | 4      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|DUC_DAC     | OFDM_UC1/u_HDL_DUC/u_Lowpass_Interpolator/u_filterInstantiation/finalSumValidPipe_reg_1_reg[5]                                                                                       | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|DUC_DAC     | OFDM_UC1/u_HDL_DUC/u_Lowpass_Interpolator/u_filterInstantiation/validOutLookahead_reg_reg[6]                                                                                         | 7      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|DUC_DAC     | OFDM_UC1/u_HDL_DUC/u_Lowpass_Interpolator/u_filterInstantiation_1/u_delayLine4/dataOutReg_reg_reg[3][15]                                                                             | 4      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|DUC_DAC     | OFDM_UC1/u_HDL_DUC/u_Lowpass_Interpolator/u_filterInstantiation_1/u_delayLine4_1/dataOutReg_reg_reg[3][15]                                                                           | 4      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|DUC_DAC     | OFDM_UC1/u_HDL_DUC/u_Lowpass_Interpolator/u_filterInstantiation_1/finalSumValidPipe_reg_1_reg[5]                                                                                     | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|DUC_DAC     | OFDM_UC1/u_HDL_DUC/u_Lowpass_Interpolator/u_filterInstantiation_1/validOutLookahead_reg_reg[6]                                                                                       | 7      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|DUC_DAC     | OFDM_UC1/u_HDL_DUC/u_Lowpass_Interpolator/intdelay_reg_reg[3]                                                                                                                        | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|DUC_DAC     | OFDM_UC1/u_HDL_DUC/u_Lowpass_Interpolator/intdelay_reg_re_reg[3][17]                                                                                                                 | 4      | 18    | YES          | NO                 | YES               | 18     | 0       | 
|DUC_DAC     | OFDM_UC1/u_HDL_DUC/u_Lowpass_Interpolator/intdelay_reg_im_reg[3][17]                                                                                                                 | 4      | 18    | YES          | NO                 | YES               | 18     | 0       | 
|DUC_DAC     | OFDM_UC1/u_HDL_DUC/u_Halfband_Interpolator/u_filterInstantiation_1/finalSumValidPipe_reg_1_reg[3]                                                                                    | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|DUC_DAC     | OFDM_UC1/u_HDL_DUC/u_Halfband_Interpolator/u_filterInstantiation_1/validOutLookahead_reg_reg[4]                                                                                      | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|DUC_DAC     | OFDM_UC1/u_HDL_DUC/u_Halfband_Interpolator/u_filterInstantiation/validOutLookahead_reg_reg[4]                                                                                        | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|DUC_DAC     | OFDM_UC1/u_HDL_DUC/u_CIC_Compensation_Interpolator/u_filterInstantiation_1/finalSumValidPipe_reg_1_reg[5]                                                                            | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|DUC_DAC     | OFDM_UC1/u_HDL_DUC/u_CIC_Compensation_Interpolator/u_filterInstantiation/finalSumValidPipe_reg_1_reg[5]                                                                              | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|DUC_DAC     | OFDM_UC1/u_HDL_DUC/u_CIC_Compensation_Interpolator/u_filterInstantiation_1/validOutLookahead_reg_reg[6]                                                                              | 7      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|DUC_DAC     | OFDM_UC1/u_HDL_DUC/u_CIC_Compensation_Interpolator/u_filterInstantiation/validOutLookahead_reg_reg[6]                                                                                | 7      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|DUC_DAC     | OFDM_UC1/u_HDL_DUC/Delay5_reg_re_reg[5][17]                                                                                                                                          | 6      | 18    | YES          | NO                 | YES               | 18     | 0       | 
|DUC_DAC     | OFDM_UC1/u_HDL_DUC/Delay5_reg_im_reg[5][17]                                                                                                                                          | 6      | 18    | YES          | NO                 | YES               | 18     | 0       | 
|DUC_DAC     | OFDM_UC1/u_HDL_DUC/Delay8_reg_reg[4]                                                                                                                                                 | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |clk_wiz_0  |     1|
|2     |BUFG       |     2|
|3     |CARRY4     |   488|
|4     |DSP48E1    |    12|
|5     |DSP48E1_1  |    34|
|6     |DSP48E1_2  |    10|
|7     |DSP48E1_3  |     2|
|8     |DSP48E1_5  |     4|
|9     |DSP48E1_6  |     8|
|10    |DSP48E1_7  |     2|
|11    |LUT1       |   157|
|12    |LUT2       |  1996|
|13    |LUT3       |  1182|
|14    |LUT4       |  1297|
|15    |LUT5       |  1112|
|16    |LUT6       |  1099|
|17    |MUXF7      |     8|
|18    |MUXF8      |     2|
|19    |RAM128X1D  |     2|
|20    |RAM16X1S   |    32|
|21    |RAM32M     |   238|
|22    |RAMB18E1   |     1|
|23    |RAMB18E1_1 |     1|
|24    |RAMB18E1_2 |     1|
|25    |RAMB18E1_3 |     5|
|26    |RAMB18E1_4 |     4|
|27    |RAMB18E1_5 |     1|
|28    |RAMB18E1_6 |     1|
|29    |RAMB18E1_7 |     1|
|30    |RAMB18E1_8 |     1|
|31    |RAMB36E1   |     4|
|32    |RAMB36E1_1 |     1|
|33    |SRL16E     |   410|
|34    |SRLC32E    |     2|
|35    |FDCE       | 10355|
|36    |FDPE       |    61|
|37    |FDRE       |  2036|
|38    |IBUF       |     8|
|39    |OBUF       |    21|
+------+-----------+------+

Report Instance Areas: 
+------+------------------------------------------------------+--------------------------------------------------------------+------+
|      |Instance                                              |Module                                                        |Cells |
+------+------------------------------------------------------+--------------------------------------------------------------+------+
|1     |top                                                   |                                                              | 20602|
|2     |  OFDM_UC1                                            |OFDM_UC                                                       | 20563|
|3     |    u_HDL_DUC                                         |HDL_DUC                                                       |  8582|
|4     |      u_CIC_Compensation_Interpolator                 |CIC_Compensation_Interpolator                                 |  1847|
|5     |        u_filterInstantiation                         |FIRFilter1                                                    |   869|
|6     |          u_delayLine0                                |Addressable_Delay_Line                                        |    42|
|7     |            u_simpleDualPortRam_generic               |SimpleDualPortRAM_generic__parameterized1_166                 |    21|
|8     |          u_delayLine0_1                              |Addressable_Delay_Line_block                                  |    39|
|9     |            u_simpleDualPortRam                       |SimpleDualPortRAM_generic__parameterized1_165                 |    21|
|10    |          u_delayLine1                                |Addressable_Delay_Line_147                                    |    42|
|11    |            u_simpleDualPortRam_generic               |SimpleDualPortRAM_generic__parameterized1_164                 |    21|
|12    |          u_delayLine1_1                              |Addressable_Delay_Line_block_148                              |    40|
|13    |            u_simpleDualPortRam                       |SimpleDualPortRAM_generic__parameterized1_163                 |    22|
|14    |          u_delayLine2                                |Addressable_Delay_Line_149                                    |    42|
|15    |            u_simpleDualPortRam_generic               |SimpleDualPortRAM_generic__parameterized1_162                 |    21|
|16    |          u_delayLine2_1                              |Addressable_Delay_Line_block_150                              |    40|
|17    |            u_simpleDualPortRam                       |SimpleDualPortRAM_generic__parameterized1_161                 |    22|
|18    |          u_delayLine3                                |Addressable_Delay_Line_151                                    |    21|
|19    |            u_simpleDualPortRam_generic               |SimpleDualPortRAM_generic__parameterized1_160                 |    21|
|20    |          u_delayLine3_1                              |Addressable_Delay_Line_block_152                              |    22|
|21    |            u_simpleDualPortRam                       |SimpleDualPortRAM_generic__parameterized1_159                 |    22|
|22    |          u_filterTap0                                |FilterTapSystolic                                             |     1|
|23    |          u_filterTap0_1                              |FilterTapSystolic_block                                       |     1|
|24    |          u_filterTap1                                |FilterTapSystolic_153                                         |     1|
|25    |          u_filterTap1_1                              |FilterTapSystolic_block_154                                   |     1|
|26    |          u_filterTap2                                |FilterTapSystolic_155                                         |     1|
|27    |          u_filterTap2_1                              |FilterTapSystolic_block_156                                   |     1|
|28    |          u_filterTap3                                |FilterTapSystolic_157                                         |     1|
|29    |          u_filterTap3_1                              |FilterTapSystolic_block_158                                   |     1|
|30    |          u_firRdyLogic                               |FirRdyLogic                                                   |    90|
|31    |        u_filterInstantiation_1                       |FIRFilter2                                                    |   865|
|32    |          u_delayLine0                                |Addressable_Delay_Line_block1                                 |    42|
|33    |            u_simpleDualPortRam                       |SimpleDualPortRAM_generic__parameterized1_146                 |    21|
|34    |          u_delayLine0_1                              |Addressable_Delay_Line_block2                                 |    39|
|35    |            u_simpleDualPortRam                       |SimpleDualPortRAM_generic__parameterized1_145                 |    21|
|36    |          u_delayLine1                                |Addressable_Delay_Line_block1_128                             |    42|
|37    |            u_simpleDualPortRam                       |SimpleDualPortRAM_generic__parameterized1_144                 |    21|
|38    |          u_delayLine1_1                              |Addressable_Delay_Line_block2_129                             |    40|
|39    |            u_simpleDualPortRam                       |SimpleDualPortRAM_generic__parameterized1_143                 |    22|
|40    |          u_delayLine2                                |Addressable_Delay_Line_block1_130                             |    42|
|41    |            u_simpleDualPortRam                       |SimpleDualPortRAM_generic__parameterized1_142                 |    21|
|42    |          u_delayLine2_1                              |Addressable_Delay_Line_block2_131                             |    40|
|43    |            u_simpleDualPortRam                       |SimpleDualPortRAM_generic__parameterized1_141                 |    22|
|44    |          u_delayLine3                                |Addressable_Delay_Line_block1_132                             |    21|
|45    |            u_simpleDualPortRam                       |SimpleDualPortRAM_generic__parameterized1_140                 |    21|
|46    |          u_delayLine3_1                              |Addressable_Delay_Line_block2_133                             |    22|
|47    |            u_simpleDualPortRam                       |SimpleDualPortRAM_generic__parameterized1                     |    22|
|48    |          u_filterTap0                                |FilterTapSystolic_block1                                      |     1|
|49    |          u_filterTap0_1                              |FilterTapSystolic_block2                                      |     1|
|50    |          u_filterTap1                                |FilterTapSystolic_block1_134                                  |     1|
|51    |          u_filterTap1_1                              |FilterTapSystolic_block2_135                                  |     1|
|52    |          u_filterTap2                                |FilterTapSystolic_block1_136                                  |     1|
|53    |          u_filterTap2_1                              |FilterTapSystolic_block2_137                                  |     1|
|54    |          u_filterTap3                                |FilterTapSystolic_block1_138                                  |     1|
|55    |          u_filterTap3_1                              |FilterTapSystolic_block2_139                                  |     1|
|56    |          u_firRdyLogic                               |FirRdyLogic_block                                             |    90|
|57    |      u_CIC_Interpolator_inst                         |CICInterpolator                                               |   908|
|58    |        u_cSection                                    |cSection                                                      |   472|
|59    |        u_iSection                                    |iSection                                                      |   270|
|60    |        u_usSection                                   |usSection                                                     |   129|
|61    |      u_Halfband_Interpolator                         |Halfband_Interpolator                                         |  1100|
|62    |        u_filterInstantiation                         |FIRFilter2_block                                              |   393|
|63    |          u_delayLine0                                |Addressable_Delay_Line_block7                                 |    21|
|64    |            u_simpleDualPortRam                       |SimpleDualPortRAM_generic__parameterized0_127                 |    21|
|65    |          u_delayLine0_1                              |Addressable_Delay_Line_block8                                 |    21|
|66    |            u_simpleDualPortRam                       |SimpleDualPortRAM_generic__parameterized0_126                 |    21|
|67    |          u_firRdyLogic                               |FirRdyLogic_block2                                            |   137|
|68    |        u_filterInstantiation_1                       |FIRFilter1_block                                              |   513|
|69    |          u_delayLine0                                |Addressable_Delay_Line_block3                                 |    60|
|70    |            u_simpleDualPortRam                       |SimpleDualPortRAM_generic__parameterized0_125                 |    39|
|71    |          u_delayLine0_1                              |Addressable_Delay_Line_block5                                 |    57|
|72    |            u_simpleDualPortRam                       |SimpleDualPortRAM_generic__parameterized0_124                 |    39|
|73    |          u_delayLine1                                |Addressable_Delay_Line_block4                                 |    39|
|74    |            u_simpleDualPortRam                       |SimpleDualPortRAM_generic__parameterized0_123                 |    21|
|75    |          u_delayLine1_1                              |Addressable_Delay_Line_block6                                 |    40|
|76    |            u_simpleDualPortRam                       |SimpleDualPortRAM_generic__parameterized0                     |    22|
|77    |          u_filterTap0                                |FilterTapSystolicPreAdd                                       |     1|
|78    |          u_filterTap0_1                              |FilterTapSystolicPreAdd_block                                 |     1|
|79    |          u_firRdyLogic                               |FirRdyLogic_block1                                            |   133|
|80    |      u_Lowpass_Interpolator                          |Lowpass_Interpolator                                          |  4277|
|81    |        u_filterInstantiation                         |FIRFilter2_block1                                             |  1614|
|82    |          u_delayLine0                                |Addressable_Delay_Line_block17                                |    39|
|83    |            u_simpleDualPortRam                       |SimpleDualPortRAM_generic_122                                 |    19|
|84    |          u_delayLine0_1                              |Addressable_Delay_Line_block18                                |    35|
|85    |            u_simpleDualPortRam                       |SimpleDualPortRAM_generic_121                                 |    19|
|86    |          u_delayLine1                                |Addressable_Delay_Line_block17_73                             |    39|
|87    |            u_simpleDualPortRam                       |SimpleDualPortRAM_generic_120                                 |    19|
|88    |          u_delayLine1_1                              |Addressable_Delay_Line_block18_74                             |    36|
|89    |            u_simpleDualPortRam                       |SimpleDualPortRAM_generic_119                                 |    20|
|90    |          u_delayLine2                                |Addressable_Delay_Line_block17_75                             |    39|
|91    |            u_simpleDualPortRam                       |SimpleDualPortRAM_generic_118                                 |    19|
|92    |          u_delayLine2_1                              |Addressable_Delay_Line_block18_76                             |    36|
|93    |            u_simpleDualPortRam                       |SimpleDualPortRAM_generic_117                                 |    20|
|94    |          u_delayLine3                                |Addressable_Delay_Line_block17_77                             |    39|
|95    |            u_simpleDualPortRam                       |SimpleDualPortRAM_generic_116                                 |    19|
|96    |          u_delayLine3_1                              |Addressable_Delay_Line_block18_78                             |    36|
|97    |            u_simpleDualPortRam                       |SimpleDualPortRAM_generic_115                                 |    20|
|98    |          u_delayLine4                                |Addressable_Delay_Line_block17_79                             |    39|
|99    |            u_simpleDualPortRam                       |SimpleDualPortRAM_generic_114                                 |    19|
|100   |          u_delayLine4_1                              |Addressable_Delay_Line_block18_80                             |    36|
|101   |            u_simpleDualPortRam                       |SimpleDualPortRAM_generic_113                                 |    20|
|102   |          u_delayLine5                                |Addressable_Delay_Line_block17_81                             |    39|
|103   |            u_simpleDualPortRam                       |SimpleDualPortRAM_generic_112                                 |    19|
|104   |          u_delayLine5_1                              |Addressable_Delay_Line_block18_82                             |    36|
|105   |            u_simpleDualPortRam                       |SimpleDualPortRAM_generic_111                                 |    20|
|106   |          u_delayLine6                                |Addressable_Delay_Line_block17_83                             |    39|
|107   |            u_simpleDualPortRam                       |SimpleDualPortRAM_generic_110                                 |    19|
|108   |          u_delayLine6_1                              |Addressable_Delay_Line_block18_84                             |    36|
|109   |            u_simpleDualPortRam                       |SimpleDualPortRAM_generic_109                                 |    20|
|110   |          u_delayLine7                                |Addressable_Delay_Line_block17_85                             |    39|
|111   |            u_simpleDualPortRam                       |SimpleDualPortRAM_generic_108                                 |    19|
|112   |          u_delayLine7_1                              |Addressable_Delay_Line_block18_86                             |    36|
|113   |            u_simpleDualPortRam                       |SimpleDualPortRAM_generic_107                                 |    20|
|114   |          u_delayLine8                                |Addressable_Delay_Line_block17_87                             |    19|
|115   |            u_simpleDualPortRam                       |SimpleDualPortRAM_generic_106                                 |    19|
|116   |          u_delayLine8_1                              |Addressable_Delay_Line_block18_88                             |    20|
|117   |            u_simpleDualPortRam                       |SimpleDualPortRAM_generic_105                                 |    20|
|118   |          u_filterTap0                                |FilterTapSystolic_block3                                      |     1|
|119   |          u_filterTap0_1                              |FilterTapSystolic_block4                                      |     1|
|120   |          u_filterTap1                                |FilterTapSystolic_block3_89                                   |     1|
|121   |          u_filterTap1_1                              |FilterTapSystolic_block4_90                                   |     1|
|122   |          u_filterTap2                                |FilterTapSystolic_block3_91                                   |     1|
|123   |          u_filterTap2_1                              |FilterTapSystolic_block4_92                                   |     1|
|124   |          u_filterTap3                                |FilterTapSystolic_block3_93                                   |     1|
|125   |          u_filterTap3_1                              |FilterTapSystolic_block4_94                                   |     1|
|126   |          u_filterTap4                                |FilterTapSystolic_block3_95                                   |     1|
|127   |          u_filterTap4_1                              |FilterTapSystolic_block4_96                                   |     1|
|128   |          u_filterTap5                                |FilterTapSystolic_block3_97                                   |     1|
|129   |          u_filterTap5_1                              |FilterTapSystolic_block4_98                                   |     1|
|130   |          u_filterTap6                                |FilterTapSystolic_block3_99                                   |     1|
|131   |          u_filterTap6_1                              |FilterTapSystolic_block4_100                                  |     1|
|132   |          u_filterTap7                                |FilterTapSystolic_block3_101                                  |     1|
|133   |          u_filterTap7_1                              |FilterTapSystolic_block4_102                                  |     1|
|134   |          u_filterTap8                                |FilterTapSystolic_block3_103                                  |     1|
|135   |          u_filterTap8_1                              |FilterTapSystolic_block4_104                                  |     1|
|136   |          u_firRdyLogic                               |FirRdyLogic_block4                                            |   129|
|137   |        u_filterInstantiation_1                       |FIRFilter1_block1                                             |  2436|
|138   |          u_delayLine0                                |Addressable_Delay_Line_block9                                 |    57|
|139   |            u_simpleDualPortRam                       |SimpleDualPortRAM_generic_72                                  |    37|
|140   |          u_delayLine0_1                              |Addressable_Delay_Line_block13                                |    53|
|141   |            u_simpleDualPortRam                       |SimpleDualPortRAM_generic_71                                  |    37|
|142   |          u_delayLine1                                |Addressable_Delay_Line_block9_36                              |    39|
|143   |            u_simpleDualPortRam                       |SimpleDualPortRAM_generic_70                                  |    19|
|144   |          u_delayLine1_1                              |Addressable_Delay_Line_block13_37                             |    35|
|145   |            u_simpleDualPortRam                       |SimpleDualPortRAM_generic_69                                  |    19|
|146   |          u_delayLine2                                |Addressable_Delay_Line_block9_38                              |    39|
|147   |            u_simpleDualPortRam                       |SimpleDualPortRAM_generic_68                                  |    19|
|148   |          u_delayLine2_1                              |Addressable_Delay_Line_block13_39                             |    35|
|149   |            u_simpleDualPortRam                       |SimpleDualPortRAM_generic_67                                  |    19|
|150   |          u_delayLine3                                |Addressable_Delay_Line_block9_40                              |    39|
|151   |            u_simpleDualPortRam                       |SimpleDualPortRAM_generic_66                                  |    19|
|152   |          u_delayLine3_1                              |Addressable_Delay_Line_block13_41                             |    35|
|153   |            u_simpleDualPortRam                       |SimpleDualPortRAM_generic_65                                  |    19|
|154   |          u_delayLine4                                |Addressable_Delay_Line_block10                                |   119|
|155   |            u_simpleDualPortRam                       |SimpleDualPortRAM_generic_64                                  |    35|
|156   |          u_delayLine4_1                              |Addressable_Delay_Line_block14                                |   115|
|157   |            u_simpleDualPortRam                       |SimpleDualPortRAM_generic_63                                  |    35|
|158   |          u_delayLine5                                |Addressable_Delay_Line_block11                                |   256|
|159   |          u_delayLine5_1                              |Addressable_Delay_Line_block15                                |   256|
|160   |          u_delayLine6                                |Addressable_Delay_Line_block12                                |    75|
|161   |            u_simpleDualPortRam                       |SimpleDualPortRAM_generic_62                                  |    19|
|162   |          u_delayLine6_1                              |Addressable_Delay_Line_block16                                |    68|
|163   |            u_simpleDualPortRam                       |SimpleDualPortRAM_generic_61                                  |    20|
|164   |          u_delayLine7                                |Addressable_Delay_Line_block12_42                             |    71|
|165   |            u_simpleDualPortRam                       |SimpleDualPortRAM_generic_60                                  |    19|
|166   |          u_delayLine7_1                              |Addressable_Delay_Line_block16_43                             |    68|
|167   |            u_simpleDualPortRam                       |SimpleDualPortRAM_generic_59                                  |    20|
|168   |          u_delayLine8                                |Addressable_Delay_Line_block12_44                             |    71|
|169   |            u_simpleDualPortRam                       |SimpleDualPortRAM_generic_58                                  |    19|
|170   |          u_delayLine8_1                              |Addressable_Delay_Line_block16_45                             |    68|
|171   |            u_simpleDualPortRam                       |SimpleDualPortRAM_generic_57                                  |    20|
|172   |          u_delayLine9                                |Addressable_Delay_Line_block12_46                             |    35|
|173   |            u_simpleDualPortRam                       |SimpleDualPortRAM_generic_56                                  |    19|
|174   |          u_delayLine9_1                              |Addressable_Delay_Line_block16_47                             |    36|
|175   |            u_simpleDualPortRam                       |SimpleDualPortRAM_generic                                     |    20|
|176   |          u_filterTap0                                |FilterTapSystolicPreAdd_block1                                |     1|
|177   |          u_filterTap0_1                              |FilterTapSystolicPreAdd_block2                                |     1|
|178   |          u_filterTap1                                |FilterTapSystolicPreAdd_block1_48                             |     1|
|179   |          u_filterTap1_1                              |FilterTapSystolicPreAdd_block2_49                             |     1|
|180   |          u_filterTap2                                |FilterTapSystolicPreAdd_block1_50                             |     1|
|181   |          u_filterTap2_1                              |FilterTapSystolicPreAdd_block2_51                             |     1|
|182   |          u_filterTap3                                |FilterTapSystolicPreAdd_block1_52                             |     1|
|183   |          u_filterTap3_1                              |FilterTapSystolicPreAdd_block2_53                             |     1|
|184   |          u_filterTap4                                |FilterTapSystolicPreAdd_block1_54                             |     1|
|185   |          u_filterTap4_1                              |FilterTapSystolicPreAdd_block2_55                             |     1|
|186   |          u_firRdyLogic                               |FirRdyLogic_block3                                            |   129|
|187   |      u_Mixer                                         |Mixer                                                         |    59|
|188   |      u_NCO                                           |NCO                                                           |   242|
|189   |        u_Wave_inst                                   |WaveformGen                                                   |   184|
|190   |          u_CosineWave_inst                           |LookUpTableGen                                                |    62|
|191   |          u_SineWave_inst                             |LookUpTableGen_35                                             |    60|
|192   |    u_OFDM_Transmitter                                |OFDM_Transmitter                                              | 11860|
|193   |      u_whdlOFDMTx_Model                              |whdlOFDMTx_whdlOFDMTx                                         | 11860|
|194   |        u_Discrete_FIR_Filter                         |whdlOFDMTx_Discrete_FIR_Filter                                |   316|
|195   |          u_FilterBank                                |whdlOFDMTx_Filter                                             |   316|
|196   |            u_subFilter_1_im                          |whdlOFDMTx_subFilter                                          |   118|
|197   |              u_FilterTap_1                           |whdlOFDMTx_FilterTapSystolicPreAddWvlIn_29                    |     1|
|198   |              u_FilterTap_2                           |whdlOFDMTx_FilterTapSystolicPreAddWvlIn_30                    |     1|
|199   |              u_FilterTap_3                           |whdlOFDMTx_FilterTapSystolicPreAddWvlIn_31                    |     1|
|200   |              u_FilterTap_4                           |whdlOFDMTx_FilterTapSystolicPreAddWvlIn_32                    |     1|
|201   |              u_FilterTap_5                           |whdlOFDMTx_FilterTapSystolicPreAddWvlIn_33                    |    33|
|202   |              u_FilterTap_6                           |whdlOFDMTx_FilterTapSystolicPreAddWvlIn_34                    |    17|
|203   |            u_subFilter_1_re                          |whdlOFDMTx_subFilter_23                                       |   131|
|204   |              u_FilterTap_1                           |whdlOFDMTx_FilterTapSystolicPreAddWvlIn                       |     1|
|205   |              u_FilterTap_2                           |whdlOFDMTx_FilterTapSystolicPreAddWvlIn_24                    |     1|
|206   |              u_FilterTap_3                           |whdlOFDMTx_FilterTapSystolicPreAddWvlIn_25                    |     1|
|207   |              u_FilterTap_4                           |whdlOFDMTx_FilterTapSystolicPreAddWvlIn_26                    |     1|
|208   |              u_FilterTap_5                           |whdlOFDMTx_FilterTapSystolicPreAddWvlIn_27                    |    34|
|209   |              u_FilterTap_6                           |whdlOFDMTx_FilterTapSystolicPreAddWvlIn_28                    |    17|
|210   |        u_Frame_Controller_and_Input_Sampler          |whdlOFDMTx_Frame_Controller_and_Input_Sampler                 |   358|
|211   |          u_Enable_Header_and_Preamble                |whdlOFDMTx_Enable_Header_and_Preamble                         |    55|
|212   |            u_Falling_Edge_Detector1                  |whdlOFDMTx_Falling_Edge_Detector1                             |     2|
|213   |            u_Falling_Edge_Detector2                  |whdlOFDMTx_Falling_Edge_Detector2                             |     2|
|214   |            u_MATLAB_Function3                        |whdlOFDMTx_MATLAB_Function3                                   |    22|
|215   |            u_MATLAB_Function4                        |whdlOFDMTx_MATLAB_Function4                                   |    28|
|216   |          u_Frame_Controller                          |whdlOFDMTx_Frame_Controller                                   |   261|
|217   |            u_Generate_OFDM_Modulator_Ready           |whdlOFDMTx_Generate_OFDM_Modulator_Ready                      |   191|
|218   |              u_Control_OFDM_Signal_Generation        |whdlOFDMTx_Control_OFDM_Signal_Generation                     |    77|
|219   |                u_Disable_OFDM_Generation             |whdlOFDMTx_Disable_OFDM_Generation                            |    36|
|220   |                  u_MATLAB_Function5                  |whdlOFDMTx_MATLAB_Function5                                   |    35|
|221   |                u_Falling_Edge_Detector               |whdlOFDMTx_Falling_Edge_Detector                              |     1|
|222   |                u_MATLAB_Function2                    |whdlOFDMTx_MATLAB_Function2                                   |    39|
|223   |                u_Pulse_Generator                     |whdlOFDMTx_Pulse_Generator                                    |     1|
|224   |              u_MATLAB_Function1                      |whdlOFDMTx_MATLAB_Function1                                   |    47|
|225   |              u_Rising_Edge_Detector                  |whdlOFDMTx_Rising_Edge_Detector                               |    20|
|226   |            u_Generate_Transmitter_Ready              |whdlOFDMTx_Generate_Transmitter_Ready                         |    69|
|227   |          u_Input_Sampler                             |whdlOFDMTx_Input_Sampler                                      |     5|
|228   |        u_Frame_Formation_and_OFDM_Modulation         |whdlOFDMTx_Frame_Formation_and_OFDM_Modulation                |  8772|
|229   |          u_Dual_Rate_RAM                             |whdlOFDMTx_DualRateDualPortRAM_generic                        |     5|
|230   |          u_Generate_OFDM_Modulator_Valid             |whdlOFDMTx_Generate_OFDM_Modulator_Valid                      |    46|
|231   |            u_Counter_for_Read_Address                |whdlOFDMTx_Counter_for_Read_Address                           |    42|
|232   |          u_Generate_RAM_Inputs                       |whdlOFDMTx_Generate_RAM_Inputs                                |   116|
|233   |          u_Make_OFDM_Valid_Continuous                |whdlOFDMTx_Make_OFDM_Valid_Continuous                         |   128|
|234   |            u_Random_OFDM_Symbol                      |whdlOFDMTx_Random_OFDM_Symbol                                 |    26|
|235   |            u_Rising_Edge_Detector                    |whdlOFDMTx_Rising_Edge_Detector_block                         |     1|
|236   |          u_OFDM_Modulator                            |whdlOFDMTx_OFDM_Modulator                                     |  8454|
|237   |            u_CPAddition                              |whdlOFDMTx_CPAddition                                         |   881|
|238   |              u_simpleDualPortRam                     |whdlOFDMTx_SimpleDualPortRAM_generic_21                       |    33|
|239   |              u_simpleDualPortRam_generic             |whdlOFDMTx_SimpleDualPortRAM_generic_22                       |     1|
|240   |            u_HDLFFTShiftMod                          |whdlOFDMTx_HDLFFTShiftMod                                     |    34|
|241   |            u_dsphdl_IFFT                             |whdlOFDMTx_dsphdl_IFFT                                        |  6459|
|242   |              u_CTRL2_6_1                             |whdlOFDMTx_RADIX22FFT_CTRL1_6                                 |    23|
|243   |              u_CTRL1_1_1                             |whdlOFDMTx_RADIX22FFT_CTRL1_1                                 |    45|
|244   |              u_CTRL1_3_1                             |whdlOFDMTx_RADIX22FFT_CTRL1_3                                 |    33|
|245   |              u_CTRL1_5_1                             |whdlOFDMTx_RADIX22FFT_CTRL1_5                                 |    22|
|246   |              u_CTRL2_2_1                             |whdlOFDMTx_RADIX22FFT_CTRL1_2                                 |    49|
|247   |              u_CTRL2_4_1                             |whdlOFDMTx_RADIX22FFT_CTRL1_4                                 |    38|
|248   |              u_CTRLRX2                               |whdlOFDMTx_RADIX22FFT_CTRL1_1_block                           |     7|
|249   |              u_NaturalOrder_Stage                    |whdlOFDMTx_RADIX2FFT_bitNatural                               |   133|
|250   |                u_dataMEM_im_1                        |whdlOFDMTx_SimpleDualPortRAM_generic_block__parameterized4    |     1|
|251   |                u_dataMEM_re_1                        |whdlOFDMTx_SimpleDualPortRAM_generic_block__parameterized4_20 |    13|
|252   |              u_RADIX2                                |whdlOFDMTx_RADIX22FFT_SDF1_7                                  |   833|
|253   |                u_MUL4                                |whdlOFDMTx_Complex4Multiply_block1                            |   275|
|254   |                u_SDFCOMMUTATOR_7                     |whdlOFDMTx_SDFCommutator7                                     |   309|
|255   |                  u_dataXMEM_im_0_7                   |whdlOFDMTx_SimpleDualPortRAM_generic_block__parameterized0_18 |    33|
|256   |                  u_dataXMEM_re_0_7                   |whdlOFDMTx_SimpleDualPortRAM_generic_block__parameterized0_19 |    32|
|257   |              u_SDF1_1_1                              |whdlOFDMTx_RADIX22FFT_SDF1_1                                  |   716|
|258   |                u_SDFCOMMUTATOR_1                     |whdlOFDMTx_SDFCommutator1                                     |   397|
|259   |                  u_dataXMEM_im_0_1                   |whdlOFDMTx_SimpleDualPortRAM_generic_block__parameterized0_16 |    35|
|260   |                  u_dataXMEM_re_0_1                   |whdlOFDMTx_SimpleDualPortRAM_generic_block__parameterized0_17 |    35|
|261   |                u_dataMEM_im_0_1                      |whdlOFDMTx_SimpleDualPortRAM_generic_block                    |     1|
|262   |                u_dataMEM_re_0_1_generic              |whdlOFDMTx_SimpleDualPortRAM_generic_block_15                 |     1|
|263   |              u_SDF1_3_1                              |whdlOFDMTx_RADIX22FFT_SDF1_3                                  |  1010|
|264   |                u_MUL4                                |whdlOFDMTx_Complex4Multiply                                   |   306|
|265   |                u_SDFCOMMUTATOR_3                     |whdlOFDMTx_SDFCommutator3                                     |   382|
|266   |                  u_dataXMEM_im_0_3                   |whdlOFDMTx_SimpleDualPortRAM_generic_block__parameterized0_13 |    35|
|267   |                  u_dataXMEM_re_0_3                   |whdlOFDMTx_SimpleDualPortRAM_generic_block__parameterized0_14 |    35|
|268   |                u_dataMEM_im_0_3                      |whdlOFDMTx_SimpleDualPortRAM_generic_block__parameterized2    |    19|
|269   |                u_dataMEM_re_0_3                      |whdlOFDMTx_SimpleDualPortRAM_generic_block__parameterized2_12 |    19|
|270   |              u_SDF1_5_1                              |whdlOFDMTx_RADIX22FFT_SDF1_5                                  |   822|
|271   |                u_MUL4                                |whdlOFDMTx_Complex4Multiply_block                             |   301|
|272   |                u_SDFCOMMUTATOR_5                     |whdlOFDMTx_SDFCommutator5                                     |   266|
|273   |                  u_dataXMEM_im_0_5                   |whdlOFDMTx_SimpleDualPortRAM_generic_block__parameterized0_10 |    35|
|274   |                  u_dataXMEM_re_0_5                   |whdlOFDMTx_SimpleDualPortRAM_generic_block__parameterized0_11 |    35|
|275   |                u_dataMEM_im_0_5                      |whdlOFDMTx_SimpleDualPortRAM_generic_block__parameterized3    |    19|
|276   |                u_dataMEM_re_0_5                      |whdlOFDMTx_SimpleDualPortRAM_generic_block__parameterized3_9  |    19|
|277   |              u_SDF2_2_1                              |whdlOFDMTx_RADIX22FFT_SDF2_2                                  |   715|
|278   |                u_SDFCOMMUTATOR_2                     |whdlOFDMTx_SDFCommutator2                                     |   388|
|279   |                  u_dataXMEM_im_0_2                   |whdlOFDMTx_SimpleDualPortRAM_generic_block__parameterized0_7  |    36|
|280   |                  u_dataXMEM_re_0_2                   |whdlOFDMTx_SimpleDualPortRAM_generic_block__parameterized0_8  |    35|
|281   |                u_dataMEM_im_0_2                      |whdlOFDMTx_SimpleDualPortRAM_generic_block__parameterized1    |    19|
|282   |                u_dataMEM_re_0_2                      |whdlOFDMTx_SimpleDualPortRAM_generic_block__parameterized1_6  |    19|
|283   |              u_SDF2_4_1                              |whdlOFDMTx_RADIX22FFT_SDF2_4                                  |   533|
|284   |                u_SDFCOMMUTATOR_4                     |whdlOFDMTx_SDFCommutator4                                     |   241|
|285   |                  u_dataXMEM_im_0_4                   |whdlOFDMTx_SimpleDualPortRAM_generic_block__parameterized0_4  |    35|
|286   |                  u_dataXMEM_re_0_4                   |whdlOFDMTx_SimpleDualPortRAM_generic_block__parameterized0_5  |    35|
|287   |                u_dataMEM_im_0_4                      |whdlOFDMTx_SimpleDualPortRAM_generic_block__parameterized0_2  |    19|
|288   |                u_dataMEM_re_0_4                      |whdlOFDMTx_SimpleDualPortRAM_generic_block__parameterized0_3  |    19|
|289   |              u_SDF2_6_1                              |whdlOFDMTx_RADIX22FFT_SDF2_6                                  |   688|
|290   |                u_SDFCOMMUTATOR_6                     |whdlOFDMTx_SDFCommutator6                                     |   271|
|291   |                  u_dataXMEM_im_0_6                   |whdlOFDMTx_SimpleDualPortRAM_generic_block__parameterized0    |    35|
|292   |                  u_dataXMEM_re_0_6                   |whdlOFDMTx_SimpleDualPortRAM_generic_block__parameterized0_1  |    35|
|293   |              u_twdlROM_3_1                           |whdlOFDMTx_TWDLROM_3_1                                        |   218|
|294   |              u_twdlROM_5_1                           |whdlOFDMTx_TWDLROM_5_1                                        |   155|
|295   |              u_twdlROM_7                             |whdlOFDMTx_TWDLROM_7_1                                        |    26|
|296   |            u_symbolFormation                         |whdlOFDMTx_symbolFormation                                    |   927|
|297   |              u_simpleDualPortRam                     |whdlOFDMTx_SimpleDualPortRAM_generic                          |     1|
|298   |              u_simpleDualPortRam_1                   |whdlOFDMTx_SimpleDualPortRAM_generic_0                        |     1|
|299   |        u_Frame_Generator                             |whdlOFDMTx_Frame_Generator                                    |  2393|
|300   |          u_Data                                      |whdlOFDMTx_Data                                               |  1360|
|301   |            u_Data_Chain                              |whdlOFDMTx_Data_Chain                                         |  1205|
|302   |              u_Convolutional_Encoder                 |whdlOFDMTx_Convolutional_Encoder                              |    39|
|303   |                u_FrameController_inst                |whdlOFDMTx_controlUnit                                        |    22|
|304   |              u_General_CRC_Generator_HDL_Optimized   |whdlOFDMTx_General_CRC_Generator_HDL_Optimized                |   290|
|305   |                u_ComputeCRC_inst                     |whdlOFDMTx_CRCGenCompute                                      |   133|
|306   |                u_Controlsignal_inst                  |whdlOFDMTx_CRCGenControl                                      |   120|
|307   |              u_LTE_Symbol_Modulator                  |whdlOFDMTx_LTE_Symbol_Modulator                               |   100|
|308   |              u_Puncturer                             |whdlOFDMTx_Puncturer                                          |   133|
|309   |              u_Scrambler                             |whdlOFDMTx_Scrambler                                          |    36|
|310   |              u_Symbol_Interleaver                    |whdlOFDMTx_Symbol_Interleaver                                 |   570|
|311   |                u_Interleaver                         |whdlOFDMTx_Interleaver                                        |   539|
|312   |                  u_Generate_Ready                    |whdlOFDMTx_Generate_Ready                                     |     9|
|313   |                    u_MATLAB_Function1                |whdlOFDMTx_MATLAB_Function1_block                             |     9|
|314   |                  u_Read_Logic                        |whdlOFDMTx_Read_Logic                                         |   352|
|315   |                    u_Generate_Base_Read_Address      |whdlOFDMTx_Generate_Base_Read_Address                         |     1|
|316   |                    u_Generate_Output_Control_Signals |whdlOFDMTx_Generate_Output_Control_Signals                    |    16|
|317   |                    u_Generate_Read_Address           |whdlOFDMTx_Generate_Read_Address                              |   234|
|318   |                    u_MATLAB_Function                 |whdlOFDMTx_MATLAB_Function                                    |    27|
|319   |                  u_Simple_Dual_Port_RAM              |whdlOFDMTx_SimpleDualPortRAM_singlebit__parameterized0        |     1|
|320   |                  u_Store_Block_Lengths               |whdlOFDMTx_Store_Block_Lengths                                |    48|
|321   |                    u_Store_Block_Lengths_ram_generic |whdlOFDMTx_SimpleDualPortRAM_generic_block1__parameterized0   |    21|
|322   |                  u_Write_Logic                       |whdlOFDMTx_Write_Logic                                        |    68|
|323   |                    u_Generate_Write_Address          |whdlOFDMTx_Generate_Write_Address                             |    34|
|324   |                    u_Handle_Input_Control_Signals    |whdlOFDMTx_Handle_Input_Control_Signals                       |    34|
|325   |                      u_Generate_Current_Frame_Status |whdlOFDMTx_Generate_Current_Frame_Status                      |     5|
|326   |                      u_Generate_Forced_End           |whdlOFDMTx_Generate_Forced_End                                |    23|
|327   |                u_Split_Data_Into_Symbols             |whdlOFDMTx_Split_Data_Into_Symbols                            |    31|
|328   |            u_Data_and_Control_Signal_Generation      |whdlOFDMTx_Data_and_Control_Signal_Generation                 |   155|
|329   |              u_Store_Input_Payload_Data              |whdlOFDMTx_SimpleDualPortRAM_singlebit_block                  |     1|
|330   |          u_Generate_Preamble_Control_Signals         |whdlOFDMTx_Generate_Preamble_Control_Signals                  |    33|
|331   |          u_Header                                    |whdlOFDMTx_Header                                             |   704|
|332   |            u_Convolutional_Encoder                   |whdlOFDMTx_Convolutional_Encoder_block                        |    41|
|333   |              u_FrameController_inst                  |whdlOFDMTx_controlUnit_block                                  |    23|
|334   |            u_General_CRC_Generator_HDL_Optimized     |whdlOFDMTx_General_CRC_Generator_HDL_Optimized_block          |   157|
|335   |              u_ComputeCRC_inst                       |whdlOFDMTx_CRCGenCompute_block                                |    66|
|336   |              u_Controlsignal_inst                    |whdlOFDMTx_CRCGenControl_block                                |    67|
|337   |            u_Header_Formation                        |whdlOFDMTx_Header_Formation                                   |    33|
|338   |            u_Interleaver                             |whdlOFDMTx_Interleaver_block                                  |   449|
|339   |              u_Generate_Ready                        |whdlOFDMTx_Generate_Ready_block                               |     9|
|340   |                u_MATLAB_Function1                    |whdlOFDMTx_MATLAB_Function1_block1                            |     9|
|341   |              u_Read_Logic                            |whdlOFDMTx_Read_Logic_block                                   |   277|
|342   |                u_Generate_Base_Read_Address          |whdlOFDMTx_Generate_Base_Read_Address_block                   |     1|
|343   |                u_Generate_Output_Control_Signals     |whdlOFDMTx_Generate_Output_Control_Signals_block              |    12|
|344   |                u_Generate_Read_Address               |whdlOFDMTx_Generate_Read_Address_block                        |   182|
|345   |                u_MATLAB_Function                     |whdlOFDMTx_MATLAB_Function_block                              |    22|
|346   |              u_Simple_Dual_Port_RAM                  |whdlOFDMTx_SimpleDualPortRAM_singlebit                        |     6|
|347   |              u_Store_Block_Lengths                   |whdlOFDMTx_Store_Block_Lengths_block                          |    42|
|348   |                u_Store_Block_Lengths_ram             |whdlOFDMTx_SimpleDualPortRAM_generic_block1                   |    17|
|349   |              u_Write_Logic                           |whdlOFDMTx_Write_Logic_block                                  |    53|
|350   |                u_Generate_Write_Address              |whdlOFDMTx_Generate_Write_Address_block                       |    24|
|351   |                u_Handle_Input_Control_Signals        |whdlOFDMTx_Handle_Input_Control_Signals_block                 |    29|
|352   |                  u_Generate_Current_Frame_Status     |whdlOFDMTx_Generate_Current_Frame_Status_block                |     5|
|353   |                  u_Generate_Forced_End               |whdlOFDMTx_Generate_Forced_End_block                          |    19|
|354   |            u_LTE_Symbol_Modulator                    |whdlOFDMTx_LTE_Symbol_Modulator_block                         |    13|
|355   |            u_Serializer                              |whdlOFDMTx_Serializer                                         |    11|
|356   |              u_Serialize_Start_and_End_Signals       |whdlOFDMTx_Serialize_Start_and_End_Signals                    |     5|
|357   |          u_Pilot                                     |whdlOFDMTx_Pilot                                              |    17|
|358   |          u_Reference_Signals                         |whdlOFDMTx_Reference_Signals                                  |    37|
|359   |          u_Synchronization_Sequence                  |whdlOFDMTx_Synchronization_Sequence                           |    59|
|360   |    u_OFDM_UC_tc                                      |OFDM_UC_tc                                                    |   116|
+------+------------------------------------------------------+--------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:44 ; elapsed = 00:01:52 . Memory (MB): peak = 1337.672 ; gain = 662.398
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:25 ; elapsed = 00:01:42 . Memory (MB): peak = 1337.672 ; gain = 499.801
Synthesis Optimization Complete : Time (s): cpu = 00:01:44 ; elapsed = 00:01:52 . Memory (MB): peak = 1337.672 ; gain = 662.398
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 863 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1342.426 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 272 instances were transformed.
  RAM128X1D => RAM128X1D (RAMD64E, RAMD64E, MUXF7, MUXF7, RAMD64E, RAMD64E): 2 instances
  RAM16X1S => RAM32X1S (RAMS32): 32 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 238 instances

INFO: [Common 17-83] Releasing license: Synthesis
719 Infos, 154 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:54 ; elapsed = 00:02:07 . Memory (MB): peak = 1342.426 ; gain = 932.707
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1342.426 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Vivado_projects/OFDM_UC/OFDM_UC.runs/synth_1/DUC_DAC.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1342.426 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file DUC_DAC_utilization_synth.rpt -pb DUC_DAC_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Mar  9 13:51:02 2023...
