# COEN 316 - Digital Systems Design

This repository contains my lab work for the **COEN 316** course at Concordia University.

## Labs Included
- **Lab 1:** Basic VHDL Design and Simulation
- **Lab 2:** Combinational Circuits and Testing
- **Lab 3:** Sequential Circuits and FSMs
- **Lab 4:** MIPS CPU Datapath and Control Unit Design (Full CPU Integration)

Each lab folder (`Lab1/`, `lab2/`, `Lab3/`, `Lab4/`) contains:
- VHDL source files (`.vhd`)
- Simulation files (`.do`, 
- Constraint files (`.xdc`)
- Project setup files for ModelSim and Vivado

## Tools Used
- **Vivado Design Suite** (Synthesis and Implementation)
- **ModelSim** (Functional and Timing Simulation)
- **Git** (Version Control)


