INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Elementary/Facultad/Arquitectura/TPFinal/TPFinal.srcs/sources_1/new/ADD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADD
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Elementary/Facultad/Arquitectura/TPFinal/TPFinal.srcs/sources_1/new/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Elementary/Facultad/Arquitectura/TPFinal/TPFinal.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Elementary/Facultad/Arquitectura/TPFinal/TPFinal.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Elementary/Facultad/Arquitectura/TPFinal/TPFinal.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Elementary/Facultad/Arquitectura/TPFinal/TPFinal.srcs/sim_1/new/tb01_IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb01_IF
