MIPS Pipeline written in verilog, built to be simulated and synthesized using Xilinx Vivado