Run mkdir -p 03_sim
make[1]: Entering directory '/__w/CGRA_project/CGRA_project'
============================================
Compiling with Verilator 5.x (--timing)
============================================
verilator --binary --timing -j 0 -Wall -Wno-fatal -Wno-UNOPTFLAT -Wno-EOFNEWLINE -Wno-UNUSEDSIGNAL -Wno-UNUSEDPARAM -Wno-TIMESCALEMOD -Wno-VARHIDDEN -Wno-CASEINCOMPLETE -Wno-SYNCASYNCNET -Wno-REDEFMACRO -Wno-GENUNNAMED --top-module tb_top -I00_src -I00_src/bsg_mem -I01_bench -I01_bench/include +define+VERILATOR \
	00_src/bsg_mem/bsg_defines.sv 00_src/bsg_mem/bsg_dff.sv 00_src/bsg_mem/bsg_dff_en_bypass.sv 00_src/bsg_mem/bsg_mem_1r1w_sync_synth.sv 00_src/bsg_mem/bsg_mem_1r1w_sync.sv 00_src/bsg_mem/cgra_config_mem_bsg.sv 00_src/axi_ram.sv 00_src/cgra_pe.sv 00_src/cgra_router.sv 00_src/cgra_tile.sv 00_src/cgra_array_4x4.sv 00_src/cgra_tile_memory.sv 00_src/cgra_apb_csr.sv 00_src/cgra_control_unit.sv 00_src/cgra_dma_engine.sv 00_src/cgra_top.sv \
	01_bench/tb_top.sv \
	01_bench/sim_main.cpp
%Warning-UNSIGNED: 00_src/cgra_router.sv:183:27: Comparison is constant due to unsigned arithmetic
                                               : ... note: In instance 'tb_top.u_dut.u_array.u_tile_30.u_router'
  183 |             else if (dx_n < X_COORD) req_n[3] = 1;  
      |                           ^
                   ... For warning description see https://verilator.org/warn/UNSIGNED?v=5.024
                   ... Use "/* verilator lint_off UNSIGNED */" and lint_on around source to disable this message.
%Warning-UNSIGNED: 00_src/cgra_router.sv:194:27: Comparison is constant due to unsigned arithmetic
                                               : ... note: In instance 'tb_top.u_dut.u_array.u_tile_30.u_router'
  194 |             else if (dx_e < X_COORD) req_e[3] = 1;
      |                           ^
%Warning-UNSIGNED: 00_src/cgra_router.sv:205:27: Comparison is constant due to unsigned arithmetic
                                               : ... note: In instance 'tb_top.u_dut.u_array.u_tile_30.u_router'
  205 |             else if (dx_s < X_COORD) req_s[3] = 1;
      |                           ^
%Warning-UNSIGNED: 00_src/cgra_router.sv:216:27: Comparison is constant due to unsigned arithmetic
                                               : ... note: In instance 'tb_top.u_dut.u_array.u_tile_30.u_router'
  216 |             else if (dx_w < X_COORD) req_w[3] = 1;
      |                           ^
%Warning-UNSIGNED: 00_src/cgra_router.sv:227:27: Comparison is constant due to unsigned arithmetic
                                               : ... note: In instance 'tb_top.u_dut.u_array.u_tile_30.u_router'
  227 |             else if (dx_l < X_COORD) req_l[3] = 1;
      |                           ^
%Warning-UNSIGNED: 00_src/cgra_router.sv:185:27: Comparison is constant due to unsigned arithmetic
                                               : ... note: In instance 'tb_top.u_dut.u_array.u_tile_03.u_router'
  185 |             else if (dy_n < Y_COORD) req_n[0] = 1;  
      |                           ^
%Warning-UNSIGNED: 00_src/cgra_router.sv:196:27: Comparison is constant due to unsigned arithmetic
                                               : ... note: In instance 'tb_top.u_dut.u_array.u_tile_03.u_router'
  196 |             else if (dy_e < Y_COORD) req_e[0] = 1;
      |                           ^
%Warning-UNSIGNED: 00_src/cgra_router.sv:207:27: Comparison is constant due to unsigned arithmetic
                                               : ... note: In instance 'tb_top.u_dut.u_array.u_tile_03.u_router'
  207 |             else if (dy_s < Y_COORD) req_s[0] = 1;
      |                           ^
%Warning-UNSIGNED: 00_src/cgra_router.sv:218:27: Comparison is constant due to unsigned arithmetic
                                               : ... note: In instance 'tb_top.u_dut.u_array.u_tile_03.u_router'
  218 |             else if (dy_w < Y_COORD) req_w[0] = 1;
      |                           ^
%Warning-UNSIGNED: 00_src/cgra_router.sv:229:27: Comparison is constant due to unsigned arithmetic
                                               : ... note: In instance 'tb_top.u_dut.u_array.u_tile_03.u_router'
  229 |             else if (dy_l < Y_COORD) req_l[0] = 1;
      |                           ^
make[2]: Entering directory '/__w/CGRA_project/CGRA_project/obj_dir'
ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -Os -c -o sim_main.o ../01_bench/sim_main.cpp
ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp
ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_timing.o /usr/local/share/verilator/include/verilated_timing.cpp
ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_threads.o /usr/local/share/verilator/include/verilated_threads.cpp
ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -x c++-header Vtb_top__pch.h -o Vtb_top__pch.h.fast.gch
ccache g++   -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -x c++-header Vtb_top__pch.h -o Vtb_top__pch.h.slow.gch
echo "" > Vtb_top__ALL.verilator_deplist.tmp
ccache g++   -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -include Vtb_top__pch.h.slow -c -o Vtb_top__ConstPool_0.o Vtb_top__ConstPool_0.cpp
ccache g++   -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -include Vtb_top__pch.h.slow -c -o Vtb_top___024root__Slow.o Vtb_top___024root__Slow.cpp
ccache g++   -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -include Vtb_top__pch.h.slow -c -o Vtb_top___024root__DepSet_h7f86b803__0__Slow.o Vtb_top___024root__DepSet_h7f86b803__0__Slow.cpp
ccache g++   -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -include Vtb_top__pch.h.slow -c -o Vtb_top___024root__DepSet_h9ad02603__0__Slow.o Vtb_top___024root__DepSet_h9ad02603__0__Slow.cpp
ccache g++   -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -include Vtb_top__pch.h.slow -c -o Vtb_top___024unit__Slow.o Vtb_top___024unit__Slow.cpp
ccache g++   -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -include Vtb_top__pch.h.slow -c -o Vtb_top___024unit__DepSet_hba4cee98__0__Slow.o Vtb_top___024unit__DepSet_hba4cee98__0__Slow.cpp
ccache g++   -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -include Vtb_top__pch.h.slow -c -o Vtb_top_cgra_pe__A4__Slow.o Vtb_top_cgra_pe__A4__Slow.cpp
ccache g++   -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -include Vtb_top__pch.h.slow -c -o Vtb_top_cgra_pe__A4__DepSet_h1526b7c8__0__Slow.o Vtb_top_cgra_pe__A4__DepSet_h1526b7c8__0__Slow.cpp
ccache g++   -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -include Vtb_top__pch.h.slow -c -o Vtb_top__Syms.o Vtb_top__Syms.cpp
ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -include Vtb_top__pch.h.fast -c -o Vtb_top.o Vtb_top.cpp
ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -include Vtb_top__pch.h.fast -c -o Vtb_top___024root__DepSet_h7f86b803__0.o Vtb_top___024root__DepSet_h7f86b803__0.cpp
ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -include Vtb_top__pch.h.fast -c -o Vtb_top___024root__DepSet_h7f86b803__1.o Vtb_top___024root__DepSet_h7f86b803__1.cpp
ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -include Vtb_top__pch.h.fast -c -o Vtb_top___024root__DepSet_h7f86b803__2.o Vtb_top___024root__DepSet_h7f86b803__2.cpp
ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -include Vtb_top__pch.h.fast -c -o Vtb_top___024root__DepSet_h7f86b803__3.o Vtb_top___024root__DepSet_h7f86b803__3.cpp
ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -include Vtb_top__pch.h.fast -c -o Vtb_top___024root__DepSet_h7f86b803__4.o Vtb_top___024root__DepSet_h7f86b803__4.cpp
ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -include Vtb_top__pch.h.fast -c -o Vtb_top___024root__DepSet_h7f86b803__5.o Vtb_top___024root__DepSet_h7f86b803__5.cpp
ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -include Vtb_top__pch.h.fast -c -o Vtb_top___024root__DepSet_h7f86b803__6.o Vtb_top___024root__DepSet_h7f86b803__6.cpp
ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -include Vtb_top__pch.h.fast -c -o Vtb_top___024root__DepSet_h7f86b803__7.o Vtb_top___024root__DepSet_h7f86b803__7.cpp
ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -include Vtb_top__pch.h.fast -c -o Vtb_top___024root__DepSet_h7f86b803__8.o Vtb_top___024root__DepSet_h7f86b803__8.cpp
ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -include Vtb_top__pch.h.fast -c -o Vtb_top___024root__DepSet_h7f86b803__9.o Vtb_top___024root__DepSet_h7f86b803__9.cpp
ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -include Vtb_top__pch.h.fast -c -o Vtb_top___024root__DepSet_h9ad02603__0.o Vtb_top___024root__DepSet_h9ad02603__0.cpp
ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -include Vtb_top__pch.h.fast -c -o Vtb_top_cgra_pe__A4__DepSet_hfa6809c8__0.o Vtb_top_cgra_pe__A4__DepSet_hfa6809c8__0.cpp
ccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -DVL_TIME_CONTEXT   -fcoroutines -include Vtb_top__pch.h.fast -c -o Vtb_top__main.o Vtb_top__main.cpp
Archive ar -rcs Vtb_top__ALL.a Vtb_top.o Vtb_top___024root__DepSet_h7f86b803__0.o Vtb_top___024root__DepSet_h7f86b803__1.o Vtb_top___024root__DepSet_h7f86b803__2.o Vtb_top___024root__DepSet_h7f86b803__3.o Vtb_top___024root__DepSet_h7f86b803__4.o Vtb_top___024root__DepSet_h7f86b803__5.o Vtb_top___024root__DepSet_h7f86b803__6.o Vtb_top___024root__DepSet_h7f86b803__7.o Vtb_top___024root__DepSet_h7f86b803__8.o Vtb_top___024root__DepSet_h7f86b803__9.o Vtb_top___024root__DepSet_h9ad02603__0.o Vtb_top_cgra_pe__A4__DepSet_hfa6809c8__0.o Vtb_top__main.o Vtb_top__ConstPool_0.o Vtb_top___024root__Slow.o Vtb_top___024root__DepSet_h7f86b803__0__Slow.o Vtb_top___024root__DepSet_h9ad02603__0__Slow.o Vtb_top___024unit__Slow.o Vtb_top___024unit__DepSet_hba4cee98__0__Slow.o Vtb_top_cgra_pe__A4__Slow.o Vtb_top_cgra_pe__A4__DepSet_h1526b7c8__0__Slow.o Vtb_top__Syms.o
g++    sim_main.o verilated.o verilated_timing.o verilated_threads.o Vtb_top__ALL.a    -pthread -lpthread -latomic   -o Vtb_top
rm Vtb_top__ALL.verilator_deplist.tmp
make[2]: Leaving directory '/__w/CGRA_project/CGRA_project/obj_dir'
- V e r i l a t i o n   R e p o r t: Verilator 5.024 2024-04-05 rev v5.024
- Verilator: Built from 1.501 MB sources in 24 modules, into 5.906 MB in 23 C++ files needing 0.003 MB
- Verilator: Walltime 25.571 s (elab=0.042, cvt=0.736, bld=24.645); cpu 0.000 s on 4 threads; alloced 91.758 MB

============================================
Running 166-Vector Verification (Verilator)
============================================
[SIM] Starting Verilator simulation...
## bsg_mem_1r1w_sync: instantiating width_p=         64, els_p=         16, read_write_same_addr_p=          1, harden_p=          0 (TOP.tb_top.u_dut.u_array.u_tile_00.u_pe.u_config_mem.mem_inst)
## bsg_mem_1r1w_sync_synth: instantiating width_p=         64, els_p=         16 (TOP.tb_top.u_dut.u_array.u_tile_00.u_pe.u_config_mem.mem_inst.synth)
║  Transfer Types:                                             ║
║    Single-beat (4-16B):          0 hits                      ║
║    Multi-beat (20-512B):         0 hits                      ║
║    Max-burst (516-1024B):        0 hits                      ║
╠══════════════════════════════════════════════════════════════╣
║  Stress & Corner Cases:                                      ║
║    4KB Boundary Tests:           0 hits                      ║
║    Stress Cycles:              100 hits                      ║
║    Reset Recovery Tests:         0 hits                      ║
║    Overlap Transactions:         0 hits                      ║
╚══════════════════════════════════════════════════════════════╝


╔══════════════════════════════════════════════════════════════╗
║                   PROTOCOL STATISTICS                        ║
╠══════════════════════════════════════════════════════════════╣
║  AXI Transactions:                                           ║
║    AR (Read Address):      112020                            ║
║    R  (Read Data):         112338                            ║
║    AW (Write Address):        638                            ║
║    W  (Write Data):           638                            ║
║    B  (Write Response):       638                            ║
╠══════════════════════════════════════════════════════════════╣
║  Protocol Errors:               0                            ║
╚══════════════════════════════════════════════════════════════╝


================================================================
  FINAL RESULTS
================================================================
  PASSED: 3752
  FAILED: 2258
  ASSERTIONS: 0 errors
  TOTAL:  6010
================================================================

  *** STATUS: FAILED (2258 Errors) - REVIEW REQUIRED ***

- 01_bench/tb_top.sv:360: Verilog $finish

╔══════════════════════════════════════════════════════════════╗
║                  SIMULATION PERFORMANCE                       ║
╠══════════════════════════════════════════════════════════════╣
║  Total sim cycles:    27453705001
║  Wall clock time:     2420.92 sec
║  Simulation speed:    11340.2 kHz
║  Equiv real time:     2.74537e+07 us @ 100MHz
╚══════════════════════════════════════════════════════════════╝

[SIM] Simulation finished at time 27453705001

Waveform: 03_sim/cgra_sim.vcd
View with: gtkwave 03_sim/cgra_sim.vcd &
make[1]: Leaving directory '/__w/CGRA_project/CGRA_project'