

================================================================
== Vitis HLS Report for 'main_func'
================================================================
* Date:           Fri Apr 19 11:03:27 2024

* Version:        2023.2.1 (Build 4070103 on Dec 13 2023)
* Project:        wider_bus_fp
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9cg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       87|       87|  0.870 us|  0.870 us|   88|   88|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------+------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                               |                                    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                    Instance                   |               Module               |   min   |   max   |    min    |    max    | min | max |   Type  |
        +-----------------------------------------------+------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_main_func_Pipeline_VITIS_LOOP_10_1_fu_129  |main_func_Pipeline_VITIS_LOOP_10_1  |        8|        8|  80.000 ns|  80.000 ns|    8|    8|       no|
        |grp_main_func_Pipeline_VITIS_LOOP_22_3_fu_141  |main_func_Pipeline_VITIS_LOOP_22_3  |       52|       52|   0.520 us|   0.520 us|   52|   52|       no|
        |grp_main_func_Pipeline_VITIS_LOOP_30_4_fu_155  |main_func_Pipeline_VITIS_LOOP_30_4  |        8|        8|  80.000 ns|  80.000 ns|    8|    8|       no|
        +-----------------------------------------------+------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 20
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 21 [1/1] (1.00ns)   --->   "%A_OUT_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %A_OUT"   --->   Operation 21 'read' 'A_OUT_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 22 [1/1] (1.00ns)   --->   "%A_IN_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %A_IN"   --->   Operation 22 'read' 'A_IN_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 23 [1/1] (0.67ns)   --->   "%A_local = alloca i64 1" [wider_bus_fp/main_func.cpp:9]   --->   Operation 23 'alloca' 'A_local' <Predicate = true> <Delay = 0.67>
ST_1 : Operation 24 [1/1] (0.67ns)   --->   "%A_local_1 = alloca i64 1" [wider_bus_fp/main_func.cpp:9]   --->   Operation 24 'alloca' 'A_local_1' <Predicate = true> <Delay = 0.67>
ST_1 : Operation 25 [1/1] (0.67ns)   --->   "%A_local_2 = alloca i64 1" [wider_bus_fp/main_func.cpp:9]   --->   Operation 25 'alloca' 'A_local_2' <Predicate = true> <Delay = 0.67>
ST_1 : Operation 26 [1/1] (0.67ns)   --->   "%A_local_3 = alloca i64 1" [wider_bus_fp/main_func.cpp:9]   --->   Operation 26 'alloca' 'A_local_3' <Predicate = true> <Delay = 0.67>
ST_1 : Operation 27 [1/1] (0.67ns)   --->   "%A_local_4 = alloca i64 1" [wider_bus_fp/main_func.cpp:9]   --->   Operation 27 'alloca' 'A_local_4' <Predicate = true> <Delay = 0.67>
ST_1 : Operation 28 [1/1] (0.67ns)   --->   "%B_local = alloca i64 1" [wider_bus_fp/main_func.cpp:9]   --->   Operation 28 'alloca' 'B_local' <Predicate = true> <Delay = 0.67>
ST_1 : Operation 29 [1/1] (0.67ns)   --->   "%B_local_1 = alloca i64 1" [wider_bus_fp/main_func.cpp:9]   --->   Operation 29 'alloca' 'B_local_1' <Predicate = true> <Delay = 0.67>
ST_1 : Operation 30 [1/1] (0.67ns)   --->   "%B_local_2 = alloca i64 1" [wider_bus_fp/main_func.cpp:9]   --->   Operation 30 'alloca' 'B_local_2' <Predicate = true> <Delay = 0.67>
ST_1 : Operation 31 [1/1] (0.67ns)   --->   "%B_local_3 = alloca i64 1" [wider_bus_fp/main_func.cpp:9]   --->   Operation 31 'alloca' 'B_local_3' <Predicate = true> <Delay = 0.67>
ST_1 : Operation 32 [1/1] (0.67ns)   --->   "%B_local_4 = alloca i64 1" [wider_bus_fp/main_func.cpp:9]   --->   Operation 32 'alloca' 'B_local_4' <Predicate = true> <Delay = 0.67>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %A_IN_read, i32 5, i32 63" [wider_bus_fp/main_func.cpp:10]   --->   Operation 33 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %A_OUT_read, i32 5, i32 63" [wider_bus_fp/main_func.cpp:30]   --->   Operation 34 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln10 = sext i59 %trunc_ln" [wider_bus_fp/main_func.cpp:10]   --->   Operation 35 'sext' 'sext_ln10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%mem_addr = getelementptr i256 %mem, i64 %sext_ln10" [wider_bus_fp/main_func.cpp:10]   --->   Operation 36 'getelementptr' 'mem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [8/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %mem_addr, i32 5" [wider_bus_fp/main_func.cpp:10]   --->   Operation 37 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 38 [7/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %mem_addr, i32 5" [wider_bus_fp/main_func.cpp:10]   --->   Operation 38 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 39 [6/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %mem_addr, i32 5" [wider_bus_fp/main_func.cpp:10]   --->   Operation 39 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 40 [5/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %mem_addr, i32 5" [wider_bus_fp/main_func.cpp:10]   --->   Operation 40 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 41 [4/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %mem_addr, i32 5" [wider_bus_fp/main_func.cpp:10]   --->   Operation 41 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 42 [3/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %mem_addr, i32 5" [wider_bus_fp/main_func.cpp:10]   --->   Operation 42 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 43 [2/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %mem_addr, i32 5" [wider_bus_fp/main_func.cpp:10]   --->   Operation 43 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 44 [1/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %mem_addr, i32 5" [wider_bus_fp/main_func.cpp:10]   --->   Operation 44 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 45 [2/2] (0.00ns)   --->   "%call_ln10 = call void @main_func_Pipeline_VITIS_LOOP_10_1, i256 %mem, i59 %trunc_ln, i16 %A_local_4, i16 %A_local_3, i16 %A_local_2, i16 %A_local_1, i16 %A_local" [wider_bus_fp/main_func.cpp:10]   --->   Operation 45 'call' 'call_ln10' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 46 [1/2] (0.00ns)   --->   "%call_ln10 = call void @main_func_Pipeline_VITIS_LOOP_10_1, i256 %mem, i59 %trunc_ln, i16 %A_local_4, i16 %A_local_3, i16 %A_local_2, i16 %A_local_1, i16 %A_local" [wider_bus_fp/main_func.cpp:10]   --->   Operation 46 'call' 'call_ln10' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 47 [2/2] (0.00ns)   --->   "%call_ln0 = call void @main_func_Pipeline_VITIS_LOOP_22_3, i16 %B_local_4, i16 %B_local_3, i16 %B_local_2, i16 %B_local_1, i16 %B_local, i16 %A_local, i16 %A_local_1, i16 %A_local_2, i16 %A_local_3, i16 %A_local_4"   --->   Operation 47 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 48 [1/2] (0.00ns)   --->   "%call_ln0 = call void @main_func_Pipeline_VITIS_LOOP_22_3, i16 %B_local_4, i16 %B_local_3, i16 %B_local_2, i16 %B_local_1, i16 %B_local, i16 %A_local, i16 %A_local_1, i16 %A_local_2, i16 %A_local_3, i16 %A_local_4"   --->   Operation 48 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 49 [1/1] (0.00ns)   --->   "%sext_ln30 = sext i59 %trunc_ln1" [wider_bus_fp/main_func.cpp:30]   --->   Operation 49 'sext' 'sext_ln30' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 50 [1/1] (0.00ns)   --->   "%mem_addr_1 = getelementptr i256 %mem, i64 %sext_ln30" [wider_bus_fp/main_func.cpp:30]   --->   Operation 50 'getelementptr' 'mem_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 51 [1/1] (7.30ns)   --->   "%empty_27 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i256, i256 %mem_addr_1, i32 5" [wider_bus_fp/main_func.cpp:30]   --->   Operation 51 'writereq' 'empty_27' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 52 [2/2] (0.00ns)   --->   "%call_ln30 = call void @main_func_Pipeline_VITIS_LOOP_30_4, i256 %mem, i59 %trunc_ln1, i16 %B_local, i16 %B_local_1, i16 %B_local_2, i16 %B_local_3, i16 %B_local_4" [wider_bus_fp/main_func.cpp:30]   --->   Operation 52 'call' 'call_ln30' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 53 [1/2] (0.00ns)   --->   "%call_ln30 = call void @main_func_Pipeline_VITIS_LOOP_30_4, i256 %mem, i59 %trunc_ln1, i16 %B_local, i16 %B_local_1, i16 %B_local_2, i16 %B_local_3, i16 %B_local_4" [wider_bus_fp/main_func.cpp:30]   --->   Operation 53 'call' 'call_ln30' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 54 [5/5] (7.30ns)   --->   "%empty_28 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %mem_addr_1" [wider_bus_fp/main_func.cpp:40]   --->   Operation 54 'writeresp' 'empty_28' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 55 [4/5] (7.30ns)   --->   "%empty_28 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %mem_addr_1" [wider_bus_fp/main_func.cpp:40]   --->   Operation 55 'writeresp' 'empty_28' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 56 [3/5] (7.30ns)   --->   "%empty_28 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %mem_addr_1" [wider_bus_fp/main_func.cpp:40]   --->   Operation 56 'writeresp' 'empty_28' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 57 [2/5] (7.30ns)   --->   "%empty_28 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %mem_addr_1" [wider_bus_fp/main_func.cpp:40]   --->   Operation 57 'writeresp' 'empty_28' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 58 [1/1] (0.00ns)   --->   "%spectopmodule_ln4 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_9" [wider_bus_fp/main_func.cpp:4]   --->   Operation 58 'spectopmodule' 'spectopmodule_ln4' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %mem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 60 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %mem"   --->   Operation 60 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A_IN, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_5, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 62 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A_IN, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0"   --->   Operation 62 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A_OUT, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_8, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0"   --->   Operation 63 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 64 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A_OUT, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0"   --->   Operation 64 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 65 [1/5] (7.30ns)   --->   "%empty_28 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i256, i256 %mem_addr_1" [wider_bus_fp/main_func.cpp:40]   --->   Operation 65 'writeresp' 'empty_28' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 66 [1/1] (0.00ns)   --->   "%ret_ln40 = ret" [wider_bus_fp/main_func.cpp:40]   --->   Operation 66 'ret' 'ret_ln40' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ mem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ A_IN]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ A_OUT]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
A_OUT_read        (read         ) [ 000000000000000000000]
A_IN_read         (read         ) [ 000000000000000000000]
A_local           (alloca       ) [ 001111111111110000000]
A_local_1         (alloca       ) [ 001111111111110000000]
A_local_2         (alloca       ) [ 001111111111110000000]
A_local_3         (alloca       ) [ 001111111111110000000]
A_local_4         (alloca       ) [ 001111111111110000000]
B_local           (alloca       ) [ 001111111111111100000]
B_local_1         (alloca       ) [ 001111111111111100000]
B_local_2         (alloca       ) [ 001111111111111100000]
B_local_3         (alloca       ) [ 001111111111111100000]
B_local_4         (alloca       ) [ 001111111111111100000]
trunc_ln          (partselect   ) [ 001111111111000000000]
trunc_ln1         (partselect   ) [ 001111111111111100000]
sext_ln10         (sext         ) [ 000000000000000000000]
mem_addr          (getelementptr) [ 000111111100000000000]
empty             (readreq      ) [ 000000000000000000000]
call_ln10         (call         ) [ 000000000000000000000]
call_ln0          (call         ) [ 000000000000000000000]
sext_ln30         (sext         ) [ 000000000000000000000]
mem_addr_1        (getelementptr) [ 000000000000001111111]
empty_27          (writereq     ) [ 000000000000000000000]
call_ln30         (call         ) [ 000000000000000000000]
spectopmodule_ln4 (spectopmodule) [ 000000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000000]
empty_28          (writeresp    ) [ 000000000000000000000]
ret_ln40          (ret          ) [ 000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="mem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="A_IN">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_IN"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="A_OUT">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_OUT"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i59.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i256"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="main_func_Pipeline_VITIS_LOOP_10_1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="main_func_Pipeline_VITIS_LOOP_22_3"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i256"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="main_func_Pipeline_VITIS_LOOP_30_4"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i256"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="A_local_alloca_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_local/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="A_local_1_alloca_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_local_1/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="A_local_2_alloca_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_local_2/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="A_local_3_alloca_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_local_3/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="A_local_4_alloca_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_local_4/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="B_local_alloca_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="B_local/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="B_local_1_alloca_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="B_local_1/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="B_local_2_alloca_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="B_local_2/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="B_local_3_alloca_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="B_local_3/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="B_local_4_alloca_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="B_local_4/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="A_OUT_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="64" slack="0"/>
<pin id="104" dir="0" index="1" bw="64" slack="0"/>
<pin id="105" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_OUT_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="A_IN_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="64" slack="0"/>
<pin id="110" dir="0" index="1" bw="64" slack="0"/>
<pin id="111" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_IN_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_readreq_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="0" index="1" bw="256" slack="0"/>
<pin id="117" dir="0" index="2" bw="4" slack="0"/>
<pin id="118" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="grp_writeresp_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="1" slack="0"/>
<pin id="123" dir="0" index="1" bw="256" slack="0"/>
<pin id="124" dir="0" index="2" bw="4" slack="0"/>
<pin id="125" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_27/13 empty_28/16 "/>
</bind>
</comp>

<comp id="129" class="1004" name="grp_main_func_Pipeline_VITIS_LOOP_10_1_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="0" slack="0"/>
<pin id="131" dir="0" index="1" bw="256" slack="0"/>
<pin id="132" dir="0" index="2" bw="59" slack="9"/>
<pin id="133" dir="0" index="3" bw="16" slack="2147483647"/>
<pin id="134" dir="0" index="4" bw="16" slack="2147483647"/>
<pin id="135" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="136" dir="0" index="6" bw="16" slack="2147483647"/>
<pin id="137" dir="0" index="7" bw="16" slack="2147483647"/>
<pin id="138" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln10/10 "/>
</bind>
</comp>

<comp id="141" class="1004" name="grp_main_func_Pipeline_VITIS_LOOP_22_3_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="0" slack="0"/>
<pin id="143" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="144" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="145" dir="0" index="3" bw="16" slack="2147483647"/>
<pin id="146" dir="0" index="4" bw="16" slack="2147483647"/>
<pin id="147" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="148" dir="0" index="6" bw="16" slack="2147483647"/>
<pin id="149" dir="0" index="7" bw="16" slack="2147483647"/>
<pin id="150" dir="0" index="8" bw="16" slack="2147483647"/>
<pin id="151" dir="0" index="9" bw="16" slack="2147483647"/>
<pin id="152" dir="0" index="10" bw="16" slack="2147483647"/>
<pin id="153" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/12 "/>
</bind>
</comp>

<comp id="155" class="1004" name="grp_main_func_Pipeline_VITIS_LOOP_30_4_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="0" slack="0"/>
<pin id="157" dir="0" index="1" bw="256" slack="0"/>
<pin id="158" dir="0" index="2" bw="59" slack="13"/>
<pin id="159" dir="0" index="3" bw="16" slack="2147483647"/>
<pin id="160" dir="0" index="4" bw="16" slack="2147483647"/>
<pin id="161" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="162" dir="0" index="6" bw="16" slack="2147483647"/>
<pin id="163" dir="0" index="7" bw="16" slack="2147483647"/>
<pin id="164" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln30/14 "/>
</bind>
</comp>

<comp id="167" class="1004" name="trunc_ln_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="59" slack="0"/>
<pin id="169" dir="0" index="1" bw="64" slack="0"/>
<pin id="170" dir="0" index="2" bw="4" slack="0"/>
<pin id="171" dir="0" index="3" bw="7" slack="0"/>
<pin id="172" dir="1" index="4" bw="59" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="trunc_ln1_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="59" slack="0"/>
<pin id="179" dir="0" index="1" bw="64" slack="0"/>
<pin id="180" dir="0" index="2" bw="4" slack="0"/>
<pin id="181" dir="0" index="3" bw="7" slack="0"/>
<pin id="182" dir="1" index="4" bw="59" slack="12"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="sext_ln10_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="59" slack="1"/>
<pin id="189" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln10/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="mem_addr_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="256" slack="0"/>
<pin id="192" dir="0" index="1" bw="59" slack="0"/>
<pin id="193" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_addr/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="sext_ln30_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="59" slack="12"/>
<pin id="199" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln30/13 "/>
</bind>
</comp>

<comp id="200" class="1004" name="mem_addr_1_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="256" slack="0"/>
<pin id="202" dir="0" index="1" bw="59" slack="0"/>
<pin id="203" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_addr_1/13 "/>
</bind>
</comp>

<comp id="207" class="1005" name="trunc_ln_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="59" slack="1"/>
<pin id="209" dir="1" index="1" bw="59" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="213" class="1005" name="trunc_ln1_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="59" slack="12"/>
<pin id="215" dir="1" index="1" bw="59" slack="12"/>
</pin_list>
<bind>
<opset="trunc_ln1 "/>
</bind>
</comp>

<comp id="219" class="1005" name="mem_addr_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="256" slack="1"/>
<pin id="221" dir="1" index="1" bw="256" slack="1"/>
</pin_list>
<bind>
<opset="mem_addr "/>
</bind>
</comp>

<comp id="224" class="1005" name="mem_addr_1_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="256" slack="3"/>
<pin id="226" dir="1" index="1" bw="256" slack="3"/>
</pin_list>
<bind>
<opset="mem_addr_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="65"><net_src comp="8" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="8" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="8" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="8" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="8" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="8" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="8" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="8" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="8" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="8" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="106"><net_src comp="6" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="4" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="6" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="2" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="119"><net_src comp="16" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="12" pin="0"/><net_sink comp="114" pin=2"/></net>

<net id="126"><net_src comp="22" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="12" pin="0"/><net_sink comp="121" pin=2"/></net>

<net id="128"><net_src comp="26" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="139"><net_src comp="18" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="140"><net_src comp="0" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="154"><net_src comp="20" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="165"><net_src comp="24" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="166"><net_src comp="0" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="173"><net_src comp="10" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="174"><net_src comp="108" pin="2"/><net_sink comp="167" pin=1"/></net>

<net id="175"><net_src comp="12" pin="0"/><net_sink comp="167" pin=2"/></net>

<net id="176"><net_src comp="14" pin="0"/><net_sink comp="167" pin=3"/></net>

<net id="183"><net_src comp="10" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="184"><net_src comp="102" pin="2"/><net_sink comp="177" pin=1"/></net>

<net id="185"><net_src comp="12" pin="0"/><net_sink comp="177" pin=2"/></net>

<net id="186"><net_src comp="14" pin="0"/><net_sink comp="177" pin=3"/></net>

<net id="194"><net_src comp="0" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="187" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="196"><net_src comp="190" pin="2"/><net_sink comp="114" pin=1"/></net>

<net id="204"><net_src comp="0" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="197" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="206"><net_src comp="200" pin="2"/><net_sink comp="121" pin=1"/></net>

<net id="210"><net_src comp="167" pin="4"/><net_sink comp="207" pin=0"/></net>

<net id="211"><net_src comp="207" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="212"><net_src comp="207" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="216"><net_src comp="177" pin="4"/><net_sink comp="213" pin=0"/></net>

<net id="217"><net_src comp="213" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="218"><net_src comp="213" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="222"><net_src comp="190" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="223"><net_src comp="219" pin="1"/><net_sink comp="114" pin=1"/></net>

<net id="227"><net_src comp="200" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="121" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: mem | {13 14 15 16 17 18 19 20 }
 - Input state : 
	Port: main_func : mem | {2 3 4 5 6 7 8 9 10 11 }
	Port: main_func : A_IN | {1 }
	Port: main_func : A_OUT | {1 }
  - Chain level:
	State 1
	State 2
		mem_addr : 1
		empty : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
		mem_addr_1 : 1
		empty_27 : 2
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------|---------|---------|---------|
| Operation|                Functional Unit                |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------------------|---------|---------|---------|
|          | grp_main_func_Pipeline_VITIS_LOOP_10_1_fu_129 |    0    |   231   |    20   |
|   call   | grp_main_func_Pipeline_VITIS_LOOP_22_3_fu_141 |  2.135  |    68   |   149   |
|          | grp_main_func_Pipeline_VITIS_LOOP_30_4_fu_155 |   4.27  |   268   |   110   |
|----------|-----------------------------------------------|---------|---------|---------|
|   read   |             A_OUT_read_read_fu_102            |    0    |    0    |    0    |
|          |             A_IN_read_read_fu_108             |    0    |    0    |    0    |
|----------|-----------------------------------------------|---------|---------|---------|
|  readreq |               grp_readreq_fu_114              |    0    |    0    |    0    |
|----------|-----------------------------------------------|---------|---------|---------|
| writeresp|              grp_writeresp_fu_121             |    0    |    0    |    0    |
|----------|-----------------------------------------------|---------|---------|---------|
|partselect|                trunc_ln_fu_167                |    0    |    0    |    0    |
|          |                trunc_ln1_fu_177               |    0    |    0    |    0    |
|----------|-----------------------------------------------|---------|---------|---------|
|   sext   |                sext_ln10_fu_187               |    0    |    0    |    0    |
|          |                sext_ln30_fu_197               |    0    |    0    |    0    |
|----------|-----------------------------------------------|---------|---------|---------|
|   Total  |                                               |  6.405  |   567   |   279   |
|----------|-----------------------------------------------|---------|---------|---------|

Memories:
+---------+--------+--------+--------+--------+
|         |  BRAM  |   FF   |   LUT  |  URAM  |
+---------+--------+--------+--------+--------+
| A_local |    0   |   32   |    3   |    0   |
|A_local_1|    0   |   32   |    3   |    0   |
|A_local_2|    0   |   32   |    3   |    0   |
|A_local_3|    0   |   32   |    3   |    0   |
|A_local_4|    0   |   32   |    3   |    0   |
| B_local |    0   |   32   |    3   |    0   |
|B_local_1|    0   |   32   |    3   |    0   |
|B_local_2|    0   |   32   |    3   |    0   |
|B_local_3|    0   |   32   |    3   |    0   |
|B_local_4|    0   |   32   |    3   |    0   |
+---------+--------+--------+--------+--------+
|  Total  |    0   |   320  |   30   |    0   |
+---------+--------+--------+--------+--------+

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|mem_addr_1_reg_224|   256  |
| mem_addr_reg_219 |   256  |
| trunc_ln1_reg_213|   59   |
| trunc_ln_reg_207 |   59   |
+------------------+--------+
|       Total      |   630  |
+------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
|  grp_readreq_fu_114  |  p1  |   2  |  256 |   512  ||    9    |
| grp_writeresp_fu_121 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_121 |  p1  |   2  |  256 |   512  ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |  1026  ||  1.281  ||    18   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    6   |   567  |   279  |    -   |
|   Memory  |    0   |    -   |   320  |   30   |    0   |
|Multiplexer|    -   |    1   |    -   |   18   |    -   |
|  Register |    -   |    -   |   630  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |    7   |  1517  |   327  |    0   |
+-----------+--------+--------+--------+--------+--------+
