# RISC-V-Bus-Based-Architecture-with-Microprogramming-Enhancement
 Designed and implemented a RISC-V bus-based architecture with microprogramming features using Verilog.  Enhanced the processor's performance and flexibility by integrating microprogramming capabilities into the design.
## Data Path
![image](https://github.com/user-attachments/assets/d14cbf83-ed5e-4e05-80fc-71ca2374b0a2)
