Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Jan  3 16:25:28 2018
| Host         : ALINX000008-PC running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7a100tfgg484-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'PCIe_xdma_0_1'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of PCIe_xdma_0_1 from xilinx.com:ip:xdma:3.1 (Rev. 1) to xilinx.com:ip:xdma:4.0 (Rev. 1)

After upgrade, an IP may have parameter differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality.

2. Customization warnings
-------------------------

An attempt to modify the value of disabled parameter 'axilite_master_scale' from 'Megabytes' to 'Kilobytes' has been ignored for IP 'PCIe_xdma_0_1'

An attempt to modify the value of disabled parameter 'axilite_master_size' from '1' to '4' has been ignored for IP 'PCIe_xdma_0_1'


3. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:ip:xdma:4.0 -user_name PCIe_xdma_0_1
set_property -dict "\
  CONFIG.BASEADDR {0x00001000} \
  CONFIG.CLK.SYS_CLK.ASSOCIATED_BUSIF {} \
  CONFIG.CLK.SYS_CLK.ASSOCIATED_RESET {} \
  CONFIG.CLK.SYS_CLK.CLK_DOMAIN {PCIe_util_ds_buf_0_0_IBUF_OUT} \
  CONFIG.CLK.SYS_CLK.FREQ_HZ {100000000} \
  CONFIG.CLK.SYS_CLK.PHASE {0.000} \
  CONFIG.CLK.axi_aclk.ASSOCIATED_BUSIF {M_AXI:S_AXI_B:M_AXI_LITE:S_AXI_LITE:M_AXI_BYPASS:M_AXI_B:S_AXIS_C2H_0:S_AXIS_C2H_1:S_AXIS_C2H_2:S_AXIS_C2H_3:M_AXIS_H2C_0:M_AXIS_H2C_1:M_AXIS_H2C_2:M_AXIS_H2C_3} \
  CONFIG.CLK.axi_aclk.ASSOCIATED_RESET {axi_aresetn} \
  CONFIG.CLK.axi_aclk.CLK_DOMAIN {PCIe_xdma_0_1_axi_aclk} \
  CONFIG.CLK.axi_aclk.FREQ_HZ {125000000} \
  CONFIG.CLK.axi_aclk.PHASE {0.000} \
  CONFIG.Component_Name {PCIe_xdma_0_1} \
  CONFIG.HIGHADDR {0x00001FFF} \
  CONFIG.INS_LOSS_NYQ {15} \
  CONFIG.M_AXI.ADDR_WIDTH {64} \
  CONFIG.M_AXI.ARUSER_WIDTH {0} \
  CONFIG.M_AXI.AWUSER_WIDTH {0} \
  CONFIG.M_AXI.BUSER_WIDTH {0} \
  CONFIG.M_AXI.CLK_DOMAIN {PCIe_xdma_0_1_axi_aclk} \
  CONFIG.M_AXI.DATA_WIDTH {128} \
  CONFIG.M_AXI.FREQ_HZ {125000000} \
  CONFIG.M_AXI.HAS_BRESP {1} \
  CONFIG.M_AXI.HAS_BURST {0} \
  CONFIG.M_AXI.HAS_BURST.VALUE_SRC {CONSTANT} \
  CONFIG.M_AXI.HAS_CACHE {1} \
  CONFIG.M_AXI.HAS_LOCK {1} \
  CONFIG.M_AXI.HAS_PROT {1} \
  CONFIG.M_AXI.HAS_QOS {0} \
  CONFIG.M_AXI.HAS_REGION {0} \
  CONFIG.M_AXI.HAS_RRESP {1} \
  CONFIG.M_AXI.HAS_WSTRB {1} \
  CONFIG.M_AXI.ID_WIDTH {4} \
  CONFIG.M_AXI.MAX_BURST_LENGTH {256} \
  CONFIG.M_AXI.NUM_READ_OUTSTANDING {16} \
  CONFIG.M_AXI.NUM_READ_THREADS {2} \
  CONFIG.M_AXI.NUM_WRITE_OUTSTANDING {16} \
  CONFIG.M_AXI.NUM_WRITE_THREADS {2} \
  CONFIG.M_AXI.PHASE {0.000} \
  CONFIG.M_AXI.PROTOCOL {AXI4} \
  CONFIG.M_AXI.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.M_AXI.RUSER_BITS_PER_BYTE {0} \
  CONFIG.M_AXI.RUSER_WIDTH {0} \
  CONFIG.M_AXI.SUPPORTS_NARROW_BURST {0} \
  CONFIG.M_AXI.WUSER_BITS_PER_BYTE {0} \
  CONFIG.M_AXI.WUSER_WIDTH {0} \
  CONFIG.PCIE_BOARD_INTERFACE {Custom} \
  CONFIG.PF1_INTERRUPT_PIN {NONE} \
  CONFIG.PF1_MSI_CAP_MULTIMSGCAP {1_vector} \
  CONFIG.PF1_REVISION_ID {00} \
  CONFIG.PF1_SUBSYSTEM_ID {0007} \
  CONFIG.PF1_SUBSYSTEM_VENDOR_ID {10EE} \
  CONFIG.PF1_Use_Class_Code_Lookup_Assistant {false} \
  CONFIG.PF2_INTERRUPT_PIN {NONE} \
  CONFIG.PF2_MSI_CAP_MULTIMSGCAP {1_vector} \
  CONFIG.PF2_REVISION_ID {00} \
  CONFIG.PF2_SUBSYSTEM_ID {0007} \
  CONFIG.PF2_SUBSYSTEM_VENDOR_ID {10EE} \
  CONFIG.PF2_Use_Class_Code_Lookup_Assistant {false} \
  CONFIG.PF3_INTERRUPT_PIN {NONE} \
  CONFIG.PF3_MSI_CAP_MULTIMSGCAP {1_vector} \
  CONFIG.PF3_REVISION_ID {00} \
  CONFIG.PF3_SUBSYSTEM_ID {0007} \
  CONFIG.PF3_SUBSYSTEM_VENDOR_ID {10EE} \
  CONFIG.PF3_Use_Class_Code_Lookup_Assistant {false} \
  CONFIG.PHY_LP_TXPRESET {4} \
  CONFIG.RST.axi_aresetn.POLARITY {ACTIVE_LOW} \
  CONFIG.RST.sys_rst_n.BOARD.ASSOCIATED_PARAM {SYS_RST_N_BOARD_INTERFACE} \
  CONFIG.RST.sys_rst_n.POLARITY {ACTIVE_LOW} \
  CONFIG.RST.sys_rst_n.TYPE {PCIE_PERST} \
  CONFIG.RST.user_reset.POLARITY {ACTIVE_HIGH} \
  CONFIG.RX_PPM_OFFSET {0} \
  CONFIG.RX_SSC_PPM {0} \
  CONFIG.SYS_RST_N_BOARD_INTERFACE {Custom} \
  CONFIG.Shared_Logic {1} \
  CONFIG.Shared_Logic_Both {false} \
  CONFIG.Shared_Logic_Clk {false} \
  CONFIG.Shared_Logic_Gtc {false} \
  CONFIG.axi_aclk_loopback {false} \
  CONFIG.axi_addr_width {64} \
  CONFIG.axi_bypass_64bit_en {false} \
  CONFIG.axi_bypass_prefetchable {false} \
  CONFIG.axi_data_width {128_bit} \
  CONFIG.axi_id_width {4} \
  CONFIG.axibar2pciebar_0 {0x0000000000000000} \
  CONFIG.axibar2pciebar_1 {0x0000000000000000} \
  CONFIG.axibar2pciebar_2 {0x0000000000000000} \
  CONFIG.axibar2pciebar_3 {0x0000000000000000} \
  CONFIG.axibar2pciebar_4 {0x0000000000000000} \
  CONFIG.axibar2pciebar_5 {0x0000000000000000} \
  CONFIG.axibar_0 {0x0000000000000000} \
  CONFIG.axibar_1 {0x0000000000000000} \
  CONFIG.axibar_2 {0x0000000000000000} \
  CONFIG.axibar_3 {0x0000000000000000} \
  CONFIG.axibar_4 {0x0000000000000000} \
  CONFIG.axibar_5 {0x0000000000000000} \
  CONFIG.axibar_highaddr_0 {0x0000000000000000} \
  CONFIG.axibar_highaddr_1 {0x0000000000000000} \
  CONFIG.axibar_highaddr_2 {0x0000000000000000} \
  CONFIG.axibar_highaddr_3 {0x0000000000000000} \
  CONFIG.axibar_highaddr_4 {0x0000000000000000} \
  CONFIG.axibar_highaddr_5 {0x0000000000000000} \
  CONFIG.axibar_num {1} \
  CONFIG.axil_master_64bit_en {false} \
  CONFIG.axil_master_prefetchable {false} \
  CONFIG.axilite_master_en {false} \
  CONFIG.axilite_master_scale {Kilobytes} \
  CONFIG.axilite_master_size {4} \
  CONFIG.axist_bypass_en {false} \
  CONFIG.axist_bypass_scale {Megabytes} \
  CONFIG.axist_bypass_size {1} \
  CONFIG.axisten_freq {125} \
  CONFIG.bar0_indicator {1} \
  CONFIG.bar1_indicator {0} \
  CONFIG.bar2_indicator {0} \
  CONFIG.bar3_indicator {0} \
  CONFIG.bar4_indicator {0} \
  CONFIG.bar5_indicator {0} \
  CONFIG.bar_indicator {BAR_0} \
  CONFIG.barlite2 {0} \
  CONFIG.c_m_axi_num_read {8} \
  CONFIG.c_m_axi_num_write {8} \
  CONFIG.c_s_axi_num_read {8} \
  CONFIG.c_s_axi_num_write {8} \
  CONFIG.cfg_ext_if {false} \
  CONFIG.cfg_mgmt_if {true} \
  CONFIG.comp_timeout {50ms} \
  CONFIG.coreclk_freq {500} \
  CONFIG.dedicate_perst {true} \
  CONFIG.device_port_type {PCI_Express_Endpoint_device} \
  CONFIG.dma_reset_source_sel {User_Reset} \
  CONFIG.drp_clk_sel {Internal} \
  CONFIG.dsc_bypass_rd {0000} \
  CONFIG.dsc_bypass_wr {0000} \
  CONFIG.en_axi_master_if {true} \
  CONFIG.en_axi_slave_if {true} \
  CONFIG.en_bridge {false} \
  CONFIG.en_coreclk_es1 {false} \
  CONFIG.en_dbg_descramble {false} \
  CONFIG.en_debug_ports {false} \
  CONFIG.en_dma_and_bridge {false} \
  CONFIG.en_ext_ch_gt_drp {false} \
  CONFIG.en_gt_selection {false} \
  CONFIG.en_l23_entry {false} \
  CONFIG.en_pcie_drp {false} \
  CONFIG.en_transceiver_status_ports {false} \
  CONFIG.enable_code {0000} \
  CONFIG.enable_ibert {false} \
  CONFIG.enable_jtag_dbg {false} \
  CONFIG.ext_startup_primitive {false} \
  CONFIG.free_run_freq {100_MHz} \
  CONFIG.functional_mode {DMA} \
  CONFIG.gtwiz_in_core_us {1} \
  CONFIG.gtwiz_in_core_usp {1} \
  CONFIG.include_baroffset_reg {true} \
  CONFIG.ins_loss_profile {Add-in_Card} \
  CONFIG.legacy_cfg_ext_if {false} \
  CONFIG.mcap_enablement {None} \
  CONFIG.mode_selection {Advanced} \
  CONFIG.mult_pf_des {false} \
  CONFIG.old_bridge_timeout {false} \
  CONFIG.parity_settings {None} \
  CONFIG.pcie_blk_locn {X0Y0} \
  CONFIG.pcie_extended_tag {true} \
  CONFIG.pcie_mgt.BOARD.ASSOCIATED_PARAM {PCIE_BOARD_INTERFACE} \
  CONFIG.pciebar2axibar_0 {0x0000000000000000} \
  CONFIG.pciebar2axibar_1 {0x0000000000000000} \
  CONFIG.pciebar2axibar_2 {0x0000000000000000} \
  CONFIG.pciebar2axibar_3 {0x0000000000000000} \
  CONFIG.pciebar2axibar_4 {0x0000000000000000} \
  CONFIG.pciebar2axibar_5 {0x0000000000000000} \
  CONFIG.pciebar2axibar_axil_master {0x0000000000000000} \
  CONFIG.pciebar2axibar_axist_bypass {0x0000000000000000} \
  CONFIG.pciebar2axibar_xdma {0x0000000000000000} \
  CONFIG.performance {false} \
  CONFIG.pf0_Use_Class_Code_Lookup_Assistant {false} \
  CONFIG.pf0_bar0_64bit {false} \
  CONFIG.pf0_bar0_enabled {true} \
  CONFIG.pf0_bar0_prefetchable {false} \
  CONFIG.pf0_bar0_scale {Kilobytes} \
  CONFIG.pf0_bar0_size {128} \
  CONFIG.pf0_bar0_type {Memory} \
  CONFIG.pf0_bar1_64bit {false} \
  CONFIG.pf0_bar1_enabled {false} \
  CONFIG.pf0_bar1_prefetchable {false} \
  CONFIG.pf0_bar1_scale {Kilobytes} \
  CONFIG.pf0_bar1_size {4} \
  CONFIG.pf0_bar1_type {Memory} \
  CONFIG.pf0_bar2_64bit {false} \
  CONFIG.pf0_bar2_enabled {false} \
  CONFIG.pf0_bar2_prefetchable {false} \
  CONFIG.pf0_bar2_scale {Kilobytes} \
  CONFIG.pf0_bar2_size {4} \
  CONFIG.pf0_bar2_type {Memory} \
  CONFIG.pf0_bar3_64bit {false} \
  CONFIG.pf0_bar3_enabled {false} \
  CONFIG.pf0_bar3_prefetchable {false} \
  CONFIG.pf0_bar3_scale {Kilobytes} \
  CONFIG.pf0_bar3_size {4} \
  CONFIG.pf0_bar3_type {Memory} \
  CONFIG.pf0_bar4_64bit {false} \
  CONFIG.pf0_bar4_enabled {false} \
  CONFIG.pf0_bar4_prefetchable {false} \
  CONFIG.pf0_bar4_scale {Kilobytes} \
  CONFIG.pf0_bar4_size {4} \
  CONFIG.pf0_bar4_type {Memory} \
  CONFIG.pf0_bar5_64bit {false} \
  CONFIG.pf0_bar5_enabled {false} \
  CONFIG.pf0_bar5_prefetchable {false} \
  CONFIG.pf0_bar5_scale {Kilobytes} \
  CONFIG.pf0_bar5_size {4} \
  CONFIG.pf0_bar5_type {Memory} \
  CONFIG.pf0_base_class_menu {Simple_communication_controllers} \
  CONFIG.pf0_class_code {058000} \
  CONFIG.pf0_class_code_base {05} \
  CONFIG.pf0_class_code_interface {00} \
  CONFIG.pf0_class_code_sub {80} \
  CONFIG.pf0_device_id {7024} \
  CONFIG.pf0_interrupt_pin {INTA} \
  CONFIG.pf0_link_status_slot_clock_config {true} \
  CONFIG.pf0_msi_cap_multimsgcap {1_vector} \
  CONFIG.pf0_msi_enabled {true} \
  CONFIG.pf0_msix_cap_pba_bir {BAR_0} \
  CONFIG.pf0_msix_cap_pba_offset {00000000} \
  CONFIG.pf0_msix_cap_table_bir {BAR_0} \
  CONFIG.pf0_msix_cap_table_offset {00000000} \
  CONFIG.pf0_msix_cap_table_size {000} \
  CONFIG.pf0_msix_enabled {false} \
  CONFIG.pf0_msix_impl_locn {Internal} \
  CONFIG.pf0_revision_id {00} \
  CONFIG.pf0_sub_class_interface_menu {Generic_XT_compatible_serial_controller} \
  CONFIG.pf0_subsystem_id {0007} \
  CONFIG.pf0_subsystem_vendor_id {10EE} \
  CONFIG.pf1_bar0_64bit {false} \
  CONFIG.pf1_bar0_enabled {true} \
  CONFIG.pf1_bar0_prefetchable {false} \
  CONFIG.pf1_bar0_scale {Kilobytes} \
  CONFIG.pf1_bar0_size {128} \
  CONFIG.pf1_bar0_type {Memory} \
  CONFIG.pf1_bar1_64bit {false} \
  CONFIG.pf1_bar1_enabled {false} \
  CONFIG.pf1_bar1_prefetchable {false} \
  CONFIG.pf1_bar1_scale {Kilobytes} \
  CONFIG.pf1_bar1_size {128} \
  CONFIG.pf1_bar1_type {Memory} \
  CONFIG.pf1_bar2_64bit {false} \
  CONFIG.pf1_bar2_enabled {false} \
  CONFIG.pf1_bar2_prefetchable {false} \
  CONFIG.pf1_bar2_scale {Kilobytes} \
  CONFIG.pf1_bar2_size {128} \
  CONFIG.pf1_bar2_type {Memory} \
  CONFIG.pf1_bar3_64bit {false} \
  CONFIG.pf1_bar3_enabled {false} \
  CONFIG.pf1_bar3_prefetchable {false} \
  CONFIG.pf1_bar3_scale {Kilobytes} \
  CONFIG.pf1_bar3_size {128} \
  CONFIG.pf1_bar3_type {Memory} \
  CONFIG.pf1_bar4_64bit {false} \
  CONFIG.pf1_bar4_enabled {false} \
  CONFIG.pf1_bar4_prefetchable {false} \
  CONFIG.pf1_bar4_scale {Kilobytes} \
  CONFIG.pf1_bar4_size {128} \
  CONFIG.pf1_bar4_type {Memory} \
  CONFIG.pf1_bar5_enabled {false} \
  CONFIG.pf1_bar5_prefetchable {false} \
  CONFIG.pf1_bar5_scale {Kilobytes} \
  CONFIG.pf1_bar5_size {128} \
  CONFIG.pf1_bar5_type {Memory} \
  CONFIG.pf1_base_class_menu {Simple_communication_controllers} \
  CONFIG.pf1_class_code {070001} \
  CONFIG.pf1_class_code_base {07} \
  CONFIG.pf1_class_code_interface {01} \
  CONFIG.pf1_class_code_sub {00} \
  CONFIG.pf1_device_id {1041} \
  CONFIG.pf1_msi_enabled {false} \
  CONFIG.pf1_msix_cap_pba_bir {BAR_0} \
  CONFIG.pf1_msix_cap_pba_offset {00009FE0} \
  CONFIG.pf1_msix_cap_table_bir {BAR_0} \
  CONFIG.pf1_msix_cap_table_offset {00009000} \
  CONFIG.pf1_msix_cap_table_size {020} \
  CONFIG.pf1_msix_enabled {false} \
  CONFIG.pf1_pciebar2axibar_0 {0x0000000000000000} \
  CONFIG.pf1_pciebar2axibar_1 {0x0000000000000000} \
  CONFIG.pf1_pciebar2axibar_2 {0x0000000000000000} \
  CONFIG.pf1_pciebar2axibar_3 {0x0000000000000000} \
  CONFIG.pf1_pciebar2axibar_4 {0x0000000000000000} \
  CONFIG.pf1_pciebar2axibar_5 {0x0000000000000000} \
  CONFIG.pf1_sub_class_interface_menu {16450_compatible_serial_controller} \
  CONFIG.pf1_vendor_id {10EE} \
  CONFIG.pf2_bar0_64bit {false} \
  CONFIG.pf2_bar0_enabled {true} \
  CONFIG.pf2_bar0_prefetchable {false} \
  CONFIG.pf2_bar0_scale {Kilobytes} \
  CONFIG.pf2_bar0_size {128} \
  CONFIG.pf2_bar0_type {Memory} \
  CONFIG.pf2_bar1_64bit {false} \
  CONFIG.pf2_bar1_enabled {true} \
  CONFIG.pf2_bar1_prefetchable {false} \
  CONFIG.pf2_bar1_scale {Kilobytes} \
  CONFIG.pf2_bar1_size {128} \
  CONFIG.pf2_bar1_type {Memory} \
  CONFIG.pf2_bar2_64bit {false} \
  CONFIG.pf2_bar2_enabled {true} \
  CONFIG.pf2_bar2_prefetchable {false} \
  CONFIG.pf2_bar2_scale {Kilobytes} \
  CONFIG.pf2_bar2_size {128} \
  CONFIG.pf2_bar2_type {Memory} \
  CONFIG.pf2_bar3_64bit {false} \
  CONFIG.pf2_bar3_enabled {true} \
  CONFIG.pf2_bar3_prefetchable {false} \
  CONFIG.pf2_bar3_scale {Kilobytes} \
  CONFIG.pf2_bar3_size {128} \
  CONFIG.pf2_bar3_type {Memory} \
  CONFIG.pf2_bar4_64bit {false} \
  CONFIG.pf2_bar4_enabled {true} \
  CONFIG.pf2_bar4_prefetchable {false} \
  CONFIG.pf2_bar4_scale {Kilobytes} \
  CONFIG.pf2_bar4_size {128} \
  CONFIG.pf2_bar4_type {Memory} \
  CONFIG.pf2_bar5_enabled {true} \
  CONFIG.pf2_bar5_prefetchable {false} \
  CONFIG.pf2_bar5_scale {Kilobytes} \
  CONFIG.pf2_bar5_size {128} \
  CONFIG.pf2_bar5_type {Memory} \
  CONFIG.pf2_base_class_menu {Memory_controller} \
  CONFIG.pf2_class_code {058000} \
  CONFIG.pf2_class_code_base {05} \
  CONFIG.pf2_class_code_interface {00} \
  CONFIG.pf2_class_code_sub {80} \
  CONFIG.pf2_device_id {1040} \
  CONFIG.pf2_msi_enabled {false} \
  CONFIG.pf2_pciebar2axibar_0 {0x0000000000000000} \
  CONFIG.pf2_pciebar2axibar_1 {0x0000000000000000} \
  CONFIG.pf2_pciebar2axibar_2 {0x0000000000000000} \
  CONFIG.pf2_pciebar2axibar_3 {0x0000000000000000} \
  CONFIG.pf2_pciebar2axibar_4 {0x0000000000000000} \
  CONFIG.pf2_pciebar2axibar_5 {0x0000000000000000} \
  CONFIG.pf2_sub_class_interface_menu {Other_memory_controller} \
  CONFIG.pf3_bar0_64bit {false} \
  CONFIG.pf3_bar0_enabled {true} \
  CONFIG.pf3_bar0_prefetchable {false} \
  CONFIG.pf3_bar0_scale {Kilobytes} \
  CONFIG.pf3_bar0_size {128} \
  CONFIG.pf3_bar0_type {Memory} \
  CONFIG.pf3_bar1_64bit {false} \
  CONFIG.pf3_bar1_enabled {true} \
  CONFIG.pf3_bar1_prefetchable {false} \
  CONFIG.pf3_bar1_scale {Kilobytes} \
  CONFIG.pf3_bar1_size {128} \
  CONFIG.pf3_bar1_type {Memory} \
  CONFIG.pf3_bar2_64bit {false} \
  CONFIG.pf3_bar2_enabled {true} \
  CONFIG.pf3_bar2_prefetchable {false} \
  CONFIG.pf3_bar2_scale {Kilobytes} \
  CONFIG.pf3_bar2_size {128} \
  CONFIG.pf3_bar2_type {Memory} \
  CONFIG.pf3_bar3_64bit {false} \
  CONFIG.pf3_bar3_enabled {true} \
  CONFIG.pf3_bar3_prefetchable {false} \
  CONFIG.pf3_bar3_scale {Kilobytes} \
  CONFIG.pf3_bar3_size {128} \
  CONFIG.pf3_bar3_type {Memory} \
  CONFIG.pf3_bar4_64bit {false} \
  CONFIG.pf3_bar4_enabled {true} \
  CONFIG.pf3_bar4_prefetchable {false} \
  CONFIG.pf3_bar4_scale {Kilobytes} \
  CONFIG.pf3_bar4_size {128} \
  CONFIG.pf3_bar4_type {Memory} \
  CONFIG.pf3_bar5_enabled {true} \
  CONFIG.pf3_bar5_prefetchable {false} \
  CONFIG.pf3_bar5_scale {Kilobytes} \
  CONFIG.pf3_bar5_size {128} \
  CONFIG.pf3_bar5_type {Memory} \
  CONFIG.pf3_base_class_menu {Memory_controller} \
  CONFIG.pf3_class_code {058000} \
  CONFIG.pf3_class_code_base {05} \
  CONFIG.pf3_class_code_interface {00} \
  CONFIG.pf3_class_code_sub {80} \
  CONFIG.pf3_device_id {1039} \
  CONFIG.pf3_msi_enabled {false} \
  CONFIG.pf3_pciebar2axibar_0 {0x0000000000000000} \
  CONFIG.pf3_pciebar2axibar_1 {0x0000000000000000} \
  CONFIG.pf3_pciebar2axibar_2 {0x0000000000000000} \
  CONFIG.pf3_pciebar2axibar_3 {0x0000000000000000} \
  CONFIG.pf3_pciebar2axibar_4 {0x0000000000000000} \
  CONFIG.pf3_pciebar2axibar_5 {0x0000000000000000} \
  CONFIG.pf3_sub_class_interface_menu {Other_memory_controller} \
  CONFIG.pipe_line_stage {2} \
  CONFIG.pipe_sim {false} \
  CONFIG.pl_link_cap_max_link_speed {5.0_GT/s} \
  CONFIG.pl_link_cap_max_link_width {X4} \
  CONFIG.plltype {QPLL1} \
  CONFIG.ref_clk_freq {100_MHz} \
  CONFIG.rx_detect {Default} \
  CONFIG.s_axi_id_width {4} \
  CONFIG.select_quad {GTH_Quad_128} \
  CONFIG.silicon_rev {Pre-Production} \
  CONFIG.split_dma {false} \
  CONFIG.sys_reset_polarity {ACTIVE_LOW} \
  CONFIG.timeout0_sel {14} \
  CONFIG.timeout1_sel {15} \
  CONFIG.timeout_mult {3} \
  CONFIG.tl_pf_enable_reg {1} \
  CONFIG.vcu118_board {false} \
  CONFIG.vendor_id {10EE} \
  CONFIG.vu9p_board {false} \
  CONFIG.vu9p_tul_ex {false} \
  CONFIG.xdma_axi_intf_mm {AXI_Memory_Mapped} \
  CONFIG.xdma_axilite_slave {false} \
  CONFIG.xdma_dsc_bypass {false} \
  CONFIG.xdma_en {true} \
  CONFIG.xdma_num_usr_irq {1} \
  CONFIG.xdma_pcie_64bit_en {false} \
  CONFIG.xdma_pcie_prefetchable {false} \
  CONFIG.xdma_rnum_chnl {2} \
  CONFIG.xdma_rnum_rids {32} \
  CONFIG.xdma_scale {Kilobytes} \
  CONFIG.xdma_size {64} \
  CONFIG.xdma_sts_ports {false} \
  CONFIG.xdma_wnum_chnl {2} \
  CONFIG.xdma_wnum_rids {16} \
  CONFIG.xlnx_ref_board {None} " [get_ips PCIe_xdma_0_1]







Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Jan  3 16:25:28 2018
| Host         : ALINX000008-PC running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7a100tfgg484-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'PCIe_util_ds_buf_0_0'

1. Summary
----------

SUCCESS in the upgrade of PCIe_util_ds_buf_0_0 (xilinx.com:ip:util_ds_buf:2.1) from (Rev. 6) to (Rev. 7)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Jan  3 16:25:28 2018
| Host         : ALINX000008-PC running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7a100tfgg484-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'PCIe_rst_mig_7series_0_100M_0'

1. Summary
----------

SUCCESS in the upgrade of PCIe_rst_mig_7series_0_100M_0 (xilinx.com:ip:proc_sys_reset:5.0) from (Rev. 11) to (Rev. 12)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Jan  3 16:25:28 2018
| Host         : ALINX000008-PC running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7a100tfgg484-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'PCIe_mig_7series_0_0'

1. Summary
----------

SUCCESS in the upgrade of PCIe_mig_7series_0_0 (xilinx.com:ip:mig_7series:4.0) from (Rev. 4) to (Rev. 5)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Jan  3 16:25:28 2018
| Host         : ALINX000008-PC running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7a100tfgg484-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'PCIe_clk_wiz_0_0'

1. Summary
----------

SUCCESS in the upgrade of PCIe_clk_wiz_0_0 (xilinx.com:ip:clk_wiz:5.4) from (Rev. 1) to (Rev. 3)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Jan  3 16:25:28 2018
| Host         : ALINX000008-PC running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7a100tfgg484-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'PCIe_axi_interconnect_0_1'

1. Summary
----------

SUCCESS in the upgrade of PCIe_axi_interconnect_0_1 (xilinx.com:ip:axi_interconnect:2.1) from (Rev. 14) to (Rev. 16)

