Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Sun Feb 09 21:53:53 2020
| Host         : ece-bel215-05 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file gcd_wrapper_timing_summary_routed.rpt -rpx gcd_wrapper_timing_summary_routed.rpx
| Design       : gcd_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.960        0.000                      0                  125        0.177        0.000                      0                  125        3.500        0.000                       0                    69  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.960        0.000                      0                  122        0.177        0.000                      0                  122        3.500        0.000                       0                    69  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              5.884        0.000                      0                    3        0.691        0.000                      0                    3  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.960ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.177ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.960ns  (required time - arrival time)
  Source:                 gcd_core1/dp1/x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gcd_core1/dp1/y_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.571ns  (logic 1.229ns (34.415%)  route 2.342ns (65.585%))
  Logic Levels:           3  (CARRY4=1 LUT4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 12.972 - 8.000 ) 
    Source Clock Delay      (SCD):    5.426ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.758     5.426    gcd_core1/dp1/CLK
    SLICE_X43Y47         FDRE                                         r  gcd_core1/dp1/x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDRE (Prop_fdre_C_Q)         0.456     5.882 r  gcd_core1/dp1/x_reg[2]/Q
                         net (fo=7, routed)           1.132     7.015    gcd_core1/dp1/gcd_core_result[2]
    SLICE_X42Y45         LUT4 (Prop_lut4_I0_O)        0.124     7.139 r  gcd_core1/dp1/x_gt_y_carry_i_7/O
                         net (fo=1, routed)           0.000     7.139    gcd_core1/dp1/x_gt_y_carry_i_7_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.672 f  gcd_core1/dp1/x_gt_y_carry/CO[3]
                         net (fo=2, routed)           0.719     8.391    gcd_core1/fsm1/CO[0]
    SLICE_X42Y46         LUT4 (Prop_lut4_I2_O)        0.116     8.507 r  gcd_core1/fsm1/y[7]_i_1/O
                         net (fo=8, routed)           0.491     8.997    gcd_core1/dp1/state_reg[2]_0[0]
    SLICE_X43Y48         FDRE                                         r  gcd_core1/dp1/y_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.580    12.972    gcd_core1/dp1/CLK
    SLICE_X43Y48         FDRE                                         r  gcd_core1/dp1/y_reg[5]/C
                         clock pessimism              0.429    13.401    
                         clock uncertainty           -0.035    13.366    
    SLICE_X43Y48         FDRE (Setup_fdre_C_CE)      -0.409    12.957    gcd_core1/dp1/y_reg[5]
  -------------------------------------------------------------------
                         required time                         12.957    
                         arrival time                          -8.997    
  -------------------------------------------------------------------
                         slack                                  3.960    

Slack (MET) :             3.960ns  (required time - arrival time)
  Source:                 gcd_core1/dp1/x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gcd_core1/dp1/y_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.571ns  (logic 1.229ns (34.415%)  route 2.342ns (65.585%))
  Logic Levels:           3  (CARRY4=1 LUT4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 12.972 - 8.000 ) 
    Source Clock Delay      (SCD):    5.426ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.758     5.426    gcd_core1/dp1/CLK
    SLICE_X43Y47         FDRE                                         r  gcd_core1/dp1/x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDRE (Prop_fdre_C_Q)         0.456     5.882 r  gcd_core1/dp1/x_reg[2]/Q
                         net (fo=7, routed)           1.132     7.015    gcd_core1/dp1/gcd_core_result[2]
    SLICE_X42Y45         LUT4 (Prop_lut4_I0_O)        0.124     7.139 r  gcd_core1/dp1/x_gt_y_carry_i_7/O
                         net (fo=1, routed)           0.000     7.139    gcd_core1/dp1/x_gt_y_carry_i_7_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.672 f  gcd_core1/dp1/x_gt_y_carry/CO[3]
                         net (fo=2, routed)           0.719     8.391    gcd_core1/fsm1/CO[0]
    SLICE_X42Y46         LUT4 (Prop_lut4_I2_O)        0.116     8.507 r  gcd_core1/fsm1/y[7]_i_1/O
                         net (fo=8, routed)           0.491     8.997    gcd_core1/dp1/state_reg[2]_0[0]
    SLICE_X43Y48         FDRE                                         r  gcd_core1/dp1/y_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.580    12.972    gcd_core1/dp1/CLK
    SLICE_X43Y48         FDRE                                         r  gcd_core1/dp1/y_reg[6]/C
                         clock pessimism              0.429    13.401    
                         clock uncertainty           -0.035    13.366    
    SLICE_X43Y48         FDRE (Setup_fdre_C_CE)      -0.409    12.957    gcd_core1/dp1/y_reg[6]
  -------------------------------------------------------------------
                         required time                         12.957    
                         arrival time                          -8.997    
  -------------------------------------------------------------------
                         slack                                  3.960    

Slack (MET) :             3.960ns  (required time - arrival time)
  Source:                 gcd_core1/dp1/x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gcd_core1/dp1/y_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.571ns  (logic 1.229ns (34.415%)  route 2.342ns (65.585%))
  Logic Levels:           3  (CARRY4=1 LUT4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 12.972 - 8.000 ) 
    Source Clock Delay      (SCD):    5.426ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.758     5.426    gcd_core1/dp1/CLK
    SLICE_X43Y47         FDRE                                         r  gcd_core1/dp1/x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDRE (Prop_fdre_C_Q)         0.456     5.882 r  gcd_core1/dp1/x_reg[2]/Q
                         net (fo=7, routed)           1.132     7.015    gcd_core1/dp1/gcd_core_result[2]
    SLICE_X42Y45         LUT4 (Prop_lut4_I0_O)        0.124     7.139 r  gcd_core1/dp1/x_gt_y_carry_i_7/O
                         net (fo=1, routed)           0.000     7.139    gcd_core1/dp1/x_gt_y_carry_i_7_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.672 f  gcd_core1/dp1/x_gt_y_carry/CO[3]
                         net (fo=2, routed)           0.719     8.391    gcd_core1/fsm1/CO[0]
    SLICE_X42Y46         LUT4 (Prop_lut4_I2_O)        0.116     8.507 r  gcd_core1/fsm1/y[7]_i_1/O
                         net (fo=8, routed)           0.491     8.997    gcd_core1/dp1/state_reg[2]_0[0]
    SLICE_X43Y48         FDRE                                         r  gcd_core1/dp1/y_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.580    12.972    gcd_core1/dp1/CLK
    SLICE_X43Y48         FDRE                                         r  gcd_core1/dp1/y_reg[7]/C
                         clock pessimism              0.429    13.401    
                         clock uncertainty           -0.035    13.366    
    SLICE_X43Y48         FDRE (Setup_fdre_C_CE)      -0.409    12.957    gcd_core1/dp1/y_reg[7]
  -------------------------------------------------------------------
                         required time                         12.957    
                         arrival time                          -8.997    
  -------------------------------------------------------------------
                         slack                                  3.960    

Slack (MET) :             4.021ns  (required time - arrival time)
  Source:                 gcd_core1/dp1/x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gcd_core1/dp1/x_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.739ns  (logic 1.237ns (33.085%)  route 2.502ns (66.915%))
  Logic Levels:           3  (CARRY4=1 LUT4=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 12.972 - 8.000 ) 
    Source Clock Delay      (SCD):    5.426ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.758     5.426    gcd_core1/dp1/CLK
    SLICE_X43Y47         FDRE                                         r  gcd_core1/dp1/x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDRE (Prop_fdre_C_Q)         0.456     5.882 r  gcd_core1/dp1/x_reg[2]/Q
                         net (fo=7, routed)           1.132     7.015    gcd_core1/dp1/gcd_core_result[2]
    SLICE_X42Y45         LUT4 (Prop_lut4_I0_O)        0.124     7.139 r  gcd_core1/dp1/x_gt_y_carry_i_7/O
                         net (fo=1, routed)           0.000     7.139    gcd_core1/dp1/x_gt_y_carry_i_7_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.672 r  gcd_core1/dp1/x_gt_y_carry/CO[3]
                         net (fo=2, routed)           0.719     8.391    gcd_core1/fsm1/CO[0]
    SLICE_X42Y46         LUT4 (Prop_lut4_I1_O)        0.124     8.515 r  gcd_core1/fsm1/x[7]_i_1/O
                         net (fo=8, routed)           0.651     9.165    gcd_core1/dp1/E[0]
    SLICE_X43Y47         FDRE                                         r  gcd_core1/dp1/x_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.580    12.972    gcd_core1/dp1/CLK
    SLICE_X43Y47         FDRE                                         r  gcd_core1/dp1/x_reg[0]/C
                         clock pessimism              0.454    13.426    
                         clock uncertainty           -0.035    13.391    
    SLICE_X43Y47         FDRE (Setup_fdre_C_CE)      -0.205    13.186    gcd_core1/dp1/x_reg[0]
  -------------------------------------------------------------------
                         required time                         13.186    
                         arrival time                          -9.165    
  -------------------------------------------------------------------
                         slack                                  4.021    

Slack (MET) :             4.021ns  (required time - arrival time)
  Source:                 gcd_core1/dp1/x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gcd_core1/dp1/x_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.739ns  (logic 1.237ns (33.085%)  route 2.502ns (66.915%))
  Logic Levels:           3  (CARRY4=1 LUT4=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 12.972 - 8.000 ) 
    Source Clock Delay      (SCD):    5.426ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.758     5.426    gcd_core1/dp1/CLK
    SLICE_X43Y47         FDRE                                         r  gcd_core1/dp1/x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDRE (Prop_fdre_C_Q)         0.456     5.882 r  gcd_core1/dp1/x_reg[2]/Q
                         net (fo=7, routed)           1.132     7.015    gcd_core1/dp1/gcd_core_result[2]
    SLICE_X42Y45         LUT4 (Prop_lut4_I0_O)        0.124     7.139 r  gcd_core1/dp1/x_gt_y_carry_i_7/O
                         net (fo=1, routed)           0.000     7.139    gcd_core1/dp1/x_gt_y_carry_i_7_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.672 r  gcd_core1/dp1/x_gt_y_carry/CO[3]
                         net (fo=2, routed)           0.719     8.391    gcd_core1/fsm1/CO[0]
    SLICE_X42Y46         LUT4 (Prop_lut4_I1_O)        0.124     8.515 r  gcd_core1/fsm1/x[7]_i_1/O
                         net (fo=8, routed)           0.651     9.165    gcd_core1/dp1/E[0]
    SLICE_X43Y47         FDRE                                         r  gcd_core1/dp1/x_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.580    12.972    gcd_core1/dp1/CLK
    SLICE_X43Y47         FDRE                                         r  gcd_core1/dp1/x_reg[1]/C
                         clock pessimism              0.454    13.426    
                         clock uncertainty           -0.035    13.391    
    SLICE_X43Y47         FDRE (Setup_fdre_C_CE)      -0.205    13.186    gcd_core1/dp1/x_reg[1]
  -------------------------------------------------------------------
                         required time                         13.186    
                         arrival time                          -9.165    
  -------------------------------------------------------------------
                         slack                                  4.021    

Slack (MET) :             4.021ns  (required time - arrival time)
  Source:                 gcd_core1/dp1/x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gcd_core1/dp1/x_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.739ns  (logic 1.237ns (33.085%)  route 2.502ns (66.915%))
  Logic Levels:           3  (CARRY4=1 LUT4=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 12.972 - 8.000 ) 
    Source Clock Delay      (SCD):    5.426ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.758     5.426    gcd_core1/dp1/CLK
    SLICE_X43Y47         FDRE                                         r  gcd_core1/dp1/x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDRE (Prop_fdre_C_Q)         0.456     5.882 r  gcd_core1/dp1/x_reg[2]/Q
                         net (fo=7, routed)           1.132     7.015    gcd_core1/dp1/gcd_core_result[2]
    SLICE_X42Y45         LUT4 (Prop_lut4_I0_O)        0.124     7.139 r  gcd_core1/dp1/x_gt_y_carry_i_7/O
                         net (fo=1, routed)           0.000     7.139    gcd_core1/dp1/x_gt_y_carry_i_7_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.672 r  gcd_core1/dp1/x_gt_y_carry/CO[3]
                         net (fo=2, routed)           0.719     8.391    gcd_core1/fsm1/CO[0]
    SLICE_X42Y46         LUT4 (Prop_lut4_I1_O)        0.124     8.515 r  gcd_core1/fsm1/x[7]_i_1/O
                         net (fo=8, routed)           0.651     9.165    gcd_core1/dp1/E[0]
    SLICE_X43Y47         FDRE                                         r  gcd_core1/dp1/x_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.580    12.972    gcd_core1/dp1/CLK
    SLICE_X43Y47         FDRE                                         r  gcd_core1/dp1/x_reg[2]/C
                         clock pessimism              0.454    13.426    
                         clock uncertainty           -0.035    13.391    
    SLICE_X43Y47         FDRE (Setup_fdre_C_CE)      -0.205    13.186    gcd_core1/dp1/x_reg[2]
  -------------------------------------------------------------------
                         required time                         13.186    
                         arrival time                          -9.165    
  -------------------------------------------------------------------
                         slack                                  4.021    

Slack (MET) :             4.021ns  (required time - arrival time)
  Source:                 gcd_core1/dp1/x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gcd_core1/dp1/x_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.739ns  (logic 1.237ns (33.085%)  route 2.502ns (66.915%))
  Logic Levels:           3  (CARRY4=1 LUT4=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 12.972 - 8.000 ) 
    Source Clock Delay      (SCD):    5.426ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.758     5.426    gcd_core1/dp1/CLK
    SLICE_X43Y47         FDRE                                         r  gcd_core1/dp1/x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDRE (Prop_fdre_C_Q)         0.456     5.882 r  gcd_core1/dp1/x_reg[2]/Q
                         net (fo=7, routed)           1.132     7.015    gcd_core1/dp1/gcd_core_result[2]
    SLICE_X42Y45         LUT4 (Prop_lut4_I0_O)        0.124     7.139 r  gcd_core1/dp1/x_gt_y_carry_i_7/O
                         net (fo=1, routed)           0.000     7.139    gcd_core1/dp1/x_gt_y_carry_i_7_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.672 r  gcd_core1/dp1/x_gt_y_carry/CO[3]
                         net (fo=2, routed)           0.719     8.391    gcd_core1/fsm1/CO[0]
    SLICE_X42Y46         LUT4 (Prop_lut4_I1_O)        0.124     8.515 r  gcd_core1/fsm1/x[7]_i_1/O
                         net (fo=8, routed)           0.651     9.165    gcd_core1/dp1/E[0]
    SLICE_X43Y47         FDRE                                         r  gcd_core1/dp1/x_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.580    12.972    gcd_core1/dp1/CLK
    SLICE_X43Y47         FDRE                                         r  gcd_core1/dp1/x_reg[3]/C
                         clock pessimism              0.454    13.426    
                         clock uncertainty           -0.035    13.391    
    SLICE_X43Y47         FDRE (Setup_fdre_C_CE)      -0.205    13.186    gcd_core1/dp1/x_reg[3]
  -------------------------------------------------------------------
                         required time                         13.186    
                         arrival time                          -9.165    
  -------------------------------------------------------------------
                         slack                                  4.021    

Slack (MET) :             4.139ns  (required time - arrival time)
  Source:                 gcd_core1/dp1/x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gcd_core1/dp1/y_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.430ns  (logic 1.229ns (35.828%)  route 2.201ns (64.172%))
  Logic Levels:           3  (CARRY4=1 LUT4=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 12.972 - 8.000 ) 
    Source Clock Delay      (SCD):    5.426ns
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.758     5.426    gcd_core1/dp1/CLK
    SLICE_X43Y47         FDRE                                         r  gcd_core1/dp1/x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDRE (Prop_fdre_C_Q)         0.456     5.882 r  gcd_core1/dp1/x_reg[2]/Q
                         net (fo=7, routed)           1.132     7.015    gcd_core1/dp1/gcd_core_result[2]
    SLICE_X42Y45         LUT4 (Prop_lut4_I0_O)        0.124     7.139 r  gcd_core1/dp1/x_gt_y_carry_i_7/O
                         net (fo=1, routed)           0.000     7.139    gcd_core1/dp1/x_gt_y_carry_i_7_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.672 f  gcd_core1/dp1/x_gt_y_carry/CO[3]
                         net (fo=2, routed)           0.719     8.391    gcd_core1/fsm1/CO[0]
    SLICE_X42Y46         LUT4 (Prop_lut4_I2_O)        0.116     8.507 r  gcd_core1/fsm1/y[7]_i_1/O
                         net (fo=8, routed)           0.350     8.857    gcd_core1/dp1/state_reg[2]_0[0]
    SLICE_X42Y47         FDRE                                         r  gcd_core1/dp1/y_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.580    12.972    gcd_core1/dp1/CLK
    SLICE_X42Y47         FDRE                                         r  gcd_core1/dp1/y_reg[0]/C
                         clock pessimism              0.432    13.404    
                         clock uncertainty           -0.035    13.369    
    SLICE_X42Y47         FDRE (Setup_fdre_C_CE)      -0.373    12.996    gcd_core1/dp1/y_reg[0]
  -------------------------------------------------------------------
                         required time                         12.996    
                         arrival time                          -8.857    
  -------------------------------------------------------------------
                         slack                                  4.139    

Slack (MET) :             4.139ns  (required time - arrival time)
  Source:                 gcd_core1/dp1/x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gcd_core1/dp1/y_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.430ns  (logic 1.229ns (35.828%)  route 2.201ns (64.172%))
  Logic Levels:           3  (CARRY4=1 LUT4=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 12.972 - 8.000 ) 
    Source Clock Delay      (SCD):    5.426ns
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.758     5.426    gcd_core1/dp1/CLK
    SLICE_X43Y47         FDRE                                         r  gcd_core1/dp1/x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDRE (Prop_fdre_C_Q)         0.456     5.882 r  gcd_core1/dp1/x_reg[2]/Q
                         net (fo=7, routed)           1.132     7.015    gcd_core1/dp1/gcd_core_result[2]
    SLICE_X42Y45         LUT4 (Prop_lut4_I0_O)        0.124     7.139 r  gcd_core1/dp1/x_gt_y_carry_i_7/O
                         net (fo=1, routed)           0.000     7.139    gcd_core1/dp1/x_gt_y_carry_i_7_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.672 f  gcd_core1/dp1/x_gt_y_carry/CO[3]
                         net (fo=2, routed)           0.719     8.391    gcd_core1/fsm1/CO[0]
    SLICE_X42Y46         LUT4 (Prop_lut4_I2_O)        0.116     8.507 r  gcd_core1/fsm1/y[7]_i_1/O
                         net (fo=8, routed)           0.350     8.857    gcd_core1/dp1/state_reg[2]_0[0]
    SLICE_X42Y47         FDRE                                         r  gcd_core1/dp1/y_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.580    12.972    gcd_core1/dp1/CLK
    SLICE_X42Y47         FDRE                                         r  gcd_core1/dp1/y_reg[1]/C
                         clock pessimism              0.432    13.404    
                         clock uncertainty           -0.035    13.369    
    SLICE_X42Y47         FDRE (Setup_fdre_C_CE)      -0.373    12.996    gcd_core1/dp1/y_reg[1]
  -------------------------------------------------------------------
                         required time                         12.996    
                         arrival time                          -8.857    
  -------------------------------------------------------------------
                         slack                                  4.139    

Slack (MET) :             4.139ns  (required time - arrival time)
  Source:                 gcd_core1/dp1/x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gcd_core1/dp1/y_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.430ns  (logic 1.229ns (35.828%)  route 2.201ns (64.172%))
  Logic Levels:           3  (CARRY4=1 LUT4=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 12.972 - 8.000 ) 
    Source Clock Delay      (SCD):    5.426ns
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.758     5.426    gcd_core1/dp1/CLK
    SLICE_X43Y47         FDRE                                         r  gcd_core1/dp1/x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDRE (Prop_fdre_C_Q)         0.456     5.882 r  gcd_core1/dp1/x_reg[2]/Q
                         net (fo=7, routed)           1.132     7.015    gcd_core1/dp1/gcd_core_result[2]
    SLICE_X42Y45         LUT4 (Prop_lut4_I0_O)        0.124     7.139 r  gcd_core1/dp1/x_gt_y_carry_i_7/O
                         net (fo=1, routed)           0.000     7.139    gcd_core1/dp1/x_gt_y_carry_i_7_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.672 f  gcd_core1/dp1/x_gt_y_carry/CO[3]
                         net (fo=2, routed)           0.719     8.391    gcd_core1/fsm1/CO[0]
    SLICE_X42Y46         LUT4 (Prop_lut4_I2_O)        0.116     8.507 r  gcd_core1/fsm1/y[7]_i_1/O
                         net (fo=8, routed)           0.350     8.857    gcd_core1/dp1/state_reg[2]_0[0]
    SLICE_X42Y47         FDRE                                         r  gcd_core1/dp1/y_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.580    12.972    gcd_core1/dp1/CLK
    SLICE_X42Y47         FDRE                                         r  gcd_core1/dp1/y_reg[2]/C
                         clock pessimism              0.432    13.404    
                         clock uncertainty           -0.035    13.369    
    SLICE_X42Y47         FDRE (Setup_fdre_C_CE)      -0.373    12.996    gcd_core1/dp1/y_reg[2]
  -------------------------------------------------------------------
                         required time                         12.996    
                         arrival time                          -8.857    
  -------------------------------------------------------------------
                         slack                                  4.139    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 debouce1/load_sreg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            debouce1/load_sreg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.636%)  route 0.122ns (46.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.592     1.504    debouce1/CLK
    SLICE_X37Y45         FDRE                                         r  debouce1/load_sreg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  debouce1/load_sreg_reg[1]/Q
                         net (fo=2, routed)           0.122     1.767    debouce1/load_sreg_reg_n_0_[1]
    SLICE_X37Y46         FDRE                                         r  debouce1/load_sreg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.861     2.020    debouce1/CLK
    SLICE_X37Y46         FDRE                                         r  debouce1/load_sreg_reg[0]/C
                         clock pessimism             -0.500     1.520    
    SLICE_X37Y46         FDRE (Hold_fdre_C_D)         0.070     1.590    debouce1/load_sreg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 gcd_core_din_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gcd_core1/dp1/x_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.705%)  route 0.101ns (35.295%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.594     1.506    clk_IBUF_BUFG
    SLICE_X41Y46         FDRE                                         r  gcd_core_din_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  gcd_core_din_reg[2]/Q
                         net (fo=2, routed)           0.101     1.748    gcd_core1/fsm1/gcd_core_din_reg[7][2]
    SLICE_X43Y47         LUT5 (Prop_lut5_I0_O)        0.045     1.793 r  gcd_core1/fsm1/x[2]_i_1/O
                         net (fo=1, routed)           0.000     1.793    gcd_core1/dp1/D[2]
    SLICE_X43Y47         FDRE                                         r  gcd_core1/dp1/x_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.864     2.023    gcd_core1/dp1/CLK
    SLICE_X43Y47         FDRE                                         r  gcd_core1/dp1/x_reg[2]/C
                         clock pessimism             -0.500     1.523    
    SLICE_X43Y47         FDRE (Hold_fdre_C_D)         0.092     1.615    gcd_core1/dp1/x_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 d_temp2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gcd_core_din_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.192ns (57.976%)  route 0.139ns (42.024%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.595     1.507    clk_IBUF_BUFG
    SLICE_X41Y47         FDRE                                         r  d_temp2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  d_temp2_reg[5]/Q
                         net (fo=1, routed)           0.139     1.787    d_temp2[5]
    SLICE_X41Y46         LUT3 (Prop_lut3_I1_O)        0.051     1.838 r  gcd_core_din[5]_i_1/O
                         net (fo=1, routed)           0.000     1.838    gcd_core_din[5]_i_1_n_0
    SLICE_X41Y46         FDRE                                         r  gcd_core_din_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.863     2.022    clk_IBUF_BUFG
    SLICE_X41Y46         FDRE                                         r  gcd_core_din_reg[5]/C
                         clock pessimism             -0.500     1.522    
    SLICE_X41Y46         FDRE (Hold_fdre_C_D)         0.107     1.629    gcd_core_din_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 d_temp2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gcd_core_din_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.212ns (62.690%)  route 0.126ns (37.310%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.594     1.506    clk_IBUF_BUFG
    SLICE_X42Y46         FDRE                                         r  d_temp2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDRE (Prop_fdre_C_Q)         0.164     1.670 r  d_temp2_reg[1]/Q
                         net (fo=1, routed)           0.126     1.796    d_temp2[1]
    SLICE_X41Y46         LUT3 (Prop_lut3_I1_O)        0.048     1.844 r  gcd_core_din[1]_i_1/O
                         net (fo=1, routed)           0.000     1.844    gcd_core_din[1]_i_1_n_0
    SLICE_X41Y46         FDRE                                         r  gcd_core_din_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.863     2.022    clk_IBUF_BUFG
    SLICE_X41Y46         FDRE                                         r  gcd_core_din_reg[1]/C
                         clock pessimism             -0.500     1.522    
    SLICE_X41Y46         FDRE (Hold_fdre_C_D)         0.107     1.629    gcd_core_din_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 debouce1/load_sreg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            debouce1/load_sreg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.371%)  route 0.163ns (53.629%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.592     1.504    debouce1/CLK
    SLICE_X39Y45         FDRE                                         r  debouce1/load_sreg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  debouce1/load_sreg_reg[2]/Q
                         net (fo=2, routed)           0.163     1.808    debouce1/load_sreg_reg_n_0_[2]
    SLICE_X37Y45         FDRE                                         r  debouce1/load_sreg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.861     2.020    debouce1/CLK
    SLICE_X37Y45         FDRE                                         r  debouce1/load_sreg_reg[1]/C
                         clock pessimism             -0.500     1.520    
    SLICE_X37Y45         FDRE (Hold_fdre_C_D)         0.070     1.590    debouce1/load_sreg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 gcd_core_din_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gcd_core1/dp1/x_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.227ns (67.911%)  route 0.107ns (32.089%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.594     1.506    clk_IBUF_BUFG
    SLICE_X41Y46         FDRE                                         r  gcd_core_din_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDRE (Prop_fdre_C_Q)         0.128     1.634 r  gcd_core_din_reg[1]/Q
                         net (fo=2, routed)           0.107     1.741    gcd_core1/fsm1/gcd_core_din_reg[7][1]
    SLICE_X43Y47         LUT5 (Prop_lut5_I0_O)        0.099     1.840 r  gcd_core1/fsm1/x[1]_i_1/O
                         net (fo=1, routed)           0.000     1.840    gcd_core1/dp1/D[1]
    SLICE_X43Y47         FDRE                                         r  gcd_core1/dp1/x_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.864     2.023    gcd_core1/dp1/CLK
    SLICE_X43Y47         FDRE                                         r  gcd_core1/dp1/x_reg[1]/C
                         clock pessimism             -0.500     1.523    
    SLICE_X43Y47         FDRE (Hold_fdre_C_D)         0.092     1.615    gcd_core1/dp1/x_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 debouce1/load_sreg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            debouce1/load_deb_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.209ns (57.686%)  route 0.153ns (42.314%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.592     1.504    debouce1/CLK
    SLICE_X38Y45         FDRE                                         r  debouce1/load_sreg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45         FDRE (Prop_fdre_C_Q)         0.164     1.668 f  debouce1/load_sreg_reg[6]/Q
                         net (fo=2, routed)           0.153     1.821    debouce1/load_sreg_reg_n_0_[6]
    SLICE_X38Y44         LUT6 (Prop_lut6_I2_O)        0.045     1.866 r  debouce1/load_deb_i_1/O
                         net (fo=1, routed)           0.000     1.866    debouce1/load_deb_i_1_n_0
    SLICE_X38Y44         FDRE                                         r  debouce1/load_deb_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.861     2.020    debouce1/CLK
    SLICE_X38Y44         FDRE                                         r  debouce1/load_deb_reg/C
                         clock pessimism             -0.500     1.520    
    SLICE_X38Y44         FDRE (Hold_fdre_C_D)         0.120     1.640    debouce1/load_deb_reg
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 debouce1/lfsr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            debouce1/lfsr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.535%)  route 0.121ns (42.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.593     1.505    debouce1/CLK
    SLICE_X38Y47         FDRE                                         r  debouce1/lfsr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.164     1.669 r  debouce1/lfsr_reg[8]/Q
                         net (fo=2, routed)           0.121     1.790    debouce1/lfsr[8]
    SLICE_X38Y47         FDRE                                         r  debouce1/lfsr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.862     2.021    debouce1/CLK
    SLICE_X38Y47         FDRE                                         r  debouce1/lfsr_reg[9]/C
                         clock pessimism             -0.516     1.505    
    SLICE_X38Y47         FDRE (Hold_fdre_C_D)         0.053     1.558    debouce1/lfsr_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 gcd_core1/fsm1/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gcd_core1/fsm1/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.399%)  route 0.156ns (45.601%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.592     1.504    gcd_core1/fsm1/CLK
    SLICE_X39Y46         FDRE                                         r  gcd_core1/fsm1/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  gcd_core1/fsm1/state_reg[1]/Q
                         net (fo=22, routed)          0.156     1.801    gcd_core1/dp1/state[1]
    SLICE_X39Y46         LUT6 (Prop_lut6_I5_O)        0.045     1.846 r  gcd_core1/dp1/state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.846    gcd_core1/fsm1/state_reg[2]_2
    SLICE_X39Y46         FDRE                                         r  gcd_core1/fsm1/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.861     2.020    gcd_core1/fsm1/CLK
    SLICE_X39Y46         FDRE                                         r  gcd_core1/fsm1/state_reg[0]/C
                         clock pessimism             -0.516     1.504    
    SLICE_X39Y46         FDRE (Hold_fdre_C_D)         0.092     1.596    gcd_core1/fsm1/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 gcd_core_din_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gcd_core1/dp1/x_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.226ns (61.850%)  route 0.139ns (38.150%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.594     1.506    clk_IBUF_BUFG
    SLICE_X41Y46         FDRE                                         r  gcd_core_din_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDRE (Prop_fdre_C_Q)         0.128     1.634 r  gcd_core_din_reg[3]/Q
                         net (fo=2, routed)           0.139     1.773    gcd_core1/fsm1/gcd_core_din_reg[7][3]
    SLICE_X43Y47         LUT5 (Prop_lut5_I0_O)        0.098     1.871 r  gcd_core1/fsm1/x[3]_i_1/O
                         net (fo=1, routed)           0.000     1.871    gcd_core1/dp1/D[3]
    SLICE_X43Y47         FDRE                                         r  gcd_core1/dp1/x_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.864     2.023    gcd_core1/dp1/CLK
    SLICE_X43Y47         FDRE                                         r  gcd_core1/dp1/x_reg[3]/C
                         clock pessimism             -0.500     1.523    
    SLICE_X43Y47         FDRE (Hold_fdre_C_D)         0.092     1.615    gcd_core1/dp1/x_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y46    d_temp2_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y46    d_temp2_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y46    d_temp2_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y46    d_temp2_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X41Y47    d_temp2_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X41Y47    d_temp2_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y46    d_temp2_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y46    d_temp2_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X38Y46    d_temp_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y47    d_temp2_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y47    d_temp2_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y46    d_temp_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y46    d_temp_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y46    d_temp_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y46    d_temp_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y47    debouce1/lfsr_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y47    debouce1/lfsr_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y47    debouce1/lfsr_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y47    debouce1/lfsr_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y46    d_temp2_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y46    d_temp2_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y46    d_temp2_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y46    d_temp2_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y46    d_temp2_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y46    d_temp2_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y46    d_temp2_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y46    d_temp2_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y47    d_temp2_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y47    d_temp2_reg[5]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.884ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.691ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.884ns  (required time - arrival time)
  Source:                 debouce1/rst_sreg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            state_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.652ns  (logic 0.518ns (31.357%)  route 1.134ns (68.643%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 12.971 - 8.000 ) 
    Source Clock Delay      (SCD):    5.423ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.755     5.423    debouce1/CLK
    SLICE_X38Y43         FDRE                                         r  debouce1/rst_sreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y43         FDRE (Prop_fdre_C_Q)         0.518     5.941 f  debouce1/rst_sreg_reg[0]/Q
                         net (fo=31, routed)          1.134     7.075    rst_deb
    SLICE_X39Y47         FDCE                                         f  state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.579    12.971    clk_IBUF_BUFG
    SLICE_X39Y47         FDCE                                         r  state_reg[0]/C
                         clock pessimism              0.428    13.399    
                         clock uncertainty           -0.035    13.364    
    SLICE_X39Y47         FDCE (Recov_fdce_C_CLR)     -0.405    12.959    state_reg[0]
  -------------------------------------------------------------------
                         required time                         12.959    
                         arrival time                          -7.075    
  -------------------------------------------------------------------
                         slack                                  5.884    

Slack (MET) :             5.884ns  (required time - arrival time)
  Source:                 debouce1/rst_sreg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            state_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.652ns  (logic 0.518ns (31.357%)  route 1.134ns (68.643%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 12.971 - 8.000 ) 
    Source Clock Delay      (SCD):    5.423ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.755     5.423    debouce1/CLK
    SLICE_X38Y43         FDRE                                         r  debouce1/rst_sreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y43         FDRE (Prop_fdre_C_Q)         0.518     5.941 f  debouce1/rst_sreg_reg[0]/Q
                         net (fo=31, routed)          1.134     7.075    rst_deb
    SLICE_X39Y47         FDCE                                         f  state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.579    12.971    clk_IBUF_BUFG
    SLICE_X39Y47         FDCE                                         r  state_reg[1]/C
                         clock pessimism              0.428    13.399    
                         clock uncertainty           -0.035    13.364    
    SLICE_X39Y47         FDCE (Recov_fdce_C_CLR)     -0.405    12.959    state_reg[1]
  -------------------------------------------------------------------
                         required time                         12.959    
                         arrival time                          -7.075    
  -------------------------------------------------------------------
                         slack                                  5.884    

Slack (MET) :             5.884ns  (required time - arrival time)
  Source:                 debouce1/rst_sreg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            state_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.652ns  (logic 0.518ns (31.357%)  route 1.134ns (68.643%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 12.971 - 8.000 ) 
    Source Clock Delay      (SCD):    5.423ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.755     5.423    debouce1/CLK
    SLICE_X38Y43         FDRE                                         r  debouce1/rst_sreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y43         FDRE (Prop_fdre_C_Q)         0.518     5.941 f  debouce1/rst_sreg_reg[0]/Q
                         net (fo=31, routed)          1.134     7.075    rst_deb
    SLICE_X39Y47         FDCE                                         f  state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.579    12.971    clk_IBUF_BUFG
    SLICE_X39Y47         FDCE                                         r  state_reg[2]/C
                         clock pessimism              0.428    13.399    
                         clock uncertainty           -0.035    13.364    
    SLICE_X39Y47         FDCE (Recov_fdce_C_CLR)     -0.405    12.959    state_reg[2]
  -------------------------------------------------------------------
                         required time                         12.959    
                         arrival time                          -7.075    
  -------------------------------------------------------------------
                         slack                                  5.884    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.691ns  (arrival time - required time)
  Source:                 debouce1/rst_sreg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            state_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.164ns (26.626%)  route 0.452ns (73.374%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.592     1.504    debouce1/CLK
    SLICE_X38Y43         FDRE                                         r  debouce1/rst_sreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y43         FDRE (Prop_fdre_C_Q)         0.164     1.668 f  debouce1/rst_sreg_reg[0]/Q
                         net (fo=31, routed)          0.452     2.120    rst_deb
    SLICE_X39Y47         FDCE                                         f  state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.862     2.021    clk_IBUF_BUFG
    SLICE_X39Y47         FDCE                                         r  state_reg[0]/C
                         clock pessimism             -0.500     1.521    
    SLICE_X39Y47         FDCE (Remov_fdce_C_CLR)     -0.092     1.429    state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.429    
                         arrival time                           2.120    
  -------------------------------------------------------------------
                         slack                                  0.691    

Slack (MET) :             0.691ns  (arrival time - required time)
  Source:                 debouce1/rst_sreg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            state_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.164ns (26.626%)  route 0.452ns (73.374%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.592     1.504    debouce1/CLK
    SLICE_X38Y43         FDRE                                         r  debouce1/rst_sreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y43         FDRE (Prop_fdre_C_Q)         0.164     1.668 f  debouce1/rst_sreg_reg[0]/Q
                         net (fo=31, routed)          0.452     2.120    rst_deb
    SLICE_X39Y47         FDCE                                         f  state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.862     2.021    clk_IBUF_BUFG
    SLICE_X39Y47         FDCE                                         r  state_reg[1]/C
                         clock pessimism             -0.500     1.521    
    SLICE_X39Y47         FDCE (Remov_fdce_C_CLR)     -0.092     1.429    state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.429    
                         arrival time                           2.120    
  -------------------------------------------------------------------
                         slack                                  0.691    

Slack (MET) :             0.691ns  (arrival time - required time)
  Source:                 debouce1/rst_sreg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            state_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.164ns (26.626%)  route 0.452ns (73.374%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.592     1.504    debouce1/CLK
    SLICE_X38Y43         FDRE                                         r  debouce1/rst_sreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y43         FDRE (Prop_fdre_C_Q)         0.164     1.668 f  debouce1/rst_sreg_reg[0]/Q
                         net (fo=31, routed)          0.452     2.120    rst_deb
    SLICE_X39Y47         FDCE                                         f  state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.862     2.021    clk_IBUF_BUFG
    SLICE_X39Y47         FDCE                                         r  state_reg[2]/C
                         clock pessimism             -0.500     1.521    
    SLICE_X39Y47         FDCE (Remov_fdce_C_CLR)     -0.092     1.429    state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.429    
                         arrival time                           2.120    
  -------------------------------------------------------------------
                         slack                                  0.691    





