\BOOKMARK [1][-]{section.0.1}{Introduction and Motivation}{}% 1
\BOOKMARK [1][-]{section.0.2}{Overview of ASIC Testers}{}% 2
\BOOKMARK [2][-]{subsection.0.2.1}{Step 1: User Specifications}{section.0.2}% 3
\BOOKMARK [2][-]{subsection.0.2.2}{Step 2: Testing}{section.0.2}% 4
\BOOKMARK [2][-]{subsection.0.2.3}{Step 3: Reporting Results}{section.0.2}% 5
\BOOKMARK [1][-]{section.0.3}{Senior Project: Overview}{}% 6
\BOOKMARK [2][-]{subsection.0.3.1}{Project Architecture}{section.0.3}% 7
\BOOKMARK [2][-]{subsection.0.3.2}{What Worked}{section.0.3}% 8
\BOOKMARK [2][-]{subsection.0.3.3}{Areas of Improvement}{section.0.3}% 9
\BOOKMARK [1][-]{section.0.4}{Master's Project: Design Decisions}{}% 10
\BOOKMARK [2][-]{subsection.0.4.1}{BeagleBone Black Web Server}{section.0.4}% 11
\BOOKMARK [2][-]{subsection.0.4.2}{Numato Saturn FPGA Development Board}{section.0.4}% 12
\BOOKMARK [2][-]{subsection.0.4.3}{Real-Time Testing}{section.0.4}% 13
\BOOKMARK [2][-]{subsection.0.4.4}{Timing Characteristics}{section.0.4}% 14
\BOOKMARK [1][-]{section.0.5}{Master's Project: Implementation}{}% 15
\BOOKMARK [2][-]{subsection.0.5.1}{BeagleBone Black Web Server and C Code}{section.0.5}% 16
\BOOKMARK [2][-]{subsection.0.5.2}{Verilog for Numato Saturn FPGA Development Board}{section.0.5}% 17
\BOOKMARK [2][-]{subsection.0.5.3}{PCB Boards}{section.0.5}% 18
\BOOKMARK [1][-]{section.0.6}{Master's Project: Overview}{}% 19
\BOOKMARK [2][-]{subsection.0.6.1}{What Worked}{section.0.6}% 20
\BOOKMARK [2][-]{subsection.0.6.2}{Difficulties Encountered}{section.0.6}% 21
\BOOKMARK [2][-]{subsection.0.6.3}{Shortcomings and Areas of Improvement}{section.0.6}% 22
\BOOKMARK [1][-]{section.0.7}{Using Our System}{}% 23
\BOOKMARK [1][-]{section.0.8}{Advice for Future Work}{}% 24
\BOOKMARK [1][-]{section.0.9}{Special Thanks}{}% 25
\BOOKMARK [1][-]{section.0.10}{Contact Information}{}% 26
\BOOKMARK [1][-]{section.0.11}{References}{}% 27
