============================================================
   Tang Dynasty, V4.2.511
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = C:/Anlogic/TD4.2.511/bin/td.exe
   Built at =   13:05:02 Aug 20 2018
   Run by =     Administrator
   Run Date =   Wed Sep  5 17:04:35 2018

   Run on =     Y1YBFM96WTED81W
============================================================
CMD-004 : start command "open_project demo.al"
VLG-002 : analyze verilog file G:/ELF2_SOC_Shanghai/trunk/Demo/FLASH_Demo/TD48/project/demo/../../src/top.v
VLG-002 : analyze verilog file G:/ELF2_SOC_Shanghai/trunk/Demo/FLASH_Demo/TD48/project/demo/al_ip/pll.v
VLG-002 : analyze verilog file G:/ELF2_SOC_Shanghai/trunk/Demo/FLASH_Demo/TD48/project/demo/al_ip/mcu.v
CMD-004 : start command "import_device ef2_4.db -package EF2M45LG48B"
DAT-001 : Device setting, mark IO P11 as dedicated.
DAT-001 : Device setting, mark IO P12 as dedicated.
DAT-001 : Device setting, mark IO P13 as dedicated.
DAT-001 : Device setting, mark IO P14 as dedicated.
DAT-001 : Device setting, mark IO P4 as dedicated.
CMD-005 : finish command "import_device ef2_4.db -package EF2M45LG48B" in  1.199294s wall, 1.201208s user + 0.031200s system = 1.232408s CPU (102.8%)

CMD-006 : used memory is 136 MB, reserved memory is 96 MB, peak memory is 136 MB
CMD-004 : start command "import_db demo_rtl.db"
RUN-001 : Importing design generated by Tang Dynasty, V4.2.285.
RUN-001 : Import timing constraints
RUN-001 : Import IO constraints
RUN-001 : Import Inst constraints
RUN-001 : Import flow parameters
VLG-002 : analyze verilog file G:/ELF2_SOC_Shanghai/trunk/Demo/FLASH_Demo/TD48/src/top.v
VLG-002 : analyze verilog file G:/ELF2_SOC_Shanghai/trunk/Demo/FLASH_Demo/TD48/project/demo/al_ip/pll.v
VLG-002 : analyze verilog file G:/ELF2_SOC_Shanghai/trunk/Demo/FLASH_Demo/TD48/project/demo/al_ip/mcu.v
CMD-004 : start command "elaborate -top top"
VLG-939 WARNING: port gpio_h2_out remains unconnected for this instance in G:/ELF2_SOC_Shanghai/trunk/Demo/FLASH_Demo/TD48/src/top.v(53)
VLG-004 : elaborate module top in G:/ELF2_SOC_Shanghai/trunk/Demo/FLASH_Demo/TD48/src/top.v(2)
VLG-004 : elaborate module pll in G:/ELF2_SOC_Shanghai/trunk/Demo/FLASH_Demo/TD48/project/demo/al_ip/pll.v(23)
VLG-004 : elaborate module EF2_LOGIC_BUFG in C:/Anlogic/TD4.2.511/arch/ef2_macro.v(8)
VLG-004 : elaborate module EF2_PHY_PLL(FIN="50.000",REFCLK_DIV=3,FBCLK_DIV=12,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=5,CLKC1_CPHASE=40,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,PLLRST_ENA="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in C:/Anlogic/TD4.2.511/arch/ef2_macro.v(2604)
VLG-939 WARNING: port ppm_clk remains unconnected for this instance in G:/ELF2_SOC_Shanghai/trunk/Demo/FLASH_Demo/TD48/project/demo/al_ip/mcu.v(63)
VLG-004 : elaborate module mcu in G:/ELF2_SOC_Shanghai/trunk/Demo/FLASH_Demo/TD48/project/demo/al_ip/mcu.v(14)
VLG-004 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE") in C:/Anlogic/TD4.2.511/arch/ef2_macro.v(707)
VIN-1013 WARNING: input port ppm_clk is not connected on this instance in G:/ELF2_SOC_Shanghai/trunk/Demo/FLASH_Demo/TD48/project/demo/al_ip/mcu.v(63)
VLG-004 : elaborate module EF2_PHY_INTFLASH in C:/Anlogic/TD4.2.511/arch/ef2_macro.v(2474)
VIN-1002 WARNING: net gpio_h0_in does not have a driver in G:/ELF2_SOC_Shanghai/trunk/Demo/FLASH_Demo/TD48/src/top.v(13)
VIN-1002 WARNING: net gpio_h1_in does not have a driver in G:/ELF2_SOC_Shanghai/trunk/Demo/FLASH_Demo/TD48/src/top.v(16)
VIN-1013 WARNING: input port gpio_h2_in is not connected on this instance in G:/ELF2_SOC_Shanghai/trunk/Demo/FLASH_Demo/TD48/src/top.v(53)
RTL-100 : Current top model is top
RAM-300 : Inferred 0 RAMs.
CMD-004 : start command "optimize_rtl"
RUN-001 : Open license file C:/Anlogic/TD4.2.511/license/Anlogic.lic
SNT-300 : SanityCheck: Model "top"
SNT-300 : SanityCheck: Model "mcu"
SNT-300 : SanityCheck: Model "pll"
RTL-100 : Mark pll as IO macro for instance bufg_feedback
UDR-200 WARNING: Undriven pin: model "top" / inst "u_mcu" in G:/ELF2_SOC_Shanghai/trunk/Demo/FLASH_Demo/TD48/src/top.v(53) / pin "gpio_h2_in"
UDR-200 WARNING: Undriven pin: model "top" / inst "u_mcu" in G:/ELF2_SOC_Shanghai/trunk/Demo/FLASH_Demo/TD48/src/top.v(53) / pin "gpio_h3_in"
UDR-202 WARNING: Undriven net: model "top" / net "gpio_h0_in" in G:/ELF2_SOC_Shanghai/trunk/Demo/FLASH_Demo/TD48/src/top.v(13)
UDR-203 WARNING: the net's pin: pin "gpio_h0_in" in G:/ELF2_SOC_Shanghai/trunk/Demo/FLASH_Demo/TD48/src/top.v(53)
UDR-202 WARNING: Undriven net: model "top" / net "gpio_h1_in" in G:/ELF2_SOC_Shanghai/trunk/Demo/FLASH_Demo/TD48/src/top.v(16)
UDR-203 WARNING: the net's pin: pin "gpio_h1_in" in G:/ELF2_SOC_Shanghai/trunk/Demo/FLASH_Demo/TD48/src/top.v(53)
RTL-200 WARNING: Using 0 for all undriven pins and nets
LAT-200 WARNING: Found latch in "top", name: "led_reg$0$", d: "gpio_h0_out", q: "led[0]" // G:/ELF2_SOC_Shanghai/trunk/Demo/FLASH_Demo/TD48/src/top.v(74)
LAT-200 WARNING: Found latch in "top", name: "led_reg$1$", d: "gpio_h1_out", q: "led[1]" // G:/ELF2_SOC_Shanghai/trunk/Demo/FLASH_Demo/TD48/src/top.v(75)
FLT-300 : Flatten model top
FLT-300 : Flatten model mcu
FLT-300 : Flatten model pll
MRG-300 : Merged 2 instances.
OPT-300 : Optimize round 1
RTL-100 : 97/7 useful/useless nets, 58/1 useful/useless insts
MUX-301 : Optimized 0 mux instances.
OPT-301 : Optimize round 1, 10 better
OPT-300 : Optimize round 2
RTL-100 : 96/1 useful/useless nets, 57/0 useful/useless insts
MUX-301 : Optimized 0 mux instances.
OPT-301 : Optimize round 2, 0 better
CMD-004 : start command "report_area -file demo_rtl.area"
standard
IO Statistics
#IO                     7
  #input                3
  #output               4
  #inout                0

Gate Statistics
#Basic gates           34
  #and                  0
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  4
  #bufif1               4
  #MX21                 0
  #FADD                 0
  #DFF                 24
  #LATCH                2
#MACRO_ADD              1
#MACRO_EQ               2

CMD-004 : start command "read_sdc ../../constrs/ELF2M45.sdc"
CMD-004 : start command "get_ports sys_clk"
CMD-004 : start command "create_clock -name sys_clk -period 20 -waveform 0 10 "
RUN-001 : create_clock: clock name: sys_clk, type: 0, period: 20000, rise: 0, fall 10000.
RUN-001 : Import SDC file ../../constrs/ELF2M45.sdc finished, there are 0 nets kept by constraints.
CMD-004 : start command "read_adc ../../constrs/ELF2M45.adc"
CMD-004 : start command "set_pin_assignment sys_clk  LOCATION = P22;  "
CMD-004 : start command "set_pin_assignment sys_rstn  LOCATION = P21;  "
CMD-004 : start command "set_pin_assignment ppm_rstn  LOCATION = P24;  "
CMD-004 : start command "set_pin_assignment led[3]  LOCATION = P19;   "
CMD-004 : start command "set_pin_assignment led[2]  LOCATION = P18;   "
CMD-004 : start command "set_pin_assignment led[1]  LOCATION = P16;   "
CMD-004 : start command "set_pin_assignment led[0]  LOCATION = P15;   "
CMD-004 : start command "export_db demo_rtl.db"
RUN-001 : Exported /
RUN-001 : Exported libs
RUN-001 : Exported entities
RUN-001 : Exported ports
RUN-001 : Exported pins
RUN-001 : Exported instances
RUN-001 : Exported nets
RUN-001 : Exported buses
RUN-001 : Exported models
RUN-001 : Exported congestions
RUN-001 : Exported violations
RUN-001 : Exported timing constraints
RUN-001 : Exported IO constraints
RUN-001 : Exported Inst constraints
RUN-001 : Exported flow parameters
CMD-004 : start command "optimize_gate -packarea demo_gate.area"
RUN-001 : Open license file C:/Anlogic/TD4.2.511/license/Anlogic.lic
GAT-100 : EF2_PHY_INTFLASH instance xintflash.
RTL-100 : Map 13 IOs to PADs
GAT-100 : Processed 0 LOGIC_BUF instances.
GAT-100 : 1 BUFG to GCLK
RTL-100 : Optimize after map_dsp, round 1
RTL-100 : 101/0 useful/useless nets, 64/0 useful/useless insts
RTL-100 : Optimize after map_dsp, round 1, 0 better
RTL-100 : Optimize round 1
RTL-100 : 101/0 useful/useless nets, 64/0 useful/useless insts
RTL-100 : Optimize round 1, 2 better
RTL-100 : Optimize round 2
RTL-100 : 101/0 useful/useless nets, 64/0 useful/useless insts
RTL-100 : Optimize round 2, 0 better
RTL-100 : Map 1 macro adder
RTL-100 : 174/48 useful/useless nets, 89/24 useful/useless insts
CMD-004 : start command "start_timer -prepack"
TMR-601 : Start building timing graph for model top
TMR-601 : Build timing graph completely. Port num: 4, tpin num: 303, tnet num: 132, tinst num: 88, tnode num: 566, tedge num: 585.

TMR-601 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-601 : Levelize timing graph completed, there are 56 levels in all.
TMR-601 : Timing graph initialized successfully.

TMR-601 : Start to update net delay, extr mode = 2.
TMR-601 : Update delay of 132 nets completely.
TMR-613 WARNING: Unknown tarc type:  /  for node led_reg$0$_DO.F of inst led_reg$0$_DO
TMR-613 WARNING: Unknown tarc type:  /  for node led_reg$1$_DO.F of inst led_reg$1$_DO
TMR-601 : Annotate delay to tedge completely, extr mode = 2.
TMR-601 : Initiate 1 clocks from SDC
TMR-601 : Start to map constraints to rules, there are 0 constraints in all.
TMR-601 : Start to map report constraints to rules, there are 0 constraints in all.
TMR-601 : Constraints initiated successfully.
TMR-601 : Forward propagation: start to calculate arrival time...
TMR-601 : Backward propagation: start to calculate required time...
TMR-601 : Timing propagation completely!
GAT-100 : Running gate level optimization.
GAT-100 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
GAT-100 : Post LUT mapping optimization.
GAT-100 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
GAT-100 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
GAT-100 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
GAT-100 : Mapper mapped 6 instances into 6 LUTs, name keeping = 100%.
GAT-100 : Packing top model "top" ...
PAK-301 : Pack lib has 35 rtl pack models with 12 top pack blocks
OPT-300 : Optimize round 1
RTL-100 : 125/0 useful/useless nets, 88/0 useful/useless insts
OPT-301 : Optimize round 1, 0 better
PAK-SEQ-305 : Packing 24 DFF/LATCH to SEQ ...
PAK-RLS : Pack 1 carry chain into lslice
PAK-BLE-301 : Packing 0 adder to BLE ...
PAK-BLE-302 : Packed 0 adder and 0 SEQ to BLE.
PAK-BLE-301 : Packing 0 gate4 to BLE ...
PAK-BLE-302 : Packed 0 gate4 and 0 SEQ to BLE.
PAK-309 : Packed 0 FxMUX
PAK-BLE-301 : Packing 0 MUX to BLE ...
PAK-BLE-302 : Packed 0 MUX and 0 SEQ to BLE.
PAK-BLE-301 : Packing 6 LUT to BLE ...
PAK-BLE-302 : Packed 6 LUT and 0 SEQ to BLE.
PAK-SEQ-301 : Packing 24 remaining SEQ's ...
PAK-SEQ-302 : #0: Packed 0 SEQ (24 nodes)...
PAK-SEQ-302 : #1: Packed 2 SEQ (24 nodes)...
PAK-SEQ-303 : Packed 2 SEQ with LUT/SLICE
PAK-SEQ-304 : 6 single LUT's are left
PAK-SEQ-304 : 24 single SEQ's are left
PAK-303 : Packing model "top" (AL_USER_NORMAL) with 28/68 primitive instances ...
CLK-302 : Net u_pll/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
CLK-311 : Net clk_25m is clkc1 of pll u_pll/pll_inst.
CLK-304 : Net sys_clk_pad is refclk of pll u_pll/pll_inst.
CLK-305 : Net sys_clk_pad is fbclk of pll u_pll/pll_inst.
CLK-309 : Tag rtl::Net clk_25m as clock net
CLK-309 : Tag rtl::Net sys_clk_pad as clock net
CLK-309 : Tag rtl::Net u_pll/clk0_out as clock net
CLK-310 : Tagged 3 rtl::Net as clock net
CMD-004 : start command "report_area -file demo_gate.area"
standard
IO Statistics
#IO                     7
  #input                3
  #output               4
  #inout                0

Utilization Statistics
#lut                   20   out of   4480    0.45%
#reg                   24   out of   4480    0.54%
#le                    42
  #lut only            18   out of     42   42.86%
  #reg only            22   out of     42   52.38%
  #lut&reg              2   out of     42    4.76%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                   13   out of     31   41.94%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 3   out of     16   18.75%
  #gclk                 1

CMD-004 : start command "export_db demo_gate.db"
RUN-001 : Exported /
RUN-001 : Exported libs
RUN-001 : Exported entities
RUN-001 : Exported ports
RUN-001 : Exported pins
RUN-001 : Exported instances
RUN-001 : Exported nets
RUN-001 : Exported buses
RUN-001 : Exported models
RUN-001 : Exported congestions
RUN-001 : Exported violations
RUN-001 : Exported timing constraints
RUN-001 : Exported IO constraints
RUN-001 : Exported Inst constraints
RUN-001 : Exported flow parameters
CMD-004 : start command "start_timer"
RUN-001 : There are total 40 instances
RUN-001 : 10 mslices, 11 lslices, 13 pads, 0 brams, 0 dsps
RUN-001 : There are total 93 nets
RUN-001 : 87 nets have 2 pins
RUN-001 : 2 nets have [3 - 5] pins
RUN-001 : 3 nets have [11 - 20] pins
RUN-001 : 1 nets have [21 - 99] pins
TMR-601 : Start building timing graph for model top
TMR-601 : Build timing graph completely. Port num: 4, tpin num: 206, tnet num: 91, tinst num: 37, tnode num: 258, tedge num: 306.

TMR-601 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-601 : Levelize timing graph completed, there are 18 levels in all.
TMR-601 : Timing graph initialized successfully.

CMD-004 : start command "place"
RUN-001 : Open license file C:/Anlogic/TD4.2.511/license/Anlogic.lic
PLC-001 : Placer runs in 4 thread(s).
PLC-001 : Initial placement ...
PLC-001 : design contains 38 instances, 21 slices, 1 macros(7 instances)
PLC-001 : Start timing update ...
TMR-601 : Start to update net delay, extr mode = 2.
TMR-601 : Update delay of 91 nets completely.
TMR-613 WARNING: Unknown tarc type:  /  for node led_reg$0$_DO.F of inst led_reg$0$_DO
TMR-613 WARNING: Unknown tarc type:  /  for node led_reg$1$_DO.F of inst led_reg$1$_DO
TMR-601 : Annotate delay to tedge completely, extr mode = 2.
TMR-601 : Initiate 1 clocks from SDC
TMR-601 : Start to map constraints to rules, there are 0 constraints in all.
TMR-601 : Start to map report constraints to rules, there are 0 constraints in all.
TMR-601 : Constraints initiated successfully.
TMR-601 : Forward propagation: start to calculate arrival time...
TMR-601 : Backward propagation: start to calculate required time...
TMR-601 : Timing propagation completely!
PLC-001 : End timing update;  0.003913s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PLC-001 : Global placement ...
PLC-001 : Initial: Len = 12547.2
PLC-001 : Run with size of 3
PLC-001 : Cell area utilization is 0%, beta_incr = 0.994375
PLC-001 : :::0::: Try harder cell spreading with beta_ = 0
PLC-004 : Step(1): len = 7788.9, overlap = 0
PLC-004 : Step(2): len = 5807.9, overlap = 0
PLC-004 : Step(3): len = 4258.6, overlap = 0
PLC-004 : Step(4): len = 3609.7, overlap = 0
PLC-004 : Step(5): len = 3444, overlap = 0
PLC-004 : Step(6): len = 3261.8, overlap = 0
PLC-004 : Step(7): len = 3293.8, overlap = 0
PLC-004 : Step(8): len = 3432.1, overlap = 0
PLC-004 : Step(9): len = 3510.2, overlap = 0
PLC-004 : Step(10): len = 2925.3, overlap = 0
PLC-004 : Step(11): len = 2824.9, overlap = 0
PLC-004 : Step(12): len = 2803, overlap = 0
PLC-004 : Step(13): len = 2758.9, overlap = 0
PLC-004 : Step(14): len = 2758.9, overlap = 0
PLC-001 : Legalization ...
PLC-001 : Run with size of 3
PLC-001 : Cell area utilization is 1%, beta_incr = 0.994375
PLC-001 : :::0::: Try harder cell spreading with beta_ = 0
PLC-004 : Step(15): len = 2751, overlap = 0
PLC-004 : Step(16): len = 2755.1, overlap = 0
PLC-004 : Step(17): len = 2756.8, overlap = 0
PLC-004 : Step(18): len = 2751.6, overlap = 0
PLC-004 : Step(19): len = 2725.6, overlap = 0
PLC-004 : Step(20): len = 2726.1, overlap = 0
PLC-004 : Step(21): len = 2733, overlap = 0
PLC-001 : :::1::: Try harder cell spreading with beta_ = 8.87573
PLC-004 : Step(22): len = 2742.5, overlap = 0
PLC-004 : Step(23): len = 2727.3, overlap = 0
PLC-004 : Step(24): len = 2710.6, overlap = 0
PLC-001 : :::2::: Try harder cell spreading with beta_ = 17.7515
PLC-004 : Step(25): len = 2710.8, overlap = 0
PLC-004 : Step(26): len = 2710.8, overlap = 0
PLC-001 : Run with size of 1
PLC-001 : Cell area utilization is 1%, beta_incr = 0.994375
PLC-001 : :::0::: Try harder cell spreading with beta_ = 4.51548e-05
PLC-004 : Step(27): len = 2741.3, overlap = 1.25
PLC-004 : Step(28): len = 2777.5, overlap = 1.25
PLC-001 : :::1::: Try harder cell spreading with beta_ = 9.03097e-05
PLC-004 : Step(29): len = 2769, overlap = 1.25
PLC-004 : Step(30): len = 2785.2, overlap = 1.25
PLC-004 : Step(31): len = 2800.2, overlap = 1.25
PLC-001 : :::2::: Try harder cell spreading with beta_ = 0.000180619
PLC-004 : Step(32): len = 2777.8, overlap = 1.25
PLC-004 : Step(33): len = 2780.5, overlap = 1.25
PLC-004 : Step(34): len = 2781.1, overlap = 1.25
PLC-001 : :::3::: Try harder cell spreading with beta_ = 0.000361239
PLC-004 : Step(35): len = 2770.3, overlap = 1.25
PLC-004 : Step(36): len = 2774, overlap = 1.25
PLC-001 : :::4::: Try harder cell spreading with beta_ = 0.000722478
PLC-004 : Step(37): len = 2778.4, overlap = 1.25
PLC-004 : Step(38): len = 2778.4, overlap = 1.25
PLC-001 : :::5::: Try harder cell spreading with beta_ = 0.00144496
PLC-004 : Step(39): len = 2805.5, overlap = 0.75
PLC-004 : Step(40): len = 2805.5, overlap = 0.75
PLC-001 : Legalization ...
PLC-001 : Run with size of 1
PLC-001 : Cell area utilization is 1%, beta_incr = 0.994375
PLC-001 : :::0::: Try harder cell spreading with beta_ = 0
PLC-004 : Step(41): len = 2717.5, overlap = 2
PLC-004 : Step(42): len = 2708.3, overlap = 2
PLC-004 : Step(43): len = 2708.3, overlap = 2
PLC-001 : :::1::: Try harder cell spreading with beta_ = 5.33063e-05
PLC-004 : Step(44): len = 2732, overlap = 1.75
PLC-004 : Step(45): len = 2732, overlap = 1.75
PLC-001 : :::2::: Try harder cell spreading with beta_ = 0.000106613
PLC-004 : Step(46): len = 2747.2, overlap = 1.75
PLC-004 : Step(47): len = 2747.2, overlap = 1.75
PLC-001 : :::3::: Try harder cell spreading with beta_ = 0.000213225
PLC-004 : Step(48): len = 2768.6, overlap = 1.75
PLC-004 : Step(49): len = 2768.6, overlap = 1.75
PLC-001 : :::4::: Try harder cell spreading with beta_ = 0.000426451
PLC-004 : Step(50): len = 2786.1, overlap = 2
PLC-004 : Step(51): len = 2786.1, overlap = 2
PLC-001 : :::5::: Try harder cell spreading with beta_ = 0.000852901
PLC-004 : Step(52): len = 2810.3, overlap = 2
PLC-004 : Step(53): len = 2819.5, overlap = 2
PLC-001 : :::6::: Try harder cell spreading with beta_ = 0.00164207
PLC-004 : Step(54): len = 2884.7, overlap = 1.5
PLC-004 : Step(55): len = 2895, overlap = 1.25
PLC-004 : Step(56): len = 2895, overlap = 1.25
PLC-001 : Legalization ...
PLC-001 : Legalized: Len = 2972.2, Over = 0
PLC-001 : Final: Len = 2972.2, Over = 0
CMD-004 : start command "route"
RUN-001 : Open license file C:/Anlogic/TD4.2.511/license/Anlogic.lic
RUN-001 : Pin swapping for better routability
RUN-001 : Pin misalignment score is improved from 4 to 4
RUN-001 : Pin local connectivity score is improved from 1 to 1
RUN-001 : Pin misalignment score is improved from 4 to 4
RUN-001 : Pin local connectivity score is improved from 1 to 1
RTE-301 : End pin swap;  0.002366s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RTE-301 : Route runs in 4 thread(s)
RUN-001 : There are total 40 instances
RUN-001 : 10 mslices, 11 lslices, 13 pads, 0 brams, 0 dsps
RUN-001 : There are total 93 nets
RUN-001 : 87 nets have 2 pins
RUN-001 : 2 nets have [3 - 5] pins
RUN-001 : 3 nets have [11 - 20] pins
RUN-001 : 1 nets have [21 - 99] pins
RTE-301 : Start global routing ...
RTE-301 : Generate routing grids ...
RTE-301 : Initialize routing nets ...
RTE-301 : Ripup & Reroute ...
RTE-302 : len = 2960, over cnt = 2(0%), over = 2, worst = 1
RTE-302 : len = 2968, over cnt = 1(0%), over = 1, worst = 1
RTE-302 : len = 2968, over cnt = 1(0%), over = 1, worst = 1
RTE-302 : len = 2984, over cnt = 0(0%), over = 0, worst = 0
RTE-301 : Timing updates.
TMR-601 : Start to update net delay, extr mode = 5.
TMR-601 : Update delay of 91 nets completely.
TMR-613 WARNING: Unknown tarc type:  /  for node led_reg$0$_DO.F of inst led_reg$0$_DO
TMR-613 WARNING: Unknown tarc type:  /  for node led_reg$1$_DO.F of inst led_reg$1$_DO
TMR-601 : Annotate delay to tedge completely, extr mode = 5.
TMR-601 : Start to map report constraints to rules, there are 0 constraints in all.
TMR-601 : Forward propagation: start to calculate arrival time...
TMR-601 : Backward propagation: start to calculate required time...
TMR-601 : Timing propagation completely!
RTE-301 : Optimize timing.
RTE-301 : End global routing;  0.013554s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RTE-301 : Start detail routing ...
RTE-301 : Generate detailed routing grids ...
RTE-301 : Generate nets ...
RTE-301 : net clk_25m will be routed on clock mesh
RTE-301 : net sys_clk_pad will be routed on clock mesh
RTE-301 : clock net u_pll/clk0_out will be merged with clock u_pll/clk0_buf
RTE-301 : Detail Route ...
RTE-301 : ===== Initial DR =====
RTE-301 : Routed 61% nets. 
RTE-301 : Routed 63% nets. 
RTE-301 : Routed 67% nets. 
RTE-301 : Routed 74% nets. 
RTE-301 : Routed 78% nets. 
RTE-301 : Routed 78% nets. 
RTE-301 : Routed 78% nets. 
RTE-301 : Routed 79% nets. 
RTE-301 :  0.043458s wall, 0.078001s user + 0.000000s system = 0.078001s CPU (179.5%)

RTE-302 : len = 5168, over cnt = 5(0%), over = 5, worst = 1
RTE-301 : ===== DR Iter 1 =====
RTE-301 :  0.005958s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RTE-302 : len = 5176, over cnt = 0(0%), over = 0, worst = 0
RTE-303 : Routed, final wirelength = 5176
RTE-301 : 0 feed throughs used by 0 nets
RTE-301 : Generate detailed routing grids ...
RTE-301 : Generate nets ...
RTE-301 : net clk_25m will be routed on clock mesh
RTE-301 : net sys_clk_pad will be routed on clock mesh
RTE-301 : clock net u_pll/clk0_out will be merged with clock u_pll/clk0_buf
RTE-301 : eco open net = 0
RTE-301 : End detail routing;  1.123582s wall, 1.138807s user + 0.062400s system = 1.201208s CPU (106.9%)

RTE-301 : Routing violations:
RTE-301 : End of Routing Violations.
CMD-005 : finish command "route" in  1.185293s wall, 1.201208s user + 0.093601s system = 1.294808s CPU (109.2%)

CMD-006 : used memory is 182 MB, reserved memory is 138 MB, peak memory is 260 MB
CMD-004 : start command "report_area -io_info -file demo_phy.area"
standard
IO Statistics
#IO                     7
  #input                3
  #output               4
  #inout                0

Utilization Statistics
#lut                   20   out of   4480    0.45%
#reg                   24   out of   4480    0.54%
#le                    42
  #lut only            18   out of     42   42.86%
  #reg only            22   out of     42   52.38%
  #lut&reg              2   out of     42    4.76%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                   13   out of     31   41.94%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 3   out of     16   18.75%
  #gclk                 1

CMD-004 : start command "export_db demo_pr.db"
RUN-001 : Exported /
RUN-001 : Exported libs
RUN-001 : Exported entities
RUN-001 : Exported ports
RUN-001 : Exported pins
RUN-001 : Exported instances
RUN-001 : Exported nets
RUN-001 : Exported buses
RUN-001 : Exported models
RUN-001 : Exported congestions
RUN-001 : Exported violations
RUN-001 : Exported timing constraints
RUN-001 : Exported IO constraints
RUN-001 : Exported Inst constraints
RUN-001 : Exported flow parameters
CMD-004 : start command "start_timer"
TMR-601 : Start building timing graph for model top
TMR-601 : Build timing graph completely. Port num: 4, tpin num: 206, tnet num: 91, tinst num: 37, tnode num: 258, tedge num: 306.

TMR-601 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-601 : Levelize timing graph completed, there are 18 levels in all.
TMR-601 : Timing graph initialized successfully.

CMD-004 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file demo_phy.timing"
TMR-601 : Start to update net delay, extr mode = 6.
RTE-301 : Generate detailed routing grids ...
RTE-301 : Generate nets ...
RTE-301 : net clk_25m will be routed on clock mesh
RTE-301 : net sys_clk_pad will be routed on clock mesh
RTE-301 : clock net u_pll/clk0_out will be merged with clock u_pll/clk0_buf
RTE-301 : eco open net = 0
TMR-601 : Update delay of 91 nets completely.
TMR-613 WARNING: Unknown tarc type:  /  for node led_reg$0$_DO.F of inst led_reg$0$_DO
TMR-613 WARNING: Unknown tarc type:  /  for node led_reg$1$_DO.F of inst led_reg$1$_DO
TMR-601 : Annotate delay to tedge completely, extr mode = 6.
TMR-601 : Initiate 1 clocks from SDC
TMR-601 : Start to map constraints to rules, there are 0 constraints in all.
TMR-601 : Start to map report constraints to rules, there are 0 constraints in all.
TMR-601 : Constraints initiated successfully.
TMR-601 : Forward propagation: start to calculate arrival time...
TMR-601 : Backward propagation: start to calculate required time...
TMR-601 : Timing propagation completely!
TMR-601 : Start to generate timing report: 
TMR-601 : clock_nets size = 3, clk_num = 1.
TMR-611 WARNING: There is 1 clock net without clock constraint.
TMR-601 : Export timing summary!
TMR-601 : Timing report generated successfully in demo_phy.timing, timing summay in demo_phy.tsm. 

CMD-004 : start command "bitgen -bit demo.bit -version 0X00 -128 G:/ELF2_SOC_Shanghai/trunk/Demo/TIMER_Demo/KEIL/demo.bin -g ucode:00000000000000000000000000000000 -c -f demo.btc"
BIT-701 : Start to generate bitstream. 
BIT-701 : Init instances with 4 threads.
BIT-701 : Init instances completely, inst num: 40
BIT-701 : Init pips with 4 threads.
BIT-701 : Init pips completely, net num: 93, pip num: 538
BIT-701 : Multithreading accelaration with 4 threads.
BIT-701 : Generate bitstream completely, there are 163 valid insts, and 1345 bits set as '1'.
BIT-701 : Generate bits file demo.bit.
VLG-002 : analyze verilog file G:/ELF2_SOC_Shanghai/trunk/Demo/FLASH_Demo/TD48/src/top.v
VLG-002 : analyze verilog file G:/ELF2_SOC_Shanghai/trunk/Demo/FLASH_Demo/TD48/project/demo/al_ip/pll.v
VLG-002 : analyze verilog file G:/ELF2_SOC_Shanghai/trunk/Demo/FLASH_Demo/TD48/project/demo/al_ip/mcu.v
CMD-004 : start command "elaborate -top top"
VLG-939 WARNING: port gpio_h2_out remains unconnected for this instance in G:/ELF2_SOC_Shanghai/trunk/Demo/FLASH_Demo/TD48/src/top.v(53)
VLG-004 : elaborate module top in G:/ELF2_SOC_Shanghai/trunk/Demo/FLASH_Demo/TD48/src/top.v(2)
VLG-004 : elaborate module pll in G:/ELF2_SOC_Shanghai/trunk/Demo/FLASH_Demo/TD48/project/demo/al_ip/pll.v(23)
VLG-004 : elaborate module EF2_LOGIC_BUFG in C:/Anlogic/TD4.2.511/arch/ef2_macro.v(8)
VLG-004 : elaborate module EF2_PHY_PLL(FIN="50.000",REFCLK_DIV=3,FBCLK_DIV=12,CLKC0_DIV=5,CLKC1_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=5,CLKC1_CPHASE=40,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,PLLRST_ENA="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=20) in C:/Anlogic/TD4.2.511/arch/ef2_macro.v(2604)
VLG-939 WARNING: port ppm_clk remains unconnected for this instance in G:/ELF2_SOC_Shanghai/trunk/Demo/FLASH_Demo/TD48/project/demo/al_ip/mcu.v(63)
VLG-004 : elaborate module mcu in G:/ELF2_SOC_Shanghai/trunk/Demo/FLASH_Demo/TD48/project/demo/al_ip/mcu.v(14)
VLG-004 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE") in C:/Anlogic/TD4.2.511/arch/ef2_macro.v(707)
VIN-1013 WARNING: input port ppm_clk is not connected on this instance in G:/ELF2_SOC_Shanghai/trunk/Demo/FLASH_Demo/TD48/project/demo/al_ip/mcu.v(63)
VLG-004 : elaborate module EF2_PHY_INTFLASH in C:/Anlogic/TD4.2.511/arch/ef2_macro.v(2474)
VIN-1002 WARNING: net gpio_h0_in does not have a driver in G:/ELF2_SOC_Shanghai/trunk/Demo/FLASH_Demo/TD48/src/top.v(13)
VIN-1002 WARNING: net gpio_h1_in does not have a driver in G:/ELF2_SOC_Shanghai/trunk/Demo/FLASH_Demo/TD48/src/top.v(16)
VIN-1013 WARNING: input port gpio_h2_in is not connected on this instance in G:/ELF2_SOC_Shanghai/trunk/Demo/FLASH_Demo/TD48/src/top.v(53)
RTL-100 : Current top model is top
RAM-300 : Inferred 0 RAMs.
CMD-004 : start command "optimize_rtl"
RUN-001 : Open license file C:/Anlogic/TD4.2.511/license/Anlogic.lic
SNT-300 : SanityCheck: Model "top"
SNT-300 : SanityCheck: Model "mcu"
SNT-300 : SanityCheck: Model "pll"
RTL-100 : Mark pll as IO macro for instance bufg_feedback
UDR-200 WARNING: Undriven pin: model "top" / inst "u_mcu" in G:/ELF2_SOC_Shanghai/trunk/Demo/FLASH_Demo/TD48/src/top.v(53) / pin "gpio_h2_in"
UDR-200 WARNING: Undriven pin: model "top" / inst "u_mcu" in G:/ELF2_SOC_Shanghai/trunk/Demo/FLASH_Demo/TD48/src/top.v(53) / pin "gpio_h3_in"
UDR-202 WARNING: Undriven net: model "top" / net "gpio_h0_in" in G:/ELF2_SOC_Shanghai/trunk/Demo/FLASH_Demo/TD48/src/top.v(13)
UDR-203 WARNING: the net's pin: pin "gpio_h0_in" in G:/ELF2_SOC_Shanghai/trunk/Demo/FLASH_Demo/TD48/src/top.v(53)
UDR-202 WARNING: Undriven net: model "top" / net "gpio_h1_in" in G:/ELF2_SOC_Shanghai/trunk/Demo/FLASH_Demo/TD48/src/top.v(16)
UDR-203 WARNING: the net's pin: pin "gpio_h1_in" in G:/ELF2_SOC_Shanghai/trunk/Demo/FLASH_Demo/TD48/src/top.v(53)
RTL-200 WARNING: Using 0 for all undriven pins and nets
LAT-200 WARNING: Found latch in "top", name: "led_reg$0$", d: "gpio_h0_out", q: "led[0]" // G:/ELF2_SOC_Shanghai/trunk/Demo/FLASH_Demo/TD48/src/top.v(74)
LAT-200 WARNING: Found latch in "top", name: "led_reg$1$", d: "gpio_h1_out", q: "led[1]" // G:/ELF2_SOC_Shanghai/trunk/Demo/FLASH_Demo/TD48/src/top.v(75)
FLT-300 : Flatten model top
FLT-300 : Flatten model mcu
FLT-300 : Flatten model pll
MRG-300 : Merged 2 instances.
OPT-300 : Optimize round 1
RTL-100 : 97/7 useful/useless nets, 58/1 useful/useless insts
MUX-301 : Optimized 0 mux instances.
OPT-301 : Optimize round 1, 10 better
OPT-300 : Optimize round 2
RTL-100 : 96/1 useful/useless nets, 57/0 useful/useless insts
MUX-301 : Optimized 0 mux instances.
OPT-301 : Optimize round 2, 0 better
CMD-004 : start command "report_area -file demo_rtl.area"
standard
IO Statistics
#IO                     7
  #input                3
  #output               4
  #inout                0

Gate Statistics
#Basic gates           34
  #and                  0
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                  4
  #bufif1               4
  #MX21                 0
  #FADD                 0
  #DFF                 24
  #LATCH                2
#MACRO_ADD              1
#MACRO_EQ               2

CMD-004 : start command "read_sdc ../../constrs/ELF2M45.sdc"
CMD-004 : start command "get_ports sys_clk"
CMD-004 : start command "create_clock -name sys_clk -period 20 -waveform 0 10 "
RUN-001 : create_clock: clock name: sys_clk, type: 0, period: 20000, rise: 0, fall 10000.
RUN-001 : Import SDC file ../../constrs/ELF2M45.sdc finished, there are 0 nets kept by constraints.
CMD-004 : start command "read_adc ../../constrs/ELF2M45.adc"
CMD-004 : start command "set_pin_assignment sys_clk  LOCATION = P22;  "
CMD-004 : start command "set_pin_assignment sys_rstn  LOCATION = P21;  "
CMD-004 : start command "set_pin_assignment ppm_rstn  LOCATION = P24;  "
CMD-004 : start command "set_pin_assignment led[3]  LOCATION = P19;   "
CMD-004 : start command "set_pin_assignment led[2]  LOCATION = P18;   "
CMD-004 : start command "set_pin_assignment led[1]  LOCATION = P16;   "
CMD-004 : start command "set_pin_assignment led[0]  LOCATION = P15;   "
CMD-004 : start command "export_db demo_rtl.db"
RUN-001 : Exported /
RUN-001 : Exported libs
RUN-001 : Exported entities
RUN-001 : Exported ports
RUN-001 : Exported pins
RUN-001 : Exported instances
RUN-001 : Exported nets
RUN-001 : Exported buses
RUN-001 : Exported models
RUN-001 : Exported congestions
RUN-001 : Exported violations
RUN-001 : Exported timing constraints
RUN-001 : Exported IO constraints
RUN-001 : Exported Inst constraints
RUN-001 : Exported flow parameters
CMD-004 : start command "optimize_gate -packarea demo_gate.area"
RUN-001 : Open license file C:/Anlogic/TD4.2.511/license/Anlogic.lic
GAT-100 : EF2_PHY_INTFLASH instance xintflash.
RTL-100 : Map 13 IOs to PADs
GAT-100 : Processed 0 LOGIC_BUF instances.
GAT-100 : 1 BUFG to GCLK
RTL-100 : Optimize after map_dsp, round 1
RTL-100 : 101/0 useful/useless nets, 64/0 useful/useless insts
RTL-100 : Optimize after map_dsp, round 1, 0 better
RTL-100 : Optimize round 1
RTL-100 : 101/0 useful/useless nets, 64/0 useful/useless insts
RTL-100 : Optimize round 1, 2 better
RTL-100 : Optimize round 2
RTL-100 : 101/0 useful/useless nets, 64/0 useful/useless insts
RTL-100 : Optimize round 2, 0 better
RTL-100 : Map 1 macro adder
RTL-100 : 174/48 useful/useless nets, 89/24 useful/useless insts
CMD-004 : start command "start_timer -prepack"
TMR-601 : Start building timing graph for model top
TMR-601 : Build timing graph completely. Port num: 4, tpin num: 303, tnet num: 132, tinst num: 88, tnode num: 566, tedge num: 585.

TMR-601 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-601 : Levelize timing graph completed, there are 56 levels in all.
TMR-601 : Timing graph initialized successfully.

TMR-601 : Start to update net delay, extr mode = 2.
TMR-601 : Update delay of 132 nets completely.
TMR-613 WARNING: Unknown tarc type:  /  for node led_reg$0$_DO.F of inst led_reg$0$_DO
TMR-613 WARNING: Unknown tarc type:  /  for node led_reg$1$_DO.F of inst led_reg$1$_DO
TMR-601 : Annotate delay to tedge completely, extr mode = 2.
TMR-601 : Initiate 1 clocks from SDC
TMR-601 : Start to map constraints to rules, there are 0 constraints in all.
TMR-601 : Start to map report constraints to rules, there are 0 constraints in all.
TMR-601 : Constraints initiated successfully.
TMR-601 : Forward propagation: start to calculate arrival time...
TMR-601 : Backward propagation: start to calculate required time...
TMR-601 : Timing propagation completely!
GAT-100 : Running gate level optimization.
GAT-100 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
GAT-100 : Post LUT mapping optimization.
GAT-100 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
GAT-100 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
GAT-100 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
GAT-100 : Mapper mapped 6 instances into 6 LUTs, name keeping = 100%.
GAT-100 : Packing top model "top" ...
PAK-301 : Pack lib has 35 rtl pack models with 12 top pack blocks
OPT-300 : Optimize round 1
RTL-100 : 125/0 useful/useless nets, 88/0 useful/useless insts
OPT-301 : Optimize round 1, 0 better
PAK-SEQ-305 : Packing 24 DFF/LATCH to SEQ ...
PAK-RLS : Pack 1 carry chain into lslice
PAK-BLE-301 : Packing 0 adder to BLE ...
PAK-BLE-302 : Packed 0 adder and 0 SEQ to BLE.
PAK-BLE-301 : Packing 0 gate4 to BLE ...
PAK-BLE-302 : Packed 0 gate4 and 0 SEQ to BLE.
PAK-309 : Packed 0 FxMUX
PAK-BLE-301 : Packing 0 MUX to BLE ...
PAK-BLE-302 : Packed 0 MUX and 0 SEQ to BLE.
PAK-BLE-301 : Packing 6 LUT to BLE ...
PAK-BLE-302 : Packed 6 LUT and 0 SEQ to BLE.
PAK-SEQ-301 : Packing 24 remaining SEQ's ...
PAK-SEQ-302 : #0: Packed 0 SEQ (24 nodes)...
PAK-SEQ-302 : #1: Packed 2 SEQ (24 nodes)...
PAK-SEQ-303 : Packed 2 SEQ with LUT/SLICE
PAK-SEQ-304 : 6 single LUT's are left
PAK-SEQ-304 : 24 single SEQ's are left
PAK-303 : Packing model "top" (AL_USER_NORMAL) with 28/68 primitive instances ...
CLK-302 : Net u_pll/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
CLK-311 : Net clk_25m is clkc1 of pll u_pll/pll_inst.
CLK-304 : Net sys_clk_pad is refclk of pll u_pll/pll_inst.
CLK-305 : Net sys_clk_pad is fbclk of pll u_pll/pll_inst.
CLK-309 : Tag rtl::Net clk_25m as clock net
CLK-309 : Tag rtl::Net sys_clk_pad as clock net
CLK-309 : Tag rtl::Net u_pll/clk0_out as clock net
CLK-310 : Tagged 3 rtl::Net as clock net
CMD-004 : start command "report_area -file demo_gate.area"
standard
IO Statistics
#IO                     7
  #input                3
  #output               4
  #inout                0

Utilization Statistics
#lut                   20   out of   4480    0.45%
#reg                   24   out of   4480    0.54%
#le                    42
  #lut only            18   out of     42   42.86%
  #reg only            22   out of     42   52.38%
  #lut&reg              2   out of     42    4.76%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                   13   out of     31   41.94%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 3   out of     16   18.75%
  #gclk                 1

CMD-004 : start command "export_db demo_gate.db"
RUN-001 : Exported /
RUN-001 : Exported libs
RUN-001 : Exported entities
RUN-001 : Exported ports
RUN-001 : Exported pins
RUN-001 : Exported instances
RUN-001 : Exported nets
RUN-001 : Exported buses
RUN-001 : Exported models
RUN-001 : Exported congestions
RUN-001 : Exported violations
RUN-001 : Exported timing constraints
RUN-001 : Exported IO constraints
RUN-001 : Exported Inst constraints
RUN-001 : Exported flow parameters
CMD-004 : start command "start_timer"
RUN-001 : There are total 40 instances
RUN-001 : 10 mslices, 11 lslices, 13 pads, 0 brams, 0 dsps
RUN-001 : There are total 93 nets
RUN-001 : 87 nets have 2 pins
RUN-001 : 2 nets have [3 - 5] pins
RUN-001 : 3 nets have [11 - 20] pins
RUN-001 : 1 nets have [21 - 99] pins
TMR-601 : Start building timing graph for model top
TMR-601 : Build timing graph completely. Port num: 4, tpin num: 206, tnet num: 91, tinst num: 37, tnode num: 258, tedge num: 306.

TMR-601 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-601 : Levelize timing graph completed, there are 18 levels in all.
TMR-601 : Timing graph initialized successfully.

CMD-004 : start command "place"
RUN-001 : Open license file C:/Anlogic/TD4.2.511/license/Anlogic.lic
PLC-001 : Placer runs in 4 thread(s).
PLC-001 : Initial placement ...
PLC-001 : design contains 38 instances, 21 slices, 1 macros(7 instances)
PLC-001 : Start timing update ...
TMR-601 : Start to update net delay, extr mode = 2.
TMR-601 : Update delay of 91 nets completely.
TMR-613 WARNING: Unknown tarc type:  /  for node led_reg$0$_DO.F of inst led_reg$0$_DO
TMR-613 WARNING: Unknown tarc type:  /  for node led_reg$1$_DO.F of inst led_reg$1$_DO
TMR-601 : Annotate delay to tedge completely, extr mode = 2.
TMR-601 : Initiate 1 clocks from SDC
TMR-601 : Start to map constraints to rules, there are 0 constraints in all.
TMR-601 : Start to map report constraints to rules, there are 0 constraints in all.
TMR-601 : Constraints initiated successfully.
TMR-601 : Forward propagation: start to calculate arrival time...
TMR-601 : Backward propagation: start to calculate required time...
TMR-601 : Timing propagation completely!
PLC-001 : End timing update;  0.002846s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PLC-001 : Global placement ...
PLC-001 : Initial: Len = 12547.2
PLC-001 : Run with size of 3
PLC-001 : Cell area utilization is 0%, beta_incr = 0.994375
PLC-001 : :::0::: Try harder cell spreading with beta_ = 0
PLC-004 : Step(57): len = 7788.9, overlap = 0
PLC-004 : Step(58): len = 5807.9, overlap = 0
PLC-004 : Step(59): len = 4258.6, overlap = 0
PLC-004 : Step(60): len = 3609.7, overlap = 0
PLC-004 : Step(61): len = 3444, overlap = 0
PLC-004 : Step(62): len = 3261.8, overlap = 0
PLC-004 : Step(63): len = 3293.8, overlap = 0
PLC-004 : Step(64): len = 3432.1, overlap = 0
PLC-004 : Step(65): len = 3510.2, overlap = 0
PLC-004 : Step(66): len = 2925.3, overlap = 0
PLC-004 : Step(67): len = 2824.9, overlap = 0
PLC-004 : Step(68): len = 2803, overlap = 0
PLC-004 : Step(69): len = 2758.9, overlap = 0
PLC-004 : Step(70): len = 2758.9, overlap = 0
PLC-001 : Legalization ...
PLC-001 : Run with size of 3
PLC-001 : Cell area utilization is 1%, beta_incr = 0.994375
PLC-001 : :::0::: Try harder cell spreading with beta_ = 0
PLC-004 : Step(71): len = 2751, overlap = 0
PLC-004 : Step(72): len = 2755.1, overlap = 0
PLC-004 : Step(73): len = 2756.8, overlap = 0
PLC-004 : Step(74): len = 2751.6, overlap = 0
PLC-004 : Step(75): len = 2725.6, overlap = 0
PLC-004 : Step(76): len = 2726.1, overlap = 0
PLC-004 : Step(77): len = 2733, overlap = 0
PLC-001 : :::1::: Try harder cell spreading with beta_ = 8.87573
PLC-004 : Step(78): len = 2742.5, overlap = 0
PLC-004 : Step(79): len = 2727.3, overlap = 0
PLC-004 : Step(80): len = 2710.6, overlap = 0
PLC-001 : :::2::: Try harder cell spreading with beta_ = 17.7515
PLC-004 : Step(81): len = 2710.8, overlap = 0
PLC-004 : Step(82): len = 2710.8, overlap = 0
PLC-001 : Run with size of 1
PLC-001 : Cell area utilization is 1%, beta_incr = 0.994375
PLC-001 : :::0::: Try harder cell spreading with beta_ = 4.51548e-05
PLC-004 : Step(83): len = 2741.3, overlap = 1.25
PLC-004 : Step(84): len = 2777.5, overlap = 1.25
PLC-001 : :::1::: Try harder cell spreading with beta_ = 9.03097e-05
PLC-004 : Step(85): len = 2769, overlap = 1.25
PLC-004 : Step(86): len = 2785.2, overlap = 1.25
PLC-004 : Step(87): len = 2800.2, overlap = 1.25
PLC-001 : :::2::: Try harder cell spreading with beta_ = 0.000180619
PLC-004 : Step(88): len = 2777.8, overlap = 1.25
PLC-004 : Step(89): len = 2780.5, overlap = 1.25
PLC-004 : Step(90): len = 2781.1, overlap = 1.25
PLC-001 : :::3::: Try harder cell spreading with beta_ = 0.000361239
PLC-004 : Step(91): len = 2770.3, overlap = 1.25
PLC-004 : Step(92): len = 2774, overlap = 1.25
PLC-001 : :::4::: Try harder cell spreading with beta_ = 0.000722478
PLC-004 : Step(93): len = 2778.4, overlap = 1.25
PLC-004 : Step(94): len = 2778.4, overlap = 1.25
PLC-001 : :::5::: Try harder cell spreading with beta_ = 0.00144496
PLC-004 : Step(95): len = 2805.5, overlap = 0.75
PLC-004 : Step(96): len = 2805.5, overlap = 0.75
PLC-001 : Legalization ...
PLC-001 : Run with size of 1
PLC-001 : Cell area utilization is 1%, beta_incr = 0.994375
PLC-001 : :::0::: Try harder cell spreading with beta_ = 0
PLC-004 : Step(97): len = 2717.5, overlap = 2
PLC-004 : Step(98): len = 2708.3, overlap = 2
PLC-004 : Step(99): len = 2708.3, overlap = 2
PLC-001 : :::1::: Try harder cell spreading with beta_ = 5.33063e-05
PLC-004 : Step(100): len = 2732, overlap = 1.75
PLC-004 : Step(101): len = 2732, overlap = 1.75
PLC-001 : :::2::: Try harder cell spreading with beta_ = 0.000106613
PLC-004 : Step(102): len = 2747.2, overlap = 1.75
PLC-004 : Step(103): len = 2747.2, overlap = 1.75
PLC-001 : :::3::: Try harder cell spreading with beta_ = 0.000213225
PLC-004 : Step(104): len = 2768.6, overlap = 1.75
PLC-004 : Step(105): len = 2768.6, overlap = 1.75
PLC-001 : :::4::: Try harder cell spreading with beta_ = 0.000426451
PLC-004 : Step(106): len = 2786.1, overlap = 2
PLC-004 : Step(107): len = 2786.1, overlap = 2
PLC-001 : :::5::: Try harder cell spreading with beta_ = 0.000852901
PLC-004 : Step(108): len = 2810.3, overlap = 2
PLC-004 : Step(109): len = 2819.5, overlap = 2
PLC-001 : :::6::: Try harder cell spreading with beta_ = 0.00164207
PLC-004 : Step(110): len = 2884.7, overlap = 1.5
PLC-004 : Step(111): len = 2895, overlap = 1.25
PLC-004 : Step(112): len = 2895, overlap = 1.25
PLC-001 : Legalization ...
PLC-001 : Legalized: Len = 2972.2, Over = 0
PLC-001 : Final: Len = 2972.2, Over = 0
CMD-004 : start command "route"
RUN-001 : Open license file C:/Anlogic/TD4.2.511/license/Anlogic.lic
RUN-001 : Pin swapping for better routability
RUN-001 : Pin misalignment score is improved from 4 to 4
RUN-001 : Pin local connectivity score is improved from 1 to 1
RUN-001 : Pin misalignment score is improved from 4 to 4
RUN-001 : Pin local connectivity score is improved from 1 to 1
RTE-301 : End pin swap;  0.002367s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RTE-301 : Route runs in 4 thread(s)
RUN-001 : There are total 40 instances
RUN-001 : 10 mslices, 11 lslices, 13 pads, 0 brams, 0 dsps
RUN-001 : There are total 93 nets
RUN-001 : 87 nets have 2 pins
RUN-001 : 2 nets have [3 - 5] pins
RUN-001 : 3 nets have [11 - 20] pins
RUN-001 : 1 nets have [21 - 99] pins
RTE-301 : Start global routing ...
RTE-301 : Generate routing grids ...
RTE-301 : Initialize routing nets ...
RTE-301 : Ripup & Reroute ...
RTE-302 : len = 2960, over cnt = 2(0%), over = 2, worst = 1
RTE-302 : len = 2968, over cnt = 1(0%), over = 1, worst = 1
RTE-302 : len = 2968, over cnt = 1(0%), over = 1, worst = 1
RTE-302 : len = 2984, over cnt = 0(0%), over = 0, worst = 0
RTE-301 : Timing updates.
TMR-601 : Start to update net delay, extr mode = 5.
TMR-601 : Update delay of 91 nets completely.
TMR-613 WARNING: Unknown tarc type:  /  for node led_reg$0$_DO.F of inst led_reg$0$_DO
TMR-613 WARNING: Unknown tarc type:  /  for node led_reg$1$_DO.F of inst led_reg$1$_DO
TMR-601 : Annotate delay to tedge completely, extr mode = 5.
TMR-601 : Start to map report constraints to rules, there are 0 constraints in all.
TMR-601 : Forward propagation: start to calculate arrival time...
TMR-601 : Backward propagation: start to calculate required time...
TMR-601 : Timing propagation completely!
RTE-301 : Optimize timing.
RTE-301 : End global routing;  0.014231s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (219.2%)

RTE-301 : Start detail routing ...
RTE-301 : Generate detailed routing grids ...
RTE-301 : Generate nets ...
RTE-301 : net clk_25m will be routed on clock mesh
RTE-301 : net sys_clk_pad will be routed on clock mesh
RTE-301 : clock net u_pll/clk0_out will be merged with clock u_pll/clk0_buf
RTE-301 : Detail Route ...
RTE-301 : ===== Initial DR =====
RTE-301 : Routed 61% nets. 
RTE-301 : Routed 63% nets. 
RTE-301 : Routed 67% nets. 
RTE-301 : Routed 74% nets. 
RTE-301 : Routed 78% nets. 
RTE-301 : Routed 78% nets. 
RTE-301 : Routed 78% nets. 
RTE-301 : Routed 79% nets. 
RTE-301 :  0.043506s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (143.4%)

RTE-302 : len = 5168, over cnt = 5(0%), over = 5, worst = 1
RTE-301 : ===== DR Iter 1 =====
RTE-301 :  0.006090s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RTE-302 : len = 5176, over cnt = 0(0%), over = 0, worst = 0
RTE-303 : Routed, final wirelength = 5176
RTE-301 : 0 feed throughs used by 0 nets
RTE-301 : Generate detailed routing grids ...
RTE-301 : Generate nets ...
RTE-301 : net clk_25m will be routed on clock mesh
RTE-301 : net sys_clk_pad will be routed on clock mesh
RTE-301 : clock net u_pll/clk0_out will be merged with clock u_pll/clk0_buf
RTE-301 : eco open net = 0
RTE-301 : End detail routing;  0.585051s wall, 0.624004s user + 0.015600s system = 0.639604s CPU (109.3%)

RTE-301 : Routing violations:
RTE-301 : End of Routing Violations.
CMD-004 : start command "report_area -io_info -file demo_phy.area"
standard
IO Statistics
#IO                     7
  #input                3
  #output               4
  #inout                0

Utilization Statistics
#lut                   20   out of   4480    0.45%
#reg                   24   out of   4480    0.54%
#le                    42
  #lut only            18   out of     42   42.86%
  #reg only            22   out of     42   52.38%
  #lut&reg              2   out of     42    4.76%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                   13   out of     31   41.94%
  #ireg                 0
  #oreg                 2
  #treg                 0
#pll                    1   out of      1  100.00%
#clknet                 3   out of     16   18.75%
  #gclk                 1

CMD-004 : start command "export_db demo_pr.db"
RUN-001 : Exported /
RUN-001 : Exported libs
RUN-001 : Exported entities
RUN-001 : Exported ports
RUN-001 : Exported pins
RUN-001 : Exported instances
RUN-001 : Exported nets
RUN-001 : Exported buses
RUN-001 : Exported models
RUN-001 : Exported congestions
RUN-001 : Exported violations
RUN-001 : Exported timing constraints
RUN-001 : Exported IO constraints
RUN-001 : Exported Inst constraints
RUN-001 : Exported flow parameters
CMD-004 : start command "start_timer"
TMR-601 : Start building timing graph for model top
TMR-601 : Build timing graph completely. Port num: 4, tpin num: 206, tnet num: 91, tinst num: 37, tnode num: 258, tedge num: 306.

TMR-601 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-601 : Levelize timing graph completed, there are 18 levels in all.
TMR-601 : Timing graph initialized successfully.

CMD-004 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file demo_phy.timing"
TMR-601 : Start to update net delay, extr mode = 6.
RTE-301 : Generate detailed routing grids ...
RTE-301 : Generate nets ...
RTE-301 : net clk_25m will be routed on clock mesh
RTE-301 : net sys_clk_pad will be routed on clock mesh
RTE-301 : clock net u_pll/clk0_out will be merged with clock u_pll/clk0_buf
RTE-301 : eco open net = 0
TMR-601 : Update delay of 91 nets completely.
TMR-613 WARNING: Unknown tarc type:  /  for node led_reg$0$_DO.F of inst led_reg$0$_DO
TMR-613 WARNING: Unknown tarc type:  /  for node led_reg$1$_DO.F of inst led_reg$1$_DO
TMR-601 : Annotate delay to tedge completely, extr mode = 6.
TMR-601 : Initiate 1 clocks from SDC
TMR-601 : Start to map constraints to rules, there are 0 constraints in all.
TMR-601 : Start to map report constraints to rules, there are 0 constraints in all.
TMR-601 : Constraints initiated successfully.
TMR-601 : Forward propagation: start to calculate arrival time...
TMR-601 : Backward propagation: start to calculate required time...
TMR-601 : Timing propagation completely!
TMR-601 : Start to generate timing report: 
TMR-601 : clock_nets size = 3, clk_num = 1.
TMR-611 WARNING: There is 1 clock net without clock constraint.
TMR-601 : Export timing summary!
TMR-601 : Timing report generated successfully in demo_phy.timing, timing summay in demo_phy.tsm. 

CMD-004 : start command "bitgen -bit demo.bit -version 0X00 -128 G:/ELF2_SOC_Shanghai/trunk/Demo/FLASH_Demo/SDK48/Quick_Start.bin -g ucode:00000000000000000000000000000000 -c -f demo.btc"
BIT-701 : Start to generate bitstream. 
BIT-701 : Init instances with 4 threads.
BIT-701 : Init instances completely, inst num: 40
BIT-701 : Init pips with 4 threads.
BIT-701 : Init pips completely, net num: 93, pip num: 538
BIT-701 : Multithreading accelaration with 4 threads.
BIT-701 : Generate bitstream completely, there are 163 valid insts, and 1345 bits set as '1'.
BIT-701 : Generate bits file demo.bit.
CMD-004 : start command "svfgen -scan_mode prog_sram -level 1 -bit demo.bit -svf demo.svf -opt no_comment -bypass 11111111"
RUN-001 : JTAGDaisyChain:: start to program through daisy chain for chip at level 1....
BIT-701 : Generate tde file demo.tde
RUN-001 : JTAGDaisyChain:: Generate demo.svf successfully.
CMD-005 : finish command "svfgen -scan_mode prog_sram -level 1 -bit demo.bit -svf demo.svf -opt no_comment -bypass 11111111" in  1.143501s wall, 1.123207s user + 0.015600s system = 1.138807s CPU (99.6%)

CMD-006 : used memory is 244 MB, reserved memory is 195 MB, peak memory is 303 MB
CMD-004 : start command "download -svf G:\ELF2_SOC_Shanghai\trunk\Demo\FLASH_Demo\TD48\project\demo\demo.svf -mode jtag -wait 20 -spd 6 -sec 64 -cable 0 -chip EF2M45B"
CMD-004 : start command "bit_to_vec -chip EF2M45B -m jtag -svf G:/ELF2_SOC_Shanghai/trunk/Demo/FLASH_Demo/TD48/project/demo/demo.svf"
CMD-004 : start command "program -cable 0 -spd 6"
CMD-005 : finish command "program -cable 0 -spd 6" in  1.363043s wall, 0.078001s user + 0.015600s system = 0.093601s CPU (6.9%)

CMD-006 : used memory is 273 MB, reserved memory is 223 MB, peak memory is 303 MB
CMD-005 : finish command "download -svf G:\ELF2_SOC_Shanghai\trunk\Demo\FLASH_Demo\TD48\project\demo\demo.svf -mode jtag -wait 20 -spd 6 -sec 64 -cable 0 -chip EF2M45B" in  1.507356s wall, 0.218401s user + 0.015600s system = 0.234002s CPU (15.5%)

CMD-006 : used memory is 273 MB, reserved memory is 223 MB, peak memory is 303 MB
GUI-001 : Download success!
GUI-002 WARNING: File G:/ELF2_SOC_Shanghai/trunk/Demo/FLASH_Demo/FPGA48/Quick_Start.bit does not exist!
