#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Dec  3 21:32:22 2020
# Process ID: 16260
# Current directory: G:/digilent/OlympicCirclesBd1FF0PL640
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent24480 G:\digilent\OlympicCirclesBd1FF0PL640\OlympicCirclesBd1FF0PL640.xpr
# Log file: G:/digilent/OlympicCirclesBd1FF0PL640/vivado.log
# Journal file: G:/digilent/OlympicCirclesBd1FF0PL640\vivado.jou
#-----------------------------------------------------------
start_gui
open_project G:/digilent/OlympicCirclesBd1FF0PL640/OlympicCirclesBd1FF0PL640.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Alin/Documents/digilent/OlympicCirclesBd1FF0PL640' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:41 ; elapsed = 00:00:31 . Memory (MB): peak = 905.254 ; gain = 300.762
update_compile_order -fileset sources_1
open_bd_design {G:/digilent/OlympicCirclesBd1FF0PL640/OlympicCirclesBd1FF0PL640.srcs/sources_1/bd/olymp/olymp.bd}
Adding component instance block -- xilinx.com:module_ref:imgCombOlymp:1.0 - imgCombOlymp_0
Adding component instance block -- xilinx.com:module_ref:ckVideoGen:1.0 - ckVideoGen_0
Adding component instance block -- xilinx.com:module_ref:vgaCtrl:1.0 - vgaCtrl_0
Adding component instance block -- xilinx.com:module_ref:ctrlImgOlymp:1.0 - ctrlImgOlymp_0
Successfully read diagram <olymp> from BD file <G:/digilent/OlympicCirclesBd1FF0PL640/OlympicCirclesBd1FF0PL640.srcs/sources_1/bd/olymp/olymp.bd>
open_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 964.473 ; gain = 3.449
close_project
open_project G:/digilent/OlympCirclesBd0OFF0PL640/OlympCirclesBd.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Alin/Documents/digilent/OlympCirclesBd0OFF0PL640' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
open_bd_design {G:/digilent/OlympCirclesBd0OFF0PL640/OlympCirclesBd.srcs/sources_1/bd/olymp/olymp.bd}
Adding component instance block -- xilinx.com:module_ref:imgCombOlymp:1.0 - imgCombOlymp_0
Adding component instance block -- xilinx.com:module_ref:ckVideoGen:1.0 - ckVideoGen_0
Adding component instance block -- xilinx.com:module_ref:ctrlImgOlymp:1.0 - ctrlImgOlymp_0
Adding component instance block -- xilinx.com:module_ref:vgaCtrl:1.0 - vgaCtrl_0
Successfully read diagram <olymp> from BD file <G:/digilent/OlympCirclesBd0OFF0PL640/OlympCirclesBd.srcs/sources_1/bd/olymp/olymp.bd>
create_ip_run [get_files -of_objects [get_fileset sources_1] G:/digilent/OlympCirclesBd0OFF0PL640/OlympCirclesBd.srcs/sources_1/bd/olymp/olymp.bd]
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: olymp_wrapper
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1498.676 ; gain = 168.301
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'olymp_wrapper' [G:/digilent/OlympCirclesBd0OFF0PL640/OlympCirclesBd.srcs/sources_1/bd/olymp/hdl/olymp_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'olymp' [G:/digilent/OlympCirclesBd0OFF0PL640/OlympCirclesBd.srcs/sources_1/bd/olymp/synth/olymp.v:13]
INFO: [Synth 8-6157] synthesizing module 'olymp_ckVideoGen_0_0' [G:/digilent/OlympicCirclesBd1FF0PL640/.Xil/Vivado-16260-DESKTOP-DQIF6LS/realtime/olymp_ckVideoGen_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'olymp_ckVideoGen_0_0' (1#1) [G:/digilent/OlympicCirclesBd1FF0PL640/.Xil/Vivado-16260-DESKTOP-DQIF6LS/realtime/olymp_ckVideoGen_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'olymp_ctrlImgOlymp_0_0' [G:/digilent/OlympicCirclesBd1FF0PL640/.Xil/Vivado-16260-DESKTOP-DQIF6LS/realtime/olymp_ctrlImgOlymp_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'olymp_ctrlImgOlymp_0_0' (2#1) [G:/digilent/OlympicCirclesBd1FF0PL640/.Xil/Vivado-16260-DESKTOP-DQIF6LS/realtime/olymp_ctrlImgOlymp_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'olymp_imgCombOlymp_0_0' [G:/digilent/OlympicCirclesBd1FF0PL640/.Xil/Vivado-16260-DESKTOP-DQIF6LS/realtime/olymp_imgCombOlymp_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'olymp_imgCombOlymp_0_0' (3#1) [G:/digilent/OlympicCirclesBd1FF0PL640/.Xil/Vivado-16260-DESKTOP-DQIF6LS/realtime/olymp_imgCombOlymp_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'olymp_vgaCtrl_0_0' [G:/digilent/OlympicCirclesBd1FF0PL640/.Xil/Vivado-16260-DESKTOP-DQIF6LS/realtime/olymp_vgaCtrl_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'olymp_vgaCtrl_0_0' (4#1) [G:/digilent/OlympicCirclesBd1FF0PL640/.Xil/Vivado-16260-DESKTOP-DQIF6LS/realtime/olymp_vgaCtrl_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'olymp' (5#1) [G:/digilent/OlympCirclesBd0OFF0PL640/OlympCirclesBd.srcs/sources_1/bd/olymp/synth/olymp.v:13]
INFO: [Synth 8-6155] done synthesizing module 'olymp_wrapper' (6#1) [G:/digilent/OlympCirclesBd0OFF0PL640/OlympCirclesBd.srcs/sources_1/bd/olymp/hdl/olymp_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1546.570 ; gain = 216.195
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1553.648 ; gain = 223.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1553.648 ; gain = 223.273
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'g:/digilent/OlympCirclesBd0OFF0PL640/OlympCirclesBd.srcs/sources_1/bd/olymp/ip/olymp_ckVideoGen_0_0/olymp_ckVideoGen_0_0.dcp' for cell 'olymp_i/ckVideoGen_0'
INFO: [Project 1-454] Reading design checkpoint 'g:/digilent/OlympCirclesBd0OFF0PL640/OlympCirclesBd.srcs/sources_1/bd/olymp/ip/olymp_ctrlImgOlymp_0_0/olymp_ctrlImgOlymp_0_0.dcp' for cell 'olymp_i/ctrlImgOlymp_0'
INFO: [Project 1-454] Reading design checkpoint 'g:/digilent/OlympCirclesBd0OFF0PL640/OlympCirclesBd.srcs/sources_1/bd/olymp/ip/olymp_imgCombOlymp_0_0/olymp_imgCombOlymp_0_0.dcp' for cell 'olymp_i/imgCombOlymp_0'
INFO: [Project 1-454] Reading design checkpoint 'g:/digilent/OlympCirclesBd0OFF0PL640/OlympCirclesBd.srcs/sources_1/bd/olymp/ip/olymp_vgaCtrl_0_0/olymp_vgaCtrl_0_0.dcp' for cell 'olymp_i/vgaCtrl_0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1573.156 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 68 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 14 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [G:/digilent/OlympCirclesBd0OFF0PL640/OlympCirclesBd.srcs/constrs_1/imports/SourcesForOlympCirclesBd/Basys3Master.xdc]
Finished Parsing XDC File [G:/digilent/OlympCirclesBd0OFF0PL640/OlympCirclesBd.srcs/constrs_1/imports/SourcesForOlympCirclesBd/Basys3Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1634.887 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1688.375 ; gain = 358.000
25 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:48 . Memory (MB): peak = 1688.375 ; gain = 605.129
exit
INFO: [Common 17-206] Exiting Vivado at Thu Dec  3 21:56:10 2020...
