#! /usr/local/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-446-g182c08b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7ff3f1e05190 .scope module, "IM" "IM" 2 15;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "idata"
    .port_info 1 /INPUT 16 "iaddr"
v0x7ff3f1e012d0_0 .net *"_s2", 2 0, L_0x7ff3f1c111d0;  1 drivers
o0x1062db038 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x7ff3f1e186c0_0 .net "iaddr", 15 0, o0x1062db038;  0 drivers
v0x7ff3f1e18760_0 .var "idata", 15 0;
E_0x7ff3f1e01790 .event edge, L_0x7ff3f1c111d0;
L_0x7ff3f1c111d0 .part o0x1062db038, 1, 3;
S_0x7ff3f1e05560 .scope module, "MUX4" "MUX4" 3 251;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "result"
    .port_info 1 /INPUT 16 "indata0"
    .port_info 2 /INPUT 16 "indata1"
    .port_info 3 /INPUT 16 "indata2"
    .port_info 4 /INPUT 16 "indata3"
    .port_info 5 /INPUT 2 "select"
o0x1062db0f8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x7ff3f1e188a0_0 .net "indata0", 15 0, o0x1062db0f8;  0 drivers
o0x1062db128 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x7ff3f1e18960_0 .net "indata1", 15 0, o0x1062db128;  0 drivers
o0x1062db158 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x7ff3f1e18a10_0 .net "indata2", 15 0, o0x1062db158;  0 drivers
o0x1062db188 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x7ff3f1e18ad0_0 .net "indata3", 15 0, o0x1062db188;  0 drivers
v0x7ff3f1e18b80_0 .var "result", 15 0;
o0x1062db1e8 .functor BUFZ 2, C4<zz>; HiZ drive
v0x7ff3f1e18c70_0 .net "select", 1 0, o0x1062db1e8;  0 drivers
E_0x7ff3f1e18840/0 .event edge, v0x7ff3f1e18c70_0, v0x7ff3f1e18ad0_0, v0x7ff3f1e18a10_0, v0x7ff3f1e18960_0;
E_0x7ff3f1e18840/1 .event edge, v0x7ff3f1e188a0_0;
E_0x7ff3f1e18840 .event/or E_0x7ff3f1e18840/0, E_0x7ff3f1e18840/1;
S_0x7ff3f1e05800 .scope module, "SignExt" "SignExt" 3 276;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "result"
    .port_info 1 /INPUT 7 "value"
v0x7ff3f1e18db0_0 .net *"_s1", 0 0, L_0x7ff3f1c11270;  1 drivers
v0x7ff3f1e18e50_0 .net *"_s2", 8 0, L_0x7ff3f1c11310;  1 drivers
v0x7ff3f1e18ef0_0 .net "result", 15 0, L_0x7ff3f1c11570;  1 drivers
o0x1062db3c8 .functor BUFZ 7, C4<zzzzzzz>; HiZ drive
v0x7ff3f1e18f90_0 .net "value", 6 0, o0x1062db3c8;  0 drivers
L_0x7ff3f1c11270 .part o0x1062db3c8, 6, 1;
LS_0x7ff3f1c11310_0_0 .concat [ 1 1 1 1], L_0x7ff3f1c11270, L_0x7ff3f1c11270, L_0x7ff3f1c11270, L_0x7ff3f1c11270;
LS_0x7ff3f1c11310_0_4 .concat [ 1 1 1 1], L_0x7ff3f1c11270, L_0x7ff3f1c11270, L_0x7ff3f1c11270, L_0x7ff3f1c11270;
LS_0x7ff3f1c11310_0_8 .concat [ 1 0 0 0], L_0x7ff3f1c11270;
L_0x7ff3f1c11310 .concat [ 4 4 1 0], LS_0x7ff3f1c11310_0_0, LS_0x7ff3f1c11310_0_4, LS_0x7ff3f1c11310_0_8;
L_0x7ff3f1c11570 .concat [ 7 9 0 0], o0x1062db3c8, L_0x7ff3f1c11310;
S_0x7ff3f1e090c0 .scope module, "testbench" "testbench" 4 9;
 .timescale 0 0;
v0x7ff3f3001060_0 .net "aluresult", 15 0, L_0x7ff3f1c12ed0;  1 drivers
v0x7ff3f30010f0_0 .var "clock", 0 0;
v0x7ff3f3001210_0 .net "dmemaddr", 15 0, v0x7ff3f1e1c980_0;  1 drivers
v0x7ff3f30012e0_0 .net "dmemrdata", 15 0, v0x7ff3f3000ca0_0;  1 drivers
v0x7ff3f30013b0_0 .net "dmemread", 0 0, v0x7ff3f1c10a80_0;  1 drivers
v0x7ff3f30014c0_0 .net "dmemwdata", 15 0, v0x7ff3f1c10b10_0;  1 drivers
v0x7ff3f3001550_0 .net "dmemwrite", 0 0, v0x7ff3f1c10ba0_0;  1 drivers
v0x7ff3f3001620_0 .net "imemaddr", 15 0, L_0x7ff3f1c119c0;  1 drivers
v0x7ff3f30016b0_0 .var "imemrdata", 15 0;
v0x7ff3f30017c0_0 .net "io_display", 6 0, v0x7ff3f3000830_0;  1 drivers
L_0x10630d170 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7ff3f3001850_0 .net "io_sw0", 0 0, L_0x10630d170;  1 drivers
L_0x10630d1b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7ff3f1c110b0_0 .net "io_sw1", 0 0, L_0x10630d1b8;  1 drivers
v0x7ff3f1c11140_0 .var "reset", 0 0;
S_0x7ff3f1e19070 .scope module, "cpu" "LEGLiteP0" 4 66, 5 1 0, S_0x7ff3f1e090c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "imemaddr"
    .port_info 1 /OUTPUT 16 "dmemaddr"
    .port_info 2 /OUTPUT 16 "dmemwdata"
    .port_info 3 /OUTPUT 1 "dmemwrite"
    .port_info 4 /OUTPUT 1 "dmemread"
    .port_info 5 /OUTPUT 16 "aluresult"
    .port_info 6 /INPUT 1 "clock"
    .port_info 7 /INPUT 16 "imemrdata"
    .port_info 8 /INPUT 16 "dmemrdata"
    .port_info 9 /INPUT 1 "reset"
L_0x7ff3f1c12ed0 .functor BUFZ 16, v0x7ff3f1e19db0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7ff3f1c12fc0 .functor AND 1, v0x7ff3f1e1cae0_0, v0x7ff3f1e1ca10_0, C4<1>, C4<1>;
v0x7ff3f1e1c780_0 .net "ALUSrc", 0 0, v0x7ff3f1e1ab40_0;  1 drivers
v0x7ff3f1e1c840_0 .net "ALU_Select", 2 0, v0x7ff3f1e1aaa0_0;  1 drivers
v0x7ff3f1e1c8d0_0 .net "Branch", 0 0, v0x7ff3f1e1abf0_0;  1 drivers
v0x7ff3f1e1c980_0 .var "EXMEMALUOut", 15 0;
v0x7ff3f1e1ca10_0 .var "EXMEMALUZero", 0 0;
v0x7ff3f1e1cae0_0 .var "EXMEMBranch", 0 0;
v0x7ff3f1e1cb80_0 .var "EXMEMMemRead", 0 0;
v0x7ff3f1e1cc20_0 .var "EXMEMMemWrite", 0 0;
v0x7ff3f1e1ccc0_0 .var "EXMEMMemtoReg", 0 0;
v0x7ff3f1e1cdd0_0 .var "EXMEMRegRead2", 15 0;
v0x7ff3f1e1ce70_0 .var "EXMEMRegWrite", 0 0;
v0x7ff3f1e1cf10_0 .var "EXMEMbranchaddr", 15 0;
v0x7ff3f1e1cfc0_0 .var "EXMEMwaddr", 2 0;
v0x7ff3f1e1d070_0 .var "IDEXALUSrc", 0 0;
v0x7ff3f1e1d120_0 .var "IDEXALU_Select", 2 0;
v0x7ff3f1e1d1b0_0 .var "IDEXBranch", 0 0;
v0x7ff3f1e1d240_0 .var "IDEXConst", 6 0;
v0x7ff3f1e1d3d0_0 .var "IDEXInstr", 15 0;
v0x7ff3f1e1d480_0 .var "IDEXMemRead", 0 0;
v0x7ff3f1e1d520_0 .var "IDEXMemWrite", 0 0;
v0x7ff3f1e1d5c0_0 .var "IDEXMemtoReg", 0 0;
v0x7ff3f1e1d660_0 .var "IDEXOpcode", 3 0;
v0x7ff3f1e1d710_0 .var "IDEXPCPlus2", 15 0;
v0x7ff3f1e1d7c0_0 .var "IDEXRegRead1", 15 0;
v0x7ff3f1e1d880_0 .var "IDEXRegRead2", 15 0;
v0x7ff3f1e1d910_0 .var "IDEXRegWrite", 0 0;
v0x7ff3f1e1d9a0_0 .var "IDEXRegfield1", 2 0;
v0x7ff3f1e1da30_0 .var "IDEXRegfield2", 2 0;
v0x7ff3f1e1dac0_0 .var "IDEXSignExtend", 15 0;
v0x7ff3f1e1db70_0 .var "IDEXwaddr", 2 0;
v0x7ff3f1e1dc00_0 .net "IDSignExt", 15 0, L_0x7ff3f1c12450;  1 drivers
v0x7ff3f1e1dcb0_0 .net "IFIDConst", 6 0, L_0x7ff3f1c12170;  1 drivers
v0x7ff3f1e1dd60_0 .var "IFIDInstr", 15 0;
v0x7ff3f1e1d2f0_0 .net "IFIDOpcode", 2 0, L_0x7ff3f1c11ce0;  1 drivers
v0x7ff3f1e1dff0_0 .var "IFIDPCPlus2", 15 0;
v0x7ff3f1e1e080_0 .net "IFIDRegfield1", 2 0, L_0x7ff3f1c11e00;  1 drivers
v0x7ff3f1e1e130_0 .net "IFIDRegfield2", 2 0, L_0x7ff3f1c11f20;  1 drivers
v0x7ff3f1e1e1e0_0 .net "IFIDRegfield3", 2 0, L_0x7ff3f1c12080;  1 drivers
v0x7ff3f1e1e290_0 .net "IFIDwaddr", 2 0, L_0x7ff3f1c12210;  1 drivers
v0x7ff3f1e1e330_0 .var "MEMWBALUOut", 15 0;
v0x7ff3f1e1e3f0_0 .var "MEMWBMemtoReg", 0 0;
v0x7ff3f1e1e4a0_0 .var "MEMWBRegWrite", 0 0;
v0x7ff3f1c04080_0 .var "MEMWBdmemrdata", 15 0;
v0x7ff3f1c04110_0 .var "MEMWBwaddr", 2 0;
v0x7ff3f1c041a0_0 .net "MemRead", 0 0, v0x7ff3f1e1ad60_0;  1 drivers
v0x7ff3f1c04230_0 .net "MemWrite", 0 0, v0x7ff3f1e1aea0_0;  1 drivers
v0x7ff3f1c08c00_0 .net "MemtoReg", 0 0, v0x7ff3f1e1ae00_0;  1 drivers
v0x7ff3f1c08c90_0 .var "PC", 31 0;
v0x7ff3f1c08d20_0 .net "PCControl", 1 0, v0x7ff3f1e1a9e0_0;  1 drivers
v0x7ff3f1c08db0_0 .net "PCPlus2", 31 0, L_0x7ff3f1c11610;  1 drivers
v0x7ff3f1c0feb0_0 .net "PCSrc", 0 0, L_0x7ff3f1c12fc0;  1 drivers
v0x7ff3f1c0ff40_0 .net "PCTempSignExt", 31 0, L_0x7ff3f1c118e0;  1 drivers
v0x7ff3f1c0ffd0_0 .net "RegWrite", 0 0, v0x7ff3f1e1b0f0_0;  1 drivers
L_0x10630d008 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x7ff3f1c10060_0 .net/2u *"_s0", 31 0, L_0x10630d008;  1 drivers
v0x7ff3f1c100f0_0 .net *"_s25", 0 0, L_0x7ff3f1c12310;  1 drivers
v0x7ff3f1c10180_0 .net *"_s26", 8 0, L_0x7ff3f1c123b0;  1 drivers
v0x7ff3f1c10210_0 .net *"_s30", 15 0, L_0x7ff3f1c12b60;  1 drivers
v0x7ff3f1c102a0_0 .net *"_s32", 14 0, L_0x7ff3f1c12a00;  1 drivers
L_0x10630d0e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7ff3f1c10330_0 .net *"_s34", 0 0, L_0x10630d0e0;  1 drivers
v0x7ff3f1c103c0_0 .net *"_s36", 15 0, L_0x7ff3f1c12c40;  1 drivers
L_0x10630d128 .functor BUFT 1, C4<0000000000000010>, C4<0>, C4<0>, C4<0>;
v0x7ff3f1c10450_0 .net/2u *"_s38", 15 0, L_0x10630d128;  1 drivers
v0x7ff3f1c104e0_0 .net *"_s5", 0 0, L_0x7ff3f1c11710;  1 drivers
v0x7ff3f1c10570_0 .net *"_s6", 15 0, L_0x7ff3f1c117b0;  1 drivers
v0x7ff3f1c10600_0 .net "aluout1", 15 0, v0x7ff3f1e19db0_0;  1 drivers
v0x7ff3f1c10690_0 .net "aluresult", 15 0, L_0x7ff3f1c12ed0;  alias, 1 drivers
v0x7ff3f1c10720_0 .net "alusrc2", 15 0, v0x7ff3f1e1a450_0;  1 drivers
v0x7ff3f1c107b0_0 .net "aluzero", 0 0, v0x7ff3f1e19f20_0;  1 drivers
v0x7ff3f1c10840_0 .net "branchaddr", 15 0, L_0x7ff3f1c12dd0;  1 drivers
v0x7ff3f1c108d0_0 .net "clock", 0 0, v0x7ff3f30010f0_0;  1 drivers
v0x7ff3f1c10960_0 .net "dmemaddr", 15 0, v0x7ff3f1e1c980_0;  alias, 1 drivers
v0x7ff3f1c109f0_0 .net "dmemrdata", 15 0, v0x7ff3f3000ca0_0;  alias, 1 drivers
v0x7ff3f1c10a80_0 .var "dmemread", 0 0;
v0x7ff3f1c10b10_0 .var "dmemwdata", 15 0;
v0x7ff3f1c10ba0_0 .var "dmemwrite", 0 0;
v0x7ff3f1c10c30_0 .net "imemaddr", 15 0, L_0x7ff3f1c119c0;  alias, 1 drivers
v0x7ff3f1c10cc0_0 .net "imemrdata", 15 0, v0x7ff3f30016b0_0;  1 drivers
v0x7ff3f1c10d50_0 .net "rdata1", 15 0, v0x7ff3f1e1c310_0;  1 drivers
v0x7ff3f1c10de0_0 .net "rdata2", 15 0, v0x7ff3f1e1c3a0_0;  1 drivers
v0x7ff3f1c10e70_0 .net "readreg2", 2 0, v0x7ff3f1e1b6e0_0;  1 drivers
v0x7ff3f1c10f00_0 .net "reg2loc", 0 0, v0x7ff3f1e1b050_0;  1 drivers
v0x7ff3f1c10f90_0 .net "reset", 0 0, v0x7ff3f1c11140_0;  1 drivers
v0x7ff3f1c11020_0 .net "wdata", 15 0, v0x7ff3f1e19790_0;  1 drivers
L_0x7ff3f1c11610 .arith/sum 32, v0x7ff3f1c08c90_0, L_0x10630d008;
L_0x7ff3f1c11710 .part v0x7ff3f1e1cf10_0, 15, 1;
LS_0x7ff3f1c117b0_0_0 .concat [ 1 1 1 1], L_0x7ff3f1c11710, L_0x7ff3f1c11710, L_0x7ff3f1c11710, L_0x7ff3f1c11710;
LS_0x7ff3f1c117b0_0_4 .concat [ 1 1 1 1], L_0x7ff3f1c11710, L_0x7ff3f1c11710, L_0x7ff3f1c11710, L_0x7ff3f1c11710;
LS_0x7ff3f1c117b0_0_8 .concat [ 1 1 1 1], L_0x7ff3f1c11710, L_0x7ff3f1c11710, L_0x7ff3f1c11710, L_0x7ff3f1c11710;
LS_0x7ff3f1c117b0_0_12 .concat [ 1 1 1 1], L_0x7ff3f1c11710, L_0x7ff3f1c11710, L_0x7ff3f1c11710, L_0x7ff3f1c11710;
L_0x7ff3f1c117b0 .concat [ 4 4 4 4], LS_0x7ff3f1c117b0_0_0, LS_0x7ff3f1c117b0_0_4, LS_0x7ff3f1c117b0_0_8, LS_0x7ff3f1c117b0_0_12;
L_0x7ff3f1c118e0 .concat [ 16 16 0 0], v0x7ff3f1e1cf10_0, L_0x7ff3f1c117b0;
L_0x7ff3f1c119c0 .part v0x7ff3f1c08c90_0, 0, 16;
L_0x7ff3f1c11ce0 .part v0x7ff3f30016b0_0, 13, 3;
L_0x7ff3f1c11e00 .part v0x7ff3f30016b0_0, 3, 3;
L_0x7ff3f1c11f20 .part v0x7ff3f30016b0_0, 10, 3;
L_0x7ff3f1c12080 .part v0x7ff3f30016b0_0, 0, 3;
L_0x7ff3f1c12170 .part v0x7ff3f30016b0_0, 6, 7;
L_0x7ff3f1c12210 .part v0x7ff3f30016b0_0, 0, 3;
L_0x7ff3f1c12310 .part L_0x7ff3f1c12170, 6, 1;
LS_0x7ff3f1c123b0_0_0 .concat [ 1 1 1 1], L_0x7ff3f1c12310, L_0x7ff3f1c12310, L_0x7ff3f1c12310, L_0x7ff3f1c12310;
LS_0x7ff3f1c123b0_0_4 .concat [ 1 1 1 1], L_0x7ff3f1c12310, L_0x7ff3f1c12310, L_0x7ff3f1c12310, L_0x7ff3f1c12310;
LS_0x7ff3f1c123b0_0_8 .concat [ 1 0 0 0], L_0x7ff3f1c12310;
L_0x7ff3f1c123b0 .concat [ 4 4 1 0], LS_0x7ff3f1c123b0_0_0, LS_0x7ff3f1c123b0_0_4, LS_0x7ff3f1c123b0_0_8;
L_0x7ff3f1c12450 .concat [ 7 9 0 0], L_0x7ff3f1c12170, L_0x7ff3f1c123b0;
L_0x7ff3f1c12a00 .part v0x7ff3f1e1dac0_0, 0, 15;
L_0x7ff3f1c12b60 .concat [ 1 15 0 0], L_0x10630d0e0, L_0x7ff3f1c12a00;
L_0x7ff3f1c12c40 .arith/sum 16, v0x7ff3f1e1d710_0, L_0x7ff3f1c12b60;
L_0x7ff3f1c12dd0 .arith/sub 16, L_0x7ff3f1c12c40, L_0x10630d128;
S_0x7ff3f1e19370 .scope module, "WB_Mux" "MUX2" 5 279, 3 228 0, S_0x7ff3f1e19070;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "result"
    .port_info 1 /INPUT 16 "indata0"
    .port_info 2 /INPUT 16 "indata1"
    .port_info 3 /INPUT 1 "select"
v0x7ff3f1e19620_0 .net "indata0", 15 0, v0x7ff3f1c04080_0;  1 drivers
v0x7ff3f1e196e0_0 .net "indata1", 15 0, v0x7ff3f1e1e330_0;  1 drivers
v0x7ff3f1e19790_0 .var "result", 15 0;
v0x7ff3f1e19850_0 .net "select", 0 0, v0x7ff3f1e1e3f0_0;  1 drivers
E_0x7ff3f1e195c0 .event edge, v0x7ff3f1e19850_0, v0x7ff3f1e196e0_0, v0x7ff3f1e19620_0;
S_0x7ff3f1e19950 .scope module, "alu1" "ALU" 5 228, 3 171 0, S_0x7ff3f1e19070;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "result"
    .port_info 1 /OUTPUT 1 "zero_result"
    .port_info 2 /INPUT 16 "indata0"
    .port_info 3 /INPUT 16 "indata1"
    .port_info 4 /INPUT 3 "select"
v0x7ff3f1e19c50_0 .net "indata0", 15 0, v0x7ff3f1e1d7c0_0;  1 drivers
v0x7ff3f1e19d00_0 .net "indata1", 15 0, v0x7ff3f1e1a450_0;  alias, 1 drivers
v0x7ff3f1e19db0_0 .var "result", 15 0;
v0x7ff3f1e19e70_0 .net "select", 2 0, v0x7ff3f1e1d120_0;  1 drivers
v0x7ff3f1e19f20_0 .var "zero_result", 0 0;
E_0x7ff3f1e19bd0 .event edge, v0x7ff3f1e19db0_0;
E_0x7ff3f1e19c00 .event edge, v0x7ff3f1e19e70_0, v0x7ff3f1e19d00_0, v0x7ff3f1e19c50_0;
S_0x7ff3f1e1a080 .scope module, "alumux" "MUX2" 5 221, 3 228 0, S_0x7ff3f1e19070;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "result"
    .port_info 1 /INPUT 16 "indata0"
    .port_info 2 /INPUT 16 "indata1"
    .port_info 3 /INPUT 1 "select"
v0x7ff3f1e1a2f0_0 .net "indata0", 15 0, v0x7ff3f1e1d880_0;  1 drivers
v0x7ff3f1e1a3a0_0 .net "indata1", 15 0, v0x7ff3f1e1dac0_0;  1 drivers
v0x7ff3f1e1a450_0 .var "result", 15 0;
v0x7ff3f1e1a520_0 .net "select", 0 0, v0x7ff3f1e1d070_0;  1 drivers
E_0x7ff3f1e1a2a0 .event edge, v0x7ff3f1e1a520_0, v0x7ff3f1e1a3a0_0, v0x7ff3f1e1a2f0_0;
S_0x7ff3f1e1a610 .scope module, "control1" "Control" 5 157, 6 10 0, S_0x7ff3f1e19070;
 .timescale 0 0;
    .port_info 0 /OUTPUT 2 "PCControl"
    .port_info 1 /OUTPUT 1 "reg2loc"
    .port_info 2 /OUTPUT 1 "branch"
    .port_info 3 /OUTPUT 1 "memread"
    .port_info 4 /OUTPUT 1 "memtoreg"
    .port_info 5 /OUTPUT 3 "alu_select"
    .port_info 6 /OUTPUT 1 "memwrite"
    .port_info 7 /OUTPUT 1 "alusrc"
    .port_info 8 /OUTPUT 1 "regwrite"
    .port_info 9 /INPUT 3 "opcode"
    .port_info 10 /INPUT 1 "clock"
    .port_info 11 /INPUT 1 "reset"
v0x7ff3f1e1a9e0_0 .var "PCControl", 1 0;
v0x7ff3f1e1aaa0_0 .var "alu_select", 2 0;
v0x7ff3f1e1ab40_0 .var "alusrc", 0 0;
v0x7ff3f1e1abf0_0 .var "branch", 0 0;
v0x7ff3f1e1ac80_0 .net "clock", 0 0, v0x7ff3f30010f0_0;  alias, 1 drivers
v0x7ff3f1e1ad60_0 .var "memread", 0 0;
v0x7ff3f1e1ae00_0 .var "memtoreg", 0 0;
v0x7ff3f1e1aea0_0 .var "memwrite", 0 0;
v0x7ff3f1e1af40_0 .net "opcode", 2 0, L_0x7ff3f1c11ce0;  alias, 1 drivers
v0x7ff3f1e1b050_0 .var "reg2loc", 0 0;
v0x7ff3f1e1b0f0_0 .var "regwrite", 0 0;
v0x7ff3f1e1b190_0 .net "reset", 0 0, v0x7ff3f1c11140_0;  alias, 1 drivers
E_0x7ff3f1e1a950/0 .event edge, v0x7ff3f1e1af40_0;
E_0x7ff3f1e1a950/1 .event posedge, v0x7ff3f1e1ac80_0;
E_0x7ff3f1e1a950 .event/or E_0x7ff3f1e1a950/0, E_0x7ff3f1e1a950/1;
E_0x7ff3f1e1a9a0 .event posedge, v0x7ff3f1e1ac80_0;
S_0x7ff3f1e1b350 .scope module, "regmux" "MUX2_3" 5 172, 3 204 0, S_0x7ff3f1e19070;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "result"
    .port_info 1 /INPUT 3 "indata0"
    .port_info 2 /INPUT 3 "indata1"
    .port_info 3 /INPUT 1 "select"
v0x7ff3f1e1b570_0 .net "indata0", 2 0, L_0x7ff3f1c11f20;  alias, 1 drivers
v0x7ff3f1e1b630_0 .net "indata1", 2 0, L_0x7ff3f1c12080;  alias, 1 drivers
v0x7ff3f1e1b6e0_0 .var "result", 2 0;
v0x7ff3f1e1b7a0_0 .net "select", 0 0, v0x7ff3f1e1b050_0;  alias, 1 drivers
E_0x7ff3f1e1b510 .event edge, v0x7ff3f1e1b050_0, v0x7ff3f1e1b630_0, v0x7ff3f1e1b570_0;
S_0x7ff3f1e1b8a0 .scope module, "rfile1" "RegFile" 5 181, 3 121 0, S_0x7ff3f1e19070;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "rdata1"
    .port_info 1 /OUTPUT 16 "rdata2"
    .port_info 2 /INPUT 1 "clock"
    .port_info 3 /INPUT 16 "wdata"
    .port_info 4 /INPUT 3 "waddr"
    .port_info 5 /INPUT 3 "raddr1"
    .port_info 6 /INPUT 3 "raddr2"
    .port_info 7 /INPUT 1 "write"
v0x7ff3f1e1bc20_0 .net *"_s13", 15 0, L_0x7ff3f1c12840;  1 drivers
v0x7ff3f1e1bce0_0 .net *"_s15", 4 0, L_0x7ff3f1c128e0;  1 drivers
L_0x10630d098 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7ff3f1e1bd90_0 .net *"_s18", 1 0, L_0x10630d098;  1 drivers
v0x7ff3f1e1be50_0 .net *"_s4", 15 0, L_0x7ff3f1c126c0;  1 drivers
v0x7ff3f1e1bf00_0 .net *"_s6", 4 0, L_0x7ff3f1c12760;  1 drivers
L_0x10630d050 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7ff3f1e1bff0_0 .net *"_s9", 1 0, L_0x10630d050;  1 drivers
v0x7ff3f1e1c0a0_0 .net "clock", 0 0, v0x7ff3f30010f0_0;  alias, 1 drivers
v0x7ff3f1e1c130_0 .net "raddr1", 2 0, L_0x7ff3f1c11e00;  alias, 1 drivers
v0x7ff3f1e1c1d0_0 .net "raddr2", 2 0, v0x7ff3f1e1b6e0_0;  alias, 1 drivers
v0x7ff3f1e1c310_0 .var "rdata1", 15 0;
v0x7ff3f1e1c3a0_0 .var "rdata2", 15 0;
v0x7ff3f1e1c430 .array "regcell", 7 0, 15 0;
v0x7ff3f1e1c4c0_0 .net "waddr", 2 0, v0x7ff3f1c04110_0;  1 drivers
v0x7ff3f1e1c570_0 .net "wdata", 15 0, v0x7ff3f1e19790_0;  alias, 1 drivers
v0x7ff3f1e1c630_0 .net "write", 0 0, v0x7ff3f1e1e4a0_0;  1 drivers
E_0x7ff3f1e1bb60 .event edge, L_0x7ff3f1c12840, v0x7ff3f1e1b6e0_0;
E_0x7ff3f1e1bbb0 .event edge, L_0x7ff3f1c126c0, v0x7ff3f1e1c130_0;
E_0x7ff3f1e1bbf0 .event negedge, v0x7ff3f1e1ac80_0;
L_0x7ff3f1c126c0 .array/port v0x7ff3f1e1c430, L_0x7ff3f1c12760;
L_0x7ff3f1c12760 .concat [ 3 2 0 0], L_0x7ff3f1c11e00, L_0x10630d050;
L_0x7ff3f1c12840 .array/port v0x7ff3f1e1c430, L_0x7ff3f1c128e0;
L_0x7ff3f1c128e0 .concat [ 3 2 0 0], v0x7ff3f1e1b6e0_0, L_0x10630d098;
S_0x7ff3f3000080 .scope module, "datamemdevice" "DMemory_IO" 4 88, 3 43 0, S_0x7ff3f1e090c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "rdata"
    .port_info 1 /OUTPUT 7 "io_display"
    .port_info 2 /INPUT 1 "clock"
    .port_info 3 /INPUT 16 "addr"
    .port_info 4 /INPUT 16 "wdata"
    .port_info 5 /INPUT 1 "write"
    .port_info 6 /INPUT 1 "read"
    .port_info 7 /INPUT 1 "io_sw0"
    .port_info 8 /INPUT 1 "io_sw1"
L_0x7ff3f1c13440 .functor BUFZ 16, L_0x7ff3f1c13120, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x7ff3f30003e0_0 .net *"_s0", 15 0, L_0x7ff3f1c13120;  1 drivers
v0x7ff3f30004a0_0 .net *"_s3", 6 0, L_0x7ff3f1c131c0;  1 drivers
v0x7ff3f3000550_0 .net *"_s4", 8 0, L_0x7ff3f1c132e0;  1 drivers
L_0x10630d200 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7ff3f3000610_0 .net *"_s7", 1 0, L_0x10630d200;  1 drivers
v0x7ff3f30006c0_0 .net "addr", 15 0, v0x7ff3f1e1c980_0;  alias, 1 drivers
v0x7ff3f30007a0_0 .net "clock", 0 0, v0x7ff3f30010f0_0;  alias, 1 drivers
v0x7ff3f3000830_0 .var "io_display", 6 0;
L_0x10630d248 .functor BUFT 1, C4<0000000000000010>, C4<0>, C4<0>, C4<0>;
v0x7ff3f30008e0_0 .net "io_rdata", 15 0, L_0x10630d248;  1 drivers
v0x7ff3f3000990_0 .net "io_sw0", 0 0, L_0x10630d170;  alias, 1 drivers
v0x7ff3f3000ab0_0 .net "io_sw1", 0 0, L_0x10630d1b8;  alias, 1 drivers
v0x7ff3f3000b50_0 .net "mem_rdata", 15 0, L_0x7ff3f1c13440;  1 drivers
v0x7ff3f3000c00 .array "memcell", 127 0, 15 0;
v0x7ff3f3000ca0_0 .var "rdata", 15 0;
v0x7ff3f3000d60_0 .net "read", 0 0, v0x7ff3f1c10a80_0;  alias, 1 drivers
v0x7ff3f3000e10_0 .net "wdata", 15 0, v0x7ff3f1c10b10_0;  alias, 1 drivers
v0x7ff3f3000ed0_0 .net "write", 0 0, v0x7ff3f1c10ba0_0;  alias, 1 drivers
E_0x7ff3f3000380 .event edge, v0x7ff3f1c10a80_0, v0x7ff3f30008e0_0, v0x7ff3f3000b50_0, v0x7ff3f1c10960_0;
L_0x7ff3f1c13120 .array/port v0x7ff3f3000c00, L_0x7ff3f1c132e0;
L_0x7ff3f1c131c0 .part v0x7ff3f1e1c980_0, 1, 7;
L_0x7ff3f1c132e0 .concat [ 7 2 0 0], L_0x7ff3f1c131c0, L_0x10630d200;
    .scope S_0x7ff3f1e05190;
T_0 ;
    %wait E_0x7ff3f1e01790;
    %load/vec4 v0x7ff3f1e186c0_0;
    %parti/s 3, 1, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7ff3f1e18760_0, 0, 16;
    %jmp T_0.7;
T_0.0 ;
    %pushi/vec4 49402, 0, 16;
    %store/vec4 v0x7ff3f1e18760_0, 0, 16;
    %jmp T_0.7;
T_0.1 ;
    %pushi/vec4 7228, 0, 16;
    %store/vec4 v0x7ff3f1e18760_0, 0, 16;
    %jmp T_0.7;
T_0.2 ;
    %pushi/vec4 49026, 0, 16;
    %store/vec4 v0x7ff3f1e18760_0, 0, 16;
    %jmp T_0.7;
T_0.3 ;
    %pushi/vec4 49508, 0, 16;
    %store/vec4 v0x7ff3f1e18760_0, 0, 16;
    %jmp T_0.7;
T_0.4 ;
    %pushi/vec4 57298, 0, 16;
    %store/vec4 v0x7ff3f1e18760_0, 0, 16;
    %jmp T_0.7;
T_0.5 ;
    %pushi/vec4 48967, 0, 16;
    %store/vec4 v0x7ff3f1e18760_0, 0, 16;
    %jmp T_0.7;
T_0.7 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7ff3f1e05560;
T_1 ;
    %wait E_0x7ff3f1e18840;
    %load/vec4 v0x7ff3f1e18c70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %jmp T_1.4;
T_1.0 ;
    %load/vec4 v0x7ff3f1e188a0_0;
    %store/vec4 v0x7ff3f1e18b80_0, 0, 16;
    %jmp T_1.4;
T_1.1 ;
    %load/vec4 v0x7ff3f1e18960_0;
    %store/vec4 v0x7ff3f1e18b80_0, 0, 16;
    %jmp T_1.4;
T_1.2 ;
    %load/vec4 v0x7ff3f1e18a10_0;
    %store/vec4 v0x7ff3f1e18b80_0, 0, 16;
    %jmp T_1.4;
T_1.3 ;
    %load/vec4 v0x7ff3f1e18ad0_0;
    %store/vec4 v0x7ff3f1e18b80_0, 0, 16;
    %jmp T_1.4;
T_1.4 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7ff3f1e1a610;
T_2 ;
    %wait E_0x7ff3f1e1a9a0;
    %load/vec4 v0x7ff3f1e1b190_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7ff3f1e1a9e0_0, 0, 2;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7ff3f1e1a9e0_0;
    %addi 1, 0, 2;
    %store/vec4 v0x7ff3f1e1a9e0_0, 0, 2;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7ff3f1e1a610;
T_3 ;
    %wait E_0x7ff3f1e1a950;
    %load/vec4 v0x7ff3f1e1a9e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3f1e1abf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3f1e1ad60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3f1e1ae00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3f1e1b0f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3f1e1aea0_0, 0, 1;
    %jmp T_3.5;
T_3.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3f1e1abf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3f1e1ad60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3f1e1ae00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3f1e1b0f0_0, 0, 1;
    %jmp T_3.5;
T_3.1 ;
    %load/vec4 v0x7ff3f1e1af40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3f1e1abf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3f1e1ad60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3f1e1ae00_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7ff3f1e1aaa0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3f1e1aea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3f1e1ab40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3f1e1b0f0_0, 0, 1;
    %jmp T_3.13;
T_3.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3f1e1b050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3f1e1abf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3f1e1ad60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff3f1e1ae00_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7ff3f1e1aaa0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3f1e1aea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3f1e1ab40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff3f1e1b0f0_0, 0, 1;
    %jmp T_3.13;
T_3.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3f1e1b050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3f1e1abf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3f1e1ad60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff3f1e1ae00_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7ff3f1e1aaa0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3f1e1aea0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff3f1e1ab40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff3f1e1b0f0_0, 0, 1;
    %jmp T_3.13;
T_3.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff3f1e1b050_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff3f1e1abf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3f1e1ad60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3f1e1ae00_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7ff3f1e1aaa0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3f1e1aea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3f1e1ab40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3f1e1b0f0_0, 0, 1;
    %jmp T_3.13;
T_3.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3f1e1abf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff3f1e1ad60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff3f1e1ae00_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7ff3f1e1aaa0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3f1e1aea0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff3f1e1ab40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff3f1e1b0f0_0, 0, 1;
    %jmp T_3.13;
T_3.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3f1e1abf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3f1e1ad60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3f1e1ae00_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7ff3f1e1aaa0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff3f1e1aea0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff3f1e1ab40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3f1e1b0f0_0, 0, 1;
    %jmp T_3.13;
T_3.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3f1e1abf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3f1e1ad60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3f1e1ae00_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x7ff3f1e1aaa0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3f1e1aea0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff3f1e1ab40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff3f1e1b0f0_0, 0, 1;
    %jmp T_3.13;
T_3.13 ;
    %pop/vec4 1;
    %jmp T_3.5;
T_3.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3f1e1abf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3f1e1ad60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3f1e1ae00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3f1e1b0f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3f1e1aea0_0, 0, 1;
    %jmp T_3.5;
T_3.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3f1e1abf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3f1e1ad60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3f1e1ae00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3f1e1b0f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3f1e1aea0_0, 0, 1;
    %jmp T_3.5;
T_3.5 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7ff3f1e1b350;
T_4 ;
    %wait E_0x7ff3f1e1b510;
    %load/vec4 v0x7ff3f1e1b7a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %jmp T_4.2;
T_4.0 ;
    %load/vec4 v0x7ff3f1e1b570_0;
    %store/vec4 v0x7ff3f1e1b6e0_0, 0, 3;
    %jmp T_4.2;
T_4.1 ;
    %load/vec4 v0x7ff3f1e1b630_0;
    %store/vec4 v0x7ff3f1e1b6e0_0, 0, 3;
    %jmp T_4.2;
T_4.2 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7ff3f1e1b8a0;
T_5 ;
    %wait E_0x7ff3f1e1bbf0;
    %load/vec4 v0x7ff3f1e1c630_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x7ff3f1e1c570_0;
    %load/vec4 v0x7ff3f1e1c4c0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff3f1e1c430, 0, 4;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7ff3f1e1b8a0;
T_6 ;
    %wait E_0x7ff3f1e1bbb0;
    %load/vec4 v0x7ff3f1e1c130_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7ff3f1e1c310_0, 0, 16;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x7ff3f1e1c130_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x7ff3f1e1c430, 4;
    %store/vec4 v0x7ff3f1e1c310_0, 0, 16;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7ff3f1e1b8a0;
T_7 ;
    %wait E_0x7ff3f1e1bb60;
    %load/vec4 v0x7ff3f1e1c1d0_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7ff3f1e1c3a0_0, 0, 16;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x7ff3f1e1c1d0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x7ff3f1e1c430, 4;
    %store/vec4 v0x7ff3f1e1c3a0_0, 0, 16;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x7ff3f1e1a080;
T_8 ;
    %wait E_0x7ff3f1e1a2a0;
    %load/vec4 v0x7ff3f1e1a520_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %jmp T_8.2;
T_8.0 ;
    %load/vec4 v0x7ff3f1e1a2f0_0;
    %store/vec4 v0x7ff3f1e1a450_0, 0, 16;
    %jmp T_8.2;
T_8.1 ;
    %load/vec4 v0x7ff3f1e1a3a0_0;
    %store/vec4 v0x7ff3f1e1a450_0, 0, 16;
    %jmp T_8.2;
T_8.2 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x7ff3f1e19950;
T_9 ;
    %wait E_0x7ff3f1e19c00;
    %load/vec4 v0x7ff3f1e19e70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7ff3f1e19db0_0, 0, 16;
    %jmp T_9.6;
T_9.0 ;
    %load/vec4 v0x7ff3f1e19c50_0;
    %load/vec4 v0x7ff3f1e19d00_0;
    %add;
    %store/vec4 v0x7ff3f1e19db0_0, 0, 16;
    %jmp T_9.6;
T_9.1 ;
    %load/vec4 v0x7ff3f1e19c50_0;
    %load/vec4 v0x7ff3f1e19d00_0;
    %sub;
    %store/vec4 v0x7ff3f1e19db0_0, 0, 16;
    %jmp T_9.6;
T_9.2 ;
    %load/vec4 v0x7ff3f1e19d00_0;
    %store/vec4 v0x7ff3f1e19db0_0, 0, 16;
    %jmp T_9.6;
T_9.3 ;
    %load/vec4 v0x7ff3f1e19c50_0;
    %load/vec4 v0x7ff3f1e19d00_0;
    %or;
    %store/vec4 v0x7ff3f1e19db0_0, 0, 16;
    %jmp T_9.6;
T_9.4 ;
    %load/vec4 v0x7ff3f1e19c50_0;
    %load/vec4 v0x7ff3f1e19d00_0;
    %and;
    %store/vec4 v0x7ff3f1e19db0_0, 0, 16;
    %jmp T_9.6;
T_9.6 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x7ff3f1e19950;
T_10 ;
    %wait E_0x7ff3f1e19bd0;
    %load/vec4 v0x7ff3f1e19db0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff3f1e19f20_0, 0, 1;
    %jmp T_10.1;
T_10.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3f1e19f20_0, 0, 1;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x7ff3f1e19370;
T_11 ;
    %wait E_0x7ff3f1e195c0;
    %load/vec4 v0x7ff3f1e19850_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %jmp T_11.2;
T_11.0 ;
    %load/vec4 v0x7ff3f1e19620_0;
    %store/vec4 v0x7ff3f1e19790_0, 0, 16;
    %jmp T_11.2;
T_11.1 ;
    %load/vec4 v0x7ff3f1e196e0_0;
    %store/vec4 v0x7ff3f1e19790_0, 0, 16;
    %jmp T_11.2;
T_11.2 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x7ff3f1e19070;
T_12 ;
    %wait E_0x7ff3f1e1a9a0;
    %load/vec4 v0x7ff3f1c10f90_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff3f1c08c90_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x7ff3f1c08d20_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %load/vec4 v0x7ff3f1c08db0_0;
    %assign/vec4 v0x7ff3f1c08c90_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0x7ff3f1c08d20_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_12.4, 4;
    %load/vec4 v0x7ff3f1c0feb0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_12.6, 4;
    %load/vec4 v0x7ff3f1c0ff40_0;
    %assign/vec4 v0x7ff3f1c08c90_0, 0;
    %jmp T_12.7;
T_12.6 ;
    %load/vec4 v0x7ff3f1c08c90_0;
    %assign/vec4 v0x7ff3f1c08c90_0, 0;
T_12.7 ;
    %jmp T_12.5;
T_12.4 ;
    %load/vec4 v0x7ff3f1c08c90_0;
    %assign/vec4 v0x7ff3f1c08c90_0, 0;
T_12.5 ;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x7ff3f1e19070;
T_13 ;
    %wait E_0x7ff3f1e1bbf0;
    %load/vec4 v0x7ff3f1c10cc0_0;
    %assign/vec4 v0x7ff3f1e1dd60_0, 0;
    %load/vec4 v0x7ff3f1c08db0_0;
    %pad/u 16;
    %assign/vec4 v0x7ff3f1e1dff0_0, 0;
    %jmp T_13;
    .thread T_13;
    .scope S_0x7ff3f1e19070;
T_14 ;
    %wait E_0x7ff3f1e1a9a0;
    %load/vec4 v0x7ff3f1e1dff0_0;
    %assign/vec4 v0x7ff3f1e1d710_0, 0;
    %load/vec4 v0x7ff3f1c10d50_0;
    %assign/vec4 v0x7ff3f1e1d7c0_0, 0;
    %load/vec4 v0x7ff3f1c10de0_0;
    %assign/vec4 v0x7ff3f1e1d880_0, 0;
    %load/vec4 v0x7ff3f1e1dd60_0;
    %assign/vec4 v0x7ff3f1e1d3d0_0, 0;
    %load/vec4 v0x7ff3f1e1dc00_0;
    %assign/vec4 v0x7ff3f1e1dac0_0, 0;
    %load/vec4 v0x7ff3f1e1c840_0;
    %assign/vec4 v0x7ff3f1e1d120_0, 0;
    %load/vec4 v0x7ff3f1e1c780_0;
    %assign/vec4 v0x7ff3f1e1d070_0, 0;
    %load/vec4 v0x7ff3f1c0ffd0_0;
    %assign/vec4 v0x7ff3f1e1d910_0, 0;
    %load/vec4 v0x7ff3f1e1c8d0_0;
    %assign/vec4 v0x7ff3f1e1d1b0_0, 0;
    %load/vec4 v0x7ff3f1c04230_0;
    %assign/vec4 v0x7ff3f1e1d520_0, 0;
    %load/vec4 v0x7ff3f1c041a0_0;
    %assign/vec4 v0x7ff3f1e1d480_0, 0;
    %load/vec4 v0x7ff3f1c08c00_0;
    %assign/vec4 v0x7ff3f1e1d5c0_0, 0;
    %load/vec4 v0x7ff3f1e1d2f0_0;
    %pad/u 4;
    %assign/vec4 v0x7ff3f1e1d660_0, 0;
    %load/vec4 v0x7ff3f1e1e080_0;
    %assign/vec4 v0x7ff3f1e1d9a0_0, 0;
    %load/vec4 v0x7ff3f1e1e130_0;
    %assign/vec4 v0x7ff3f1e1da30_0, 0;
    %load/vec4 v0x7ff3f1e1dcb0_0;
    %assign/vec4 v0x7ff3f1e1d240_0, 0;
    %load/vec4 v0x7ff3f1e1e290_0;
    %assign/vec4 v0x7ff3f1e1db70_0, 0;
    %jmp T_14;
    .thread T_14;
    .scope S_0x7ff3f1e19070;
T_15 ;
    %wait E_0x7ff3f1e1a9a0;
    %load/vec4 v0x7ff3f1c10600_0;
    %assign/vec4 v0x7ff3f1e1c980_0, 0;
    %load/vec4 v0x7ff3f1c107b0_0;
    %assign/vec4 v0x7ff3f1e1ca10_0, 0;
    %load/vec4 v0x7ff3f1e1d910_0;
    %assign/vec4 v0x7ff3f1e1ce70_0, 0;
    %load/vec4 v0x7ff3f1e1d1b0_0;
    %assign/vec4 v0x7ff3f1e1cae0_0, 0;
    %load/vec4 v0x7ff3f1e1d520_0;
    %assign/vec4 v0x7ff3f1e1cc20_0, 0;
    %load/vec4 v0x7ff3f1e1d480_0;
    %assign/vec4 v0x7ff3f1e1cb80_0, 0;
    %load/vec4 v0x7ff3f1e1d5c0_0;
    %assign/vec4 v0x7ff3f1e1ccc0_0, 0;
    %load/vec4 v0x7ff3f1e1db70_0;
    %assign/vec4 v0x7ff3f1e1cfc0_0, 0;
    %load/vec4 v0x7ff3f1c10840_0;
    %assign/vec4 v0x7ff3f1e1cf10_0, 0;
    %load/vec4 v0x7ff3f1e1d880_0;
    %assign/vec4 v0x7ff3f1e1cdd0_0, 0;
    %jmp T_15;
    .thread T_15;
    .scope S_0x7ff3f1e19070;
T_16 ;
    %wait E_0x7ff3f1e1a9a0;
    %load/vec4 v0x7ff3f1e1ce70_0;
    %assign/vec4 v0x7ff3f1e1e4a0_0, 0;
    %load/vec4 v0x7ff3f1e1ccc0_0;
    %assign/vec4 v0x7ff3f1e1e3f0_0, 0;
    %load/vec4 v0x7ff3f1c109f0_0;
    %assign/vec4 v0x7ff3f1c04080_0, 0;
    %load/vec4 v0x7ff3f1e1c980_0;
    %assign/vec4 v0x7ff3f1e1e330_0, 0;
    %load/vec4 v0x7ff3f1e1cfc0_0;
    %assign/vec4 v0x7ff3f1c04110_0, 0;
    %load/vec4 v0x7ff3f1e1cb80_0;
    %assign/vec4 v0x7ff3f1c10a80_0, 0;
    %load/vec4 v0x7ff3f1e1cc20_0;
    %assign/vec4 v0x7ff3f1c10ba0_0, 0;
    %load/vec4 v0x7ff3f1e1cdd0_0;
    %assign/vec4 v0x7ff3f1c10b10_0, 0;
    %jmp T_16;
    .thread T_16;
    .scope S_0x7ff3f3000080;
T_17 ;
    %wait E_0x7ff3f3000380;
    %load/vec4 v0x7ff3f3000d60_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_17.0, 4;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7ff3f3000ca0_0, 0, 16;
    %jmp T_17.1;
T_17.0 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7ff3f30006c0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x7ff3f30006c0_0;
    %pad/u 32;
    %cmpi/u 256, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x7ff3f3000b50_0;
    %store/vec4 v0x7ff3f3000ca0_0, 0, 16;
    %jmp T_17.3;
T_17.2 ;
    %load/vec4 v0x7ff3f30006c0_0;
    %cmpi/e 65520, 0, 16;
    %jmp/0xz  T_17.4, 4;
    %load/vec4 v0x7ff3f30008e0_0;
    %store/vec4 v0x7ff3f3000ca0_0, 0, 16;
    %jmp T_17.5;
T_17.4 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7ff3f3000ca0_0, 0, 16;
T_17.5 ;
T_17.3 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x7ff3f3000080;
T_18 ;
    %wait E_0x7ff3f1e1a9a0;
    %load/vec4 v0x7ff3f3000ed0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7ff3f30006c0_0;
    %pushi/vec4 65530, 0, 16;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0x7ff3f3000e10_0;
    %parti/s 7, 0, 2;
    %assign/vec4 v0x7ff3f3000830_0, 0;
T_18.0 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x7ff3f3000080;
T_19 ;
    %wait E_0x7ff3f1e1a9a0;
    %load/vec4 v0x7ff3f3000ed0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7ff3f30006c0_0;
    %parti/s 8, 8, 5;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v0x7ff3f3000e10_0;
    %load/vec4 v0x7ff3f30006c0_0;
    %parti/s 7, 1, 2;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff3f3000c00, 0, 4;
T_19.0 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x7ff3f1e090c0;
T_20 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3f30010f0_0, 0, 1;
    %end;
    .thread T_20;
    .scope S_0x7ff3f1e090c0;
T_21 ;
    %delay 1, 0;
    %load/vec4 v0x7ff3f30010f0_0;
    %inv;
    %store/vec4 v0x7ff3f30010f0_0, 0, 1;
    %jmp T_21;
    .thread T_21;
    .scope S_0x7ff3f1e090c0;
T_22 ;
    %pushi/vec4 49401, 0, 16;
    %store/vec4 v0x7ff3f30016b0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff3f1c11140_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff3f1c11140_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 49531, 0, 16;
    %store/vec4 v0x7ff3f30016b0_0, 0, 16;
    %delay 10, 0;
    %pushi/vec4 49433, 0, 16;
    %store/vec4 v0x7ff3f30016b0_0, 0, 16;
    %delay 10, 0;
    %pushi/vec4 7196, 0, 16;
    %store/vec4 v0x7ff3f30016b0_0, 0, 16;
    %delay 10, 0;
    %vpi_call 4 48 "$stop" {0 0 0};
    %end;
    .thread T_22;
    .scope S_0x7ff3f1e090c0;
T_23 ;
    %vpi_call 4 53 "$display", "IMem(PC,Instr),ALU(Result,Out), ALU(Clock,Reset)\012" {0 0 0};
    %vpi_call 4 54 "$monitor", "PC(%d,%b) ALU(%d,%d) [%b,%b] ", v0x7ff3f3001620_0, v0x7ff3f30016b0_0, v0x7ff3f3001060_0, v0x7ff3f3001210_0, v0x7ff3f30010f0_0, v0x7ff3f1c11140_0 {0 0 0};
    %end;
    .thread T_23;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "IM1.V";
    "Parts.V";
    "testbenchLEGLiteP0.V";
    "LEGLiteP0.V";
    "LEGLite-Control.V";
