Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto bb97dd216fa34cd8bdc782c754f86db3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot AND_GATE_tb_behav xil_defaultlib.AND_GATE_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
