<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>radeon_reg.h source code [netbsd/sys/external/bsd/drm2/dist/drm/radeon/radeon_reg.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/external/bsd/drm2/dist/drm/radeon/radeon_reg.h'; var root_path = '../../../../../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../../../../..'>netbsd</a>/<a href='../../../../../..'>sys</a>/<a href='../../../../..'>external</a>/<a href='../../../..'>bsd</a>/<a href='../../..'>drm2</a>/<a href='../..'>dist</a>/<a href='..'>drm</a>/<a href='./'>radeon</a>/<a href='radeon_reg.h.html'>radeon_reg.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*	$NetBSD: radeon_reg.h,v 1.2 2018/08/27 04:58:36 riastradh Exp $	*/</i></td></tr>
<tr><th id="2">2</th><td></td></tr>
<tr><th id="3">3</th><td><i>/*</i></td></tr>
<tr><th id="4">4</th><td><i> * Copyright 2000 ATI Technologies Inc., Markham, Ontario, and</i></td></tr>
<tr><th id="5">5</th><td><i> *                VA Linux Systems Inc., Fremont, California.</i></td></tr>
<tr><th id="6">6</th><td><i> *</i></td></tr>
<tr><th id="7">7</th><td><i> * All Rights Reserved.</i></td></tr>
<tr><th id="8">8</th><td><i> *</i></td></tr>
<tr><th id="9">9</th><td><i> * Permission is hereby granted, free of charge, to any person obtaining</i></td></tr>
<tr><th id="10">10</th><td><i> * a copy of this software and associated documentation files (the</i></td></tr>
<tr><th id="11">11</th><td><i> * "Software"), to deal in the Software without restriction, including</i></td></tr>
<tr><th id="12">12</th><td><i> * without limitation on the rights to use, copy, modify, merge,</i></td></tr>
<tr><th id="13">13</th><td><i> * publish, distribute, sublicense, and/or sell copies of the Software,</i></td></tr>
<tr><th id="14">14</th><td><i> * and to permit persons to whom the Software is furnished to do so,</i></td></tr>
<tr><th id="15">15</th><td><i> * subject to the following conditions:</i></td></tr>
<tr><th id="16">16</th><td><i> *</i></td></tr>
<tr><th id="17">17</th><td><i> * The above copyright notice and this permission notice (including the</i></td></tr>
<tr><th id="18">18</th><td><i> * next paragraph) shall be included in all copies or substantial</i></td></tr>
<tr><th id="19">19</th><td><i> * portions of the Software.</i></td></tr>
<tr><th id="20">20</th><td><i> *</i></td></tr>
<tr><th id="21">21</th><td><i> * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,</i></td></tr>
<tr><th id="22">22</th><td><i> * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF</i></td></tr>
<tr><th id="23">23</th><td><i> * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND</i></td></tr>
<tr><th id="24">24</th><td><i> * NON-INFRINGEMENT.  IN NO EVENT SHALL ATI, VA LINUX SYSTEMS AND/OR</i></td></tr>
<tr><th id="25">25</th><td><i> * THEIR SUPPLIERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,</i></td></tr>
<tr><th id="26">26</th><td><i> * WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,</i></td></tr>
<tr><th id="27">27</th><td><i> * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER</i></td></tr>
<tr><th id="28">28</th><td><i> * DEALINGS IN THE SOFTWARE.</i></td></tr>
<tr><th id="29">29</th><td><i> */</i></td></tr>
<tr><th id="30">30</th><td></td></tr>
<tr><th id="31">31</th><td><i>/*</i></td></tr>
<tr><th id="32">32</th><td><i> * Authors:</i></td></tr>
<tr><th id="33">33</th><td><i> *   Kevin E. Martin &lt;martin@xfree86.org&gt;</i></td></tr>
<tr><th id="34">34</th><td><i> *   Rickard E. Faith &lt;faith@valinux.com&gt;</i></td></tr>
<tr><th id="35">35</th><td><i> *   Alan Hourihane &lt;alanh@fairlite.demon.co.uk&gt;</i></td></tr>
<tr><th id="36">36</th><td><i> *</i></td></tr>
<tr><th id="37">37</th><td><i> * References:</i></td></tr>
<tr><th id="38">38</th><td><i> *</i></td></tr>
<tr><th id="39">39</th><td><i> * !!!! FIXME !!!!</i></td></tr>
<tr><th id="40">40</th><td><i> *   RAGE 128 VR/ RAGE 128 GL Register Reference Manual (Technical</i></td></tr>
<tr><th id="41">41</th><td><i> *   Reference Manual P/N RRG-G04100-C Rev. 0.04), ATI Technologies: April</i></td></tr>
<tr><th id="42">42</th><td><i> *   1999.</i></td></tr>
<tr><th id="43">43</th><td><i> *</i></td></tr>
<tr><th id="44">44</th><td><i> * !!!! FIXME !!!!</i></td></tr>
<tr><th id="45">45</th><td><i> *   RAGE 128 Software Development Manual (Technical Reference Manual P/N</i></td></tr>
<tr><th id="46">46</th><td><i> *   SDK-G04000 Rev. 0.01), ATI Technologies: June 1999.</i></td></tr>
<tr><th id="47">47</th><td><i> *</i></td></tr>
<tr><th id="48">48</th><td><i> */</i></td></tr>
<tr><th id="49">49</th><td></td></tr>
<tr><th id="50">50</th><td><i>/* !!!! FIXME !!!!  NOTE: THIS FILE HAS BEEN CONVERTED FROM r128_reg.h</i></td></tr>
<tr><th id="51">51</th><td><i> * AND CONTAINS REGISTERS AND REGISTER DEFINITIONS THAT ARE NOT CORRECT</i></td></tr>
<tr><th id="52">52</th><td><i> * ON THE RADEON.  A FULL AUDIT OF THIS CODE IS NEEDED!  */</i></td></tr>
<tr><th id="53">53</th><td><u>#<span data-ppcond="53">ifndef</span> <span class="macro" data-ref="_M/_RADEON_REG_H_">_RADEON_REG_H_</span></u></td></tr>
<tr><th id="54">54</th><td><u>#define <dfn class="macro" id="_M/_RADEON_REG_H_" data-ref="_M/_RADEON_REG_H_">_RADEON_REG_H_</dfn></u></td></tr>
<tr><th id="55">55</th><td></td></tr>
<tr><th id="56">56</th><td><u>#include <a href="r300_reg.h.html">"r300_reg.h"</a></u></td></tr>
<tr><th id="57">57</th><td><u>#include <a href="r500_reg.h.html">"r500_reg.h"</a></u></td></tr>
<tr><th id="58">58</th><td><u>#include <a href="r600_reg.h.html">"r600_reg.h"</a></u></td></tr>
<tr><th id="59">59</th><td><u>#include <a href="evergreen_reg.h.html">"evergreen_reg.h"</a></u></td></tr>
<tr><th id="60">60</th><td><u>#include <a href="ni_reg.h.html">"ni_reg.h"</a></u></td></tr>
<tr><th id="61">61</th><td><u>#include <a href="si_reg.h.html">"si_reg.h"</a></u></td></tr>
<tr><th id="62">62</th><td><u>#include <a href="cik_reg.h.html">"cik_reg.h"</a></u></td></tr>
<tr><th id="63">63</th><td></td></tr>
<tr><th id="64">64</th><td><u>#define <dfn class="macro" id="_M/RADEON_MC_AGP_LOCATION" data-ref="_M/RADEON_MC_AGP_LOCATION">RADEON_MC_AGP_LOCATION</dfn>		0x014c</u></td></tr>
<tr><th id="65">65</th><td><u>#define		<dfn class="macro" id="_M/RADEON_MC_AGP_START_MASK" data-ref="_M/RADEON_MC_AGP_START_MASK">RADEON_MC_AGP_START_MASK</dfn>	0x0000FFFF</u></td></tr>
<tr><th id="66">66</th><td><u>#define		<dfn class="macro" id="_M/RADEON_MC_AGP_START_SHIFT" data-ref="_M/RADEON_MC_AGP_START_SHIFT">RADEON_MC_AGP_START_SHIFT</dfn>	0</u></td></tr>
<tr><th id="67">67</th><td><u>#define		<dfn class="macro" id="_M/RADEON_MC_AGP_TOP_MASK" data-ref="_M/RADEON_MC_AGP_TOP_MASK">RADEON_MC_AGP_TOP_MASK</dfn>		0xFFFF0000</u></td></tr>
<tr><th id="68">68</th><td><u>#define		<dfn class="macro" id="_M/RADEON_MC_AGP_TOP_SHIFT" data-ref="_M/RADEON_MC_AGP_TOP_SHIFT">RADEON_MC_AGP_TOP_SHIFT</dfn>		16</u></td></tr>
<tr><th id="69">69</th><td><u>#define <dfn class="macro" id="_M/RADEON_MC_FB_LOCATION" data-ref="_M/RADEON_MC_FB_LOCATION">RADEON_MC_FB_LOCATION</dfn>		0x0148</u></td></tr>
<tr><th id="70">70</th><td><u>#define		<dfn class="macro" id="_M/RADEON_MC_FB_START_MASK" data-ref="_M/RADEON_MC_FB_START_MASK">RADEON_MC_FB_START_MASK</dfn>		0x0000FFFF</u></td></tr>
<tr><th id="71">71</th><td><u>#define		<dfn class="macro" id="_M/RADEON_MC_FB_START_SHIFT" data-ref="_M/RADEON_MC_FB_START_SHIFT">RADEON_MC_FB_START_SHIFT</dfn>	0</u></td></tr>
<tr><th id="72">72</th><td><u>#define		<dfn class="macro" id="_M/RADEON_MC_FB_TOP_MASK" data-ref="_M/RADEON_MC_FB_TOP_MASK">RADEON_MC_FB_TOP_MASK</dfn>		0xFFFF0000</u></td></tr>
<tr><th id="73">73</th><td><u>#define		<dfn class="macro" id="_M/RADEON_MC_FB_TOP_SHIFT" data-ref="_M/RADEON_MC_FB_TOP_SHIFT">RADEON_MC_FB_TOP_SHIFT</dfn>		16</u></td></tr>
<tr><th id="74">74</th><td><u>#define <dfn class="macro" id="_M/RADEON_AGP_BASE_2" data-ref="_M/RADEON_AGP_BASE_2">RADEON_AGP_BASE_2</dfn>		0x015c /* r200+ only */</u></td></tr>
<tr><th id="75">75</th><td><u>#define <dfn class="macro" id="_M/RADEON_AGP_BASE" data-ref="_M/RADEON_AGP_BASE">RADEON_AGP_BASE</dfn>			0x0170</u></td></tr>
<tr><th id="76">76</th><td></td></tr>
<tr><th id="77">77</th><td><u>#define <dfn class="macro" id="_M/ATI_DATATYPE_VQ" data-ref="_M/ATI_DATATYPE_VQ">ATI_DATATYPE_VQ</dfn>				0</u></td></tr>
<tr><th id="78">78</th><td><u>#define <dfn class="macro" id="_M/ATI_DATATYPE_CI4" data-ref="_M/ATI_DATATYPE_CI4">ATI_DATATYPE_CI4</dfn>			1</u></td></tr>
<tr><th id="79">79</th><td><u>#define <dfn class="macro" id="_M/ATI_DATATYPE_CI8" data-ref="_M/ATI_DATATYPE_CI8">ATI_DATATYPE_CI8</dfn>			2</u></td></tr>
<tr><th id="80">80</th><td><u>#define <dfn class="macro" id="_M/ATI_DATATYPE_ARGB1555" data-ref="_M/ATI_DATATYPE_ARGB1555">ATI_DATATYPE_ARGB1555</dfn>			3</u></td></tr>
<tr><th id="81">81</th><td><u>#define <dfn class="macro" id="_M/ATI_DATATYPE_RGB565" data-ref="_M/ATI_DATATYPE_RGB565">ATI_DATATYPE_RGB565</dfn>			4</u></td></tr>
<tr><th id="82">82</th><td><u>#define <dfn class="macro" id="_M/ATI_DATATYPE_RGB888" data-ref="_M/ATI_DATATYPE_RGB888">ATI_DATATYPE_RGB888</dfn>			5</u></td></tr>
<tr><th id="83">83</th><td><u>#define <dfn class="macro" id="_M/ATI_DATATYPE_ARGB8888" data-ref="_M/ATI_DATATYPE_ARGB8888">ATI_DATATYPE_ARGB8888</dfn>			6</u></td></tr>
<tr><th id="84">84</th><td><u>#define <dfn class="macro" id="_M/ATI_DATATYPE_RGB332" data-ref="_M/ATI_DATATYPE_RGB332">ATI_DATATYPE_RGB332</dfn>			7</u></td></tr>
<tr><th id="85">85</th><td><u>#define <dfn class="macro" id="_M/ATI_DATATYPE_Y8" data-ref="_M/ATI_DATATYPE_Y8">ATI_DATATYPE_Y8</dfn>				8</u></td></tr>
<tr><th id="86">86</th><td><u>#define <dfn class="macro" id="_M/ATI_DATATYPE_RGB8" data-ref="_M/ATI_DATATYPE_RGB8">ATI_DATATYPE_RGB8</dfn>			9</u></td></tr>
<tr><th id="87">87</th><td><u>#define <dfn class="macro" id="_M/ATI_DATATYPE_CI16" data-ref="_M/ATI_DATATYPE_CI16">ATI_DATATYPE_CI16</dfn>			10</u></td></tr>
<tr><th id="88">88</th><td><u>#define <dfn class="macro" id="_M/ATI_DATATYPE_VYUY_422" data-ref="_M/ATI_DATATYPE_VYUY_422">ATI_DATATYPE_VYUY_422</dfn>			11</u></td></tr>
<tr><th id="89">89</th><td><u>#define <dfn class="macro" id="_M/ATI_DATATYPE_YVYU_422" data-ref="_M/ATI_DATATYPE_YVYU_422">ATI_DATATYPE_YVYU_422</dfn>			12</u></td></tr>
<tr><th id="90">90</th><td><u>#define <dfn class="macro" id="_M/ATI_DATATYPE_AYUV_444" data-ref="_M/ATI_DATATYPE_AYUV_444">ATI_DATATYPE_AYUV_444</dfn>			14</u></td></tr>
<tr><th id="91">91</th><td><u>#define <dfn class="macro" id="_M/ATI_DATATYPE_ARGB4444" data-ref="_M/ATI_DATATYPE_ARGB4444">ATI_DATATYPE_ARGB4444</dfn>			15</u></td></tr>
<tr><th id="92">92</th><td></td></tr>
<tr><th id="93">93</th><td>				<i>/* Registers for 2D/Video/Overlay */</i></td></tr>
<tr><th id="94">94</th><td><u>#define <dfn class="macro" id="_M/RADEON_ADAPTER_ID" data-ref="_M/RADEON_ADAPTER_ID">RADEON_ADAPTER_ID</dfn>                   0x0f2c /* PCI */</u></td></tr>
<tr><th id="95">95</th><td><u>#define <dfn class="macro" id="_M/RADEON_AGP_BASE" data-ref="_M/RADEON_AGP_BASE">RADEON_AGP_BASE</dfn>                     0x0170</u></td></tr>
<tr><th id="96">96</th><td><u>#define <dfn class="macro" id="_M/RADEON_AGP_CNTL" data-ref="_M/RADEON_AGP_CNTL">RADEON_AGP_CNTL</dfn>                     0x0174</u></td></tr>
<tr><th id="97">97</th><td><u>#       define <dfn class="macro" id="_M/RADEON_AGP_APER_SIZE_256MB" data-ref="_M/RADEON_AGP_APER_SIZE_256MB">RADEON_AGP_APER_SIZE_256MB</dfn>   (0x00 &lt;&lt; 0)</u></td></tr>
<tr><th id="98">98</th><td><u>#       define <dfn class="macro" id="_M/RADEON_AGP_APER_SIZE_128MB" data-ref="_M/RADEON_AGP_APER_SIZE_128MB">RADEON_AGP_APER_SIZE_128MB</dfn>   (0x20 &lt;&lt; 0)</u></td></tr>
<tr><th id="99">99</th><td><u>#       define <dfn class="macro" id="_M/RADEON_AGP_APER_SIZE_64MB" data-ref="_M/RADEON_AGP_APER_SIZE_64MB">RADEON_AGP_APER_SIZE_64MB</dfn>    (0x30 &lt;&lt; 0)</u></td></tr>
<tr><th id="100">100</th><td><u>#       define <dfn class="macro" id="_M/RADEON_AGP_APER_SIZE_32MB" data-ref="_M/RADEON_AGP_APER_SIZE_32MB">RADEON_AGP_APER_SIZE_32MB</dfn>    (0x38 &lt;&lt; 0)</u></td></tr>
<tr><th id="101">101</th><td><u>#       define <dfn class="macro" id="_M/RADEON_AGP_APER_SIZE_16MB" data-ref="_M/RADEON_AGP_APER_SIZE_16MB">RADEON_AGP_APER_SIZE_16MB</dfn>    (0x3c &lt;&lt; 0)</u></td></tr>
<tr><th id="102">102</th><td><u>#       define <dfn class="macro" id="_M/RADEON_AGP_APER_SIZE_8MB" data-ref="_M/RADEON_AGP_APER_SIZE_8MB">RADEON_AGP_APER_SIZE_8MB</dfn>     (0x3e &lt;&lt; 0)</u></td></tr>
<tr><th id="103">103</th><td><u>#       define <dfn class="macro" id="_M/RADEON_AGP_APER_SIZE_4MB" data-ref="_M/RADEON_AGP_APER_SIZE_4MB">RADEON_AGP_APER_SIZE_4MB</dfn>     (0x3f &lt;&lt; 0)</u></td></tr>
<tr><th id="104">104</th><td><u>#       define <dfn class="macro" id="_M/RADEON_AGP_APER_SIZE_MASK" data-ref="_M/RADEON_AGP_APER_SIZE_MASK">RADEON_AGP_APER_SIZE_MASK</dfn>    (0x3f &lt;&lt; 0)</u></td></tr>
<tr><th id="105">105</th><td><u>#define <dfn class="macro" id="_M/RADEON_STATUS_PCI_CONFIG" data-ref="_M/RADEON_STATUS_PCI_CONFIG">RADEON_STATUS_PCI_CONFIG</dfn>            0x06</u></td></tr>
<tr><th id="106">106</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CAP_LIST" data-ref="_M/RADEON_CAP_LIST">RADEON_CAP_LIST</dfn>              0x100000</u></td></tr>
<tr><th id="107">107</th><td><u>#define <dfn class="macro" id="_M/RADEON_CAPABILITIES_PTR_PCI_CONFIG" data-ref="_M/RADEON_CAPABILITIES_PTR_PCI_CONFIG">RADEON_CAPABILITIES_PTR_PCI_CONFIG</dfn>  0x34 /* offset in PCI config*/</u></td></tr>
<tr><th id="108">108</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CAP_PTR_MASK" data-ref="_M/RADEON_CAP_PTR_MASK">RADEON_CAP_PTR_MASK</dfn>          0xfc /* mask off reserved bits of CAP_PTR */</u></td></tr>
<tr><th id="109">109</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CAP_ID_NULL" data-ref="_M/RADEON_CAP_ID_NULL">RADEON_CAP_ID_NULL</dfn>           0x00 /* End of capability list */</u></td></tr>
<tr><th id="110">110</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CAP_ID_AGP" data-ref="_M/RADEON_CAP_ID_AGP">RADEON_CAP_ID_AGP</dfn>            0x02 /* AGP capability ID */</u></td></tr>
<tr><th id="111">111</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CAP_ID_EXP" data-ref="_M/RADEON_CAP_ID_EXP">RADEON_CAP_ID_EXP</dfn>            0x10 /* PCI Express */</u></td></tr>
<tr><th id="112">112</th><td><u>#define <dfn class="macro" id="_M/RADEON_AGP_COMMAND" data-ref="_M/RADEON_AGP_COMMAND">RADEON_AGP_COMMAND</dfn>                  0x0f60 /* PCI */</u></td></tr>
<tr><th id="113">113</th><td><u>#define <dfn class="macro" id="_M/RADEON_AGP_COMMAND_PCI_CONFIG" data-ref="_M/RADEON_AGP_COMMAND_PCI_CONFIG">RADEON_AGP_COMMAND_PCI_CONFIG</dfn>       0x0060 /* offset in PCI config*/</u></td></tr>
<tr><th id="114">114</th><td><u>#       define <dfn class="macro" id="_M/RADEON_AGP_ENABLE" data-ref="_M/RADEON_AGP_ENABLE">RADEON_AGP_ENABLE</dfn>            (1&lt;&lt;8)</u></td></tr>
<tr><th id="115">115</th><td><u>#define <dfn class="macro" id="_M/RADEON_AGP_PLL_CNTL" data-ref="_M/RADEON_AGP_PLL_CNTL">RADEON_AGP_PLL_CNTL</dfn>                 0x000b /* PLL */</u></td></tr>
<tr><th id="116">116</th><td><u>#define <dfn class="macro" id="_M/RADEON_AGP_STATUS" data-ref="_M/RADEON_AGP_STATUS">RADEON_AGP_STATUS</dfn>                   0x0f5c /* PCI */</u></td></tr>
<tr><th id="117">117</th><td><u>#       define <dfn class="macro" id="_M/RADEON_AGP_1X_MODE" data-ref="_M/RADEON_AGP_1X_MODE">RADEON_AGP_1X_MODE</dfn>           0x01</u></td></tr>
<tr><th id="118">118</th><td><u>#       define <dfn class="macro" id="_M/RADEON_AGP_2X_MODE" data-ref="_M/RADEON_AGP_2X_MODE">RADEON_AGP_2X_MODE</dfn>           0x02</u></td></tr>
<tr><th id="119">119</th><td><u>#       define <dfn class="macro" id="_M/RADEON_AGP_4X_MODE" data-ref="_M/RADEON_AGP_4X_MODE">RADEON_AGP_4X_MODE</dfn>           0x04</u></td></tr>
<tr><th id="120">120</th><td><u>#       define <dfn class="macro" id="_M/RADEON_AGP_FW_MODE" data-ref="_M/RADEON_AGP_FW_MODE">RADEON_AGP_FW_MODE</dfn>           0x10</u></td></tr>
<tr><th id="121">121</th><td><u>#       define <dfn class="macro" id="_M/RADEON_AGP_MODE_MASK" data-ref="_M/RADEON_AGP_MODE_MASK">RADEON_AGP_MODE_MASK</dfn>         0x17</u></td></tr>
<tr><th id="122">122</th><td><u>#       define <dfn class="macro" id="_M/RADEON_AGPv3_MODE" data-ref="_M/RADEON_AGPv3_MODE">RADEON_AGPv3_MODE</dfn>            0x08</u></td></tr>
<tr><th id="123">123</th><td><u>#       define <dfn class="macro" id="_M/RADEON_AGPv3_4X_MODE" data-ref="_M/RADEON_AGPv3_4X_MODE">RADEON_AGPv3_4X_MODE</dfn>         0x01</u></td></tr>
<tr><th id="124">124</th><td><u>#       define <dfn class="macro" id="_M/RADEON_AGPv3_8X_MODE" data-ref="_M/RADEON_AGPv3_8X_MODE">RADEON_AGPv3_8X_MODE</dfn>         0x02</u></td></tr>
<tr><th id="125">125</th><td><u>#define <dfn class="macro" id="_M/RADEON_ATTRDR" data-ref="_M/RADEON_ATTRDR">RADEON_ATTRDR</dfn>                       0x03c1 /* VGA */</u></td></tr>
<tr><th id="126">126</th><td><u>#define <dfn class="macro" id="_M/RADEON_ATTRDW" data-ref="_M/RADEON_ATTRDW">RADEON_ATTRDW</dfn>                       0x03c0 /* VGA */</u></td></tr>
<tr><th id="127">127</th><td><u>#define <dfn class="macro" id="_M/RADEON_ATTRX" data-ref="_M/RADEON_ATTRX">RADEON_ATTRX</dfn>                        0x03c0 /* VGA */</u></td></tr>
<tr><th id="128">128</th><td><u>#define <dfn class="macro" id="_M/RADEON_AUX_SC_CNTL" data-ref="_M/RADEON_AUX_SC_CNTL">RADEON_AUX_SC_CNTL</dfn>                  0x1660</u></td></tr>
<tr><th id="129">129</th><td><u>#       define <dfn class="macro" id="_M/RADEON_AUX1_SC_EN" data-ref="_M/RADEON_AUX1_SC_EN">RADEON_AUX1_SC_EN</dfn>            (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="130">130</th><td><u>#       define <dfn class="macro" id="_M/RADEON_AUX1_SC_MODE_OR" data-ref="_M/RADEON_AUX1_SC_MODE_OR">RADEON_AUX1_SC_MODE_OR</dfn>       (0 &lt;&lt; 1)</u></td></tr>
<tr><th id="131">131</th><td><u>#       define <dfn class="macro" id="_M/RADEON_AUX1_SC_MODE_NAND" data-ref="_M/RADEON_AUX1_SC_MODE_NAND">RADEON_AUX1_SC_MODE_NAND</dfn>     (1 &lt;&lt; 1)</u></td></tr>
<tr><th id="132">132</th><td><u>#       define <dfn class="macro" id="_M/RADEON_AUX2_SC_EN" data-ref="_M/RADEON_AUX2_SC_EN">RADEON_AUX2_SC_EN</dfn>            (1 &lt;&lt; 2)</u></td></tr>
<tr><th id="133">133</th><td><u>#       define <dfn class="macro" id="_M/RADEON_AUX2_SC_MODE_OR" data-ref="_M/RADEON_AUX2_SC_MODE_OR">RADEON_AUX2_SC_MODE_OR</dfn>       (0 &lt;&lt; 3)</u></td></tr>
<tr><th id="134">134</th><td><u>#       define <dfn class="macro" id="_M/RADEON_AUX2_SC_MODE_NAND" data-ref="_M/RADEON_AUX2_SC_MODE_NAND">RADEON_AUX2_SC_MODE_NAND</dfn>     (1 &lt;&lt; 3)</u></td></tr>
<tr><th id="135">135</th><td><u>#       define <dfn class="macro" id="_M/RADEON_AUX3_SC_EN" data-ref="_M/RADEON_AUX3_SC_EN">RADEON_AUX3_SC_EN</dfn>            (1 &lt;&lt; 4)</u></td></tr>
<tr><th id="136">136</th><td><u>#       define <dfn class="macro" id="_M/RADEON_AUX3_SC_MODE_OR" data-ref="_M/RADEON_AUX3_SC_MODE_OR">RADEON_AUX3_SC_MODE_OR</dfn>       (0 &lt;&lt; 5)</u></td></tr>
<tr><th id="137">137</th><td><u>#       define <dfn class="macro" id="_M/RADEON_AUX3_SC_MODE_NAND" data-ref="_M/RADEON_AUX3_SC_MODE_NAND">RADEON_AUX3_SC_MODE_NAND</dfn>     (1 &lt;&lt; 5)</u></td></tr>
<tr><th id="138">138</th><td><u>#define <dfn class="macro" id="_M/RADEON_AUX1_SC_BOTTOM" data-ref="_M/RADEON_AUX1_SC_BOTTOM">RADEON_AUX1_SC_BOTTOM</dfn>               0x1670</u></td></tr>
<tr><th id="139">139</th><td><u>#define <dfn class="macro" id="_M/RADEON_AUX1_SC_LEFT" data-ref="_M/RADEON_AUX1_SC_LEFT">RADEON_AUX1_SC_LEFT</dfn>                 0x1664</u></td></tr>
<tr><th id="140">140</th><td><u>#define <dfn class="macro" id="_M/RADEON_AUX1_SC_RIGHT" data-ref="_M/RADEON_AUX1_SC_RIGHT">RADEON_AUX1_SC_RIGHT</dfn>                0x1668</u></td></tr>
<tr><th id="141">141</th><td><u>#define <dfn class="macro" id="_M/RADEON_AUX1_SC_TOP" data-ref="_M/RADEON_AUX1_SC_TOP">RADEON_AUX1_SC_TOP</dfn>                  0x166c</u></td></tr>
<tr><th id="142">142</th><td><u>#define <dfn class="macro" id="_M/RADEON_AUX2_SC_BOTTOM" data-ref="_M/RADEON_AUX2_SC_BOTTOM">RADEON_AUX2_SC_BOTTOM</dfn>               0x1680</u></td></tr>
<tr><th id="143">143</th><td><u>#define <dfn class="macro" id="_M/RADEON_AUX2_SC_LEFT" data-ref="_M/RADEON_AUX2_SC_LEFT">RADEON_AUX2_SC_LEFT</dfn>                 0x1674</u></td></tr>
<tr><th id="144">144</th><td><u>#define <dfn class="macro" id="_M/RADEON_AUX2_SC_RIGHT" data-ref="_M/RADEON_AUX2_SC_RIGHT">RADEON_AUX2_SC_RIGHT</dfn>                0x1678</u></td></tr>
<tr><th id="145">145</th><td><u>#define <dfn class="macro" id="_M/RADEON_AUX2_SC_TOP" data-ref="_M/RADEON_AUX2_SC_TOP">RADEON_AUX2_SC_TOP</dfn>                  0x167c</u></td></tr>
<tr><th id="146">146</th><td><u>#define <dfn class="macro" id="_M/RADEON_AUX3_SC_BOTTOM" data-ref="_M/RADEON_AUX3_SC_BOTTOM">RADEON_AUX3_SC_BOTTOM</dfn>               0x1690</u></td></tr>
<tr><th id="147">147</th><td><u>#define <dfn class="macro" id="_M/RADEON_AUX3_SC_LEFT" data-ref="_M/RADEON_AUX3_SC_LEFT">RADEON_AUX3_SC_LEFT</dfn>                 0x1684</u></td></tr>
<tr><th id="148">148</th><td><u>#define <dfn class="macro" id="_M/RADEON_AUX3_SC_RIGHT" data-ref="_M/RADEON_AUX3_SC_RIGHT">RADEON_AUX3_SC_RIGHT</dfn>                0x1688</u></td></tr>
<tr><th id="149">149</th><td><u>#define <dfn class="macro" id="_M/RADEON_AUX3_SC_TOP" data-ref="_M/RADEON_AUX3_SC_TOP">RADEON_AUX3_SC_TOP</dfn>                  0x168c</u></td></tr>
<tr><th id="150">150</th><td><u>#define <dfn class="macro" id="_M/RADEON_AUX_WINDOW_HORZ_CNTL" data-ref="_M/RADEON_AUX_WINDOW_HORZ_CNTL">RADEON_AUX_WINDOW_HORZ_CNTL</dfn>         0x02d8</u></td></tr>
<tr><th id="151">151</th><td><u>#define <dfn class="macro" id="_M/RADEON_AUX_WINDOW_VERT_CNTL" data-ref="_M/RADEON_AUX_WINDOW_VERT_CNTL">RADEON_AUX_WINDOW_VERT_CNTL</dfn>         0x02dc</u></td></tr>
<tr><th id="152">152</th><td></td></tr>
<tr><th id="153">153</th><td><u>#define <dfn class="macro" id="_M/RADEON_BASE_CODE" data-ref="_M/RADEON_BASE_CODE">RADEON_BASE_CODE</dfn>                    0x0f0b</u></td></tr>
<tr><th id="154">154</th><td><u>#define <dfn class="macro" id="_M/RADEON_BIOS_0_SCRATCH" data-ref="_M/RADEON_BIOS_0_SCRATCH">RADEON_BIOS_0_SCRATCH</dfn>               0x0010</u></td></tr>
<tr><th id="155">155</th><td><u>#       define <dfn class="macro" id="_M/RADEON_FP_PANEL_SCALABLE" data-ref="_M/RADEON_FP_PANEL_SCALABLE">RADEON_FP_PANEL_SCALABLE</dfn>     (1 &lt;&lt; 16)</u></td></tr>
<tr><th id="156">156</th><td><u>#       define <dfn class="macro" id="_M/RADEON_FP_PANEL_SCALE_EN" data-ref="_M/RADEON_FP_PANEL_SCALE_EN">RADEON_FP_PANEL_SCALE_EN</dfn>     (1 &lt;&lt; 17)</u></td></tr>
<tr><th id="157">157</th><td><u>#       define <dfn class="macro" id="_M/RADEON_FP_CHIP_SCALE_EN" data-ref="_M/RADEON_FP_CHIP_SCALE_EN">RADEON_FP_CHIP_SCALE_EN</dfn>      (1 &lt;&lt; 18)</u></td></tr>
<tr><th id="158">158</th><td><u>#       define <dfn class="macro" id="_M/RADEON_DRIVER_BRIGHTNESS_EN" data-ref="_M/RADEON_DRIVER_BRIGHTNESS_EN">RADEON_DRIVER_BRIGHTNESS_EN</dfn>  (1 &lt;&lt; 26)</u></td></tr>
<tr><th id="159">159</th><td><u>#       define <dfn class="macro" id="_M/RADEON_DISPLAY_ROT_MASK" data-ref="_M/RADEON_DISPLAY_ROT_MASK">RADEON_DISPLAY_ROT_MASK</dfn>      (3 &lt;&lt; 28)</u></td></tr>
<tr><th id="160">160</th><td><u>#       define <dfn class="macro" id="_M/RADEON_DISPLAY_ROT_00" data-ref="_M/RADEON_DISPLAY_ROT_00">RADEON_DISPLAY_ROT_00</dfn>        (0 &lt;&lt; 28)</u></td></tr>
<tr><th id="161">161</th><td><u>#       define <dfn class="macro" id="_M/RADEON_DISPLAY_ROT_90" data-ref="_M/RADEON_DISPLAY_ROT_90">RADEON_DISPLAY_ROT_90</dfn>        (1 &lt;&lt; 28)</u></td></tr>
<tr><th id="162">162</th><td><u>#       define <dfn class="macro" id="_M/RADEON_DISPLAY_ROT_180" data-ref="_M/RADEON_DISPLAY_ROT_180">RADEON_DISPLAY_ROT_180</dfn>       (2 &lt;&lt; 28)</u></td></tr>
<tr><th id="163">163</th><td><u>#       define <dfn class="macro" id="_M/RADEON_DISPLAY_ROT_270" data-ref="_M/RADEON_DISPLAY_ROT_270">RADEON_DISPLAY_ROT_270</dfn>       (3 &lt;&lt; 28)</u></td></tr>
<tr><th id="164">164</th><td><u>#define <dfn class="macro" id="_M/RADEON_BIOS_1_SCRATCH" data-ref="_M/RADEON_BIOS_1_SCRATCH">RADEON_BIOS_1_SCRATCH</dfn>               0x0014</u></td></tr>
<tr><th id="165">165</th><td><u>#define <dfn class="macro" id="_M/RADEON_BIOS_2_SCRATCH" data-ref="_M/RADEON_BIOS_2_SCRATCH">RADEON_BIOS_2_SCRATCH</dfn>               0x0018</u></td></tr>
<tr><th id="166">166</th><td><u>#define <dfn class="macro" id="_M/RADEON_BIOS_3_SCRATCH" data-ref="_M/RADEON_BIOS_3_SCRATCH">RADEON_BIOS_3_SCRATCH</dfn>               0x001c</u></td></tr>
<tr><th id="167">167</th><td><u>#define <dfn class="macro" id="_M/RADEON_BIOS_4_SCRATCH" data-ref="_M/RADEON_BIOS_4_SCRATCH">RADEON_BIOS_4_SCRATCH</dfn>               0x0020</u></td></tr>
<tr><th id="168">168</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CRT1_ATTACHED_MASK" data-ref="_M/RADEON_CRT1_ATTACHED_MASK">RADEON_CRT1_ATTACHED_MASK</dfn>    (3 &lt;&lt; 0)</u></td></tr>
<tr><th id="169">169</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CRT1_ATTACHED_MONO" data-ref="_M/RADEON_CRT1_ATTACHED_MONO">RADEON_CRT1_ATTACHED_MONO</dfn>    (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="170">170</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CRT1_ATTACHED_COLOR" data-ref="_M/RADEON_CRT1_ATTACHED_COLOR">RADEON_CRT1_ATTACHED_COLOR</dfn>   (2 &lt;&lt; 0)</u></td></tr>
<tr><th id="171">171</th><td><u>#       define <dfn class="macro" id="_M/RADEON_LCD1_ATTACHED" data-ref="_M/RADEON_LCD1_ATTACHED">RADEON_LCD1_ATTACHED</dfn>         (1 &lt;&lt; 2)</u></td></tr>
<tr><th id="172">172</th><td><u>#       define <dfn class="macro" id="_M/RADEON_DFP1_ATTACHED" data-ref="_M/RADEON_DFP1_ATTACHED">RADEON_DFP1_ATTACHED</dfn>         (1 &lt;&lt; 3)</u></td></tr>
<tr><th id="173">173</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TV1_ATTACHED_MASK" data-ref="_M/RADEON_TV1_ATTACHED_MASK">RADEON_TV1_ATTACHED_MASK</dfn>     (3 &lt;&lt; 4)</u></td></tr>
<tr><th id="174">174</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TV1_ATTACHED_COMP" data-ref="_M/RADEON_TV1_ATTACHED_COMP">RADEON_TV1_ATTACHED_COMP</dfn>     (1 &lt;&lt; 4)</u></td></tr>
<tr><th id="175">175</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TV1_ATTACHED_SVIDEO" data-ref="_M/RADEON_TV1_ATTACHED_SVIDEO">RADEON_TV1_ATTACHED_SVIDEO</dfn>   (2 &lt;&lt; 4)</u></td></tr>
<tr><th id="176">176</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CRT2_ATTACHED_MASK" data-ref="_M/RADEON_CRT2_ATTACHED_MASK">RADEON_CRT2_ATTACHED_MASK</dfn>    (3 &lt;&lt; 8)</u></td></tr>
<tr><th id="177">177</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CRT2_ATTACHED_MONO" data-ref="_M/RADEON_CRT2_ATTACHED_MONO">RADEON_CRT2_ATTACHED_MONO</dfn>    (1 &lt;&lt; 8)</u></td></tr>
<tr><th id="178">178</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CRT2_ATTACHED_COLOR" data-ref="_M/RADEON_CRT2_ATTACHED_COLOR">RADEON_CRT2_ATTACHED_COLOR</dfn>   (2 &lt;&lt; 8)</u></td></tr>
<tr><th id="179">179</th><td><u>#       define <dfn class="macro" id="_M/RADEON_DFP2_ATTACHED" data-ref="_M/RADEON_DFP2_ATTACHED">RADEON_DFP2_ATTACHED</dfn>         (1 &lt;&lt; 11)</u></td></tr>
<tr><th id="180">180</th><td><u>#define <dfn class="macro" id="_M/RADEON_BIOS_5_SCRATCH" data-ref="_M/RADEON_BIOS_5_SCRATCH">RADEON_BIOS_5_SCRATCH</dfn>               0x0024</u></td></tr>
<tr><th id="181">181</th><td><u>#       define <dfn class="macro" id="_M/RADEON_LCD1_ON" data-ref="_M/RADEON_LCD1_ON">RADEON_LCD1_ON</dfn>               (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="182">182</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CRT1_ON" data-ref="_M/RADEON_CRT1_ON">RADEON_CRT1_ON</dfn>               (1 &lt;&lt; 1)</u></td></tr>
<tr><th id="183">183</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TV1_ON" data-ref="_M/RADEON_TV1_ON">RADEON_TV1_ON</dfn>                (1 &lt;&lt; 2)</u></td></tr>
<tr><th id="184">184</th><td><u>#       define <dfn class="macro" id="_M/RADEON_DFP1_ON" data-ref="_M/RADEON_DFP1_ON">RADEON_DFP1_ON</dfn>               (1 &lt;&lt; 3)</u></td></tr>
<tr><th id="185">185</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CRT2_ON" data-ref="_M/RADEON_CRT2_ON">RADEON_CRT2_ON</dfn>               (1 &lt;&lt; 5)</u></td></tr>
<tr><th id="186">186</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CV1_ON" data-ref="_M/RADEON_CV1_ON">RADEON_CV1_ON</dfn>                (1 &lt;&lt; 6)</u></td></tr>
<tr><th id="187">187</th><td><u>#       define <dfn class="macro" id="_M/RADEON_DFP2_ON" data-ref="_M/RADEON_DFP2_ON">RADEON_DFP2_ON</dfn>               (1 &lt;&lt; 7)</u></td></tr>
<tr><th id="188">188</th><td><u>#       define <dfn class="macro" id="_M/RADEON_LCD1_CRTC_MASK" data-ref="_M/RADEON_LCD1_CRTC_MASK">RADEON_LCD1_CRTC_MASK</dfn>        (1 &lt;&lt; 8)</u></td></tr>
<tr><th id="189">189</th><td><u>#       define <dfn class="macro" id="_M/RADEON_LCD1_CRTC_SHIFT" data-ref="_M/RADEON_LCD1_CRTC_SHIFT">RADEON_LCD1_CRTC_SHIFT</dfn>       8</u></td></tr>
<tr><th id="190">190</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CRT1_CRTC_MASK" data-ref="_M/RADEON_CRT1_CRTC_MASK">RADEON_CRT1_CRTC_MASK</dfn>        (1 &lt;&lt; 9)</u></td></tr>
<tr><th id="191">191</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CRT1_CRTC_SHIFT" data-ref="_M/RADEON_CRT1_CRTC_SHIFT">RADEON_CRT1_CRTC_SHIFT</dfn>       9</u></td></tr>
<tr><th id="192">192</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TV1_CRTC_MASK" data-ref="_M/RADEON_TV1_CRTC_MASK">RADEON_TV1_CRTC_MASK</dfn>         (1 &lt;&lt; 10)</u></td></tr>
<tr><th id="193">193</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TV1_CRTC_SHIFT" data-ref="_M/RADEON_TV1_CRTC_SHIFT">RADEON_TV1_CRTC_SHIFT</dfn>        10</u></td></tr>
<tr><th id="194">194</th><td><u>#       define <dfn class="macro" id="_M/RADEON_DFP1_CRTC_MASK" data-ref="_M/RADEON_DFP1_CRTC_MASK">RADEON_DFP1_CRTC_MASK</dfn>        (1 &lt;&lt; 11)</u></td></tr>
<tr><th id="195">195</th><td><u>#       define <dfn class="macro" id="_M/RADEON_DFP1_CRTC_SHIFT" data-ref="_M/RADEON_DFP1_CRTC_SHIFT">RADEON_DFP1_CRTC_SHIFT</dfn>       11</u></td></tr>
<tr><th id="196">196</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CRT2_CRTC_MASK" data-ref="_M/RADEON_CRT2_CRTC_MASK">RADEON_CRT2_CRTC_MASK</dfn>        (1 &lt;&lt; 12)</u></td></tr>
<tr><th id="197">197</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CRT2_CRTC_SHIFT" data-ref="_M/RADEON_CRT2_CRTC_SHIFT">RADEON_CRT2_CRTC_SHIFT</dfn>       12</u></td></tr>
<tr><th id="198">198</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CV1_CRTC_MASK" data-ref="_M/RADEON_CV1_CRTC_MASK">RADEON_CV1_CRTC_MASK</dfn>         (1 &lt;&lt; 13)</u></td></tr>
<tr><th id="199">199</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CV1_CRTC_SHIFT" data-ref="_M/RADEON_CV1_CRTC_SHIFT">RADEON_CV1_CRTC_SHIFT</dfn>        13</u></td></tr>
<tr><th id="200">200</th><td><u>#       define <dfn class="macro" id="_M/RADEON_DFP2_CRTC_MASK" data-ref="_M/RADEON_DFP2_CRTC_MASK">RADEON_DFP2_CRTC_MASK</dfn>        (1 &lt;&lt; 14)</u></td></tr>
<tr><th id="201">201</th><td><u>#       define <dfn class="macro" id="_M/RADEON_DFP2_CRTC_SHIFT" data-ref="_M/RADEON_DFP2_CRTC_SHIFT">RADEON_DFP2_CRTC_SHIFT</dfn>       14</u></td></tr>
<tr><th id="202">202</th><td><u>#       define <dfn class="macro" id="_M/RADEON_ACC_REQ_LCD1" data-ref="_M/RADEON_ACC_REQ_LCD1">RADEON_ACC_REQ_LCD1</dfn>          (1 &lt;&lt; 16)</u></td></tr>
<tr><th id="203">203</th><td><u>#       define <dfn class="macro" id="_M/RADEON_ACC_REQ_CRT1" data-ref="_M/RADEON_ACC_REQ_CRT1">RADEON_ACC_REQ_CRT1</dfn>          (1 &lt;&lt; 17)</u></td></tr>
<tr><th id="204">204</th><td><u>#       define <dfn class="macro" id="_M/RADEON_ACC_REQ_TV1" data-ref="_M/RADEON_ACC_REQ_TV1">RADEON_ACC_REQ_TV1</dfn>           (1 &lt;&lt; 18)</u></td></tr>
<tr><th id="205">205</th><td><u>#       define <dfn class="macro" id="_M/RADEON_ACC_REQ_DFP1" data-ref="_M/RADEON_ACC_REQ_DFP1">RADEON_ACC_REQ_DFP1</dfn>          (1 &lt;&lt; 19)</u></td></tr>
<tr><th id="206">206</th><td><u>#       define <dfn class="macro" id="_M/RADEON_ACC_REQ_CRT2" data-ref="_M/RADEON_ACC_REQ_CRT2">RADEON_ACC_REQ_CRT2</dfn>          (1 &lt;&lt; 21)</u></td></tr>
<tr><th id="207">207</th><td><u>#       define <dfn class="macro" id="_M/RADEON_ACC_REQ_TV2" data-ref="_M/RADEON_ACC_REQ_TV2">RADEON_ACC_REQ_TV2</dfn>           (1 &lt;&lt; 22)</u></td></tr>
<tr><th id="208">208</th><td><u>#       define <dfn class="macro" id="_M/RADEON_ACC_REQ_DFP2" data-ref="_M/RADEON_ACC_REQ_DFP2">RADEON_ACC_REQ_DFP2</dfn>          (1 &lt;&lt; 23)</u></td></tr>
<tr><th id="209">209</th><td><u>#define <dfn class="macro" id="_M/RADEON_BIOS_6_SCRATCH" data-ref="_M/RADEON_BIOS_6_SCRATCH">RADEON_BIOS_6_SCRATCH</dfn>               0x0028</u></td></tr>
<tr><th id="210">210</th><td><u>#       define <dfn class="macro" id="_M/RADEON_ACC_MODE_CHANGE" data-ref="_M/RADEON_ACC_MODE_CHANGE">RADEON_ACC_MODE_CHANGE</dfn>       (1 &lt;&lt; 2)</u></td></tr>
<tr><th id="211">211</th><td><u>#       define <dfn class="macro" id="_M/RADEON_EXT_DESKTOP_MODE" data-ref="_M/RADEON_EXT_DESKTOP_MODE">RADEON_EXT_DESKTOP_MODE</dfn>      (1 &lt;&lt; 3)</u></td></tr>
<tr><th id="212">212</th><td><u>#       define <dfn class="macro" id="_M/RADEON_LCD_DPMS_ON" data-ref="_M/RADEON_LCD_DPMS_ON">RADEON_LCD_DPMS_ON</dfn>           (1 &lt;&lt; 20)</u></td></tr>
<tr><th id="213">213</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CRT_DPMS_ON" data-ref="_M/RADEON_CRT_DPMS_ON">RADEON_CRT_DPMS_ON</dfn>           (1 &lt;&lt; 21)</u></td></tr>
<tr><th id="214">214</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TV_DPMS_ON" data-ref="_M/RADEON_TV_DPMS_ON">RADEON_TV_DPMS_ON</dfn>            (1 &lt;&lt; 22)</u></td></tr>
<tr><th id="215">215</th><td><u>#       define <dfn class="macro" id="_M/RADEON_DFP_DPMS_ON" data-ref="_M/RADEON_DFP_DPMS_ON">RADEON_DFP_DPMS_ON</dfn>           (1 &lt;&lt; 23)</u></td></tr>
<tr><th id="216">216</th><td><u>#       define <dfn class="macro" id="_M/RADEON_DPMS_MASK" data-ref="_M/RADEON_DPMS_MASK">RADEON_DPMS_MASK</dfn>             (3 &lt;&lt; 24)</u></td></tr>
<tr><th id="217">217</th><td><u>#       define <dfn class="macro" id="_M/RADEON_DPMS_ON" data-ref="_M/RADEON_DPMS_ON">RADEON_DPMS_ON</dfn>               (0 &lt;&lt; 24)</u></td></tr>
<tr><th id="218">218</th><td><u>#       define <dfn class="macro" id="_M/RADEON_DPMS_STANDBY" data-ref="_M/RADEON_DPMS_STANDBY">RADEON_DPMS_STANDBY</dfn>          (1 &lt;&lt; 24)</u></td></tr>
<tr><th id="219">219</th><td><u>#       define <dfn class="macro" id="_M/RADEON_DPMS_SUSPEND" data-ref="_M/RADEON_DPMS_SUSPEND">RADEON_DPMS_SUSPEND</dfn>          (2 &lt;&lt; 24)</u></td></tr>
<tr><th id="220">220</th><td><u>#       define <dfn class="macro" id="_M/RADEON_DPMS_OFF" data-ref="_M/RADEON_DPMS_OFF">RADEON_DPMS_OFF</dfn>              (3 &lt;&lt; 24)</u></td></tr>
<tr><th id="221">221</th><td><u>#       define <dfn class="macro" id="_M/RADEON_SCREEN_BLANKING" data-ref="_M/RADEON_SCREEN_BLANKING">RADEON_SCREEN_BLANKING</dfn>       (1 &lt;&lt; 26)</u></td></tr>
<tr><th id="222">222</th><td><u>#       define <dfn class="macro" id="_M/RADEON_DRIVER_CRITICAL" data-ref="_M/RADEON_DRIVER_CRITICAL">RADEON_DRIVER_CRITICAL</dfn>       (1 &lt;&lt; 27)</u></td></tr>
<tr><th id="223">223</th><td><u>#       define <dfn class="macro" id="_M/RADEON_DISPLAY_SWITCHING_DIS" data-ref="_M/RADEON_DISPLAY_SWITCHING_DIS">RADEON_DISPLAY_SWITCHING_DIS</dfn> (1 &lt;&lt; 30)</u></td></tr>
<tr><th id="224">224</th><td><u>#define <dfn class="macro" id="_M/RADEON_BIOS_7_SCRATCH" data-ref="_M/RADEON_BIOS_7_SCRATCH">RADEON_BIOS_7_SCRATCH</dfn>               0x002c</u></td></tr>
<tr><th id="225">225</th><td><u>#       define <dfn class="macro" id="_M/RADEON_SYS_HOTKEY" data-ref="_M/RADEON_SYS_HOTKEY">RADEON_SYS_HOTKEY</dfn>            (1 &lt;&lt; 10)</u></td></tr>
<tr><th id="226">226</th><td><u>#       define <dfn class="macro" id="_M/RADEON_DRV_LOADED" data-ref="_M/RADEON_DRV_LOADED">RADEON_DRV_LOADED</dfn>            (1 &lt;&lt; 12)</u></td></tr>
<tr><th id="227">227</th><td><u>#define <dfn class="macro" id="_M/RADEON_BIOS_ROM" data-ref="_M/RADEON_BIOS_ROM">RADEON_BIOS_ROM</dfn>                     0x0f30 /* PCI */</u></td></tr>
<tr><th id="228">228</th><td><u>#define <dfn class="macro" id="_M/RADEON_BIST" data-ref="_M/RADEON_BIST">RADEON_BIST</dfn>                         0x0f0f /* PCI */</u></td></tr>
<tr><th id="229">229</th><td><u>#define <dfn class="macro" id="_M/RADEON_BRUSH_DATA0" data-ref="_M/RADEON_BRUSH_DATA0">RADEON_BRUSH_DATA0</dfn>                  0x1480</u></td></tr>
<tr><th id="230">230</th><td><u>#define <dfn class="macro" id="_M/RADEON_BRUSH_DATA1" data-ref="_M/RADEON_BRUSH_DATA1">RADEON_BRUSH_DATA1</dfn>                  0x1484</u></td></tr>
<tr><th id="231">231</th><td><u>#define <dfn class="macro" id="_M/RADEON_BRUSH_DATA10" data-ref="_M/RADEON_BRUSH_DATA10">RADEON_BRUSH_DATA10</dfn>                 0x14a8</u></td></tr>
<tr><th id="232">232</th><td><u>#define <dfn class="macro" id="_M/RADEON_BRUSH_DATA11" data-ref="_M/RADEON_BRUSH_DATA11">RADEON_BRUSH_DATA11</dfn>                 0x14ac</u></td></tr>
<tr><th id="233">233</th><td><u>#define <dfn class="macro" id="_M/RADEON_BRUSH_DATA12" data-ref="_M/RADEON_BRUSH_DATA12">RADEON_BRUSH_DATA12</dfn>                 0x14b0</u></td></tr>
<tr><th id="234">234</th><td><u>#define <dfn class="macro" id="_M/RADEON_BRUSH_DATA13" data-ref="_M/RADEON_BRUSH_DATA13">RADEON_BRUSH_DATA13</dfn>                 0x14b4</u></td></tr>
<tr><th id="235">235</th><td><u>#define <dfn class="macro" id="_M/RADEON_BRUSH_DATA14" data-ref="_M/RADEON_BRUSH_DATA14">RADEON_BRUSH_DATA14</dfn>                 0x14b8</u></td></tr>
<tr><th id="236">236</th><td><u>#define <dfn class="macro" id="_M/RADEON_BRUSH_DATA15" data-ref="_M/RADEON_BRUSH_DATA15">RADEON_BRUSH_DATA15</dfn>                 0x14bc</u></td></tr>
<tr><th id="237">237</th><td><u>#define <dfn class="macro" id="_M/RADEON_BRUSH_DATA16" data-ref="_M/RADEON_BRUSH_DATA16">RADEON_BRUSH_DATA16</dfn>                 0x14c0</u></td></tr>
<tr><th id="238">238</th><td><u>#define <dfn class="macro" id="_M/RADEON_BRUSH_DATA17" data-ref="_M/RADEON_BRUSH_DATA17">RADEON_BRUSH_DATA17</dfn>                 0x14c4</u></td></tr>
<tr><th id="239">239</th><td><u>#define <dfn class="macro" id="_M/RADEON_BRUSH_DATA18" data-ref="_M/RADEON_BRUSH_DATA18">RADEON_BRUSH_DATA18</dfn>                 0x14c8</u></td></tr>
<tr><th id="240">240</th><td><u>#define <dfn class="macro" id="_M/RADEON_BRUSH_DATA19" data-ref="_M/RADEON_BRUSH_DATA19">RADEON_BRUSH_DATA19</dfn>                 0x14cc</u></td></tr>
<tr><th id="241">241</th><td><u>#define <dfn class="macro" id="_M/RADEON_BRUSH_DATA2" data-ref="_M/RADEON_BRUSH_DATA2">RADEON_BRUSH_DATA2</dfn>                  0x1488</u></td></tr>
<tr><th id="242">242</th><td><u>#define <dfn class="macro" id="_M/RADEON_BRUSH_DATA20" data-ref="_M/RADEON_BRUSH_DATA20">RADEON_BRUSH_DATA20</dfn>                 0x14d0</u></td></tr>
<tr><th id="243">243</th><td><u>#define <dfn class="macro" id="_M/RADEON_BRUSH_DATA21" data-ref="_M/RADEON_BRUSH_DATA21">RADEON_BRUSH_DATA21</dfn>                 0x14d4</u></td></tr>
<tr><th id="244">244</th><td><u>#define <dfn class="macro" id="_M/RADEON_BRUSH_DATA22" data-ref="_M/RADEON_BRUSH_DATA22">RADEON_BRUSH_DATA22</dfn>                 0x14d8</u></td></tr>
<tr><th id="245">245</th><td><u>#define <dfn class="macro" id="_M/RADEON_BRUSH_DATA23" data-ref="_M/RADEON_BRUSH_DATA23">RADEON_BRUSH_DATA23</dfn>                 0x14dc</u></td></tr>
<tr><th id="246">246</th><td><u>#define <dfn class="macro" id="_M/RADEON_BRUSH_DATA24" data-ref="_M/RADEON_BRUSH_DATA24">RADEON_BRUSH_DATA24</dfn>                 0x14e0</u></td></tr>
<tr><th id="247">247</th><td><u>#define <dfn class="macro" id="_M/RADEON_BRUSH_DATA25" data-ref="_M/RADEON_BRUSH_DATA25">RADEON_BRUSH_DATA25</dfn>                 0x14e4</u></td></tr>
<tr><th id="248">248</th><td><u>#define <dfn class="macro" id="_M/RADEON_BRUSH_DATA26" data-ref="_M/RADEON_BRUSH_DATA26">RADEON_BRUSH_DATA26</dfn>                 0x14e8</u></td></tr>
<tr><th id="249">249</th><td><u>#define <dfn class="macro" id="_M/RADEON_BRUSH_DATA27" data-ref="_M/RADEON_BRUSH_DATA27">RADEON_BRUSH_DATA27</dfn>                 0x14ec</u></td></tr>
<tr><th id="250">250</th><td><u>#define <dfn class="macro" id="_M/RADEON_BRUSH_DATA28" data-ref="_M/RADEON_BRUSH_DATA28">RADEON_BRUSH_DATA28</dfn>                 0x14f0</u></td></tr>
<tr><th id="251">251</th><td><u>#define <dfn class="macro" id="_M/RADEON_BRUSH_DATA29" data-ref="_M/RADEON_BRUSH_DATA29">RADEON_BRUSH_DATA29</dfn>                 0x14f4</u></td></tr>
<tr><th id="252">252</th><td><u>#define <dfn class="macro" id="_M/RADEON_BRUSH_DATA3" data-ref="_M/RADEON_BRUSH_DATA3">RADEON_BRUSH_DATA3</dfn>                  0x148c</u></td></tr>
<tr><th id="253">253</th><td><u>#define <dfn class="macro" id="_M/RADEON_BRUSH_DATA30" data-ref="_M/RADEON_BRUSH_DATA30">RADEON_BRUSH_DATA30</dfn>                 0x14f8</u></td></tr>
<tr><th id="254">254</th><td><u>#define <dfn class="macro" id="_M/RADEON_BRUSH_DATA31" data-ref="_M/RADEON_BRUSH_DATA31">RADEON_BRUSH_DATA31</dfn>                 0x14fc</u></td></tr>
<tr><th id="255">255</th><td><u>#define <dfn class="macro" id="_M/RADEON_BRUSH_DATA32" data-ref="_M/RADEON_BRUSH_DATA32">RADEON_BRUSH_DATA32</dfn>                 0x1500</u></td></tr>
<tr><th id="256">256</th><td><u>#define <dfn class="macro" id="_M/RADEON_BRUSH_DATA33" data-ref="_M/RADEON_BRUSH_DATA33">RADEON_BRUSH_DATA33</dfn>                 0x1504</u></td></tr>
<tr><th id="257">257</th><td><u>#define <dfn class="macro" id="_M/RADEON_BRUSH_DATA34" data-ref="_M/RADEON_BRUSH_DATA34">RADEON_BRUSH_DATA34</dfn>                 0x1508</u></td></tr>
<tr><th id="258">258</th><td><u>#define <dfn class="macro" id="_M/RADEON_BRUSH_DATA35" data-ref="_M/RADEON_BRUSH_DATA35">RADEON_BRUSH_DATA35</dfn>                 0x150c</u></td></tr>
<tr><th id="259">259</th><td><u>#define <dfn class="macro" id="_M/RADEON_BRUSH_DATA36" data-ref="_M/RADEON_BRUSH_DATA36">RADEON_BRUSH_DATA36</dfn>                 0x1510</u></td></tr>
<tr><th id="260">260</th><td><u>#define <dfn class="macro" id="_M/RADEON_BRUSH_DATA37" data-ref="_M/RADEON_BRUSH_DATA37">RADEON_BRUSH_DATA37</dfn>                 0x1514</u></td></tr>
<tr><th id="261">261</th><td><u>#define <dfn class="macro" id="_M/RADEON_BRUSH_DATA38" data-ref="_M/RADEON_BRUSH_DATA38">RADEON_BRUSH_DATA38</dfn>                 0x1518</u></td></tr>
<tr><th id="262">262</th><td><u>#define <dfn class="macro" id="_M/RADEON_BRUSH_DATA39" data-ref="_M/RADEON_BRUSH_DATA39">RADEON_BRUSH_DATA39</dfn>                 0x151c</u></td></tr>
<tr><th id="263">263</th><td><u>#define <dfn class="macro" id="_M/RADEON_BRUSH_DATA4" data-ref="_M/RADEON_BRUSH_DATA4">RADEON_BRUSH_DATA4</dfn>                  0x1490</u></td></tr>
<tr><th id="264">264</th><td><u>#define <dfn class="macro" id="_M/RADEON_BRUSH_DATA40" data-ref="_M/RADEON_BRUSH_DATA40">RADEON_BRUSH_DATA40</dfn>                 0x1520</u></td></tr>
<tr><th id="265">265</th><td><u>#define <dfn class="macro" id="_M/RADEON_BRUSH_DATA41" data-ref="_M/RADEON_BRUSH_DATA41">RADEON_BRUSH_DATA41</dfn>                 0x1524</u></td></tr>
<tr><th id="266">266</th><td><u>#define <dfn class="macro" id="_M/RADEON_BRUSH_DATA42" data-ref="_M/RADEON_BRUSH_DATA42">RADEON_BRUSH_DATA42</dfn>                 0x1528</u></td></tr>
<tr><th id="267">267</th><td><u>#define <dfn class="macro" id="_M/RADEON_BRUSH_DATA43" data-ref="_M/RADEON_BRUSH_DATA43">RADEON_BRUSH_DATA43</dfn>                 0x152c</u></td></tr>
<tr><th id="268">268</th><td><u>#define <dfn class="macro" id="_M/RADEON_BRUSH_DATA44" data-ref="_M/RADEON_BRUSH_DATA44">RADEON_BRUSH_DATA44</dfn>                 0x1530</u></td></tr>
<tr><th id="269">269</th><td><u>#define <dfn class="macro" id="_M/RADEON_BRUSH_DATA45" data-ref="_M/RADEON_BRUSH_DATA45">RADEON_BRUSH_DATA45</dfn>                 0x1534</u></td></tr>
<tr><th id="270">270</th><td><u>#define <dfn class="macro" id="_M/RADEON_BRUSH_DATA46" data-ref="_M/RADEON_BRUSH_DATA46">RADEON_BRUSH_DATA46</dfn>                 0x1538</u></td></tr>
<tr><th id="271">271</th><td><u>#define <dfn class="macro" id="_M/RADEON_BRUSH_DATA47" data-ref="_M/RADEON_BRUSH_DATA47">RADEON_BRUSH_DATA47</dfn>                 0x153c</u></td></tr>
<tr><th id="272">272</th><td><u>#define <dfn class="macro" id="_M/RADEON_BRUSH_DATA48" data-ref="_M/RADEON_BRUSH_DATA48">RADEON_BRUSH_DATA48</dfn>                 0x1540</u></td></tr>
<tr><th id="273">273</th><td><u>#define <dfn class="macro" id="_M/RADEON_BRUSH_DATA49" data-ref="_M/RADEON_BRUSH_DATA49">RADEON_BRUSH_DATA49</dfn>                 0x1544</u></td></tr>
<tr><th id="274">274</th><td><u>#define <dfn class="macro" id="_M/RADEON_BRUSH_DATA5" data-ref="_M/RADEON_BRUSH_DATA5">RADEON_BRUSH_DATA5</dfn>                  0x1494</u></td></tr>
<tr><th id="275">275</th><td><u>#define <dfn class="macro" id="_M/RADEON_BRUSH_DATA50" data-ref="_M/RADEON_BRUSH_DATA50">RADEON_BRUSH_DATA50</dfn>                 0x1548</u></td></tr>
<tr><th id="276">276</th><td><u>#define <dfn class="macro" id="_M/RADEON_BRUSH_DATA51" data-ref="_M/RADEON_BRUSH_DATA51">RADEON_BRUSH_DATA51</dfn>                 0x154c</u></td></tr>
<tr><th id="277">277</th><td><u>#define <dfn class="macro" id="_M/RADEON_BRUSH_DATA52" data-ref="_M/RADEON_BRUSH_DATA52">RADEON_BRUSH_DATA52</dfn>                 0x1550</u></td></tr>
<tr><th id="278">278</th><td><u>#define <dfn class="macro" id="_M/RADEON_BRUSH_DATA53" data-ref="_M/RADEON_BRUSH_DATA53">RADEON_BRUSH_DATA53</dfn>                 0x1554</u></td></tr>
<tr><th id="279">279</th><td><u>#define <dfn class="macro" id="_M/RADEON_BRUSH_DATA54" data-ref="_M/RADEON_BRUSH_DATA54">RADEON_BRUSH_DATA54</dfn>                 0x1558</u></td></tr>
<tr><th id="280">280</th><td><u>#define <dfn class="macro" id="_M/RADEON_BRUSH_DATA55" data-ref="_M/RADEON_BRUSH_DATA55">RADEON_BRUSH_DATA55</dfn>                 0x155c</u></td></tr>
<tr><th id="281">281</th><td><u>#define <dfn class="macro" id="_M/RADEON_BRUSH_DATA56" data-ref="_M/RADEON_BRUSH_DATA56">RADEON_BRUSH_DATA56</dfn>                 0x1560</u></td></tr>
<tr><th id="282">282</th><td><u>#define <dfn class="macro" id="_M/RADEON_BRUSH_DATA57" data-ref="_M/RADEON_BRUSH_DATA57">RADEON_BRUSH_DATA57</dfn>                 0x1564</u></td></tr>
<tr><th id="283">283</th><td><u>#define <dfn class="macro" id="_M/RADEON_BRUSH_DATA58" data-ref="_M/RADEON_BRUSH_DATA58">RADEON_BRUSH_DATA58</dfn>                 0x1568</u></td></tr>
<tr><th id="284">284</th><td><u>#define <dfn class="macro" id="_M/RADEON_BRUSH_DATA59" data-ref="_M/RADEON_BRUSH_DATA59">RADEON_BRUSH_DATA59</dfn>                 0x156c</u></td></tr>
<tr><th id="285">285</th><td><u>#define <dfn class="macro" id="_M/RADEON_BRUSH_DATA6" data-ref="_M/RADEON_BRUSH_DATA6">RADEON_BRUSH_DATA6</dfn>                  0x1498</u></td></tr>
<tr><th id="286">286</th><td><u>#define <dfn class="macro" id="_M/RADEON_BRUSH_DATA60" data-ref="_M/RADEON_BRUSH_DATA60">RADEON_BRUSH_DATA60</dfn>                 0x1570</u></td></tr>
<tr><th id="287">287</th><td><u>#define <dfn class="macro" id="_M/RADEON_BRUSH_DATA61" data-ref="_M/RADEON_BRUSH_DATA61">RADEON_BRUSH_DATA61</dfn>                 0x1574</u></td></tr>
<tr><th id="288">288</th><td><u>#define <dfn class="macro" id="_M/RADEON_BRUSH_DATA62" data-ref="_M/RADEON_BRUSH_DATA62">RADEON_BRUSH_DATA62</dfn>                 0x1578</u></td></tr>
<tr><th id="289">289</th><td><u>#define <dfn class="macro" id="_M/RADEON_BRUSH_DATA63" data-ref="_M/RADEON_BRUSH_DATA63">RADEON_BRUSH_DATA63</dfn>                 0x157c</u></td></tr>
<tr><th id="290">290</th><td><u>#define <dfn class="macro" id="_M/RADEON_BRUSH_DATA7" data-ref="_M/RADEON_BRUSH_DATA7">RADEON_BRUSH_DATA7</dfn>                  0x149c</u></td></tr>
<tr><th id="291">291</th><td><u>#define <dfn class="macro" id="_M/RADEON_BRUSH_DATA8" data-ref="_M/RADEON_BRUSH_DATA8">RADEON_BRUSH_DATA8</dfn>                  0x14a0</u></td></tr>
<tr><th id="292">292</th><td><u>#define <dfn class="macro" id="_M/RADEON_BRUSH_DATA9" data-ref="_M/RADEON_BRUSH_DATA9">RADEON_BRUSH_DATA9</dfn>                  0x14a4</u></td></tr>
<tr><th id="293">293</th><td><u>#define <dfn class="macro" id="_M/RADEON_BRUSH_SCALE" data-ref="_M/RADEON_BRUSH_SCALE">RADEON_BRUSH_SCALE</dfn>                  0x1470</u></td></tr>
<tr><th id="294">294</th><td><u>#define <dfn class="macro" id="_M/RADEON_BRUSH_Y_X" data-ref="_M/RADEON_BRUSH_Y_X">RADEON_BRUSH_Y_X</dfn>                    0x1474</u></td></tr>
<tr><th id="295">295</th><td><u>#define <dfn class="macro" id="_M/RADEON_BUS_CNTL" data-ref="_M/RADEON_BUS_CNTL">RADEON_BUS_CNTL</dfn>                     0x0030</u></td></tr>
<tr><th id="296">296</th><td><u>#       define <dfn class="macro" id="_M/RADEON_BUS_MASTER_DIS" data-ref="_M/RADEON_BUS_MASTER_DIS">RADEON_BUS_MASTER_DIS</dfn>         (1 &lt;&lt; 6)</u></td></tr>
<tr><th id="297">297</th><td><u>#       define <dfn class="macro" id="_M/RADEON_BUS_BIOS_DIS_ROM" data-ref="_M/RADEON_BUS_BIOS_DIS_ROM">RADEON_BUS_BIOS_DIS_ROM</dfn>       (1 &lt;&lt; 12)</u></td></tr>
<tr><th id="298">298</th><td><u>#	define <dfn class="macro" id="_M/RS600_BUS_MASTER_DIS" data-ref="_M/RS600_BUS_MASTER_DIS">RS600_BUS_MASTER_DIS</dfn>	     (1 &lt;&lt; 14)</u></td></tr>
<tr><th id="299">299</th><td><u>#	define <dfn class="macro" id="_M/RS600_MSI_REARM" data-ref="_M/RS600_MSI_REARM">RS600_MSI_REARM</dfn>		     (1 &lt;&lt; 20) /* rs600/rs690/rs740 */</u></td></tr>
<tr><th id="300">300</th><td><u>#       define <dfn class="macro" id="_M/RADEON_BUS_RD_DISCARD_EN" data-ref="_M/RADEON_BUS_RD_DISCARD_EN">RADEON_BUS_RD_DISCARD_EN</dfn>      (1 &lt;&lt; 24)</u></td></tr>
<tr><th id="301">301</th><td><u>#       define <dfn class="macro" id="_M/RADEON_BUS_RD_ABORT_EN" data-ref="_M/RADEON_BUS_RD_ABORT_EN">RADEON_BUS_RD_ABORT_EN</dfn>        (1 &lt;&lt; 25)</u></td></tr>
<tr><th id="302">302</th><td><u>#       define <dfn class="macro" id="_M/RADEON_BUS_MSTR_DISCONNECT_EN" data-ref="_M/RADEON_BUS_MSTR_DISCONNECT_EN">RADEON_BUS_MSTR_DISCONNECT_EN</dfn> (1 &lt;&lt; 28)</u></td></tr>
<tr><th id="303">303</th><td><u>#       define <dfn class="macro" id="_M/RADEON_BUS_WRT_BURST" data-ref="_M/RADEON_BUS_WRT_BURST">RADEON_BUS_WRT_BURST</dfn>          (1 &lt;&lt; 29)</u></td></tr>
<tr><th id="304">304</th><td><u>#       define <dfn class="macro" id="_M/RADEON_BUS_READ_BURST" data-ref="_M/RADEON_BUS_READ_BURST">RADEON_BUS_READ_BURST</dfn>         (1 &lt;&lt; 30)</u></td></tr>
<tr><th id="305">305</th><td><u>#define <dfn class="macro" id="_M/RADEON_BUS_CNTL1" data-ref="_M/RADEON_BUS_CNTL1">RADEON_BUS_CNTL1</dfn>                    0x0034</u></td></tr>
<tr><th id="306">306</th><td><u>#       define <dfn class="macro" id="_M/RADEON_BUS_WAIT_ON_LOCK_EN" data-ref="_M/RADEON_BUS_WAIT_ON_LOCK_EN">RADEON_BUS_WAIT_ON_LOCK_EN</dfn>    (1 &lt;&lt; 4)</u></td></tr>
<tr><th id="307">307</th><td><u>#define <dfn class="macro" id="_M/RV370_BUS_CNTL" data-ref="_M/RV370_BUS_CNTL">RV370_BUS_CNTL</dfn>                      0x004c</u></td></tr>
<tr><th id="308">308</th><td><u>#       define <dfn class="macro" id="_M/RV370_BUS_BIOS_DIS_ROM" data-ref="_M/RV370_BUS_BIOS_DIS_ROM">RV370_BUS_BIOS_DIS_ROM</dfn>        (1 &lt;&lt; 2)</u></td></tr>
<tr><th id="309">309</th><td><i>/* rv370/rv380, rv410, r423/r430/r480, r5xx */</i></td></tr>
<tr><th id="310">310</th><td><u>#define <dfn class="macro" id="_M/RADEON_MSI_REARM_EN" data-ref="_M/RADEON_MSI_REARM_EN">RADEON_MSI_REARM_EN</dfn>		    0x0160</u></td></tr>
<tr><th id="311">311</th><td><u>#	define <dfn class="macro" id="_M/RV370_MSI_REARM_EN" data-ref="_M/RV370_MSI_REARM_EN">RV370_MSI_REARM_EN</dfn>	     (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="312">312</th><td></td></tr>
<tr><th id="313">313</th><td><i>/* #define RADEON_PCIE_INDEX                   0x0030 */</i></td></tr>
<tr><th id="314">314</th><td><i>/* #define RADEON_PCIE_DATA                    0x0034 */</i></td></tr>
<tr><th id="315">315</th><td><u>#define <dfn class="macro" id="_M/RADEON_PCIE_LC_LINK_WIDTH_CNTL" data-ref="_M/RADEON_PCIE_LC_LINK_WIDTH_CNTL">RADEON_PCIE_LC_LINK_WIDTH_CNTL</dfn>             0xa2 /* PCIE */</u></td></tr>
<tr><th id="316">316</th><td><u>#       define <dfn class="macro" id="_M/RADEON_PCIE_LC_LINK_WIDTH_SHIFT" data-ref="_M/RADEON_PCIE_LC_LINK_WIDTH_SHIFT">RADEON_PCIE_LC_LINK_WIDTH_SHIFT</dfn>     0</u></td></tr>
<tr><th id="317">317</th><td><u>#       define <dfn class="macro" id="_M/RADEON_PCIE_LC_LINK_WIDTH_MASK" data-ref="_M/RADEON_PCIE_LC_LINK_WIDTH_MASK">RADEON_PCIE_LC_LINK_WIDTH_MASK</dfn>      0x7</u></td></tr>
<tr><th id="318">318</th><td><u>#       define <dfn class="macro" id="_M/RADEON_PCIE_LC_LINK_WIDTH_X0" data-ref="_M/RADEON_PCIE_LC_LINK_WIDTH_X0">RADEON_PCIE_LC_LINK_WIDTH_X0</dfn>        0</u></td></tr>
<tr><th id="319">319</th><td><u>#       define <dfn class="macro" id="_M/RADEON_PCIE_LC_LINK_WIDTH_X1" data-ref="_M/RADEON_PCIE_LC_LINK_WIDTH_X1">RADEON_PCIE_LC_LINK_WIDTH_X1</dfn>        1</u></td></tr>
<tr><th id="320">320</th><td><u>#       define <dfn class="macro" id="_M/RADEON_PCIE_LC_LINK_WIDTH_X2" data-ref="_M/RADEON_PCIE_LC_LINK_WIDTH_X2">RADEON_PCIE_LC_LINK_WIDTH_X2</dfn>        2</u></td></tr>
<tr><th id="321">321</th><td><u>#       define <dfn class="macro" id="_M/RADEON_PCIE_LC_LINK_WIDTH_X4" data-ref="_M/RADEON_PCIE_LC_LINK_WIDTH_X4">RADEON_PCIE_LC_LINK_WIDTH_X4</dfn>        3</u></td></tr>
<tr><th id="322">322</th><td><u>#       define <dfn class="macro" id="_M/RADEON_PCIE_LC_LINK_WIDTH_X8" data-ref="_M/RADEON_PCIE_LC_LINK_WIDTH_X8">RADEON_PCIE_LC_LINK_WIDTH_X8</dfn>        4</u></td></tr>
<tr><th id="323">323</th><td><u>#       define <dfn class="macro" id="_M/RADEON_PCIE_LC_LINK_WIDTH_X12" data-ref="_M/RADEON_PCIE_LC_LINK_WIDTH_X12">RADEON_PCIE_LC_LINK_WIDTH_X12</dfn>       5</u></td></tr>
<tr><th id="324">324</th><td><u>#       define <dfn class="macro" id="_M/RADEON_PCIE_LC_LINK_WIDTH_X16" data-ref="_M/RADEON_PCIE_LC_LINK_WIDTH_X16">RADEON_PCIE_LC_LINK_WIDTH_X16</dfn>       6</u></td></tr>
<tr><th id="325">325</th><td><u>#       define <dfn class="macro" id="_M/RADEON_PCIE_LC_LINK_WIDTH_RD_SHIFT" data-ref="_M/RADEON_PCIE_LC_LINK_WIDTH_RD_SHIFT">RADEON_PCIE_LC_LINK_WIDTH_RD_SHIFT</dfn>  4</u></td></tr>
<tr><th id="326">326</th><td><u>#       define <dfn class="macro" id="_M/RADEON_PCIE_LC_LINK_WIDTH_RD_MASK" data-ref="_M/RADEON_PCIE_LC_LINK_WIDTH_RD_MASK">RADEON_PCIE_LC_LINK_WIDTH_RD_MASK</dfn>   0x70</u></td></tr>
<tr><th id="327">327</th><td><u>#       define <dfn class="macro" id="_M/RADEON_PCIE_LC_RECONFIG_NOW" data-ref="_M/RADEON_PCIE_LC_RECONFIG_NOW">RADEON_PCIE_LC_RECONFIG_NOW</dfn>         (1 &lt;&lt; 8)</u></td></tr>
<tr><th id="328">328</th><td><u>#       define <dfn class="macro" id="_M/RADEON_PCIE_LC_RECONFIG_LATER" data-ref="_M/RADEON_PCIE_LC_RECONFIG_LATER">RADEON_PCIE_LC_RECONFIG_LATER</dfn>       (1 &lt;&lt; 9)</u></td></tr>
<tr><th id="329">329</th><td><u>#       define <dfn class="macro" id="_M/RADEON_PCIE_LC_SHORT_RECONFIG_EN" data-ref="_M/RADEON_PCIE_LC_SHORT_RECONFIG_EN">RADEON_PCIE_LC_SHORT_RECONFIG_EN</dfn>    (1 &lt;&lt; 10)</u></td></tr>
<tr><th id="330">330</th><td><u>#       define <dfn class="macro" id="_M/R600_PCIE_LC_RECONFIG_ARC_MISSING_ESCAPE" data-ref="_M/R600_PCIE_LC_RECONFIG_ARC_MISSING_ESCAPE">R600_PCIE_LC_RECONFIG_ARC_MISSING_ESCAPE</dfn>   (1 &lt;&lt; 7)</u></td></tr>
<tr><th id="331">331</th><td><u>#       define <dfn class="macro" id="_M/R600_PCIE_LC_RENEGOTIATION_SUPPORT" data-ref="_M/R600_PCIE_LC_RENEGOTIATION_SUPPORT">R600_PCIE_LC_RENEGOTIATION_SUPPORT</dfn>  (1 &lt;&lt; 9)</u></td></tr>
<tr><th id="332">332</th><td><u>#       define <dfn class="macro" id="_M/R600_PCIE_LC_RENEGOTIATE_EN" data-ref="_M/R600_PCIE_LC_RENEGOTIATE_EN">R600_PCIE_LC_RENEGOTIATE_EN</dfn>         (1 &lt;&lt; 10)</u></td></tr>
<tr><th id="333">333</th><td><u>#       define <dfn class="macro" id="_M/R600_PCIE_LC_SHORT_RECONFIG_EN" data-ref="_M/R600_PCIE_LC_SHORT_RECONFIG_EN">R600_PCIE_LC_SHORT_RECONFIG_EN</dfn>      (1 &lt;&lt; 11)</u></td></tr>
<tr><th id="334">334</th><td><u>#       define <dfn class="macro" id="_M/R600_PCIE_LC_UPCONFIGURE_SUPPORT" data-ref="_M/R600_PCIE_LC_UPCONFIGURE_SUPPORT">R600_PCIE_LC_UPCONFIGURE_SUPPORT</dfn>    (1 &lt;&lt; 12)</u></td></tr>
<tr><th id="335">335</th><td><u>#       define <dfn class="macro" id="_M/R600_PCIE_LC_UPCONFIGURE_DIS" data-ref="_M/R600_PCIE_LC_UPCONFIGURE_DIS">R600_PCIE_LC_UPCONFIGURE_DIS</dfn>        (1 &lt;&lt; 13)</u></td></tr>
<tr><th id="336">336</th><td></td></tr>
<tr><th id="337">337</th><td><u>#define <dfn class="macro" id="_M/R600_TARGET_AND_CURRENT_PROFILE_INDEX" data-ref="_M/R600_TARGET_AND_CURRENT_PROFILE_INDEX">R600_TARGET_AND_CURRENT_PROFILE_INDEX</dfn>      0x70c</u></td></tr>
<tr><th id="338">338</th><td><u>#define <dfn class="macro" id="_M/R700_TARGET_AND_CURRENT_PROFILE_INDEX" data-ref="_M/R700_TARGET_AND_CURRENT_PROFILE_INDEX">R700_TARGET_AND_CURRENT_PROFILE_INDEX</dfn>      0x66c</u></td></tr>
<tr><th id="339">339</th><td></td></tr>
<tr><th id="340">340</th><td><u>#define <dfn class="macro" id="_M/RADEON_CACHE_CNTL" data-ref="_M/RADEON_CACHE_CNTL">RADEON_CACHE_CNTL</dfn>                   0x1724</u></td></tr>
<tr><th id="341">341</th><td><u>#define <dfn class="macro" id="_M/RADEON_CACHE_LINE" data-ref="_M/RADEON_CACHE_LINE">RADEON_CACHE_LINE</dfn>                   0x0f0c /* PCI */</u></td></tr>
<tr><th id="342">342</th><td><u>#define <dfn class="macro" id="_M/RADEON_CAPABILITIES_ID" data-ref="_M/RADEON_CAPABILITIES_ID">RADEON_CAPABILITIES_ID</dfn>              0x0f50 /* PCI */</u></td></tr>
<tr><th id="343">343</th><td><u>#define <dfn class="macro" id="_M/RADEON_CAPABILITIES_PTR" data-ref="_M/RADEON_CAPABILITIES_PTR">RADEON_CAPABILITIES_PTR</dfn>             0x0f34 /* PCI */</u></td></tr>
<tr><th id="344">344</th><td><u>#define <dfn class="macro" id="_M/RADEON_CLK_PIN_CNTL" data-ref="_M/RADEON_CLK_PIN_CNTL">RADEON_CLK_PIN_CNTL</dfn>                 0x0001 /* PLL */</u></td></tr>
<tr><th id="345">345</th><td><u>#       define <dfn class="macro" id="_M/RADEON_DONT_USE_XTALIN" data-ref="_M/RADEON_DONT_USE_XTALIN">RADEON_DONT_USE_XTALIN</dfn>       (1 &lt;&lt; 4)</u></td></tr>
<tr><th id="346">346</th><td><u>#       define <dfn class="macro" id="_M/RADEON_SCLK_DYN_START_CNTL" data-ref="_M/RADEON_SCLK_DYN_START_CNTL">RADEON_SCLK_DYN_START_CNTL</dfn>   (1 &lt;&lt; 15)</u></td></tr>
<tr><th id="347">347</th><td><u>#define <dfn class="macro" id="_M/RADEON_CLOCK_CNTL_DATA" data-ref="_M/RADEON_CLOCK_CNTL_DATA">RADEON_CLOCK_CNTL_DATA</dfn>              0x000c</u></td></tr>
<tr><th id="348">348</th><td><u>#define <dfn class="macro" id="_M/RADEON_CLOCK_CNTL_INDEX" data-ref="_M/RADEON_CLOCK_CNTL_INDEX">RADEON_CLOCK_CNTL_INDEX</dfn>             0x0008</u></td></tr>
<tr><th id="349">349</th><td><u>#       define <dfn class="macro" id="_M/RADEON_PLL_WR_EN" data-ref="_M/RADEON_PLL_WR_EN">RADEON_PLL_WR_EN</dfn>             (1 &lt;&lt; 7)</u></td></tr>
<tr><th id="350">350</th><td><u>#       define <dfn class="macro" id="_M/RADEON_PLL_DIV_SEL" data-ref="_M/RADEON_PLL_DIV_SEL">RADEON_PLL_DIV_SEL</dfn>           (3 &lt;&lt; 8)</u></td></tr>
<tr><th id="351">351</th><td><u>#       define <dfn class="macro" id="_M/RADEON_PLL2_DIV_SEL_MASK" data-ref="_M/RADEON_PLL2_DIV_SEL_MASK">RADEON_PLL2_DIV_SEL_MASK</dfn>     (~(3 &lt;&lt; 8))</u></td></tr>
<tr><th id="352">352</th><td><u>#define <dfn class="macro" id="_M/RADEON_CLK_PWRMGT_CNTL" data-ref="_M/RADEON_CLK_PWRMGT_CNTL">RADEON_CLK_PWRMGT_CNTL</dfn>              0x0014</u></td></tr>
<tr><th id="353">353</th><td><u>#       define <dfn class="macro" id="_M/RADEON_ENGIN_DYNCLK_MODE" data-ref="_M/RADEON_ENGIN_DYNCLK_MODE">RADEON_ENGIN_DYNCLK_MODE</dfn>     (1 &lt;&lt; 12)</u></td></tr>
<tr><th id="354">354</th><td><u>#       define <dfn class="macro" id="_M/RADEON_ACTIVE_HILO_LAT_MASK" data-ref="_M/RADEON_ACTIVE_HILO_LAT_MASK">RADEON_ACTIVE_HILO_LAT_MASK</dfn>  (3 &lt;&lt; 13)</u></td></tr>
<tr><th id="355">355</th><td><u>#       define <dfn class="macro" id="_M/RADEON_ACTIVE_HILO_LAT_SHIFT" data-ref="_M/RADEON_ACTIVE_HILO_LAT_SHIFT">RADEON_ACTIVE_HILO_LAT_SHIFT</dfn> 13</u></td></tr>
<tr><th id="356">356</th><td><u>#       define <dfn class="macro" id="_M/RADEON_DISP_DYN_STOP_LAT_MASK" data-ref="_M/RADEON_DISP_DYN_STOP_LAT_MASK">RADEON_DISP_DYN_STOP_LAT_MASK</dfn> (1 &lt;&lt; 12)</u></td></tr>
<tr><th id="357">357</th><td><u>#       define <dfn class="macro" id="_M/RADEON_MC_BUSY" data-ref="_M/RADEON_MC_BUSY">RADEON_MC_BUSY</dfn>               (1 &lt;&lt; 16)</u></td></tr>
<tr><th id="358">358</th><td><u>#       define <dfn class="macro" id="_M/RADEON_DLL_READY" data-ref="_M/RADEON_DLL_READY">RADEON_DLL_READY</dfn>             (1 &lt;&lt; 19)</u></td></tr>
<tr><th id="359">359</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CG_NO1_DEBUG_0" data-ref="_M/RADEON_CG_NO1_DEBUG_0">RADEON_CG_NO1_DEBUG_0</dfn>        (1 &lt;&lt; 24)</u></td></tr>
<tr><th id="360">360</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CG_NO1_DEBUG_MASK" data-ref="_M/RADEON_CG_NO1_DEBUG_MASK">RADEON_CG_NO1_DEBUG_MASK</dfn>     (0x1f &lt;&lt; 24)</u></td></tr>
<tr><th id="361">361</th><td><u>#       define <dfn class="macro" id="_M/RADEON_DYN_STOP_MODE_MASK" data-ref="_M/RADEON_DYN_STOP_MODE_MASK">RADEON_DYN_STOP_MODE_MASK</dfn>    (7 &lt;&lt; 21)</u></td></tr>
<tr><th id="362">362</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TVPLL_PWRMGT_OFF" data-ref="_M/RADEON_TVPLL_PWRMGT_OFF">RADEON_TVPLL_PWRMGT_OFF</dfn>      (1 &lt;&lt; 30)</u></td></tr>
<tr><th id="363">363</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TVCLK_TURNOFF" data-ref="_M/RADEON_TVCLK_TURNOFF">RADEON_TVCLK_TURNOFF</dfn>         (1 &lt;&lt; 31)</u></td></tr>
<tr><th id="364">364</th><td><u>#define <dfn class="macro" id="_M/RADEON_PLL_PWRMGT_CNTL" data-ref="_M/RADEON_PLL_PWRMGT_CNTL">RADEON_PLL_PWRMGT_CNTL</dfn>              0x0015 /* PLL */</u></td></tr>
<tr><th id="365">365</th><td><u>#	define <dfn class="macro" id="_M/RADEON_PM_MODE_SEL" data-ref="_M/RADEON_PM_MODE_SEL">RADEON_PM_MODE_SEL</dfn>           (1 &lt;&lt; 13)</u></td></tr>
<tr><th id="366">366</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TCL_BYPASS_DISABLE" data-ref="_M/RADEON_TCL_BYPASS_DISABLE">RADEON_TCL_BYPASS_DISABLE</dfn>    (1 &lt;&lt; 20)</u></td></tr>
<tr><th id="367">367</th><td><u>#define <dfn class="macro" id="_M/RADEON_CLR_CMP_CLR_3D" data-ref="_M/RADEON_CLR_CMP_CLR_3D">RADEON_CLR_CMP_CLR_3D</dfn>               0x1a24</u></td></tr>
<tr><th id="368">368</th><td><u>#define <dfn class="macro" id="_M/RADEON_CLR_CMP_CLR_DST" data-ref="_M/RADEON_CLR_CMP_CLR_DST">RADEON_CLR_CMP_CLR_DST</dfn>              0x15c8</u></td></tr>
<tr><th id="369">369</th><td><u>#define <dfn class="macro" id="_M/RADEON_CLR_CMP_CLR_SRC" data-ref="_M/RADEON_CLR_CMP_CLR_SRC">RADEON_CLR_CMP_CLR_SRC</dfn>              0x15c4</u></td></tr>
<tr><th id="370">370</th><td><u>#define <dfn class="macro" id="_M/RADEON_CLR_CMP_CNTL" data-ref="_M/RADEON_CLR_CMP_CNTL">RADEON_CLR_CMP_CNTL</dfn>                 0x15c0</u></td></tr>
<tr><th id="371">371</th><td><u>#       define <dfn class="macro" id="_M/RADEON_SRC_CMP_EQ_COLOR" data-ref="_M/RADEON_SRC_CMP_EQ_COLOR">RADEON_SRC_CMP_EQ_COLOR</dfn>      (4 &lt;&lt;  0)</u></td></tr>
<tr><th id="372">372</th><td><u>#       define <dfn class="macro" id="_M/RADEON_SRC_CMP_NEQ_COLOR" data-ref="_M/RADEON_SRC_CMP_NEQ_COLOR">RADEON_SRC_CMP_NEQ_COLOR</dfn>     (5 &lt;&lt;  0)</u></td></tr>
<tr><th id="373">373</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CLR_CMP_SRC_SOURCE" data-ref="_M/RADEON_CLR_CMP_SRC_SOURCE">RADEON_CLR_CMP_SRC_SOURCE</dfn>    (1 &lt;&lt; 24)</u></td></tr>
<tr><th id="374">374</th><td><u>#define <dfn class="macro" id="_M/RADEON_CLR_CMP_MASK" data-ref="_M/RADEON_CLR_CMP_MASK">RADEON_CLR_CMP_MASK</dfn>                 0x15cc</u></td></tr>
<tr><th id="375">375</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CLR_CMP_MSK" data-ref="_M/RADEON_CLR_CMP_MSK">RADEON_CLR_CMP_MSK</dfn>           0xffffffff</u></td></tr>
<tr><th id="376">376</th><td><u>#define <dfn class="macro" id="_M/RADEON_CLR_CMP_MASK_3D" data-ref="_M/RADEON_CLR_CMP_MASK_3D">RADEON_CLR_CMP_MASK_3D</dfn>              0x1A28</u></td></tr>
<tr><th id="377">377</th><td><u>#define <dfn class="macro" id="_M/RADEON_COMMAND" data-ref="_M/RADEON_COMMAND">RADEON_COMMAND</dfn>                      0x0f04 /* PCI */</u></td></tr>
<tr><th id="378">378</th><td><u>#define <dfn class="macro" id="_M/RADEON_COMPOSITE_SHADOW_ID" data-ref="_M/RADEON_COMPOSITE_SHADOW_ID">RADEON_COMPOSITE_SHADOW_ID</dfn>          0x1a0c</u></td></tr>
<tr><th id="379">379</th><td><u>#define <dfn class="macro" id="_M/RADEON_CONFIG_APER_0_BASE" data-ref="_M/RADEON_CONFIG_APER_0_BASE">RADEON_CONFIG_APER_0_BASE</dfn>           0x0100</u></td></tr>
<tr><th id="380">380</th><td><u>#define <dfn class="macro" id="_M/RADEON_CONFIG_APER_1_BASE" data-ref="_M/RADEON_CONFIG_APER_1_BASE">RADEON_CONFIG_APER_1_BASE</dfn>           0x0104</u></td></tr>
<tr><th id="381">381</th><td><u>#define <dfn class="macro" id="_M/RADEON_CONFIG_APER_SIZE" data-ref="_M/RADEON_CONFIG_APER_SIZE">RADEON_CONFIG_APER_SIZE</dfn>             0x0108</u></td></tr>
<tr><th id="382">382</th><td><u>#define <dfn class="macro" id="_M/RADEON_CONFIG_BONDS" data-ref="_M/RADEON_CONFIG_BONDS">RADEON_CONFIG_BONDS</dfn>                 0x00e8</u></td></tr>
<tr><th id="383">383</th><td><u>#define <dfn class="macro" id="_M/RADEON_CONFIG_CNTL" data-ref="_M/RADEON_CONFIG_CNTL">RADEON_CONFIG_CNTL</dfn>                  0x00e0</u></td></tr>
<tr><th id="384">384</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CFG_VGA_RAM_EN" data-ref="_M/RADEON_CFG_VGA_RAM_EN">RADEON_CFG_VGA_RAM_EN</dfn>        (1 &lt;&lt; 8)</u></td></tr>
<tr><th id="385">385</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CFG_VGA_IO_DIS" data-ref="_M/RADEON_CFG_VGA_IO_DIS">RADEON_CFG_VGA_IO_DIS</dfn>        (1 &lt;&lt; 9)</u></td></tr>
<tr><th id="386">386</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CFG_ATI_REV_A11" data-ref="_M/RADEON_CFG_ATI_REV_A11">RADEON_CFG_ATI_REV_A11</dfn>       (0   &lt;&lt; 16)</u></td></tr>
<tr><th id="387">387</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CFG_ATI_REV_A12" data-ref="_M/RADEON_CFG_ATI_REV_A12">RADEON_CFG_ATI_REV_A12</dfn>       (1   &lt;&lt; 16)</u></td></tr>
<tr><th id="388">388</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CFG_ATI_REV_A13" data-ref="_M/RADEON_CFG_ATI_REV_A13">RADEON_CFG_ATI_REV_A13</dfn>       (2   &lt;&lt; 16)</u></td></tr>
<tr><th id="389">389</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CFG_ATI_REV_ID_MASK" data-ref="_M/RADEON_CFG_ATI_REV_ID_MASK">RADEON_CFG_ATI_REV_ID_MASK</dfn>   (0xf &lt;&lt; 16)</u></td></tr>
<tr><th id="390">390</th><td><u>#define <dfn class="macro" id="_M/RADEON_CONFIG_MEMSIZE" data-ref="_M/RADEON_CONFIG_MEMSIZE">RADEON_CONFIG_MEMSIZE</dfn>               0x00f8</u></td></tr>
<tr><th id="391">391</th><td><u>#define <dfn class="macro" id="_M/RADEON_CONFIG_MEMSIZE_EMBEDDED" data-ref="_M/RADEON_CONFIG_MEMSIZE_EMBEDDED">RADEON_CONFIG_MEMSIZE_EMBEDDED</dfn>      0x0114</u></td></tr>
<tr><th id="392">392</th><td><u>#define <dfn class="macro" id="_M/RADEON_CONFIG_REG_1_BASE" data-ref="_M/RADEON_CONFIG_REG_1_BASE">RADEON_CONFIG_REG_1_BASE</dfn>            0x010c</u></td></tr>
<tr><th id="393">393</th><td><u>#define <dfn class="macro" id="_M/RADEON_CONFIG_REG_APER_SIZE" data-ref="_M/RADEON_CONFIG_REG_APER_SIZE">RADEON_CONFIG_REG_APER_SIZE</dfn>         0x0110</u></td></tr>
<tr><th id="394">394</th><td><u>#define <dfn class="macro" id="_M/RADEON_CONFIG_XSTRAP" data-ref="_M/RADEON_CONFIG_XSTRAP">RADEON_CONFIG_XSTRAP</dfn>                0x00e4</u></td></tr>
<tr><th id="395">395</th><td><u>#define <dfn class="macro" id="_M/RADEON_CONSTANT_COLOR_C" data-ref="_M/RADEON_CONSTANT_COLOR_C">RADEON_CONSTANT_COLOR_C</dfn>             0x1d34</u></td></tr>
<tr><th id="396">396</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CONSTANT_COLOR_MASK" data-ref="_M/RADEON_CONSTANT_COLOR_MASK">RADEON_CONSTANT_COLOR_MASK</dfn>   0x00ffffff</u></td></tr>
<tr><th id="397">397</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CONSTANT_COLOR_ONE" data-ref="_M/RADEON_CONSTANT_COLOR_ONE">RADEON_CONSTANT_COLOR_ONE</dfn>    0x00ffffff</u></td></tr>
<tr><th id="398">398</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CONSTANT_COLOR_ZERO" data-ref="_M/RADEON_CONSTANT_COLOR_ZERO">RADEON_CONSTANT_COLOR_ZERO</dfn>   0x00000000</u></td></tr>
<tr><th id="399">399</th><td><u>#define <dfn class="macro" id="_M/RADEON_CRC_CMDFIFO_ADDR" data-ref="_M/RADEON_CRC_CMDFIFO_ADDR">RADEON_CRC_CMDFIFO_ADDR</dfn>             0x0740</u></td></tr>
<tr><th id="400">400</th><td><u>#define <dfn class="macro" id="_M/RADEON_CRC_CMDFIFO_DOUT" data-ref="_M/RADEON_CRC_CMDFIFO_DOUT">RADEON_CRC_CMDFIFO_DOUT</dfn>             0x0744</u></td></tr>
<tr><th id="401">401</th><td><u>#define <dfn class="macro" id="_M/RADEON_GRPH_BUFFER_CNTL" data-ref="_M/RADEON_GRPH_BUFFER_CNTL">RADEON_GRPH_BUFFER_CNTL</dfn>             0x02f0</u></td></tr>
<tr><th id="402">402</th><td><u>#       define <dfn class="macro" id="_M/RADEON_GRPH_START_REQ_MASK" data-ref="_M/RADEON_GRPH_START_REQ_MASK">RADEON_GRPH_START_REQ_MASK</dfn>          (0x7f)</u></td></tr>
<tr><th id="403">403</th><td><u>#       define <dfn class="macro" id="_M/RADEON_GRPH_START_REQ_SHIFT" data-ref="_M/RADEON_GRPH_START_REQ_SHIFT">RADEON_GRPH_START_REQ_SHIFT</dfn>         0</u></td></tr>
<tr><th id="404">404</th><td><u>#       define <dfn class="macro" id="_M/RADEON_GRPH_STOP_REQ_MASK" data-ref="_M/RADEON_GRPH_STOP_REQ_MASK">RADEON_GRPH_STOP_REQ_MASK</dfn>           (0x7f&lt;&lt;8)</u></td></tr>
<tr><th id="405">405</th><td><u>#       define <dfn class="macro" id="_M/RADEON_GRPH_STOP_REQ_SHIFT" data-ref="_M/RADEON_GRPH_STOP_REQ_SHIFT">RADEON_GRPH_STOP_REQ_SHIFT</dfn>          8</u></td></tr>
<tr><th id="406">406</th><td><u>#       define <dfn class="macro" id="_M/RADEON_GRPH_CRITICAL_POINT_MASK" data-ref="_M/RADEON_GRPH_CRITICAL_POINT_MASK">RADEON_GRPH_CRITICAL_POINT_MASK</dfn>     (0x7f&lt;&lt;16)</u></td></tr>
<tr><th id="407">407</th><td><u>#       define <dfn class="macro" id="_M/RADEON_GRPH_CRITICAL_POINT_SHIFT" data-ref="_M/RADEON_GRPH_CRITICAL_POINT_SHIFT">RADEON_GRPH_CRITICAL_POINT_SHIFT</dfn>    16</u></td></tr>
<tr><th id="408">408</th><td><u>#       define <dfn class="macro" id="_M/RADEON_GRPH_CRITICAL_CNTL" data-ref="_M/RADEON_GRPH_CRITICAL_CNTL">RADEON_GRPH_CRITICAL_CNTL</dfn>           (1&lt;&lt;28)</u></td></tr>
<tr><th id="409">409</th><td><u>#       define <dfn class="macro" id="_M/RADEON_GRPH_BUFFER_SIZE" data-ref="_M/RADEON_GRPH_BUFFER_SIZE">RADEON_GRPH_BUFFER_SIZE</dfn>             (1&lt;&lt;29)</u></td></tr>
<tr><th id="410">410</th><td><u>#       define <dfn class="macro" id="_M/RADEON_GRPH_CRITICAL_AT_SOF" data-ref="_M/RADEON_GRPH_CRITICAL_AT_SOF">RADEON_GRPH_CRITICAL_AT_SOF</dfn>         (1&lt;&lt;30)</u></td></tr>
<tr><th id="411">411</th><td><u>#       define <dfn class="macro" id="_M/RADEON_GRPH_STOP_CNTL" data-ref="_M/RADEON_GRPH_STOP_CNTL">RADEON_GRPH_STOP_CNTL</dfn>               (1&lt;&lt;31)</u></td></tr>
<tr><th id="412">412</th><td><u>#define <dfn class="macro" id="_M/RADEON_GRPH2_BUFFER_CNTL" data-ref="_M/RADEON_GRPH2_BUFFER_CNTL">RADEON_GRPH2_BUFFER_CNTL</dfn>            0x03f0</u></td></tr>
<tr><th id="413">413</th><td><u>#       define <dfn class="macro" id="_M/RADEON_GRPH2_START_REQ_MASK" data-ref="_M/RADEON_GRPH2_START_REQ_MASK">RADEON_GRPH2_START_REQ_MASK</dfn>         (0x7f)</u></td></tr>
<tr><th id="414">414</th><td><u>#       define <dfn class="macro" id="_M/RADEON_GRPH2_START_REQ_SHIFT" data-ref="_M/RADEON_GRPH2_START_REQ_SHIFT">RADEON_GRPH2_START_REQ_SHIFT</dfn>         0</u></td></tr>
<tr><th id="415">415</th><td><u>#       define <dfn class="macro" id="_M/RADEON_GRPH2_STOP_REQ_MASK" data-ref="_M/RADEON_GRPH2_STOP_REQ_MASK">RADEON_GRPH2_STOP_REQ_MASK</dfn>          (0x7f&lt;&lt;8)</u></td></tr>
<tr><th id="416">416</th><td><u>#       define <dfn class="macro" id="_M/RADEON_GRPH2_STOP_REQ_SHIFT" data-ref="_M/RADEON_GRPH2_STOP_REQ_SHIFT">RADEON_GRPH2_STOP_REQ_SHIFT</dfn>         8</u></td></tr>
<tr><th id="417">417</th><td><u>#       define <dfn class="macro" id="_M/RADEON_GRPH2_CRITICAL_POINT_MASK" data-ref="_M/RADEON_GRPH2_CRITICAL_POINT_MASK">RADEON_GRPH2_CRITICAL_POINT_MASK</dfn>    (0x7f&lt;&lt;16)</u></td></tr>
<tr><th id="418">418</th><td><u>#       define <dfn class="macro" id="_M/RADEON_GRPH2_CRITICAL_POINT_SHIFT" data-ref="_M/RADEON_GRPH2_CRITICAL_POINT_SHIFT">RADEON_GRPH2_CRITICAL_POINT_SHIFT</dfn>   16</u></td></tr>
<tr><th id="419">419</th><td><u>#       define <dfn class="macro" id="_M/RADEON_GRPH2_CRITICAL_CNTL" data-ref="_M/RADEON_GRPH2_CRITICAL_CNTL">RADEON_GRPH2_CRITICAL_CNTL</dfn>          (1&lt;&lt;28)</u></td></tr>
<tr><th id="420">420</th><td><u>#       define <dfn class="macro" id="_M/RADEON_GRPH2_BUFFER_SIZE" data-ref="_M/RADEON_GRPH2_BUFFER_SIZE">RADEON_GRPH2_BUFFER_SIZE</dfn>            (1&lt;&lt;29)</u></td></tr>
<tr><th id="421">421</th><td><u>#       define <dfn class="macro" id="_M/RADEON_GRPH2_CRITICAL_AT_SOF" data-ref="_M/RADEON_GRPH2_CRITICAL_AT_SOF">RADEON_GRPH2_CRITICAL_AT_SOF</dfn>        (1&lt;&lt;30)</u></td></tr>
<tr><th id="422">422</th><td><u>#       define <dfn class="macro" id="_M/RADEON_GRPH2_STOP_CNTL" data-ref="_M/RADEON_GRPH2_STOP_CNTL">RADEON_GRPH2_STOP_CNTL</dfn>              (1&lt;&lt;31)</u></td></tr>
<tr><th id="423">423</th><td><u>#define <dfn class="macro" id="_M/RADEON_CRTC_CRNT_FRAME" data-ref="_M/RADEON_CRTC_CRNT_FRAME">RADEON_CRTC_CRNT_FRAME</dfn>              0x0214</u></td></tr>
<tr><th id="424">424</th><td><u>#define <dfn class="macro" id="_M/RADEON_CRTC_EXT_CNTL" data-ref="_M/RADEON_CRTC_EXT_CNTL">RADEON_CRTC_EXT_CNTL</dfn>                0x0054</u></td></tr>
<tr><th id="425">425</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CRTC_VGA_XOVERSCAN" data-ref="_M/RADEON_CRTC_VGA_XOVERSCAN">RADEON_CRTC_VGA_XOVERSCAN</dfn>    (1 &lt;&lt;  0)</u></td></tr>
<tr><th id="426">426</th><td><u>#       define <dfn class="macro" id="_M/RADEON_VGA_ATI_LINEAR" data-ref="_M/RADEON_VGA_ATI_LINEAR">RADEON_VGA_ATI_LINEAR</dfn>        (1 &lt;&lt;  3)</u></td></tr>
<tr><th id="427">427</th><td><u>#       define <dfn class="macro" id="_M/RADEON_XCRT_CNT_EN" data-ref="_M/RADEON_XCRT_CNT_EN">RADEON_XCRT_CNT_EN</dfn>           (1 &lt;&lt;  6)</u></td></tr>
<tr><th id="428">428</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CRTC_HSYNC_DIS" data-ref="_M/RADEON_CRTC_HSYNC_DIS">RADEON_CRTC_HSYNC_DIS</dfn>        (1 &lt;&lt;  8)</u></td></tr>
<tr><th id="429">429</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CRTC_VSYNC_DIS" data-ref="_M/RADEON_CRTC_VSYNC_DIS">RADEON_CRTC_VSYNC_DIS</dfn>        (1 &lt;&lt;  9)</u></td></tr>
<tr><th id="430">430</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CRTC_DISPLAY_DIS" data-ref="_M/RADEON_CRTC_DISPLAY_DIS">RADEON_CRTC_DISPLAY_DIS</dfn>      (1 &lt;&lt; 10)</u></td></tr>
<tr><th id="431">431</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CRTC_SYNC_TRISTAT" data-ref="_M/RADEON_CRTC_SYNC_TRISTAT">RADEON_CRTC_SYNC_TRISTAT</dfn>     (1 &lt;&lt; 11)</u></td></tr>
<tr><th id="432">432</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CRTC_CRT_ON" data-ref="_M/RADEON_CRTC_CRT_ON">RADEON_CRTC_CRT_ON</dfn>           (1 &lt;&lt; 15)</u></td></tr>
<tr><th id="433">433</th><td><u>#define <dfn class="macro" id="_M/RADEON_CRTC_EXT_CNTL_DPMS_BYTE" data-ref="_M/RADEON_CRTC_EXT_CNTL_DPMS_BYTE">RADEON_CRTC_EXT_CNTL_DPMS_BYTE</dfn>      0x0055</u></td></tr>
<tr><th id="434">434</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CRTC_HSYNC_DIS_BYTE" data-ref="_M/RADEON_CRTC_HSYNC_DIS_BYTE">RADEON_CRTC_HSYNC_DIS_BYTE</dfn>   (1 &lt;&lt;  0)</u></td></tr>
<tr><th id="435">435</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CRTC_VSYNC_DIS_BYTE" data-ref="_M/RADEON_CRTC_VSYNC_DIS_BYTE">RADEON_CRTC_VSYNC_DIS_BYTE</dfn>   (1 &lt;&lt;  1)</u></td></tr>
<tr><th id="436">436</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CRTC_DISPLAY_DIS_BYTE" data-ref="_M/RADEON_CRTC_DISPLAY_DIS_BYTE">RADEON_CRTC_DISPLAY_DIS_BYTE</dfn> (1 &lt;&lt;  2)</u></td></tr>
<tr><th id="437">437</th><td><u>#define <dfn class="macro" id="_M/RADEON_CRTC_GEN_CNTL" data-ref="_M/RADEON_CRTC_GEN_CNTL">RADEON_CRTC_GEN_CNTL</dfn>                0x0050</u></td></tr>
<tr><th id="438">438</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CRTC_DBL_SCAN_EN" data-ref="_M/RADEON_CRTC_DBL_SCAN_EN">RADEON_CRTC_DBL_SCAN_EN</dfn>      (1 &lt;&lt;  0)</u></td></tr>
<tr><th id="439">439</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CRTC_INTERLACE_EN" data-ref="_M/RADEON_CRTC_INTERLACE_EN">RADEON_CRTC_INTERLACE_EN</dfn>     (1 &lt;&lt;  1)</u></td></tr>
<tr><th id="440">440</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CRTC_CSYNC_EN" data-ref="_M/RADEON_CRTC_CSYNC_EN">RADEON_CRTC_CSYNC_EN</dfn>         (1 &lt;&lt;  4)</u></td></tr>
<tr><th id="441">441</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CRTC_ICON_EN" data-ref="_M/RADEON_CRTC_ICON_EN">RADEON_CRTC_ICON_EN</dfn>          (1 &lt;&lt; 15)</u></td></tr>
<tr><th id="442">442</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CRTC_CUR_EN" data-ref="_M/RADEON_CRTC_CUR_EN">RADEON_CRTC_CUR_EN</dfn>           (1 &lt;&lt; 16)</u></td></tr>
<tr><th id="443">443</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CRTC_VSTAT_MODE_MASK" data-ref="_M/RADEON_CRTC_VSTAT_MODE_MASK">RADEON_CRTC_VSTAT_MODE_MASK</dfn>  (3 &lt;&lt; 17)</u></td></tr>
<tr><th id="444">444</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CRTC_CUR_MODE_MASK" data-ref="_M/RADEON_CRTC_CUR_MODE_MASK">RADEON_CRTC_CUR_MODE_MASK</dfn>    (7 &lt;&lt; 20)</u></td></tr>
<tr><th id="445">445</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CRTC_CUR_MODE_SHIFT" data-ref="_M/RADEON_CRTC_CUR_MODE_SHIFT">RADEON_CRTC_CUR_MODE_SHIFT</dfn>   20</u></td></tr>
<tr><th id="446">446</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CRTC_CUR_MODE_MONO" data-ref="_M/RADEON_CRTC_CUR_MODE_MONO">RADEON_CRTC_CUR_MODE_MONO</dfn>    0</u></td></tr>
<tr><th id="447">447</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CRTC_CUR_MODE_24BPP" data-ref="_M/RADEON_CRTC_CUR_MODE_24BPP">RADEON_CRTC_CUR_MODE_24BPP</dfn>   2</u></td></tr>
<tr><th id="448">448</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CRTC_EXT_DISP_EN" data-ref="_M/RADEON_CRTC_EXT_DISP_EN">RADEON_CRTC_EXT_DISP_EN</dfn>      (1 &lt;&lt; 24)</u></td></tr>
<tr><th id="449">449</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CRTC_EN" data-ref="_M/RADEON_CRTC_EN">RADEON_CRTC_EN</dfn>               (1 &lt;&lt; 25)</u></td></tr>
<tr><th id="450">450</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CRTC_DISP_REQ_EN_B" data-ref="_M/RADEON_CRTC_DISP_REQ_EN_B">RADEON_CRTC_DISP_REQ_EN_B</dfn>    (1 &lt;&lt; 26)</u></td></tr>
<tr><th id="451">451</th><td><u>#define <dfn class="macro" id="_M/RADEON_CRTC2_GEN_CNTL" data-ref="_M/RADEON_CRTC2_GEN_CNTL">RADEON_CRTC2_GEN_CNTL</dfn>               0x03f8</u></td></tr>
<tr><th id="452">452</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CRTC2_DBL_SCAN_EN" data-ref="_M/RADEON_CRTC2_DBL_SCAN_EN">RADEON_CRTC2_DBL_SCAN_EN</dfn>     (1 &lt;&lt;  0)</u></td></tr>
<tr><th id="453">453</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CRTC2_INTERLACE_EN" data-ref="_M/RADEON_CRTC2_INTERLACE_EN">RADEON_CRTC2_INTERLACE_EN</dfn>    (1 &lt;&lt;  1)</u></td></tr>
<tr><th id="454">454</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CRTC2_SYNC_TRISTAT" data-ref="_M/RADEON_CRTC2_SYNC_TRISTAT">RADEON_CRTC2_SYNC_TRISTAT</dfn>    (1 &lt;&lt;  4)</u></td></tr>
<tr><th id="455">455</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CRTC2_HSYNC_TRISTAT" data-ref="_M/RADEON_CRTC2_HSYNC_TRISTAT">RADEON_CRTC2_HSYNC_TRISTAT</dfn>   (1 &lt;&lt;  5)</u></td></tr>
<tr><th id="456">456</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CRTC2_VSYNC_TRISTAT" data-ref="_M/RADEON_CRTC2_VSYNC_TRISTAT">RADEON_CRTC2_VSYNC_TRISTAT</dfn>   (1 &lt;&lt;  6)</u></td></tr>
<tr><th id="457">457</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CRTC2_CRT2_ON" data-ref="_M/RADEON_CRTC2_CRT2_ON">RADEON_CRTC2_CRT2_ON</dfn>         (1 &lt;&lt;  7)</u></td></tr>
<tr><th id="458">458</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CRTC2_PIX_WIDTH_SHIFT" data-ref="_M/RADEON_CRTC2_PIX_WIDTH_SHIFT">RADEON_CRTC2_PIX_WIDTH_SHIFT</dfn> 8</u></td></tr>
<tr><th id="459">459</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CRTC2_PIX_WIDTH_MASK" data-ref="_M/RADEON_CRTC2_PIX_WIDTH_MASK">RADEON_CRTC2_PIX_WIDTH_MASK</dfn>  (0xf &lt;&lt; 8)</u></td></tr>
<tr><th id="460">460</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CRTC2_ICON_EN" data-ref="_M/RADEON_CRTC2_ICON_EN">RADEON_CRTC2_ICON_EN</dfn>         (1 &lt;&lt; 15)</u></td></tr>
<tr><th id="461">461</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CRTC2_CUR_EN" data-ref="_M/RADEON_CRTC2_CUR_EN">RADEON_CRTC2_CUR_EN</dfn>          (1 &lt;&lt; 16)</u></td></tr>
<tr><th id="462">462</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CRTC2_CUR_MODE_MASK" data-ref="_M/RADEON_CRTC2_CUR_MODE_MASK">RADEON_CRTC2_CUR_MODE_MASK</dfn>   (7 &lt;&lt; 20)</u></td></tr>
<tr><th id="463">463</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CRTC2_DISP_DIS" data-ref="_M/RADEON_CRTC2_DISP_DIS">RADEON_CRTC2_DISP_DIS</dfn>        (1 &lt;&lt; 23)</u></td></tr>
<tr><th id="464">464</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CRTC2_EN" data-ref="_M/RADEON_CRTC2_EN">RADEON_CRTC2_EN</dfn>              (1 &lt;&lt; 25)</u></td></tr>
<tr><th id="465">465</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CRTC2_DISP_REQ_EN_B" data-ref="_M/RADEON_CRTC2_DISP_REQ_EN_B">RADEON_CRTC2_DISP_REQ_EN_B</dfn>   (1 &lt;&lt; 26)</u></td></tr>
<tr><th id="466">466</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CRTC2_CSYNC_EN" data-ref="_M/RADEON_CRTC2_CSYNC_EN">RADEON_CRTC2_CSYNC_EN</dfn>        (1 &lt;&lt; 27)</u></td></tr>
<tr><th id="467">467</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CRTC2_HSYNC_DIS" data-ref="_M/RADEON_CRTC2_HSYNC_DIS">RADEON_CRTC2_HSYNC_DIS</dfn>       (1 &lt;&lt; 28)</u></td></tr>
<tr><th id="468">468</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CRTC2_VSYNC_DIS" data-ref="_M/RADEON_CRTC2_VSYNC_DIS">RADEON_CRTC2_VSYNC_DIS</dfn>       (1 &lt;&lt; 29)</u></td></tr>
<tr><th id="469">469</th><td><u>#define <dfn class="macro" id="_M/RADEON_CRTC_MORE_CNTL" data-ref="_M/RADEON_CRTC_MORE_CNTL">RADEON_CRTC_MORE_CNTL</dfn>               0x27c</u></td></tr>
<tr><th id="470">470</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CRTC_AUTO_HORZ_CENTER_EN" data-ref="_M/RADEON_CRTC_AUTO_HORZ_CENTER_EN">RADEON_CRTC_AUTO_HORZ_CENTER_EN</dfn> (1&lt;&lt;2)</u></td></tr>
<tr><th id="471">471</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CRTC_AUTO_VERT_CENTER_EN" data-ref="_M/RADEON_CRTC_AUTO_VERT_CENTER_EN">RADEON_CRTC_AUTO_VERT_CENTER_EN</dfn> (1&lt;&lt;3)</u></td></tr>
<tr><th id="472">472</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CRTC_H_CUTOFF_ACTIVE_EN" data-ref="_M/RADEON_CRTC_H_CUTOFF_ACTIVE_EN">RADEON_CRTC_H_CUTOFF_ACTIVE_EN</dfn> (1&lt;&lt;4)</u></td></tr>
<tr><th id="473">473</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CRTC_V_CUTOFF_ACTIVE_EN" data-ref="_M/RADEON_CRTC_V_CUTOFF_ACTIVE_EN">RADEON_CRTC_V_CUTOFF_ACTIVE_EN</dfn> (1&lt;&lt;5)</u></td></tr>
<tr><th id="474">474</th><td><u>#define <dfn class="macro" id="_M/RADEON_CRTC_GUI_TRIG_VLINE" data-ref="_M/RADEON_CRTC_GUI_TRIG_VLINE">RADEON_CRTC_GUI_TRIG_VLINE</dfn>          0x0218</u></td></tr>
<tr><th id="475">475</th><td><u>#define <dfn class="macro" id="_M/RADEON_CRTC_H_SYNC_STRT_WID" data-ref="_M/RADEON_CRTC_H_SYNC_STRT_WID">RADEON_CRTC_H_SYNC_STRT_WID</dfn>         0x0204</u></td></tr>
<tr><th id="476">476</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CRTC_H_SYNC_STRT_PIX" data-ref="_M/RADEON_CRTC_H_SYNC_STRT_PIX">RADEON_CRTC_H_SYNC_STRT_PIX</dfn>        (0x07  &lt;&lt;  0)</u></td></tr>
<tr><th id="477">477</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CRTC_H_SYNC_STRT_CHAR" data-ref="_M/RADEON_CRTC_H_SYNC_STRT_CHAR">RADEON_CRTC_H_SYNC_STRT_CHAR</dfn>       (0x3ff &lt;&lt;  3)</u></td></tr>
<tr><th id="478">478</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CRTC_H_SYNC_STRT_CHAR_SHIFT" data-ref="_M/RADEON_CRTC_H_SYNC_STRT_CHAR_SHIFT">RADEON_CRTC_H_SYNC_STRT_CHAR_SHIFT</dfn> 3</u></td></tr>
<tr><th id="479">479</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CRTC_H_SYNC_WID" data-ref="_M/RADEON_CRTC_H_SYNC_WID">RADEON_CRTC_H_SYNC_WID</dfn>             (0x3f  &lt;&lt; 16)</u></td></tr>
<tr><th id="480">480</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CRTC_H_SYNC_WID_SHIFT" data-ref="_M/RADEON_CRTC_H_SYNC_WID_SHIFT">RADEON_CRTC_H_SYNC_WID_SHIFT</dfn>       16</u></td></tr>
<tr><th id="481">481</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CRTC_H_SYNC_POL" data-ref="_M/RADEON_CRTC_H_SYNC_POL">RADEON_CRTC_H_SYNC_POL</dfn>             (1     &lt;&lt; 23)</u></td></tr>
<tr><th id="482">482</th><td><u>#define <dfn class="macro" id="_M/RADEON_CRTC2_H_SYNC_STRT_WID" data-ref="_M/RADEON_CRTC2_H_SYNC_STRT_WID">RADEON_CRTC2_H_SYNC_STRT_WID</dfn>        0x0304</u></td></tr>
<tr><th id="483">483</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CRTC2_H_SYNC_STRT_PIX" data-ref="_M/RADEON_CRTC2_H_SYNC_STRT_PIX">RADEON_CRTC2_H_SYNC_STRT_PIX</dfn>        (0x07  &lt;&lt;  0)</u></td></tr>
<tr><th id="484">484</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CRTC2_H_SYNC_STRT_CHAR" data-ref="_M/RADEON_CRTC2_H_SYNC_STRT_CHAR">RADEON_CRTC2_H_SYNC_STRT_CHAR</dfn>       (0x3ff &lt;&lt;  3)</u></td></tr>
<tr><th id="485">485</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CRTC2_H_SYNC_STRT_CHAR_SHIFT" data-ref="_M/RADEON_CRTC2_H_SYNC_STRT_CHAR_SHIFT">RADEON_CRTC2_H_SYNC_STRT_CHAR_SHIFT</dfn> 3</u></td></tr>
<tr><th id="486">486</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CRTC2_H_SYNC_WID" data-ref="_M/RADEON_CRTC2_H_SYNC_WID">RADEON_CRTC2_H_SYNC_WID</dfn>             (0x3f  &lt;&lt; 16)</u></td></tr>
<tr><th id="487">487</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CRTC2_H_SYNC_WID_SHIFT" data-ref="_M/RADEON_CRTC2_H_SYNC_WID_SHIFT">RADEON_CRTC2_H_SYNC_WID_SHIFT</dfn>       16</u></td></tr>
<tr><th id="488">488</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CRTC2_H_SYNC_POL" data-ref="_M/RADEON_CRTC2_H_SYNC_POL">RADEON_CRTC2_H_SYNC_POL</dfn>             (1     &lt;&lt; 23)</u></td></tr>
<tr><th id="489">489</th><td><u>#define <dfn class="macro" id="_M/RADEON_CRTC_H_TOTAL_DISP" data-ref="_M/RADEON_CRTC_H_TOTAL_DISP">RADEON_CRTC_H_TOTAL_DISP</dfn>            0x0200</u></td></tr>
<tr><th id="490">490</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CRTC_H_TOTAL" data-ref="_M/RADEON_CRTC_H_TOTAL">RADEON_CRTC_H_TOTAL</dfn>          (0x03ff &lt;&lt; 0)</u></td></tr>
<tr><th id="491">491</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CRTC_H_TOTAL_SHIFT" data-ref="_M/RADEON_CRTC_H_TOTAL_SHIFT">RADEON_CRTC_H_TOTAL_SHIFT</dfn>    0</u></td></tr>
<tr><th id="492">492</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CRTC_H_DISP" data-ref="_M/RADEON_CRTC_H_DISP">RADEON_CRTC_H_DISP</dfn>           (0x01ff &lt;&lt; 16)</u></td></tr>
<tr><th id="493">493</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CRTC_H_DISP_SHIFT" data-ref="_M/RADEON_CRTC_H_DISP_SHIFT">RADEON_CRTC_H_DISP_SHIFT</dfn>     16</u></td></tr>
<tr><th id="494">494</th><td><u>#define <dfn class="macro" id="_M/RADEON_CRTC2_H_TOTAL_DISP" data-ref="_M/RADEON_CRTC2_H_TOTAL_DISP">RADEON_CRTC2_H_TOTAL_DISP</dfn>           0x0300</u></td></tr>
<tr><th id="495">495</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CRTC2_H_TOTAL" data-ref="_M/RADEON_CRTC2_H_TOTAL">RADEON_CRTC2_H_TOTAL</dfn>         (0x03ff &lt;&lt; 0)</u></td></tr>
<tr><th id="496">496</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CRTC2_H_TOTAL_SHIFT" data-ref="_M/RADEON_CRTC2_H_TOTAL_SHIFT">RADEON_CRTC2_H_TOTAL_SHIFT</dfn>   0</u></td></tr>
<tr><th id="497">497</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CRTC2_H_DISP" data-ref="_M/RADEON_CRTC2_H_DISP">RADEON_CRTC2_H_DISP</dfn>          (0x01ff &lt;&lt; 16)</u></td></tr>
<tr><th id="498">498</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CRTC2_H_DISP_SHIFT" data-ref="_M/RADEON_CRTC2_H_DISP_SHIFT">RADEON_CRTC2_H_DISP_SHIFT</dfn>    16</u></td></tr>
<tr><th id="499">499</th><td></td></tr>
<tr><th id="500">500</th><td><u>#define <dfn class="macro" id="_M/RADEON_CRTC_OFFSET_RIGHT" data-ref="_M/RADEON_CRTC_OFFSET_RIGHT">RADEON_CRTC_OFFSET_RIGHT</dfn>	    0x0220</u></td></tr>
<tr><th id="501">501</th><td><u>#define <dfn class="macro" id="_M/RADEON_CRTC_OFFSET" data-ref="_M/RADEON_CRTC_OFFSET">RADEON_CRTC_OFFSET</dfn>                  0x0224</u></td></tr>
<tr><th id="502">502</th><td><u>#	define <dfn class="macro" id="_M/RADEON_CRTC_OFFSET__GUI_TRIG_OFFSET" data-ref="_M/RADEON_CRTC_OFFSET__GUI_TRIG_OFFSET">RADEON_CRTC_OFFSET__GUI_TRIG_OFFSET</dfn> (1&lt;&lt;30)</u></td></tr>
<tr><th id="503">503</th><td><u>#	define <dfn class="macro" id="_M/RADEON_CRTC_OFFSET__OFFSET_LOCK" data-ref="_M/RADEON_CRTC_OFFSET__OFFSET_LOCK">RADEON_CRTC_OFFSET__OFFSET_LOCK</dfn>	   (1&lt;&lt;31)</u></td></tr>
<tr><th id="504">504</th><td></td></tr>
<tr><th id="505">505</th><td><u>#define <dfn class="macro" id="_M/RADEON_CRTC2_OFFSET" data-ref="_M/RADEON_CRTC2_OFFSET">RADEON_CRTC2_OFFSET</dfn>                 0x0324</u></td></tr>
<tr><th id="506">506</th><td><u>#	define <dfn class="macro" id="_M/RADEON_CRTC2_OFFSET__GUI_TRIG_OFFSET" data-ref="_M/RADEON_CRTC2_OFFSET__GUI_TRIG_OFFSET">RADEON_CRTC2_OFFSET__GUI_TRIG_OFFSET</dfn> (1&lt;&lt;30)</u></td></tr>
<tr><th id="507">507</th><td><u>#	define <dfn class="macro" id="_M/RADEON_CRTC2_OFFSET__OFFSET_LOCK" data-ref="_M/RADEON_CRTC2_OFFSET__OFFSET_LOCK">RADEON_CRTC2_OFFSET__OFFSET_LOCK</dfn>	    (1&lt;&lt;31)</u></td></tr>
<tr><th id="508">508</th><td><u>#define <dfn class="macro" id="_M/RADEON_CRTC_OFFSET_CNTL" data-ref="_M/RADEON_CRTC_OFFSET_CNTL">RADEON_CRTC_OFFSET_CNTL</dfn>             0x0228</u></td></tr>
<tr><th id="509">509</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CRTC_TILE_LINE_SHIFT" data-ref="_M/RADEON_CRTC_TILE_LINE_SHIFT">RADEON_CRTC_TILE_LINE_SHIFT</dfn>              0</u></td></tr>
<tr><th id="510">510</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CRTC_TILE_LINE_RIGHT_SHIFT" data-ref="_M/RADEON_CRTC_TILE_LINE_RIGHT_SHIFT">RADEON_CRTC_TILE_LINE_RIGHT_SHIFT</dfn>        4</u></td></tr>
<tr><th id="511">511</th><td><u>#	define <dfn class="macro" id="_M/R300_CRTC_X_Y_MODE_EN_RIGHT" data-ref="_M/R300_CRTC_X_Y_MODE_EN_RIGHT">R300_CRTC_X_Y_MODE_EN_RIGHT</dfn>		(1 &lt;&lt; 6)</u></td></tr>
<tr><th id="512">512</th><td><u>#	define <dfn class="macro" id="_M/R300_CRTC_MICRO_TILE_BUFFER_RIGHT_MASK" data-ref="_M/R300_CRTC_MICRO_TILE_BUFFER_RIGHT_MASK">R300_CRTC_MICRO_TILE_BUFFER_RIGHT_MASK</dfn>   (3 &lt;&lt; 7)</u></td></tr>
<tr><th id="513">513</th><td><u>#	define <dfn class="macro" id="_M/R300_CRTC_MICRO_TILE_BUFFER_RIGHT_AUTO" data-ref="_M/R300_CRTC_MICRO_TILE_BUFFER_RIGHT_AUTO">R300_CRTC_MICRO_TILE_BUFFER_RIGHT_AUTO</dfn>   (0 &lt;&lt; 7)</u></td></tr>
<tr><th id="514">514</th><td><u>#	define <dfn class="macro" id="_M/R300_CRTC_MICRO_TILE_BUFFER_RIGHT_SINGLE" data-ref="_M/R300_CRTC_MICRO_TILE_BUFFER_RIGHT_SINGLE">R300_CRTC_MICRO_TILE_BUFFER_RIGHT_SINGLE</dfn> (1 &lt;&lt; 7)</u></td></tr>
<tr><th id="515">515</th><td><u>#	define <dfn class="macro" id="_M/R300_CRTC_MICRO_TILE_BUFFER_RIGHT_DOUBLE" data-ref="_M/R300_CRTC_MICRO_TILE_BUFFER_RIGHT_DOUBLE">R300_CRTC_MICRO_TILE_BUFFER_RIGHT_DOUBLE</dfn> (2 &lt;&lt; 7)</u></td></tr>
<tr><th id="516">516</th><td><u>#	define <dfn class="macro" id="_M/R300_CRTC_MICRO_TILE_BUFFER_RIGHT_DIS" data-ref="_M/R300_CRTC_MICRO_TILE_BUFFER_RIGHT_DIS">R300_CRTC_MICRO_TILE_BUFFER_RIGHT_DIS</dfn>    (3 &lt;&lt; 7)</u></td></tr>
<tr><th id="517">517</th><td><u>#	define <dfn class="macro" id="_M/R300_CRTC_X_Y_MODE_EN" data-ref="_M/R300_CRTC_X_Y_MODE_EN">R300_CRTC_X_Y_MODE_EN</dfn>			(1 &lt;&lt; 9)</u></td></tr>
<tr><th id="518">518</th><td><u>#	define <dfn class="macro" id="_M/R300_CRTC_MICRO_TILE_BUFFER_MASK" data-ref="_M/R300_CRTC_MICRO_TILE_BUFFER_MASK">R300_CRTC_MICRO_TILE_BUFFER_MASK</dfn>		(3 &lt;&lt; 10)</u></td></tr>
<tr><th id="519">519</th><td><u>#	define <dfn class="macro" id="_M/R300_CRTC_MICRO_TILE_BUFFER_AUTO" data-ref="_M/R300_CRTC_MICRO_TILE_BUFFER_AUTO">R300_CRTC_MICRO_TILE_BUFFER_AUTO</dfn>		(0 &lt;&lt; 10)</u></td></tr>
<tr><th id="520">520</th><td><u>#	define <dfn class="macro" id="_M/R300_CRTC_MICRO_TILE_BUFFER_SINGLE" data-ref="_M/R300_CRTC_MICRO_TILE_BUFFER_SINGLE">R300_CRTC_MICRO_TILE_BUFFER_SINGLE</dfn>	(1 &lt;&lt; 10)</u></td></tr>
<tr><th id="521">521</th><td><u>#	define <dfn class="macro" id="_M/R300_CRTC_MICRO_TILE_BUFFER_DOUBLE" data-ref="_M/R300_CRTC_MICRO_TILE_BUFFER_DOUBLE">R300_CRTC_MICRO_TILE_BUFFER_DOUBLE</dfn>	(2 &lt;&lt; 10)</u></td></tr>
<tr><th id="522">522</th><td><u>#	define <dfn class="macro" id="_M/R300_CRTC_MICRO_TILE_BUFFER_DIS" data-ref="_M/R300_CRTC_MICRO_TILE_BUFFER_DIS">R300_CRTC_MICRO_TILE_BUFFER_DIS</dfn>		(3 &lt;&lt; 10)</u></td></tr>
<tr><th id="523">523</th><td><u>#	define <dfn class="macro" id="_M/R300_CRTC_MICRO_TILE_EN_RIGHT" data-ref="_M/R300_CRTC_MICRO_TILE_EN_RIGHT">R300_CRTC_MICRO_TILE_EN_RIGHT</dfn>		(1 &lt;&lt; 12)</u></td></tr>
<tr><th id="524">524</th><td><u>#	define <dfn class="macro" id="_M/R300_CRTC_MICRO_TILE_EN" data-ref="_M/R300_CRTC_MICRO_TILE_EN">R300_CRTC_MICRO_TILE_EN</dfn>			(1 &lt;&lt; 13)</u></td></tr>
<tr><th id="525">525</th><td><u>#	define <dfn class="macro" id="_M/R300_CRTC_MACRO_TILE_EN_RIGHT" data-ref="_M/R300_CRTC_MACRO_TILE_EN_RIGHT">R300_CRTC_MACRO_TILE_EN_RIGHT</dfn>		(1 &lt;&lt; 14)</u></td></tr>
<tr><th id="526">526</th><td><u>#       define <dfn class="macro" id="_M/R300_CRTC_MACRO_TILE_EN" data-ref="_M/R300_CRTC_MACRO_TILE_EN">R300_CRTC_MACRO_TILE_EN</dfn>                  (1 &lt;&lt; 15)</u></td></tr>
<tr><th id="527">527</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CRTC_TILE_EN_RIGHT" data-ref="_M/RADEON_CRTC_TILE_EN_RIGHT">RADEON_CRTC_TILE_EN_RIGHT</dfn>                (1 &lt;&lt; 14)</u></td></tr>
<tr><th id="528">528</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CRTC_TILE_EN" data-ref="_M/RADEON_CRTC_TILE_EN">RADEON_CRTC_TILE_EN</dfn>                      (1 &lt;&lt; 15)</u></td></tr>
<tr><th id="529">529</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CRTC_OFFSET_FLIP_CNTL" data-ref="_M/RADEON_CRTC_OFFSET_FLIP_CNTL">RADEON_CRTC_OFFSET_FLIP_CNTL</dfn>             (1 &lt;&lt; 16)</u></td></tr>
<tr><th id="530">530</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CRTC_STEREO_OFFSET_EN" data-ref="_M/RADEON_CRTC_STEREO_OFFSET_EN">RADEON_CRTC_STEREO_OFFSET_EN</dfn>             (1 &lt;&lt; 17)</u></td></tr>
<tr><th id="531">531</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CRTC_GUI_TRIG_OFFSET_LEFT_EN" data-ref="_M/RADEON_CRTC_GUI_TRIG_OFFSET_LEFT_EN">RADEON_CRTC_GUI_TRIG_OFFSET_LEFT_EN</dfn>      (1 &lt;&lt; 28)</u></td></tr>
<tr><th id="532">532</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CRTC_GUI_TRIG_OFFSET_RIGHT_EN" data-ref="_M/RADEON_CRTC_GUI_TRIG_OFFSET_RIGHT_EN">RADEON_CRTC_GUI_TRIG_OFFSET_RIGHT_EN</dfn>     (1 &lt;&lt; 29)</u></td></tr>
<tr><th id="533">533</th><td></td></tr>
<tr><th id="534">534</th><td><u>#define <dfn class="macro" id="_M/R300_CRTC_TILE_X0_Y0" data-ref="_M/R300_CRTC_TILE_X0_Y0">R300_CRTC_TILE_X0_Y0</dfn>	            0x0350</u></td></tr>
<tr><th id="535">535</th><td><u>#define <dfn class="macro" id="_M/R300_CRTC2_TILE_X0_Y0" data-ref="_M/R300_CRTC2_TILE_X0_Y0">R300_CRTC2_TILE_X0_Y0</dfn>	            0x0358</u></td></tr>
<tr><th id="536">536</th><td></td></tr>
<tr><th id="537">537</th><td><u>#define <dfn class="macro" id="_M/RADEON_CRTC2_OFFSET_CNTL" data-ref="_M/RADEON_CRTC2_OFFSET_CNTL">RADEON_CRTC2_OFFSET_CNTL</dfn>            0x0328</u></td></tr>
<tr><th id="538">538</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CRTC2_OFFSET_FLIP_CNTL" data-ref="_M/RADEON_CRTC2_OFFSET_FLIP_CNTL">RADEON_CRTC2_OFFSET_FLIP_CNTL</dfn> (1 &lt;&lt; 16)</u></td></tr>
<tr><th id="539">539</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CRTC2_TILE_EN" data-ref="_M/RADEON_CRTC2_TILE_EN">RADEON_CRTC2_TILE_EN</dfn>         (1 &lt;&lt; 15)</u></td></tr>
<tr><th id="540">540</th><td><u>#define <dfn class="macro" id="_M/RADEON_CRTC_PITCH" data-ref="_M/RADEON_CRTC_PITCH">RADEON_CRTC_PITCH</dfn>                   0x022c</u></td></tr>
<tr><th id="541">541</th><td><u>#	define <dfn class="macro" id="_M/RADEON_CRTC_PITCH__SHIFT" data-ref="_M/RADEON_CRTC_PITCH__SHIFT">RADEON_CRTC_PITCH__SHIFT</dfn>		 0</u></td></tr>
<tr><th id="542">542</th><td><u>#	define <dfn class="macro" id="_M/RADEON_CRTC_PITCH__RIGHT_SHIFT" data-ref="_M/RADEON_CRTC_PITCH__RIGHT_SHIFT">RADEON_CRTC_PITCH__RIGHT_SHIFT</dfn>	16</u></td></tr>
<tr><th id="543">543</th><td></td></tr>
<tr><th id="544">544</th><td><u>#define <dfn class="macro" id="_M/RADEON_CRTC2_PITCH" data-ref="_M/RADEON_CRTC2_PITCH">RADEON_CRTC2_PITCH</dfn>                  0x032c</u></td></tr>
<tr><th id="545">545</th><td><u>#define <dfn class="macro" id="_M/RADEON_CRTC_STATUS" data-ref="_M/RADEON_CRTC_STATUS">RADEON_CRTC_STATUS</dfn>                  0x005c</u></td></tr>
<tr><th id="546">546</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CRTC_VBLANK_CUR" data-ref="_M/RADEON_CRTC_VBLANK_CUR">RADEON_CRTC_VBLANK_CUR</dfn>       (1 &lt;&lt;  0)</u></td></tr>
<tr><th id="547">547</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CRTC_VBLANK_SAVE" data-ref="_M/RADEON_CRTC_VBLANK_SAVE">RADEON_CRTC_VBLANK_SAVE</dfn>      (1 &lt;&lt;  1)</u></td></tr>
<tr><th id="548">548</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CRTC_VBLANK_SAVE_CLEAR" data-ref="_M/RADEON_CRTC_VBLANK_SAVE_CLEAR">RADEON_CRTC_VBLANK_SAVE_CLEAR</dfn>  (1 &lt;&lt;  1)</u></td></tr>
<tr><th id="549">549</th><td><u>#define <dfn class="macro" id="_M/RADEON_CRTC2_STATUS" data-ref="_M/RADEON_CRTC2_STATUS">RADEON_CRTC2_STATUS</dfn>                  0x03fc</u></td></tr>
<tr><th id="550">550</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CRTC2_VBLANK_CUR" data-ref="_M/RADEON_CRTC2_VBLANK_CUR">RADEON_CRTC2_VBLANK_CUR</dfn>       (1 &lt;&lt;  0)</u></td></tr>
<tr><th id="551">551</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CRTC2_VBLANK_SAVE" data-ref="_M/RADEON_CRTC2_VBLANK_SAVE">RADEON_CRTC2_VBLANK_SAVE</dfn>      (1 &lt;&lt;  1)</u></td></tr>
<tr><th id="552">552</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CRTC2_VBLANK_SAVE_CLEAR" data-ref="_M/RADEON_CRTC2_VBLANK_SAVE_CLEAR">RADEON_CRTC2_VBLANK_SAVE_CLEAR</dfn>  (1 &lt;&lt;  1)</u></td></tr>
<tr><th id="553">553</th><td><u>#define <dfn class="macro" id="_M/RADEON_CRTC_V_SYNC_STRT_WID" data-ref="_M/RADEON_CRTC_V_SYNC_STRT_WID">RADEON_CRTC_V_SYNC_STRT_WID</dfn>         0x020c</u></td></tr>
<tr><th id="554">554</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CRTC_V_SYNC_STRT" data-ref="_M/RADEON_CRTC_V_SYNC_STRT">RADEON_CRTC_V_SYNC_STRT</dfn>        (0x7ff &lt;&lt;  0)</u></td></tr>
<tr><th id="555">555</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CRTC_V_SYNC_STRT_SHIFT" data-ref="_M/RADEON_CRTC_V_SYNC_STRT_SHIFT">RADEON_CRTC_V_SYNC_STRT_SHIFT</dfn>  0</u></td></tr>
<tr><th id="556">556</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CRTC_V_SYNC_WID" data-ref="_M/RADEON_CRTC_V_SYNC_WID">RADEON_CRTC_V_SYNC_WID</dfn>         (0x1f  &lt;&lt; 16)</u></td></tr>
<tr><th id="557">557</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CRTC_V_SYNC_WID_SHIFT" data-ref="_M/RADEON_CRTC_V_SYNC_WID_SHIFT">RADEON_CRTC_V_SYNC_WID_SHIFT</dfn>   16</u></td></tr>
<tr><th id="558">558</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CRTC_V_SYNC_POL" data-ref="_M/RADEON_CRTC_V_SYNC_POL">RADEON_CRTC_V_SYNC_POL</dfn>         (1     &lt;&lt; 23)</u></td></tr>
<tr><th id="559">559</th><td><u>#define <dfn class="macro" id="_M/RADEON_CRTC2_V_SYNC_STRT_WID" data-ref="_M/RADEON_CRTC2_V_SYNC_STRT_WID">RADEON_CRTC2_V_SYNC_STRT_WID</dfn>        0x030c</u></td></tr>
<tr><th id="560">560</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CRTC2_V_SYNC_STRT" data-ref="_M/RADEON_CRTC2_V_SYNC_STRT">RADEON_CRTC2_V_SYNC_STRT</dfn>       (0x7ff &lt;&lt;  0)</u></td></tr>
<tr><th id="561">561</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CRTC2_V_SYNC_STRT_SHIFT" data-ref="_M/RADEON_CRTC2_V_SYNC_STRT_SHIFT">RADEON_CRTC2_V_SYNC_STRT_SHIFT</dfn> 0</u></td></tr>
<tr><th id="562">562</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CRTC2_V_SYNC_WID" data-ref="_M/RADEON_CRTC2_V_SYNC_WID">RADEON_CRTC2_V_SYNC_WID</dfn>        (0x1f  &lt;&lt; 16)</u></td></tr>
<tr><th id="563">563</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CRTC2_V_SYNC_WID_SHIFT" data-ref="_M/RADEON_CRTC2_V_SYNC_WID_SHIFT">RADEON_CRTC2_V_SYNC_WID_SHIFT</dfn>  16</u></td></tr>
<tr><th id="564">564</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CRTC2_V_SYNC_POL" data-ref="_M/RADEON_CRTC2_V_SYNC_POL">RADEON_CRTC2_V_SYNC_POL</dfn>        (1     &lt;&lt; 23)</u></td></tr>
<tr><th id="565">565</th><td><u>#define <dfn class="macro" id="_M/RADEON_CRTC_V_TOTAL_DISP" data-ref="_M/RADEON_CRTC_V_TOTAL_DISP">RADEON_CRTC_V_TOTAL_DISP</dfn>            0x0208</u></td></tr>
<tr><th id="566">566</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CRTC_V_TOTAL" data-ref="_M/RADEON_CRTC_V_TOTAL">RADEON_CRTC_V_TOTAL</dfn>          (0x07ff &lt;&lt; 0)</u></td></tr>
<tr><th id="567">567</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CRTC_V_TOTAL_SHIFT" data-ref="_M/RADEON_CRTC_V_TOTAL_SHIFT">RADEON_CRTC_V_TOTAL_SHIFT</dfn>    0</u></td></tr>
<tr><th id="568">568</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CRTC_V_DISP" data-ref="_M/RADEON_CRTC_V_DISP">RADEON_CRTC_V_DISP</dfn>           (0x07ff &lt;&lt; 16)</u></td></tr>
<tr><th id="569">569</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CRTC_V_DISP_SHIFT" data-ref="_M/RADEON_CRTC_V_DISP_SHIFT">RADEON_CRTC_V_DISP_SHIFT</dfn>     16</u></td></tr>
<tr><th id="570">570</th><td><u>#define <dfn class="macro" id="_M/RADEON_CRTC2_V_TOTAL_DISP" data-ref="_M/RADEON_CRTC2_V_TOTAL_DISP">RADEON_CRTC2_V_TOTAL_DISP</dfn>           0x0308</u></td></tr>
<tr><th id="571">571</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CRTC2_V_TOTAL" data-ref="_M/RADEON_CRTC2_V_TOTAL">RADEON_CRTC2_V_TOTAL</dfn>         (0x07ff &lt;&lt; 0)</u></td></tr>
<tr><th id="572">572</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CRTC2_V_TOTAL_SHIFT" data-ref="_M/RADEON_CRTC2_V_TOTAL_SHIFT">RADEON_CRTC2_V_TOTAL_SHIFT</dfn>   0</u></td></tr>
<tr><th id="573">573</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CRTC2_V_DISP" data-ref="_M/RADEON_CRTC2_V_DISP">RADEON_CRTC2_V_DISP</dfn>          (0x07ff &lt;&lt; 16)</u></td></tr>
<tr><th id="574">574</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CRTC2_V_DISP_SHIFT" data-ref="_M/RADEON_CRTC2_V_DISP_SHIFT">RADEON_CRTC2_V_DISP_SHIFT</dfn>    16</u></td></tr>
<tr><th id="575">575</th><td><u>#define <dfn class="macro" id="_M/RADEON_CRTC_VLINE_CRNT_VLINE" data-ref="_M/RADEON_CRTC_VLINE_CRNT_VLINE">RADEON_CRTC_VLINE_CRNT_VLINE</dfn>        0x0210</u></td></tr>
<tr><th id="576">576</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CRTC_CRNT_VLINE_MASK" data-ref="_M/RADEON_CRTC_CRNT_VLINE_MASK">RADEON_CRTC_CRNT_VLINE_MASK</dfn>  (0x7ff &lt;&lt; 16)</u></td></tr>
<tr><th id="577">577</th><td><u>#define <dfn class="macro" id="_M/RADEON_CRTC2_CRNT_FRAME" data-ref="_M/RADEON_CRTC2_CRNT_FRAME">RADEON_CRTC2_CRNT_FRAME</dfn>             0x0314</u></td></tr>
<tr><th id="578">578</th><td><u>#define <dfn class="macro" id="_M/RADEON_CRTC2_GUI_TRIG_VLINE" data-ref="_M/RADEON_CRTC2_GUI_TRIG_VLINE">RADEON_CRTC2_GUI_TRIG_VLINE</dfn>         0x0318</u></td></tr>
<tr><th id="579">579</th><td><u>#define <dfn class="macro" id="_M/RADEON_CRTC2_VLINE_CRNT_VLINE" data-ref="_M/RADEON_CRTC2_VLINE_CRNT_VLINE">RADEON_CRTC2_VLINE_CRNT_VLINE</dfn>       0x0310</u></td></tr>
<tr><th id="580">580</th><td><u>#define <dfn class="macro" id="_M/RADEON_CRTC8_DATA" data-ref="_M/RADEON_CRTC8_DATA">RADEON_CRTC8_DATA</dfn>                   0x03d5 /* VGA, 0x3b5 */</u></td></tr>
<tr><th id="581">581</th><td><u>#define <dfn class="macro" id="_M/RADEON_CRTC8_IDX" data-ref="_M/RADEON_CRTC8_IDX">RADEON_CRTC8_IDX</dfn>                    0x03d4 /* VGA, 0x3b4 */</u></td></tr>
<tr><th id="582">582</th><td><u>#define <dfn class="macro" id="_M/RADEON_CUR_CLR0" data-ref="_M/RADEON_CUR_CLR0">RADEON_CUR_CLR0</dfn>                     0x026c</u></td></tr>
<tr><th id="583">583</th><td><u>#define <dfn class="macro" id="_M/RADEON_CUR_CLR1" data-ref="_M/RADEON_CUR_CLR1">RADEON_CUR_CLR1</dfn>                     0x0270</u></td></tr>
<tr><th id="584">584</th><td><u>#define <dfn class="macro" id="_M/RADEON_CUR_HORZ_VERT_OFF" data-ref="_M/RADEON_CUR_HORZ_VERT_OFF">RADEON_CUR_HORZ_VERT_OFF</dfn>            0x0268</u></td></tr>
<tr><th id="585">585</th><td><u>#define <dfn class="macro" id="_M/RADEON_CUR_HORZ_VERT_POSN" data-ref="_M/RADEON_CUR_HORZ_VERT_POSN">RADEON_CUR_HORZ_VERT_POSN</dfn>           0x0264</u></td></tr>
<tr><th id="586">586</th><td><u>#define <dfn class="macro" id="_M/RADEON_CUR_OFFSET" data-ref="_M/RADEON_CUR_OFFSET">RADEON_CUR_OFFSET</dfn>                   0x0260</u></td></tr>
<tr><th id="587">587</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CUR_LOCK" data-ref="_M/RADEON_CUR_LOCK">RADEON_CUR_LOCK</dfn>              (1 &lt;&lt; 31)</u></td></tr>
<tr><th id="588">588</th><td><u>#define <dfn class="macro" id="_M/RADEON_CUR2_CLR0" data-ref="_M/RADEON_CUR2_CLR0">RADEON_CUR2_CLR0</dfn>                    0x036c</u></td></tr>
<tr><th id="589">589</th><td><u>#define <dfn class="macro" id="_M/RADEON_CUR2_CLR1" data-ref="_M/RADEON_CUR2_CLR1">RADEON_CUR2_CLR1</dfn>                    0x0370</u></td></tr>
<tr><th id="590">590</th><td><u>#define <dfn class="macro" id="_M/RADEON_CUR2_HORZ_VERT_OFF" data-ref="_M/RADEON_CUR2_HORZ_VERT_OFF">RADEON_CUR2_HORZ_VERT_OFF</dfn>           0x0368</u></td></tr>
<tr><th id="591">591</th><td><u>#define <dfn class="macro" id="_M/RADEON_CUR2_HORZ_VERT_POSN" data-ref="_M/RADEON_CUR2_HORZ_VERT_POSN">RADEON_CUR2_HORZ_VERT_POSN</dfn>          0x0364</u></td></tr>
<tr><th id="592">592</th><td><u>#define <dfn class="macro" id="_M/RADEON_CUR2_OFFSET" data-ref="_M/RADEON_CUR2_OFFSET">RADEON_CUR2_OFFSET</dfn>                  0x0360</u></td></tr>
<tr><th id="593">593</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CUR2_LOCK" data-ref="_M/RADEON_CUR2_LOCK">RADEON_CUR2_LOCK</dfn>             (1 &lt;&lt; 31)</u></td></tr>
<tr><th id="594">594</th><td></td></tr>
<tr><th id="595">595</th><td><u>#define <dfn class="macro" id="_M/RADEON_DAC_CNTL" data-ref="_M/RADEON_DAC_CNTL">RADEON_DAC_CNTL</dfn>                     0x0058</u></td></tr>
<tr><th id="596">596</th><td><u>#       define <dfn class="macro" id="_M/RADEON_DAC_RANGE_CNTL" data-ref="_M/RADEON_DAC_RANGE_CNTL">RADEON_DAC_RANGE_CNTL</dfn>        (3 &lt;&lt;  0)</u></td></tr>
<tr><th id="597">597</th><td><u>#       define <dfn class="macro" id="_M/RADEON_DAC_RANGE_CNTL_PS2" data-ref="_M/RADEON_DAC_RANGE_CNTL_PS2">RADEON_DAC_RANGE_CNTL_PS2</dfn>    (2 &lt;&lt;  0)</u></td></tr>
<tr><th id="598">598</th><td><u>#       define <dfn class="macro" id="_M/RADEON_DAC_RANGE_CNTL_MASK" data-ref="_M/RADEON_DAC_RANGE_CNTL_MASK">RADEON_DAC_RANGE_CNTL_MASK</dfn>   0x03</u></td></tr>
<tr><th id="599">599</th><td><u>#       define <dfn class="macro" id="_M/RADEON_DAC_BLANKING" data-ref="_M/RADEON_DAC_BLANKING">RADEON_DAC_BLANKING</dfn>          (1 &lt;&lt;  2)</u></td></tr>
<tr><th id="600">600</th><td><u>#       define <dfn class="macro" id="_M/RADEON_DAC_CMP_EN" data-ref="_M/RADEON_DAC_CMP_EN">RADEON_DAC_CMP_EN</dfn>            (1 &lt;&lt;  3)</u></td></tr>
<tr><th id="601">601</th><td><u>#       define <dfn class="macro" id="_M/RADEON_DAC_CMP_OUTPUT" data-ref="_M/RADEON_DAC_CMP_OUTPUT">RADEON_DAC_CMP_OUTPUT</dfn>        (1 &lt;&lt;  7)</u></td></tr>
<tr><th id="602">602</th><td><u>#       define <dfn class="macro" id="_M/RADEON_DAC_8BIT_EN" data-ref="_M/RADEON_DAC_8BIT_EN">RADEON_DAC_8BIT_EN</dfn>           (1 &lt;&lt;  8)</u></td></tr>
<tr><th id="603">603</th><td><u>#       define <dfn class="macro" id="_M/RADEON_DAC_TVO_EN" data-ref="_M/RADEON_DAC_TVO_EN">RADEON_DAC_TVO_EN</dfn>            (1 &lt;&lt; 10)</u></td></tr>
<tr><th id="604">604</th><td><u>#       define <dfn class="macro" id="_M/RADEON_DAC_VGA_ADR_EN" data-ref="_M/RADEON_DAC_VGA_ADR_EN">RADEON_DAC_VGA_ADR_EN</dfn>        (1 &lt;&lt; 13)</u></td></tr>
<tr><th id="605">605</th><td><u>#       define <dfn class="macro" id="_M/RADEON_DAC_PDWN" data-ref="_M/RADEON_DAC_PDWN">RADEON_DAC_PDWN</dfn>              (1 &lt;&lt; 15)</u></td></tr>
<tr><th id="606">606</th><td><u>#       define <dfn class="macro" id="_M/RADEON_DAC_MASK_ALL" data-ref="_M/RADEON_DAC_MASK_ALL">RADEON_DAC_MASK_ALL</dfn>          (0xff &lt;&lt; 24)</u></td></tr>
<tr><th id="607">607</th><td><u>#define <dfn class="macro" id="_M/RADEON_DAC_CNTL2" data-ref="_M/RADEON_DAC_CNTL2">RADEON_DAC_CNTL2</dfn>                    0x007c</u></td></tr>
<tr><th id="608">608</th><td><u>#       define <dfn class="macro" id="_M/RADEON_DAC2_TV_CLK_SEL" data-ref="_M/RADEON_DAC2_TV_CLK_SEL">RADEON_DAC2_TV_CLK_SEL</dfn>       (0 &lt;&lt;  1)</u></td></tr>
<tr><th id="609">609</th><td><u>#       define <dfn class="macro" id="_M/RADEON_DAC2_DAC_CLK_SEL" data-ref="_M/RADEON_DAC2_DAC_CLK_SEL">RADEON_DAC2_DAC_CLK_SEL</dfn>      (1 &lt;&lt;  0)</u></td></tr>
<tr><th id="610">610</th><td><u>#       define <dfn class="macro" id="_M/RADEON_DAC2_DAC2_CLK_SEL" data-ref="_M/RADEON_DAC2_DAC2_CLK_SEL">RADEON_DAC2_DAC2_CLK_SEL</dfn>     (1 &lt;&lt;  1)</u></td></tr>
<tr><th id="611">611</th><td><u>#       define <dfn class="macro" id="_M/RADEON_DAC2_PALETTE_ACC_CTL" data-ref="_M/RADEON_DAC2_PALETTE_ACC_CTL">RADEON_DAC2_PALETTE_ACC_CTL</dfn>  (1 &lt;&lt;  5)</u></td></tr>
<tr><th id="612">612</th><td><u>#       define <dfn class="macro" id="_M/RADEON_DAC2_CMP_EN" data-ref="_M/RADEON_DAC2_CMP_EN">RADEON_DAC2_CMP_EN</dfn>           (1 &lt;&lt;  7)</u></td></tr>
<tr><th id="613">613</th><td><u>#       define <dfn class="macro" id="_M/RADEON_DAC2_CMP_OUT_R" data-ref="_M/RADEON_DAC2_CMP_OUT_R">RADEON_DAC2_CMP_OUT_R</dfn>        (1 &lt;&lt;  8)</u></td></tr>
<tr><th id="614">614</th><td><u>#       define <dfn class="macro" id="_M/RADEON_DAC2_CMP_OUT_G" data-ref="_M/RADEON_DAC2_CMP_OUT_G">RADEON_DAC2_CMP_OUT_G</dfn>        (1 &lt;&lt;  9)</u></td></tr>
<tr><th id="615">615</th><td><u>#       define <dfn class="macro" id="_M/RADEON_DAC2_CMP_OUT_B" data-ref="_M/RADEON_DAC2_CMP_OUT_B">RADEON_DAC2_CMP_OUT_B</dfn>        (1 &lt;&lt; 10)</u></td></tr>
<tr><th id="616">616</th><td><u>#       define <dfn class="macro" id="_M/RADEON_DAC2_CMP_OUTPUT" data-ref="_M/RADEON_DAC2_CMP_OUTPUT">RADEON_DAC2_CMP_OUTPUT</dfn>       (1 &lt;&lt; 11)</u></td></tr>
<tr><th id="617">617</th><td><u>#define <dfn class="macro" id="_M/RADEON_DAC_EXT_CNTL" data-ref="_M/RADEON_DAC_EXT_CNTL">RADEON_DAC_EXT_CNTL</dfn>                 0x0280</u></td></tr>
<tr><th id="618">618</th><td><u>#       define <dfn class="macro" id="_M/RADEON_DAC2_FORCE_BLANK_OFF_EN" data-ref="_M/RADEON_DAC2_FORCE_BLANK_OFF_EN">RADEON_DAC2_FORCE_BLANK_OFF_EN</dfn> (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="619">619</th><td><u>#       define <dfn class="macro" id="_M/RADEON_DAC2_FORCE_DATA_EN" data-ref="_M/RADEON_DAC2_FORCE_DATA_EN">RADEON_DAC2_FORCE_DATA_EN</dfn>      (1 &lt;&lt; 1)</u></td></tr>
<tr><th id="620">620</th><td><u>#       define <dfn class="macro" id="_M/RADEON_DAC_FORCE_BLANK_OFF_EN" data-ref="_M/RADEON_DAC_FORCE_BLANK_OFF_EN">RADEON_DAC_FORCE_BLANK_OFF_EN</dfn>  (1 &lt;&lt; 4)</u></td></tr>
<tr><th id="621">621</th><td><u>#       define <dfn class="macro" id="_M/RADEON_DAC_FORCE_DATA_EN" data-ref="_M/RADEON_DAC_FORCE_DATA_EN">RADEON_DAC_FORCE_DATA_EN</dfn>       (1 &lt;&lt; 5)</u></td></tr>
<tr><th id="622">622</th><td><u>#       define <dfn class="macro" id="_M/RADEON_DAC_FORCE_DATA_SEL_MASK" data-ref="_M/RADEON_DAC_FORCE_DATA_SEL_MASK">RADEON_DAC_FORCE_DATA_SEL_MASK</dfn> (3 &lt;&lt; 6)</u></td></tr>
<tr><th id="623">623</th><td><u>#       define <dfn class="macro" id="_M/RADEON_DAC_FORCE_DATA_SEL_R" data-ref="_M/RADEON_DAC_FORCE_DATA_SEL_R">RADEON_DAC_FORCE_DATA_SEL_R</dfn>    (0 &lt;&lt; 6)</u></td></tr>
<tr><th id="624">624</th><td><u>#       define <dfn class="macro" id="_M/RADEON_DAC_FORCE_DATA_SEL_G" data-ref="_M/RADEON_DAC_FORCE_DATA_SEL_G">RADEON_DAC_FORCE_DATA_SEL_G</dfn>    (1 &lt;&lt; 6)</u></td></tr>
<tr><th id="625">625</th><td><u>#       define <dfn class="macro" id="_M/RADEON_DAC_FORCE_DATA_SEL_B" data-ref="_M/RADEON_DAC_FORCE_DATA_SEL_B">RADEON_DAC_FORCE_DATA_SEL_B</dfn>    (2 &lt;&lt; 6)</u></td></tr>
<tr><th id="626">626</th><td><u>#       define <dfn class="macro" id="_M/RADEON_DAC_FORCE_DATA_SEL_RGB" data-ref="_M/RADEON_DAC_FORCE_DATA_SEL_RGB">RADEON_DAC_FORCE_DATA_SEL_RGB</dfn>  (3 &lt;&lt; 6)</u></td></tr>
<tr><th id="627">627</th><td><u>#       define <dfn class="macro" id="_M/RADEON_DAC_FORCE_DATA_MASK" data-ref="_M/RADEON_DAC_FORCE_DATA_MASK">RADEON_DAC_FORCE_DATA_MASK</dfn>   0x0003ff00</u></td></tr>
<tr><th id="628">628</th><td><u>#       define <dfn class="macro" id="_M/RADEON_DAC_FORCE_DATA_SHIFT" data-ref="_M/RADEON_DAC_FORCE_DATA_SHIFT">RADEON_DAC_FORCE_DATA_SHIFT</dfn>  8</u></td></tr>
<tr><th id="629">629</th><td><u>#define <dfn class="macro" id="_M/RADEON_DAC_MACRO_CNTL" data-ref="_M/RADEON_DAC_MACRO_CNTL">RADEON_DAC_MACRO_CNTL</dfn>               0x0d04</u></td></tr>
<tr><th id="630">630</th><td><u>#       define <dfn class="macro" id="_M/RADEON_DAC_PDWN_R" data-ref="_M/RADEON_DAC_PDWN_R">RADEON_DAC_PDWN_R</dfn>            (1 &lt;&lt; 16)</u></td></tr>
<tr><th id="631">631</th><td><u>#       define <dfn class="macro" id="_M/RADEON_DAC_PDWN_G" data-ref="_M/RADEON_DAC_PDWN_G">RADEON_DAC_PDWN_G</dfn>            (1 &lt;&lt; 17)</u></td></tr>
<tr><th id="632">632</th><td><u>#       define <dfn class="macro" id="_M/RADEON_DAC_PDWN_B" data-ref="_M/RADEON_DAC_PDWN_B">RADEON_DAC_PDWN_B</dfn>            (1 &lt;&lt; 18)</u></td></tr>
<tr><th id="633">633</th><td><u>#define <dfn class="macro" id="_M/RADEON_DISP_PWR_MAN" data-ref="_M/RADEON_DISP_PWR_MAN">RADEON_DISP_PWR_MAN</dfn>                 0x0d08</u></td></tr>
<tr><th id="634">634</th><td><u>#       define <dfn class="macro" id="_M/RADEON_DISP_PWR_MAN_D3_CRTC_EN" data-ref="_M/RADEON_DISP_PWR_MAN_D3_CRTC_EN">RADEON_DISP_PWR_MAN_D3_CRTC_EN</dfn>      (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="635">635</th><td><u>#       define <dfn class="macro" id="_M/RADEON_DISP_PWR_MAN_D3_CRTC2_EN" data-ref="_M/RADEON_DISP_PWR_MAN_D3_CRTC2_EN">RADEON_DISP_PWR_MAN_D3_CRTC2_EN</dfn>     (1 &lt;&lt; 4)</u></td></tr>
<tr><th id="636">636</th><td><u>#       define <dfn class="macro" id="_M/RADEON_DISP_PWR_MAN_DPMS_ON" data-ref="_M/RADEON_DISP_PWR_MAN_DPMS_ON">RADEON_DISP_PWR_MAN_DPMS_ON</dfn>  (0 &lt;&lt; 8)</u></td></tr>
<tr><th id="637">637</th><td><u>#       define <dfn class="macro" id="_M/RADEON_DISP_PWR_MAN_DPMS_STANDBY" data-ref="_M/RADEON_DISP_PWR_MAN_DPMS_STANDBY">RADEON_DISP_PWR_MAN_DPMS_STANDBY</dfn>    (1 &lt;&lt; 8)</u></td></tr>
<tr><th id="638">638</th><td><u>#       define <dfn class="macro" id="_M/RADEON_DISP_PWR_MAN_DPMS_SUSPEND" data-ref="_M/RADEON_DISP_PWR_MAN_DPMS_SUSPEND">RADEON_DISP_PWR_MAN_DPMS_SUSPEND</dfn>    (2 &lt;&lt; 8)</u></td></tr>
<tr><th id="639">639</th><td><u>#       define <dfn class="macro" id="_M/RADEON_DISP_PWR_MAN_DPMS_OFF" data-ref="_M/RADEON_DISP_PWR_MAN_DPMS_OFF">RADEON_DISP_PWR_MAN_DPMS_OFF</dfn> (3 &lt;&lt; 8)</u></td></tr>
<tr><th id="640">640</th><td><u>#       define <dfn class="macro" id="_M/RADEON_DISP_D3_RST" data-ref="_M/RADEON_DISP_D3_RST">RADEON_DISP_D3_RST</dfn>           (1 &lt;&lt; 16)</u></td></tr>
<tr><th id="641">641</th><td><u>#       define <dfn class="macro" id="_M/RADEON_DISP_D3_REG_RST" data-ref="_M/RADEON_DISP_D3_REG_RST">RADEON_DISP_D3_REG_RST</dfn>       (1 &lt;&lt; 17)</u></td></tr>
<tr><th id="642">642</th><td><u>#       define <dfn class="macro" id="_M/RADEON_DISP_D3_GRPH_RST" data-ref="_M/RADEON_DISP_D3_GRPH_RST">RADEON_DISP_D3_GRPH_RST</dfn>      (1 &lt;&lt; 18)</u></td></tr>
<tr><th id="643">643</th><td><u>#       define <dfn class="macro" id="_M/RADEON_DISP_D3_SUBPIC_RST" data-ref="_M/RADEON_DISP_D3_SUBPIC_RST">RADEON_DISP_D3_SUBPIC_RST</dfn>    (1 &lt;&lt; 19)</u></td></tr>
<tr><th id="644">644</th><td><u>#       define <dfn class="macro" id="_M/RADEON_DISP_D3_OV0_RST" data-ref="_M/RADEON_DISP_D3_OV0_RST">RADEON_DISP_D3_OV0_RST</dfn>       (1 &lt;&lt; 20)</u></td></tr>
<tr><th id="645">645</th><td><u>#       define <dfn class="macro" id="_M/RADEON_DISP_D1D2_GRPH_RST" data-ref="_M/RADEON_DISP_D1D2_GRPH_RST">RADEON_DISP_D1D2_GRPH_RST</dfn>    (1 &lt;&lt; 21)</u></td></tr>
<tr><th id="646">646</th><td><u>#       define <dfn class="macro" id="_M/RADEON_DISP_D1D2_SUBPIC_RST" data-ref="_M/RADEON_DISP_D1D2_SUBPIC_RST">RADEON_DISP_D1D2_SUBPIC_RST</dfn>  (1 &lt;&lt; 22)</u></td></tr>
<tr><th id="647">647</th><td><u>#       define <dfn class="macro" id="_M/RADEON_DISP_D1D2_OV0_RST" data-ref="_M/RADEON_DISP_D1D2_OV0_RST">RADEON_DISP_D1D2_OV0_RST</dfn>     (1 &lt;&lt; 23)</u></td></tr>
<tr><th id="648">648</th><td><u>#       define <dfn class="macro" id="_M/RADEON_DIG_TMDS_ENABLE_RST" data-ref="_M/RADEON_DIG_TMDS_ENABLE_RST">RADEON_DIG_TMDS_ENABLE_RST</dfn>   (1 &lt;&lt; 24)</u></td></tr>
<tr><th id="649">649</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TV_ENABLE_RST" data-ref="_M/RADEON_TV_ENABLE_RST">RADEON_TV_ENABLE_RST</dfn>         (1 &lt;&lt; 25)</u></td></tr>
<tr><th id="650">650</th><td><u>#       define <dfn class="macro" id="_M/RADEON_AUTO_PWRUP_EN" data-ref="_M/RADEON_AUTO_PWRUP_EN">RADEON_AUTO_PWRUP_EN</dfn>         (1 &lt;&lt; 26)</u></td></tr>
<tr><th id="651">651</th><td><u>#define <dfn class="macro" id="_M/RADEON_TV_DAC_CNTL" data-ref="_M/RADEON_TV_DAC_CNTL">RADEON_TV_DAC_CNTL</dfn>                  0x088c</u></td></tr>
<tr><th id="652">652</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TV_DAC_NBLANK" data-ref="_M/RADEON_TV_DAC_NBLANK">RADEON_TV_DAC_NBLANK</dfn>         (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="653">653</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TV_DAC_NHOLD" data-ref="_M/RADEON_TV_DAC_NHOLD">RADEON_TV_DAC_NHOLD</dfn>          (1 &lt;&lt; 1)</u></td></tr>
<tr><th id="654">654</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TV_DAC_PEDESTAL" data-ref="_M/RADEON_TV_DAC_PEDESTAL">RADEON_TV_DAC_PEDESTAL</dfn>       (1 &lt;&lt;  2)</u></td></tr>
<tr><th id="655">655</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TV_MONITOR_DETECT_EN" data-ref="_M/RADEON_TV_MONITOR_DETECT_EN">RADEON_TV_MONITOR_DETECT_EN</dfn>  (1 &lt;&lt;  4)</u></td></tr>
<tr><th id="656">656</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TV_DAC_CMPOUT" data-ref="_M/RADEON_TV_DAC_CMPOUT">RADEON_TV_DAC_CMPOUT</dfn>         (1 &lt;&lt;  5)</u></td></tr>
<tr><th id="657">657</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TV_DAC_STD_MASK" data-ref="_M/RADEON_TV_DAC_STD_MASK">RADEON_TV_DAC_STD_MASK</dfn>       (3 &lt;&lt;  8)</u></td></tr>
<tr><th id="658">658</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TV_DAC_STD_PAL" data-ref="_M/RADEON_TV_DAC_STD_PAL">RADEON_TV_DAC_STD_PAL</dfn>        (0 &lt;&lt;  8)</u></td></tr>
<tr><th id="659">659</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TV_DAC_STD_NTSC" data-ref="_M/RADEON_TV_DAC_STD_NTSC">RADEON_TV_DAC_STD_NTSC</dfn>       (1 &lt;&lt;  8)</u></td></tr>
<tr><th id="660">660</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TV_DAC_STD_PS2" data-ref="_M/RADEON_TV_DAC_STD_PS2">RADEON_TV_DAC_STD_PS2</dfn>        (2 &lt;&lt;  8)</u></td></tr>
<tr><th id="661">661</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TV_DAC_STD_RS343" data-ref="_M/RADEON_TV_DAC_STD_RS343">RADEON_TV_DAC_STD_RS343</dfn>      (3 &lt;&lt;  8)</u></td></tr>
<tr><th id="662">662</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TV_DAC_BGSLEEP" data-ref="_M/RADEON_TV_DAC_BGSLEEP">RADEON_TV_DAC_BGSLEEP</dfn>        (1 &lt;&lt;  6)</u></td></tr>
<tr><th id="663">663</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TV_DAC_BGADJ_MASK" data-ref="_M/RADEON_TV_DAC_BGADJ_MASK">RADEON_TV_DAC_BGADJ_MASK</dfn>     (0xf &lt;&lt;  16)</u></td></tr>
<tr><th id="664">664</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TV_DAC_BGADJ_SHIFT" data-ref="_M/RADEON_TV_DAC_BGADJ_SHIFT">RADEON_TV_DAC_BGADJ_SHIFT</dfn>    16</u></td></tr>
<tr><th id="665">665</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TV_DAC_DACADJ_MASK" data-ref="_M/RADEON_TV_DAC_DACADJ_MASK">RADEON_TV_DAC_DACADJ_MASK</dfn>    (0xf &lt;&lt;  20)</u></td></tr>
<tr><th id="666">666</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TV_DAC_DACADJ_SHIFT" data-ref="_M/RADEON_TV_DAC_DACADJ_SHIFT">RADEON_TV_DAC_DACADJ_SHIFT</dfn>   20</u></td></tr>
<tr><th id="667">667</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TV_DAC_RDACPD" data-ref="_M/RADEON_TV_DAC_RDACPD">RADEON_TV_DAC_RDACPD</dfn>         (1 &lt;&lt;  24)</u></td></tr>
<tr><th id="668">668</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TV_DAC_GDACPD" data-ref="_M/RADEON_TV_DAC_GDACPD">RADEON_TV_DAC_GDACPD</dfn>         (1 &lt;&lt;  25)</u></td></tr>
<tr><th id="669">669</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TV_DAC_BDACPD" data-ref="_M/RADEON_TV_DAC_BDACPD">RADEON_TV_DAC_BDACPD</dfn>         (1 &lt;&lt;  26)</u></td></tr>
<tr><th id="670">670</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TV_DAC_RDACDET" data-ref="_M/RADEON_TV_DAC_RDACDET">RADEON_TV_DAC_RDACDET</dfn>        (1 &lt;&lt; 29)</u></td></tr>
<tr><th id="671">671</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TV_DAC_GDACDET" data-ref="_M/RADEON_TV_DAC_GDACDET">RADEON_TV_DAC_GDACDET</dfn>        (1 &lt;&lt; 30)</u></td></tr>
<tr><th id="672">672</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TV_DAC_BDACDET" data-ref="_M/RADEON_TV_DAC_BDACDET">RADEON_TV_DAC_BDACDET</dfn>        (1 &lt;&lt; 31)</u></td></tr>
<tr><th id="673">673</th><td><u>#       define <dfn class="macro" id="_M/R420_TV_DAC_DACADJ_MASK" data-ref="_M/R420_TV_DAC_DACADJ_MASK">R420_TV_DAC_DACADJ_MASK</dfn>      (0x1f &lt;&lt;  20)</u></td></tr>
<tr><th id="674">674</th><td><u>#       define <dfn class="macro" id="_M/R420_TV_DAC_RDACPD" data-ref="_M/R420_TV_DAC_RDACPD">R420_TV_DAC_RDACPD</dfn>           (1 &lt;&lt;  25)</u></td></tr>
<tr><th id="675">675</th><td><u>#       define <dfn class="macro" id="_M/R420_TV_DAC_GDACPD" data-ref="_M/R420_TV_DAC_GDACPD">R420_TV_DAC_GDACPD</dfn>           (1 &lt;&lt;  26)</u></td></tr>
<tr><th id="676">676</th><td><u>#       define <dfn class="macro" id="_M/R420_TV_DAC_BDACPD" data-ref="_M/R420_TV_DAC_BDACPD">R420_TV_DAC_BDACPD</dfn>           (1 &lt;&lt;  27)</u></td></tr>
<tr><th id="677">677</th><td><u>#       define <dfn class="macro" id="_M/R420_TV_DAC_TVENABLE" data-ref="_M/R420_TV_DAC_TVENABLE">R420_TV_DAC_TVENABLE</dfn>         (1 &lt;&lt;  28)</u></td></tr>
<tr><th id="678">678</th><td><u>#define <dfn class="macro" id="_M/RADEON_DISP_HW_DEBUG" data-ref="_M/RADEON_DISP_HW_DEBUG">RADEON_DISP_HW_DEBUG</dfn>                0x0d14</u></td></tr>
<tr><th id="679">679</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CRT2_DISP1_SEL" data-ref="_M/RADEON_CRT2_DISP1_SEL">RADEON_CRT2_DISP1_SEL</dfn>        (1 &lt;&lt;  5)</u></td></tr>
<tr><th id="680">680</th><td><u>#define <dfn class="macro" id="_M/RADEON_DISP_OUTPUT_CNTL" data-ref="_M/RADEON_DISP_OUTPUT_CNTL">RADEON_DISP_OUTPUT_CNTL</dfn>             0x0d64</u></td></tr>
<tr><th id="681">681</th><td><u>#       define <dfn class="macro" id="_M/RADEON_DISP_DAC_SOURCE_MASK" data-ref="_M/RADEON_DISP_DAC_SOURCE_MASK">RADEON_DISP_DAC_SOURCE_MASK</dfn>  0x03</u></td></tr>
<tr><th id="682">682</th><td><u>#       define <dfn class="macro" id="_M/RADEON_DISP_DAC2_SOURCE_MASK" data-ref="_M/RADEON_DISP_DAC2_SOURCE_MASK">RADEON_DISP_DAC2_SOURCE_MASK</dfn>  0x0c</u></td></tr>
<tr><th id="683">683</th><td><u>#       define <dfn class="macro" id="_M/RADEON_DISP_DAC_SOURCE_CRTC2" data-ref="_M/RADEON_DISP_DAC_SOURCE_CRTC2">RADEON_DISP_DAC_SOURCE_CRTC2</dfn> 0x01</u></td></tr>
<tr><th id="684">684</th><td><u>#       define <dfn class="macro" id="_M/RADEON_DISP_DAC_SOURCE_RMX" data-ref="_M/RADEON_DISP_DAC_SOURCE_RMX">RADEON_DISP_DAC_SOURCE_RMX</dfn>   0x02</u></td></tr>
<tr><th id="685">685</th><td><u>#       define <dfn class="macro" id="_M/RADEON_DISP_DAC_SOURCE_LTU" data-ref="_M/RADEON_DISP_DAC_SOURCE_LTU">RADEON_DISP_DAC_SOURCE_LTU</dfn>   0x03</u></td></tr>
<tr><th id="686">686</th><td><u>#       define <dfn class="macro" id="_M/RADEON_DISP_DAC2_SOURCE_CRTC2" data-ref="_M/RADEON_DISP_DAC2_SOURCE_CRTC2">RADEON_DISP_DAC2_SOURCE_CRTC2</dfn> 0x04</u></td></tr>
<tr><th id="687">687</th><td><u>#       define <dfn class="macro" id="_M/RADEON_DISP_TVDAC_SOURCE_MASK" data-ref="_M/RADEON_DISP_TVDAC_SOURCE_MASK">RADEON_DISP_TVDAC_SOURCE_MASK</dfn>  (0x03 &lt;&lt; 2)</u></td></tr>
<tr><th id="688">688</th><td><u>#       define <dfn class="macro" id="_M/RADEON_DISP_TVDAC_SOURCE_CRTC" data-ref="_M/RADEON_DISP_TVDAC_SOURCE_CRTC">RADEON_DISP_TVDAC_SOURCE_CRTC</dfn>  0x0</u></td></tr>
<tr><th id="689">689</th><td><u>#       define <dfn class="macro" id="_M/RADEON_DISP_TVDAC_SOURCE_CRTC2" data-ref="_M/RADEON_DISP_TVDAC_SOURCE_CRTC2">RADEON_DISP_TVDAC_SOURCE_CRTC2</dfn> (0x01 &lt;&lt; 2)</u></td></tr>
<tr><th id="690">690</th><td><u>#       define <dfn class="macro" id="_M/RADEON_DISP_TVDAC_SOURCE_RMX" data-ref="_M/RADEON_DISP_TVDAC_SOURCE_RMX">RADEON_DISP_TVDAC_SOURCE_RMX</dfn>   (0x02 &lt;&lt; 2)</u></td></tr>
<tr><th id="691">691</th><td><u>#       define <dfn class="macro" id="_M/RADEON_DISP_TVDAC_SOURCE_LTU" data-ref="_M/RADEON_DISP_TVDAC_SOURCE_LTU">RADEON_DISP_TVDAC_SOURCE_LTU</dfn>   (0x03 &lt;&lt; 2)</u></td></tr>
<tr><th id="692">692</th><td><u>#       define <dfn class="macro" id="_M/RADEON_DISP_TRANS_MATRIX_MASK" data-ref="_M/RADEON_DISP_TRANS_MATRIX_MASK">RADEON_DISP_TRANS_MATRIX_MASK</dfn>  (0x03 &lt;&lt; 4)</u></td></tr>
<tr><th id="693">693</th><td><u>#       define <dfn class="macro" id="_M/RADEON_DISP_TRANS_MATRIX_ALPHA_MSB" data-ref="_M/RADEON_DISP_TRANS_MATRIX_ALPHA_MSB">RADEON_DISP_TRANS_MATRIX_ALPHA_MSB</dfn> (0x00 &lt;&lt; 4)</u></td></tr>
<tr><th id="694">694</th><td><u>#       define <dfn class="macro" id="_M/RADEON_DISP_TRANS_MATRIX_GRAPHICS" data-ref="_M/RADEON_DISP_TRANS_MATRIX_GRAPHICS">RADEON_DISP_TRANS_MATRIX_GRAPHICS</dfn>  (0x01 &lt;&lt; 4)</u></td></tr>
<tr><th id="695">695</th><td><u>#       define <dfn class="macro" id="_M/RADEON_DISP_TRANS_MATRIX_VIDEO" data-ref="_M/RADEON_DISP_TRANS_MATRIX_VIDEO">RADEON_DISP_TRANS_MATRIX_VIDEO</dfn>     (0x02 &lt;&lt; 4)</u></td></tr>
<tr><th id="696">696</th><td><u>#       define <dfn class="macro" id="_M/RADEON_DISP_TV_SOURCE_CRTC" data-ref="_M/RADEON_DISP_TV_SOURCE_CRTC">RADEON_DISP_TV_SOURCE_CRTC</dfn>   (1 &lt;&lt; 16) /* crtc1 or crtc2 */</u></td></tr>
<tr><th id="697">697</th><td><u>#       define <dfn class="macro" id="_M/RADEON_DISP_TV_SOURCE_LTU" data-ref="_M/RADEON_DISP_TV_SOURCE_LTU">RADEON_DISP_TV_SOURCE_LTU</dfn>    (0 &lt;&lt; 16) /* linear transform unit */</u></td></tr>
<tr><th id="698">698</th><td><u>#define <dfn class="macro" id="_M/RADEON_DISP_TV_OUT_CNTL" data-ref="_M/RADEON_DISP_TV_OUT_CNTL">RADEON_DISP_TV_OUT_CNTL</dfn>             0x0d6c</u></td></tr>
<tr><th id="699">699</th><td><u>#       define <dfn class="macro" id="_M/RADEON_DISP_TV_PATH_SRC_CRTC2" data-ref="_M/RADEON_DISP_TV_PATH_SRC_CRTC2">RADEON_DISP_TV_PATH_SRC_CRTC2</dfn> (1 &lt;&lt; 16)</u></td></tr>
<tr><th id="700">700</th><td><u>#       define <dfn class="macro" id="_M/RADEON_DISP_TV_PATH_SRC_CRTC1" data-ref="_M/RADEON_DISP_TV_PATH_SRC_CRTC1">RADEON_DISP_TV_PATH_SRC_CRTC1</dfn> (0 &lt;&lt; 16)</u></td></tr>
<tr><th id="701">701</th><td><u>#define <dfn class="macro" id="_M/RADEON_DAC_CRC_SIG" data-ref="_M/RADEON_DAC_CRC_SIG">RADEON_DAC_CRC_SIG</dfn>                  0x02cc</u></td></tr>
<tr><th id="702">702</th><td><u>#define <dfn class="macro" id="_M/RADEON_DAC_DATA" data-ref="_M/RADEON_DAC_DATA">RADEON_DAC_DATA</dfn>                     0x03c9 /* VGA */</u></td></tr>
<tr><th id="703">703</th><td><u>#define <dfn class="macro" id="_M/RADEON_DAC_MASK" data-ref="_M/RADEON_DAC_MASK">RADEON_DAC_MASK</dfn>                     0x03c6 /* VGA */</u></td></tr>
<tr><th id="704">704</th><td><u>#define <dfn class="macro" id="_M/RADEON_DAC_R_INDEX" data-ref="_M/RADEON_DAC_R_INDEX">RADEON_DAC_R_INDEX</dfn>                  0x03c7 /* VGA */</u></td></tr>
<tr><th id="705">705</th><td><u>#define <dfn class="macro" id="_M/RADEON_DAC_W_INDEX" data-ref="_M/RADEON_DAC_W_INDEX">RADEON_DAC_W_INDEX</dfn>                  0x03c8 /* VGA */</u></td></tr>
<tr><th id="706">706</th><td><u>#define <dfn class="macro" id="_M/RADEON_DDA_CONFIG" data-ref="_M/RADEON_DDA_CONFIG">RADEON_DDA_CONFIG</dfn>                   0x02e0</u></td></tr>
<tr><th id="707">707</th><td><u>#define <dfn class="macro" id="_M/RADEON_DDA_ON_OFF" data-ref="_M/RADEON_DDA_ON_OFF">RADEON_DDA_ON_OFF</dfn>                   0x02e4</u></td></tr>
<tr><th id="708">708</th><td><u>#define <dfn class="macro" id="_M/RADEON_DEFAULT_OFFSET" data-ref="_M/RADEON_DEFAULT_OFFSET">RADEON_DEFAULT_OFFSET</dfn>               0x16e0</u></td></tr>
<tr><th id="709">709</th><td><u>#define <dfn class="macro" id="_M/RADEON_DEFAULT_PITCH" data-ref="_M/RADEON_DEFAULT_PITCH">RADEON_DEFAULT_PITCH</dfn>                0x16e4</u></td></tr>
<tr><th id="710">710</th><td><u>#define <dfn class="macro" id="_M/RADEON_DEFAULT_SC_BOTTOM_RIGHT" data-ref="_M/RADEON_DEFAULT_SC_BOTTOM_RIGHT">RADEON_DEFAULT_SC_BOTTOM_RIGHT</dfn>      0x16e8</u></td></tr>
<tr><th id="711">711</th><td><u>#       define <dfn class="macro" id="_M/RADEON_DEFAULT_SC_RIGHT_MAX" data-ref="_M/RADEON_DEFAULT_SC_RIGHT_MAX">RADEON_DEFAULT_SC_RIGHT_MAX</dfn>  (0x1fff &lt;&lt;  0)</u></td></tr>
<tr><th id="712">712</th><td><u>#       define <dfn class="macro" id="_M/RADEON_DEFAULT_SC_BOTTOM_MAX" data-ref="_M/RADEON_DEFAULT_SC_BOTTOM_MAX">RADEON_DEFAULT_SC_BOTTOM_MAX</dfn> (0x1fff &lt;&lt; 16)</u></td></tr>
<tr><th id="713">713</th><td><u>#define <dfn class="macro" id="_M/RADEON_DESTINATION_3D_CLR_CMP_VAL" data-ref="_M/RADEON_DESTINATION_3D_CLR_CMP_VAL">RADEON_DESTINATION_3D_CLR_CMP_VAL</dfn>   0x1820</u></td></tr>
<tr><th id="714">714</th><td><u>#define <dfn class="macro" id="_M/RADEON_DESTINATION_3D_CLR_CMP_MSK" data-ref="_M/RADEON_DESTINATION_3D_CLR_CMP_MSK">RADEON_DESTINATION_3D_CLR_CMP_MSK</dfn>   0x1824</u></td></tr>
<tr><th id="715">715</th><td><u>#define <dfn class="macro" id="_M/RADEON_DEVICE_ID" data-ref="_M/RADEON_DEVICE_ID">RADEON_DEVICE_ID</dfn>                    0x0f02 /* PCI */</u></td></tr>
<tr><th id="716">716</th><td><u>#define <dfn class="macro" id="_M/RADEON_DISP_MISC_CNTL" data-ref="_M/RADEON_DISP_MISC_CNTL">RADEON_DISP_MISC_CNTL</dfn>               0x0d00</u></td></tr>
<tr><th id="717">717</th><td><u>#       define <dfn class="macro" id="_M/RADEON_SOFT_RESET_GRPH_PP" data-ref="_M/RADEON_SOFT_RESET_GRPH_PP">RADEON_SOFT_RESET_GRPH_PP</dfn>    (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="718">718</th><td><u>#define <dfn class="macro" id="_M/RADEON_DISP_MERGE_CNTL" data-ref="_M/RADEON_DISP_MERGE_CNTL">RADEON_DISP_MERGE_CNTL</dfn>		  0x0d60</u></td></tr>
<tr><th id="719">719</th><td><u>#       define <dfn class="macro" id="_M/RADEON_DISP_ALPHA_MODE_MASK" data-ref="_M/RADEON_DISP_ALPHA_MODE_MASK">RADEON_DISP_ALPHA_MODE_MASK</dfn>  0x03</u></td></tr>
<tr><th id="720">720</th><td><u>#       define <dfn class="macro" id="_M/RADEON_DISP_ALPHA_MODE_KEY" data-ref="_M/RADEON_DISP_ALPHA_MODE_KEY">RADEON_DISP_ALPHA_MODE_KEY</dfn>   0</u></td></tr>
<tr><th id="721">721</th><td><u>#       define <dfn class="macro" id="_M/RADEON_DISP_ALPHA_MODE_PER_PIXEL" data-ref="_M/RADEON_DISP_ALPHA_MODE_PER_PIXEL">RADEON_DISP_ALPHA_MODE_PER_PIXEL</dfn> 1</u></td></tr>
<tr><th id="722">722</th><td><u>#       define <dfn class="macro" id="_M/RADEON_DISP_ALPHA_MODE_GLOBAL" data-ref="_M/RADEON_DISP_ALPHA_MODE_GLOBAL">RADEON_DISP_ALPHA_MODE_GLOBAL</dfn> 2</u></td></tr>
<tr><th id="723">723</th><td><u>#       define <dfn class="macro" id="_M/RADEON_DISP_RGB_OFFSET_EN" data-ref="_M/RADEON_DISP_RGB_OFFSET_EN">RADEON_DISP_RGB_OFFSET_EN</dfn>    (1 &lt;&lt; 8)</u></td></tr>
<tr><th id="724">724</th><td><u>#       define <dfn class="macro" id="_M/RADEON_DISP_GRPH_ALPHA_MASK" data-ref="_M/RADEON_DISP_GRPH_ALPHA_MASK">RADEON_DISP_GRPH_ALPHA_MASK</dfn>  (0xff &lt;&lt; 16)</u></td></tr>
<tr><th id="725">725</th><td><u>#       define <dfn class="macro" id="_M/RADEON_DISP_OV0_ALPHA_MASK" data-ref="_M/RADEON_DISP_OV0_ALPHA_MASK">RADEON_DISP_OV0_ALPHA_MASK</dfn>   (0xff &lt;&lt; 24)</u></td></tr>
<tr><th id="726">726</th><td><u>#	define <dfn class="macro" id="_M/RADEON_DISP_LIN_TRANS_BYPASS" data-ref="_M/RADEON_DISP_LIN_TRANS_BYPASS">RADEON_DISP_LIN_TRANS_BYPASS</dfn> (0x01 &lt;&lt; 9)</u></td></tr>
<tr><th id="727">727</th><td><u>#define <dfn class="macro" id="_M/RADEON_DISP2_MERGE_CNTL" data-ref="_M/RADEON_DISP2_MERGE_CNTL">RADEON_DISP2_MERGE_CNTL</dfn>		    0x0d68</u></td></tr>
<tr><th id="728">728</th><td><u>#       define <dfn class="macro" id="_M/RADEON_DISP2_RGB_OFFSET_EN" data-ref="_M/RADEON_DISP2_RGB_OFFSET_EN">RADEON_DISP2_RGB_OFFSET_EN</dfn>   (1 &lt;&lt; 8)</u></td></tr>
<tr><th id="729">729</th><td><u>#define <dfn class="macro" id="_M/RADEON_DISP_LIN_TRANS_GRPH_A" data-ref="_M/RADEON_DISP_LIN_TRANS_GRPH_A">RADEON_DISP_LIN_TRANS_GRPH_A</dfn>        0x0d80</u></td></tr>
<tr><th id="730">730</th><td><u>#define <dfn class="macro" id="_M/RADEON_DISP_LIN_TRANS_GRPH_B" data-ref="_M/RADEON_DISP_LIN_TRANS_GRPH_B">RADEON_DISP_LIN_TRANS_GRPH_B</dfn>        0x0d84</u></td></tr>
<tr><th id="731">731</th><td><u>#define <dfn class="macro" id="_M/RADEON_DISP_LIN_TRANS_GRPH_C" data-ref="_M/RADEON_DISP_LIN_TRANS_GRPH_C">RADEON_DISP_LIN_TRANS_GRPH_C</dfn>        0x0d88</u></td></tr>
<tr><th id="732">732</th><td><u>#define <dfn class="macro" id="_M/RADEON_DISP_LIN_TRANS_GRPH_D" data-ref="_M/RADEON_DISP_LIN_TRANS_GRPH_D">RADEON_DISP_LIN_TRANS_GRPH_D</dfn>        0x0d8c</u></td></tr>
<tr><th id="733">733</th><td><u>#define <dfn class="macro" id="_M/RADEON_DISP_LIN_TRANS_GRPH_E" data-ref="_M/RADEON_DISP_LIN_TRANS_GRPH_E">RADEON_DISP_LIN_TRANS_GRPH_E</dfn>        0x0d90</u></td></tr>
<tr><th id="734">734</th><td><u>#define <dfn class="macro" id="_M/RADEON_DISP_LIN_TRANS_GRPH_F" data-ref="_M/RADEON_DISP_LIN_TRANS_GRPH_F">RADEON_DISP_LIN_TRANS_GRPH_F</dfn>        0x0d98</u></td></tr>
<tr><th id="735">735</th><td><u>#define <dfn class="macro" id="_M/RADEON_DP_BRUSH_BKGD_CLR" data-ref="_M/RADEON_DP_BRUSH_BKGD_CLR">RADEON_DP_BRUSH_BKGD_CLR</dfn>            0x1478</u></td></tr>
<tr><th id="736">736</th><td><u>#define <dfn class="macro" id="_M/RADEON_DP_BRUSH_FRGD_CLR" data-ref="_M/RADEON_DP_BRUSH_FRGD_CLR">RADEON_DP_BRUSH_FRGD_CLR</dfn>            0x147c</u></td></tr>
<tr><th id="737">737</th><td><u>#define <dfn class="macro" id="_M/RADEON_DP_CNTL" data-ref="_M/RADEON_DP_CNTL">RADEON_DP_CNTL</dfn>                      0x16c0</u></td></tr>
<tr><th id="738">738</th><td><u>#       define <dfn class="macro" id="_M/RADEON_DST_X_LEFT_TO_RIGHT" data-ref="_M/RADEON_DST_X_LEFT_TO_RIGHT">RADEON_DST_X_LEFT_TO_RIGHT</dfn>   (1 &lt;&lt;  0)</u></td></tr>
<tr><th id="739">739</th><td><u>#       define <dfn class="macro" id="_M/RADEON_DST_Y_TOP_TO_BOTTOM" data-ref="_M/RADEON_DST_Y_TOP_TO_BOTTOM">RADEON_DST_Y_TOP_TO_BOTTOM</dfn>   (1 &lt;&lt;  1)</u></td></tr>
<tr><th id="740">740</th><td><u>#       define <dfn class="macro" id="_M/RADEON_DP_DST_TILE_LINEAR" data-ref="_M/RADEON_DP_DST_TILE_LINEAR">RADEON_DP_DST_TILE_LINEAR</dfn>    (0 &lt;&lt;  3)</u></td></tr>
<tr><th id="741">741</th><td><u>#       define <dfn class="macro" id="_M/RADEON_DP_DST_TILE_MACRO" data-ref="_M/RADEON_DP_DST_TILE_MACRO">RADEON_DP_DST_TILE_MACRO</dfn>     (1 &lt;&lt;  3)</u></td></tr>
<tr><th id="742">742</th><td><u>#       define <dfn class="macro" id="_M/RADEON_DP_DST_TILE_MICRO" data-ref="_M/RADEON_DP_DST_TILE_MICRO">RADEON_DP_DST_TILE_MICRO</dfn>     (2 &lt;&lt;  3)</u></td></tr>
<tr><th id="743">743</th><td><u>#       define <dfn class="macro" id="_M/RADEON_DP_DST_TILE_BOTH" data-ref="_M/RADEON_DP_DST_TILE_BOTH">RADEON_DP_DST_TILE_BOTH</dfn>      (3 &lt;&lt;  3)</u></td></tr>
<tr><th id="744">744</th><td><u>#define <dfn class="macro" id="_M/RADEON_DP_CNTL_XDIR_YDIR_YMAJOR" data-ref="_M/RADEON_DP_CNTL_XDIR_YDIR_YMAJOR">RADEON_DP_CNTL_XDIR_YDIR_YMAJOR</dfn>     0x16d0</u></td></tr>
<tr><th id="745">745</th><td><u>#       define <dfn class="macro" id="_M/RADEON_DST_Y_MAJOR" data-ref="_M/RADEON_DST_Y_MAJOR">RADEON_DST_Y_MAJOR</dfn>             (1 &lt;&lt;  2)</u></td></tr>
<tr><th id="746">746</th><td><u>#       define <dfn class="macro" id="_M/RADEON_DST_Y_DIR_TOP_TO_BOTTOM" data-ref="_M/RADEON_DST_Y_DIR_TOP_TO_BOTTOM">RADEON_DST_Y_DIR_TOP_TO_BOTTOM</dfn> (1 &lt;&lt; 15)</u></td></tr>
<tr><th id="747">747</th><td><u>#       define <dfn class="macro" id="_M/RADEON_DST_X_DIR_LEFT_TO_RIGHT" data-ref="_M/RADEON_DST_X_DIR_LEFT_TO_RIGHT">RADEON_DST_X_DIR_LEFT_TO_RIGHT</dfn> (1 &lt;&lt; 31)</u></td></tr>
<tr><th id="748">748</th><td><u>#define <dfn class="macro" id="_M/RADEON_DP_DATATYPE" data-ref="_M/RADEON_DP_DATATYPE">RADEON_DP_DATATYPE</dfn>                  0x16c4</u></td></tr>
<tr><th id="749">749</th><td><u>#       define <dfn class="macro" id="_M/RADEON_HOST_BIG_ENDIAN_EN" data-ref="_M/RADEON_HOST_BIG_ENDIAN_EN">RADEON_HOST_BIG_ENDIAN_EN</dfn>    (1 &lt;&lt; 29)</u></td></tr>
<tr><th id="750">750</th><td><u>#define <dfn class="macro" id="_M/RADEON_DP_GUI_MASTER_CNTL" data-ref="_M/RADEON_DP_GUI_MASTER_CNTL">RADEON_DP_GUI_MASTER_CNTL</dfn>           0x146c</u></td></tr>
<tr><th id="751">751</th><td><u>#       define <dfn class="macro" id="_M/RADEON_GMC_SRC_PITCH_OFFSET_CNTL" data-ref="_M/RADEON_GMC_SRC_PITCH_OFFSET_CNTL">RADEON_GMC_SRC_PITCH_OFFSET_CNTL</dfn>   (1    &lt;&lt;  0)</u></td></tr>
<tr><th id="752">752</th><td><u>#       define <dfn class="macro" id="_M/RADEON_GMC_DST_PITCH_OFFSET_CNTL" data-ref="_M/RADEON_GMC_DST_PITCH_OFFSET_CNTL">RADEON_GMC_DST_PITCH_OFFSET_CNTL</dfn>   (1    &lt;&lt;  1)</u></td></tr>
<tr><th id="753">753</th><td><u>#       define <dfn class="macro" id="_M/RADEON_GMC_SRC_CLIPPING" data-ref="_M/RADEON_GMC_SRC_CLIPPING">RADEON_GMC_SRC_CLIPPING</dfn>            (1    &lt;&lt;  2)</u></td></tr>
<tr><th id="754">754</th><td><u>#       define <dfn class="macro" id="_M/RADEON_GMC_DST_CLIPPING" data-ref="_M/RADEON_GMC_DST_CLIPPING">RADEON_GMC_DST_CLIPPING</dfn>            (1    &lt;&lt;  3)</u></td></tr>
<tr><th id="755">755</th><td><u>#       define <dfn class="macro" id="_M/RADEON_GMC_BRUSH_DATATYPE_MASK" data-ref="_M/RADEON_GMC_BRUSH_DATATYPE_MASK">RADEON_GMC_BRUSH_DATATYPE_MASK</dfn>     (0x0f &lt;&lt;  4)</u></td></tr>
<tr><th id="756">756</th><td><u>#       define <dfn class="macro" id="_M/RADEON_GMC_BRUSH_8X8_MONO_FG_BG" data-ref="_M/RADEON_GMC_BRUSH_8X8_MONO_FG_BG">RADEON_GMC_BRUSH_8X8_MONO_FG_BG</dfn>    (0    &lt;&lt;  4)</u></td></tr>
<tr><th id="757">757</th><td><u>#       define <dfn class="macro" id="_M/RADEON_GMC_BRUSH_8X8_MONO_FG_LA" data-ref="_M/RADEON_GMC_BRUSH_8X8_MONO_FG_LA">RADEON_GMC_BRUSH_8X8_MONO_FG_LA</dfn>    (1    &lt;&lt;  4)</u></td></tr>
<tr><th id="758">758</th><td><u>#       define <dfn class="macro" id="_M/RADEON_GMC_BRUSH_1X8_MONO_FG_BG" data-ref="_M/RADEON_GMC_BRUSH_1X8_MONO_FG_BG">RADEON_GMC_BRUSH_1X8_MONO_FG_BG</dfn>    (4    &lt;&lt;  4)</u></td></tr>
<tr><th id="759">759</th><td><u>#       define <dfn class="macro" id="_M/RADEON_GMC_BRUSH_1X8_MONO_FG_LA" data-ref="_M/RADEON_GMC_BRUSH_1X8_MONO_FG_LA">RADEON_GMC_BRUSH_1X8_MONO_FG_LA</dfn>    (5    &lt;&lt;  4)</u></td></tr>
<tr><th id="760">760</th><td><u>#       define <dfn class="macro" id="_M/RADEON_GMC_BRUSH_32x1_MONO_FG_BG" data-ref="_M/RADEON_GMC_BRUSH_32x1_MONO_FG_BG">RADEON_GMC_BRUSH_32x1_MONO_FG_BG</dfn>   (6    &lt;&lt;  4)</u></td></tr>
<tr><th id="761">761</th><td><u>#       define <dfn class="macro" id="_M/RADEON_GMC_BRUSH_32x1_MONO_FG_LA" data-ref="_M/RADEON_GMC_BRUSH_32x1_MONO_FG_LA">RADEON_GMC_BRUSH_32x1_MONO_FG_LA</dfn>   (7    &lt;&lt;  4)</u></td></tr>
<tr><th id="762">762</th><td><u>#       define <dfn class="macro" id="_M/RADEON_GMC_BRUSH_32x32_MONO_FG_BG" data-ref="_M/RADEON_GMC_BRUSH_32x32_MONO_FG_BG">RADEON_GMC_BRUSH_32x32_MONO_FG_BG</dfn>  (8    &lt;&lt;  4)</u></td></tr>
<tr><th id="763">763</th><td><u>#       define <dfn class="macro" id="_M/RADEON_GMC_BRUSH_32x32_MONO_FG_LA" data-ref="_M/RADEON_GMC_BRUSH_32x32_MONO_FG_LA">RADEON_GMC_BRUSH_32x32_MONO_FG_LA</dfn>  (9    &lt;&lt;  4)</u></td></tr>
<tr><th id="764">764</th><td><u>#       define <dfn class="macro" id="_M/RADEON_GMC_BRUSH_8x8_COLOR" data-ref="_M/RADEON_GMC_BRUSH_8x8_COLOR">RADEON_GMC_BRUSH_8x8_COLOR</dfn>         (10   &lt;&lt;  4)</u></td></tr>
<tr><th id="765">765</th><td><u>#       define <dfn class="macro" id="_M/RADEON_GMC_BRUSH_1X8_COLOR" data-ref="_M/RADEON_GMC_BRUSH_1X8_COLOR">RADEON_GMC_BRUSH_1X8_COLOR</dfn>         (12   &lt;&lt;  4)</u></td></tr>
<tr><th id="766">766</th><td><u>#       define <dfn class="macro" id="_M/RADEON_GMC_BRUSH_SOLID_COLOR" data-ref="_M/RADEON_GMC_BRUSH_SOLID_COLOR">RADEON_GMC_BRUSH_SOLID_COLOR</dfn>       (13   &lt;&lt;  4)</u></td></tr>
<tr><th id="767">767</th><td><u>#       define <dfn class="macro" id="_M/RADEON_GMC_BRUSH_NONE" data-ref="_M/RADEON_GMC_BRUSH_NONE">RADEON_GMC_BRUSH_NONE</dfn>              (15   &lt;&lt;  4)</u></td></tr>
<tr><th id="768">768</th><td><u>#       define <dfn class="macro" id="_M/RADEON_GMC_DST_8BPP_CI" data-ref="_M/RADEON_GMC_DST_8BPP_CI">RADEON_GMC_DST_8BPP_CI</dfn>             (2    &lt;&lt;  8)</u></td></tr>
<tr><th id="769">769</th><td><u>#       define <dfn class="macro" id="_M/RADEON_GMC_DST_15BPP" data-ref="_M/RADEON_GMC_DST_15BPP">RADEON_GMC_DST_15BPP</dfn>               (3    &lt;&lt;  8)</u></td></tr>
<tr><th id="770">770</th><td><u>#       define <dfn class="macro" id="_M/RADEON_GMC_DST_16BPP" data-ref="_M/RADEON_GMC_DST_16BPP">RADEON_GMC_DST_16BPP</dfn>               (4    &lt;&lt;  8)</u></td></tr>
<tr><th id="771">771</th><td><u>#       define <dfn class="macro" id="_M/RADEON_GMC_DST_24BPP" data-ref="_M/RADEON_GMC_DST_24BPP">RADEON_GMC_DST_24BPP</dfn>               (5    &lt;&lt;  8)</u></td></tr>
<tr><th id="772">772</th><td><u>#       define <dfn class="macro" id="_M/RADEON_GMC_DST_32BPP" data-ref="_M/RADEON_GMC_DST_32BPP">RADEON_GMC_DST_32BPP</dfn>               (6    &lt;&lt;  8)</u></td></tr>
<tr><th id="773">773</th><td><u>#       define <dfn class="macro" id="_M/RADEON_GMC_DST_8BPP_RGB" data-ref="_M/RADEON_GMC_DST_8BPP_RGB">RADEON_GMC_DST_8BPP_RGB</dfn>            (7    &lt;&lt;  8)</u></td></tr>
<tr><th id="774">774</th><td><u>#       define <dfn class="macro" id="_M/RADEON_GMC_DST_Y8" data-ref="_M/RADEON_GMC_DST_Y8">RADEON_GMC_DST_Y8</dfn>                  (8    &lt;&lt;  8)</u></td></tr>
<tr><th id="775">775</th><td><u>#       define <dfn class="macro" id="_M/RADEON_GMC_DST_RGB8" data-ref="_M/RADEON_GMC_DST_RGB8">RADEON_GMC_DST_RGB8</dfn>                (9    &lt;&lt;  8)</u></td></tr>
<tr><th id="776">776</th><td><u>#       define <dfn class="macro" id="_M/RADEON_GMC_DST_VYUY" data-ref="_M/RADEON_GMC_DST_VYUY">RADEON_GMC_DST_VYUY</dfn>                (11   &lt;&lt;  8)</u></td></tr>
<tr><th id="777">777</th><td><u>#       define <dfn class="macro" id="_M/RADEON_GMC_DST_YVYU" data-ref="_M/RADEON_GMC_DST_YVYU">RADEON_GMC_DST_YVYU</dfn>                (12   &lt;&lt;  8)</u></td></tr>
<tr><th id="778">778</th><td><u>#       define <dfn class="macro" id="_M/RADEON_GMC_DST_AYUV444" data-ref="_M/RADEON_GMC_DST_AYUV444">RADEON_GMC_DST_AYUV444</dfn>             (14   &lt;&lt;  8)</u></td></tr>
<tr><th id="779">779</th><td><u>#       define <dfn class="macro" id="_M/RADEON_GMC_DST_ARGB4444" data-ref="_M/RADEON_GMC_DST_ARGB4444">RADEON_GMC_DST_ARGB4444</dfn>            (15   &lt;&lt;  8)</u></td></tr>
<tr><th id="780">780</th><td><u>#       define <dfn class="macro" id="_M/RADEON_GMC_DST_DATATYPE_MASK" data-ref="_M/RADEON_GMC_DST_DATATYPE_MASK">RADEON_GMC_DST_DATATYPE_MASK</dfn>       (0x0f &lt;&lt;  8)</u></td></tr>
<tr><th id="781">781</th><td><u>#       define <dfn class="macro" id="_M/RADEON_GMC_DST_DATATYPE_SHIFT" data-ref="_M/RADEON_GMC_DST_DATATYPE_SHIFT">RADEON_GMC_DST_DATATYPE_SHIFT</dfn>      8</u></td></tr>
<tr><th id="782">782</th><td><u>#       define <dfn class="macro" id="_M/RADEON_GMC_SRC_DATATYPE_MASK" data-ref="_M/RADEON_GMC_SRC_DATATYPE_MASK">RADEON_GMC_SRC_DATATYPE_MASK</dfn>       (3    &lt;&lt; 12)</u></td></tr>
<tr><th id="783">783</th><td><u>#       define <dfn class="macro" id="_M/RADEON_GMC_SRC_DATATYPE_MONO_FG_BG" data-ref="_M/RADEON_GMC_SRC_DATATYPE_MONO_FG_BG">RADEON_GMC_SRC_DATATYPE_MONO_FG_BG</dfn> (0    &lt;&lt; 12)</u></td></tr>
<tr><th id="784">784</th><td><u>#       define <dfn class="macro" id="_M/RADEON_GMC_SRC_DATATYPE_MONO_FG_LA" data-ref="_M/RADEON_GMC_SRC_DATATYPE_MONO_FG_LA">RADEON_GMC_SRC_DATATYPE_MONO_FG_LA</dfn> (1    &lt;&lt; 12)</u></td></tr>
<tr><th id="785">785</th><td><u>#       define <dfn class="macro" id="_M/RADEON_GMC_SRC_DATATYPE_COLOR" data-ref="_M/RADEON_GMC_SRC_DATATYPE_COLOR">RADEON_GMC_SRC_DATATYPE_COLOR</dfn>      (3    &lt;&lt; 12)</u></td></tr>
<tr><th id="786">786</th><td><u>#       define <dfn class="macro" id="_M/RADEON_GMC_BYTE_PIX_ORDER" data-ref="_M/RADEON_GMC_BYTE_PIX_ORDER">RADEON_GMC_BYTE_PIX_ORDER</dfn>          (1    &lt;&lt; 14)</u></td></tr>
<tr><th id="787">787</th><td><u>#       define <dfn class="macro" id="_M/RADEON_GMC_BYTE_MSB_TO_LSB" data-ref="_M/RADEON_GMC_BYTE_MSB_TO_LSB">RADEON_GMC_BYTE_MSB_TO_LSB</dfn>         (0    &lt;&lt; 14)</u></td></tr>
<tr><th id="788">788</th><td><u>#       define <dfn class="macro" id="_M/RADEON_GMC_BYTE_LSB_TO_MSB" data-ref="_M/RADEON_GMC_BYTE_LSB_TO_MSB">RADEON_GMC_BYTE_LSB_TO_MSB</dfn>         (1    &lt;&lt; 14)</u></td></tr>
<tr><th id="789">789</th><td><u>#       define <dfn class="macro" id="_M/RADEON_GMC_CONVERSION_TEMP" data-ref="_M/RADEON_GMC_CONVERSION_TEMP">RADEON_GMC_CONVERSION_TEMP</dfn>         (1    &lt;&lt; 15)</u></td></tr>
<tr><th id="790">790</th><td><u>#       define <dfn class="macro" id="_M/RADEON_GMC_CONVERSION_TEMP_6500" data-ref="_M/RADEON_GMC_CONVERSION_TEMP_6500">RADEON_GMC_CONVERSION_TEMP_6500</dfn>    (0    &lt;&lt; 15)</u></td></tr>
<tr><th id="791">791</th><td><u>#       define <dfn class="macro" id="_M/RADEON_GMC_CONVERSION_TEMP_9300" data-ref="_M/RADEON_GMC_CONVERSION_TEMP_9300">RADEON_GMC_CONVERSION_TEMP_9300</dfn>    (1    &lt;&lt; 15)</u></td></tr>
<tr><th id="792">792</th><td><u>#       define <dfn class="macro" id="_M/RADEON_GMC_ROP3_MASK" data-ref="_M/RADEON_GMC_ROP3_MASK">RADEON_GMC_ROP3_MASK</dfn>               (0xff &lt;&lt; 16)</u></td></tr>
<tr><th id="793">793</th><td><u>#       define <dfn class="macro" id="_M/RADEON_DP_SRC_SOURCE_MASK" data-ref="_M/RADEON_DP_SRC_SOURCE_MASK">RADEON_DP_SRC_SOURCE_MASK</dfn>          (7    &lt;&lt; 24)</u></td></tr>
<tr><th id="794">794</th><td><u>#       define <dfn class="macro" id="_M/RADEON_DP_SRC_SOURCE_MEMORY" data-ref="_M/RADEON_DP_SRC_SOURCE_MEMORY">RADEON_DP_SRC_SOURCE_MEMORY</dfn>        (2    &lt;&lt; 24)</u></td></tr>
<tr><th id="795">795</th><td><u>#       define <dfn class="macro" id="_M/RADEON_DP_SRC_SOURCE_HOST_DATA" data-ref="_M/RADEON_DP_SRC_SOURCE_HOST_DATA">RADEON_DP_SRC_SOURCE_HOST_DATA</dfn>     (3    &lt;&lt; 24)</u></td></tr>
<tr><th id="796">796</th><td><u>#       define <dfn class="macro" id="_M/RADEON_GMC_3D_FCN_EN" data-ref="_M/RADEON_GMC_3D_FCN_EN">RADEON_GMC_3D_FCN_EN</dfn>               (1    &lt;&lt; 27)</u></td></tr>
<tr><th id="797">797</th><td><u>#       define <dfn class="macro" id="_M/RADEON_GMC_CLR_CMP_CNTL_DIS" data-ref="_M/RADEON_GMC_CLR_CMP_CNTL_DIS">RADEON_GMC_CLR_CMP_CNTL_DIS</dfn>        (1    &lt;&lt; 28)</u></td></tr>
<tr><th id="798">798</th><td><u>#       define <dfn class="macro" id="_M/RADEON_GMC_AUX_CLIP_DIS" data-ref="_M/RADEON_GMC_AUX_CLIP_DIS">RADEON_GMC_AUX_CLIP_DIS</dfn>            (1    &lt;&lt; 29)</u></td></tr>
<tr><th id="799">799</th><td><u>#       define <dfn class="macro" id="_M/RADEON_GMC_WR_MSK_DIS" data-ref="_M/RADEON_GMC_WR_MSK_DIS">RADEON_GMC_WR_MSK_DIS</dfn>              (1    &lt;&lt; 30)</u></td></tr>
<tr><th id="800">800</th><td><u>#       define <dfn class="macro" id="_M/RADEON_GMC_LD_BRUSH_Y_X" data-ref="_M/RADEON_GMC_LD_BRUSH_Y_X">RADEON_GMC_LD_BRUSH_Y_X</dfn>            (1    &lt;&lt; 31)</u></td></tr>
<tr><th id="801">801</th><td><u>#       define <dfn class="macro" id="_M/RADEON_ROP3_ZERO" data-ref="_M/RADEON_ROP3_ZERO">RADEON_ROP3_ZERO</dfn>             0x00000000</u></td></tr>
<tr><th id="802">802</th><td><u>#       define <dfn class="macro" id="_M/RADEON_ROP3_DSa" data-ref="_M/RADEON_ROP3_DSa">RADEON_ROP3_DSa</dfn>              0x00880000</u></td></tr>
<tr><th id="803">803</th><td><u>#       define <dfn class="macro" id="_M/RADEON_ROP3_SDna" data-ref="_M/RADEON_ROP3_SDna">RADEON_ROP3_SDna</dfn>             0x00440000</u></td></tr>
<tr><th id="804">804</th><td><u>#       define <dfn class="macro" id="_M/RADEON_ROP3_S" data-ref="_M/RADEON_ROP3_S">RADEON_ROP3_S</dfn>                0x00cc0000</u></td></tr>
<tr><th id="805">805</th><td><u>#       define <dfn class="macro" id="_M/RADEON_ROP3_DSna" data-ref="_M/RADEON_ROP3_DSna">RADEON_ROP3_DSna</dfn>             0x00220000</u></td></tr>
<tr><th id="806">806</th><td><u>#       define <dfn class="macro" id="_M/RADEON_ROP3_D" data-ref="_M/RADEON_ROP3_D">RADEON_ROP3_D</dfn>                0x00aa0000</u></td></tr>
<tr><th id="807">807</th><td><u>#       define <dfn class="macro" id="_M/RADEON_ROP3_DSx" data-ref="_M/RADEON_ROP3_DSx">RADEON_ROP3_DSx</dfn>              0x00660000</u></td></tr>
<tr><th id="808">808</th><td><u>#       define <dfn class="macro" id="_M/RADEON_ROP3_DSo" data-ref="_M/RADEON_ROP3_DSo">RADEON_ROP3_DSo</dfn>              0x00ee0000</u></td></tr>
<tr><th id="809">809</th><td><u>#       define <dfn class="macro" id="_M/RADEON_ROP3_DSon" data-ref="_M/RADEON_ROP3_DSon">RADEON_ROP3_DSon</dfn>             0x00110000</u></td></tr>
<tr><th id="810">810</th><td><u>#       define <dfn class="macro" id="_M/RADEON_ROP3_DSxn" data-ref="_M/RADEON_ROP3_DSxn">RADEON_ROP3_DSxn</dfn>             0x00990000</u></td></tr>
<tr><th id="811">811</th><td><u>#       define <dfn class="macro" id="_M/RADEON_ROP3_Dn" data-ref="_M/RADEON_ROP3_Dn">RADEON_ROP3_Dn</dfn>               0x00550000</u></td></tr>
<tr><th id="812">812</th><td><u>#       define <dfn class="macro" id="_M/RADEON_ROP3_SDno" data-ref="_M/RADEON_ROP3_SDno">RADEON_ROP3_SDno</dfn>             0x00dd0000</u></td></tr>
<tr><th id="813">813</th><td><u>#       define <dfn class="macro" id="_M/RADEON_ROP3_Sn" data-ref="_M/RADEON_ROP3_Sn">RADEON_ROP3_Sn</dfn>               0x00330000</u></td></tr>
<tr><th id="814">814</th><td><u>#       define <dfn class="macro" id="_M/RADEON_ROP3_DSno" data-ref="_M/RADEON_ROP3_DSno">RADEON_ROP3_DSno</dfn>             0x00bb0000</u></td></tr>
<tr><th id="815">815</th><td><u>#       define <dfn class="macro" id="_M/RADEON_ROP3_DSan" data-ref="_M/RADEON_ROP3_DSan">RADEON_ROP3_DSan</dfn>             0x00770000</u></td></tr>
<tr><th id="816">816</th><td><u>#       define <dfn class="macro" id="_M/RADEON_ROP3_ONE" data-ref="_M/RADEON_ROP3_ONE">RADEON_ROP3_ONE</dfn>              0x00ff0000</u></td></tr>
<tr><th id="817">817</th><td><u>#       define <dfn class="macro" id="_M/RADEON_ROP3_DPa" data-ref="_M/RADEON_ROP3_DPa">RADEON_ROP3_DPa</dfn>              0x00a00000</u></td></tr>
<tr><th id="818">818</th><td><u>#       define <dfn class="macro" id="_M/RADEON_ROP3_PDna" data-ref="_M/RADEON_ROP3_PDna">RADEON_ROP3_PDna</dfn>             0x00500000</u></td></tr>
<tr><th id="819">819</th><td><u>#       define <dfn class="macro" id="_M/RADEON_ROP3_P" data-ref="_M/RADEON_ROP3_P">RADEON_ROP3_P</dfn>                0x00f00000</u></td></tr>
<tr><th id="820">820</th><td><u>#       define <dfn class="macro" id="_M/RADEON_ROP3_DPna" data-ref="_M/RADEON_ROP3_DPna">RADEON_ROP3_DPna</dfn>             0x000a0000</u></td></tr>
<tr><th id="821">821</th><td><u>#       define <dfn class="macro" id="_M/RADEON_ROP3_D" data-ref="_M/RADEON_ROP3_D">RADEON_ROP3_D</dfn>                0x00aa0000</u></td></tr>
<tr><th id="822">822</th><td><u>#       define <dfn class="macro" id="_M/RADEON_ROP3_DPx" data-ref="_M/RADEON_ROP3_DPx">RADEON_ROP3_DPx</dfn>              0x005a0000</u></td></tr>
<tr><th id="823">823</th><td><u>#       define <dfn class="macro" id="_M/RADEON_ROP3_DPo" data-ref="_M/RADEON_ROP3_DPo">RADEON_ROP3_DPo</dfn>              0x00fa0000</u></td></tr>
<tr><th id="824">824</th><td><u>#       define <dfn class="macro" id="_M/RADEON_ROP3_DPon" data-ref="_M/RADEON_ROP3_DPon">RADEON_ROP3_DPon</dfn>             0x00050000</u></td></tr>
<tr><th id="825">825</th><td><u>#       define <dfn class="macro" id="_M/RADEON_ROP3_PDxn" data-ref="_M/RADEON_ROP3_PDxn">RADEON_ROP3_PDxn</dfn>             0x00a50000</u></td></tr>
<tr><th id="826">826</th><td><u>#       define <dfn class="macro" id="_M/RADEON_ROP3_PDno" data-ref="_M/RADEON_ROP3_PDno">RADEON_ROP3_PDno</dfn>             0x00f50000</u></td></tr>
<tr><th id="827">827</th><td><u>#       define <dfn class="macro" id="_M/RADEON_ROP3_Pn" data-ref="_M/RADEON_ROP3_Pn">RADEON_ROP3_Pn</dfn>               0x000f0000</u></td></tr>
<tr><th id="828">828</th><td><u>#       define <dfn class="macro" id="_M/RADEON_ROP3_DPno" data-ref="_M/RADEON_ROP3_DPno">RADEON_ROP3_DPno</dfn>             0x00af0000</u></td></tr>
<tr><th id="829">829</th><td><u>#       define <dfn class="macro" id="_M/RADEON_ROP3_DPan" data-ref="_M/RADEON_ROP3_DPan">RADEON_ROP3_DPan</dfn>             0x005f0000</u></td></tr>
<tr><th id="830">830</th><td><u>#define <dfn class="macro" id="_M/RADEON_DP_GUI_MASTER_CNTL_C" data-ref="_M/RADEON_DP_GUI_MASTER_CNTL_C">RADEON_DP_GUI_MASTER_CNTL_C</dfn>         0x1c84</u></td></tr>
<tr><th id="831">831</th><td><u>#define <dfn class="macro" id="_M/RADEON_DP_MIX" data-ref="_M/RADEON_DP_MIX">RADEON_DP_MIX</dfn>                       0x16c8</u></td></tr>
<tr><th id="832">832</th><td><u>#define <dfn class="macro" id="_M/RADEON_DP_SRC_BKGD_CLR" data-ref="_M/RADEON_DP_SRC_BKGD_CLR">RADEON_DP_SRC_BKGD_CLR</dfn>              0x15dc</u></td></tr>
<tr><th id="833">833</th><td><u>#define <dfn class="macro" id="_M/RADEON_DP_SRC_FRGD_CLR" data-ref="_M/RADEON_DP_SRC_FRGD_CLR">RADEON_DP_SRC_FRGD_CLR</dfn>              0x15d8</u></td></tr>
<tr><th id="834">834</th><td><u>#define <dfn class="macro" id="_M/RADEON_DP_WRITE_MASK" data-ref="_M/RADEON_DP_WRITE_MASK">RADEON_DP_WRITE_MASK</dfn>                0x16cc</u></td></tr>
<tr><th id="835">835</th><td><u>#define <dfn class="macro" id="_M/RADEON_DST_BRES_DEC" data-ref="_M/RADEON_DST_BRES_DEC">RADEON_DST_BRES_DEC</dfn>                 0x1630</u></td></tr>
<tr><th id="836">836</th><td><u>#define <dfn class="macro" id="_M/RADEON_DST_BRES_ERR" data-ref="_M/RADEON_DST_BRES_ERR">RADEON_DST_BRES_ERR</dfn>                 0x1628</u></td></tr>
<tr><th id="837">837</th><td><u>#define <dfn class="macro" id="_M/RADEON_DST_BRES_INC" data-ref="_M/RADEON_DST_BRES_INC">RADEON_DST_BRES_INC</dfn>                 0x162c</u></td></tr>
<tr><th id="838">838</th><td><u>#define <dfn class="macro" id="_M/RADEON_DST_BRES_LNTH" data-ref="_M/RADEON_DST_BRES_LNTH">RADEON_DST_BRES_LNTH</dfn>                0x1634</u></td></tr>
<tr><th id="839">839</th><td><u>#define <dfn class="macro" id="_M/RADEON_DST_BRES_LNTH_SUB" data-ref="_M/RADEON_DST_BRES_LNTH_SUB">RADEON_DST_BRES_LNTH_SUB</dfn>            0x1638</u></td></tr>
<tr><th id="840">840</th><td><u>#define <dfn class="macro" id="_M/RADEON_DST_HEIGHT" data-ref="_M/RADEON_DST_HEIGHT">RADEON_DST_HEIGHT</dfn>                   0x1410</u></td></tr>
<tr><th id="841">841</th><td><u>#define <dfn class="macro" id="_M/RADEON_DST_HEIGHT_WIDTH" data-ref="_M/RADEON_DST_HEIGHT_WIDTH">RADEON_DST_HEIGHT_WIDTH</dfn>             0x143c</u></td></tr>
<tr><th id="842">842</th><td><u>#define <dfn class="macro" id="_M/RADEON_DST_HEIGHT_WIDTH_8" data-ref="_M/RADEON_DST_HEIGHT_WIDTH_8">RADEON_DST_HEIGHT_WIDTH_8</dfn>           0x158c</u></td></tr>
<tr><th id="843">843</th><td><u>#define <dfn class="macro" id="_M/RADEON_DST_HEIGHT_WIDTH_BW" data-ref="_M/RADEON_DST_HEIGHT_WIDTH_BW">RADEON_DST_HEIGHT_WIDTH_BW</dfn>          0x15b4</u></td></tr>
<tr><th id="844">844</th><td><u>#define <dfn class="macro" id="_M/RADEON_DST_HEIGHT_Y" data-ref="_M/RADEON_DST_HEIGHT_Y">RADEON_DST_HEIGHT_Y</dfn>                 0x15a0</u></td></tr>
<tr><th id="845">845</th><td><u>#define <dfn class="macro" id="_M/RADEON_DST_LINE_START" data-ref="_M/RADEON_DST_LINE_START">RADEON_DST_LINE_START</dfn>               0x1600</u></td></tr>
<tr><th id="846">846</th><td><u>#define <dfn class="macro" id="_M/RADEON_DST_LINE_END" data-ref="_M/RADEON_DST_LINE_END">RADEON_DST_LINE_END</dfn>                 0x1604</u></td></tr>
<tr><th id="847">847</th><td><u>#define <dfn class="macro" id="_M/RADEON_DST_LINE_PATCOUNT" data-ref="_M/RADEON_DST_LINE_PATCOUNT">RADEON_DST_LINE_PATCOUNT</dfn>            0x1608</u></td></tr>
<tr><th id="848">848</th><td><u>#       define <dfn class="macro" id="_M/RADEON_BRES_CNTL_SHIFT" data-ref="_M/RADEON_BRES_CNTL_SHIFT">RADEON_BRES_CNTL_SHIFT</dfn>       8</u></td></tr>
<tr><th id="849">849</th><td><u>#define <dfn class="macro" id="_M/RADEON_DST_OFFSET" data-ref="_M/RADEON_DST_OFFSET">RADEON_DST_OFFSET</dfn>                   0x1404</u></td></tr>
<tr><th id="850">850</th><td><u>#define <dfn class="macro" id="_M/RADEON_DST_PITCH" data-ref="_M/RADEON_DST_PITCH">RADEON_DST_PITCH</dfn>                    0x1408</u></td></tr>
<tr><th id="851">851</th><td><u>#define <dfn class="macro" id="_M/RADEON_DST_PITCH_OFFSET" data-ref="_M/RADEON_DST_PITCH_OFFSET">RADEON_DST_PITCH_OFFSET</dfn>             0x142c</u></td></tr>
<tr><th id="852">852</th><td><u>#define <dfn class="macro" id="_M/RADEON_DST_PITCH_OFFSET_C" data-ref="_M/RADEON_DST_PITCH_OFFSET_C">RADEON_DST_PITCH_OFFSET_C</dfn>           0x1c80</u></td></tr>
<tr><th id="853">853</th><td><u>#       define <dfn class="macro" id="_M/RADEON_PITCH_SHIFT" data-ref="_M/RADEON_PITCH_SHIFT">RADEON_PITCH_SHIFT</dfn>           21</u></td></tr>
<tr><th id="854">854</th><td><u>#       define <dfn class="macro" id="_M/RADEON_DST_TILE_LINEAR" data-ref="_M/RADEON_DST_TILE_LINEAR">RADEON_DST_TILE_LINEAR</dfn>       (0 &lt;&lt; 30)</u></td></tr>
<tr><th id="855">855</th><td><u>#       define <dfn class="macro" id="_M/RADEON_DST_TILE_MACRO" data-ref="_M/RADEON_DST_TILE_MACRO">RADEON_DST_TILE_MACRO</dfn>        (1 &lt;&lt; 30)</u></td></tr>
<tr><th id="856">856</th><td><u>#       define <dfn class="macro" id="_M/RADEON_DST_TILE_MICRO" data-ref="_M/RADEON_DST_TILE_MICRO">RADEON_DST_TILE_MICRO</dfn>        (2 &lt;&lt; 30)</u></td></tr>
<tr><th id="857">857</th><td><u>#       define <dfn class="macro" id="_M/RADEON_DST_TILE_BOTH" data-ref="_M/RADEON_DST_TILE_BOTH">RADEON_DST_TILE_BOTH</dfn>         (3 &lt;&lt; 30)</u></td></tr>
<tr><th id="858">858</th><td><u>#define <dfn class="macro" id="_M/RADEON_DST_WIDTH" data-ref="_M/RADEON_DST_WIDTH">RADEON_DST_WIDTH</dfn>                    0x140c</u></td></tr>
<tr><th id="859">859</th><td><u>#define <dfn class="macro" id="_M/RADEON_DST_WIDTH_HEIGHT" data-ref="_M/RADEON_DST_WIDTH_HEIGHT">RADEON_DST_WIDTH_HEIGHT</dfn>             0x1598</u></td></tr>
<tr><th id="860">860</th><td><u>#define <dfn class="macro" id="_M/RADEON_DST_WIDTH_X" data-ref="_M/RADEON_DST_WIDTH_X">RADEON_DST_WIDTH_X</dfn>                  0x1588</u></td></tr>
<tr><th id="861">861</th><td><u>#define <dfn class="macro" id="_M/RADEON_DST_WIDTH_X_INCY" data-ref="_M/RADEON_DST_WIDTH_X_INCY">RADEON_DST_WIDTH_X_INCY</dfn>             0x159c</u></td></tr>
<tr><th id="862">862</th><td><u>#define <dfn class="macro" id="_M/RADEON_DST_X" data-ref="_M/RADEON_DST_X">RADEON_DST_X</dfn>                        0x141c</u></td></tr>
<tr><th id="863">863</th><td><u>#define <dfn class="macro" id="_M/RADEON_DST_X_SUB" data-ref="_M/RADEON_DST_X_SUB">RADEON_DST_X_SUB</dfn>                    0x15a4</u></td></tr>
<tr><th id="864">864</th><td><u>#define <dfn class="macro" id="_M/RADEON_DST_X_Y" data-ref="_M/RADEON_DST_X_Y">RADEON_DST_X_Y</dfn>                      0x1594</u></td></tr>
<tr><th id="865">865</th><td><u>#define <dfn class="macro" id="_M/RADEON_DST_Y" data-ref="_M/RADEON_DST_Y">RADEON_DST_Y</dfn>                        0x1420</u></td></tr>
<tr><th id="866">866</th><td><u>#define <dfn class="macro" id="_M/RADEON_DST_Y_SUB" data-ref="_M/RADEON_DST_Y_SUB">RADEON_DST_Y_SUB</dfn>                    0x15a8</u></td></tr>
<tr><th id="867">867</th><td><u>#define <dfn class="macro" id="_M/RADEON_DST_Y_X" data-ref="_M/RADEON_DST_Y_X">RADEON_DST_Y_X</dfn>                      0x1438</u></td></tr>
<tr><th id="868">868</th><td></td></tr>
<tr><th id="869">869</th><td><u>#define <dfn class="macro" id="_M/RADEON_FCP_CNTL" data-ref="_M/RADEON_FCP_CNTL">RADEON_FCP_CNTL</dfn>                     0x0910</u></td></tr>
<tr><th id="870">870</th><td><u>#      define <dfn class="macro" id="_M/RADEON_FCP0_SRC_PCICLK" data-ref="_M/RADEON_FCP0_SRC_PCICLK">RADEON_FCP0_SRC_PCICLK</dfn>             0</u></td></tr>
<tr><th id="871">871</th><td><u>#      define <dfn class="macro" id="_M/RADEON_FCP0_SRC_PCLK" data-ref="_M/RADEON_FCP0_SRC_PCLK">RADEON_FCP0_SRC_PCLK</dfn>               1</u></td></tr>
<tr><th id="872">872</th><td><u>#      define <dfn class="macro" id="_M/RADEON_FCP0_SRC_PCLKb" data-ref="_M/RADEON_FCP0_SRC_PCLKb">RADEON_FCP0_SRC_PCLKb</dfn>              2</u></td></tr>
<tr><th id="873">873</th><td><u>#      define <dfn class="macro" id="_M/RADEON_FCP0_SRC_HREF" data-ref="_M/RADEON_FCP0_SRC_HREF">RADEON_FCP0_SRC_HREF</dfn>               3</u></td></tr>
<tr><th id="874">874</th><td><u>#      define <dfn class="macro" id="_M/RADEON_FCP0_SRC_GND" data-ref="_M/RADEON_FCP0_SRC_GND">RADEON_FCP0_SRC_GND</dfn>                4</u></td></tr>
<tr><th id="875">875</th><td><u>#      define <dfn class="macro" id="_M/RADEON_FCP0_SRC_HREFb" data-ref="_M/RADEON_FCP0_SRC_HREFb">RADEON_FCP0_SRC_HREFb</dfn>              5</u></td></tr>
<tr><th id="876">876</th><td><u>#define <dfn class="macro" id="_M/RADEON_FLUSH_1" data-ref="_M/RADEON_FLUSH_1">RADEON_FLUSH_1</dfn>                      0x1704</u></td></tr>
<tr><th id="877">877</th><td><u>#define <dfn class="macro" id="_M/RADEON_FLUSH_2" data-ref="_M/RADEON_FLUSH_2">RADEON_FLUSH_2</dfn>                      0x1708</u></td></tr>
<tr><th id="878">878</th><td><u>#define <dfn class="macro" id="_M/RADEON_FLUSH_3" data-ref="_M/RADEON_FLUSH_3">RADEON_FLUSH_3</dfn>                      0x170c</u></td></tr>
<tr><th id="879">879</th><td><u>#define <dfn class="macro" id="_M/RADEON_FLUSH_4" data-ref="_M/RADEON_FLUSH_4">RADEON_FLUSH_4</dfn>                      0x1710</u></td></tr>
<tr><th id="880">880</th><td><u>#define <dfn class="macro" id="_M/RADEON_FLUSH_5" data-ref="_M/RADEON_FLUSH_5">RADEON_FLUSH_5</dfn>                      0x1714</u></td></tr>
<tr><th id="881">881</th><td><u>#define <dfn class="macro" id="_M/RADEON_FLUSH_6" data-ref="_M/RADEON_FLUSH_6">RADEON_FLUSH_6</dfn>                      0x1718</u></td></tr>
<tr><th id="882">882</th><td><u>#define <dfn class="macro" id="_M/RADEON_FLUSH_7" data-ref="_M/RADEON_FLUSH_7">RADEON_FLUSH_7</dfn>                      0x171c</u></td></tr>
<tr><th id="883">883</th><td><u>#define <dfn class="macro" id="_M/RADEON_FOG_3D_TABLE_START" data-ref="_M/RADEON_FOG_3D_TABLE_START">RADEON_FOG_3D_TABLE_START</dfn>           0x1810</u></td></tr>
<tr><th id="884">884</th><td><u>#define <dfn class="macro" id="_M/RADEON_FOG_3D_TABLE_END" data-ref="_M/RADEON_FOG_3D_TABLE_END">RADEON_FOG_3D_TABLE_END</dfn>             0x1814</u></td></tr>
<tr><th id="885">885</th><td><u>#define <dfn class="macro" id="_M/RADEON_FOG_3D_TABLE_DENSITY" data-ref="_M/RADEON_FOG_3D_TABLE_DENSITY">RADEON_FOG_3D_TABLE_DENSITY</dfn>         0x181c</u></td></tr>
<tr><th id="886">886</th><td><u>#define <dfn class="macro" id="_M/RADEON_FOG_TABLE_INDEX" data-ref="_M/RADEON_FOG_TABLE_INDEX">RADEON_FOG_TABLE_INDEX</dfn>              0x1a14</u></td></tr>
<tr><th id="887">887</th><td><u>#define <dfn class="macro" id="_M/RADEON_FOG_TABLE_DATA" data-ref="_M/RADEON_FOG_TABLE_DATA">RADEON_FOG_TABLE_DATA</dfn>               0x1a18</u></td></tr>
<tr><th id="888">888</th><td><u>#define <dfn class="macro" id="_M/RADEON_FP_CRTC_H_TOTAL_DISP" data-ref="_M/RADEON_FP_CRTC_H_TOTAL_DISP">RADEON_FP_CRTC_H_TOTAL_DISP</dfn>         0x0250</u></td></tr>
<tr><th id="889">889</th><td><u>#define <dfn class="macro" id="_M/RADEON_FP_CRTC_V_TOTAL_DISP" data-ref="_M/RADEON_FP_CRTC_V_TOTAL_DISP">RADEON_FP_CRTC_V_TOTAL_DISP</dfn>         0x0254</u></td></tr>
<tr><th id="890">890</th><td><u>#       define <dfn class="macro" id="_M/RADEON_FP_CRTC_H_TOTAL_MASK" data-ref="_M/RADEON_FP_CRTC_H_TOTAL_MASK">RADEON_FP_CRTC_H_TOTAL_MASK</dfn>      0x000003ff</u></td></tr>
<tr><th id="891">891</th><td><u>#       define <dfn class="macro" id="_M/RADEON_FP_CRTC_H_DISP_MASK" data-ref="_M/RADEON_FP_CRTC_H_DISP_MASK">RADEON_FP_CRTC_H_DISP_MASK</dfn>       0x01ff0000</u></td></tr>
<tr><th id="892">892</th><td><u>#       define <dfn class="macro" id="_M/RADEON_FP_CRTC_V_TOTAL_MASK" data-ref="_M/RADEON_FP_CRTC_V_TOTAL_MASK">RADEON_FP_CRTC_V_TOTAL_MASK</dfn>      0x00000fff</u></td></tr>
<tr><th id="893">893</th><td><u>#       define <dfn class="macro" id="_M/RADEON_FP_CRTC_V_DISP_MASK" data-ref="_M/RADEON_FP_CRTC_V_DISP_MASK">RADEON_FP_CRTC_V_DISP_MASK</dfn>       0x0fff0000</u></td></tr>
<tr><th id="894">894</th><td><u>#       define <dfn class="macro" id="_M/RADEON_FP_H_SYNC_STRT_CHAR_MASK" data-ref="_M/RADEON_FP_H_SYNC_STRT_CHAR_MASK">RADEON_FP_H_SYNC_STRT_CHAR_MASK</dfn>  0x00001ff8</u></td></tr>
<tr><th id="895">895</th><td><u>#       define <dfn class="macro" id="_M/RADEON_FP_H_SYNC_WID_MASK" data-ref="_M/RADEON_FP_H_SYNC_WID_MASK">RADEON_FP_H_SYNC_WID_MASK</dfn>        0x003f0000</u></td></tr>
<tr><th id="896">896</th><td><u>#       define <dfn class="macro" id="_M/RADEON_FP_V_SYNC_STRT_MASK" data-ref="_M/RADEON_FP_V_SYNC_STRT_MASK">RADEON_FP_V_SYNC_STRT_MASK</dfn>       0x00000fff</u></td></tr>
<tr><th id="897">897</th><td><u>#       define <dfn class="macro" id="_M/RADEON_FP_V_SYNC_WID_MASK" data-ref="_M/RADEON_FP_V_SYNC_WID_MASK">RADEON_FP_V_SYNC_WID_MASK</dfn>        0x001f0000</u></td></tr>
<tr><th id="898">898</th><td><u>#       define <dfn class="macro" id="_M/RADEON_FP_CRTC_H_TOTAL_SHIFT" data-ref="_M/RADEON_FP_CRTC_H_TOTAL_SHIFT">RADEON_FP_CRTC_H_TOTAL_SHIFT</dfn>     0x00000000</u></td></tr>
<tr><th id="899">899</th><td><u>#       define <dfn class="macro" id="_M/RADEON_FP_CRTC_H_DISP_SHIFT" data-ref="_M/RADEON_FP_CRTC_H_DISP_SHIFT">RADEON_FP_CRTC_H_DISP_SHIFT</dfn>      0x00000010</u></td></tr>
<tr><th id="900">900</th><td><u>#       define <dfn class="macro" id="_M/RADEON_FP_CRTC_V_TOTAL_SHIFT" data-ref="_M/RADEON_FP_CRTC_V_TOTAL_SHIFT">RADEON_FP_CRTC_V_TOTAL_SHIFT</dfn>     0x00000000</u></td></tr>
<tr><th id="901">901</th><td><u>#       define <dfn class="macro" id="_M/RADEON_FP_CRTC_V_DISP_SHIFT" data-ref="_M/RADEON_FP_CRTC_V_DISP_SHIFT">RADEON_FP_CRTC_V_DISP_SHIFT</dfn>      0x00000010</u></td></tr>
<tr><th id="902">902</th><td><u>#       define <dfn class="macro" id="_M/RADEON_FP_H_SYNC_STRT_CHAR_SHIFT" data-ref="_M/RADEON_FP_H_SYNC_STRT_CHAR_SHIFT">RADEON_FP_H_SYNC_STRT_CHAR_SHIFT</dfn> 0x00000003</u></td></tr>
<tr><th id="903">903</th><td><u>#       define <dfn class="macro" id="_M/RADEON_FP_H_SYNC_WID_SHIFT" data-ref="_M/RADEON_FP_H_SYNC_WID_SHIFT">RADEON_FP_H_SYNC_WID_SHIFT</dfn>       0x00000010</u></td></tr>
<tr><th id="904">904</th><td><u>#       define <dfn class="macro" id="_M/RADEON_FP_V_SYNC_STRT_SHIFT" data-ref="_M/RADEON_FP_V_SYNC_STRT_SHIFT">RADEON_FP_V_SYNC_STRT_SHIFT</dfn>      0x00000000</u></td></tr>
<tr><th id="905">905</th><td><u>#       define <dfn class="macro" id="_M/RADEON_FP_V_SYNC_WID_SHIFT" data-ref="_M/RADEON_FP_V_SYNC_WID_SHIFT">RADEON_FP_V_SYNC_WID_SHIFT</dfn>       0x00000010</u></td></tr>
<tr><th id="906">906</th><td><u>#define <dfn class="macro" id="_M/RADEON_FP_GEN_CNTL" data-ref="_M/RADEON_FP_GEN_CNTL">RADEON_FP_GEN_CNTL</dfn>                  0x0284</u></td></tr>
<tr><th id="907">907</th><td><u>#       define <dfn class="macro" id="_M/RADEON_FP_FPON" data-ref="_M/RADEON_FP_FPON">RADEON_FP_FPON</dfn>                  (1 &lt;&lt;  0)</u></td></tr>
<tr><th id="908">908</th><td><u>#       define <dfn class="macro" id="_M/RADEON_FP_BLANK_EN" data-ref="_M/RADEON_FP_BLANK_EN">RADEON_FP_BLANK_EN</dfn>              (1 &lt;&lt;  1)</u></td></tr>
<tr><th id="909">909</th><td><u>#       define <dfn class="macro" id="_M/RADEON_FP_TMDS_EN" data-ref="_M/RADEON_FP_TMDS_EN">RADEON_FP_TMDS_EN</dfn>               (1 &lt;&lt;  2)</u></td></tr>
<tr><th id="910">910</th><td><u>#       define <dfn class="macro" id="_M/RADEON_FP_PANEL_FORMAT" data-ref="_M/RADEON_FP_PANEL_FORMAT">RADEON_FP_PANEL_FORMAT</dfn>          (1 &lt;&lt;  3)</u></td></tr>
<tr><th id="911">911</th><td><u>#       define <dfn class="macro" id="_M/RADEON_FP_EN_TMDS" data-ref="_M/RADEON_FP_EN_TMDS">RADEON_FP_EN_TMDS</dfn>               (1 &lt;&lt;  7)</u></td></tr>
<tr><th id="912">912</th><td><u>#       define <dfn class="macro" id="_M/RADEON_FP_DETECT_SENSE" data-ref="_M/RADEON_FP_DETECT_SENSE">RADEON_FP_DETECT_SENSE</dfn>          (1 &lt;&lt;  8)</u></td></tr>
<tr><th id="913">913</th><td><u>#       define <dfn class="macro" id="_M/RADEON_FP_DETECT_INT_POL" data-ref="_M/RADEON_FP_DETECT_INT_POL">RADEON_FP_DETECT_INT_POL</dfn>        (1 &lt;&lt;  9)</u></td></tr>
<tr><th id="914">914</th><td><u>#       define <dfn class="macro" id="_M/R200_FP_SOURCE_SEL_MASK" data-ref="_M/R200_FP_SOURCE_SEL_MASK">R200_FP_SOURCE_SEL_MASK</dfn>         (3 &lt;&lt;  10)</u></td></tr>
<tr><th id="915">915</th><td><u>#       define <dfn class="macro" id="_M/R200_FP_SOURCE_SEL_CRTC1" data-ref="_M/R200_FP_SOURCE_SEL_CRTC1">R200_FP_SOURCE_SEL_CRTC1</dfn>        (0 &lt;&lt;  10)</u></td></tr>
<tr><th id="916">916</th><td><u>#       define <dfn class="macro" id="_M/R200_FP_SOURCE_SEL_CRTC2" data-ref="_M/R200_FP_SOURCE_SEL_CRTC2">R200_FP_SOURCE_SEL_CRTC2</dfn>        (1 &lt;&lt;  10)</u></td></tr>
<tr><th id="917">917</th><td><u>#       define <dfn class="macro" id="_M/R200_FP_SOURCE_SEL_RMX" data-ref="_M/R200_FP_SOURCE_SEL_RMX">R200_FP_SOURCE_SEL_RMX</dfn>          (2 &lt;&lt;  10)</u></td></tr>
<tr><th id="918">918</th><td><u>#       define <dfn class="macro" id="_M/R200_FP_SOURCE_SEL_TRANS" data-ref="_M/R200_FP_SOURCE_SEL_TRANS">R200_FP_SOURCE_SEL_TRANS</dfn>        (3 &lt;&lt;  10)</u></td></tr>
<tr><th id="919">919</th><td><u>#       define <dfn class="macro" id="_M/RADEON_FP_SEL_CRTC1" data-ref="_M/RADEON_FP_SEL_CRTC1">RADEON_FP_SEL_CRTC1</dfn>             (0 &lt;&lt; 13)</u></td></tr>
<tr><th id="920">920</th><td><u>#       define <dfn class="macro" id="_M/RADEON_FP_SEL_CRTC2" data-ref="_M/RADEON_FP_SEL_CRTC2">RADEON_FP_SEL_CRTC2</dfn>             (1 &lt;&lt; 13)</u></td></tr>
<tr><th id="921">921</th><td><u>#       define <dfn class="macro" id="_M/R300_HPD_SEL" data-ref="_M/R300_HPD_SEL">R300_HPD_SEL</dfn>(x)                 ((x) &lt;&lt; 13)</u></td></tr>
<tr><th id="922">922</th><td><u>#       define <dfn class="macro" id="_M/RADEON_FP_CRTC_DONT_SHADOW_HPAR" data-ref="_M/RADEON_FP_CRTC_DONT_SHADOW_HPAR">RADEON_FP_CRTC_DONT_SHADOW_HPAR</dfn> (1 &lt;&lt; 15)</u></td></tr>
<tr><th id="923">923</th><td><u>#       define <dfn class="macro" id="_M/RADEON_FP_CRTC_DONT_SHADOW_VPAR" data-ref="_M/RADEON_FP_CRTC_DONT_SHADOW_VPAR">RADEON_FP_CRTC_DONT_SHADOW_VPAR</dfn> (1 &lt;&lt; 16)</u></td></tr>
<tr><th id="924">924</th><td><u>#       define <dfn class="macro" id="_M/RADEON_FP_CRTC_DONT_SHADOW_HEND" data-ref="_M/RADEON_FP_CRTC_DONT_SHADOW_HEND">RADEON_FP_CRTC_DONT_SHADOW_HEND</dfn> (1 &lt;&lt; 17)</u></td></tr>
<tr><th id="925">925</th><td><u>#       define <dfn class="macro" id="_M/RADEON_FP_CRTC_USE_SHADOW_VEND" data-ref="_M/RADEON_FP_CRTC_USE_SHADOW_VEND">RADEON_FP_CRTC_USE_SHADOW_VEND</dfn>  (1 &lt;&lt; 18)</u></td></tr>
<tr><th id="926">926</th><td><u>#       define <dfn class="macro" id="_M/RADEON_FP_RMX_HVSYNC_CONTROL_EN" data-ref="_M/RADEON_FP_RMX_HVSYNC_CONTROL_EN">RADEON_FP_RMX_HVSYNC_CONTROL_EN</dfn> (1 &lt;&lt; 20)</u></td></tr>
<tr><th id="927">927</th><td><u>#       define <dfn class="macro" id="_M/RADEON_FP_DFP_SYNC_SEL" data-ref="_M/RADEON_FP_DFP_SYNC_SEL">RADEON_FP_DFP_SYNC_SEL</dfn>          (1 &lt;&lt; 21)</u></td></tr>
<tr><th id="928">928</th><td><u>#       define <dfn class="macro" id="_M/RADEON_FP_CRTC_LOCK_8DOT" data-ref="_M/RADEON_FP_CRTC_LOCK_8DOT">RADEON_FP_CRTC_LOCK_8DOT</dfn>        (1 &lt;&lt; 22)</u></td></tr>
<tr><th id="929">929</th><td><u>#       define <dfn class="macro" id="_M/RADEON_FP_CRT_SYNC_SEL" data-ref="_M/RADEON_FP_CRT_SYNC_SEL">RADEON_FP_CRT_SYNC_SEL</dfn>          (1 &lt;&lt; 23)</u></td></tr>
<tr><th id="930">930</th><td><u>#       define <dfn class="macro" id="_M/RADEON_FP_USE_SHADOW_EN" data-ref="_M/RADEON_FP_USE_SHADOW_EN">RADEON_FP_USE_SHADOW_EN</dfn>         (1 &lt;&lt; 24)</u></td></tr>
<tr><th id="931">931</th><td><u>#       define <dfn class="macro" id="_M/RADEON_FP_CRT_SYNC_ALT" data-ref="_M/RADEON_FP_CRT_SYNC_ALT">RADEON_FP_CRT_SYNC_ALT</dfn>          (1 &lt;&lt; 26)</u></td></tr>
<tr><th id="932">932</th><td><u>#define <dfn class="macro" id="_M/RADEON_FP2_GEN_CNTL" data-ref="_M/RADEON_FP2_GEN_CNTL">RADEON_FP2_GEN_CNTL</dfn>                 0x0288</u></td></tr>
<tr><th id="933">933</th><td><u>#       define <dfn class="macro" id="_M/RADEON_FP2_BLANK_EN" data-ref="_M/RADEON_FP2_BLANK_EN">RADEON_FP2_BLANK_EN</dfn>             (1 &lt;&lt;  1)</u></td></tr>
<tr><th id="934">934</th><td><u>#       define <dfn class="macro" id="_M/RADEON_FP2_ON" data-ref="_M/RADEON_FP2_ON">RADEON_FP2_ON</dfn>                   (1 &lt;&lt;  2)</u></td></tr>
<tr><th id="935">935</th><td><u>#       define <dfn class="macro" id="_M/RADEON_FP2_PANEL_FORMAT" data-ref="_M/RADEON_FP2_PANEL_FORMAT">RADEON_FP2_PANEL_FORMAT</dfn>         (1 &lt;&lt;  3)</u></td></tr>
<tr><th id="936">936</th><td><u>#       define <dfn class="macro" id="_M/RADEON_FP2_DETECT_SENSE" data-ref="_M/RADEON_FP2_DETECT_SENSE">RADEON_FP2_DETECT_SENSE</dfn>         (1 &lt;&lt;  8)</u></td></tr>
<tr><th id="937">937</th><td><u>#       define <dfn class="macro" id="_M/RADEON_FP2_DETECT_INT_POL" data-ref="_M/RADEON_FP2_DETECT_INT_POL">RADEON_FP2_DETECT_INT_POL</dfn>       (1 &lt;&lt;  9)</u></td></tr>
<tr><th id="938">938</th><td><u>#       define <dfn class="macro" id="_M/R200_FP2_SOURCE_SEL_MASK" data-ref="_M/R200_FP2_SOURCE_SEL_MASK">R200_FP2_SOURCE_SEL_MASK</dfn>        (3 &lt;&lt; 10)</u></td></tr>
<tr><th id="939">939</th><td><u>#       define <dfn class="macro" id="_M/R200_FP2_SOURCE_SEL_CRTC1" data-ref="_M/R200_FP2_SOURCE_SEL_CRTC1">R200_FP2_SOURCE_SEL_CRTC1</dfn>       (0 &lt;&lt; 10)</u></td></tr>
<tr><th id="940">940</th><td><u>#       define <dfn class="macro" id="_M/R200_FP2_SOURCE_SEL_CRTC2" data-ref="_M/R200_FP2_SOURCE_SEL_CRTC2">R200_FP2_SOURCE_SEL_CRTC2</dfn>       (1 &lt;&lt; 10)</u></td></tr>
<tr><th id="941">941</th><td><u>#       define <dfn class="macro" id="_M/R200_FP2_SOURCE_SEL_RMX" data-ref="_M/R200_FP2_SOURCE_SEL_RMX">R200_FP2_SOURCE_SEL_RMX</dfn>         (2 &lt;&lt; 10)</u></td></tr>
<tr><th id="942">942</th><td><u>#       define <dfn class="macro" id="_M/R200_FP2_SOURCE_SEL_TRANS_UNIT" data-ref="_M/R200_FP2_SOURCE_SEL_TRANS_UNIT">R200_FP2_SOURCE_SEL_TRANS_UNIT</dfn>  (3 &lt;&lt; 10)</u></td></tr>
<tr><th id="943">943</th><td><u>#       define <dfn class="macro" id="_M/RADEON_FP2_SRC_SEL_MASK" data-ref="_M/RADEON_FP2_SRC_SEL_MASK">RADEON_FP2_SRC_SEL_MASK</dfn>         (3 &lt;&lt; 13)</u></td></tr>
<tr><th id="944">944</th><td><u>#       define <dfn class="macro" id="_M/RADEON_FP2_SRC_SEL_CRTC2" data-ref="_M/RADEON_FP2_SRC_SEL_CRTC2">RADEON_FP2_SRC_SEL_CRTC2</dfn>        (1 &lt;&lt; 13)</u></td></tr>
<tr><th id="945">945</th><td><u>#       define <dfn class="macro" id="_M/RADEON_FP2_FP_POL" data-ref="_M/RADEON_FP2_FP_POL">RADEON_FP2_FP_POL</dfn>               (1 &lt;&lt; 16)</u></td></tr>
<tr><th id="946">946</th><td><u>#       define <dfn class="macro" id="_M/RADEON_FP2_LP_POL" data-ref="_M/RADEON_FP2_LP_POL">RADEON_FP2_LP_POL</dfn>               (1 &lt;&lt; 17)</u></td></tr>
<tr><th id="947">947</th><td><u>#       define <dfn class="macro" id="_M/RADEON_FP2_SCK_POL" data-ref="_M/RADEON_FP2_SCK_POL">RADEON_FP2_SCK_POL</dfn>              (1 &lt;&lt; 18)</u></td></tr>
<tr><th id="948">948</th><td><u>#       define <dfn class="macro" id="_M/RADEON_FP2_LCD_CNTL_MASK" data-ref="_M/RADEON_FP2_LCD_CNTL_MASK">RADEON_FP2_LCD_CNTL_MASK</dfn>        (7 &lt;&lt; 19)</u></td></tr>
<tr><th id="949">949</th><td><u>#       define <dfn class="macro" id="_M/RADEON_FP2_PAD_FLOP_EN" data-ref="_M/RADEON_FP2_PAD_FLOP_EN">RADEON_FP2_PAD_FLOP_EN</dfn>          (1 &lt;&lt; 22)</u></td></tr>
<tr><th id="950">950</th><td><u>#       define <dfn class="macro" id="_M/RADEON_FP2_CRC_EN" data-ref="_M/RADEON_FP2_CRC_EN">RADEON_FP2_CRC_EN</dfn>               (1 &lt;&lt; 23)</u></td></tr>
<tr><th id="951">951</th><td><u>#       define <dfn class="macro" id="_M/RADEON_FP2_CRC_READ_EN" data-ref="_M/RADEON_FP2_CRC_READ_EN">RADEON_FP2_CRC_READ_EN</dfn>          (1 &lt;&lt; 24)</u></td></tr>
<tr><th id="952">952</th><td><u>#       define <dfn class="macro" id="_M/RADEON_FP2_DVO_EN" data-ref="_M/RADEON_FP2_DVO_EN">RADEON_FP2_DVO_EN</dfn>               (1 &lt;&lt; 25)</u></td></tr>
<tr><th id="953">953</th><td><u>#       define <dfn class="macro" id="_M/RADEON_FP2_DVO_RATE_SEL_SDR" data-ref="_M/RADEON_FP2_DVO_RATE_SEL_SDR">RADEON_FP2_DVO_RATE_SEL_SDR</dfn>     (1 &lt;&lt; 26)</u></td></tr>
<tr><th id="954">954</th><td><u>#       define <dfn class="macro" id="_M/R200_FP2_DVO_RATE_SEL_SDR" data-ref="_M/R200_FP2_DVO_RATE_SEL_SDR">R200_FP2_DVO_RATE_SEL_SDR</dfn>       (1 &lt;&lt; 27)</u></td></tr>
<tr><th id="955">955</th><td><u>#       define <dfn class="macro" id="_M/R300_FP2_DVO_CLOCK_MODE_SINGLE" data-ref="_M/R300_FP2_DVO_CLOCK_MODE_SINGLE">R300_FP2_DVO_CLOCK_MODE_SINGLE</dfn>  (1 &lt;&lt; 28)</u></td></tr>
<tr><th id="956">956</th><td><u>#       define <dfn class="macro" id="_M/R300_FP2_DVO_DUAL_CHANNEL_EN" data-ref="_M/R300_FP2_DVO_DUAL_CHANNEL_EN">R300_FP2_DVO_DUAL_CHANNEL_EN</dfn>    (1 &lt;&lt; 29)</u></td></tr>
<tr><th id="957">957</th><td><u>#define <dfn class="macro" id="_M/RADEON_FP_H_SYNC_STRT_WID" data-ref="_M/RADEON_FP_H_SYNC_STRT_WID">RADEON_FP_H_SYNC_STRT_WID</dfn>           0x02c4</u></td></tr>
<tr><th id="958">958</th><td><u>#define <dfn class="macro" id="_M/RADEON_FP_H2_SYNC_STRT_WID" data-ref="_M/RADEON_FP_H2_SYNC_STRT_WID">RADEON_FP_H2_SYNC_STRT_WID</dfn>          0x03c4</u></td></tr>
<tr><th id="959">959</th><td><u>#define <dfn class="macro" id="_M/RADEON_FP_HORZ_STRETCH" data-ref="_M/RADEON_FP_HORZ_STRETCH">RADEON_FP_HORZ_STRETCH</dfn>              0x028c</u></td></tr>
<tr><th id="960">960</th><td><u>#define <dfn class="macro" id="_M/RADEON_FP_HORZ2_STRETCH" data-ref="_M/RADEON_FP_HORZ2_STRETCH">RADEON_FP_HORZ2_STRETCH</dfn>             0x038c</u></td></tr>
<tr><th id="961">961</th><td><u>#       define <dfn class="macro" id="_M/RADEON_HORZ_STRETCH_RATIO_MASK" data-ref="_M/RADEON_HORZ_STRETCH_RATIO_MASK">RADEON_HORZ_STRETCH_RATIO_MASK</dfn> 0xffff</u></td></tr>
<tr><th id="962">962</th><td><u>#       define <dfn class="macro" id="_M/RADEON_HORZ_STRETCH_RATIO_MAX" data-ref="_M/RADEON_HORZ_STRETCH_RATIO_MAX">RADEON_HORZ_STRETCH_RATIO_MAX</dfn>  4096</u></td></tr>
<tr><th id="963">963</th><td><u>#       define <dfn class="macro" id="_M/RADEON_HORZ_PANEL_SIZE" data-ref="_M/RADEON_HORZ_PANEL_SIZE">RADEON_HORZ_PANEL_SIZE</dfn>         (0x1ff   &lt;&lt; 16)</u></td></tr>
<tr><th id="964">964</th><td><u>#       define <dfn class="macro" id="_M/RADEON_HORZ_PANEL_SHIFT" data-ref="_M/RADEON_HORZ_PANEL_SHIFT">RADEON_HORZ_PANEL_SHIFT</dfn>        16</u></td></tr>
<tr><th id="965">965</th><td><u>#       define <dfn class="macro" id="_M/RADEON_HORZ_STRETCH_PIXREP" data-ref="_M/RADEON_HORZ_STRETCH_PIXREP">RADEON_HORZ_STRETCH_PIXREP</dfn>     (0      &lt;&lt; 25)</u></td></tr>
<tr><th id="966">966</th><td><u>#       define <dfn class="macro" id="_M/RADEON_HORZ_STRETCH_BLEND" data-ref="_M/RADEON_HORZ_STRETCH_BLEND">RADEON_HORZ_STRETCH_BLEND</dfn>      (1      &lt;&lt; 26)</u></td></tr>
<tr><th id="967">967</th><td><u>#       define <dfn class="macro" id="_M/RADEON_HORZ_STRETCH_ENABLE" data-ref="_M/RADEON_HORZ_STRETCH_ENABLE">RADEON_HORZ_STRETCH_ENABLE</dfn>     (1      &lt;&lt; 25)</u></td></tr>
<tr><th id="968">968</th><td><u>#       define <dfn class="macro" id="_M/RADEON_HORZ_AUTO_RATIO" data-ref="_M/RADEON_HORZ_AUTO_RATIO">RADEON_HORZ_AUTO_RATIO</dfn>         (1      &lt;&lt; 27)</u></td></tr>
<tr><th id="969">969</th><td><u>#       define <dfn class="macro" id="_M/RADEON_HORZ_FP_LOOP_STRETCH" data-ref="_M/RADEON_HORZ_FP_LOOP_STRETCH">RADEON_HORZ_FP_LOOP_STRETCH</dfn>    (0x7    &lt;&lt; 28)</u></td></tr>
<tr><th id="970">970</th><td><u>#       define <dfn class="macro" id="_M/RADEON_HORZ_AUTO_RATIO_INC" data-ref="_M/RADEON_HORZ_AUTO_RATIO_INC">RADEON_HORZ_AUTO_RATIO_INC</dfn>     (1      &lt;&lt; 31)</u></td></tr>
<tr><th id="971">971</th><td><u>#define <dfn class="macro" id="_M/RADEON_FP_HORZ_VERT_ACTIVE" data-ref="_M/RADEON_FP_HORZ_VERT_ACTIVE">RADEON_FP_HORZ_VERT_ACTIVE</dfn>          0x0278</u></td></tr>
<tr><th id="972">972</th><td><u>#define <dfn class="macro" id="_M/RADEON_FP_V_SYNC_STRT_WID" data-ref="_M/RADEON_FP_V_SYNC_STRT_WID">RADEON_FP_V_SYNC_STRT_WID</dfn>           0x02c8</u></td></tr>
<tr><th id="973">973</th><td><u>#define <dfn class="macro" id="_M/RADEON_FP_VERT_STRETCH" data-ref="_M/RADEON_FP_VERT_STRETCH">RADEON_FP_VERT_STRETCH</dfn>              0x0290</u></td></tr>
<tr><th id="974">974</th><td><u>#define <dfn class="macro" id="_M/RADEON_FP_V2_SYNC_STRT_WID" data-ref="_M/RADEON_FP_V2_SYNC_STRT_WID">RADEON_FP_V2_SYNC_STRT_WID</dfn>          0x03c8</u></td></tr>
<tr><th id="975">975</th><td><u>#define <dfn class="macro" id="_M/RADEON_FP_VERT2_STRETCH" data-ref="_M/RADEON_FP_VERT2_STRETCH">RADEON_FP_VERT2_STRETCH</dfn>             0x0390</u></td></tr>
<tr><th id="976">976</th><td><u>#       define <dfn class="macro" id="_M/RADEON_VERT_PANEL_SIZE" data-ref="_M/RADEON_VERT_PANEL_SIZE">RADEON_VERT_PANEL_SIZE</dfn>          (0xfff &lt;&lt; 12)</u></td></tr>
<tr><th id="977">977</th><td><u>#       define <dfn class="macro" id="_M/RADEON_VERT_PANEL_SHIFT" data-ref="_M/RADEON_VERT_PANEL_SHIFT">RADEON_VERT_PANEL_SHIFT</dfn>         12</u></td></tr>
<tr><th id="978">978</th><td><u>#       define <dfn class="macro" id="_M/RADEON_VERT_STRETCH_RATIO_MASK" data-ref="_M/RADEON_VERT_STRETCH_RATIO_MASK">RADEON_VERT_STRETCH_RATIO_MASK</dfn>  0xfff</u></td></tr>
<tr><th id="979">979</th><td><u>#       define <dfn class="macro" id="_M/RADEON_VERT_STRETCH_RATIO_SHIFT" data-ref="_M/RADEON_VERT_STRETCH_RATIO_SHIFT">RADEON_VERT_STRETCH_RATIO_SHIFT</dfn> 0</u></td></tr>
<tr><th id="980">980</th><td><u>#       define <dfn class="macro" id="_M/RADEON_VERT_STRETCH_RATIO_MAX" data-ref="_M/RADEON_VERT_STRETCH_RATIO_MAX">RADEON_VERT_STRETCH_RATIO_MAX</dfn>   4096</u></td></tr>
<tr><th id="981">981</th><td><u>#       define <dfn class="macro" id="_M/RADEON_VERT_STRETCH_ENABLE" data-ref="_M/RADEON_VERT_STRETCH_ENABLE">RADEON_VERT_STRETCH_ENABLE</dfn>      (1     &lt;&lt; 25)</u></td></tr>
<tr><th id="982">982</th><td><u>#       define <dfn class="macro" id="_M/RADEON_VERT_STRETCH_LINEREP" data-ref="_M/RADEON_VERT_STRETCH_LINEREP">RADEON_VERT_STRETCH_LINEREP</dfn>     (0     &lt;&lt; 26)</u></td></tr>
<tr><th id="983">983</th><td><u>#       define <dfn class="macro" id="_M/RADEON_VERT_STRETCH_BLEND" data-ref="_M/RADEON_VERT_STRETCH_BLEND">RADEON_VERT_STRETCH_BLEND</dfn>       (1     &lt;&lt; 26)</u></td></tr>
<tr><th id="984">984</th><td><u>#       define <dfn class="macro" id="_M/RADEON_VERT_AUTO_RATIO_EN" data-ref="_M/RADEON_VERT_AUTO_RATIO_EN">RADEON_VERT_AUTO_RATIO_EN</dfn>       (1     &lt;&lt; 27)</u></td></tr>
<tr><th id="985">985</th><td><u>#	define <dfn class="macro" id="_M/RADEON_VERT_AUTO_RATIO_INC" data-ref="_M/RADEON_VERT_AUTO_RATIO_INC">RADEON_VERT_AUTO_RATIO_INC</dfn>      (1     &lt;&lt; 31)</u></td></tr>
<tr><th id="986">986</th><td><u>#       define <dfn class="macro" id="_M/RADEON_VERT_STRETCH_RESERVED" data-ref="_M/RADEON_VERT_STRETCH_RESERVED">RADEON_VERT_STRETCH_RESERVED</dfn>    0x71000000</u></td></tr>
<tr><th id="987">987</th><td><u>#define <dfn class="macro" id="_M/RS400_FP_2ND_GEN_CNTL" data-ref="_M/RS400_FP_2ND_GEN_CNTL">RS400_FP_2ND_GEN_CNTL</dfn>               0x0384</u></td></tr>
<tr><th id="988">988</th><td><u>#       define <dfn class="macro" id="_M/RS400_FP_2ND_ON" data-ref="_M/RS400_FP_2ND_ON">RS400_FP_2ND_ON</dfn>              (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="989">989</th><td><u>#       define <dfn class="macro" id="_M/RS400_FP_2ND_BLANK_EN" data-ref="_M/RS400_FP_2ND_BLANK_EN">RS400_FP_2ND_BLANK_EN</dfn>        (1 &lt;&lt; 1)</u></td></tr>
<tr><th id="990">990</th><td><u>#       define <dfn class="macro" id="_M/RS400_TMDS_2ND_EN" data-ref="_M/RS400_TMDS_2ND_EN">RS400_TMDS_2ND_EN</dfn>            (1 &lt;&lt; 2)</u></td></tr>
<tr><th id="991">991</th><td><u>#       define <dfn class="macro" id="_M/RS400_PANEL_FORMAT_2ND" data-ref="_M/RS400_PANEL_FORMAT_2ND">RS400_PANEL_FORMAT_2ND</dfn>       (1 &lt;&lt; 3)</u></td></tr>
<tr><th id="992">992</th><td><u>#       define <dfn class="macro" id="_M/RS400_FP_2ND_EN_TMDS" data-ref="_M/RS400_FP_2ND_EN_TMDS">RS400_FP_2ND_EN_TMDS</dfn>         (1 &lt;&lt; 7)</u></td></tr>
<tr><th id="993">993</th><td><u>#       define <dfn class="macro" id="_M/RS400_FP_2ND_DETECT_SENSE" data-ref="_M/RS400_FP_2ND_DETECT_SENSE">RS400_FP_2ND_DETECT_SENSE</dfn>    (1 &lt;&lt; 8)</u></td></tr>
<tr><th id="994">994</th><td><u>#       define <dfn class="macro" id="_M/RS400_FP_2ND_SOURCE_SEL_MASK" data-ref="_M/RS400_FP_2ND_SOURCE_SEL_MASK">RS400_FP_2ND_SOURCE_SEL_MASK</dfn>        (3 &lt;&lt; 10)</u></td></tr>
<tr><th id="995">995</th><td><u>#       define <dfn class="macro" id="_M/RS400_FP_2ND_SOURCE_SEL_CRTC1" data-ref="_M/RS400_FP_2ND_SOURCE_SEL_CRTC1">RS400_FP_2ND_SOURCE_SEL_CRTC1</dfn>       (0 &lt;&lt; 10)</u></td></tr>
<tr><th id="996">996</th><td><u>#       define <dfn class="macro" id="_M/RS400_FP_2ND_SOURCE_SEL_CRTC2" data-ref="_M/RS400_FP_2ND_SOURCE_SEL_CRTC2">RS400_FP_2ND_SOURCE_SEL_CRTC2</dfn>       (1 &lt;&lt; 10)</u></td></tr>
<tr><th id="997">997</th><td><u>#       define <dfn class="macro" id="_M/RS400_FP_2ND_SOURCE_SEL_RMX" data-ref="_M/RS400_FP_2ND_SOURCE_SEL_RMX">RS400_FP_2ND_SOURCE_SEL_RMX</dfn>         (2 &lt;&lt; 10)</u></td></tr>
<tr><th id="998">998</th><td><u>#       define <dfn class="macro" id="_M/RS400_FP_2ND_DETECT_EN" data-ref="_M/RS400_FP_2ND_DETECT_EN">RS400_FP_2ND_DETECT_EN</dfn>       (1 &lt;&lt; 12)</u></td></tr>
<tr><th id="999">999</th><td><u>#       define <dfn class="macro" id="_M/RS400_HPD_2ND_SEL" data-ref="_M/RS400_HPD_2ND_SEL">RS400_HPD_2ND_SEL</dfn>            (1 &lt;&lt; 13)</u></td></tr>
<tr><th id="1000">1000</th><td><u>#define <dfn class="macro" id="_M/RS400_FP2_2_GEN_CNTL" data-ref="_M/RS400_FP2_2_GEN_CNTL">RS400_FP2_2_GEN_CNTL</dfn>                0x0388</u></td></tr>
<tr><th id="1001">1001</th><td><u>#       define <dfn class="macro" id="_M/RS400_FP2_2_BLANK_EN" data-ref="_M/RS400_FP2_2_BLANK_EN">RS400_FP2_2_BLANK_EN</dfn>         (1 &lt;&lt; 1)</u></td></tr>
<tr><th id="1002">1002</th><td><u>#       define <dfn class="macro" id="_M/RS400_FP2_2_ON" data-ref="_M/RS400_FP2_2_ON">RS400_FP2_2_ON</dfn>               (1 &lt;&lt; 2)</u></td></tr>
<tr><th id="1003">1003</th><td><u>#       define <dfn class="macro" id="_M/RS400_FP2_2_PANEL_FORMAT" data-ref="_M/RS400_FP2_2_PANEL_FORMAT">RS400_FP2_2_PANEL_FORMAT</dfn>     (1 &lt;&lt; 3)</u></td></tr>
<tr><th id="1004">1004</th><td><u>#       define <dfn class="macro" id="_M/RS400_FP2_2_DETECT_SENSE" data-ref="_M/RS400_FP2_2_DETECT_SENSE">RS400_FP2_2_DETECT_SENSE</dfn>     (1 &lt;&lt; 8)</u></td></tr>
<tr><th id="1005">1005</th><td><u>#       define <dfn class="macro" id="_M/RS400_FP2_2_SOURCE_SEL_MASK" data-ref="_M/RS400_FP2_2_SOURCE_SEL_MASK">RS400_FP2_2_SOURCE_SEL_MASK</dfn>        (3 &lt;&lt; 10)</u></td></tr>
<tr><th id="1006">1006</th><td><u>#       define <dfn class="macro" id="_M/RS400_FP2_2_SOURCE_SEL_CRTC1" data-ref="_M/RS400_FP2_2_SOURCE_SEL_CRTC1">RS400_FP2_2_SOURCE_SEL_CRTC1</dfn>       (0 &lt;&lt; 10)</u></td></tr>
<tr><th id="1007">1007</th><td><u>#       define <dfn class="macro" id="_M/RS400_FP2_2_SOURCE_SEL_CRTC2" data-ref="_M/RS400_FP2_2_SOURCE_SEL_CRTC2">RS400_FP2_2_SOURCE_SEL_CRTC2</dfn>       (1 &lt;&lt; 10)</u></td></tr>
<tr><th id="1008">1008</th><td><u>#       define <dfn class="macro" id="_M/RS400_FP2_2_SOURCE_SEL_RMX" data-ref="_M/RS400_FP2_2_SOURCE_SEL_RMX">RS400_FP2_2_SOURCE_SEL_RMX</dfn>         (2 &lt;&lt; 10)</u></td></tr>
<tr><th id="1009">1009</th><td><u>#       define <dfn class="macro" id="_M/RS400_FP2_2_DVO2_EN" data-ref="_M/RS400_FP2_2_DVO2_EN">RS400_FP2_2_DVO2_EN</dfn>          (1 &lt;&lt; 25)</u></td></tr>
<tr><th id="1010">1010</th><td><u>#define <dfn class="macro" id="_M/RS400_TMDS2_CNTL" data-ref="_M/RS400_TMDS2_CNTL">RS400_TMDS2_CNTL</dfn>                    0x0394</u></td></tr>
<tr><th id="1011">1011</th><td><u>#define <dfn class="macro" id="_M/RS400_TMDS2_TRANSMITTER_CNTL" data-ref="_M/RS400_TMDS2_TRANSMITTER_CNTL">RS400_TMDS2_TRANSMITTER_CNTL</dfn>        0x03a4</u></td></tr>
<tr><th id="1012">1012</th><td><u>#       define <dfn class="macro" id="_M/RS400_TMDS2_PLLEN" data-ref="_M/RS400_TMDS2_PLLEN">RS400_TMDS2_PLLEN</dfn>            (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="1013">1013</th><td><u>#       define <dfn class="macro" id="_M/RS400_TMDS2_PLLRST" data-ref="_M/RS400_TMDS2_PLLRST">RS400_TMDS2_PLLRST</dfn>           (1 &lt;&lt; 1)</u></td></tr>
<tr><th id="1014">1014</th><td></td></tr>
<tr><th id="1015">1015</th><td><u>#define <dfn class="macro" id="_M/RADEON_GEN_INT_CNTL" data-ref="_M/RADEON_GEN_INT_CNTL">RADEON_GEN_INT_CNTL</dfn>                 0x0040</u></td></tr>
<tr><th id="1016">1016</th><td><u>#	define <dfn class="macro" id="_M/RADEON_CRTC_VBLANK_MASK" data-ref="_M/RADEON_CRTC_VBLANK_MASK">RADEON_CRTC_VBLANK_MASK</dfn>		(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="1017">1017</th><td><u>#	define <dfn class="macro" id="_M/RADEON_FP_DETECT_MASK" data-ref="_M/RADEON_FP_DETECT_MASK">RADEON_FP_DETECT_MASK</dfn>		(1 &lt;&lt; 4)</u></td></tr>
<tr><th id="1018">1018</th><td><u>#	define <dfn class="macro" id="_M/RADEON_CRTC2_VBLANK_MASK" data-ref="_M/RADEON_CRTC2_VBLANK_MASK">RADEON_CRTC2_VBLANK_MASK</dfn>		(1 &lt;&lt; 9)</u></td></tr>
<tr><th id="1019">1019</th><td><u>#	define <dfn class="macro" id="_M/RADEON_FP2_DETECT_MASK" data-ref="_M/RADEON_FP2_DETECT_MASK">RADEON_FP2_DETECT_MASK</dfn>		(1 &lt;&lt; 10)</u></td></tr>
<tr><th id="1020">1020</th><td><u>#	define <dfn class="macro" id="_M/RADEON_GUI_IDLE_MASK" data-ref="_M/RADEON_GUI_IDLE_MASK">RADEON_GUI_IDLE_MASK</dfn>		(1 &lt;&lt; 19)</u></td></tr>
<tr><th id="1021">1021</th><td><u>#	define <dfn class="macro" id="_M/RADEON_SW_INT_ENABLE" data-ref="_M/RADEON_SW_INT_ENABLE">RADEON_SW_INT_ENABLE</dfn>		(1 &lt;&lt; 25)</u></td></tr>
<tr><th id="1022">1022</th><td><u>#define <dfn class="macro" id="_M/RADEON_GEN_INT_STATUS" data-ref="_M/RADEON_GEN_INT_STATUS">RADEON_GEN_INT_STATUS</dfn>               0x0044</u></td></tr>
<tr><th id="1023">1023</th><td><u>#	define <dfn class="macro" id="_M/AVIVO_DISPLAY_INT_STATUS" data-ref="_M/AVIVO_DISPLAY_INT_STATUS">AVIVO_DISPLAY_INT_STATUS</dfn>		(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="1024">1024</th><td><u>#	define <dfn class="macro" id="_M/RADEON_CRTC_VBLANK_STAT" data-ref="_M/RADEON_CRTC_VBLANK_STAT">RADEON_CRTC_VBLANK_STAT</dfn>		(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="1025">1025</th><td><u>#	define <dfn class="macro" id="_M/RADEON_CRTC_VBLANK_STAT_ACK" data-ref="_M/RADEON_CRTC_VBLANK_STAT_ACK">RADEON_CRTC_VBLANK_STAT_ACK</dfn>	(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="1026">1026</th><td><u>#	define <dfn class="macro" id="_M/RADEON_FP_DETECT_STAT" data-ref="_M/RADEON_FP_DETECT_STAT">RADEON_FP_DETECT_STAT</dfn>		(1 &lt;&lt; 4)</u></td></tr>
<tr><th id="1027">1027</th><td><u>#	define <dfn class="macro" id="_M/RADEON_FP_DETECT_STAT_ACK" data-ref="_M/RADEON_FP_DETECT_STAT_ACK">RADEON_FP_DETECT_STAT_ACK</dfn>	(1 &lt;&lt; 4)</u></td></tr>
<tr><th id="1028">1028</th><td><u>#	define <dfn class="macro" id="_M/RADEON_CRTC2_VBLANK_STAT" data-ref="_M/RADEON_CRTC2_VBLANK_STAT">RADEON_CRTC2_VBLANK_STAT</dfn>		(1 &lt;&lt; 9)</u></td></tr>
<tr><th id="1029">1029</th><td><u>#	define <dfn class="macro" id="_M/RADEON_CRTC2_VBLANK_STAT_ACK" data-ref="_M/RADEON_CRTC2_VBLANK_STAT_ACK">RADEON_CRTC2_VBLANK_STAT_ACK</dfn>	(1 &lt;&lt; 9)</u></td></tr>
<tr><th id="1030">1030</th><td><u>#	define <dfn class="macro" id="_M/RADEON_FP2_DETECT_STAT" data-ref="_M/RADEON_FP2_DETECT_STAT">RADEON_FP2_DETECT_STAT</dfn>		(1 &lt;&lt; 10)</u></td></tr>
<tr><th id="1031">1031</th><td><u>#	define <dfn class="macro" id="_M/RADEON_FP2_DETECT_STAT_ACK" data-ref="_M/RADEON_FP2_DETECT_STAT_ACK">RADEON_FP2_DETECT_STAT_ACK</dfn>	(1 &lt;&lt; 10)</u></td></tr>
<tr><th id="1032">1032</th><td><u>#	define <dfn class="macro" id="_M/RADEON_GUI_IDLE_STAT" data-ref="_M/RADEON_GUI_IDLE_STAT">RADEON_GUI_IDLE_STAT</dfn>		(1 &lt;&lt; 19)</u></td></tr>
<tr><th id="1033">1033</th><td><u>#	define <dfn class="macro" id="_M/RADEON_GUI_IDLE_STAT_ACK" data-ref="_M/RADEON_GUI_IDLE_STAT_ACK">RADEON_GUI_IDLE_STAT_ACK</dfn>		(1 &lt;&lt; 19)</u></td></tr>
<tr><th id="1034">1034</th><td><u>#	define <dfn class="macro" id="_M/RADEON_SW_INT_FIRE" data-ref="_M/RADEON_SW_INT_FIRE">RADEON_SW_INT_FIRE</dfn>		(1 &lt;&lt; 26)</u></td></tr>
<tr><th id="1035">1035</th><td><u>#	define <dfn class="macro" id="_M/RADEON_SW_INT_TEST" data-ref="_M/RADEON_SW_INT_TEST">RADEON_SW_INT_TEST</dfn>		(1 &lt;&lt; 25)</u></td></tr>
<tr><th id="1036">1036</th><td><u>#	define <dfn class="macro" id="_M/RADEON_SW_INT_TEST_ACK" data-ref="_M/RADEON_SW_INT_TEST_ACK">RADEON_SW_INT_TEST_ACK</dfn>		(1 &lt;&lt; 25)</u></td></tr>
<tr><th id="1037">1037</th><td><u>#define <dfn class="macro" id="_M/RADEON_GENENB" data-ref="_M/RADEON_GENENB">RADEON_GENENB</dfn>                       0x03c3 /* VGA */</u></td></tr>
<tr><th id="1038">1038</th><td><u>#define <dfn class="macro" id="_M/RADEON_GENFC_RD" data-ref="_M/RADEON_GENFC_RD">RADEON_GENFC_RD</dfn>                     0x03ca /* VGA */</u></td></tr>
<tr><th id="1039">1039</th><td><u>#define <dfn class="macro" id="_M/RADEON_GENFC_WT" data-ref="_M/RADEON_GENFC_WT">RADEON_GENFC_WT</dfn>                     0x03da /* VGA, 0x03ba */</u></td></tr>
<tr><th id="1040">1040</th><td><u>#define <dfn class="macro" id="_M/RADEON_GENMO_RD" data-ref="_M/RADEON_GENMO_RD">RADEON_GENMO_RD</dfn>                     0x03cc /* VGA */</u></td></tr>
<tr><th id="1041">1041</th><td><u>#define <dfn class="macro" id="_M/RADEON_GENMO_WT" data-ref="_M/RADEON_GENMO_WT">RADEON_GENMO_WT</dfn>                     0x03c2 /* VGA */</u></td></tr>
<tr><th id="1042">1042</th><td><u>#define <dfn class="macro" id="_M/RADEON_GENS0" data-ref="_M/RADEON_GENS0">RADEON_GENS0</dfn>                        0x03c2 /* VGA */</u></td></tr>
<tr><th id="1043">1043</th><td><u>#define <dfn class="macro" id="_M/RADEON_GENS1" data-ref="_M/RADEON_GENS1">RADEON_GENS1</dfn>                        0x03da /* VGA, 0x03ba */</u></td></tr>
<tr><th id="1044">1044</th><td><u>#define <dfn class="macro" id="_M/RADEON_GPIO_MONID" data-ref="_M/RADEON_GPIO_MONID">RADEON_GPIO_MONID</dfn>                   0x0068 /* DDC interface via I2C */ /* DDC3 */</u></td></tr>
<tr><th id="1045">1045</th><td><u>#define <dfn class="macro" id="_M/RADEON_GPIO_MONIDB" data-ref="_M/RADEON_GPIO_MONIDB">RADEON_GPIO_MONIDB</dfn>                  0x006c</u></td></tr>
<tr><th id="1046">1046</th><td><u>#define <dfn class="macro" id="_M/RADEON_GPIO_CRT2_DDC" data-ref="_M/RADEON_GPIO_CRT2_DDC">RADEON_GPIO_CRT2_DDC</dfn>                0x006c</u></td></tr>
<tr><th id="1047">1047</th><td><u>#define <dfn class="macro" id="_M/RADEON_GPIO_DVI_DDC" data-ref="_M/RADEON_GPIO_DVI_DDC">RADEON_GPIO_DVI_DDC</dfn>                 0x0064 /* DDC2 */</u></td></tr>
<tr><th id="1048">1048</th><td><u>#define <dfn class="macro" id="_M/RADEON_GPIO_VGA_DDC" data-ref="_M/RADEON_GPIO_VGA_DDC">RADEON_GPIO_VGA_DDC</dfn>                 0x0060 /* DDC1 */</u></td></tr>
<tr><th id="1049">1049</th><td><u>#       define <dfn class="macro" id="_M/RADEON_GPIO_A_0" data-ref="_M/RADEON_GPIO_A_0">RADEON_GPIO_A_0</dfn>              (1 &lt;&lt;  0)</u></td></tr>
<tr><th id="1050">1050</th><td><u>#       define <dfn class="macro" id="_M/RADEON_GPIO_A_1" data-ref="_M/RADEON_GPIO_A_1">RADEON_GPIO_A_1</dfn>              (1 &lt;&lt;  1)</u></td></tr>
<tr><th id="1051">1051</th><td><u>#       define <dfn class="macro" id="_M/RADEON_GPIO_Y_0" data-ref="_M/RADEON_GPIO_Y_0">RADEON_GPIO_Y_0</dfn>              (1 &lt;&lt;  8)</u></td></tr>
<tr><th id="1052">1052</th><td><u>#       define <dfn class="macro" id="_M/RADEON_GPIO_Y_1" data-ref="_M/RADEON_GPIO_Y_1">RADEON_GPIO_Y_1</dfn>              (1 &lt;&lt;  9)</u></td></tr>
<tr><th id="1053">1053</th><td><u>#       define <dfn class="macro" id="_M/RADEON_GPIO_Y_SHIFT_0" data-ref="_M/RADEON_GPIO_Y_SHIFT_0">RADEON_GPIO_Y_SHIFT_0</dfn>        8</u></td></tr>
<tr><th id="1054">1054</th><td><u>#       define <dfn class="macro" id="_M/RADEON_GPIO_Y_SHIFT_1" data-ref="_M/RADEON_GPIO_Y_SHIFT_1">RADEON_GPIO_Y_SHIFT_1</dfn>        9</u></td></tr>
<tr><th id="1055">1055</th><td><u>#       define <dfn class="macro" id="_M/RADEON_GPIO_EN_0" data-ref="_M/RADEON_GPIO_EN_0">RADEON_GPIO_EN_0</dfn>             (1 &lt;&lt; 16)</u></td></tr>
<tr><th id="1056">1056</th><td><u>#       define <dfn class="macro" id="_M/RADEON_GPIO_EN_1" data-ref="_M/RADEON_GPIO_EN_1">RADEON_GPIO_EN_1</dfn>             (1 &lt;&lt; 17)</u></td></tr>
<tr><th id="1057">1057</th><td><u>#       define <dfn class="macro" id="_M/RADEON_GPIO_MASK_0" data-ref="_M/RADEON_GPIO_MASK_0">RADEON_GPIO_MASK_0</dfn>           (1 &lt;&lt; 24) /*??*/</u></td></tr>
<tr><th id="1058">1058</th><td><u>#       define <dfn class="macro" id="_M/RADEON_GPIO_MASK_1" data-ref="_M/RADEON_GPIO_MASK_1">RADEON_GPIO_MASK_1</dfn>           (1 &lt;&lt; 25) /*??*/</u></td></tr>
<tr><th id="1059">1059</th><td><u>#define <dfn class="macro" id="_M/RADEON_GRPH8_DATA" data-ref="_M/RADEON_GRPH8_DATA">RADEON_GRPH8_DATA</dfn>                   0x03cf /* VGA */</u></td></tr>
<tr><th id="1060">1060</th><td><u>#define <dfn class="macro" id="_M/RADEON_GRPH8_IDX" data-ref="_M/RADEON_GRPH8_IDX">RADEON_GRPH8_IDX</dfn>                    0x03ce /* VGA */</u></td></tr>
<tr><th id="1061">1061</th><td><u>#define <dfn class="macro" id="_M/RADEON_GUI_SCRATCH_REG0" data-ref="_M/RADEON_GUI_SCRATCH_REG0">RADEON_GUI_SCRATCH_REG0</dfn>             0x15e0</u></td></tr>
<tr><th id="1062">1062</th><td><u>#define <dfn class="macro" id="_M/RADEON_GUI_SCRATCH_REG1" data-ref="_M/RADEON_GUI_SCRATCH_REG1">RADEON_GUI_SCRATCH_REG1</dfn>             0x15e4</u></td></tr>
<tr><th id="1063">1063</th><td><u>#define <dfn class="macro" id="_M/RADEON_GUI_SCRATCH_REG2" data-ref="_M/RADEON_GUI_SCRATCH_REG2">RADEON_GUI_SCRATCH_REG2</dfn>             0x15e8</u></td></tr>
<tr><th id="1064">1064</th><td><u>#define <dfn class="macro" id="_M/RADEON_GUI_SCRATCH_REG3" data-ref="_M/RADEON_GUI_SCRATCH_REG3">RADEON_GUI_SCRATCH_REG3</dfn>             0x15ec</u></td></tr>
<tr><th id="1065">1065</th><td><u>#define <dfn class="macro" id="_M/RADEON_GUI_SCRATCH_REG4" data-ref="_M/RADEON_GUI_SCRATCH_REG4">RADEON_GUI_SCRATCH_REG4</dfn>             0x15f0</u></td></tr>
<tr><th id="1066">1066</th><td><u>#define <dfn class="macro" id="_M/RADEON_GUI_SCRATCH_REG5" data-ref="_M/RADEON_GUI_SCRATCH_REG5">RADEON_GUI_SCRATCH_REG5</dfn>             0x15f4</u></td></tr>
<tr><th id="1067">1067</th><td></td></tr>
<tr><th id="1068">1068</th><td><u>#define <dfn class="macro" id="_M/RADEON_HEADER" data-ref="_M/RADEON_HEADER">RADEON_HEADER</dfn>                       0x0f0e /* PCI */</u></td></tr>
<tr><th id="1069">1069</th><td><u>#define <dfn class="macro" id="_M/RADEON_HOST_DATA0" data-ref="_M/RADEON_HOST_DATA0">RADEON_HOST_DATA0</dfn>                   0x17c0</u></td></tr>
<tr><th id="1070">1070</th><td><u>#define <dfn class="macro" id="_M/RADEON_HOST_DATA1" data-ref="_M/RADEON_HOST_DATA1">RADEON_HOST_DATA1</dfn>                   0x17c4</u></td></tr>
<tr><th id="1071">1071</th><td><u>#define <dfn class="macro" id="_M/RADEON_HOST_DATA2" data-ref="_M/RADEON_HOST_DATA2">RADEON_HOST_DATA2</dfn>                   0x17c8</u></td></tr>
<tr><th id="1072">1072</th><td><u>#define <dfn class="macro" id="_M/RADEON_HOST_DATA3" data-ref="_M/RADEON_HOST_DATA3">RADEON_HOST_DATA3</dfn>                   0x17cc</u></td></tr>
<tr><th id="1073">1073</th><td><u>#define <dfn class="macro" id="_M/RADEON_HOST_DATA4" data-ref="_M/RADEON_HOST_DATA4">RADEON_HOST_DATA4</dfn>                   0x17d0</u></td></tr>
<tr><th id="1074">1074</th><td><u>#define <dfn class="macro" id="_M/RADEON_HOST_DATA5" data-ref="_M/RADEON_HOST_DATA5">RADEON_HOST_DATA5</dfn>                   0x17d4</u></td></tr>
<tr><th id="1075">1075</th><td><u>#define <dfn class="macro" id="_M/RADEON_HOST_DATA6" data-ref="_M/RADEON_HOST_DATA6">RADEON_HOST_DATA6</dfn>                   0x17d8</u></td></tr>
<tr><th id="1076">1076</th><td><u>#define <dfn class="macro" id="_M/RADEON_HOST_DATA7" data-ref="_M/RADEON_HOST_DATA7">RADEON_HOST_DATA7</dfn>                   0x17dc</u></td></tr>
<tr><th id="1077">1077</th><td><u>#define <dfn class="macro" id="_M/RADEON_HOST_DATA_LAST" data-ref="_M/RADEON_HOST_DATA_LAST">RADEON_HOST_DATA_LAST</dfn>               0x17e0</u></td></tr>
<tr><th id="1078">1078</th><td><u>#define <dfn class="macro" id="_M/RADEON_HOST_PATH_CNTL" data-ref="_M/RADEON_HOST_PATH_CNTL">RADEON_HOST_PATH_CNTL</dfn>               0x0130</u></td></tr>
<tr><th id="1079">1079</th><td><u>#	define <dfn class="macro" id="_M/RADEON_HP_LIN_RD_CACHE_DIS" data-ref="_M/RADEON_HP_LIN_RD_CACHE_DIS">RADEON_HP_LIN_RD_CACHE_DIS</dfn>   (1 &lt;&lt; 24)</u></td></tr>
<tr><th id="1080">1080</th><td><u>#	define <dfn class="macro" id="_M/RADEON_HDP_READ_BUFFER_INVALIDATE" data-ref="_M/RADEON_HDP_READ_BUFFER_INVALIDATE">RADEON_HDP_READ_BUFFER_INVALIDATE</dfn>   (1 &lt;&lt; 27)</u></td></tr>
<tr><th id="1081">1081</th><td><u>#       define <dfn class="macro" id="_M/RADEON_HDP_SOFT_RESET" data-ref="_M/RADEON_HDP_SOFT_RESET">RADEON_HDP_SOFT_RESET</dfn>        (1 &lt;&lt; 26)</u></td></tr>
<tr><th id="1082">1082</th><td><u>#       define <dfn class="macro" id="_M/RADEON_HDP_APER_CNTL" data-ref="_M/RADEON_HDP_APER_CNTL">RADEON_HDP_APER_CNTL</dfn>         (1 &lt;&lt; 23)</u></td></tr>
<tr><th id="1083">1083</th><td><u>#define <dfn class="macro" id="_M/RADEON_HTOTAL_CNTL" data-ref="_M/RADEON_HTOTAL_CNTL">RADEON_HTOTAL_CNTL</dfn>                  0x0009 /* PLL */</u></td></tr>
<tr><th id="1084">1084</th><td><u>#       define <dfn class="macro" id="_M/RADEON_HTOT_CNTL_VGA_EN" data-ref="_M/RADEON_HTOT_CNTL_VGA_EN">RADEON_HTOT_CNTL_VGA_EN</dfn>      (1 &lt;&lt; 28)</u></td></tr>
<tr><th id="1085">1085</th><td><u>#define <dfn class="macro" id="_M/RADEON_HTOTAL2_CNTL" data-ref="_M/RADEON_HTOTAL2_CNTL">RADEON_HTOTAL2_CNTL</dfn>                 0x002e /* PLL */</u></td></tr>
<tr><th id="1086">1086</th><td></td></tr>
<tr><th id="1087">1087</th><td>       <i>/* Multimedia I2C bus */</i></td></tr>
<tr><th id="1088">1088</th><td><u>#define <dfn class="macro" id="_M/RADEON_I2C_CNTL_0" data-ref="_M/RADEON_I2C_CNTL_0">RADEON_I2C_CNTL_0</dfn>		    0x0090</u></td></tr>
<tr><th id="1089">1089</th><td><u>#       define <dfn class="macro" id="_M/RADEON_I2C_DONE" data-ref="_M/RADEON_I2C_DONE">RADEON_I2C_DONE</dfn>              (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="1090">1090</th><td><u>#       define <dfn class="macro" id="_M/RADEON_I2C_NACK" data-ref="_M/RADEON_I2C_NACK">RADEON_I2C_NACK</dfn>              (1 &lt;&lt; 1)</u></td></tr>
<tr><th id="1091">1091</th><td><u>#       define <dfn class="macro" id="_M/RADEON_I2C_HALT" data-ref="_M/RADEON_I2C_HALT">RADEON_I2C_HALT</dfn>              (1 &lt;&lt; 2)</u></td></tr>
<tr><th id="1092">1092</th><td><u>#       define <dfn class="macro" id="_M/RADEON_I2C_SOFT_RST" data-ref="_M/RADEON_I2C_SOFT_RST">RADEON_I2C_SOFT_RST</dfn>          (1 &lt;&lt; 5)</u></td></tr>
<tr><th id="1093">1093</th><td><u>#       define <dfn class="macro" id="_M/RADEON_I2C_DRIVE_EN" data-ref="_M/RADEON_I2C_DRIVE_EN">RADEON_I2C_DRIVE_EN</dfn>          (1 &lt;&lt; 6)</u></td></tr>
<tr><th id="1094">1094</th><td><u>#       define <dfn class="macro" id="_M/RADEON_I2C_DRIVE_SEL" data-ref="_M/RADEON_I2C_DRIVE_SEL">RADEON_I2C_DRIVE_SEL</dfn>         (1 &lt;&lt; 7)</u></td></tr>
<tr><th id="1095">1095</th><td><u>#       define <dfn class="macro" id="_M/RADEON_I2C_START" data-ref="_M/RADEON_I2C_START">RADEON_I2C_START</dfn>             (1 &lt;&lt; 8)</u></td></tr>
<tr><th id="1096">1096</th><td><u>#       define <dfn class="macro" id="_M/RADEON_I2C_STOP" data-ref="_M/RADEON_I2C_STOP">RADEON_I2C_STOP</dfn>              (1 &lt;&lt; 9)</u></td></tr>
<tr><th id="1097">1097</th><td><u>#       define <dfn class="macro" id="_M/RADEON_I2C_RECEIVE" data-ref="_M/RADEON_I2C_RECEIVE">RADEON_I2C_RECEIVE</dfn>           (1 &lt;&lt; 10)</u></td></tr>
<tr><th id="1098">1098</th><td><u>#       define <dfn class="macro" id="_M/RADEON_I2C_ABORT" data-ref="_M/RADEON_I2C_ABORT">RADEON_I2C_ABORT</dfn>             (1 &lt;&lt; 11)</u></td></tr>
<tr><th id="1099">1099</th><td><u>#       define <dfn class="macro" id="_M/RADEON_I2C_GO" data-ref="_M/RADEON_I2C_GO">RADEON_I2C_GO</dfn>                (1 &lt;&lt; 12)</u></td></tr>
<tr><th id="1100">1100</th><td><u>#       define <dfn class="macro" id="_M/RADEON_I2C_PRESCALE_SHIFT" data-ref="_M/RADEON_I2C_PRESCALE_SHIFT">RADEON_I2C_PRESCALE_SHIFT</dfn>    16</u></td></tr>
<tr><th id="1101">1101</th><td><u>#define <dfn class="macro" id="_M/RADEON_I2C_CNTL_1" data-ref="_M/RADEON_I2C_CNTL_1">RADEON_I2C_CNTL_1</dfn>                   0x0094</u></td></tr>
<tr><th id="1102">1102</th><td><u>#       define <dfn class="macro" id="_M/RADEON_I2C_DATA_COUNT_SHIFT" data-ref="_M/RADEON_I2C_DATA_COUNT_SHIFT">RADEON_I2C_DATA_COUNT_SHIFT</dfn>  0</u></td></tr>
<tr><th id="1103">1103</th><td><u>#       define <dfn class="macro" id="_M/RADEON_I2C_ADDR_COUNT_SHIFT" data-ref="_M/RADEON_I2C_ADDR_COUNT_SHIFT">RADEON_I2C_ADDR_COUNT_SHIFT</dfn>  4</u></td></tr>
<tr><th id="1104">1104</th><td><u>#       define <dfn class="macro" id="_M/RADEON_I2C_INTRA_BYTE_DELAY_SHIFT" data-ref="_M/RADEON_I2C_INTRA_BYTE_DELAY_SHIFT">RADEON_I2C_INTRA_BYTE_DELAY_SHIFT</dfn>   8</u></td></tr>
<tr><th id="1105">1105</th><td><u>#       define <dfn class="macro" id="_M/RADEON_I2C_SEL" data-ref="_M/RADEON_I2C_SEL">RADEON_I2C_SEL</dfn>               (1 &lt;&lt; 16)</u></td></tr>
<tr><th id="1106">1106</th><td><u>#       define <dfn class="macro" id="_M/RADEON_I2C_EN" data-ref="_M/RADEON_I2C_EN">RADEON_I2C_EN</dfn>                (1 &lt;&lt; 17)</u></td></tr>
<tr><th id="1107">1107</th><td><u>#       define <dfn class="macro" id="_M/RADEON_I2C_TIME_LIMIT_SHIFT" data-ref="_M/RADEON_I2C_TIME_LIMIT_SHIFT">RADEON_I2C_TIME_LIMIT_SHIFT</dfn>  24</u></td></tr>
<tr><th id="1108">1108</th><td><u>#define <dfn class="macro" id="_M/RADEON_I2C_DATA" data-ref="_M/RADEON_I2C_DATA">RADEON_I2C_DATA</dfn>			    0x0098</u></td></tr>
<tr><th id="1109">1109</th><td></td></tr>
<tr><th id="1110">1110</th><td><u>#define <dfn class="macro" id="_M/RADEON_DVI_I2C_CNTL_0" data-ref="_M/RADEON_DVI_I2C_CNTL_0">RADEON_DVI_I2C_CNTL_0</dfn>		    0x02e0</u></td></tr>
<tr><th id="1111">1111</th><td><u>#       define <dfn class="macro" id="_M/R200_DVI_I2C_PIN_SEL" data-ref="_M/R200_DVI_I2C_PIN_SEL">R200_DVI_I2C_PIN_SEL</dfn>(x)      ((x) &lt;&lt; 3)</u></td></tr>
<tr><th id="1112">1112</th><td><u>#       define <dfn class="macro" id="_M/R200_SEL_DDC1" data-ref="_M/R200_SEL_DDC1">R200_SEL_DDC1</dfn>                0 /* depends on asic */</u></td></tr>
<tr><th id="1113">1113</th><td><u>#       define <dfn class="macro" id="_M/R200_SEL_DDC2" data-ref="_M/R200_SEL_DDC2">R200_SEL_DDC2</dfn>                1 /* depends on asic */</u></td></tr>
<tr><th id="1114">1114</th><td><u>#       define <dfn class="macro" id="_M/R200_SEL_DDC3" data-ref="_M/R200_SEL_DDC3">R200_SEL_DDC3</dfn>                2 /* depends on asic */</u></td></tr>
<tr><th id="1115">1115</th><td><u>#	define <dfn class="macro" id="_M/RADEON_SW_WANTS_TO_USE_DVI_I2C" data-ref="_M/RADEON_SW_WANTS_TO_USE_DVI_I2C">RADEON_SW_WANTS_TO_USE_DVI_I2C</dfn> (1 &lt;&lt; 13)</u></td></tr>
<tr><th id="1116">1116</th><td><u>#	define <dfn class="macro" id="_M/RADEON_SW_CAN_USE_DVI_I2C" data-ref="_M/RADEON_SW_CAN_USE_DVI_I2C">RADEON_SW_CAN_USE_DVI_I2C</dfn>      (1 &lt;&lt; 13)</u></td></tr>
<tr><th id="1117">1117</th><td><u>#	define <dfn class="macro" id="_M/RADEON_SW_DONE_USING_DVI_I2C" data-ref="_M/RADEON_SW_DONE_USING_DVI_I2C">RADEON_SW_DONE_USING_DVI_I2C</dfn>   (1 &lt;&lt; 14)</u></td></tr>
<tr><th id="1118">1118</th><td><u>#	define <dfn class="macro" id="_M/RADEON_HW_NEEDS_DVI_I2C" data-ref="_M/RADEON_HW_NEEDS_DVI_I2C">RADEON_HW_NEEDS_DVI_I2C</dfn>        (1 &lt;&lt; 14)</u></td></tr>
<tr><th id="1119">1119</th><td><u>#	define <dfn class="macro" id="_M/RADEON_ABORT_HW_DVI_I2C" data-ref="_M/RADEON_ABORT_HW_DVI_I2C">RADEON_ABORT_HW_DVI_I2C</dfn>        (1 &lt;&lt; 15)</u></td></tr>
<tr><th id="1120">1120</th><td><u>#	define <dfn class="macro" id="_M/RADEON_HW_USING_DVI_I2C" data-ref="_M/RADEON_HW_USING_DVI_I2C">RADEON_HW_USING_DVI_I2C</dfn>        (1 &lt;&lt; 15)</u></td></tr>
<tr><th id="1121">1121</th><td><u>#define <dfn class="macro" id="_M/RADEON_DVI_I2C_CNTL_1" data-ref="_M/RADEON_DVI_I2C_CNTL_1">RADEON_DVI_I2C_CNTL_1</dfn>               0x02e4</u></td></tr>
<tr><th id="1122">1122</th><td><u>#define <dfn class="macro" id="_M/RADEON_DVI_I2C_DATA" data-ref="_M/RADEON_DVI_I2C_DATA">RADEON_DVI_I2C_DATA</dfn>		    0x02e8</u></td></tr>
<tr><th id="1123">1123</th><td></td></tr>
<tr><th id="1124">1124</th><td><u>#define <dfn class="macro" id="_M/RADEON_INTERRUPT_LINE" data-ref="_M/RADEON_INTERRUPT_LINE">RADEON_INTERRUPT_LINE</dfn>               0x0f3c /* PCI */</u></td></tr>
<tr><th id="1125">1125</th><td><u>#define <dfn class="macro" id="_M/RADEON_INTERRUPT_PIN" data-ref="_M/RADEON_INTERRUPT_PIN">RADEON_INTERRUPT_PIN</dfn>                0x0f3d /* PCI */</u></td></tr>
<tr><th id="1126">1126</th><td><u>#define <dfn class="macro" id="_M/RADEON_IO_BASE" data-ref="_M/RADEON_IO_BASE">RADEON_IO_BASE</dfn>                      0x0f14 /* PCI */</u></td></tr>
<tr><th id="1127">1127</th><td></td></tr>
<tr><th id="1128">1128</th><td><u>#define <dfn class="macro" id="_M/RADEON_LATENCY" data-ref="_M/RADEON_LATENCY">RADEON_LATENCY</dfn>                      0x0f0d /* PCI */</u></td></tr>
<tr><th id="1129">1129</th><td><u>#define <dfn class="macro" id="_M/RADEON_LEAD_BRES_DEC" data-ref="_M/RADEON_LEAD_BRES_DEC">RADEON_LEAD_BRES_DEC</dfn>                0x1608</u></td></tr>
<tr><th id="1130">1130</th><td><u>#define <dfn class="macro" id="_M/RADEON_LEAD_BRES_LNTH" data-ref="_M/RADEON_LEAD_BRES_LNTH">RADEON_LEAD_BRES_LNTH</dfn>               0x161c</u></td></tr>
<tr><th id="1131">1131</th><td><u>#define <dfn class="macro" id="_M/RADEON_LEAD_BRES_LNTH_SUB" data-ref="_M/RADEON_LEAD_BRES_LNTH_SUB">RADEON_LEAD_BRES_LNTH_SUB</dfn>           0x1624</u></td></tr>
<tr><th id="1132">1132</th><td><u>#define <dfn class="macro" id="_M/RADEON_LVDS_GEN_CNTL" data-ref="_M/RADEON_LVDS_GEN_CNTL">RADEON_LVDS_GEN_CNTL</dfn>                0x02d0</u></td></tr>
<tr><th id="1133">1133</th><td><u>#       define <dfn class="macro" id="_M/RADEON_LVDS_ON" data-ref="_M/RADEON_LVDS_ON">RADEON_LVDS_ON</dfn>               (1   &lt;&lt;  0)</u></td></tr>
<tr><th id="1134">1134</th><td><u>#       define <dfn class="macro" id="_M/RADEON_LVDS_DISPLAY_DIS" data-ref="_M/RADEON_LVDS_DISPLAY_DIS">RADEON_LVDS_DISPLAY_DIS</dfn>      (1   &lt;&lt;  1)</u></td></tr>
<tr><th id="1135">1135</th><td><u>#       define <dfn class="macro" id="_M/RADEON_LVDS_PANEL_TYPE" data-ref="_M/RADEON_LVDS_PANEL_TYPE">RADEON_LVDS_PANEL_TYPE</dfn>       (1   &lt;&lt;  2)</u></td></tr>
<tr><th id="1136">1136</th><td><u>#       define <dfn class="macro" id="_M/RADEON_LVDS_PANEL_FORMAT" data-ref="_M/RADEON_LVDS_PANEL_FORMAT">RADEON_LVDS_PANEL_FORMAT</dfn>     (1   &lt;&lt;  3)</u></td></tr>
<tr><th id="1137">1137</th><td><u>#       define <dfn class="macro" id="_M/RADEON_LVDS_NO_FM" data-ref="_M/RADEON_LVDS_NO_FM">RADEON_LVDS_NO_FM</dfn>            (0   &lt;&lt;  4)</u></td></tr>
<tr><th id="1138">1138</th><td><u>#       define <dfn class="macro" id="_M/RADEON_LVDS_2_GREY" data-ref="_M/RADEON_LVDS_2_GREY">RADEON_LVDS_2_GREY</dfn>           (1   &lt;&lt;  4)</u></td></tr>
<tr><th id="1139">1139</th><td><u>#       define <dfn class="macro" id="_M/RADEON_LVDS_4_GREY" data-ref="_M/RADEON_LVDS_4_GREY">RADEON_LVDS_4_GREY</dfn>           (2   &lt;&lt;  4)</u></td></tr>
<tr><th id="1140">1140</th><td><u>#       define <dfn class="macro" id="_M/RADEON_LVDS_RST_FM" data-ref="_M/RADEON_LVDS_RST_FM">RADEON_LVDS_RST_FM</dfn>           (1   &lt;&lt;  6)</u></td></tr>
<tr><th id="1141">1141</th><td><u>#       define <dfn class="macro" id="_M/RADEON_LVDS_EN" data-ref="_M/RADEON_LVDS_EN">RADEON_LVDS_EN</dfn>               (1   &lt;&lt;  7)</u></td></tr>
<tr><th id="1142">1142</th><td><u>#       define <dfn class="macro" id="_M/RADEON_LVDS_BL_MOD_LEVEL_SHIFT" data-ref="_M/RADEON_LVDS_BL_MOD_LEVEL_SHIFT">RADEON_LVDS_BL_MOD_LEVEL_SHIFT</dfn> 8</u></td></tr>
<tr><th id="1143">1143</th><td><u>#       define <dfn class="macro" id="_M/RADEON_LVDS_BL_MOD_LEVEL_MASK" data-ref="_M/RADEON_LVDS_BL_MOD_LEVEL_MASK">RADEON_LVDS_BL_MOD_LEVEL_MASK</dfn> (0xff &lt;&lt; 8)</u></td></tr>
<tr><th id="1144">1144</th><td><u>#       define <dfn class="macro" id="_M/RADEON_LVDS_BL_MOD_EN" data-ref="_M/RADEON_LVDS_BL_MOD_EN">RADEON_LVDS_BL_MOD_EN</dfn>        (1   &lt;&lt; 16)</u></td></tr>
<tr><th id="1145">1145</th><td><u>#       define <dfn class="macro" id="_M/RADEON_LVDS_BL_CLK_SEL" data-ref="_M/RADEON_LVDS_BL_CLK_SEL">RADEON_LVDS_BL_CLK_SEL</dfn>       (1   &lt;&lt; 17)</u></td></tr>
<tr><th id="1146">1146</th><td><u>#       define <dfn class="macro" id="_M/RADEON_LVDS_DIGON" data-ref="_M/RADEON_LVDS_DIGON">RADEON_LVDS_DIGON</dfn>            (1   &lt;&lt; 18)</u></td></tr>
<tr><th id="1147">1147</th><td><u>#       define <dfn class="macro" id="_M/RADEON_LVDS_BLON" data-ref="_M/RADEON_LVDS_BLON">RADEON_LVDS_BLON</dfn>             (1   &lt;&lt; 19)</u></td></tr>
<tr><th id="1148">1148</th><td><u>#       define <dfn class="macro" id="_M/RADEON_LVDS_FP_POL_LOW" data-ref="_M/RADEON_LVDS_FP_POL_LOW">RADEON_LVDS_FP_POL_LOW</dfn>       (1   &lt;&lt; 20)</u></td></tr>
<tr><th id="1149">1149</th><td><u>#       define <dfn class="macro" id="_M/RADEON_LVDS_LP_POL_LOW" data-ref="_M/RADEON_LVDS_LP_POL_LOW">RADEON_LVDS_LP_POL_LOW</dfn>       (1   &lt;&lt; 21)</u></td></tr>
<tr><th id="1150">1150</th><td><u>#       define <dfn class="macro" id="_M/RADEON_LVDS_DTM_POL_LOW" data-ref="_M/RADEON_LVDS_DTM_POL_LOW">RADEON_LVDS_DTM_POL_LOW</dfn>      (1   &lt;&lt; 22)</u></td></tr>
<tr><th id="1151">1151</th><td><u>#       define <dfn class="macro" id="_M/RADEON_LVDS_SEL_CRTC2" data-ref="_M/RADEON_LVDS_SEL_CRTC2">RADEON_LVDS_SEL_CRTC2</dfn>        (1   &lt;&lt; 23)</u></td></tr>
<tr><th id="1152">1152</th><td><u>#       define <dfn class="macro" id="_M/RADEON_LVDS_FPDI_EN" data-ref="_M/RADEON_LVDS_FPDI_EN">RADEON_LVDS_FPDI_EN</dfn>          (1   &lt;&lt; 27)</u></td></tr>
<tr><th id="1153">1153</th><td><u>#       define <dfn class="macro" id="_M/RADEON_LVDS_HSYNC_DELAY_SHIFT" data-ref="_M/RADEON_LVDS_HSYNC_DELAY_SHIFT">RADEON_LVDS_HSYNC_DELAY_SHIFT</dfn>        28</u></td></tr>
<tr><th id="1154">1154</th><td><u>#define <dfn class="macro" id="_M/RADEON_LVDS_PLL_CNTL" data-ref="_M/RADEON_LVDS_PLL_CNTL">RADEON_LVDS_PLL_CNTL</dfn>                0x02d4</u></td></tr>
<tr><th id="1155">1155</th><td><u>#       define <dfn class="macro" id="_M/RADEON_HSYNC_DELAY_SHIFT" data-ref="_M/RADEON_HSYNC_DELAY_SHIFT">RADEON_HSYNC_DELAY_SHIFT</dfn>     28</u></td></tr>
<tr><th id="1156">1156</th><td><u>#       define <dfn class="macro" id="_M/RADEON_HSYNC_DELAY_MASK" data-ref="_M/RADEON_HSYNC_DELAY_MASK">RADEON_HSYNC_DELAY_MASK</dfn>      (0xf &lt;&lt; 28)</u></td></tr>
<tr><th id="1157">1157</th><td><u>#       define <dfn class="macro" id="_M/RADEON_LVDS_PLL_EN" data-ref="_M/RADEON_LVDS_PLL_EN">RADEON_LVDS_PLL_EN</dfn>           (1   &lt;&lt; 16)</u></td></tr>
<tr><th id="1158">1158</th><td><u>#       define <dfn class="macro" id="_M/RADEON_LVDS_PLL_RESET" data-ref="_M/RADEON_LVDS_PLL_RESET">RADEON_LVDS_PLL_RESET</dfn>        (1   &lt;&lt; 17)</u></td></tr>
<tr><th id="1159">1159</th><td><u>#       define <dfn class="macro" id="_M/R300_LVDS_SRC_SEL_MASK" data-ref="_M/R300_LVDS_SRC_SEL_MASK">R300_LVDS_SRC_SEL_MASK</dfn>       (3   &lt;&lt; 18)</u></td></tr>
<tr><th id="1160">1160</th><td><u>#       define <dfn class="macro" id="_M/R300_LVDS_SRC_SEL_CRTC1" data-ref="_M/R300_LVDS_SRC_SEL_CRTC1">R300_LVDS_SRC_SEL_CRTC1</dfn>      (0   &lt;&lt; 18)</u></td></tr>
<tr><th id="1161">1161</th><td><u>#       define <dfn class="macro" id="_M/R300_LVDS_SRC_SEL_CRTC2" data-ref="_M/R300_LVDS_SRC_SEL_CRTC2">R300_LVDS_SRC_SEL_CRTC2</dfn>      (1   &lt;&lt; 18)</u></td></tr>
<tr><th id="1162">1162</th><td><u>#       define <dfn class="macro" id="_M/R300_LVDS_SRC_SEL_RMX" data-ref="_M/R300_LVDS_SRC_SEL_RMX">R300_LVDS_SRC_SEL_RMX</dfn>        (2   &lt;&lt; 18)</u></td></tr>
<tr><th id="1163">1163</th><td><u>#define <dfn class="macro" id="_M/RADEON_LVDS_SS_GEN_CNTL" data-ref="_M/RADEON_LVDS_SS_GEN_CNTL">RADEON_LVDS_SS_GEN_CNTL</dfn>             0x02ec</u></td></tr>
<tr><th id="1164">1164</th><td><u>#       define <dfn class="macro" id="_M/RADEON_LVDS_PWRSEQ_DELAY1_SHIFT" data-ref="_M/RADEON_LVDS_PWRSEQ_DELAY1_SHIFT">RADEON_LVDS_PWRSEQ_DELAY1_SHIFT</dfn>     16</u></td></tr>
<tr><th id="1165">1165</th><td><u>#       define <dfn class="macro" id="_M/RADEON_LVDS_PWRSEQ_DELAY2_SHIFT" data-ref="_M/RADEON_LVDS_PWRSEQ_DELAY2_SHIFT">RADEON_LVDS_PWRSEQ_DELAY2_SHIFT</dfn>     20</u></td></tr>
<tr><th id="1166">1166</th><td></td></tr>
<tr><th id="1167">1167</th><td><u>#define <dfn class="macro" id="_M/RADEON_MAX_LATENCY" data-ref="_M/RADEON_MAX_LATENCY">RADEON_MAX_LATENCY</dfn>                  0x0f3f /* PCI */</u></td></tr>
<tr><th id="1168">1168</th><td><u>#define <dfn class="macro" id="_M/RADEON_DISPLAY_BASE_ADDR" data-ref="_M/RADEON_DISPLAY_BASE_ADDR">RADEON_DISPLAY_BASE_ADDR</dfn>            0x23c</u></td></tr>
<tr><th id="1169">1169</th><td><u>#define <dfn class="macro" id="_M/RADEON_DISPLAY2_BASE_ADDR" data-ref="_M/RADEON_DISPLAY2_BASE_ADDR">RADEON_DISPLAY2_BASE_ADDR</dfn>           0x33c</u></td></tr>
<tr><th id="1170">1170</th><td><u>#define <dfn class="macro" id="_M/RADEON_OV0_BASE_ADDR" data-ref="_M/RADEON_OV0_BASE_ADDR">RADEON_OV0_BASE_ADDR</dfn>                0x43c</u></td></tr>
<tr><th id="1171">1171</th><td><u>#define <dfn class="macro" id="_M/RADEON_NB_TOM" data-ref="_M/RADEON_NB_TOM">RADEON_NB_TOM</dfn>                       0x15c</u></td></tr>
<tr><th id="1172">1172</th><td><u>#define <dfn class="macro" id="_M/R300_MC_INIT_MISC_LAT_TIMER" data-ref="_M/R300_MC_INIT_MISC_LAT_TIMER">R300_MC_INIT_MISC_LAT_TIMER</dfn>         0x180</u></td></tr>
<tr><th id="1173">1173</th><td><u>#       define <dfn class="macro" id="_M/R300_MC_DISP0R_INIT_LAT_SHIFT" data-ref="_M/R300_MC_DISP0R_INIT_LAT_SHIFT">R300_MC_DISP0R_INIT_LAT_SHIFT</dfn> 8</u></td></tr>
<tr><th id="1174">1174</th><td><u>#       define <dfn class="macro" id="_M/R300_MC_DISP0R_INIT_LAT_MASK" data-ref="_M/R300_MC_DISP0R_INIT_LAT_MASK">R300_MC_DISP0R_INIT_LAT_MASK</dfn>  0xf</u></td></tr>
<tr><th id="1175">1175</th><td><u>#       define <dfn class="macro" id="_M/R300_MC_DISP1R_INIT_LAT_SHIFT" data-ref="_M/R300_MC_DISP1R_INIT_LAT_SHIFT">R300_MC_DISP1R_INIT_LAT_SHIFT</dfn> 12</u></td></tr>
<tr><th id="1176">1176</th><td><u>#       define <dfn class="macro" id="_M/R300_MC_DISP1R_INIT_LAT_MASK" data-ref="_M/R300_MC_DISP1R_INIT_LAT_MASK">R300_MC_DISP1R_INIT_LAT_MASK</dfn>  0xf</u></td></tr>
<tr><th id="1177">1177</th><td><u>#define <dfn class="macro" id="_M/RADEON_MCLK_CNTL" data-ref="_M/RADEON_MCLK_CNTL">RADEON_MCLK_CNTL</dfn>                    0x0012 /* PLL */</u></td></tr>
<tr><th id="1178">1178</th><td><u>#       define <dfn class="macro" id="_M/RADEON_MCLKA_SRC_SEL_MASK" data-ref="_M/RADEON_MCLKA_SRC_SEL_MASK">RADEON_MCLKA_SRC_SEL_MASK</dfn>    0x7</u></td></tr>
<tr><th id="1179">1179</th><td><u>#       define <dfn class="macro" id="_M/RADEON_FORCEON_MCLKA" data-ref="_M/RADEON_FORCEON_MCLKA">RADEON_FORCEON_MCLKA</dfn>         (1 &lt;&lt; 16)</u></td></tr>
<tr><th id="1180">1180</th><td><u>#       define <dfn class="macro" id="_M/RADEON_FORCEON_MCLKB" data-ref="_M/RADEON_FORCEON_MCLKB">RADEON_FORCEON_MCLKB</dfn>         (1 &lt;&lt; 17)</u></td></tr>
<tr><th id="1181">1181</th><td><u>#       define <dfn class="macro" id="_M/RADEON_FORCEON_YCLKA" data-ref="_M/RADEON_FORCEON_YCLKA">RADEON_FORCEON_YCLKA</dfn>         (1 &lt;&lt; 18)</u></td></tr>
<tr><th id="1182">1182</th><td><u>#       define <dfn class="macro" id="_M/RADEON_FORCEON_YCLKB" data-ref="_M/RADEON_FORCEON_YCLKB">RADEON_FORCEON_YCLKB</dfn>         (1 &lt;&lt; 19)</u></td></tr>
<tr><th id="1183">1183</th><td><u>#       define <dfn class="macro" id="_M/RADEON_FORCEON_MC" data-ref="_M/RADEON_FORCEON_MC">RADEON_FORCEON_MC</dfn>            (1 &lt;&lt; 20)</u></td></tr>
<tr><th id="1184">1184</th><td><u>#       define <dfn class="macro" id="_M/RADEON_FORCEON_AIC" data-ref="_M/RADEON_FORCEON_AIC">RADEON_FORCEON_AIC</dfn>           (1 &lt;&lt; 21)</u></td></tr>
<tr><th id="1185">1185</th><td><u>#       define <dfn class="macro" id="_M/R300_DISABLE_MC_MCLKA" data-ref="_M/R300_DISABLE_MC_MCLKA">R300_DISABLE_MC_MCLKA</dfn>        (1 &lt;&lt; 21)</u></td></tr>
<tr><th id="1186">1186</th><td><u>#       define <dfn class="macro" id="_M/R300_DISABLE_MC_MCLKB" data-ref="_M/R300_DISABLE_MC_MCLKB">R300_DISABLE_MC_MCLKB</dfn>        (1 &lt;&lt; 21)</u></td></tr>
<tr><th id="1187">1187</th><td><u>#define <dfn class="macro" id="_M/RADEON_MCLK_MISC" data-ref="_M/RADEON_MCLK_MISC">RADEON_MCLK_MISC</dfn>                    0x001f /* PLL */</u></td></tr>
<tr><th id="1188">1188</th><td><u>#       define <dfn class="macro" id="_M/RADEON_MC_MCLK_MAX_DYN_STOP_LAT" data-ref="_M/RADEON_MC_MCLK_MAX_DYN_STOP_LAT">RADEON_MC_MCLK_MAX_DYN_STOP_LAT</dfn> (1 &lt;&lt; 12)</u></td></tr>
<tr><th id="1189">1189</th><td><u>#       define <dfn class="macro" id="_M/RADEON_IO_MCLK_MAX_DYN_STOP_LAT" data-ref="_M/RADEON_IO_MCLK_MAX_DYN_STOP_LAT">RADEON_IO_MCLK_MAX_DYN_STOP_LAT</dfn> (1 &lt;&lt; 13)</u></td></tr>
<tr><th id="1190">1190</th><td><u>#       define <dfn class="macro" id="_M/RADEON_MC_MCLK_DYN_ENABLE" data-ref="_M/RADEON_MC_MCLK_DYN_ENABLE">RADEON_MC_MCLK_DYN_ENABLE</dfn>    (1 &lt;&lt; 14)</u></td></tr>
<tr><th id="1191">1191</th><td><u>#       define <dfn class="macro" id="_M/RADEON_IO_MCLK_DYN_ENABLE" data-ref="_M/RADEON_IO_MCLK_DYN_ENABLE">RADEON_IO_MCLK_DYN_ENABLE</dfn>    (1 &lt;&lt; 15)</u></td></tr>
<tr><th id="1192">1192</th><td></td></tr>
<tr><th id="1193">1193</th><td><u>#define <dfn class="macro" id="_M/RADEON_GPIOPAD_MASK" data-ref="_M/RADEON_GPIOPAD_MASK">RADEON_GPIOPAD_MASK</dfn>                 0x0198</u></td></tr>
<tr><th id="1194">1194</th><td><u>#define <dfn class="macro" id="_M/RADEON_GPIOPAD_A" data-ref="_M/RADEON_GPIOPAD_A">RADEON_GPIOPAD_A</dfn>		    0x019c</u></td></tr>
<tr><th id="1195">1195</th><td><u>#define <dfn class="macro" id="_M/RADEON_GPIOPAD_EN" data-ref="_M/RADEON_GPIOPAD_EN">RADEON_GPIOPAD_EN</dfn>                   0x01a0</u></td></tr>
<tr><th id="1196">1196</th><td><u>#define <dfn class="macro" id="_M/RADEON_GPIOPAD_Y" data-ref="_M/RADEON_GPIOPAD_Y">RADEON_GPIOPAD_Y</dfn>                    0x01a4</u></td></tr>
<tr><th id="1197">1197</th><td><u>#define <dfn class="macro" id="_M/RADEON_MDGPIO_MASK" data-ref="_M/RADEON_MDGPIO_MASK">RADEON_MDGPIO_MASK</dfn>                  0x01a8</u></td></tr>
<tr><th id="1198">1198</th><td><u>#define <dfn class="macro" id="_M/RADEON_MDGPIO_A" data-ref="_M/RADEON_MDGPIO_A">RADEON_MDGPIO_A</dfn>                     0x01ac</u></td></tr>
<tr><th id="1199">1199</th><td><u>#define <dfn class="macro" id="_M/RADEON_MDGPIO_EN" data-ref="_M/RADEON_MDGPIO_EN">RADEON_MDGPIO_EN</dfn>                    0x01b0</u></td></tr>
<tr><th id="1200">1200</th><td><u>#define <dfn class="macro" id="_M/RADEON_MDGPIO_Y" data-ref="_M/RADEON_MDGPIO_Y">RADEON_MDGPIO_Y</dfn>                     0x01b4</u></td></tr>
<tr><th id="1201">1201</th><td></td></tr>
<tr><th id="1202">1202</th><td><u>#define <dfn class="macro" id="_M/RADEON_MEM_ADDR_CONFIG" data-ref="_M/RADEON_MEM_ADDR_CONFIG">RADEON_MEM_ADDR_CONFIG</dfn>              0x0148</u></td></tr>
<tr><th id="1203">1203</th><td><u>#define <dfn class="macro" id="_M/RADEON_MEM_BASE" data-ref="_M/RADEON_MEM_BASE">RADEON_MEM_BASE</dfn>                     0x0f10 /* PCI */</u></td></tr>
<tr><th id="1204">1204</th><td><u>#define <dfn class="macro" id="_M/RADEON_MEM_CNTL" data-ref="_M/RADEON_MEM_CNTL">RADEON_MEM_CNTL</dfn>                     0x0140</u></td></tr>
<tr><th id="1205">1205</th><td><u>#       define <dfn class="macro" id="_M/RADEON_MEM_NUM_CHANNELS_MASK" data-ref="_M/RADEON_MEM_NUM_CHANNELS_MASK">RADEON_MEM_NUM_CHANNELS_MASK</dfn> 0x01</u></td></tr>
<tr><th id="1206">1206</th><td><u>#       define <dfn class="macro" id="_M/RADEON_MEM_USE_B_CH_ONLY" data-ref="_M/RADEON_MEM_USE_B_CH_ONLY">RADEON_MEM_USE_B_CH_ONLY</dfn>     (1 &lt;&lt;  1)</u></td></tr>
<tr><th id="1207">1207</th><td><u>#       define <dfn class="macro" id="_M/RV100_HALF_MODE" data-ref="_M/RV100_HALF_MODE">RV100_HALF_MODE</dfn>              (1 &lt;&lt;  3)</u></td></tr>
<tr><th id="1208">1208</th><td><u>#       define <dfn class="macro" id="_M/R300_MEM_NUM_CHANNELS_MASK" data-ref="_M/R300_MEM_NUM_CHANNELS_MASK">R300_MEM_NUM_CHANNELS_MASK</dfn>   0x03</u></td></tr>
<tr><th id="1209">1209</th><td><u>#       define <dfn class="macro" id="_M/R300_MEM_USE_CD_CH_ONLY" data-ref="_M/R300_MEM_USE_CD_CH_ONLY">R300_MEM_USE_CD_CH_ONLY</dfn>      (1 &lt;&lt;  2)</u></td></tr>
<tr><th id="1210">1210</th><td><u>#define <dfn class="macro" id="_M/RADEON_MEM_TIMING_CNTL" data-ref="_M/RADEON_MEM_TIMING_CNTL">RADEON_MEM_TIMING_CNTL</dfn>              0x0144 /* EXT_MEM_CNTL */</u></td></tr>
<tr><th id="1211">1211</th><td><u>#define <dfn class="macro" id="_M/RADEON_MEM_INIT_LAT_TIMER" data-ref="_M/RADEON_MEM_INIT_LAT_TIMER">RADEON_MEM_INIT_LAT_TIMER</dfn>           0x0154</u></td></tr>
<tr><th id="1212">1212</th><td><u>#define <dfn class="macro" id="_M/RADEON_MEM_INTF_CNTL" data-ref="_M/RADEON_MEM_INTF_CNTL">RADEON_MEM_INTF_CNTL</dfn>                0x014c</u></td></tr>
<tr><th id="1213">1213</th><td><u>#define <dfn class="macro" id="_M/RADEON_MEM_SDRAM_MODE_REG" data-ref="_M/RADEON_MEM_SDRAM_MODE_REG">RADEON_MEM_SDRAM_MODE_REG</dfn>           0x0158</u></td></tr>
<tr><th id="1214">1214</th><td><u>#       define <dfn class="macro" id="_M/RADEON_SDRAM_MODE_MASK" data-ref="_M/RADEON_SDRAM_MODE_MASK">RADEON_SDRAM_MODE_MASK</dfn>       0xffff0000</u></td></tr>
<tr><th id="1215">1215</th><td><u>#       define <dfn class="macro" id="_M/RADEON_B3MEM_RESET_MASK" data-ref="_M/RADEON_B3MEM_RESET_MASK">RADEON_B3MEM_RESET_MASK</dfn>      0x6fffffff</u></td></tr>
<tr><th id="1216">1216</th><td><u>#       define <dfn class="macro" id="_M/RADEON_MEM_CFG_TYPE_DDR" data-ref="_M/RADEON_MEM_CFG_TYPE_DDR">RADEON_MEM_CFG_TYPE_DDR</dfn>      (1 &lt;&lt; 30)</u></td></tr>
<tr><th id="1217">1217</th><td><u>#define <dfn class="macro" id="_M/RADEON_MEM_STR_CNTL" data-ref="_M/RADEON_MEM_STR_CNTL">RADEON_MEM_STR_CNTL</dfn>                 0x0150</u></td></tr>
<tr><th id="1218">1218</th><td><u>#       define <dfn class="macro" id="_M/RADEON_MEM_PWRUP_COMPL_A" data-ref="_M/RADEON_MEM_PWRUP_COMPL_A">RADEON_MEM_PWRUP_COMPL_A</dfn>     (1 &lt;&lt;  0)</u></td></tr>
<tr><th id="1219">1219</th><td><u>#       define <dfn class="macro" id="_M/RADEON_MEM_PWRUP_COMPL_B" data-ref="_M/RADEON_MEM_PWRUP_COMPL_B">RADEON_MEM_PWRUP_COMPL_B</dfn>     (1 &lt;&lt;  1)</u></td></tr>
<tr><th id="1220">1220</th><td><u>#       define <dfn class="macro" id="_M/R300_MEM_PWRUP_COMPL_C" data-ref="_M/R300_MEM_PWRUP_COMPL_C">R300_MEM_PWRUP_COMPL_C</dfn>       (1 &lt;&lt;  2)</u></td></tr>
<tr><th id="1221">1221</th><td><u>#       define <dfn class="macro" id="_M/R300_MEM_PWRUP_COMPL_D" data-ref="_M/R300_MEM_PWRUP_COMPL_D">R300_MEM_PWRUP_COMPL_D</dfn>       (1 &lt;&lt;  3)</u></td></tr>
<tr><th id="1222">1222</th><td><u>#       define <dfn class="macro" id="_M/RADEON_MEM_PWRUP_COMPLETE" data-ref="_M/RADEON_MEM_PWRUP_COMPLETE">RADEON_MEM_PWRUP_COMPLETE</dfn>    0x03</u></td></tr>
<tr><th id="1223">1223</th><td><u>#       define <dfn class="macro" id="_M/R300_MEM_PWRUP_COMPLETE" data-ref="_M/R300_MEM_PWRUP_COMPLETE">R300_MEM_PWRUP_COMPLETE</dfn>      0x0f</u></td></tr>
<tr><th id="1224">1224</th><td><u>#define <dfn class="macro" id="_M/RADEON_MC_STATUS" data-ref="_M/RADEON_MC_STATUS">RADEON_MC_STATUS</dfn>                    0x0150</u></td></tr>
<tr><th id="1225">1225</th><td><u>#       define <dfn class="macro" id="_M/RADEON_MC_IDLE" data-ref="_M/RADEON_MC_IDLE">RADEON_MC_IDLE</dfn>               (1 &lt;&lt; 2)</u></td></tr>
<tr><th id="1226">1226</th><td><u>#       define <dfn class="macro" id="_M/R300_MC_IDLE" data-ref="_M/R300_MC_IDLE">R300_MC_IDLE</dfn>                 (1 &lt;&lt; 4)</u></td></tr>
<tr><th id="1227">1227</th><td><u>#define <dfn class="macro" id="_M/RADEON_MEM_VGA_RP_SEL" data-ref="_M/RADEON_MEM_VGA_RP_SEL">RADEON_MEM_VGA_RP_SEL</dfn>               0x003c</u></td></tr>
<tr><th id="1228">1228</th><td><u>#define <dfn class="macro" id="_M/RADEON_MEM_VGA_WP_SEL" data-ref="_M/RADEON_MEM_VGA_WP_SEL">RADEON_MEM_VGA_WP_SEL</dfn>               0x0038</u></td></tr>
<tr><th id="1229">1229</th><td><u>#define <dfn class="macro" id="_M/RADEON_MIN_GRANT" data-ref="_M/RADEON_MIN_GRANT">RADEON_MIN_GRANT</dfn>                    0x0f3e /* PCI */</u></td></tr>
<tr><th id="1230">1230</th><td><u>#define <dfn class="macro" id="_M/RADEON_MM_DATA" data-ref="_M/RADEON_MM_DATA">RADEON_MM_DATA</dfn>                      0x0004</u></td></tr>
<tr><th id="1231">1231</th><td><u>#define <dfn class="macro" id="_M/RADEON_MM_INDEX" data-ref="_M/RADEON_MM_INDEX">RADEON_MM_INDEX</dfn>                     0x0000</u></td></tr>
<tr><th id="1232">1232</th><td><u>#	define <dfn class="macro" id="_M/RADEON_MM_APER" data-ref="_M/RADEON_MM_APER">RADEON_MM_APER</dfn>		(1 &lt;&lt; 31)</u></td></tr>
<tr><th id="1233">1233</th><td><u>#define <dfn class="macro" id="_M/RADEON_MPLL_CNTL" data-ref="_M/RADEON_MPLL_CNTL">RADEON_MPLL_CNTL</dfn>                    0x000e /* PLL */</u></td></tr>
<tr><th id="1234">1234</th><td><u>#define <dfn class="macro" id="_M/RADEON_MPP_TB_CONFIG" data-ref="_M/RADEON_MPP_TB_CONFIG">RADEON_MPP_TB_CONFIG</dfn>                0x01c0 /* ? */</u></td></tr>
<tr><th id="1235">1235</th><td><u>#define <dfn class="macro" id="_M/RADEON_MPP_GP_CONFIG" data-ref="_M/RADEON_MPP_GP_CONFIG">RADEON_MPP_GP_CONFIG</dfn>                0x01c8 /* ? */</u></td></tr>
<tr><th id="1236">1236</th><td><u>#define <dfn class="macro" id="_M/RADEON_SEPROM_CNTL1" data-ref="_M/RADEON_SEPROM_CNTL1">RADEON_SEPROM_CNTL1</dfn>                 0x01c0</u></td></tr>
<tr><th id="1237">1237</th><td><u>#       define <dfn class="macro" id="_M/RADEON_SCK_PRESCALE_SHIFT" data-ref="_M/RADEON_SCK_PRESCALE_SHIFT">RADEON_SCK_PRESCALE_SHIFT</dfn>    24</u></td></tr>
<tr><th id="1238">1238</th><td><u>#       define <dfn class="macro" id="_M/RADEON_SCK_PRESCALE_MASK" data-ref="_M/RADEON_SCK_PRESCALE_MASK">RADEON_SCK_PRESCALE_MASK</dfn>     (0xff &lt;&lt; 24)</u></td></tr>
<tr><th id="1239">1239</th><td><u>#define <dfn class="macro" id="_M/R300_MC_IND_INDEX" data-ref="_M/R300_MC_IND_INDEX">R300_MC_IND_INDEX</dfn>                   0x01f8</u></td></tr>
<tr><th id="1240">1240</th><td><u>#       define <dfn class="macro" id="_M/R300_MC_IND_ADDR_MASK" data-ref="_M/R300_MC_IND_ADDR_MASK">R300_MC_IND_ADDR_MASK</dfn>        0x3f</u></td></tr>
<tr><th id="1241">1241</th><td><u>#       define <dfn class="macro" id="_M/R300_MC_IND_WR_EN" data-ref="_M/R300_MC_IND_WR_EN">R300_MC_IND_WR_EN</dfn>            (1 &lt;&lt; 8)</u></td></tr>
<tr><th id="1242">1242</th><td><u>#define <dfn class="macro" id="_M/R300_MC_IND_DATA" data-ref="_M/R300_MC_IND_DATA">R300_MC_IND_DATA</dfn>                    0x01fc</u></td></tr>
<tr><th id="1243">1243</th><td><u>#define <dfn class="macro" id="_M/R300_MC_READ_CNTL_AB" data-ref="_M/R300_MC_READ_CNTL_AB">R300_MC_READ_CNTL_AB</dfn>                0x017c</u></td></tr>
<tr><th id="1244">1244</th><td><u>#       define <dfn class="macro" id="_M/R300_MEM_RBS_POSITION_A_MASK" data-ref="_M/R300_MEM_RBS_POSITION_A_MASK">R300_MEM_RBS_POSITION_A_MASK</dfn> 0x03</u></td></tr>
<tr><th id="1245">1245</th><td><u>#define <dfn class="macro" id="_M/R300_MC_READ_CNTL_CD_mcind" data-ref="_M/R300_MC_READ_CNTL_CD_mcind">R300_MC_READ_CNTL_CD_mcind</dfn>	    0x24</u></td></tr>
<tr><th id="1246">1246</th><td><u>#       define <dfn class="macro" id="_M/R300_MEM_RBS_POSITION_C_MASK" data-ref="_M/R300_MEM_RBS_POSITION_C_MASK">R300_MEM_RBS_POSITION_C_MASK</dfn> 0x03</u></td></tr>
<tr><th id="1247">1247</th><td></td></tr>
<tr><th id="1248">1248</th><td><u>#define <dfn class="macro" id="_M/RADEON_N_VIF_COUNT" data-ref="_M/RADEON_N_VIF_COUNT">RADEON_N_VIF_COUNT</dfn>                  0x0248</u></td></tr>
<tr><th id="1249">1249</th><td></td></tr>
<tr><th id="1250">1250</th><td><u>#define <dfn class="macro" id="_M/RADEON_OV0_AUTO_FLIP_CNTL" data-ref="_M/RADEON_OV0_AUTO_FLIP_CNTL">RADEON_OV0_AUTO_FLIP_CNTL</dfn>           0x0470</u></td></tr>
<tr><th id="1251">1251</th><td><u>#       define  <dfn class="macro" id="_M/RADEON_OV0_AUTO_FLIP_CNTL_SOFT_BUF_NUM" data-ref="_M/RADEON_OV0_AUTO_FLIP_CNTL_SOFT_BUF_NUM">RADEON_OV0_AUTO_FLIP_CNTL_SOFT_BUF_NUM</dfn>        0x00000007</u></td></tr>
<tr><th id="1252">1252</th><td><u>#       define  <dfn class="macro" id="_M/RADEON_OV0_AUTO_FLIP_CNTL_SOFT_REPEAT_FIELD" data-ref="_M/RADEON_OV0_AUTO_FLIP_CNTL_SOFT_REPEAT_FIELD">RADEON_OV0_AUTO_FLIP_CNTL_SOFT_REPEAT_FIELD</dfn>   0x00000008</u></td></tr>
<tr><th id="1253">1253</th><td><u>#       define  <dfn class="macro" id="_M/RADEON_OV0_AUTO_FLIP_CNTL_SOFT_BUF_ODD" data-ref="_M/RADEON_OV0_AUTO_FLIP_CNTL_SOFT_BUF_ODD">RADEON_OV0_AUTO_FLIP_CNTL_SOFT_BUF_ODD</dfn>        0x00000010</u></td></tr>
<tr><th id="1254">1254</th><td><u>#       define  <dfn class="macro" id="_M/RADEON_OV0_AUTO_FLIP_CNTL_IGNORE_REPEAT_FIELD" data-ref="_M/RADEON_OV0_AUTO_FLIP_CNTL_IGNORE_REPEAT_FIELD">RADEON_OV0_AUTO_FLIP_CNTL_IGNORE_REPEAT_FIELD</dfn> 0x00000020</u></td></tr>
<tr><th id="1255">1255</th><td><u>#       define  <dfn class="macro" id="_M/RADEON_OV0_AUTO_FLIP_CNTL_SOFT_EOF_TOGGLE" data-ref="_M/RADEON_OV0_AUTO_FLIP_CNTL_SOFT_EOF_TOGGLE">RADEON_OV0_AUTO_FLIP_CNTL_SOFT_EOF_TOGGLE</dfn>     0x00000040</u></td></tr>
<tr><th id="1256">1256</th><td><u>#       define  <dfn class="macro" id="_M/RADEON_OV0_AUTO_FLIP_CNTL_VID_PORT_SELECT" data-ref="_M/RADEON_OV0_AUTO_FLIP_CNTL_VID_PORT_SELECT">RADEON_OV0_AUTO_FLIP_CNTL_VID_PORT_SELECT</dfn>     0x00000300</u></td></tr>
<tr><th id="1257">1257</th><td><u>#       define  <dfn class="macro" id="_M/RADEON_OV0_AUTO_FLIP_CNTL_P1_FIRST_LINE_EVEN" data-ref="_M/RADEON_OV0_AUTO_FLIP_CNTL_P1_FIRST_LINE_EVEN">RADEON_OV0_AUTO_FLIP_CNTL_P1_FIRST_LINE_EVEN</dfn>  0x00010000</u></td></tr>
<tr><th id="1258">1258</th><td><u>#       define  <dfn class="macro" id="_M/RADEON_OV0_AUTO_FLIP_CNTL_SHIFT_EVEN_DOWN" data-ref="_M/RADEON_OV0_AUTO_FLIP_CNTL_SHIFT_EVEN_DOWN">RADEON_OV0_AUTO_FLIP_CNTL_SHIFT_EVEN_DOWN</dfn>     0x00040000</u></td></tr>
<tr><th id="1259">1259</th><td><u>#       define  <dfn class="macro" id="_M/RADEON_OV0_AUTO_FLIP_CNTL_SHIFT_ODD_DOWN" data-ref="_M/RADEON_OV0_AUTO_FLIP_CNTL_SHIFT_ODD_DOWN">RADEON_OV0_AUTO_FLIP_CNTL_SHIFT_ODD_DOWN</dfn>      0x00080000</u></td></tr>
<tr><th id="1260">1260</th><td><u>#       define  <dfn class="macro" id="_M/RADEON_OV0_AUTO_FLIP_CNTL_FIELD_POL_SOURCE" data-ref="_M/RADEON_OV0_AUTO_FLIP_CNTL_FIELD_POL_SOURCE">RADEON_OV0_AUTO_FLIP_CNTL_FIELD_POL_SOURCE</dfn>    0x00800000</u></td></tr>
<tr><th id="1261">1261</th><td></td></tr>
<tr><th id="1262">1262</th><td><u>#define <dfn class="macro" id="_M/RADEON_OV0_COLOUR_CNTL" data-ref="_M/RADEON_OV0_COLOUR_CNTL">RADEON_OV0_COLOUR_CNTL</dfn>              0x04E0</u></td></tr>
<tr><th id="1263">1263</th><td><u>#define <dfn class="macro" id="_M/RADEON_OV0_DEINTERLACE_PATTERN" data-ref="_M/RADEON_OV0_DEINTERLACE_PATTERN">RADEON_OV0_DEINTERLACE_PATTERN</dfn>      0x0474</u></td></tr>
<tr><th id="1264">1264</th><td><u>#define <dfn class="macro" id="_M/RADEON_OV0_EXCLUSIVE_HORZ" data-ref="_M/RADEON_OV0_EXCLUSIVE_HORZ">RADEON_OV0_EXCLUSIVE_HORZ</dfn>           0x0408</u></td></tr>
<tr><th id="1265">1265</th><td><u>#       define  <dfn class="macro" id="_M/RADEON_EXCL_HORZ_START_MASK" data-ref="_M/RADEON_EXCL_HORZ_START_MASK">RADEON_EXCL_HORZ_START_MASK</dfn>        0x000000ff</u></td></tr>
<tr><th id="1266">1266</th><td><u>#       define  <dfn class="macro" id="_M/RADEON_EXCL_HORZ_END_MASK" data-ref="_M/RADEON_EXCL_HORZ_END_MASK">RADEON_EXCL_HORZ_END_MASK</dfn>          0x0000ff00</u></td></tr>
<tr><th id="1267">1267</th><td><u>#       define  <dfn class="macro" id="_M/RADEON_EXCL_HORZ_BACK_PORCH_MASK" data-ref="_M/RADEON_EXCL_HORZ_BACK_PORCH_MASK">RADEON_EXCL_HORZ_BACK_PORCH_MASK</dfn>   0x00ff0000</u></td></tr>
<tr><th id="1268">1268</th><td><u>#       define  <dfn class="macro" id="_M/RADEON_EXCL_HORZ_EXCLUSIVE_EN" data-ref="_M/RADEON_EXCL_HORZ_EXCLUSIVE_EN">RADEON_EXCL_HORZ_EXCLUSIVE_EN</dfn>      0x80000000</u></td></tr>
<tr><th id="1269">1269</th><td><u>#define <dfn class="macro" id="_M/RADEON_OV0_EXCLUSIVE_VERT" data-ref="_M/RADEON_OV0_EXCLUSIVE_VERT">RADEON_OV0_EXCLUSIVE_VERT</dfn>           0x040C</u></td></tr>
<tr><th id="1270">1270</th><td><u>#       define  <dfn class="macro" id="_M/RADEON_EXCL_VERT_START_MASK" data-ref="_M/RADEON_EXCL_VERT_START_MASK">RADEON_EXCL_VERT_START_MASK</dfn>        0x000003ff</u></td></tr>
<tr><th id="1271">1271</th><td><u>#       define  <dfn class="macro" id="_M/RADEON_EXCL_VERT_END_MASK" data-ref="_M/RADEON_EXCL_VERT_END_MASK">RADEON_EXCL_VERT_END_MASK</dfn>          0x03ff0000</u></td></tr>
<tr><th id="1272">1272</th><td><u>#define <dfn class="macro" id="_M/RADEON_OV0_FILTER_CNTL" data-ref="_M/RADEON_OV0_FILTER_CNTL">RADEON_OV0_FILTER_CNTL</dfn>              0x04A0</u></td></tr>
<tr><th id="1273">1273</th><td><u>#       define <dfn class="macro" id="_M/RADEON_FILTER_PROGRAMMABLE_COEF" data-ref="_M/RADEON_FILTER_PROGRAMMABLE_COEF">RADEON_FILTER_PROGRAMMABLE_COEF</dfn>            0x0</u></td></tr>
<tr><th id="1274">1274</th><td><u>#       define <dfn class="macro" id="_M/RADEON_FILTER_HC_COEF_HORZ_Y" data-ref="_M/RADEON_FILTER_HC_COEF_HORZ_Y">RADEON_FILTER_HC_COEF_HORZ_Y</dfn>               0x1</u></td></tr>
<tr><th id="1275">1275</th><td><u>#       define <dfn class="macro" id="_M/RADEON_FILTER_HC_COEF_HORZ_UV" data-ref="_M/RADEON_FILTER_HC_COEF_HORZ_UV">RADEON_FILTER_HC_COEF_HORZ_UV</dfn>              0x2</u></td></tr>
<tr><th id="1276">1276</th><td><u>#       define <dfn class="macro" id="_M/RADEON_FILTER_HC_COEF_VERT_Y" data-ref="_M/RADEON_FILTER_HC_COEF_VERT_Y">RADEON_FILTER_HC_COEF_VERT_Y</dfn>               0x4</u></td></tr>
<tr><th id="1277">1277</th><td><u>#       define <dfn class="macro" id="_M/RADEON_FILTER_HC_COEF_VERT_UV" data-ref="_M/RADEON_FILTER_HC_COEF_VERT_UV">RADEON_FILTER_HC_COEF_VERT_UV</dfn>              0x8</u></td></tr>
<tr><th id="1278">1278</th><td><u>#       define <dfn class="macro" id="_M/RADEON_FILTER_HARDCODED_COEF" data-ref="_M/RADEON_FILTER_HARDCODED_COEF">RADEON_FILTER_HARDCODED_COEF</dfn>               0xf</u></td></tr>
<tr><th id="1279">1279</th><td><u>#       define <dfn class="macro" id="_M/RADEON_FILTER_COEF_MASK" data-ref="_M/RADEON_FILTER_COEF_MASK">RADEON_FILTER_COEF_MASK</dfn>                    0xf</u></td></tr>
<tr><th id="1280">1280</th><td></td></tr>
<tr><th id="1281">1281</th><td><u>#define <dfn class="macro" id="_M/RADEON_OV0_FOUR_TAP_COEF_0" data-ref="_M/RADEON_OV0_FOUR_TAP_COEF_0">RADEON_OV0_FOUR_TAP_COEF_0</dfn>          0x04B0</u></td></tr>
<tr><th id="1282">1282</th><td><u>#define <dfn class="macro" id="_M/RADEON_OV0_FOUR_TAP_COEF_1" data-ref="_M/RADEON_OV0_FOUR_TAP_COEF_1">RADEON_OV0_FOUR_TAP_COEF_1</dfn>          0x04B4</u></td></tr>
<tr><th id="1283">1283</th><td><u>#define <dfn class="macro" id="_M/RADEON_OV0_FOUR_TAP_COEF_2" data-ref="_M/RADEON_OV0_FOUR_TAP_COEF_2">RADEON_OV0_FOUR_TAP_COEF_2</dfn>          0x04B8</u></td></tr>
<tr><th id="1284">1284</th><td><u>#define <dfn class="macro" id="_M/RADEON_OV0_FOUR_TAP_COEF_3" data-ref="_M/RADEON_OV0_FOUR_TAP_COEF_3">RADEON_OV0_FOUR_TAP_COEF_3</dfn>          0x04BC</u></td></tr>
<tr><th id="1285">1285</th><td><u>#define <dfn class="macro" id="_M/RADEON_OV0_FOUR_TAP_COEF_4" data-ref="_M/RADEON_OV0_FOUR_TAP_COEF_4">RADEON_OV0_FOUR_TAP_COEF_4</dfn>          0x04C0</u></td></tr>
<tr><th id="1286">1286</th><td><u>#define <dfn class="macro" id="_M/RADEON_OV0_FLAG_CNTL" data-ref="_M/RADEON_OV0_FLAG_CNTL">RADEON_OV0_FLAG_CNTL</dfn>                0x04DC</u></td></tr>
<tr><th id="1287">1287</th><td><u>#define <dfn class="macro" id="_M/RADEON_OV0_GAMMA_000_00F" data-ref="_M/RADEON_OV0_GAMMA_000_00F">RADEON_OV0_GAMMA_000_00F</dfn>            0x0d40</u></td></tr>
<tr><th id="1288">1288</th><td><u>#define <dfn class="macro" id="_M/RADEON_OV0_GAMMA_010_01F" data-ref="_M/RADEON_OV0_GAMMA_010_01F">RADEON_OV0_GAMMA_010_01F</dfn>            0x0d44</u></td></tr>
<tr><th id="1289">1289</th><td><u>#define <dfn class="macro" id="_M/RADEON_OV0_GAMMA_020_03F" data-ref="_M/RADEON_OV0_GAMMA_020_03F">RADEON_OV0_GAMMA_020_03F</dfn>            0x0d48</u></td></tr>
<tr><th id="1290">1290</th><td><u>#define <dfn class="macro" id="_M/RADEON_OV0_GAMMA_040_07F" data-ref="_M/RADEON_OV0_GAMMA_040_07F">RADEON_OV0_GAMMA_040_07F</dfn>            0x0d4c</u></td></tr>
<tr><th id="1291">1291</th><td><u>#define <dfn class="macro" id="_M/RADEON_OV0_GAMMA_080_0BF" data-ref="_M/RADEON_OV0_GAMMA_080_0BF">RADEON_OV0_GAMMA_080_0BF</dfn>            0x0e00</u></td></tr>
<tr><th id="1292">1292</th><td><u>#define <dfn class="macro" id="_M/RADEON_OV0_GAMMA_0C0_0FF" data-ref="_M/RADEON_OV0_GAMMA_0C0_0FF">RADEON_OV0_GAMMA_0C0_0FF</dfn>            0x0e04</u></td></tr>
<tr><th id="1293">1293</th><td><u>#define <dfn class="macro" id="_M/RADEON_OV0_GAMMA_100_13F" data-ref="_M/RADEON_OV0_GAMMA_100_13F">RADEON_OV0_GAMMA_100_13F</dfn>            0x0e08</u></td></tr>
<tr><th id="1294">1294</th><td><u>#define <dfn class="macro" id="_M/RADEON_OV0_GAMMA_140_17F" data-ref="_M/RADEON_OV0_GAMMA_140_17F">RADEON_OV0_GAMMA_140_17F</dfn>            0x0e0c</u></td></tr>
<tr><th id="1295">1295</th><td><u>#define <dfn class="macro" id="_M/RADEON_OV0_GAMMA_180_1BF" data-ref="_M/RADEON_OV0_GAMMA_180_1BF">RADEON_OV0_GAMMA_180_1BF</dfn>            0x0e10</u></td></tr>
<tr><th id="1296">1296</th><td><u>#define <dfn class="macro" id="_M/RADEON_OV0_GAMMA_1C0_1FF" data-ref="_M/RADEON_OV0_GAMMA_1C0_1FF">RADEON_OV0_GAMMA_1C0_1FF</dfn>            0x0e14</u></td></tr>
<tr><th id="1297">1297</th><td><u>#define <dfn class="macro" id="_M/RADEON_OV0_GAMMA_200_23F" data-ref="_M/RADEON_OV0_GAMMA_200_23F">RADEON_OV0_GAMMA_200_23F</dfn>            0x0e18</u></td></tr>
<tr><th id="1298">1298</th><td><u>#define <dfn class="macro" id="_M/RADEON_OV0_GAMMA_240_27F" data-ref="_M/RADEON_OV0_GAMMA_240_27F">RADEON_OV0_GAMMA_240_27F</dfn>            0x0e1c</u></td></tr>
<tr><th id="1299">1299</th><td><u>#define <dfn class="macro" id="_M/RADEON_OV0_GAMMA_280_2BF" data-ref="_M/RADEON_OV0_GAMMA_280_2BF">RADEON_OV0_GAMMA_280_2BF</dfn>            0x0e20</u></td></tr>
<tr><th id="1300">1300</th><td><u>#define <dfn class="macro" id="_M/RADEON_OV0_GAMMA_2C0_2FF" data-ref="_M/RADEON_OV0_GAMMA_2C0_2FF">RADEON_OV0_GAMMA_2C0_2FF</dfn>            0x0e24</u></td></tr>
<tr><th id="1301">1301</th><td><u>#define <dfn class="macro" id="_M/RADEON_OV0_GAMMA_300_33F" data-ref="_M/RADEON_OV0_GAMMA_300_33F">RADEON_OV0_GAMMA_300_33F</dfn>            0x0e28</u></td></tr>
<tr><th id="1302">1302</th><td><u>#define <dfn class="macro" id="_M/RADEON_OV0_GAMMA_340_37F" data-ref="_M/RADEON_OV0_GAMMA_340_37F">RADEON_OV0_GAMMA_340_37F</dfn>            0x0e2c</u></td></tr>
<tr><th id="1303">1303</th><td><u>#define <dfn class="macro" id="_M/RADEON_OV0_GAMMA_380_3BF" data-ref="_M/RADEON_OV0_GAMMA_380_3BF">RADEON_OV0_GAMMA_380_3BF</dfn>            0x0d50</u></td></tr>
<tr><th id="1304">1304</th><td><u>#define <dfn class="macro" id="_M/RADEON_OV0_GAMMA_3C0_3FF" data-ref="_M/RADEON_OV0_GAMMA_3C0_3FF">RADEON_OV0_GAMMA_3C0_3FF</dfn>            0x0d54</u></td></tr>
<tr><th id="1305">1305</th><td><u>#define <dfn class="macro" id="_M/RADEON_OV0_GRAPHICS_KEY_CLR_LOW" data-ref="_M/RADEON_OV0_GRAPHICS_KEY_CLR_LOW">RADEON_OV0_GRAPHICS_KEY_CLR_LOW</dfn>     0x04EC</u></td></tr>
<tr><th id="1306">1306</th><td><u>#define <dfn class="macro" id="_M/RADEON_OV0_GRAPHICS_KEY_CLR_HIGH" data-ref="_M/RADEON_OV0_GRAPHICS_KEY_CLR_HIGH">RADEON_OV0_GRAPHICS_KEY_CLR_HIGH</dfn>    0x04F0</u></td></tr>
<tr><th id="1307">1307</th><td><u>#define <dfn class="macro" id="_M/RADEON_OV0_H_INC" data-ref="_M/RADEON_OV0_H_INC">RADEON_OV0_H_INC</dfn>                    0x0480</u></td></tr>
<tr><th id="1308">1308</th><td><u>#define <dfn class="macro" id="_M/RADEON_OV0_KEY_CNTL" data-ref="_M/RADEON_OV0_KEY_CNTL">RADEON_OV0_KEY_CNTL</dfn>                 0x04F4</u></td></tr>
<tr><th id="1309">1309</th><td><u>#       define  <dfn class="macro" id="_M/RADEON_VIDEO_KEY_FN_MASK" data-ref="_M/RADEON_VIDEO_KEY_FN_MASK">RADEON_VIDEO_KEY_FN_MASK</dfn>    0x00000003L</u></td></tr>
<tr><th id="1310">1310</th><td><u>#       define  <dfn class="macro" id="_M/RADEON_VIDEO_KEY_FN_FALSE" data-ref="_M/RADEON_VIDEO_KEY_FN_FALSE">RADEON_VIDEO_KEY_FN_FALSE</dfn>   0x00000000L</u></td></tr>
<tr><th id="1311">1311</th><td><u>#       define  <dfn class="macro" id="_M/RADEON_VIDEO_KEY_FN_TRUE" data-ref="_M/RADEON_VIDEO_KEY_FN_TRUE">RADEON_VIDEO_KEY_FN_TRUE</dfn>    0x00000001L</u></td></tr>
<tr><th id="1312">1312</th><td><u>#       define  <dfn class="macro" id="_M/RADEON_VIDEO_KEY_FN_EQ" data-ref="_M/RADEON_VIDEO_KEY_FN_EQ">RADEON_VIDEO_KEY_FN_EQ</dfn>      0x00000002L</u></td></tr>
<tr><th id="1313">1313</th><td><u>#       define  <dfn class="macro" id="_M/RADEON_VIDEO_KEY_FN_NE" data-ref="_M/RADEON_VIDEO_KEY_FN_NE">RADEON_VIDEO_KEY_FN_NE</dfn>      0x00000003L</u></td></tr>
<tr><th id="1314">1314</th><td><u>#       define  <dfn class="macro" id="_M/RADEON_GRAPHIC_KEY_FN_MASK" data-ref="_M/RADEON_GRAPHIC_KEY_FN_MASK">RADEON_GRAPHIC_KEY_FN_MASK</dfn>  0x00000030L</u></td></tr>
<tr><th id="1315">1315</th><td><u>#       define  <dfn class="macro" id="_M/RADEON_GRAPHIC_KEY_FN_FALSE" data-ref="_M/RADEON_GRAPHIC_KEY_FN_FALSE">RADEON_GRAPHIC_KEY_FN_FALSE</dfn> 0x00000000L</u></td></tr>
<tr><th id="1316">1316</th><td><u>#       define  <dfn class="macro" id="_M/RADEON_GRAPHIC_KEY_FN_TRUE" data-ref="_M/RADEON_GRAPHIC_KEY_FN_TRUE">RADEON_GRAPHIC_KEY_FN_TRUE</dfn>  0x00000010L</u></td></tr>
<tr><th id="1317">1317</th><td><u>#       define  <dfn class="macro" id="_M/RADEON_GRAPHIC_KEY_FN_EQ" data-ref="_M/RADEON_GRAPHIC_KEY_FN_EQ">RADEON_GRAPHIC_KEY_FN_EQ</dfn>    0x00000020L</u></td></tr>
<tr><th id="1318">1318</th><td><u>#       define  <dfn class="macro" id="_M/RADEON_GRAPHIC_KEY_FN_NE" data-ref="_M/RADEON_GRAPHIC_KEY_FN_NE">RADEON_GRAPHIC_KEY_FN_NE</dfn>    0x00000030L</u></td></tr>
<tr><th id="1319">1319</th><td><u>#       define  <dfn class="macro" id="_M/RADEON_CMP_MIX_MASK" data-ref="_M/RADEON_CMP_MIX_MASK">RADEON_CMP_MIX_MASK</dfn>         0x00000100L</u></td></tr>
<tr><th id="1320">1320</th><td><u>#       define  <dfn class="macro" id="_M/RADEON_CMP_MIX_OR" data-ref="_M/RADEON_CMP_MIX_OR">RADEON_CMP_MIX_OR</dfn>           0x00000000L</u></td></tr>
<tr><th id="1321">1321</th><td><u>#       define  <dfn class="macro" id="_M/RADEON_CMP_MIX_AND" data-ref="_M/RADEON_CMP_MIX_AND">RADEON_CMP_MIX_AND</dfn>          0x00000100L</u></td></tr>
<tr><th id="1322">1322</th><td><u>#define <dfn class="macro" id="_M/RADEON_OV0_LIN_TRANS_A" data-ref="_M/RADEON_OV0_LIN_TRANS_A">RADEON_OV0_LIN_TRANS_A</dfn>              0x0d20</u></td></tr>
<tr><th id="1323">1323</th><td><u>#define <dfn class="macro" id="_M/RADEON_OV0_LIN_TRANS_B" data-ref="_M/RADEON_OV0_LIN_TRANS_B">RADEON_OV0_LIN_TRANS_B</dfn>              0x0d24</u></td></tr>
<tr><th id="1324">1324</th><td><u>#define <dfn class="macro" id="_M/RADEON_OV0_LIN_TRANS_C" data-ref="_M/RADEON_OV0_LIN_TRANS_C">RADEON_OV0_LIN_TRANS_C</dfn>              0x0d28</u></td></tr>
<tr><th id="1325">1325</th><td><u>#define <dfn class="macro" id="_M/RADEON_OV0_LIN_TRANS_D" data-ref="_M/RADEON_OV0_LIN_TRANS_D">RADEON_OV0_LIN_TRANS_D</dfn>              0x0d2c</u></td></tr>
<tr><th id="1326">1326</th><td><u>#define <dfn class="macro" id="_M/RADEON_OV0_LIN_TRANS_E" data-ref="_M/RADEON_OV0_LIN_TRANS_E">RADEON_OV0_LIN_TRANS_E</dfn>              0x0d30</u></td></tr>
<tr><th id="1327">1327</th><td><u>#define <dfn class="macro" id="_M/RADEON_OV0_LIN_TRANS_F" data-ref="_M/RADEON_OV0_LIN_TRANS_F">RADEON_OV0_LIN_TRANS_F</dfn>              0x0d34</u></td></tr>
<tr><th id="1328">1328</th><td><u>#define <dfn class="macro" id="_M/RADEON_OV0_P1_BLANK_LINES_AT_TOP" data-ref="_M/RADEON_OV0_P1_BLANK_LINES_AT_TOP">RADEON_OV0_P1_BLANK_LINES_AT_TOP</dfn>    0x0430</u></td></tr>
<tr><th id="1329">1329</th><td><u>#       define  <dfn class="macro" id="_M/RADEON_P1_BLNK_LN_AT_TOP_M1_MASK" data-ref="_M/RADEON_P1_BLNK_LN_AT_TOP_M1_MASK">RADEON_P1_BLNK_LN_AT_TOP_M1_MASK</dfn>   0x00000fffL</u></td></tr>
<tr><th id="1330">1330</th><td><u>#       define  <dfn class="macro" id="_M/RADEON_P1_ACTIVE_LINES_M1" data-ref="_M/RADEON_P1_ACTIVE_LINES_M1">RADEON_P1_ACTIVE_LINES_M1</dfn>          0x0fff0000L</u></td></tr>
<tr><th id="1331">1331</th><td><u>#define <dfn class="macro" id="_M/RADEON_OV0_P1_H_ACCUM_INIT" data-ref="_M/RADEON_OV0_P1_H_ACCUM_INIT">RADEON_OV0_P1_H_ACCUM_INIT</dfn>          0x0488</u></td></tr>
<tr><th id="1332">1332</th><td><u>#define <dfn class="macro" id="_M/RADEON_OV0_P1_V_ACCUM_INIT" data-ref="_M/RADEON_OV0_P1_V_ACCUM_INIT">RADEON_OV0_P1_V_ACCUM_INIT</dfn>          0x0428</u></td></tr>
<tr><th id="1333">1333</th><td><u>#       define  <dfn class="macro" id="_M/RADEON_OV0_P1_MAX_LN_IN_PER_LN_OUT" data-ref="_M/RADEON_OV0_P1_MAX_LN_IN_PER_LN_OUT">RADEON_OV0_P1_MAX_LN_IN_PER_LN_OUT</dfn> 0x00000003L</u></td></tr>
<tr><th id="1334">1334</th><td><u>#       define  <dfn class="macro" id="_M/RADEON_OV0_P1_V_ACCUM_INIT_MASK" data-ref="_M/RADEON_OV0_P1_V_ACCUM_INIT_MASK">RADEON_OV0_P1_V_ACCUM_INIT_MASK</dfn>    0x01ff8000L</u></td></tr>
<tr><th id="1335">1335</th><td><u>#define <dfn class="macro" id="_M/RADEON_OV0_P1_X_START_END" data-ref="_M/RADEON_OV0_P1_X_START_END">RADEON_OV0_P1_X_START_END</dfn>           0x0494</u></td></tr>
<tr><th id="1336">1336</th><td><u>#define <dfn class="macro" id="_M/RADEON_OV0_P2_X_START_END" data-ref="_M/RADEON_OV0_P2_X_START_END">RADEON_OV0_P2_X_START_END</dfn>           0x0498</u></td></tr>
<tr><th id="1337">1337</th><td><u>#define <dfn class="macro" id="_M/RADEON_OV0_P23_BLANK_LINES_AT_TOP" data-ref="_M/RADEON_OV0_P23_BLANK_LINES_AT_TOP">RADEON_OV0_P23_BLANK_LINES_AT_TOP</dfn>   0x0434</u></td></tr>
<tr><th id="1338">1338</th><td><u>#       define  <dfn class="macro" id="_M/RADEON_P23_BLNK_LN_AT_TOP_M1_MASK" data-ref="_M/RADEON_P23_BLNK_LN_AT_TOP_M1_MASK">RADEON_P23_BLNK_LN_AT_TOP_M1_MASK</dfn>  0x000007ffL</u></td></tr>
<tr><th id="1339">1339</th><td><u>#       define  <dfn class="macro" id="_M/RADEON_P23_ACTIVE_LINES_M1" data-ref="_M/RADEON_P23_ACTIVE_LINES_M1">RADEON_P23_ACTIVE_LINES_M1</dfn>         0x07ff0000L</u></td></tr>
<tr><th id="1340">1340</th><td><u>#define <dfn class="macro" id="_M/RADEON_OV0_P23_H_ACCUM_INIT" data-ref="_M/RADEON_OV0_P23_H_ACCUM_INIT">RADEON_OV0_P23_H_ACCUM_INIT</dfn>         0x048C</u></td></tr>
<tr><th id="1341">1341</th><td><u>#define <dfn class="macro" id="_M/RADEON_OV0_P23_V_ACCUM_INIT" data-ref="_M/RADEON_OV0_P23_V_ACCUM_INIT">RADEON_OV0_P23_V_ACCUM_INIT</dfn>         0x042C</u></td></tr>
<tr><th id="1342">1342</th><td><u>#define <dfn class="macro" id="_M/RADEON_OV0_P3_X_START_END" data-ref="_M/RADEON_OV0_P3_X_START_END">RADEON_OV0_P3_X_START_END</dfn>           0x049C</u></td></tr>
<tr><th id="1343">1343</th><td><u>#define <dfn class="macro" id="_M/RADEON_OV0_REG_LOAD_CNTL" data-ref="_M/RADEON_OV0_REG_LOAD_CNTL">RADEON_OV0_REG_LOAD_CNTL</dfn>            0x0410</u></td></tr>
<tr><th id="1344">1344</th><td><u>#       define  <dfn class="macro" id="_M/RADEON_REG_LD_CTL_LOCK" data-ref="_M/RADEON_REG_LD_CTL_LOCK">RADEON_REG_LD_CTL_LOCK</dfn>                 0x00000001L</u></td></tr>
<tr><th id="1345">1345</th><td><u>#       define  <dfn class="macro" id="_M/RADEON_REG_LD_CTL_VBLANK_DURING_LOCK" data-ref="_M/RADEON_REG_LD_CTL_VBLANK_DURING_LOCK">RADEON_REG_LD_CTL_VBLANK_DURING_LOCK</dfn>   0x00000002L</u></td></tr>
<tr><th id="1346">1346</th><td><u>#       define  <dfn class="macro" id="_M/RADEON_REG_LD_CTL_STALL_GUI_UNTIL_FLIP" data-ref="_M/RADEON_REG_LD_CTL_STALL_GUI_UNTIL_FLIP">RADEON_REG_LD_CTL_STALL_GUI_UNTIL_FLIP</dfn> 0x00000004L</u></td></tr>
<tr><th id="1347">1347</th><td><u>#       define  <dfn class="macro" id="_M/RADEON_REG_LD_CTL_LOCK_READBACK" data-ref="_M/RADEON_REG_LD_CTL_LOCK_READBACK">RADEON_REG_LD_CTL_LOCK_READBACK</dfn>        0x00000008L</u></td></tr>
<tr><th id="1348">1348</th><td><u>#       define  <dfn class="macro" id="_M/RADEON_REG_LD_CTL_FLIP_READBACK" data-ref="_M/RADEON_REG_LD_CTL_FLIP_READBACK">RADEON_REG_LD_CTL_FLIP_READBACK</dfn>        0x00000010L</u></td></tr>
<tr><th id="1349">1349</th><td><u>#define <dfn class="macro" id="_M/RADEON_OV0_SCALE_CNTL" data-ref="_M/RADEON_OV0_SCALE_CNTL">RADEON_OV0_SCALE_CNTL</dfn>               0x0420</u></td></tr>
<tr><th id="1350">1350</th><td><u>#       define  <dfn class="macro" id="_M/RADEON_SCALER_HORZ_PICK_NEAREST" data-ref="_M/RADEON_SCALER_HORZ_PICK_NEAREST">RADEON_SCALER_HORZ_PICK_NEAREST</dfn>    0x00000004L</u></td></tr>
<tr><th id="1351">1351</th><td><u>#       define  <dfn class="macro" id="_M/RADEON_SCALER_VERT_PICK_NEAREST" data-ref="_M/RADEON_SCALER_VERT_PICK_NEAREST">RADEON_SCALER_VERT_PICK_NEAREST</dfn>    0x00000008L</u></td></tr>
<tr><th id="1352">1352</th><td><u>#       define  <dfn class="macro" id="_M/RADEON_SCALER_SIGNED_UV" data-ref="_M/RADEON_SCALER_SIGNED_UV">RADEON_SCALER_SIGNED_UV</dfn>            0x00000010L</u></td></tr>
<tr><th id="1353">1353</th><td><u>#       define  <dfn class="macro" id="_M/RADEON_SCALER_GAMMA_SEL_MASK" data-ref="_M/RADEON_SCALER_GAMMA_SEL_MASK">RADEON_SCALER_GAMMA_SEL_MASK</dfn>       0x00000060L</u></td></tr>
<tr><th id="1354">1354</th><td><u>#       define  <dfn class="macro" id="_M/RADEON_SCALER_GAMMA_SEL_BRIGHT" data-ref="_M/RADEON_SCALER_GAMMA_SEL_BRIGHT">RADEON_SCALER_GAMMA_SEL_BRIGHT</dfn>     0x00000000L</u></td></tr>
<tr><th id="1355">1355</th><td><u>#       define  <dfn class="macro" id="_M/RADEON_SCALER_GAMMA_SEL_G22" data-ref="_M/RADEON_SCALER_GAMMA_SEL_G22">RADEON_SCALER_GAMMA_SEL_G22</dfn>        0x00000020L</u></td></tr>
<tr><th id="1356">1356</th><td><u>#       define  <dfn class="macro" id="_M/RADEON_SCALER_GAMMA_SEL_G18" data-ref="_M/RADEON_SCALER_GAMMA_SEL_G18">RADEON_SCALER_GAMMA_SEL_G18</dfn>        0x00000040L</u></td></tr>
<tr><th id="1357">1357</th><td><u>#       define  <dfn class="macro" id="_M/RADEON_SCALER_GAMMA_SEL_G14" data-ref="_M/RADEON_SCALER_GAMMA_SEL_G14">RADEON_SCALER_GAMMA_SEL_G14</dfn>        0x00000060L</u></td></tr>
<tr><th id="1358">1358</th><td><u>#       define  <dfn class="macro" id="_M/RADEON_SCALER_COMCORE_SHIFT_UP_ONE" data-ref="_M/RADEON_SCALER_COMCORE_SHIFT_UP_ONE">RADEON_SCALER_COMCORE_SHIFT_UP_ONE</dfn> 0x00000080L</u></td></tr>
<tr><th id="1359">1359</th><td><u>#       define  <dfn class="macro" id="_M/RADEON_SCALER_SURFAC_FORMAT" data-ref="_M/RADEON_SCALER_SURFAC_FORMAT">RADEON_SCALER_SURFAC_FORMAT</dfn>        0x00000f00L</u></td></tr>
<tr><th id="1360">1360</th><td><u>#       define  <dfn class="macro" id="_M/RADEON_SCALER_SOURCE_15BPP" data-ref="_M/RADEON_SCALER_SOURCE_15BPP">RADEON_SCALER_SOURCE_15BPP</dfn>         0x00000300L</u></td></tr>
<tr><th id="1361">1361</th><td><u>#       define  <dfn class="macro" id="_M/RADEON_SCALER_SOURCE_16BPP" data-ref="_M/RADEON_SCALER_SOURCE_16BPP">RADEON_SCALER_SOURCE_16BPP</dfn>         0x00000400L</u></td></tr>
<tr><th id="1362">1362</th><td><u>#       define  <dfn class="macro" id="_M/RADEON_SCALER_SOURCE_32BPP" data-ref="_M/RADEON_SCALER_SOURCE_32BPP">RADEON_SCALER_SOURCE_32BPP</dfn>         0x00000600L</u></td></tr>
<tr><th id="1363">1363</th><td><u>#       define  <dfn class="macro" id="_M/RADEON_SCALER_SOURCE_YUV9" data-ref="_M/RADEON_SCALER_SOURCE_YUV9">RADEON_SCALER_SOURCE_YUV9</dfn>          0x00000900L</u></td></tr>
<tr><th id="1364">1364</th><td><u>#       define  <dfn class="macro" id="_M/RADEON_SCALER_SOURCE_YUV12" data-ref="_M/RADEON_SCALER_SOURCE_YUV12">RADEON_SCALER_SOURCE_YUV12</dfn>         0x00000A00L</u></td></tr>
<tr><th id="1365">1365</th><td><u>#       define  <dfn class="macro" id="_M/RADEON_SCALER_SOURCE_VYUY422" data-ref="_M/RADEON_SCALER_SOURCE_VYUY422">RADEON_SCALER_SOURCE_VYUY422</dfn>       0x00000B00L</u></td></tr>
<tr><th id="1366">1366</th><td><u>#       define  <dfn class="macro" id="_M/RADEON_SCALER_SOURCE_YVYU422" data-ref="_M/RADEON_SCALER_SOURCE_YVYU422">RADEON_SCALER_SOURCE_YVYU422</dfn>       0x00000C00L</u></td></tr>
<tr><th id="1367">1367</th><td><u>#       define  <dfn class="macro" id="_M/RADEON_SCALER_ADAPTIVE_DEINT" data-ref="_M/RADEON_SCALER_ADAPTIVE_DEINT">RADEON_SCALER_ADAPTIVE_DEINT</dfn>       0x00001000L</u></td></tr>
<tr><th id="1368">1368</th><td><u>#       define  <dfn class="macro" id="_M/RADEON_SCALER_TEMPORAL_DEINT" data-ref="_M/RADEON_SCALER_TEMPORAL_DEINT">RADEON_SCALER_TEMPORAL_DEINT</dfn>       0x00002000L</u></td></tr>
<tr><th id="1369">1369</th><td><u>#       define  <dfn class="macro" id="_M/RADEON_SCALER_CRTC_SEL" data-ref="_M/RADEON_SCALER_CRTC_SEL">RADEON_SCALER_CRTC_SEL</dfn>             0x00004000L</u></td></tr>
<tr><th id="1370">1370</th><td><u>#       define  <dfn class="macro" id="_M/RADEON_SCALER_SMART_SWITCH" data-ref="_M/RADEON_SCALER_SMART_SWITCH">RADEON_SCALER_SMART_SWITCH</dfn>         0x00008000L</u></td></tr>
<tr><th id="1371">1371</th><td><u>#       define  <dfn class="macro" id="_M/RADEON_SCALER_BURST_PER_PLANE" data-ref="_M/RADEON_SCALER_BURST_PER_PLANE">RADEON_SCALER_BURST_PER_PLANE</dfn>      0x007F0000L</u></td></tr>
<tr><th id="1372">1372</th><td><u>#       define  <dfn class="macro" id="_M/RADEON_SCALER_DOUBLE_BUFFER" data-ref="_M/RADEON_SCALER_DOUBLE_BUFFER">RADEON_SCALER_DOUBLE_BUFFER</dfn>        0x01000000L</u></td></tr>
<tr><th id="1373">1373</th><td><u>#       define  <dfn class="macro" id="_M/RADEON_SCALER_DIS_LIMIT" data-ref="_M/RADEON_SCALER_DIS_LIMIT">RADEON_SCALER_DIS_LIMIT</dfn>            0x08000000L</u></td></tr>
<tr><th id="1374">1374</th><td><u>#       define  <dfn class="macro" id="_M/RADEON_SCALER_LIN_TRANS_BYPASS" data-ref="_M/RADEON_SCALER_LIN_TRANS_BYPASS">RADEON_SCALER_LIN_TRANS_BYPASS</dfn>     0x10000000L</u></td></tr>
<tr><th id="1375">1375</th><td><u>#       define  <dfn class="macro" id="_M/RADEON_SCALER_INT_EMU" data-ref="_M/RADEON_SCALER_INT_EMU">RADEON_SCALER_INT_EMU</dfn>              0x20000000L</u></td></tr>
<tr><th id="1376">1376</th><td><u>#       define  <dfn class="macro" id="_M/RADEON_SCALER_ENABLE" data-ref="_M/RADEON_SCALER_ENABLE">RADEON_SCALER_ENABLE</dfn>               0x40000000L</u></td></tr>
<tr><th id="1377">1377</th><td><u>#       define  <dfn class="macro" id="_M/RADEON_SCALER_SOFT_RESET" data-ref="_M/RADEON_SCALER_SOFT_RESET">RADEON_SCALER_SOFT_RESET</dfn>           0x80000000L</u></td></tr>
<tr><th id="1378">1378</th><td><u>#define <dfn class="macro" id="_M/RADEON_OV0_STEP_BY" data-ref="_M/RADEON_OV0_STEP_BY">RADEON_OV0_STEP_BY</dfn>                  0x0484</u></td></tr>
<tr><th id="1379">1379</th><td><u>#define <dfn class="macro" id="_M/RADEON_OV0_TEST" data-ref="_M/RADEON_OV0_TEST">RADEON_OV0_TEST</dfn>                     0x04F8</u></td></tr>
<tr><th id="1380">1380</th><td><u>#define <dfn class="macro" id="_M/RADEON_OV0_V_INC" data-ref="_M/RADEON_OV0_V_INC">RADEON_OV0_V_INC</dfn>                    0x0424</u></td></tr>
<tr><th id="1381">1381</th><td><u>#define <dfn class="macro" id="_M/RADEON_OV0_VID_BUF_PITCH0_VALUE" data-ref="_M/RADEON_OV0_VID_BUF_PITCH0_VALUE">RADEON_OV0_VID_BUF_PITCH0_VALUE</dfn>     0x0460</u></td></tr>
<tr><th id="1382">1382</th><td><u>#define <dfn class="macro" id="_M/RADEON_OV0_VID_BUF_PITCH1_VALUE" data-ref="_M/RADEON_OV0_VID_BUF_PITCH1_VALUE">RADEON_OV0_VID_BUF_PITCH1_VALUE</dfn>     0x0464</u></td></tr>
<tr><th id="1383">1383</th><td><u>#define <dfn class="macro" id="_M/RADEON_OV0_VID_BUF0_BASE_ADRS" data-ref="_M/RADEON_OV0_VID_BUF0_BASE_ADRS">RADEON_OV0_VID_BUF0_BASE_ADRS</dfn>       0x0440</u></td></tr>
<tr><th id="1384">1384</th><td><u>#       define  <dfn class="macro" id="_M/RADEON_VIF_BUF0_PITCH_SEL" data-ref="_M/RADEON_VIF_BUF0_PITCH_SEL">RADEON_VIF_BUF0_PITCH_SEL</dfn>          0x00000001L</u></td></tr>
<tr><th id="1385">1385</th><td><u>#       define  <dfn class="macro" id="_M/RADEON_VIF_BUF0_TILE_ADRS" data-ref="_M/RADEON_VIF_BUF0_TILE_ADRS">RADEON_VIF_BUF0_TILE_ADRS</dfn>          0x00000002L</u></td></tr>
<tr><th id="1386">1386</th><td><u>#       define  <dfn class="macro" id="_M/RADEON_VIF_BUF0_BASE_ADRS_MASK" data-ref="_M/RADEON_VIF_BUF0_BASE_ADRS_MASK">RADEON_VIF_BUF0_BASE_ADRS_MASK</dfn>     0x03fffff0L</u></td></tr>
<tr><th id="1387">1387</th><td><u>#       define  <dfn class="macro" id="_M/RADEON_VIF_BUF0_1ST_LINE_LSBS_MASK" data-ref="_M/RADEON_VIF_BUF0_1ST_LINE_LSBS_MASK">RADEON_VIF_BUF0_1ST_LINE_LSBS_MASK</dfn> 0x48000000L</u></td></tr>
<tr><th id="1388">1388</th><td><u>#define <dfn class="macro" id="_M/RADEON_OV0_VID_BUF1_BASE_ADRS" data-ref="_M/RADEON_OV0_VID_BUF1_BASE_ADRS">RADEON_OV0_VID_BUF1_BASE_ADRS</dfn>       0x0444</u></td></tr>
<tr><th id="1389">1389</th><td><u>#       define  <dfn class="macro" id="_M/RADEON_VIF_BUF1_PITCH_SEL" data-ref="_M/RADEON_VIF_BUF1_PITCH_SEL">RADEON_VIF_BUF1_PITCH_SEL</dfn>          0x00000001L</u></td></tr>
<tr><th id="1390">1390</th><td><u>#       define  <dfn class="macro" id="_M/RADEON_VIF_BUF1_TILE_ADRS" data-ref="_M/RADEON_VIF_BUF1_TILE_ADRS">RADEON_VIF_BUF1_TILE_ADRS</dfn>          0x00000002L</u></td></tr>
<tr><th id="1391">1391</th><td><u>#       define  <dfn class="macro" id="_M/RADEON_VIF_BUF1_BASE_ADRS_MASK" data-ref="_M/RADEON_VIF_BUF1_BASE_ADRS_MASK">RADEON_VIF_BUF1_BASE_ADRS_MASK</dfn>     0x03fffff0L</u></td></tr>
<tr><th id="1392">1392</th><td><u>#       define  <dfn class="macro" id="_M/RADEON_VIF_BUF1_1ST_LINE_LSBS_MASK" data-ref="_M/RADEON_VIF_BUF1_1ST_LINE_LSBS_MASK">RADEON_VIF_BUF1_1ST_LINE_LSBS_MASK</dfn> 0x48000000L</u></td></tr>
<tr><th id="1393">1393</th><td><u>#define <dfn class="macro" id="_M/RADEON_OV0_VID_BUF2_BASE_ADRS" data-ref="_M/RADEON_OV0_VID_BUF2_BASE_ADRS">RADEON_OV0_VID_BUF2_BASE_ADRS</dfn>       0x0448</u></td></tr>
<tr><th id="1394">1394</th><td><u>#       define  <dfn class="macro" id="_M/RADEON_VIF_BUF2_PITCH_SEL" data-ref="_M/RADEON_VIF_BUF2_PITCH_SEL">RADEON_VIF_BUF2_PITCH_SEL</dfn>          0x00000001L</u></td></tr>
<tr><th id="1395">1395</th><td><u>#       define  <dfn class="macro" id="_M/RADEON_VIF_BUF2_TILE_ADRS" data-ref="_M/RADEON_VIF_BUF2_TILE_ADRS">RADEON_VIF_BUF2_TILE_ADRS</dfn>          0x00000002L</u></td></tr>
<tr><th id="1396">1396</th><td><u>#       define  <dfn class="macro" id="_M/RADEON_VIF_BUF2_BASE_ADRS_MASK" data-ref="_M/RADEON_VIF_BUF2_BASE_ADRS_MASK">RADEON_VIF_BUF2_BASE_ADRS_MASK</dfn>     0x03fffff0L</u></td></tr>
<tr><th id="1397">1397</th><td><u>#       define  <dfn class="macro" id="_M/RADEON_VIF_BUF2_1ST_LINE_LSBS_MASK" data-ref="_M/RADEON_VIF_BUF2_1ST_LINE_LSBS_MASK">RADEON_VIF_BUF2_1ST_LINE_LSBS_MASK</dfn> 0x48000000L</u></td></tr>
<tr><th id="1398">1398</th><td><u>#define <dfn class="macro" id="_M/RADEON_OV0_VID_BUF3_BASE_ADRS" data-ref="_M/RADEON_OV0_VID_BUF3_BASE_ADRS">RADEON_OV0_VID_BUF3_BASE_ADRS</dfn>       0x044C</u></td></tr>
<tr><th id="1399">1399</th><td><u>#define <dfn class="macro" id="_M/RADEON_OV0_VID_BUF4_BASE_ADRS" data-ref="_M/RADEON_OV0_VID_BUF4_BASE_ADRS">RADEON_OV0_VID_BUF4_BASE_ADRS</dfn>       0x0450</u></td></tr>
<tr><th id="1400">1400</th><td><u>#define <dfn class="macro" id="_M/RADEON_OV0_VID_BUF5_BASE_ADRS" data-ref="_M/RADEON_OV0_VID_BUF5_BASE_ADRS">RADEON_OV0_VID_BUF5_BASE_ADRS</dfn>       0x0454</u></td></tr>
<tr><th id="1401">1401</th><td><u>#define <dfn class="macro" id="_M/RADEON_OV0_VIDEO_KEY_CLR_HIGH" data-ref="_M/RADEON_OV0_VIDEO_KEY_CLR_HIGH">RADEON_OV0_VIDEO_KEY_CLR_HIGH</dfn>       0x04E8</u></td></tr>
<tr><th id="1402">1402</th><td><u>#define <dfn class="macro" id="_M/RADEON_OV0_VIDEO_KEY_CLR_LOW" data-ref="_M/RADEON_OV0_VIDEO_KEY_CLR_LOW">RADEON_OV0_VIDEO_KEY_CLR_LOW</dfn>        0x04E4</u></td></tr>
<tr><th id="1403">1403</th><td><u>#define <dfn class="macro" id="_M/RADEON_OV0_Y_X_START" data-ref="_M/RADEON_OV0_Y_X_START">RADEON_OV0_Y_X_START</dfn>                0x0400</u></td></tr>
<tr><th id="1404">1404</th><td><u>#define <dfn class="macro" id="_M/RADEON_OV0_Y_X_END" data-ref="_M/RADEON_OV0_Y_X_END">RADEON_OV0_Y_X_END</dfn>                  0x0404</u></td></tr>
<tr><th id="1405">1405</th><td><u>#define <dfn class="macro" id="_M/RADEON_OV1_Y_X_START" data-ref="_M/RADEON_OV1_Y_X_START">RADEON_OV1_Y_X_START</dfn>                0x0600</u></td></tr>
<tr><th id="1406">1406</th><td><u>#define <dfn class="macro" id="_M/RADEON_OV1_Y_X_END" data-ref="_M/RADEON_OV1_Y_X_END">RADEON_OV1_Y_X_END</dfn>                  0x0604</u></td></tr>
<tr><th id="1407">1407</th><td><u>#define <dfn class="macro" id="_M/RADEON_OVR_CLR" data-ref="_M/RADEON_OVR_CLR">RADEON_OVR_CLR</dfn>                      0x0230</u></td></tr>
<tr><th id="1408">1408</th><td><u>#define <dfn class="macro" id="_M/RADEON_OVR_WID_LEFT_RIGHT" data-ref="_M/RADEON_OVR_WID_LEFT_RIGHT">RADEON_OVR_WID_LEFT_RIGHT</dfn>           0x0234</u></td></tr>
<tr><th id="1409">1409</th><td><u>#define <dfn class="macro" id="_M/RADEON_OVR_WID_TOP_BOTTOM" data-ref="_M/RADEON_OVR_WID_TOP_BOTTOM">RADEON_OVR_WID_TOP_BOTTOM</dfn>           0x0238</u></td></tr>
<tr><th id="1410">1410</th><td><u>#define <dfn class="macro" id="_M/RADEON_OVR2_CLR" data-ref="_M/RADEON_OVR2_CLR">RADEON_OVR2_CLR</dfn>                     0x0330</u></td></tr>
<tr><th id="1411">1411</th><td><u>#define <dfn class="macro" id="_M/RADEON_OVR2_WID_LEFT_RIGHT" data-ref="_M/RADEON_OVR2_WID_LEFT_RIGHT">RADEON_OVR2_WID_LEFT_RIGHT</dfn>          0x0334</u></td></tr>
<tr><th id="1412">1412</th><td><u>#define <dfn class="macro" id="_M/RADEON_OVR2_WID_TOP_BOTTOM" data-ref="_M/RADEON_OVR2_WID_TOP_BOTTOM">RADEON_OVR2_WID_TOP_BOTTOM</dfn>          0x0338</u></td></tr>
<tr><th id="1413">1413</th><td></td></tr>
<tr><th id="1414">1414</th><td><i>/* first capture unit */</i></td></tr>
<tr><th id="1415">1415</th><td></td></tr>
<tr><th id="1416">1416</th><td><u>#define <dfn class="macro" id="_M/RADEON_CAP0_BUF0_OFFSET" data-ref="_M/RADEON_CAP0_BUF0_OFFSET">RADEON_CAP0_BUF0_OFFSET</dfn>           0x0920</u></td></tr>
<tr><th id="1417">1417</th><td><u>#define <dfn class="macro" id="_M/RADEON_CAP0_BUF1_OFFSET" data-ref="_M/RADEON_CAP0_BUF1_OFFSET">RADEON_CAP0_BUF1_OFFSET</dfn>           0x0924</u></td></tr>
<tr><th id="1418">1418</th><td><u>#define <dfn class="macro" id="_M/RADEON_CAP0_BUF0_EVEN_OFFSET" data-ref="_M/RADEON_CAP0_BUF0_EVEN_OFFSET">RADEON_CAP0_BUF0_EVEN_OFFSET</dfn>      0x0928</u></td></tr>
<tr><th id="1419">1419</th><td><u>#define <dfn class="macro" id="_M/RADEON_CAP0_BUF1_EVEN_OFFSET" data-ref="_M/RADEON_CAP0_BUF1_EVEN_OFFSET">RADEON_CAP0_BUF1_EVEN_OFFSET</dfn>      0x092C</u></td></tr>
<tr><th id="1420">1420</th><td></td></tr>
<tr><th id="1421">1421</th><td><u>#define <dfn class="macro" id="_M/RADEON_CAP0_BUF_PITCH" data-ref="_M/RADEON_CAP0_BUF_PITCH">RADEON_CAP0_BUF_PITCH</dfn>             0x0930</u></td></tr>
<tr><th id="1422">1422</th><td><u>#define <dfn class="macro" id="_M/RADEON_CAP0_V_WINDOW" data-ref="_M/RADEON_CAP0_V_WINDOW">RADEON_CAP0_V_WINDOW</dfn>              0x0934</u></td></tr>
<tr><th id="1423">1423</th><td><u>#define <dfn class="macro" id="_M/RADEON_CAP0_H_WINDOW" data-ref="_M/RADEON_CAP0_H_WINDOW">RADEON_CAP0_H_WINDOW</dfn>              0x0938</u></td></tr>
<tr><th id="1424">1424</th><td><u>#define <dfn class="macro" id="_M/RADEON_CAP0_VBI0_OFFSET" data-ref="_M/RADEON_CAP0_VBI0_OFFSET">RADEON_CAP0_VBI0_OFFSET</dfn>           0x093C</u></td></tr>
<tr><th id="1425">1425</th><td><u>#define <dfn class="macro" id="_M/RADEON_CAP0_VBI1_OFFSET" data-ref="_M/RADEON_CAP0_VBI1_OFFSET">RADEON_CAP0_VBI1_OFFSET</dfn>           0x0940</u></td></tr>
<tr><th id="1426">1426</th><td><u>#define <dfn class="macro" id="_M/RADEON_CAP0_VBI_V_WINDOW" data-ref="_M/RADEON_CAP0_VBI_V_WINDOW">RADEON_CAP0_VBI_V_WINDOW</dfn>          0x0944</u></td></tr>
<tr><th id="1427">1427</th><td><u>#define <dfn class="macro" id="_M/RADEON_CAP0_VBI_H_WINDOW" data-ref="_M/RADEON_CAP0_VBI_H_WINDOW">RADEON_CAP0_VBI_H_WINDOW</dfn>          0x0948</u></td></tr>
<tr><th id="1428">1428</th><td><u>#define <dfn class="macro" id="_M/RADEON_CAP0_PORT_MODE_CNTL" data-ref="_M/RADEON_CAP0_PORT_MODE_CNTL">RADEON_CAP0_PORT_MODE_CNTL</dfn>        0x094C</u></td></tr>
<tr><th id="1429">1429</th><td><u>#define <dfn class="macro" id="_M/RADEON_CAP0_TRIG_CNTL" data-ref="_M/RADEON_CAP0_TRIG_CNTL">RADEON_CAP0_TRIG_CNTL</dfn>             0x0950</u></td></tr>
<tr><th id="1430">1430</th><td><u>#define <dfn class="macro" id="_M/RADEON_CAP0_DEBUG" data-ref="_M/RADEON_CAP0_DEBUG">RADEON_CAP0_DEBUG</dfn>                 0x0954</u></td></tr>
<tr><th id="1431">1431</th><td><u>#define <dfn class="macro" id="_M/RADEON_CAP0_CONFIG" data-ref="_M/RADEON_CAP0_CONFIG">RADEON_CAP0_CONFIG</dfn>                0x0958</u></td></tr>
<tr><th id="1432">1432</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CAP0_CONFIG_CONTINUOS" data-ref="_M/RADEON_CAP0_CONFIG_CONTINUOS">RADEON_CAP0_CONFIG_CONTINUOS</dfn>          0x00000001</u></td></tr>
<tr><th id="1433">1433</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CAP0_CONFIG_START_FIELD_EVEN" data-ref="_M/RADEON_CAP0_CONFIG_START_FIELD_EVEN">RADEON_CAP0_CONFIG_START_FIELD_EVEN</dfn>   0x00000002</u></td></tr>
<tr><th id="1434">1434</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CAP0_CONFIG_START_BUF_GET" data-ref="_M/RADEON_CAP0_CONFIG_START_BUF_GET">RADEON_CAP0_CONFIG_START_BUF_GET</dfn>      0x00000004</u></td></tr>
<tr><th id="1435">1435</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CAP0_CONFIG_START_BUF_SET" data-ref="_M/RADEON_CAP0_CONFIG_START_BUF_SET">RADEON_CAP0_CONFIG_START_BUF_SET</dfn>      0x00000008</u></td></tr>
<tr><th id="1436">1436</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CAP0_CONFIG_BUF_TYPE_ALT" data-ref="_M/RADEON_CAP0_CONFIG_BUF_TYPE_ALT">RADEON_CAP0_CONFIG_BUF_TYPE_ALT</dfn>       0x00000010</u></td></tr>
<tr><th id="1437">1437</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CAP0_CONFIG_BUF_TYPE_FRAME" data-ref="_M/RADEON_CAP0_CONFIG_BUF_TYPE_FRAME">RADEON_CAP0_CONFIG_BUF_TYPE_FRAME</dfn>     0x00000020</u></td></tr>
<tr><th id="1438">1438</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CAP0_CONFIG_ONESHOT_MODE_FRAME" data-ref="_M/RADEON_CAP0_CONFIG_ONESHOT_MODE_FRAME">RADEON_CAP0_CONFIG_ONESHOT_MODE_FRAME</dfn> 0x00000040</u></td></tr>
<tr><th id="1439">1439</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CAP0_CONFIG_BUF_MODE_DOUBLE" data-ref="_M/RADEON_CAP0_CONFIG_BUF_MODE_DOUBLE">RADEON_CAP0_CONFIG_BUF_MODE_DOUBLE</dfn>    0x00000080</u></td></tr>
<tr><th id="1440">1440</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CAP0_CONFIG_BUF_MODE_TRIPLE" data-ref="_M/RADEON_CAP0_CONFIG_BUF_MODE_TRIPLE">RADEON_CAP0_CONFIG_BUF_MODE_TRIPLE</dfn>    0x00000100</u></td></tr>
<tr><th id="1441">1441</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CAP0_CONFIG_MIRROR_EN" data-ref="_M/RADEON_CAP0_CONFIG_MIRROR_EN">RADEON_CAP0_CONFIG_MIRROR_EN</dfn>          0x00000200</u></td></tr>
<tr><th id="1442">1442</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CAP0_CONFIG_ONESHOT_MIRROR_EN" data-ref="_M/RADEON_CAP0_CONFIG_ONESHOT_MIRROR_EN">RADEON_CAP0_CONFIG_ONESHOT_MIRROR_EN</dfn>  0x00000400</u></td></tr>
<tr><th id="1443">1443</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CAP0_CONFIG_VIDEO_SIGNED_UV" data-ref="_M/RADEON_CAP0_CONFIG_VIDEO_SIGNED_UV">RADEON_CAP0_CONFIG_VIDEO_SIGNED_UV</dfn>    0x00000800</u></td></tr>
<tr><th id="1444">1444</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CAP0_CONFIG_ANC_DECODE_EN" data-ref="_M/RADEON_CAP0_CONFIG_ANC_DECODE_EN">RADEON_CAP0_CONFIG_ANC_DECODE_EN</dfn>      0x00001000</u></td></tr>
<tr><th id="1445">1445</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CAP0_CONFIG_VBI_EN" data-ref="_M/RADEON_CAP0_CONFIG_VBI_EN">RADEON_CAP0_CONFIG_VBI_EN</dfn>             0x00002000</u></td></tr>
<tr><th id="1446">1446</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CAP0_CONFIG_SOFT_PULL_DOWN_EN" data-ref="_M/RADEON_CAP0_CONFIG_SOFT_PULL_DOWN_EN">RADEON_CAP0_CONFIG_SOFT_PULL_DOWN_EN</dfn>  0x00004000</u></td></tr>
<tr><th id="1447">1447</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CAP0_CONFIG_VIP_EXTEND_FLAG_EN" data-ref="_M/RADEON_CAP0_CONFIG_VIP_EXTEND_FLAG_EN">RADEON_CAP0_CONFIG_VIP_EXTEND_FLAG_EN</dfn> 0x00008000</u></td></tr>
<tr><th id="1448">1448</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CAP0_CONFIG_FAKE_FIELD_EN" data-ref="_M/RADEON_CAP0_CONFIG_FAKE_FIELD_EN">RADEON_CAP0_CONFIG_FAKE_FIELD_EN</dfn>      0x00010000</u></td></tr>
<tr><th id="1449">1449</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CAP0_CONFIG_ODD_ONE_MORE_LINE" data-ref="_M/RADEON_CAP0_CONFIG_ODD_ONE_MORE_LINE">RADEON_CAP0_CONFIG_ODD_ONE_MORE_LINE</dfn>  0x00020000</u></td></tr>
<tr><th id="1450">1450</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CAP0_CONFIG_EVEN_ONE_MORE_LINE" data-ref="_M/RADEON_CAP0_CONFIG_EVEN_ONE_MORE_LINE">RADEON_CAP0_CONFIG_EVEN_ONE_MORE_LINE</dfn> 0x00040000</u></td></tr>
<tr><th id="1451">1451</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CAP0_CONFIG_HORZ_DIVIDE_2" data-ref="_M/RADEON_CAP0_CONFIG_HORZ_DIVIDE_2">RADEON_CAP0_CONFIG_HORZ_DIVIDE_2</dfn>      0x00080000</u></td></tr>
<tr><th id="1452">1452</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CAP0_CONFIG_HORZ_DIVIDE_4" data-ref="_M/RADEON_CAP0_CONFIG_HORZ_DIVIDE_4">RADEON_CAP0_CONFIG_HORZ_DIVIDE_4</dfn>      0x00100000</u></td></tr>
<tr><th id="1453">1453</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CAP0_CONFIG_VERT_DIVIDE_2" data-ref="_M/RADEON_CAP0_CONFIG_VERT_DIVIDE_2">RADEON_CAP0_CONFIG_VERT_DIVIDE_2</dfn>      0x00200000</u></td></tr>
<tr><th id="1454">1454</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CAP0_CONFIG_VERT_DIVIDE_4" data-ref="_M/RADEON_CAP0_CONFIG_VERT_DIVIDE_4">RADEON_CAP0_CONFIG_VERT_DIVIDE_4</dfn>      0x00400000</u></td></tr>
<tr><th id="1455">1455</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CAP0_CONFIG_FORMAT_BROOKTREE" data-ref="_M/RADEON_CAP0_CONFIG_FORMAT_BROOKTREE">RADEON_CAP0_CONFIG_FORMAT_BROOKTREE</dfn>   0x00000000</u></td></tr>
<tr><th id="1456">1456</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CAP0_CONFIG_FORMAT_CCIR656" data-ref="_M/RADEON_CAP0_CONFIG_FORMAT_CCIR656">RADEON_CAP0_CONFIG_FORMAT_CCIR656</dfn>     0x00800000</u></td></tr>
<tr><th id="1457">1457</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CAP0_CONFIG_FORMAT_ZV" data-ref="_M/RADEON_CAP0_CONFIG_FORMAT_ZV">RADEON_CAP0_CONFIG_FORMAT_ZV</dfn>          0x01000000</u></td></tr>
<tr><th id="1458">1458</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CAP0_CONFIG_FORMAT_VIP" data-ref="_M/RADEON_CAP0_CONFIG_FORMAT_VIP">RADEON_CAP0_CONFIG_FORMAT_VIP</dfn>         0x01800000</u></td></tr>
<tr><th id="1459">1459</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CAP0_CONFIG_FORMAT_TRANSPORT" data-ref="_M/RADEON_CAP0_CONFIG_FORMAT_TRANSPORT">RADEON_CAP0_CONFIG_FORMAT_TRANSPORT</dfn>   0x02000000</u></td></tr>
<tr><th id="1460">1460</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CAP0_CONFIG_HORZ_DECIMATOR" data-ref="_M/RADEON_CAP0_CONFIG_HORZ_DECIMATOR">RADEON_CAP0_CONFIG_HORZ_DECIMATOR</dfn>     0x04000000</u></td></tr>
<tr><th id="1461">1461</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CAP0_CONFIG_VIDEO_IN_YVYU422" data-ref="_M/RADEON_CAP0_CONFIG_VIDEO_IN_YVYU422">RADEON_CAP0_CONFIG_VIDEO_IN_YVYU422</dfn>   0x00000000</u></td></tr>
<tr><th id="1462">1462</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CAP0_CONFIG_VIDEO_IN_VYUY422" data-ref="_M/RADEON_CAP0_CONFIG_VIDEO_IN_VYUY422">RADEON_CAP0_CONFIG_VIDEO_IN_VYUY422</dfn>   0x20000000</u></td></tr>
<tr><th id="1463">1463</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CAP0_CONFIG_VBI_DIVIDE_2" data-ref="_M/RADEON_CAP0_CONFIG_VBI_DIVIDE_2">RADEON_CAP0_CONFIG_VBI_DIVIDE_2</dfn>       0x40000000</u></td></tr>
<tr><th id="1464">1464</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CAP0_CONFIG_VBI_DIVIDE_4" data-ref="_M/RADEON_CAP0_CONFIG_VBI_DIVIDE_4">RADEON_CAP0_CONFIG_VBI_DIVIDE_4</dfn>       0x80000000</u></td></tr>
<tr><th id="1465">1465</th><td><u>#define <dfn class="macro" id="_M/RADEON_CAP0_ANC_ODD_OFFSET" data-ref="_M/RADEON_CAP0_ANC_ODD_OFFSET">RADEON_CAP0_ANC_ODD_OFFSET</dfn>        0x095C</u></td></tr>
<tr><th id="1466">1466</th><td><u>#define <dfn class="macro" id="_M/RADEON_CAP0_ANC_EVEN_OFFSET" data-ref="_M/RADEON_CAP0_ANC_EVEN_OFFSET">RADEON_CAP0_ANC_EVEN_OFFSET</dfn>       0x0960</u></td></tr>
<tr><th id="1467">1467</th><td><u>#define <dfn class="macro" id="_M/RADEON_CAP0_ANC_H_WINDOW" data-ref="_M/RADEON_CAP0_ANC_H_WINDOW">RADEON_CAP0_ANC_H_WINDOW</dfn>          0x0964</u></td></tr>
<tr><th id="1468">1468</th><td><u>#define <dfn class="macro" id="_M/RADEON_CAP0_VIDEO_SYNC_TEST" data-ref="_M/RADEON_CAP0_VIDEO_SYNC_TEST">RADEON_CAP0_VIDEO_SYNC_TEST</dfn>       0x0968</u></td></tr>
<tr><th id="1469">1469</th><td><u>#define <dfn class="macro" id="_M/RADEON_CAP0_ONESHOT_BUF_OFFSET" data-ref="_M/RADEON_CAP0_ONESHOT_BUF_OFFSET">RADEON_CAP0_ONESHOT_BUF_OFFSET</dfn>    0x096C</u></td></tr>
<tr><th id="1470">1470</th><td><u>#define <dfn class="macro" id="_M/RADEON_CAP0_BUF_STATUS" data-ref="_M/RADEON_CAP0_BUF_STATUS">RADEON_CAP0_BUF_STATUS</dfn>            0x0970</u></td></tr>
<tr><th id="1471">1471</th><td><i>/* #define RADEON_CAP0_DWNSC_XRATIO       0x0978 */</i></td></tr>
<tr><th id="1472">1472</th><td><i>/* #define RADEON_CAP0_XSHARPNESS                 0x097C */</i></td></tr>
<tr><th id="1473">1473</th><td><u>#define <dfn class="macro" id="_M/RADEON_CAP0_VBI2_OFFSET" data-ref="_M/RADEON_CAP0_VBI2_OFFSET">RADEON_CAP0_VBI2_OFFSET</dfn>           0x0980</u></td></tr>
<tr><th id="1474">1474</th><td><u>#define <dfn class="macro" id="_M/RADEON_CAP0_VBI3_OFFSET" data-ref="_M/RADEON_CAP0_VBI3_OFFSET">RADEON_CAP0_VBI3_OFFSET</dfn>           0x0984</u></td></tr>
<tr><th id="1475">1475</th><td><u>#define <dfn class="macro" id="_M/RADEON_CAP0_ANC2_OFFSET" data-ref="_M/RADEON_CAP0_ANC2_OFFSET">RADEON_CAP0_ANC2_OFFSET</dfn>           0x0988</u></td></tr>
<tr><th id="1476">1476</th><td><u>#define <dfn class="macro" id="_M/RADEON_CAP0_ANC3_OFFSET" data-ref="_M/RADEON_CAP0_ANC3_OFFSET">RADEON_CAP0_ANC3_OFFSET</dfn>           0x098C</u></td></tr>
<tr><th id="1477">1477</th><td><u>#define <dfn class="macro" id="_M/RADEON_VID_BUFFER_CONTROL" data-ref="_M/RADEON_VID_BUFFER_CONTROL">RADEON_VID_BUFFER_CONTROL</dfn>         0x0900</u></td></tr>
<tr><th id="1478">1478</th><td></td></tr>
<tr><th id="1479">1479</th><td><i>/* second capture unit */</i></td></tr>
<tr><th id="1480">1480</th><td></td></tr>
<tr><th id="1481">1481</th><td><u>#define <dfn class="macro" id="_M/RADEON_CAP1_BUF0_OFFSET" data-ref="_M/RADEON_CAP1_BUF0_OFFSET">RADEON_CAP1_BUF0_OFFSET</dfn>           0x0990</u></td></tr>
<tr><th id="1482">1482</th><td><u>#define <dfn class="macro" id="_M/RADEON_CAP1_BUF1_OFFSET" data-ref="_M/RADEON_CAP1_BUF1_OFFSET">RADEON_CAP1_BUF1_OFFSET</dfn>           0x0994</u></td></tr>
<tr><th id="1483">1483</th><td><u>#define <dfn class="macro" id="_M/RADEON_CAP1_BUF0_EVEN_OFFSET" data-ref="_M/RADEON_CAP1_BUF0_EVEN_OFFSET">RADEON_CAP1_BUF0_EVEN_OFFSET</dfn>      0x0998</u></td></tr>
<tr><th id="1484">1484</th><td><u>#define <dfn class="macro" id="_M/RADEON_CAP1_BUF1_EVEN_OFFSET" data-ref="_M/RADEON_CAP1_BUF1_EVEN_OFFSET">RADEON_CAP1_BUF1_EVEN_OFFSET</dfn>      0x099C</u></td></tr>
<tr><th id="1485">1485</th><td></td></tr>
<tr><th id="1486">1486</th><td><u>#define <dfn class="macro" id="_M/RADEON_CAP1_BUF_PITCH" data-ref="_M/RADEON_CAP1_BUF_PITCH">RADEON_CAP1_BUF_PITCH</dfn>             0x09A0</u></td></tr>
<tr><th id="1487">1487</th><td><u>#define <dfn class="macro" id="_M/RADEON_CAP1_V_WINDOW" data-ref="_M/RADEON_CAP1_V_WINDOW">RADEON_CAP1_V_WINDOW</dfn>              0x09A4</u></td></tr>
<tr><th id="1488">1488</th><td><u>#define <dfn class="macro" id="_M/RADEON_CAP1_H_WINDOW" data-ref="_M/RADEON_CAP1_H_WINDOW">RADEON_CAP1_H_WINDOW</dfn>              0x09A8</u></td></tr>
<tr><th id="1489">1489</th><td><u>#define <dfn class="macro" id="_M/RADEON_CAP1_VBI_ODD_OFFSET" data-ref="_M/RADEON_CAP1_VBI_ODD_OFFSET">RADEON_CAP1_VBI_ODD_OFFSET</dfn>        0x09AC</u></td></tr>
<tr><th id="1490">1490</th><td><u>#define <dfn class="macro" id="_M/RADEON_CAP1_VBI_EVEN_OFFSET" data-ref="_M/RADEON_CAP1_VBI_EVEN_OFFSET">RADEON_CAP1_VBI_EVEN_OFFSET</dfn>       0x09B0</u></td></tr>
<tr><th id="1491">1491</th><td><u>#define <dfn class="macro" id="_M/RADEON_CAP1_VBI_V_WINDOW" data-ref="_M/RADEON_CAP1_VBI_V_WINDOW">RADEON_CAP1_VBI_V_WINDOW</dfn>                  0x09B4</u></td></tr>
<tr><th id="1492">1492</th><td><u>#define <dfn class="macro" id="_M/RADEON_CAP1_VBI_H_WINDOW" data-ref="_M/RADEON_CAP1_VBI_H_WINDOW">RADEON_CAP1_VBI_H_WINDOW</dfn>                  0x09B8</u></td></tr>
<tr><th id="1493">1493</th><td><u>#define <dfn class="macro" id="_M/RADEON_CAP1_PORT_MODE_CNTL" data-ref="_M/RADEON_CAP1_PORT_MODE_CNTL">RADEON_CAP1_PORT_MODE_CNTL</dfn>        0x09BC</u></td></tr>
<tr><th id="1494">1494</th><td><u>#define <dfn class="macro" id="_M/RADEON_CAP1_TRIG_CNTL" data-ref="_M/RADEON_CAP1_TRIG_CNTL">RADEON_CAP1_TRIG_CNTL</dfn>             0x09C0</u></td></tr>
<tr><th id="1495">1495</th><td><u>#define <dfn class="macro" id="_M/RADEON_CAP1_DEBUG" data-ref="_M/RADEON_CAP1_DEBUG">RADEON_CAP1_DEBUG</dfn>                         0x09C4</u></td></tr>
<tr><th id="1496">1496</th><td><u>#define <dfn class="macro" id="_M/RADEON_CAP1_CONFIG" data-ref="_M/RADEON_CAP1_CONFIG">RADEON_CAP1_CONFIG</dfn>                0x09C8</u></td></tr>
<tr><th id="1497">1497</th><td><u>#define <dfn class="macro" id="_M/RADEON_CAP1_ANC_ODD_OFFSET" data-ref="_M/RADEON_CAP1_ANC_ODD_OFFSET">RADEON_CAP1_ANC_ODD_OFFSET</dfn>        0x09CC</u></td></tr>
<tr><th id="1498">1498</th><td><u>#define <dfn class="macro" id="_M/RADEON_CAP1_ANC_EVEN_OFFSET" data-ref="_M/RADEON_CAP1_ANC_EVEN_OFFSET">RADEON_CAP1_ANC_EVEN_OFFSET</dfn>       0x09D0</u></td></tr>
<tr><th id="1499">1499</th><td><u>#define <dfn class="macro" id="_M/RADEON_CAP1_ANC_H_WINDOW" data-ref="_M/RADEON_CAP1_ANC_H_WINDOW">RADEON_CAP1_ANC_H_WINDOW</dfn>                  0x09D4</u></td></tr>
<tr><th id="1500">1500</th><td><u>#define <dfn class="macro" id="_M/RADEON_CAP1_VIDEO_SYNC_TEST" data-ref="_M/RADEON_CAP1_VIDEO_SYNC_TEST">RADEON_CAP1_VIDEO_SYNC_TEST</dfn>       0x09D8</u></td></tr>
<tr><th id="1501">1501</th><td><u>#define <dfn class="macro" id="_M/RADEON_CAP1_ONESHOT_BUF_OFFSET" data-ref="_M/RADEON_CAP1_ONESHOT_BUF_OFFSET">RADEON_CAP1_ONESHOT_BUF_OFFSET</dfn>    0x09DC</u></td></tr>
<tr><th id="1502">1502</th><td><u>#define <dfn class="macro" id="_M/RADEON_CAP1_BUF_STATUS" data-ref="_M/RADEON_CAP1_BUF_STATUS">RADEON_CAP1_BUF_STATUS</dfn>            0x09E0</u></td></tr>
<tr><th id="1503">1503</th><td><u>#define <dfn class="macro" id="_M/RADEON_CAP1_DWNSC_XRATIO" data-ref="_M/RADEON_CAP1_DWNSC_XRATIO">RADEON_CAP1_DWNSC_XRATIO</dfn>                  0x09E8</u></td></tr>
<tr><th id="1504">1504</th><td><u>#define <dfn class="macro" id="_M/RADEON_CAP1_XSHARPNESS" data-ref="_M/RADEON_CAP1_XSHARPNESS">RADEON_CAP1_XSHARPNESS</dfn>            0x09EC</u></td></tr>
<tr><th id="1505">1505</th><td></td></tr>
<tr><th id="1506">1506</th><td><i>/* misc multimedia registers */</i></td></tr>
<tr><th id="1507">1507</th><td></td></tr>
<tr><th id="1508">1508</th><td><u>#define <dfn class="macro" id="_M/RADEON_IDCT_RUNS" data-ref="_M/RADEON_IDCT_RUNS">RADEON_IDCT_RUNS</dfn>                  0x1F80</u></td></tr>
<tr><th id="1509">1509</th><td><u>#define <dfn class="macro" id="_M/RADEON_IDCT_LEVELS" data-ref="_M/RADEON_IDCT_LEVELS">RADEON_IDCT_LEVELS</dfn>                0x1F84</u></td></tr>
<tr><th id="1510">1510</th><td><u>#define <dfn class="macro" id="_M/RADEON_IDCT_CONTROL" data-ref="_M/RADEON_IDCT_CONTROL">RADEON_IDCT_CONTROL</dfn>               0x1FBC</u></td></tr>
<tr><th id="1511">1511</th><td><u>#define <dfn class="macro" id="_M/RADEON_IDCT_AUTH_CONTROL" data-ref="_M/RADEON_IDCT_AUTH_CONTROL">RADEON_IDCT_AUTH_CONTROL</dfn>          0x1F88</u></td></tr>
<tr><th id="1512">1512</th><td><u>#define <dfn class="macro" id="_M/RADEON_IDCT_AUTH" data-ref="_M/RADEON_IDCT_AUTH">RADEON_IDCT_AUTH</dfn>                  0x1F8C</u></td></tr>
<tr><th id="1513">1513</th><td></td></tr>
<tr><th id="1514">1514</th><td><u>#define <dfn class="macro" id="_M/RADEON_P2PLL_CNTL" data-ref="_M/RADEON_P2PLL_CNTL">RADEON_P2PLL_CNTL</dfn>                   0x002a /* P2PLL */</u></td></tr>
<tr><th id="1515">1515</th><td><u>#       define <dfn class="macro" id="_M/RADEON_P2PLL_RESET" data-ref="_M/RADEON_P2PLL_RESET">RADEON_P2PLL_RESET</dfn>                (1 &lt;&lt;  0)</u></td></tr>
<tr><th id="1516">1516</th><td><u>#       define <dfn class="macro" id="_M/RADEON_P2PLL_SLEEP" data-ref="_M/RADEON_P2PLL_SLEEP">RADEON_P2PLL_SLEEP</dfn>                (1 &lt;&lt;  1)</u></td></tr>
<tr><th id="1517">1517</th><td><u>#       define <dfn class="macro" id="_M/RADEON_P2PLL_PVG_MASK" data-ref="_M/RADEON_P2PLL_PVG_MASK">RADEON_P2PLL_PVG_MASK</dfn>             (7 &lt;&lt; 11)</u></td></tr>
<tr><th id="1518">1518</th><td><u>#       define <dfn class="macro" id="_M/RADEON_P2PLL_PVG_SHIFT" data-ref="_M/RADEON_P2PLL_PVG_SHIFT">RADEON_P2PLL_PVG_SHIFT</dfn>            11</u></td></tr>
<tr><th id="1519">1519</th><td><u>#       define <dfn class="macro" id="_M/RADEON_P2PLL_ATOMIC_UPDATE_EN" data-ref="_M/RADEON_P2PLL_ATOMIC_UPDATE_EN">RADEON_P2PLL_ATOMIC_UPDATE_EN</dfn>     (1 &lt;&lt; 16)</u></td></tr>
<tr><th id="1520">1520</th><td><u>#       define <dfn class="macro" id="_M/RADEON_P2PLL_VGA_ATOMIC_UPDATE_EN" data-ref="_M/RADEON_P2PLL_VGA_ATOMIC_UPDATE_EN">RADEON_P2PLL_VGA_ATOMIC_UPDATE_EN</dfn> (1 &lt;&lt; 17)</u></td></tr>
<tr><th id="1521">1521</th><td><u>#       define <dfn class="macro" id="_M/RADEON_P2PLL_ATOMIC_UPDATE_VSYNC" data-ref="_M/RADEON_P2PLL_ATOMIC_UPDATE_VSYNC">RADEON_P2PLL_ATOMIC_UPDATE_VSYNC</dfn>  (1 &lt;&lt; 18)</u></td></tr>
<tr><th id="1522">1522</th><td><u>#define <dfn class="macro" id="_M/RADEON_P2PLL_DIV_0" data-ref="_M/RADEON_P2PLL_DIV_0">RADEON_P2PLL_DIV_0</dfn>                  0x002c</u></td></tr>
<tr><th id="1523">1523</th><td><u>#       define <dfn class="macro" id="_M/RADEON_P2PLL_FB0_DIV_MASK" data-ref="_M/RADEON_P2PLL_FB0_DIV_MASK">RADEON_P2PLL_FB0_DIV_MASK</dfn>    0x07ff</u></td></tr>
<tr><th id="1524">1524</th><td><u>#       define <dfn class="macro" id="_M/RADEON_P2PLL_POST0_DIV_MASK" data-ref="_M/RADEON_P2PLL_POST0_DIV_MASK">RADEON_P2PLL_POST0_DIV_MASK</dfn>  0x00070000</u></td></tr>
<tr><th id="1525">1525</th><td><u>#define <dfn class="macro" id="_M/RADEON_P2PLL_REF_DIV" data-ref="_M/RADEON_P2PLL_REF_DIV">RADEON_P2PLL_REF_DIV</dfn>                0x002B /* PLL */</u></td></tr>
<tr><th id="1526">1526</th><td><u>#       define <dfn class="macro" id="_M/RADEON_P2PLL_REF_DIV_MASK" data-ref="_M/RADEON_P2PLL_REF_DIV_MASK">RADEON_P2PLL_REF_DIV_MASK</dfn>    0x03ff</u></td></tr>
<tr><th id="1527">1527</th><td><u>#       define <dfn class="macro" id="_M/RADEON_P2PLL_ATOMIC_UPDATE_R" data-ref="_M/RADEON_P2PLL_ATOMIC_UPDATE_R">RADEON_P2PLL_ATOMIC_UPDATE_R</dfn> (1 &lt;&lt; 15) /* same as _W */</u></td></tr>
<tr><th id="1528">1528</th><td><u>#       define <dfn class="macro" id="_M/RADEON_P2PLL_ATOMIC_UPDATE_W" data-ref="_M/RADEON_P2PLL_ATOMIC_UPDATE_W">RADEON_P2PLL_ATOMIC_UPDATE_W</dfn> (1 &lt;&lt; 15) /* same as _R */</u></td></tr>
<tr><th id="1529">1529</th><td><u>#       define <dfn class="macro" id="_M/R300_PPLL_REF_DIV_ACC_MASK" data-ref="_M/R300_PPLL_REF_DIV_ACC_MASK">R300_PPLL_REF_DIV_ACC_MASK</dfn>   (0x3ff &lt;&lt; 18)</u></td></tr>
<tr><th id="1530">1530</th><td><u>#       define <dfn class="macro" id="_M/R300_PPLL_REF_DIV_ACC_SHIFT" data-ref="_M/R300_PPLL_REF_DIV_ACC_SHIFT">R300_PPLL_REF_DIV_ACC_SHIFT</dfn>  18</u></td></tr>
<tr><th id="1531">1531</th><td><u>#define <dfn class="macro" id="_M/RADEON_PALETTE_DATA" data-ref="_M/RADEON_PALETTE_DATA">RADEON_PALETTE_DATA</dfn>                 0x00b4</u></td></tr>
<tr><th id="1532">1532</th><td><u>#define <dfn class="macro" id="_M/RADEON_PALETTE_30_DATA" data-ref="_M/RADEON_PALETTE_30_DATA">RADEON_PALETTE_30_DATA</dfn>              0x00b8</u></td></tr>
<tr><th id="1533">1533</th><td><u>#define <dfn class="macro" id="_M/RADEON_PALETTE_INDEX" data-ref="_M/RADEON_PALETTE_INDEX">RADEON_PALETTE_INDEX</dfn>                0x00b0</u></td></tr>
<tr><th id="1534">1534</th><td><u>#define <dfn class="macro" id="_M/RADEON_PCI_GART_PAGE" data-ref="_M/RADEON_PCI_GART_PAGE">RADEON_PCI_GART_PAGE</dfn>                0x017c</u></td></tr>
<tr><th id="1535">1535</th><td><u>#define <dfn class="macro" id="_M/RADEON_PIXCLKS_CNTL" data-ref="_M/RADEON_PIXCLKS_CNTL">RADEON_PIXCLKS_CNTL</dfn>                 0x002d</u></td></tr>
<tr><th id="1536">1536</th><td><u>#       define <dfn class="macro" id="_M/RADEON_PIX2CLK_SRC_SEL_MASK" data-ref="_M/RADEON_PIX2CLK_SRC_SEL_MASK">RADEON_PIX2CLK_SRC_SEL_MASK</dfn>     0x03</u></td></tr>
<tr><th id="1537">1537</th><td><u>#       define <dfn class="macro" id="_M/RADEON_PIX2CLK_SRC_SEL_CPUCLK" data-ref="_M/RADEON_PIX2CLK_SRC_SEL_CPUCLK">RADEON_PIX2CLK_SRC_SEL_CPUCLK</dfn>   0x00</u></td></tr>
<tr><th id="1538">1538</th><td><u>#       define <dfn class="macro" id="_M/RADEON_PIX2CLK_SRC_SEL_PSCANCLK" data-ref="_M/RADEON_PIX2CLK_SRC_SEL_PSCANCLK">RADEON_PIX2CLK_SRC_SEL_PSCANCLK</dfn> 0x01</u></td></tr>
<tr><th id="1539">1539</th><td><u>#       define <dfn class="macro" id="_M/RADEON_PIX2CLK_SRC_SEL_BYTECLK" data-ref="_M/RADEON_PIX2CLK_SRC_SEL_BYTECLK">RADEON_PIX2CLK_SRC_SEL_BYTECLK</dfn>  0x02</u></td></tr>
<tr><th id="1540">1540</th><td><u>#       define <dfn class="macro" id="_M/RADEON_PIX2CLK_SRC_SEL_P2PLLCLK" data-ref="_M/RADEON_PIX2CLK_SRC_SEL_P2PLLCLK">RADEON_PIX2CLK_SRC_SEL_P2PLLCLK</dfn> 0x03</u></td></tr>
<tr><th id="1541">1541</th><td><u>#       define <dfn class="macro" id="_M/RADEON_PIX2CLK_ALWAYS_ONb" data-ref="_M/RADEON_PIX2CLK_ALWAYS_ONb">RADEON_PIX2CLK_ALWAYS_ONb</dfn>       (1&lt;&lt;6)</u></td></tr>
<tr><th id="1542">1542</th><td><u>#       define <dfn class="macro" id="_M/RADEON_PIX2CLK_DAC_ALWAYS_ONb" data-ref="_M/RADEON_PIX2CLK_DAC_ALWAYS_ONb">RADEON_PIX2CLK_DAC_ALWAYS_ONb</dfn>   (1&lt;&lt;7)</u></td></tr>
<tr><th id="1543">1543</th><td><u>#       define <dfn class="macro" id="_M/RADEON_PIXCLK_TV_SRC_SEL" data-ref="_M/RADEON_PIXCLK_TV_SRC_SEL">RADEON_PIXCLK_TV_SRC_SEL</dfn>        (1 &lt;&lt; 8)</u></td></tr>
<tr><th id="1544">1544</th><td><u>#       define <dfn class="macro" id="_M/RADEON_DISP_TVOUT_PIXCLK_TV_ALWAYS_ONb" data-ref="_M/RADEON_DISP_TVOUT_PIXCLK_TV_ALWAYS_ONb">RADEON_DISP_TVOUT_PIXCLK_TV_ALWAYS_ONb</dfn> (1 &lt;&lt; 9)</u></td></tr>
<tr><th id="1545">1545</th><td><u>#       define <dfn class="macro" id="_M/R300_DVOCLK_ALWAYS_ONb" data-ref="_M/R300_DVOCLK_ALWAYS_ONb">R300_DVOCLK_ALWAYS_ONb</dfn>          (1 &lt;&lt; 10)</u></td></tr>
<tr><th id="1546">1546</th><td><u>#       define <dfn class="macro" id="_M/RADEON_PIXCLK_BLEND_ALWAYS_ONb" data-ref="_M/RADEON_PIXCLK_BLEND_ALWAYS_ONb">RADEON_PIXCLK_BLEND_ALWAYS_ONb</dfn>  (1 &lt;&lt; 11)</u></td></tr>
<tr><th id="1547">1547</th><td><u>#       define <dfn class="macro" id="_M/RADEON_PIXCLK_GV_ALWAYS_ONb" data-ref="_M/RADEON_PIXCLK_GV_ALWAYS_ONb">RADEON_PIXCLK_GV_ALWAYS_ONb</dfn>     (1 &lt;&lt; 12)</u></td></tr>
<tr><th id="1548">1548</th><td><u>#       define <dfn class="macro" id="_M/RADEON_PIXCLK_DIG_TMDS_ALWAYS_ONb" data-ref="_M/RADEON_PIXCLK_DIG_TMDS_ALWAYS_ONb">RADEON_PIXCLK_DIG_TMDS_ALWAYS_ONb</dfn> (1 &lt;&lt; 13)</u></td></tr>
<tr><th id="1549">1549</th><td><u>#       define <dfn class="macro" id="_M/R300_PIXCLK_DVO_ALWAYS_ONb" data-ref="_M/R300_PIXCLK_DVO_ALWAYS_ONb">R300_PIXCLK_DVO_ALWAYS_ONb</dfn>      (1 &lt;&lt; 13)</u></td></tr>
<tr><th id="1550">1550</th><td><u>#       define <dfn class="macro" id="_M/RADEON_PIXCLK_LVDS_ALWAYS_ONb" data-ref="_M/RADEON_PIXCLK_LVDS_ALWAYS_ONb">RADEON_PIXCLK_LVDS_ALWAYS_ONb</dfn>   (1 &lt;&lt; 14)</u></td></tr>
<tr><th id="1551">1551</th><td><u>#       define <dfn class="macro" id="_M/RADEON_PIXCLK_TMDS_ALWAYS_ONb" data-ref="_M/RADEON_PIXCLK_TMDS_ALWAYS_ONb">RADEON_PIXCLK_TMDS_ALWAYS_ONb</dfn>   (1 &lt;&lt; 15)</u></td></tr>
<tr><th id="1552">1552</th><td><u>#       define <dfn class="macro" id="_M/R300_PIXCLK_TRANS_ALWAYS_ONb" data-ref="_M/R300_PIXCLK_TRANS_ALWAYS_ONb">R300_PIXCLK_TRANS_ALWAYS_ONb</dfn>    (1 &lt;&lt; 16)</u></td></tr>
<tr><th id="1553">1553</th><td><u>#       define <dfn class="macro" id="_M/R300_PIXCLK_TVO_ALWAYS_ONb" data-ref="_M/R300_PIXCLK_TVO_ALWAYS_ONb">R300_PIXCLK_TVO_ALWAYS_ONb</dfn>      (1 &lt;&lt; 17)</u></td></tr>
<tr><th id="1554">1554</th><td><u>#       define <dfn class="macro" id="_M/R300_P2G2CLK_ALWAYS_ONb" data-ref="_M/R300_P2G2CLK_ALWAYS_ONb">R300_P2G2CLK_ALWAYS_ONb</dfn>         (1 &lt;&lt; 18)</u></td></tr>
<tr><th id="1555">1555</th><td><u>#       define <dfn class="macro" id="_M/R300_P2G2CLK_DAC_ALWAYS_ONb" data-ref="_M/R300_P2G2CLK_DAC_ALWAYS_ONb">R300_P2G2CLK_DAC_ALWAYS_ONb</dfn>     (1 &lt;&lt; 19)</u></td></tr>
<tr><th id="1556">1556</th><td><u>#       define <dfn class="macro" id="_M/R300_DISP_DAC_PIXCLK_DAC2_BLANK_OFF" data-ref="_M/R300_DISP_DAC_PIXCLK_DAC2_BLANK_OFF">R300_DISP_DAC_PIXCLK_DAC2_BLANK_OFF</dfn> (1 &lt;&lt; 23)</u></td></tr>
<tr><th id="1557">1557</th><td><u>#define <dfn class="macro" id="_M/RADEON_PLANE_3D_MASK_C" data-ref="_M/RADEON_PLANE_3D_MASK_C">RADEON_PLANE_3D_MASK_C</dfn>              0x1d44</u></td></tr>
<tr><th id="1558">1558</th><td><u>#define <dfn class="macro" id="_M/RADEON_PLL_TEST_CNTL" data-ref="_M/RADEON_PLL_TEST_CNTL">RADEON_PLL_TEST_CNTL</dfn>                0x0013 /* PLL */</u></td></tr>
<tr><th id="1559">1559</th><td><u>#       define <dfn class="macro" id="_M/RADEON_PLL_MASK_READ_B" data-ref="_M/RADEON_PLL_MASK_READ_B">RADEON_PLL_MASK_READ_B</dfn>          (1 &lt;&lt; 9)</u></td></tr>
<tr><th id="1560">1560</th><td><u>#define <dfn class="macro" id="_M/RADEON_PMI_CAP_ID" data-ref="_M/RADEON_PMI_CAP_ID">RADEON_PMI_CAP_ID</dfn>                   0x0f5c /* PCI */</u></td></tr>
<tr><th id="1561">1561</th><td><u>#define <dfn class="macro" id="_M/RADEON_PMI_DATA" data-ref="_M/RADEON_PMI_DATA">RADEON_PMI_DATA</dfn>                     0x0f63 /* PCI */</u></td></tr>
<tr><th id="1562">1562</th><td><u>#define <dfn class="macro" id="_M/RADEON_PMI_NXT_CAP_PTR" data-ref="_M/RADEON_PMI_NXT_CAP_PTR">RADEON_PMI_NXT_CAP_PTR</dfn>              0x0f5d /* PCI */</u></td></tr>
<tr><th id="1563">1563</th><td><u>#define <dfn class="macro" id="_M/RADEON_PMI_PMC_REG" data-ref="_M/RADEON_PMI_PMC_REG">RADEON_PMI_PMC_REG</dfn>                  0x0f5e /* PCI */</u></td></tr>
<tr><th id="1564">1564</th><td><u>#define <dfn class="macro" id="_M/RADEON_PMI_PMCSR_REG" data-ref="_M/RADEON_PMI_PMCSR_REG">RADEON_PMI_PMCSR_REG</dfn>                0x0f60 /* PCI */</u></td></tr>
<tr><th id="1565">1565</th><td><u>#define <dfn class="macro" id="_M/RADEON_PMI_REGISTER" data-ref="_M/RADEON_PMI_REGISTER">RADEON_PMI_REGISTER</dfn>                 0x0f5c /* PCI */</u></td></tr>
<tr><th id="1566">1566</th><td><u>#define <dfn class="macro" id="_M/RADEON_PPLL_CNTL" data-ref="_M/RADEON_PPLL_CNTL">RADEON_PPLL_CNTL</dfn>                    0x0002 /* PLL */</u></td></tr>
<tr><th id="1567">1567</th><td><u>#       define <dfn class="macro" id="_M/RADEON_PPLL_RESET" data-ref="_M/RADEON_PPLL_RESET">RADEON_PPLL_RESET</dfn>                (1 &lt;&lt;  0)</u></td></tr>
<tr><th id="1568">1568</th><td><u>#       define <dfn class="macro" id="_M/RADEON_PPLL_SLEEP" data-ref="_M/RADEON_PPLL_SLEEP">RADEON_PPLL_SLEEP</dfn>                (1 &lt;&lt;  1)</u></td></tr>
<tr><th id="1569">1569</th><td><u>#       define <dfn class="macro" id="_M/RADEON_PPLL_PVG_MASK" data-ref="_M/RADEON_PPLL_PVG_MASK">RADEON_PPLL_PVG_MASK</dfn>             (7 &lt;&lt; 11)</u></td></tr>
<tr><th id="1570">1570</th><td><u>#       define <dfn class="macro" id="_M/RADEON_PPLL_PVG_SHIFT" data-ref="_M/RADEON_PPLL_PVG_SHIFT">RADEON_PPLL_PVG_SHIFT</dfn>            11</u></td></tr>
<tr><th id="1571">1571</th><td><u>#       define <dfn class="macro" id="_M/RADEON_PPLL_ATOMIC_UPDATE_EN" data-ref="_M/RADEON_PPLL_ATOMIC_UPDATE_EN">RADEON_PPLL_ATOMIC_UPDATE_EN</dfn>     (1 &lt;&lt; 16)</u></td></tr>
<tr><th id="1572">1572</th><td><u>#       define <dfn class="macro" id="_M/RADEON_PPLL_VGA_ATOMIC_UPDATE_EN" data-ref="_M/RADEON_PPLL_VGA_ATOMIC_UPDATE_EN">RADEON_PPLL_VGA_ATOMIC_UPDATE_EN</dfn> (1 &lt;&lt; 17)</u></td></tr>
<tr><th id="1573">1573</th><td><u>#       define <dfn class="macro" id="_M/RADEON_PPLL_ATOMIC_UPDATE_VSYNC" data-ref="_M/RADEON_PPLL_ATOMIC_UPDATE_VSYNC">RADEON_PPLL_ATOMIC_UPDATE_VSYNC</dfn>  (1 &lt;&lt; 18)</u></td></tr>
<tr><th id="1574">1574</th><td><u>#define <dfn class="macro" id="_M/RADEON_PPLL_DIV_0" data-ref="_M/RADEON_PPLL_DIV_0">RADEON_PPLL_DIV_0</dfn>                   0x0004 /* PLL */</u></td></tr>
<tr><th id="1575">1575</th><td><u>#define <dfn class="macro" id="_M/RADEON_PPLL_DIV_1" data-ref="_M/RADEON_PPLL_DIV_1">RADEON_PPLL_DIV_1</dfn>                   0x0005 /* PLL */</u></td></tr>
<tr><th id="1576">1576</th><td><u>#define <dfn class="macro" id="_M/RADEON_PPLL_DIV_2" data-ref="_M/RADEON_PPLL_DIV_2">RADEON_PPLL_DIV_2</dfn>                   0x0006 /* PLL */</u></td></tr>
<tr><th id="1577">1577</th><td><u>#define <dfn class="macro" id="_M/RADEON_PPLL_DIV_3" data-ref="_M/RADEON_PPLL_DIV_3">RADEON_PPLL_DIV_3</dfn>                   0x0007 /* PLL */</u></td></tr>
<tr><th id="1578">1578</th><td><u>#       define <dfn class="macro" id="_M/RADEON_PPLL_FB3_DIV_MASK" data-ref="_M/RADEON_PPLL_FB3_DIV_MASK">RADEON_PPLL_FB3_DIV_MASK</dfn>     0x07ff</u></td></tr>
<tr><th id="1579">1579</th><td><u>#       define <dfn class="macro" id="_M/RADEON_PPLL_POST3_DIV_MASK" data-ref="_M/RADEON_PPLL_POST3_DIV_MASK">RADEON_PPLL_POST3_DIV_MASK</dfn>   0x00070000</u></td></tr>
<tr><th id="1580">1580</th><td><u>#define <dfn class="macro" id="_M/RADEON_PPLL_REF_DIV" data-ref="_M/RADEON_PPLL_REF_DIV">RADEON_PPLL_REF_DIV</dfn>                 0x0003 /* PLL */</u></td></tr>
<tr><th id="1581">1581</th><td><u>#       define <dfn class="macro" id="_M/RADEON_PPLL_REF_DIV_MASK" data-ref="_M/RADEON_PPLL_REF_DIV_MASK">RADEON_PPLL_REF_DIV_MASK</dfn>     0x03ff</u></td></tr>
<tr><th id="1582">1582</th><td><u>#       define <dfn class="macro" id="_M/RADEON_PPLL_ATOMIC_UPDATE_R" data-ref="_M/RADEON_PPLL_ATOMIC_UPDATE_R">RADEON_PPLL_ATOMIC_UPDATE_R</dfn>  (1 &lt;&lt; 15) /* same as _W */</u></td></tr>
<tr><th id="1583">1583</th><td><u>#       define <dfn class="macro" id="_M/RADEON_PPLL_ATOMIC_UPDATE_W" data-ref="_M/RADEON_PPLL_ATOMIC_UPDATE_W">RADEON_PPLL_ATOMIC_UPDATE_W</dfn>  (1 &lt;&lt; 15) /* same as _R */</u></td></tr>
<tr><th id="1584">1584</th><td><u>#define <dfn class="macro" id="_M/RADEON_PWR_MNGMT_CNTL_STATUS" data-ref="_M/RADEON_PWR_MNGMT_CNTL_STATUS">RADEON_PWR_MNGMT_CNTL_STATUS</dfn>        0x0f60 /* PCI */</u></td></tr>
<tr><th id="1585">1585</th><td></td></tr>
<tr><th id="1586">1586</th><td><u>#define <dfn class="macro" id="_M/RADEON_RBBM_GUICNTL" data-ref="_M/RADEON_RBBM_GUICNTL">RADEON_RBBM_GUICNTL</dfn>                 0x172c</u></td></tr>
<tr><th id="1587">1587</th><td><u>#       define <dfn class="macro" id="_M/RADEON_HOST_DATA_SWAP_NONE" data-ref="_M/RADEON_HOST_DATA_SWAP_NONE">RADEON_HOST_DATA_SWAP_NONE</dfn>   (0 &lt;&lt; 0)</u></td></tr>
<tr><th id="1588">1588</th><td><u>#       define <dfn class="macro" id="_M/RADEON_HOST_DATA_SWAP_16BIT" data-ref="_M/RADEON_HOST_DATA_SWAP_16BIT">RADEON_HOST_DATA_SWAP_16BIT</dfn>  (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="1589">1589</th><td><u>#       define <dfn class="macro" id="_M/RADEON_HOST_DATA_SWAP_32BIT" data-ref="_M/RADEON_HOST_DATA_SWAP_32BIT">RADEON_HOST_DATA_SWAP_32BIT</dfn>  (2 &lt;&lt; 0)</u></td></tr>
<tr><th id="1590">1590</th><td><u>#       define <dfn class="macro" id="_M/RADEON_HOST_DATA_SWAP_HDW" data-ref="_M/RADEON_HOST_DATA_SWAP_HDW">RADEON_HOST_DATA_SWAP_HDW</dfn>    (3 &lt;&lt; 0)</u></td></tr>
<tr><th id="1591">1591</th><td><u>#define <dfn class="macro" id="_M/RADEON_RBBM_SOFT_RESET" data-ref="_M/RADEON_RBBM_SOFT_RESET">RADEON_RBBM_SOFT_RESET</dfn>              0x00f0</u></td></tr>
<tr><th id="1592">1592</th><td><u>#       define <dfn class="macro" id="_M/RADEON_SOFT_RESET_CP" data-ref="_M/RADEON_SOFT_RESET_CP">RADEON_SOFT_RESET_CP</dfn>         (1 &lt;&lt;  0)</u></td></tr>
<tr><th id="1593">1593</th><td><u>#       define <dfn class="macro" id="_M/RADEON_SOFT_RESET_HI" data-ref="_M/RADEON_SOFT_RESET_HI">RADEON_SOFT_RESET_HI</dfn>         (1 &lt;&lt;  1)</u></td></tr>
<tr><th id="1594">1594</th><td><u>#       define <dfn class="macro" id="_M/RADEON_SOFT_RESET_SE" data-ref="_M/RADEON_SOFT_RESET_SE">RADEON_SOFT_RESET_SE</dfn>         (1 &lt;&lt;  2)</u></td></tr>
<tr><th id="1595">1595</th><td><u>#       define <dfn class="macro" id="_M/RADEON_SOFT_RESET_RE" data-ref="_M/RADEON_SOFT_RESET_RE">RADEON_SOFT_RESET_RE</dfn>         (1 &lt;&lt;  3)</u></td></tr>
<tr><th id="1596">1596</th><td><u>#       define <dfn class="macro" id="_M/RADEON_SOFT_RESET_PP" data-ref="_M/RADEON_SOFT_RESET_PP">RADEON_SOFT_RESET_PP</dfn>         (1 &lt;&lt;  4)</u></td></tr>
<tr><th id="1597">1597</th><td><u>#       define <dfn class="macro" id="_M/RADEON_SOFT_RESET_E2" data-ref="_M/RADEON_SOFT_RESET_E2">RADEON_SOFT_RESET_E2</dfn>         (1 &lt;&lt;  5)</u></td></tr>
<tr><th id="1598">1598</th><td><u>#       define <dfn class="macro" id="_M/RADEON_SOFT_RESET_RB" data-ref="_M/RADEON_SOFT_RESET_RB">RADEON_SOFT_RESET_RB</dfn>         (1 &lt;&lt;  6)</u></td></tr>
<tr><th id="1599">1599</th><td><u>#       define <dfn class="macro" id="_M/RADEON_SOFT_RESET_HDP" data-ref="_M/RADEON_SOFT_RESET_HDP">RADEON_SOFT_RESET_HDP</dfn>        (1 &lt;&lt;  7)</u></td></tr>
<tr><th id="1600">1600</th><td><u>#define <dfn class="macro" id="_M/RADEON_RBBM_STATUS" data-ref="_M/RADEON_RBBM_STATUS">RADEON_RBBM_STATUS</dfn>                  0x0e40</u></td></tr>
<tr><th id="1601">1601</th><td><u>#       define <dfn class="macro" id="_M/RADEON_RBBM_FIFOCNT_MASK" data-ref="_M/RADEON_RBBM_FIFOCNT_MASK">RADEON_RBBM_FIFOCNT_MASK</dfn>     0x007f</u></td></tr>
<tr><th id="1602">1602</th><td><u>#       define <dfn class="macro" id="_M/RADEON_RBBM_ACTIVE" data-ref="_M/RADEON_RBBM_ACTIVE">RADEON_RBBM_ACTIVE</dfn>           (1 &lt;&lt; 31)</u></td></tr>
<tr><th id="1603">1603</th><td><u>#define <dfn class="macro" id="_M/RADEON_RB2D_DSTCACHE_CTLSTAT" data-ref="_M/RADEON_RB2D_DSTCACHE_CTLSTAT">RADEON_RB2D_DSTCACHE_CTLSTAT</dfn>        0x342c</u></td></tr>
<tr><th id="1604">1604</th><td><u>#       define <dfn class="macro" id="_M/RADEON_RB2D_DC_FLUSH" data-ref="_M/RADEON_RB2D_DC_FLUSH">RADEON_RB2D_DC_FLUSH</dfn>         (3 &lt;&lt; 0)</u></td></tr>
<tr><th id="1605">1605</th><td><u>#       define <dfn class="macro" id="_M/RADEON_RB2D_DC_FREE" data-ref="_M/RADEON_RB2D_DC_FREE">RADEON_RB2D_DC_FREE</dfn>          (3 &lt;&lt; 2)</u></td></tr>
<tr><th id="1606">1606</th><td><u>#       define <dfn class="macro" id="_M/RADEON_RB2D_DC_FLUSH_ALL" data-ref="_M/RADEON_RB2D_DC_FLUSH_ALL">RADEON_RB2D_DC_FLUSH_ALL</dfn>     0xf</u></td></tr>
<tr><th id="1607">1607</th><td><u>#       define <dfn class="macro" id="_M/RADEON_RB2D_DC_BUSY" data-ref="_M/RADEON_RB2D_DC_BUSY">RADEON_RB2D_DC_BUSY</dfn>          (1 &lt;&lt; 31)</u></td></tr>
<tr><th id="1608">1608</th><td><u>#define <dfn class="macro" id="_M/RADEON_RB2D_DSTCACHE_MODE" data-ref="_M/RADEON_RB2D_DSTCACHE_MODE">RADEON_RB2D_DSTCACHE_MODE</dfn>           0x3428</u></td></tr>
<tr><th id="1609">1609</th><td><u>#define <dfn class="macro" id="_M/RADEON_DSTCACHE_CTLSTAT" data-ref="_M/RADEON_DSTCACHE_CTLSTAT">RADEON_DSTCACHE_CTLSTAT</dfn>             0x1714</u></td></tr>
<tr><th id="1610">1610</th><td></td></tr>
<tr><th id="1611">1611</th><td><u>#define <dfn class="macro" id="_M/RADEON_RB3D_ZCACHE_MODE" data-ref="_M/RADEON_RB3D_ZCACHE_MODE">RADEON_RB3D_ZCACHE_MODE</dfn>             0x3250</u></td></tr>
<tr><th id="1612">1612</th><td><u>#define <dfn class="macro" id="_M/RADEON_RB3D_ZCACHE_CTLSTAT" data-ref="_M/RADEON_RB3D_ZCACHE_CTLSTAT">RADEON_RB3D_ZCACHE_CTLSTAT</dfn>          0x3254</u></td></tr>
<tr><th id="1613">1613</th><td><u>#       define <dfn class="macro" id="_M/RADEON_RB3D_ZC_FLUSH_ALL" data-ref="_M/RADEON_RB3D_ZC_FLUSH_ALL">RADEON_RB3D_ZC_FLUSH_ALL</dfn>     0x5</u></td></tr>
<tr><th id="1614">1614</th><td><u>#define <dfn class="macro" id="_M/RADEON_RB3D_DSTCACHE_MODE" data-ref="_M/RADEON_RB3D_DSTCACHE_MODE">RADEON_RB3D_DSTCACHE_MODE</dfn>           0x3258</u></td></tr>
<tr><th id="1615">1615</th><td><u># define <dfn class="macro" id="_M/RADEON_RB3D_DC_CACHE_ENABLE" data-ref="_M/RADEON_RB3D_DC_CACHE_ENABLE">RADEON_RB3D_DC_CACHE_ENABLE</dfn>            (0)</u></td></tr>
<tr><th id="1616">1616</th><td><u># define <dfn class="macro" id="_M/RADEON_RB3D_DC_2D_CACHE_DISABLE" data-ref="_M/RADEON_RB3D_DC_2D_CACHE_DISABLE">RADEON_RB3D_DC_2D_CACHE_DISABLE</dfn>        (1)</u></td></tr>
<tr><th id="1617">1617</th><td><u># define <dfn class="macro" id="_M/RADEON_RB3D_DC_3D_CACHE_DISABLE" data-ref="_M/RADEON_RB3D_DC_3D_CACHE_DISABLE">RADEON_RB3D_DC_3D_CACHE_DISABLE</dfn>        (2)</u></td></tr>
<tr><th id="1618">1618</th><td><u># define <dfn class="macro" id="_M/RADEON_RB3D_DC_CACHE_DISABLE" data-ref="_M/RADEON_RB3D_DC_CACHE_DISABLE">RADEON_RB3D_DC_CACHE_DISABLE</dfn>           (3)</u></td></tr>
<tr><th id="1619">1619</th><td><u># define <dfn class="macro" id="_M/RADEON_RB3D_DC_2D_CACHE_LINESIZE_128" data-ref="_M/RADEON_RB3D_DC_2D_CACHE_LINESIZE_128">RADEON_RB3D_DC_2D_CACHE_LINESIZE_128</dfn>   (1 &lt;&lt; 2)</u></td></tr>
<tr><th id="1620">1620</th><td><u># define <dfn class="macro" id="_M/RADEON_RB3D_DC_3D_CACHE_LINESIZE_128" data-ref="_M/RADEON_RB3D_DC_3D_CACHE_LINESIZE_128">RADEON_RB3D_DC_3D_CACHE_LINESIZE_128</dfn>   (2 &lt;&lt; 2)</u></td></tr>
<tr><th id="1621">1621</th><td><u># define <dfn class="macro" id="_M/RADEON_RB3D_DC_2D_CACHE_AUTOFLUSH" data-ref="_M/RADEON_RB3D_DC_2D_CACHE_AUTOFLUSH">RADEON_RB3D_DC_2D_CACHE_AUTOFLUSH</dfn>      (1 &lt;&lt; 8)</u></td></tr>
<tr><th id="1622">1622</th><td><u># define <dfn class="macro" id="_M/RADEON_RB3D_DC_3D_CACHE_AUTOFLUSH" data-ref="_M/RADEON_RB3D_DC_3D_CACHE_AUTOFLUSH">RADEON_RB3D_DC_3D_CACHE_AUTOFLUSH</dfn>      (2 &lt;&lt; 8)</u></td></tr>
<tr><th id="1623">1623</th><td><u># define <dfn class="macro" id="_M/R200_RB3D_DC_2D_CACHE_AUTOFREE" data-ref="_M/R200_RB3D_DC_2D_CACHE_AUTOFREE">R200_RB3D_DC_2D_CACHE_AUTOFREE</dfn>         (1 &lt;&lt; 10)</u></td></tr>
<tr><th id="1624">1624</th><td><u># define <dfn class="macro" id="_M/R200_RB3D_DC_3D_CACHE_AUTOFREE" data-ref="_M/R200_RB3D_DC_3D_CACHE_AUTOFREE">R200_RB3D_DC_3D_CACHE_AUTOFREE</dfn>         (2 &lt;&lt; 10)</u></td></tr>
<tr><th id="1625">1625</th><td><u># define <dfn class="macro" id="_M/RADEON_RB3D_DC_FORCE_RMW" data-ref="_M/RADEON_RB3D_DC_FORCE_RMW">RADEON_RB3D_DC_FORCE_RMW</dfn>               (1 &lt;&lt; 16)</u></td></tr>
<tr><th id="1626">1626</th><td><u># define <dfn class="macro" id="_M/RADEON_RB3D_DC_DISABLE_RI_FILL" data-ref="_M/RADEON_RB3D_DC_DISABLE_RI_FILL">RADEON_RB3D_DC_DISABLE_RI_FILL</dfn>         (1 &lt;&lt; 24)</u></td></tr>
<tr><th id="1627">1627</th><td><u># define <dfn class="macro" id="_M/RADEON_RB3D_DC_DISABLE_RI_READ" data-ref="_M/RADEON_RB3D_DC_DISABLE_RI_READ">RADEON_RB3D_DC_DISABLE_RI_READ</dfn>         (1 &lt;&lt; 25)</u></td></tr>
<tr><th id="1628">1628</th><td></td></tr>
<tr><th id="1629">1629</th><td><u>#define <dfn class="macro" id="_M/RADEON_RB3D_DSTCACHE_CTLSTAT" data-ref="_M/RADEON_RB3D_DSTCACHE_CTLSTAT">RADEON_RB3D_DSTCACHE_CTLSTAT</dfn>            0x325C</u></td></tr>
<tr><th id="1630">1630</th><td><u># define <dfn class="macro" id="_M/RADEON_RB3D_DC_FLUSH" data-ref="_M/RADEON_RB3D_DC_FLUSH">RADEON_RB3D_DC_FLUSH</dfn>                   (3 &lt;&lt; 0)</u></td></tr>
<tr><th id="1631">1631</th><td><u># define <dfn class="macro" id="_M/RADEON_RB3D_DC_FREE" data-ref="_M/RADEON_RB3D_DC_FREE">RADEON_RB3D_DC_FREE</dfn>                    (3 &lt;&lt; 2)</u></td></tr>
<tr><th id="1632">1632</th><td><u># define <dfn class="macro" id="_M/RADEON_RB3D_DC_FLUSH_ALL" data-ref="_M/RADEON_RB3D_DC_FLUSH_ALL">RADEON_RB3D_DC_FLUSH_ALL</dfn>               0xf</u></td></tr>
<tr><th id="1633">1633</th><td><u># define <dfn class="macro" id="_M/RADEON_RB3D_DC_BUSY" data-ref="_M/RADEON_RB3D_DC_BUSY">RADEON_RB3D_DC_BUSY</dfn>                    (1 &lt;&lt; 31)</u></td></tr>
<tr><th id="1634">1634</th><td></td></tr>
<tr><th id="1635">1635</th><td><u>#define <dfn class="macro" id="_M/RADEON_REG_BASE" data-ref="_M/RADEON_REG_BASE">RADEON_REG_BASE</dfn>                     0x0f18 /* PCI */</u></td></tr>
<tr><th id="1636">1636</th><td><u>#define <dfn class="macro" id="_M/RADEON_REGPROG_INF" data-ref="_M/RADEON_REGPROG_INF">RADEON_REGPROG_INF</dfn>                  0x0f09 /* PCI */</u></td></tr>
<tr><th id="1637">1637</th><td><u>#define <dfn class="macro" id="_M/RADEON_REVISION_ID" data-ref="_M/RADEON_REVISION_ID">RADEON_REVISION_ID</dfn>                  0x0f08 /* PCI */</u></td></tr>
<tr><th id="1638">1638</th><td></td></tr>
<tr><th id="1639">1639</th><td><u>#define <dfn class="macro" id="_M/RADEON_SC_BOTTOM" data-ref="_M/RADEON_SC_BOTTOM">RADEON_SC_BOTTOM</dfn>                    0x164c</u></td></tr>
<tr><th id="1640">1640</th><td><u>#define <dfn class="macro" id="_M/RADEON_SC_BOTTOM_RIGHT" data-ref="_M/RADEON_SC_BOTTOM_RIGHT">RADEON_SC_BOTTOM_RIGHT</dfn>              0x16f0</u></td></tr>
<tr><th id="1641">1641</th><td><u>#define <dfn class="macro" id="_M/RADEON_SC_BOTTOM_RIGHT_C" data-ref="_M/RADEON_SC_BOTTOM_RIGHT_C">RADEON_SC_BOTTOM_RIGHT_C</dfn>            0x1c8c</u></td></tr>
<tr><th id="1642">1642</th><td><u>#define <dfn class="macro" id="_M/RADEON_SC_LEFT" data-ref="_M/RADEON_SC_LEFT">RADEON_SC_LEFT</dfn>                      0x1640</u></td></tr>
<tr><th id="1643">1643</th><td><u>#define <dfn class="macro" id="_M/RADEON_SC_RIGHT" data-ref="_M/RADEON_SC_RIGHT">RADEON_SC_RIGHT</dfn>                     0x1644</u></td></tr>
<tr><th id="1644">1644</th><td><u>#define <dfn class="macro" id="_M/RADEON_SC_TOP" data-ref="_M/RADEON_SC_TOP">RADEON_SC_TOP</dfn>                       0x1648</u></td></tr>
<tr><th id="1645">1645</th><td><u>#define <dfn class="macro" id="_M/RADEON_SC_TOP_LEFT" data-ref="_M/RADEON_SC_TOP_LEFT">RADEON_SC_TOP_LEFT</dfn>                  0x16ec</u></td></tr>
<tr><th id="1646">1646</th><td><u>#define <dfn class="macro" id="_M/RADEON_SC_TOP_LEFT_C" data-ref="_M/RADEON_SC_TOP_LEFT_C">RADEON_SC_TOP_LEFT_C</dfn>                0x1c88</u></td></tr>
<tr><th id="1647">1647</th><td><u>#       define <dfn class="macro" id="_M/RADEON_SC_SIGN_MASK_LO" data-ref="_M/RADEON_SC_SIGN_MASK_LO">RADEON_SC_SIGN_MASK_LO</dfn>       0x8000</u></td></tr>
<tr><th id="1648">1648</th><td><u>#       define <dfn class="macro" id="_M/RADEON_SC_SIGN_MASK_HI" data-ref="_M/RADEON_SC_SIGN_MASK_HI">RADEON_SC_SIGN_MASK_HI</dfn>       0x80000000</u></td></tr>
<tr><th id="1649">1649</th><td><u>#define <dfn class="macro" id="_M/RADEON_M_SPLL_REF_FB_DIV" data-ref="_M/RADEON_M_SPLL_REF_FB_DIV">RADEON_M_SPLL_REF_FB_DIV</dfn>            0x000a /* PLL */</u></td></tr>
<tr><th id="1650">1650</th><td><u>#	define <dfn class="macro" id="_M/RADEON_M_SPLL_REF_DIV_SHIFT" data-ref="_M/RADEON_M_SPLL_REF_DIV_SHIFT">RADEON_M_SPLL_REF_DIV_SHIFT</dfn>  0</u></td></tr>
<tr><th id="1651">1651</th><td><u>#	define <dfn class="macro" id="_M/RADEON_M_SPLL_REF_DIV_MASK" data-ref="_M/RADEON_M_SPLL_REF_DIV_MASK">RADEON_M_SPLL_REF_DIV_MASK</dfn>   0xff</u></td></tr>
<tr><th id="1652">1652</th><td><u>#	define <dfn class="macro" id="_M/RADEON_MPLL_FB_DIV_SHIFT" data-ref="_M/RADEON_MPLL_FB_DIV_SHIFT">RADEON_MPLL_FB_DIV_SHIFT</dfn>     8</u></td></tr>
<tr><th id="1653">1653</th><td><u>#	define <dfn class="macro" id="_M/RADEON_MPLL_FB_DIV_MASK" data-ref="_M/RADEON_MPLL_FB_DIV_MASK">RADEON_MPLL_FB_DIV_MASK</dfn>      0xff</u></td></tr>
<tr><th id="1654">1654</th><td><u>#	define <dfn class="macro" id="_M/RADEON_SPLL_FB_DIV_SHIFT" data-ref="_M/RADEON_SPLL_FB_DIV_SHIFT">RADEON_SPLL_FB_DIV_SHIFT</dfn>     16</u></td></tr>
<tr><th id="1655">1655</th><td><u>#	define <dfn class="macro" id="_M/RADEON_SPLL_FB_DIV_MASK" data-ref="_M/RADEON_SPLL_FB_DIV_MASK">RADEON_SPLL_FB_DIV_MASK</dfn>      0xff</u></td></tr>
<tr><th id="1656">1656</th><td><u>#define <dfn class="macro" id="_M/RADEON_SPLL_CNTL" data-ref="_M/RADEON_SPLL_CNTL">RADEON_SPLL_CNTL</dfn>                    0x000c /* PLL */</u></td></tr>
<tr><th id="1657">1657</th><td><u>#       define <dfn class="macro" id="_M/RADEON_SPLL_SLEEP" data-ref="_M/RADEON_SPLL_SLEEP">RADEON_SPLL_SLEEP</dfn>            (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="1658">1658</th><td><u>#       define <dfn class="macro" id="_M/RADEON_SPLL_RESET" data-ref="_M/RADEON_SPLL_RESET">RADEON_SPLL_RESET</dfn>            (1 &lt;&lt; 1)</u></td></tr>
<tr><th id="1659">1659</th><td><u>#       define <dfn class="macro" id="_M/RADEON_SPLL_PCP_MASK" data-ref="_M/RADEON_SPLL_PCP_MASK">RADEON_SPLL_PCP_MASK</dfn>         0x7</u></td></tr>
<tr><th id="1660">1660</th><td><u>#       define <dfn class="macro" id="_M/RADEON_SPLL_PCP_SHIFT" data-ref="_M/RADEON_SPLL_PCP_SHIFT">RADEON_SPLL_PCP_SHIFT</dfn>        8</u></td></tr>
<tr><th id="1661">1661</th><td><u>#       define <dfn class="macro" id="_M/RADEON_SPLL_PVG_MASK" data-ref="_M/RADEON_SPLL_PVG_MASK">RADEON_SPLL_PVG_MASK</dfn>         0x7</u></td></tr>
<tr><th id="1662">1662</th><td><u>#       define <dfn class="macro" id="_M/RADEON_SPLL_PVG_SHIFT" data-ref="_M/RADEON_SPLL_PVG_SHIFT">RADEON_SPLL_PVG_SHIFT</dfn>        11</u></td></tr>
<tr><th id="1663">1663</th><td><u>#       define <dfn class="macro" id="_M/RADEON_SPLL_PDC_MASK" data-ref="_M/RADEON_SPLL_PDC_MASK">RADEON_SPLL_PDC_MASK</dfn>         0x3</u></td></tr>
<tr><th id="1664">1664</th><td><u>#       define <dfn class="macro" id="_M/RADEON_SPLL_PDC_SHIFT" data-ref="_M/RADEON_SPLL_PDC_SHIFT">RADEON_SPLL_PDC_SHIFT</dfn>        14</u></td></tr>
<tr><th id="1665">1665</th><td><u>#define <dfn class="macro" id="_M/RADEON_SCLK_CNTL" data-ref="_M/RADEON_SCLK_CNTL">RADEON_SCLK_CNTL</dfn>                    0x000d /* PLL */</u></td></tr>
<tr><th id="1666">1666</th><td><u>#       define <dfn class="macro" id="_M/RADEON_SCLK_SRC_SEL_MASK" data-ref="_M/RADEON_SCLK_SRC_SEL_MASK">RADEON_SCLK_SRC_SEL_MASK</dfn>     0x0007</u></td></tr>
<tr><th id="1667">1667</th><td><u>#       define <dfn class="macro" id="_M/RADEON_DYN_STOP_LAT_MASK" data-ref="_M/RADEON_DYN_STOP_LAT_MASK">RADEON_DYN_STOP_LAT_MASK</dfn>     0x00007ff8</u></td></tr>
<tr><th id="1668">1668</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CP_MAX_DYN_STOP_LAT" data-ref="_M/RADEON_CP_MAX_DYN_STOP_LAT">RADEON_CP_MAX_DYN_STOP_LAT</dfn>   0x0008</u></td></tr>
<tr><th id="1669">1669</th><td><u>#       define <dfn class="macro" id="_M/RADEON_SCLK_FORCEON_MASK" data-ref="_M/RADEON_SCLK_FORCEON_MASK">RADEON_SCLK_FORCEON_MASK</dfn>     0xffff8000</u></td></tr>
<tr><th id="1670">1670</th><td><u>#       define <dfn class="macro" id="_M/RADEON_SCLK_FORCE_DISP2" data-ref="_M/RADEON_SCLK_FORCE_DISP2">RADEON_SCLK_FORCE_DISP2</dfn>      (1&lt;&lt;15)</u></td></tr>
<tr><th id="1671">1671</th><td><u>#       define <dfn class="macro" id="_M/RADEON_SCLK_FORCE_CP" data-ref="_M/RADEON_SCLK_FORCE_CP">RADEON_SCLK_FORCE_CP</dfn>         (1&lt;&lt;16)</u></td></tr>
<tr><th id="1672">1672</th><td><u>#       define <dfn class="macro" id="_M/RADEON_SCLK_FORCE_HDP" data-ref="_M/RADEON_SCLK_FORCE_HDP">RADEON_SCLK_FORCE_HDP</dfn>        (1&lt;&lt;17)</u></td></tr>
<tr><th id="1673">1673</th><td><u>#       define <dfn class="macro" id="_M/RADEON_SCLK_FORCE_DISP1" data-ref="_M/RADEON_SCLK_FORCE_DISP1">RADEON_SCLK_FORCE_DISP1</dfn>      (1&lt;&lt;18)</u></td></tr>
<tr><th id="1674">1674</th><td><u>#       define <dfn class="macro" id="_M/RADEON_SCLK_FORCE_TOP" data-ref="_M/RADEON_SCLK_FORCE_TOP">RADEON_SCLK_FORCE_TOP</dfn>        (1&lt;&lt;19)</u></td></tr>
<tr><th id="1675">1675</th><td><u>#       define <dfn class="macro" id="_M/RADEON_SCLK_FORCE_E2" data-ref="_M/RADEON_SCLK_FORCE_E2">RADEON_SCLK_FORCE_E2</dfn>         (1&lt;&lt;20)</u></td></tr>
<tr><th id="1676">1676</th><td><u>#       define <dfn class="macro" id="_M/RADEON_SCLK_FORCE_SE" data-ref="_M/RADEON_SCLK_FORCE_SE">RADEON_SCLK_FORCE_SE</dfn>         (1&lt;&lt;21)</u></td></tr>
<tr><th id="1677">1677</th><td><u>#       define <dfn class="macro" id="_M/RADEON_SCLK_FORCE_IDCT" data-ref="_M/RADEON_SCLK_FORCE_IDCT">RADEON_SCLK_FORCE_IDCT</dfn>       (1&lt;&lt;22)</u></td></tr>
<tr><th id="1678">1678</th><td><u>#       define <dfn class="macro" id="_M/RADEON_SCLK_FORCE_VIP" data-ref="_M/RADEON_SCLK_FORCE_VIP">RADEON_SCLK_FORCE_VIP</dfn>        (1&lt;&lt;23)</u></td></tr>
<tr><th id="1679">1679</th><td><u>#       define <dfn class="macro" id="_M/RADEON_SCLK_FORCE_RE" data-ref="_M/RADEON_SCLK_FORCE_RE">RADEON_SCLK_FORCE_RE</dfn>         (1&lt;&lt;24)</u></td></tr>
<tr><th id="1680">1680</th><td><u>#       define <dfn class="macro" id="_M/RADEON_SCLK_FORCE_PB" data-ref="_M/RADEON_SCLK_FORCE_PB">RADEON_SCLK_FORCE_PB</dfn>         (1&lt;&lt;25)</u></td></tr>
<tr><th id="1681">1681</th><td><u>#       define <dfn class="macro" id="_M/RADEON_SCLK_FORCE_TAM" data-ref="_M/RADEON_SCLK_FORCE_TAM">RADEON_SCLK_FORCE_TAM</dfn>        (1&lt;&lt;26)</u></td></tr>
<tr><th id="1682">1682</th><td><u>#       define <dfn class="macro" id="_M/RADEON_SCLK_FORCE_TDM" data-ref="_M/RADEON_SCLK_FORCE_TDM">RADEON_SCLK_FORCE_TDM</dfn>        (1&lt;&lt;27)</u></td></tr>
<tr><th id="1683">1683</th><td><u>#       define <dfn class="macro" id="_M/RADEON_SCLK_FORCE_RB" data-ref="_M/RADEON_SCLK_FORCE_RB">RADEON_SCLK_FORCE_RB</dfn>         (1&lt;&lt;28)</u></td></tr>
<tr><th id="1684">1684</th><td><u>#       define <dfn class="macro" id="_M/RADEON_SCLK_FORCE_TV_SCLK" data-ref="_M/RADEON_SCLK_FORCE_TV_SCLK">RADEON_SCLK_FORCE_TV_SCLK</dfn>    (1&lt;&lt;29)</u></td></tr>
<tr><th id="1685">1685</th><td><u>#       define <dfn class="macro" id="_M/RADEON_SCLK_FORCE_SUBPIC" data-ref="_M/RADEON_SCLK_FORCE_SUBPIC">RADEON_SCLK_FORCE_SUBPIC</dfn>     (1&lt;&lt;30)</u></td></tr>
<tr><th id="1686">1686</th><td><u>#       define <dfn class="macro" id="_M/RADEON_SCLK_FORCE_OV0" data-ref="_M/RADEON_SCLK_FORCE_OV0">RADEON_SCLK_FORCE_OV0</dfn>        (1&lt;&lt;31)</u></td></tr>
<tr><th id="1687">1687</th><td><u>#       define <dfn class="macro" id="_M/R300_SCLK_FORCE_VAP" data-ref="_M/R300_SCLK_FORCE_VAP">R300_SCLK_FORCE_VAP</dfn>          (1&lt;&lt;21)</u></td></tr>
<tr><th id="1688">1688</th><td><u>#       define <dfn class="macro" id="_M/R300_SCLK_FORCE_SR" data-ref="_M/R300_SCLK_FORCE_SR">R300_SCLK_FORCE_SR</dfn>           (1&lt;&lt;25)</u></td></tr>
<tr><th id="1689">1689</th><td><u>#       define <dfn class="macro" id="_M/R300_SCLK_FORCE_PX" data-ref="_M/R300_SCLK_FORCE_PX">R300_SCLK_FORCE_PX</dfn>           (1&lt;&lt;26)</u></td></tr>
<tr><th id="1690">1690</th><td><u>#       define <dfn class="macro" id="_M/R300_SCLK_FORCE_TX" data-ref="_M/R300_SCLK_FORCE_TX">R300_SCLK_FORCE_TX</dfn>           (1&lt;&lt;27)</u></td></tr>
<tr><th id="1691">1691</th><td><u>#       define <dfn class="macro" id="_M/R300_SCLK_FORCE_US" data-ref="_M/R300_SCLK_FORCE_US">R300_SCLK_FORCE_US</dfn>           (1&lt;&lt;28)</u></td></tr>
<tr><th id="1692">1692</th><td><u>#       define <dfn class="macro" id="_M/R300_SCLK_FORCE_SU" data-ref="_M/R300_SCLK_FORCE_SU">R300_SCLK_FORCE_SU</dfn>           (1&lt;&lt;30)</u></td></tr>
<tr><th id="1693">1693</th><td><u>#define <dfn class="macro" id="_M/R300_SCLK_CNTL2" data-ref="_M/R300_SCLK_CNTL2">R300_SCLK_CNTL2</dfn>                     0x1e   /* PLL */</u></td></tr>
<tr><th id="1694">1694</th><td><u>#       define <dfn class="macro" id="_M/R300_SCLK_TCL_MAX_DYN_STOP_LAT" data-ref="_M/R300_SCLK_TCL_MAX_DYN_STOP_LAT">R300_SCLK_TCL_MAX_DYN_STOP_LAT</dfn> (1&lt;&lt;10)</u></td></tr>
<tr><th id="1695">1695</th><td><u>#       define <dfn class="macro" id="_M/R300_SCLK_GA_MAX_DYN_STOP_LAT" data-ref="_M/R300_SCLK_GA_MAX_DYN_STOP_LAT">R300_SCLK_GA_MAX_DYN_STOP_LAT</dfn>  (1&lt;&lt;11)</u></td></tr>
<tr><th id="1696">1696</th><td><u>#       define <dfn class="macro" id="_M/R300_SCLK_CBA_MAX_DYN_STOP_LAT" data-ref="_M/R300_SCLK_CBA_MAX_DYN_STOP_LAT">R300_SCLK_CBA_MAX_DYN_STOP_LAT</dfn> (1&lt;&lt;12)</u></td></tr>
<tr><th id="1697">1697</th><td><u>#       define <dfn class="macro" id="_M/R300_SCLK_FORCE_TCL" data-ref="_M/R300_SCLK_FORCE_TCL">R300_SCLK_FORCE_TCL</dfn>          (1&lt;&lt;13)</u></td></tr>
<tr><th id="1698">1698</th><td><u>#       define <dfn class="macro" id="_M/R300_SCLK_FORCE_CBA" data-ref="_M/R300_SCLK_FORCE_CBA">R300_SCLK_FORCE_CBA</dfn>          (1&lt;&lt;14)</u></td></tr>
<tr><th id="1699">1699</th><td><u>#       define <dfn class="macro" id="_M/R300_SCLK_FORCE_GA" data-ref="_M/R300_SCLK_FORCE_GA">R300_SCLK_FORCE_GA</dfn>           (1&lt;&lt;15)</u></td></tr>
<tr><th id="1700">1700</th><td><u>#define <dfn class="macro" id="_M/RADEON_SCLK_MORE_CNTL" data-ref="_M/RADEON_SCLK_MORE_CNTL">RADEON_SCLK_MORE_CNTL</dfn>               0x0035 /* PLL */</u></td></tr>
<tr><th id="1701">1701</th><td><u>#       define <dfn class="macro" id="_M/RADEON_SCLK_MORE_MAX_DYN_STOP_LAT" data-ref="_M/RADEON_SCLK_MORE_MAX_DYN_STOP_LAT">RADEON_SCLK_MORE_MAX_DYN_STOP_LAT</dfn> 0x0007</u></td></tr>
<tr><th id="1702">1702</th><td><u>#       define <dfn class="macro" id="_M/RADEON_SCLK_MORE_FORCEON" data-ref="_M/RADEON_SCLK_MORE_FORCEON">RADEON_SCLK_MORE_FORCEON</dfn>     0x0700</u></td></tr>
<tr><th id="1703">1703</th><td><u>#define <dfn class="macro" id="_M/RADEON_SDRAM_MODE_REG" data-ref="_M/RADEON_SDRAM_MODE_REG">RADEON_SDRAM_MODE_REG</dfn>               0x0158</u></td></tr>
<tr><th id="1704">1704</th><td><u>#define <dfn class="macro" id="_M/RADEON_SEQ8_DATA" data-ref="_M/RADEON_SEQ8_DATA">RADEON_SEQ8_DATA</dfn>                    0x03c5 /* VGA */</u></td></tr>
<tr><th id="1705">1705</th><td><u>#define <dfn class="macro" id="_M/RADEON_SEQ8_IDX" data-ref="_M/RADEON_SEQ8_IDX">RADEON_SEQ8_IDX</dfn>                     0x03c4 /* VGA */</u></td></tr>
<tr><th id="1706">1706</th><td><u>#define <dfn class="macro" id="_M/RADEON_SNAPSHOT_F_COUNT" data-ref="_M/RADEON_SNAPSHOT_F_COUNT">RADEON_SNAPSHOT_F_COUNT</dfn>             0x0244</u></td></tr>
<tr><th id="1707">1707</th><td><u>#define <dfn class="macro" id="_M/RADEON_SNAPSHOT_VH_COUNTS" data-ref="_M/RADEON_SNAPSHOT_VH_COUNTS">RADEON_SNAPSHOT_VH_COUNTS</dfn>           0x0240</u></td></tr>
<tr><th id="1708">1708</th><td><u>#define <dfn class="macro" id="_M/RADEON_SNAPSHOT_VIF_COUNT" data-ref="_M/RADEON_SNAPSHOT_VIF_COUNT">RADEON_SNAPSHOT_VIF_COUNT</dfn>           0x024c</u></td></tr>
<tr><th id="1709">1709</th><td><u>#define <dfn class="macro" id="_M/RADEON_SRC_OFFSET" data-ref="_M/RADEON_SRC_OFFSET">RADEON_SRC_OFFSET</dfn>                   0x15ac</u></td></tr>
<tr><th id="1710">1710</th><td><u>#define <dfn class="macro" id="_M/RADEON_SRC_PITCH" data-ref="_M/RADEON_SRC_PITCH">RADEON_SRC_PITCH</dfn>                    0x15b0</u></td></tr>
<tr><th id="1711">1711</th><td><u>#define <dfn class="macro" id="_M/RADEON_SRC_PITCH_OFFSET" data-ref="_M/RADEON_SRC_PITCH_OFFSET">RADEON_SRC_PITCH_OFFSET</dfn>             0x1428</u></td></tr>
<tr><th id="1712">1712</th><td><u>#define <dfn class="macro" id="_M/RADEON_SRC_SC_BOTTOM" data-ref="_M/RADEON_SRC_SC_BOTTOM">RADEON_SRC_SC_BOTTOM</dfn>                0x165c</u></td></tr>
<tr><th id="1713">1713</th><td><u>#define <dfn class="macro" id="_M/RADEON_SRC_SC_BOTTOM_RIGHT" data-ref="_M/RADEON_SRC_SC_BOTTOM_RIGHT">RADEON_SRC_SC_BOTTOM_RIGHT</dfn>          0x16f4</u></td></tr>
<tr><th id="1714">1714</th><td><u>#define <dfn class="macro" id="_M/RADEON_SRC_SC_RIGHT" data-ref="_M/RADEON_SRC_SC_RIGHT">RADEON_SRC_SC_RIGHT</dfn>                 0x1654</u></td></tr>
<tr><th id="1715">1715</th><td><u>#define <dfn class="macro" id="_M/RADEON_SRC_X" data-ref="_M/RADEON_SRC_X">RADEON_SRC_X</dfn>                        0x1414</u></td></tr>
<tr><th id="1716">1716</th><td><u>#define <dfn class="macro" id="_M/RADEON_SRC_X_Y" data-ref="_M/RADEON_SRC_X_Y">RADEON_SRC_X_Y</dfn>                      0x1590</u></td></tr>
<tr><th id="1717">1717</th><td><u>#define <dfn class="macro" id="_M/RADEON_SRC_Y" data-ref="_M/RADEON_SRC_Y">RADEON_SRC_Y</dfn>                        0x1418</u></td></tr>
<tr><th id="1718">1718</th><td><u>#define <dfn class="macro" id="_M/RADEON_SRC_Y_X" data-ref="_M/RADEON_SRC_Y_X">RADEON_SRC_Y_X</dfn>                      0x1434</u></td></tr>
<tr><th id="1719">1719</th><td><u>#define <dfn class="macro" id="_M/RADEON_STATUS" data-ref="_M/RADEON_STATUS">RADEON_STATUS</dfn>                       0x0f06 /* PCI */</u></td></tr>
<tr><th id="1720">1720</th><td><u>#define <dfn class="macro" id="_M/RADEON_SUBPIC_CNTL" data-ref="_M/RADEON_SUBPIC_CNTL">RADEON_SUBPIC_CNTL</dfn>                  0x0540 /* ? */</u></td></tr>
<tr><th id="1721">1721</th><td><u>#define <dfn class="macro" id="_M/RADEON_SUB_CLASS" data-ref="_M/RADEON_SUB_CLASS">RADEON_SUB_CLASS</dfn>                    0x0f0a /* PCI */</u></td></tr>
<tr><th id="1722">1722</th><td><u>#define <dfn class="macro" id="_M/RADEON_SURFACE_CNTL" data-ref="_M/RADEON_SURFACE_CNTL">RADEON_SURFACE_CNTL</dfn>                 0x0b00</u></td></tr>
<tr><th id="1723">1723</th><td><u>#       define <dfn class="macro" id="_M/RADEON_SURF_TRANSLATION_DIS" data-ref="_M/RADEON_SURF_TRANSLATION_DIS">RADEON_SURF_TRANSLATION_DIS</dfn>  (1 &lt;&lt; 8)</u></td></tr>
<tr><th id="1724">1724</th><td><u>#       define <dfn class="macro" id="_M/RADEON_NONSURF_AP0_SWP_16BPP" data-ref="_M/RADEON_NONSURF_AP0_SWP_16BPP">RADEON_NONSURF_AP0_SWP_16BPP</dfn> (1 &lt;&lt; 20)</u></td></tr>
<tr><th id="1725">1725</th><td><u>#       define <dfn class="macro" id="_M/RADEON_NONSURF_AP0_SWP_32BPP" data-ref="_M/RADEON_NONSURF_AP0_SWP_32BPP">RADEON_NONSURF_AP0_SWP_32BPP</dfn> (1 &lt;&lt; 21)</u></td></tr>
<tr><th id="1726">1726</th><td><u>#       define <dfn class="macro" id="_M/RADEON_NONSURF_AP1_SWP_16BPP" data-ref="_M/RADEON_NONSURF_AP1_SWP_16BPP">RADEON_NONSURF_AP1_SWP_16BPP</dfn> (1 &lt;&lt; 22)</u></td></tr>
<tr><th id="1727">1727</th><td><u>#       define <dfn class="macro" id="_M/RADEON_NONSURF_AP1_SWP_32BPP" data-ref="_M/RADEON_NONSURF_AP1_SWP_32BPP">RADEON_NONSURF_AP1_SWP_32BPP</dfn> (1 &lt;&lt; 23)</u></td></tr>
<tr><th id="1728">1728</th><td><u>#define <dfn class="macro" id="_M/RADEON_SURFACE0_INFO" data-ref="_M/RADEON_SURFACE0_INFO">RADEON_SURFACE0_INFO</dfn>                0x0b0c</u></td></tr>
<tr><th id="1729">1729</th><td><u>#       define <dfn class="macro" id="_M/RADEON_SURF_TILE_COLOR_MACRO" data-ref="_M/RADEON_SURF_TILE_COLOR_MACRO">RADEON_SURF_TILE_COLOR_MACRO</dfn> (0 &lt;&lt; 16)</u></td></tr>
<tr><th id="1730">1730</th><td><u>#       define <dfn class="macro" id="_M/RADEON_SURF_TILE_COLOR_BOTH" data-ref="_M/RADEON_SURF_TILE_COLOR_BOTH">RADEON_SURF_TILE_COLOR_BOTH</dfn>  (1 &lt;&lt; 16)</u></td></tr>
<tr><th id="1731">1731</th><td><u>#       define <dfn class="macro" id="_M/RADEON_SURF_TILE_DEPTH_32BPP" data-ref="_M/RADEON_SURF_TILE_DEPTH_32BPP">RADEON_SURF_TILE_DEPTH_32BPP</dfn> (2 &lt;&lt; 16)</u></td></tr>
<tr><th id="1732">1732</th><td><u>#       define <dfn class="macro" id="_M/RADEON_SURF_TILE_DEPTH_16BPP" data-ref="_M/RADEON_SURF_TILE_DEPTH_16BPP">RADEON_SURF_TILE_DEPTH_16BPP</dfn> (3 &lt;&lt; 16)</u></td></tr>
<tr><th id="1733">1733</th><td><u>#       define <dfn class="macro" id="_M/R200_SURF_TILE_NONE" data-ref="_M/R200_SURF_TILE_NONE">R200_SURF_TILE_NONE</dfn>          (0 &lt;&lt; 16)</u></td></tr>
<tr><th id="1734">1734</th><td><u>#       define <dfn class="macro" id="_M/R200_SURF_TILE_COLOR_MACRO" data-ref="_M/R200_SURF_TILE_COLOR_MACRO">R200_SURF_TILE_COLOR_MACRO</dfn>   (1 &lt;&lt; 16)</u></td></tr>
<tr><th id="1735">1735</th><td><u>#       define <dfn class="macro" id="_M/R200_SURF_TILE_COLOR_MICRO" data-ref="_M/R200_SURF_TILE_COLOR_MICRO">R200_SURF_TILE_COLOR_MICRO</dfn>   (2 &lt;&lt; 16)</u></td></tr>
<tr><th id="1736">1736</th><td><u>#       define <dfn class="macro" id="_M/R200_SURF_TILE_COLOR_BOTH" data-ref="_M/R200_SURF_TILE_COLOR_BOTH">R200_SURF_TILE_COLOR_BOTH</dfn>    (3 &lt;&lt; 16)</u></td></tr>
<tr><th id="1737">1737</th><td><u>#       define <dfn class="macro" id="_M/R200_SURF_TILE_DEPTH_32BPP" data-ref="_M/R200_SURF_TILE_DEPTH_32BPP">R200_SURF_TILE_DEPTH_32BPP</dfn>   (4 &lt;&lt; 16)</u></td></tr>
<tr><th id="1738">1738</th><td><u>#       define <dfn class="macro" id="_M/R200_SURF_TILE_DEPTH_16BPP" data-ref="_M/R200_SURF_TILE_DEPTH_16BPP">R200_SURF_TILE_DEPTH_16BPP</dfn>   (5 &lt;&lt; 16)</u></td></tr>
<tr><th id="1739">1739</th><td><u>#       define <dfn class="macro" id="_M/R300_SURF_TILE_NONE" data-ref="_M/R300_SURF_TILE_NONE">R300_SURF_TILE_NONE</dfn>          (0 &lt;&lt; 16)</u></td></tr>
<tr><th id="1740">1740</th><td><u>#       define <dfn class="macro" id="_M/R300_SURF_TILE_COLOR_MACRO" data-ref="_M/R300_SURF_TILE_COLOR_MACRO">R300_SURF_TILE_COLOR_MACRO</dfn>   (1 &lt;&lt; 16)</u></td></tr>
<tr><th id="1741">1741</th><td><u>#       define <dfn class="macro" id="_M/R300_SURF_TILE_DEPTH_32BPP" data-ref="_M/R300_SURF_TILE_DEPTH_32BPP">R300_SURF_TILE_DEPTH_32BPP</dfn>   (2 &lt;&lt; 16)</u></td></tr>
<tr><th id="1742">1742</th><td><u>#       define <dfn class="macro" id="_M/RADEON_SURF_AP0_SWP_16BPP" data-ref="_M/RADEON_SURF_AP0_SWP_16BPP">RADEON_SURF_AP0_SWP_16BPP</dfn>    (1 &lt;&lt; 20)</u></td></tr>
<tr><th id="1743">1743</th><td><u>#       define <dfn class="macro" id="_M/RADEON_SURF_AP0_SWP_32BPP" data-ref="_M/RADEON_SURF_AP0_SWP_32BPP">RADEON_SURF_AP0_SWP_32BPP</dfn>    (1 &lt;&lt; 21)</u></td></tr>
<tr><th id="1744">1744</th><td><u>#       define <dfn class="macro" id="_M/RADEON_SURF_AP1_SWP_16BPP" data-ref="_M/RADEON_SURF_AP1_SWP_16BPP">RADEON_SURF_AP1_SWP_16BPP</dfn>    (1 &lt;&lt; 22)</u></td></tr>
<tr><th id="1745">1745</th><td><u>#       define <dfn class="macro" id="_M/RADEON_SURF_AP1_SWP_32BPP" data-ref="_M/RADEON_SURF_AP1_SWP_32BPP">RADEON_SURF_AP1_SWP_32BPP</dfn>    (1 &lt;&lt; 23)</u></td></tr>
<tr><th id="1746">1746</th><td><u>#define <dfn class="macro" id="_M/RADEON_SURFACE0_LOWER_BOUND" data-ref="_M/RADEON_SURFACE0_LOWER_BOUND">RADEON_SURFACE0_LOWER_BOUND</dfn>         0x0b04</u></td></tr>
<tr><th id="1747">1747</th><td><u>#define <dfn class="macro" id="_M/RADEON_SURFACE0_UPPER_BOUND" data-ref="_M/RADEON_SURFACE0_UPPER_BOUND">RADEON_SURFACE0_UPPER_BOUND</dfn>         0x0b08</u></td></tr>
<tr><th id="1748">1748</th><td><u>#define <dfn class="macro" id="_M/RADEON_SURFACE1_INFO" data-ref="_M/RADEON_SURFACE1_INFO">RADEON_SURFACE1_INFO</dfn>                0x0b1c</u></td></tr>
<tr><th id="1749">1749</th><td><u>#define <dfn class="macro" id="_M/RADEON_SURFACE1_LOWER_BOUND" data-ref="_M/RADEON_SURFACE1_LOWER_BOUND">RADEON_SURFACE1_LOWER_BOUND</dfn>         0x0b14</u></td></tr>
<tr><th id="1750">1750</th><td><u>#define <dfn class="macro" id="_M/RADEON_SURFACE1_UPPER_BOUND" data-ref="_M/RADEON_SURFACE1_UPPER_BOUND">RADEON_SURFACE1_UPPER_BOUND</dfn>         0x0b18</u></td></tr>
<tr><th id="1751">1751</th><td><u>#define <dfn class="macro" id="_M/RADEON_SURFACE2_INFO" data-ref="_M/RADEON_SURFACE2_INFO">RADEON_SURFACE2_INFO</dfn>                0x0b2c</u></td></tr>
<tr><th id="1752">1752</th><td><u>#define <dfn class="macro" id="_M/RADEON_SURFACE2_LOWER_BOUND" data-ref="_M/RADEON_SURFACE2_LOWER_BOUND">RADEON_SURFACE2_LOWER_BOUND</dfn>         0x0b24</u></td></tr>
<tr><th id="1753">1753</th><td><u>#define <dfn class="macro" id="_M/RADEON_SURFACE2_UPPER_BOUND" data-ref="_M/RADEON_SURFACE2_UPPER_BOUND">RADEON_SURFACE2_UPPER_BOUND</dfn>         0x0b28</u></td></tr>
<tr><th id="1754">1754</th><td><u>#define <dfn class="macro" id="_M/RADEON_SURFACE3_INFO" data-ref="_M/RADEON_SURFACE3_INFO">RADEON_SURFACE3_INFO</dfn>                0x0b3c</u></td></tr>
<tr><th id="1755">1755</th><td><u>#define <dfn class="macro" id="_M/RADEON_SURFACE3_LOWER_BOUND" data-ref="_M/RADEON_SURFACE3_LOWER_BOUND">RADEON_SURFACE3_LOWER_BOUND</dfn>         0x0b34</u></td></tr>
<tr><th id="1756">1756</th><td><u>#define <dfn class="macro" id="_M/RADEON_SURFACE3_UPPER_BOUND" data-ref="_M/RADEON_SURFACE3_UPPER_BOUND">RADEON_SURFACE3_UPPER_BOUND</dfn>         0x0b38</u></td></tr>
<tr><th id="1757">1757</th><td><u>#define <dfn class="macro" id="_M/RADEON_SURFACE4_INFO" data-ref="_M/RADEON_SURFACE4_INFO">RADEON_SURFACE4_INFO</dfn>                0x0b4c</u></td></tr>
<tr><th id="1758">1758</th><td><u>#define <dfn class="macro" id="_M/RADEON_SURFACE4_LOWER_BOUND" data-ref="_M/RADEON_SURFACE4_LOWER_BOUND">RADEON_SURFACE4_LOWER_BOUND</dfn>         0x0b44</u></td></tr>
<tr><th id="1759">1759</th><td><u>#define <dfn class="macro" id="_M/RADEON_SURFACE4_UPPER_BOUND" data-ref="_M/RADEON_SURFACE4_UPPER_BOUND">RADEON_SURFACE4_UPPER_BOUND</dfn>         0x0b48</u></td></tr>
<tr><th id="1760">1760</th><td><u>#define <dfn class="macro" id="_M/RADEON_SURFACE5_INFO" data-ref="_M/RADEON_SURFACE5_INFO">RADEON_SURFACE5_INFO</dfn>                0x0b5c</u></td></tr>
<tr><th id="1761">1761</th><td><u>#define <dfn class="macro" id="_M/RADEON_SURFACE5_LOWER_BOUND" data-ref="_M/RADEON_SURFACE5_LOWER_BOUND">RADEON_SURFACE5_LOWER_BOUND</dfn>         0x0b54</u></td></tr>
<tr><th id="1762">1762</th><td><u>#define <dfn class="macro" id="_M/RADEON_SURFACE5_UPPER_BOUND" data-ref="_M/RADEON_SURFACE5_UPPER_BOUND">RADEON_SURFACE5_UPPER_BOUND</dfn>         0x0b58</u></td></tr>
<tr><th id="1763">1763</th><td><u>#define <dfn class="macro" id="_M/RADEON_SURFACE6_INFO" data-ref="_M/RADEON_SURFACE6_INFO">RADEON_SURFACE6_INFO</dfn>                0x0b6c</u></td></tr>
<tr><th id="1764">1764</th><td><u>#define <dfn class="macro" id="_M/RADEON_SURFACE6_LOWER_BOUND" data-ref="_M/RADEON_SURFACE6_LOWER_BOUND">RADEON_SURFACE6_LOWER_BOUND</dfn>         0x0b64</u></td></tr>
<tr><th id="1765">1765</th><td><u>#define <dfn class="macro" id="_M/RADEON_SURFACE6_UPPER_BOUND" data-ref="_M/RADEON_SURFACE6_UPPER_BOUND">RADEON_SURFACE6_UPPER_BOUND</dfn>         0x0b68</u></td></tr>
<tr><th id="1766">1766</th><td><u>#define <dfn class="macro" id="_M/RADEON_SURFACE7_INFO" data-ref="_M/RADEON_SURFACE7_INFO">RADEON_SURFACE7_INFO</dfn>                0x0b7c</u></td></tr>
<tr><th id="1767">1767</th><td><u>#define <dfn class="macro" id="_M/RADEON_SURFACE7_LOWER_BOUND" data-ref="_M/RADEON_SURFACE7_LOWER_BOUND">RADEON_SURFACE7_LOWER_BOUND</dfn>         0x0b74</u></td></tr>
<tr><th id="1768">1768</th><td><u>#define <dfn class="macro" id="_M/RADEON_SURFACE7_UPPER_BOUND" data-ref="_M/RADEON_SURFACE7_UPPER_BOUND">RADEON_SURFACE7_UPPER_BOUND</dfn>         0x0b78</u></td></tr>
<tr><th id="1769">1769</th><td><u>#define <dfn class="macro" id="_M/RADEON_SW_SEMAPHORE" data-ref="_M/RADEON_SW_SEMAPHORE">RADEON_SW_SEMAPHORE</dfn>                 0x013c</u></td></tr>
<tr><th id="1770">1770</th><td></td></tr>
<tr><th id="1771">1771</th><td><u>#define <dfn class="macro" id="_M/RADEON_TEST_DEBUG_CNTL" data-ref="_M/RADEON_TEST_DEBUG_CNTL">RADEON_TEST_DEBUG_CNTL</dfn>              0x0120</u></td></tr>
<tr><th id="1772">1772</th><td><u>#define <dfn class="macro" id="_M/RADEON_TEST_DEBUG_CNTL__TEST_DEBUG_OUT_EN" data-ref="_M/RADEON_TEST_DEBUG_CNTL__TEST_DEBUG_OUT_EN">RADEON_TEST_DEBUG_CNTL__TEST_DEBUG_OUT_EN</dfn> 0x00000001</u></td></tr>
<tr><th id="1773">1773</th><td></td></tr>
<tr><th id="1774">1774</th><td><u>#define <dfn class="macro" id="_M/RADEON_TEST_DEBUG_MUX" data-ref="_M/RADEON_TEST_DEBUG_MUX">RADEON_TEST_DEBUG_MUX</dfn>               0x0124</u></td></tr>
<tr><th id="1775">1775</th><td><u>#define <dfn class="macro" id="_M/RADEON_TEST_DEBUG_OUT" data-ref="_M/RADEON_TEST_DEBUG_OUT">RADEON_TEST_DEBUG_OUT</dfn>               0x012c</u></td></tr>
<tr><th id="1776">1776</th><td><u>#define <dfn class="macro" id="_M/RADEON_TMDS_PLL_CNTL" data-ref="_M/RADEON_TMDS_PLL_CNTL">RADEON_TMDS_PLL_CNTL</dfn>                0x02a8</u></td></tr>
<tr><th id="1777">1777</th><td><u>#define <dfn class="macro" id="_M/RADEON_TMDS_TRANSMITTER_CNTL" data-ref="_M/RADEON_TMDS_TRANSMITTER_CNTL">RADEON_TMDS_TRANSMITTER_CNTL</dfn>        0x02a4</u></td></tr>
<tr><th id="1778">1778</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TMDS_TRANSMITTER_PLLEN" data-ref="_M/RADEON_TMDS_TRANSMITTER_PLLEN">RADEON_TMDS_TRANSMITTER_PLLEN</dfn>  1</u></td></tr>
<tr><th id="1779">1779</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TMDS_TRANSMITTER_PLLRST" data-ref="_M/RADEON_TMDS_TRANSMITTER_PLLRST">RADEON_TMDS_TRANSMITTER_PLLRST</dfn> 2</u></td></tr>
<tr><th id="1780">1780</th><td><u>#define <dfn class="macro" id="_M/RADEON_TRAIL_BRES_DEC" data-ref="_M/RADEON_TRAIL_BRES_DEC">RADEON_TRAIL_BRES_DEC</dfn>               0x1614</u></td></tr>
<tr><th id="1781">1781</th><td><u>#define <dfn class="macro" id="_M/RADEON_TRAIL_BRES_ERR" data-ref="_M/RADEON_TRAIL_BRES_ERR">RADEON_TRAIL_BRES_ERR</dfn>               0x160c</u></td></tr>
<tr><th id="1782">1782</th><td><u>#define <dfn class="macro" id="_M/RADEON_TRAIL_BRES_INC" data-ref="_M/RADEON_TRAIL_BRES_INC">RADEON_TRAIL_BRES_INC</dfn>               0x1610</u></td></tr>
<tr><th id="1783">1783</th><td><u>#define <dfn class="macro" id="_M/RADEON_TRAIL_X" data-ref="_M/RADEON_TRAIL_X">RADEON_TRAIL_X</dfn>                      0x1618</u></td></tr>
<tr><th id="1784">1784</th><td><u>#define <dfn class="macro" id="_M/RADEON_TRAIL_X_SUB" data-ref="_M/RADEON_TRAIL_X_SUB">RADEON_TRAIL_X_SUB</dfn>                  0x1620</u></td></tr>
<tr><th id="1785">1785</th><td></td></tr>
<tr><th id="1786">1786</th><td><u>#define <dfn class="macro" id="_M/RADEON_VCLK_ECP_CNTL" data-ref="_M/RADEON_VCLK_ECP_CNTL">RADEON_VCLK_ECP_CNTL</dfn>                0x0008 /* PLL */</u></td></tr>
<tr><th id="1787">1787</th><td><u>#       define <dfn class="macro" id="_M/RADEON_VCLK_SRC_SEL_MASK" data-ref="_M/RADEON_VCLK_SRC_SEL_MASK">RADEON_VCLK_SRC_SEL_MASK</dfn>     0x03</u></td></tr>
<tr><th id="1788">1788</th><td><u>#       define <dfn class="macro" id="_M/RADEON_VCLK_SRC_SEL_CPUCLK" data-ref="_M/RADEON_VCLK_SRC_SEL_CPUCLK">RADEON_VCLK_SRC_SEL_CPUCLK</dfn>   0x00</u></td></tr>
<tr><th id="1789">1789</th><td><u>#       define <dfn class="macro" id="_M/RADEON_VCLK_SRC_SEL_PSCANCLK" data-ref="_M/RADEON_VCLK_SRC_SEL_PSCANCLK">RADEON_VCLK_SRC_SEL_PSCANCLK</dfn> 0x01</u></td></tr>
<tr><th id="1790">1790</th><td><u>#       define <dfn class="macro" id="_M/RADEON_VCLK_SRC_SEL_BYTECLK" data-ref="_M/RADEON_VCLK_SRC_SEL_BYTECLK">RADEON_VCLK_SRC_SEL_BYTECLK</dfn>  0x02</u></td></tr>
<tr><th id="1791">1791</th><td><u>#       define <dfn class="macro" id="_M/RADEON_VCLK_SRC_SEL_PPLLCLK" data-ref="_M/RADEON_VCLK_SRC_SEL_PPLLCLK">RADEON_VCLK_SRC_SEL_PPLLCLK</dfn>  0x03</u></td></tr>
<tr><th id="1792">1792</th><td><u>#       define <dfn class="macro" id="_M/RADEON_PIXCLK_ALWAYS_ONb" data-ref="_M/RADEON_PIXCLK_ALWAYS_ONb">RADEON_PIXCLK_ALWAYS_ONb</dfn>     (1&lt;&lt;6)</u></td></tr>
<tr><th id="1793">1793</th><td><u>#       define <dfn class="macro" id="_M/RADEON_PIXCLK_DAC_ALWAYS_ONb" data-ref="_M/RADEON_PIXCLK_DAC_ALWAYS_ONb">RADEON_PIXCLK_DAC_ALWAYS_ONb</dfn> (1&lt;&lt;7)</u></td></tr>
<tr><th id="1794">1794</th><td><u>#       define <dfn class="macro" id="_M/R300_DISP_DAC_PIXCLK_DAC_BLANK_OFF" data-ref="_M/R300_DISP_DAC_PIXCLK_DAC_BLANK_OFF">R300_DISP_DAC_PIXCLK_DAC_BLANK_OFF</dfn> (1&lt;&lt;23)</u></td></tr>
<tr><th id="1795">1795</th><td></td></tr>
<tr><th id="1796">1796</th><td><u>#define <dfn class="macro" id="_M/RADEON_VENDOR_ID" data-ref="_M/RADEON_VENDOR_ID">RADEON_VENDOR_ID</dfn>                    0x0f00 /* PCI */</u></td></tr>
<tr><th id="1797">1797</th><td><u>#define <dfn class="macro" id="_M/RADEON_VGA_DDA_CONFIG" data-ref="_M/RADEON_VGA_DDA_CONFIG">RADEON_VGA_DDA_CONFIG</dfn>               0x02e8</u></td></tr>
<tr><th id="1798">1798</th><td><u>#define <dfn class="macro" id="_M/RADEON_VGA_DDA_ON_OFF" data-ref="_M/RADEON_VGA_DDA_ON_OFF">RADEON_VGA_DDA_ON_OFF</dfn>               0x02ec</u></td></tr>
<tr><th id="1799">1799</th><td><u>#define <dfn class="macro" id="_M/RADEON_VID_BUFFER_CONTROL" data-ref="_M/RADEON_VID_BUFFER_CONTROL">RADEON_VID_BUFFER_CONTROL</dfn>           0x0900</u></td></tr>
<tr><th id="1800">1800</th><td><u>#define <dfn class="macro" id="_M/RADEON_VIDEOMUX_CNTL" data-ref="_M/RADEON_VIDEOMUX_CNTL">RADEON_VIDEOMUX_CNTL</dfn>                0x0190</u></td></tr>
<tr><th id="1801">1801</th><td></td></tr>
<tr><th id="1802">1802</th><td><i>/* VIP bus */</i></td></tr>
<tr><th id="1803">1803</th><td><u>#define <dfn class="macro" id="_M/RADEON_VIPH_CH0_DATA" data-ref="_M/RADEON_VIPH_CH0_DATA">RADEON_VIPH_CH0_DATA</dfn>                0x0c00</u></td></tr>
<tr><th id="1804">1804</th><td><u>#define <dfn class="macro" id="_M/RADEON_VIPH_CH1_DATA" data-ref="_M/RADEON_VIPH_CH1_DATA">RADEON_VIPH_CH1_DATA</dfn>                0x0c04</u></td></tr>
<tr><th id="1805">1805</th><td><u>#define <dfn class="macro" id="_M/RADEON_VIPH_CH2_DATA" data-ref="_M/RADEON_VIPH_CH2_DATA">RADEON_VIPH_CH2_DATA</dfn>                0x0c08</u></td></tr>
<tr><th id="1806">1806</th><td><u>#define <dfn class="macro" id="_M/RADEON_VIPH_CH3_DATA" data-ref="_M/RADEON_VIPH_CH3_DATA">RADEON_VIPH_CH3_DATA</dfn>                0x0c0c</u></td></tr>
<tr><th id="1807">1807</th><td><u>#define <dfn class="macro" id="_M/RADEON_VIPH_CH0_ADDR" data-ref="_M/RADEON_VIPH_CH0_ADDR">RADEON_VIPH_CH0_ADDR</dfn>                0x0c10</u></td></tr>
<tr><th id="1808">1808</th><td><u>#define <dfn class="macro" id="_M/RADEON_VIPH_CH1_ADDR" data-ref="_M/RADEON_VIPH_CH1_ADDR">RADEON_VIPH_CH1_ADDR</dfn>                0x0c14</u></td></tr>
<tr><th id="1809">1809</th><td><u>#define <dfn class="macro" id="_M/RADEON_VIPH_CH2_ADDR" data-ref="_M/RADEON_VIPH_CH2_ADDR">RADEON_VIPH_CH2_ADDR</dfn>                0x0c18</u></td></tr>
<tr><th id="1810">1810</th><td><u>#define <dfn class="macro" id="_M/RADEON_VIPH_CH3_ADDR" data-ref="_M/RADEON_VIPH_CH3_ADDR">RADEON_VIPH_CH3_ADDR</dfn>                0x0c1c</u></td></tr>
<tr><th id="1811">1811</th><td><u>#define <dfn class="macro" id="_M/RADEON_VIPH_CH0_SBCNT" data-ref="_M/RADEON_VIPH_CH0_SBCNT">RADEON_VIPH_CH0_SBCNT</dfn>               0x0c20</u></td></tr>
<tr><th id="1812">1812</th><td><u>#define <dfn class="macro" id="_M/RADEON_VIPH_CH1_SBCNT" data-ref="_M/RADEON_VIPH_CH1_SBCNT">RADEON_VIPH_CH1_SBCNT</dfn>               0x0c24</u></td></tr>
<tr><th id="1813">1813</th><td><u>#define <dfn class="macro" id="_M/RADEON_VIPH_CH2_SBCNT" data-ref="_M/RADEON_VIPH_CH2_SBCNT">RADEON_VIPH_CH2_SBCNT</dfn>               0x0c28</u></td></tr>
<tr><th id="1814">1814</th><td><u>#define <dfn class="macro" id="_M/RADEON_VIPH_CH3_SBCNT" data-ref="_M/RADEON_VIPH_CH3_SBCNT">RADEON_VIPH_CH3_SBCNT</dfn>               0x0c2c</u></td></tr>
<tr><th id="1815">1815</th><td><u>#define <dfn class="macro" id="_M/RADEON_VIPH_CH0_ABCNT" data-ref="_M/RADEON_VIPH_CH0_ABCNT">RADEON_VIPH_CH0_ABCNT</dfn>               0x0c30</u></td></tr>
<tr><th id="1816">1816</th><td><u>#define <dfn class="macro" id="_M/RADEON_VIPH_CH1_ABCNT" data-ref="_M/RADEON_VIPH_CH1_ABCNT">RADEON_VIPH_CH1_ABCNT</dfn>               0x0c34</u></td></tr>
<tr><th id="1817">1817</th><td><u>#define <dfn class="macro" id="_M/RADEON_VIPH_CH2_ABCNT" data-ref="_M/RADEON_VIPH_CH2_ABCNT">RADEON_VIPH_CH2_ABCNT</dfn>               0x0c38</u></td></tr>
<tr><th id="1818">1818</th><td><u>#define <dfn class="macro" id="_M/RADEON_VIPH_CH3_ABCNT" data-ref="_M/RADEON_VIPH_CH3_ABCNT">RADEON_VIPH_CH3_ABCNT</dfn>               0x0c3c</u></td></tr>
<tr><th id="1819">1819</th><td><u>#define <dfn class="macro" id="_M/RADEON_VIPH_CONTROL" data-ref="_M/RADEON_VIPH_CONTROL">RADEON_VIPH_CONTROL</dfn>                 0x0c40</u></td></tr>
<tr><th id="1820">1820</th><td><u>#       define <dfn class="macro" id="_M/RADEON_VIP_BUSY" data-ref="_M/RADEON_VIP_BUSY">RADEON_VIP_BUSY</dfn> 0</u></td></tr>
<tr><th id="1821">1821</th><td><u>#       define <dfn class="macro" id="_M/RADEON_VIP_IDLE" data-ref="_M/RADEON_VIP_IDLE">RADEON_VIP_IDLE</dfn> 1</u></td></tr>
<tr><th id="1822">1822</th><td><u>#       define <dfn class="macro" id="_M/RADEON_VIP_RESET" data-ref="_M/RADEON_VIP_RESET">RADEON_VIP_RESET</dfn> 2</u></td></tr>
<tr><th id="1823">1823</th><td><u>#       define <dfn class="macro" id="_M/RADEON_VIPH_EN" data-ref="_M/RADEON_VIPH_EN">RADEON_VIPH_EN</dfn>               (1 &lt;&lt; 21)</u></td></tr>
<tr><th id="1824">1824</th><td><u>#define <dfn class="macro" id="_M/RADEON_VIPH_DV_LAT" data-ref="_M/RADEON_VIPH_DV_LAT">RADEON_VIPH_DV_LAT</dfn>                  0x0c44</u></td></tr>
<tr><th id="1825">1825</th><td><u>#define <dfn class="macro" id="_M/RADEON_VIPH_BM_CHUNK" data-ref="_M/RADEON_VIPH_BM_CHUNK">RADEON_VIPH_BM_CHUNK</dfn>                0x0c48</u></td></tr>
<tr><th id="1826">1826</th><td><u>#define <dfn class="macro" id="_M/RADEON_VIPH_DV_INT" data-ref="_M/RADEON_VIPH_DV_INT">RADEON_VIPH_DV_INT</dfn>                  0x0c4c</u></td></tr>
<tr><th id="1827">1827</th><td><u>#define <dfn class="macro" id="_M/RADEON_VIPH_TIMEOUT_STAT" data-ref="_M/RADEON_VIPH_TIMEOUT_STAT">RADEON_VIPH_TIMEOUT_STAT</dfn>            0x0c50</u></td></tr>
<tr><th id="1828">1828</th><td><u>#define <dfn class="macro" id="_M/RADEON_VIPH_TIMEOUT_STAT__VIPH_REG_STAT" data-ref="_M/RADEON_VIPH_TIMEOUT_STAT__VIPH_REG_STAT">RADEON_VIPH_TIMEOUT_STAT__VIPH_REG_STAT</dfn> 0x00000010</u></td></tr>
<tr><th id="1829">1829</th><td><u>#define <dfn class="macro" id="_M/RADEON_VIPH_TIMEOUT_STAT__VIPH_REG_AK" data-ref="_M/RADEON_VIPH_TIMEOUT_STAT__VIPH_REG_AK">RADEON_VIPH_TIMEOUT_STAT__VIPH_REG_AK</dfn>   0x00000010</u></td></tr>
<tr><th id="1830">1830</th><td><u>#define <dfn class="macro" id="_M/RADEON_VIPH_TIMEOUT_STAT__VIPH_REGR_DIS" data-ref="_M/RADEON_VIPH_TIMEOUT_STAT__VIPH_REGR_DIS">RADEON_VIPH_TIMEOUT_STAT__VIPH_REGR_DIS</dfn> 0x01000000</u></td></tr>
<tr><th id="1831">1831</th><td></td></tr>
<tr><th id="1832">1832</th><td><u>#define <dfn class="macro" id="_M/RADEON_VIPH_REG_DATA" data-ref="_M/RADEON_VIPH_REG_DATA">RADEON_VIPH_REG_DATA</dfn>                0x0084</u></td></tr>
<tr><th id="1833">1833</th><td><u>#define <dfn class="macro" id="_M/RADEON_VIPH_REG_ADDR" data-ref="_M/RADEON_VIPH_REG_ADDR">RADEON_VIPH_REG_ADDR</dfn>                0x0080</u></td></tr>
<tr><th id="1834">1834</th><td></td></tr>
<tr><th id="1835">1835</th><td></td></tr>
<tr><th id="1836">1836</th><td><u>#define <dfn class="macro" id="_M/RADEON_WAIT_UNTIL" data-ref="_M/RADEON_WAIT_UNTIL">RADEON_WAIT_UNTIL</dfn>                   0x1720</u></td></tr>
<tr><th id="1837">1837</th><td><u>#       define <dfn class="macro" id="_M/RADEON_WAIT_CRTC_PFLIP" data-ref="_M/RADEON_WAIT_CRTC_PFLIP">RADEON_WAIT_CRTC_PFLIP</dfn>       (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="1838">1838</th><td><u>#       define <dfn class="macro" id="_M/RADEON_WAIT_RE_CRTC_VLINE" data-ref="_M/RADEON_WAIT_RE_CRTC_VLINE">RADEON_WAIT_RE_CRTC_VLINE</dfn>    (1 &lt;&lt; 1)</u></td></tr>
<tr><th id="1839">1839</th><td><u>#       define <dfn class="macro" id="_M/RADEON_WAIT_FE_CRTC_VLINE" data-ref="_M/RADEON_WAIT_FE_CRTC_VLINE">RADEON_WAIT_FE_CRTC_VLINE</dfn>    (1 &lt;&lt; 2)</u></td></tr>
<tr><th id="1840">1840</th><td><u>#       define <dfn class="macro" id="_M/RADEON_WAIT_CRTC_VLINE" data-ref="_M/RADEON_WAIT_CRTC_VLINE">RADEON_WAIT_CRTC_VLINE</dfn>       (1 &lt;&lt; 3)</u></td></tr>
<tr><th id="1841">1841</th><td><u>#       define <dfn class="macro" id="_M/RADEON_WAIT_DMA_VID_IDLE" data-ref="_M/RADEON_WAIT_DMA_VID_IDLE">RADEON_WAIT_DMA_VID_IDLE</dfn>     (1 &lt;&lt; 8)</u></td></tr>
<tr><th id="1842">1842</th><td><u>#       define <dfn class="macro" id="_M/RADEON_WAIT_DMA_GUI_IDLE" data-ref="_M/RADEON_WAIT_DMA_GUI_IDLE">RADEON_WAIT_DMA_GUI_IDLE</dfn>     (1 &lt;&lt; 9)</u></td></tr>
<tr><th id="1843">1843</th><td><u>#       define <dfn class="macro" id="_M/RADEON_WAIT_CMDFIFO" data-ref="_M/RADEON_WAIT_CMDFIFO">RADEON_WAIT_CMDFIFO</dfn>          (1 &lt;&lt; 10) /* wait for CMDFIFO_ENTRIES */</u></td></tr>
<tr><th id="1844">1844</th><td><u>#       define <dfn class="macro" id="_M/RADEON_WAIT_OV0_FLIP" data-ref="_M/RADEON_WAIT_OV0_FLIP">RADEON_WAIT_OV0_FLIP</dfn>         (1 &lt;&lt; 11)</u></td></tr>
<tr><th id="1845">1845</th><td><u>#       define <dfn class="macro" id="_M/RADEON_WAIT_AGP_FLUSH" data-ref="_M/RADEON_WAIT_AGP_FLUSH">RADEON_WAIT_AGP_FLUSH</dfn>        (1 &lt;&lt; 13)</u></td></tr>
<tr><th id="1846">1846</th><td><u>#       define <dfn class="macro" id="_M/RADEON_WAIT_2D_IDLE" data-ref="_M/RADEON_WAIT_2D_IDLE">RADEON_WAIT_2D_IDLE</dfn>          (1 &lt;&lt; 14)</u></td></tr>
<tr><th id="1847">1847</th><td><u>#       define <dfn class="macro" id="_M/RADEON_WAIT_3D_IDLE" data-ref="_M/RADEON_WAIT_3D_IDLE">RADEON_WAIT_3D_IDLE</dfn>          (1 &lt;&lt; 15)</u></td></tr>
<tr><th id="1848">1848</th><td><u>#       define <dfn class="macro" id="_M/RADEON_WAIT_2D_IDLECLEAN" data-ref="_M/RADEON_WAIT_2D_IDLECLEAN">RADEON_WAIT_2D_IDLECLEAN</dfn>     (1 &lt;&lt; 16)</u></td></tr>
<tr><th id="1849">1849</th><td><u>#       define <dfn class="macro" id="_M/RADEON_WAIT_3D_IDLECLEAN" data-ref="_M/RADEON_WAIT_3D_IDLECLEAN">RADEON_WAIT_3D_IDLECLEAN</dfn>     (1 &lt;&lt; 17)</u></td></tr>
<tr><th id="1850">1850</th><td><u>#       define <dfn class="macro" id="_M/RADEON_WAIT_HOST_IDLECLEAN" data-ref="_M/RADEON_WAIT_HOST_IDLECLEAN">RADEON_WAIT_HOST_IDLECLEAN</dfn>   (1 &lt;&lt; 18)</u></td></tr>
<tr><th id="1851">1851</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CMDFIFO_ENTRIES_SHIFT" data-ref="_M/RADEON_CMDFIFO_ENTRIES_SHIFT">RADEON_CMDFIFO_ENTRIES_SHIFT</dfn> 10</u></td></tr>
<tr><th id="1852">1852</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CMDFIFO_ENTRIES_MASK" data-ref="_M/RADEON_CMDFIFO_ENTRIES_MASK">RADEON_CMDFIFO_ENTRIES_MASK</dfn>  0x7f</u></td></tr>
<tr><th id="1853">1853</th><td><u>#       define <dfn class="macro" id="_M/RADEON_WAIT_VAP_IDLE" data-ref="_M/RADEON_WAIT_VAP_IDLE">RADEON_WAIT_VAP_IDLE</dfn>         (1 &lt;&lt; 28)</u></td></tr>
<tr><th id="1854">1854</th><td><u>#       define <dfn class="macro" id="_M/RADEON_WAIT_BOTH_CRTC_PFLIP" data-ref="_M/RADEON_WAIT_BOTH_CRTC_PFLIP">RADEON_WAIT_BOTH_CRTC_PFLIP</dfn>  (1 &lt;&lt; 30)</u></td></tr>
<tr><th id="1855">1855</th><td><u>#       define <dfn class="macro" id="_M/RADEON_ENG_DISPLAY_SELECT_CRTC0" data-ref="_M/RADEON_ENG_DISPLAY_SELECT_CRTC0">RADEON_ENG_DISPLAY_SELECT_CRTC0</dfn>    (0 &lt;&lt; 31)</u></td></tr>
<tr><th id="1856">1856</th><td><u>#       define <dfn class="macro" id="_M/RADEON_ENG_DISPLAY_SELECT_CRTC1" data-ref="_M/RADEON_ENG_DISPLAY_SELECT_CRTC1">RADEON_ENG_DISPLAY_SELECT_CRTC1</dfn>    (1 &lt;&lt; 31)</u></td></tr>
<tr><th id="1857">1857</th><td></td></tr>
<tr><th id="1858">1858</th><td><u>#define <dfn class="macro" id="_M/RADEON_X_MPLL_REF_FB_DIV" data-ref="_M/RADEON_X_MPLL_REF_FB_DIV">RADEON_X_MPLL_REF_FB_DIV</dfn>            0x000a /* PLL */</u></td></tr>
<tr><th id="1859">1859</th><td><u>#define <dfn class="macro" id="_M/RADEON_XCLK_CNTL" data-ref="_M/RADEON_XCLK_CNTL">RADEON_XCLK_CNTL</dfn>                    0x000d /* PLL */</u></td></tr>
<tr><th id="1860">1860</th><td><u>#define <dfn class="macro" id="_M/RADEON_XDLL_CNTL" data-ref="_M/RADEON_XDLL_CNTL">RADEON_XDLL_CNTL</dfn>                    0x000c /* PLL */</u></td></tr>
<tr><th id="1861">1861</th><td><u>#define <dfn class="macro" id="_M/RADEON_XPLL_CNTL" data-ref="_M/RADEON_XPLL_CNTL">RADEON_XPLL_CNTL</dfn>                    0x000b /* PLL */</u></td></tr>
<tr><th id="1862">1862</th><td></td></tr>
<tr><th id="1863">1863</th><td></td></tr>
<tr><th id="1864">1864</th><td></td></tr>
<tr><th id="1865">1865</th><td>				<i>/* Registers for 3D/TCL */</i></td></tr>
<tr><th id="1866">1866</th><td><u>#define <dfn class="macro" id="_M/RADEON_PP_BORDER_COLOR_0" data-ref="_M/RADEON_PP_BORDER_COLOR_0">RADEON_PP_BORDER_COLOR_0</dfn>            0x1d40</u></td></tr>
<tr><th id="1867">1867</th><td><u>#define <dfn class="macro" id="_M/RADEON_PP_BORDER_COLOR_1" data-ref="_M/RADEON_PP_BORDER_COLOR_1">RADEON_PP_BORDER_COLOR_1</dfn>            0x1d44</u></td></tr>
<tr><th id="1868">1868</th><td><u>#define <dfn class="macro" id="_M/RADEON_PP_BORDER_COLOR_2" data-ref="_M/RADEON_PP_BORDER_COLOR_2">RADEON_PP_BORDER_COLOR_2</dfn>            0x1d48</u></td></tr>
<tr><th id="1869">1869</th><td><u>#define <dfn class="macro" id="_M/RADEON_PP_CNTL" data-ref="_M/RADEON_PP_CNTL">RADEON_PP_CNTL</dfn>                      0x1c38</u></td></tr>
<tr><th id="1870">1870</th><td><u>#       define <dfn class="macro" id="_M/RADEON_STIPPLE_ENABLE" data-ref="_M/RADEON_STIPPLE_ENABLE">RADEON_STIPPLE_ENABLE</dfn>        (1 &lt;&lt;  0)</u></td></tr>
<tr><th id="1871">1871</th><td><u>#       define <dfn class="macro" id="_M/RADEON_SCISSOR_ENABLE" data-ref="_M/RADEON_SCISSOR_ENABLE">RADEON_SCISSOR_ENABLE</dfn>        (1 &lt;&lt;  1)</u></td></tr>
<tr><th id="1872">1872</th><td><u>#       define <dfn class="macro" id="_M/RADEON_PATTERN_ENABLE" data-ref="_M/RADEON_PATTERN_ENABLE">RADEON_PATTERN_ENABLE</dfn>        (1 &lt;&lt;  2)</u></td></tr>
<tr><th id="1873">1873</th><td><u>#       define <dfn class="macro" id="_M/RADEON_SHADOW_ENABLE" data-ref="_M/RADEON_SHADOW_ENABLE">RADEON_SHADOW_ENABLE</dfn>         (1 &lt;&lt;  3)</u></td></tr>
<tr><th id="1874">1874</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TEX_ENABLE_MASK" data-ref="_M/RADEON_TEX_ENABLE_MASK">RADEON_TEX_ENABLE_MASK</dfn>       (0xf &lt;&lt; 4)</u></td></tr>
<tr><th id="1875">1875</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TEX_0_ENABLE" data-ref="_M/RADEON_TEX_0_ENABLE">RADEON_TEX_0_ENABLE</dfn>          (1 &lt;&lt;  4)</u></td></tr>
<tr><th id="1876">1876</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TEX_1_ENABLE" data-ref="_M/RADEON_TEX_1_ENABLE">RADEON_TEX_1_ENABLE</dfn>          (1 &lt;&lt;  5)</u></td></tr>
<tr><th id="1877">1877</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TEX_2_ENABLE" data-ref="_M/RADEON_TEX_2_ENABLE">RADEON_TEX_2_ENABLE</dfn>          (1 &lt;&lt;  6)</u></td></tr>
<tr><th id="1878">1878</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TEX_3_ENABLE" data-ref="_M/RADEON_TEX_3_ENABLE">RADEON_TEX_3_ENABLE</dfn>          (1 &lt;&lt;  7)</u></td></tr>
<tr><th id="1879">1879</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TEX_BLEND_ENABLE_MASK" data-ref="_M/RADEON_TEX_BLEND_ENABLE_MASK">RADEON_TEX_BLEND_ENABLE_MASK</dfn> (0xf &lt;&lt; 12)</u></td></tr>
<tr><th id="1880">1880</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TEX_BLEND_0_ENABLE" data-ref="_M/RADEON_TEX_BLEND_0_ENABLE">RADEON_TEX_BLEND_0_ENABLE</dfn>    (1 &lt;&lt; 12)</u></td></tr>
<tr><th id="1881">1881</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TEX_BLEND_1_ENABLE" data-ref="_M/RADEON_TEX_BLEND_1_ENABLE">RADEON_TEX_BLEND_1_ENABLE</dfn>    (1 &lt;&lt; 13)</u></td></tr>
<tr><th id="1882">1882</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TEX_BLEND_2_ENABLE" data-ref="_M/RADEON_TEX_BLEND_2_ENABLE">RADEON_TEX_BLEND_2_ENABLE</dfn>    (1 &lt;&lt; 14)</u></td></tr>
<tr><th id="1883">1883</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TEX_BLEND_3_ENABLE" data-ref="_M/RADEON_TEX_BLEND_3_ENABLE">RADEON_TEX_BLEND_3_ENABLE</dfn>    (1 &lt;&lt; 15)</u></td></tr>
<tr><th id="1884">1884</th><td><u>#       define <dfn class="macro" id="_M/RADEON_PLANAR_YUV_ENABLE" data-ref="_M/RADEON_PLANAR_YUV_ENABLE">RADEON_PLANAR_YUV_ENABLE</dfn>     (1 &lt;&lt; 20)</u></td></tr>
<tr><th id="1885">1885</th><td><u>#       define <dfn class="macro" id="_M/RADEON_SPECULAR_ENABLE" data-ref="_M/RADEON_SPECULAR_ENABLE">RADEON_SPECULAR_ENABLE</dfn>       (1 &lt;&lt; 21)</u></td></tr>
<tr><th id="1886">1886</th><td><u>#       define <dfn class="macro" id="_M/RADEON_FOG_ENABLE" data-ref="_M/RADEON_FOG_ENABLE">RADEON_FOG_ENABLE</dfn>            (1 &lt;&lt; 22)</u></td></tr>
<tr><th id="1887">1887</th><td><u>#       define <dfn class="macro" id="_M/RADEON_ALPHA_TEST_ENABLE" data-ref="_M/RADEON_ALPHA_TEST_ENABLE">RADEON_ALPHA_TEST_ENABLE</dfn>     (1 &lt;&lt; 23)</u></td></tr>
<tr><th id="1888">1888</th><td><u>#       define <dfn class="macro" id="_M/RADEON_ANTI_ALIAS_NONE" data-ref="_M/RADEON_ANTI_ALIAS_NONE">RADEON_ANTI_ALIAS_NONE</dfn>       (0 &lt;&lt; 24)</u></td></tr>
<tr><th id="1889">1889</th><td><u>#       define <dfn class="macro" id="_M/RADEON_ANTI_ALIAS_LINE" data-ref="_M/RADEON_ANTI_ALIAS_LINE">RADEON_ANTI_ALIAS_LINE</dfn>       (1 &lt;&lt; 24)</u></td></tr>
<tr><th id="1890">1890</th><td><u>#       define <dfn class="macro" id="_M/RADEON_ANTI_ALIAS_POLY" data-ref="_M/RADEON_ANTI_ALIAS_POLY">RADEON_ANTI_ALIAS_POLY</dfn>       (2 &lt;&lt; 24)</u></td></tr>
<tr><th id="1891">1891</th><td><u>#       define <dfn class="macro" id="_M/RADEON_ANTI_ALIAS_LINE_POLY" data-ref="_M/RADEON_ANTI_ALIAS_LINE_POLY">RADEON_ANTI_ALIAS_LINE_POLY</dfn>  (3 &lt;&lt; 24)</u></td></tr>
<tr><th id="1892">1892</th><td><u>#       define <dfn class="macro" id="_M/RADEON_BUMP_MAP_ENABLE" data-ref="_M/RADEON_BUMP_MAP_ENABLE">RADEON_BUMP_MAP_ENABLE</dfn>       (1 &lt;&lt; 26)</u></td></tr>
<tr><th id="1893">1893</th><td><u>#       define <dfn class="macro" id="_M/RADEON_BUMPED_MAP_T0" data-ref="_M/RADEON_BUMPED_MAP_T0">RADEON_BUMPED_MAP_T0</dfn>         (0 &lt;&lt; 27)</u></td></tr>
<tr><th id="1894">1894</th><td><u>#       define <dfn class="macro" id="_M/RADEON_BUMPED_MAP_T1" data-ref="_M/RADEON_BUMPED_MAP_T1">RADEON_BUMPED_MAP_T1</dfn>         (1 &lt;&lt; 27)</u></td></tr>
<tr><th id="1895">1895</th><td><u>#       define <dfn class="macro" id="_M/RADEON_BUMPED_MAP_T2" data-ref="_M/RADEON_BUMPED_MAP_T2">RADEON_BUMPED_MAP_T2</dfn>         (2 &lt;&lt; 27)</u></td></tr>
<tr><th id="1896">1896</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TEX_3D_ENABLE_0" data-ref="_M/RADEON_TEX_3D_ENABLE_0">RADEON_TEX_3D_ENABLE_0</dfn>       (1 &lt;&lt; 29)</u></td></tr>
<tr><th id="1897">1897</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TEX_3D_ENABLE_1" data-ref="_M/RADEON_TEX_3D_ENABLE_1">RADEON_TEX_3D_ENABLE_1</dfn>       (1 &lt;&lt; 30)</u></td></tr>
<tr><th id="1898">1898</th><td><u>#       define <dfn class="macro" id="_M/RADEON_MC_ENABLE" data-ref="_M/RADEON_MC_ENABLE">RADEON_MC_ENABLE</dfn>             (1 &lt;&lt; 31)</u></td></tr>
<tr><th id="1899">1899</th><td><u>#define <dfn class="macro" id="_M/RADEON_PP_FOG_COLOR" data-ref="_M/RADEON_PP_FOG_COLOR">RADEON_PP_FOG_COLOR</dfn>                 0x1c18</u></td></tr>
<tr><th id="1900">1900</th><td><u>#       define <dfn class="macro" id="_M/RADEON_FOG_COLOR_MASK" data-ref="_M/RADEON_FOG_COLOR_MASK">RADEON_FOG_COLOR_MASK</dfn>        0x00ffffff</u></td></tr>
<tr><th id="1901">1901</th><td><u>#       define <dfn class="macro" id="_M/RADEON_FOG_VERTEX" data-ref="_M/RADEON_FOG_VERTEX">RADEON_FOG_VERTEX</dfn>            (0 &lt;&lt; 24)</u></td></tr>
<tr><th id="1902">1902</th><td><u>#       define <dfn class="macro" id="_M/RADEON_FOG_TABLE" data-ref="_M/RADEON_FOG_TABLE">RADEON_FOG_TABLE</dfn>             (1 &lt;&lt; 24)</u></td></tr>
<tr><th id="1903">1903</th><td><u>#       define <dfn class="macro" id="_M/RADEON_FOG_USE_DEPTH" data-ref="_M/RADEON_FOG_USE_DEPTH">RADEON_FOG_USE_DEPTH</dfn>         (0 &lt;&lt; 25)</u></td></tr>
<tr><th id="1904">1904</th><td><u>#       define <dfn class="macro" id="_M/RADEON_FOG_USE_DIFFUSE_ALPHA" data-ref="_M/RADEON_FOG_USE_DIFFUSE_ALPHA">RADEON_FOG_USE_DIFFUSE_ALPHA</dfn> (2 &lt;&lt; 25)</u></td></tr>
<tr><th id="1905">1905</th><td><u>#       define <dfn class="macro" id="_M/RADEON_FOG_USE_SPEC_ALPHA" data-ref="_M/RADEON_FOG_USE_SPEC_ALPHA">RADEON_FOG_USE_SPEC_ALPHA</dfn>    (3 &lt;&lt; 25)</u></td></tr>
<tr><th id="1906">1906</th><td><u>#define <dfn class="macro" id="_M/RADEON_PP_LUM_MATRIX" data-ref="_M/RADEON_PP_LUM_MATRIX">RADEON_PP_LUM_MATRIX</dfn>                0x1d00</u></td></tr>
<tr><th id="1907">1907</th><td><u>#define <dfn class="macro" id="_M/RADEON_PP_MISC" data-ref="_M/RADEON_PP_MISC">RADEON_PP_MISC</dfn>                      0x1c14</u></td></tr>
<tr><th id="1908">1908</th><td><u>#       define <dfn class="macro" id="_M/RADEON_REF_ALPHA_MASK" data-ref="_M/RADEON_REF_ALPHA_MASK">RADEON_REF_ALPHA_MASK</dfn>        0x000000ff</u></td></tr>
<tr><th id="1909">1909</th><td><u>#       define <dfn class="macro" id="_M/RADEON_ALPHA_TEST_FAIL" data-ref="_M/RADEON_ALPHA_TEST_FAIL">RADEON_ALPHA_TEST_FAIL</dfn>       (0 &lt;&lt; 8)</u></td></tr>
<tr><th id="1910">1910</th><td><u>#       define <dfn class="macro" id="_M/RADEON_ALPHA_TEST_LESS" data-ref="_M/RADEON_ALPHA_TEST_LESS">RADEON_ALPHA_TEST_LESS</dfn>       (1 &lt;&lt; 8)</u></td></tr>
<tr><th id="1911">1911</th><td><u>#       define <dfn class="macro" id="_M/RADEON_ALPHA_TEST_LEQUAL" data-ref="_M/RADEON_ALPHA_TEST_LEQUAL">RADEON_ALPHA_TEST_LEQUAL</dfn>     (2 &lt;&lt; 8)</u></td></tr>
<tr><th id="1912">1912</th><td><u>#       define <dfn class="macro" id="_M/RADEON_ALPHA_TEST_EQUAL" data-ref="_M/RADEON_ALPHA_TEST_EQUAL">RADEON_ALPHA_TEST_EQUAL</dfn>      (3 &lt;&lt; 8)</u></td></tr>
<tr><th id="1913">1913</th><td><u>#       define <dfn class="macro" id="_M/RADEON_ALPHA_TEST_GEQUAL" data-ref="_M/RADEON_ALPHA_TEST_GEQUAL">RADEON_ALPHA_TEST_GEQUAL</dfn>     (4 &lt;&lt; 8)</u></td></tr>
<tr><th id="1914">1914</th><td><u>#       define <dfn class="macro" id="_M/RADEON_ALPHA_TEST_GREATER" data-ref="_M/RADEON_ALPHA_TEST_GREATER">RADEON_ALPHA_TEST_GREATER</dfn>    (5 &lt;&lt; 8)</u></td></tr>
<tr><th id="1915">1915</th><td><u>#       define <dfn class="macro" id="_M/RADEON_ALPHA_TEST_NEQUAL" data-ref="_M/RADEON_ALPHA_TEST_NEQUAL">RADEON_ALPHA_TEST_NEQUAL</dfn>     (6 &lt;&lt; 8)</u></td></tr>
<tr><th id="1916">1916</th><td><u>#       define <dfn class="macro" id="_M/RADEON_ALPHA_TEST_PASS" data-ref="_M/RADEON_ALPHA_TEST_PASS">RADEON_ALPHA_TEST_PASS</dfn>       (7 &lt;&lt; 8)</u></td></tr>
<tr><th id="1917">1917</th><td><u>#       define <dfn class="macro" id="_M/RADEON_ALPHA_TEST_OP_MASK" data-ref="_M/RADEON_ALPHA_TEST_OP_MASK">RADEON_ALPHA_TEST_OP_MASK</dfn>    (7 &lt;&lt; 8)</u></td></tr>
<tr><th id="1918">1918</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CHROMA_FUNC_FAIL" data-ref="_M/RADEON_CHROMA_FUNC_FAIL">RADEON_CHROMA_FUNC_FAIL</dfn>      (0 &lt;&lt; 16)</u></td></tr>
<tr><th id="1919">1919</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CHROMA_FUNC_PASS" data-ref="_M/RADEON_CHROMA_FUNC_PASS">RADEON_CHROMA_FUNC_PASS</dfn>      (1 &lt;&lt; 16)</u></td></tr>
<tr><th id="1920">1920</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CHROMA_FUNC_NEQUAL" data-ref="_M/RADEON_CHROMA_FUNC_NEQUAL">RADEON_CHROMA_FUNC_NEQUAL</dfn>    (2 &lt;&lt; 16)</u></td></tr>
<tr><th id="1921">1921</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CHROMA_FUNC_EQUAL" data-ref="_M/RADEON_CHROMA_FUNC_EQUAL">RADEON_CHROMA_FUNC_EQUAL</dfn>     (3 &lt;&lt; 16)</u></td></tr>
<tr><th id="1922">1922</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CHROMA_KEY_NEAREST" data-ref="_M/RADEON_CHROMA_KEY_NEAREST">RADEON_CHROMA_KEY_NEAREST</dfn>    (0 &lt;&lt; 18)</u></td></tr>
<tr><th id="1923">1923</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CHROMA_KEY_ZERO" data-ref="_M/RADEON_CHROMA_KEY_ZERO">RADEON_CHROMA_KEY_ZERO</dfn>       (1 &lt;&lt; 18)</u></td></tr>
<tr><th id="1924">1924</th><td><u>#       define <dfn class="macro" id="_M/RADEON_SHADOW_ID_AUTO_INC" data-ref="_M/RADEON_SHADOW_ID_AUTO_INC">RADEON_SHADOW_ID_AUTO_INC</dfn>    (1 &lt;&lt; 20)</u></td></tr>
<tr><th id="1925">1925</th><td><u>#       define <dfn class="macro" id="_M/RADEON_SHADOW_FUNC_EQUAL" data-ref="_M/RADEON_SHADOW_FUNC_EQUAL">RADEON_SHADOW_FUNC_EQUAL</dfn>     (0 &lt;&lt; 21)</u></td></tr>
<tr><th id="1926">1926</th><td><u>#       define <dfn class="macro" id="_M/RADEON_SHADOW_FUNC_NEQUAL" data-ref="_M/RADEON_SHADOW_FUNC_NEQUAL">RADEON_SHADOW_FUNC_NEQUAL</dfn>    (1 &lt;&lt; 21)</u></td></tr>
<tr><th id="1927">1927</th><td><u>#       define <dfn class="macro" id="_M/RADEON_SHADOW_PASS_1" data-ref="_M/RADEON_SHADOW_PASS_1">RADEON_SHADOW_PASS_1</dfn>         (0 &lt;&lt; 22)</u></td></tr>
<tr><th id="1928">1928</th><td><u>#       define <dfn class="macro" id="_M/RADEON_SHADOW_PASS_2" data-ref="_M/RADEON_SHADOW_PASS_2">RADEON_SHADOW_PASS_2</dfn>         (1 &lt;&lt; 22)</u></td></tr>
<tr><th id="1929">1929</th><td><u>#       define <dfn class="macro" id="_M/RADEON_RIGHT_HAND_CUBE_D3D" data-ref="_M/RADEON_RIGHT_HAND_CUBE_D3D">RADEON_RIGHT_HAND_CUBE_D3D</dfn>   (0 &lt;&lt; 24)</u></td></tr>
<tr><th id="1930">1930</th><td><u>#       define <dfn class="macro" id="_M/RADEON_RIGHT_HAND_CUBE_OGL" data-ref="_M/RADEON_RIGHT_HAND_CUBE_OGL">RADEON_RIGHT_HAND_CUBE_OGL</dfn>   (1 &lt;&lt; 24)</u></td></tr>
<tr><th id="1931">1931</th><td><u>#define <dfn class="macro" id="_M/RADEON_PP_ROT_MATRIX_0" data-ref="_M/RADEON_PP_ROT_MATRIX_0">RADEON_PP_ROT_MATRIX_0</dfn>              0x1d58</u></td></tr>
<tr><th id="1932">1932</th><td><u>#define <dfn class="macro" id="_M/RADEON_PP_ROT_MATRIX_1" data-ref="_M/RADEON_PP_ROT_MATRIX_1">RADEON_PP_ROT_MATRIX_1</dfn>              0x1d5c</u></td></tr>
<tr><th id="1933">1933</th><td><u>#define <dfn class="macro" id="_M/RADEON_PP_TXFILTER_0" data-ref="_M/RADEON_PP_TXFILTER_0">RADEON_PP_TXFILTER_0</dfn>                0x1c54</u></td></tr>
<tr><th id="1934">1934</th><td><u>#define <dfn class="macro" id="_M/RADEON_PP_TXFILTER_1" data-ref="_M/RADEON_PP_TXFILTER_1">RADEON_PP_TXFILTER_1</dfn>                0x1c6c</u></td></tr>
<tr><th id="1935">1935</th><td><u>#define <dfn class="macro" id="_M/RADEON_PP_TXFILTER_2" data-ref="_M/RADEON_PP_TXFILTER_2">RADEON_PP_TXFILTER_2</dfn>                0x1c84</u></td></tr>
<tr><th id="1936">1936</th><td><u>#       define <dfn class="macro" id="_M/RADEON_MAG_FILTER_NEAREST" data-ref="_M/RADEON_MAG_FILTER_NEAREST">RADEON_MAG_FILTER_NEAREST</dfn>                   (0  &lt;&lt;  0)</u></td></tr>
<tr><th id="1937">1937</th><td><u>#       define <dfn class="macro" id="_M/RADEON_MAG_FILTER_LINEAR" data-ref="_M/RADEON_MAG_FILTER_LINEAR">RADEON_MAG_FILTER_LINEAR</dfn>                    (1  &lt;&lt;  0)</u></td></tr>
<tr><th id="1938">1938</th><td><u>#       define <dfn class="macro" id="_M/RADEON_MAG_FILTER_MASK" data-ref="_M/RADEON_MAG_FILTER_MASK">RADEON_MAG_FILTER_MASK</dfn>                      (1  &lt;&lt;  0)</u></td></tr>
<tr><th id="1939">1939</th><td><u>#       define <dfn class="macro" id="_M/RADEON_MIN_FILTER_NEAREST" data-ref="_M/RADEON_MIN_FILTER_NEAREST">RADEON_MIN_FILTER_NEAREST</dfn>                   (0  &lt;&lt;  1)</u></td></tr>
<tr><th id="1940">1940</th><td><u>#       define <dfn class="macro" id="_M/RADEON_MIN_FILTER_LINEAR" data-ref="_M/RADEON_MIN_FILTER_LINEAR">RADEON_MIN_FILTER_LINEAR</dfn>                    (1  &lt;&lt;  1)</u></td></tr>
<tr><th id="1941">1941</th><td><u>#       define <dfn class="macro" id="_M/RADEON_MIN_FILTER_NEAREST_MIP_NEAREST" data-ref="_M/RADEON_MIN_FILTER_NEAREST_MIP_NEAREST">RADEON_MIN_FILTER_NEAREST_MIP_NEAREST</dfn>       (2  &lt;&lt;  1)</u></td></tr>
<tr><th id="1942">1942</th><td><u>#       define <dfn class="macro" id="_M/RADEON_MIN_FILTER_NEAREST_MIP_LINEAR" data-ref="_M/RADEON_MIN_FILTER_NEAREST_MIP_LINEAR">RADEON_MIN_FILTER_NEAREST_MIP_LINEAR</dfn>        (3  &lt;&lt;  1)</u></td></tr>
<tr><th id="1943">1943</th><td><u>#       define <dfn class="macro" id="_M/RADEON_MIN_FILTER_LINEAR_MIP_NEAREST" data-ref="_M/RADEON_MIN_FILTER_LINEAR_MIP_NEAREST">RADEON_MIN_FILTER_LINEAR_MIP_NEAREST</dfn>        (6  &lt;&lt;  1)</u></td></tr>
<tr><th id="1944">1944</th><td><u>#       define <dfn class="macro" id="_M/RADEON_MIN_FILTER_LINEAR_MIP_LINEAR" data-ref="_M/RADEON_MIN_FILTER_LINEAR_MIP_LINEAR">RADEON_MIN_FILTER_LINEAR_MIP_LINEAR</dfn>         (7  &lt;&lt;  1)</u></td></tr>
<tr><th id="1945">1945</th><td><u>#       define <dfn class="macro" id="_M/RADEON_MIN_FILTER_ANISO_NEAREST" data-ref="_M/RADEON_MIN_FILTER_ANISO_NEAREST">RADEON_MIN_FILTER_ANISO_NEAREST</dfn>             (8  &lt;&lt;  1)</u></td></tr>
<tr><th id="1946">1946</th><td><u>#       define <dfn class="macro" id="_M/RADEON_MIN_FILTER_ANISO_LINEAR" data-ref="_M/RADEON_MIN_FILTER_ANISO_LINEAR">RADEON_MIN_FILTER_ANISO_LINEAR</dfn>              (9  &lt;&lt;  1)</u></td></tr>
<tr><th id="1947">1947</th><td><u>#       define <dfn class="macro" id="_M/RADEON_MIN_FILTER_ANISO_NEAREST_MIP_NEAREST" data-ref="_M/RADEON_MIN_FILTER_ANISO_NEAREST_MIP_NEAREST">RADEON_MIN_FILTER_ANISO_NEAREST_MIP_NEAREST</dfn> (10 &lt;&lt;  1)</u></td></tr>
<tr><th id="1948">1948</th><td><u>#       define <dfn class="macro" id="_M/RADEON_MIN_FILTER_ANISO_NEAREST_MIP_LINEAR" data-ref="_M/RADEON_MIN_FILTER_ANISO_NEAREST_MIP_LINEAR">RADEON_MIN_FILTER_ANISO_NEAREST_MIP_LINEAR</dfn>  (11 &lt;&lt;  1)</u></td></tr>
<tr><th id="1949">1949</th><td><u>#       define <dfn class="macro" id="_M/RADEON_MIN_FILTER_MASK" data-ref="_M/RADEON_MIN_FILTER_MASK">RADEON_MIN_FILTER_MASK</dfn>                      (15 &lt;&lt;  1)</u></td></tr>
<tr><th id="1950">1950</th><td><u>#       define <dfn class="macro" id="_M/RADEON_MAX_ANISO_1_TO_1" data-ref="_M/RADEON_MAX_ANISO_1_TO_1">RADEON_MAX_ANISO_1_TO_1</dfn>                     (0  &lt;&lt;  5)</u></td></tr>
<tr><th id="1951">1951</th><td><u>#       define <dfn class="macro" id="_M/RADEON_MAX_ANISO_2_TO_1" data-ref="_M/RADEON_MAX_ANISO_2_TO_1">RADEON_MAX_ANISO_2_TO_1</dfn>                     (1  &lt;&lt;  5)</u></td></tr>
<tr><th id="1952">1952</th><td><u>#       define <dfn class="macro" id="_M/RADEON_MAX_ANISO_4_TO_1" data-ref="_M/RADEON_MAX_ANISO_4_TO_1">RADEON_MAX_ANISO_4_TO_1</dfn>                     (2  &lt;&lt;  5)</u></td></tr>
<tr><th id="1953">1953</th><td><u>#       define <dfn class="macro" id="_M/RADEON_MAX_ANISO_8_TO_1" data-ref="_M/RADEON_MAX_ANISO_8_TO_1">RADEON_MAX_ANISO_8_TO_1</dfn>                     (3  &lt;&lt;  5)</u></td></tr>
<tr><th id="1954">1954</th><td><u>#       define <dfn class="macro" id="_M/RADEON_MAX_ANISO_16_TO_1" data-ref="_M/RADEON_MAX_ANISO_16_TO_1">RADEON_MAX_ANISO_16_TO_1</dfn>                    (4  &lt;&lt;  5)</u></td></tr>
<tr><th id="1955">1955</th><td><u>#       define <dfn class="macro" id="_M/RADEON_MAX_ANISO_MASK" data-ref="_M/RADEON_MAX_ANISO_MASK">RADEON_MAX_ANISO_MASK</dfn>                       (7  &lt;&lt;  5)</u></td></tr>
<tr><th id="1956">1956</th><td><u>#       define <dfn class="macro" id="_M/RADEON_LOD_BIAS_MASK" data-ref="_M/RADEON_LOD_BIAS_MASK">RADEON_LOD_BIAS_MASK</dfn>                        (0xff &lt;&lt;  8)</u></td></tr>
<tr><th id="1957">1957</th><td><u>#       define <dfn class="macro" id="_M/RADEON_LOD_BIAS_SHIFT" data-ref="_M/RADEON_LOD_BIAS_SHIFT">RADEON_LOD_BIAS_SHIFT</dfn>                       8</u></td></tr>
<tr><th id="1958">1958</th><td><u>#       define <dfn class="macro" id="_M/RADEON_MAX_MIP_LEVEL_MASK" data-ref="_M/RADEON_MAX_MIP_LEVEL_MASK">RADEON_MAX_MIP_LEVEL_MASK</dfn>                   (0x0f &lt;&lt; 16)</u></td></tr>
<tr><th id="1959">1959</th><td><u>#       define <dfn class="macro" id="_M/RADEON_MAX_MIP_LEVEL_SHIFT" data-ref="_M/RADEON_MAX_MIP_LEVEL_SHIFT">RADEON_MAX_MIP_LEVEL_SHIFT</dfn>                  16</u></td></tr>
<tr><th id="1960">1960</th><td><u>#       define <dfn class="macro" id="_M/RADEON_YUV_TO_RGB" data-ref="_M/RADEON_YUV_TO_RGB">RADEON_YUV_TO_RGB</dfn>                           (1  &lt;&lt; 20)</u></td></tr>
<tr><th id="1961">1961</th><td><u>#       define <dfn class="macro" id="_M/RADEON_YUV_TEMPERATURE_COOL" data-ref="_M/RADEON_YUV_TEMPERATURE_COOL">RADEON_YUV_TEMPERATURE_COOL</dfn>                 (0  &lt;&lt; 21)</u></td></tr>
<tr><th id="1962">1962</th><td><u>#       define <dfn class="macro" id="_M/RADEON_YUV_TEMPERATURE_HOT" data-ref="_M/RADEON_YUV_TEMPERATURE_HOT">RADEON_YUV_TEMPERATURE_HOT</dfn>                  (1  &lt;&lt; 21)</u></td></tr>
<tr><th id="1963">1963</th><td><u>#       define <dfn class="macro" id="_M/RADEON_YUV_TEMPERATURE_MASK" data-ref="_M/RADEON_YUV_TEMPERATURE_MASK">RADEON_YUV_TEMPERATURE_MASK</dfn>                 (1  &lt;&lt; 21)</u></td></tr>
<tr><th id="1964">1964</th><td><u>#       define <dfn class="macro" id="_M/RADEON_WRAPEN_S" data-ref="_M/RADEON_WRAPEN_S">RADEON_WRAPEN_S</dfn>                             (1  &lt;&lt; 22)</u></td></tr>
<tr><th id="1965">1965</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CLAMP_S_WRAP" data-ref="_M/RADEON_CLAMP_S_WRAP">RADEON_CLAMP_S_WRAP</dfn>                         (0  &lt;&lt; 23)</u></td></tr>
<tr><th id="1966">1966</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CLAMP_S_MIRROR" data-ref="_M/RADEON_CLAMP_S_MIRROR">RADEON_CLAMP_S_MIRROR</dfn>                       (1  &lt;&lt; 23)</u></td></tr>
<tr><th id="1967">1967</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CLAMP_S_CLAMP_LAST" data-ref="_M/RADEON_CLAMP_S_CLAMP_LAST">RADEON_CLAMP_S_CLAMP_LAST</dfn>                   (2  &lt;&lt; 23)</u></td></tr>
<tr><th id="1968">1968</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CLAMP_S_MIRROR_CLAMP_LAST" data-ref="_M/RADEON_CLAMP_S_MIRROR_CLAMP_LAST">RADEON_CLAMP_S_MIRROR_CLAMP_LAST</dfn>            (3  &lt;&lt; 23)</u></td></tr>
<tr><th id="1969">1969</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CLAMP_S_CLAMP_BORDER" data-ref="_M/RADEON_CLAMP_S_CLAMP_BORDER">RADEON_CLAMP_S_CLAMP_BORDER</dfn>                 (4  &lt;&lt; 23)</u></td></tr>
<tr><th id="1970">1970</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CLAMP_S_MIRROR_CLAMP_BORDER" data-ref="_M/RADEON_CLAMP_S_MIRROR_CLAMP_BORDER">RADEON_CLAMP_S_MIRROR_CLAMP_BORDER</dfn>          (5  &lt;&lt; 23)</u></td></tr>
<tr><th id="1971">1971</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CLAMP_S_CLAMP_GL" data-ref="_M/RADEON_CLAMP_S_CLAMP_GL">RADEON_CLAMP_S_CLAMP_GL</dfn>                     (6  &lt;&lt; 23)</u></td></tr>
<tr><th id="1972">1972</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CLAMP_S_MIRROR_CLAMP_GL" data-ref="_M/RADEON_CLAMP_S_MIRROR_CLAMP_GL">RADEON_CLAMP_S_MIRROR_CLAMP_GL</dfn>              (7  &lt;&lt; 23)</u></td></tr>
<tr><th id="1973">1973</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CLAMP_S_MASK" data-ref="_M/RADEON_CLAMP_S_MASK">RADEON_CLAMP_S_MASK</dfn>                         (7  &lt;&lt; 23)</u></td></tr>
<tr><th id="1974">1974</th><td><u>#       define <dfn class="macro" id="_M/RADEON_WRAPEN_T" data-ref="_M/RADEON_WRAPEN_T">RADEON_WRAPEN_T</dfn>                             (1  &lt;&lt; 26)</u></td></tr>
<tr><th id="1975">1975</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CLAMP_T_WRAP" data-ref="_M/RADEON_CLAMP_T_WRAP">RADEON_CLAMP_T_WRAP</dfn>                         (0  &lt;&lt; 27)</u></td></tr>
<tr><th id="1976">1976</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CLAMP_T_MIRROR" data-ref="_M/RADEON_CLAMP_T_MIRROR">RADEON_CLAMP_T_MIRROR</dfn>                       (1  &lt;&lt; 27)</u></td></tr>
<tr><th id="1977">1977</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CLAMP_T_CLAMP_LAST" data-ref="_M/RADEON_CLAMP_T_CLAMP_LAST">RADEON_CLAMP_T_CLAMP_LAST</dfn>                   (2  &lt;&lt; 27)</u></td></tr>
<tr><th id="1978">1978</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CLAMP_T_MIRROR_CLAMP_LAST" data-ref="_M/RADEON_CLAMP_T_MIRROR_CLAMP_LAST">RADEON_CLAMP_T_MIRROR_CLAMP_LAST</dfn>            (3  &lt;&lt; 27)</u></td></tr>
<tr><th id="1979">1979</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CLAMP_T_CLAMP_BORDER" data-ref="_M/RADEON_CLAMP_T_CLAMP_BORDER">RADEON_CLAMP_T_CLAMP_BORDER</dfn>                 (4  &lt;&lt; 27)</u></td></tr>
<tr><th id="1980">1980</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CLAMP_T_MIRROR_CLAMP_BORDER" data-ref="_M/RADEON_CLAMP_T_MIRROR_CLAMP_BORDER">RADEON_CLAMP_T_MIRROR_CLAMP_BORDER</dfn>          (5  &lt;&lt; 27)</u></td></tr>
<tr><th id="1981">1981</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CLAMP_T_CLAMP_GL" data-ref="_M/RADEON_CLAMP_T_CLAMP_GL">RADEON_CLAMP_T_CLAMP_GL</dfn>                     (6  &lt;&lt; 27)</u></td></tr>
<tr><th id="1982">1982</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CLAMP_T_MIRROR_CLAMP_GL" data-ref="_M/RADEON_CLAMP_T_MIRROR_CLAMP_GL">RADEON_CLAMP_T_MIRROR_CLAMP_GL</dfn>              (7  &lt;&lt; 27)</u></td></tr>
<tr><th id="1983">1983</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CLAMP_T_MASK" data-ref="_M/RADEON_CLAMP_T_MASK">RADEON_CLAMP_T_MASK</dfn>                         (7  &lt;&lt; 27)</u></td></tr>
<tr><th id="1984">1984</th><td><u>#       define <dfn class="macro" id="_M/RADEON_BORDER_MODE_OGL" data-ref="_M/RADEON_BORDER_MODE_OGL">RADEON_BORDER_MODE_OGL</dfn>                      (0  &lt;&lt; 31)</u></td></tr>
<tr><th id="1985">1985</th><td><u>#       define <dfn class="macro" id="_M/RADEON_BORDER_MODE_D3D" data-ref="_M/RADEON_BORDER_MODE_D3D">RADEON_BORDER_MODE_D3D</dfn>                      (1  &lt;&lt; 31)</u></td></tr>
<tr><th id="1986">1986</th><td><u>#define <dfn class="macro" id="_M/RADEON_PP_TXFORMAT_0" data-ref="_M/RADEON_PP_TXFORMAT_0">RADEON_PP_TXFORMAT_0</dfn>                0x1c58</u></td></tr>
<tr><th id="1987">1987</th><td><u>#define <dfn class="macro" id="_M/RADEON_PP_TXFORMAT_1" data-ref="_M/RADEON_PP_TXFORMAT_1">RADEON_PP_TXFORMAT_1</dfn>                0x1c70</u></td></tr>
<tr><th id="1988">1988</th><td><u>#define <dfn class="macro" id="_M/RADEON_PP_TXFORMAT_2" data-ref="_M/RADEON_PP_TXFORMAT_2">RADEON_PP_TXFORMAT_2</dfn>                0x1c88</u></td></tr>
<tr><th id="1989">1989</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TXFORMAT_I8" data-ref="_M/RADEON_TXFORMAT_I8">RADEON_TXFORMAT_I8</dfn>                 (0  &lt;&lt;  0)</u></td></tr>
<tr><th id="1990">1990</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TXFORMAT_AI88" data-ref="_M/RADEON_TXFORMAT_AI88">RADEON_TXFORMAT_AI88</dfn>               (1  &lt;&lt;  0)</u></td></tr>
<tr><th id="1991">1991</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TXFORMAT_RGB332" data-ref="_M/RADEON_TXFORMAT_RGB332">RADEON_TXFORMAT_RGB332</dfn>             (2  &lt;&lt;  0)</u></td></tr>
<tr><th id="1992">1992</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TXFORMAT_ARGB1555" data-ref="_M/RADEON_TXFORMAT_ARGB1555">RADEON_TXFORMAT_ARGB1555</dfn>           (3  &lt;&lt;  0)</u></td></tr>
<tr><th id="1993">1993</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TXFORMAT_RGB565" data-ref="_M/RADEON_TXFORMAT_RGB565">RADEON_TXFORMAT_RGB565</dfn>             (4  &lt;&lt;  0)</u></td></tr>
<tr><th id="1994">1994</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TXFORMAT_ARGB4444" data-ref="_M/RADEON_TXFORMAT_ARGB4444">RADEON_TXFORMAT_ARGB4444</dfn>           (5  &lt;&lt;  0)</u></td></tr>
<tr><th id="1995">1995</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TXFORMAT_ARGB8888" data-ref="_M/RADEON_TXFORMAT_ARGB8888">RADEON_TXFORMAT_ARGB8888</dfn>           (6  &lt;&lt;  0)</u></td></tr>
<tr><th id="1996">1996</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TXFORMAT_RGBA8888" data-ref="_M/RADEON_TXFORMAT_RGBA8888">RADEON_TXFORMAT_RGBA8888</dfn>           (7  &lt;&lt;  0)</u></td></tr>
<tr><th id="1997">1997</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TXFORMAT_Y8" data-ref="_M/RADEON_TXFORMAT_Y8">RADEON_TXFORMAT_Y8</dfn>                 (8  &lt;&lt;  0)</u></td></tr>
<tr><th id="1998">1998</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TXFORMAT_VYUY422" data-ref="_M/RADEON_TXFORMAT_VYUY422">RADEON_TXFORMAT_VYUY422</dfn>            (10 &lt;&lt;  0)</u></td></tr>
<tr><th id="1999">1999</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TXFORMAT_YVYU422" data-ref="_M/RADEON_TXFORMAT_YVYU422">RADEON_TXFORMAT_YVYU422</dfn>            (11 &lt;&lt;  0)</u></td></tr>
<tr><th id="2000">2000</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TXFORMAT_DXT1" data-ref="_M/RADEON_TXFORMAT_DXT1">RADEON_TXFORMAT_DXT1</dfn>               (12 &lt;&lt;  0)</u></td></tr>
<tr><th id="2001">2001</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TXFORMAT_DXT23" data-ref="_M/RADEON_TXFORMAT_DXT23">RADEON_TXFORMAT_DXT23</dfn>              (14 &lt;&lt;  0)</u></td></tr>
<tr><th id="2002">2002</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TXFORMAT_DXT45" data-ref="_M/RADEON_TXFORMAT_DXT45">RADEON_TXFORMAT_DXT45</dfn>              (15 &lt;&lt;  0)</u></td></tr>
<tr><th id="2003">2003</th><td><u>#	define <dfn class="macro" id="_M/RADEON_TXFORMAT_SHADOW16" data-ref="_M/RADEON_TXFORMAT_SHADOW16">RADEON_TXFORMAT_SHADOW16</dfn>           (16 &lt;&lt;  0)</u></td></tr>
<tr><th id="2004">2004</th><td><u>#	define <dfn class="macro" id="_M/RADEON_TXFORMAT_SHADOW32" data-ref="_M/RADEON_TXFORMAT_SHADOW32">RADEON_TXFORMAT_SHADOW32</dfn>           (17 &lt;&lt;  0)</u></td></tr>
<tr><th id="2005">2005</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TXFORMAT_DUDV88" data-ref="_M/RADEON_TXFORMAT_DUDV88">RADEON_TXFORMAT_DUDV88</dfn>             (18 &lt;&lt;  0)</u></td></tr>
<tr><th id="2006">2006</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TXFORMAT_LDUDV655" data-ref="_M/RADEON_TXFORMAT_LDUDV655">RADEON_TXFORMAT_LDUDV655</dfn>           (19 &lt;&lt;  0)</u></td></tr>
<tr><th id="2007">2007</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TXFORMAT_LDUDUV8888" data-ref="_M/RADEON_TXFORMAT_LDUDUV8888">RADEON_TXFORMAT_LDUDUV8888</dfn>         (20 &lt;&lt;  0)</u></td></tr>
<tr><th id="2008">2008</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TXFORMAT_FORMAT_MASK" data-ref="_M/RADEON_TXFORMAT_FORMAT_MASK">RADEON_TXFORMAT_FORMAT_MASK</dfn>        (31 &lt;&lt;  0)</u></td></tr>
<tr><th id="2009">2009</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TXFORMAT_FORMAT_SHIFT" data-ref="_M/RADEON_TXFORMAT_FORMAT_SHIFT">RADEON_TXFORMAT_FORMAT_SHIFT</dfn>       0</u></td></tr>
<tr><th id="2010">2010</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TXFORMAT_APPLE_YUV_MODE" data-ref="_M/RADEON_TXFORMAT_APPLE_YUV_MODE">RADEON_TXFORMAT_APPLE_YUV_MODE</dfn>     (1  &lt;&lt;  5)</u></td></tr>
<tr><th id="2011">2011</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TXFORMAT_ALPHA_IN_MAP" data-ref="_M/RADEON_TXFORMAT_ALPHA_IN_MAP">RADEON_TXFORMAT_ALPHA_IN_MAP</dfn>       (1  &lt;&lt;  6)</u></td></tr>
<tr><th id="2012">2012</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TXFORMAT_NON_POWER2" data-ref="_M/RADEON_TXFORMAT_NON_POWER2">RADEON_TXFORMAT_NON_POWER2</dfn>         (1  &lt;&lt;  7)</u></td></tr>
<tr><th id="2013">2013</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TXFORMAT_WIDTH_MASK" data-ref="_M/RADEON_TXFORMAT_WIDTH_MASK">RADEON_TXFORMAT_WIDTH_MASK</dfn>         (15 &lt;&lt;  8)</u></td></tr>
<tr><th id="2014">2014</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TXFORMAT_WIDTH_SHIFT" data-ref="_M/RADEON_TXFORMAT_WIDTH_SHIFT">RADEON_TXFORMAT_WIDTH_SHIFT</dfn>        8</u></td></tr>
<tr><th id="2015">2015</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TXFORMAT_HEIGHT_MASK" data-ref="_M/RADEON_TXFORMAT_HEIGHT_MASK">RADEON_TXFORMAT_HEIGHT_MASK</dfn>        (15 &lt;&lt; 12)</u></td></tr>
<tr><th id="2016">2016</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TXFORMAT_HEIGHT_SHIFT" data-ref="_M/RADEON_TXFORMAT_HEIGHT_SHIFT">RADEON_TXFORMAT_HEIGHT_SHIFT</dfn>       12</u></td></tr>
<tr><th id="2017">2017</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TXFORMAT_F5_WIDTH_MASK" data-ref="_M/RADEON_TXFORMAT_F5_WIDTH_MASK">RADEON_TXFORMAT_F5_WIDTH_MASK</dfn>      (15 &lt;&lt; 16)</u></td></tr>
<tr><th id="2018">2018</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TXFORMAT_F5_WIDTH_SHIFT" data-ref="_M/RADEON_TXFORMAT_F5_WIDTH_SHIFT">RADEON_TXFORMAT_F5_WIDTH_SHIFT</dfn>     16</u></td></tr>
<tr><th id="2019">2019</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TXFORMAT_F5_HEIGHT_MASK" data-ref="_M/RADEON_TXFORMAT_F5_HEIGHT_MASK">RADEON_TXFORMAT_F5_HEIGHT_MASK</dfn>     (15 &lt;&lt; 20)</u></td></tr>
<tr><th id="2020">2020</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TXFORMAT_F5_HEIGHT_SHIFT" data-ref="_M/RADEON_TXFORMAT_F5_HEIGHT_SHIFT">RADEON_TXFORMAT_F5_HEIGHT_SHIFT</dfn>    20</u></td></tr>
<tr><th id="2021">2021</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TXFORMAT_ST_ROUTE_STQ0" data-ref="_M/RADEON_TXFORMAT_ST_ROUTE_STQ0">RADEON_TXFORMAT_ST_ROUTE_STQ0</dfn>      (0  &lt;&lt; 24)</u></td></tr>
<tr><th id="2022">2022</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TXFORMAT_ST_ROUTE_MASK" data-ref="_M/RADEON_TXFORMAT_ST_ROUTE_MASK">RADEON_TXFORMAT_ST_ROUTE_MASK</dfn>      (3  &lt;&lt; 24)</u></td></tr>
<tr><th id="2023">2023</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TXFORMAT_ST_ROUTE_STQ1" data-ref="_M/RADEON_TXFORMAT_ST_ROUTE_STQ1">RADEON_TXFORMAT_ST_ROUTE_STQ1</dfn>      (1  &lt;&lt; 24)</u></td></tr>
<tr><th id="2024">2024</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TXFORMAT_ST_ROUTE_STQ2" data-ref="_M/RADEON_TXFORMAT_ST_ROUTE_STQ2">RADEON_TXFORMAT_ST_ROUTE_STQ2</dfn>      (2  &lt;&lt; 24)</u></td></tr>
<tr><th id="2025">2025</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TXFORMAT_ENDIAN_NO_SWAP" data-ref="_M/RADEON_TXFORMAT_ENDIAN_NO_SWAP">RADEON_TXFORMAT_ENDIAN_NO_SWAP</dfn>     (0  &lt;&lt; 26)</u></td></tr>
<tr><th id="2026">2026</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TXFORMAT_ENDIAN_16BPP_SWAP" data-ref="_M/RADEON_TXFORMAT_ENDIAN_16BPP_SWAP">RADEON_TXFORMAT_ENDIAN_16BPP_SWAP</dfn>  (1  &lt;&lt; 26)</u></td></tr>
<tr><th id="2027">2027</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TXFORMAT_ENDIAN_32BPP_SWAP" data-ref="_M/RADEON_TXFORMAT_ENDIAN_32BPP_SWAP">RADEON_TXFORMAT_ENDIAN_32BPP_SWAP</dfn>  (2  &lt;&lt; 26)</u></td></tr>
<tr><th id="2028">2028</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TXFORMAT_ENDIAN_HALFDW_SWAP" data-ref="_M/RADEON_TXFORMAT_ENDIAN_HALFDW_SWAP">RADEON_TXFORMAT_ENDIAN_HALFDW_SWAP</dfn> (3  &lt;&lt; 26)</u></td></tr>
<tr><th id="2029">2029</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TXFORMAT_ALPHA_MASK_ENABLE" data-ref="_M/RADEON_TXFORMAT_ALPHA_MASK_ENABLE">RADEON_TXFORMAT_ALPHA_MASK_ENABLE</dfn>  (1  &lt;&lt; 28)</u></td></tr>
<tr><th id="2030">2030</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TXFORMAT_CHROMA_KEY_ENABLE" data-ref="_M/RADEON_TXFORMAT_CHROMA_KEY_ENABLE">RADEON_TXFORMAT_CHROMA_KEY_ENABLE</dfn>  (1  &lt;&lt; 29)</u></td></tr>
<tr><th id="2031">2031</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TXFORMAT_CUBIC_MAP_ENABLE" data-ref="_M/RADEON_TXFORMAT_CUBIC_MAP_ENABLE">RADEON_TXFORMAT_CUBIC_MAP_ENABLE</dfn>   (1  &lt;&lt; 30)</u></td></tr>
<tr><th id="2032">2032</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TXFORMAT_PERSPECTIVE_ENABLE" data-ref="_M/RADEON_TXFORMAT_PERSPECTIVE_ENABLE">RADEON_TXFORMAT_PERSPECTIVE_ENABLE</dfn> (1  &lt;&lt; 31)</u></td></tr>
<tr><th id="2033">2033</th><td><u>#define <dfn class="macro" id="_M/RADEON_PP_CUBIC_FACES_0" data-ref="_M/RADEON_PP_CUBIC_FACES_0">RADEON_PP_CUBIC_FACES_0</dfn>             0x1d24</u></td></tr>
<tr><th id="2034">2034</th><td><u>#define <dfn class="macro" id="_M/RADEON_PP_CUBIC_FACES_1" data-ref="_M/RADEON_PP_CUBIC_FACES_1">RADEON_PP_CUBIC_FACES_1</dfn>             0x1d28</u></td></tr>
<tr><th id="2035">2035</th><td><u>#define <dfn class="macro" id="_M/RADEON_PP_CUBIC_FACES_2" data-ref="_M/RADEON_PP_CUBIC_FACES_2">RADEON_PP_CUBIC_FACES_2</dfn>             0x1d2c</u></td></tr>
<tr><th id="2036">2036</th><td><u>#       define <dfn class="macro" id="_M/RADEON_FACE_WIDTH_1_SHIFT" data-ref="_M/RADEON_FACE_WIDTH_1_SHIFT">RADEON_FACE_WIDTH_1_SHIFT</dfn>          0</u></td></tr>
<tr><th id="2037">2037</th><td><u>#       define <dfn class="macro" id="_M/RADEON_FACE_HEIGHT_1_SHIFT" data-ref="_M/RADEON_FACE_HEIGHT_1_SHIFT">RADEON_FACE_HEIGHT_1_SHIFT</dfn>         4</u></td></tr>
<tr><th id="2038">2038</th><td><u>#       define <dfn class="macro" id="_M/RADEON_FACE_WIDTH_1_MASK" data-ref="_M/RADEON_FACE_WIDTH_1_MASK">RADEON_FACE_WIDTH_1_MASK</dfn>           (0xf &lt;&lt; 0)</u></td></tr>
<tr><th id="2039">2039</th><td><u>#       define <dfn class="macro" id="_M/RADEON_FACE_HEIGHT_1_MASK" data-ref="_M/RADEON_FACE_HEIGHT_1_MASK">RADEON_FACE_HEIGHT_1_MASK</dfn>          (0xf &lt;&lt; 4)</u></td></tr>
<tr><th id="2040">2040</th><td><u>#       define <dfn class="macro" id="_M/RADEON_FACE_WIDTH_2_SHIFT" data-ref="_M/RADEON_FACE_WIDTH_2_SHIFT">RADEON_FACE_WIDTH_2_SHIFT</dfn>          8</u></td></tr>
<tr><th id="2041">2041</th><td><u>#       define <dfn class="macro" id="_M/RADEON_FACE_HEIGHT_2_SHIFT" data-ref="_M/RADEON_FACE_HEIGHT_2_SHIFT">RADEON_FACE_HEIGHT_2_SHIFT</dfn>         12</u></td></tr>
<tr><th id="2042">2042</th><td><u>#       define <dfn class="macro" id="_M/RADEON_FACE_WIDTH_2_MASK" data-ref="_M/RADEON_FACE_WIDTH_2_MASK">RADEON_FACE_WIDTH_2_MASK</dfn>           (0xf &lt;&lt; 8)</u></td></tr>
<tr><th id="2043">2043</th><td><u>#       define <dfn class="macro" id="_M/RADEON_FACE_HEIGHT_2_MASK" data-ref="_M/RADEON_FACE_HEIGHT_2_MASK">RADEON_FACE_HEIGHT_2_MASK</dfn>          (0xf &lt;&lt; 12)</u></td></tr>
<tr><th id="2044">2044</th><td><u>#       define <dfn class="macro" id="_M/RADEON_FACE_WIDTH_3_SHIFT" data-ref="_M/RADEON_FACE_WIDTH_3_SHIFT">RADEON_FACE_WIDTH_3_SHIFT</dfn>          16</u></td></tr>
<tr><th id="2045">2045</th><td><u>#       define <dfn class="macro" id="_M/RADEON_FACE_HEIGHT_3_SHIFT" data-ref="_M/RADEON_FACE_HEIGHT_3_SHIFT">RADEON_FACE_HEIGHT_3_SHIFT</dfn>         20</u></td></tr>
<tr><th id="2046">2046</th><td><u>#       define <dfn class="macro" id="_M/RADEON_FACE_WIDTH_3_MASK" data-ref="_M/RADEON_FACE_WIDTH_3_MASK">RADEON_FACE_WIDTH_3_MASK</dfn>           (0xf &lt;&lt; 16)</u></td></tr>
<tr><th id="2047">2047</th><td><u>#       define <dfn class="macro" id="_M/RADEON_FACE_HEIGHT_3_MASK" data-ref="_M/RADEON_FACE_HEIGHT_3_MASK">RADEON_FACE_HEIGHT_3_MASK</dfn>          (0xf &lt;&lt; 20)</u></td></tr>
<tr><th id="2048">2048</th><td><u>#       define <dfn class="macro" id="_M/RADEON_FACE_WIDTH_4_SHIFT" data-ref="_M/RADEON_FACE_WIDTH_4_SHIFT">RADEON_FACE_WIDTH_4_SHIFT</dfn>          24</u></td></tr>
<tr><th id="2049">2049</th><td><u>#       define <dfn class="macro" id="_M/RADEON_FACE_HEIGHT_4_SHIFT" data-ref="_M/RADEON_FACE_HEIGHT_4_SHIFT">RADEON_FACE_HEIGHT_4_SHIFT</dfn>         28</u></td></tr>
<tr><th id="2050">2050</th><td><u>#       define <dfn class="macro" id="_M/RADEON_FACE_WIDTH_4_MASK" data-ref="_M/RADEON_FACE_WIDTH_4_MASK">RADEON_FACE_WIDTH_4_MASK</dfn>           (0xf &lt;&lt; 24)</u></td></tr>
<tr><th id="2051">2051</th><td><u>#       define <dfn class="macro" id="_M/RADEON_FACE_HEIGHT_4_MASK" data-ref="_M/RADEON_FACE_HEIGHT_4_MASK">RADEON_FACE_HEIGHT_4_MASK</dfn>          (0xf &lt;&lt; 28)</u></td></tr>
<tr><th id="2052">2052</th><td></td></tr>
<tr><th id="2053">2053</th><td><u>#define <dfn class="macro" id="_M/RADEON_PP_TXOFFSET_0" data-ref="_M/RADEON_PP_TXOFFSET_0">RADEON_PP_TXOFFSET_0</dfn>                0x1c5c</u></td></tr>
<tr><th id="2054">2054</th><td><u>#define <dfn class="macro" id="_M/RADEON_PP_TXOFFSET_1" data-ref="_M/RADEON_PP_TXOFFSET_1">RADEON_PP_TXOFFSET_1</dfn>                0x1c74</u></td></tr>
<tr><th id="2055">2055</th><td><u>#define <dfn class="macro" id="_M/RADEON_PP_TXOFFSET_2" data-ref="_M/RADEON_PP_TXOFFSET_2">RADEON_PP_TXOFFSET_2</dfn>                0x1c8c</u></td></tr>
<tr><th id="2056">2056</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TXO_ENDIAN_NO_SWAP" data-ref="_M/RADEON_TXO_ENDIAN_NO_SWAP">RADEON_TXO_ENDIAN_NO_SWAP</dfn>     (0 &lt;&lt; 0)</u></td></tr>
<tr><th id="2057">2057</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TXO_ENDIAN_BYTE_SWAP" data-ref="_M/RADEON_TXO_ENDIAN_BYTE_SWAP">RADEON_TXO_ENDIAN_BYTE_SWAP</dfn>   (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="2058">2058</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TXO_ENDIAN_WORD_SWAP" data-ref="_M/RADEON_TXO_ENDIAN_WORD_SWAP">RADEON_TXO_ENDIAN_WORD_SWAP</dfn>   (2 &lt;&lt; 0)</u></td></tr>
<tr><th id="2059">2059</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TXO_ENDIAN_HALFDW_SWAP" data-ref="_M/RADEON_TXO_ENDIAN_HALFDW_SWAP">RADEON_TXO_ENDIAN_HALFDW_SWAP</dfn> (3 &lt;&lt; 0)</u></td></tr>
<tr><th id="2060">2060</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TXO_MACRO_LINEAR" data-ref="_M/RADEON_TXO_MACRO_LINEAR">RADEON_TXO_MACRO_LINEAR</dfn>       (0 &lt;&lt; 2)</u></td></tr>
<tr><th id="2061">2061</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TXO_MACRO_TILE" data-ref="_M/RADEON_TXO_MACRO_TILE">RADEON_TXO_MACRO_TILE</dfn>         (1 &lt;&lt; 2)</u></td></tr>
<tr><th id="2062">2062</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TXO_MICRO_LINEAR" data-ref="_M/RADEON_TXO_MICRO_LINEAR">RADEON_TXO_MICRO_LINEAR</dfn>       (0 &lt;&lt; 3)</u></td></tr>
<tr><th id="2063">2063</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TXO_MICRO_TILE_X2" data-ref="_M/RADEON_TXO_MICRO_TILE_X2">RADEON_TXO_MICRO_TILE_X2</dfn>      (1 &lt;&lt; 3)</u></td></tr>
<tr><th id="2064">2064</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TXO_MICRO_TILE_OPT" data-ref="_M/RADEON_TXO_MICRO_TILE_OPT">RADEON_TXO_MICRO_TILE_OPT</dfn>     (2 &lt;&lt; 3)</u></td></tr>
<tr><th id="2065">2065</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TXO_OFFSET_MASK" data-ref="_M/RADEON_TXO_OFFSET_MASK">RADEON_TXO_OFFSET_MASK</dfn>        0xffffffe0</u></td></tr>
<tr><th id="2066">2066</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TXO_OFFSET_SHIFT" data-ref="_M/RADEON_TXO_OFFSET_SHIFT">RADEON_TXO_OFFSET_SHIFT</dfn>       5</u></td></tr>
<tr><th id="2067">2067</th><td></td></tr>
<tr><th id="2068">2068</th><td><u>#define <dfn class="macro" id="_M/RADEON_PP_CUBIC_OFFSET_T0_0" data-ref="_M/RADEON_PP_CUBIC_OFFSET_T0_0">RADEON_PP_CUBIC_OFFSET_T0_0</dfn>         0x1dd0  /* bits [31:5] */</u></td></tr>
<tr><th id="2069">2069</th><td><u>#define <dfn class="macro" id="_M/RADEON_PP_CUBIC_OFFSET_T0_1" data-ref="_M/RADEON_PP_CUBIC_OFFSET_T0_1">RADEON_PP_CUBIC_OFFSET_T0_1</dfn>         0x1dd4</u></td></tr>
<tr><th id="2070">2070</th><td><u>#define <dfn class="macro" id="_M/RADEON_PP_CUBIC_OFFSET_T0_2" data-ref="_M/RADEON_PP_CUBIC_OFFSET_T0_2">RADEON_PP_CUBIC_OFFSET_T0_2</dfn>         0x1dd8</u></td></tr>
<tr><th id="2071">2071</th><td><u>#define <dfn class="macro" id="_M/RADEON_PP_CUBIC_OFFSET_T0_3" data-ref="_M/RADEON_PP_CUBIC_OFFSET_T0_3">RADEON_PP_CUBIC_OFFSET_T0_3</dfn>         0x1ddc</u></td></tr>
<tr><th id="2072">2072</th><td><u>#define <dfn class="macro" id="_M/RADEON_PP_CUBIC_OFFSET_T0_4" data-ref="_M/RADEON_PP_CUBIC_OFFSET_T0_4">RADEON_PP_CUBIC_OFFSET_T0_4</dfn>         0x1de0</u></td></tr>
<tr><th id="2073">2073</th><td><u>#define <dfn class="macro" id="_M/RADEON_PP_CUBIC_OFFSET_T1_0" data-ref="_M/RADEON_PP_CUBIC_OFFSET_T1_0">RADEON_PP_CUBIC_OFFSET_T1_0</dfn>         0x1e00</u></td></tr>
<tr><th id="2074">2074</th><td><u>#define <dfn class="macro" id="_M/RADEON_PP_CUBIC_OFFSET_T1_1" data-ref="_M/RADEON_PP_CUBIC_OFFSET_T1_1">RADEON_PP_CUBIC_OFFSET_T1_1</dfn>         0x1e04</u></td></tr>
<tr><th id="2075">2075</th><td><u>#define <dfn class="macro" id="_M/RADEON_PP_CUBIC_OFFSET_T1_2" data-ref="_M/RADEON_PP_CUBIC_OFFSET_T1_2">RADEON_PP_CUBIC_OFFSET_T1_2</dfn>         0x1e08</u></td></tr>
<tr><th id="2076">2076</th><td><u>#define <dfn class="macro" id="_M/RADEON_PP_CUBIC_OFFSET_T1_3" data-ref="_M/RADEON_PP_CUBIC_OFFSET_T1_3">RADEON_PP_CUBIC_OFFSET_T1_3</dfn>         0x1e0c</u></td></tr>
<tr><th id="2077">2077</th><td><u>#define <dfn class="macro" id="_M/RADEON_PP_CUBIC_OFFSET_T1_4" data-ref="_M/RADEON_PP_CUBIC_OFFSET_T1_4">RADEON_PP_CUBIC_OFFSET_T1_4</dfn>         0x1e10</u></td></tr>
<tr><th id="2078">2078</th><td><u>#define <dfn class="macro" id="_M/RADEON_PP_CUBIC_OFFSET_T2_0" data-ref="_M/RADEON_PP_CUBIC_OFFSET_T2_0">RADEON_PP_CUBIC_OFFSET_T2_0</dfn>         0x1e14</u></td></tr>
<tr><th id="2079">2079</th><td><u>#define <dfn class="macro" id="_M/RADEON_PP_CUBIC_OFFSET_T2_1" data-ref="_M/RADEON_PP_CUBIC_OFFSET_T2_1">RADEON_PP_CUBIC_OFFSET_T2_1</dfn>         0x1e18</u></td></tr>
<tr><th id="2080">2080</th><td><u>#define <dfn class="macro" id="_M/RADEON_PP_CUBIC_OFFSET_T2_2" data-ref="_M/RADEON_PP_CUBIC_OFFSET_T2_2">RADEON_PP_CUBIC_OFFSET_T2_2</dfn>         0x1e1c</u></td></tr>
<tr><th id="2081">2081</th><td><u>#define <dfn class="macro" id="_M/RADEON_PP_CUBIC_OFFSET_T2_3" data-ref="_M/RADEON_PP_CUBIC_OFFSET_T2_3">RADEON_PP_CUBIC_OFFSET_T2_3</dfn>         0x1e20</u></td></tr>
<tr><th id="2082">2082</th><td><u>#define <dfn class="macro" id="_M/RADEON_PP_CUBIC_OFFSET_T2_4" data-ref="_M/RADEON_PP_CUBIC_OFFSET_T2_4">RADEON_PP_CUBIC_OFFSET_T2_4</dfn>         0x1e24</u></td></tr>
<tr><th id="2083">2083</th><td></td></tr>
<tr><th id="2084">2084</th><td><u>#define <dfn class="macro" id="_M/RADEON_PP_TEX_SIZE_0" data-ref="_M/RADEON_PP_TEX_SIZE_0">RADEON_PP_TEX_SIZE_0</dfn>                0x1d04  /* NPOT */</u></td></tr>
<tr><th id="2085">2085</th><td><u>#define <dfn class="macro" id="_M/RADEON_PP_TEX_SIZE_1" data-ref="_M/RADEON_PP_TEX_SIZE_1">RADEON_PP_TEX_SIZE_1</dfn>                0x1d0c</u></td></tr>
<tr><th id="2086">2086</th><td><u>#define <dfn class="macro" id="_M/RADEON_PP_TEX_SIZE_2" data-ref="_M/RADEON_PP_TEX_SIZE_2">RADEON_PP_TEX_SIZE_2</dfn>                0x1d14</u></td></tr>
<tr><th id="2087">2087</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TEX_USIZE_MASK" data-ref="_M/RADEON_TEX_USIZE_MASK">RADEON_TEX_USIZE_MASK</dfn>        (0x7ff &lt;&lt; 0)</u></td></tr>
<tr><th id="2088">2088</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TEX_USIZE_SHIFT" data-ref="_M/RADEON_TEX_USIZE_SHIFT">RADEON_TEX_USIZE_SHIFT</dfn>       0</u></td></tr>
<tr><th id="2089">2089</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TEX_VSIZE_MASK" data-ref="_M/RADEON_TEX_VSIZE_MASK">RADEON_TEX_VSIZE_MASK</dfn>        (0x7ff &lt;&lt; 16)</u></td></tr>
<tr><th id="2090">2090</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TEX_VSIZE_SHIFT" data-ref="_M/RADEON_TEX_VSIZE_SHIFT">RADEON_TEX_VSIZE_SHIFT</dfn>       16</u></td></tr>
<tr><th id="2091">2091</th><td><u>#       define <dfn class="macro" id="_M/RADEON_SIGNED_RGB_MASK" data-ref="_M/RADEON_SIGNED_RGB_MASK">RADEON_SIGNED_RGB_MASK</dfn>       (1 &lt;&lt; 30)</u></td></tr>
<tr><th id="2092">2092</th><td><u>#       define <dfn class="macro" id="_M/RADEON_SIGNED_RGB_SHIFT" data-ref="_M/RADEON_SIGNED_RGB_SHIFT">RADEON_SIGNED_RGB_SHIFT</dfn>      30</u></td></tr>
<tr><th id="2093">2093</th><td><u>#       define <dfn class="macro" id="_M/RADEON_SIGNED_ALPHA_MASK" data-ref="_M/RADEON_SIGNED_ALPHA_MASK">RADEON_SIGNED_ALPHA_MASK</dfn>     (1 &lt;&lt; 31)</u></td></tr>
<tr><th id="2094">2094</th><td><u>#       define <dfn class="macro" id="_M/RADEON_SIGNED_ALPHA_SHIFT" data-ref="_M/RADEON_SIGNED_ALPHA_SHIFT">RADEON_SIGNED_ALPHA_SHIFT</dfn>    31</u></td></tr>
<tr><th id="2095">2095</th><td><u>#define <dfn class="macro" id="_M/RADEON_PP_TEX_PITCH_0" data-ref="_M/RADEON_PP_TEX_PITCH_0">RADEON_PP_TEX_PITCH_0</dfn>               0x1d08  /* NPOT */</u></td></tr>
<tr><th id="2096">2096</th><td><u>#define <dfn class="macro" id="_M/RADEON_PP_TEX_PITCH_1" data-ref="_M/RADEON_PP_TEX_PITCH_1">RADEON_PP_TEX_PITCH_1</dfn>               0x1d10  /* NPOT */</u></td></tr>
<tr><th id="2097">2097</th><td><u>#define <dfn class="macro" id="_M/RADEON_PP_TEX_PITCH_2" data-ref="_M/RADEON_PP_TEX_PITCH_2">RADEON_PP_TEX_PITCH_2</dfn>               0x1d18  /* NPOT */</u></td></tr>
<tr><th id="2098">2098</th><td><i>/* note: bits 13-5: 32 byte aligned stride of texture map */</i></td></tr>
<tr><th id="2099">2099</th><td></td></tr>
<tr><th id="2100">2100</th><td><u>#define <dfn class="macro" id="_M/RADEON_PP_TXCBLEND_0" data-ref="_M/RADEON_PP_TXCBLEND_0">RADEON_PP_TXCBLEND_0</dfn>                0x1c60</u></td></tr>
<tr><th id="2101">2101</th><td><u>#define <dfn class="macro" id="_M/RADEON_PP_TXCBLEND_1" data-ref="_M/RADEON_PP_TXCBLEND_1">RADEON_PP_TXCBLEND_1</dfn>                0x1c78</u></td></tr>
<tr><th id="2102">2102</th><td><u>#define <dfn class="macro" id="_M/RADEON_PP_TXCBLEND_2" data-ref="_M/RADEON_PP_TXCBLEND_2">RADEON_PP_TXCBLEND_2</dfn>                0x1c90</u></td></tr>
<tr><th id="2103">2103</th><td><u>#       define <dfn class="macro" id="_M/RADEON_COLOR_ARG_A_SHIFT" data-ref="_M/RADEON_COLOR_ARG_A_SHIFT">RADEON_COLOR_ARG_A_SHIFT</dfn>          0</u></td></tr>
<tr><th id="2104">2104</th><td><u>#       define <dfn class="macro" id="_M/RADEON_COLOR_ARG_A_MASK" data-ref="_M/RADEON_COLOR_ARG_A_MASK">RADEON_COLOR_ARG_A_MASK</dfn>           (0x1f &lt;&lt; 0)</u></td></tr>
<tr><th id="2105">2105</th><td><u>#       define <dfn class="macro" id="_M/RADEON_COLOR_ARG_A_ZERO" data-ref="_M/RADEON_COLOR_ARG_A_ZERO">RADEON_COLOR_ARG_A_ZERO</dfn>           (0    &lt;&lt; 0)</u></td></tr>
<tr><th id="2106">2106</th><td><u>#       define <dfn class="macro" id="_M/RADEON_COLOR_ARG_A_CURRENT_COLOR" data-ref="_M/RADEON_COLOR_ARG_A_CURRENT_COLOR">RADEON_COLOR_ARG_A_CURRENT_COLOR</dfn>  (2    &lt;&lt; 0)</u></td></tr>
<tr><th id="2107">2107</th><td><u>#       define <dfn class="macro" id="_M/RADEON_COLOR_ARG_A_CURRENT_ALPHA" data-ref="_M/RADEON_COLOR_ARG_A_CURRENT_ALPHA">RADEON_COLOR_ARG_A_CURRENT_ALPHA</dfn>  (3    &lt;&lt; 0)</u></td></tr>
<tr><th id="2108">2108</th><td><u>#       define <dfn class="macro" id="_M/RADEON_COLOR_ARG_A_DIFFUSE_COLOR" data-ref="_M/RADEON_COLOR_ARG_A_DIFFUSE_COLOR">RADEON_COLOR_ARG_A_DIFFUSE_COLOR</dfn>  (4    &lt;&lt; 0)</u></td></tr>
<tr><th id="2109">2109</th><td><u>#       define <dfn class="macro" id="_M/RADEON_COLOR_ARG_A_DIFFUSE_ALPHA" data-ref="_M/RADEON_COLOR_ARG_A_DIFFUSE_ALPHA">RADEON_COLOR_ARG_A_DIFFUSE_ALPHA</dfn>  (5    &lt;&lt; 0)</u></td></tr>
<tr><th id="2110">2110</th><td><u>#       define <dfn class="macro" id="_M/RADEON_COLOR_ARG_A_SPECULAR_COLOR" data-ref="_M/RADEON_COLOR_ARG_A_SPECULAR_COLOR">RADEON_COLOR_ARG_A_SPECULAR_COLOR</dfn> (6    &lt;&lt; 0)</u></td></tr>
<tr><th id="2111">2111</th><td><u>#       define <dfn class="macro" id="_M/RADEON_COLOR_ARG_A_SPECULAR_ALPHA" data-ref="_M/RADEON_COLOR_ARG_A_SPECULAR_ALPHA">RADEON_COLOR_ARG_A_SPECULAR_ALPHA</dfn> (7    &lt;&lt; 0)</u></td></tr>
<tr><th id="2112">2112</th><td><u>#       define <dfn class="macro" id="_M/RADEON_COLOR_ARG_A_TFACTOR_COLOR" data-ref="_M/RADEON_COLOR_ARG_A_TFACTOR_COLOR">RADEON_COLOR_ARG_A_TFACTOR_COLOR</dfn>  (8    &lt;&lt; 0)</u></td></tr>
<tr><th id="2113">2113</th><td><u>#       define <dfn class="macro" id="_M/RADEON_COLOR_ARG_A_TFACTOR_ALPHA" data-ref="_M/RADEON_COLOR_ARG_A_TFACTOR_ALPHA">RADEON_COLOR_ARG_A_TFACTOR_ALPHA</dfn>  (9    &lt;&lt; 0)</u></td></tr>
<tr><th id="2114">2114</th><td><u>#       define <dfn class="macro" id="_M/RADEON_COLOR_ARG_A_T0_COLOR" data-ref="_M/RADEON_COLOR_ARG_A_T0_COLOR">RADEON_COLOR_ARG_A_T0_COLOR</dfn>       (10   &lt;&lt; 0)</u></td></tr>
<tr><th id="2115">2115</th><td><u>#       define <dfn class="macro" id="_M/RADEON_COLOR_ARG_A_T0_ALPHA" data-ref="_M/RADEON_COLOR_ARG_A_T0_ALPHA">RADEON_COLOR_ARG_A_T0_ALPHA</dfn>       (11   &lt;&lt; 0)</u></td></tr>
<tr><th id="2116">2116</th><td><u>#       define <dfn class="macro" id="_M/RADEON_COLOR_ARG_A_T1_COLOR" data-ref="_M/RADEON_COLOR_ARG_A_T1_COLOR">RADEON_COLOR_ARG_A_T1_COLOR</dfn>       (12   &lt;&lt; 0)</u></td></tr>
<tr><th id="2117">2117</th><td><u>#       define <dfn class="macro" id="_M/RADEON_COLOR_ARG_A_T1_ALPHA" data-ref="_M/RADEON_COLOR_ARG_A_T1_ALPHA">RADEON_COLOR_ARG_A_T1_ALPHA</dfn>       (13   &lt;&lt; 0)</u></td></tr>
<tr><th id="2118">2118</th><td><u>#       define <dfn class="macro" id="_M/RADEON_COLOR_ARG_A_T2_COLOR" data-ref="_M/RADEON_COLOR_ARG_A_T2_COLOR">RADEON_COLOR_ARG_A_T2_COLOR</dfn>       (14   &lt;&lt; 0)</u></td></tr>
<tr><th id="2119">2119</th><td><u>#       define <dfn class="macro" id="_M/RADEON_COLOR_ARG_A_T2_ALPHA" data-ref="_M/RADEON_COLOR_ARG_A_T2_ALPHA">RADEON_COLOR_ARG_A_T2_ALPHA</dfn>       (15   &lt;&lt; 0)</u></td></tr>
<tr><th id="2120">2120</th><td><u>#       define <dfn class="macro" id="_M/RADEON_COLOR_ARG_A_T3_COLOR" data-ref="_M/RADEON_COLOR_ARG_A_T3_COLOR">RADEON_COLOR_ARG_A_T3_COLOR</dfn>       (16   &lt;&lt; 0)</u></td></tr>
<tr><th id="2121">2121</th><td><u>#       define <dfn class="macro" id="_M/RADEON_COLOR_ARG_A_T3_ALPHA" data-ref="_M/RADEON_COLOR_ARG_A_T3_ALPHA">RADEON_COLOR_ARG_A_T3_ALPHA</dfn>       (17   &lt;&lt; 0)</u></td></tr>
<tr><th id="2122">2122</th><td><u>#       define <dfn class="macro" id="_M/RADEON_COLOR_ARG_B_SHIFT" data-ref="_M/RADEON_COLOR_ARG_B_SHIFT">RADEON_COLOR_ARG_B_SHIFT</dfn>          5</u></td></tr>
<tr><th id="2123">2123</th><td><u>#       define <dfn class="macro" id="_M/RADEON_COLOR_ARG_B_MASK" data-ref="_M/RADEON_COLOR_ARG_B_MASK">RADEON_COLOR_ARG_B_MASK</dfn>           (0x1f &lt;&lt; 5)</u></td></tr>
<tr><th id="2124">2124</th><td><u>#       define <dfn class="macro" id="_M/RADEON_COLOR_ARG_B_ZERO" data-ref="_M/RADEON_COLOR_ARG_B_ZERO">RADEON_COLOR_ARG_B_ZERO</dfn>           (0    &lt;&lt; 5)</u></td></tr>
<tr><th id="2125">2125</th><td><u>#       define <dfn class="macro" id="_M/RADEON_COLOR_ARG_B_CURRENT_COLOR" data-ref="_M/RADEON_COLOR_ARG_B_CURRENT_COLOR">RADEON_COLOR_ARG_B_CURRENT_COLOR</dfn>  (2    &lt;&lt; 5)</u></td></tr>
<tr><th id="2126">2126</th><td><u>#       define <dfn class="macro" id="_M/RADEON_COLOR_ARG_B_CURRENT_ALPHA" data-ref="_M/RADEON_COLOR_ARG_B_CURRENT_ALPHA">RADEON_COLOR_ARG_B_CURRENT_ALPHA</dfn>  (3    &lt;&lt; 5)</u></td></tr>
<tr><th id="2127">2127</th><td><u>#       define <dfn class="macro" id="_M/RADEON_COLOR_ARG_B_DIFFUSE_COLOR" data-ref="_M/RADEON_COLOR_ARG_B_DIFFUSE_COLOR">RADEON_COLOR_ARG_B_DIFFUSE_COLOR</dfn>  (4    &lt;&lt; 5)</u></td></tr>
<tr><th id="2128">2128</th><td><u>#       define <dfn class="macro" id="_M/RADEON_COLOR_ARG_B_DIFFUSE_ALPHA" data-ref="_M/RADEON_COLOR_ARG_B_DIFFUSE_ALPHA">RADEON_COLOR_ARG_B_DIFFUSE_ALPHA</dfn>  (5    &lt;&lt; 5)</u></td></tr>
<tr><th id="2129">2129</th><td><u>#       define <dfn class="macro" id="_M/RADEON_COLOR_ARG_B_SPECULAR_COLOR" data-ref="_M/RADEON_COLOR_ARG_B_SPECULAR_COLOR">RADEON_COLOR_ARG_B_SPECULAR_COLOR</dfn> (6    &lt;&lt; 5)</u></td></tr>
<tr><th id="2130">2130</th><td><u>#       define <dfn class="macro" id="_M/RADEON_COLOR_ARG_B_SPECULAR_ALPHA" data-ref="_M/RADEON_COLOR_ARG_B_SPECULAR_ALPHA">RADEON_COLOR_ARG_B_SPECULAR_ALPHA</dfn> (7    &lt;&lt; 5)</u></td></tr>
<tr><th id="2131">2131</th><td><u>#       define <dfn class="macro" id="_M/RADEON_COLOR_ARG_B_TFACTOR_COLOR" data-ref="_M/RADEON_COLOR_ARG_B_TFACTOR_COLOR">RADEON_COLOR_ARG_B_TFACTOR_COLOR</dfn>  (8    &lt;&lt; 5)</u></td></tr>
<tr><th id="2132">2132</th><td><u>#       define <dfn class="macro" id="_M/RADEON_COLOR_ARG_B_TFACTOR_ALPHA" data-ref="_M/RADEON_COLOR_ARG_B_TFACTOR_ALPHA">RADEON_COLOR_ARG_B_TFACTOR_ALPHA</dfn>  (9    &lt;&lt; 5)</u></td></tr>
<tr><th id="2133">2133</th><td><u>#       define <dfn class="macro" id="_M/RADEON_COLOR_ARG_B_T0_COLOR" data-ref="_M/RADEON_COLOR_ARG_B_T0_COLOR">RADEON_COLOR_ARG_B_T0_COLOR</dfn>       (10   &lt;&lt; 5)</u></td></tr>
<tr><th id="2134">2134</th><td><u>#       define <dfn class="macro" id="_M/RADEON_COLOR_ARG_B_T0_ALPHA" data-ref="_M/RADEON_COLOR_ARG_B_T0_ALPHA">RADEON_COLOR_ARG_B_T0_ALPHA</dfn>       (11   &lt;&lt; 5)</u></td></tr>
<tr><th id="2135">2135</th><td><u>#       define <dfn class="macro" id="_M/RADEON_COLOR_ARG_B_T1_COLOR" data-ref="_M/RADEON_COLOR_ARG_B_T1_COLOR">RADEON_COLOR_ARG_B_T1_COLOR</dfn>       (12   &lt;&lt; 5)</u></td></tr>
<tr><th id="2136">2136</th><td><u>#       define <dfn class="macro" id="_M/RADEON_COLOR_ARG_B_T1_ALPHA" data-ref="_M/RADEON_COLOR_ARG_B_T1_ALPHA">RADEON_COLOR_ARG_B_T1_ALPHA</dfn>       (13   &lt;&lt; 5)</u></td></tr>
<tr><th id="2137">2137</th><td><u>#       define <dfn class="macro" id="_M/RADEON_COLOR_ARG_B_T2_COLOR" data-ref="_M/RADEON_COLOR_ARG_B_T2_COLOR">RADEON_COLOR_ARG_B_T2_COLOR</dfn>       (14   &lt;&lt; 5)</u></td></tr>
<tr><th id="2138">2138</th><td><u>#       define <dfn class="macro" id="_M/RADEON_COLOR_ARG_B_T2_ALPHA" data-ref="_M/RADEON_COLOR_ARG_B_T2_ALPHA">RADEON_COLOR_ARG_B_T2_ALPHA</dfn>       (15   &lt;&lt; 5)</u></td></tr>
<tr><th id="2139">2139</th><td><u>#       define <dfn class="macro" id="_M/RADEON_COLOR_ARG_B_T3_COLOR" data-ref="_M/RADEON_COLOR_ARG_B_T3_COLOR">RADEON_COLOR_ARG_B_T3_COLOR</dfn>       (16   &lt;&lt; 5)</u></td></tr>
<tr><th id="2140">2140</th><td><u>#       define <dfn class="macro" id="_M/RADEON_COLOR_ARG_B_T3_ALPHA" data-ref="_M/RADEON_COLOR_ARG_B_T3_ALPHA">RADEON_COLOR_ARG_B_T3_ALPHA</dfn>       (17   &lt;&lt; 5)</u></td></tr>
<tr><th id="2141">2141</th><td><u>#       define <dfn class="macro" id="_M/RADEON_COLOR_ARG_C_SHIFT" data-ref="_M/RADEON_COLOR_ARG_C_SHIFT">RADEON_COLOR_ARG_C_SHIFT</dfn>          10</u></td></tr>
<tr><th id="2142">2142</th><td><u>#       define <dfn class="macro" id="_M/RADEON_COLOR_ARG_C_MASK" data-ref="_M/RADEON_COLOR_ARG_C_MASK">RADEON_COLOR_ARG_C_MASK</dfn>           (0x1f &lt;&lt; 10)</u></td></tr>
<tr><th id="2143">2143</th><td><u>#       define <dfn class="macro" id="_M/RADEON_COLOR_ARG_C_ZERO" data-ref="_M/RADEON_COLOR_ARG_C_ZERO">RADEON_COLOR_ARG_C_ZERO</dfn>           (0    &lt;&lt; 10)</u></td></tr>
<tr><th id="2144">2144</th><td><u>#       define <dfn class="macro" id="_M/RADEON_COLOR_ARG_C_CURRENT_COLOR" data-ref="_M/RADEON_COLOR_ARG_C_CURRENT_COLOR">RADEON_COLOR_ARG_C_CURRENT_COLOR</dfn>  (2    &lt;&lt; 10)</u></td></tr>
<tr><th id="2145">2145</th><td><u>#       define <dfn class="macro" id="_M/RADEON_COLOR_ARG_C_CURRENT_ALPHA" data-ref="_M/RADEON_COLOR_ARG_C_CURRENT_ALPHA">RADEON_COLOR_ARG_C_CURRENT_ALPHA</dfn>  (3    &lt;&lt; 10)</u></td></tr>
<tr><th id="2146">2146</th><td><u>#       define <dfn class="macro" id="_M/RADEON_COLOR_ARG_C_DIFFUSE_COLOR" data-ref="_M/RADEON_COLOR_ARG_C_DIFFUSE_COLOR">RADEON_COLOR_ARG_C_DIFFUSE_COLOR</dfn>  (4    &lt;&lt; 10)</u></td></tr>
<tr><th id="2147">2147</th><td><u>#       define <dfn class="macro" id="_M/RADEON_COLOR_ARG_C_DIFFUSE_ALPHA" data-ref="_M/RADEON_COLOR_ARG_C_DIFFUSE_ALPHA">RADEON_COLOR_ARG_C_DIFFUSE_ALPHA</dfn>  (5    &lt;&lt; 10)</u></td></tr>
<tr><th id="2148">2148</th><td><u>#       define <dfn class="macro" id="_M/RADEON_COLOR_ARG_C_SPECULAR_COLOR" data-ref="_M/RADEON_COLOR_ARG_C_SPECULAR_COLOR">RADEON_COLOR_ARG_C_SPECULAR_COLOR</dfn> (6    &lt;&lt; 10)</u></td></tr>
<tr><th id="2149">2149</th><td><u>#       define <dfn class="macro" id="_M/RADEON_COLOR_ARG_C_SPECULAR_ALPHA" data-ref="_M/RADEON_COLOR_ARG_C_SPECULAR_ALPHA">RADEON_COLOR_ARG_C_SPECULAR_ALPHA</dfn> (7    &lt;&lt; 10)</u></td></tr>
<tr><th id="2150">2150</th><td><u>#       define <dfn class="macro" id="_M/RADEON_COLOR_ARG_C_TFACTOR_COLOR" data-ref="_M/RADEON_COLOR_ARG_C_TFACTOR_COLOR">RADEON_COLOR_ARG_C_TFACTOR_COLOR</dfn>  (8    &lt;&lt; 10)</u></td></tr>
<tr><th id="2151">2151</th><td><u>#       define <dfn class="macro" id="_M/RADEON_COLOR_ARG_C_TFACTOR_ALPHA" data-ref="_M/RADEON_COLOR_ARG_C_TFACTOR_ALPHA">RADEON_COLOR_ARG_C_TFACTOR_ALPHA</dfn>  (9    &lt;&lt; 10)</u></td></tr>
<tr><th id="2152">2152</th><td><u>#       define <dfn class="macro" id="_M/RADEON_COLOR_ARG_C_T0_COLOR" data-ref="_M/RADEON_COLOR_ARG_C_T0_COLOR">RADEON_COLOR_ARG_C_T0_COLOR</dfn>       (10   &lt;&lt; 10)</u></td></tr>
<tr><th id="2153">2153</th><td><u>#       define <dfn class="macro" id="_M/RADEON_COLOR_ARG_C_T0_ALPHA" data-ref="_M/RADEON_COLOR_ARG_C_T0_ALPHA">RADEON_COLOR_ARG_C_T0_ALPHA</dfn>       (11   &lt;&lt; 10)</u></td></tr>
<tr><th id="2154">2154</th><td><u>#       define <dfn class="macro" id="_M/RADEON_COLOR_ARG_C_T1_COLOR" data-ref="_M/RADEON_COLOR_ARG_C_T1_COLOR">RADEON_COLOR_ARG_C_T1_COLOR</dfn>       (12   &lt;&lt; 10)</u></td></tr>
<tr><th id="2155">2155</th><td><u>#       define <dfn class="macro" id="_M/RADEON_COLOR_ARG_C_T1_ALPHA" data-ref="_M/RADEON_COLOR_ARG_C_T1_ALPHA">RADEON_COLOR_ARG_C_T1_ALPHA</dfn>       (13   &lt;&lt; 10)</u></td></tr>
<tr><th id="2156">2156</th><td><u>#       define <dfn class="macro" id="_M/RADEON_COLOR_ARG_C_T2_COLOR" data-ref="_M/RADEON_COLOR_ARG_C_T2_COLOR">RADEON_COLOR_ARG_C_T2_COLOR</dfn>       (14   &lt;&lt; 10)</u></td></tr>
<tr><th id="2157">2157</th><td><u>#       define <dfn class="macro" id="_M/RADEON_COLOR_ARG_C_T2_ALPHA" data-ref="_M/RADEON_COLOR_ARG_C_T2_ALPHA">RADEON_COLOR_ARG_C_T2_ALPHA</dfn>       (15   &lt;&lt; 10)</u></td></tr>
<tr><th id="2158">2158</th><td><u>#       define <dfn class="macro" id="_M/RADEON_COLOR_ARG_C_T3_COLOR" data-ref="_M/RADEON_COLOR_ARG_C_T3_COLOR">RADEON_COLOR_ARG_C_T3_COLOR</dfn>       (16   &lt;&lt; 10)</u></td></tr>
<tr><th id="2159">2159</th><td><u>#       define <dfn class="macro" id="_M/RADEON_COLOR_ARG_C_T3_ALPHA" data-ref="_M/RADEON_COLOR_ARG_C_T3_ALPHA">RADEON_COLOR_ARG_C_T3_ALPHA</dfn>       (17   &lt;&lt; 10)</u></td></tr>
<tr><th id="2160">2160</th><td><u>#       define <dfn class="macro" id="_M/RADEON_COMP_ARG_A" data-ref="_M/RADEON_COMP_ARG_A">RADEON_COMP_ARG_A</dfn>                 (1 &lt;&lt; 15)</u></td></tr>
<tr><th id="2161">2161</th><td><u>#       define <dfn class="macro" id="_M/RADEON_COMP_ARG_A_SHIFT" data-ref="_M/RADEON_COMP_ARG_A_SHIFT">RADEON_COMP_ARG_A_SHIFT</dfn>           15</u></td></tr>
<tr><th id="2162">2162</th><td><u>#       define <dfn class="macro" id="_M/RADEON_COMP_ARG_B" data-ref="_M/RADEON_COMP_ARG_B">RADEON_COMP_ARG_B</dfn>                 (1 &lt;&lt; 16)</u></td></tr>
<tr><th id="2163">2163</th><td><u>#       define <dfn class="macro" id="_M/RADEON_COMP_ARG_B_SHIFT" data-ref="_M/RADEON_COMP_ARG_B_SHIFT">RADEON_COMP_ARG_B_SHIFT</dfn>           16</u></td></tr>
<tr><th id="2164">2164</th><td><u>#       define <dfn class="macro" id="_M/RADEON_COMP_ARG_C" data-ref="_M/RADEON_COMP_ARG_C">RADEON_COMP_ARG_C</dfn>                 (1 &lt;&lt; 17)</u></td></tr>
<tr><th id="2165">2165</th><td><u>#       define <dfn class="macro" id="_M/RADEON_COMP_ARG_C_SHIFT" data-ref="_M/RADEON_COMP_ARG_C_SHIFT">RADEON_COMP_ARG_C_SHIFT</dfn>           17</u></td></tr>
<tr><th id="2166">2166</th><td><u>#       define <dfn class="macro" id="_M/RADEON_BLEND_CTL_MASK" data-ref="_M/RADEON_BLEND_CTL_MASK">RADEON_BLEND_CTL_MASK</dfn>             (7 &lt;&lt; 18)</u></td></tr>
<tr><th id="2167">2167</th><td><u>#       define <dfn class="macro" id="_M/RADEON_BLEND_CTL_ADD" data-ref="_M/RADEON_BLEND_CTL_ADD">RADEON_BLEND_CTL_ADD</dfn>              (0 &lt;&lt; 18)</u></td></tr>
<tr><th id="2168">2168</th><td><u>#       define <dfn class="macro" id="_M/RADEON_BLEND_CTL_SUBTRACT" data-ref="_M/RADEON_BLEND_CTL_SUBTRACT">RADEON_BLEND_CTL_SUBTRACT</dfn>         (1 &lt;&lt; 18)</u></td></tr>
<tr><th id="2169">2169</th><td><u>#       define <dfn class="macro" id="_M/RADEON_BLEND_CTL_ADDSIGNED" data-ref="_M/RADEON_BLEND_CTL_ADDSIGNED">RADEON_BLEND_CTL_ADDSIGNED</dfn>        (2 &lt;&lt; 18)</u></td></tr>
<tr><th id="2170">2170</th><td><u>#       define <dfn class="macro" id="_M/RADEON_BLEND_CTL_BLEND" data-ref="_M/RADEON_BLEND_CTL_BLEND">RADEON_BLEND_CTL_BLEND</dfn>            (3 &lt;&lt; 18)</u></td></tr>
<tr><th id="2171">2171</th><td><u>#       define <dfn class="macro" id="_M/RADEON_BLEND_CTL_DOT3" data-ref="_M/RADEON_BLEND_CTL_DOT3">RADEON_BLEND_CTL_DOT3</dfn>             (4 &lt;&lt; 18)</u></td></tr>
<tr><th id="2172">2172</th><td><u>#       define <dfn class="macro" id="_M/RADEON_SCALE_SHIFT" data-ref="_M/RADEON_SCALE_SHIFT">RADEON_SCALE_SHIFT</dfn>                21</u></td></tr>
<tr><th id="2173">2173</th><td><u>#       define <dfn class="macro" id="_M/RADEON_SCALE_MASK" data-ref="_M/RADEON_SCALE_MASK">RADEON_SCALE_MASK</dfn>                 (3 &lt;&lt; 21)</u></td></tr>
<tr><th id="2174">2174</th><td><u>#       define <dfn class="macro" id="_M/RADEON_SCALE_1X" data-ref="_M/RADEON_SCALE_1X">RADEON_SCALE_1X</dfn>                   (0 &lt;&lt; 21)</u></td></tr>
<tr><th id="2175">2175</th><td><u>#       define <dfn class="macro" id="_M/RADEON_SCALE_2X" data-ref="_M/RADEON_SCALE_2X">RADEON_SCALE_2X</dfn>                   (1 &lt;&lt; 21)</u></td></tr>
<tr><th id="2176">2176</th><td><u>#       define <dfn class="macro" id="_M/RADEON_SCALE_4X" data-ref="_M/RADEON_SCALE_4X">RADEON_SCALE_4X</dfn>                   (2 &lt;&lt; 21)</u></td></tr>
<tr><th id="2177">2177</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CLAMP_TX" data-ref="_M/RADEON_CLAMP_TX">RADEON_CLAMP_TX</dfn>                   (1 &lt;&lt; 23)</u></td></tr>
<tr><th id="2178">2178</th><td><u>#       define <dfn class="macro" id="_M/RADEON_T0_EQ_TCUR" data-ref="_M/RADEON_T0_EQ_TCUR">RADEON_T0_EQ_TCUR</dfn>                 (1 &lt;&lt; 24)</u></td></tr>
<tr><th id="2179">2179</th><td><u>#       define <dfn class="macro" id="_M/RADEON_T1_EQ_TCUR" data-ref="_M/RADEON_T1_EQ_TCUR">RADEON_T1_EQ_TCUR</dfn>                 (1 &lt;&lt; 25)</u></td></tr>
<tr><th id="2180">2180</th><td><u>#       define <dfn class="macro" id="_M/RADEON_T2_EQ_TCUR" data-ref="_M/RADEON_T2_EQ_TCUR">RADEON_T2_EQ_TCUR</dfn>                 (1 &lt;&lt; 26)</u></td></tr>
<tr><th id="2181">2181</th><td><u>#       define <dfn class="macro" id="_M/RADEON_T3_EQ_TCUR" data-ref="_M/RADEON_T3_EQ_TCUR">RADEON_T3_EQ_TCUR</dfn>                 (1 &lt;&lt; 27)</u></td></tr>
<tr><th id="2182">2182</th><td><u>#       define <dfn class="macro" id="_M/RADEON_COLOR_ARG_MASK" data-ref="_M/RADEON_COLOR_ARG_MASK">RADEON_COLOR_ARG_MASK</dfn>             0x1f</u></td></tr>
<tr><th id="2183">2183</th><td><u>#       define <dfn class="macro" id="_M/RADEON_COMP_ARG_SHIFT" data-ref="_M/RADEON_COMP_ARG_SHIFT">RADEON_COMP_ARG_SHIFT</dfn>             15</u></td></tr>
<tr><th id="2184">2184</th><td><u>#define <dfn class="macro" id="_M/RADEON_PP_TXABLEND_0" data-ref="_M/RADEON_PP_TXABLEND_0">RADEON_PP_TXABLEND_0</dfn>                0x1c64</u></td></tr>
<tr><th id="2185">2185</th><td><u>#define <dfn class="macro" id="_M/RADEON_PP_TXABLEND_1" data-ref="_M/RADEON_PP_TXABLEND_1">RADEON_PP_TXABLEND_1</dfn>                0x1c7c</u></td></tr>
<tr><th id="2186">2186</th><td><u>#define <dfn class="macro" id="_M/RADEON_PP_TXABLEND_2" data-ref="_M/RADEON_PP_TXABLEND_2">RADEON_PP_TXABLEND_2</dfn>                0x1c94</u></td></tr>
<tr><th id="2187">2187</th><td><u>#       define <dfn class="macro" id="_M/RADEON_ALPHA_ARG_A_SHIFT" data-ref="_M/RADEON_ALPHA_ARG_A_SHIFT">RADEON_ALPHA_ARG_A_SHIFT</dfn>          0</u></td></tr>
<tr><th id="2188">2188</th><td><u>#       define <dfn class="macro" id="_M/RADEON_ALPHA_ARG_A_MASK" data-ref="_M/RADEON_ALPHA_ARG_A_MASK">RADEON_ALPHA_ARG_A_MASK</dfn>           (0xf &lt;&lt; 0)</u></td></tr>
<tr><th id="2189">2189</th><td><u>#       define <dfn class="macro" id="_M/RADEON_ALPHA_ARG_A_ZERO" data-ref="_M/RADEON_ALPHA_ARG_A_ZERO">RADEON_ALPHA_ARG_A_ZERO</dfn>           (0   &lt;&lt; 0)</u></td></tr>
<tr><th id="2190">2190</th><td><u>#       define <dfn class="macro" id="_M/RADEON_ALPHA_ARG_A_CURRENT_ALPHA" data-ref="_M/RADEON_ALPHA_ARG_A_CURRENT_ALPHA">RADEON_ALPHA_ARG_A_CURRENT_ALPHA</dfn>  (1   &lt;&lt; 0)</u></td></tr>
<tr><th id="2191">2191</th><td><u>#       define <dfn class="macro" id="_M/RADEON_ALPHA_ARG_A_DIFFUSE_ALPHA" data-ref="_M/RADEON_ALPHA_ARG_A_DIFFUSE_ALPHA">RADEON_ALPHA_ARG_A_DIFFUSE_ALPHA</dfn>  (2   &lt;&lt; 0)</u></td></tr>
<tr><th id="2192">2192</th><td><u>#       define <dfn class="macro" id="_M/RADEON_ALPHA_ARG_A_SPECULAR_ALPHA" data-ref="_M/RADEON_ALPHA_ARG_A_SPECULAR_ALPHA">RADEON_ALPHA_ARG_A_SPECULAR_ALPHA</dfn> (3   &lt;&lt; 0)</u></td></tr>
<tr><th id="2193">2193</th><td><u>#       define <dfn class="macro" id="_M/RADEON_ALPHA_ARG_A_TFACTOR_ALPHA" data-ref="_M/RADEON_ALPHA_ARG_A_TFACTOR_ALPHA">RADEON_ALPHA_ARG_A_TFACTOR_ALPHA</dfn>  (4   &lt;&lt; 0)</u></td></tr>
<tr><th id="2194">2194</th><td><u>#       define <dfn class="macro" id="_M/RADEON_ALPHA_ARG_A_T0_ALPHA" data-ref="_M/RADEON_ALPHA_ARG_A_T0_ALPHA">RADEON_ALPHA_ARG_A_T0_ALPHA</dfn>       (5   &lt;&lt; 0)</u></td></tr>
<tr><th id="2195">2195</th><td><u>#       define <dfn class="macro" id="_M/RADEON_ALPHA_ARG_A_T1_ALPHA" data-ref="_M/RADEON_ALPHA_ARG_A_T1_ALPHA">RADEON_ALPHA_ARG_A_T1_ALPHA</dfn>       (6   &lt;&lt; 0)</u></td></tr>
<tr><th id="2196">2196</th><td><u>#       define <dfn class="macro" id="_M/RADEON_ALPHA_ARG_A_T2_ALPHA" data-ref="_M/RADEON_ALPHA_ARG_A_T2_ALPHA">RADEON_ALPHA_ARG_A_T2_ALPHA</dfn>       (7   &lt;&lt; 0)</u></td></tr>
<tr><th id="2197">2197</th><td><u>#       define <dfn class="macro" id="_M/RADEON_ALPHA_ARG_A_T3_ALPHA" data-ref="_M/RADEON_ALPHA_ARG_A_T3_ALPHA">RADEON_ALPHA_ARG_A_T3_ALPHA</dfn>       (8   &lt;&lt; 0)</u></td></tr>
<tr><th id="2198">2198</th><td><u>#       define <dfn class="macro" id="_M/RADEON_ALPHA_ARG_B_SHIFT" data-ref="_M/RADEON_ALPHA_ARG_B_SHIFT">RADEON_ALPHA_ARG_B_SHIFT</dfn>          4</u></td></tr>
<tr><th id="2199">2199</th><td><u>#       define <dfn class="macro" id="_M/RADEON_ALPHA_ARG_B_MASK" data-ref="_M/RADEON_ALPHA_ARG_B_MASK">RADEON_ALPHA_ARG_B_MASK</dfn>           (0xf &lt;&lt; 4)</u></td></tr>
<tr><th id="2200">2200</th><td><u>#       define <dfn class="macro" id="_M/RADEON_ALPHA_ARG_B_ZERO" data-ref="_M/RADEON_ALPHA_ARG_B_ZERO">RADEON_ALPHA_ARG_B_ZERO</dfn>           (0   &lt;&lt; 4)</u></td></tr>
<tr><th id="2201">2201</th><td><u>#       define <dfn class="macro" id="_M/RADEON_ALPHA_ARG_B_CURRENT_ALPHA" data-ref="_M/RADEON_ALPHA_ARG_B_CURRENT_ALPHA">RADEON_ALPHA_ARG_B_CURRENT_ALPHA</dfn>  (1   &lt;&lt; 4)</u></td></tr>
<tr><th id="2202">2202</th><td><u>#       define <dfn class="macro" id="_M/RADEON_ALPHA_ARG_B_DIFFUSE_ALPHA" data-ref="_M/RADEON_ALPHA_ARG_B_DIFFUSE_ALPHA">RADEON_ALPHA_ARG_B_DIFFUSE_ALPHA</dfn>  (2   &lt;&lt; 4)</u></td></tr>
<tr><th id="2203">2203</th><td><u>#       define <dfn class="macro" id="_M/RADEON_ALPHA_ARG_B_SPECULAR_ALPHA" data-ref="_M/RADEON_ALPHA_ARG_B_SPECULAR_ALPHA">RADEON_ALPHA_ARG_B_SPECULAR_ALPHA</dfn> (3   &lt;&lt; 4)</u></td></tr>
<tr><th id="2204">2204</th><td><u>#       define <dfn class="macro" id="_M/RADEON_ALPHA_ARG_B_TFACTOR_ALPHA" data-ref="_M/RADEON_ALPHA_ARG_B_TFACTOR_ALPHA">RADEON_ALPHA_ARG_B_TFACTOR_ALPHA</dfn>  (4   &lt;&lt; 4)</u></td></tr>
<tr><th id="2205">2205</th><td><u>#       define <dfn class="macro" id="_M/RADEON_ALPHA_ARG_B_T0_ALPHA" data-ref="_M/RADEON_ALPHA_ARG_B_T0_ALPHA">RADEON_ALPHA_ARG_B_T0_ALPHA</dfn>       (5   &lt;&lt; 4)</u></td></tr>
<tr><th id="2206">2206</th><td><u>#       define <dfn class="macro" id="_M/RADEON_ALPHA_ARG_B_T1_ALPHA" data-ref="_M/RADEON_ALPHA_ARG_B_T1_ALPHA">RADEON_ALPHA_ARG_B_T1_ALPHA</dfn>       (6   &lt;&lt; 4)</u></td></tr>
<tr><th id="2207">2207</th><td><u>#       define <dfn class="macro" id="_M/RADEON_ALPHA_ARG_B_T2_ALPHA" data-ref="_M/RADEON_ALPHA_ARG_B_T2_ALPHA">RADEON_ALPHA_ARG_B_T2_ALPHA</dfn>       (7   &lt;&lt; 4)</u></td></tr>
<tr><th id="2208">2208</th><td><u>#       define <dfn class="macro" id="_M/RADEON_ALPHA_ARG_B_T3_ALPHA" data-ref="_M/RADEON_ALPHA_ARG_B_T3_ALPHA">RADEON_ALPHA_ARG_B_T3_ALPHA</dfn>       (8   &lt;&lt; 4)</u></td></tr>
<tr><th id="2209">2209</th><td><u>#       define <dfn class="macro" id="_M/RADEON_ALPHA_ARG_C_SHIFT" data-ref="_M/RADEON_ALPHA_ARG_C_SHIFT">RADEON_ALPHA_ARG_C_SHIFT</dfn>          8</u></td></tr>
<tr><th id="2210">2210</th><td><u>#       define <dfn class="macro" id="_M/RADEON_ALPHA_ARG_C_MASK" data-ref="_M/RADEON_ALPHA_ARG_C_MASK">RADEON_ALPHA_ARG_C_MASK</dfn>           (0xf &lt;&lt; 8)</u></td></tr>
<tr><th id="2211">2211</th><td><u>#       define <dfn class="macro" id="_M/RADEON_ALPHA_ARG_C_ZERO" data-ref="_M/RADEON_ALPHA_ARG_C_ZERO">RADEON_ALPHA_ARG_C_ZERO</dfn>           (0   &lt;&lt; 8)</u></td></tr>
<tr><th id="2212">2212</th><td><u>#       define <dfn class="macro" id="_M/RADEON_ALPHA_ARG_C_CURRENT_ALPHA" data-ref="_M/RADEON_ALPHA_ARG_C_CURRENT_ALPHA">RADEON_ALPHA_ARG_C_CURRENT_ALPHA</dfn>  (1   &lt;&lt; 8)</u></td></tr>
<tr><th id="2213">2213</th><td><u>#       define <dfn class="macro" id="_M/RADEON_ALPHA_ARG_C_DIFFUSE_ALPHA" data-ref="_M/RADEON_ALPHA_ARG_C_DIFFUSE_ALPHA">RADEON_ALPHA_ARG_C_DIFFUSE_ALPHA</dfn>  (2   &lt;&lt; 8)</u></td></tr>
<tr><th id="2214">2214</th><td><u>#       define <dfn class="macro" id="_M/RADEON_ALPHA_ARG_C_SPECULAR_ALPHA" data-ref="_M/RADEON_ALPHA_ARG_C_SPECULAR_ALPHA">RADEON_ALPHA_ARG_C_SPECULAR_ALPHA</dfn> (3   &lt;&lt; 8)</u></td></tr>
<tr><th id="2215">2215</th><td><u>#       define <dfn class="macro" id="_M/RADEON_ALPHA_ARG_C_TFACTOR_ALPHA" data-ref="_M/RADEON_ALPHA_ARG_C_TFACTOR_ALPHA">RADEON_ALPHA_ARG_C_TFACTOR_ALPHA</dfn>  (4   &lt;&lt; 8)</u></td></tr>
<tr><th id="2216">2216</th><td><u>#       define <dfn class="macro" id="_M/RADEON_ALPHA_ARG_C_T0_ALPHA" data-ref="_M/RADEON_ALPHA_ARG_C_T0_ALPHA">RADEON_ALPHA_ARG_C_T0_ALPHA</dfn>       (5   &lt;&lt; 8)</u></td></tr>
<tr><th id="2217">2217</th><td><u>#       define <dfn class="macro" id="_M/RADEON_ALPHA_ARG_C_T1_ALPHA" data-ref="_M/RADEON_ALPHA_ARG_C_T1_ALPHA">RADEON_ALPHA_ARG_C_T1_ALPHA</dfn>       (6   &lt;&lt; 8)</u></td></tr>
<tr><th id="2218">2218</th><td><u>#       define <dfn class="macro" id="_M/RADEON_ALPHA_ARG_C_T2_ALPHA" data-ref="_M/RADEON_ALPHA_ARG_C_T2_ALPHA">RADEON_ALPHA_ARG_C_T2_ALPHA</dfn>       (7   &lt;&lt; 8)</u></td></tr>
<tr><th id="2219">2219</th><td><u>#       define <dfn class="macro" id="_M/RADEON_ALPHA_ARG_C_T3_ALPHA" data-ref="_M/RADEON_ALPHA_ARG_C_T3_ALPHA">RADEON_ALPHA_ARG_C_T3_ALPHA</dfn>       (8   &lt;&lt; 8)</u></td></tr>
<tr><th id="2220">2220</th><td><u>#       define <dfn class="macro" id="_M/RADEON_DOT_ALPHA_DONT_REPLICATE" data-ref="_M/RADEON_DOT_ALPHA_DONT_REPLICATE">RADEON_DOT_ALPHA_DONT_REPLICATE</dfn>   (1   &lt;&lt; 9)</u></td></tr>
<tr><th id="2221">2221</th><td><u>#       define <dfn class="macro" id="_M/RADEON_ALPHA_ARG_MASK" data-ref="_M/RADEON_ALPHA_ARG_MASK">RADEON_ALPHA_ARG_MASK</dfn>             0xf</u></td></tr>
<tr><th id="2222">2222</th><td></td></tr>
<tr><th id="2223">2223</th><td><u>#define <dfn class="macro" id="_M/RADEON_PP_TFACTOR_0" data-ref="_M/RADEON_PP_TFACTOR_0">RADEON_PP_TFACTOR_0</dfn>                 0x1c68</u></td></tr>
<tr><th id="2224">2224</th><td><u>#define <dfn class="macro" id="_M/RADEON_PP_TFACTOR_1" data-ref="_M/RADEON_PP_TFACTOR_1">RADEON_PP_TFACTOR_1</dfn>                 0x1c80</u></td></tr>
<tr><th id="2225">2225</th><td><u>#define <dfn class="macro" id="_M/RADEON_PP_TFACTOR_2" data-ref="_M/RADEON_PP_TFACTOR_2">RADEON_PP_TFACTOR_2</dfn>                 0x1c98</u></td></tr>
<tr><th id="2226">2226</th><td></td></tr>
<tr><th id="2227">2227</th><td><u>#define <dfn class="macro" id="_M/RADEON_RB3D_BLENDCNTL" data-ref="_M/RADEON_RB3D_BLENDCNTL">RADEON_RB3D_BLENDCNTL</dfn>               0x1c20</u></td></tr>
<tr><th id="2228">2228</th><td><u>#       define <dfn class="macro" id="_M/RADEON_COMB_FCN_MASK" data-ref="_M/RADEON_COMB_FCN_MASK">RADEON_COMB_FCN_MASK</dfn>                    (3  &lt;&lt; 12)</u></td></tr>
<tr><th id="2229">2229</th><td><u>#       define <dfn class="macro" id="_M/RADEON_COMB_FCN_ADD_CLAMP" data-ref="_M/RADEON_COMB_FCN_ADD_CLAMP">RADEON_COMB_FCN_ADD_CLAMP</dfn>               (0  &lt;&lt; 12)</u></td></tr>
<tr><th id="2230">2230</th><td><u>#       define <dfn class="macro" id="_M/RADEON_COMB_FCN_ADD_NOCLAMP" data-ref="_M/RADEON_COMB_FCN_ADD_NOCLAMP">RADEON_COMB_FCN_ADD_NOCLAMP</dfn>             (1  &lt;&lt; 12)</u></td></tr>
<tr><th id="2231">2231</th><td><u>#       define <dfn class="macro" id="_M/RADEON_COMB_FCN_SUB_CLAMP" data-ref="_M/RADEON_COMB_FCN_SUB_CLAMP">RADEON_COMB_FCN_SUB_CLAMP</dfn>               (2  &lt;&lt; 12)</u></td></tr>
<tr><th id="2232">2232</th><td><u>#       define <dfn class="macro" id="_M/RADEON_COMB_FCN_SUB_NOCLAMP" data-ref="_M/RADEON_COMB_FCN_SUB_NOCLAMP">RADEON_COMB_FCN_SUB_NOCLAMP</dfn>             (3  &lt;&lt; 12)</u></td></tr>
<tr><th id="2233">2233</th><td><u>#       define <dfn class="macro" id="_M/RADEON_SRC_BLEND_GL_ZERO" data-ref="_M/RADEON_SRC_BLEND_GL_ZERO">RADEON_SRC_BLEND_GL_ZERO</dfn>                (32 &lt;&lt; 16)</u></td></tr>
<tr><th id="2234">2234</th><td><u>#       define <dfn class="macro" id="_M/RADEON_SRC_BLEND_GL_ONE" data-ref="_M/RADEON_SRC_BLEND_GL_ONE">RADEON_SRC_BLEND_GL_ONE</dfn>                 (33 &lt;&lt; 16)</u></td></tr>
<tr><th id="2235">2235</th><td><u>#       define <dfn class="macro" id="_M/RADEON_SRC_BLEND_GL_SRC_COLOR" data-ref="_M/RADEON_SRC_BLEND_GL_SRC_COLOR">RADEON_SRC_BLEND_GL_SRC_COLOR</dfn>           (34 &lt;&lt; 16)</u></td></tr>
<tr><th id="2236">2236</th><td><u>#       define <dfn class="macro" id="_M/RADEON_SRC_BLEND_GL_ONE_MINUS_SRC_COLOR" data-ref="_M/RADEON_SRC_BLEND_GL_ONE_MINUS_SRC_COLOR">RADEON_SRC_BLEND_GL_ONE_MINUS_SRC_COLOR</dfn> (35 &lt;&lt; 16)</u></td></tr>
<tr><th id="2237">2237</th><td><u>#       define <dfn class="macro" id="_M/RADEON_SRC_BLEND_GL_DST_COLOR" data-ref="_M/RADEON_SRC_BLEND_GL_DST_COLOR">RADEON_SRC_BLEND_GL_DST_COLOR</dfn>           (36 &lt;&lt; 16)</u></td></tr>
<tr><th id="2238">2238</th><td><u>#       define <dfn class="macro" id="_M/RADEON_SRC_BLEND_GL_ONE_MINUS_DST_COLOR" data-ref="_M/RADEON_SRC_BLEND_GL_ONE_MINUS_DST_COLOR">RADEON_SRC_BLEND_GL_ONE_MINUS_DST_COLOR</dfn> (37 &lt;&lt; 16)</u></td></tr>
<tr><th id="2239">2239</th><td><u>#       define <dfn class="macro" id="_M/RADEON_SRC_BLEND_GL_SRC_ALPHA" data-ref="_M/RADEON_SRC_BLEND_GL_SRC_ALPHA">RADEON_SRC_BLEND_GL_SRC_ALPHA</dfn>           (38 &lt;&lt; 16)</u></td></tr>
<tr><th id="2240">2240</th><td><u>#       define <dfn class="macro" id="_M/RADEON_SRC_BLEND_GL_ONE_MINUS_SRC_ALPHA" data-ref="_M/RADEON_SRC_BLEND_GL_ONE_MINUS_SRC_ALPHA">RADEON_SRC_BLEND_GL_ONE_MINUS_SRC_ALPHA</dfn> (39 &lt;&lt; 16)</u></td></tr>
<tr><th id="2241">2241</th><td><u>#       define <dfn class="macro" id="_M/RADEON_SRC_BLEND_GL_DST_ALPHA" data-ref="_M/RADEON_SRC_BLEND_GL_DST_ALPHA">RADEON_SRC_BLEND_GL_DST_ALPHA</dfn>           (40 &lt;&lt; 16)</u></td></tr>
<tr><th id="2242">2242</th><td><u>#       define <dfn class="macro" id="_M/RADEON_SRC_BLEND_GL_ONE_MINUS_DST_ALPHA" data-ref="_M/RADEON_SRC_BLEND_GL_ONE_MINUS_DST_ALPHA">RADEON_SRC_BLEND_GL_ONE_MINUS_DST_ALPHA</dfn> (41 &lt;&lt; 16)</u></td></tr>
<tr><th id="2243">2243</th><td><u>#       define <dfn class="macro" id="_M/RADEON_SRC_BLEND_GL_SRC_ALPHA_SATURATE" data-ref="_M/RADEON_SRC_BLEND_GL_SRC_ALPHA_SATURATE">RADEON_SRC_BLEND_GL_SRC_ALPHA_SATURATE</dfn>  (42 &lt;&lt; 16)</u></td></tr>
<tr><th id="2244">2244</th><td><u>#       define <dfn class="macro" id="_M/RADEON_SRC_BLEND_MASK" data-ref="_M/RADEON_SRC_BLEND_MASK">RADEON_SRC_BLEND_MASK</dfn>                   (63 &lt;&lt; 16)</u></td></tr>
<tr><th id="2245">2245</th><td><u>#       define <dfn class="macro" id="_M/RADEON_DST_BLEND_GL_ZERO" data-ref="_M/RADEON_DST_BLEND_GL_ZERO">RADEON_DST_BLEND_GL_ZERO</dfn>                (32 &lt;&lt; 24)</u></td></tr>
<tr><th id="2246">2246</th><td><u>#       define <dfn class="macro" id="_M/RADEON_DST_BLEND_GL_ONE" data-ref="_M/RADEON_DST_BLEND_GL_ONE">RADEON_DST_BLEND_GL_ONE</dfn>                 (33 &lt;&lt; 24)</u></td></tr>
<tr><th id="2247">2247</th><td><u>#       define <dfn class="macro" id="_M/RADEON_DST_BLEND_GL_SRC_COLOR" data-ref="_M/RADEON_DST_BLEND_GL_SRC_COLOR">RADEON_DST_BLEND_GL_SRC_COLOR</dfn>           (34 &lt;&lt; 24)</u></td></tr>
<tr><th id="2248">2248</th><td><u>#       define <dfn class="macro" id="_M/RADEON_DST_BLEND_GL_ONE_MINUS_SRC_COLOR" data-ref="_M/RADEON_DST_BLEND_GL_ONE_MINUS_SRC_COLOR">RADEON_DST_BLEND_GL_ONE_MINUS_SRC_COLOR</dfn> (35 &lt;&lt; 24)</u></td></tr>
<tr><th id="2249">2249</th><td><u>#       define <dfn class="macro" id="_M/RADEON_DST_BLEND_GL_DST_COLOR" data-ref="_M/RADEON_DST_BLEND_GL_DST_COLOR">RADEON_DST_BLEND_GL_DST_COLOR</dfn>           (36 &lt;&lt; 24)</u></td></tr>
<tr><th id="2250">2250</th><td><u>#       define <dfn class="macro" id="_M/RADEON_DST_BLEND_GL_ONE_MINUS_DST_COLOR" data-ref="_M/RADEON_DST_BLEND_GL_ONE_MINUS_DST_COLOR">RADEON_DST_BLEND_GL_ONE_MINUS_DST_COLOR</dfn> (37 &lt;&lt; 24)</u></td></tr>
<tr><th id="2251">2251</th><td><u>#       define <dfn class="macro" id="_M/RADEON_DST_BLEND_GL_SRC_ALPHA" data-ref="_M/RADEON_DST_BLEND_GL_SRC_ALPHA">RADEON_DST_BLEND_GL_SRC_ALPHA</dfn>           (38 &lt;&lt; 24)</u></td></tr>
<tr><th id="2252">2252</th><td><u>#       define <dfn class="macro" id="_M/RADEON_DST_BLEND_GL_ONE_MINUS_SRC_ALPHA" data-ref="_M/RADEON_DST_BLEND_GL_ONE_MINUS_SRC_ALPHA">RADEON_DST_BLEND_GL_ONE_MINUS_SRC_ALPHA</dfn> (39 &lt;&lt; 24)</u></td></tr>
<tr><th id="2253">2253</th><td><u>#       define <dfn class="macro" id="_M/RADEON_DST_BLEND_GL_DST_ALPHA" data-ref="_M/RADEON_DST_BLEND_GL_DST_ALPHA">RADEON_DST_BLEND_GL_DST_ALPHA</dfn>           (40 &lt;&lt; 24)</u></td></tr>
<tr><th id="2254">2254</th><td><u>#       define <dfn class="macro" id="_M/RADEON_DST_BLEND_GL_ONE_MINUS_DST_ALPHA" data-ref="_M/RADEON_DST_BLEND_GL_ONE_MINUS_DST_ALPHA">RADEON_DST_BLEND_GL_ONE_MINUS_DST_ALPHA</dfn> (41 &lt;&lt; 24)</u></td></tr>
<tr><th id="2255">2255</th><td><u>#       define <dfn class="macro" id="_M/RADEON_DST_BLEND_MASK" data-ref="_M/RADEON_DST_BLEND_MASK">RADEON_DST_BLEND_MASK</dfn>                   (63 &lt;&lt; 24)</u></td></tr>
<tr><th id="2256">2256</th><td><u>#define <dfn class="macro" id="_M/RADEON_RB3D_CNTL" data-ref="_M/RADEON_RB3D_CNTL">RADEON_RB3D_CNTL</dfn>                    0x1c3c</u></td></tr>
<tr><th id="2257">2257</th><td><u>#       define <dfn class="macro" id="_M/RADEON_ALPHA_BLEND_ENABLE" data-ref="_M/RADEON_ALPHA_BLEND_ENABLE">RADEON_ALPHA_BLEND_ENABLE</dfn>       (1  &lt;&lt;  0)</u></td></tr>
<tr><th id="2258">2258</th><td><u>#       define <dfn class="macro" id="_M/RADEON_PLANE_MASK_ENABLE" data-ref="_M/RADEON_PLANE_MASK_ENABLE">RADEON_PLANE_MASK_ENABLE</dfn>        (1  &lt;&lt;  1)</u></td></tr>
<tr><th id="2259">2259</th><td><u>#       define <dfn class="macro" id="_M/RADEON_DITHER_ENABLE" data-ref="_M/RADEON_DITHER_ENABLE">RADEON_DITHER_ENABLE</dfn>            (1  &lt;&lt;  2)</u></td></tr>
<tr><th id="2260">2260</th><td><u>#       define <dfn class="macro" id="_M/RADEON_ROUND_ENABLE" data-ref="_M/RADEON_ROUND_ENABLE">RADEON_ROUND_ENABLE</dfn>             (1  &lt;&lt;  3)</u></td></tr>
<tr><th id="2261">2261</th><td><u>#       define <dfn class="macro" id="_M/RADEON_SCALE_DITHER_ENABLE" data-ref="_M/RADEON_SCALE_DITHER_ENABLE">RADEON_SCALE_DITHER_ENABLE</dfn>      (1  &lt;&lt;  4)</u></td></tr>
<tr><th id="2262">2262</th><td><u>#       define <dfn class="macro" id="_M/RADEON_DITHER_INIT" data-ref="_M/RADEON_DITHER_INIT">RADEON_DITHER_INIT</dfn>              (1  &lt;&lt;  5)</u></td></tr>
<tr><th id="2263">2263</th><td><u>#       define <dfn class="macro" id="_M/RADEON_ROP_ENABLE" data-ref="_M/RADEON_ROP_ENABLE">RADEON_ROP_ENABLE</dfn>               (1  &lt;&lt;  6)</u></td></tr>
<tr><th id="2264">2264</th><td><u>#       define <dfn class="macro" id="_M/RADEON_STENCIL_ENABLE" data-ref="_M/RADEON_STENCIL_ENABLE">RADEON_STENCIL_ENABLE</dfn>           (1  &lt;&lt;  7)</u></td></tr>
<tr><th id="2265">2265</th><td><u>#       define <dfn class="macro" id="_M/RADEON_Z_ENABLE" data-ref="_M/RADEON_Z_ENABLE">RADEON_Z_ENABLE</dfn>                 (1  &lt;&lt;  8)</u></td></tr>
<tr><th id="2266">2266</th><td><u>#       define <dfn class="macro" id="_M/RADEON_DEPTHXY_OFFSET_ENABLE" data-ref="_M/RADEON_DEPTHXY_OFFSET_ENABLE">RADEON_DEPTHXY_OFFSET_ENABLE</dfn>    (1  &lt;&lt;  9)</u></td></tr>
<tr><th id="2267">2267</th><td><u>#       define <dfn class="macro" id="_M/RADEON_RB3D_COLOR_FORMAT_SHIFT" data-ref="_M/RADEON_RB3D_COLOR_FORMAT_SHIFT">RADEON_RB3D_COLOR_FORMAT_SHIFT</dfn>  10</u></td></tr>
<tr><th id="2268">2268</th><td></td></tr>
<tr><th id="2269">2269</th><td><u>#       define <dfn class="macro" id="_M/RADEON_COLOR_FORMAT_ARGB1555" data-ref="_M/RADEON_COLOR_FORMAT_ARGB1555">RADEON_COLOR_FORMAT_ARGB1555</dfn>    3</u></td></tr>
<tr><th id="2270">2270</th><td><u>#       define <dfn class="macro" id="_M/RADEON_COLOR_FORMAT_RGB565" data-ref="_M/RADEON_COLOR_FORMAT_RGB565">RADEON_COLOR_FORMAT_RGB565</dfn>      4</u></td></tr>
<tr><th id="2271">2271</th><td><u>#       define <dfn class="macro" id="_M/RADEON_COLOR_FORMAT_ARGB8888" data-ref="_M/RADEON_COLOR_FORMAT_ARGB8888">RADEON_COLOR_FORMAT_ARGB8888</dfn>    6</u></td></tr>
<tr><th id="2272">2272</th><td><u>#       define <dfn class="macro" id="_M/RADEON_COLOR_FORMAT_RGB332" data-ref="_M/RADEON_COLOR_FORMAT_RGB332">RADEON_COLOR_FORMAT_RGB332</dfn>      7</u></td></tr>
<tr><th id="2273">2273</th><td><u>#       define <dfn class="macro" id="_M/RADEON_COLOR_FORMAT_Y8" data-ref="_M/RADEON_COLOR_FORMAT_Y8">RADEON_COLOR_FORMAT_Y8</dfn>          8</u></td></tr>
<tr><th id="2274">2274</th><td><u>#       define <dfn class="macro" id="_M/RADEON_COLOR_FORMAT_RGB8" data-ref="_M/RADEON_COLOR_FORMAT_RGB8">RADEON_COLOR_FORMAT_RGB8</dfn>        9</u></td></tr>
<tr><th id="2275">2275</th><td><u>#       define <dfn class="macro" id="_M/RADEON_COLOR_FORMAT_YUV422_VYUY" data-ref="_M/RADEON_COLOR_FORMAT_YUV422_VYUY">RADEON_COLOR_FORMAT_YUV422_VYUY</dfn> 11</u></td></tr>
<tr><th id="2276">2276</th><td><u>#       define <dfn class="macro" id="_M/RADEON_COLOR_FORMAT_YUV422_YVYU" data-ref="_M/RADEON_COLOR_FORMAT_YUV422_YVYU">RADEON_COLOR_FORMAT_YUV422_YVYU</dfn> 12</u></td></tr>
<tr><th id="2277">2277</th><td><u>#       define <dfn class="macro" id="_M/RADEON_COLOR_FORMAT_aYUV444" data-ref="_M/RADEON_COLOR_FORMAT_aYUV444">RADEON_COLOR_FORMAT_aYUV444</dfn>     14</u></td></tr>
<tr><th id="2278">2278</th><td><u>#       define <dfn class="macro" id="_M/RADEON_COLOR_FORMAT_ARGB4444" data-ref="_M/RADEON_COLOR_FORMAT_ARGB4444">RADEON_COLOR_FORMAT_ARGB4444</dfn>    15</u></td></tr>
<tr><th id="2279">2279</th><td></td></tr>
<tr><th id="2280">2280</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CLRCMP_FLIP_ENABLE" data-ref="_M/RADEON_CLRCMP_FLIP_ENABLE">RADEON_CLRCMP_FLIP_ENABLE</dfn>       (1  &lt;&lt; 14)</u></td></tr>
<tr><th id="2281">2281</th><td><u>#define <dfn class="macro" id="_M/RADEON_RB3D_COLOROFFSET" data-ref="_M/RADEON_RB3D_COLOROFFSET">RADEON_RB3D_COLOROFFSET</dfn>             0x1c40</u></td></tr>
<tr><th id="2282">2282</th><td><u>#       define <dfn class="macro" id="_M/RADEON_COLOROFFSET_MASK" data-ref="_M/RADEON_COLOROFFSET_MASK">RADEON_COLOROFFSET_MASK</dfn>      0xfffffff0</u></td></tr>
<tr><th id="2283">2283</th><td><u>#define <dfn class="macro" id="_M/RADEON_RB3D_COLORPITCH" data-ref="_M/RADEON_RB3D_COLORPITCH">RADEON_RB3D_COLORPITCH</dfn>              0x1c48</u></td></tr>
<tr><th id="2284">2284</th><td><u>#       define <dfn class="macro" id="_M/RADEON_COLORPITCH_MASK" data-ref="_M/RADEON_COLORPITCH_MASK">RADEON_COLORPITCH_MASK</dfn>         0x000001ff8</u></td></tr>
<tr><th id="2285">2285</th><td><u>#       define <dfn class="macro" id="_M/RADEON_COLOR_TILE_ENABLE" data-ref="_M/RADEON_COLOR_TILE_ENABLE">RADEON_COLOR_TILE_ENABLE</dfn>       (1 &lt;&lt; 16)</u></td></tr>
<tr><th id="2286">2286</th><td><u>#       define <dfn class="macro" id="_M/RADEON_COLOR_MICROTILE_ENABLE" data-ref="_M/RADEON_COLOR_MICROTILE_ENABLE">RADEON_COLOR_MICROTILE_ENABLE</dfn>  (1 &lt;&lt; 17)</u></td></tr>
<tr><th id="2287">2287</th><td><u>#       define <dfn class="macro" id="_M/RADEON_COLOR_ENDIAN_NO_SWAP" data-ref="_M/RADEON_COLOR_ENDIAN_NO_SWAP">RADEON_COLOR_ENDIAN_NO_SWAP</dfn>    (0 &lt;&lt; 18)</u></td></tr>
<tr><th id="2288">2288</th><td><u>#       define <dfn class="macro" id="_M/RADEON_COLOR_ENDIAN_WORD_SWAP" data-ref="_M/RADEON_COLOR_ENDIAN_WORD_SWAP">RADEON_COLOR_ENDIAN_WORD_SWAP</dfn>  (1 &lt;&lt; 18)</u></td></tr>
<tr><th id="2289">2289</th><td><u>#       define <dfn class="macro" id="_M/RADEON_COLOR_ENDIAN_DWORD_SWAP" data-ref="_M/RADEON_COLOR_ENDIAN_DWORD_SWAP">RADEON_COLOR_ENDIAN_DWORD_SWAP</dfn> (2 &lt;&lt; 18)</u></td></tr>
<tr><th id="2290">2290</th><td><u>#define <dfn class="macro" id="_M/RADEON_RB3D_DEPTHOFFSET" data-ref="_M/RADEON_RB3D_DEPTHOFFSET">RADEON_RB3D_DEPTHOFFSET</dfn>             0x1c24</u></td></tr>
<tr><th id="2291">2291</th><td><u>#define <dfn class="macro" id="_M/RADEON_RB3D_DEPTHPITCH" data-ref="_M/RADEON_RB3D_DEPTHPITCH">RADEON_RB3D_DEPTHPITCH</dfn>              0x1c28</u></td></tr>
<tr><th id="2292">2292</th><td><u>#       define <dfn class="macro" id="_M/RADEON_DEPTHPITCH_MASK" data-ref="_M/RADEON_DEPTHPITCH_MASK">RADEON_DEPTHPITCH_MASK</dfn>         0x00001ff8</u></td></tr>
<tr><th id="2293">2293</th><td><u>#       define <dfn class="macro" id="_M/RADEON_DEPTH_ENDIAN_NO_SWAP" data-ref="_M/RADEON_DEPTH_ENDIAN_NO_SWAP">RADEON_DEPTH_ENDIAN_NO_SWAP</dfn>    (0 &lt;&lt; 18)</u></td></tr>
<tr><th id="2294">2294</th><td><u>#       define <dfn class="macro" id="_M/RADEON_DEPTH_ENDIAN_WORD_SWAP" data-ref="_M/RADEON_DEPTH_ENDIAN_WORD_SWAP">RADEON_DEPTH_ENDIAN_WORD_SWAP</dfn>  (1 &lt;&lt; 18)</u></td></tr>
<tr><th id="2295">2295</th><td><u>#       define <dfn class="macro" id="_M/RADEON_DEPTH_ENDIAN_DWORD_SWAP" data-ref="_M/RADEON_DEPTH_ENDIAN_DWORD_SWAP">RADEON_DEPTH_ENDIAN_DWORD_SWAP</dfn> (2 &lt;&lt; 18)</u></td></tr>
<tr><th id="2296">2296</th><td><u>#define <dfn class="macro" id="_M/RADEON_RB3D_PLANEMASK" data-ref="_M/RADEON_RB3D_PLANEMASK">RADEON_RB3D_PLANEMASK</dfn>               0x1d84</u></td></tr>
<tr><th id="2297">2297</th><td><u>#define <dfn class="macro" id="_M/RADEON_RB3D_ROPCNTL" data-ref="_M/RADEON_RB3D_ROPCNTL">RADEON_RB3D_ROPCNTL</dfn>                 0x1d80</u></td></tr>
<tr><th id="2298">2298</th><td><u>#       define <dfn class="macro" id="_M/RADEON_ROP_MASK" data-ref="_M/RADEON_ROP_MASK">RADEON_ROP_MASK</dfn>              (15 &lt;&lt; 8)</u></td></tr>
<tr><th id="2299">2299</th><td><u>#       define <dfn class="macro" id="_M/RADEON_ROP_CLEAR" data-ref="_M/RADEON_ROP_CLEAR">RADEON_ROP_CLEAR</dfn>             (0  &lt;&lt; 8)</u></td></tr>
<tr><th id="2300">2300</th><td><u>#       define <dfn class="macro" id="_M/RADEON_ROP_NOR" data-ref="_M/RADEON_ROP_NOR">RADEON_ROP_NOR</dfn>               (1  &lt;&lt; 8)</u></td></tr>
<tr><th id="2301">2301</th><td><u>#       define <dfn class="macro" id="_M/RADEON_ROP_AND_INVERTED" data-ref="_M/RADEON_ROP_AND_INVERTED">RADEON_ROP_AND_INVERTED</dfn>      (2  &lt;&lt; 8)</u></td></tr>
<tr><th id="2302">2302</th><td><u>#       define <dfn class="macro" id="_M/RADEON_ROP_COPY_INVERTED" data-ref="_M/RADEON_ROP_COPY_INVERTED">RADEON_ROP_COPY_INVERTED</dfn>     (3  &lt;&lt; 8)</u></td></tr>
<tr><th id="2303">2303</th><td><u>#       define <dfn class="macro" id="_M/RADEON_ROP_AND_REVERSE" data-ref="_M/RADEON_ROP_AND_REVERSE">RADEON_ROP_AND_REVERSE</dfn>       (4  &lt;&lt; 8)</u></td></tr>
<tr><th id="2304">2304</th><td><u>#       define <dfn class="macro" id="_M/RADEON_ROP_INVERT" data-ref="_M/RADEON_ROP_INVERT">RADEON_ROP_INVERT</dfn>            (5  &lt;&lt; 8)</u></td></tr>
<tr><th id="2305">2305</th><td><u>#       define <dfn class="macro" id="_M/RADEON_ROP_XOR" data-ref="_M/RADEON_ROP_XOR">RADEON_ROP_XOR</dfn>               (6  &lt;&lt; 8)</u></td></tr>
<tr><th id="2306">2306</th><td><u>#       define <dfn class="macro" id="_M/RADEON_ROP_NAND" data-ref="_M/RADEON_ROP_NAND">RADEON_ROP_NAND</dfn>              (7  &lt;&lt; 8)</u></td></tr>
<tr><th id="2307">2307</th><td><u>#       define <dfn class="macro" id="_M/RADEON_ROP_AND" data-ref="_M/RADEON_ROP_AND">RADEON_ROP_AND</dfn>               (8  &lt;&lt; 8)</u></td></tr>
<tr><th id="2308">2308</th><td><u>#       define <dfn class="macro" id="_M/RADEON_ROP_EQUIV" data-ref="_M/RADEON_ROP_EQUIV">RADEON_ROP_EQUIV</dfn>             (9  &lt;&lt; 8)</u></td></tr>
<tr><th id="2309">2309</th><td><u>#       define <dfn class="macro" id="_M/RADEON_ROP_NOOP" data-ref="_M/RADEON_ROP_NOOP">RADEON_ROP_NOOP</dfn>              (10 &lt;&lt; 8)</u></td></tr>
<tr><th id="2310">2310</th><td><u>#       define <dfn class="macro" id="_M/RADEON_ROP_OR_INVERTED" data-ref="_M/RADEON_ROP_OR_INVERTED">RADEON_ROP_OR_INVERTED</dfn>       (11 &lt;&lt; 8)</u></td></tr>
<tr><th id="2311">2311</th><td><u>#       define <dfn class="macro" id="_M/RADEON_ROP_COPY" data-ref="_M/RADEON_ROP_COPY">RADEON_ROP_COPY</dfn>              (12 &lt;&lt; 8)</u></td></tr>
<tr><th id="2312">2312</th><td><u>#       define <dfn class="macro" id="_M/RADEON_ROP_OR_REVERSE" data-ref="_M/RADEON_ROP_OR_REVERSE">RADEON_ROP_OR_REVERSE</dfn>        (13 &lt;&lt; 8)</u></td></tr>
<tr><th id="2313">2313</th><td><u>#       define <dfn class="macro" id="_M/RADEON_ROP_OR" data-ref="_M/RADEON_ROP_OR">RADEON_ROP_OR</dfn>                (14 &lt;&lt; 8)</u></td></tr>
<tr><th id="2314">2314</th><td><u>#       define <dfn class="macro" id="_M/RADEON_ROP_SET" data-ref="_M/RADEON_ROP_SET">RADEON_ROP_SET</dfn>               (15 &lt;&lt; 8)</u></td></tr>
<tr><th id="2315">2315</th><td><u>#define <dfn class="macro" id="_M/RADEON_RB3D_STENCILREFMASK" data-ref="_M/RADEON_RB3D_STENCILREFMASK">RADEON_RB3D_STENCILREFMASK</dfn>          0x1d7c</u></td></tr>
<tr><th id="2316">2316</th><td><u>#       define <dfn class="macro" id="_M/RADEON_STENCIL_REF_SHIFT" data-ref="_M/RADEON_STENCIL_REF_SHIFT">RADEON_STENCIL_REF_SHIFT</dfn>       0</u></td></tr>
<tr><th id="2317">2317</th><td><u>#       define <dfn class="macro" id="_M/RADEON_STENCIL_REF_MASK" data-ref="_M/RADEON_STENCIL_REF_MASK">RADEON_STENCIL_REF_MASK</dfn>        (0xff &lt;&lt; 0)</u></td></tr>
<tr><th id="2318">2318</th><td><u>#       define <dfn class="macro" id="_M/RADEON_STENCIL_MASK_SHIFT" data-ref="_M/RADEON_STENCIL_MASK_SHIFT">RADEON_STENCIL_MASK_SHIFT</dfn>      16</u></td></tr>
<tr><th id="2319">2319</th><td><u>#       define <dfn class="macro" id="_M/RADEON_STENCIL_VALUE_MASK" data-ref="_M/RADEON_STENCIL_VALUE_MASK">RADEON_STENCIL_VALUE_MASK</dfn>      (0xff &lt;&lt; 16)</u></td></tr>
<tr><th id="2320">2320</th><td><u>#       define <dfn class="macro" id="_M/RADEON_STENCIL_WRITEMASK_SHIFT" data-ref="_M/RADEON_STENCIL_WRITEMASK_SHIFT">RADEON_STENCIL_WRITEMASK_SHIFT</dfn> 24</u></td></tr>
<tr><th id="2321">2321</th><td><u>#       define <dfn class="macro" id="_M/RADEON_STENCIL_WRITE_MASK" data-ref="_M/RADEON_STENCIL_WRITE_MASK">RADEON_STENCIL_WRITE_MASK</dfn>      (0xff &lt;&lt; 24)</u></td></tr>
<tr><th id="2322">2322</th><td><u>#define <dfn class="macro" id="_M/RADEON_RB3D_ZSTENCILCNTL" data-ref="_M/RADEON_RB3D_ZSTENCILCNTL">RADEON_RB3D_ZSTENCILCNTL</dfn>            0x1c2c</u></td></tr>
<tr><th id="2323">2323</th><td><u>#       define <dfn class="macro" id="_M/RADEON_DEPTH_FORMAT_MASK" data-ref="_M/RADEON_DEPTH_FORMAT_MASK">RADEON_DEPTH_FORMAT_MASK</dfn>          (0xf &lt;&lt; 0)</u></td></tr>
<tr><th id="2324">2324</th><td><u>#       define <dfn class="macro" id="_M/RADEON_DEPTH_FORMAT_16BIT_INT_Z" data-ref="_M/RADEON_DEPTH_FORMAT_16BIT_INT_Z">RADEON_DEPTH_FORMAT_16BIT_INT_Z</dfn>   (0  &lt;&lt;  0)</u></td></tr>
<tr><th id="2325">2325</th><td><u>#       define <dfn class="macro" id="_M/RADEON_DEPTH_FORMAT_24BIT_INT_Z" data-ref="_M/RADEON_DEPTH_FORMAT_24BIT_INT_Z">RADEON_DEPTH_FORMAT_24BIT_INT_Z</dfn>   (2  &lt;&lt;  0)</u></td></tr>
<tr><th id="2326">2326</th><td><u>#       define <dfn class="macro" id="_M/RADEON_DEPTH_FORMAT_24BIT_FLOAT_Z" data-ref="_M/RADEON_DEPTH_FORMAT_24BIT_FLOAT_Z">RADEON_DEPTH_FORMAT_24BIT_FLOAT_Z</dfn> (3  &lt;&lt;  0)</u></td></tr>
<tr><th id="2327">2327</th><td><u>#       define <dfn class="macro" id="_M/RADEON_DEPTH_FORMAT_32BIT_INT_Z" data-ref="_M/RADEON_DEPTH_FORMAT_32BIT_INT_Z">RADEON_DEPTH_FORMAT_32BIT_INT_Z</dfn>   (4  &lt;&lt;  0)</u></td></tr>
<tr><th id="2328">2328</th><td><u>#       define <dfn class="macro" id="_M/RADEON_DEPTH_FORMAT_32BIT_FLOAT_Z" data-ref="_M/RADEON_DEPTH_FORMAT_32BIT_FLOAT_Z">RADEON_DEPTH_FORMAT_32BIT_FLOAT_Z</dfn> (5  &lt;&lt;  0)</u></td></tr>
<tr><th id="2329">2329</th><td><u>#       define <dfn class="macro" id="_M/RADEON_DEPTH_FORMAT_16BIT_FLOAT_W" data-ref="_M/RADEON_DEPTH_FORMAT_16BIT_FLOAT_W">RADEON_DEPTH_FORMAT_16BIT_FLOAT_W</dfn> (7  &lt;&lt;  0)</u></td></tr>
<tr><th id="2330">2330</th><td><u>#       define <dfn class="macro" id="_M/RADEON_DEPTH_FORMAT_24BIT_FLOAT_W" data-ref="_M/RADEON_DEPTH_FORMAT_24BIT_FLOAT_W">RADEON_DEPTH_FORMAT_24BIT_FLOAT_W</dfn> (9  &lt;&lt;  0)</u></td></tr>
<tr><th id="2331">2331</th><td><u>#       define <dfn class="macro" id="_M/RADEON_DEPTH_FORMAT_32BIT_FLOAT_W" data-ref="_M/RADEON_DEPTH_FORMAT_32BIT_FLOAT_W">RADEON_DEPTH_FORMAT_32BIT_FLOAT_W</dfn> (11 &lt;&lt;  0)</u></td></tr>
<tr><th id="2332">2332</th><td><u>#       define <dfn class="macro" id="_M/RADEON_Z_TEST_NEVER" data-ref="_M/RADEON_Z_TEST_NEVER">RADEON_Z_TEST_NEVER</dfn>               (0  &lt;&lt;  4)</u></td></tr>
<tr><th id="2333">2333</th><td><u>#       define <dfn class="macro" id="_M/RADEON_Z_TEST_LESS" data-ref="_M/RADEON_Z_TEST_LESS">RADEON_Z_TEST_LESS</dfn>                (1  &lt;&lt;  4)</u></td></tr>
<tr><th id="2334">2334</th><td><u>#       define <dfn class="macro" id="_M/RADEON_Z_TEST_LEQUAL" data-ref="_M/RADEON_Z_TEST_LEQUAL">RADEON_Z_TEST_LEQUAL</dfn>              (2  &lt;&lt;  4)</u></td></tr>
<tr><th id="2335">2335</th><td><u>#       define <dfn class="macro" id="_M/RADEON_Z_TEST_EQUAL" data-ref="_M/RADEON_Z_TEST_EQUAL">RADEON_Z_TEST_EQUAL</dfn>               (3  &lt;&lt;  4)</u></td></tr>
<tr><th id="2336">2336</th><td><u>#       define <dfn class="macro" id="_M/RADEON_Z_TEST_GEQUAL" data-ref="_M/RADEON_Z_TEST_GEQUAL">RADEON_Z_TEST_GEQUAL</dfn>              (4  &lt;&lt;  4)</u></td></tr>
<tr><th id="2337">2337</th><td><u>#       define <dfn class="macro" id="_M/RADEON_Z_TEST_GREATER" data-ref="_M/RADEON_Z_TEST_GREATER">RADEON_Z_TEST_GREATER</dfn>             (5  &lt;&lt;  4)</u></td></tr>
<tr><th id="2338">2338</th><td><u>#       define <dfn class="macro" id="_M/RADEON_Z_TEST_NEQUAL" data-ref="_M/RADEON_Z_TEST_NEQUAL">RADEON_Z_TEST_NEQUAL</dfn>              (6  &lt;&lt;  4)</u></td></tr>
<tr><th id="2339">2339</th><td><u>#       define <dfn class="macro" id="_M/RADEON_Z_TEST_ALWAYS" data-ref="_M/RADEON_Z_TEST_ALWAYS">RADEON_Z_TEST_ALWAYS</dfn>              (7  &lt;&lt;  4)</u></td></tr>
<tr><th id="2340">2340</th><td><u>#       define <dfn class="macro" id="_M/RADEON_Z_TEST_MASK" data-ref="_M/RADEON_Z_TEST_MASK">RADEON_Z_TEST_MASK</dfn>                (7  &lt;&lt;  4)</u></td></tr>
<tr><th id="2341">2341</th><td><u>#       define <dfn class="macro" id="_M/RADEON_STENCIL_TEST_NEVER" data-ref="_M/RADEON_STENCIL_TEST_NEVER">RADEON_STENCIL_TEST_NEVER</dfn>         (0  &lt;&lt; 12)</u></td></tr>
<tr><th id="2342">2342</th><td><u>#       define <dfn class="macro" id="_M/RADEON_STENCIL_TEST_LESS" data-ref="_M/RADEON_STENCIL_TEST_LESS">RADEON_STENCIL_TEST_LESS</dfn>          (1  &lt;&lt; 12)</u></td></tr>
<tr><th id="2343">2343</th><td><u>#       define <dfn class="macro" id="_M/RADEON_STENCIL_TEST_LEQUAL" data-ref="_M/RADEON_STENCIL_TEST_LEQUAL">RADEON_STENCIL_TEST_LEQUAL</dfn>        (2  &lt;&lt; 12)</u></td></tr>
<tr><th id="2344">2344</th><td><u>#       define <dfn class="macro" id="_M/RADEON_STENCIL_TEST_EQUAL" data-ref="_M/RADEON_STENCIL_TEST_EQUAL">RADEON_STENCIL_TEST_EQUAL</dfn>         (3  &lt;&lt; 12)</u></td></tr>
<tr><th id="2345">2345</th><td><u>#       define <dfn class="macro" id="_M/RADEON_STENCIL_TEST_GEQUAL" data-ref="_M/RADEON_STENCIL_TEST_GEQUAL">RADEON_STENCIL_TEST_GEQUAL</dfn>        (4  &lt;&lt; 12)</u></td></tr>
<tr><th id="2346">2346</th><td><u>#       define <dfn class="macro" id="_M/RADEON_STENCIL_TEST_GREATER" data-ref="_M/RADEON_STENCIL_TEST_GREATER">RADEON_STENCIL_TEST_GREATER</dfn>       (5  &lt;&lt; 12)</u></td></tr>
<tr><th id="2347">2347</th><td><u>#       define <dfn class="macro" id="_M/RADEON_STENCIL_TEST_NEQUAL" data-ref="_M/RADEON_STENCIL_TEST_NEQUAL">RADEON_STENCIL_TEST_NEQUAL</dfn>        (6  &lt;&lt; 12)</u></td></tr>
<tr><th id="2348">2348</th><td><u>#       define <dfn class="macro" id="_M/RADEON_STENCIL_TEST_ALWAYS" data-ref="_M/RADEON_STENCIL_TEST_ALWAYS">RADEON_STENCIL_TEST_ALWAYS</dfn>        (7  &lt;&lt; 12)</u></td></tr>
<tr><th id="2349">2349</th><td><u>#       define <dfn class="macro" id="_M/RADEON_STENCIL_TEST_MASK" data-ref="_M/RADEON_STENCIL_TEST_MASK">RADEON_STENCIL_TEST_MASK</dfn>          (0x7 &lt;&lt; 12)</u></td></tr>
<tr><th id="2350">2350</th><td><u>#       define <dfn class="macro" id="_M/RADEON_STENCIL_FAIL_KEEP" data-ref="_M/RADEON_STENCIL_FAIL_KEEP">RADEON_STENCIL_FAIL_KEEP</dfn>          (0  &lt;&lt; 16)</u></td></tr>
<tr><th id="2351">2351</th><td><u>#       define <dfn class="macro" id="_M/RADEON_STENCIL_FAIL_ZERO" data-ref="_M/RADEON_STENCIL_FAIL_ZERO">RADEON_STENCIL_FAIL_ZERO</dfn>          (1  &lt;&lt; 16)</u></td></tr>
<tr><th id="2352">2352</th><td><u>#       define <dfn class="macro" id="_M/RADEON_STENCIL_FAIL_REPLACE" data-ref="_M/RADEON_STENCIL_FAIL_REPLACE">RADEON_STENCIL_FAIL_REPLACE</dfn>       (2  &lt;&lt; 16)</u></td></tr>
<tr><th id="2353">2353</th><td><u>#       define <dfn class="macro" id="_M/RADEON_STENCIL_FAIL_INC" data-ref="_M/RADEON_STENCIL_FAIL_INC">RADEON_STENCIL_FAIL_INC</dfn>           (3  &lt;&lt; 16)</u></td></tr>
<tr><th id="2354">2354</th><td><u>#       define <dfn class="macro" id="_M/RADEON_STENCIL_FAIL_DEC" data-ref="_M/RADEON_STENCIL_FAIL_DEC">RADEON_STENCIL_FAIL_DEC</dfn>           (4  &lt;&lt; 16)</u></td></tr>
<tr><th id="2355">2355</th><td><u>#       define <dfn class="macro" id="_M/RADEON_STENCIL_FAIL_INVERT" data-ref="_M/RADEON_STENCIL_FAIL_INVERT">RADEON_STENCIL_FAIL_INVERT</dfn>        (5  &lt;&lt; 16)</u></td></tr>
<tr><th id="2356">2356</th><td><u>#       define <dfn class="macro" id="_M/RADEON_STENCIL_FAIL_MASK" data-ref="_M/RADEON_STENCIL_FAIL_MASK">RADEON_STENCIL_FAIL_MASK</dfn>          (0x7 &lt;&lt; 16)</u></td></tr>
<tr><th id="2357">2357</th><td><u>#       define <dfn class="macro" id="_M/RADEON_STENCIL_ZPASS_KEEP" data-ref="_M/RADEON_STENCIL_ZPASS_KEEP">RADEON_STENCIL_ZPASS_KEEP</dfn>         (0  &lt;&lt; 20)</u></td></tr>
<tr><th id="2358">2358</th><td><u>#       define <dfn class="macro" id="_M/RADEON_STENCIL_ZPASS_ZERO" data-ref="_M/RADEON_STENCIL_ZPASS_ZERO">RADEON_STENCIL_ZPASS_ZERO</dfn>         (1  &lt;&lt; 20)</u></td></tr>
<tr><th id="2359">2359</th><td><u>#       define <dfn class="macro" id="_M/RADEON_STENCIL_ZPASS_REPLACE" data-ref="_M/RADEON_STENCIL_ZPASS_REPLACE">RADEON_STENCIL_ZPASS_REPLACE</dfn>      (2  &lt;&lt; 20)</u></td></tr>
<tr><th id="2360">2360</th><td><u>#       define <dfn class="macro" id="_M/RADEON_STENCIL_ZPASS_INC" data-ref="_M/RADEON_STENCIL_ZPASS_INC">RADEON_STENCIL_ZPASS_INC</dfn>          (3  &lt;&lt; 20)</u></td></tr>
<tr><th id="2361">2361</th><td><u>#       define <dfn class="macro" id="_M/RADEON_STENCIL_ZPASS_DEC" data-ref="_M/RADEON_STENCIL_ZPASS_DEC">RADEON_STENCIL_ZPASS_DEC</dfn>          (4  &lt;&lt; 20)</u></td></tr>
<tr><th id="2362">2362</th><td><u>#       define <dfn class="macro" id="_M/RADEON_STENCIL_ZPASS_INVERT" data-ref="_M/RADEON_STENCIL_ZPASS_INVERT">RADEON_STENCIL_ZPASS_INVERT</dfn>       (5  &lt;&lt; 20)</u></td></tr>
<tr><th id="2363">2363</th><td><u>#       define <dfn class="macro" id="_M/RADEON_STENCIL_ZPASS_MASK" data-ref="_M/RADEON_STENCIL_ZPASS_MASK">RADEON_STENCIL_ZPASS_MASK</dfn>         (0x7 &lt;&lt; 20)</u></td></tr>
<tr><th id="2364">2364</th><td><u>#       define <dfn class="macro" id="_M/RADEON_STENCIL_ZFAIL_KEEP" data-ref="_M/RADEON_STENCIL_ZFAIL_KEEP">RADEON_STENCIL_ZFAIL_KEEP</dfn>         (0  &lt;&lt; 24)</u></td></tr>
<tr><th id="2365">2365</th><td><u>#       define <dfn class="macro" id="_M/RADEON_STENCIL_ZFAIL_ZERO" data-ref="_M/RADEON_STENCIL_ZFAIL_ZERO">RADEON_STENCIL_ZFAIL_ZERO</dfn>         (1  &lt;&lt; 24)</u></td></tr>
<tr><th id="2366">2366</th><td><u>#       define <dfn class="macro" id="_M/RADEON_STENCIL_ZFAIL_REPLACE" data-ref="_M/RADEON_STENCIL_ZFAIL_REPLACE">RADEON_STENCIL_ZFAIL_REPLACE</dfn>      (2  &lt;&lt; 24)</u></td></tr>
<tr><th id="2367">2367</th><td><u>#       define <dfn class="macro" id="_M/RADEON_STENCIL_ZFAIL_INC" data-ref="_M/RADEON_STENCIL_ZFAIL_INC">RADEON_STENCIL_ZFAIL_INC</dfn>          (3  &lt;&lt; 24)</u></td></tr>
<tr><th id="2368">2368</th><td><u>#       define <dfn class="macro" id="_M/RADEON_STENCIL_ZFAIL_DEC" data-ref="_M/RADEON_STENCIL_ZFAIL_DEC">RADEON_STENCIL_ZFAIL_DEC</dfn>          (4  &lt;&lt; 24)</u></td></tr>
<tr><th id="2369">2369</th><td><u>#       define <dfn class="macro" id="_M/RADEON_STENCIL_ZFAIL_INVERT" data-ref="_M/RADEON_STENCIL_ZFAIL_INVERT">RADEON_STENCIL_ZFAIL_INVERT</dfn>       (5  &lt;&lt; 24)</u></td></tr>
<tr><th id="2370">2370</th><td><u>#       define <dfn class="macro" id="_M/RADEON_STENCIL_ZFAIL_MASK" data-ref="_M/RADEON_STENCIL_ZFAIL_MASK">RADEON_STENCIL_ZFAIL_MASK</dfn>         (0x7 &lt;&lt; 24)</u></td></tr>
<tr><th id="2371">2371</th><td><u>#       define <dfn class="macro" id="_M/RADEON_Z_COMPRESSION_ENABLE" data-ref="_M/RADEON_Z_COMPRESSION_ENABLE">RADEON_Z_COMPRESSION_ENABLE</dfn>       (1  &lt;&lt; 28)</u></td></tr>
<tr><th id="2372">2372</th><td><u>#       define <dfn class="macro" id="_M/RADEON_FORCE_Z_DIRTY" data-ref="_M/RADEON_FORCE_Z_DIRTY">RADEON_FORCE_Z_DIRTY</dfn>              (1  &lt;&lt; 29)</u></td></tr>
<tr><th id="2373">2373</th><td><u>#       define <dfn class="macro" id="_M/RADEON_Z_WRITE_ENABLE" data-ref="_M/RADEON_Z_WRITE_ENABLE">RADEON_Z_WRITE_ENABLE</dfn>             (1  &lt;&lt; 30)</u></td></tr>
<tr><th id="2374">2374</th><td><u>#define <dfn class="macro" id="_M/RADEON_RE_LINE_PATTERN" data-ref="_M/RADEON_RE_LINE_PATTERN">RADEON_RE_LINE_PATTERN</dfn>              0x1cd0</u></td></tr>
<tr><th id="2375">2375</th><td><u>#       define <dfn class="macro" id="_M/RADEON_LINE_PATTERN_MASK" data-ref="_M/RADEON_LINE_PATTERN_MASK">RADEON_LINE_PATTERN_MASK</dfn>             0x0000ffff</u></td></tr>
<tr><th id="2376">2376</th><td><u>#       define <dfn class="macro" id="_M/RADEON_LINE_REPEAT_COUNT_SHIFT" data-ref="_M/RADEON_LINE_REPEAT_COUNT_SHIFT">RADEON_LINE_REPEAT_COUNT_SHIFT</dfn>       16</u></td></tr>
<tr><th id="2377">2377</th><td><u>#       define <dfn class="macro" id="_M/RADEON_LINE_PATTERN_START_SHIFT" data-ref="_M/RADEON_LINE_PATTERN_START_SHIFT">RADEON_LINE_PATTERN_START_SHIFT</dfn>      24</u></td></tr>
<tr><th id="2378">2378</th><td><u>#       define <dfn class="macro" id="_M/RADEON_LINE_PATTERN_LITTLE_BIT_ORDER" data-ref="_M/RADEON_LINE_PATTERN_LITTLE_BIT_ORDER">RADEON_LINE_PATTERN_LITTLE_BIT_ORDER</dfn> (0 &lt;&lt; 28)</u></td></tr>
<tr><th id="2379">2379</th><td><u>#       define <dfn class="macro" id="_M/RADEON_LINE_PATTERN_BIG_BIT_ORDER" data-ref="_M/RADEON_LINE_PATTERN_BIG_BIT_ORDER">RADEON_LINE_PATTERN_BIG_BIT_ORDER</dfn>    (1 &lt;&lt; 28)</u></td></tr>
<tr><th id="2380">2380</th><td><u>#       define <dfn class="macro" id="_M/RADEON_LINE_PATTERN_AUTO_RESET" data-ref="_M/RADEON_LINE_PATTERN_AUTO_RESET">RADEON_LINE_PATTERN_AUTO_RESET</dfn>       (1 &lt;&lt; 29)</u></td></tr>
<tr><th id="2381">2381</th><td><u>#define <dfn class="macro" id="_M/RADEON_RE_LINE_STATE" data-ref="_M/RADEON_RE_LINE_STATE">RADEON_RE_LINE_STATE</dfn>                0x1cd4</u></td></tr>
<tr><th id="2382">2382</th><td><u>#       define <dfn class="macro" id="_M/RADEON_LINE_CURRENT_PTR_SHIFT" data-ref="_M/RADEON_LINE_CURRENT_PTR_SHIFT">RADEON_LINE_CURRENT_PTR_SHIFT</dfn>   0</u></td></tr>
<tr><th id="2383">2383</th><td><u>#       define <dfn class="macro" id="_M/RADEON_LINE_CURRENT_COUNT_SHIFT" data-ref="_M/RADEON_LINE_CURRENT_COUNT_SHIFT">RADEON_LINE_CURRENT_COUNT_SHIFT</dfn> 8</u></td></tr>
<tr><th id="2384">2384</th><td><u>#define <dfn class="macro" id="_M/RADEON_RE_MISC" data-ref="_M/RADEON_RE_MISC">RADEON_RE_MISC</dfn>                      0x26c4</u></td></tr>
<tr><th id="2385">2385</th><td><u>#       define <dfn class="macro" id="_M/RADEON_STIPPLE_COORD_MASK" data-ref="_M/RADEON_STIPPLE_COORD_MASK">RADEON_STIPPLE_COORD_MASK</dfn>       0x1f</u></td></tr>
<tr><th id="2386">2386</th><td><u>#       define <dfn class="macro" id="_M/RADEON_STIPPLE_X_OFFSET_SHIFT" data-ref="_M/RADEON_STIPPLE_X_OFFSET_SHIFT">RADEON_STIPPLE_X_OFFSET_SHIFT</dfn>   0</u></td></tr>
<tr><th id="2387">2387</th><td><u>#       define <dfn class="macro" id="_M/RADEON_STIPPLE_X_OFFSET_MASK" data-ref="_M/RADEON_STIPPLE_X_OFFSET_MASK">RADEON_STIPPLE_X_OFFSET_MASK</dfn>    (0x1f &lt;&lt; 0)</u></td></tr>
<tr><th id="2388">2388</th><td><u>#       define <dfn class="macro" id="_M/RADEON_STIPPLE_Y_OFFSET_SHIFT" data-ref="_M/RADEON_STIPPLE_Y_OFFSET_SHIFT">RADEON_STIPPLE_Y_OFFSET_SHIFT</dfn>   8</u></td></tr>
<tr><th id="2389">2389</th><td><u>#       define <dfn class="macro" id="_M/RADEON_STIPPLE_Y_OFFSET_MASK" data-ref="_M/RADEON_STIPPLE_Y_OFFSET_MASK">RADEON_STIPPLE_Y_OFFSET_MASK</dfn>    (0x1f &lt;&lt; 8)</u></td></tr>
<tr><th id="2390">2390</th><td><u>#       define <dfn class="macro" id="_M/RADEON_STIPPLE_LITTLE_BIT_ORDER" data-ref="_M/RADEON_STIPPLE_LITTLE_BIT_ORDER">RADEON_STIPPLE_LITTLE_BIT_ORDER</dfn> (0 &lt;&lt; 16)</u></td></tr>
<tr><th id="2391">2391</th><td><u>#       define <dfn class="macro" id="_M/RADEON_STIPPLE_BIG_BIT_ORDER" data-ref="_M/RADEON_STIPPLE_BIG_BIT_ORDER">RADEON_STIPPLE_BIG_BIT_ORDER</dfn>    (1 &lt;&lt; 16)</u></td></tr>
<tr><th id="2392">2392</th><td><u>#define <dfn class="macro" id="_M/RADEON_RE_SOLID_COLOR" data-ref="_M/RADEON_RE_SOLID_COLOR">RADEON_RE_SOLID_COLOR</dfn>               0x1c1c</u></td></tr>
<tr><th id="2393">2393</th><td><u>#define <dfn class="macro" id="_M/RADEON_RE_TOP_LEFT" data-ref="_M/RADEON_RE_TOP_LEFT">RADEON_RE_TOP_LEFT</dfn>                  0x26c0</u></td></tr>
<tr><th id="2394">2394</th><td><u>#       define <dfn class="macro" id="_M/RADEON_RE_LEFT_SHIFT" data-ref="_M/RADEON_RE_LEFT_SHIFT">RADEON_RE_LEFT_SHIFT</dfn>         0</u></td></tr>
<tr><th id="2395">2395</th><td><u>#       define <dfn class="macro" id="_M/RADEON_RE_TOP_SHIFT" data-ref="_M/RADEON_RE_TOP_SHIFT">RADEON_RE_TOP_SHIFT</dfn>          16</u></td></tr>
<tr><th id="2396">2396</th><td><u>#define <dfn class="macro" id="_M/RADEON_RE_WIDTH_HEIGHT" data-ref="_M/RADEON_RE_WIDTH_HEIGHT">RADEON_RE_WIDTH_HEIGHT</dfn>              0x1c44</u></td></tr>
<tr><th id="2397">2397</th><td><u>#       define <dfn class="macro" id="_M/RADEON_RE_WIDTH_SHIFT" data-ref="_M/RADEON_RE_WIDTH_SHIFT">RADEON_RE_WIDTH_SHIFT</dfn>        0</u></td></tr>
<tr><th id="2398">2398</th><td><u>#       define <dfn class="macro" id="_M/RADEON_RE_HEIGHT_SHIFT" data-ref="_M/RADEON_RE_HEIGHT_SHIFT">RADEON_RE_HEIGHT_SHIFT</dfn>       16</u></td></tr>
<tr><th id="2399">2399</th><td></td></tr>
<tr><th id="2400">2400</th><td><u>#define <dfn class="macro" id="_M/RADEON_RB3D_ZPASS_DATA" data-ref="_M/RADEON_RB3D_ZPASS_DATA">RADEON_RB3D_ZPASS_DATA</dfn> 0x3290</u></td></tr>
<tr><th id="2401">2401</th><td><u>#define <dfn class="macro" id="_M/RADEON_RB3D_ZPASS_ADDR" data-ref="_M/RADEON_RB3D_ZPASS_ADDR">RADEON_RB3D_ZPASS_ADDR</dfn> 0x3294</u></td></tr>
<tr><th id="2402">2402</th><td></td></tr>
<tr><th id="2403">2403</th><td><u>#define <dfn class="macro" id="_M/RADEON_SE_CNTL" data-ref="_M/RADEON_SE_CNTL">RADEON_SE_CNTL</dfn>                      0x1c4c</u></td></tr>
<tr><th id="2404">2404</th><td><u>#       define <dfn class="macro" id="_M/RADEON_FFACE_CULL_CW" data-ref="_M/RADEON_FFACE_CULL_CW">RADEON_FFACE_CULL_CW</dfn>          (0 &lt;&lt;  0)</u></td></tr>
<tr><th id="2405">2405</th><td><u>#       define <dfn class="macro" id="_M/RADEON_FFACE_CULL_CCW" data-ref="_M/RADEON_FFACE_CULL_CCW">RADEON_FFACE_CULL_CCW</dfn>         (1 &lt;&lt;  0)</u></td></tr>
<tr><th id="2406">2406</th><td><u>#       define <dfn class="macro" id="_M/RADEON_FFACE_CULL_DIR_MASK" data-ref="_M/RADEON_FFACE_CULL_DIR_MASK">RADEON_FFACE_CULL_DIR_MASK</dfn>    (1 &lt;&lt;  0)</u></td></tr>
<tr><th id="2407">2407</th><td><u>#       define <dfn class="macro" id="_M/RADEON_BFACE_CULL" data-ref="_M/RADEON_BFACE_CULL">RADEON_BFACE_CULL</dfn>             (0 &lt;&lt;  1)</u></td></tr>
<tr><th id="2408">2408</th><td><u>#       define <dfn class="macro" id="_M/RADEON_BFACE_SOLID" data-ref="_M/RADEON_BFACE_SOLID">RADEON_BFACE_SOLID</dfn>            (3 &lt;&lt;  1)</u></td></tr>
<tr><th id="2409">2409</th><td><u>#       define <dfn class="macro" id="_M/RADEON_FFACE_CULL" data-ref="_M/RADEON_FFACE_CULL">RADEON_FFACE_CULL</dfn>             (0 &lt;&lt;  3)</u></td></tr>
<tr><th id="2410">2410</th><td><u>#       define <dfn class="macro" id="_M/RADEON_FFACE_SOLID" data-ref="_M/RADEON_FFACE_SOLID">RADEON_FFACE_SOLID</dfn>            (3 &lt;&lt;  3)</u></td></tr>
<tr><th id="2411">2411</th><td><u>#       define <dfn class="macro" id="_M/RADEON_FFACE_CULL_MASK" data-ref="_M/RADEON_FFACE_CULL_MASK">RADEON_FFACE_CULL_MASK</dfn>        (3 &lt;&lt;  3)</u></td></tr>
<tr><th id="2412">2412</th><td><u>#       define <dfn class="macro" id="_M/RADEON_BADVTX_CULL_DISABLE" data-ref="_M/RADEON_BADVTX_CULL_DISABLE">RADEON_BADVTX_CULL_DISABLE</dfn>    (1 &lt;&lt;  5)</u></td></tr>
<tr><th id="2413">2413</th><td><u>#       define <dfn class="macro" id="_M/RADEON_FLAT_SHADE_VTX_0" data-ref="_M/RADEON_FLAT_SHADE_VTX_0">RADEON_FLAT_SHADE_VTX_0</dfn>       (0 &lt;&lt;  6)</u></td></tr>
<tr><th id="2414">2414</th><td><u>#       define <dfn class="macro" id="_M/RADEON_FLAT_SHADE_VTX_1" data-ref="_M/RADEON_FLAT_SHADE_VTX_1">RADEON_FLAT_SHADE_VTX_1</dfn>       (1 &lt;&lt;  6)</u></td></tr>
<tr><th id="2415">2415</th><td><u>#       define <dfn class="macro" id="_M/RADEON_FLAT_SHADE_VTX_2" data-ref="_M/RADEON_FLAT_SHADE_VTX_2">RADEON_FLAT_SHADE_VTX_2</dfn>       (2 &lt;&lt;  6)</u></td></tr>
<tr><th id="2416">2416</th><td><u>#       define <dfn class="macro" id="_M/RADEON_FLAT_SHADE_VTX_LAST" data-ref="_M/RADEON_FLAT_SHADE_VTX_LAST">RADEON_FLAT_SHADE_VTX_LAST</dfn>    (3 &lt;&lt;  6)</u></td></tr>
<tr><th id="2417">2417</th><td><u>#       define <dfn class="macro" id="_M/RADEON_DIFFUSE_SHADE_SOLID" data-ref="_M/RADEON_DIFFUSE_SHADE_SOLID">RADEON_DIFFUSE_SHADE_SOLID</dfn>    (0 &lt;&lt;  8)</u></td></tr>
<tr><th id="2418">2418</th><td><u>#       define <dfn class="macro" id="_M/RADEON_DIFFUSE_SHADE_FLAT" data-ref="_M/RADEON_DIFFUSE_SHADE_FLAT">RADEON_DIFFUSE_SHADE_FLAT</dfn>     (1 &lt;&lt;  8)</u></td></tr>
<tr><th id="2419">2419</th><td><u>#       define <dfn class="macro" id="_M/RADEON_DIFFUSE_SHADE_GOURAUD" data-ref="_M/RADEON_DIFFUSE_SHADE_GOURAUD">RADEON_DIFFUSE_SHADE_GOURAUD</dfn>  (2 &lt;&lt;  8)</u></td></tr>
<tr><th id="2420">2420</th><td><u>#       define <dfn class="macro" id="_M/RADEON_DIFFUSE_SHADE_MASK" data-ref="_M/RADEON_DIFFUSE_SHADE_MASK">RADEON_DIFFUSE_SHADE_MASK</dfn>     (3 &lt;&lt;  8)</u></td></tr>
<tr><th id="2421">2421</th><td><u>#       define <dfn class="macro" id="_M/RADEON_ALPHA_SHADE_SOLID" data-ref="_M/RADEON_ALPHA_SHADE_SOLID">RADEON_ALPHA_SHADE_SOLID</dfn>      (0 &lt;&lt; 10)</u></td></tr>
<tr><th id="2422">2422</th><td><u>#       define <dfn class="macro" id="_M/RADEON_ALPHA_SHADE_FLAT" data-ref="_M/RADEON_ALPHA_SHADE_FLAT">RADEON_ALPHA_SHADE_FLAT</dfn>       (1 &lt;&lt; 10)</u></td></tr>
<tr><th id="2423">2423</th><td><u>#       define <dfn class="macro" id="_M/RADEON_ALPHA_SHADE_GOURAUD" data-ref="_M/RADEON_ALPHA_SHADE_GOURAUD">RADEON_ALPHA_SHADE_GOURAUD</dfn>    (2 &lt;&lt; 10)</u></td></tr>
<tr><th id="2424">2424</th><td><u>#       define <dfn class="macro" id="_M/RADEON_ALPHA_SHADE_MASK" data-ref="_M/RADEON_ALPHA_SHADE_MASK">RADEON_ALPHA_SHADE_MASK</dfn>       (3 &lt;&lt; 10)</u></td></tr>
<tr><th id="2425">2425</th><td><u>#       define <dfn class="macro" id="_M/RADEON_SPECULAR_SHADE_SOLID" data-ref="_M/RADEON_SPECULAR_SHADE_SOLID">RADEON_SPECULAR_SHADE_SOLID</dfn>   (0 &lt;&lt; 12)</u></td></tr>
<tr><th id="2426">2426</th><td><u>#       define <dfn class="macro" id="_M/RADEON_SPECULAR_SHADE_FLAT" data-ref="_M/RADEON_SPECULAR_SHADE_FLAT">RADEON_SPECULAR_SHADE_FLAT</dfn>    (1 &lt;&lt; 12)</u></td></tr>
<tr><th id="2427">2427</th><td><u>#       define <dfn class="macro" id="_M/RADEON_SPECULAR_SHADE_GOURAUD" data-ref="_M/RADEON_SPECULAR_SHADE_GOURAUD">RADEON_SPECULAR_SHADE_GOURAUD</dfn> (2 &lt;&lt; 12)</u></td></tr>
<tr><th id="2428">2428</th><td><u>#       define <dfn class="macro" id="_M/RADEON_SPECULAR_SHADE_MASK" data-ref="_M/RADEON_SPECULAR_SHADE_MASK">RADEON_SPECULAR_SHADE_MASK</dfn>    (3 &lt;&lt; 12)</u></td></tr>
<tr><th id="2429">2429</th><td><u>#       define <dfn class="macro" id="_M/RADEON_FOG_SHADE_SOLID" data-ref="_M/RADEON_FOG_SHADE_SOLID">RADEON_FOG_SHADE_SOLID</dfn>        (0 &lt;&lt; 14)</u></td></tr>
<tr><th id="2430">2430</th><td><u>#       define <dfn class="macro" id="_M/RADEON_FOG_SHADE_FLAT" data-ref="_M/RADEON_FOG_SHADE_FLAT">RADEON_FOG_SHADE_FLAT</dfn>         (1 &lt;&lt; 14)</u></td></tr>
<tr><th id="2431">2431</th><td><u>#       define <dfn class="macro" id="_M/RADEON_FOG_SHADE_GOURAUD" data-ref="_M/RADEON_FOG_SHADE_GOURAUD">RADEON_FOG_SHADE_GOURAUD</dfn>      (2 &lt;&lt; 14)</u></td></tr>
<tr><th id="2432">2432</th><td><u>#       define <dfn class="macro" id="_M/RADEON_FOG_SHADE_MASK" data-ref="_M/RADEON_FOG_SHADE_MASK">RADEON_FOG_SHADE_MASK</dfn>         (3 &lt;&lt; 14)</u></td></tr>
<tr><th id="2433">2433</th><td><u>#       define <dfn class="macro" id="_M/RADEON_ZBIAS_ENABLE_POINT" data-ref="_M/RADEON_ZBIAS_ENABLE_POINT">RADEON_ZBIAS_ENABLE_POINT</dfn>     (1 &lt;&lt; 16)</u></td></tr>
<tr><th id="2434">2434</th><td><u>#       define <dfn class="macro" id="_M/RADEON_ZBIAS_ENABLE_LINE" data-ref="_M/RADEON_ZBIAS_ENABLE_LINE">RADEON_ZBIAS_ENABLE_LINE</dfn>      (1 &lt;&lt; 17)</u></td></tr>
<tr><th id="2435">2435</th><td><u>#       define <dfn class="macro" id="_M/RADEON_ZBIAS_ENABLE_TRI" data-ref="_M/RADEON_ZBIAS_ENABLE_TRI">RADEON_ZBIAS_ENABLE_TRI</dfn>       (1 &lt;&lt; 18)</u></td></tr>
<tr><th id="2436">2436</th><td><u>#       define <dfn class="macro" id="_M/RADEON_WIDELINE_ENABLE" data-ref="_M/RADEON_WIDELINE_ENABLE">RADEON_WIDELINE_ENABLE</dfn>        (1 &lt;&lt; 20)</u></td></tr>
<tr><th id="2437">2437</th><td><u>#       define <dfn class="macro" id="_M/RADEON_VPORT_XY_XFORM_ENABLE" data-ref="_M/RADEON_VPORT_XY_XFORM_ENABLE">RADEON_VPORT_XY_XFORM_ENABLE</dfn>  (1 &lt;&lt; 24)</u></td></tr>
<tr><th id="2438">2438</th><td><u>#       define <dfn class="macro" id="_M/RADEON_VPORT_Z_XFORM_ENABLE" data-ref="_M/RADEON_VPORT_Z_XFORM_ENABLE">RADEON_VPORT_Z_XFORM_ENABLE</dfn>   (1 &lt;&lt; 25)</u></td></tr>
<tr><th id="2439">2439</th><td><u>#       define <dfn class="macro" id="_M/RADEON_VTX_PIX_CENTER_D3D" data-ref="_M/RADEON_VTX_PIX_CENTER_D3D">RADEON_VTX_PIX_CENTER_D3D</dfn>     (0 &lt;&lt; 27)</u></td></tr>
<tr><th id="2440">2440</th><td><u>#       define <dfn class="macro" id="_M/RADEON_VTX_PIX_CENTER_OGL" data-ref="_M/RADEON_VTX_PIX_CENTER_OGL">RADEON_VTX_PIX_CENTER_OGL</dfn>     (1 &lt;&lt; 27)</u></td></tr>
<tr><th id="2441">2441</th><td><u>#       define <dfn class="macro" id="_M/RADEON_ROUND_MODE_TRUNC" data-ref="_M/RADEON_ROUND_MODE_TRUNC">RADEON_ROUND_MODE_TRUNC</dfn>       (0 &lt;&lt; 28)</u></td></tr>
<tr><th id="2442">2442</th><td><u>#       define <dfn class="macro" id="_M/RADEON_ROUND_MODE_ROUND" data-ref="_M/RADEON_ROUND_MODE_ROUND">RADEON_ROUND_MODE_ROUND</dfn>       (1 &lt;&lt; 28)</u></td></tr>
<tr><th id="2443">2443</th><td><u>#       define <dfn class="macro" id="_M/RADEON_ROUND_MODE_ROUND_EVEN" data-ref="_M/RADEON_ROUND_MODE_ROUND_EVEN">RADEON_ROUND_MODE_ROUND_EVEN</dfn>  (2 &lt;&lt; 28)</u></td></tr>
<tr><th id="2444">2444</th><td><u>#       define <dfn class="macro" id="_M/RADEON_ROUND_MODE_ROUND_ODD" data-ref="_M/RADEON_ROUND_MODE_ROUND_ODD">RADEON_ROUND_MODE_ROUND_ODD</dfn>   (3 &lt;&lt; 28)</u></td></tr>
<tr><th id="2445">2445</th><td><u>#       define <dfn class="macro" id="_M/RADEON_ROUND_PREC_16TH_PIX" data-ref="_M/RADEON_ROUND_PREC_16TH_PIX">RADEON_ROUND_PREC_16TH_PIX</dfn>    (0 &lt;&lt; 30)</u></td></tr>
<tr><th id="2446">2446</th><td><u>#       define <dfn class="macro" id="_M/RADEON_ROUND_PREC_8TH_PIX" data-ref="_M/RADEON_ROUND_PREC_8TH_PIX">RADEON_ROUND_PREC_8TH_PIX</dfn>     (1 &lt;&lt; 30)</u></td></tr>
<tr><th id="2447">2447</th><td><u>#       define <dfn class="macro" id="_M/RADEON_ROUND_PREC_4TH_PIX" data-ref="_M/RADEON_ROUND_PREC_4TH_PIX">RADEON_ROUND_PREC_4TH_PIX</dfn>     (2 &lt;&lt; 30)</u></td></tr>
<tr><th id="2448">2448</th><td><u>#       define <dfn class="macro" id="_M/RADEON_ROUND_PREC_HALF_PIX" data-ref="_M/RADEON_ROUND_PREC_HALF_PIX">RADEON_ROUND_PREC_HALF_PIX</dfn>    (3 &lt;&lt; 30)</u></td></tr>
<tr><th id="2449">2449</th><td><u>#define <dfn class="macro" id="_M/R200_RE_CNTL" data-ref="_M/R200_RE_CNTL">R200_RE_CNTL</dfn>				0x1c50</u></td></tr>
<tr><th id="2450">2450</th><td><u>#       define <dfn class="macro" id="_M/R200_STIPPLE_ENABLE" data-ref="_M/R200_STIPPLE_ENABLE">R200_STIPPLE_ENABLE</dfn>		0x1</u></td></tr>
<tr><th id="2451">2451</th><td><u>#       define <dfn class="macro" id="_M/R200_SCISSOR_ENABLE" data-ref="_M/R200_SCISSOR_ENABLE">R200_SCISSOR_ENABLE</dfn>		0x2</u></td></tr>
<tr><th id="2452">2452</th><td><u>#       define <dfn class="macro" id="_M/R200_PATTERN_ENABLE" data-ref="_M/R200_PATTERN_ENABLE">R200_PATTERN_ENABLE</dfn>		0x4</u></td></tr>
<tr><th id="2453">2453</th><td><u>#       define <dfn class="macro" id="_M/R200_PERSPECTIVE_ENABLE" data-ref="_M/R200_PERSPECTIVE_ENABLE">R200_PERSPECTIVE_ENABLE</dfn>		0x8</u></td></tr>
<tr><th id="2454">2454</th><td><u>#       define <dfn class="macro" id="_M/R200_POINT_SMOOTH" data-ref="_M/R200_POINT_SMOOTH">R200_POINT_SMOOTH</dfn>		0x20</u></td></tr>
<tr><th id="2455">2455</th><td><u>#       define <dfn class="macro" id="_M/R200_VTX_STQ0_D3D" data-ref="_M/R200_VTX_STQ0_D3D">R200_VTX_STQ0_D3D</dfn>		0x00010000</u></td></tr>
<tr><th id="2456">2456</th><td><u>#       define <dfn class="macro" id="_M/R200_VTX_STQ1_D3D" data-ref="_M/R200_VTX_STQ1_D3D">R200_VTX_STQ1_D3D</dfn>		0x00040000</u></td></tr>
<tr><th id="2457">2457</th><td><u>#       define <dfn class="macro" id="_M/R200_VTX_STQ2_D3D" data-ref="_M/R200_VTX_STQ2_D3D">R200_VTX_STQ2_D3D</dfn>		0x00100000</u></td></tr>
<tr><th id="2458">2458</th><td><u>#       define <dfn class="macro" id="_M/R200_VTX_STQ3_D3D" data-ref="_M/R200_VTX_STQ3_D3D">R200_VTX_STQ3_D3D</dfn>		0x00400000</u></td></tr>
<tr><th id="2459">2459</th><td><u>#       define <dfn class="macro" id="_M/R200_VTX_STQ4_D3D" data-ref="_M/R200_VTX_STQ4_D3D">R200_VTX_STQ4_D3D</dfn>		0x01000000</u></td></tr>
<tr><th id="2460">2460</th><td><u>#       define <dfn class="macro" id="_M/R200_VTX_STQ5_D3D" data-ref="_M/R200_VTX_STQ5_D3D">R200_VTX_STQ5_D3D</dfn>		0x04000000</u></td></tr>
<tr><th id="2461">2461</th><td><u>#define <dfn class="macro" id="_M/RADEON_SE_CNTL_STATUS" data-ref="_M/RADEON_SE_CNTL_STATUS">RADEON_SE_CNTL_STATUS</dfn>               0x2140</u></td></tr>
<tr><th id="2462">2462</th><td><u>#       define <dfn class="macro" id="_M/RADEON_VC_NO_SWAP" data-ref="_M/RADEON_VC_NO_SWAP">RADEON_VC_NO_SWAP</dfn>            (0 &lt;&lt; 0)</u></td></tr>
<tr><th id="2463">2463</th><td><u>#       define <dfn class="macro" id="_M/RADEON_VC_16BIT_SWAP" data-ref="_M/RADEON_VC_16BIT_SWAP">RADEON_VC_16BIT_SWAP</dfn>         (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="2464">2464</th><td><u>#       define <dfn class="macro" id="_M/RADEON_VC_32BIT_SWAP" data-ref="_M/RADEON_VC_32BIT_SWAP">RADEON_VC_32BIT_SWAP</dfn>         (2 &lt;&lt; 0)</u></td></tr>
<tr><th id="2465">2465</th><td><u>#       define <dfn class="macro" id="_M/RADEON_VC_HALF_DWORD_SWAP" data-ref="_M/RADEON_VC_HALF_DWORD_SWAP">RADEON_VC_HALF_DWORD_SWAP</dfn>    (3 &lt;&lt; 0)</u></td></tr>
<tr><th id="2466">2466</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TCL_BYPASS" data-ref="_M/RADEON_TCL_BYPASS">RADEON_TCL_BYPASS</dfn>            (1 &lt;&lt; 8)</u></td></tr>
<tr><th id="2467">2467</th><td><u>#define <dfn class="macro" id="_M/RADEON_SE_COORD_FMT" data-ref="_M/RADEON_SE_COORD_FMT">RADEON_SE_COORD_FMT</dfn>                 0x1c50</u></td></tr>
<tr><th id="2468">2468</th><td><u>#       define <dfn class="macro" id="_M/RADEON_VTX_XY_PRE_MULT_1_OVER_W0" data-ref="_M/RADEON_VTX_XY_PRE_MULT_1_OVER_W0">RADEON_VTX_XY_PRE_MULT_1_OVER_W0</dfn>  (1 &lt;&lt;  0)</u></td></tr>
<tr><th id="2469">2469</th><td><u>#       define <dfn class="macro" id="_M/RADEON_VTX_Z_PRE_MULT_1_OVER_W0" data-ref="_M/RADEON_VTX_Z_PRE_MULT_1_OVER_W0">RADEON_VTX_Z_PRE_MULT_1_OVER_W0</dfn>   (1 &lt;&lt;  1)</u></td></tr>
<tr><th id="2470">2470</th><td><u>#       define <dfn class="macro" id="_M/RADEON_VTX_ST0_NONPARAMETRIC" data-ref="_M/RADEON_VTX_ST0_NONPARAMETRIC">RADEON_VTX_ST0_NONPARAMETRIC</dfn>      (1 &lt;&lt;  8)</u></td></tr>
<tr><th id="2471">2471</th><td><u>#       define <dfn class="macro" id="_M/RADEON_VTX_ST1_NONPARAMETRIC" data-ref="_M/RADEON_VTX_ST1_NONPARAMETRIC">RADEON_VTX_ST1_NONPARAMETRIC</dfn>      (1 &lt;&lt;  9)</u></td></tr>
<tr><th id="2472">2472</th><td><u>#       define <dfn class="macro" id="_M/RADEON_VTX_ST2_NONPARAMETRIC" data-ref="_M/RADEON_VTX_ST2_NONPARAMETRIC">RADEON_VTX_ST2_NONPARAMETRIC</dfn>      (1 &lt;&lt; 10)</u></td></tr>
<tr><th id="2473">2473</th><td><u>#       define <dfn class="macro" id="_M/RADEON_VTX_ST3_NONPARAMETRIC" data-ref="_M/RADEON_VTX_ST3_NONPARAMETRIC">RADEON_VTX_ST3_NONPARAMETRIC</dfn>      (1 &lt;&lt; 11)</u></td></tr>
<tr><th id="2474">2474</th><td><u>#       define <dfn class="macro" id="_M/RADEON_VTX_W0_NORMALIZE" data-ref="_M/RADEON_VTX_W0_NORMALIZE">RADEON_VTX_W0_NORMALIZE</dfn>           (1 &lt;&lt; 12)</u></td></tr>
<tr><th id="2475">2475</th><td><u>#       define <dfn class="macro" id="_M/RADEON_VTX_W0_IS_NOT_1_OVER_W0" data-ref="_M/RADEON_VTX_W0_IS_NOT_1_OVER_W0">RADEON_VTX_W0_IS_NOT_1_OVER_W0</dfn>    (1 &lt;&lt; 16)</u></td></tr>
<tr><th id="2476">2476</th><td><u>#       define <dfn class="macro" id="_M/RADEON_VTX_ST0_PRE_MULT_1_OVER_W0" data-ref="_M/RADEON_VTX_ST0_PRE_MULT_1_OVER_W0">RADEON_VTX_ST0_PRE_MULT_1_OVER_W0</dfn> (1 &lt;&lt; 17)</u></td></tr>
<tr><th id="2477">2477</th><td><u>#       define <dfn class="macro" id="_M/RADEON_VTX_ST1_PRE_MULT_1_OVER_W0" data-ref="_M/RADEON_VTX_ST1_PRE_MULT_1_OVER_W0">RADEON_VTX_ST1_PRE_MULT_1_OVER_W0</dfn> (1 &lt;&lt; 19)</u></td></tr>
<tr><th id="2478">2478</th><td><u>#       define <dfn class="macro" id="_M/RADEON_VTX_ST2_PRE_MULT_1_OVER_W0" data-ref="_M/RADEON_VTX_ST2_PRE_MULT_1_OVER_W0">RADEON_VTX_ST2_PRE_MULT_1_OVER_W0</dfn> (1 &lt;&lt; 21)</u></td></tr>
<tr><th id="2479">2479</th><td><u>#       define <dfn class="macro" id="_M/RADEON_VTX_ST3_PRE_MULT_1_OVER_W0" data-ref="_M/RADEON_VTX_ST3_PRE_MULT_1_OVER_W0">RADEON_VTX_ST3_PRE_MULT_1_OVER_W0</dfn> (1 &lt;&lt; 23)</u></td></tr>
<tr><th id="2480">2480</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TEX1_W_ROUTING_USE_W0" data-ref="_M/RADEON_TEX1_W_ROUTING_USE_W0">RADEON_TEX1_W_ROUTING_USE_W0</dfn>      (0 &lt;&lt; 26)</u></td></tr>
<tr><th id="2481">2481</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TEX1_W_ROUTING_USE_Q1" data-ref="_M/RADEON_TEX1_W_ROUTING_USE_Q1">RADEON_TEX1_W_ROUTING_USE_Q1</dfn>      (1 &lt;&lt; 26)</u></td></tr>
<tr><th id="2482">2482</th><td><u>#define <dfn class="macro" id="_M/RADEON_SE_LINE_WIDTH" data-ref="_M/RADEON_SE_LINE_WIDTH">RADEON_SE_LINE_WIDTH</dfn>                0x1db8</u></td></tr>
<tr><th id="2483">2483</th><td><u>#define <dfn class="macro" id="_M/RADEON_SE_TCL_LIGHT_MODEL_CTL" data-ref="_M/RADEON_SE_TCL_LIGHT_MODEL_CTL">RADEON_SE_TCL_LIGHT_MODEL_CTL</dfn>       0x226c</u></td></tr>
<tr><th id="2484">2484</th><td><u>#       define <dfn class="macro" id="_M/RADEON_LIGHTING_ENABLE" data-ref="_M/RADEON_LIGHTING_ENABLE">RADEON_LIGHTING_ENABLE</dfn>              (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="2485">2485</th><td><u>#       define <dfn class="macro" id="_M/RADEON_LIGHT_IN_MODELSPACE" data-ref="_M/RADEON_LIGHT_IN_MODELSPACE">RADEON_LIGHT_IN_MODELSPACE</dfn>          (1 &lt;&lt; 1)</u></td></tr>
<tr><th id="2486">2486</th><td><u>#       define <dfn class="macro" id="_M/RADEON_LOCAL_VIEWER" data-ref="_M/RADEON_LOCAL_VIEWER">RADEON_LOCAL_VIEWER</dfn>                 (1 &lt;&lt; 2)</u></td></tr>
<tr><th id="2487">2487</th><td><u>#       define <dfn class="macro" id="_M/RADEON_NORMALIZE_NORMALS" data-ref="_M/RADEON_NORMALIZE_NORMALS">RADEON_NORMALIZE_NORMALS</dfn>            (1 &lt;&lt; 3)</u></td></tr>
<tr><th id="2488">2488</th><td><u>#       define <dfn class="macro" id="_M/RADEON_RESCALE_NORMALS" data-ref="_M/RADEON_RESCALE_NORMALS">RADEON_RESCALE_NORMALS</dfn>              (1 &lt;&lt; 4)</u></td></tr>
<tr><th id="2489">2489</th><td><u>#       define <dfn class="macro" id="_M/RADEON_SPECULAR_LIGHTS" data-ref="_M/RADEON_SPECULAR_LIGHTS">RADEON_SPECULAR_LIGHTS</dfn>              (1 &lt;&lt; 5)</u></td></tr>
<tr><th id="2490">2490</th><td><u>#       define <dfn class="macro" id="_M/RADEON_DIFFUSE_SPECULAR_COMBINE" data-ref="_M/RADEON_DIFFUSE_SPECULAR_COMBINE">RADEON_DIFFUSE_SPECULAR_COMBINE</dfn>     (1 &lt;&lt; 6)</u></td></tr>
<tr><th id="2491">2491</th><td><u>#       define <dfn class="macro" id="_M/RADEON_LIGHT_ALPHA" data-ref="_M/RADEON_LIGHT_ALPHA">RADEON_LIGHT_ALPHA</dfn>                  (1 &lt;&lt; 7)</u></td></tr>
<tr><th id="2492">2492</th><td><u>#       define <dfn class="macro" id="_M/RADEON_LOCAL_LIGHT_VEC_GL" data-ref="_M/RADEON_LOCAL_LIGHT_VEC_GL">RADEON_LOCAL_LIGHT_VEC_GL</dfn>           (1 &lt;&lt; 8)</u></td></tr>
<tr><th id="2493">2493</th><td><u>#       define <dfn class="macro" id="_M/RADEON_LIGHT_NO_NORMAL_AMBIENT_ONLY" data-ref="_M/RADEON_LIGHT_NO_NORMAL_AMBIENT_ONLY">RADEON_LIGHT_NO_NORMAL_AMBIENT_ONLY</dfn> (1 &lt;&lt; 9)</u></td></tr>
<tr><th id="2494">2494</th><td><u>#       define <dfn class="macro" id="_M/RADEON_LM_SOURCE_STATE_PREMULT" data-ref="_M/RADEON_LM_SOURCE_STATE_PREMULT">RADEON_LM_SOURCE_STATE_PREMULT</dfn>      0</u></td></tr>
<tr><th id="2495">2495</th><td><u>#       define <dfn class="macro" id="_M/RADEON_LM_SOURCE_STATE_MULT" data-ref="_M/RADEON_LM_SOURCE_STATE_MULT">RADEON_LM_SOURCE_STATE_MULT</dfn>         1</u></td></tr>
<tr><th id="2496">2496</th><td><u>#       define <dfn class="macro" id="_M/RADEON_LM_SOURCE_VERTEX_DIFFUSE" data-ref="_M/RADEON_LM_SOURCE_VERTEX_DIFFUSE">RADEON_LM_SOURCE_VERTEX_DIFFUSE</dfn>     2</u></td></tr>
<tr><th id="2497">2497</th><td><u>#       define <dfn class="macro" id="_M/RADEON_LM_SOURCE_VERTEX_SPECULAR" data-ref="_M/RADEON_LM_SOURCE_VERTEX_SPECULAR">RADEON_LM_SOURCE_VERTEX_SPECULAR</dfn>    3</u></td></tr>
<tr><th id="2498">2498</th><td><u>#       define <dfn class="macro" id="_M/RADEON_EMISSIVE_SOURCE_SHIFT" data-ref="_M/RADEON_EMISSIVE_SOURCE_SHIFT">RADEON_EMISSIVE_SOURCE_SHIFT</dfn>        16</u></td></tr>
<tr><th id="2499">2499</th><td><u>#       define <dfn class="macro" id="_M/RADEON_AMBIENT_SOURCE_SHIFT" data-ref="_M/RADEON_AMBIENT_SOURCE_SHIFT">RADEON_AMBIENT_SOURCE_SHIFT</dfn>         18</u></td></tr>
<tr><th id="2500">2500</th><td><u>#       define <dfn class="macro" id="_M/RADEON_DIFFUSE_SOURCE_SHIFT" data-ref="_M/RADEON_DIFFUSE_SOURCE_SHIFT">RADEON_DIFFUSE_SOURCE_SHIFT</dfn>         20</u></td></tr>
<tr><th id="2501">2501</th><td><u>#       define <dfn class="macro" id="_M/RADEON_SPECULAR_SOURCE_SHIFT" data-ref="_M/RADEON_SPECULAR_SOURCE_SHIFT">RADEON_SPECULAR_SOURCE_SHIFT</dfn>        22</u></td></tr>
<tr><th id="2502">2502</th><td><u>#define <dfn class="macro" id="_M/RADEON_SE_TCL_MATERIAL_AMBIENT_RED" data-ref="_M/RADEON_SE_TCL_MATERIAL_AMBIENT_RED">RADEON_SE_TCL_MATERIAL_AMBIENT_RED</dfn>     0x2220</u></td></tr>
<tr><th id="2503">2503</th><td><u>#define <dfn class="macro" id="_M/RADEON_SE_TCL_MATERIAL_AMBIENT_GREEN" data-ref="_M/RADEON_SE_TCL_MATERIAL_AMBIENT_GREEN">RADEON_SE_TCL_MATERIAL_AMBIENT_GREEN</dfn>   0x2224</u></td></tr>
<tr><th id="2504">2504</th><td><u>#define <dfn class="macro" id="_M/RADEON_SE_TCL_MATERIAL_AMBIENT_BLUE" data-ref="_M/RADEON_SE_TCL_MATERIAL_AMBIENT_BLUE">RADEON_SE_TCL_MATERIAL_AMBIENT_BLUE</dfn>    0x2228</u></td></tr>
<tr><th id="2505">2505</th><td><u>#define <dfn class="macro" id="_M/RADEON_SE_TCL_MATERIAL_AMBIENT_ALPHA" data-ref="_M/RADEON_SE_TCL_MATERIAL_AMBIENT_ALPHA">RADEON_SE_TCL_MATERIAL_AMBIENT_ALPHA</dfn>   0x222c</u></td></tr>
<tr><th id="2506">2506</th><td><u>#define <dfn class="macro" id="_M/RADEON_SE_TCL_MATERIAL_DIFFUSE_RED" data-ref="_M/RADEON_SE_TCL_MATERIAL_DIFFUSE_RED">RADEON_SE_TCL_MATERIAL_DIFFUSE_RED</dfn>     0x2230</u></td></tr>
<tr><th id="2507">2507</th><td><u>#define <dfn class="macro" id="_M/RADEON_SE_TCL_MATERIAL_DIFFUSE_GREEN" data-ref="_M/RADEON_SE_TCL_MATERIAL_DIFFUSE_GREEN">RADEON_SE_TCL_MATERIAL_DIFFUSE_GREEN</dfn>   0x2234</u></td></tr>
<tr><th id="2508">2508</th><td><u>#define <dfn class="macro" id="_M/RADEON_SE_TCL_MATERIAL_DIFFUSE_BLUE" data-ref="_M/RADEON_SE_TCL_MATERIAL_DIFFUSE_BLUE">RADEON_SE_TCL_MATERIAL_DIFFUSE_BLUE</dfn>    0x2238</u></td></tr>
<tr><th id="2509">2509</th><td><u>#define <dfn class="macro" id="_M/RADEON_SE_TCL_MATERIAL_DIFFUSE_ALPHA" data-ref="_M/RADEON_SE_TCL_MATERIAL_DIFFUSE_ALPHA">RADEON_SE_TCL_MATERIAL_DIFFUSE_ALPHA</dfn>   0x223c</u></td></tr>
<tr><th id="2510">2510</th><td><u>#define <dfn class="macro" id="_M/RADEON_SE_TCL_MATERIAL_EMMISSIVE_RED" data-ref="_M/RADEON_SE_TCL_MATERIAL_EMMISSIVE_RED">RADEON_SE_TCL_MATERIAL_EMMISSIVE_RED</dfn>   0x2210</u></td></tr>
<tr><th id="2511">2511</th><td><u>#define <dfn class="macro" id="_M/RADEON_SE_TCL_MATERIAL_EMMISSIVE_GREEN" data-ref="_M/RADEON_SE_TCL_MATERIAL_EMMISSIVE_GREEN">RADEON_SE_TCL_MATERIAL_EMMISSIVE_GREEN</dfn> 0x2214</u></td></tr>
<tr><th id="2512">2512</th><td><u>#define <dfn class="macro" id="_M/RADEON_SE_TCL_MATERIAL_EMMISSIVE_BLUE" data-ref="_M/RADEON_SE_TCL_MATERIAL_EMMISSIVE_BLUE">RADEON_SE_TCL_MATERIAL_EMMISSIVE_BLUE</dfn>  0x2218</u></td></tr>
<tr><th id="2513">2513</th><td><u>#define <dfn class="macro" id="_M/RADEON_SE_TCL_MATERIAL_EMMISSIVE_ALPHA" data-ref="_M/RADEON_SE_TCL_MATERIAL_EMMISSIVE_ALPHA">RADEON_SE_TCL_MATERIAL_EMMISSIVE_ALPHA</dfn> 0x221c</u></td></tr>
<tr><th id="2514">2514</th><td><u>#define <dfn class="macro" id="_M/RADEON_SE_TCL_MATERIAL_SPECULAR_RED" data-ref="_M/RADEON_SE_TCL_MATERIAL_SPECULAR_RED">RADEON_SE_TCL_MATERIAL_SPECULAR_RED</dfn>    0x2240</u></td></tr>
<tr><th id="2515">2515</th><td><u>#define <dfn class="macro" id="_M/RADEON_SE_TCL_MATERIAL_SPECULAR_GREEN" data-ref="_M/RADEON_SE_TCL_MATERIAL_SPECULAR_GREEN">RADEON_SE_TCL_MATERIAL_SPECULAR_GREEN</dfn>  0x2244</u></td></tr>
<tr><th id="2516">2516</th><td><u>#define <dfn class="macro" id="_M/RADEON_SE_TCL_MATERIAL_SPECULAR_BLUE" data-ref="_M/RADEON_SE_TCL_MATERIAL_SPECULAR_BLUE">RADEON_SE_TCL_MATERIAL_SPECULAR_BLUE</dfn>   0x2248</u></td></tr>
<tr><th id="2517">2517</th><td><u>#define <dfn class="macro" id="_M/RADEON_SE_TCL_MATERIAL_SPECULAR_ALPHA" data-ref="_M/RADEON_SE_TCL_MATERIAL_SPECULAR_ALPHA">RADEON_SE_TCL_MATERIAL_SPECULAR_ALPHA</dfn>  0x224c</u></td></tr>
<tr><th id="2518">2518</th><td><u>#define <dfn class="macro" id="_M/RADEON_SE_TCL_MATRIX_SELECT_0" data-ref="_M/RADEON_SE_TCL_MATRIX_SELECT_0">RADEON_SE_TCL_MATRIX_SELECT_0</dfn>       0x225c</u></td></tr>
<tr><th id="2519">2519</th><td><u>#       define <dfn class="macro" id="_M/RADEON_MODELVIEW_0_SHIFT" data-ref="_M/RADEON_MODELVIEW_0_SHIFT">RADEON_MODELVIEW_0_SHIFT</dfn>        0</u></td></tr>
<tr><th id="2520">2520</th><td><u>#       define <dfn class="macro" id="_M/RADEON_MODELVIEW_1_SHIFT" data-ref="_M/RADEON_MODELVIEW_1_SHIFT">RADEON_MODELVIEW_1_SHIFT</dfn>        4</u></td></tr>
<tr><th id="2521">2521</th><td><u>#       define <dfn class="macro" id="_M/RADEON_MODELVIEW_2_SHIFT" data-ref="_M/RADEON_MODELVIEW_2_SHIFT">RADEON_MODELVIEW_2_SHIFT</dfn>        8</u></td></tr>
<tr><th id="2522">2522</th><td><u>#       define <dfn class="macro" id="_M/RADEON_MODELVIEW_3_SHIFT" data-ref="_M/RADEON_MODELVIEW_3_SHIFT">RADEON_MODELVIEW_3_SHIFT</dfn>        12</u></td></tr>
<tr><th id="2523">2523</th><td><u>#       define <dfn class="macro" id="_M/RADEON_IT_MODELVIEW_0_SHIFT" data-ref="_M/RADEON_IT_MODELVIEW_0_SHIFT">RADEON_IT_MODELVIEW_0_SHIFT</dfn>     16</u></td></tr>
<tr><th id="2524">2524</th><td><u>#       define <dfn class="macro" id="_M/RADEON_IT_MODELVIEW_1_SHIFT" data-ref="_M/RADEON_IT_MODELVIEW_1_SHIFT">RADEON_IT_MODELVIEW_1_SHIFT</dfn>     20</u></td></tr>
<tr><th id="2525">2525</th><td><u>#       define <dfn class="macro" id="_M/RADEON_IT_MODELVIEW_2_SHIFT" data-ref="_M/RADEON_IT_MODELVIEW_2_SHIFT">RADEON_IT_MODELVIEW_2_SHIFT</dfn>     24</u></td></tr>
<tr><th id="2526">2526</th><td><u>#       define <dfn class="macro" id="_M/RADEON_IT_MODELVIEW_3_SHIFT" data-ref="_M/RADEON_IT_MODELVIEW_3_SHIFT">RADEON_IT_MODELVIEW_3_SHIFT</dfn>     28</u></td></tr>
<tr><th id="2527">2527</th><td><u>#define <dfn class="macro" id="_M/RADEON_SE_TCL_MATRIX_SELECT_1" data-ref="_M/RADEON_SE_TCL_MATRIX_SELECT_1">RADEON_SE_TCL_MATRIX_SELECT_1</dfn>       0x2260</u></td></tr>
<tr><th id="2528">2528</th><td><u>#       define <dfn class="macro" id="_M/RADEON_MODELPROJECT_0_SHIFT" data-ref="_M/RADEON_MODELPROJECT_0_SHIFT">RADEON_MODELPROJECT_0_SHIFT</dfn>     0</u></td></tr>
<tr><th id="2529">2529</th><td><u>#       define <dfn class="macro" id="_M/RADEON_MODELPROJECT_1_SHIFT" data-ref="_M/RADEON_MODELPROJECT_1_SHIFT">RADEON_MODELPROJECT_1_SHIFT</dfn>     4</u></td></tr>
<tr><th id="2530">2530</th><td><u>#       define <dfn class="macro" id="_M/RADEON_MODELPROJECT_2_SHIFT" data-ref="_M/RADEON_MODELPROJECT_2_SHIFT">RADEON_MODELPROJECT_2_SHIFT</dfn>     8</u></td></tr>
<tr><th id="2531">2531</th><td><u>#       define <dfn class="macro" id="_M/RADEON_MODELPROJECT_3_SHIFT" data-ref="_M/RADEON_MODELPROJECT_3_SHIFT">RADEON_MODELPROJECT_3_SHIFT</dfn>     12</u></td></tr>
<tr><th id="2532">2532</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TEXMAT_0_SHIFT" data-ref="_M/RADEON_TEXMAT_0_SHIFT">RADEON_TEXMAT_0_SHIFT</dfn>           16</u></td></tr>
<tr><th id="2533">2533</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TEXMAT_1_SHIFT" data-ref="_M/RADEON_TEXMAT_1_SHIFT">RADEON_TEXMAT_1_SHIFT</dfn>           20</u></td></tr>
<tr><th id="2534">2534</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TEXMAT_2_SHIFT" data-ref="_M/RADEON_TEXMAT_2_SHIFT">RADEON_TEXMAT_2_SHIFT</dfn>           24</u></td></tr>
<tr><th id="2535">2535</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TEXMAT_3_SHIFT" data-ref="_M/RADEON_TEXMAT_3_SHIFT">RADEON_TEXMAT_3_SHIFT</dfn>           28</u></td></tr>
<tr><th id="2536">2536</th><td></td></tr>
<tr><th id="2537">2537</th><td></td></tr>
<tr><th id="2538">2538</th><td><u>#define <dfn class="macro" id="_M/RADEON_SE_TCL_OUTPUT_VTX_FMT" data-ref="_M/RADEON_SE_TCL_OUTPUT_VTX_FMT">RADEON_SE_TCL_OUTPUT_VTX_FMT</dfn>        0x2254</u></td></tr>
<tr><th id="2539">2539</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TCL_VTX_W0" data-ref="_M/RADEON_TCL_VTX_W0">RADEON_TCL_VTX_W0</dfn>                 (1 &lt;&lt;  0)</u></td></tr>
<tr><th id="2540">2540</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TCL_VTX_FP_DIFFUSE" data-ref="_M/RADEON_TCL_VTX_FP_DIFFUSE">RADEON_TCL_VTX_FP_DIFFUSE</dfn>         (1 &lt;&lt;  1)</u></td></tr>
<tr><th id="2541">2541</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TCL_VTX_FP_ALPHA" data-ref="_M/RADEON_TCL_VTX_FP_ALPHA">RADEON_TCL_VTX_FP_ALPHA</dfn>           (1 &lt;&lt;  2)</u></td></tr>
<tr><th id="2542">2542</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TCL_VTX_PK_DIFFUSE" data-ref="_M/RADEON_TCL_VTX_PK_DIFFUSE">RADEON_TCL_VTX_PK_DIFFUSE</dfn>         (1 &lt;&lt;  3)</u></td></tr>
<tr><th id="2543">2543</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TCL_VTX_FP_SPEC" data-ref="_M/RADEON_TCL_VTX_FP_SPEC">RADEON_TCL_VTX_FP_SPEC</dfn>            (1 &lt;&lt;  4)</u></td></tr>
<tr><th id="2544">2544</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TCL_VTX_FP_FOG" data-ref="_M/RADEON_TCL_VTX_FP_FOG">RADEON_TCL_VTX_FP_FOG</dfn>             (1 &lt;&lt;  5)</u></td></tr>
<tr><th id="2545">2545</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TCL_VTX_PK_SPEC" data-ref="_M/RADEON_TCL_VTX_PK_SPEC">RADEON_TCL_VTX_PK_SPEC</dfn>            (1 &lt;&lt;  6)</u></td></tr>
<tr><th id="2546">2546</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TCL_VTX_ST0" data-ref="_M/RADEON_TCL_VTX_ST0">RADEON_TCL_VTX_ST0</dfn>                (1 &lt;&lt;  7)</u></td></tr>
<tr><th id="2547">2547</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TCL_VTX_ST1" data-ref="_M/RADEON_TCL_VTX_ST1">RADEON_TCL_VTX_ST1</dfn>                (1 &lt;&lt;  8)</u></td></tr>
<tr><th id="2548">2548</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TCL_VTX_Q1" data-ref="_M/RADEON_TCL_VTX_Q1">RADEON_TCL_VTX_Q1</dfn>                 (1 &lt;&lt;  9)</u></td></tr>
<tr><th id="2549">2549</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TCL_VTX_ST2" data-ref="_M/RADEON_TCL_VTX_ST2">RADEON_TCL_VTX_ST2</dfn>                (1 &lt;&lt; 10)</u></td></tr>
<tr><th id="2550">2550</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TCL_VTX_Q2" data-ref="_M/RADEON_TCL_VTX_Q2">RADEON_TCL_VTX_Q2</dfn>                 (1 &lt;&lt; 11)</u></td></tr>
<tr><th id="2551">2551</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TCL_VTX_ST3" data-ref="_M/RADEON_TCL_VTX_ST3">RADEON_TCL_VTX_ST3</dfn>                (1 &lt;&lt; 12)</u></td></tr>
<tr><th id="2552">2552</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TCL_VTX_Q3" data-ref="_M/RADEON_TCL_VTX_Q3">RADEON_TCL_VTX_Q3</dfn>                 (1 &lt;&lt; 13)</u></td></tr>
<tr><th id="2553">2553</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TCL_VTX_Q0" data-ref="_M/RADEON_TCL_VTX_Q0">RADEON_TCL_VTX_Q0</dfn>                 (1 &lt;&lt; 14)</u></td></tr>
<tr><th id="2554">2554</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TCL_VTX_WEIGHT_COUNT_SHIFT" data-ref="_M/RADEON_TCL_VTX_WEIGHT_COUNT_SHIFT">RADEON_TCL_VTX_WEIGHT_COUNT_SHIFT</dfn> 15</u></td></tr>
<tr><th id="2555">2555</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TCL_VTX_NORM0" data-ref="_M/RADEON_TCL_VTX_NORM0">RADEON_TCL_VTX_NORM0</dfn>              (1 &lt;&lt; 18)</u></td></tr>
<tr><th id="2556">2556</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TCL_VTX_XY1" data-ref="_M/RADEON_TCL_VTX_XY1">RADEON_TCL_VTX_XY1</dfn>                (1 &lt;&lt; 27)</u></td></tr>
<tr><th id="2557">2557</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TCL_VTX_Z1" data-ref="_M/RADEON_TCL_VTX_Z1">RADEON_TCL_VTX_Z1</dfn>                 (1 &lt;&lt; 28)</u></td></tr>
<tr><th id="2558">2558</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TCL_VTX_W1" data-ref="_M/RADEON_TCL_VTX_W1">RADEON_TCL_VTX_W1</dfn>                 (1 &lt;&lt; 29)</u></td></tr>
<tr><th id="2559">2559</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TCL_VTX_NORM1" data-ref="_M/RADEON_TCL_VTX_NORM1">RADEON_TCL_VTX_NORM1</dfn>              (1 &lt;&lt; 30)</u></td></tr>
<tr><th id="2560">2560</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TCL_VTX_Z0" data-ref="_M/RADEON_TCL_VTX_Z0">RADEON_TCL_VTX_Z0</dfn>                 (1 &lt;&lt; 31)</u></td></tr>
<tr><th id="2561">2561</th><td></td></tr>
<tr><th id="2562">2562</th><td><u>#define <dfn class="macro" id="_M/RADEON_SE_TCL_OUTPUT_VTX_SEL" data-ref="_M/RADEON_SE_TCL_OUTPUT_VTX_SEL">RADEON_SE_TCL_OUTPUT_VTX_SEL</dfn>        0x2258</u></td></tr>
<tr><th id="2563">2563</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TCL_COMPUTE_XYZW" data-ref="_M/RADEON_TCL_COMPUTE_XYZW">RADEON_TCL_COMPUTE_XYZW</dfn>           (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="2564">2564</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TCL_COMPUTE_DIFFUSE" data-ref="_M/RADEON_TCL_COMPUTE_DIFFUSE">RADEON_TCL_COMPUTE_DIFFUSE</dfn>        (1 &lt;&lt; 1)</u></td></tr>
<tr><th id="2565">2565</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TCL_COMPUTE_SPECULAR" data-ref="_M/RADEON_TCL_COMPUTE_SPECULAR">RADEON_TCL_COMPUTE_SPECULAR</dfn>       (1 &lt;&lt; 2)</u></td></tr>
<tr><th id="2566">2566</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TCL_FORCE_NAN_IF_COLOR_NAN" data-ref="_M/RADEON_TCL_FORCE_NAN_IF_COLOR_NAN">RADEON_TCL_FORCE_NAN_IF_COLOR_NAN</dfn> (1 &lt;&lt; 3)</u></td></tr>
<tr><th id="2567">2567</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TCL_FORCE_INORDER_PROC" data-ref="_M/RADEON_TCL_FORCE_INORDER_PROC">RADEON_TCL_FORCE_INORDER_PROC</dfn>     (1 &lt;&lt; 4)</u></td></tr>
<tr><th id="2568">2568</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TCL_TEX_INPUT_TEX_0" data-ref="_M/RADEON_TCL_TEX_INPUT_TEX_0">RADEON_TCL_TEX_INPUT_TEX_0</dfn>        0</u></td></tr>
<tr><th id="2569">2569</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TCL_TEX_INPUT_TEX_1" data-ref="_M/RADEON_TCL_TEX_INPUT_TEX_1">RADEON_TCL_TEX_INPUT_TEX_1</dfn>        1</u></td></tr>
<tr><th id="2570">2570</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TCL_TEX_INPUT_TEX_2" data-ref="_M/RADEON_TCL_TEX_INPUT_TEX_2">RADEON_TCL_TEX_INPUT_TEX_2</dfn>        2</u></td></tr>
<tr><th id="2571">2571</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TCL_TEX_INPUT_TEX_3" data-ref="_M/RADEON_TCL_TEX_INPUT_TEX_3">RADEON_TCL_TEX_INPUT_TEX_3</dfn>        3</u></td></tr>
<tr><th id="2572">2572</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TCL_TEX_COMPUTED_TEX_0" data-ref="_M/RADEON_TCL_TEX_COMPUTED_TEX_0">RADEON_TCL_TEX_COMPUTED_TEX_0</dfn>     8</u></td></tr>
<tr><th id="2573">2573</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TCL_TEX_COMPUTED_TEX_1" data-ref="_M/RADEON_TCL_TEX_COMPUTED_TEX_1">RADEON_TCL_TEX_COMPUTED_TEX_1</dfn>     9</u></td></tr>
<tr><th id="2574">2574</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TCL_TEX_COMPUTED_TEX_2" data-ref="_M/RADEON_TCL_TEX_COMPUTED_TEX_2">RADEON_TCL_TEX_COMPUTED_TEX_2</dfn>     10</u></td></tr>
<tr><th id="2575">2575</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TCL_TEX_COMPUTED_TEX_3" data-ref="_M/RADEON_TCL_TEX_COMPUTED_TEX_3">RADEON_TCL_TEX_COMPUTED_TEX_3</dfn>     11</u></td></tr>
<tr><th id="2576">2576</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TCL_TEX_0_OUTPUT_SHIFT" data-ref="_M/RADEON_TCL_TEX_0_OUTPUT_SHIFT">RADEON_TCL_TEX_0_OUTPUT_SHIFT</dfn>     16</u></td></tr>
<tr><th id="2577">2577</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TCL_TEX_1_OUTPUT_SHIFT" data-ref="_M/RADEON_TCL_TEX_1_OUTPUT_SHIFT">RADEON_TCL_TEX_1_OUTPUT_SHIFT</dfn>     20</u></td></tr>
<tr><th id="2578">2578</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TCL_TEX_2_OUTPUT_SHIFT" data-ref="_M/RADEON_TCL_TEX_2_OUTPUT_SHIFT">RADEON_TCL_TEX_2_OUTPUT_SHIFT</dfn>     24</u></td></tr>
<tr><th id="2579">2579</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TCL_TEX_3_OUTPUT_SHIFT" data-ref="_M/RADEON_TCL_TEX_3_OUTPUT_SHIFT">RADEON_TCL_TEX_3_OUTPUT_SHIFT</dfn>     28</u></td></tr>
<tr><th id="2580">2580</th><td></td></tr>
<tr><th id="2581">2581</th><td><u>#define <dfn class="macro" id="_M/RADEON_SE_TCL_PER_LIGHT_CTL_0" data-ref="_M/RADEON_SE_TCL_PER_LIGHT_CTL_0">RADEON_SE_TCL_PER_LIGHT_CTL_0</dfn>       0x2270</u></td></tr>
<tr><th id="2582">2582</th><td><u>#       define <dfn class="macro" id="_M/RADEON_LIGHT_0_ENABLE" data-ref="_M/RADEON_LIGHT_0_ENABLE">RADEON_LIGHT_0_ENABLE</dfn>               (1 &lt;&lt;  0)</u></td></tr>
<tr><th id="2583">2583</th><td><u>#       define <dfn class="macro" id="_M/RADEON_LIGHT_0_ENABLE_AMBIENT" data-ref="_M/RADEON_LIGHT_0_ENABLE_AMBIENT">RADEON_LIGHT_0_ENABLE_AMBIENT</dfn>       (1 &lt;&lt;  1)</u></td></tr>
<tr><th id="2584">2584</th><td><u>#       define <dfn class="macro" id="_M/RADEON_LIGHT_0_ENABLE_SPECULAR" data-ref="_M/RADEON_LIGHT_0_ENABLE_SPECULAR">RADEON_LIGHT_0_ENABLE_SPECULAR</dfn>      (1 &lt;&lt;  2)</u></td></tr>
<tr><th id="2585">2585</th><td><u>#       define <dfn class="macro" id="_M/RADEON_LIGHT_0_IS_LOCAL" data-ref="_M/RADEON_LIGHT_0_IS_LOCAL">RADEON_LIGHT_0_IS_LOCAL</dfn>             (1 &lt;&lt;  3)</u></td></tr>
<tr><th id="2586">2586</th><td><u>#       define <dfn class="macro" id="_M/RADEON_LIGHT_0_IS_SPOT" data-ref="_M/RADEON_LIGHT_0_IS_SPOT">RADEON_LIGHT_0_IS_SPOT</dfn>              (1 &lt;&lt;  4)</u></td></tr>
<tr><th id="2587">2587</th><td><u>#       define <dfn class="macro" id="_M/RADEON_LIGHT_0_DUAL_CONE" data-ref="_M/RADEON_LIGHT_0_DUAL_CONE">RADEON_LIGHT_0_DUAL_CONE</dfn>            (1 &lt;&lt;  5)</u></td></tr>
<tr><th id="2588">2588</th><td><u>#       define <dfn class="macro" id="_M/RADEON_LIGHT_0_ENABLE_RANGE_ATTEN" data-ref="_M/RADEON_LIGHT_0_ENABLE_RANGE_ATTEN">RADEON_LIGHT_0_ENABLE_RANGE_ATTEN</dfn>   (1 &lt;&lt;  6)</u></td></tr>
<tr><th id="2589">2589</th><td><u>#       define <dfn class="macro" id="_M/RADEON_LIGHT_0_CONSTANT_RANGE_ATTEN" data-ref="_M/RADEON_LIGHT_0_CONSTANT_RANGE_ATTEN">RADEON_LIGHT_0_CONSTANT_RANGE_ATTEN</dfn> (1 &lt;&lt;  7)</u></td></tr>
<tr><th id="2590">2590</th><td><u>#       define <dfn class="macro" id="_M/RADEON_LIGHT_0_SHIFT" data-ref="_M/RADEON_LIGHT_0_SHIFT">RADEON_LIGHT_0_SHIFT</dfn>                0</u></td></tr>
<tr><th id="2591">2591</th><td><u>#       define <dfn class="macro" id="_M/RADEON_LIGHT_1_ENABLE" data-ref="_M/RADEON_LIGHT_1_ENABLE">RADEON_LIGHT_1_ENABLE</dfn>               (1 &lt;&lt; 16)</u></td></tr>
<tr><th id="2592">2592</th><td><u>#       define <dfn class="macro" id="_M/RADEON_LIGHT_1_ENABLE_AMBIENT" data-ref="_M/RADEON_LIGHT_1_ENABLE_AMBIENT">RADEON_LIGHT_1_ENABLE_AMBIENT</dfn>       (1 &lt;&lt; 17)</u></td></tr>
<tr><th id="2593">2593</th><td><u>#       define <dfn class="macro" id="_M/RADEON_LIGHT_1_ENABLE_SPECULAR" data-ref="_M/RADEON_LIGHT_1_ENABLE_SPECULAR">RADEON_LIGHT_1_ENABLE_SPECULAR</dfn>      (1 &lt;&lt; 18)</u></td></tr>
<tr><th id="2594">2594</th><td><u>#       define <dfn class="macro" id="_M/RADEON_LIGHT_1_IS_LOCAL" data-ref="_M/RADEON_LIGHT_1_IS_LOCAL">RADEON_LIGHT_1_IS_LOCAL</dfn>             (1 &lt;&lt; 19)</u></td></tr>
<tr><th id="2595">2595</th><td><u>#       define <dfn class="macro" id="_M/RADEON_LIGHT_1_IS_SPOT" data-ref="_M/RADEON_LIGHT_1_IS_SPOT">RADEON_LIGHT_1_IS_SPOT</dfn>              (1 &lt;&lt; 20)</u></td></tr>
<tr><th id="2596">2596</th><td><u>#       define <dfn class="macro" id="_M/RADEON_LIGHT_1_DUAL_CONE" data-ref="_M/RADEON_LIGHT_1_DUAL_CONE">RADEON_LIGHT_1_DUAL_CONE</dfn>            (1 &lt;&lt; 21)</u></td></tr>
<tr><th id="2597">2597</th><td><u>#       define <dfn class="macro" id="_M/RADEON_LIGHT_1_ENABLE_RANGE_ATTEN" data-ref="_M/RADEON_LIGHT_1_ENABLE_RANGE_ATTEN">RADEON_LIGHT_1_ENABLE_RANGE_ATTEN</dfn>   (1 &lt;&lt; 22)</u></td></tr>
<tr><th id="2598">2598</th><td><u>#       define <dfn class="macro" id="_M/RADEON_LIGHT_1_CONSTANT_RANGE_ATTEN" data-ref="_M/RADEON_LIGHT_1_CONSTANT_RANGE_ATTEN">RADEON_LIGHT_1_CONSTANT_RANGE_ATTEN</dfn> (1 &lt;&lt; 23)</u></td></tr>
<tr><th id="2599">2599</th><td><u>#       define <dfn class="macro" id="_M/RADEON_LIGHT_1_SHIFT" data-ref="_M/RADEON_LIGHT_1_SHIFT">RADEON_LIGHT_1_SHIFT</dfn>                16</u></td></tr>
<tr><th id="2600">2600</th><td><u>#define <dfn class="macro" id="_M/RADEON_SE_TCL_PER_LIGHT_CTL_1" data-ref="_M/RADEON_SE_TCL_PER_LIGHT_CTL_1">RADEON_SE_TCL_PER_LIGHT_CTL_1</dfn>       0x2274</u></td></tr>
<tr><th id="2601">2601</th><td><u>#       define <dfn class="macro" id="_M/RADEON_LIGHT_2_SHIFT" data-ref="_M/RADEON_LIGHT_2_SHIFT">RADEON_LIGHT_2_SHIFT</dfn>            0</u></td></tr>
<tr><th id="2602">2602</th><td><u>#       define <dfn class="macro" id="_M/RADEON_LIGHT_3_SHIFT" data-ref="_M/RADEON_LIGHT_3_SHIFT">RADEON_LIGHT_3_SHIFT</dfn>            16</u></td></tr>
<tr><th id="2603">2603</th><td><u>#define <dfn class="macro" id="_M/RADEON_SE_TCL_PER_LIGHT_CTL_2" data-ref="_M/RADEON_SE_TCL_PER_LIGHT_CTL_2">RADEON_SE_TCL_PER_LIGHT_CTL_2</dfn>       0x2278</u></td></tr>
<tr><th id="2604">2604</th><td><u>#       define <dfn class="macro" id="_M/RADEON_LIGHT_4_SHIFT" data-ref="_M/RADEON_LIGHT_4_SHIFT">RADEON_LIGHT_4_SHIFT</dfn>            0</u></td></tr>
<tr><th id="2605">2605</th><td><u>#       define <dfn class="macro" id="_M/RADEON_LIGHT_5_SHIFT" data-ref="_M/RADEON_LIGHT_5_SHIFT">RADEON_LIGHT_5_SHIFT</dfn>            16</u></td></tr>
<tr><th id="2606">2606</th><td><u>#define <dfn class="macro" id="_M/RADEON_SE_TCL_PER_LIGHT_CTL_3" data-ref="_M/RADEON_SE_TCL_PER_LIGHT_CTL_3">RADEON_SE_TCL_PER_LIGHT_CTL_3</dfn>       0x227c</u></td></tr>
<tr><th id="2607">2607</th><td><u>#       define <dfn class="macro" id="_M/RADEON_LIGHT_6_SHIFT" data-ref="_M/RADEON_LIGHT_6_SHIFT">RADEON_LIGHT_6_SHIFT</dfn>            0</u></td></tr>
<tr><th id="2608">2608</th><td><u>#       define <dfn class="macro" id="_M/RADEON_LIGHT_7_SHIFT" data-ref="_M/RADEON_LIGHT_7_SHIFT">RADEON_LIGHT_7_SHIFT</dfn>            16</u></td></tr>
<tr><th id="2609">2609</th><td></td></tr>
<tr><th id="2610">2610</th><td><u>#define <dfn class="macro" id="_M/RADEON_SE_TCL_SHININESS" data-ref="_M/RADEON_SE_TCL_SHININESS">RADEON_SE_TCL_SHININESS</dfn>             0x2250</u></td></tr>
<tr><th id="2611">2611</th><td></td></tr>
<tr><th id="2612">2612</th><td><u>#define <dfn class="macro" id="_M/RADEON_SE_TCL_TEXTURE_PROC_CTL" data-ref="_M/RADEON_SE_TCL_TEXTURE_PROC_CTL">RADEON_SE_TCL_TEXTURE_PROC_CTL</dfn>      0x2268</u></td></tr>
<tr><th id="2613">2613</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TEXGEN_TEXMAT_0_ENABLE" data-ref="_M/RADEON_TEXGEN_TEXMAT_0_ENABLE">RADEON_TEXGEN_TEXMAT_0_ENABLE</dfn>      (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="2614">2614</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TEXGEN_TEXMAT_1_ENABLE" data-ref="_M/RADEON_TEXGEN_TEXMAT_1_ENABLE">RADEON_TEXGEN_TEXMAT_1_ENABLE</dfn>      (1 &lt;&lt; 1)</u></td></tr>
<tr><th id="2615">2615</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TEXGEN_TEXMAT_2_ENABLE" data-ref="_M/RADEON_TEXGEN_TEXMAT_2_ENABLE">RADEON_TEXGEN_TEXMAT_2_ENABLE</dfn>      (1 &lt;&lt; 2)</u></td></tr>
<tr><th id="2616">2616</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TEXGEN_TEXMAT_3_ENABLE" data-ref="_M/RADEON_TEXGEN_TEXMAT_3_ENABLE">RADEON_TEXGEN_TEXMAT_3_ENABLE</dfn>      (1 &lt;&lt; 3)</u></td></tr>
<tr><th id="2617">2617</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TEXMAT_0_ENABLE" data-ref="_M/RADEON_TEXMAT_0_ENABLE">RADEON_TEXMAT_0_ENABLE</dfn>             (1 &lt;&lt; 4)</u></td></tr>
<tr><th id="2618">2618</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TEXMAT_1_ENABLE" data-ref="_M/RADEON_TEXMAT_1_ENABLE">RADEON_TEXMAT_1_ENABLE</dfn>             (1 &lt;&lt; 5)</u></td></tr>
<tr><th id="2619">2619</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TEXMAT_2_ENABLE" data-ref="_M/RADEON_TEXMAT_2_ENABLE">RADEON_TEXMAT_2_ENABLE</dfn>             (1 &lt;&lt; 6)</u></td></tr>
<tr><th id="2620">2620</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TEXMAT_3_ENABLE" data-ref="_M/RADEON_TEXMAT_3_ENABLE">RADEON_TEXMAT_3_ENABLE</dfn>             (1 &lt;&lt; 7)</u></td></tr>
<tr><th id="2621">2621</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TEXGEN_INPUT_MASK" data-ref="_M/RADEON_TEXGEN_INPUT_MASK">RADEON_TEXGEN_INPUT_MASK</dfn>           0xf</u></td></tr>
<tr><th id="2622">2622</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TEXGEN_INPUT_TEXCOORD_0" data-ref="_M/RADEON_TEXGEN_INPUT_TEXCOORD_0">RADEON_TEXGEN_INPUT_TEXCOORD_0</dfn>     0</u></td></tr>
<tr><th id="2623">2623</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TEXGEN_INPUT_TEXCOORD_1" data-ref="_M/RADEON_TEXGEN_INPUT_TEXCOORD_1">RADEON_TEXGEN_INPUT_TEXCOORD_1</dfn>     1</u></td></tr>
<tr><th id="2624">2624</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TEXGEN_INPUT_TEXCOORD_2" data-ref="_M/RADEON_TEXGEN_INPUT_TEXCOORD_2">RADEON_TEXGEN_INPUT_TEXCOORD_2</dfn>     2</u></td></tr>
<tr><th id="2625">2625</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TEXGEN_INPUT_TEXCOORD_3" data-ref="_M/RADEON_TEXGEN_INPUT_TEXCOORD_3">RADEON_TEXGEN_INPUT_TEXCOORD_3</dfn>     3</u></td></tr>
<tr><th id="2626">2626</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TEXGEN_INPUT_OBJ" data-ref="_M/RADEON_TEXGEN_INPUT_OBJ">RADEON_TEXGEN_INPUT_OBJ</dfn>            4</u></td></tr>
<tr><th id="2627">2627</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TEXGEN_INPUT_EYE" data-ref="_M/RADEON_TEXGEN_INPUT_EYE">RADEON_TEXGEN_INPUT_EYE</dfn>            5</u></td></tr>
<tr><th id="2628">2628</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TEXGEN_INPUT_EYE_NORMAL" data-ref="_M/RADEON_TEXGEN_INPUT_EYE_NORMAL">RADEON_TEXGEN_INPUT_EYE_NORMAL</dfn>     6</u></td></tr>
<tr><th id="2629">2629</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TEXGEN_INPUT_EYE_REFLECT" data-ref="_M/RADEON_TEXGEN_INPUT_EYE_REFLECT">RADEON_TEXGEN_INPUT_EYE_REFLECT</dfn>    7</u></td></tr>
<tr><th id="2630">2630</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TEXGEN_INPUT_EYE_NORMALIZED" data-ref="_M/RADEON_TEXGEN_INPUT_EYE_NORMALIZED">RADEON_TEXGEN_INPUT_EYE_NORMALIZED</dfn> 8</u></td></tr>
<tr><th id="2631">2631</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TEXGEN_0_INPUT_SHIFT" data-ref="_M/RADEON_TEXGEN_0_INPUT_SHIFT">RADEON_TEXGEN_0_INPUT_SHIFT</dfn>        16</u></td></tr>
<tr><th id="2632">2632</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TEXGEN_1_INPUT_SHIFT" data-ref="_M/RADEON_TEXGEN_1_INPUT_SHIFT">RADEON_TEXGEN_1_INPUT_SHIFT</dfn>        20</u></td></tr>
<tr><th id="2633">2633</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TEXGEN_2_INPUT_SHIFT" data-ref="_M/RADEON_TEXGEN_2_INPUT_SHIFT">RADEON_TEXGEN_2_INPUT_SHIFT</dfn>        24</u></td></tr>
<tr><th id="2634">2634</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TEXGEN_3_INPUT_SHIFT" data-ref="_M/RADEON_TEXGEN_3_INPUT_SHIFT">RADEON_TEXGEN_3_INPUT_SHIFT</dfn>        28</u></td></tr>
<tr><th id="2635">2635</th><td></td></tr>
<tr><th id="2636">2636</th><td><u>#define <dfn class="macro" id="_M/RADEON_SE_TCL_UCP_VERT_BLEND_CTL" data-ref="_M/RADEON_SE_TCL_UCP_VERT_BLEND_CTL">RADEON_SE_TCL_UCP_VERT_BLEND_CTL</dfn>    0x2264</u></td></tr>
<tr><th id="2637">2637</th><td><u>#       define <dfn class="macro" id="_M/RADEON_UCP_IN_CLIP_SPACE" data-ref="_M/RADEON_UCP_IN_CLIP_SPACE">RADEON_UCP_IN_CLIP_SPACE</dfn>            (1 &lt;&lt;  0)</u></td></tr>
<tr><th id="2638">2638</th><td><u>#       define <dfn class="macro" id="_M/RADEON_UCP_IN_MODEL_SPACE" data-ref="_M/RADEON_UCP_IN_MODEL_SPACE">RADEON_UCP_IN_MODEL_SPACE</dfn>           (1 &lt;&lt;  1)</u></td></tr>
<tr><th id="2639">2639</th><td><u>#       define <dfn class="macro" id="_M/RADEON_UCP_ENABLE_0" data-ref="_M/RADEON_UCP_ENABLE_0">RADEON_UCP_ENABLE_0</dfn>                 (1 &lt;&lt;  2)</u></td></tr>
<tr><th id="2640">2640</th><td><u>#       define <dfn class="macro" id="_M/RADEON_UCP_ENABLE_1" data-ref="_M/RADEON_UCP_ENABLE_1">RADEON_UCP_ENABLE_1</dfn>                 (1 &lt;&lt;  3)</u></td></tr>
<tr><th id="2641">2641</th><td><u>#       define <dfn class="macro" id="_M/RADEON_UCP_ENABLE_2" data-ref="_M/RADEON_UCP_ENABLE_2">RADEON_UCP_ENABLE_2</dfn>                 (1 &lt;&lt;  4)</u></td></tr>
<tr><th id="2642">2642</th><td><u>#       define <dfn class="macro" id="_M/RADEON_UCP_ENABLE_3" data-ref="_M/RADEON_UCP_ENABLE_3">RADEON_UCP_ENABLE_3</dfn>                 (1 &lt;&lt;  5)</u></td></tr>
<tr><th id="2643">2643</th><td><u>#       define <dfn class="macro" id="_M/RADEON_UCP_ENABLE_4" data-ref="_M/RADEON_UCP_ENABLE_4">RADEON_UCP_ENABLE_4</dfn>                 (1 &lt;&lt;  6)</u></td></tr>
<tr><th id="2644">2644</th><td><u>#       define <dfn class="macro" id="_M/RADEON_UCP_ENABLE_5" data-ref="_M/RADEON_UCP_ENABLE_5">RADEON_UCP_ENABLE_5</dfn>                 (1 &lt;&lt;  7)</u></td></tr>
<tr><th id="2645">2645</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TCL_FOG_MASK" data-ref="_M/RADEON_TCL_FOG_MASK">RADEON_TCL_FOG_MASK</dfn>                 (3 &lt;&lt;  8)</u></td></tr>
<tr><th id="2646">2646</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TCL_FOG_DISABLE" data-ref="_M/RADEON_TCL_FOG_DISABLE">RADEON_TCL_FOG_DISABLE</dfn>              (0 &lt;&lt;  8)</u></td></tr>
<tr><th id="2647">2647</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TCL_FOG_EXP" data-ref="_M/RADEON_TCL_FOG_EXP">RADEON_TCL_FOG_EXP</dfn>                  (1 &lt;&lt;  8)</u></td></tr>
<tr><th id="2648">2648</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TCL_FOG_EXP2" data-ref="_M/RADEON_TCL_FOG_EXP2">RADEON_TCL_FOG_EXP2</dfn>                 (2 &lt;&lt;  8)</u></td></tr>
<tr><th id="2649">2649</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TCL_FOG_LINEAR" data-ref="_M/RADEON_TCL_FOG_LINEAR">RADEON_TCL_FOG_LINEAR</dfn>               (3 &lt;&lt;  8)</u></td></tr>
<tr><th id="2650">2650</th><td><u>#       define <dfn class="macro" id="_M/RADEON_RNG_BASED_FOG" data-ref="_M/RADEON_RNG_BASED_FOG">RADEON_RNG_BASED_FOG</dfn>                (1 &lt;&lt; 10)</u></td></tr>
<tr><th id="2651">2651</th><td><u>#       define <dfn class="macro" id="_M/RADEON_LIGHT_TWOSIDE" data-ref="_M/RADEON_LIGHT_TWOSIDE">RADEON_LIGHT_TWOSIDE</dfn>                (1 &lt;&lt; 11)</u></td></tr>
<tr><th id="2652">2652</th><td><u>#       define <dfn class="macro" id="_M/RADEON_BLEND_OP_COUNT_MASK" data-ref="_M/RADEON_BLEND_OP_COUNT_MASK">RADEON_BLEND_OP_COUNT_MASK</dfn>          (7 &lt;&lt; 12)</u></td></tr>
<tr><th id="2653">2653</th><td><u>#       define <dfn class="macro" id="_M/RADEON_BLEND_OP_COUNT_SHIFT" data-ref="_M/RADEON_BLEND_OP_COUNT_SHIFT">RADEON_BLEND_OP_COUNT_SHIFT</dfn>         12</u></td></tr>
<tr><th id="2654">2654</th><td><u>#       define <dfn class="macro" id="_M/RADEON_POSITION_BLEND_OP_ENABLE" data-ref="_M/RADEON_POSITION_BLEND_OP_ENABLE">RADEON_POSITION_BLEND_OP_ENABLE</dfn>     (1 &lt;&lt; 16)</u></td></tr>
<tr><th id="2655">2655</th><td><u>#       define <dfn class="macro" id="_M/RADEON_NORMAL_BLEND_OP_ENABLE" data-ref="_M/RADEON_NORMAL_BLEND_OP_ENABLE">RADEON_NORMAL_BLEND_OP_ENABLE</dfn>       (1 &lt;&lt; 17)</u></td></tr>
<tr><th id="2656">2656</th><td><u>#       define <dfn class="macro" id="_M/RADEON_VERTEX_BLEND_SRC_0_PRIMARY" data-ref="_M/RADEON_VERTEX_BLEND_SRC_0_PRIMARY">RADEON_VERTEX_BLEND_SRC_0_PRIMARY</dfn>   (1 &lt;&lt; 18)</u></td></tr>
<tr><th id="2657">2657</th><td><u>#       define <dfn class="macro" id="_M/RADEON_VERTEX_BLEND_SRC_0_SECONDARY" data-ref="_M/RADEON_VERTEX_BLEND_SRC_0_SECONDARY">RADEON_VERTEX_BLEND_SRC_0_SECONDARY</dfn> (1 &lt;&lt; 18)</u></td></tr>
<tr><th id="2658">2658</th><td><u>#       define <dfn class="macro" id="_M/RADEON_VERTEX_BLEND_SRC_1_PRIMARY" data-ref="_M/RADEON_VERTEX_BLEND_SRC_1_PRIMARY">RADEON_VERTEX_BLEND_SRC_1_PRIMARY</dfn>   (1 &lt;&lt; 19)</u></td></tr>
<tr><th id="2659">2659</th><td><u>#       define <dfn class="macro" id="_M/RADEON_VERTEX_BLEND_SRC_1_SECONDARY" data-ref="_M/RADEON_VERTEX_BLEND_SRC_1_SECONDARY">RADEON_VERTEX_BLEND_SRC_1_SECONDARY</dfn> (1 &lt;&lt; 19)</u></td></tr>
<tr><th id="2660">2660</th><td><u>#       define <dfn class="macro" id="_M/RADEON_VERTEX_BLEND_SRC_2_PRIMARY" data-ref="_M/RADEON_VERTEX_BLEND_SRC_2_PRIMARY">RADEON_VERTEX_BLEND_SRC_2_PRIMARY</dfn>   (1 &lt;&lt; 20)</u></td></tr>
<tr><th id="2661">2661</th><td><u>#       define <dfn class="macro" id="_M/RADEON_VERTEX_BLEND_SRC_2_SECONDARY" data-ref="_M/RADEON_VERTEX_BLEND_SRC_2_SECONDARY">RADEON_VERTEX_BLEND_SRC_2_SECONDARY</dfn> (1 &lt;&lt; 20)</u></td></tr>
<tr><th id="2662">2662</th><td><u>#       define <dfn class="macro" id="_M/RADEON_VERTEX_BLEND_SRC_3_PRIMARY" data-ref="_M/RADEON_VERTEX_BLEND_SRC_3_PRIMARY">RADEON_VERTEX_BLEND_SRC_3_PRIMARY</dfn>   (1 &lt;&lt; 21)</u></td></tr>
<tr><th id="2663">2663</th><td><u>#       define <dfn class="macro" id="_M/RADEON_VERTEX_BLEND_SRC_3_SECONDARY" data-ref="_M/RADEON_VERTEX_BLEND_SRC_3_SECONDARY">RADEON_VERTEX_BLEND_SRC_3_SECONDARY</dfn> (1 &lt;&lt; 21)</u></td></tr>
<tr><th id="2664">2664</th><td><u>#       define <dfn class="macro" id="_M/RADEON_VERTEX_BLEND_WGT_MINUS_ONE" data-ref="_M/RADEON_VERTEX_BLEND_WGT_MINUS_ONE">RADEON_VERTEX_BLEND_WGT_MINUS_ONE</dfn>   (1 &lt;&lt; 22)</u></td></tr>
<tr><th id="2665">2665</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CULL_FRONT_IS_CW" data-ref="_M/RADEON_CULL_FRONT_IS_CW">RADEON_CULL_FRONT_IS_CW</dfn>             (0 &lt;&lt; 28)</u></td></tr>
<tr><th id="2666">2666</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CULL_FRONT_IS_CCW" data-ref="_M/RADEON_CULL_FRONT_IS_CCW">RADEON_CULL_FRONT_IS_CCW</dfn>            (1 &lt;&lt; 28)</u></td></tr>
<tr><th id="2667">2667</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CULL_FRONT" data-ref="_M/RADEON_CULL_FRONT">RADEON_CULL_FRONT</dfn>                   (1 &lt;&lt; 29)</u></td></tr>
<tr><th id="2668">2668</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CULL_BACK" data-ref="_M/RADEON_CULL_BACK">RADEON_CULL_BACK</dfn>                    (1 &lt;&lt; 30)</u></td></tr>
<tr><th id="2669">2669</th><td><u>#       define <dfn class="macro" id="_M/RADEON_FORCE_W_TO_ONE" data-ref="_M/RADEON_FORCE_W_TO_ONE">RADEON_FORCE_W_TO_ONE</dfn>               (1 &lt;&lt; 31)</u></td></tr>
<tr><th id="2670">2670</th><td></td></tr>
<tr><th id="2671">2671</th><td><u>#define <dfn class="macro" id="_M/RADEON_SE_VPORT_XSCALE" data-ref="_M/RADEON_SE_VPORT_XSCALE">RADEON_SE_VPORT_XSCALE</dfn>              0x1d98</u></td></tr>
<tr><th id="2672">2672</th><td><u>#define <dfn class="macro" id="_M/RADEON_SE_VPORT_XOFFSET" data-ref="_M/RADEON_SE_VPORT_XOFFSET">RADEON_SE_VPORT_XOFFSET</dfn>             0x1d9c</u></td></tr>
<tr><th id="2673">2673</th><td><u>#define <dfn class="macro" id="_M/RADEON_SE_VPORT_YSCALE" data-ref="_M/RADEON_SE_VPORT_YSCALE">RADEON_SE_VPORT_YSCALE</dfn>              0x1da0</u></td></tr>
<tr><th id="2674">2674</th><td><u>#define <dfn class="macro" id="_M/RADEON_SE_VPORT_YOFFSET" data-ref="_M/RADEON_SE_VPORT_YOFFSET">RADEON_SE_VPORT_YOFFSET</dfn>             0x1da4</u></td></tr>
<tr><th id="2675">2675</th><td><u>#define <dfn class="macro" id="_M/RADEON_SE_VPORT_ZSCALE" data-ref="_M/RADEON_SE_VPORT_ZSCALE">RADEON_SE_VPORT_ZSCALE</dfn>              0x1da8</u></td></tr>
<tr><th id="2676">2676</th><td><u>#define <dfn class="macro" id="_M/RADEON_SE_VPORT_ZOFFSET" data-ref="_M/RADEON_SE_VPORT_ZOFFSET">RADEON_SE_VPORT_ZOFFSET</dfn>             0x1dac</u></td></tr>
<tr><th id="2677">2677</th><td><u>#define <dfn class="macro" id="_M/RADEON_SE_ZBIAS_FACTOR" data-ref="_M/RADEON_SE_ZBIAS_FACTOR">RADEON_SE_ZBIAS_FACTOR</dfn>              0x1db0</u></td></tr>
<tr><th id="2678">2678</th><td><u>#define <dfn class="macro" id="_M/RADEON_SE_ZBIAS_CONSTANT" data-ref="_M/RADEON_SE_ZBIAS_CONSTANT">RADEON_SE_ZBIAS_CONSTANT</dfn>            0x1db4</u></td></tr>
<tr><th id="2679">2679</th><td></td></tr>
<tr><th id="2680">2680</th><td><u>#define <dfn class="macro" id="_M/RADEON_SE_VTX_FMT" data-ref="_M/RADEON_SE_VTX_FMT">RADEON_SE_VTX_FMT</dfn>                   0x2080</u></td></tr>
<tr><th id="2681">2681</th><td><u>#       define <dfn class="macro" id="_M/RADEON_SE_VTX_FMT_XY" data-ref="_M/RADEON_SE_VTX_FMT_XY">RADEON_SE_VTX_FMT_XY</dfn>         0x00000000</u></td></tr>
<tr><th id="2682">2682</th><td><u>#       define <dfn class="macro" id="_M/RADEON_SE_VTX_FMT_W0" data-ref="_M/RADEON_SE_VTX_FMT_W0">RADEON_SE_VTX_FMT_W0</dfn>         0x00000001</u></td></tr>
<tr><th id="2683">2683</th><td><u>#       define <dfn class="macro" id="_M/RADEON_SE_VTX_FMT_FPCOLOR" data-ref="_M/RADEON_SE_VTX_FMT_FPCOLOR">RADEON_SE_VTX_FMT_FPCOLOR</dfn>    0x00000002</u></td></tr>
<tr><th id="2684">2684</th><td><u>#       define <dfn class="macro" id="_M/RADEON_SE_VTX_FMT_FPALPHA" data-ref="_M/RADEON_SE_VTX_FMT_FPALPHA">RADEON_SE_VTX_FMT_FPALPHA</dfn>    0x00000004</u></td></tr>
<tr><th id="2685">2685</th><td><u>#       define <dfn class="macro" id="_M/RADEON_SE_VTX_FMT_PKCOLOR" data-ref="_M/RADEON_SE_VTX_FMT_PKCOLOR">RADEON_SE_VTX_FMT_PKCOLOR</dfn>    0x00000008</u></td></tr>
<tr><th id="2686">2686</th><td><u>#       define <dfn class="macro" id="_M/RADEON_SE_VTX_FMT_FPSPEC" data-ref="_M/RADEON_SE_VTX_FMT_FPSPEC">RADEON_SE_VTX_FMT_FPSPEC</dfn>     0x00000010</u></td></tr>
<tr><th id="2687">2687</th><td><u>#       define <dfn class="macro" id="_M/RADEON_SE_VTX_FMT_FPFOG" data-ref="_M/RADEON_SE_VTX_FMT_FPFOG">RADEON_SE_VTX_FMT_FPFOG</dfn>      0x00000020</u></td></tr>
<tr><th id="2688">2688</th><td><u>#       define <dfn class="macro" id="_M/RADEON_SE_VTX_FMT_PKSPEC" data-ref="_M/RADEON_SE_VTX_FMT_PKSPEC">RADEON_SE_VTX_FMT_PKSPEC</dfn>     0x00000040</u></td></tr>
<tr><th id="2689">2689</th><td><u>#       define <dfn class="macro" id="_M/RADEON_SE_VTX_FMT_ST0" data-ref="_M/RADEON_SE_VTX_FMT_ST0">RADEON_SE_VTX_FMT_ST0</dfn>        0x00000080</u></td></tr>
<tr><th id="2690">2690</th><td><u>#       define <dfn class="macro" id="_M/RADEON_SE_VTX_FMT_ST1" data-ref="_M/RADEON_SE_VTX_FMT_ST1">RADEON_SE_VTX_FMT_ST1</dfn>        0x00000100</u></td></tr>
<tr><th id="2691">2691</th><td><u>#       define <dfn class="macro" id="_M/RADEON_SE_VTX_FMT_Q1" data-ref="_M/RADEON_SE_VTX_FMT_Q1">RADEON_SE_VTX_FMT_Q1</dfn>         0x00000200</u></td></tr>
<tr><th id="2692">2692</th><td><u>#       define <dfn class="macro" id="_M/RADEON_SE_VTX_FMT_ST2" data-ref="_M/RADEON_SE_VTX_FMT_ST2">RADEON_SE_VTX_FMT_ST2</dfn>        0x00000400</u></td></tr>
<tr><th id="2693">2693</th><td><u>#       define <dfn class="macro" id="_M/RADEON_SE_VTX_FMT_Q2" data-ref="_M/RADEON_SE_VTX_FMT_Q2">RADEON_SE_VTX_FMT_Q2</dfn>         0x00000800</u></td></tr>
<tr><th id="2694">2694</th><td><u>#       define <dfn class="macro" id="_M/RADEON_SE_VTX_FMT_ST3" data-ref="_M/RADEON_SE_VTX_FMT_ST3">RADEON_SE_VTX_FMT_ST3</dfn>        0x00001000</u></td></tr>
<tr><th id="2695">2695</th><td><u>#       define <dfn class="macro" id="_M/RADEON_SE_VTX_FMT_Q3" data-ref="_M/RADEON_SE_VTX_FMT_Q3">RADEON_SE_VTX_FMT_Q3</dfn>         0x00002000</u></td></tr>
<tr><th id="2696">2696</th><td><u>#       define <dfn class="macro" id="_M/RADEON_SE_VTX_FMT_Q0" data-ref="_M/RADEON_SE_VTX_FMT_Q0">RADEON_SE_VTX_FMT_Q0</dfn>         0x00004000</u></td></tr>
<tr><th id="2697">2697</th><td><u>#       define <dfn class="macro" id="_M/RADEON_SE_VTX_FMT_BLND_WEIGHT_CNT_MASK" data-ref="_M/RADEON_SE_VTX_FMT_BLND_WEIGHT_CNT_MASK">RADEON_SE_VTX_FMT_BLND_WEIGHT_CNT_MASK</dfn>  0x00038000</u></td></tr>
<tr><th id="2698">2698</th><td><u>#       define <dfn class="macro" id="_M/RADEON_SE_VTX_FMT_N0" data-ref="_M/RADEON_SE_VTX_FMT_N0">RADEON_SE_VTX_FMT_N0</dfn>         0x00040000</u></td></tr>
<tr><th id="2699">2699</th><td><u>#       define <dfn class="macro" id="_M/RADEON_SE_VTX_FMT_XY1" data-ref="_M/RADEON_SE_VTX_FMT_XY1">RADEON_SE_VTX_FMT_XY1</dfn>        0x08000000</u></td></tr>
<tr><th id="2700">2700</th><td><u>#       define <dfn class="macro" id="_M/RADEON_SE_VTX_FMT_Z1" data-ref="_M/RADEON_SE_VTX_FMT_Z1">RADEON_SE_VTX_FMT_Z1</dfn>         0x10000000</u></td></tr>
<tr><th id="2701">2701</th><td><u>#       define <dfn class="macro" id="_M/RADEON_SE_VTX_FMT_W1" data-ref="_M/RADEON_SE_VTX_FMT_W1">RADEON_SE_VTX_FMT_W1</dfn>         0x20000000</u></td></tr>
<tr><th id="2702">2702</th><td><u>#       define <dfn class="macro" id="_M/RADEON_SE_VTX_FMT_N1" data-ref="_M/RADEON_SE_VTX_FMT_N1">RADEON_SE_VTX_FMT_N1</dfn>         0x40000000</u></td></tr>
<tr><th id="2703">2703</th><td><u>#       define <dfn class="macro" id="_M/RADEON_SE_VTX_FMT_Z" data-ref="_M/RADEON_SE_VTX_FMT_Z">RADEON_SE_VTX_FMT_Z</dfn>          0x80000000</u></td></tr>
<tr><th id="2704">2704</th><td></td></tr>
<tr><th id="2705">2705</th><td><u>#define <dfn class="macro" id="_M/RADEON_SE_VF_CNTL" data-ref="_M/RADEON_SE_VF_CNTL">RADEON_SE_VF_CNTL</dfn>                             0x2084</u></td></tr>
<tr><th id="2706">2706</th><td><u>#       define <dfn class="macro" id="_M/RADEON_VF_PRIM_TYPE_POINT_LIST" data-ref="_M/RADEON_VF_PRIM_TYPE_POINT_LIST">RADEON_VF_PRIM_TYPE_POINT_LIST</dfn>         1</u></td></tr>
<tr><th id="2707">2707</th><td><u>#       define <dfn class="macro" id="_M/RADEON_VF_PRIM_TYPE_LINE_LIST" data-ref="_M/RADEON_VF_PRIM_TYPE_LINE_LIST">RADEON_VF_PRIM_TYPE_LINE_LIST</dfn>          2</u></td></tr>
<tr><th id="2708">2708</th><td><u>#       define <dfn class="macro" id="_M/RADEON_VF_PRIM_TYPE_LINE_STRIP" data-ref="_M/RADEON_VF_PRIM_TYPE_LINE_STRIP">RADEON_VF_PRIM_TYPE_LINE_STRIP</dfn>         3</u></td></tr>
<tr><th id="2709">2709</th><td><u>#       define <dfn class="macro" id="_M/RADEON_VF_PRIM_TYPE_TRIANGLE_LIST" data-ref="_M/RADEON_VF_PRIM_TYPE_TRIANGLE_LIST">RADEON_VF_PRIM_TYPE_TRIANGLE_LIST</dfn>      4</u></td></tr>
<tr><th id="2710">2710</th><td><u>#       define <dfn class="macro" id="_M/RADEON_VF_PRIM_TYPE_TRIANGLE_FAN" data-ref="_M/RADEON_VF_PRIM_TYPE_TRIANGLE_FAN">RADEON_VF_PRIM_TYPE_TRIANGLE_FAN</dfn>       5</u></td></tr>
<tr><th id="2711">2711</th><td><u>#       define <dfn class="macro" id="_M/RADEON_VF_PRIM_TYPE_TRIANGLE_STRIP" data-ref="_M/RADEON_VF_PRIM_TYPE_TRIANGLE_STRIP">RADEON_VF_PRIM_TYPE_TRIANGLE_STRIP</dfn>     6</u></td></tr>
<tr><th id="2712">2712</th><td><u>#       define <dfn class="macro" id="_M/RADEON_VF_PRIM_TYPE_TRIANGLE_FLAG" data-ref="_M/RADEON_VF_PRIM_TYPE_TRIANGLE_FLAG">RADEON_VF_PRIM_TYPE_TRIANGLE_FLAG</dfn>      7</u></td></tr>
<tr><th id="2713">2713</th><td><u>#       define <dfn class="macro" id="_M/RADEON_VF_PRIM_TYPE_RECTANGLE_LIST" data-ref="_M/RADEON_VF_PRIM_TYPE_RECTANGLE_LIST">RADEON_VF_PRIM_TYPE_RECTANGLE_LIST</dfn>     8</u></td></tr>
<tr><th id="2714">2714</th><td><u>#       define <dfn class="macro" id="_M/RADEON_VF_PRIM_TYPE_POINT_LIST_3" data-ref="_M/RADEON_VF_PRIM_TYPE_POINT_LIST_3">RADEON_VF_PRIM_TYPE_POINT_LIST_3</dfn>       9</u></td></tr>
<tr><th id="2715">2715</th><td><u>#       define <dfn class="macro" id="_M/RADEON_VF_PRIM_TYPE_LINE_LIST_3" data-ref="_M/RADEON_VF_PRIM_TYPE_LINE_LIST_3">RADEON_VF_PRIM_TYPE_LINE_LIST_3</dfn>        10</u></td></tr>
<tr><th id="2716">2716</th><td><u>#       define <dfn class="macro" id="_M/RADEON_VF_PRIM_TYPE_SPIRIT_LIST" data-ref="_M/RADEON_VF_PRIM_TYPE_SPIRIT_LIST">RADEON_VF_PRIM_TYPE_SPIRIT_LIST</dfn>        11</u></td></tr>
<tr><th id="2717">2717</th><td><u>#       define <dfn class="macro" id="_M/RADEON_VF_PRIM_TYPE_LINE_LOOP" data-ref="_M/RADEON_VF_PRIM_TYPE_LINE_LOOP">RADEON_VF_PRIM_TYPE_LINE_LOOP</dfn>          12</u></td></tr>
<tr><th id="2718">2718</th><td><u>#       define <dfn class="macro" id="_M/RADEON_VF_PRIM_TYPE_QUAD_LIST" data-ref="_M/RADEON_VF_PRIM_TYPE_QUAD_LIST">RADEON_VF_PRIM_TYPE_QUAD_LIST</dfn>          13</u></td></tr>
<tr><th id="2719">2719</th><td><u>#       define <dfn class="macro" id="_M/RADEON_VF_PRIM_TYPE_QUAD_STRIP" data-ref="_M/RADEON_VF_PRIM_TYPE_QUAD_STRIP">RADEON_VF_PRIM_TYPE_QUAD_STRIP</dfn>         14</u></td></tr>
<tr><th id="2720">2720</th><td><u>#       define <dfn class="macro" id="_M/RADEON_VF_PRIM_TYPE_POLYGON" data-ref="_M/RADEON_VF_PRIM_TYPE_POLYGON">RADEON_VF_PRIM_TYPE_POLYGON</dfn>            15</u></td></tr>
<tr><th id="2721">2721</th><td><u>#       define <dfn class="macro" id="_M/RADEON_VF_PRIM_WALK_STATE" data-ref="_M/RADEON_VF_PRIM_WALK_STATE">RADEON_VF_PRIM_WALK_STATE</dfn>              (0&lt;&lt;4)</u></td></tr>
<tr><th id="2722">2722</th><td><u>#       define <dfn class="macro" id="_M/RADEON_VF_PRIM_WALK_INDEX" data-ref="_M/RADEON_VF_PRIM_WALK_INDEX">RADEON_VF_PRIM_WALK_INDEX</dfn>              (1&lt;&lt;4)</u></td></tr>
<tr><th id="2723">2723</th><td><u>#       define <dfn class="macro" id="_M/RADEON_VF_PRIM_WALK_LIST" data-ref="_M/RADEON_VF_PRIM_WALK_LIST">RADEON_VF_PRIM_WALK_LIST</dfn>               (2&lt;&lt;4)</u></td></tr>
<tr><th id="2724">2724</th><td><u>#       define <dfn class="macro" id="_M/RADEON_VF_PRIM_WALK_DATA" data-ref="_M/RADEON_VF_PRIM_WALK_DATA">RADEON_VF_PRIM_WALK_DATA</dfn>               (3&lt;&lt;4)</u></td></tr>
<tr><th id="2725">2725</th><td><u>#       define <dfn class="macro" id="_M/RADEON_VF_COLOR_ORDER_RGBA" data-ref="_M/RADEON_VF_COLOR_ORDER_RGBA">RADEON_VF_COLOR_ORDER_RGBA</dfn>             (1&lt;&lt;6)</u></td></tr>
<tr><th id="2726">2726</th><td><u>#       define <dfn class="macro" id="_M/RADEON_VF_RADEON_MODE" data-ref="_M/RADEON_VF_RADEON_MODE">RADEON_VF_RADEON_MODE</dfn>                  (1&lt;&lt;8)</u></td></tr>
<tr><th id="2727">2727</th><td><u>#       define <dfn class="macro" id="_M/RADEON_VF_TCL_OUTPUT_CTL_ENA" data-ref="_M/RADEON_VF_TCL_OUTPUT_CTL_ENA">RADEON_VF_TCL_OUTPUT_CTL_ENA</dfn>           (1&lt;&lt;9)</u></td></tr>
<tr><th id="2728">2728</th><td><u>#       define <dfn class="macro" id="_M/RADEON_VF_PROG_STREAM_ENA" data-ref="_M/RADEON_VF_PROG_STREAM_ENA">RADEON_VF_PROG_STREAM_ENA</dfn>              (1&lt;&lt;10)</u></td></tr>
<tr><th id="2729">2729</th><td><u>#       define <dfn class="macro" id="_M/RADEON_VF_INDEX_SIZE_SHIFT" data-ref="_M/RADEON_VF_INDEX_SIZE_SHIFT">RADEON_VF_INDEX_SIZE_SHIFT</dfn>             11</u></td></tr>
<tr><th id="2730">2730</th><td><u>#       define <dfn class="macro" id="_M/RADEON_VF_NUM_VERTICES_SHIFT" data-ref="_M/RADEON_VF_NUM_VERTICES_SHIFT">RADEON_VF_NUM_VERTICES_SHIFT</dfn>           16</u></td></tr>
<tr><th id="2731">2731</th><td></td></tr>
<tr><th id="2732">2732</th><td><u>#define <dfn class="macro" id="_M/RADEON_SE_PORT_DATA0" data-ref="_M/RADEON_SE_PORT_DATA0">RADEON_SE_PORT_DATA0</dfn>			0x2000</u></td></tr>
<tr><th id="2733">2733</th><td></td></tr>
<tr><th id="2734">2734</th><td><u>#define <dfn class="macro" id="_M/R200_SE_VAP_CNTL" data-ref="_M/R200_SE_VAP_CNTL">R200_SE_VAP_CNTL</dfn>			0x2080</u></td></tr>
<tr><th id="2735">2735</th><td><u>#       define <dfn class="macro" id="_M/R200_VAP_TCL_ENABLE" data-ref="_M/R200_VAP_TCL_ENABLE">R200_VAP_TCL_ENABLE</dfn>		0x00000001</u></td></tr>
<tr><th id="2736">2736</th><td><u>#       define <dfn class="macro" id="_M/R200_VAP_SINGLE_BUF_STATE_ENABLE" data-ref="_M/R200_VAP_SINGLE_BUF_STATE_ENABLE">R200_VAP_SINGLE_BUF_STATE_ENABLE</dfn>	0x00000010</u></td></tr>
<tr><th id="2737">2737</th><td><u>#       define <dfn class="macro" id="_M/R200_VAP_FORCE_W_TO_ONE" data-ref="_M/R200_VAP_FORCE_W_TO_ONE">R200_VAP_FORCE_W_TO_ONE</dfn>		0x00010000</u></td></tr>
<tr><th id="2738">2738</th><td><u>#       define <dfn class="macro" id="_M/R200_VAP_D3D_TEX_DEFAULT" data-ref="_M/R200_VAP_D3D_TEX_DEFAULT">R200_VAP_D3D_TEX_DEFAULT</dfn>		0x00020000</u></td></tr>
<tr><th id="2739">2739</th><td><u>#       define <dfn class="macro" id="_M/R200_VAP_VF_MAX_VTX_NUM__SHIFT" data-ref="_M/R200_VAP_VF_MAX_VTX_NUM__SHIFT">R200_VAP_VF_MAX_VTX_NUM__SHIFT</dfn>	18</u></td></tr>
<tr><th id="2740">2740</th><td><u>#       define <dfn class="macro" id="_M/R200_VAP_VF_MAX_VTX_NUM" data-ref="_M/R200_VAP_VF_MAX_VTX_NUM">R200_VAP_VF_MAX_VTX_NUM</dfn>		(9 &lt;&lt; 18)</u></td></tr>
<tr><th id="2741">2741</th><td><u>#       define <dfn class="macro" id="_M/R200_VAP_DX_CLIP_SPACE_DEF" data-ref="_M/R200_VAP_DX_CLIP_SPACE_DEF">R200_VAP_DX_CLIP_SPACE_DEF</dfn>	0x00400000</u></td></tr>
<tr><th id="2742">2742</th><td><u>#define <dfn class="macro" id="_M/R200_VF_MAX_VTX_INDX" data-ref="_M/R200_VF_MAX_VTX_INDX">R200_VF_MAX_VTX_INDX</dfn>			0x210c</u></td></tr>
<tr><th id="2743">2743</th><td><u>#define <dfn class="macro" id="_M/R200_VF_MIN_VTX_INDX" data-ref="_M/R200_VF_MIN_VTX_INDX">R200_VF_MIN_VTX_INDX</dfn>			0x2110</u></td></tr>
<tr><th id="2744">2744</th><td><u>#define <dfn class="macro" id="_M/R200_SE_VTE_CNTL" data-ref="_M/R200_SE_VTE_CNTL">R200_SE_VTE_CNTL</dfn>			0x20b0</u></td></tr>
<tr><th id="2745">2745</th><td><u>#       define <dfn class="macro" id="_M/R200_VPORT_X_SCALE_ENA" data-ref="_M/R200_VPORT_X_SCALE_ENA">R200_VPORT_X_SCALE_ENA</dfn>			0x00000001</u></td></tr>
<tr><th id="2746">2746</th><td><u>#       define <dfn class="macro" id="_M/R200_VPORT_X_OFFSET_ENA" data-ref="_M/R200_VPORT_X_OFFSET_ENA">R200_VPORT_X_OFFSET_ENA</dfn>			0x00000002</u></td></tr>
<tr><th id="2747">2747</th><td><u>#       define <dfn class="macro" id="_M/R200_VPORT_Y_SCALE_ENA" data-ref="_M/R200_VPORT_Y_SCALE_ENA">R200_VPORT_Y_SCALE_ENA</dfn>			0x00000004</u></td></tr>
<tr><th id="2748">2748</th><td><u>#       define <dfn class="macro" id="_M/R200_VPORT_Y_OFFSET_ENA" data-ref="_M/R200_VPORT_Y_OFFSET_ENA">R200_VPORT_Y_OFFSET_ENA</dfn>			0x00000008</u></td></tr>
<tr><th id="2749">2749</th><td><u>#       define <dfn class="macro" id="_M/R200_VPORT_Z_SCALE_ENA" data-ref="_M/R200_VPORT_Z_SCALE_ENA">R200_VPORT_Z_SCALE_ENA</dfn>			0x00000010</u></td></tr>
<tr><th id="2750">2750</th><td><u>#       define <dfn class="macro" id="_M/R200_VPORT_Z_OFFSET_ENA" data-ref="_M/R200_VPORT_Z_OFFSET_ENA">R200_VPORT_Z_OFFSET_ENA</dfn>			0x00000020</u></td></tr>
<tr><th id="2751">2751</th><td><u>#       define <dfn class="macro" id="_M/R200_VTX_XY_FMT" data-ref="_M/R200_VTX_XY_FMT">R200_VTX_XY_FMT</dfn>				0x00000100</u></td></tr>
<tr><th id="2752">2752</th><td><u>#       define <dfn class="macro" id="_M/R200_VTX_Z_FMT" data-ref="_M/R200_VTX_Z_FMT">R200_VTX_Z_FMT</dfn>				0x00000200</u></td></tr>
<tr><th id="2753">2753</th><td><u>#       define <dfn class="macro" id="_M/R200_VTX_W0_FMT" data-ref="_M/R200_VTX_W0_FMT">R200_VTX_W0_FMT</dfn>				0x00000400</u></td></tr>
<tr><th id="2754">2754</th><td><u>#       define <dfn class="macro" id="_M/R200_VTX_W0_NORMALIZE" data-ref="_M/R200_VTX_W0_NORMALIZE">R200_VTX_W0_NORMALIZE</dfn>			0x00000800</u></td></tr>
<tr><th id="2755">2755</th><td><u>#       define <dfn class="macro" id="_M/R200_VTX_ST_DENORMALIZED" data-ref="_M/R200_VTX_ST_DENORMALIZED">R200_VTX_ST_DENORMALIZED</dfn>		0x00001000</u></td></tr>
<tr><th id="2756">2756</th><td><u>#define <dfn class="macro" id="_M/R200_SE_VAP_CNTL_STATUS" data-ref="_M/R200_SE_VAP_CNTL_STATUS">R200_SE_VAP_CNTL_STATUS</dfn>			0x2140</u></td></tr>
<tr><th id="2757">2757</th><td><u>#       define <dfn class="macro" id="_M/R200_VC_NO_SWAP" data-ref="_M/R200_VC_NO_SWAP">R200_VC_NO_SWAP</dfn>			(0 &lt;&lt; 0)</u></td></tr>
<tr><th id="2758">2758</th><td><u>#       define <dfn class="macro" id="_M/R200_VC_16BIT_SWAP" data-ref="_M/R200_VC_16BIT_SWAP">R200_VC_16BIT_SWAP</dfn>		(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="2759">2759</th><td><u>#       define <dfn class="macro" id="_M/R200_VC_32BIT_SWAP" data-ref="_M/R200_VC_32BIT_SWAP">R200_VC_32BIT_SWAP</dfn>		(2 &lt;&lt; 0)</u></td></tr>
<tr><th id="2760">2760</th><td><u>#define <dfn class="macro" id="_M/R200_PP_TXFILTER_0" data-ref="_M/R200_PP_TXFILTER_0">R200_PP_TXFILTER_0</dfn>			0x2c00</u></td></tr>
<tr><th id="2761">2761</th><td><u>#define <dfn class="macro" id="_M/R200_PP_TXFILTER_1" data-ref="_M/R200_PP_TXFILTER_1">R200_PP_TXFILTER_1</dfn>			0x2c20</u></td></tr>
<tr><th id="2762">2762</th><td><u>#define <dfn class="macro" id="_M/R200_PP_TXFILTER_2" data-ref="_M/R200_PP_TXFILTER_2">R200_PP_TXFILTER_2</dfn>			0x2c40</u></td></tr>
<tr><th id="2763">2763</th><td><u>#define <dfn class="macro" id="_M/R200_PP_TXFILTER_3" data-ref="_M/R200_PP_TXFILTER_3">R200_PP_TXFILTER_3</dfn>			0x2c60</u></td></tr>
<tr><th id="2764">2764</th><td><u>#define <dfn class="macro" id="_M/R200_PP_TXFILTER_4" data-ref="_M/R200_PP_TXFILTER_4">R200_PP_TXFILTER_4</dfn>			0x2c80</u></td></tr>
<tr><th id="2765">2765</th><td><u>#define <dfn class="macro" id="_M/R200_PP_TXFILTER_5" data-ref="_M/R200_PP_TXFILTER_5">R200_PP_TXFILTER_5</dfn>			0x2ca0</u></td></tr>
<tr><th id="2766">2766</th><td><u>#       define <dfn class="macro" id="_M/R200_MAG_FILTER_NEAREST" data-ref="_M/R200_MAG_FILTER_NEAREST">R200_MAG_FILTER_NEAREST</dfn>		(0  &lt;&lt;  0)</u></td></tr>
<tr><th id="2767">2767</th><td><u>#       define <dfn class="macro" id="_M/R200_MAG_FILTER_LINEAR" data-ref="_M/R200_MAG_FILTER_LINEAR">R200_MAG_FILTER_LINEAR</dfn>		(1  &lt;&lt;  0)</u></td></tr>
<tr><th id="2768">2768</th><td><u>#       define <dfn class="macro" id="_M/R200_MAG_FILTER_MASK" data-ref="_M/R200_MAG_FILTER_MASK">R200_MAG_FILTER_MASK</dfn>		(1  &lt;&lt;  0)</u></td></tr>
<tr><th id="2769">2769</th><td><u>#       define <dfn class="macro" id="_M/R200_MIN_FILTER_NEAREST" data-ref="_M/R200_MIN_FILTER_NEAREST">R200_MIN_FILTER_NEAREST</dfn>		(0  &lt;&lt;  1)</u></td></tr>
<tr><th id="2770">2770</th><td><u>#       define <dfn class="macro" id="_M/R200_MIN_FILTER_LINEAR" data-ref="_M/R200_MIN_FILTER_LINEAR">R200_MIN_FILTER_LINEAR</dfn>		(1  &lt;&lt;  1)</u></td></tr>
<tr><th id="2771">2771</th><td><u>#       define <dfn class="macro" id="_M/R200_MIN_FILTER_NEAREST_MIP_NEAREST" data-ref="_M/R200_MIN_FILTER_NEAREST_MIP_NEAREST">R200_MIN_FILTER_NEAREST_MIP_NEAREST</dfn> (2  &lt;&lt;  1)</u></td></tr>
<tr><th id="2772">2772</th><td><u>#       define <dfn class="macro" id="_M/R200_MIN_FILTER_NEAREST_MIP_LINEAR" data-ref="_M/R200_MIN_FILTER_NEAREST_MIP_LINEAR">R200_MIN_FILTER_NEAREST_MIP_LINEAR</dfn> (3  &lt;&lt;  1)</u></td></tr>
<tr><th id="2773">2773</th><td><u>#       define <dfn class="macro" id="_M/R200_MIN_FILTER_LINEAR_MIP_NEAREST" data-ref="_M/R200_MIN_FILTER_LINEAR_MIP_NEAREST">R200_MIN_FILTER_LINEAR_MIP_NEAREST</dfn> (6  &lt;&lt;  1)</u></td></tr>
<tr><th id="2774">2774</th><td><u>#       define <dfn class="macro" id="_M/R200_MIN_FILTER_LINEAR_MIP_LINEAR" data-ref="_M/R200_MIN_FILTER_LINEAR_MIP_LINEAR">R200_MIN_FILTER_LINEAR_MIP_LINEAR</dfn> (7  &lt;&lt;  1)</u></td></tr>
<tr><th id="2775">2775</th><td><u>#       define <dfn class="macro" id="_M/R200_MIN_FILTER_ANISO_NEAREST" data-ref="_M/R200_MIN_FILTER_ANISO_NEAREST">R200_MIN_FILTER_ANISO_NEAREST</dfn>	(8  &lt;&lt;  1)</u></td></tr>
<tr><th id="2776">2776</th><td><u>#       define <dfn class="macro" id="_M/R200_MIN_FILTER_ANISO_LINEAR" data-ref="_M/R200_MIN_FILTER_ANISO_LINEAR">R200_MIN_FILTER_ANISO_LINEAR</dfn>	(9  &lt;&lt;  1)</u></td></tr>
<tr><th id="2777">2777</th><td><u>#       define <dfn class="macro" id="_M/R200_MIN_FILTER_ANISO_NEAREST_MIP_NEAREST" data-ref="_M/R200_MIN_FILTER_ANISO_NEAREST_MIP_NEAREST">R200_MIN_FILTER_ANISO_NEAREST_MIP_NEAREST</dfn> (10 &lt;&lt;  1)</u></td></tr>
<tr><th id="2778">2778</th><td><u>#       define <dfn class="macro" id="_M/R200_MIN_FILTER_ANISO_NEAREST_MIP_LINEAR" data-ref="_M/R200_MIN_FILTER_ANISO_NEAREST_MIP_LINEAR">R200_MIN_FILTER_ANISO_NEAREST_MIP_LINEAR</dfn> (11 &lt;&lt;  1)</u></td></tr>
<tr><th id="2779">2779</th><td><u>#       define <dfn class="macro" id="_M/R200_MIN_FILTER_MASK" data-ref="_M/R200_MIN_FILTER_MASK">R200_MIN_FILTER_MASK</dfn>		(15 &lt;&lt;  1)</u></td></tr>
<tr><th id="2780">2780</th><td><u>#       define <dfn class="macro" id="_M/R200_MAX_ANISO_1_TO_1" data-ref="_M/R200_MAX_ANISO_1_TO_1">R200_MAX_ANISO_1_TO_1</dfn>		(0  &lt;&lt;  5)</u></td></tr>
<tr><th id="2781">2781</th><td><u>#       define <dfn class="macro" id="_M/R200_MAX_ANISO_2_TO_1" data-ref="_M/R200_MAX_ANISO_2_TO_1">R200_MAX_ANISO_2_TO_1</dfn>		(1  &lt;&lt;  5)</u></td></tr>
<tr><th id="2782">2782</th><td><u>#       define <dfn class="macro" id="_M/R200_MAX_ANISO_4_TO_1" data-ref="_M/R200_MAX_ANISO_4_TO_1">R200_MAX_ANISO_4_TO_1</dfn>		(2  &lt;&lt;  5)</u></td></tr>
<tr><th id="2783">2783</th><td><u>#       define <dfn class="macro" id="_M/R200_MAX_ANISO_8_TO_1" data-ref="_M/R200_MAX_ANISO_8_TO_1">R200_MAX_ANISO_8_TO_1</dfn>		(3  &lt;&lt;  5)</u></td></tr>
<tr><th id="2784">2784</th><td><u>#       define <dfn class="macro" id="_M/R200_MAX_ANISO_16_TO_1" data-ref="_M/R200_MAX_ANISO_16_TO_1">R200_MAX_ANISO_16_TO_1</dfn>		(4  &lt;&lt;  5)</u></td></tr>
<tr><th id="2785">2785</th><td><u>#       define <dfn class="macro" id="_M/R200_MAX_ANISO_MASK" data-ref="_M/R200_MAX_ANISO_MASK">R200_MAX_ANISO_MASK</dfn>		(7  &lt;&lt;  5)</u></td></tr>
<tr><th id="2786">2786</th><td><u>#       define <dfn class="macro" id="_M/R200_MAX_MIP_LEVEL_MASK" data-ref="_M/R200_MAX_MIP_LEVEL_MASK">R200_MAX_MIP_LEVEL_MASK</dfn>		(0x0f &lt;&lt; 16)</u></td></tr>
<tr><th id="2787">2787</th><td><u>#       define <dfn class="macro" id="_M/R200_MAX_MIP_LEVEL_SHIFT" data-ref="_M/R200_MAX_MIP_LEVEL_SHIFT">R200_MAX_MIP_LEVEL_SHIFT</dfn>		16</u></td></tr>
<tr><th id="2788">2788</th><td><u>#       define <dfn class="macro" id="_M/R200_YUV_TO_RGB" data-ref="_M/R200_YUV_TO_RGB">R200_YUV_TO_RGB</dfn>			(1  &lt;&lt; 20)</u></td></tr>
<tr><th id="2789">2789</th><td><u>#       define <dfn class="macro" id="_M/R200_YUV_TEMPERATURE_COOL" data-ref="_M/R200_YUV_TEMPERATURE_COOL">R200_YUV_TEMPERATURE_COOL</dfn>	(0  &lt;&lt; 21)</u></td></tr>
<tr><th id="2790">2790</th><td><u>#       define <dfn class="macro" id="_M/R200_YUV_TEMPERATURE_HOT" data-ref="_M/R200_YUV_TEMPERATURE_HOT">R200_YUV_TEMPERATURE_HOT</dfn>		(1  &lt;&lt; 21)</u></td></tr>
<tr><th id="2791">2791</th><td><u>#       define <dfn class="macro" id="_M/R200_YUV_TEMPERATURE_MASK" data-ref="_M/R200_YUV_TEMPERATURE_MASK">R200_YUV_TEMPERATURE_MASK</dfn>	(1  &lt;&lt; 21)</u></td></tr>
<tr><th id="2792">2792</th><td><u>#       define <dfn class="macro" id="_M/R200_WRAPEN_S" data-ref="_M/R200_WRAPEN_S">R200_WRAPEN_S</dfn>			(1  &lt;&lt; 22)</u></td></tr>
<tr><th id="2793">2793</th><td><u>#       define <dfn class="macro" id="_M/R200_CLAMP_S_WRAP" data-ref="_M/R200_CLAMP_S_WRAP">R200_CLAMP_S_WRAP</dfn>		(0  &lt;&lt; 23)</u></td></tr>
<tr><th id="2794">2794</th><td><u>#       define <dfn class="macro" id="_M/R200_CLAMP_S_MIRROR" data-ref="_M/R200_CLAMP_S_MIRROR">R200_CLAMP_S_MIRROR</dfn>		(1  &lt;&lt; 23)</u></td></tr>
<tr><th id="2795">2795</th><td><u>#       define <dfn class="macro" id="_M/R200_CLAMP_S_CLAMP_LAST" data-ref="_M/R200_CLAMP_S_CLAMP_LAST">R200_CLAMP_S_CLAMP_LAST</dfn>		(2  &lt;&lt; 23)</u></td></tr>
<tr><th id="2796">2796</th><td><u>#       define <dfn class="macro" id="_M/R200_CLAMP_S_MIRROR_CLAMP_LAST" data-ref="_M/R200_CLAMP_S_MIRROR_CLAMP_LAST">R200_CLAMP_S_MIRROR_CLAMP_LAST</dfn>	(3  &lt;&lt; 23)</u></td></tr>
<tr><th id="2797">2797</th><td><u>#       define <dfn class="macro" id="_M/R200_CLAMP_S_CLAMP_BORDER" data-ref="_M/R200_CLAMP_S_CLAMP_BORDER">R200_CLAMP_S_CLAMP_BORDER</dfn>	(4  &lt;&lt; 23)</u></td></tr>
<tr><th id="2798">2798</th><td><u>#       define <dfn class="macro" id="_M/R200_CLAMP_S_MIRROR_CLAMP_BORDER" data-ref="_M/R200_CLAMP_S_MIRROR_CLAMP_BORDER">R200_CLAMP_S_MIRROR_CLAMP_BORDER</dfn>	(5  &lt;&lt; 23)</u></td></tr>
<tr><th id="2799">2799</th><td><u>#       define <dfn class="macro" id="_M/R200_CLAMP_S_CLAMP_GL" data-ref="_M/R200_CLAMP_S_CLAMP_GL">R200_CLAMP_S_CLAMP_GL</dfn>		(6  &lt;&lt; 23)</u></td></tr>
<tr><th id="2800">2800</th><td><u>#       define <dfn class="macro" id="_M/R200_CLAMP_S_MIRROR_CLAMP_GL" data-ref="_M/R200_CLAMP_S_MIRROR_CLAMP_GL">R200_CLAMP_S_MIRROR_CLAMP_GL</dfn>	(7  &lt;&lt; 23)</u></td></tr>
<tr><th id="2801">2801</th><td><u>#       define <dfn class="macro" id="_M/R200_CLAMP_S_MASK" data-ref="_M/R200_CLAMP_S_MASK">R200_CLAMP_S_MASK</dfn>		(7  &lt;&lt; 23)</u></td></tr>
<tr><th id="2802">2802</th><td><u>#       define <dfn class="macro" id="_M/R200_WRAPEN_T" data-ref="_M/R200_WRAPEN_T">R200_WRAPEN_T</dfn>			(1  &lt;&lt; 26)</u></td></tr>
<tr><th id="2803">2803</th><td><u>#       define <dfn class="macro" id="_M/R200_CLAMP_T_WRAP" data-ref="_M/R200_CLAMP_T_WRAP">R200_CLAMP_T_WRAP</dfn>		(0  &lt;&lt; 27)</u></td></tr>
<tr><th id="2804">2804</th><td><u>#       define <dfn class="macro" id="_M/R200_CLAMP_T_MIRROR" data-ref="_M/R200_CLAMP_T_MIRROR">R200_CLAMP_T_MIRROR</dfn>		(1  &lt;&lt; 27)</u></td></tr>
<tr><th id="2805">2805</th><td><u>#       define <dfn class="macro" id="_M/R200_CLAMP_T_CLAMP_LAST" data-ref="_M/R200_CLAMP_T_CLAMP_LAST">R200_CLAMP_T_CLAMP_LAST</dfn>		(2  &lt;&lt; 27)</u></td></tr>
<tr><th id="2806">2806</th><td><u>#       define <dfn class="macro" id="_M/R200_CLAMP_T_MIRROR_CLAMP_LAST" data-ref="_M/R200_CLAMP_T_MIRROR_CLAMP_LAST">R200_CLAMP_T_MIRROR_CLAMP_LAST</dfn>	(3  &lt;&lt; 27)</u></td></tr>
<tr><th id="2807">2807</th><td><u>#       define <dfn class="macro" id="_M/R200_CLAMP_T_CLAMP_BORDER" data-ref="_M/R200_CLAMP_T_CLAMP_BORDER">R200_CLAMP_T_CLAMP_BORDER</dfn>	(4  &lt;&lt; 27)</u></td></tr>
<tr><th id="2808">2808</th><td><u>#       define <dfn class="macro" id="_M/R200_CLAMP_T_MIRROR_CLAMP_BORDER" data-ref="_M/R200_CLAMP_T_MIRROR_CLAMP_BORDER">R200_CLAMP_T_MIRROR_CLAMP_BORDER</dfn>	(5  &lt;&lt; 27)</u></td></tr>
<tr><th id="2809">2809</th><td><u>#       define <dfn class="macro" id="_M/R200_CLAMP_T_CLAMP_GL" data-ref="_M/R200_CLAMP_T_CLAMP_GL">R200_CLAMP_T_CLAMP_GL</dfn>		(6  &lt;&lt; 27)</u></td></tr>
<tr><th id="2810">2810</th><td><u>#       define <dfn class="macro" id="_M/R200_CLAMP_T_MIRROR_CLAMP_GL" data-ref="_M/R200_CLAMP_T_MIRROR_CLAMP_GL">R200_CLAMP_T_MIRROR_CLAMP_GL</dfn>	(7  &lt;&lt; 27)</u></td></tr>
<tr><th id="2811">2811</th><td><u>#       define <dfn class="macro" id="_M/R200_CLAMP_T_MASK" data-ref="_M/R200_CLAMP_T_MASK">R200_CLAMP_T_MASK</dfn>		(7  &lt;&lt; 27)</u></td></tr>
<tr><th id="2812">2812</th><td><u>#       define <dfn class="macro" id="_M/R200_KILL_LT_ZERO" data-ref="_M/R200_KILL_LT_ZERO">R200_KILL_LT_ZERO</dfn>		(1  &lt;&lt; 30)</u></td></tr>
<tr><th id="2813">2813</th><td><u>#       define <dfn class="macro" id="_M/R200_BORDER_MODE_OGL" data-ref="_M/R200_BORDER_MODE_OGL">R200_BORDER_MODE_OGL</dfn>		(0  &lt;&lt; 31)</u></td></tr>
<tr><th id="2814">2814</th><td><u>#       define <dfn class="macro" id="_M/R200_BORDER_MODE_D3D" data-ref="_M/R200_BORDER_MODE_D3D">R200_BORDER_MODE_D3D</dfn>		(1  &lt;&lt; 31)</u></td></tr>
<tr><th id="2815">2815</th><td><u>#define <dfn class="macro" id="_M/R200_PP_TXFORMAT_0" data-ref="_M/R200_PP_TXFORMAT_0">R200_PP_TXFORMAT_0</dfn>			0x2c04</u></td></tr>
<tr><th id="2816">2816</th><td><u>#define <dfn class="macro" id="_M/R200_PP_TXFORMAT_1" data-ref="_M/R200_PP_TXFORMAT_1">R200_PP_TXFORMAT_1</dfn>			0x2c24</u></td></tr>
<tr><th id="2817">2817</th><td><u>#define <dfn class="macro" id="_M/R200_PP_TXFORMAT_2" data-ref="_M/R200_PP_TXFORMAT_2">R200_PP_TXFORMAT_2</dfn>			0x2c44</u></td></tr>
<tr><th id="2818">2818</th><td><u>#define <dfn class="macro" id="_M/R200_PP_TXFORMAT_3" data-ref="_M/R200_PP_TXFORMAT_3">R200_PP_TXFORMAT_3</dfn>			0x2c64</u></td></tr>
<tr><th id="2819">2819</th><td><u>#define <dfn class="macro" id="_M/R200_PP_TXFORMAT_4" data-ref="_M/R200_PP_TXFORMAT_4">R200_PP_TXFORMAT_4</dfn>			0x2c84</u></td></tr>
<tr><th id="2820">2820</th><td><u>#define <dfn class="macro" id="_M/R200_PP_TXFORMAT_5" data-ref="_M/R200_PP_TXFORMAT_5">R200_PP_TXFORMAT_5</dfn>			0x2ca4</u></td></tr>
<tr><th id="2821">2821</th><td><u>#       define <dfn class="macro" id="_M/R200_TXFORMAT_I8" data-ref="_M/R200_TXFORMAT_I8">R200_TXFORMAT_I8</dfn>			(0 &lt;&lt; 0)</u></td></tr>
<tr><th id="2822">2822</th><td><u>#       define <dfn class="macro" id="_M/R200_TXFORMAT_AI88" data-ref="_M/R200_TXFORMAT_AI88">R200_TXFORMAT_AI88</dfn>		(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="2823">2823</th><td><u>#       define <dfn class="macro" id="_M/R200_TXFORMAT_RGB332" data-ref="_M/R200_TXFORMAT_RGB332">R200_TXFORMAT_RGB332</dfn>		(2 &lt;&lt; 0)</u></td></tr>
<tr><th id="2824">2824</th><td><u>#       define <dfn class="macro" id="_M/R200_TXFORMAT_ARGB1555" data-ref="_M/R200_TXFORMAT_ARGB1555">R200_TXFORMAT_ARGB1555</dfn>		(3 &lt;&lt; 0)</u></td></tr>
<tr><th id="2825">2825</th><td><u>#       define <dfn class="macro" id="_M/R200_TXFORMAT_RGB565" data-ref="_M/R200_TXFORMAT_RGB565">R200_TXFORMAT_RGB565</dfn>		(4 &lt;&lt; 0)</u></td></tr>
<tr><th id="2826">2826</th><td><u>#       define <dfn class="macro" id="_M/R200_TXFORMAT_ARGB4444" data-ref="_M/R200_TXFORMAT_ARGB4444">R200_TXFORMAT_ARGB4444</dfn>		(5 &lt;&lt; 0)</u></td></tr>
<tr><th id="2827">2827</th><td><u>#       define <dfn class="macro" id="_M/R200_TXFORMAT_ARGB8888" data-ref="_M/R200_TXFORMAT_ARGB8888">R200_TXFORMAT_ARGB8888</dfn>		(6 &lt;&lt; 0)</u></td></tr>
<tr><th id="2828">2828</th><td><u>#       define <dfn class="macro" id="_M/R200_TXFORMAT_RGBA8888" data-ref="_M/R200_TXFORMAT_RGBA8888">R200_TXFORMAT_RGBA8888</dfn>		(7 &lt;&lt; 0)</u></td></tr>
<tr><th id="2829">2829</th><td><u>#       define <dfn class="macro" id="_M/R200_TXFORMAT_Y8" data-ref="_M/R200_TXFORMAT_Y8">R200_TXFORMAT_Y8</dfn>			(8 &lt;&lt; 0)</u></td></tr>
<tr><th id="2830">2830</th><td><u>#       define <dfn class="macro" id="_M/R200_TXFORMAT_AVYU4444" data-ref="_M/R200_TXFORMAT_AVYU4444">R200_TXFORMAT_AVYU4444</dfn>		(9 &lt;&lt; 0)</u></td></tr>
<tr><th id="2831">2831</th><td><u>#       define <dfn class="macro" id="_M/R200_TXFORMAT_VYUY422" data-ref="_M/R200_TXFORMAT_VYUY422">R200_TXFORMAT_VYUY422</dfn>		(10 &lt;&lt; 0)</u></td></tr>
<tr><th id="2832">2832</th><td><u>#       define <dfn class="macro" id="_M/R200_TXFORMAT_YVYU422" data-ref="_M/R200_TXFORMAT_YVYU422">R200_TXFORMAT_YVYU422</dfn>		(11 &lt;&lt; 0)</u></td></tr>
<tr><th id="2833">2833</th><td><u>#       define <dfn class="macro" id="_M/R200_TXFORMAT_DXT1" data-ref="_M/R200_TXFORMAT_DXT1">R200_TXFORMAT_DXT1</dfn>		(12 &lt;&lt; 0)</u></td></tr>
<tr><th id="2834">2834</th><td><u>#       define <dfn class="macro" id="_M/R200_TXFORMAT_DXT23" data-ref="_M/R200_TXFORMAT_DXT23">R200_TXFORMAT_DXT23</dfn>		(14 &lt;&lt; 0)</u></td></tr>
<tr><th id="2835">2835</th><td><u>#       define <dfn class="macro" id="_M/R200_TXFORMAT_DXT45" data-ref="_M/R200_TXFORMAT_DXT45">R200_TXFORMAT_DXT45</dfn>		(15 &lt;&lt; 0)</u></td></tr>
<tr><th id="2836">2836</th><td><u>#       define <dfn class="macro" id="_M/R200_TXFORMAT_DVDU88" data-ref="_M/R200_TXFORMAT_DVDU88">R200_TXFORMAT_DVDU88</dfn>		(18 &lt;&lt; 0)</u></td></tr>
<tr><th id="2837">2837</th><td><u>#       define <dfn class="macro" id="_M/R200_TXFORMAT_LDVDU655" data-ref="_M/R200_TXFORMAT_LDVDU655">R200_TXFORMAT_LDVDU655</dfn>		(19 &lt;&lt; 0)</u></td></tr>
<tr><th id="2838">2838</th><td><u>#       define <dfn class="macro" id="_M/R200_TXFORMAT_LDVDU8888" data-ref="_M/R200_TXFORMAT_LDVDU8888">R200_TXFORMAT_LDVDU8888</dfn>		(20 &lt;&lt; 0)</u></td></tr>
<tr><th id="2839">2839</th><td><u>#       define <dfn class="macro" id="_M/R200_TXFORMAT_GR1616" data-ref="_M/R200_TXFORMAT_GR1616">R200_TXFORMAT_GR1616</dfn>		(21 &lt;&lt; 0)</u></td></tr>
<tr><th id="2840">2840</th><td><u>#       define <dfn class="macro" id="_M/R200_TXFORMAT_ABGR8888" data-ref="_M/R200_TXFORMAT_ABGR8888">R200_TXFORMAT_ABGR8888</dfn>		(22 &lt;&lt; 0)</u></td></tr>
<tr><th id="2841">2841</th><td><u>#       define <dfn class="macro" id="_M/R200_TXFORMAT_BGR111110" data-ref="_M/R200_TXFORMAT_BGR111110">R200_TXFORMAT_BGR111110</dfn>		(23 &lt;&lt; 0)</u></td></tr>
<tr><th id="2842">2842</th><td><u>#       define <dfn class="macro" id="_M/R200_TXFORMAT_FORMAT_MASK" data-ref="_M/R200_TXFORMAT_FORMAT_MASK">R200_TXFORMAT_FORMAT_MASK</dfn>	(31 &lt;&lt;	0)</u></td></tr>
<tr><th id="2843">2843</th><td><u>#       define <dfn class="macro" id="_M/R200_TXFORMAT_FORMAT_SHIFT" data-ref="_M/R200_TXFORMAT_FORMAT_SHIFT">R200_TXFORMAT_FORMAT_SHIFT</dfn>	0</u></td></tr>
<tr><th id="2844">2844</th><td><u>#       define <dfn class="macro" id="_M/R200_TXFORMAT_ALPHA_IN_MAP" data-ref="_M/R200_TXFORMAT_ALPHA_IN_MAP">R200_TXFORMAT_ALPHA_IN_MAP</dfn>	(1 &lt;&lt; 6)</u></td></tr>
<tr><th id="2845">2845</th><td><u>#       define <dfn class="macro" id="_M/R200_TXFORMAT_NON_POWER2" data-ref="_M/R200_TXFORMAT_NON_POWER2">R200_TXFORMAT_NON_POWER2</dfn>		(1 &lt;&lt; 7)</u></td></tr>
<tr><th id="2846">2846</th><td><u>#       define <dfn class="macro" id="_M/R200_TXFORMAT_WIDTH_MASK" data-ref="_M/R200_TXFORMAT_WIDTH_MASK">R200_TXFORMAT_WIDTH_MASK</dfn>		(15 &lt;&lt;	8)</u></td></tr>
<tr><th id="2847">2847</th><td><u>#       define <dfn class="macro" id="_M/R200_TXFORMAT_WIDTH_SHIFT" data-ref="_M/R200_TXFORMAT_WIDTH_SHIFT">R200_TXFORMAT_WIDTH_SHIFT</dfn>	8</u></td></tr>
<tr><th id="2848">2848</th><td><u>#       define <dfn class="macro" id="_M/R200_TXFORMAT_HEIGHT_MASK" data-ref="_M/R200_TXFORMAT_HEIGHT_MASK">R200_TXFORMAT_HEIGHT_MASK</dfn>	(15 &lt;&lt; 12)</u></td></tr>
<tr><th id="2849">2849</th><td><u>#       define <dfn class="macro" id="_M/R200_TXFORMAT_HEIGHT_SHIFT" data-ref="_M/R200_TXFORMAT_HEIGHT_SHIFT">R200_TXFORMAT_HEIGHT_SHIFT</dfn>	12</u></td></tr>
<tr><th id="2850">2850</th><td><u>#       define <dfn class="macro" id="_M/R200_TXFORMAT_F5_WIDTH_MASK" data-ref="_M/R200_TXFORMAT_F5_WIDTH_MASK">R200_TXFORMAT_F5_WIDTH_MASK</dfn>	(15 &lt;&lt; 16)	/* cube face 5 */</u></td></tr>
<tr><th id="2851">2851</th><td><u>#       define <dfn class="macro" id="_M/R200_TXFORMAT_F5_WIDTH_SHIFT" data-ref="_M/R200_TXFORMAT_F5_WIDTH_SHIFT">R200_TXFORMAT_F5_WIDTH_SHIFT</dfn>	16</u></td></tr>
<tr><th id="2852">2852</th><td><u>#       define <dfn class="macro" id="_M/R200_TXFORMAT_F5_HEIGHT_MASK" data-ref="_M/R200_TXFORMAT_F5_HEIGHT_MASK">R200_TXFORMAT_F5_HEIGHT_MASK</dfn>	(15 &lt;&lt; 20)</u></td></tr>
<tr><th id="2853">2853</th><td><u>#       define <dfn class="macro" id="_M/R200_TXFORMAT_F5_HEIGHT_SHIFT" data-ref="_M/R200_TXFORMAT_F5_HEIGHT_SHIFT">R200_TXFORMAT_F5_HEIGHT_SHIFT</dfn>	20</u></td></tr>
<tr><th id="2854">2854</th><td><u>#       define <dfn class="macro" id="_M/R200_TXFORMAT_ST_ROUTE_STQ0" data-ref="_M/R200_TXFORMAT_ST_ROUTE_STQ0">R200_TXFORMAT_ST_ROUTE_STQ0</dfn>	(0 &lt;&lt; 24)</u></td></tr>
<tr><th id="2855">2855</th><td><u>#       define <dfn class="macro" id="_M/R200_TXFORMAT_ST_ROUTE_STQ1" data-ref="_M/R200_TXFORMAT_ST_ROUTE_STQ1">R200_TXFORMAT_ST_ROUTE_STQ1</dfn>	(1 &lt;&lt; 24)</u></td></tr>
<tr><th id="2856">2856</th><td><u>#       define <dfn class="macro" id="_M/R200_TXFORMAT_ST_ROUTE_STQ2" data-ref="_M/R200_TXFORMAT_ST_ROUTE_STQ2">R200_TXFORMAT_ST_ROUTE_STQ2</dfn>	(2 &lt;&lt; 24)</u></td></tr>
<tr><th id="2857">2857</th><td><u>#       define <dfn class="macro" id="_M/R200_TXFORMAT_ST_ROUTE_STQ3" data-ref="_M/R200_TXFORMAT_ST_ROUTE_STQ3">R200_TXFORMAT_ST_ROUTE_STQ3</dfn>	(3 &lt;&lt; 24)</u></td></tr>
<tr><th id="2858">2858</th><td><u>#       define <dfn class="macro" id="_M/R200_TXFORMAT_ST_ROUTE_STQ4" data-ref="_M/R200_TXFORMAT_ST_ROUTE_STQ4">R200_TXFORMAT_ST_ROUTE_STQ4</dfn>	(4 &lt;&lt; 24)</u></td></tr>
<tr><th id="2859">2859</th><td><u>#       define <dfn class="macro" id="_M/R200_TXFORMAT_ST_ROUTE_STQ5" data-ref="_M/R200_TXFORMAT_ST_ROUTE_STQ5">R200_TXFORMAT_ST_ROUTE_STQ5</dfn>	(5 &lt;&lt; 24)</u></td></tr>
<tr><th id="2860">2860</th><td><u>#       define <dfn class="macro" id="_M/R200_TXFORMAT_ST_ROUTE_MASK" data-ref="_M/R200_TXFORMAT_ST_ROUTE_MASK">R200_TXFORMAT_ST_ROUTE_MASK</dfn>	(7 &lt;&lt; 24)</u></td></tr>
<tr><th id="2861">2861</th><td><u>#       define <dfn class="macro" id="_M/R200_TXFORMAT_ST_ROUTE_SHIFT" data-ref="_M/R200_TXFORMAT_ST_ROUTE_SHIFT">R200_TXFORMAT_ST_ROUTE_SHIFT</dfn>	24</u></td></tr>
<tr><th id="2862">2862</th><td><u>#       define <dfn class="macro" id="_M/R200_TXFORMAT_LOOKUP_DISABLE" data-ref="_M/R200_TXFORMAT_LOOKUP_DISABLE">R200_TXFORMAT_LOOKUP_DISABLE</dfn>	(1 &lt;&lt; 27)</u></td></tr>
<tr><th id="2863">2863</th><td><u>#       define <dfn class="macro" id="_M/R200_TXFORMAT_ALPHA_MASK_ENABLE" data-ref="_M/R200_TXFORMAT_ALPHA_MASK_ENABLE">R200_TXFORMAT_ALPHA_MASK_ENABLE</dfn>	(1 &lt;&lt; 28)</u></td></tr>
<tr><th id="2864">2864</th><td><u>#       define <dfn class="macro" id="_M/R200_TXFORMAT_CHROMA_KEY_ENABLE" data-ref="_M/R200_TXFORMAT_CHROMA_KEY_ENABLE">R200_TXFORMAT_CHROMA_KEY_ENABLE</dfn>	(1 &lt;&lt; 29)</u></td></tr>
<tr><th id="2865">2865</th><td><u>#       define <dfn class="macro" id="_M/R200_TXFORMAT_CUBIC_MAP_ENABLE" data-ref="_M/R200_TXFORMAT_CUBIC_MAP_ENABLE">R200_TXFORMAT_CUBIC_MAP_ENABLE</dfn>		(1 &lt;&lt; 30)</u></td></tr>
<tr><th id="2866">2866</th><td><u>#define <dfn class="macro" id="_M/R200_PP_TXFORMAT_X_0" data-ref="_M/R200_PP_TXFORMAT_X_0">R200_PP_TXFORMAT_X_0</dfn>                    0x2c08</u></td></tr>
<tr><th id="2867">2867</th><td><u>#define <dfn class="macro" id="_M/R200_PP_TXFORMAT_X_1" data-ref="_M/R200_PP_TXFORMAT_X_1">R200_PP_TXFORMAT_X_1</dfn>                    0x2c28</u></td></tr>
<tr><th id="2868">2868</th><td><u>#define <dfn class="macro" id="_M/R200_PP_TXFORMAT_X_2" data-ref="_M/R200_PP_TXFORMAT_X_2">R200_PP_TXFORMAT_X_2</dfn>                    0x2c48</u></td></tr>
<tr><th id="2869">2869</th><td><u>#define <dfn class="macro" id="_M/R200_PP_TXFORMAT_X_3" data-ref="_M/R200_PP_TXFORMAT_X_3">R200_PP_TXFORMAT_X_3</dfn>                    0x2c68</u></td></tr>
<tr><th id="2870">2870</th><td><u>#define <dfn class="macro" id="_M/R200_PP_TXFORMAT_X_4" data-ref="_M/R200_PP_TXFORMAT_X_4">R200_PP_TXFORMAT_X_4</dfn>                    0x2c88</u></td></tr>
<tr><th id="2871">2871</th><td><u>#define <dfn class="macro" id="_M/R200_PP_TXFORMAT_X_5" data-ref="_M/R200_PP_TXFORMAT_X_5">R200_PP_TXFORMAT_X_5</dfn>                    0x2ca8</u></td></tr>
<tr><th id="2872">2872</th><td></td></tr>
<tr><th id="2873">2873</th><td><u>#define <dfn class="macro" id="_M/R200_PP_TXSIZE_0" data-ref="_M/R200_PP_TXSIZE_0">R200_PP_TXSIZE_0</dfn>			0x2c0c /* NPOT only */</u></td></tr>
<tr><th id="2874">2874</th><td><u>#define <dfn class="macro" id="_M/R200_PP_TXSIZE_1" data-ref="_M/R200_PP_TXSIZE_1">R200_PP_TXSIZE_1</dfn>			0x2c2c /* NPOT only */</u></td></tr>
<tr><th id="2875">2875</th><td><u>#define <dfn class="macro" id="_M/R200_PP_TXSIZE_2" data-ref="_M/R200_PP_TXSIZE_2">R200_PP_TXSIZE_2</dfn>			0x2c4c /* NPOT only */</u></td></tr>
<tr><th id="2876">2876</th><td><u>#define <dfn class="macro" id="_M/R200_PP_TXSIZE_3" data-ref="_M/R200_PP_TXSIZE_3">R200_PP_TXSIZE_3</dfn>			0x2c6c /* NPOT only */</u></td></tr>
<tr><th id="2877">2877</th><td><u>#define <dfn class="macro" id="_M/R200_PP_TXSIZE_4" data-ref="_M/R200_PP_TXSIZE_4">R200_PP_TXSIZE_4</dfn>			0x2c8c /* NPOT only */</u></td></tr>
<tr><th id="2878">2878</th><td><u>#define <dfn class="macro" id="_M/R200_PP_TXSIZE_5" data-ref="_M/R200_PP_TXSIZE_5">R200_PP_TXSIZE_5</dfn>			0x2cac /* NPOT only */</u></td></tr>
<tr><th id="2879">2879</th><td></td></tr>
<tr><th id="2880">2880</th><td><u>#define <dfn class="macro" id="_M/R200_PP_TXPITCH_0" data-ref="_M/R200_PP_TXPITCH_0">R200_PP_TXPITCH_0</dfn>                       0x2c10 /* NPOT only */</u></td></tr>
<tr><th id="2881">2881</th><td><u>#define <dfn class="macro" id="_M/R200_PP_TXPITCH_1" data-ref="_M/R200_PP_TXPITCH_1">R200_PP_TXPITCH_1</dfn>			0x2c30 /* NPOT only */</u></td></tr>
<tr><th id="2882">2882</th><td><u>#define <dfn class="macro" id="_M/R200_PP_TXPITCH_2" data-ref="_M/R200_PP_TXPITCH_2">R200_PP_TXPITCH_2</dfn>			0x2c50 /* NPOT only */</u></td></tr>
<tr><th id="2883">2883</th><td><u>#define <dfn class="macro" id="_M/R200_PP_TXPITCH_3" data-ref="_M/R200_PP_TXPITCH_3">R200_PP_TXPITCH_3</dfn>			0x2c70 /* NPOT only */</u></td></tr>
<tr><th id="2884">2884</th><td><u>#define <dfn class="macro" id="_M/R200_PP_TXPITCH_4" data-ref="_M/R200_PP_TXPITCH_4">R200_PP_TXPITCH_4</dfn>			0x2c90 /* NPOT only */</u></td></tr>
<tr><th id="2885">2885</th><td><u>#define <dfn class="macro" id="_M/R200_PP_TXPITCH_5" data-ref="_M/R200_PP_TXPITCH_5">R200_PP_TXPITCH_5</dfn>			0x2cb0 /* NPOT only */</u></td></tr>
<tr><th id="2886">2886</th><td></td></tr>
<tr><th id="2887">2887</th><td><u>#define <dfn class="macro" id="_M/R200_PP_CUBIC_FACES_0" data-ref="_M/R200_PP_CUBIC_FACES_0">R200_PP_CUBIC_FACES_0</dfn>			0x2c18</u></td></tr>
<tr><th id="2888">2888</th><td><u>#define <dfn class="macro" id="_M/R200_PP_CUBIC_FACES_1" data-ref="_M/R200_PP_CUBIC_FACES_1">R200_PP_CUBIC_FACES_1</dfn>			0x2c38</u></td></tr>
<tr><th id="2889">2889</th><td><u>#define <dfn class="macro" id="_M/R200_PP_CUBIC_FACES_2" data-ref="_M/R200_PP_CUBIC_FACES_2">R200_PP_CUBIC_FACES_2</dfn>			0x2c58</u></td></tr>
<tr><th id="2890">2890</th><td><u>#define <dfn class="macro" id="_M/R200_PP_CUBIC_FACES_3" data-ref="_M/R200_PP_CUBIC_FACES_3">R200_PP_CUBIC_FACES_3</dfn>			0x2c78</u></td></tr>
<tr><th id="2891">2891</th><td><u>#define <dfn class="macro" id="_M/R200_PP_CUBIC_FACES_4" data-ref="_M/R200_PP_CUBIC_FACES_4">R200_PP_CUBIC_FACES_4</dfn>			0x2c98</u></td></tr>
<tr><th id="2892">2892</th><td><u>#define <dfn class="macro" id="_M/R200_PP_CUBIC_FACES_5" data-ref="_M/R200_PP_CUBIC_FACES_5">R200_PP_CUBIC_FACES_5</dfn>			0x2cb8</u></td></tr>
<tr><th id="2893">2893</th><td></td></tr>
<tr><th id="2894">2894</th><td><u>#define <dfn class="macro" id="_M/R200_PP_TXOFFSET_0" data-ref="_M/R200_PP_TXOFFSET_0">R200_PP_TXOFFSET_0</dfn>			0x2d00</u></td></tr>
<tr><th id="2895">2895</th><td><u>#       define <dfn class="macro" id="_M/R200_TXO_ENDIAN_NO_SWAP" data-ref="_M/R200_TXO_ENDIAN_NO_SWAP">R200_TXO_ENDIAN_NO_SWAP</dfn>		(0 &lt;&lt; 0)</u></td></tr>
<tr><th id="2896">2896</th><td><u>#       define <dfn class="macro" id="_M/R200_TXO_ENDIAN_BYTE_SWAP" data-ref="_M/R200_TXO_ENDIAN_BYTE_SWAP">R200_TXO_ENDIAN_BYTE_SWAP</dfn>	(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="2897">2897</th><td><u>#       define <dfn class="macro" id="_M/R200_TXO_ENDIAN_WORD_SWAP" data-ref="_M/R200_TXO_ENDIAN_WORD_SWAP">R200_TXO_ENDIAN_WORD_SWAP</dfn>	(2 &lt;&lt; 0)</u></td></tr>
<tr><th id="2898">2898</th><td><u>#       define <dfn class="macro" id="_M/R200_TXO_ENDIAN_HALFDW_SWAP" data-ref="_M/R200_TXO_ENDIAN_HALFDW_SWAP">R200_TXO_ENDIAN_HALFDW_SWAP</dfn>	(3 &lt;&lt; 0)</u></td></tr>
<tr><th id="2899">2899</th><td><u>#       define <dfn class="macro" id="_M/R200_TXO_MACRO_LINEAR" data-ref="_M/R200_TXO_MACRO_LINEAR">R200_TXO_MACRO_LINEAR</dfn>		(0 &lt;&lt; 2)</u></td></tr>
<tr><th id="2900">2900</th><td><u>#       define <dfn class="macro" id="_M/R200_TXO_MACRO_TILE" data-ref="_M/R200_TXO_MACRO_TILE">R200_TXO_MACRO_TILE</dfn>		(1 &lt;&lt; 2)</u></td></tr>
<tr><th id="2901">2901</th><td><u>#       define <dfn class="macro" id="_M/R200_TXO_MICRO_LINEAR" data-ref="_M/R200_TXO_MICRO_LINEAR">R200_TXO_MICRO_LINEAR</dfn>		(0 &lt;&lt; 3)</u></td></tr>
<tr><th id="2902">2902</th><td><u>#       define <dfn class="macro" id="_M/R200_TXO_MICRO_TILE" data-ref="_M/R200_TXO_MICRO_TILE">R200_TXO_MICRO_TILE</dfn>		(1 &lt;&lt; 3)</u></td></tr>
<tr><th id="2903">2903</th><td><u>#       define <dfn class="macro" id="_M/R200_TXO_OFFSET_MASK" data-ref="_M/R200_TXO_OFFSET_MASK">R200_TXO_OFFSET_MASK</dfn>		0xffffffe0</u></td></tr>
<tr><th id="2904">2904</th><td><u>#       define <dfn class="macro" id="_M/R200_TXO_OFFSET_SHIFT" data-ref="_M/R200_TXO_OFFSET_SHIFT">R200_TXO_OFFSET_SHIFT</dfn>		5</u></td></tr>
<tr><th id="2905">2905</th><td><u>#define <dfn class="macro" id="_M/R200_PP_CUBIC_OFFSET_F1_0" data-ref="_M/R200_PP_CUBIC_OFFSET_F1_0">R200_PP_CUBIC_OFFSET_F1_0</dfn>         0x2d04</u></td></tr>
<tr><th id="2906">2906</th><td><u>#define <dfn class="macro" id="_M/R200_PP_CUBIC_OFFSET_F2_0" data-ref="_M/R200_PP_CUBIC_OFFSET_F2_0">R200_PP_CUBIC_OFFSET_F2_0</dfn>         0x2d08</u></td></tr>
<tr><th id="2907">2907</th><td><u>#define <dfn class="macro" id="_M/R200_PP_CUBIC_OFFSET_F3_0" data-ref="_M/R200_PP_CUBIC_OFFSET_F3_0">R200_PP_CUBIC_OFFSET_F3_0</dfn>         0x2d0c</u></td></tr>
<tr><th id="2908">2908</th><td><u>#define <dfn class="macro" id="_M/R200_PP_CUBIC_OFFSET_F4_0" data-ref="_M/R200_PP_CUBIC_OFFSET_F4_0">R200_PP_CUBIC_OFFSET_F4_0</dfn>         0x2d10</u></td></tr>
<tr><th id="2909">2909</th><td><u>#define <dfn class="macro" id="_M/R200_PP_CUBIC_OFFSET_F5_0" data-ref="_M/R200_PP_CUBIC_OFFSET_F5_0">R200_PP_CUBIC_OFFSET_F5_0</dfn>         0x2d14</u></td></tr>
<tr><th id="2910">2910</th><td></td></tr>
<tr><th id="2911">2911</th><td><u>#define <dfn class="macro" id="_M/R200_PP_TXOFFSET_1" data-ref="_M/R200_PP_TXOFFSET_1">R200_PP_TXOFFSET_1</dfn>			0x2d18</u></td></tr>
<tr><th id="2912">2912</th><td><u>#define <dfn class="macro" id="_M/R200_PP_CUBIC_OFFSET_F1_1" data-ref="_M/R200_PP_CUBIC_OFFSET_F1_1">R200_PP_CUBIC_OFFSET_F1_1</dfn>         0x2d1c</u></td></tr>
<tr><th id="2913">2913</th><td><u>#define <dfn class="macro" id="_M/R200_PP_CUBIC_OFFSET_F2_1" data-ref="_M/R200_PP_CUBIC_OFFSET_F2_1">R200_PP_CUBIC_OFFSET_F2_1</dfn>         0x2d20</u></td></tr>
<tr><th id="2914">2914</th><td><u>#define <dfn class="macro" id="_M/R200_PP_CUBIC_OFFSET_F3_1" data-ref="_M/R200_PP_CUBIC_OFFSET_F3_1">R200_PP_CUBIC_OFFSET_F3_1</dfn>         0x2d24</u></td></tr>
<tr><th id="2915">2915</th><td><u>#define <dfn class="macro" id="_M/R200_PP_CUBIC_OFFSET_F4_1" data-ref="_M/R200_PP_CUBIC_OFFSET_F4_1">R200_PP_CUBIC_OFFSET_F4_1</dfn>         0x2d28</u></td></tr>
<tr><th id="2916">2916</th><td><u>#define <dfn class="macro" id="_M/R200_PP_CUBIC_OFFSET_F5_1" data-ref="_M/R200_PP_CUBIC_OFFSET_F5_1">R200_PP_CUBIC_OFFSET_F5_1</dfn>         0x2d2c</u></td></tr>
<tr><th id="2917">2917</th><td></td></tr>
<tr><th id="2918">2918</th><td><u>#define <dfn class="macro" id="_M/R200_PP_TXOFFSET_2" data-ref="_M/R200_PP_TXOFFSET_2">R200_PP_TXOFFSET_2</dfn>			0x2d30</u></td></tr>
<tr><th id="2919">2919</th><td><u>#define <dfn class="macro" id="_M/R200_PP_CUBIC_OFFSET_F1_2" data-ref="_M/R200_PP_CUBIC_OFFSET_F1_2">R200_PP_CUBIC_OFFSET_F1_2</dfn>         0x2d34</u></td></tr>
<tr><th id="2920">2920</th><td><u>#define <dfn class="macro" id="_M/R200_PP_CUBIC_OFFSET_F2_2" data-ref="_M/R200_PP_CUBIC_OFFSET_F2_2">R200_PP_CUBIC_OFFSET_F2_2</dfn>         0x2d38</u></td></tr>
<tr><th id="2921">2921</th><td><u>#define <dfn class="macro" id="_M/R200_PP_CUBIC_OFFSET_F3_2" data-ref="_M/R200_PP_CUBIC_OFFSET_F3_2">R200_PP_CUBIC_OFFSET_F3_2</dfn>         0x2d3c</u></td></tr>
<tr><th id="2922">2922</th><td><u>#define <dfn class="macro" id="_M/R200_PP_CUBIC_OFFSET_F4_2" data-ref="_M/R200_PP_CUBIC_OFFSET_F4_2">R200_PP_CUBIC_OFFSET_F4_2</dfn>         0x2d40</u></td></tr>
<tr><th id="2923">2923</th><td><u>#define <dfn class="macro" id="_M/R200_PP_CUBIC_OFFSET_F5_2" data-ref="_M/R200_PP_CUBIC_OFFSET_F5_2">R200_PP_CUBIC_OFFSET_F5_2</dfn>         0x2d44</u></td></tr>
<tr><th id="2924">2924</th><td></td></tr>
<tr><th id="2925">2925</th><td><u>#define <dfn class="macro" id="_M/R200_PP_TXOFFSET_3" data-ref="_M/R200_PP_TXOFFSET_3">R200_PP_TXOFFSET_3</dfn>			0x2d48</u></td></tr>
<tr><th id="2926">2926</th><td><u>#define <dfn class="macro" id="_M/R200_PP_CUBIC_OFFSET_F1_3" data-ref="_M/R200_PP_CUBIC_OFFSET_F1_3">R200_PP_CUBIC_OFFSET_F1_3</dfn>         0x2d4c</u></td></tr>
<tr><th id="2927">2927</th><td><u>#define <dfn class="macro" id="_M/R200_PP_CUBIC_OFFSET_F2_3" data-ref="_M/R200_PP_CUBIC_OFFSET_F2_3">R200_PP_CUBIC_OFFSET_F2_3</dfn>         0x2d50</u></td></tr>
<tr><th id="2928">2928</th><td><u>#define <dfn class="macro" id="_M/R200_PP_CUBIC_OFFSET_F3_3" data-ref="_M/R200_PP_CUBIC_OFFSET_F3_3">R200_PP_CUBIC_OFFSET_F3_3</dfn>         0x2d54</u></td></tr>
<tr><th id="2929">2929</th><td><u>#define <dfn class="macro" id="_M/R200_PP_CUBIC_OFFSET_F4_3" data-ref="_M/R200_PP_CUBIC_OFFSET_F4_3">R200_PP_CUBIC_OFFSET_F4_3</dfn>         0x2d58</u></td></tr>
<tr><th id="2930">2930</th><td><u>#define <dfn class="macro" id="_M/R200_PP_CUBIC_OFFSET_F5_3" data-ref="_M/R200_PP_CUBIC_OFFSET_F5_3">R200_PP_CUBIC_OFFSET_F5_3</dfn>         0x2d5c</u></td></tr>
<tr><th id="2931">2931</th><td><u>#define <dfn class="macro" id="_M/R200_PP_TXOFFSET_4" data-ref="_M/R200_PP_TXOFFSET_4">R200_PP_TXOFFSET_4</dfn>			0x2d60</u></td></tr>
<tr><th id="2932">2932</th><td><u>#define <dfn class="macro" id="_M/R200_PP_CUBIC_OFFSET_F1_4" data-ref="_M/R200_PP_CUBIC_OFFSET_F1_4">R200_PP_CUBIC_OFFSET_F1_4</dfn>         0x2d64</u></td></tr>
<tr><th id="2933">2933</th><td><u>#define <dfn class="macro" id="_M/R200_PP_CUBIC_OFFSET_F2_4" data-ref="_M/R200_PP_CUBIC_OFFSET_F2_4">R200_PP_CUBIC_OFFSET_F2_4</dfn>         0x2d68</u></td></tr>
<tr><th id="2934">2934</th><td><u>#define <dfn class="macro" id="_M/R200_PP_CUBIC_OFFSET_F3_4" data-ref="_M/R200_PP_CUBIC_OFFSET_F3_4">R200_PP_CUBIC_OFFSET_F3_4</dfn>         0x2d6c</u></td></tr>
<tr><th id="2935">2935</th><td><u>#define <dfn class="macro" id="_M/R200_PP_CUBIC_OFFSET_F4_4" data-ref="_M/R200_PP_CUBIC_OFFSET_F4_4">R200_PP_CUBIC_OFFSET_F4_4</dfn>         0x2d70</u></td></tr>
<tr><th id="2936">2936</th><td><u>#define <dfn class="macro" id="_M/R200_PP_CUBIC_OFFSET_F5_4" data-ref="_M/R200_PP_CUBIC_OFFSET_F5_4">R200_PP_CUBIC_OFFSET_F5_4</dfn>         0x2d74</u></td></tr>
<tr><th id="2937">2937</th><td><u>#define <dfn class="macro" id="_M/R200_PP_TXOFFSET_5" data-ref="_M/R200_PP_TXOFFSET_5">R200_PP_TXOFFSET_5</dfn>			0x2d78</u></td></tr>
<tr><th id="2938">2938</th><td><u>#define <dfn class="macro" id="_M/R200_PP_CUBIC_OFFSET_F1_5" data-ref="_M/R200_PP_CUBIC_OFFSET_F1_5">R200_PP_CUBIC_OFFSET_F1_5</dfn>         0x2d7c</u></td></tr>
<tr><th id="2939">2939</th><td><u>#define <dfn class="macro" id="_M/R200_PP_CUBIC_OFFSET_F2_5" data-ref="_M/R200_PP_CUBIC_OFFSET_F2_5">R200_PP_CUBIC_OFFSET_F2_5</dfn>         0x2d80</u></td></tr>
<tr><th id="2940">2940</th><td><u>#define <dfn class="macro" id="_M/R200_PP_CUBIC_OFFSET_F3_5" data-ref="_M/R200_PP_CUBIC_OFFSET_F3_5">R200_PP_CUBIC_OFFSET_F3_5</dfn>         0x2d84</u></td></tr>
<tr><th id="2941">2941</th><td><u>#define <dfn class="macro" id="_M/R200_PP_CUBIC_OFFSET_F4_5" data-ref="_M/R200_PP_CUBIC_OFFSET_F4_5">R200_PP_CUBIC_OFFSET_F4_5</dfn>         0x2d88</u></td></tr>
<tr><th id="2942">2942</th><td><u>#define <dfn class="macro" id="_M/R200_PP_CUBIC_OFFSET_F5_5" data-ref="_M/R200_PP_CUBIC_OFFSET_F5_5">R200_PP_CUBIC_OFFSET_F5_5</dfn>         0x2d8c</u></td></tr>
<tr><th id="2943">2943</th><td></td></tr>
<tr><th id="2944">2944</th><td><u>#define <dfn class="macro" id="_M/R200_PP_TFACTOR_0" data-ref="_M/R200_PP_TFACTOR_0">R200_PP_TFACTOR_0</dfn>			0x2ee0</u></td></tr>
<tr><th id="2945">2945</th><td><u>#define <dfn class="macro" id="_M/R200_PP_TFACTOR_1" data-ref="_M/R200_PP_TFACTOR_1">R200_PP_TFACTOR_1</dfn>			0x2ee4</u></td></tr>
<tr><th id="2946">2946</th><td><u>#define <dfn class="macro" id="_M/R200_PP_TFACTOR_2" data-ref="_M/R200_PP_TFACTOR_2">R200_PP_TFACTOR_2</dfn>			0x2ee8</u></td></tr>
<tr><th id="2947">2947</th><td><u>#define <dfn class="macro" id="_M/R200_PP_TFACTOR_3" data-ref="_M/R200_PP_TFACTOR_3">R200_PP_TFACTOR_3</dfn>			0x2eec</u></td></tr>
<tr><th id="2948">2948</th><td><u>#define <dfn class="macro" id="_M/R200_PP_TFACTOR_4" data-ref="_M/R200_PP_TFACTOR_4">R200_PP_TFACTOR_4</dfn>			0x2ef0</u></td></tr>
<tr><th id="2949">2949</th><td><u>#define <dfn class="macro" id="_M/R200_PP_TFACTOR_5" data-ref="_M/R200_PP_TFACTOR_5">R200_PP_TFACTOR_5</dfn>			0x2ef4</u></td></tr>
<tr><th id="2950">2950</th><td></td></tr>
<tr><th id="2951">2951</th><td><u>#define <dfn class="macro" id="_M/R200_PP_TXCBLEND_0" data-ref="_M/R200_PP_TXCBLEND_0">R200_PP_TXCBLEND_0</dfn>			0x2f00</u></td></tr>
<tr><th id="2952">2952</th><td><u>#       define <dfn class="macro" id="_M/R200_TXC_ARG_A_ZERO" data-ref="_M/R200_TXC_ARG_A_ZERO">R200_TXC_ARG_A_ZERO</dfn>		(0)</u></td></tr>
<tr><th id="2953">2953</th><td><u>#       define <dfn class="macro" id="_M/R200_TXC_ARG_A_CURRENT_COLOR" data-ref="_M/R200_TXC_ARG_A_CURRENT_COLOR">R200_TXC_ARG_A_CURRENT_COLOR</dfn>	(2)</u></td></tr>
<tr><th id="2954">2954</th><td><u>#       define <dfn class="macro" id="_M/R200_TXC_ARG_A_CURRENT_ALPHA" data-ref="_M/R200_TXC_ARG_A_CURRENT_ALPHA">R200_TXC_ARG_A_CURRENT_ALPHA</dfn>	(3)</u></td></tr>
<tr><th id="2955">2955</th><td><u>#       define <dfn class="macro" id="_M/R200_TXC_ARG_A_DIFFUSE_COLOR" data-ref="_M/R200_TXC_ARG_A_DIFFUSE_COLOR">R200_TXC_ARG_A_DIFFUSE_COLOR</dfn>	(4)</u></td></tr>
<tr><th id="2956">2956</th><td><u>#       define <dfn class="macro" id="_M/R200_TXC_ARG_A_DIFFUSE_ALPHA" data-ref="_M/R200_TXC_ARG_A_DIFFUSE_ALPHA">R200_TXC_ARG_A_DIFFUSE_ALPHA</dfn>	(5)</u></td></tr>
<tr><th id="2957">2957</th><td><u>#       define <dfn class="macro" id="_M/R200_TXC_ARG_A_SPECULAR_COLOR" data-ref="_M/R200_TXC_ARG_A_SPECULAR_COLOR">R200_TXC_ARG_A_SPECULAR_COLOR</dfn>	(6)</u></td></tr>
<tr><th id="2958">2958</th><td><u>#       define <dfn class="macro" id="_M/R200_TXC_ARG_A_SPECULAR_ALPHA" data-ref="_M/R200_TXC_ARG_A_SPECULAR_ALPHA">R200_TXC_ARG_A_SPECULAR_ALPHA</dfn>	(7)</u></td></tr>
<tr><th id="2959">2959</th><td><u>#       define <dfn class="macro" id="_M/R200_TXC_ARG_A_TFACTOR_COLOR" data-ref="_M/R200_TXC_ARG_A_TFACTOR_COLOR">R200_TXC_ARG_A_TFACTOR_COLOR</dfn>	(8)</u></td></tr>
<tr><th id="2960">2960</th><td><u>#       define <dfn class="macro" id="_M/R200_TXC_ARG_A_TFACTOR_ALPHA" data-ref="_M/R200_TXC_ARG_A_TFACTOR_ALPHA">R200_TXC_ARG_A_TFACTOR_ALPHA</dfn>	(9)</u></td></tr>
<tr><th id="2961">2961</th><td><u>#       define <dfn class="macro" id="_M/R200_TXC_ARG_A_R0_COLOR" data-ref="_M/R200_TXC_ARG_A_R0_COLOR">R200_TXC_ARG_A_R0_COLOR</dfn>		(10)</u></td></tr>
<tr><th id="2962">2962</th><td><u>#       define <dfn class="macro" id="_M/R200_TXC_ARG_A_R0_ALPHA" data-ref="_M/R200_TXC_ARG_A_R0_ALPHA">R200_TXC_ARG_A_R0_ALPHA</dfn>		(11)</u></td></tr>
<tr><th id="2963">2963</th><td><u>#       define <dfn class="macro" id="_M/R200_TXC_ARG_A_R1_COLOR" data-ref="_M/R200_TXC_ARG_A_R1_COLOR">R200_TXC_ARG_A_R1_COLOR</dfn>		(12)</u></td></tr>
<tr><th id="2964">2964</th><td><u>#       define <dfn class="macro" id="_M/R200_TXC_ARG_A_R1_ALPHA" data-ref="_M/R200_TXC_ARG_A_R1_ALPHA">R200_TXC_ARG_A_R1_ALPHA</dfn>		(13)</u></td></tr>
<tr><th id="2965">2965</th><td><u>#       define <dfn class="macro" id="_M/R200_TXC_ARG_A_R2_COLOR" data-ref="_M/R200_TXC_ARG_A_R2_COLOR">R200_TXC_ARG_A_R2_COLOR</dfn>		(14)</u></td></tr>
<tr><th id="2966">2966</th><td><u>#       define <dfn class="macro" id="_M/R200_TXC_ARG_A_R2_ALPHA" data-ref="_M/R200_TXC_ARG_A_R2_ALPHA">R200_TXC_ARG_A_R2_ALPHA</dfn>		(15)</u></td></tr>
<tr><th id="2967">2967</th><td><u>#       define <dfn class="macro" id="_M/R200_TXC_ARG_A_R3_COLOR" data-ref="_M/R200_TXC_ARG_A_R3_COLOR">R200_TXC_ARG_A_R3_COLOR</dfn>		(16)</u></td></tr>
<tr><th id="2968">2968</th><td><u>#       define <dfn class="macro" id="_M/R200_TXC_ARG_A_R3_ALPHA" data-ref="_M/R200_TXC_ARG_A_R3_ALPHA">R200_TXC_ARG_A_R3_ALPHA</dfn>		(17)</u></td></tr>
<tr><th id="2969">2969</th><td><u>#       define <dfn class="macro" id="_M/R200_TXC_ARG_A_R4_COLOR" data-ref="_M/R200_TXC_ARG_A_R4_COLOR">R200_TXC_ARG_A_R4_COLOR</dfn>		(18)</u></td></tr>
<tr><th id="2970">2970</th><td><u>#       define <dfn class="macro" id="_M/R200_TXC_ARG_A_R4_ALPHA" data-ref="_M/R200_TXC_ARG_A_R4_ALPHA">R200_TXC_ARG_A_R4_ALPHA</dfn>		(19)</u></td></tr>
<tr><th id="2971">2971</th><td><u>#       define <dfn class="macro" id="_M/R200_TXC_ARG_A_R5_COLOR" data-ref="_M/R200_TXC_ARG_A_R5_COLOR">R200_TXC_ARG_A_R5_COLOR</dfn>		(20)</u></td></tr>
<tr><th id="2972">2972</th><td><u>#       define <dfn class="macro" id="_M/R200_TXC_ARG_A_R5_ALPHA" data-ref="_M/R200_TXC_ARG_A_R5_ALPHA">R200_TXC_ARG_A_R5_ALPHA</dfn>		(21)</u></td></tr>
<tr><th id="2973">2973</th><td><u>#       define <dfn class="macro" id="_M/R200_TXC_ARG_A_TFACTOR1_COLOR" data-ref="_M/R200_TXC_ARG_A_TFACTOR1_COLOR">R200_TXC_ARG_A_TFACTOR1_COLOR</dfn>	(26)</u></td></tr>
<tr><th id="2974">2974</th><td><u>#       define <dfn class="macro" id="_M/R200_TXC_ARG_A_TFACTOR1_ALPHA" data-ref="_M/R200_TXC_ARG_A_TFACTOR1_ALPHA">R200_TXC_ARG_A_TFACTOR1_ALPHA</dfn>	(27)</u></td></tr>
<tr><th id="2975">2975</th><td><u>#       define <dfn class="macro" id="_M/R200_TXC_ARG_A_MASK" data-ref="_M/R200_TXC_ARG_A_MASK">R200_TXC_ARG_A_MASK</dfn>		(31 &lt;&lt; 0)</u></td></tr>
<tr><th id="2976">2976</th><td><u>#       define <dfn class="macro" id="_M/R200_TXC_ARG_A_SHIFT" data-ref="_M/R200_TXC_ARG_A_SHIFT">R200_TXC_ARG_A_SHIFT</dfn>		0</u></td></tr>
<tr><th id="2977">2977</th><td><u>#       define <dfn class="macro" id="_M/R200_TXC_ARG_B_ZERO" data-ref="_M/R200_TXC_ARG_B_ZERO">R200_TXC_ARG_B_ZERO</dfn>		(0 &lt;&lt; 5)</u></td></tr>
<tr><th id="2978">2978</th><td><u>#       define <dfn class="macro" id="_M/R200_TXC_ARG_B_CURRENT_COLOR" data-ref="_M/R200_TXC_ARG_B_CURRENT_COLOR">R200_TXC_ARG_B_CURRENT_COLOR</dfn>	(2 &lt;&lt; 5)</u></td></tr>
<tr><th id="2979">2979</th><td><u>#       define <dfn class="macro" id="_M/R200_TXC_ARG_B_CURRENT_ALPHA" data-ref="_M/R200_TXC_ARG_B_CURRENT_ALPHA">R200_TXC_ARG_B_CURRENT_ALPHA</dfn>	(3 &lt;&lt; 5)</u></td></tr>
<tr><th id="2980">2980</th><td><u>#       define <dfn class="macro" id="_M/R200_TXC_ARG_B_DIFFUSE_COLOR" data-ref="_M/R200_TXC_ARG_B_DIFFUSE_COLOR">R200_TXC_ARG_B_DIFFUSE_COLOR</dfn>	(4 &lt;&lt; 5)</u></td></tr>
<tr><th id="2981">2981</th><td><u>#       define <dfn class="macro" id="_M/R200_TXC_ARG_B_DIFFUSE_ALPHA" data-ref="_M/R200_TXC_ARG_B_DIFFUSE_ALPHA">R200_TXC_ARG_B_DIFFUSE_ALPHA</dfn>	(5 &lt;&lt; 5)</u></td></tr>
<tr><th id="2982">2982</th><td><u>#       define <dfn class="macro" id="_M/R200_TXC_ARG_B_SPECULAR_COLOR" data-ref="_M/R200_TXC_ARG_B_SPECULAR_COLOR">R200_TXC_ARG_B_SPECULAR_COLOR</dfn>	(6 &lt;&lt; 5)</u></td></tr>
<tr><th id="2983">2983</th><td><u>#       define <dfn class="macro" id="_M/R200_TXC_ARG_B_SPECULAR_ALPHA" data-ref="_M/R200_TXC_ARG_B_SPECULAR_ALPHA">R200_TXC_ARG_B_SPECULAR_ALPHA</dfn>	(7 &lt;&lt; 5)</u></td></tr>
<tr><th id="2984">2984</th><td><u>#       define <dfn class="macro" id="_M/R200_TXC_ARG_B_TFACTOR_COLOR" data-ref="_M/R200_TXC_ARG_B_TFACTOR_COLOR">R200_TXC_ARG_B_TFACTOR_COLOR</dfn>	(8 &lt;&lt; 5)</u></td></tr>
<tr><th id="2985">2985</th><td><u>#       define <dfn class="macro" id="_M/R200_TXC_ARG_B_TFACTOR_ALPHA" data-ref="_M/R200_TXC_ARG_B_TFACTOR_ALPHA">R200_TXC_ARG_B_TFACTOR_ALPHA</dfn>	(9 &lt;&lt; 5)</u></td></tr>
<tr><th id="2986">2986</th><td><u>#       define <dfn class="macro" id="_M/R200_TXC_ARG_B_R0_COLOR" data-ref="_M/R200_TXC_ARG_B_R0_COLOR">R200_TXC_ARG_B_R0_COLOR</dfn>		(10 &lt;&lt; 5)</u></td></tr>
<tr><th id="2987">2987</th><td><u>#       define <dfn class="macro" id="_M/R200_TXC_ARG_B_R0_ALPHA" data-ref="_M/R200_TXC_ARG_B_R0_ALPHA">R200_TXC_ARG_B_R0_ALPHA</dfn>		(11 &lt;&lt; 5)</u></td></tr>
<tr><th id="2988">2988</th><td><u>#       define <dfn class="macro" id="_M/R200_TXC_ARG_B_R1_COLOR" data-ref="_M/R200_TXC_ARG_B_R1_COLOR">R200_TXC_ARG_B_R1_COLOR</dfn>		(12 &lt;&lt; 5)</u></td></tr>
<tr><th id="2989">2989</th><td><u>#       define <dfn class="macro" id="_M/R200_TXC_ARG_B_R1_ALPHA" data-ref="_M/R200_TXC_ARG_B_R1_ALPHA">R200_TXC_ARG_B_R1_ALPHA</dfn>		(13 &lt;&lt; 5)</u></td></tr>
<tr><th id="2990">2990</th><td><u>#       define <dfn class="macro" id="_M/R200_TXC_ARG_B_R2_COLOR" data-ref="_M/R200_TXC_ARG_B_R2_COLOR">R200_TXC_ARG_B_R2_COLOR</dfn>		(14 &lt;&lt; 5)</u></td></tr>
<tr><th id="2991">2991</th><td><u>#       define <dfn class="macro" id="_M/R200_TXC_ARG_B_R2_ALPHA" data-ref="_M/R200_TXC_ARG_B_R2_ALPHA">R200_TXC_ARG_B_R2_ALPHA</dfn>		(15 &lt;&lt; 5)</u></td></tr>
<tr><th id="2992">2992</th><td><u>#       define <dfn class="macro" id="_M/R200_TXC_ARG_B_R3_COLOR" data-ref="_M/R200_TXC_ARG_B_R3_COLOR">R200_TXC_ARG_B_R3_COLOR</dfn>		(16 &lt;&lt; 5)</u></td></tr>
<tr><th id="2993">2993</th><td><u>#       define <dfn class="macro" id="_M/R200_TXC_ARG_B_R3_ALPHA" data-ref="_M/R200_TXC_ARG_B_R3_ALPHA">R200_TXC_ARG_B_R3_ALPHA</dfn>		(17 &lt;&lt; 5)</u></td></tr>
<tr><th id="2994">2994</th><td><u>#       define <dfn class="macro" id="_M/R200_TXC_ARG_B_R4_COLOR" data-ref="_M/R200_TXC_ARG_B_R4_COLOR">R200_TXC_ARG_B_R4_COLOR</dfn>		(18 &lt;&lt; 5)</u></td></tr>
<tr><th id="2995">2995</th><td><u>#       define <dfn class="macro" id="_M/R200_TXC_ARG_B_R4_ALPHA" data-ref="_M/R200_TXC_ARG_B_R4_ALPHA">R200_TXC_ARG_B_R4_ALPHA</dfn>		(19 &lt;&lt; 5)</u></td></tr>
<tr><th id="2996">2996</th><td><u>#       define <dfn class="macro" id="_M/R200_TXC_ARG_B_R5_COLOR" data-ref="_M/R200_TXC_ARG_B_R5_COLOR">R200_TXC_ARG_B_R5_COLOR</dfn>		(20 &lt;&lt; 5)</u></td></tr>
<tr><th id="2997">2997</th><td><u>#       define <dfn class="macro" id="_M/R200_TXC_ARG_B_R5_ALPHA" data-ref="_M/R200_TXC_ARG_B_R5_ALPHA">R200_TXC_ARG_B_R5_ALPHA</dfn>		(21 &lt;&lt; 5)</u></td></tr>
<tr><th id="2998">2998</th><td><u>#       define <dfn class="macro" id="_M/R200_TXC_ARG_B_TFACTOR1_COLOR" data-ref="_M/R200_TXC_ARG_B_TFACTOR1_COLOR">R200_TXC_ARG_B_TFACTOR1_COLOR</dfn>	(26 &lt;&lt; 5)</u></td></tr>
<tr><th id="2999">2999</th><td><u>#       define <dfn class="macro" id="_M/R200_TXC_ARG_B_TFACTOR1_ALPHA" data-ref="_M/R200_TXC_ARG_B_TFACTOR1_ALPHA">R200_TXC_ARG_B_TFACTOR1_ALPHA</dfn>	(27 &lt;&lt; 5)</u></td></tr>
<tr><th id="3000">3000</th><td><u>#       define <dfn class="macro" id="_M/R200_TXC_ARG_B_MASK" data-ref="_M/R200_TXC_ARG_B_MASK">R200_TXC_ARG_B_MASK</dfn>		(31 &lt;&lt; 5)</u></td></tr>
<tr><th id="3001">3001</th><td><u>#       define <dfn class="macro" id="_M/R200_TXC_ARG_B_SHIFT" data-ref="_M/R200_TXC_ARG_B_SHIFT">R200_TXC_ARG_B_SHIFT</dfn>		5</u></td></tr>
<tr><th id="3002">3002</th><td><u>#       define <dfn class="macro" id="_M/R200_TXC_ARG_C_ZERO" data-ref="_M/R200_TXC_ARG_C_ZERO">R200_TXC_ARG_C_ZERO</dfn>		(0 &lt;&lt; 10)</u></td></tr>
<tr><th id="3003">3003</th><td><u>#       define <dfn class="macro" id="_M/R200_TXC_ARG_C_CURRENT_COLOR" data-ref="_M/R200_TXC_ARG_C_CURRENT_COLOR">R200_TXC_ARG_C_CURRENT_COLOR</dfn>	(2 &lt;&lt; 10)</u></td></tr>
<tr><th id="3004">3004</th><td><u>#       define <dfn class="macro" id="_M/R200_TXC_ARG_C_CURRENT_ALPHA" data-ref="_M/R200_TXC_ARG_C_CURRENT_ALPHA">R200_TXC_ARG_C_CURRENT_ALPHA</dfn>	(3 &lt;&lt; 10)</u></td></tr>
<tr><th id="3005">3005</th><td><u>#       define <dfn class="macro" id="_M/R200_TXC_ARG_C_DIFFUSE_COLOR" data-ref="_M/R200_TXC_ARG_C_DIFFUSE_COLOR">R200_TXC_ARG_C_DIFFUSE_COLOR</dfn>	(4 &lt;&lt; 10)</u></td></tr>
<tr><th id="3006">3006</th><td><u>#       define <dfn class="macro" id="_M/R200_TXC_ARG_C_DIFFUSE_ALPHA" data-ref="_M/R200_TXC_ARG_C_DIFFUSE_ALPHA">R200_TXC_ARG_C_DIFFUSE_ALPHA</dfn>	(5 &lt;&lt; 10)</u></td></tr>
<tr><th id="3007">3007</th><td><u>#       define <dfn class="macro" id="_M/R200_TXC_ARG_C_SPECULAR_COLOR" data-ref="_M/R200_TXC_ARG_C_SPECULAR_COLOR">R200_TXC_ARG_C_SPECULAR_COLOR</dfn>	(6 &lt;&lt; 10)</u></td></tr>
<tr><th id="3008">3008</th><td><u>#       define <dfn class="macro" id="_M/R200_TXC_ARG_C_SPECULAR_ALPHA" data-ref="_M/R200_TXC_ARG_C_SPECULAR_ALPHA">R200_TXC_ARG_C_SPECULAR_ALPHA</dfn>	(7 &lt;&lt; 10)</u></td></tr>
<tr><th id="3009">3009</th><td><u>#       define <dfn class="macro" id="_M/R200_TXC_ARG_C_TFACTOR_COLOR" data-ref="_M/R200_TXC_ARG_C_TFACTOR_COLOR">R200_TXC_ARG_C_TFACTOR_COLOR</dfn>	(8 &lt;&lt; 10)</u></td></tr>
<tr><th id="3010">3010</th><td><u>#       define <dfn class="macro" id="_M/R200_TXC_ARG_C_TFACTOR_ALPHA" data-ref="_M/R200_TXC_ARG_C_TFACTOR_ALPHA">R200_TXC_ARG_C_TFACTOR_ALPHA</dfn>	(9 &lt;&lt; 10)</u></td></tr>
<tr><th id="3011">3011</th><td><u>#       define <dfn class="macro" id="_M/R200_TXC_ARG_C_R0_COLOR" data-ref="_M/R200_TXC_ARG_C_R0_COLOR">R200_TXC_ARG_C_R0_COLOR</dfn>		(10 &lt;&lt; 10)</u></td></tr>
<tr><th id="3012">3012</th><td><u>#       define <dfn class="macro" id="_M/R200_TXC_ARG_C_R0_ALPHA" data-ref="_M/R200_TXC_ARG_C_R0_ALPHA">R200_TXC_ARG_C_R0_ALPHA</dfn>		(11 &lt;&lt; 10)</u></td></tr>
<tr><th id="3013">3013</th><td><u>#       define <dfn class="macro" id="_M/R200_TXC_ARG_C_R1_COLOR" data-ref="_M/R200_TXC_ARG_C_R1_COLOR">R200_TXC_ARG_C_R1_COLOR</dfn>		(12 &lt;&lt; 10)</u></td></tr>
<tr><th id="3014">3014</th><td><u>#       define <dfn class="macro" id="_M/R200_TXC_ARG_C_R1_ALPHA" data-ref="_M/R200_TXC_ARG_C_R1_ALPHA">R200_TXC_ARG_C_R1_ALPHA</dfn>		(13 &lt;&lt; 10)</u></td></tr>
<tr><th id="3015">3015</th><td><u>#       define <dfn class="macro" id="_M/R200_TXC_ARG_C_R2_COLOR" data-ref="_M/R200_TXC_ARG_C_R2_COLOR">R200_TXC_ARG_C_R2_COLOR</dfn>		(14 &lt;&lt; 10)</u></td></tr>
<tr><th id="3016">3016</th><td><u>#       define <dfn class="macro" id="_M/R200_TXC_ARG_C_R2_ALPHA" data-ref="_M/R200_TXC_ARG_C_R2_ALPHA">R200_TXC_ARG_C_R2_ALPHA</dfn>		(15 &lt;&lt; 10)</u></td></tr>
<tr><th id="3017">3017</th><td><u>#       define <dfn class="macro" id="_M/R200_TXC_ARG_C_R3_COLOR" data-ref="_M/R200_TXC_ARG_C_R3_COLOR">R200_TXC_ARG_C_R3_COLOR</dfn>		(16 &lt;&lt; 10)</u></td></tr>
<tr><th id="3018">3018</th><td><u>#       define <dfn class="macro" id="_M/R200_TXC_ARG_C_R3_ALPHA" data-ref="_M/R200_TXC_ARG_C_R3_ALPHA">R200_TXC_ARG_C_R3_ALPHA</dfn>		(17 &lt;&lt; 10)</u></td></tr>
<tr><th id="3019">3019</th><td><u>#       define <dfn class="macro" id="_M/R200_TXC_ARG_C_R4_COLOR" data-ref="_M/R200_TXC_ARG_C_R4_COLOR">R200_TXC_ARG_C_R4_COLOR</dfn>		(18 &lt;&lt; 10)</u></td></tr>
<tr><th id="3020">3020</th><td><u>#       define <dfn class="macro" id="_M/R200_TXC_ARG_C_R4_ALPHA" data-ref="_M/R200_TXC_ARG_C_R4_ALPHA">R200_TXC_ARG_C_R4_ALPHA</dfn>		(19 &lt;&lt; 10)</u></td></tr>
<tr><th id="3021">3021</th><td><u>#       define <dfn class="macro" id="_M/R200_TXC_ARG_C_R5_COLOR" data-ref="_M/R200_TXC_ARG_C_R5_COLOR">R200_TXC_ARG_C_R5_COLOR</dfn>		(20 &lt;&lt; 10)</u></td></tr>
<tr><th id="3022">3022</th><td><u>#       define <dfn class="macro" id="_M/R200_TXC_ARG_C_R5_ALPHA" data-ref="_M/R200_TXC_ARG_C_R5_ALPHA">R200_TXC_ARG_C_R5_ALPHA</dfn>		(21 &lt;&lt; 10)</u></td></tr>
<tr><th id="3023">3023</th><td><u>#       define <dfn class="macro" id="_M/R200_TXC_ARG_C_TFACTOR1_COLOR" data-ref="_M/R200_TXC_ARG_C_TFACTOR1_COLOR">R200_TXC_ARG_C_TFACTOR1_COLOR</dfn>	(26 &lt;&lt; 10)</u></td></tr>
<tr><th id="3024">3024</th><td><u>#       define <dfn class="macro" id="_M/R200_TXC_ARG_C_TFACTOR1_ALPHA" data-ref="_M/R200_TXC_ARG_C_TFACTOR1_ALPHA">R200_TXC_ARG_C_TFACTOR1_ALPHA</dfn>	(27 &lt;&lt; 10)</u></td></tr>
<tr><th id="3025">3025</th><td><u>#       define <dfn class="macro" id="_M/R200_TXC_ARG_C_MASK" data-ref="_M/R200_TXC_ARG_C_MASK">R200_TXC_ARG_C_MASK</dfn>		(31 &lt;&lt; 10)</u></td></tr>
<tr><th id="3026">3026</th><td><u>#       define <dfn class="macro" id="_M/R200_TXC_ARG_C_SHIFT" data-ref="_M/R200_TXC_ARG_C_SHIFT">R200_TXC_ARG_C_SHIFT</dfn>		10</u></td></tr>
<tr><th id="3027">3027</th><td><u>#       define <dfn class="macro" id="_M/R200_TXC_COMP_ARG_A" data-ref="_M/R200_TXC_COMP_ARG_A">R200_TXC_COMP_ARG_A</dfn>		(1 &lt;&lt; 16)</u></td></tr>
<tr><th id="3028">3028</th><td><u>#       define <dfn class="macro" id="_M/R200_TXC_COMP_ARG_A_SHIFT" data-ref="_M/R200_TXC_COMP_ARG_A_SHIFT">R200_TXC_COMP_ARG_A_SHIFT</dfn>	(16)</u></td></tr>
<tr><th id="3029">3029</th><td><u>#       define <dfn class="macro" id="_M/R200_TXC_BIAS_ARG_A" data-ref="_M/R200_TXC_BIAS_ARG_A">R200_TXC_BIAS_ARG_A</dfn>		(1 &lt;&lt; 17)</u></td></tr>
<tr><th id="3030">3030</th><td><u>#       define <dfn class="macro" id="_M/R200_TXC_SCALE_ARG_A" data-ref="_M/R200_TXC_SCALE_ARG_A">R200_TXC_SCALE_ARG_A</dfn>		(1 &lt;&lt; 18)</u></td></tr>
<tr><th id="3031">3031</th><td><u>#       define <dfn class="macro" id="_M/R200_TXC_NEG_ARG_A" data-ref="_M/R200_TXC_NEG_ARG_A">R200_TXC_NEG_ARG_A</dfn>		(1 &lt;&lt; 19)</u></td></tr>
<tr><th id="3032">3032</th><td><u>#       define <dfn class="macro" id="_M/R200_TXC_COMP_ARG_B" data-ref="_M/R200_TXC_COMP_ARG_B">R200_TXC_COMP_ARG_B</dfn>		(1 &lt;&lt; 20)</u></td></tr>
<tr><th id="3033">3033</th><td><u>#       define <dfn class="macro" id="_M/R200_TXC_COMP_ARG_B_SHIFT" data-ref="_M/R200_TXC_COMP_ARG_B_SHIFT">R200_TXC_COMP_ARG_B_SHIFT</dfn>	(20)</u></td></tr>
<tr><th id="3034">3034</th><td><u>#       define <dfn class="macro" id="_M/R200_TXC_BIAS_ARG_B" data-ref="_M/R200_TXC_BIAS_ARG_B">R200_TXC_BIAS_ARG_B</dfn>		(1 &lt;&lt; 21)</u></td></tr>
<tr><th id="3035">3035</th><td><u>#       define <dfn class="macro" id="_M/R200_TXC_SCALE_ARG_B" data-ref="_M/R200_TXC_SCALE_ARG_B">R200_TXC_SCALE_ARG_B</dfn>		(1 &lt;&lt; 22)</u></td></tr>
<tr><th id="3036">3036</th><td><u>#       define <dfn class="macro" id="_M/R200_TXC_NEG_ARG_B" data-ref="_M/R200_TXC_NEG_ARG_B">R200_TXC_NEG_ARG_B</dfn>		(1 &lt;&lt; 23)</u></td></tr>
<tr><th id="3037">3037</th><td><u>#       define <dfn class="macro" id="_M/R200_TXC_COMP_ARG_C" data-ref="_M/R200_TXC_COMP_ARG_C">R200_TXC_COMP_ARG_C</dfn>		(1 &lt;&lt; 24)</u></td></tr>
<tr><th id="3038">3038</th><td><u>#       define <dfn class="macro" id="_M/R200_TXC_COMP_ARG_C_SHIFT" data-ref="_M/R200_TXC_COMP_ARG_C_SHIFT">R200_TXC_COMP_ARG_C_SHIFT</dfn>	(24)</u></td></tr>
<tr><th id="3039">3039</th><td><u>#       define <dfn class="macro" id="_M/R200_TXC_BIAS_ARG_C" data-ref="_M/R200_TXC_BIAS_ARG_C">R200_TXC_BIAS_ARG_C</dfn>		(1 &lt;&lt; 25)</u></td></tr>
<tr><th id="3040">3040</th><td><u>#       define <dfn class="macro" id="_M/R200_TXC_SCALE_ARG_C" data-ref="_M/R200_TXC_SCALE_ARG_C">R200_TXC_SCALE_ARG_C</dfn>		(1 &lt;&lt; 26)</u></td></tr>
<tr><th id="3041">3041</th><td><u>#       define <dfn class="macro" id="_M/R200_TXC_NEG_ARG_C" data-ref="_M/R200_TXC_NEG_ARG_C">R200_TXC_NEG_ARG_C</dfn>		(1 &lt;&lt; 27)</u></td></tr>
<tr><th id="3042">3042</th><td><u>#       define <dfn class="macro" id="_M/R200_TXC_OP_MADD" data-ref="_M/R200_TXC_OP_MADD">R200_TXC_OP_MADD</dfn>			(0 &lt;&lt; 28)</u></td></tr>
<tr><th id="3043">3043</th><td><u>#       define <dfn class="macro" id="_M/R200_TXC_OP_CND0" data-ref="_M/R200_TXC_OP_CND0">R200_TXC_OP_CND0</dfn>			(2 &lt;&lt; 28)</u></td></tr>
<tr><th id="3044">3044</th><td><u>#       define <dfn class="macro" id="_M/R200_TXC_OP_LERP" data-ref="_M/R200_TXC_OP_LERP">R200_TXC_OP_LERP</dfn>			(3 &lt;&lt; 28)</u></td></tr>
<tr><th id="3045">3045</th><td><u>#       define <dfn class="macro" id="_M/R200_TXC_OP_DOT3" data-ref="_M/R200_TXC_OP_DOT3">R200_TXC_OP_DOT3</dfn>			(4 &lt;&lt; 28)</u></td></tr>
<tr><th id="3046">3046</th><td><u>#       define <dfn class="macro" id="_M/R200_TXC_OP_DOT4" data-ref="_M/R200_TXC_OP_DOT4">R200_TXC_OP_DOT4</dfn>			(5 &lt;&lt; 28)</u></td></tr>
<tr><th id="3047">3047</th><td><u>#       define <dfn class="macro" id="_M/R200_TXC_OP_CONDITIONAL" data-ref="_M/R200_TXC_OP_CONDITIONAL">R200_TXC_OP_CONDITIONAL</dfn>		(6 &lt;&lt; 28)</u></td></tr>
<tr><th id="3048">3048</th><td><u>#       define <dfn class="macro" id="_M/R200_TXC_OP_DOT2_ADD" data-ref="_M/R200_TXC_OP_DOT2_ADD">R200_TXC_OP_DOT2_ADD</dfn>		(7 &lt;&lt; 28)</u></td></tr>
<tr><th id="3049">3049</th><td><u>#       define <dfn class="macro" id="_M/R200_TXC_OP_MASK" data-ref="_M/R200_TXC_OP_MASK">R200_TXC_OP_MASK</dfn>			(7 &lt;&lt; 28)</u></td></tr>
<tr><th id="3050">3050</th><td><u>#define <dfn class="macro" id="_M/R200_PP_TXCBLEND2_0" data-ref="_M/R200_PP_TXCBLEND2_0">R200_PP_TXCBLEND2_0</dfn>		0x2f04</u></td></tr>
<tr><th id="3051">3051</th><td><u>#       define <dfn class="macro" id="_M/R200_TXC_TFACTOR_SEL_SHIFT" data-ref="_M/R200_TXC_TFACTOR_SEL_SHIFT">R200_TXC_TFACTOR_SEL_SHIFT</dfn>	0</u></td></tr>
<tr><th id="3052">3052</th><td><u>#       define <dfn class="macro" id="_M/R200_TXC_TFACTOR_SEL_MASK" data-ref="_M/R200_TXC_TFACTOR_SEL_MASK">R200_TXC_TFACTOR_SEL_MASK</dfn>	0x7</u></td></tr>
<tr><th id="3053">3053</th><td><u>#       define <dfn class="macro" id="_M/R200_TXC_TFACTOR1_SEL_SHIFT" data-ref="_M/R200_TXC_TFACTOR1_SEL_SHIFT">R200_TXC_TFACTOR1_SEL_SHIFT</dfn>	4</u></td></tr>
<tr><th id="3054">3054</th><td><u>#       define <dfn class="macro" id="_M/R200_TXC_TFACTOR1_SEL_MASK" data-ref="_M/R200_TXC_TFACTOR1_SEL_MASK">R200_TXC_TFACTOR1_SEL_MASK</dfn>	(0x7 &lt;&lt; 4)</u></td></tr>
<tr><th id="3055">3055</th><td><u>#       define <dfn class="macro" id="_M/R200_TXC_SCALE_SHIFT" data-ref="_M/R200_TXC_SCALE_SHIFT">R200_TXC_SCALE_SHIFT</dfn>		8</u></td></tr>
<tr><th id="3056">3056</th><td><u>#       define <dfn class="macro" id="_M/R200_TXC_SCALE_MASK" data-ref="_M/R200_TXC_SCALE_MASK">R200_TXC_SCALE_MASK</dfn>		(7 &lt;&lt; 8)</u></td></tr>
<tr><th id="3057">3057</th><td><u>#       define <dfn class="macro" id="_M/R200_TXC_SCALE_1X" data-ref="_M/R200_TXC_SCALE_1X">R200_TXC_SCALE_1X</dfn>		(0 &lt;&lt; 8)</u></td></tr>
<tr><th id="3058">3058</th><td><u>#       define <dfn class="macro" id="_M/R200_TXC_SCALE_2X" data-ref="_M/R200_TXC_SCALE_2X">R200_TXC_SCALE_2X</dfn>		(1 &lt;&lt; 8)</u></td></tr>
<tr><th id="3059">3059</th><td><u>#       define <dfn class="macro" id="_M/R200_TXC_SCALE_4X" data-ref="_M/R200_TXC_SCALE_4X">R200_TXC_SCALE_4X</dfn>		(2 &lt;&lt; 8)</u></td></tr>
<tr><th id="3060">3060</th><td><u>#       define <dfn class="macro" id="_M/R200_TXC_SCALE_8X" data-ref="_M/R200_TXC_SCALE_8X">R200_TXC_SCALE_8X</dfn>		(3 &lt;&lt; 8)</u></td></tr>
<tr><th id="3061">3061</th><td><u>#       define <dfn class="macro" id="_M/R200_TXC_SCALE_INV2" data-ref="_M/R200_TXC_SCALE_INV2">R200_TXC_SCALE_INV2</dfn>		(5 &lt;&lt; 8)</u></td></tr>
<tr><th id="3062">3062</th><td><u>#       define <dfn class="macro" id="_M/R200_TXC_SCALE_INV4" data-ref="_M/R200_TXC_SCALE_INV4">R200_TXC_SCALE_INV4</dfn>		(6 &lt;&lt; 8)</u></td></tr>
<tr><th id="3063">3063</th><td><u>#       define <dfn class="macro" id="_M/R200_TXC_SCALE_INV8" data-ref="_M/R200_TXC_SCALE_INV8">R200_TXC_SCALE_INV8</dfn>		(7 &lt;&lt; 8)</u></td></tr>
<tr><th id="3064">3064</th><td><u>#       define <dfn class="macro" id="_M/R200_TXC_CLAMP_SHIFT" data-ref="_M/R200_TXC_CLAMP_SHIFT">R200_TXC_CLAMP_SHIFT</dfn>		12</u></td></tr>
<tr><th id="3065">3065</th><td><u>#       define <dfn class="macro" id="_M/R200_TXC_CLAMP_MASK" data-ref="_M/R200_TXC_CLAMP_MASK">R200_TXC_CLAMP_MASK</dfn>		(3 &lt;&lt; 12)</u></td></tr>
<tr><th id="3066">3066</th><td><u>#       define <dfn class="macro" id="_M/R200_TXC_CLAMP_WRAP" data-ref="_M/R200_TXC_CLAMP_WRAP">R200_TXC_CLAMP_WRAP</dfn>		(0 &lt;&lt; 12)</u></td></tr>
<tr><th id="3067">3067</th><td><u>#       define <dfn class="macro" id="_M/R200_TXC_CLAMP_0_1" data-ref="_M/R200_TXC_CLAMP_0_1">R200_TXC_CLAMP_0_1</dfn>		(1 &lt;&lt; 12)</u></td></tr>
<tr><th id="3068">3068</th><td><u>#       define <dfn class="macro" id="_M/R200_TXC_CLAMP_8_8" data-ref="_M/R200_TXC_CLAMP_8_8">R200_TXC_CLAMP_8_8</dfn>		(2 &lt;&lt; 12)</u></td></tr>
<tr><th id="3069">3069</th><td><u>#       define <dfn class="macro" id="_M/R200_TXC_OUTPUT_REG_MASK" data-ref="_M/R200_TXC_OUTPUT_REG_MASK">R200_TXC_OUTPUT_REG_MASK</dfn>		(7 &lt;&lt; 16)</u></td></tr>
<tr><th id="3070">3070</th><td><u>#       define <dfn class="macro" id="_M/R200_TXC_OUTPUT_REG_NONE" data-ref="_M/R200_TXC_OUTPUT_REG_NONE">R200_TXC_OUTPUT_REG_NONE</dfn>		(0 &lt;&lt; 16)</u></td></tr>
<tr><th id="3071">3071</th><td><u>#       define <dfn class="macro" id="_M/R200_TXC_OUTPUT_REG_R0" data-ref="_M/R200_TXC_OUTPUT_REG_R0">R200_TXC_OUTPUT_REG_R0</dfn>		(1 &lt;&lt; 16)</u></td></tr>
<tr><th id="3072">3072</th><td><u>#       define <dfn class="macro" id="_M/R200_TXC_OUTPUT_REG_R1" data-ref="_M/R200_TXC_OUTPUT_REG_R1">R200_TXC_OUTPUT_REG_R1</dfn>		(2 &lt;&lt; 16)</u></td></tr>
<tr><th id="3073">3073</th><td><u>#       define <dfn class="macro" id="_M/R200_TXC_OUTPUT_REG_R2" data-ref="_M/R200_TXC_OUTPUT_REG_R2">R200_TXC_OUTPUT_REG_R2</dfn>		(3 &lt;&lt; 16)</u></td></tr>
<tr><th id="3074">3074</th><td><u>#       define <dfn class="macro" id="_M/R200_TXC_OUTPUT_REG_R3" data-ref="_M/R200_TXC_OUTPUT_REG_R3">R200_TXC_OUTPUT_REG_R3</dfn>		(4 &lt;&lt; 16)</u></td></tr>
<tr><th id="3075">3075</th><td><u>#       define <dfn class="macro" id="_M/R200_TXC_OUTPUT_REG_R4" data-ref="_M/R200_TXC_OUTPUT_REG_R4">R200_TXC_OUTPUT_REG_R4</dfn>		(5 &lt;&lt; 16)</u></td></tr>
<tr><th id="3076">3076</th><td><u>#       define <dfn class="macro" id="_M/R200_TXC_OUTPUT_REG_R5" data-ref="_M/R200_TXC_OUTPUT_REG_R5">R200_TXC_OUTPUT_REG_R5</dfn>		(6 &lt;&lt; 16)</u></td></tr>
<tr><th id="3077">3077</th><td><u>#       define <dfn class="macro" id="_M/R200_TXC_OUTPUT_MASK_MASK" data-ref="_M/R200_TXC_OUTPUT_MASK_MASK">R200_TXC_OUTPUT_MASK_MASK</dfn>	(7 &lt;&lt; 20)</u></td></tr>
<tr><th id="3078">3078</th><td><u>#       define <dfn class="macro" id="_M/R200_TXC_OUTPUT_MASK_RGB" data-ref="_M/R200_TXC_OUTPUT_MASK_RGB">R200_TXC_OUTPUT_MASK_RGB</dfn>		(0 &lt;&lt; 20)</u></td></tr>
<tr><th id="3079">3079</th><td><u>#       define <dfn class="macro" id="_M/R200_TXC_OUTPUT_MASK_RG" data-ref="_M/R200_TXC_OUTPUT_MASK_RG">R200_TXC_OUTPUT_MASK_RG</dfn>		(1 &lt;&lt; 20)</u></td></tr>
<tr><th id="3080">3080</th><td><u>#       define <dfn class="macro" id="_M/R200_TXC_OUTPUT_MASK_RB" data-ref="_M/R200_TXC_OUTPUT_MASK_RB">R200_TXC_OUTPUT_MASK_RB</dfn>		(2 &lt;&lt; 20)</u></td></tr>
<tr><th id="3081">3081</th><td><u>#       define <dfn class="macro" id="_M/R200_TXC_OUTPUT_MASK_R" data-ref="_M/R200_TXC_OUTPUT_MASK_R">R200_TXC_OUTPUT_MASK_R</dfn>		(3 &lt;&lt; 20)</u></td></tr>
<tr><th id="3082">3082</th><td><u>#       define <dfn class="macro" id="_M/R200_TXC_OUTPUT_MASK_GB" data-ref="_M/R200_TXC_OUTPUT_MASK_GB">R200_TXC_OUTPUT_MASK_GB</dfn>		(4 &lt;&lt; 20)</u></td></tr>
<tr><th id="3083">3083</th><td><u>#       define <dfn class="macro" id="_M/R200_TXC_OUTPUT_MASK_G" data-ref="_M/R200_TXC_OUTPUT_MASK_G">R200_TXC_OUTPUT_MASK_G</dfn>		(5 &lt;&lt; 20)</u></td></tr>
<tr><th id="3084">3084</th><td><u>#       define <dfn class="macro" id="_M/R200_TXC_OUTPUT_MASK_B" data-ref="_M/R200_TXC_OUTPUT_MASK_B">R200_TXC_OUTPUT_MASK_B</dfn>		(6 &lt;&lt; 20)</u></td></tr>
<tr><th id="3085">3085</th><td><u>#       define <dfn class="macro" id="_M/R200_TXC_OUTPUT_MASK_NONE" data-ref="_M/R200_TXC_OUTPUT_MASK_NONE">R200_TXC_OUTPUT_MASK_NONE</dfn>	(7 &lt;&lt; 20)</u></td></tr>
<tr><th id="3086">3086</th><td><u>#       define <dfn class="macro" id="_M/R200_TXC_REPL_NORMAL" data-ref="_M/R200_TXC_REPL_NORMAL">R200_TXC_REPL_NORMAL</dfn>		0</u></td></tr>
<tr><th id="3087">3087</th><td><u>#       define <dfn class="macro" id="_M/R200_TXC_REPL_RED" data-ref="_M/R200_TXC_REPL_RED">R200_TXC_REPL_RED</dfn>		1</u></td></tr>
<tr><th id="3088">3088</th><td><u>#       define <dfn class="macro" id="_M/R200_TXC_REPL_GREEN" data-ref="_M/R200_TXC_REPL_GREEN">R200_TXC_REPL_GREEN</dfn>		2</u></td></tr>
<tr><th id="3089">3089</th><td><u>#       define <dfn class="macro" id="_M/R200_TXC_REPL_BLUE" data-ref="_M/R200_TXC_REPL_BLUE">R200_TXC_REPL_BLUE</dfn>		3</u></td></tr>
<tr><th id="3090">3090</th><td><u>#       define <dfn class="macro" id="_M/R200_TXC_REPL_ARG_A_SHIFT" data-ref="_M/R200_TXC_REPL_ARG_A_SHIFT">R200_TXC_REPL_ARG_A_SHIFT</dfn>	26</u></td></tr>
<tr><th id="3091">3091</th><td><u>#       define <dfn class="macro" id="_M/R200_TXC_REPL_ARG_A_MASK" data-ref="_M/R200_TXC_REPL_ARG_A_MASK">R200_TXC_REPL_ARG_A_MASK</dfn>		(3 &lt;&lt; 26)</u></td></tr>
<tr><th id="3092">3092</th><td><u>#       define <dfn class="macro" id="_M/R200_TXC_REPL_ARG_B_SHIFT" data-ref="_M/R200_TXC_REPL_ARG_B_SHIFT">R200_TXC_REPL_ARG_B_SHIFT</dfn>	28</u></td></tr>
<tr><th id="3093">3093</th><td><u>#       define <dfn class="macro" id="_M/R200_TXC_REPL_ARG_B_MASK" data-ref="_M/R200_TXC_REPL_ARG_B_MASK">R200_TXC_REPL_ARG_B_MASK</dfn>		(3 &lt;&lt; 28)</u></td></tr>
<tr><th id="3094">3094</th><td><u>#       define <dfn class="macro" id="_M/R200_TXC_REPL_ARG_C_SHIFT" data-ref="_M/R200_TXC_REPL_ARG_C_SHIFT">R200_TXC_REPL_ARG_C_SHIFT</dfn>	30</u></td></tr>
<tr><th id="3095">3095</th><td><u>#       define <dfn class="macro" id="_M/R200_TXC_REPL_ARG_C_MASK" data-ref="_M/R200_TXC_REPL_ARG_C_MASK">R200_TXC_REPL_ARG_C_MASK</dfn>		(3 &lt;&lt; 30)</u></td></tr>
<tr><th id="3096">3096</th><td><u>#define <dfn class="macro" id="_M/R200_PP_TXABLEND_0" data-ref="_M/R200_PP_TXABLEND_0">R200_PP_TXABLEND_0</dfn>			0x2f08</u></td></tr>
<tr><th id="3097">3097</th><td><u>#       define <dfn class="macro" id="_M/R200_TXA_ARG_A_ZERO" data-ref="_M/R200_TXA_ARG_A_ZERO">R200_TXA_ARG_A_ZERO</dfn>		(0)</u></td></tr>
<tr><th id="3098">3098</th><td><u>#       define <dfn class="macro" id="_M/R200_TXA_ARG_A_CURRENT_ALPHA" data-ref="_M/R200_TXA_ARG_A_CURRENT_ALPHA">R200_TXA_ARG_A_CURRENT_ALPHA</dfn>	(2) /* guess */</u></td></tr>
<tr><th id="3099">3099</th><td><u>#       define <dfn class="macro" id="_M/R200_TXA_ARG_A_CURRENT_BLUE" data-ref="_M/R200_TXA_ARG_A_CURRENT_BLUE">R200_TXA_ARG_A_CURRENT_BLUE</dfn>	(3) /* guess */</u></td></tr>
<tr><th id="3100">3100</th><td><u>#       define <dfn class="macro" id="_M/R200_TXA_ARG_A_DIFFUSE_ALPHA" data-ref="_M/R200_TXA_ARG_A_DIFFUSE_ALPHA">R200_TXA_ARG_A_DIFFUSE_ALPHA</dfn>	(4)</u></td></tr>
<tr><th id="3101">3101</th><td><u>#       define <dfn class="macro" id="_M/R200_TXA_ARG_A_DIFFUSE_BLUE" data-ref="_M/R200_TXA_ARG_A_DIFFUSE_BLUE">R200_TXA_ARG_A_DIFFUSE_BLUE</dfn>	(5)</u></td></tr>
<tr><th id="3102">3102</th><td><u>#       define <dfn class="macro" id="_M/R200_TXA_ARG_A_SPECULAR_ALPHA" data-ref="_M/R200_TXA_ARG_A_SPECULAR_ALPHA">R200_TXA_ARG_A_SPECULAR_ALPHA</dfn>	(6)</u></td></tr>
<tr><th id="3103">3103</th><td><u>#       define <dfn class="macro" id="_M/R200_TXA_ARG_A_SPECULAR_BLUE" data-ref="_M/R200_TXA_ARG_A_SPECULAR_BLUE">R200_TXA_ARG_A_SPECULAR_BLUE</dfn>	(7)</u></td></tr>
<tr><th id="3104">3104</th><td><u>#       define <dfn class="macro" id="_M/R200_TXA_ARG_A_TFACTOR_ALPHA" data-ref="_M/R200_TXA_ARG_A_TFACTOR_ALPHA">R200_TXA_ARG_A_TFACTOR_ALPHA</dfn>	(8)</u></td></tr>
<tr><th id="3105">3105</th><td><u>#       define <dfn class="macro" id="_M/R200_TXA_ARG_A_TFACTOR_BLUE" data-ref="_M/R200_TXA_ARG_A_TFACTOR_BLUE">R200_TXA_ARG_A_TFACTOR_BLUE</dfn>	(9)</u></td></tr>
<tr><th id="3106">3106</th><td><u>#       define <dfn class="macro" id="_M/R200_TXA_ARG_A_R0_ALPHA" data-ref="_M/R200_TXA_ARG_A_R0_ALPHA">R200_TXA_ARG_A_R0_ALPHA</dfn>		(10)</u></td></tr>
<tr><th id="3107">3107</th><td><u>#       define <dfn class="macro" id="_M/R200_TXA_ARG_A_R0_BLUE" data-ref="_M/R200_TXA_ARG_A_R0_BLUE">R200_TXA_ARG_A_R0_BLUE</dfn>		(11)</u></td></tr>
<tr><th id="3108">3108</th><td><u>#       define <dfn class="macro" id="_M/R200_TXA_ARG_A_R1_ALPHA" data-ref="_M/R200_TXA_ARG_A_R1_ALPHA">R200_TXA_ARG_A_R1_ALPHA</dfn>		(12)</u></td></tr>
<tr><th id="3109">3109</th><td><u>#       define <dfn class="macro" id="_M/R200_TXA_ARG_A_R1_BLUE" data-ref="_M/R200_TXA_ARG_A_R1_BLUE">R200_TXA_ARG_A_R1_BLUE</dfn>		(13)</u></td></tr>
<tr><th id="3110">3110</th><td><u>#       define <dfn class="macro" id="_M/R200_TXA_ARG_A_R2_ALPHA" data-ref="_M/R200_TXA_ARG_A_R2_ALPHA">R200_TXA_ARG_A_R2_ALPHA</dfn>		(14)</u></td></tr>
<tr><th id="3111">3111</th><td><u>#       define <dfn class="macro" id="_M/R200_TXA_ARG_A_R2_BLUE" data-ref="_M/R200_TXA_ARG_A_R2_BLUE">R200_TXA_ARG_A_R2_BLUE</dfn>		(15)</u></td></tr>
<tr><th id="3112">3112</th><td><u>#       define <dfn class="macro" id="_M/R200_TXA_ARG_A_R3_ALPHA" data-ref="_M/R200_TXA_ARG_A_R3_ALPHA">R200_TXA_ARG_A_R3_ALPHA</dfn>		(16)</u></td></tr>
<tr><th id="3113">3113</th><td><u>#       define <dfn class="macro" id="_M/R200_TXA_ARG_A_R3_BLUE" data-ref="_M/R200_TXA_ARG_A_R3_BLUE">R200_TXA_ARG_A_R3_BLUE</dfn>		(17)</u></td></tr>
<tr><th id="3114">3114</th><td><u>#       define <dfn class="macro" id="_M/R200_TXA_ARG_A_R4_ALPHA" data-ref="_M/R200_TXA_ARG_A_R4_ALPHA">R200_TXA_ARG_A_R4_ALPHA</dfn>		(18)</u></td></tr>
<tr><th id="3115">3115</th><td><u>#       define <dfn class="macro" id="_M/R200_TXA_ARG_A_R4_BLUE" data-ref="_M/R200_TXA_ARG_A_R4_BLUE">R200_TXA_ARG_A_R4_BLUE</dfn>		(19)</u></td></tr>
<tr><th id="3116">3116</th><td><u>#       define <dfn class="macro" id="_M/R200_TXA_ARG_A_R5_ALPHA" data-ref="_M/R200_TXA_ARG_A_R5_ALPHA">R200_TXA_ARG_A_R5_ALPHA</dfn>		(20)</u></td></tr>
<tr><th id="3117">3117</th><td><u>#       define <dfn class="macro" id="_M/R200_TXA_ARG_A_R5_BLUE" data-ref="_M/R200_TXA_ARG_A_R5_BLUE">R200_TXA_ARG_A_R5_BLUE</dfn>		(21)</u></td></tr>
<tr><th id="3118">3118</th><td><u>#       define <dfn class="macro" id="_M/R200_TXA_ARG_A_TFACTOR1_ALPHA" data-ref="_M/R200_TXA_ARG_A_TFACTOR1_ALPHA">R200_TXA_ARG_A_TFACTOR1_ALPHA</dfn>	(26)</u></td></tr>
<tr><th id="3119">3119</th><td><u>#       define <dfn class="macro" id="_M/R200_TXA_ARG_A_TFACTOR1_BLUE" data-ref="_M/R200_TXA_ARG_A_TFACTOR1_BLUE">R200_TXA_ARG_A_TFACTOR1_BLUE</dfn>	(27)</u></td></tr>
<tr><th id="3120">3120</th><td><u>#       define <dfn class="macro" id="_M/R200_TXA_ARG_A_MASK" data-ref="_M/R200_TXA_ARG_A_MASK">R200_TXA_ARG_A_MASK</dfn>		(31 &lt;&lt; 0)</u></td></tr>
<tr><th id="3121">3121</th><td><u>#       define <dfn class="macro" id="_M/R200_TXA_ARG_A_SHIFT" data-ref="_M/R200_TXA_ARG_A_SHIFT">R200_TXA_ARG_A_SHIFT</dfn>		0</u></td></tr>
<tr><th id="3122">3122</th><td><u>#       define <dfn class="macro" id="_M/R200_TXA_ARG_B_ZERO" data-ref="_M/R200_TXA_ARG_B_ZERO">R200_TXA_ARG_B_ZERO</dfn>		(0 &lt;&lt; 5)</u></td></tr>
<tr><th id="3123">3123</th><td><u>#       define <dfn class="macro" id="_M/R200_TXA_ARG_B_CURRENT_ALPHA" data-ref="_M/R200_TXA_ARG_B_CURRENT_ALPHA">R200_TXA_ARG_B_CURRENT_ALPHA</dfn>	(2 &lt;&lt; 5) /* guess */</u></td></tr>
<tr><th id="3124">3124</th><td><u>#       define <dfn class="macro" id="_M/R200_TXA_ARG_B_CURRENT_BLUE" data-ref="_M/R200_TXA_ARG_B_CURRENT_BLUE">R200_TXA_ARG_B_CURRENT_BLUE</dfn>	(3 &lt;&lt; 5) /* guess */</u></td></tr>
<tr><th id="3125">3125</th><td><u>#       define <dfn class="macro" id="_M/R200_TXA_ARG_B_DIFFUSE_ALPHA" data-ref="_M/R200_TXA_ARG_B_DIFFUSE_ALPHA">R200_TXA_ARG_B_DIFFUSE_ALPHA</dfn>	(4 &lt;&lt; 5)</u></td></tr>
<tr><th id="3126">3126</th><td><u>#       define <dfn class="macro" id="_M/R200_TXA_ARG_B_DIFFUSE_BLUE" data-ref="_M/R200_TXA_ARG_B_DIFFUSE_BLUE">R200_TXA_ARG_B_DIFFUSE_BLUE</dfn>	(5 &lt;&lt; 5)</u></td></tr>
<tr><th id="3127">3127</th><td><u>#       define <dfn class="macro" id="_M/R200_TXA_ARG_B_SPECULAR_ALPHA" data-ref="_M/R200_TXA_ARG_B_SPECULAR_ALPHA">R200_TXA_ARG_B_SPECULAR_ALPHA</dfn>	(6 &lt;&lt; 5)</u></td></tr>
<tr><th id="3128">3128</th><td><u>#       define <dfn class="macro" id="_M/R200_TXA_ARG_B_SPECULAR_BLUE" data-ref="_M/R200_TXA_ARG_B_SPECULAR_BLUE">R200_TXA_ARG_B_SPECULAR_BLUE</dfn>	(7 &lt;&lt; 5)</u></td></tr>
<tr><th id="3129">3129</th><td><u>#       define <dfn class="macro" id="_M/R200_TXA_ARG_B_TFACTOR_ALPHA" data-ref="_M/R200_TXA_ARG_B_TFACTOR_ALPHA">R200_TXA_ARG_B_TFACTOR_ALPHA</dfn>	(8 &lt;&lt; 5)</u></td></tr>
<tr><th id="3130">3130</th><td><u>#       define <dfn class="macro" id="_M/R200_TXA_ARG_B_TFACTOR_BLUE" data-ref="_M/R200_TXA_ARG_B_TFACTOR_BLUE">R200_TXA_ARG_B_TFACTOR_BLUE</dfn>	(9 &lt;&lt; 5)</u></td></tr>
<tr><th id="3131">3131</th><td><u>#       define <dfn class="macro" id="_M/R200_TXA_ARG_B_R0_ALPHA" data-ref="_M/R200_TXA_ARG_B_R0_ALPHA">R200_TXA_ARG_B_R0_ALPHA</dfn>		(10 &lt;&lt; 5)</u></td></tr>
<tr><th id="3132">3132</th><td><u>#       define <dfn class="macro" id="_M/R200_TXA_ARG_B_R0_BLUE" data-ref="_M/R200_TXA_ARG_B_R0_BLUE">R200_TXA_ARG_B_R0_BLUE</dfn>		(11 &lt;&lt; 5)</u></td></tr>
<tr><th id="3133">3133</th><td><u>#       define <dfn class="macro" id="_M/R200_TXA_ARG_B_R1_ALPHA" data-ref="_M/R200_TXA_ARG_B_R1_ALPHA">R200_TXA_ARG_B_R1_ALPHA</dfn>		(12 &lt;&lt; 5)</u></td></tr>
<tr><th id="3134">3134</th><td><u>#       define <dfn class="macro" id="_M/R200_TXA_ARG_B_R1_BLUE" data-ref="_M/R200_TXA_ARG_B_R1_BLUE">R200_TXA_ARG_B_R1_BLUE</dfn>		(13 &lt;&lt; 5)</u></td></tr>
<tr><th id="3135">3135</th><td><u>#       define <dfn class="macro" id="_M/R200_TXA_ARG_B_R2_ALPHA" data-ref="_M/R200_TXA_ARG_B_R2_ALPHA">R200_TXA_ARG_B_R2_ALPHA</dfn>		(14 &lt;&lt; 5)</u></td></tr>
<tr><th id="3136">3136</th><td><u>#       define <dfn class="macro" id="_M/R200_TXA_ARG_B_R2_BLUE" data-ref="_M/R200_TXA_ARG_B_R2_BLUE">R200_TXA_ARG_B_R2_BLUE</dfn>		(15 &lt;&lt; 5)</u></td></tr>
<tr><th id="3137">3137</th><td><u>#       define <dfn class="macro" id="_M/R200_TXA_ARG_B_R3_ALPHA" data-ref="_M/R200_TXA_ARG_B_R3_ALPHA">R200_TXA_ARG_B_R3_ALPHA</dfn>		(16 &lt;&lt; 5)</u></td></tr>
<tr><th id="3138">3138</th><td><u>#       define <dfn class="macro" id="_M/R200_TXA_ARG_B_R3_BLUE" data-ref="_M/R200_TXA_ARG_B_R3_BLUE">R200_TXA_ARG_B_R3_BLUE</dfn>		(17 &lt;&lt; 5)</u></td></tr>
<tr><th id="3139">3139</th><td><u>#       define <dfn class="macro" id="_M/R200_TXA_ARG_B_R4_ALPHA" data-ref="_M/R200_TXA_ARG_B_R4_ALPHA">R200_TXA_ARG_B_R4_ALPHA</dfn>		(18 &lt;&lt; 5)</u></td></tr>
<tr><th id="3140">3140</th><td><u>#       define <dfn class="macro" id="_M/R200_TXA_ARG_B_R4_BLUE" data-ref="_M/R200_TXA_ARG_B_R4_BLUE">R200_TXA_ARG_B_R4_BLUE</dfn>		(19 &lt;&lt; 5)</u></td></tr>
<tr><th id="3141">3141</th><td><u>#       define <dfn class="macro" id="_M/R200_TXA_ARG_B_R5_ALPHA" data-ref="_M/R200_TXA_ARG_B_R5_ALPHA">R200_TXA_ARG_B_R5_ALPHA</dfn>		(20 &lt;&lt; 5)</u></td></tr>
<tr><th id="3142">3142</th><td><u>#       define <dfn class="macro" id="_M/R200_TXA_ARG_B_R5_BLUE" data-ref="_M/R200_TXA_ARG_B_R5_BLUE">R200_TXA_ARG_B_R5_BLUE</dfn>		(21 &lt;&lt; 5)</u></td></tr>
<tr><th id="3143">3143</th><td><u>#       define <dfn class="macro" id="_M/R200_TXA_ARG_B_TFACTOR1_ALPHA" data-ref="_M/R200_TXA_ARG_B_TFACTOR1_ALPHA">R200_TXA_ARG_B_TFACTOR1_ALPHA</dfn>	(26 &lt;&lt; 5)</u></td></tr>
<tr><th id="3144">3144</th><td><u>#       define <dfn class="macro" id="_M/R200_TXA_ARG_B_TFACTOR1_BLUE" data-ref="_M/R200_TXA_ARG_B_TFACTOR1_BLUE">R200_TXA_ARG_B_TFACTOR1_BLUE</dfn>	(27 &lt;&lt; 5)</u></td></tr>
<tr><th id="3145">3145</th><td><u>#       define <dfn class="macro" id="_M/R200_TXA_ARG_B_MASK" data-ref="_M/R200_TXA_ARG_B_MASK">R200_TXA_ARG_B_MASK</dfn>		(31 &lt;&lt; 5)</u></td></tr>
<tr><th id="3146">3146</th><td><u>#       define <dfn class="macro" id="_M/R200_TXA_ARG_B_SHIFT" data-ref="_M/R200_TXA_ARG_B_SHIFT">R200_TXA_ARG_B_SHIFT</dfn>			5</u></td></tr>
<tr><th id="3147">3147</th><td><u>#       define <dfn class="macro" id="_M/R200_TXA_ARG_C_ZERO" data-ref="_M/R200_TXA_ARG_C_ZERO">R200_TXA_ARG_C_ZERO</dfn>		(0 &lt;&lt; 10)</u></td></tr>
<tr><th id="3148">3148</th><td><u>#       define <dfn class="macro" id="_M/R200_TXA_ARG_C_CURRENT_ALPHA" data-ref="_M/R200_TXA_ARG_C_CURRENT_ALPHA">R200_TXA_ARG_C_CURRENT_ALPHA</dfn>	(2 &lt;&lt; 10) /* guess */</u></td></tr>
<tr><th id="3149">3149</th><td><u>#       define <dfn class="macro" id="_M/R200_TXA_ARG_C_CURRENT_BLUE" data-ref="_M/R200_TXA_ARG_C_CURRENT_BLUE">R200_TXA_ARG_C_CURRENT_BLUE</dfn>	(3 &lt;&lt; 10) /* guess */</u></td></tr>
<tr><th id="3150">3150</th><td><u>#       define <dfn class="macro" id="_M/R200_TXA_ARG_C_DIFFUSE_ALPHA" data-ref="_M/R200_TXA_ARG_C_DIFFUSE_ALPHA">R200_TXA_ARG_C_DIFFUSE_ALPHA</dfn>	(4 &lt;&lt; 10)</u></td></tr>
<tr><th id="3151">3151</th><td><u>#       define <dfn class="macro" id="_M/R200_TXA_ARG_C_DIFFUSE_BLUE" data-ref="_M/R200_TXA_ARG_C_DIFFUSE_BLUE">R200_TXA_ARG_C_DIFFUSE_BLUE</dfn>	(5 &lt;&lt; 10)</u></td></tr>
<tr><th id="3152">3152</th><td><u>#       define <dfn class="macro" id="_M/R200_TXA_ARG_C_SPECULAR_ALPHA" data-ref="_M/R200_TXA_ARG_C_SPECULAR_ALPHA">R200_TXA_ARG_C_SPECULAR_ALPHA</dfn>	(6 &lt;&lt; 10)</u></td></tr>
<tr><th id="3153">3153</th><td><u>#       define <dfn class="macro" id="_M/R200_TXA_ARG_C_SPECULAR_BLUE" data-ref="_M/R200_TXA_ARG_C_SPECULAR_BLUE">R200_TXA_ARG_C_SPECULAR_BLUE</dfn>	(7 &lt;&lt; 10)</u></td></tr>
<tr><th id="3154">3154</th><td><u>#       define <dfn class="macro" id="_M/R200_TXA_ARG_C_TFACTOR_ALPHA" data-ref="_M/R200_TXA_ARG_C_TFACTOR_ALPHA">R200_TXA_ARG_C_TFACTOR_ALPHA</dfn>	(8 &lt;&lt; 10)</u></td></tr>
<tr><th id="3155">3155</th><td><u>#       define <dfn class="macro" id="_M/R200_TXA_ARG_C_TFACTOR_BLUE" data-ref="_M/R200_TXA_ARG_C_TFACTOR_BLUE">R200_TXA_ARG_C_TFACTOR_BLUE</dfn>	(9 &lt;&lt; 10)</u></td></tr>
<tr><th id="3156">3156</th><td><u>#       define <dfn class="macro" id="_M/R200_TXA_ARG_C_R0_ALPHA" data-ref="_M/R200_TXA_ARG_C_R0_ALPHA">R200_TXA_ARG_C_R0_ALPHA</dfn>		(10 &lt;&lt; 10)</u></td></tr>
<tr><th id="3157">3157</th><td><u>#       define <dfn class="macro" id="_M/R200_TXA_ARG_C_R0_BLUE" data-ref="_M/R200_TXA_ARG_C_R0_BLUE">R200_TXA_ARG_C_R0_BLUE</dfn>		(11 &lt;&lt; 10)</u></td></tr>
<tr><th id="3158">3158</th><td><u>#       define <dfn class="macro" id="_M/R200_TXA_ARG_C_R1_ALPHA" data-ref="_M/R200_TXA_ARG_C_R1_ALPHA">R200_TXA_ARG_C_R1_ALPHA</dfn>		(12 &lt;&lt; 10)</u></td></tr>
<tr><th id="3159">3159</th><td><u>#       define <dfn class="macro" id="_M/R200_TXA_ARG_C_R1_BLUE" data-ref="_M/R200_TXA_ARG_C_R1_BLUE">R200_TXA_ARG_C_R1_BLUE</dfn>		(13 &lt;&lt; 10)</u></td></tr>
<tr><th id="3160">3160</th><td><u>#       define <dfn class="macro" id="_M/R200_TXA_ARG_C_R2_ALPHA" data-ref="_M/R200_TXA_ARG_C_R2_ALPHA">R200_TXA_ARG_C_R2_ALPHA</dfn>		(14 &lt;&lt; 10)</u></td></tr>
<tr><th id="3161">3161</th><td><u>#       define <dfn class="macro" id="_M/R200_TXA_ARG_C_R2_BLUE" data-ref="_M/R200_TXA_ARG_C_R2_BLUE">R200_TXA_ARG_C_R2_BLUE</dfn>		(15 &lt;&lt; 10)</u></td></tr>
<tr><th id="3162">3162</th><td><u>#       define <dfn class="macro" id="_M/R200_TXA_ARG_C_R3_ALPHA" data-ref="_M/R200_TXA_ARG_C_R3_ALPHA">R200_TXA_ARG_C_R3_ALPHA</dfn>		(16 &lt;&lt; 10)</u></td></tr>
<tr><th id="3163">3163</th><td><u>#       define <dfn class="macro" id="_M/R200_TXA_ARG_C_R3_BLUE" data-ref="_M/R200_TXA_ARG_C_R3_BLUE">R200_TXA_ARG_C_R3_BLUE</dfn>		(17 &lt;&lt; 10)</u></td></tr>
<tr><th id="3164">3164</th><td><u>#       define <dfn class="macro" id="_M/R200_TXA_ARG_C_R4_ALPHA" data-ref="_M/R200_TXA_ARG_C_R4_ALPHA">R200_TXA_ARG_C_R4_ALPHA</dfn>		(18 &lt;&lt; 10)</u></td></tr>
<tr><th id="3165">3165</th><td><u>#       define <dfn class="macro" id="_M/R200_TXA_ARG_C_R4_BLUE" data-ref="_M/R200_TXA_ARG_C_R4_BLUE">R200_TXA_ARG_C_R4_BLUE</dfn>		(19 &lt;&lt; 10)</u></td></tr>
<tr><th id="3166">3166</th><td><u>#       define <dfn class="macro" id="_M/R200_TXA_ARG_C_R5_ALPHA" data-ref="_M/R200_TXA_ARG_C_R5_ALPHA">R200_TXA_ARG_C_R5_ALPHA</dfn>		(20 &lt;&lt; 10)</u></td></tr>
<tr><th id="3167">3167</th><td><u>#       define <dfn class="macro" id="_M/R200_TXA_ARG_C_R5_BLUE" data-ref="_M/R200_TXA_ARG_C_R5_BLUE">R200_TXA_ARG_C_R5_BLUE</dfn>		(21 &lt;&lt; 10)</u></td></tr>
<tr><th id="3168">3168</th><td><u>#       define <dfn class="macro" id="_M/R200_TXA_ARG_C_TFACTOR1_ALPHA" data-ref="_M/R200_TXA_ARG_C_TFACTOR1_ALPHA">R200_TXA_ARG_C_TFACTOR1_ALPHA</dfn>	(26 &lt;&lt; 10)</u></td></tr>
<tr><th id="3169">3169</th><td><u>#       define <dfn class="macro" id="_M/R200_TXA_ARG_C_TFACTOR1_BLUE" data-ref="_M/R200_TXA_ARG_C_TFACTOR1_BLUE">R200_TXA_ARG_C_TFACTOR1_BLUE</dfn>	(27 &lt;&lt; 10)</u></td></tr>
<tr><th id="3170">3170</th><td><u>#       define <dfn class="macro" id="_M/R200_TXA_ARG_C_MASK" data-ref="_M/R200_TXA_ARG_C_MASK">R200_TXA_ARG_C_MASK</dfn>		(31 &lt;&lt; 10)</u></td></tr>
<tr><th id="3171">3171</th><td><u>#       define <dfn class="macro" id="_M/R200_TXA_ARG_C_SHIFT" data-ref="_M/R200_TXA_ARG_C_SHIFT">R200_TXA_ARG_C_SHIFT</dfn>		10</u></td></tr>
<tr><th id="3172">3172</th><td><u>#       define <dfn class="macro" id="_M/R200_TXA_COMP_ARG_A" data-ref="_M/R200_TXA_COMP_ARG_A">R200_TXA_COMP_ARG_A</dfn>		(1 &lt;&lt; 16)</u></td></tr>
<tr><th id="3173">3173</th><td><u>#       define <dfn class="macro" id="_M/R200_TXA_COMP_ARG_A_SHIFT" data-ref="_M/R200_TXA_COMP_ARG_A_SHIFT">R200_TXA_COMP_ARG_A_SHIFT</dfn>	(16)</u></td></tr>
<tr><th id="3174">3174</th><td><u>#       define <dfn class="macro" id="_M/R200_TXA_BIAS_ARG_A" data-ref="_M/R200_TXA_BIAS_ARG_A">R200_TXA_BIAS_ARG_A</dfn>		(1 &lt;&lt; 17)</u></td></tr>
<tr><th id="3175">3175</th><td><u>#       define <dfn class="macro" id="_M/R200_TXA_SCALE_ARG_A" data-ref="_M/R200_TXA_SCALE_ARG_A">R200_TXA_SCALE_ARG_A</dfn>		(1 &lt;&lt; 18)</u></td></tr>
<tr><th id="3176">3176</th><td><u>#       define <dfn class="macro" id="_M/R200_TXA_NEG_ARG_A" data-ref="_M/R200_TXA_NEG_ARG_A">R200_TXA_NEG_ARG_A</dfn>		(1 &lt;&lt; 19)</u></td></tr>
<tr><th id="3177">3177</th><td><u>#       define <dfn class="macro" id="_M/R200_TXA_COMP_ARG_B" data-ref="_M/R200_TXA_COMP_ARG_B">R200_TXA_COMP_ARG_B</dfn>		(1 &lt;&lt; 20)</u></td></tr>
<tr><th id="3178">3178</th><td><u>#       define <dfn class="macro" id="_M/R200_TXA_COMP_ARG_B_SHIFT" data-ref="_M/R200_TXA_COMP_ARG_B_SHIFT">R200_TXA_COMP_ARG_B_SHIFT</dfn>	(20)</u></td></tr>
<tr><th id="3179">3179</th><td><u>#       define <dfn class="macro" id="_M/R200_TXA_BIAS_ARG_B" data-ref="_M/R200_TXA_BIAS_ARG_B">R200_TXA_BIAS_ARG_B</dfn>		(1 &lt;&lt; 21)</u></td></tr>
<tr><th id="3180">3180</th><td><u>#       define <dfn class="macro" id="_M/R200_TXA_SCALE_ARG_B" data-ref="_M/R200_TXA_SCALE_ARG_B">R200_TXA_SCALE_ARG_B</dfn>		(1 &lt;&lt; 22)</u></td></tr>
<tr><th id="3181">3181</th><td><u>#       define <dfn class="macro" id="_M/R200_TXA_NEG_ARG_B" data-ref="_M/R200_TXA_NEG_ARG_B">R200_TXA_NEG_ARG_B</dfn>		(1 &lt;&lt; 23)</u></td></tr>
<tr><th id="3182">3182</th><td><u>#       define <dfn class="macro" id="_M/R200_TXA_COMP_ARG_C" data-ref="_M/R200_TXA_COMP_ARG_C">R200_TXA_COMP_ARG_C</dfn>		(1 &lt;&lt; 24)</u></td></tr>
<tr><th id="3183">3183</th><td><u>#       define <dfn class="macro" id="_M/R200_TXA_COMP_ARG_C_SHIFT" data-ref="_M/R200_TXA_COMP_ARG_C_SHIFT">R200_TXA_COMP_ARG_C_SHIFT</dfn>	(24)</u></td></tr>
<tr><th id="3184">3184</th><td><u>#       define <dfn class="macro" id="_M/R200_TXA_BIAS_ARG_C" data-ref="_M/R200_TXA_BIAS_ARG_C">R200_TXA_BIAS_ARG_C</dfn>		(1 &lt;&lt; 25)</u></td></tr>
<tr><th id="3185">3185</th><td><u>#       define <dfn class="macro" id="_M/R200_TXA_SCALE_ARG_C" data-ref="_M/R200_TXA_SCALE_ARG_C">R200_TXA_SCALE_ARG_C</dfn>		(1 &lt;&lt; 26)</u></td></tr>
<tr><th id="3186">3186</th><td><u>#       define <dfn class="macro" id="_M/R200_TXA_NEG_ARG_C" data-ref="_M/R200_TXA_NEG_ARG_C">R200_TXA_NEG_ARG_C</dfn>		(1 &lt;&lt; 27)</u></td></tr>
<tr><th id="3187">3187</th><td><u>#       define <dfn class="macro" id="_M/R200_TXA_OP_MADD" data-ref="_M/R200_TXA_OP_MADD">R200_TXA_OP_MADD</dfn>			(0 &lt;&lt; 28)</u></td></tr>
<tr><th id="3188">3188</th><td><u>#       define <dfn class="macro" id="_M/R200_TXA_OP_CND0" data-ref="_M/R200_TXA_OP_CND0">R200_TXA_OP_CND0</dfn>			(2 &lt;&lt; 28)</u></td></tr>
<tr><th id="3189">3189</th><td><u>#       define <dfn class="macro" id="_M/R200_TXA_OP_LERP" data-ref="_M/R200_TXA_OP_LERP">R200_TXA_OP_LERP</dfn>			(3 &lt;&lt; 28)</u></td></tr>
<tr><th id="3190">3190</th><td><u>#       define <dfn class="macro" id="_M/R200_TXA_OP_CONDITIONAL" data-ref="_M/R200_TXA_OP_CONDITIONAL">R200_TXA_OP_CONDITIONAL</dfn>		(6 &lt;&lt; 28)</u></td></tr>
<tr><th id="3191">3191</th><td><u>#       define <dfn class="macro" id="_M/R200_TXA_OP_MASK" data-ref="_M/R200_TXA_OP_MASK">R200_TXA_OP_MASK</dfn>			(7 &lt;&lt; 28)</u></td></tr>
<tr><th id="3192">3192</th><td><u>#define <dfn class="macro" id="_M/R200_PP_TXABLEND2_0" data-ref="_M/R200_PP_TXABLEND2_0">R200_PP_TXABLEND2_0</dfn>			0x2f0c</u></td></tr>
<tr><th id="3193">3193</th><td><u>#       define <dfn class="macro" id="_M/R200_TXA_TFACTOR_SEL_SHIFT" data-ref="_M/R200_TXA_TFACTOR_SEL_SHIFT">R200_TXA_TFACTOR_SEL_SHIFT</dfn>	0</u></td></tr>
<tr><th id="3194">3194</th><td><u>#       define <dfn class="macro" id="_M/R200_TXA_TFACTOR_SEL_MASK" data-ref="_M/R200_TXA_TFACTOR_SEL_MASK">R200_TXA_TFACTOR_SEL_MASK</dfn>	0x7</u></td></tr>
<tr><th id="3195">3195</th><td><u>#       define <dfn class="macro" id="_M/R200_TXA_TFACTOR1_SEL_SHIFT" data-ref="_M/R200_TXA_TFACTOR1_SEL_SHIFT">R200_TXA_TFACTOR1_SEL_SHIFT</dfn>	4</u></td></tr>
<tr><th id="3196">3196</th><td><u>#       define <dfn class="macro" id="_M/R200_TXA_TFACTOR1_SEL_MASK" data-ref="_M/R200_TXA_TFACTOR1_SEL_MASK">R200_TXA_TFACTOR1_SEL_MASK</dfn>	(0x7 &lt;&lt; 4)</u></td></tr>
<tr><th id="3197">3197</th><td><u>#       define <dfn class="macro" id="_M/R200_TXA_SCALE_SHIFT" data-ref="_M/R200_TXA_SCALE_SHIFT">R200_TXA_SCALE_SHIFT</dfn>		8</u></td></tr>
<tr><th id="3198">3198</th><td><u>#       define <dfn class="macro" id="_M/R200_TXA_SCALE_MASK" data-ref="_M/R200_TXA_SCALE_MASK">R200_TXA_SCALE_MASK</dfn>		(7 &lt;&lt; 8)</u></td></tr>
<tr><th id="3199">3199</th><td><u>#       define <dfn class="macro" id="_M/R200_TXA_SCALE_1X" data-ref="_M/R200_TXA_SCALE_1X">R200_TXA_SCALE_1X</dfn>		(0 &lt;&lt; 8)</u></td></tr>
<tr><th id="3200">3200</th><td><u>#       define <dfn class="macro" id="_M/R200_TXA_SCALE_2X" data-ref="_M/R200_TXA_SCALE_2X">R200_TXA_SCALE_2X</dfn>		(1 &lt;&lt; 8)</u></td></tr>
<tr><th id="3201">3201</th><td><u>#       define <dfn class="macro" id="_M/R200_TXA_SCALE_4X" data-ref="_M/R200_TXA_SCALE_4X">R200_TXA_SCALE_4X</dfn>		(2 &lt;&lt; 8)</u></td></tr>
<tr><th id="3202">3202</th><td><u>#       define <dfn class="macro" id="_M/R200_TXA_SCALE_8X" data-ref="_M/R200_TXA_SCALE_8X">R200_TXA_SCALE_8X</dfn>		(3 &lt;&lt; 8)</u></td></tr>
<tr><th id="3203">3203</th><td><u>#       define <dfn class="macro" id="_M/R200_TXA_SCALE_INV2" data-ref="_M/R200_TXA_SCALE_INV2">R200_TXA_SCALE_INV2</dfn>		(5 &lt;&lt; 8)</u></td></tr>
<tr><th id="3204">3204</th><td><u>#       define <dfn class="macro" id="_M/R200_TXA_SCALE_INV4" data-ref="_M/R200_TXA_SCALE_INV4">R200_TXA_SCALE_INV4</dfn>		(6 &lt;&lt; 8)</u></td></tr>
<tr><th id="3205">3205</th><td><u>#       define <dfn class="macro" id="_M/R200_TXA_SCALE_INV8" data-ref="_M/R200_TXA_SCALE_INV8">R200_TXA_SCALE_INV8</dfn>		(7 &lt;&lt; 8)</u></td></tr>
<tr><th id="3206">3206</th><td><u>#       define <dfn class="macro" id="_M/R200_TXA_CLAMP_SHIFT" data-ref="_M/R200_TXA_CLAMP_SHIFT">R200_TXA_CLAMP_SHIFT</dfn>		12</u></td></tr>
<tr><th id="3207">3207</th><td><u>#       define <dfn class="macro" id="_M/R200_TXA_CLAMP_MASK" data-ref="_M/R200_TXA_CLAMP_MASK">R200_TXA_CLAMP_MASK</dfn>		(3 &lt;&lt; 12)</u></td></tr>
<tr><th id="3208">3208</th><td><u>#       define <dfn class="macro" id="_M/R200_TXA_CLAMP_WRAP" data-ref="_M/R200_TXA_CLAMP_WRAP">R200_TXA_CLAMP_WRAP</dfn>		(0 &lt;&lt; 12)</u></td></tr>
<tr><th id="3209">3209</th><td><u>#       define <dfn class="macro" id="_M/R200_TXA_CLAMP_0_1" data-ref="_M/R200_TXA_CLAMP_0_1">R200_TXA_CLAMP_0_1</dfn>		(1 &lt;&lt; 12)</u></td></tr>
<tr><th id="3210">3210</th><td><u>#       define <dfn class="macro" id="_M/R200_TXA_CLAMP_8_8" data-ref="_M/R200_TXA_CLAMP_8_8">R200_TXA_CLAMP_8_8</dfn>		(2 &lt;&lt; 12)</u></td></tr>
<tr><th id="3211">3211</th><td><u>#       define <dfn class="macro" id="_M/R200_TXA_OUTPUT_REG_MASK" data-ref="_M/R200_TXA_OUTPUT_REG_MASK">R200_TXA_OUTPUT_REG_MASK</dfn>		(7 &lt;&lt; 16)</u></td></tr>
<tr><th id="3212">3212</th><td><u>#       define <dfn class="macro" id="_M/R200_TXA_OUTPUT_REG_NONE" data-ref="_M/R200_TXA_OUTPUT_REG_NONE">R200_TXA_OUTPUT_REG_NONE</dfn>		(0 &lt;&lt; 16)</u></td></tr>
<tr><th id="3213">3213</th><td><u>#       define <dfn class="macro" id="_M/R200_TXA_OUTPUT_REG_R0" data-ref="_M/R200_TXA_OUTPUT_REG_R0">R200_TXA_OUTPUT_REG_R0</dfn>		(1 &lt;&lt; 16)</u></td></tr>
<tr><th id="3214">3214</th><td><u>#       define <dfn class="macro" id="_M/R200_TXA_OUTPUT_REG_R1" data-ref="_M/R200_TXA_OUTPUT_REG_R1">R200_TXA_OUTPUT_REG_R1</dfn>		(2 &lt;&lt; 16)</u></td></tr>
<tr><th id="3215">3215</th><td><u>#       define <dfn class="macro" id="_M/R200_TXA_OUTPUT_REG_R2" data-ref="_M/R200_TXA_OUTPUT_REG_R2">R200_TXA_OUTPUT_REG_R2</dfn>		(3 &lt;&lt; 16)</u></td></tr>
<tr><th id="3216">3216</th><td><u>#       define <dfn class="macro" id="_M/R200_TXA_OUTPUT_REG_R3" data-ref="_M/R200_TXA_OUTPUT_REG_R3">R200_TXA_OUTPUT_REG_R3</dfn>		(4 &lt;&lt; 16)</u></td></tr>
<tr><th id="3217">3217</th><td><u>#       define <dfn class="macro" id="_M/R200_TXA_OUTPUT_REG_R4" data-ref="_M/R200_TXA_OUTPUT_REG_R4">R200_TXA_OUTPUT_REG_R4</dfn>		(5 &lt;&lt; 16)</u></td></tr>
<tr><th id="3218">3218</th><td><u>#       define <dfn class="macro" id="_M/R200_TXA_OUTPUT_REG_R5" data-ref="_M/R200_TXA_OUTPUT_REG_R5">R200_TXA_OUTPUT_REG_R5</dfn>		(6 &lt;&lt; 16)</u></td></tr>
<tr><th id="3219">3219</th><td><u>#       define <dfn class="macro" id="_M/R200_TXA_DOT_ALPHA" data-ref="_M/R200_TXA_DOT_ALPHA">R200_TXA_DOT_ALPHA</dfn>		(1 &lt;&lt; 20)</u></td></tr>
<tr><th id="3220">3220</th><td><u>#       define <dfn class="macro" id="_M/R200_TXA_REPL_NORMAL" data-ref="_M/R200_TXA_REPL_NORMAL">R200_TXA_REPL_NORMAL</dfn>		0</u></td></tr>
<tr><th id="3221">3221</th><td><u>#       define <dfn class="macro" id="_M/R200_TXA_REPL_RED" data-ref="_M/R200_TXA_REPL_RED">R200_TXA_REPL_RED</dfn>		1</u></td></tr>
<tr><th id="3222">3222</th><td><u>#       define <dfn class="macro" id="_M/R200_TXA_REPL_GREEN" data-ref="_M/R200_TXA_REPL_GREEN">R200_TXA_REPL_GREEN</dfn>		2</u></td></tr>
<tr><th id="3223">3223</th><td><u>#       define <dfn class="macro" id="_M/R200_TXA_REPL_ARG_A_SHIFT" data-ref="_M/R200_TXA_REPL_ARG_A_SHIFT">R200_TXA_REPL_ARG_A_SHIFT</dfn>	26</u></td></tr>
<tr><th id="3224">3224</th><td><u>#       define <dfn class="macro" id="_M/R200_TXA_REPL_ARG_A_MASK" data-ref="_M/R200_TXA_REPL_ARG_A_MASK">R200_TXA_REPL_ARG_A_MASK</dfn>		(3 &lt;&lt; 26)</u></td></tr>
<tr><th id="3225">3225</th><td><u>#       define <dfn class="macro" id="_M/R200_TXA_REPL_ARG_B_SHIFT" data-ref="_M/R200_TXA_REPL_ARG_B_SHIFT">R200_TXA_REPL_ARG_B_SHIFT</dfn>	28</u></td></tr>
<tr><th id="3226">3226</th><td><u>#       define <dfn class="macro" id="_M/R200_TXA_REPL_ARG_B_MASK" data-ref="_M/R200_TXA_REPL_ARG_B_MASK">R200_TXA_REPL_ARG_B_MASK</dfn>		(3 &lt;&lt; 28)</u></td></tr>
<tr><th id="3227">3227</th><td><u>#       define <dfn class="macro" id="_M/R200_TXA_REPL_ARG_C_SHIFT" data-ref="_M/R200_TXA_REPL_ARG_C_SHIFT">R200_TXA_REPL_ARG_C_SHIFT</dfn>	30</u></td></tr>
<tr><th id="3228">3228</th><td><u>#       define <dfn class="macro" id="_M/R200_TXA_REPL_ARG_C_MASK" data-ref="_M/R200_TXA_REPL_ARG_C_MASK">R200_TXA_REPL_ARG_C_MASK</dfn>		(3 &lt;&lt; 30)</u></td></tr>
<tr><th id="3229">3229</th><td></td></tr>
<tr><th id="3230">3230</th><td><u>#define <dfn class="macro" id="_M/R200_SE_VTX_FMT_0" data-ref="_M/R200_SE_VTX_FMT_0">R200_SE_VTX_FMT_0</dfn>			0x2088</u></td></tr>
<tr><th id="3231">3231</th><td><u>#       define <dfn class="macro" id="_M/R200_VTX_XY" data-ref="_M/R200_VTX_XY">R200_VTX_XY</dfn>			0 /* always have xy */</u></td></tr>
<tr><th id="3232">3232</th><td><u>#       define <dfn class="macro" id="_M/R200_VTX_Z0" data-ref="_M/R200_VTX_Z0">R200_VTX_Z0</dfn>			(1&lt;&lt;0)</u></td></tr>
<tr><th id="3233">3233</th><td><u>#       define <dfn class="macro" id="_M/R200_VTX_W0" data-ref="_M/R200_VTX_W0">R200_VTX_W0</dfn>			(1&lt;&lt;1)</u></td></tr>
<tr><th id="3234">3234</th><td><u>#       define <dfn class="macro" id="_M/R200_VTX_WEIGHT_COUNT_SHIFT" data-ref="_M/R200_VTX_WEIGHT_COUNT_SHIFT">R200_VTX_WEIGHT_COUNT_SHIFT</dfn>	(2)</u></td></tr>
<tr><th id="3235">3235</th><td><u>#       define <dfn class="macro" id="_M/R200_VTX_PV_MATRIX_SEL" data-ref="_M/R200_VTX_PV_MATRIX_SEL">R200_VTX_PV_MATRIX_SEL</dfn>		(1&lt;&lt;5)</u></td></tr>
<tr><th id="3236">3236</th><td><u>#       define <dfn class="macro" id="_M/R200_VTX_N0" data-ref="_M/R200_VTX_N0">R200_VTX_N0</dfn>			(1&lt;&lt;6)</u></td></tr>
<tr><th id="3237">3237</th><td><u>#       define <dfn class="macro" id="_M/R200_VTX_POINT_SIZE" data-ref="_M/R200_VTX_POINT_SIZE">R200_VTX_POINT_SIZE</dfn>		(1&lt;&lt;7)</u></td></tr>
<tr><th id="3238">3238</th><td><u>#       define <dfn class="macro" id="_M/R200_VTX_DISCRETE_FOG" data-ref="_M/R200_VTX_DISCRETE_FOG">R200_VTX_DISCRETE_FOG</dfn>		(1&lt;&lt;8)</u></td></tr>
<tr><th id="3239">3239</th><td><u>#       define <dfn class="macro" id="_M/R200_VTX_SHININESS_0" data-ref="_M/R200_VTX_SHININESS_0">R200_VTX_SHININESS_0</dfn>		(1&lt;&lt;9)</u></td></tr>
<tr><th id="3240">3240</th><td><u>#       define <dfn class="macro" id="_M/R200_VTX_SHININESS_1" data-ref="_M/R200_VTX_SHININESS_1">R200_VTX_SHININESS_1</dfn>		(1&lt;&lt;10)</u></td></tr>
<tr><th id="3241">3241</th><td><u>#       define   <dfn class="macro" id="_M/R200_VTX_COLOR_NOT_PRESENT" data-ref="_M/R200_VTX_COLOR_NOT_PRESENT">R200_VTX_COLOR_NOT_PRESENT</dfn>	0</u></td></tr>
<tr><th id="3242">3242</th><td><u>#       define   <dfn class="macro" id="_M/R200_VTX_PK_RGBA" data-ref="_M/R200_VTX_PK_RGBA">R200_VTX_PK_RGBA</dfn>		1</u></td></tr>
<tr><th id="3243">3243</th><td><u>#       define   <dfn class="macro" id="_M/R200_VTX_FP_RGB" data-ref="_M/R200_VTX_FP_RGB">R200_VTX_FP_RGB</dfn>		2</u></td></tr>
<tr><th id="3244">3244</th><td><u>#       define   <dfn class="macro" id="_M/R200_VTX_FP_RGBA" data-ref="_M/R200_VTX_FP_RGBA">R200_VTX_FP_RGBA</dfn>		3</u></td></tr>
<tr><th id="3245">3245</th><td><u>#       define   <dfn class="macro" id="_M/R200_VTX_COLOR_MASK" data-ref="_M/R200_VTX_COLOR_MASK">R200_VTX_COLOR_MASK</dfn>		3</u></td></tr>
<tr><th id="3246">3246</th><td><u>#       define <dfn class="macro" id="_M/R200_VTX_COLOR_0_SHIFT" data-ref="_M/R200_VTX_COLOR_0_SHIFT">R200_VTX_COLOR_0_SHIFT</dfn>		11</u></td></tr>
<tr><th id="3247">3247</th><td><u>#       define <dfn class="macro" id="_M/R200_VTX_COLOR_1_SHIFT" data-ref="_M/R200_VTX_COLOR_1_SHIFT">R200_VTX_COLOR_1_SHIFT</dfn>		13</u></td></tr>
<tr><th id="3248">3248</th><td><u>#       define <dfn class="macro" id="_M/R200_VTX_COLOR_2_SHIFT" data-ref="_M/R200_VTX_COLOR_2_SHIFT">R200_VTX_COLOR_2_SHIFT</dfn>		15</u></td></tr>
<tr><th id="3249">3249</th><td><u>#       define <dfn class="macro" id="_M/R200_VTX_COLOR_3_SHIFT" data-ref="_M/R200_VTX_COLOR_3_SHIFT">R200_VTX_COLOR_3_SHIFT</dfn>		17</u></td></tr>
<tr><th id="3250">3250</th><td><u>#       define <dfn class="macro" id="_M/R200_VTX_COLOR_4_SHIFT" data-ref="_M/R200_VTX_COLOR_4_SHIFT">R200_VTX_COLOR_4_SHIFT</dfn>		19</u></td></tr>
<tr><th id="3251">3251</th><td><u>#       define <dfn class="macro" id="_M/R200_VTX_COLOR_5_SHIFT" data-ref="_M/R200_VTX_COLOR_5_SHIFT">R200_VTX_COLOR_5_SHIFT</dfn>		21</u></td></tr>
<tr><th id="3252">3252</th><td><u>#       define <dfn class="macro" id="_M/R200_VTX_COLOR_6_SHIFT" data-ref="_M/R200_VTX_COLOR_6_SHIFT">R200_VTX_COLOR_6_SHIFT</dfn>		23</u></td></tr>
<tr><th id="3253">3253</th><td><u>#       define <dfn class="macro" id="_M/R200_VTX_COLOR_7_SHIFT" data-ref="_M/R200_VTX_COLOR_7_SHIFT">R200_VTX_COLOR_7_SHIFT</dfn>		25</u></td></tr>
<tr><th id="3254">3254</th><td><u>#       define <dfn class="macro" id="_M/R200_VTX_XY1" data-ref="_M/R200_VTX_XY1">R200_VTX_XY1</dfn>			(1&lt;&lt;28)</u></td></tr>
<tr><th id="3255">3255</th><td><u>#       define <dfn class="macro" id="_M/R200_VTX_Z1" data-ref="_M/R200_VTX_Z1">R200_VTX_Z1</dfn>			(1&lt;&lt;29)</u></td></tr>
<tr><th id="3256">3256</th><td><u>#       define <dfn class="macro" id="_M/R200_VTX_W1" data-ref="_M/R200_VTX_W1">R200_VTX_W1</dfn>			(1&lt;&lt;30)</u></td></tr>
<tr><th id="3257">3257</th><td><u>#       define <dfn class="macro" id="_M/R200_VTX_N1" data-ref="_M/R200_VTX_N1">R200_VTX_N1</dfn>			(1&lt;&lt;31)</u></td></tr>
<tr><th id="3258">3258</th><td><u>#define <dfn class="macro" id="_M/R200_SE_VTX_FMT_1" data-ref="_M/R200_SE_VTX_FMT_1">R200_SE_VTX_FMT_1</dfn>			0x208c</u></td></tr>
<tr><th id="3259">3259</th><td><u>#       define <dfn class="macro" id="_M/R200_VTX_TEX0_COMP_CNT_SHIFT" data-ref="_M/R200_VTX_TEX0_COMP_CNT_SHIFT">R200_VTX_TEX0_COMP_CNT_SHIFT</dfn>	0</u></td></tr>
<tr><th id="3260">3260</th><td><u>#       define <dfn class="macro" id="_M/R200_VTX_TEX1_COMP_CNT_SHIFT" data-ref="_M/R200_VTX_TEX1_COMP_CNT_SHIFT">R200_VTX_TEX1_COMP_CNT_SHIFT</dfn>	3</u></td></tr>
<tr><th id="3261">3261</th><td><u>#       define <dfn class="macro" id="_M/R200_VTX_TEX2_COMP_CNT_SHIFT" data-ref="_M/R200_VTX_TEX2_COMP_CNT_SHIFT">R200_VTX_TEX2_COMP_CNT_SHIFT</dfn>	6</u></td></tr>
<tr><th id="3262">3262</th><td><u>#       define <dfn class="macro" id="_M/R200_VTX_TEX3_COMP_CNT_SHIFT" data-ref="_M/R200_VTX_TEX3_COMP_CNT_SHIFT">R200_VTX_TEX3_COMP_CNT_SHIFT</dfn>	9</u></td></tr>
<tr><th id="3263">3263</th><td><u>#       define <dfn class="macro" id="_M/R200_VTX_TEX4_COMP_CNT_SHIFT" data-ref="_M/R200_VTX_TEX4_COMP_CNT_SHIFT">R200_VTX_TEX4_COMP_CNT_SHIFT</dfn>	12</u></td></tr>
<tr><th id="3264">3264</th><td><u>#       define <dfn class="macro" id="_M/R200_VTX_TEX5_COMP_CNT_SHIFT" data-ref="_M/R200_VTX_TEX5_COMP_CNT_SHIFT">R200_VTX_TEX5_COMP_CNT_SHIFT</dfn>	15</u></td></tr>
<tr><th id="3265">3265</th><td></td></tr>
<tr><th id="3266">3266</th><td><u>#define <dfn class="macro" id="_M/R200_SE_TCL_OUTPUT_VTX_FMT_0" data-ref="_M/R200_SE_TCL_OUTPUT_VTX_FMT_0">R200_SE_TCL_OUTPUT_VTX_FMT_0</dfn>		0x2090</u></td></tr>
<tr><th id="3267">3267</th><td><u>#define <dfn class="macro" id="_M/R200_SE_TCL_OUTPUT_VTX_FMT_1" data-ref="_M/R200_SE_TCL_OUTPUT_VTX_FMT_1">R200_SE_TCL_OUTPUT_VTX_FMT_1</dfn>		0x2094</u></td></tr>
<tr><th id="3268">3268</th><td><u>#define <dfn class="macro" id="_M/R200_SE_TCL_OUTPUT_VTX_COMP_SEL" data-ref="_M/R200_SE_TCL_OUTPUT_VTX_COMP_SEL">R200_SE_TCL_OUTPUT_VTX_COMP_SEL</dfn>		0x2250</u></td></tr>
<tr><th id="3269">3269</th><td><u>#       define <dfn class="macro" id="_M/R200_OUTPUT_XYZW" data-ref="_M/R200_OUTPUT_XYZW">R200_OUTPUT_XYZW</dfn>			(1&lt;&lt;0)</u></td></tr>
<tr><th id="3270">3270</th><td><u>#       define <dfn class="macro" id="_M/R200_OUTPUT_COLOR_0" data-ref="_M/R200_OUTPUT_COLOR_0">R200_OUTPUT_COLOR_0</dfn>		(1&lt;&lt;8)</u></td></tr>
<tr><th id="3271">3271</th><td><u>#       define <dfn class="macro" id="_M/R200_OUTPUT_COLOR_1" data-ref="_M/R200_OUTPUT_COLOR_1">R200_OUTPUT_COLOR_1</dfn>		(1&lt;&lt;9)</u></td></tr>
<tr><th id="3272">3272</th><td><u>#       define <dfn class="macro" id="_M/R200_OUTPUT_TEX_0" data-ref="_M/R200_OUTPUT_TEX_0">R200_OUTPUT_TEX_0</dfn>		(1&lt;&lt;16)</u></td></tr>
<tr><th id="3273">3273</th><td><u>#       define <dfn class="macro" id="_M/R200_OUTPUT_TEX_1" data-ref="_M/R200_OUTPUT_TEX_1">R200_OUTPUT_TEX_1</dfn>		(1&lt;&lt;17)</u></td></tr>
<tr><th id="3274">3274</th><td><u>#       define <dfn class="macro" id="_M/R200_OUTPUT_TEX_2" data-ref="_M/R200_OUTPUT_TEX_2">R200_OUTPUT_TEX_2</dfn>		(1&lt;&lt;18)</u></td></tr>
<tr><th id="3275">3275</th><td><u>#       define <dfn class="macro" id="_M/R200_OUTPUT_TEX_3" data-ref="_M/R200_OUTPUT_TEX_3">R200_OUTPUT_TEX_3</dfn>		(1&lt;&lt;19)</u></td></tr>
<tr><th id="3276">3276</th><td><u>#       define <dfn class="macro" id="_M/R200_OUTPUT_TEX_4" data-ref="_M/R200_OUTPUT_TEX_4">R200_OUTPUT_TEX_4</dfn>		(1&lt;&lt;20)</u></td></tr>
<tr><th id="3277">3277</th><td><u>#       define <dfn class="macro" id="_M/R200_OUTPUT_TEX_5" data-ref="_M/R200_OUTPUT_TEX_5">R200_OUTPUT_TEX_5</dfn>		(1&lt;&lt;21)</u></td></tr>
<tr><th id="3278">3278</th><td><u>#       define <dfn class="macro" id="_M/R200_OUTPUT_TEX_MASK" data-ref="_M/R200_OUTPUT_TEX_MASK">R200_OUTPUT_TEX_MASK</dfn>		(0x3f&lt;&lt;16)</u></td></tr>
<tr><th id="3279">3279</th><td><u>#       define <dfn class="macro" id="_M/R200_OUTPUT_DISCRETE_FOG" data-ref="_M/R200_OUTPUT_DISCRETE_FOG">R200_OUTPUT_DISCRETE_FOG</dfn>		(1&lt;&lt;24)</u></td></tr>
<tr><th id="3280">3280</th><td><u>#       define <dfn class="macro" id="_M/R200_OUTPUT_PT_SIZE" data-ref="_M/R200_OUTPUT_PT_SIZE">R200_OUTPUT_PT_SIZE</dfn>		(1&lt;&lt;25)</u></td></tr>
<tr><th id="3281">3281</th><td><u>#       define <dfn class="macro" id="_M/R200_FORCE_INORDER_PROC" data-ref="_M/R200_FORCE_INORDER_PROC">R200_FORCE_INORDER_PROC</dfn>		(1&lt;&lt;31)</u></td></tr>
<tr><th id="3282">3282</th><td><u>#define <dfn class="macro" id="_M/R200_PP_CNTL_X" data-ref="_M/R200_PP_CNTL_X">R200_PP_CNTL_X</dfn>				0x2cc4</u></td></tr>
<tr><th id="3283">3283</th><td><u>#define <dfn class="macro" id="_M/R200_PP_TXMULTI_CTL_0" data-ref="_M/R200_PP_TXMULTI_CTL_0">R200_PP_TXMULTI_CTL_0</dfn>			0x2c1c</u></td></tr>
<tr><th id="3284">3284</th><td><u>#define <dfn class="macro" id="_M/R200_PP_TXMULTI_CTL_1" data-ref="_M/R200_PP_TXMULTI_CTL_1">R200_PP_TXMULTI_CTL_1</dfn>			0x2c3c</u></td></tr>
<tr><th id="3285">3285</th><td><u>#define <dfn class="macro" id="_M/R200_PP_TXMULTI_CTL_2" data-ref="_M/R200_PP_TXMULTI_CTL_2">R200_PP_TXMULTI_CTL_2</dfn>			0x2c5c</u></td></tr>
<tr><th id="3286">3286</th><td><u>#define <dfn class="macro" id="_M/R200_PP_TXMULTI_CTL_3" data-ref="_M/R200_PP_TXMULTI_CTL_3">R200_PP_TXMULTI_CTL_3</dfn>			0x2c7c</u></td></tr>
<tr><th id="3287">3287</th><td><u>#define <dfn class="macro" id="_M/R200_PP_TXMULTI_CTL_4" data-ref="_M/R200_PP_TXMULTI_CTL_4">R200_PP_TXMULTI_CTL_4</dfn>			0x2c9c</u></td></tr>
<tr><th id="3288">3288</th><td><u>#define <dfn class="macro" id="_M/R200_PP_TXMULTI_CTL_5" data-ref="_M/R200_PP_TXMULTI_CTL_5">R200_PP_TXMULTI_CTL_5</dfn>			0x2cbc</u></td></tr>
<tr><th id="3289">3289</th><td><u>#define <dfn class="macro" id="_M/R200_SE_VTX_STATE_CNTL" data-ref="_M/R200_SE_VTX_STATE_CNTL">R200_SE_VTX_STATE_CNTL</dfn>			0x2180</u></td></tr>
<tr><th id="3290">3290</th><td><u>#       define <dfn class="macro" id="_M/R200_UPDATE_USER_COLOR_0_ENA_MASK" data-ref="_M/R200_UPDATE_USER_COLOR_0_ENA_MASK">R200_UPDATE_USER_COLOR_0_ENA_MASK</dfn> (1&lt;&lt;16)</u></td></tr>
<tr><th id="3291">3291</th><td></td></tr>
<tr><th id="3292">3292</th><td>				<i>/* Registers for CP and Microcode Engine */</i></td></tr>
<tr><th id="3293">3293</th><td><u>#define <dfn class="macro" id="_M/RADEON_CP_ME_RAM_ADDR" data-ref="_M/RADEON_CP_ME_RAM_ADDR">RADEON_CP_ME_RAM_ADDR</dfn>               0x07d4</u></td></tr>
<tr><th id="3294">3294</th><td><u>#define <dfn class="macro" id="_M/RADEON_CP_ME_RAM_RADDR" data-ref="_M/RADEON_CP_ME_RAM_RADDR">RADEON_CP_ME_RAM_RADDR</dfn>              0x07d8</u></td></tr>
<tr><th id="3295">3295</th><td><u>#define <dfn class="macro" id="_M/RADEON_CP_ME_RAM_DATAH" data-ref="_M/RADEON_CP_ME_RAM_DATAH">RADEON_CP_ME_RAM_DATAH</dfn>              0x07dc</u></td></tr>
<tr><th id="3296">3296</th><td><u>#define <dfn class="macro" id="_M/RADEON_CP_ME_RAM_DATAL" data-ref="_M/RADEON_CP_ME_RAM_DATAL">RADEON_CP_ME_RAM_DATAL</dfn>              0x07e0</u></td></tr>
<tr><th id="3297">3297</th><td></td></tr>
<tr><th id="3298">3298</th><td><u>#define <dfn class="macro" id="_M/RADEON_CP_RB_BASE" data-ref="_M/RADEON_CP_RB_BASE">RADEON_CP_RB_BASE</dfn>                   0x0700</u></td></tr>
<tr><th id="3299">3299</th><td><u>#define <dfn class="macro" id="_M/RADEON_CP_RB_CNTL" data-ref="_M/RADEON_CP_RB_CNTL">RADEON_CP_RB_CNTL</dfn>                   0x0704</u></td></tr>
<tr><th id="3300">3300</th><td><u>#	define <dfn class="macro" id="_M/RADEON_RB_BUFSZ_SHIFT" data-ref="_M/RADEON_RB_BUFSZ_SHIFT">RADEON_RB_BUFSZ_SHIFT</dfn>		0</u></td></tr>
<tr><th id="3301">3301</th><td><u>#	define <dfn class="macro" id="_M/RADEON_RB_BUFSZ_MASK" data-ref="_M/RADEON_RB_BUFSZ_MASK">RADEON_RB_BUFSZ_MASK</dfn>		(0x3f &lt;&lt; 0)</u></td></tr>
<tr><th id="3302">3302</th><td><u>#	define <dfn class="macro" id="_M/RADEON_RB_BLKSZ_SHIFT" data-ref="_M/RADEON_RB_BLKSZ_SHIFT">RADEON_RB_BLKSZ_SHIFT</dfn>		8</u></td></tr>
<tr><th id="3303">3303</th><td><u>#	define <dfn class="macro" id="_M/RADEON_RB_BLKSZ_MASK" data-ref="_M/RADEON_RB_BLKSZ_MASK">RADEON_RB_BLKSZ_MASK</dfn>		(0x3f &lt;&lt; 8)</u></td></tr>
<tr><th id="3304">3304</th><td><u>#	define <dfn class="macro" id="_M/RADEON_BUF_SWAP_32BIT" data-ref="_M/RADEON_BUF_SWAP_32BIT">RADEON_BUF_SWAP_32BIT</dfn>		(2 &lt;&lt; 16)</u></td></tr>
<tr><th id="3305">3305</th><td><u>#	define <dfn class="macro" id="_M/RADEON_MAX_FETCH_SHIFT" data-ref="_M/RADEON_MAX_FETCH_SHIFT">RADEON_MAX_FETCH_SHIFT</dfn>		18</u></td></tr>
<tr><th id="3306">3306</th><td><u>#	define <dfn class="macro" id="_M/RADEON_MAX_FETCH_MASK" data-ref="_M/RADEON_MAX_FETCH_MASK">RADEON_MAX_FETCH_MASK</dfn>		(0x3 &lt;&lt; 18)</u></td></tr>
<tr><th id="3307">3307</th><td><u>#	define <dfn class="macro" id="_M/RADEON_RB_NO_UPDATE" data-ref="_M/RADEON_RB_NO_UPDATE">RADEON_RB_NO_UPDATE</dfn>		(1 &lt;&lt; 27)</u></td></tr>
<tr><th id="3308">3308</th><td><u>#	define <dfn class="macro" id="_M/RADEON_RB_RPTR_WR_ENA" data-ref="_M/RADEON_RB_RPTR_WR_ENA">RADEON_RB_RPTR_WR_ENA</dfn>		(1 &lt;&lt; 31)</u></td></tr>
<tr><th id="3309">3309</th><td><u>#define <dfn class="macro" id="_M/RADEON_CP_RB_RPTR_ADDR" data-ref="_M/RADEON_CP_RB_RPTR_ADDR">RADEON_CP_RB_RPTR_ADDR</dfn>              0x070c</u></td></tr>
<tr><th id="3310">3310</th><td><u>#define <dfn class="macro" id="_M/RADEON_CP_RB_RPTR" data-ref="_M/RADEON_CP_RB_RPTR">RADEON_CP_RB_RPTR</dfn>                   0x0710</u></td></tr>
<tr><th id="3311">3311</th><td><u>#define <dfn class="macro" id="_M/RADEON_CP_RB_WPTR" data-ref="_M/RADEON_CP_RB_WPTR">RADEON_CP_RB_WPTR</dfn>                   0x0714</u></td></tr>
<tr><th id="3312">3312</th><td><u>#define <dfn class="macro" id="_M/RADEON_CP_RB_RPTR_WR" data-ref="_M/RADEON_CP_RB_RPTR_WR">RADEON_CP_RB_RPTR_WR</dfn>                0x071c</u></td></tr>
<tr><th id="3313">3313</th><td></td></tr>
<tr><th id="3314">3314</th><td><u>#define <dfn class="macro" id="_M/RADEON_SCRATCH_UMSK" data-ref="_M/RADEON_SCRATCH_UMSK">RADEON_SCRATCH_UMSK</dfn>		    0x0770</u></td></tr>
<tr><th id="3315">3315</th><td><u>#define <dfn class="macro" id="_M/RADEON_SCRATCH_ADDR" data-ref="_M/RADEON_SCRATCH_ADDR">RADEON_SCRATCH_ADDR</dfn>		    0x0774</u></td></tr>
<tr><th id="3316">3316</th><td></td></tr>
<tr><th id="3317">3317</th><td><u>#define <dfn class="macro" id="_M/R600_CP_RB_BASE" data-ref="_M/R600_CP_RB_BASE">R600_CP_RB_BASE</dfn>                     0xc100</u></td></tr>
<tr><th id="3318">3318</th><td><u>#define <dfn class="macro" id="_M/R600_CP_RB_CNTL" data-ref="_M/R600_CP_RB_CNTL">R600_CP_RB_CNTL</dfn>                     0xc104</u></td></tr>
<tr><th id="3319">3319</th><td><u>#       define <dfn class="macro" id="_M/R600_RB_BUFSZ" data-ref="_M/R600_RB_BUFSZ">R600_RB_BUFSZ</dfn>(x)             ((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="3320">3320</th><td><u>#       define <dfn class="macro" id="_M/R600_RB_BLKSZ" data-ref="_M/R600_RB_BLKSZ">R600_RB_BLKSZ</dfn>(x)             ((x) &lt;&lt; 8)</u></td></tr>
<tr><th id="3321">3321</th><td><u>#       define <dfn class="macro" id="_M/R600_RB_NO_UPDATE" data-ref="_M/R600_RB_NO_UPDATE">R600_RB_NO_UPDATE</dfn>            (1 &lt;&lt; 27)</u></td></tr>
<tr><th id="3322">3322</th><td><u>#       define <dfn class="macro" id="_M/R600_RB_RPTR_WR_ENA" data-ref="_M/R600_RB_RPTR_WR_ENA">R600_RB_RPTR_WR_ENA</dfn>          (1 &lt;&lt; 31)</u></td></tr>
<tr><th id="3323">3323</th><td><u>#define <dfn class="macro" id="_M/R600_CP_RB_RPTR_WR" data-ref="_M/R600_CP_RB_RPTR_WR">R600_CP_RB_RPTR_WR</dfn>                  0xc108</u></td></tr>
<tr><th id="3324">3324</th><td><u>#define <dfn class="macro" id="_M/R600_CP_RB_RPTR_ADDR" data-ref="_M/R600_CP_RB_RPTR_ADDR">R600_CP_RB_RPTR_ADDR</dfn>                0xc10c</u></td></tr>
<tr><th id="3325">3325</th><td><u>#define <dfn class="macro" id="_M/R600_CP_RB_RPTR_ADDR_HI" data-ref="_M/R600_CP_RB_RPTR_ADDR_HI">R600_CP_RB_RPTR_ADDR_HI</dfn>             0xc110</u></td></tr>
<tr><th id="3326">3326</th><td><u>#define <dfn class="macro" id="_M/R600_CP_RB_WPTR" data-ref="_M/R600_CP_RB_WPTR">R600_CP_RB_WPTR</dfn>                     0xc114</u></td></tr>
<tr><th id="3327">3327</th><td><u>#define <dfn class="macro" id="_M/R600_CP_RB_WPTR_ADDR" data-ref="_M/R600_CP_RB_WPTR_ADDR">R600_CP_RB_WPTR_ADDR</dfn>                0xc118</u></td></tr>
<tr><th id="3328">3328</th><td><u>#define <dfn class="macro" id="_M/R600_CP_RB_WPTR_ADDR_HI" data-ref="_M/R600_CP_RB_WPTR_ADDR_HI">R600_CP_RB_WPTR_ADDR_HI</dfn>             0xc11c</u></td></tr>
<tr><th id="3329">3329</th><td><u>#define <dfn class="macro" id="_M/R600_CP_RB_RPTR" data-ref="_M/R600_CP_RB_RPTR">R600_CP_RB_RPTR</dfn>                     0x8700</u></td></tr>
<tr><th id="3330">3330</th><td><u>#define <dfn class="macro" id="_M/R600_CP_RB_WPTR_DELAY" data-ref="_M/R600_CP_RB_WPTR_DELAY">R600_CP_RB_WPTR_DELAY</dfn>               0x8704</u></td></tr>
<tr><th id="3331">3331</th><td></td></tr>
<tr><th id="3332">3332</th><td><u>#define <dfn class="macro" id="_M/RADEON_CP_IB_BASE" data-ref="_M/RADEON_CP_IB_BASE">RADEON_CP_IB_BASE</dfn>                   0x0738</u></td></tr>
<tr><th id="3333">3333</th><td><u>#define <dfn class="macro" id="_M/RADEON_CP_IB_BUFSZ" data-ref="_M/RADEON_CP_IB_BUFSZ">RADEON_CP_IB_BUFSZ</dfn>                  0x073c</u></td></tr>
<tr><th id="3334">3334</th><td></td></tr>
<tr><th id="3335">3335</th><td><u>#define <dfn class="macro" id="_M/RADEON_CP_CSQ_CNTL" data-ref="_M/RADEON_CP_CSQ_CNTL">RADEON_CP_CSQ_CNTL</dfn>                  0x0740</u></td></tr>
<tr><th id="3336">3336</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CSQ_CNT_PRIMARY_MASK" data-ref="_M/RADEON_CSQ_CNT_PRIMARY_MASK">RADEON_CSQ_CNT_PRIMARY_MASK</dfn>     (0xff &lt;&lt; 0)</u></td></tr>
<tr><th id="3337">3337</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CSQ_PRIDIS_INDDIS" data-ref="_M/RADEON_CSQ_PRIDIS_INDDIS">RADEON_CSQ_PRIDIS_INDDIS</dfn>        (0    &lt;&lt; 28)</u></td></tr>
<tr><th id="3338">3338</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CSQ_PRIPIO_INDDIS" data-ref="_M/RADEON_CSQ_PRIPIO_INDDIS">RADEON_CSQ_PRIPIO_INDDIS</dfn>        (1    &lt;&lt; 28)</u></td></tr>
<tr><th id="3339">3339</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CSQ_PRIBM_INDDIS" data-ref="_M/RADEON_CSQ_PRIBM_INDDIS">RADEON_CSQ_PRIBM_INDDIS</dfn>         (2    &lt;&lt; 28)</u></td></tr>
<tr><th id="3340">3340</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CSQ_PRIPIO_INDBM" data-ref="_M/RADEON_CSQ_PRIPIO_INDBM">RADEON_CSQ_PRIPIO_INDBM</dfn>         (3    &lt;&lt; 28)</u></td></tr>
<tr><th id="3341">3341</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CSQ_PRIBM_INDBM" data-ref="_M/RADEON_CSQ_PRIBM_INDBM">RADEON_CSQ_PRIBM_INDBM</dfn>          (4    &lt;&lt; 28)</u></td></tr>
<tr><th id="3342">3342</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CSQ_PRIPIO_INDPIO" data-ref="_M/RADEON_CSQ_PRIPIO_INDPIO">RADEON_CSQ_PRIPIO_INDPIO</dfn>        (15   &lt;&lt; 28)</u></td></tr>
<tr><th id="3343">3343</th><td></td></tr>
<tr><th id="3344">3344</th><td><u>#define <dfn class="macro" id="_M/R300_CP_RESYNC_ADDR" data-ref="_M/R300_CP_RESYNC_ADDR">R300_CP_RESYNC_ADDR</dfn>                 0x778</u></td></tr>
<tr><th id="3345">3345</th><td><u>#define <dfn class="macro" id="_M/R300_CP_RESYNC_DATA" data-ref="_M/R300_CP_RESYNC_DATA">R300_CP_RESYNC_DATA</dfn>                 0x77c</u></td></tr>
<tr><th id="3346">3346</th><td></td></tr>
<tr><th id="3347">3347</th><td><u>#define <dfn class="macro" id="_M/RADEON_CP_CSQ_STAT" data-ref="_M/RADEON_CP_CSQ_STAT">RADEON_CP_CSQ_STAT</dfn>                  0x07f8</u></td></tr>
<tr><th id="3348">3348</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CSQ_RPTR_PRIMARY_MASK" data-ref="_M/RADEON_CSQ_RPTR_PRIMARY_MASK">RADEON_CSQ_RPTR_PRIMARY_MASK</dfn>    (0xff &lt;&lt;  0)</u></td></tr>
<tr><th id="3349">3349</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CSQ_WPTR_PRIMARY_MASK" data-ref="_M/RADEON_CSQ_WPTR_PRIMARY_MASK">RADEON_CSQ_WPTR_PRIMARY_MASK</dfn>    (0xff &lt;&lt;  8)</u></td></tr>
<tr><th id="3350">3350</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CSQ_RPTR_INDIRECT_MASK" data-ref="_M/RADEON_CSQ_RPTR_INDIRECT_MASK">RADEON_CSQ_RPTR_INDIRECT_MASK</dfn>   (0xff &lt;&lt; 16)</u></td></tr>
<tr><th id="3351">3351</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CSQ_WPTR_INDIRECT_MASK" data-ref="_M/RADEON_CSQ_WPTR_INDIRECT_MASK">RADEON_CSQ_WPTR_INDIRECT_MASK</dfn>   (0xff &lt;&lt; 24)</u></td></tr>
<tr><th id="3352">3352</th><td><u>#define <dfn class="macro" id="_M/RADEON_CP_CSQ2_STAT" data-ref="_M/RADEON_CP_CSQ2_STAT">RADEON_CP_CSQ2_STAT</dfn>                  0x07fc</u></td></tr>
<tr><th id="3353">3353</th><td><u>#define <dfn class="macro" id="_M/RADEON_CP_CSQ_ADDR" data-ref="_M/RADEON_CP_CSQ_ADDR">RADEON_CP_CSQ_ADDR</dfn>                  0x07f0</u></td></tr>
<tr><th id="3354">3354</th><td><u>#define <dfn class="macro" id="_M/RADEON_CP_CSQ_DATA" data-ref="_M/RADEON_CP_CSQ_DATA">RADEON_CP_CSQ_DATA</dfn>                  0x07f4</u></td></tr>
<tr><th id="3355">3355</th><td><u>#define <dfn class="macro" id="_M/RADEON_CP_CSQ_APER_PRIMARY" data-ref="_M/RADEON_CP_CSQ_APER_PRIMARY">RADEON_CP_CSQ_APER_PRIMARY</dfn>          0x1000</u></td></tr>
<tr><th id="3356">3356</th><td><u>#define <dfn class="macro" id="_M/RADEON_CP_CSQ_APER_INDIRECT" data-ref="_M/RADEON_CP_CSQ_APER_INDIRECT">RADEON_CP_CSQ_APER_INDIRECT</dfn>         0x1300</u></td></tr>
<tr><th id="3357">3357</th><td></td></tr>
<tr><th id="3358">3358</th><td><u>#define <dfn class="macro" id="_M/RADEON_CP_RB_WPTR_DELAY" data-ref="_M/RADEON_CP_RB_WPTR_DELAY">RADEON_CP_RB_WPTR_DELAY</dfn>             0x0718</u></td></tr>
<tr><th id="3359">3359</th><td><u>#       define <dfn class="macro" id="_M/RADEON_PRE_WRITE_TIMER_SHIFT" data-ref="_M/RADEON_PRE_WRITE_TIMER_SHIFT">RADEON_PRE_WRITE_TIMER_SHIFT</dfn>    0</u></td></tr>
<tr><th id="3360">3360</th><td><u>#       define <dfn class="macro" id="_M/RADEON_PRE_WRITE_LIMIT_SHIFT" data-ref="_M/RADEON_PRE_WRITE_LIMIT_SHIFT">RADEON_PRE_WRITE_LIMIT_SHIFT</dfn>    23</u></td></tr>
<tr><th id="3361">3361</th><td><u>#define <dfn class="macro" id="_M/RADEON_CP_CSQ_MODE" data-ref="_M/RADEON_CP_CSQ_MODE">RADEON_CP_CSQ_MODE</dfn>		0x0744</u></td></tr>
<tr><th id="3362">3362</th><td><u>#	define <dfn class="macro" id="_M/RADEON_INDIRECT2_START_SHIFT" data-ref="_M/RADEON_INDIRECT2_START_SHIFT">RADEON_INDIRECT2_START_SHIFT</dfn>	0</u></td></tr>
<tr><th id="3363">3363</th><td><u>#	define <dfn class="macro" id="_M/RADEON_INDIRECT2_START_MASK" data-ref="_M/RADEON_INDIRECT2_START_MASK">RADEON_INDIRECT2_START_MASK</dfn>	(0x7f &lt;&lt; 0)</u></td></tr>
<tr><th id="3364">3364</th><td><u>#	define <dfn class="macro" id="_M/RADEON_INDIRECT1_START_SHIFT" data-ref="_M/RADEON_INDIRECT1_START_SHIFT">RADEON_INDIRECT1_START_SHIFT</dfn>	8</u></td></tr>
<tr><th id="3365">3365</th><td><u>#	define <dfn class="macro" id="_M/RADEON_INDIRECT1_START_MASK" data-ref="_M/RADEON_INDIRECT1_START_MASK">RADEON_INDIRECT1_START_MASK</dfn>	(0x7f &lt;&lt; 8)</u></td></tr>
<tr><th id="3366">3366</th><td></td></tr>
<tr><th id="3367">3367</th><td><u>#define <dfn class="macro" id="_M/RADEON_AIC_CNTL" data-ref="_M/RADEON_AIC_CNTL">RADEON_AIC_CNTL</dfn>                     0x01d0</u></td></tr>
<tr><th id="3368">3368</th><td><u>#       define <dfn class="macro" id="_M/RADEON_PCIGART_TRANSLATE_EN" data-ref="_M/RADEON_PCIGART_TRANSLATE_EN">RADEON_PCIGART_TRANSLATE_EN</dfn>     (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="3369">3369</th><td><u>#       define <dfn class="macro" id="_M/RADEON_DIS_OUT_OF_PCI_GART_ACCESS" data-ref="_M/RADEON_DIS_OUT_OF_PCI_GART_ACCESS">RADEON_DIS_OUT_OF_PCI_GART_ACCESS</dfn>     (1 &lt;&lt; 1)</u></td></tr>
<tr><th id="3370">3370</th><td><u>#	define <dfn class="macro" id="_M/RS400_MSI_REARM" data-ref="_M/RS400_MSI_REARM">RS400_MSI_REARM</dfn>	                (1 &lt;&lt; 3) /* rs400/rs480 */</u></td></tr>
<tr><th id="3371">3371</th><td><u>#define <dfn class="macro" id="_M/RADEON_AIC_LO_ADDR" data-ref="_M/RADEON_AIC_LO_ADDR">RADEON_AIC_LO_ADDR</dfn>                  0x01dc</u></td></tr>
<tr><th id="3372">3372</th><td><u>#define <dfn class="macro" id="_M/RADEON_AIC_PT_BASE" data-ref="_M/RADEON_AIC_PT_BASE">RADEON_AIC_PT_BASE</dfn>		0x01d8</u></td></tr>
<tr><th id="3373">3373</th><td><u>#define <dfn class="macro" id="_M/RADEON_AIC_HI_ADDR" data-ref="_M/RADEON_AIC_HI_ADDR">RADEON_AIC_HI_ADDR</dfn>		0x01e0</u></td></tr>
<tr><th id="3374">3374</th><td></td></tr>
<tr><th id="3375">3375</th><td></td></tr>
<tr><th id="3376">3376</th><td></td></tr>
<tr><th id="3377">3377</th><td>				<i>/* Constants */</i></td></tr>
<tr><th id="3378">3378</th><td><i>/* #define RADEON_LAST_FRAME_REG               RADEON_GUI_SCRATCH_REG0 */</i></td></tr>
<tr><th id="3379">3379</th><td><i>/* efine RADEON_LAST_CLEAR_REG               RADEON_GUI_SCRATCH_REG2 */</i></td></tr>
<tr><th id="3380">3380</th><td></td></tr>
<tr><th id="3381">3381</th><td></td></tr>
<tr><th id="3382">3382</th><td></td></tr>
<tr><th id="3383">3383</th><td>				<i>/* CP packet types */</i></td></tr>
<tr><th id="3384">3384</th><td><u>#define <dfn class="macro" id="_M/RADEON_CP_PACKET0" data-ref="_M/RADEON_CP_PACKET0">RADEON_CP_PACKET0</dfn>                           0x00000000</u></td></tr>
<tr><th id="3385">3385</th><td><u>#define <dfn class="macro" id="_M/RADEON_CP_PACKET1" data-ref="_M/RADEON_CP_PACKET1">RADEON_CP_PACKET1</dfn>                           0x40000000</u></td></tr>
<tr><th id="3386">3386</th><td><u>#define <dfn class="macro" id="_M/RADEON_CP_PACKET2" data-ref="_M/RADEON_CP_PACKET2">RADEON_CP_PACKET2</dfn>                           0x80000000</u></td></tr>
<tr><th id="3387">3387</th><td><u>#define <dfn class="macro" id="_M/RADEON_CP_PACKET3" data-ref="_M/RADEON_CP_PACKET3">RADEON_CP_PACKET3</dfn>                           0xC0000000</u></td></tr>
<tr><th id="3388">3388</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CP_PACKET_MASK" data-ref="_M/RADEON_CP_PACKET_MASK">RADEON_CP_PACKET_MASK</dfn>                0xC0000000</u></td></tr>
<tr><th id="3389">3389</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CP_PACKET_COUNT_MASK" data-ref="_M/RADEON_CP_PACKET_COUNT_MASK">RADEON_CP_PACKET_COUNT_MASK</dfn>          0x3fff0000</u></td></tr>
<tr><th id="3390">3390</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CP_PACKET_MAX_DWORDS" data-ref="_M/RADEON_CP_PACKET_MAX_DWORDS">RADEON_CP_PACKET_MAX_DWORDS</dfn>          (1 &lt;&lt; 12)</u></td></tr>
<tr><th id="3391">3391</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CP_PACKET0_REG_MASK" data-ref="_M/RADEON_CP_PACKET0_REG_MASK">RADEON_CP_PACKET0_REG_MASK</dfn>           0x000007ff</u></td></tr>
<tr><th id="3392">3392</th><td><u>#       define <dfn class="macro" id="_M/R300_CP_PACKET0_REG_MASK" data-ref="_M/R300_CP_PACKET0_REG_MASK">R300_CP_PACKET0_REG_MASK</dfn>             0x00001fff</u></td></tr>
<tr><th id="3393">3393</th><td><u>#       define <dfn class="macro" id="_M/R600_CP_PACKET0_REG_MASK" data-ref="_M/R600_CP_PACKET0_REG_MASK">R600_CP_PACKET0_REG_MASK</dfn>             0x0000ffff</u></td></tr>
<tr><th id="3394">3394</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CP_PACKET1_REG0_MASK" data-ref="_M/RADEON_CP_PACKET1_REG0_MASK">RADEON_CP_PACKET1_REG0_MASK</dfn>          0x000007ff</u></td></tr>
<tr><th id="3395">3395</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CP_PACKET1_REG1_MASK" data-ref="_M/RADEON_CP_PACKET1_REG1_MASK">RADEON_CP_PACKET1_REG1_MASK</dfn>          0x003ff800</u></td></tr>
<tr><th id="3396">3396</th><td></td></tr>
<tr><th id="3397">3397</th><td><u>#define <dfn class="macro" id="_M/RADEON_CP_PACKET0_ONE_REG_WR" data-ref="_M/RADEON_CP_PACKET0_ONE_REG_WR">RADEON_CP_PACKET0_ONE_REG_WR</dfn>                0x00008000</u></td></tr>
<tr><th id="3398">3398</th><td></td></tr>
<tr><th id="3399">3399</th><td><u>#define <dfn class="macro" id="_M/RADEON_CP_PACKET3_NOP" data-ref="_M/RADEON_CP_PACKET3_NOP">RADEON_CP_PACKET3_NOP</dfn>                       0xC0001000</u></td></tr>
<tr><th id="3400">3400</th><td><u>#define <dfn class="macro" id="_M/RADEON_CP_PACKET3_NEXT_CHAR" data-ref="_M/RADEON_CP_PACKET3_NEXT_CHAR">RADEON_CP_PACKET3_NEXT_CHAR</dfn>                 0xC0001900</u></td></tr>
<tr><th id="3401">3401</th><td><u>#define <dfn class="macro" id="_M/RADEON_CP_PACKET3_PLY_NEXTSCAN" data-ref="_M/RADEON_CP_PACKET3_PLY_NEXTSCAN">RADEON_CP_PACKET3_PLY_NEXTSCAN</dfn>              0xC0001D00</u></td></tr>
<tr><th id="3402">3402</th><td><u>#define <dfn class="macro" id="_M/RADEON_CP_PACKET3_SET_SCISSORS" data-ref="_M/RADEON_CP_PACKET3_SET_SCISSORS">RADEON_CP_PACKET3_SET_SCISSORS</dfn>              0xC0001E00</u></td></tr>
<tr><th id="3403">3403</th><td><u>#define <dfn class="macro" id="_M/RADEON_CP_PACKET3_3D_RNDR_GEN_INDX_PRIM" data-ref="_M/RADEON_CP_PACKET3_3D_RNDR_GEN_INDX_PRIM">RADEON_CP_PACKET3_3D_RNDR_GEN_INDX_PRIM</dfn>     0xC0002300</u></td></tr>
<tr><th id="3404">3404</th><td><u>#define <dfn class="macro" id="_M/RADEON_CP_PACKET3_LOAD_MICROCODE" data-ref="_M/RADEON_CP_PACKET3_LOAD_MICROCODE">RADEON_CP_PACKET3_LOAD_MICROCODE</dfn>            0xC0002400</u></td></tr>
<tr><th id="3405">3405</th><td><u>#define <dfn class="macro" id="_M/RADEON_CP_PACKET3_WAIT_FOR_IDLE" data-ref="_M/RADEON_CP_PACKET3_WAIT_FOR_IDLE">RADEON_CP_PACKET3_WAIT_FOR_IDLE</dfn>             0xC0002600</u></td></tr>
<tr><th id="3406">3406</th><td><u>#define <dfn class="macro" id="_M/RADEON_CP_PACKET3_3D_DRAW_VBUF" data-ref="_M/RADEON_CP_PACKET3_3D_DRAW_VBUF">RADEON_CP_PACKET3_3D_DRAW_VBUF</dfn>              0xC0002800</u></td></tr>
<tr><th id="3407">3407</th><td><u>#define <dfn class="macro" id="_M/RADEON_CP_PACKET3_3D_DRAW_IMMD" data-ref="_M/RADEON_CP_PACKET3_3D_DRAW_IMMD">RADEON_CP_PACKET3_3D_DRAW_IMMD</dfn>              0xC0002900</u></td></tr>
<tr><th id="3408">3408</th><td><u>#define <dfn class="macro" id="_M/RADEON_CP_PACKET3_3D_DRAW_INDX" data-ref="_M/RADEON_CP_PACKET3_3D_DRAW_INDX">RADEON_CP_PACKET3_3D_DRAW_INDX</dfn>              0xC0002A00</u></td></tr>
<tr><th id="3409">3409</th><td><u>#define <dfn class="macro" id="_M/RADEON_CP_PACKET3_LOAD_PALETTE" data-ref="_M/RADEON_CP_PACKET3_LOAD_PALETTE">RADEON_CP_PACKET3_LOAD_PALETTE</dfn>              0xC0002C00</u></td></tr>
<tr><th id="3410">3410</th><td><u>#define <dfn class="macro" id="_M/R200_CP_PACKET3_3D_DRAW_IMMD_2" data-ref="_M/R200_CP_PACKET3_3D_DRAW_IMMD_2">R200_CP_PACKET3_3D_DRAW_IMMD_2</dfn>              0xc0003500</u></td></tr>
<tr><th id="3411">3411</th><td><u>#define <dfn class="macro" id="_M/RADEON_CP_PACKET3_3D_LOAD_VBPNTR" data-ref="_M/RADEON_CP_PACKET3_3D_LOAD_VBPNTR">RADEON_CP_PACKET3_3D_LOAD_VBPNTR</dfn>            0xC0002F00</u></td></tr>
<tr><th id="3412">3412</th><td><u>#define <dfn class="macro" id="_M/RADEON_CP_PACKET3_CNTL_PAINT" data-ref="_M/RADEON_CP_PACKET3_CNTL_PAINT">RADEON_CP_PACKET3_CNTL_PAINT</dfn>                0xC0009100</u></td></tr>
<tr><th id="3413">3413</th><td><u>#define <dfn class="macro" id="_M/RADEON_CP_PACKET3_CNTL_BITBLT" data-ref="_M/RADEON_CP_PACKET3_CNTL_BITBLT">RADEON_CP_PACKET3_CNTL_BITBLT</dfn>               0xC0009200</u></td></tr>
<tr><th id="3414">3414</th><td><u>#define <dfn class="macro" id="_M/RADEON_CP_PACKET3_CNTL_SMALLTEXT" data-ref="_M/RADEON_CP_PACKET3_CNTL_SMALLTEXT">RADEON_CP_PACKET3_CNTL_SMALLTEXT</dfn>            0xC0009300</u></td></tr>
<tr><th id="3415">3415</th><td><u>#define <dfn class="macro" id="_M/RADEON_CP_PACKET3_CNTL_HOSTDATA_BLT" data-ref="_M/RADEON_CP_PACKET3_CNTL_HOSTDATA_BLT">RADEON_CP_PACKET3_CNTL_HOSTDATA_BLT</dfn>         0xC0009400</u></td></tr>
<tr><th id="3416">3416</th><td><u>#define <dfn class="macro" id="_M/RADEON_CP_PACKET3_CNTL_POLYLINE" data-ref="_M/RADEON_CP_PACKET3_CNTL_POLYLINE">RADEON_CP_PACKET3_CNTL_POLYLINE</dfn>             0xC0009500</u></td></tr>
<tr><th id="3417">3417</th><td><u>#define <dfn class="macro" id="_M/RADEON_CP_PACKET3_CNTL_POLYSCANLINES" data-ref="_M/RADEON_CP_PACKET3_CNTL_POLYSCANLINES">RADEON_CP_PACKET3_CNTL_POLYSCANLINES</dfn>        0xC0009800</u></td></tr>
<tr><th id="3418">3418</th><td><u>#define <dfn class="macro" id="_M/RADEON_CP_PACKET3_CNTL_PAINT_MULTI" data-ref="_M/RADEON_CP_PACKET3_CNTL_PAINT_MULTI">RADEON_CP_PACKET3_CNTL_PAINT_MULTI</dfn>          0xC0009A00</u></td></tr>
<tr><th id="3419">3419</th><td><u>#define <dfn class="macro" id="_M/RADEON_CP_PACKET3_CNTL_BITBLT_MULTI" data-ref="_M/RADEON_CP_PACKET3_CNTL_BITBLT_MULTI">RADEON_CP_PACKET3_CNTL_BITBLT_MULTI</dfn>         0xC0009B00</u></td></tr>
<tr><th id="3420">3420</th><td><u>#define <dfn class="macro" id="_M/RADEON_CP_PACKET3_CNTL_TRANS_BITBLT" data-ref="_M/RADEON_CP_PACKET3_CNTL_TRANS_BITBLT">RADEON_CP_PACKET3_CNTL_TRANS_BITBLT</dfn>         0xC0009C00</u></td></tr>
<tr><th id="3421">3421</th><td></td></tr>
<tr><th id="3422">3422</th><td></td></tr>
<tr><th id="3423">3423</th><td><u>#define <dfn class="macro" id="_M/RADEON_CP_VC_FRMT_XY" data-ref="_M/RADEON_CP_VC_FRMT_XY">RADEON_CP_VC_FRMT_XY</dfn>                        0x00000000</u></td></tr>
<tr><th id="3424">3424</th><td><u>#define <dfn class="macro" id="_M/RADEON_CP_VC_FRMT_W0" data-ref="_M/RADEON_CP_VC_FRMT_W0">RADEON_CP_VC_FRMT_W0</dfn>                        0x00000001</u></td></tr>
<tr><th id="3425">3425</th><td><u>#define <dfn class="macro" id="_M/RADEON_CP_VC_FRMT_FPCOLOR" data-ref="_M/RADEON_CP_VC_FRMT_FPCOLOR">RADEON_CP_VC_FRMT_FPCOLOR</dfn>                   0x00000002</u></td></tr>
<tr><th id="3426">3426</th><td><u>#define <dfn class="macro" id="_M/RADEON_CP_VC_FRMT_FPALPHA" data-ref="_M/RADEON_CP_VC_FRMT_FPALPHA">RADEON_CP_VC_FRMT_FPALPHA</dfn>                   0x00000004</u></td></tr>
<tr><th id="3427">3427</th><td><u>#define <dfn class="macro" id="_M/RADEON_CP_VC_FRMT_PKCOLOR" data-ref="_M/RADEON_CP_VC_FRMT_PKCOLOR">RADEON_CP_VC_FRMT_PKCOLOR</dfn>                   0x00000008</u></td></tr>
<tr><th id="3428">3428</th><td><u>#define <dfn class="macro" id="_M/RADEON_CP_VC_FRMT_FPSPEC" data-ref="_M/RADEON_CP_VC_FRMT_FPSPEC">RADEON_CP_VC_FRMT_FPSPEC</dfn>                    0x00000010</u></td></tr>
<tr><th id="3429">3429</th><td><u>#define <dfn class="macro" id="_M/RADEON_CP_VC_FRMT_FPFOG" data-ref="_M/RADEON_CP_VC_FRMT_FPFOG">RADEON_CP_VC_FRMT_FPFOG</dfn>                     0x00000020</u></td></tr>
<tr><th id="3430">3430</th><td><u>#define <dfn class="macro" id="_M/RADEON_CP_VC_FRMT_PKSPEC" data-ref="_M/RADEON_CP_VC_FRMT_PKSPEC">RADEON_CP_VC_FRMT_PKSPEC</dfn>                    0x00000040</u></td></tr>
<tr><th id="3431">3431</th><td><u>#define <dfn class="macro" id="_M/RADEON_CP_VC_FRMT_ST0" data-ref="_M/RADEON_CP_VC_FRMT_ST0">RADEON_CP_VC_FRMT_ST0</dfn>                       0x00000080</u></td></tr>
<tr><th id="3432">3432</th><td><u>#define <dfn class="macro" id="_M/RADEON_CP_VC_FRMT_ST1" data-ref="_M/RADEON_CP_VC_FRMT_ST1">RADEON_CP_VC_FRMT_ST1</dfn>                       0x00000100</u></td></tr>
<tr><th id="3433">3433</th><td><u>#define <dfn class="macro" id="_M/RADEON_CP_VC_FRMT_Q1" data-ref="_M/RADEON_CP_VC_FRMT_Q1">RADEON_CP_VC_FRMT_Q1</dfn>                        0x00000200</u></td></tr>
<tr><th id="3434">3434</th><td><u>#define <dfn class="macro" id="_M/RADEON_CP_VC_FRMT_ST2" data-ref="_M/RADEON_CP_VC_FRMT_ST2">RADEON_CP_VC_FRMT_ST2</dfn>                       0x00000400</u></td></tr>
<tr><th id="3435">3435</th><td><u>#define <dfn class="macro" id="_M/RADEON_CP_VC_FRMT_Q2" data-ref="_M/RADEON_CP_VC_FRMT_Q2">RADEON_CP_VC_FRMT_Q2</dfn>                        0x00000800</u></td></tr>
<tr><th id="3436">3436</th><td><u>#define <dfn class="macro" id="_M/RADEON_CP_VC_FRMT_ST3" data-ref="_M/RADEON_CP_VC_FRMT_ST3">RADEON_CP_VC_FRMT_ST3</dfn>                       0x00001000</u></td></tr>
<tr><th id="3437">3437</th><td><u>#define <dfn class="macro" id="_M/RADEON_CP_VC_FRMT_Q3" data-ref="_M/RADEON_CP_VC_FRMT_Q3">RADEON_CP_VC_FRMT_Q3</dfn>                        0x00002000</u></td></tr>
<tr><th id="3438">3438</th><td><u>#define <dfn class="macro" id="_M/RADEON_CP_VC_FRMT_Q0" data-ref="_M/RADEON_CP_VC_FRMT_Q0">RADEON_CP_VC_FRMT_Q0</dfn>                        0x00004000</u></td></tr>
<tr><th id="3439">3439</th><td><u>#define <dfn class="macro" id="_M/RADEON_CP_VC_FRMT_BLND_WEIGHT_CNT_MASK" data-ref="_M/RADEON_CP_VC_FRMT_BLND_WEIGHT_CNT_MASK">RADEON_CP_VC_FRMT_BLND_WEIGHT_CNT_MASK</dfn>      0x00038000</u></td></tr>
<tr><th id="3440">3440</th><td><u>#define <dfn class="macro" id="_M/RADEON_CP_VC_FRMT_N0" data-ref="_M/RADEON_CP_VC_FRMT_N0">RADEON_CP_VC_FRMT_N0</dfn>                        0x00040000</u></td></tr>
<tr><th id="3441">3441</th><td><u>#define <dfn class="macro" id="_M/RADEON_CP_VC_FRMT_XY1" data-ref="_M/RADEON_CP_VC_FRMT_XY1">RADEON_CP_VC_FRMT_XY1</dfn>                       0x08000000</u></td></tr>
<tr><th id="3442">3442</th><td><u>#define <dfn class="macro" id="_M/RADEON_CP_VC_FRMT_Z1" data-ref="_M/RADEON_CP_VC_FRMT_Z1">RADEON_CP_VC_FRMT_Z1</dfn>                        0x10000000</u></td></tr>
<tr><th id="3443">3443</th><td><u>#define <dfn class="macro" id="_M/RADEON_CP_VC_FRMT_W1" data-ref="_M/RADEON_CP_VC_FRMT_W1">RADEON_CP_VC_FRMT_W1</dfn>                        0x20000000</u></td></tr>
<tr><th id="3444">3444</th><td><u>#define <dfn class="macro" id="_M/RADEON_CP_VC_FRMT_N1" data-ref="_M/RADEON_CP_VC_FRMT_N1">RADEON_CP_VC_FRMT_N1</dfn>                        0x40000000</u></td></tr>
<tr><th id="3445">3445</th><td><u>#define <dfn class="macro" id="_M/RADEON_CP_VC_FRMT_Z" data-ref="_M/RADEON_CP_VC_FRMT_Z">RADEON_CP_VC_FRMT_Z</dfn>                         0x80000000</u></td></tr>
<tr><th id="3446">3446</th><td></td></tr>
<tr><th id="3447">3447</th><td><u>#define <dfn class="macro" id="_M/RADEON_CP_VC_CNTL_PRIM_TYPE_NONE" data-ref="_M/RADEON_CP_VC_CNTL_PRIM_TYPE_NONE">RADEON_CP_VC_CNTL_PRIM_TYPE_NONE</dfn>            0x00000000</u></td></tr>
<tr><th id="3448">3448</th><td><u>#define <dfn class="macro" id="_M/RADEON_CP_VC_CNTL_PRIM_TYPE_POINT" data-ref="_M/RADEON_CP_VC_CNTL_PRIM_TYPE_POINT">RADEON_CP_VC_CNTL_PRIM_TYPE_POINT</dfn>           0x00000001</u></td></tr>
<tr><th id="3449">3449</th><td><u>#define <dfn class="macro" id="_M/RADEON_CP_VC_CNTL_PRIM_TYPE_LINE" data-ref="_M/RADEON_CP_VC_CNTL_PRIM_TYPE_LINE">RADEON_CP_VC_CNTL_PRIM_TYPE_LINE</dfn>            0x00000002</u></td></tr>
<tr><th id="3450">3450</th><td><u>#define <dfn class="macro" id="_M/RADEON_CP_VC_CNTL_PRIM_TYPE_LINE_STRIP" data-ref="_M/RADEON_CP_VC_CNTL_PRIM_TYPE_LINE_STRIP">RADEON_CP_VC_CNTL_PRIM_TYPE_LINE_STRIP</dfn>      0x00000003</u></td></tr>
<tr><th id="3451">3451</th><td><u>#define <dfn class="macro" id="_M/RADEON_CP_VC_CNTL_PRIM_TYPE_TRI_LIST" data-ref="_M/RADEON_CP_VC_CNTL_PRIM_TYPE_TRI_LIST">RADEON_CP_VC_CNTL_PRIM_TYPE_TRI_LIST</dfn>        0x00000004</u></td></tr>
<tr><th id="3452">3452</th><td><u>#define <dfn class="macro" id="_M/RADEON_CP_VC_CNTL_PRIM_TYPE_TRI_FAN" data-ref="_M/RADEON_CP_VC_CNTL_PRIM_TYPE_TRI_FAN">RADEON_CP_VC_CNTL_PRIM_TYPE_TRI_FAN</dfn>         0x00000005</u></td></tr>
<tr><th id="3453">3453</th><td><u>#define <dfn class="macro" id="_M/RADEON_CP_VC_CNTL_PRIM_TYPE_TRI_STRIP" data-ref="_M/RADEON_CP_VC_CNTL_PRIM_TYPE_TRI_STRIP">RADEON_CP_VC_CNTL_PRIM_TYPE_TRI_STRIP</dfn>       0x00000006</u></td></tr>
<tr><th id="3454">3454</th><td><u>#define <dfn class="macro" id="_M/RADEON_CP_VC_CNTL_PRIM_TYPE_TRI_TYPE_2" data-ref="_M/RADEON_CP_VC_CNTL_PRIM_TYPE_TRI_TYPE_2">RADEON_CP_VC_CNTL_PRIM_TYPE_TRI_TYPE_2</dfn>      0x00000007</u></td></tr>
<tr><th id="3455">3455</th><td><u>#define <dfn class="macro" id="_M/RADEON_CP_VC_CNTL_PRIM_TYPE_RECT_LIST" data-ref="_M/RADEON_CP_VC_CNTL_PRIM_TYPE_RECT_LIST">RADEON_CP_VC_CNTL_PRIM_TYPE_RECT_LIST</dfn>       0x00000008</u></td></tr>
<tr><th id="3456">3456</th><td><u>#define <dfn class="macro" id="_M/RADEON_CP_VC_CNTL_PRIM_TYPE_3VRT_POINT_LIST" data-ref="_M/RADEON_CP_VC_CNTL_PRIM_TYPE_3VRT_POINT_LIST">RADEON_CP_VC_CNTL_PRIM_TYPE_3VRT_POINT_LIST</dfn> 0x00000009</u></td></tr>
<tr><th id="3457">3457</th><td><u>#define <dfn class="macro" id="_M/RADEON_CP_VC_CNTL_PRIM_TYPE_3VRT_LINE_LIST" data-ref="_M/RADEON_CP_VC_CNTL_PRIM_TYPE_3VRT_LINE_LIST">RADEON_CP_VC_CNTL_PRIM_TYPE_3VRT_LINE_LIST</dfn>  0x0000000a</u></td></tr>
<tr><th id="3458">3458</th><td><u>#define <dfn class="macro" id="_M/RADEON_CP_VC_CNTL_PRIM_WALK_IND" data-ref="_M/RADEON_CP_VC_CNTL_PRIM_WALK_IND">RADEON_CP_VC_CNTL_PRIM_WALK_IND</dfn>             0x00000010</u></td></tr>
<tr><th id="3459">3459</th><td><u>#define <dfn class="macro" id="_M/RADEON_CP_VC_CNTL_PRIM_WALK_LIST" data-ref="_M/RADEON_CP_VC_CNTL_PRIM_WALK_LIST">RADEON_CP_VC_CNTL_PRIM_WALK_LIST</dfn>            0x00000020</u></td></tr>
<tr><th id="3460">3460</th><td><u>#define <dfn class="macro" id="_M/RADEON_CP_VC_CNTL_PRIM_WALK_RING" data-ref="_M/RADEON_CP_VC_CNTL_PRIM_WALK_RING">RADEON_CP_VC_CNTL_PRIM_WALK_RING</dfn>            0x00000030</u></td></tr>
<tr><th id="3461">3461</th><td><u>#define <dfn class="macro" id="_M/RADEON_CP_VC_CNTL_COLOR_ORDER_BGRA" data-ref="_M/RADEON_CP_VC_CNTL_COLOR_ORDER_BGRA">RADEON_CP_VC_CNTL_COLOR_ORDER_BGRA</dfn>          0x00000000</u></td></tr>
<tr><th id="3462">3462</th><td><u>#define <dfn class="macro" id="_M/RADEON_CP_VC_CNTL_COLOR_ORDER_RGBA" data-ref="_M/RADEON_CP_VC_CNTL_COLOR_ORDER_RGBA">RADEON_CP_VC_CNTL_COLOR_ORDER_RGBA</dfn>          0x00000040</u></td></tr>
<tr><th id="3463">3463</th><td><u>#define <dfn class="macro" id="_M/RADEON_CP_VC_CNTL_MAOS_ENABLE" data-ref="_M/RADEON_CP_VC_CNTL_MAOS_ENABLE">RADEON_CP_VC_CNTL_MAOS_ENABLE</dfn>               0x00000080</u></td></tr>
<tr><th id="3464">3464</th><td><u>#define <dfn class="macro" id="_M/RADEON_CP_VC_CNTL_VTX_FMT_NON_RADEON_MODE" data-ref="_M/RADEON_CP_VC_CNTL_VTX_FMT_NON_RADEON_MODE">RADEON_CP_VC_CNTL_VTX_FMT_NON_RADEON_MODE</dfn>   0x00000000</u></td></tr>
<tr><th id="3465">3465</th><td><u>#define <dfn class="macro" id="_M/RADEON_CP_VC_CNTL_VTX_FMT_RADEON_MODE" data-ref="_M/RADEON_CP_VC_CNTL_VTX_FMT_RADEON_MODE">RADEON_CP_VC_CNTL_VTX_FMT_RADEON_MODE</dfn>       0x00000100</u></td></tr>
<tr><th id="3466">3466</th><td><u>#define <dfn class="macro" id="_M/RADEON_CP_VC_CNTL_TCL_DISABLE" data-ref="_M/RADEON_CP_VC_CNTL_TCL_DISABLE">RADEON_CP_VC_CNTL_TCL_DISABLE</dfn>               0x00000000</u></td></tr>
<tr><th id="3467">3467</th><td><u>#define <dfn class="macro" id="_M/RADEON_CP_VC_CNTL_TCL_ENABLE" data-ref="_M/RADEON_CP_VC_CNTL_TCL_ENABLE">RADEON_CP_VC_CNTL_TCL_ENABLE</dfn>                0x00000200</u></td></tr>
<tr><th id="3468">3468</th><td><u>#define <dfn class="macro" id="_M/RADEON_CP_VC_CNTL_NUM_SHIFT" data-ref="_M/RADEON_CP_VC_CNTL_NUM_SHIFT">RADEON_CP_VC_CNTL_NUM_SHIFT</dfn>                 16</u></td></tr>
<tr><th id="3469">3469</th><td></td></tr>
<tr><th id="3470">3470</th><td><u>#define <dfn class="macro" id="_M/RADEON_VS_MATRIX_0_ADDR" data-ref="_M/RADEON_VS_MATRIX_0_ADDR">RADEON_VS_MATRIX_0_ADDR</dfn>                   0</u></td></tr>
<tr><th id="3471">3471</th><td><u>#define <dfn class="macro" id="_M/RADEON_VS_MATRIX_1_ADDR" data-ref="_M/RADEON_VS_MATRIX_1_ADDR">RADEON_VS_MATRIX_1_ADDR</dfn>                   4</u></td></tr>
<tr><th id="3472">3472</th><td><u>#define <dfn class="macro" id="_M/RADEON_VS_MATRIX_2_ADDR" data-ref="_M/RADEON_VS_MATRIX_2_ADDR">RADEON_VS_MATRIX_2_ADDR</dfn>                   8</u></td></tr>
<tr><th id="3473">3473</th><td><u>#define <dfn class="macro" id="_M/RADEON_VS_MATRIX_3_ADDR" data-ref="_M/RADEON_VS_MATRIX_3_ADDR">RADEON_VS_MATRIX_3_ADDR</dfn>                  12</u></td></tr>
<tr><th id="3474">3474</th><td><u>#define <dfn class="macro" id="_M/RADEON_VS_MATRIX_4_ADDR" data-ref="_M/RADEON_VS_MATRIX_4_ADDR">RADEON_VS_MATRIX_4_ADDR</dfn>                  16</u></td></tr>
<tr><th id="3475">3475</th><td><u>#define <dfn class="macro" id="_M/RADEON_VS_MATRIX_5_ADDR" data-ref="_M/RADEON_VS_MATRIX_5_ADDR">RADEON_VS_MATRIX_5_ADDR</dfn>                  20</u></td></tr>
<tr><th id="3476">3476</th><td><u>#define <dfn class="macro" id="_M/RADEON_VS_MATRIX_6_ADDR" data-ref="_M/RADEON_VS_MATRIX_6_ADDR">RADEON_VS_MATRIX_6_ADDR</dfn>                  24</u></td></tr>
<tr><th id="3477">3477</th><td><u>#define <dfn class="macro" id="_M/RADEON_VS_MATRIX_7_ADDR" data-ref="_M/RADEON_VS_MATRIX_7_ADDR">RADEON_VS_MATRIX_7_ADDR</dfn>                  28</u></td></tr>
<tr><th id="3478">3478</th><td><u>#define <dfn class="macro" id="_M/RADEON_VS_MATRIX_8_ADDR" data-ref="_M/RADEON_VS_MATRIX_8_ADDR">RADEON_VS_MATRIX_8_ADDR</dfn>                  32</u></td></tr>
<tr><th id="3479">3479</th><td><u>#define <dfn class="macro" id="_M/RADEON_VS_MATRIX_9_ADDR" data-ref="_M/RADEON_VS_MATRIX_9_ADDR">RADEON_VS_MATRIX_9_ADDR</dfn>                  36</u></td></tr>
<tr><th id="3480">3480</th><td><u>#define <dfn class="macro" id="_M/RADEON_VS_MATRIX_10_ADDR" data-ref="_M/RADEON_VS_MATRIX_10_ADDR">RADEON_VS_MATRIX_10_ADDR</dfn>                 40</u></td></tr>
<tr><th id="3481">3481</th><td><u>#define <dfn class="macro" id="_M/RADEON_VS_MATRIX_11_ADDR" data-ref="_M/RADEON_VS_MATRIX_11_ADDR">RADEON_VS_MATRIX_11_ADDR</dfn>                 44</u></td></tr>
<tr><th id="3482">3482</th><td><u>#define <dfn class="macro" id="_M/RADEON_VS_MATRIX_12_ADDR" data-ref="_M/RADEON_VS_MATRIX_12_ADDR">RADEON_VS_MATRIX_12_ADDR</dfn>                 48</u></td></tr>
<tr><th id="3483">3483</th><td><u>#define <dfn class="macro" id="_M/RADEON_VS_MATRIX_13_ADDR" data-ref="_M/RADEON_VS_MATRIX_13_ADDR">RADEON_VS_MATRIX_13_ADDR</dfn>                 52</u></td></tr>
<tr><th id="3484">3484</th><td><u>#define <dfn class="macro" id="_M/RADEON_VS_MATRIX_14_ADDR" data-ref="_M/RADEON_VS_MATRIX_14_ADDR">RADEON_VS_MATRIX_14_ADDR</dfn>                 56</u></td></tr>
<tr><th id="3485">3485</th><td><u>#define <dfn class="macro" id="_M/RADEON_VS_MATRIX_15_ADDR" data-ref="_M/RADEON_VS_MATRIX_15_ADDR">RADEON_VS_MATRIX_15_ADDR</dfn>                 60</u></td></tr>
<tr><th id="3486">3486</th><td><u>#define <dfn class="macro" id="_M/RADEON_VS_LIGHT_AMBIENT_ADDR" data-ref="_M/RADEON_VS_LIGHT_AMBIENT_ADDR">RADEON_VS_LIGHT_AMBIENT_ADDR</dfn>             64</u></td></tr>
<tr><th id="3487">3487</th><td><u>#define <dfn class="macro" id="_M/RADEON_VS_LIGHT_DIFFUSE_ADDR" data-ref="_M/RADEON_VS_LIGHT_DIFFUSE_ADDR">RADEON_VS_LIGHT_DIFFUSE_ADDR</dfn>             72</u></td></tr>
<tr><th id="3488">3488</th><td><u>#define <dfn class="macro" id="_M/RADEON_VS_LIGHT_SPECULAR_ADDR" data-ref="_M/RADEON_VS_LIGHT_SPECULAR_ADDR">RADEON_VS_LIGHT_SPECULAR_ADDR</dfn>            80</u></td></tr>
<tr><th id="3489">3489</th><td><u>#define <dfn class="macro" id="_M/RADEON_VS_LIGHT_DIRPOS_ADDR" data-ref="_M/RADEON_VS_LIGHT_DIRPOS_ADDR">RADEON_VS_LIGHT_DIRPOS_ADDR</dfn>              88</u></td></tr>
<tr><th id="3490">3490</th><td><u>#define <dfn class="macro" id="_M/RADEON_VS_LIGHT_HWVSPOT_ADDR" data-ref="_M/RADEON_VS_LIGHT_HWVSPOT_ADDR">RADEON_VS_LIGHT_HWVSPOT_ADDR</dfn>             96</u></td></tr>
<tr><th id="3491">3491</th><td><u>#define <dfn class="macro" id="_M/RADEON_VS_LIGHT_ATTENUATION_ADDR" data-ref="_M/RADEON_VS_LIGHT_ATTENUATION_ADDR">RADEON_VS_LIGHT_ATTENUATION_ADDR</dfn>        104</u></td></tr>
<tr><th id="3492">3492</th><td><u>#define <dfn class="macro" id="_M/RADEON_VS_MATRIX_EYE2CLIP_ADDR" data-ref="_M/RADEON_VS_MATRIX_EYE2CLIP_ADDR">RADEON_VS_MATRIX_EYE2CLIP_ADDR</dfn>          112</u></td></tr>
<tr><th id="3493">3493</th><td><u>#define <dfn class="macro" id="_M/RADEON_VS_UCP_ADDR" data-ref="_M/RADEON_VS_UCP_ADDR">RADEON_VS_UCP_ADDR</dfn>                      116</u></td></tr>
<tr><th id="3494">3494</th><td><u>#define <dfn class="macro" id="_M/RADEON_VS_GLOBAL_AMBIENT_ADDR" data-ref="_M/RADEON_VS_GLOBAL_AMBIENT_ADDR">RADEON_VS_GLOBAL_AMBIENT_ADDR</dfn>           122</u></td></tr>
<tr><th id="3495">3495</th><td><u>#define <dfn class="macro" id="_M/RADEON_VS_FOG_PARAM_ADDR" data-ref="_M/RADEON_VS_FOG_PARAM_ADDR">RADEON_VS_FOG_PARAM_ADDR</dfn>                123</u></td></tr>
<tr><th id="3496">3496</th><td><u>#define <dfn class="macro" id="_M/RADEON_VS_EYE_VECTOR_ADDR" data-ref="_M/RADEON_VS_EYE_VECTOR_ADDR">RADEON_VS_EYE_VECTOR_ADDR</dfn>               124</u></td></tr>
<tr><th id="3497">3497</th><td></td></tr>
<tr><th id="3498">3498</th><td><u>#define <dfn class="macro" id="_M/RADEON_SS_LIGHT_DCD_ADDR" data-ref="_M/RADEON_SS_LIGHT_DCD_ADDR">RADEON_SS_LIGHT_DCD_ADDR</dfn>                  0</u></td></tr>
<tr><th id="3499">3499</th><td><u>#define <dfn class="macro" id="_M/RADEON_SS_LIGHT_SPOT_EXPONENT_ADDR" data-ref="_M/RADEON_SS_LIGHT_SPOT_EXPONENT_ADDR">RADEON_SS_LIGHT_SPOT_EXPONENT_ADDR</dfn>        8</u></td></tr>
<tr><th id="3500">3500</th><td><u>#define <dfn class="macro" id="_M/RADEON_SS_LIGHT_SPOT_CUTOFF_ADDR" data-ref="_M/RADEON_SS_LIGHT_SPOT_CUTOFF_ADDR">RADEON_SS_LIGHT_SPOT_CUTOFF_ADDR</dfn>         16</u></td></tr>
<tr><th id="3501">3501</th><td><u>#define <dfn class="macro" id="_M/RADEON_SS_LIGHT_SPECULAR_THRESH_ADDR" data-ref="_M/RADEON_SS_LIGHT_SPECULAR_THRESH_ADDR">RADEON_SS_LIGHT_SPECULAR_THRESH_ADDR</dfn>     24</u></td></tr>
<tr><th id="3502">3502</th><td><u>#define <dfn class="macro" id="_M/RADEON_SS_LIGHT_RANGE_CUTOFF_ADDR" data-ref="_M/RADEON_SS_LIGHT_RANGE_CUTOFF_ADDR">RADEON_SS_LIGHT_RANGE_CUTOFF_ADDR</dfn>        32</u></td></tr>
<tr><th id="3503">3503</th><td><u>#define <dfn class="macro" id="_M/RADEON_SS_VERT_GUARD_CLIP_ADJ_ADDR" data-ref="_M/RADEON_SS_VERT_GUARD_CLIP_ADJ_ADDR">RADEON_SS_VERT_GUARD_CLIP_ADJ_ADDR</dfn>       48</u></td></tr>
<tr><th id="3504">3504</th><td><u>#define <dfn class="macro" id="_M/RADEON_SS_VERT_GUARD_DISCARD_ADJ_ADDR" data-ref="_M/RADEON_SS_VERT_GUARD_DISCARD_ADJ_ADDR">RADEON_SS_VERT_GUARD_DISCARD_ADJ_ADDR</dfn>    49</u></td></tr>
<tr><th id="3505">3505</th><td><u>#define <dfn class="macro" id="_M/RADEON_SS_HORZ_GUARD_CLIP_ADJ_ADDR" data-ref="_M/RADEON_SS_HORZ_GUARD_CLIP_ADJ_ADDR">RADEON_SS_HORZ_GUARD_CLIP_ADJ_ADDR</dfn>       50</u></td></tr>
<tr><th id="3506">3506</th><td><u>#define <dfn class="macro" id="_M/RADEON_SS_HORZ_GUARD_DISCARD_ADJ_ADDR" data-ref="_M/RADEON_SS_HORZ_GUARD_DISCARD_ADJ_ADDR">RADEON_SS_HORZ_GUARD_DISCARD_ADJ_ADDR</dfn>    51</u></td></tr>
<tr><th id="3507">3507</th><td><u>#define <dfn class="macro" id="_M/RADEON_SS_SHININESS" data-ref="_M/RADEON_SS_SHININESS">RADEON_SS_SHININESS</dfn>                      60</u></td></tr>
<tr><th id="3508">3508</th><td></td></tr>
<tr><th id="3509">3509</th><td><u>#define <dfn class="macro" id="_M/RADEON_TV_MASTER_CNTL" data-ref="_M/RADEON_TV_MASTER_CNTL">RADEON_TV_MASTER_CNTL</dfn>                    0x0800</u></td></tr>
<tr><th id="3510">3510</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TV_ASYNC_RST" data-ref="_M/RADEON_TV_ASYNC_RST">RADEON_TV_ASYNC_RST</dfn>               (1 &lt;&lt;  0)</u></td></tr>
<tr><th id="3511">3511</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CRT_ASYNC_RST" data-ref="_M/RADEON_CRT_ASYNC_RST">RADEON_CRT_ASYNC_RST</dfn>              (1 &lt;&lt;  1)</u></td></tr>
<tr><th id="3512">3512</th><td><u>#       define <dfn class="macro" id="_M/RADEON_RESTART_PHASE_FIX" data-ref="_M/RADEON_RESTART_PHASE_FIX">RADEON_RESTART_PHASE_FIX</dfn>          (1 &lt;&lt;  3)</u></td></tr>
<tr><th id="3513">3513</th><td><u>#	define <dfn class="macro" id="_M/RADEON_TV_FIFO_ASYNC_RST" data-ref="_M/RADEON_TV_FIFO_ASYNC_RST">RADEON_TV_FIFO_ASYNC_RST</dfn>		 (1 &lt;&lt;  4)</u></td></tr>
<tr><th id="3514">3514</th><td><u>#	define <dfn class="macro" id="_M/RADEON_VIN_ASYNC_RST" data-ref="_M/RADEON_VIN_ASYNC_RST">RADEON_VIN_ASYNC_RST</dfn>		 (1 &lt;&lt;  5)</u></td></tr>
<tr><th id="3515">3515</th><td><u>#	define <dfn class="macro" id="_M/RADEON_AUD_ASYNC_RST" data-ref="_M/RADEON_AUD_ASYNC_RST">RADEON_AUD_ASYNC_RST</dfn>		 (1 &lt;&lt;  6)</u></td></tr>
<tr><th id="3516">3516</th><td><u>#	define <dfn class="macro" id="_M/RADEON_DVS_ASYNC_RST" data-ref="_M/RADEON_DVS_ASYNC_RST">RADEON_DVS_ASYNC_RST</dfn>		 (1 &lt;&lt;  7)</u></td></tr>
<tr><th id="3517">3517</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CRT_FIFO_CE_EN" data-ref="_M/RADEON_CRT_FIFO_CE_EN">RADEON_CRT_FIFO_CE_EN</dfn>             (1 &lt;&lt;  9)</u></td></tr>
<tr><th id="3518">3518</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TV_FIFO_CE_EN" data-ref="_M/RADEON_TV_FIFO_CE_EN">RADEON_TV_FIFO_CE_EN</dfn>              (1 &lt;&lt; 10)</u></td></tr>
<tr><th id="3519">3519</th><td><u>#       define <dfn class="macro" id="_M/RADEON_RE_SYNC_NOW_SEL_MASK" data-ref="_M/RADEON_RE_SYNC_NOW_SEL_MASK">RADEON_RE_SYNC_NOW_SEL_MASK</dfn>       (3 &lt;&lt; 14)</u></td></tr>
<tr><th id="3520">3520</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TVCLK_ALWAYS_ONb" data-ref="_M/RADEON_TVCLK_ALWAYS_ONb">RADEON_TVCLK_ALWAYS_ONb</dfn>           (1 &lt;&lt; 30)</u></td></tr>
<tr><th id="3521">3521</th><td><u>#	define <dfn class="macro" id="_M/RADEON_TV_ON" data-ref="_M/RADEON_TV_ON">RADEON_TV_ON</dfn>			 (1 &lt;&lt; 31)</u></td></tr>
<tr><th id="3522">3522</th><td><u>#define <dfn class="macro" id="_M/RADEON_TV_PRE_DAC_MUX_CNTL" data-ref="_M/RADEON_TV_PRE_DAC_MUX_CNTL">RADEON_TV_PRE_DAC_MUX_CNTL</dfn>               0x0888</u></td></tr>
<tr><th id="3523">3523</th><td><u>#       define <dfn class="macro" id="_M/RADEON_Y_RED_EN" data-ref="_M/RADEON_Y_RED_EN">RADEON_Y_RED_EN</dfn>                   (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="3524">3524</th><td><u>#       define <dfn class="macro" id="_M/RADEON_C_GRN_EN" data-ref="_M/RADEON_C_GRN_EN">RADEON_C_GRN_EN</dfn>                   (1 &lt;&lt; 1)</u></td></tr>
<tr><th id="3525">3525</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CMP_BLU_EN" data-ref="_M/RADEON_CMP_BLU_EN">RADEON_CMP_BLU_EN</dfn>                 (1 &lt;&lt; 2)</u></td></tr>
<tr><th id="3526">3526</th><td><u>#       define <dfn class="macro" id="_M/RADEON_DAC_DITHER_EN" data-ref="_M/RADEON_DAC_DITHER_EN">RADEON_DAC_DITHER_EN</dfn>              (1 &lt;&lt; 3)</u></td></tr>
<tr><th id="3527">3527</th><td><u>#       define <dfn class="macro" id="_M/RADEON_RED_MX_FORCE_DAC_DATA" data-ref="_M/RADEON_RED_MX_FORCE_DAC_DATA">RADEON_RED_MX_FORCE_DAC_DATA</dfn>      (6 &lt;&lt; 4)</u></td></tr>
<tr><th id="3528">3528</th><td><u>#       define <dfn class="macro" id="_M/RADEON_GRN_MX_FORCE_DAC_DATA" data-ref="_M/RADEON_GRN_MX_FORCE_DAC_DATA">RADEON_GRN_MX_FORCE_DAC_DATA</dfn>      (6 &lt;&lt; 8)</u></td></tr>
<tr><th id="3529">3529</th><td><u>#       define <dfn class="macro" id="_M/RADEON_BLU_MX_FORCE_DAC_DATA" data-ref="_M/RADEON_BLU_MX_FORCE_DAC_DATA">RADEON_BLU_MX_FORCE_DAC_DATA</dfn>      (6 &lt;&lt; 12)</u></td></tr>
<tr><th id="3530">3530</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TV_FORCE_DAC_DATA_SHIFT" data-ref="_M/RADEON_TV_FORCE_DAC_DATA_SHIFT">RADEON_TV_FORCE_DAC_DATA_SHIFT</dfn>    16</u></td></tr>
<tr><th id="3531">3531</th><td><u>#define <dfn class="macro" id="_M/RADEON_TV_RGB_CNTL" data-ref="_M/RADEON_TV_RGB_CNTL">RADEON_TV_RGB_CNTL</dfn>                           0x0804</u></td></tr>
<tr><th id="3532">3532</th><td><u>#       define <dfn class="macro" id="_M/RADEON_SWITCH_TO_BLUE" data-ref="_M/RADEON_SWITCH_TO_BLUE">RADEON_SWITCH_TO_BLUE</dfn>		  (1 &lt;&lt;  4)</u></td></tr>
<tr><th id="3533">3533</th><td><u>#       define <dfn class="macro" id="_M/RADEON_RGB_DITHER_EN" data-ref="_M/RADEON_RGB_DITHER_EN">RADEON_RGB_DITHER_EN</dfn>		  (1 &lt;&lt;  5)</u></td></tr>
<tr><th id="3534">3534</th><td><u>#       define <dfn class="macro" id="_M/RADEON_RGB_SRC_SEL_MASK" data-ref="_M/RADEON_RGB_SRC_SEL_MASK">RADEON_RGB_SRC_SEL_MASK</dfn>		  (3 &lt;&lt;  8)</u></td></tr>
<tr><th id="3535">3535</th><td><u>#       define <dfn class="macro" id="_M/RADEON_RGB_SRC_SEL_CRTC1" data-ref="_M/RADEON_RGB_SRC_SEL_CRTC1">RADEON_RGB_SRC_SEL_CRTC1</dfn>		  (0 &lt;&lt;  8)</u></td></tr>
<tr><th id="3536">3536</th><td><u>#       define <dfn class="macro" id="_M/RADEON_RGB_SRC_SEL_RMX" data-ref="_M/RADEON_RGB_SRC_SEL_RMX">RADEON_RGB_SRC_SEL_RMX</dfn>		  (1 &lt;&lt;  8)</u></td></tr>
<tr><th id="3537">3537</th><td><u>#       define <dfn class="macro" id="_M/RADEON_RGB_SRC_SEL_CRTC2" data-ref="_M/RADEON_RGB_SRC_SEL_CRTC2">RADEON_RGB_SRC_SEL_CRTC2</dfn>		  (2 &lt;&lt;  8)</u></td></tr>
<tr><th id="3538">3538</th><td><u>#       define <dfn class="macro" id="_M/RADEON_RGB_CONVERT_BY_PASS" data-ref="_M/RADEON_RGB_CONVERT_BY_PASS">RADEON_RGB_CONVERT_BY_PASS</dfn>	  (1 &lt;&lt; 10)</u></td></tr>
<tr><th id="3539">3539</th><td><u>#       define <dfn class="macro" id="_M/RADEON_UVRAM_READ_MARGIN_SHIFT" data-ref="_M/RADEON_UVRAM_READ_MARGIN_SHIFT">RADEON_UVRAM_READ_MARGIN_SHIFT</dfn>	  16</u></td></tr>
<tr><th id="3540">3540</th><td><u>#       define <dfn class="macro" id="_M/RADEON_FIFORAM_FFMACRO_READ_MARGIN_SHIFT" data-ref="_M/RADEON_FIFORAM_FFMACRO_READ_MARGIN_SHIFT">RADEON_FIFORAM_FFMACRO_READ_MARGIN_SHIFT</dfn>	  20</u></td></tr>
<tr><th id="3541">3541</th><td><u>#       define <dfn class="macro" id="_M/RADEON_RGB_ATTEN_SEL" data-ref="_M/RADEON_RGB_ATTEN_SEL">RADEON_RGB_ATTEN_SEL</dfn>(x)            ((x) &lt;&lt; 24)</u></td></tr>
<tr><th id="3542">3542</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TVOUT_SCALE_EN" data-ref="_M/RADEON_TVOUT_SCALE_EN">RADEON_TVOUT_SCALE_EN</dfn>              (1 &lt;&lt; 26)</u></td></tr>
<tr><th id="3543">3543</th><td><u>#       define <dfn class="macro" id="_M/RADEON_RGB_ATTEN_VAL" data-ref="_M/RADEON_RGB_ATTEN_VAL">RADEON_RGB_ATTEN_VAL</dfn>(x)            ((x) &lt;&lt; 28)</u></td></tr>
<tr><th id="3544">3544</th><td><u>#define <dfn class="macro" id="_M/RADEON_TV_SYNC_CNTL" data-ref="_M/RADEON_TV_SYNC_CNTL">RADEON_TV_SYNC_CNTL</dfn>                          0x0808</u></td></tr>
<tr><th id="3545">3545</th><td><u>#       define <dfn class="macro" id="_M/RADEON_SYNC_OE" data-ref="_M/RADEON_SYNC_OE">RADEON_SYNC_OE</dfn>                     (1 &lt;&lt;  0)</u></td></tr>
<tr><th id="3546">3546</th><td><u>#       define <dfn class="macro" id="_M/RADEON_SYNC_OUT" data-ref="_M/RADEON_SYNC_OUT">RADEON_SYNC_OUT</dfn>                    (1 &lt;&lt;  1)</u></td></tr>
<tr><th id="3547">3547</th><td><u>#       define <dfn class="macro" id="_M/RADEON_SYNC_IN" data-ref="_M/RADEON_SYNC_IN">RADEON_SYNC_IN</dfn>                     (1 &lt;&lt;  2)</u></td></tr>
<tr><th id="3548">3548</th><td><u>#       define <dfn class="macro" id="_M/RADEON_SYNC_PUB" data-ref="_M/RADEON_SYNC_PUB">RADEON_SYNC_PUB</dfn>                    (1 &lt;&lt;  3)</u></td></tr>
<tr><th id="3549">3549</th><td><u>#       define <dfn class="macro" id="_M/RADEON_SYNC_PD" data-ref="_M/RADEON_SYNC_PD">RADEON_SYNC_PD</dfn>                     (1 &lt;&lt;  4)</u></td></tr>
<tr><th id="3550">3550</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TV_SYNC_IO_DRIVE" data-ref="_M/RADEON_TV_SYNC_IO_DRIVE">RADEON_TV_SYNC_IO_DRIVE</dfn>            (1 &lt;&lt;  5)</u></td></tr>
<tr><th id="3551">3551</th><td><u>#define <dfn class="macro" id="_M/RADEON_TV_HTOTAL" data-ref="_M/RADEON_TV_HTOTAL">RADEON_TV_HTOTAL</dfn>                             0x080c</u></td></tr>
<tr><th id="3552">3552</th><td><u>#define <dfn class="macro" id="_M/RADEON_TV_HDISP" data-ref="_M/RADEON_TV_HDISP">RADEON_TV_HDISP</dfn>                              0x0810</u></td></tr>
<tr><th id="3553">3553</th><td><u>#define <dfn class="macro" id="_M/RADEON_TV_HSTART" data-ref="_M/RADEON_TV_HSTART">RADEON_TV_HSTART</dfn>                             0x0818</u></td></tr>
<tr><th id="3554">3554</th><td><u>#define <dfn class="macro" id="_M/RADEON_TV_HCOUNT" data-ref="_M/RADEON_TV_HCOUNT">RADEON_TV_HCOUNT</dfn>                             0x081C</u></td></tr>
<tr><th id="3555">3555</th><td><u>#define <dfn class="macro" id="_M/RADEON_TV_VTOTAL" data-ref="_M/RADEON_TV_VTOTAL">RADEON_TV_VTOTAL</dfn>                             0x0820</u></td></tr>
<tr><th id="3556">3556</th><td><u>#define <dfn class="macro" id="_M/RADEON_TV_VDISP" data-ref="_M/RADEON_TV_VDISP">RADEON_TV_VDISP</dfn>                              0x0824</u></td></tr>
<tr><th id="3557">3557</th><td><u>#define <dfn class="macro" id="_M/RADEON_TV_VCOUNT" data-ref="_M/RADEON_TV_VCOUNT">RADEON_TV_VCOUNT</dfn>                             0x0828</u></td></tr>
<tr><th id="3558">3558</th><td><u>#define <dfn class="macro" id="_M/RADEON_TV_FTOTAL" data-ref="_M/RADEON_TV_FTOTAL">RADEON_TV_FTOTAL</dfn>                             0x082c</u></td></tr>
<tr><th id="3559">3559</th><td><u>#define <dfn class="macro" id="_M/RADEON_TV_FCOUNT" data-ref="_M/RADEON_TV_FCOUNT">RADEON_TV_FCOUNT</dfn>                             0x0830</u></td></tr>
<tr><th id="3560">3560</th><td><u>#define <dfn class="macro" id="_M/RADEON_TV_FRESTART" data-ref="_M/RADEON_TV_FRESTART">RADEON_TV_FRESTART</dfn>                           0x0834</u></td></tr>
<tr><th id="3561">3561</th><td><u>#define <dfn class="macro" id="_M/RADEON_TV_HRESTART" data-ref="_M/RADEON_TV_HRESTART">RADEON_TV_HRESTART</dfn>                           0x0838</u></td></tr>
<tr><th id="3562">3562</th><td><u>#define <dfn class="macro" id="_M/RADEON_TV_VRESTART" data-ref="_M/RADEON_TV_VRESTART">RADEON_TV_VRESTART</dfn>                           0x083c</u></td></tr>
<tr><th id="3563">3563</th><td><u>#define <dfn class="macro" id="_M/RADEON_TV_HOST_READ_DATA" data-ref="_M/RADEON_TV_HOST_READ_DATA">RADEON_TV_HOST_READ_DATA</dfn>                     0x0840</u></td></tr>
<tr><th id="3564">3564</th><td><u>#define <dfn class="macro" id="_M/RADEON_TV_HOST_WRITE_DATA" data-ref="_M/RADEON_TV_HOST_WRITE_DATA">RADEON_TV_HOST_WRITE_DATA</dfn>                    0x0844</u></td></tr>
<tr><th id="3565">3565</th><td><u>#define <dfn class="macro" id="_M/RADEON_TV_HOST_RD_WT_CNTL" data-ref="_M/RADEON_TV_HOST_RD_WT_CNTL">RADEON_TV_HOST_RD_WT_CNTL</dfn>                    0x0848</u></td></tr>
<tr><th id="3566">3566</th><td><u>#	define <dfn class="macro" id="_M/RADEON_HOST_FIFO_RD" data-ref="_M/RADEON_HOST_FIFO_RD">RADEON_HOST_FIFO_RD</dfn>		 (1 &lt;&lt; 12)</u></td></tr>
<tr><th id="3567">3567</th><td><u>#	define <dfn class="macro" id="_M/RADEON_HOST_FIFO_RD_ACK" data-ref="_M/RADEON_HOST_FIFO_RD_ACK">RADEON_HOST_FIFO_RD_ACK</dfn>		 (1 &lt;&lt; 13)</u></td></tr>
<tr><th id="3568">3568</th><td><u>#	define <dfn class="macro" id="_M/RADEON_HOST_FIFO_WT" data-ref="_M/RADEON_HOST_FIFO_WT">RADEON_HOST_FIFO_WT</dfn>		 (1 &lt;&lt; 14)</u></td></tr>
<tr><th id="3569">3569</th><td><u>#	define <dfn class="macro" id="_M/RADEON_HOST_FIFO_WT_ACK" data-ref="_M/RADEON_HOST_FIFO_WT_ACK">RADEON_HOST_FIFO_WT_ACK</dfn>		 (1 &lt;&lt; 15)</u></td></tr>
<tr><th id="3570">3570</th><td><u>#define <dfn class="macro" id="_M/RADEON_TV_VSCALER_CNTL1" data-ref="_M/RADEON_TV_VSCALER_CNTL1">RADEON_TV_VSCALER_CNTL1</dfn>                      0x084c</u></td></tr>
<tr><th id="3571">3571</th><td><u>#       define <dfn class="macro" id="_M/RADEON_UV_INC_MASK" data-ref="_M/RADEON_UV_INC_MASK">RADEON_UV_INC_MASK</dfn>                0xffff</u></td></tr>
<tr><th id="3572">3572</th><td><u>#       define <dfn class="macro" id="_M/RADEON_UV_INC_SHIFT" data-ref="_M/RADEON_UV_INC_SHIFT">RADEON_UV_INC_SHIFT</dfn>               0</u></td></tr>
<tr><th id="3573">3573</th><td><u>#       define <dfn class="macro" id="_M/RADEON_Y_W_EN" data-ref="_M/RADEON_Y_W_EN">RADEON_Y_W_EN</dfn>			 (1 &lt;&lt; 24)</u></td></tr>
<tr><th id="3574">3574</th><td><u>#       define <dfn class="macro" id="_M/RADEON_RESTART_FIELD" data-ref="_M/RADEON_RESTART_FIELD">RADEON_RESTART_FIELD</dfn>              (1 &lt;&lt; 29) /* restart on field 0 */</u></td></tr>
<tr><th id="3575">3575</th><td><u>#       define <dfn class="macro" id="_M/RADEON_Y_DEL_W_SIG_SHIFT" data-ref="_M/RADEON_Y_DEL_W_SIG_SHIFT">RADEON_Y_DEL_W_SIG_SHIFT</dfn>          26</u></td></tr>
<tr><th id="3576">3576</th><td><u>#define <dfn class="macro" id="_M/RADEON_TV_TIMING_CNTL" data-ref="_M/RADEON_TV_TIMING_CNTL">RADEON_TV_TIMING_CNTL</dfn>                        0x0850</u></td></tr>
<tr><th id="3577">3577</th><td><u>#       define <dfn class="macro" id="_M/RADEON_H_INC_MASK" data-ref="_M/RADEON_H_INC_MASK">RADEON_H_INC_MASK</dfn>                 0xfff</u></td></tr>
<tr><th id="3578">3578</th><td><u>#       define <dfn class="macro" id="_M/RADEON_H_INC_SHIFT" data-ref="_M/RADEON_H_INC_SHIFT">RADEON_H_INC_SHIFT</dfn>                0</u></td></tr>
<tr><th id="3579">3579</th><td><u>#       define <dfn class="macro" id="_M/RADEON_REQ_Y_FIRST" data-ref="_M/RADEON_REQ_Y_FIRST">RADEON_REQ_Y_FIRST</dfn>                (1 &lt;&lt; 19)</u></td></tr>
<tr><th id="3580">3580</th><td><u>#       define <dfn class="macro" id="_M/RADEON_FORCE_BURST_ALWAYS" data-ref="_M/RADEON_FORCE_BURST_ALWAYS">RADEON_FORCE_BURST_ALWAYS</dfn>         (1 &lt;&lt; 21)</u></td></tr>
<tr><th id="3581">3581</th><td><u>#       define <dfn class="macro" id="_M/RADEON_UV_POST_SCALE_BYPASS" data-ref="_M/RADEON_UV_POST_SCALE_BYPASS">RADEON_UV_POST_SCALE_BYPASS</dfn>       (1 &lt;&lt; 23)</u></td></tr>
<tr><th id="3582">3582</th><td><u>#       define <dfn class="macro" id="_M/RADEON_UV_OUTPUT_POST_SCALE_SHIFT" data-ref="_M/RADEON_UV_OUTPUT_POST_SCALE_SHIFT">RADEON_UV_OUTPUT_POST_SCALE_SHIFT</dfn> 24</u></td></tr>
<tr><th id="3583">3583</th><td><u>#define <dfn class="macro" id="_M/RADEON_TV_VSCALER_CNTL2" data-ref="_M/RADEON_TV_VSCALER_CNTL2">RADEON_TV_VSCALER_CNTL2</dfn>                      0x0854</u></td></tr>
<tr><th id="3584">3584</th><td><u>#       define <dfn class="macro" id="_M/RADEON_DITHER_MODE" data-ref="_M/RADEON_DITHER_MODE">RADEON_DITHER_MODE</dfn>                (1 &lt;&lt;  0)</u></td></tr>
<tr><th id="3585">3585</th><td><u>#       define <dfn class="macro" id="_M/RADEON_Y_OUTPUT_DITHER_EN" data-ref="_M/RADEON_Y_OUTPUT_DITHER_EN">RADEON_Y_OUTPUT_DITHER_EN</dfn>         (1 &lt;&lt;  1)</u></td></tr>
<tr><th id="3586">3586</th><td><u>#       define <dfn class="macro" id="_M/RADEON_UV_OUTPUT_DITHER_EN" data-ref="_M/RADEON_UV_OUTPUT_DITHER_EN">RADEON_UV_OUTPUT_DITHER_EN</dfn>        (1 &lt;&lt;  2)</u></td></tr>
<tr><th id="3587">3587</th><td><u>#       define <dfn class="macro" id="_M/RADEON_UV_TO_BUF_DITHER_EN" data-ref="_M/RADEON_UV_TO_BUF_DITHER_EN">RADEON_UV_TO_BUF_DITHER_EN</dfn>        (1 &lt;&lt;  3)</u></td></tr>
<tr><th id="3588">3588</th><td><u>#define <dfn class="macro" id="_M/RADEON_TV_Y_FALL_CNTL" data-ref="_M/RADEON_TV_Y_FALL_CNTL">RADEON_TV_Y_FALL_CNTL</dfn>                        0x0858</u></td></tr>
<tr><th id="3589">3589</th><td><u>#       define <dfn class="macro" id="_M/RADEON_Y_FALL_PING_PONG" data-ref="_M/RADEON_Y_FALL_PING_PONG">RADEON_Y_FALL_PING_PONG</dfn>           (1 &lt;&lt; 16)</u></td></tr>
<tr><th id="3590">3590</th><td><u>#       define <dfn class="macro" id="_M/RADEON_Y_COEF_EN" data-ref="_M/RADEON_Y_COEF_EN">RADEON_Y_COEF_EN</dfn>                  (1 &lt;&lt; 17)</u></td></tr>
<tr><th id="3591">3591</th><td><u>#define <dfn class="macro" id="_M/RADEON_TV_Y_RISE_CNTL" data-ref="_M/RADEON_TV_Y_RISE_CNTL">RADEON_TV_Y_RISE_CNTL</dfn>                        0x085c</u></td></tr>
<tr><th id="3592">3592</th><td><u>#       define <dfn class="macro" id="_M/RADEON_Y_RISE_PING_PONG" data-ref="_M/RADEON_Y_RISE_PING_PONG">RADEON_Y_RISE_PING_PONG</dfn>           (1 &lt;&lt; 16)</u></td></tr>
<tr><th id="3593">3593</th><td><u>#define <dfn class="macro" id="_M/RADEON_TV_Y_SAW_TOOTH_CNTL" data-ref="_M/RADEON_TV_Y_SAW_TOOTH_CNTL">RADEON_TV_Y_SAW_TOOTH_CNTL</dfn>                   0x0860</u></td></tr>
<tr><th id="3594">3594</th><td><u>#define <dfn class="macro" id="_M/RADEON_TV_UPSAMP_AND_GAIN_CNTL" data-ref="_M/RADEON_TV_UPSAMP_AND_GAIN_CNTL">RADEON_TV_UPSAMP_AND_GAIN_CNTL</dfn>               0x0864</u></td></tr>
<tr><th id="3595">3595</th><td><u>#	define <dfn class="macro" id="_M/RADEON_YUPSAMP_EN" data-ref="_M/RADEON_YUPSAMP_EN">RADEON_YUPSAMP_EN</dfn>		 (1 &lt;&lt;  0)</u></td></tr>
<tr><th id="3596">3596</th><td><u>#	define <dfn class="macro" id="_M/RADEON_UVUPSAMP_EN" data-ref="_M/RADEON_UVUPSAMP_EN">RADEON_UVUPSAMP_EN</dfn>		 (1 &lt;&lt;  2)</u></td></tr>
<tr><th id="3597">3597</th><td><u>#define <dfn class="macro" id="_M/RADEON_TV_GAIN_LIMIT_SETTINGS" data-ref="_M/RADEON_TV_GAIN_LIMIT_SETTINGS">RADEON_TV_GAIN_LIMIT_SETTINGS</dfn>                0x0868</u></td></tr>
<tr><th id="3598">3598</th><td><u>#       define <dfn class="macro" id="_M/RADEON_Y_GAIN_LIMIT_SHIFT" data-ref="_M/RADEON_Y_GAIN_LIMIT_SHIFT">RADEON_Y_GAIN_LIMIT_SHIFT</dfn>         0</u></td></tr>
<tr><th id="3599">3599</th><td><u>#       define <dfn class="macro" id="_M/RADEON_UV_GAIN_LIMIT_SHIFT" data-ref="_M/RADEON_UV_GAIN_LIMIT_SHIFT">RADEON_UV_GAIN_LIMIT_SHIFT</dfn>        16</u></td></tr>
<tr><th id="3600">3600</th><td><u>#define <dfn class="macro" id="_M/RADEON_TV_LINEAR_GAIN_SETTINGS" data-ref="_M/RADEON_TV_LINEAR_GAIN_SETTINGS">RADEON_TV_LINEAR_GAIN_SETTINGS</dfn>               0x086c</u></td></tr>
<tr><th id="3601">3601</th><td><u>#       define <dfn class="macro" id="_M/RADEON_Y_GAIN_SHIFT" data-ref="_M/RADEON_Y_GAIN_SHIFT">RADEON_Y_GAIN_SHIFT</dfn>               0</u></td></tr>
<tr><th id="3602">3602</th><td><u>#       define <dfn class="macro" id="_M/RADEON_UV_GAIN_SHIFT" data-ref="_M/RADEON_UV_GAIN_SHIFT">RADEON_UV_GAIN_SHIFT</dfn>              16</u></td></tr>
<tr><th id="3603">3603</th><td><u>#define <dfn class="macro" id="_M/RADEON_TV_MODULATOR_CNTL1" data-ref="_M/RADEON_TV_MODULATOR_CNTL1">RADEON_TV_MODULATOR_CNTL1</dfn>                    0x0870</u></td></tr>
<tr><th id="3604">3604</th><td><u>#	define <dfn class="macro" id="_M/RADEON_YFLT_EN" data-ref="_M/RADEON_YFLT_EN">RADEON_YFLT_EN</dfn>			 (1 &lt;&lt;  2)</u></td></tr>
<tr><th id="3605">3605</th><td><u>#	define <dfn class="macro" id="_M/RADEON_UVFLT_EN" data-ref="_M/RADEON_UVFLT_EN">RADEON_UVFLT_EN</dfn>			 (1 &lt;&lt;  3)</u></td></tr>
<tr><th id="3606">3606</th><td><u>#       define <dfn class="macro" id="_M/RADEON_ALT_PHASE_EN" data-ref="_M/RADEON_ALT_PHASE_EN">RADEON_ALT_PHASE_EN</dfn>               (1 &lt;&lt;  6)</u></td></tr>
<tr><th id="3607">3607</th><td><u>#       define <dfn class="macro" id="_M/RADEON_SYNC_TIP_LEVEL" data-ref="_M/RADEON_SYNC_TIP_LEVEL">RADEON_SYNC_TIP_LEVEL</dfn>             (1 &lt;&lt;  7)</u></td></tr>
<tr><th id="3608">3608</th><td><u>#       define <dfn class="macro" id="_M/RADEON_BLANK_LEVEL_SHIFT" data-ref="_M/RADEON_BLANK_LEVEL_SHIFT">RADEON_BLANK_LEVEL_SHIFT</dfn>          8</u></td></tr>
<tr><th id="3609">3609</th><td><u>#       define <dfn class="macro" id="_M/RADEON_SET_UP_LEVEL_SHIFT" data-ref="_M/RADEON_SET_UP_LEVEL_SHIFT">RADEON_SET_UP_LEVEL_SHIFT</dfn>         16</u></td></tr>
<tr><th id="3610">3610</th><td><u>#	define <dfn class="macro" id="_M/RADEON_SLEW_RATE_LIMIT" data-ref="_M/RADEON_SLEW_RATE_LIMIT">RADEON_SLEW_RATE_LIMIT</dfn>		 (1 &lt;&lt; 23)</u></td></tr>
<tr><th id="3611">3611</th><td><u>#       define <dfn class="macro" id="_M/RADEON_CY_FILT_BLEND_SHIFT" data-ref="_M/RADEON_CY_FILT_BLEND_SHIFT">RADEON_CY_FILT_BLEND_SHIFT</dfn>        28</u></td></tr>
<tr><th id="3612">3612</th><td><u>#define <dfn class="macro" id="_M/RADEON_TV_MODULATOR_CNTL2" data-ref="_M/RADEON_TV_MODULATOR_CNTL2">RADEON_TV_MODULATOR_CNTL2</dfn>                    0x0874</u></td></tr>
<tr><th id="3613">3613</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TV_U_BURST_LEVEL_MASK" data-ref="_M/RADEON_TV_U_BURST_LEVEL_MASK">RADEON_TV_U_BURST_LEVEL_MASK</dfn>     0x1ff</u></td></tr>
<tr><th id="3614">3614</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TV_V_BURST_LEVEL_MASK" data-ref="_M/RADEON_TV_V_BURST_LEVEL_MASK">RADEON_TV_V_BURST_LEVEL_MASK</dfn>     0x1ff</u></td></tr>
<tr><th id="3615">3615</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TV_V_BURST_LEVEL_SHIFT" data-ref="_M/RADEON_TV_V_BURST_LEVEL_SHIFT">RADEON_TV_V_BURST_LEVEL_SHIFT</dfn>    16</u></td></tr>
<tr><th id="3616">3616</th><td><u>#define <dfn class="macro" id="_M/RADEON_TV_CRC_CNTL" data-ref="_M/RADEON_TV_CRC_CNTL">RADEON_TV_CRC_CNTL</dfn>                           0x0890</u></td></tr>
<tr><th id="3617">3617</th><td><u>#define <dfn class="macro" id="_M/RADEON_TV_UV_ADR" data-ref="_M/RADEON_TV_UV_ADR">RADEON_TV_UV_ADR</dfn>                             0x08ac</u></td></tr>
<tr><th id="3618">3618</th><td><u>#	define <dfn class="macro" id="_M/RADEON_MAX_UV_ADR_MASK" data-ref="_M/RADEON_MAX_UV_ADR_MASK">RADEON_MAX_UV_ADR_MASK</dfn>		 0x000000ff</u></td></tr>
<tr><th id="3619">3619</th><td><u>#	define <dfn class="macro" id="_M/RADEON_MAX_UV_ADR_SHIFT" data-ref="_M/RADEON_MAX_UV_ADR_SHIFT">RADEON_MAX_UV_ADR_SHIFT</dfn>		 0</u></td></tr>
<tr><th id="3620">3620</th><td><u>#	define <dfn class="macro" id="_M/RADEON_TABLE1_BOT_ADR_MASK" data-ref="_M/RADEON_TABLE1_BOT_ADR_MASK">RADEON_TABLE1_BOT_ADR_MASK</dfn>	 0x0000ff00</u></td></tr>
<tr><th id="3621">3621</th><td><u>#	define <dfn class="macro" id="_M/RADEON_TABLE1_BOT_ADR_SHIFT" data-ref="_M/RADEON_TABLE1_BOT_ADR_SHIFT">RADEON_TABLE1_BOT_ADR_SHIFT</dfn>	 8</u></td></tr>
<tr><th id="3622">3622</th><td><u>#	define <dfn class="macro" id="_M/RADEON_TABLE3_TOP_ADR_MASK" data-ref="_M/RADEON_TABLE3_TOP_ADR_MASK">RADEON_TABLE3_TOP_ADR_MASK</dfn>	 0x00ff0000</u></td></tr>
<tr><th id="3623">3623</th><td><u>#	define <dfn class="macro" id="_M/RADEON_TABLE3_TOP_ADR_SHIFT" data-ref="_M/RADEON_TABLE3_TOP_ADR_SHIFT">RADEON_TABLE3_TOP_ADR_SHIFT</dfn>	 16</u></td></tr>
<tr><th id="3624">3624</th><td><u>#	define <dfn class="macro" id="_M/RADEON_HCODE_TABLE_SEL_MASK" data-ref="_M/RADEON_HCODE_TABLE_SEL_MASK">RADEON_HCODE_TABLE_SEL_MASK</dfn>	 0x06000000</u></td></tr>
<tr><th id="3625">3625</th><td><u>#	define <dfn class="macro" id="_M/RADEON_HCODE_TABLE_SEL_SHIFT" data-ref="_M/RADEON_HCODE_TABLE_SEL_SHIFT">RADEON_HCODE_TABLE_SEL_SHIFT</dfn>	 25</u></td></tr>
<tr><th id="3626">3626</th><td><u>#	define <dfn class="macro" id="_M/RADEON_VCODE_TABLE_SEL_MASK" data-ref="_M/RADEON_VCODE_TABLE_SEL_MASK">RADEON_VCODE_TABLE_SEL_MASK</dfn>	 0x18000000</u></td></tr>
<tr><th id="3627">3627</th><td><u>#	define <dfn class="macro" id="_M/RADEON_VCODE_TABLE_SEL_SHIFT" data-ref="_M/RADEON_VCODE_TABLE_SEL_SHIFT">RADEON_VCODE_TABLE_SEL_SHIFT</dfn>	 27</u></td></tr>
<tr><th id="3628">3628</th><td><u>#	define <dfn class="macro" id="_M/RADEON_TV_MAX_FIFO_ADDR" data-ref="_M/RADEON_TV_MAX_FIFO_ADDR">RADEON_TV_MAX_FIFO_ADDR</dfn>		 0x1a7</u></td></tr>
<tr><th id="3629">3629</th><td><u>#	define <dfn class="macro" id="_M/RADEON_TV_MAX_FIFO_ADDR_INTERNAL" data-ref="_M/RADEON_TV_MAX_FIFO_ADDR_INTERNAL">RADEON_TV_MAX_FIFO_ADDR_INTERNAL</dfn>	 0x1ff</u></td></tr>
<tr><th id="3630">3630</th><td><u>#define <dfn class="macro" id="_M/RADEON_TV_PLL_FINE_CNTL" data-ref="_M/RADEON_TV_PLL_FINE_CNTL">RADEON_TV_PLL_FINE_CNTL</dfn>			     0x0020	/* PLL */</u></td></tr>
<tr><th id="3631">3631</th><td><u>#define <dfn class="macro" id="_M/RADEON_TV_PLL_CNTL" data-ref="_M/RADEON_TV_PLL_CNTL">RADEON_TV_PLL_CNTL</dfn>                           0x0021	/* PLL */</u></td></tr>
<tr><th id="3632">3632</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TV_M0LO_MASK" data-ref="_M/RADEON_TV_M0LO_MASK">RADEON_TV_M0LO_MASK</dfn>               0xff</u></td></tr>
<tr><th id="3633">3633</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TV_M0HI_MASK" data-ref="_M/RADEON_TV_M0HI_MASK">RADEON_TV_M0HI_MASK</dfn>               0x7</u></td></tr>
<tr><th id="3634">3634</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TV_M0HI_SHIFT" data-ref="_M/RADEON_TV_M0HI_SHIFT">RADEON_TV_M0HI_SHIFT</dfn>              18</u></td></tr>
<tr><th id="3635">3635</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TV_N0LO_MASK" data-ref="_M/RADEON_TV_N0LO_MASK">RADEON_TV_N0LO_MASK</dfn>               0x1ff</u></td></tr>
<tr><th id="3636">3636</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TV_N0LO_SHIFT" data-ref="_M/RADEON_TV_N0LO_SHIFT">RADEON_TV_N0LO_SHIFT</dfn>              8</u></td></tr>
<tr><th id="3637">3637</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TV_N0HI_MASK" data-ref="_M/RADEON_TV_N0HI_MASK">RADEON_TV_N0HI_MASK</dfn>               0x3</u></td></tr>
<tr><th id="3638">3638</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TV_N0HI_SHIFT" data-ref="_M/RADEON_TV_N0HI_SHIFT">RADEON_TV_N0HI_SHIFT</dfn>              21</u></td></tr>
<tr><th id="3639">3639</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TV_P_MASK" data-ref="_M/RADEON_TV_P_MASK">RADEON_TV_P_MASK</dfn>                  0xf</u></td></tr>
<tr><th id="3640">3640</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TV_P_SHIFT" data-ref="_M/RADEON_TV_P_SHIFT">RADEON_TV_P_SHIFT</dfn>                 24</u></td></tr>
<tr><th id="3641">3641</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TV_SLIP_EN" data-ref="_M/RADEON_TV_SLIP_EN">RADEON_TV_SLIP_EN</dfn>                 (1 &lt;&lt; 23)</u></td></tr>
<tr><th id="3642">3642</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TV_DTO_EN" data-ref="_M/RADEON_TV_DTO_EN">RADEON_TV_DTO_EN</dfn>                  (1 &lt;&lt; 28)</u></td></tr>
<tr><th id="3643">3643</th><td><u>#define <dfn class="macro" id="_M/RADEON_TV_PLL_CNTL1" data-ref="_M/RADEON_TV_PLL_CNTL1">RADEON_TV_PLL_CNTL1</dfn>                          0x0022	/* PLL */</u></td></tr>
<tr><th id="3644">3644</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TVPLL_RESET" data-ref="_M/RADEON_TVPLL_RESET">RADEON_TVPLL_RESET</dfn>                (1 &lt;&lt;  1)</u></td></tr>
<tr><th id="3645">3645</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TVPLL_SLEEP" data-ref="_M/RADEON_TVPLL_SLEEP">RADEON_TVPLL_SLEEP</dfn>                (1 &lt;&lt;  3)</u></td></tr>
<tr><th id="3646">3646</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TVPLL_REFCLK_SEL" data-ref="_M/RADEON_TVPLL_REFCLK_SEL">RADEON_TVPLL_REFCLK_SEL</dfn>           (1 &lt;&lt;  4)</u></td></tr>
<tr><th id="3647">3647</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TVPCP_SHIFT" data-ref="_M/RADEON_TVPCP_SHIFT">RADEON_TVPCP_SHIFT</dfn>                8</u></td></tr>
<tr><th id="3648">3648</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TVPCP_MASK" data-ref="_M/RADEON_TVPCP_MASK">RADEON_TVPCP_MASK</dfn>                 (7 &lt;&lt; 8)</u></td></tr>
<tr><th id="3649">3649</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TVPVG_SHIFT" data-ref="_M/RADEON_TVPVG_SHIFT">RADEON_TVPVG_SHIFT</dfn>                11</u></td></tr>
<tr><th id="3650">3650</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TVPVG_MASK" data-ref="_M/RADEON_TVPVG_MASK">RADEON_TVPVG_MASK</dfn>                 (7 &lt;&lt; 11)</u></td></tr>
<tr><th id="3651">3651</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TVPDC_SHIFT" data-ref="_M/RADEON_TVPDC_SHIFT">RADEON_TVPDC_SHIFT</dfn>                14</u></td></tr>
<tr><th id="3652">3652</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TVPDC_MASK" data-ref="_M/RADEON_TVPDC_MASK">RADEON_TVPDC_MASK</dfn>                 (3 &lt;&lt; 14)</u></td></tr>
<tr><th id="3653">3653</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TVPLL_TEST_DIS" data-ref="_M/RADEON_TVPLL_TEST_DIS">RADEON_TVPLL_TEST_DIS</dfn>             (1 &lt;&lt; 31)</u></td></tr>
<tr><th id="3654">3654</th><td><u>#       define <dfn class="macro" id="_M/RADEON_TVCLK_SRC_SEL_TVPLL" data-ref="_M/RADEON_TVCLK_SRC_SEL_TVPLL">RADEON_TVCLK_SRC_SEL_TVPLL</dfn>        (1 &lt;&lt; 30)</u></td></tr>
<tr><th id="3655">3655</th><td></td></tr>
<tr><th id="3656">3656</th><td><u>#define <dfn class="macro" id="_M/RS400_DISP2_REQ_CNTL1" data-ref="_M/RS400_DISP2_REQ_CNTL1">RS400_DISP2_REQ_CNTL1</dfn>			0xe30</u></td></tr>
<tr><th id="3657">3657</th><td><u>#       define <dfn class="macro" id="_M/RS400_DISP2_START_REQ_LEVEL_SHIFT" data-ref="_M/RS400_DISP2_START_REQ_LEVEL_SHIFT">RS400_DISP2_START_REQ_LEVEL_SHIFT</dfn>   0</u></td></tr>
<tr><th id="3658">3658</th><td><u>#       define <dfn class="macro" id="_M/RS400_DISP2_START_REQ_LEVEL_MASK" data-ref="_M/RS400_DISP2_START_REQ_LEVEL_MASK">RS400_DISP2_START_REQ_LEVEL_MASK</dfn>    0x3ff</u></td></tr>
<tr><th id="3659">3659</th><td><u>#       define <dfn class="macro" id="_M/RS400_DISP2_STOP_REQ_LEVEL_SHIFT" data-ref="_M/RS400_DISP2_STOP_REQ_LEVEL_SHIFT">RS400_DISP2_STOP_REQ_LEVEL_SHIFT</dfn>    12</u></td></tr>
<tr><th id="3660">3660</th><td><u>#       define <dfn class="macro" id="_M/RS400_DISP2_STOP_REQ_LEVEL_MASK" data-ref="_M/RS400_DISP2_STOP_REQ_LEVEL_MASK">RS400_DISP2_STOP_REQ_LEVEL_MASK</dfn>     0x3ff</u></td></tr>
<tr><th id="3661">3661</th><td><u>#       define <dfn class="macro" id="_M/RS400_DISP2_ALLOW_FID_LEVEL_SHIFT" data-ref="_M/RS400_DISP2_ALLOW_FID_LEVEL_SHIFT">RS400_DISP2_ALLOW_FID_LEVEL_SHIFT</dfn>   22</u></td></tr>
<tr><th id="3662">3662</th><td><u>#       define <dfn class="macro" id="_M/RS400_DISP2_ALLOW_FID_LEVEL_MASK" data-ref="_M/RS400_DISP2_ALLOW_FID_LEVEL_MASK">RS400_DISP2_ALLOW_FID_LEVEL_MASK</dfn>    0x3ff</u></td></tr>
<tr><th id="3663">3663</th><td><u>#define <dfn class="macro" id="_M/RS400_DISP2_REQ_CNTL2" data-ref="_M/RS400_DISP2_REQ_CNTL2">RS400_DISP2_REQ_CNTL2</dfn>			0xe34</u></td></tr>
<tr><th id="3664">3664</th><td><u>#       define <dfn class="macro" id="_M/RS400_DISP2_CRITICAL_POINT_START_SHIFT" data-ref="_M/RS400_DISP2_CRITICAL_POINT_START_SHIFT">RS400_DISP2_CRITICAL_POINT_START_SHIFT</dfn>    12</u></td></tr>
<tr><th id="3665">3665</th><td><u>#       define <dfn class="macro" id="_M/RS400_DISP2_CRITICAL_POINT_START_MASK" data-ref="_M/RS400_DISP2_CRITICAL_POINT_START_MASK">RS400_DISP2_CRITICAL_POINT_START_MASK</dfn>     0x3ff</u></td></tr>
<tr><th id="3666">3666</th><td><u>#       define <dfn class="macro" id="_M/RS400_DISP2_CRITICAL_POINT_STOP_SHIFT" data-ref="_M/RS400_DISP2_CRITICAL_POINT_STOP_SHIFT">RS400_DISP2_CRITICAL_POINT_STOP_SHIFT</dfn>     22</u></td></tr>
<tr><th id="3667">3667</th><td><u>#       define <dfn class="macro" id="_M/RS400_DISP2_CRITICAL_POINT_STOP_MASK" data-ref="_M/RS400_DISP2_CRITICAL_POINT_STOP_MASK">RS400_DISP2_CRITICAL_POINT_STOP_MASK</dfn>      0x3ff</u></td></tr>
<tr><th id="3668">3668</th><td><u>#define <dfn class="macro" id="_M/RS400_DMIF_MEM_CNTL1" data-ref="_M/RS400_DMIF_MEM_CNTL1">RS400_DMIF_MEM_CNTL1</dfn>			0xe38</u></td></tr>
<tr><th id="3669">3669</th><td><u>#       define <dfn class="macro" id="_M/RS400_DISP2_START_ADR_SHIFT" data-ref="_M/RS400_DISP2_START_ADR_SHIFT">RS400_DISP2_START_ADR_SHIFT</dfn>      0</u></td></tr>
<tr><th id="3670">3670</th><td><u>#       define <dfn class="macro" id="_M/RS400_DISP2_START_ADR_MASK" data-ref="_M/RS400_DISP2_START_ADR_MASK">RS400_DISP2_START_ADR_MASK</dfn>       0x3ff</u></td></tr>
<tr><th id="3671">3671</th><td><u>#       define <dfn class="macro" id="_M/RS400_DISP1_CRITICAL_POINT_START_SHIFT" data-ref="_M/RS400_DISP1_CRITICAL_POINT_START_SHIFT">RS400_DISP1_CRITICAL_POINT_START_SHIFT</dfn>    12</u></td></tr>
<tr><th id="3672">3672</th><td><u>#       define <dfn class="macro" id="_M/RS400_DISP1_CRITICAL_POINT_START_MASK" data-ref="_M/RS400_DISP1_CRITICAL_POINT_START_MASK">RS400_DISP1_CRITICAL_POINT_START_MASK</dfn>     0x3ff</u></td></tr>
<tr><th id="3673">3673</th><td><u>#       define <dfn class="macro" id="_M/RS400_DISP1_CRITICAL_POINT_STOP_SHIFT" data-ref="_M/RS400_DISP1_CRITICAL_POINT_STOP_SHIFT">RS400_DISP1_CRITICAL_POINT_STOP_SHIFT</dfn>     22</u></td></tr>
<tr><th id="3674">3674</th><td><u>#       define <dfn class="macro" id="_M/RS400_DISP1_CRITICAL_POINT_STOP_MASK" data-ref="_M/RS400_DISP1_CRITICAL_POINT_STOP_MASK">RS400_DISP1_CRITICAL_POINT_STOP_MASK</dfn>      0x3ff</u></td></tr>
<tr><th id="3675">3675</th><td><u>#define <dfn class="macro" id="_M/RS400_DISP1_REQ_CNTL1" data-ref="_M/RS400_DISP1_REQ_CNTL1">RS400_DISP1_REQ_CNTL1</dfn>			0xe3c</u></td></tr>
<tr><th id="3676">3676</th><td><u>#       define <dfn class="macro" id="_M/RS400_DISP1_START_REQ_LEVEL_SHIFT" data-ref="_M/RS400_DISP1_START_REQ_LEVEL_SHIFT">RS400_DISP1_START_REQ_LEVEL_SHIFT</dfn>   0</u></td></tr>
<tr><th id="3677">3677</th><td><u>#       define <dfn class="macro" id="_M/RS400_DISP1_START_REQ_LEVEL_MASK" data-ref="_M/RS400_DISP1_START_REQ_LEVEL_MASK">RS400_DISP1_START_REQ_LEVEL_MASK</dfn>    0x3ff</u></td></tr>
<tr><th id="3678">3678</th><td><u>#       define <dfn class="macro" id="_M/RS400_DISP1_STOP_REQ_LEVEL_SHIFT" data-ref="_M/RS400_DISP1_STOP_REQ_LEVEL_SHIFT">RS400_DISP1_STOP_REQ_LEVEL_SHIFT</dfn>    12</u></td></tr>
<tr><th id="3679">3679</th><td><u>#       define <dfn class="macro" id="_M/RS400_DISP1_STOP_REQ_LEVEL_MASK" data-ref="_M/RS400_DISP1_STOP_REQ_LEVEL_MASK">RS400_DISP1_STOP_REQ_LEVEL_MASK</dfn>     0x3ff</u></td></tr>
<tr><th id="3680">3680</th><td><u>#       define <dfn class="macro" id="_M/RS400_DISP1_ALLOW_FID_LEVEL_SHIFT" data-ref="_M/RS400_DISP1_ALLOW_FID_LEVEL_SHIFT">RS400_DISP1_ALLOW_FID_LEVEL_SHIFT</dfn>   22</u></td></tr>
<tr><th id="3681">3681</th><td><u>#       define <dfn class="macro" id="_M/RS400_DISP1_ALLOW_FID_LEVEL_MASK" data-ref="_M/RS400_DISP1_ALLOW_FID_LEVEL_MASK">RS400_DISP1_ALLOW_FID_LEVEL_MASK</dfn>    0x3ff</u></td></tr>
<tr><th id="3682">3682</th><td></td></tr>
<tr><th id="3683">3683</th><td><u>#define <dfn class="macro" id="_M/RADEON_PCIE_INDEX" data-ref="_M/RADEON_PCIE_INDEX">RADEON_PCIE_INDEX</dfn>               0x0030</u></td></tr>
<tr><th id="3684">3684</th><td><u>#define <dfn class="macro" id="_M/RADEON_PCIE_DATA" data-ref="_M/RADEON_PCIE_DATA">RADEON_PCIE_DATA</dfn>                0x0034</u></td></tr>
<tr><th id="3685">3685</th><td><u>#define <dfn class="macro" id="_M/RADEON_PCIE_TX_GART_CNTL" data-ref="_M/RADEON_PCIE_TX_GART_CNTL">RADEON_PCIE_TX_GART_CNTL</dfn>	0x10</u></td></tr>
<tr><th id="3686">3686</th><td><u>#	define <dfn class="macro" id="_M/RADEON_PCIE_TX_GART_EN" data-ref="_M/RADEON_PCIE_TX_GART_EN">RADEON_PCIE_TX_GART_EN</dfn>		(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="3687">3687</th><td><u>#	define <dfn class="macro" id="_M/RADEON_PCIE_TX_GART_UNMAPPED_ACCESS_PASS_THRU" data-ref="_M/RADEON_PCIE_TX_GART_UNMAPPED_ACCESS_PASS_THRU">RADEON_PCIE_TX_GART_UNMAPPED_ACCESS_PASS_THRU</dfn> (0 &lt;&lt; 1)</u></td></tr>
<tr><th id="3688">3688</th><td><u>#	define <dfn class="macro" id="_M/RADEON_PCIE_TX_GART_UNMAPPED_ACCESS_CLAMP_LO" data-ref="_M/RADEON_PCIE_TX_GART_UNMAPPED_ACCESS_CLAMP_LO">RADEON_PCIE_TX_GART_UNMAPPED_ACCESS_CLAMP_LO</dfn>  (1 &lt;&lt; 1)</u></td></tr>
<tr><th id="3689">3689</th><td><u>#	define <dfn class="macro" id="_M/RADEON_PCIE_TX_GART_UNMAPPED_ACCESS_DISCARD" data-ref="_M/RADEON_PCIE_TX_GART_UNMAPPED_ACCESS_DISCARD">RADEON_PCIE_TX_GART_UNMAPPED_ACCESS_DISCARD</dfn>   (3 &lt;&lt; 1)</u></td></tr>
<tr><th id="3690">3690</th><td><u>#	define <dfn class="macro" id="_M/RADEON_PCIE_TX_GART_MODE_32_128_CACHE" data-ref="_M/RADEON_PCIE_TX_GART_MODE_32_128_CACHE">RADEON_PCIE_TX_GART_MODE_32_128_CACHE</dfn>	(0 &lt;&lt; 3)</u></td></tr>
<tr><th id="3691">3691</th><td><u>#	define <dfn class="macro" id="_M/RADEON_PCIE_TX_GART_MODE_8_4_128_CACHE" data-ref="_M/RADEON_PCIE_TX_GART_MODE_8_4_128_CACHE">RADEON_PCIE_TX_GART_MODE_8_4_128_CACHE</dfn>	(1 &lt;&lt; 3)</u></td></tr>
<tr><th id="3692">3692</th><td><u>#	define <dfn class="macro" id="_M/RADEON_PCIE_TX_GART_CHK_RW_VALID_EN" data-ref="_M/RADEON_PCIE_TX_GART_CHK_RW_VALID_EN">RADEON_PCIE_TX_GART_CHK_RW_VALID_EN</dfn>      (1 &lt;&lt; 5)</u></td></tr>
<tr><th id="3693">3693</th><td><u>#	define <dfn class="macro" id="_M/RADEON_PCIE_TX_GART_INVALIDATE_TLB" data-ref="_M/RADEON_PCIE_TX_GART_INVALIDATE_TLB">RADEON_PCIE_TX_GART_INVALIDATE_TLB</dfn>	(1 &lt;&lt; 8)</u></td></tr>
<tr><th id="3694">3694</th><td><u>#define <dfn class="macro" id="_M/RADEON_PCIE_TX_DISCARD_RD_ADDR_LO" data-ref="_M/RADEON_PCIE_TX_DISCARD_RD_ADDR_LO">RADEON_PCIE_TX_DISCARD_RD_ADDR_LO</dfn> 0x11</u></td></tr>
<tr><th id="3695">3695</th><td><u>#define <dfn class="macro" id="_M/RADEON_PCIE_TX_DISCARD_RD_ADDR_HI" data-ref="_M/RADEON_PCIE_TX_DISCARD_RD_ADDR_HI">RADEON_PCIE_TX_DISCARD_RD_ADDR_HI</dfn> 0x12</u></td></tr>
<tr><th id="3696">3696</th><td><u>#define <dfn class="macro" id="_M/RADEON_PCIE_TX_GART_BASE" data-ref="_M/RADEON_PCIE_TX_GART_BASE">RADEON_PCIE_TX_GART_BASE</dfn>	0x13</u></td></tr>
<tr><th id="3697">3697</th><td><u>#define <dfn class="macro" id="_M/RADEON_PCIE_TX_GART_START_LO" data-ref="_M/RADEON_PCIE_TX_GART_START_LO">RADEON_PCIE_TX_GART_START_LO</dfn>	0x14</u></td></tr>
<tr><th id="3698">3698</th><td><u>#define <dfn class="macro" id="_M/RADEON_PCIE_TX_GART_START_HI" data-ref="_M/RADEON_PCIE_TX_GART_START_HI">RADEON_PCIE_TX_GART_START_HI</dfn>	0x15</u></td></tr>
<tr><th id="3699">3699</th><td><u>#define <dfn class="macro" id="_M/RADEON_PCIE_TX_GART_END_LO" data-ref="_M/RADEON_PCIE_TX_GART_END_LO">RADEON_PCIE_TX_GART_END_LO</dfn>	0x16</u></td></tr>
<tr><th id="3700">3700</th><td><u>#define <dfn class="macro" id="_M/RADEON_PCIE_TX_GART_END_HI" data-ref="_M/RADEON_PCIE_TX_GART_END_HI">RADEON_PCIE_TX_GART_END_HI</dfn>	0x17</u></td></tr>
<tr><th id="3701">3701</th><td><u>#define <dfn class="macro" id="_M/RADEON_PCIE_TX_GART_ERROR" data-ref="_M/RADEON_PCIE_TX_GART_ERROR">RADEON_PCIE_TX_GART_ERROR</dfn>	0x18</u></td></tr>
<tr><th id="3702">3702</th><td></td></tr>
<tr><th id="3703">3703</th><td><u>#define <dfn class="macro" id="_M/RADEON_SCRATCH_REG0" data-ref="_M/RADEON_SCRATCH_REG0">RADEON_SCRATCH_REG0</dfn>		0x15e0</u></td></tr>
<tr><th id="3704">3704</th><td><u>#define <dfn class="macro" id="_M/RADEON_SCRATCH_REG1" data-ref="_M/RADEON_SCRATCH_REG1">RADEON_SCRATCH_REG1</dfn>		0x15e4</u></td></tr>
<tr><th id="3705">3705</th><td><u>#define <dfn class="macro" id="_M/RADEON_SCRATCH_REG2" data-ref="_M/RADEON_SCRATCH_REG2">RADEON_SCRATCH_REG2</dfn>		0x15e8</u></td></tr>
<tr><th id="3706">3706</th><td><u>#define <dfn class="macro" id="_M/RADEON_SCRATCH_REG3" data-ref="_M/RADEON_SCRATCH_REG3">RADEON_SCRATCH_REG3</dfn>		0x15ec</u></td></tr>
<tr><th id="3707">3707</th><td><u>#define <dfn class="macro" id="_M/RADEON_SCRATCH_REG4" data-ref="_M/RADEON_SCRATCH_REG4">RADEON_SCRATCH_REG4</dfn>		0x15f0</u></td></tr>
<tr><th id="3708">3708</th><td><u>#define <dfn class="macro" id="_M/RADEON_SCRATCH_REG5" data-ref="_M/RADEON_SCRATCH_REG5">RADEON_SCRATCH_REG5</dfn>		0x15f4</u></td></tr>
<tr><th id="3709">3709</th><td></td></tr>
<tr><th id="3710">3710</th><td><u>#define <dfn class="macro" id="_M/RV530_GB_PIPE_SELECT2" data-ref="_M/RV530_GB_PIPE_SELECT2">RV530_GB_PIPE_SELECT2</dfn>           0x4124</u></td></tr>
<tr><th id="3711">3711</th><td></td></tr>
<tr><th id="3712">3712</th><td><u>#define <dfn class="macro" id="_M/RADEON_CP_PACKET_GET_TYPE" data-ref="_M/RADEON_CP_PACKET_GET_TYPE">RADEON_CP_PACKET_GET_TYPE</dfn>(h) (((h) &gt;&gt; 30) &amp; 3)</u></td></tr>
<tr><th id="3713">3713</th><td><u>#define <dfn class="macro" id="_M/RADEON_CP_PACKET_GET_COUNT" data-ref="_M/RADEON_CP_PACKET_GET_COUNT">RADEON_CP_PACKET_GET_COUNT</dfn>(h) (((h) &gt;&gt; 16) &amp; 0x3FFF)</u></td></tr>
<tr><th id="3714">3714</th><td><u>#define <dfn class="macro" id="_M/RADEON_CP_PACKET0_GET_ONE_REG_WR" data-ref="_M/RADEON_CP_PACKET0_GET_ONE_REG_WR">RADEON_CP_PACKET0_GET_ONE_REG_WR</dfn>(h) (((h) &gt;&gt; 15) &amp; 1)</u></td></tr>
<tr><th id="3715">3715</th><td><u>#define <dfn class="macro" id="_M/RADEON_CP_PACKET3_GET_OPCODE" data-ref="_M/RADEON_CP_PACKET3_GET_OPCODE">RADEON_CP_PACKET3_GET_OPCODE</dfn>(h) (((h) &gt;&gt; 8) &amp; 0xFF)</u></td></tr>
<tr><th id="3716">3716</th><td><u>#define <dfn class="macro" id="_M/R100_CP_PACKET0_GET_REG" data-ref="_M/R100_CP_PACKET0_GET_REG">R100_CP_PACKET0_GET_REG</dfn>(h) (((h) &amp; 0x1FFF) &lt;&lt; 2)</u></td></tr>
<tr><th id="3717">3717</th><td><u>#define <dfn class="macro" id="_M/R600_CP_PACKET0_GET_REG" data-ref="_M/R600_CP_PACKET0_GET_REG">R600_CP_PACKET0_GET_REG</dfn>(h) (((h) &amp; 0xFFFF) &lt;&lt; 2)</u></td></tr>
<tr><th id="3718">3718</th><td><u>#define <dfn class="macro" id="_M/RADEON_PACKET_TYPE0" data-ref="_M/RADEON_PACKET_TYPE0">RADEON_PACKET_TYPE0</dfn> 0</u></td></tr>
<tr><th id="3719">3719</th><td><u>#define <dfn class="macro" id="_M/RADEON_PACKET_TYPE1" data-ref="_M/RADEON_PACKET_TYPE1">RADEON_PACKET_TYPE1</dfn> 1</u></td></tr>
<tr><th id="3720">3720</th><td><u>#define <dfn class="macro" id="_M/RADEON_PACKET_TYPE2" data-ref="_M/RADEON_PACKET_TYPE2">RADEON_PACKET_TYPE2</dfn> 2</u></td></tr>
<tr><th id="3721">3721</th><td><u>#define <dfn class="macro" id="_M/RADEON_PACKET_TYPE3" data-ref="_M/RADEON_PACKET_TYPE3">RADEON_PACKET_TYPE3</dfn> 3</u></td></tr>
<tr><th id="3722">3722</th><td></td></tr>
<tr><th id="3723">3723</th><td><u>#define <dfn class="macro" id="_M/RADEON_PACKET3_NOP" data-ref="_M/RADEON_PACKET3_NOP">RADEON_PACKET3_NOP</dfn> 0x10</u></td></tr>
<tr><th id="3724">3724</th><td></td></tr>
<tr><th id="3725">3725</th><td><u>#define <dfn class="macro" id="_M/RADEON_VLINE_STAT" data-ref="_M/RADEON_VLINE_STAT">RADEON_VLINE_STAT</dfn> (1 &lt;&lt; 12)</u></td></tr>
<tr><th id="3726">3726</th><td></td></tr>
<tr><th id="3727">3727</th><td><u>#<span data-ppcond="53">endif</span></u></td></tr>
<tr><th id="3728">3728</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='radeon_agp.c.html'>netbsd/sys/external/bsd/drm2/dist/drm/radeon/radeon_agp.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
