// Seed: 140090129
module module_0;
  tri0 id_1;
  assign id_1 = -1;
  assign id_1 = id_1;
  wire id_2;
  logic [-1 : 1] id_3;
endmodule
module module_1 (
    input  tri0 id_0
    , id_7,
    input  tri  id_1,
    input  wor  id_2,
    input  wand id_3,
    output tri  id_4,
    input  wor  id_5
);
  wire id_8;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2#(
        .id_3(-1 + 1),
        .id_4(-1),
        .id_5(1),
        .id_6(1),
        .id_7(-1),
        .id_8(1),
        .id_9(1)
    )
);
  input wire id_2;
  output wire id_1;
  id_10 :
  assert property (@(id_4[1]) 1)
  else;
  wire id_11;
  ;
  assign id_3 = id_10;
  logic id_12 = id_5;
  parameter id_13 = -1 <-> 1;
  wire id_14;
  ;
  module_0 modCall_1 ();
  wire id_15;
endmodule
