/*
 * SPDX-License-Identifier: BSD-3-Clause
 * Copyright(c) 2024 Napatech A/S
 */

/*
 * nthw_fpga_reg_defs_slc.h
 *
 * Auto-generated file - do *NOT* edit
 *
 */

#ifndef _NTHW_FPGA_REG_DEFS_SLC_
#define _NTHW_FPGA_REG_DEFS_SLC_

/* SLC */
#define NTHW_MOD_SLC (0x1aef1f38UL)
#define SLC_RCP_CTRL (0xa3373b1UL)
#define SLC_RCP_CTRL_ADR (0xe64629e7UL)
#define SLC_RCP_CTRL_CNT (0xf64eb036UL)
#define SLC_RCP_DATA (0xa5e2f1a8UL)
#define SLC_RCP_DATA_HEAD_DYN (0x86b55a78UL)
#define SLC_RCP_DATA_HEAD_OFS (0x24bcd7deUL)
#define SLC_RCP_DATA_HEAD_SLC_EN (0x61cf5ef7UL)
#define SLC_RCP_DATA_PCAP (0x84909c04UL)
#define SLC_RCP_DATA_TAIL_DYN (0x85cd93a3UL)
#define SLC_RCP_DATA_TAIL_OFS (0x27c41e05UL)
#define SLC_RCP_DATA_TAIL_SLC_EN (0xa4f5112cUL)

#endif	/* _NTHW_FPGA_REG_DEFS_SLC_ */

/*
 * Auto-generated file - do *NOT* edit
 */
