// Seed: 3929694085
module module_0 (
    input tri0 id_0,
    input tri1 id_1,
    input tri0 id_2
);
  assign id_4 = 1;
  id_5(
      .id_0(1), .id_1(id_2), .id_2(1'b0), .id_3(id_0), .id_4(1), .id_5(1)
  );
  assign module_1.type_16 = 0;
  `define pp_6 0
  assign `pp_6 = id_2;
  wire id_7;
endmodule
module module_1 (
    input  uwire id_0,
    output wire  id_1,
    input  tri1  id_2,
    input  tri0  id_3,
    output uwire id_4,
    output tri1  id_5
);
  tri id_7;
  assign id_4 = 1;
  assign id_1 = id_7;
  supply1 id_8;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_7
  );
  assign id_8 = 1;
  assign id_4 = 1'b0;
  supply1 id_9 = 1'd0;
  wire id_10;
  logic [7:0] id_11;
  wire id_12;
  wire id_13;
  reg id_14;
  initial id_14 = #id_15 id_11[1'b0*1];
endmodule
