{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1521165382657 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1521165382661 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 16 02:56:22 2018 " "Processing started: Fri Mar 16 02:56:22 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1521165382661 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521165382661 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Test1 -c Test1 " "Command: quartus_sta Test1 -c Test1" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521165382662 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1521165382806 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1521165384146 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521165384147 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521165384208 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521165384208 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "2 " "TimeQuest Timing Analyzer is analyzing 2 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1521165384959 ""}
{ "Info" "ISTA_SDC_FOUND" "Test1.SDC " "Reading SDC File: 'Test1.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521165384985 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Test1.sdc 9 CLOCK2_50 port " "Ignored filter at Test1.sdc(9): CLOCK2_50 could not be matched with a port" {  } { { "C:/intelFPGA/16.1/Projects/PDS/PDS_Predavanja/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/Test1/Test1.sdc" "" { Text "C:/intelFPGA/16.1/Projects/PDS/PDS_Predavanja/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/Test1/Test1.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521165384986 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock Test1.sdc 9 Argument <targets> is an empty collection " "Ignored create_clock at Test1.sdc(9): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20.000ns \[get_ports CLOCK2_50\] " "create_clock -period 20.000ns \[get_ports CLOCK2_50\]" {  } { { "C:/intelFPGA/16.1/Projects/PDS/PDS_Predavanja/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/Test1/Test1.sdc" "" { Text "C:/intelFPGA/16.1/Projects/PDS/PDS_Predavanja/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/Test1/Test1.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1521165384987 ""}  } { { "C:/intelFPGA/16.1/Projects/PDS/PDS_Predavanja/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/Test1/Test1.sdc" "" { Text "C:/intelFPGA/16.1/Projects/PDS/PDS_Predavanja/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/Test1/Test1.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521165384987 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Test1.sdc 10 CLOCK3_50 port " "Ignored filter at Test1.sdc(10): CLOCK3_50 could not be matched with a port" {  } { { "C:/intelFPGA/16.1/Projects/PDS/PDS_Predavanja/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/Test1/Test1.sdc" "" { Text "C:/intelFPGA/16.1/Projects/PDS/PDS_Predavanja/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/Test1/Test1.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521165384987 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock Test1.sdc 10 Argument <targets> is an empty collection " "Ignored create_clock at Test1.sdc(10): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20.000ns \[get_ports CLOCK3_50\] " "create_clock -period 20.000ns \[get_ports CLOCK3_50\]" {  } { { "C:/intelFPGA/16.1/Projects/PDS/PDS_Predavanja/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/Test1/Test1.sdc" "" { Text "C:/intelFPGA/16.1/Projects/PDS/PDS_Predavanja/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/Test1/Test1.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1521165384988 ""}  } { { "C:/intelFPGA/16.1/Projects/PDS/PDS_Predavanja/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/Test1/Test1.sdc" "" { Text "C:/intelFPGA/16.1/Projects/PDS/PDS_Predavanja/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/Test1/Test1.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521165384988 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Test1.sdc 11 CLOCK4_50 port " "Ignored filter at Test1.sdc(11): CLOCK4_50 could not be matched with a port" {  } { { "C:/intelFPGA/16.1/Projects/PDS/PDS_Predavanja/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/Test1/Test1.sdc" "" { Text "C:/intelFPGA/16.1/Projects/PDS/PDS_Predavanja/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/Test1/Test1.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521165384988 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock Test1.sdc 11 Argument <targets> is an empty collection " "Ignored create_clock at Test1.sdc(11): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20.000ns \[get_ports CLOCK4_50\] " "create_clock -period 20.000ns \[get_ports CLOCK4_50\]" {  } { { "C:/intelFPGA/16.1/Projects/PDS/PDS_Predavanja/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/Test1/Test1.sdc" "" { Text "C:/intelFPGA/16.1/Projects/PDS/PDS_Predavanja/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/Test1/Test1.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1521165384988 ""}  } { { "C:/intelFPGA/16.1/Projects/PDS/PDS_Predavanja/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/Test1/Test1.sdc" "" { Text "C:/intelFPGA/16.1/Projects/PDS/PDS_Predavanja/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/Test1/Test1.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521165384988 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Test1.sdc 12 CLOCK_50 port " "Ignored filter at Test1.sdc(12): CLOCK_50 could not be matched with a port" {  } { { "C:/intelFPGA/16.1/Projects/PDS/PDS_Predavanja/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/Test1/Test1.sdc" "" { Text "C:/intelFPGA/16.1/Projects/PDS/PDS_Predavanja/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/Test1/Test1.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521165384988 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock Test1.sdc 12 Argument <targets> is an empty collection " "Ignored create_clock at Test1.sdc(12): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20.000ns \[get_ports CLOCK_50\] " "create_clock -period 20.000ns \[get_ports CLOCK_50\]" {  } { { "C:/intelFPGA/16.1/Projects/PDS/PDS_Predavanja/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/Test1/Test1.sdc" "" { Text "C:/intelFPGA/16.1/Projects/PDS/PDS_Predavanja/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/Test1/Test1.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1521165384989 ""}  } { { "C:/intelFPGA/16.1/Projects/PDS/PDS_Predavanja/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/Test1/Test1.sdc" "" { Text "C:/intelFPGA/16.1/Projects/PDS/PDS_Predavanja/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/Test1/Test1.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521165384989 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Test1.sdc 15 altera_reserved_tck port or pin or register or keeper or net or combinational node or node " "Ignored filter at Test1.sdc(15): altera_reserved_tck could not be matched with a port or pin or register or keeper or net or combinational node or node" {  } { { "C:/intelFPGA/16.1/Projects/PDS/PDS_Predavanja/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/Test1/Test1.sdc" "" { Text "C:/intelFPGA/16.1/Projects/PDS/PDS_Predavanja/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/Test1/Test1.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521165384989 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock Test1.sdc 15 Argument <targets> is not an object ID " "Ignored create_clock at Test1.sdc(15): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\} " "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\}" {  } { { "C:/intelFPGA/16.1/Projects/PDS/PDS_Predavanja/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/Test1/Test1.sdc" "" { Text "C:/intelFPGA/16.1/Projects/PDS/PDS_Predavanja/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/Test1/Test1.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1521165384989 ""}  } { { "C:/intelFPGA/16.1/Projects/PDS/PDS_Predavanja/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/Test1/Test1.sdc" "" { Text "C:/intelFPGA/16.1/Projects/PDS/PDS_Predavanja/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/Test1/Test1.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521165384989 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Test1.sdc 16 altera_reserved_tdi port " "Ignored filter at Test1.sdc(16): altera_reserved_tdi could not be matched with a port" {  } { { "C:/intelFPGA/16.1/Projects/PDS/PDS_Predavanja/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/Test1/Test1.sdc" "" { Text "C:/intelFPGA/16.1/Projects/PDS/PDS_Predavanja/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/Test1/Test1.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521165384990 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Test1.sdc 16 altera_reserved_tck clock " "Ignored filter at Test1.sdc(16): altera_reserved_tck could not be matched with a clock" {  } { { "C:/intelFPGA/16.1/Projects/PDS/PDS_Predavanja/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/Test1/Test1.sdc" "" { Text "C:/intelFPGA/16.1/Projects/PDS/PDS_Predavanja/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/Test1/Test1.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521165384990 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Test1.sdc 16 Argument <targets> is an empty collection " "Ignored set_input_delay at Test1.sdc(16): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\]" {  } { { "C:/intelFPGA/16.1/Projects/PDS/PDS_Predavanja/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/Test1/Test1.sdc" "" { Text "C:/intelFPGA/16.1/Projects/PDS/PDS_Predavanja/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/Test1/Test1.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1521165384990 ""}  } { { "C:/intelFPGA/16.1/Projects/PDS/PDS_Predavanja/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/Test1/Test1.sdc" "" { Text "C:/intelFPGA/16.1/Projects/PDS/PDS_Predavanja/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/Test1/Test1.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521165384990 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Test1.sdc 16 Argument -clock is not an object ID " "Ignored set_input_delay at Test1.sdc(16): Argument -clock is not an object ID" {  } { { "C:/intelFPGA/16.1/Projects/PDS/PDS_Predavanja/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/Test1/Test1.sdc" "" { Text "C:/intelFPGA/16.1/Projects/PDS/PDS_Predavanja/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/Test1/Test1.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521165384990 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Test1.sdc 17 altera_reserved_tms port " "Ignored filter at Test1.sdc(17): altera_reserved_tms could not be matched with a port" {  } { { "C:/intelFPGA/16.1/Projects/PDS/PDS_Predavanja/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/Test1/Test1.sdc" "" { Text "C:/intelFPGA/16.1/Projects/PDS/PDS_Predavanja/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/Test1/Test1.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521165384990 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Test1.sdc 17 Argument <targets> is an empty collection " "Ignored set_input_delay at Test1.sdc(17): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\]" {  } { { "C:/intelFPGA/16.1/Projects/PDS/PDS_Predavanja/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/Test1/Test1.sdc" "" { Text "C:/intelFPGA/16.1/Projects/PDS/PDS_Predavanja/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/Test1/Test1.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1521165384991 ""}  } { { "C:/intelFPGA/16.1/Projects/PDS/PDS_Predavanja/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/Test1/Test1.sdc" "" { Text "C:/intelFPGA/16.1/Projects/PDS/PDS_Predavanja/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/Test1/Test1.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521165384991 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Test1.sdc 17 Argument -clock is not an object ID " "Ignored set_input_delay at Test1.sdc(17): Argument -clock is not an object ID" {  } { { "C:/intelFPGA/16.1/Projects/PDS/PDS_Predavanja/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/Test1/Test1.sdc" "" { Text "C:/intelFPGA/16.1/Projects/PDS/PDS_Predavanja/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/Test1/Test1.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521165384991 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Test1.sdc 18 altera_reserved_tdo port " "Ignored filter at Test1.sdc(18): altera_reserved_tdo could not be matched with a port" {  } { { "C:/intelFPGA/16.1/Projects/PDS/PDS_Predavanja/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/Test1/Test1.sdc" "" { Text "C:/intelFPGA/16.1/Projects/PDS/PDS_Predavanja/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/Test1/Test1.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521165384991 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Test1.sdc 18 Argument <targets> is an empty collection " "Ignored set_output_delay at Test1.sdc(18): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\] " "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\]" {  } { { "C:/intelFPGA/16.1/Projects/PDS/PDS_Predavanja/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/Test1/Test1.sdc" "" { Text "C:/intelFPGA/16.1/Projects/PDS/PDS_Predavanja/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/Test1/Test1.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1521165384991 ""}  } { { "C:/intelFPGA/16.1/Projects/PDS/PDS_Predavanja/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/Test1/Test1.sdc" "" { Text "C:/intelFPGA/16.1/Projects/PDS/PDS_Predavanja/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/Test1/Test1.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521165384991 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Test1.sdc 18 Argument -clock is not an object ID " "Ignored set_output_delay at Test1.sdc(18): Argument -clock is not an object ID" {  } { { "C:/intelFPGA/16.1/Projects/PDS/PDS_Predavanja/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/Test1/Test1.sdc" "" { Text "C:/intelFPGA/16.1/Projects/PDS/PDS_Predavanja/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/Test1/Test1.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521165384991 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1521165384992 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521165384994 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1521165384994 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521165384994 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1521165384995 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1521165384997 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1521165385011 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521165385012 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521165385018 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521165385020 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521165385021 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521165385023 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1521165385023 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521165385023 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521165385025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521165385025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -4.192 CLK  " "   -0.394              -4.192 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521165385025 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521165385025 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1521165385037 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521165385084 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521165386487 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1521165386573 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521165386574 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521165386578 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521165386579 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521165386581 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521165386583 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1521165386583 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521165386583 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521165386585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521165386585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -4.582 CLK  " "   -0.394              -4.582 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521165386585 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521165386585 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1521165386595 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521165386916 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521165388148 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1521165388258 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521165388261 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521165388263 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521165388265 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521165388267 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1521165388267 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521165388267 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.080 " "Worst-case minimum pulse width slack is -0.080" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521165388268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521165388268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.080              -0.633 CLK  " "   -0.080              -0.633 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521165388268 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521165388268 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1521165388279 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1521165388543 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521165388546 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521165388548 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521165388550 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521165388552 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1521165388552 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521165388552 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.081 " "Worst-case minimum pulse width slack is -0.081" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521165388554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521165388554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.081              -0.636 CLK  " "   -0.081              -0.636 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1521165388554 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521165388554 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521165391092 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521165391093 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 26 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1025 " "Peak virtual memory: 1025 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1521165391142 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 16 02:56:31 2018 " "Processing ended: Fri Mar 16 02:56:31 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1521165391142 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1521165391142 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1521165391142 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1521165391142 ""}
