Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon May 12 14:48:57 2025
| Host         : LAPTOP-foodbug running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/top_cnn_0/inst/cnn_core/FC_Ctrl/FSM_onehot_current_state_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/top_cnn_0/inst/cnn_core/FC_Ctrl/FSM_onehot_current_state_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/top_cnn_0/inst/cnn_core/FC_Ctrl/FSM_onehot_current_state_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/top_cnn_0/inst/cnn_core/FC_Ctrl/FSM_onehot_current_state_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/top_cnn_0/inst/cnn_core/FC_Ctrl/FSM_onehot_current_state_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/top_cnn_0/inst/cnn_core/FC_Ctrl/FSM_onehot_current_state_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/top_cnn_0/inst/cnn_core/FC_Ctrl/FSM_onehot_current_state_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/top_cnn_0/inst/cnn_core/FC_Ctrl/FSM_onehot_current_state_reg[7]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.023        0.000                      0                60572        0.015        0.000                      0                60572        2.750        0.000                       0                 20845  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
clk_fpga_0   {0.000 10.000}       20.000          50.000          
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.023        0.000                      0                57332        0.015        0.000                      0                57332        2.750        0.000                       0                 20845  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              0.679        0.000                      0                 3240        0.959        0.000                      0                 3240  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.023ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.015ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.023ns  (required time - arrival time)
  Source:                 design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch3/offset_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY3[0].PE_Ch3/line_buffer1_reg[4][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.772ns  (logic 1.324ns (17.036%)  route 6.448ns (82.964%))
  Logic Levels:           7  (LUT2=1 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.326ns = ( 13.326 - 8.000 ) 
    Source Clock Delay      (SCD):    5.837ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=20845, routed)       1.739     5.837    design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch3/clk
    SLICE_X89Y45         FDRE                                         r  design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch3/offset_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y45         FDRE (Prop_fdre_C_Q)         0.456     6.293 r  design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch3/offset_reg[1]/Q
                         net (fo=168, routed)         1.824     8.116    design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch3/offset_reg[1]_0
    SLICE_X98Y49         LUT3 (Prop_lut3_I1_O)        0.124     8.240 r  design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch3/i___98_i_2/O
                         net (fo=2, routed)           1.015     9.255    design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch3/i___98_i_2_n_0
    SLICE_X98Y50         LUT6 (Prop_lut6_I2_O)        0.124     9.379 r  design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch3/i___98/O
                         net (fo=1, routed)           0.670    10.049    design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch3/i___98_n_0
    SLICE_X96Y50         LUT6 (Prop_lut6_I5_O)        0.124    10.173 f  design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch3/line_buffer1[4][5]_i_13/O
                         net (fo=1, routed)           0.608    10.780    design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch3/line_buffer1[4][5]_i_13_n_0
    SLICE_X90Y50         LUT5 (Prop_lut5_I2_O)        0.124    10.904 r  design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch3/line_buffer1[4][5]_i_7/O
                         net (fo=1, routed)           1.293    12.197    design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch3/mem[5]
    SLICE_X63Y62         LUT2 (Prop_lut2_I0_O)        0.124    12.321 r  design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch3/line_buffer1[4][5]_i_4__0/O
                         net (fo=1, routed)           0.644    12.965    design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/BUF1_out3[65]
    SLICE_X65Y61         LUT6 (Prop_lut6_I2_O)        0.124    13.089 r  design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/line_buffer1[4][5]_i_2/O
                         net (fo=1, routed)           0.395    13.485    design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/p_1_in[65]
    SLICE_X67Y61         LUT3 (Prop_lut3_I2_O)        0.124    13.609 r  design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/line_buffer1[4][5]_i_1/O
                         net (fo=1, routed)           0.000    13.609    design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY3[0].PE_Ch3/line_buffer1_reg[4][5]_0
    SLICE_X67Y61         FDRE                                         r  design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY3[0].PE_Ch3/line_buffer1_reg[4][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=20845, routed)       1.538    13.326    design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY3[0].PE_Ch3/clk
    SLICE_X67Y61         FDRE                                         r  design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY3[0].PE_Ch3/line_buffer1_reg[4][5]/C
                         clock pessimism              0.309    13.636    
                         clock uncertainty           -0.035    13.600    
    SLICE_X67Y61         FDRE (Setup_fdre_C_D)        0.031    13.631    design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY3[0].PE_Ch3/line_buffer1_reg[4][5]
  -------------------------------------------------------------------
                         required time                         13.631    
                         arrival time                         -13.609    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.073ns  (required time - arrival time)
  Source:                 design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY3[0].PE_Ch3/line_buffer3_reg[0][11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY3[0].PE_Ch3/PE_MUL[10].MUL/result_reg/A[16]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.079ns  (logic 0.456ns (11.179%)  route 3.623ns (88.821%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.482ns = ( 13.482 - 8.000 ) 
    Source Clock Delay      (SCD):    5.882ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=20845, routed)       1.784     5.882    design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY3[0].PE_Ch3/clk
    SLICE_X101Y26        FDRE                                         r  design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY3[0].PE_Ch3/line_buffer3_reg[0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y26        FDRE (Prop_fdre_C_Q)         0.456     6.338 r  design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY3[0].PE_Ch3/line_buffer3_reg[0][11]/Q
                         net (fo=114, routed)         3.623     9.961    design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY3[0].PE_Ch3/PE_MUL[10].MUL/result_reg_0[11]
    DSP48_X4Y25          DSP48E1                                      r  design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY3[0].PE_Ch3/PE_MUL[10].MUL/result_reg/A[16]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=20845, routed)       1.693    13.482    design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY3[0].PE_Ch3/PE_MUL[10].MUL/clk
    DSP48_X4Y25          DSP48E1                                      r  design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY3[0].PE_Ch3/PE_MUL[10].MUL/result_reg/CLK
                         clock pessimism              0.309    13.791    
                         clock uncertainty           -0.035    13.756    
    DSP48_X4Y25          DSP48E1 (Setup_dsp48e1_CLK_A[16])
                                                     -3.722    10.034    design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY3[0].PE_Ch3/PE_MUL[10].MUL/result_reg
  -------------------------------------------------------------------
                         required time                         10.034    
                         arrival time                          -9.961    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.086ns  (required time - arrival time)
  Source:                 design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY3[1].PE_Ch3/line_buffer1_reg[4][11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY2[1].PE_Ch2/PE_MUL[4].MUL/result_reg/A[12]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.154ns  (logic 0.456ns (10.978%)  route 3.698ns (89.022%))
  Logic Levels:           0  
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.488ns = ( 13.488 - 8.000 ) 
    Source Clock Delay      (SCD):    5.801ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=20845, routed)       1.703     5.801    design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY3[1].PE_Ch3/clk
    SLICE_X67Y69         FDRE                                         r  design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY3[1].PE_Ch3/line_buffer1_reg[4][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y69         FDRE (Prop_fdre_C_Q)         0.456     6.257 r  design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY3[1].PE_Ch3/line_buffer1_reg[4][11]/Q
                         net (fo=115, routed)         3.698     9.954    design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY2[1].PE_Ch2/PE_MUL[4].MUL/result_reg_0[11]
    DSP48_X3Y11          DSP48E1                                      r  design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY2[1].PE_Ch2/PE_MUL[4].MUL/result_reg/A[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=20845, routed)       1.700    13.488    design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY2[1].PE_Ch2/PE_MUL[4].MUL/clk
    DSP48_X3Y11          DSP48E1                                      r  design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY2[1].PE_Ch2/PE_MUL[4].MUL/result_reg/CLK
                         clock pessimism              0.309    13.798    
                         clock uncertainty           -0.035    13.762    
    DSP48_X3Y11          DSP48E1 (Setup_dsp48e1_CLK_A[12])
                                                     -3.722    10.040    design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY2[1].PE_Ch2/PE_MUL[4].MUL/result_reg
  -------------------------------------------------------------------
                         required time                         10.040    
                         arrival time                          -9.954    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (required time - arrival time)
  Source:                 design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY3[1].PE_Ch3/line_buffer1_reg[4][11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY2[1].PE_Ch2/PE_MUL[4].MUL/result_reg/A[13]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.154ns  (logic 0.456ns (10.978%)  route 3.698ns (89.022%))
  Logic Levels:           0  
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.488ns = ( 13.488 - 8.000 ) 
    Source Clock Delay      (SCD):    5.801ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=20845, routed)       1.703     5.801    design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY3[1].PE_Ch3/clk
    SLICE_X67Y69         FDRE                                         r  design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY3[1].PE_Ch3/line_buffer1_reg[4][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y69         FDRE (Prop_fdre_C_Q)         0.456     6.257 r  design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY3[1].PE_Ch3/line_buffer1_reg[4][11]/Q
                         net (fo=115, routed)         3.698     9.954    design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY2[1].PE_Ch2/PE_MUL[4].MUL/result_reg_0[11]
    DSP48_X3Y11          DSP48E1                                      r  design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY2[1].PE_Ch2/PE_MUL[4].MUL/result_reg/A[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=20845, routed)       1.700    13.488    design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY2[1].PE_Ch2/PE_MUL[4].MUL/clk
    DSP48_X3Y11          DSP48E1                                      r  design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY2[1].PE_Ch2/PE_MUL[4].MUL/result_reg/CLK
                         clock pessimism              0.309    13.798    
                         clock uncertainty           -0.035    13.762    
    DSP48_X3Y11          DSP48E1 (Setup_dsp48e1_CLK_A[13])
                                                     -3.722    10.040    design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY2[1].PE_Ch2/PE_MUL[4].MUL/result_reg
  -------------------------------------------------------------------
                         required time                         10.040    
                         arrival time                          -9.954    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.087ns  (required time - arrival time)
  Source:                 design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY3[1].PE_Ch3/line_buffer1_reg[4][11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY3[1].PE_Ch3/PE_MUL[4].MUL/result_reg/A[20]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.157ns  (logic 0.456ns (10.968%)  route 3.701ns (89.032%))
  Logic Levels:           0  
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.493ns = ( 13.493 - 8.000 ) 
    Source Clock Delay      (SCD):    5.801ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=20845, routed)       1.703     5.801    design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY3[1].PE_Ch3/clk
    SLICE_X67Y69         FDRE                                         r  design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY3[1].PE_Ch3/line_buffer1_reg[4][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y69         FDRE (Prop_fdre_C_Q)         0.456     6.257 r  design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY3[1].PE_Ch3/line_buffer1_reg[4][11]/Q
                         net (fo=115, routed)         3.701     9.958    design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY3[1].PE_Ch3/PE_MUL[4].MUL/result_reg_0[11]
    DSP48_X4Y7           DSP48E1                                      r  design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY3[1].PE_Ch3/PE_MUL[4].MUL/result_reg/A[20]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=20845, routed)       1.705    13.493    design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY3[1].PE_Ch3/PE_MUL[4].MUL/clk
    DSP48_X4Y7           DSP48E1                                      r  design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY3[1].PE_Ch3/PE_MUL[4].MUL/result_reg/CLK
                         clock pessimism              0.309    13.803    
                         clock uncertainty           -0.035    13.767    
    DSP48_X4Y7           DSP48E1 (Setup_dsp48e1_CLK_A[20])
                                                     -3.722    10.045    design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY3[1].PE_Ch3/PE_MUL[4].MUL/result_reg
  -------------------------------------------------------------------
                         required time                         10.045    
                         arrival time                          -9.958    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (required time - arrival time)
  Source:                 design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY3[1].PE_Ch3/line_buffer1_reg[4][11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY3[1].PE_Ch3/PE_MUL[4].MUL/result_reg/A[21]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.157ns  (logic 0.456ns (10.968%)  route 3.701ns (89.032%))
  Logic Levels:           0  
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.493ns = ( 13.493 - 8.000 ) 
    Source Clock Delay      (SCD):    5.801ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=20845, routed)       1.703     5.801    design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY3[1].PE_Ch3/clk
    SLICE_X67Y69         FDRE                                         r  design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY3[1].PE_Ch3/line_buffer1_reg[4][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y69         FDRE (Prop_fdre_C_Q)         0.456     6.257 r  design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY3[1].PE_Ch3/line_buffer1_reg[4][11]/Q
                         net (fo=115, routed)         3.701     9.958    design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY3[1].PE_Ch3/PE_MUL[4].MUL/result_reg_0[11]
    DSP48_X4Y7           DSP48E1                                      r  design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY3[1].PE_Ch3/PE_MUL[4].MUL/result_reg/A[21]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=20845, routed)       1.705    13.493    design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY3[1].PE_Ch3/PE_MUL[4].MUL/clk
    DSP48_X4Y7           DSP48E1                                      r  design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY3[1].PE_Ch3/PE_MUL[4].MUL/result_reg/CLK
                         clock pessimism              0.309    13.803    
                         clock uncertainty           -0.035    13.767    
    DSP48_X4Y7           DSP48E1 (Setup_dsp48e1_CLK_A[21])
                                                     -3.722    10.045    design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY3[1].PE_Ch3/PE_MUL[4].MUL/result_reg
  -------------------------------------------------------------------
                         required time                         10.045    
                         arrival time                          -9.958    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (required time - arrival time)
  Source:                 design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY3[1].PE_Ch3/line_buffer1_reg[4][11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY3[1].PE_Ch3/PE_MUL[4].MUL/result_reg/A[22]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.157ns  (logic 0.456ns (10.968%)  route 3.701ns (89.032%))
  Logic Levels:           0  
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.493ns = ( 13.493 - 8.000 ) 
    Source Clock Delay      (SCD):    5.801ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=20845, routed)       1.703     5.801    design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY3[1].PE_Ch3/clk
    SLICE_X67Y69         FDRE                                         r  design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY3[1].PE_Ch3/line_buffer1_reg[4][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y69         FDRE (Prop_fdre_C_Q)         0.456     6.257 r  design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY3[1].PE_Ch3/line_buffer1_reg[4][11]/Q
                         net (fo=115, routed)         3.701     9.958    design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY3[1].PE_Ch3/PE_MUL[4].MUL/result_reg_0[11]
    DSP48_X4Y7           DSP48E1                                      r  design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY3[1].PE_Ch3/PE_MUL[4].MUL/result_reg/A[22]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=20845, routed)       1.705    13.493    design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY3[1].PE_Ch3/PE_MUL[4].MUL/clk
    DSP48_X4Y7           DSP48E1                                      r  design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY3[1].PE_Ch3/PE_MUL[4].MUL/result_reg/CLK
                         clock pessimism              0.309    13.803    
                         clock uncertainty           -0.035    13.767    
    DSP48_X4Y7           DSP48E1 (Setup_dsp48e1_CLK_A[22])
                                                     -3.722    10.045    design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY3[1].PE_Ch3/PE_MUL[4].MUL/result_reg
  -------------------------------------------------------------------
                         required time                         10.045    
                         arrival time                          -9.958    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.091ns  (required time - arrival time)
  Source:                 design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY3[1].PE_Ch3/line_buffer1_reg[4][11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY1[1].PE_Ch1/PE_MUL[4].MUL/result_reg/A[16]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.150ns  (logic 0.456ns (10.987%)  route 3.694ns (89.013%))
  Logic Levels:           0  
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.490ns = ( 13.490 - 8.000 ) 
    Source Clock Delay      (SCD):    5.801ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=20845, routed)       1.703     5.801    design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY3[1].PE_Ch3/clk
    SLICE_X67Y69         FDRE                                         r  design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY3[1].PE_Ch3/line_buffer1_reg[4][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y69         FDRE (Prop_fdre_C_Q)         0.456     6.257 r  design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY3[1].PE_Ch3/line_buffer1_reg[4][11]/Q
                         net (fo=115, routed)         3.694     9.951    design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY1[1].PE_Ch1/PE_MUL[4].MUL/result_reg_0[11]
    DSP48_X3Y7           DSP48E1                                      r  design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY1[1].PE_Ch1/PE_MUL[4].MUL/result_reg/A[16]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=20845, routed)       1.702    13.490    design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY1[1].PE_Ch1/PE_MUL[4].MUL/clk
    DSP48_X3Y7           DSP48E1                                      r  design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY1[1].PE_Ch1/PE_MUL[4].MUL/result_reg/CLK
                         clock pessimism              0.309    13.800    
                         clock uncertainty           -0.035    13.764    
    DSP48_X3Y7           DSP48E1 (Setup_dsp48e1_CLK_A[16])
                                                     -3.722    10.042    design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY1[1].PE_Ch1/PE_MUL[4].MUL/result_reg
  -------------------------------------------------------------------
                         required time                         10.042    
                         arrival time                          -9.951    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (required time - arrival time)
  Source:                 design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY3[1].PE_Ch3/line_buffer1_reg[4][11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY1[1].PE_Ch1/PE_MUL[4].MUL/result_reg/A[17]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.150ns  (logic 0.456ns (10.987%)  route 3.694ns (89.013%))
  Logic Levels:           0  
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.490ns = ( 13.490 - 8.000 ) 
    Source Clock Delay      (SCD):    5.801ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=20845, routed)       1.703     5.801    design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY3[1].PE_Ch3/clk
    SLICE_X67Y69         FDRE                                         r  design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY3[1].PE_Ch3/line_buffer1_reg[4][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y69         FDRE (Prop_fdre_C_Q)         0.456     6.257 r  design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY3[1].PE_Ch3/line_buffer1_reg[4][11]/Q
                         net (fo=115, routed)         3.694     9.951    design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY1[1].PE_Ch1/PE_MUL[4].MUL/result_reg_0[11]
    DSP48_X3Y7           DSP48E1                                      r  design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY1[1].PE_Ch1/PE_MUL[4].MUL/result_reg/A[17]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=20845, routed)       1.702    13.490    design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY1[1].PE_Ch1/PE_MUL[4].MUL/clk
    DSP48_X3Y7           DSP48E1                                      r  design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY1[1].PE_Ch1/PE_MUL[4].MUL/result_reg/CLK
                         clock pessimism              0.309    13.800    
                         clock uncertainty           -0.035    13.764    
    DSP48_X3Y7           DSP48E1 (Setup_dsp48e1_CLK_A[17])
                                                     -3.722    10.042    design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY1[1].PE_Ch1/PE_MUL[4].MUL/result_reg
  -------------------------------------------------------------------
                         required time                         10.042    
                         arrival time                          -9.951    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (required time - arrival time)
  Source:                 design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY3[1].PE_Ch3/line_buffer1_reg[4][11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY1[1].PE_Ch1/PE_MUL[4].MUL/result_reg/A[18]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.150ns  (logic 0.456ns (10.987%)  route 3.694ns (89.013%))
  Logic Levels:           0  
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.490ns = ( 13.490 - 8.000 ) 
    Source Clock Delay      (SCD):    5.801ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=20845, routed)       1.703     5.801    design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY3[1].PE_Ch3/clk
    SLICE_X67Y69         FDRE                                         r  design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY3[1].PE_Ch3/line_buffer1_reg[4][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y69         FDRE (Prop_fdre_C_Q)         0.456     6.257 r  design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY3[1].PE_Ch3/line_buffer1_reg[4][11]/Q
                         net (fo=115, routed)         3.694     9.951    design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY1[1].PE_Ch1/PE_MUL[4].MUL/result_reg_0[11]
    DSP48_X3Y7           DSP48E1                                      r  design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY1[1].PE_Ch1/PE_MUL[4].MUL/result_reg/A[18]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=20845, routed)       1.702    13.490    design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY1[1].PE_Ch1/PE_MUL[4].MUL/clk
    DSP48_X3Y7           DSP48E1                                      r  design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY1[1].PE_Ch1/PE_MUL[4].MUL/result_reg/CLK
                         clock pessimism              0.309    13.800    
                         clock uncertainty           -0.035    13.764    
    DSP48_X3Y7           DSP48E1 (Setup_dsp48e1_CLK_A[18])
                                                     -3.722    10.042    design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY1[1].PE_Ch1/PE_MUL[4].MUL/result_reg
  -------------------------------------------------------------------
                         required time                         10.042    
                         arrival time                          -9.951    
  -------------------------------------------------------------------
                         slack                                  0.091    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 design_1_i/top_cnn_0/inst/cnn_core/Slide_Image/BUF_Slide_reg[3][25][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/top_cnn_0/inst/cnn_core/Slide_Image/BUF_Slide_reg[1][25][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.164ns (47.219%)  route 0.183ns (52.781%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.197ns
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=20845, routed)       0.557     1.667    design_1_i/top_cnn_0/inst/cnn_core/Slide_Image/clk
    SLICE_X42Y50         FDRE                                         r  design_1_i/top_cnn_0/inst/cnn_core/Slide_Image/BUF_Slide_reg[3][25][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.164     1.831 r  design_1_i/top_cnn_0/inst/cnn_core/Slide_Image/BUF_Slide_reg[3][25][4]/Q
                         net (fo=2, routed)           0.183     2.014    design_1_i/top_cnn_0/inst/cnn_core/Slide_Image/BUF_Slide_reg[3][25]_721[4]
    SLICE_X42Y49         FDRE                                         r  design_1_i/top_cnn_0/inst/cnn_core/Slide_Image/BUF_Slide_reg[1][25][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=20845, routed)       0.830     2.197    design_1_i/top_cnn_0/inst/cnn_core/Slide_Image/clk
    SLICE_X42Y49         FDRE                                         r  design_1_i/top_cnn_0/inst/cnn_core/Slide_Image/BUF_Slide_reg[1][25][4]/C
                         clock pessimism             -0.256     1.940    
    SLICE_X42Y49         FDRE (Hold_fdre_C_D)         0.059     1.999    design_1_i/top_cnn_0/inst/cnn_core/Slide_Image/BUF_Slide_reg[1][25][4]
  -------------------------------------------------------------------
                         required time                         -1.999    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 design_1_i/top_cnn_0/inst/cnn_core/Slide_Image/BUF_SHIFT_reg[1][23][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/top_cnn_0/inst/cnn_core/Slide_Image/BUF_Slide_reg[5][23][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.128ns (40.133%)  route 0.191ns (59.867%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.197ns
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=20845, routed)       0.557     1.667    design_1_i/top_cnn_0/inst/cnn_core/Slide_Image/clk
    SLICE_X40Y50         FDRE                                         r  design_1_i/top_cnn_0/inst/cnn_core/Slide_Image/BUF_SHIFT_reg[1][23][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDRE (Prop_fdre_C_Q)         0.128     1.795 r  design_1_i/top_cnn_0/inst/cnn_core/Slide_Image/BUF_SHIFT_reg[1][23][4]/Q
                         net (fo=2, routed)           0.191     1.986    design_1_i/top_cnn_0/inst/cnn_core/Slide_Image/BUF_SHIFT_reg[1][23]_588[4]
    SLICE_X40Y49         FDRE                                         r  design_1_i/top_cnn_0/inst/cnn_core/Slide_Image/BUF_Slide_reg[5][23][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=20845, routed)       0.830     2.197    design_1_i/top_cnn_0/inst/cnn_core/Slide_Image/clk
    SLICE_X40Y49         FDRE                                         r  design_1_i/top_cnn_0/inst/cnn_core/Slide_Image/BUF_Slide_reg[5][23][4]/C
                         clock pessimism             -0.256     1.940    
    SLICE_X40Y49         FDRE (Hold_fdre_C_D)         0.023     1.963    design_1_i/top_cnn_0/inst/cnn_core/Slide_Image/BUF_Slide_reg[5][23][4]
  -------------------------------------------------------------------
                         required time                         -1.963    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 design_1_i/top_cnn_0/inst/cnn_core/Slide_Image/BUF_Slide_reg[3][26][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/top_cnn_0/inst/cnn_core/Slide_Image/BUF_Slide_reg[1][26][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.164ns (47.084%)  route 0.184ns (52.916%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.197ns
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=20845, routed)       0.557     1.667    design_1_i/top_cnn_0/inst/cnn_core/Slide_Image/clk
    SLICE_X42Y50         FDRE                                         r  design_1_i/top_cnn_0/inst/cnn_core/Slide_Image/BUF_Slide_reg[3][26][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.164     1.831 r  design_1_i/top_cnn_0/inst/cnn_core/Slide_Image/BUF_Slide_reg[3][26][4]/Q
                         net (fo=2, routed)           0.184     2.015    design_1_i/top_cnn_0/inst/cnn_core/Slide_Image/BUF_Slide_reg[3][26]_722[4]
    SLICE_X42Y49         FDRE                                         r  design_1_i/top_cnn_0/inst/cnn_core/Slide_Image/BUF_Slide_reg[1][26][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=20845, routed)       0.830     2.197    design_1_i/top_cnn_0/inst/cnn_core/Slide_Image/clk
    SLICE_X42Y49         FDRE                                         r  design_1_i/top_cnn_0/inst/cnn_core/Slide_Image/BUF_Slide_reg[1][26][4]/C
                         clock pessimism             -0.256     1.940    
    SLICE_X42Y49         FDRE (Hold_fdre_C_D)         0.052     1.992    design_1_i/top_cnn_0/inst/cnn_core/Slide_Image/BUF_Slide_reg[1][26][4]
  -------------------------------------------------------------------
                         required time                         -1.992    
                         arrival time                           2.015    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 design_1_i/top_cnn_0/inst/cnn_core/Slide_Image/BUF_Slide_reg[4][9][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/top_cnn_0/inst/cnn_core/Slide_Image/BUF_Slide_reg[2][9][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.308%)  route 0.218ns (60.692%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.188ns
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=20845, routed)       0.559     1.669    design_1_i/top_cnn_0/inst/cnn_core/Slide_Image/clk
    SLICE_X49Y38         FDRE                                         r  design_1_i/top_cnn_0/inst/cnn_core/Slide_Image/BUF_Slide_reg[4][9][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y38         FDRE (Prop_fdre_C_Q)         0.141     1.810 r  design_1_i/top_cnn_0/inst/cnn_core/Slide_Image/BUF_Slide_reg[4][9][4]/Q
                         net (fo=2, routed)           0.218     2.028    design_1_i/top_cnn_0/inst/cnn_core/Slide_Image/BUF_Slide_reg[4][9]_677[4]
    SLICE_X51Y37         FDRE                                         r  design_1_i/top_cnn_0/inst/cnn_core/Slide_Image/BUF_Slide_reg[2][9][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=20845, routed)       0.821     2.188    design_1_i/top_cnn_0/inst/cnn_core/Slide_Image/clk
    SLICE_X51Y37         FDRE                                         r  design_1_i/top_cnn_0/inst/cnn_core/Slide_Image/BUF_Slide_reg[2][9][4]/C
                         clock pessimism             -0.261     1.926    
    SLICE_X51Y37         FDRE (Hold_fdre_C_D)         0.075     2.001    design_1_i/top_cnn_0/inst/cnn_core/Slide_Image/BUF_Slide_reg[2][9][4]
  -------------------------------------------------------------------
                         required time                         -2.001    
                         arrival time                           2.028    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.209ns (53.802%)  route 0.179ns (46.198%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.192ns
    Source Clock Delay      (SCD):    1.663ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=20845, routed)       0.553     1.663    design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X50Y99         FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y99         FDRE (Prop_fdre_C_Q)         0.164     1.827 r  design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[25]/Q
                         net (fo=1, routed)           0.179     2.007    design_1_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_mux_payld/s_sc_payld[24]
    SLICE_X49Y97         LUT3 (Prop_lut3_I2_O)        0.045     2.052 r  design_1_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_mux_payld/gen_pipe[1].pipe[1][25]_i_1/O
                         net (fo=1, routed)           0.000     2.052    design_1_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/pipe[0][24]
    SLICE_X49Y97         FDRE                                         r  design_1_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=20845, routed)       0.825     2.192    design_1_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X49Y97         FDRE                                         r  design_1_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][25]/C
                         clock pessimism             -0.261     1.930    
    SLICE_X49Y97         FDRE (Hold_fdre_C_D)         0.092     2.022    design_1_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][25]
  -------------------------------------------------------------------
                         required time                         -2.022    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[19].axi_rdata_int_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer_reg[1078]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.148ns (46.864%)  route 0.168ns (53.136%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.278ns
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=20845, routed)       0.635     1.745    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X50Y101        FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[19].axi_rdata_int_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y101        FDRE (Prop_fdre_C_Q)         0.148     1.893 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[19].axi_rdata_int_reg[19]/Q
                         net (fo=2, routed)           0.168     2.061    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/D[22]
    SLICE_X49Y100        FDRE                                         r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer_reg[1078]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=20845, routed)       0.911     2.278    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/aclk
    SLICE_X49Y100        FDRE                                         r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer_reg[1078]/C
                         clock pessimism             -0.265     2.013    
    SLICE_X49Y100        FDRE (Hold_fdre_C_D)         0.016     2.029    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer_reg[1078]
  -------------------------------------------------------------------
                         required time                         -2.029    
                         arrival time                           2.061    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_1_i/top_cnn_0/inst/cnn_core/Slide_Image/BUF_SHIFT_reg[1][26][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/top_cnn_0/inst/cnn_core/Slide_Image/BUF_Slide_reg[5][26][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.148ns (46.556%)  route 0.170ns (53.444%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.197ns
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=20845, routed)       0.559     1.669    design_1_i/top_cnn_0/inst/cnn_core/Slide_Image/clk
    SLICE_X50Y49         FDRE                                         r  design_1_i/top_cnn_0/inst/cnn_core/Slide_Image/BUF_SHIFT_reg[1][26][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y49         FDRE (Prop_fdre_C_Q)         0.148     1.817 r  design_1_i/top_cnn_0/inst/cnn_core/Slide_Image/BUF_SHIFT_reg[1][26][3]/Q
                         net (fo=2, routed)           0.170     1.987    design_1_i/top_cnn_0/inst/cnn_core/Slide_Image/BUF_SHIFT_reg[1][26]_585[3]
    SLICE_X49Y49         FDRE                                         r  design_1_i/top_cnn_0/inst/cnn_core/Slide_Image/BUF_Slide_reg[5][26][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=20845, routed)       0.830     2.197    design_1_i/top_cnn_0/inst/cnn_core/Slide_Image/clk
    SLICE_X49Y49         FDRE                                         r  design_1_i/top_cnn_0/inst/cnn_core/Slide_Image/BUF_Slide_reg[5][26][3]/C
                         clock pessimism             -0.261     1.935    
    SLICE_X49Y49         FDRE (Hold_fdre_C_D)         0.017     1.952    design_1_i/top_cnn_0/inst/cnn_core/Slide_Image/BUF_Slide_reg[5][26][3]
  -------------------------------------------------------------------
                         required time                         -1.952    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY1[0].PE_Ch1/ACC/level2_reg[6][19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY1[0].PE_Ch1/ACC/level3_reg[3][19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.615%)  route 0.244ns (63.385%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.196ns
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=20845, routed)       0.557     1.667    design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY1[0].PE_Ch1/ACC/clk
    SLICE_X37Y52         FDCE                                         r  design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY1[0].PE_Ch1/ACC/level2_reg[6][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y52         FDCE (Prop_fdce_C_Q)         0.141     1.808 r  design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY1[0].PE_Ch1/ACC/level2_reg[6][19]/Q
                         net (fo=1, routed)           0.244     2.052    design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY1[0].PE_Ch1/ACC/level2_reg[6]_12[19]
    SLICE_X39Y46         FDCE                                         r  design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY1[0].PE_Ch1/ACC/level3_reg[3][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=20845, routed)       0.829     2.196    design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY1[0].PE_Ch1/ACC/clk
    SLICE_X39Y46         FDCE                                         r  design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY1[0].PE_Ch1/ACC/level3_reg[3][19]/C
                         clock pessimism             -0.256     1.939    
    SLICE_X39Y46         FDCE (Hold_fdce_C_D)         0.078     2.017    design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY1[0].PE_Ch1/ACC/level3_reg[3][19]
  -------------------------------------------------------------------
                         required time                         -2.017    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY1[0].PE_Ch1/ACC/level2_reg[6][16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY1[0].PE_Ch1/ACC/level3_reg[3][16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.806%)  route 0.242ns (63.194%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.196ns
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=20845, routed)       0.557     1.667    design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY1[0].PE_Ch1/ACC/clk
    SLICE_X37Y52         FDCE                                         r  design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY1[0].PE_Ch1/ACC/level2_reg[6][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y52         FDCE (Prop_fdce_C_Q)         0.141     1.808 r  design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY1[0].PE_Ch1/ACC/level2_reg[6][16]/Q
                         net (fo=1, routed)           0.242     2.050    design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY1[0].PE_Ch1/ACC/level2_reg[6]_12[16]
    SLICE_X39Y46         FDCE                                         r  design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY1[0].PE_Ch1/ACC/level3_reg[3][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=20845, routed)       0.829     2.196    design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY1[0].PE_Ch1/ACC/clk
    SLICE_X39Y46         FDCE                                         r  design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY1[0].PE_Ch1/ACC/level3_reg[3][16]/C
                         clock pessimism             -0.256     1.939    
    SLICE_X39Y46         FDCE (Hold_fdce_C_D)         0.075     2.014    design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY1[0].PE_Ch1/ACC/level3_reg[3][16]
  -------------------------------------------------------------------
                         required time                         -2.014    
                         arrival time                           2.050    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.187ns
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=20845, routed)       0.552     1.662    design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X51Y94         FDRE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.141     1.803 r  design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=63, routed)          0.218     2.021    design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/ADDRD0
    SLICE_X50Y94         RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=20845, routed)       0.820     2.187    design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/WCLK
    SLICE_X50Y94         RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA/CLK
                         clock pessimism             -0.511     1.675    
    SLICE_X50Y94         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.985    design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         -1.985    
                         arrival time                           2.021    
  -------------------------------------------------------------------
                         slack                                  0.036    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         8.000       4.116      DSP48_X4Y38   design_1_i/top_cnn_0/inst/cnn_core/fc_Layer/matmul_inst/mac_inst[0].MAC_inst/mul0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         8.000       4.116      DSP48_X4Y41   design_1_i/top_cnn_0/inst/cnn_core/fc_Layer/matmul_inst/mac_inst[1].MAC_inst/mul0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         8.000       4.116      DSP48_X4Y40   design_1_i/top_cnn_0/inst/cnn_core/fc_Layer/matmul_inst/mac_inst[2].MAC_inst/mul0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         8.000       4.116      DSP48_X3Y38   design_1_i/top_cnn_0/inst/cnn_core/fc_Layer/matmul_inst/mac_inst[3].MAC_inst/mul0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         8.000       4.116      DSP48_X3Y40   design_1_i/top_cnn_0/inst/cnn_core/fc_Layer/matmul_inst/mac_inst[4].MAC_inst/mul0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         8.000       4.116      DSP48_X4Y39   design_1_i/top_cnn_0/inst/cnn_core/fc_Layer/matmul_inst/mac_inst[5].MAC_inst/mul0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         8.000       4.116      DSP48_X3Y41   design_1_i/top_cnn_0/inst/cnn_core/fc_Layer/matmul_inst/mac_inst[6].MAC_inst/mul0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         8.000       4.116      DSP48_X3Y39   design_1_i/top_cnn_0/inst/cnn_core/fc_Layer/matmul_inst/mac_inst[7].MAC_inst/mul0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         8.000       4.116      DSP48_X4Y42   design_1_i/top_cnn_0/inst/cnn_core/fc_Layer/matmul_inst/mac_inst[8].MAC_inst/mul0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         8.000       4.116      DSP48_X4Y43   design_1_i/top_cnn_0/inst/cnn_core/fc_Layer/matmul_inst/mac_inst[9].MAC_inst/mul0/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         4.000       2.750      SLICE_X58Y96  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         4.000       2.750      SLICE_X58Y96  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         4.000       2.750      SLICE_X58Y96  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         4.000       2.750      SLICE_X58Y96  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         4.000       2.750      SLICE_X58Y96  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         4.000       2.750      SLICE_X58Y96  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         4.000       2.750      SLICE_X58Y96  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         4.000       2.750      SLICE_X58Y96  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         4.000       2.750      SLICE_X58Y95  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         4.000       2.750      SLICE_X58Y95  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         4.000       2.750      SLICE_X58Y96  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         4.000       2.750      SLICE_X58Y96  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         4.000       2.750      SLICE_X58Y96  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         4.000       2.750      SLICE_X58Y96  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         4.000       2.750      SLICE_X58Y96  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         4.000       2.750      SLICE_X58Y96  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         4.000       2.750      SLICE_X58Y96  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         4.000       2.750      SLICE_X58Y96  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         4.000       2.750      SLICE_X58Y95  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         4.000       2.750      SLICE_X58Y95  design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.679ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.959ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.679ns  (required time - arrival time)
  Source:                 design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/all_clear_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY2[0].PE_Ch2/ACC/level1_reg[9][12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.804ns  (logic 0.642ns (9.436%)  route 6.162ns (90.564%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.442ns = ( 13.442 - 8.000 ) 
    Source Clock Delay      (SCD):    5.829ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=20845, routed)       1.731     5.829    design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/clk
    SLICE_X62Y44         FDCE                                         r  design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/all_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y44         FDCE (Prop_fdce_C_Q)         0.518     6.347 f  design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/all_clear_reg/Q
                         net (fo=27, routed)          0.476     6.823    design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/all_clear
    SLICE_X62Y45         LUT2 (Prop_lut2_I1_O)        0.124     6.947 f  design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/i___10_i_1/O
                         net (fo=7299, routed)        5.686    12.632    design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY2[0].PE_Ch2/ACC/acc_out_reg[19]_0
    SLICE_X35Y103        FDCE                                         f  design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY2[0].PE_Ch2/ACC/level1_reg[9][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=20845, routed)       1.654    13.442    design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY2[0].PE_Ch2/ACC/clk
    SLICE_X35Y103        FDCE                                         r  design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY2[0].PE_Ch2/ACC/level1_reg[9][12]/C
                         clock pessimism              0.309    13.752    
                         clock uncertainty           -0.035    13.717    
    SLICE_X35Y103        FDCE (Recov_fdce_C_CLR)     -0.405    13.312    design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY2[0].PE_Ch2/ACC/level1_reg[9][12]
  -------------------------------------------------------------------
                         required time                         13.312    
                         arrival time                         -12.632    
  -------------------------------------------------------------------
                         slack                                  0.679    

Slack (MET) :             0.679ns  (required time - arrival time)
  Source:                 design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/all_clear_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY2[0].PE_Ch2/ACC/level1_reg[9][13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.804ns  (logic 0.642ns (9.436%)  route 6.162ns (90.564%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.442ns = ( 13.442 - 8.000 ) 
    Source Clock Delay      (SCD):    5.829ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=20845, routed)       1.731     5.829    design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/clk
    SLICE_X62Y44         FDCE                                         r  design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/all_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y44         FDCE (Prop_fdce_C_Q)         0.518     6.347 f  design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/all_clear_reg/Q
                         net (fo=27, routed)          0.476     6.823    design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/all_clear
    SLICE_X62Y45         LUT2 (Prop_lut2_I1_O)        0.124     6.947 f  design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/i___10_i_1/O
                         net (fo=7299, routed)        5.686    12.632    design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY2[0].PE_Ch2/ACC/acc_out_reg[19]_0
    SLICE_X35Y103        FDCE                                         f  design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY2[0].PE_Ch2/ACC/level1_reg[9][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=20845, routed)       1.654    13.442    design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY2[0].PE_Ch2/ACC/clk
    SLICE_X35Y103        FDCE                                         r  design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY2[0].PE_Ch2/ACC/level1_reg[9][13]/C
                         clock pessimism              0.309    13.752    
                         clock uncertainty           -0.035    13.717    
    SLICE_X35Y103        FDCE (Recov_fdce_C_CLR)     -0.405    13.312    design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY2[0].PE_Ch2/ACC/level1_reg[9][13]
  -------------------------------------------------------------------
                         required time                         13.312    
                         arrival time                         -12.632    
  -------------------------------------------------------------------
                         slack                                  0.679    

Slack (MET) :             0.679ns  (required time - arrival time)
  Source:                 design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/all_clear_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY2[0].PE_Ch2/ACC/level1_reg[9][14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.804ns  (logic 0.642ns (9.436%)  route 6.162ns (90.564%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.442ns = ( 13.442 - 8.000 ) 
    Source Clock Delay      (SCD):    5.829ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=20845, routed)       1.731     5.829    design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/clk
    SLICE_X62Y44         FDCE                                         r  design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/all_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y44         FDCE (Prop_fdce_C_Q)         0.518     6.347 f  design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/all_clear_reg/Q
                         net (fo=27, routed)          0.476     6.823    design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/all_clear
    SLICE_X62Y45         LUT2 (Prop_lut2_I1_O)        0.124     6.947 f  design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/i___10_i_1/O
                         net (fo=7299, routed)        5.686    12.632    design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY2[0].PE_Ch2/ACC/acc_out_reg[19]_0
    SLICE_X35Y103        FDCE                                         f  design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY2[0].PE_Ch2/ACC/level1_reg[9][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=20845, routed)       1.654    13.442    design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY2[0].PE_Ch2/ACC/clk
    SLICE_X35Y103        FDCE                                         r  design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY2[0].PE_Ch2/ACC/level1_reg[9][14]/C
                         clock pessimism              0.309    13.752    
                         clock uncertainty           -0.035    13.717    
    SLICE_X35Y103        FDCE (Recov_fdce_C_CLR)     -0.405    13.312    design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY2[0].PE_Ch2/ACC/level1_reg[9][14]
  -------------------------------------------------------------------
                         required time                         13.312    
                         arrival time                         -12.632    
  -------------------------------------------------------------------
                         slack                                  0.679    

Slack (MET) :             0.679ns  (required time - arrival time)
  Source:                 design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/all_clear_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY2[0].PE_Ch2/ACC/level1_reg[9][15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.804ns  (logic 0.642ns (9.436%)  route 6.162ns (90.564%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.442ns = ( 13.442 - 8.000 ) 
    Source Clock Delay      (SCD):    5.829ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=20845, routed)       1.731     5.829    design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/clk
    SLICE_X62Y44         FDCE                                         r  design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/all_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y44         FDCE (Prop_fdce_C_Q)         0.518     6.347 f  design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/all_clear_reg/Q
                         net (fo=27, routed)          0.476     6.823    design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/all_clear
    SLICE_X62Y45         LUT2 (Prop_lut2_I1_O)        0.124     6.947 f  design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/i___10_i_1/O
                         net (fo=7299, routed)        5.686    12.632    design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY2[0].PE_Ch2/ACC/acc_out_reg[19]_0
    SLICE_X35Y103        FDCE                                         f  design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY2[0].PE_Ch2/ACC/level1_reg[9][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=20845, routed)       1.654    13.442    design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY2[0].PE_Ch2/ACC/clk
    SLICE_X35Y103        FDCE                                         r  design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY2[0].PE_Ch2/ACC/level1_reg[9][15]/C
                         clock pessimism              0.309    13.752    
                         clock uncertainty           -0.035    13.717    
    SLICE_X35Y103        FDCE (Recov_fdce_C_CLR)     -0.405    13.312    design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY2[0].PE_Ch2/ACC/level1_reg[9][15]
  -------------------------------------------------------------------
                         required time                         13.312    
                         arrival time                         -12.632    
  -------------------------------------------------------------------
                         slack                                  0.679    

Slack (MET) :             0.680ns  (required time - arrival time)
  Source:                 design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/all_clear_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY2[0].PE_Ch2/ACC/level1_reg[9][10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.804ns  (logic 0.642ns (9.436%)  route 6.162ns (90.564%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.443ns = ( 13.443 - 8.000 ) 
    Source Clock Delay      (SCD):    5.829ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=20845, routed)       1.731     5.829    design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/clk
    SLICE_X62Y44         FDCE                                         r  design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/all_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y44         FDCE (Prop_fdce_C_Q)         0.518     6.347 f  design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/all_clear_reg/Q
                         net (fo=27, routed)          0.476     6.823    design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/all_clear
    SLICE_X62Y45         LUT2 (Prop_lut2_I1_O)        0.124     6.947 f  design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/i___10_i_1/O
                         net (fo=7299, routed)        5.686    12.632    design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY2[0].PE_Ch2/ACC/acc_out_reg[19]_0
    SLICE_X35Y102        FDCE                                         f  design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY2[0].PE_Ch2/ACC/level1_reg[9][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=20845, routed)       1.655    13.443    design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY2[0].PE_Ch2/ACC/clk
    SLICE_X35Y102        FDCE                                         r  design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY2[0].PE_Ch2/ACC/level1_reg[9][10]/C
                         clock pessimism              0.309    13.753    
                         clock uncertainty           -0.035    13.718    
    SLICE_X35Y102        FDCE (Recov_fdce_C_CLR)     -0.405    13.313    design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY2[0].PE_Ch2/ACC/level1_reg[9][10]
  -------------------------------------------------------------------
                         required time                         13.313    
                         arrival time                         -12.632    
  -------------------------------------------------------------------
                         slack                                  0.680    

Slack (MET) :             0.680ns  (required time - arrival time)
  Source:                 design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/all_clear_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY2[0].PE_Ch2/ACC/level1_reg[9][11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.804ns  (logic 0.642ns (9.436%)  route 6.162ns (90.564%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.443ns = ( 13.443 - 8.000 ) 
    Source Clock Delay      (SCD):    5.829ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=20845, routed)       1.731     5.829    design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/clk
    SLICE_X62Y44         FDCE                                         r  design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/all_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y44         FDCE (Prop_fdce_C_Q)         0.518     6.347 f  design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/all_clear_reg/Q
                         net (fo=27, routed)          0.476     6.823    design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/all_clear
    SLICE_X62Y45         LUT2 (Prop_lut2_I1_O)        0.124     6.947 f  design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/i___10_i_1/O
                         net (fo=7299, routed)        5.686    12.632    design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY2[0].PE_Ch2/ACC/acc_out_reg[19]_0
    SLICE_X35Y102        FDCE                                         f  design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY2[0].PE_Ch2/ACC/level1_reg[9][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=20845, routed)       1.655    13.443    design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY2[0].PE_Ch2/ACC/clk
    SLICE_X35Y102        FDCE                                         r  design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY2[0].PE_Ch2/ACC/level1_reg[9][11]/C
                         clock pessimism              0.309    13.753    
                         clock uncertainty           -0.035    13.718    
    SLICE_X35Y102        FDCE (Recov_fdce_C_CLR)     -0.405    13.313    design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY2[0].PE_Ch2/ACC/level1_reg[9][11]
  -------------------------------------------------------------------
                         required time                         13.313    
                         arrival time                         -12.632    
  -------------------------------------------------------------------
                         slack                                  0.680    

Slack (MET) :             0.680ns  (required time - arrival time)
  Source:                 design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/all_clear_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY2[0].PE_Ch2/ACC/level1_reg[9][8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.804ns  (logic 0.642ns (9.436%)  route 6.162ns (90.564%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.443ns = ( 13.443 - 8.000 ) 
    Source Clock Delay      (SCD):    5.829ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=20845, routed)       1.731     5.829    design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/clk
    SLICE_X62Y44         FDCE                                         r  design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/all_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y44         FDCE (Prop_fdce_C_Q)         0.518     6.347 f  design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/all_clear_reg/Q
                         net (fo=27, routed)          0.476     6.823    design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/all_clear
    SLICE_X62Y45         LUT2 (Prop_lut2_I1_O)        0.124     6.947 f  design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/i___10_i_1/O
                         net (fo=7299, routed)        5.686    12.632    design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY2[0].PE_Ch2/ACC/acc_out_reg[19]_0
    SLICE_X35Y102        FDCE                                         f  design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY2[0].PE_Ch2/ACC/level1_reg[9][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=20845, routed)       1.655    13.443    design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY2[0].PE_Ch2/ACC/clk
    SLICE_X35Y102        FDCE                                         r  design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY2[0].PE_Ch2/ACC/level1_reg[9][8]/C
                         clock pessimism              0.309    13.753    
                         clock uncertainty           -0.035    13.718    
    SLICE_X35Y102        FDCE (Recov_fdce_C_CLR)     -0.405    13.313    design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY2[0].PE_Ch2/ACC/level1_reg[9][8]
  -------------------------------------------------------------------
                         required time                         13.313    
                         arrival time                         -12.632    
  -------------------------------------------------------------------
                         slack                                  0.680    

Slack (MET) :             0.680ns  (required time - arrival time)
  Source:                 design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/all_clear_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY2[0].PE_Ch2/ACC/level1_reg[9][9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.804ns  (logic 0.642ns (9.436%)  route 6.162ns (90.564%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.443ns = ( 13.443 - 8.000 ) 
    Source Clock Delay      (SCD):    5.829ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=20845, routed)       1.731     5.829    design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/clk
    SLICE_X62Y44         FDCE                                         r  design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/all_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y44         FDCE (Prop_fdce_C_Q)         0.518     6.347 f  design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/all_clear_reg/Q
                         net (fo=27, routed)          0.476     6.823    design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/all_clear
    SLICE_X62Y45         LUT2 (Prop_lut2_I1_O)        0.124     6.947 f  design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/i___10_i_1/O
                         net (fo=7299, routed)        5.686    12.632    design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY2[0].PE_Ch2/ACC/acc_out_reg[19]_0
    SLICE_X35Y102        FDCE                                         f  design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY2[0].PE_Ch2/ACC/level1_reg[9][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=20845, routed)       1.655    13.443    design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY2[0].PE_Ch2/ACC/clk
    SLICE_X35Y102        FDCE                                         r  design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY2[0].PE_Ch2/ACC/level1_reg[9][9]/C
                         clock pessimism              0.309    13.753    
                         clock uncertainty           -0.035    13.718    
    SLICE_X35Y102        FDCE (Recov_fdce_C_CLR)     -0.405    13.313    design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY2[0].PE_Ch2/ACC/level1_reg[9][9]
  -------------------------------------------------------------------
                         required time                         13.313    
                         arrival time                         -12.632    
  -------------------------------------------------------------------
                         slack                                  0.680    

Slack (MET) :             0.682ns  (required time - arrival time)
  Source:                 design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/all_clear_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY1[0].PE_Ch1/ACC/level1_reg[9][12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.712ns  (logic 0.642ns (9.564%)  route 6.070ns (90.436%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.268ns = ( 13.268 - 8.000 ) 
    Source Clock Delay      (SCD):    5.829ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=20845, routed)       1.731     5.829    design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/clk
    SLICE_X62Y44         FDCE                                         r  design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/all_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y44         FDCE (Prop_fdce_C_Q)         0.518     6.347 f  design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/all_clear_reg/Q
                         net (fo=27, routed)          0.476     6.823    design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/all_clear
    SLICE_X62Y45         LUT2 (Prop_lut2_I1_O)        0.124     6.947 f  design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/i___10_i_1/O
                         net (fo=7299, routed)        5.595    12.541    design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY1[0].PE_Ch1/ACC/acc_out_reg[0]_0
    SLICE_X36Y98         FDCE                                         f  design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY1[0].PE_Ch1/ACC/level1_reg[9][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=20845, routed)       1.480    13.268    design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY1[0].PE_Ch1/ACC/clk
    SLICE_X36Y98         FDCE                                         r  design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY1[0].PE_Ch1/ACC/level1_reg[9][12]/C
                         clock pessimism              0.309    13.578    
                         clock uncertainty           -0.035    13.542    
    SLICE_X36Y98         FDCE (Recov_fdce_C_CLR)     -0.319    13.223    design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY1[0].PE_Ch1/ACC/level1_reg[9][12]
  -------------------------------------------------------------------
                         required time                         13.223    
                         arrival time                         -12.541    
  -------------------------------------------------------------------
                         slack                                  0.682    

Slack (MET) :             0.682ns  (required time - arrival time)
  Source:                 design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/all_clear_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY1[0].PE_Ch1/ACC/level1_reg[9][13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.712ns  (logic 0.642ns (9.564%)  route 6.070ns (90.436%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.268ns = ( 13.268 - 8.000 ) 
    Source Clock Delay      (SCD):    5.829ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=20845, routed)       1.731     5.829    design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/clk
    SLICE_X62Y44         FDCE                                         r  design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/all_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y44         FDCE (Prop_fdce_C_Q)         0.518     6.347 f  design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/all_clear_reg/Q
                         net (fo=27, routed)          0.476     6.823    design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/all_clear
    SLICE_X62Y45         LUT2 (Prop_lut2_I1_O)        0.124     6.947 f  design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/i___10_i_1/O
                         net (fo=7299, routed)        5.595    12.541    design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY1[0].PE_Ch1/ACC/acc_out_reg[0]_0
    SLICE_X36Y98         FDCE                                         f  design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY1[0].PE_Ch1/ACC/level1_reg[9][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=20845, routed)       1.480    13.268    design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY1[0].PE_Ch1/ACC/clk
    SLICE_X36Y98         FDCE                                         r  design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY1[0].PE_Ch1/ACC/level1_reg[9][13]/C
                         clock pessimism              0.309    13.578    
                         clock uncertainty           -0.035    13.542    
    SLICE_X36Y98         FDCE (Recov_fdce_C_CLR)     -0.319    13.223    design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY1[0].PE_Ch1/ACC/level1_reg[9][13]
  -------------------------------------------------------------------
                         required time                         13.223    
                         arrival time                         -12.541    
  -------------------------------------------------------------------
                         slack                                  0.682    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.959ns  (arrival time - required time)
  Source:                 design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/all_clear_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY2[1].PE_Ch2/ACC/level1_reg[4][0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.186ns  (logic 0.209ns (17.623%)  route 0.977ns (82.377%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    1.695ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=20845, routed)       0.585     1.695    design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/clk
    SLICE_X62Y44         FDCE                                         r  design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/all_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y44         FDCE (Prop_fdce_C_Q)         0.164     1.859 f  design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/all_clear_reg/Q
                         net (fo=27, routed)          0.195     2.054    design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/all_clear
    SLICE_X62Y45         LUT2 (Prop_lut2_I1_O)        0.045     2.099 f  design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/i___10_i_1/O
                         net (fo=7299, routed)        0.782     2.881    design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY2[1].PE_Ch2/ACC/acc_out_reg[19]_0
    SLICE_X102Y50        FDCE                                         f  design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY2[1].PE_Ch2/ACC/level1_reg[4][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=20845, routed)       0.879     2.246    design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY2[1].PE_Ch2/ACC/clk
    SLICE_X102Y50        FDCE                                         r  design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY2[1].PE_Ch2/ACC/level1_reg[4][0]/C
                         clock pessimism             -0.256     1.989    
    SLICE_X102Y50        FDCE (Remov_fdce_C_CLR)     -0.067     1.922    design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY2[1].PE_Ch2/ACC/level1_reg[4][0]
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           2.881    
  -------------------------------------------------------------------
                         slack                                  0.959    

Slack (MET) :             0.959ns  (arrival time - required time)
  Source:                 design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/all_clear_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY2[1].PE_Ch2/ACC/level1_reg[4][1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.186ns  (logic 0.209ns (17.623%)  route 0.977ns (82.377%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    1.695ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=20845, routed)       0.585     1.695    design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/clk
    SLICE_X62Y44         FDCE                                         r  design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/all_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y44         FDCE (Prop_fdce_C_Q)         0.164     1.859 f  design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/all_clear_reg/Q
                         net (fo=27, routed)          0.195     2.054    design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/all_clear
    SLICE_X62Y45         LUT2 (Prop_lut2_I1_O)        0.045     2.099 f  design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/i___10_i_1/O
                         net (fo=7299, routed)        0.782     2.881    design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY2[1].PE_Ch2/ACC/acc_out_reg[19]_0
    SLICE_X102Y50        FDCE                                         f  design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY2[1].PE_Ch2/ACC/level1_reg[4][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=20845, routed)       0.879     2.246    design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY2[1].PE_Ch2/ACC/clk
    SLICE_X102Y50        FDCE                                         r  design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY2[1].PE_Ch2/ACC/level1_reg[4][1]/C
                         clock pessimism             -0.256     1.989    
    SLICE_X102Y50        FDCE (Remov_fdce_C_CLR)     -0.067     1.922    design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY2[1].PE_Ch2/ACC/level1_reg[4][1]
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           2.881    
  -------------------------------------------------------------------
                         slack                                  0.959    

Slack (MET) :             0.959ns  (arrival time - required time)
  Source:                 design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/all_clear_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY2[1].PE_Ch2/ACC/level1_reg[4][2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.186ns  (logic 0.209ns (17.623%)  route 0.977ns (82.377%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    1.695ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=20845, routed)       0.585     1.695    design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/clk
    SLICE_X62Y44         FDCE                                         r  design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/all_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y44         FDCE (Prop_fdce_C_Q)         0.164     1.859 f  design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/all_clear_reg/Q
                         net (fo=27, routed)          0.195     2.054    design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/all_clear
    SLICE_X62Y45         LUT2 (Prop_lut2_I1_O)        0.045     2.099 f  design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/i___10_i_1/O
                         net (fo=7299, routed)        0.782     2.881    design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY2[1].PE_Ch2/ACC/acc_out_reg[19]_0
    SLICE_X102Y50        FDCE                                         f  design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY2[1].PE_Ch2/ACC/level1_reg[4][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=20845, routed)       0.879     2.246    design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY2[1].PE_Ch2/ACC/clk
    SLICE_X102Y50        FDCE                                         r  design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY2[1].PE_Ch2/ACC/level1_reg[4][2]/C
                         clock pessimism             -0.256     1.989    
    SLICE_X102Y50        FDCE (Remov_fdce_C_CLR)     -0.067     1.922    design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY2[1].PE_Ch2/ACC/level1_reg[4][2]
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           2.881    
  -------------------------------------------------------------------
                         slack                                  0.959    

Slack (MET) :             0.959ns  (arrival time - required time)
  Source:                 design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/all_clear_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY2[1].PE_Ch2/ACC/level1_reg[4][3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.186ns  (logic 0.209ns (17.623%)  route 0.977ns (82.377%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    1.695ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=20845, routed)       0.585     1.695    design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/clk
    SLICE_X62Y44         FDCE                                         r  design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/all_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y44         FDCE (Prop_fdce_C_Q)         0.164     1.859 f  design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/all_clear_reg/Q
                         net (fo=27, routed)          0.195     2.054    design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/all_clear
    SLICE_X62Y45         LUT2 (Prop_lut2_I1_O)        0.045     2.099 f  design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/i___10_i_1/O
                         net (fo=7299, routed)        0.782     2.881    design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY2[1].PE_Ch2/ACC/acc_out_reg[19]_0
    SLICE_X102Y50        FDCE                                         f  design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY2[1].PE_Ch2/ACC/level1_reg[4][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=20845, routed)       0.879     2.246    design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY2[1].PE_Ch2/ACC/clk
    SLICE_X102Y50        FDCE                                         r  design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY2[1].PE_Ch2/ACC/level1_reg[4][3]/C
                         clock pessimism             -0.256     1.989    
    SLICE_X102Y50        FDCE (Remov_fdce_C_CLR)     -0.067     1.922    design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY2[1].PE_Ch2/ACC/level1_reg[4][3]
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           2.881    
  -------------------------------------------------------------------
                         slack                                  0.959    

Slack (MET) :             0.984ns  (arrival time - required time)
  Source:                 design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/all_clear_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY2[0].PE_Ch2/ACC/level2_reg[2][4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.186ns  (logic 0.209ns (17.623%)  route 0.977ns (82.377%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    1.695ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=20845, routed)       0.585     1.695    design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/clk
    SLICE_X62Y44         FDCE                                         r  design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/all_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y44         FDCE (Prop_fdce_C_Q)         0.164     1.859 f  design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/all_clear_reg/Q
                         net (fo=27, routed)          0.195     2.054    design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/all_clear
    SLICE_X62Y45         LUT2 (Prop_lut2_I1_O)        0.045     2.099 f  design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/i___10_i_1/O
                         net (fo=7299, routed)        0.782     2.881    design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY2[0].PE_Ch2/ACC/acc_out_reg[19]_0
    SLICE_X103Y50        FDCE                                         f  design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY2[0].PE_Ch2/ACC/level2_reg[2][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=20845, routed)       0.879     2.246    design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY2[0].PE_Ch2/ACC/clk
    SLICE_X103Y50        FDCE                                         r  design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY2[0].PE_Ch2/ACC/level2_reg[2][4]/C
                         clock pessimism             -0.256     1.989    
    SLICE_X103Y50        FDCE (Remov_fdce_C_CLR)     -0.092     1.897    design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY2[0].PE_Ch2/ACC/level2_reg[2][4]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           2.881    
  -------------------------------------------------------------------
                         slack                                  0.984    

Slack (MET) :             0.984ns  (arrival time - required time)
  Source:                 design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/all_clear_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY2[0].PE_Ch2/ACC/level2_reg[2][5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.186ns  (logic 0.209ns (17.623%)  route 0.977ns (82.377%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    1.695ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=20845, routed)       0.585     1.695    design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/clk
    SLICE_X62Y44         FDCE                                         r  design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/all_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y44         FDCE (Prop_fdce_C_Q)         0.164     1.859 f  design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/all_clear_reg/Q
                         net (fo=27, routed)          0.195     2.054    design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/all_clear
    SLICE_X62Y45         LUT2 (Prop_lut2_I1_O)        0.045     2.099 f  design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/i___10_i_1/O
                         net (fo=7299, routed)        0.782     2.881    design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY2[0].PE_Ch2/ACC/acc_out_reg[19]_0
    SLICE_X103Y50        FDCE                                         f  design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY2[0].PE_Ch2/ACC/level2_reg[2][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=20845, routed)       0.879     2.246    design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY2[0].PE_Ch2/ACC/clk
    SLICE_X103Y50        FDCE                                         r  design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY2[0].PE_Ch2/ACC/level2_reg[2][5]/C
                         clock pessimism             -0.256     1.989    
    SLICE_X103Y50        FDCE (Remov_fdce_C_CLR)     -0.092     1.897    design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY2[0].PE_Ch2/ACC/level2_reg[2][5]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           2.881    
  -------------------------------------------------------------------
                         slack                                  0.984    

Slack (MET) :             0.984ns  (arrival time - required time)
  Source:                 design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/all_clear_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY2[0].PE_Ch2/ACC/level2_reg[2][6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.186ns  (logic 0.209ns (17.623%)  route 0.977ns (82.377%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    1.695ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=20845, routed)       0.585     1.695    design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/clk
    SLICE_X62Y44         FDCE                                         r  design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/all_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y44         FDCE (Prop_fdce_C_Q)         0.164     1.859 f  design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/all_clear_reg/Q
                         net (fo=27, routed)          0.195     2.054    design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/all_clear
    SLICE_X62Y45         LUT2 (Prop_lut2_I1_O)        0.045     2.099 f  design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/i___10_i_1/O
                         net (fo=7299, routed)        0.782     2.881    design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY2[0].PE_Ch2/ACC/acc_out_reg[19]_0
    SLICE_X103Y50        FDCE                                         f  design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY2[0].PE_Ch2/ACC/level2_reg[2][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=20845, routed)       0.879     2.246    design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY2[0].PE_Ch2/ACC/clk
    SLICE_X103Y50        FDCE                                         r  design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY2[0].PE_Ch2/ACC/level2_reg[2][6]/C
                         clock pessimism             -0.256     1.989    
    SLICE_X103Y50        FDCE (Remov_fdce_C_CLR)     -0.092     1.897    design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY2[0].PE_Ch2/ACC/level2_reg[2][6]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           2.881    
  -------------------------------------------------------------------
                         slack                                  0.984    

Slack (MET) :             0.984ns  (arrival time - required time)
  Source:                 design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/all_clear_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY2[0].PE_Ch2/ACC/level2_reg[2][7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.186ns  (logic 0.209ns (17.623%)  route 0.977ns (82.377%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    1.695ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=20845, routed)       0.585     1.695    design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/clk
    SLICE_X62Y44         FDCE                                         r  design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/all_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y44         FDCE (Prop_fdce_C_Q)         0.164     1.859 f  design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/all_clear_reg/Q
                         net (fo=27, routed)          0.195     2.054    design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/all_clear
    SLICE_X62Y45         LUT2 (Prop_lut2_I1_O)        0.045     2.099 f  design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/i___10_i_1/O
                         net (fo=7299, routed)        0.782     2.881    design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY2[0].PE_Ch2/ACC/acc_out_reg[19]_0
    SLICE_X103Y50        FDCE                                         f  design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY2[0].PE_Ch2/ACC/level2_reg[2][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=20845, routed)       0.879     2.246    design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY2[0].PE_Ch2/ACC/clk
    SLICE_X103Y50        FDCE                                         r  design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY2[0].PE_Ch2/ACC/level2_reg[2][7]/C
                         clock pessimism             -0.256     1.989    
    SLICE_X103Y50        FDCE (Remov_fdce_C_CLR)     -0.092     1.897    design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY2[0].PE_Ch2/ACC/level2_reg[2][7]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           2.881    
  -------------------------------------------------------------------
                         slack                                  0.984    

Slack (MET) :             0.989ns  (arrival time - required time)
  Source:                 design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/all_clear_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY1[0].PE_Ch1/ACC/level4_reg[0][16]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.947ns  (logic 0.209ns (22.064%)  route 0.738ns (77.936%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.210ns
    Source Clock Delay      (SCD):    1.695ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=20845, routed)       0.585     1.695    design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/clk
    SLICE_X62Y44         FDCE                                         r  design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/all_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y44         FDCE (Prop_fdce_C_Q)         0.164     1.859 f  design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/all_clear_reg/Q
                         net (fo=27, routed)          0.195     2.054    design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/all_clear
    SLICE_X62Y45         LUT2 (Prop_lut2_I1_O)        0.045     2.099 f  design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/i___10_i_1/O
                         net (fo=7299, routed)        0.543     2.642    design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY1[0].PE_Ch1/ACC/acc_out_reg[0]_0
    SLICE_X66Y30         FDCE                                         f  design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY1[0].PE_Ch1/ACC/level4_reg[0][16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=20845, routed)       0.843     2.210    design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY1[0].PE_Ch1/ACC/clk
    SLICE_X66Y30         FDCE                                         r  design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY1[0].PE_Ch1/ACC/level4_reg[0][16]/C
                         clock pessimism             -0.490     1.720    
    SLICE_X66Y30         FDCE (Remov_fdce_C_CLR)     -0.067     1.653    design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY1[0].PE_Ch1/ACC/level4_reg[0][16]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           2.642    
  -------------------------------------------------------------------
                         slack                                  0.989    

Slack (MET) :             0.989ns  (arrival time - required time)
  Source:                 design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/all_clear_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY1[0].PE_Ch1/ACC/level4_reg[0][17]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.947ns  (logic 0.209ns (22.064%)  route 0.738ns (77.936%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.210ns
    Source Clock Delay      (SCD):    1.695ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=20845, routed)       0.585     1.695    design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/clk
    SLICE_X62Y44         FDCE                                         r  design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/all_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y44         FDCE (Prop_fdce_C_Q)         0.164     1.859 f  design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/all_clear_reg/Q
                         net (fo=27, routed)          0.195     2.054    design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/all_clear
    SLICE_X62Y45         LUT2 (Prop_lut2_I1_O)        0.045     2.099 f  design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/i___10_i_1/O
                         net (fo=7299, routed)        0.543     2.642    design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY1[0].PE_Ch1/ACC/acc_out_reg[0]_0
    SLICE_X66Y30         FDCE                                         f  design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY1[0].PE_Ch1/ACC/level4_reg[0][17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=20845, routed)       0.843     2.210    design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY1[0].PE_Ch1/ACC/clk
    SLICE_X66Y30         FDCE                                         r  design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY1[0].PE_Ch1/ACC/level4_reg[0][17]/C
                         clock pessimism             -0.490     1.720    
    SLICE_X66Y30         FDCE (Remov_fdce_C_CLR)     -0.067     1.653    design_1_i/top_cnn_0/inst/cnn_core/PE_Array/PE_ARRAY1[0].PE_Ch1/ACC/level4_reg[0][17]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           2.642    
  -------------------------------------------------------------------
                         slack                                  0.989    





