--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

d:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf Lab12Trans_ucf.ucf

Design file:              Top.ncd
Physical constraint file: Top.pcf
Device,package,speed:     xc7k160t,ffg676,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
sw0         |    0.850(R)|      FAST  |    1.910(R)|      SLOW  |clk_BUFGP         |   0.000|
sw15        |    0.060(R)|      FAST  |    2.488(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
AN<0>       |        12.070(R)|      SLOW  |         4.609(R)|      FAST  |clk_BUFGP         |   0.000|
AN<1>       |        12.147(R)|      SLOW  |         4.617(R)|      FAST  |clk_BUFGP         |   0.000|
AN<2>       |        12.120(R)|      SLOW  |         4.563(R)|      FAST  |clk_BUFGP         |   0.000|
AN<3>       |        12.247(R)|      SLOW  |         4.613(R)|      FAST  |clk_BUFGP         |   0.000|
segment<0>  |        15.733(R)|      SLOW  |         4.872(R)|      FAST  |clk_BUFGP         |   0.000|
segment<1>  |        14.911(R)|      SLOW  |         5.022(R)|      FAST  |clk_BUFGP         |   0.000|
segment<2>  |        14.741(R)|      SLOW  |         5.087(R)|      FAST  |clk_BUFGP         |   0.000|
segment<3>  |        14.497(R)|      SLOW  |         4.537(R)|      FAST  |clk_BUFGP         |   0.000|
segment<4>  |        14.131(R)|      SLOW  |         4.877(R)|      FAST  |clk_BUFGP         |   0.000|
segment<5>  |        14.519(R)|      SLOW  |         4.734(R)|      FAST  |clk_BUFGP         |   0.000|
segment<6>  |        13.741(R)|      SLOW  |         4.680(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.042|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
sw0            |segment<0>     |   13.857|
sw0            |segment<1>     |   13.035|
sw0            |segment<2>     |   12.865|
sw0            |segment<3>     |   12.621|
sw0            |segment<4>     |   12.255|
sw0            |segment<5>     |   12.643|
sw0            |segment<6>     |   11.865|
sw15           |segment<0>     |   12.400|
sw15           |segment<1>     |   11.673|
sw15           |segment<2>     |   11.503|
sw15           |segment<3>     |   11.352|
sw15           |segment<4>     |   10.712|
sw15           |segment<5>     |   11.186|
sw15           |segment<6>     |   10.408|
---------------+---------------+---------+


Analysis completed Mon Dec 20 15:47:31 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 5100 MB



