{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1628680265302 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1628680265302 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 11 16:41:05 2021 " "Processing started: Wed Aug 11 16:41:05 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1628680265302 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628680265302 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Full_Adder_using_Decoder_3x8 -c DUT " "Command: quartus_map --read_settings_files=on --write_settings_files=off Full_Adder_using_Decoder_3x8 -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628680265303 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1628680265755 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1628680265756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gates.vhdl 21 10 " "Found 21 design units, including 10 entities, in source file gates.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Gates " "Found design unit 1: Gates" {  } { { "gates.vhdl" "" { Text "D:/Acads/Sem3/EE 214-Digital Circuits Lab/Projects/Full_Adder_using_Decoder_3x8/gates.vhdl" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628680282544 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 INVERTER-Equations " "Found design unit 2: INVERTER-Equations" {  } { { "gates.vhdl" "" { Text "D:/Acads/Sem3/EE 214-Digital Circuits Lab/Projects/Full_Adder_using_Decoder_3x8/gates.vhdl" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628680282544 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 AND_2-Equations " "Found design unit 3: AND_2-Equations" {  } { { "gates.vhdl" "" { Text "D:/Acads/Sem3/EE 214-Digital Circuits Lab/Projects/Full_Adder_using_Decoder_3x8/gates.vhdl" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628680282544 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 NAND_2-Equations " "Found design unit 4: NAND_2-Equations" {  } { { "gates.vhdl" "" { Text "D:/Acads/Sem3/EE 214-Digital Circuits Lab/Projects/Full_Adder_using_Decoder_3x8/gates.vhdl" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628680282544 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 OR_2-Equations " "Found design unit 5: OR_2-Equations" {  } { { "gates.vhdl" "" { Text "D:/Acads/Sem3/EE 214-Digital Circuits Lab/Projects/Full_Adder_using_Decoder_3x8/gates.vhdl" 79 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628680282544 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 NOR_2-Equations " "Found design unit 6: NOR_2-Equations" {  } { { "gates.vhdl" "" { Text "D:/Acads/Sem3/EE 214-Digital Circuits Lab/Projects/Full_Adder_using_Decoder_3x8/gates.vhdl" 90 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628680282544 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 XOR_2-Equations " "Found design unit 7: XOR_2-Equations" {  } { { "gates.vhdl" "" { Text "D:/Acads/Sem3/EE 214-Digital Circuits Lab/Projects/Full_Adder_using_Decoder_3x8/gates.vhdl" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628680282544 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 XNOR_2-Equations " "Found design unit 8: XNOR_2-Equations" {  } { { "gates.vhdl" "" { Text "D:/Acads/Sem3/EE 214-Digital Circuits Lab/Projects/Full_Adder_using_Decoder_3x8/gates.vhdl" 113 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628680282544 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 HALF_ADDER-Equations " "Found design unit 9: HALF_ADDER-Equations" {  } { { "gates.vhdl" "" { Text "D:/Acads/Sem3/EE 214-Digital Circuits Lab/Projects/Full_Adder_using_Decoder_3x8/gates.vhdl" 124 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628680282544 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 AND_3-Equations " "Found design unit 10: AND_3-Equations" {  } { { "gates.vhdl" "" { Text "D:/Acads/Sem3/EE 214-Digital Circuits Lab/Projects/Full_Adder_using_Decoder_3x8/gates.vhdl" 136 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628680282544 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 OR_4-Equations " "Found design unit 11: OR_4-Equations" {  } { { "gates.vhdl" "" { Text "D:/Acads/Sem3/EE 214-Digital Circuits Lab/Projects/Full_Adder_using_Decoder_3x8/gates.vhdl" 147 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628680282544 ""} { "Info" "ISGN_ENTITY_NAME" "1 INVERTER " "Found entity 1: INVERTER" {  } { { "gates.vhdl" "" { Text "D:/Acads/Sem3/EE 214-Digital Circuits Lab/Projects/Full_Adder_using_Decoder_3x8/gates.vhdl" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628680282544 ""} { "Info" "ISGN_ENTITY_NAME" "2 AND_2 " "Found entity 2: AND_2" {  } { { "gates.vhdl" "" { Text "D:/Acads/Sem3/EE 214-Digital Circuits Lab/Projects/Full_Adder_using_Decoder_3x8/gates.vhdl" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628680282544 ""} { "Info" "ISGN_ENTITY_NAME" "3 NAND_2 " "Found entity 3: NAND_2" {  } { { "gates.vhdl" "" { Text "D:/Acads/Sem3/EE 214-Digital Circuits Lab/Projects/Full_Adder_using_Decoder_3x8/gates.vhdl" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628680282544 ""} { "Info" "ISGN_ENTITY_NAME" "4 OR_2 " "Found entity 4: OR_2" {  } { { "gates.vhdl" "" { Text "D:/Acads/Sem3/EE 214-Digital Circuits Lab/Projects/Full_Adder_using_Decoder_3x8/gates.vhdl" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628680282544 ""} { "Info" "ISGN_ENTITY_NAME" "5 NOR_2 " "Found entity 5: NOR_2" {  } { { "gates.vhdl" "" { Text "D:/Acads/Sem3/EE 214-Digital Circuits Lab/Projects/Full_Adder_using_Decoder_3x8/gates.vhdl" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628680282544 ""} { "Info" "ISGN_ENTITY_NAME" "6 XOR_2 " "Found entity 6: XOR_2" {  } { { "gates.vhdl" "" { Text "D:/Acads/Sem3/EE 214-Digital Circuits Lab/Projects/Full_Adder_using_Decoder_3x8/gates.vhdl" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628680282544 ""} { "Info" "ISGN_ENTITY_NAME" "7 XNOR_2 " "Found entity 7: XNOR_2" {  } { { "gates.vhdl" "" { Text "D:/Acads/Sem3/EE 214-Digital Circuits Lab/Projects/Full_Adder_using_Decoder_3x8/gates.vhdl" 109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628680282544 ""} { "Info" "ISGN_ENTITY_NAME" "8 HALF_ADDER " "Found entity 8: HALF_ADDER" {  } { { "gates.vhdl" "" { Text "D:/Acads/Sem3/EE 214-Digital Circuits Lab/Projects/Full_Adder_using_Decoder_3x8/gates.vhdl" 120 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628680282544 ""} { "Info" "ISGN_ENTITY_NAME" "9 AND_3 " "Found entity 9: AND_3" {  } { { "gates.vhdl" "" { Text "D:/Acads/Sem3/EE 214-Digital Circuits Lab/Projects/Full_Adder_using_Decoder_3x8/gates.vhdl" 132 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628680282544 ""} { "Info" "ISGN_ENTITY_NAME" "10 OR_4 " "Found entity 10: OR_4" {  } { { "gates.vhdl" "" { Text "D:/Acads/Sem3/EE 214-Digital Circuits Lab/Projects/Full_Adder_using_Decoder_3x8/gates.vhdl" 143 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628680282544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628680282544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_2x4.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file decoder_2x4.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decoder_2x4-Struct " "Found design unit 1: Decoder_2x4-Struct" {  } { { "Decoder_2x4.vhdl" "" { Text "D:/Acads/Sem3/EE 214-Digital Circuits Lab/Projects/Full_Adder_using_Decoder_3x8/Decoder_2x4.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628680282548 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decoder_2x4 " "Found entity 1: Decoder_2x4" {  } { { "Decoder_2x4.vhdl" "" { Text "D:/Acads/Sem3/EE 214-Digital Circuits Lab/Projects/Full_Adder_using_Decoder_3x8/Decoder_2x4.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628680282548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628680282548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_3x8.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file decoder_3x8.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decoder_3x8-Struct " "Found design unit 1: Decoder_3x8-Struct" {  } { { "Decoder_3x8.vhdl" "" { Text "D:/Acads/Sem3/EE 214-Digital Circuits Lab/Projects/Full_Adder_using_Decoder_3x8/Decoder_3x8.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628680282553 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decoder_3x8 " "Found entity 1: Decoder_3x8" {  } { { "Decoder_3x8.vhdl" "" { Text "D:/Acads/Sem3/EE 214-Digital Circuits Lab/Projects/Full_Adder_using_Decoder_3x8/Decoder_3x8.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628680282553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628680282553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file dut.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-DutWrap " "Found design unit 1: DUT-DutWrap" {  } { { "DUT.vhdl" "" { Text "D:/Acads/Sem3/EE 214-Digital Circuits Lab/Projects/Full_Adder_using_Decoder_3x8/DUT.vhdl" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628680282556 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "DUT.vhdl" "" { Text "D:/Acads/Sem3/EE 214-Digital Circuits Lab/Projects/Full_Adder_using_Decoder_3x8/DUT.vhdl" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628680282556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628680282556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbench-Behave " "Found design unit 1: Testbench-Behave" {  } { { "testbench.vhdl" "" { Text "D:/Acads/Sem3/EE 214-Digital Circuits Lab/Projects/Full_Adder_using_Decoder_3x8/testbench.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628680282560 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbench " "Found entity 1: Testbench" {  } { { "testbench.vhdl" "" { Text "D:/Acads/Sem3/EE 214-Digital Circuits Lab/Projects/Full_Adder_using_Decoder_3x8/testbench.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628680282560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628680282560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder_v2.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file full_adder_v2.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Full_Adder_v2-Struct " "Found design unit 1: Full_Adder_v2-Struct" {  } { { "Full_Adder_v2.vhdl" "" { Text "D:/Acads/Sem3/EE 214-Digital Circuits Lab/Projects/Full_Adder_using_Decoder_3x8/Full_Adder_v2.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628680282563 ""} { "Info" "ISGN_ENTITY_NAME" "1 Full_Adder_v2 " "Found entity 1: Full_Adder_v2" {  } { { "Full_Adder_v2.vhdl" "" { Text "D:/Acads/Sem3/EE 214-Digital Circuits Lab/Projects/Full_Adder_using_Decoder_3x8/Full_Adder_v2.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628680282563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628680282563 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "E DUT.vhdl(15) " "VHDL error at DUT.vhdl(15): formal port or parameter \"E\" must have actual or default value" {  } { { "DUT.vhdl" "" { Text "D:/Acads/Sem3/EE 214-Digital Circuits Lab/Projects/Full_Adder_using_Decoder_3x8/DUT.vhdl" 15 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1628680282572 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "E DUT.vhdl(10) " "HDL error at DUT.vhdl(10): see declaration for object \"E\"" {  } { { "DUT.vhdl" "" { Text "D:/Acads/Sem3/EE 214-Digital Circuits Lab/Projects/Full_Adder_using_Decoder_3x8/DUT.vhdl" 10 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628680282572 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4756 " "Peak virtual memory: 4756 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1628680282754 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Aug 11 16:41:22 2021 " "Processing ended: Wed Aug 11 16:41:22 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1628680282754 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1628680282754 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1628680282754 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1628680282754 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1628680283476 ""}
