
V73_GazSensor_T_H_P_A_M_B.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000054bc  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000144  0800564c  0800564c  0001564c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08005790  08005790  00015790  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08005798  08005798  00015798  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800579c  0800579c  0001579c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000070  20000000  080057a0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000001a0  20000070  08005810  00020070  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  20000210  08005810  00020210  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 10 .debug_info   0001c8e0  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 000035af  00000000  00000000  0003c980  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    0000e853  00000000  00000000  0003ff2f  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 000010e0  00000000  00000000  0004e788  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00001718  00000000  00000000  0004f868  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   00009f3e  00000000  00000000  00050f80  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    00006bbb  00000000  00000000  0005aebe  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007c  00000000  00000000  00061a79  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00003ce0  00000000  00000000  00061af8  2**2
                  CONTENTS, READONLY, DEBUGGING
 19 .stab         00000084  00000000  00000000  000657d8  2**2
                  CONTENTS, READONLY, DEBUGGING
 20 .stabstr      00000117  00000000  00000000  0006585c  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000070 	.word	0x20000070
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08005634 	.word	0x08005634

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000074 	.word	0x20000074
 80001cc:	08005634 	.word	0x08005634

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_drsub>:
 8000270:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000274:	e002      	b.n	800027c <__adddf3>
 8000276:	bf00      	nop

08000278 <__aeabi_dsub>:
 8000278:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800027c <__adddf3>:
 800027c:	b530      	push	{r4, r5, lr}
 800027e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000282:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000286:	ea94 0f05 	teq	r4, r5
 800028a:	bf08      	it	eq
 800028c:	ea90 0f02 	teqeq	r0, r2
 8000290:	bf1f      	itttt	ne
 8000292:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000296:	ea55 0c02 	orrsne.w	ip, r5, r2
 800029a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800029e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002a2:	f000 80e2 	beq.w	800046a <__adddf3+0x1ee>
 80002a6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002aa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ae:	bfb8      	it	lt
 80002b0:	426d      	neglt	r5, r5
 80002b2:	dd0c      	ble.n	80002ce <__adddf3+0x52>
 80002b4:	442c      	add	r4, r5
 80002b6:	ea80 0202 	eor.w	r2, r0, r2
 80002ba:	ea81 0303 	eor.w	r3, r1, r3
 80002be:	ea82 0000 	eor.w	r0, r2, r0
 80002c2:	ea83 0101 	eor.w	r1, r3, r1
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	2d36      	cmp	r5, #54	; 0x36
 80002d0:	bf88      	it	hi
 80002d2:	bd30      	pophi	{r4, r5, pc}
 80002d4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002dc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002e0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002e4:	d002      	beq.n	80002ec <__adddf3+0x70>
 80002e6:	4240      	negs	r0, r0
 80002e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ec:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002f4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002f8:	d002      	beq.n	8000300 <__adddf3+0x84>
 80002fa:	4252      	negs	r2, r2
 80002fc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000300:	ea94 0f05 	teq	r4, r5
 8000304:	f000 80a7 	beq.w	8000456 <__adddf3+0x1da>
 8000308:	f1a4 0401 	sub.w	r4, r4, #1
 800030c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000310:	db0d      	blt.n	800032e <__adddf3+0xb2>
 8000312:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000316:	fa22 f205 	lsr.w	r2, r2, r5
 800031a:	1880      	adds	r0, r0, r2
 800031c:	f141 0100 	adc.w	r1, r1, #0
 8000320:	fa03 f20e 	lsl.w	r2, r3, lr
 8000324:	1880      	adds	r0, r0, r2
 8000326:	fa43 f305 	asr.w	r3, r3, r5
 800032a:	4159      	adcs	r1, r3
 800032c:	e00e      	b.n	800034c <__adddf3+0xd0>
 800032e:	f1a5 0520 	sub.w	r5, r5, #32
 8000332:	f10e 0e20 	add.w	lr, lr, #32
 8000336:	2a01      	cmp	r2, #1
 8000338:	fa03 fc0e 	lsl.w	ip, r3, lr
 800033c:	bf28      	it	cs
 800033e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000342:	fa43 f305 	asr.w	r3, r3, r5
 8000346:	18c0      	adds	r0, r0, r3
 8000348:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800034c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000350:	d507      	bpl.n	8000362 <__adddf3+0xe6>
 8000352:	f04f 0e00 	mov.w	lr, #0
 8000356:	f1dc 0c00 	rsbs	ip, ip, #0
 800035a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800035e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000362:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000366:	d31b      	bcc.n	80003a0 <__adddf3+0x124>
 8000368:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800036c:	d30c      	bcc.n	8000388 <__adddf3+0x10c>
 800036e:	0849      	lsrs	r1, r1, #1
 8000370:	ea5f 0030 	movs.w	r0, r0, rrx
 8000374:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000378:	f104 0401 	add.w	r4, r4, #1
 800037c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000380:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000384:	f080 809a 	bcs.w	80004bc <__adddf3+0x240>
 8000388:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800038c:	bf08      	it	eq
 800038e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000392:	f150 0000 	adcs.w	r0, r0, #0
 8000396:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800039a:	ea41 0105 	orr.w	r1, r1, r5
 800039e:	bd30      	pop	{r4, r5, pc}
 80003a0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003a4:	4140      	adcs	r0, r0
 80003a6:	eb41 0101 	adc.w	r1, r1, r1
 80003aa:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003ae:	f1a4 0401 	sub.w	r4, r4, #1
 80003b2:	d1e9      	bne.n	8000388 <__adddf3+0x10c>
 80003b4:	f091 0f00 	teq	r1, #0
 80003b8:	bf04      	itt	eq
 80003ba:	4601      	moveq	r1, r0
 80003bc:	2000      	moveq	r0, #0
 80003be:	fab1 f381 	clz	r3, r1
 80003c2:	bf08      	it	eq
 80003c4:	3320      	addeq	r3, #32
 80003c6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ca:	f1b3 0220 	subs.w	r2, r3, #32
 80003ce:	da0c      	bge.n	80003ea <__adddf3+0x16e>
 80003d0:	320c      	adds	r2, #12
 80003d2:	dd08      	ble.n	80003e6 <__adddf3+0x16a>
 80003d4:	f102 0c14 	add.w	ip, r2, #20
 80003d8:	f1c2 020c 	rsb	r2, r2, #12
 80003dc:	fa01 f00c 	lsl.w	r0, r1, ip
 80003e0:	fa21 f102 	lsr.w	r1, r1, r2
 80003e4:	e00c      	b.n	8000400 <__adddf3+0x184>
 80003e6:	f102 0214 	add.w	r2, r2, #20
 80003ea:	bfd8      	it	le
 80003ec:	f1c2 0c20 	rsble	ip, r2, #32
 80003f0:	fa01 f102 	lsl.w	r1, r1, r2
 80003f4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003f8:	bfdc      	itt	le
 80003fa:	ea41 010c 	orrle.w	r1, r1, ip
 80003fe:	4090      	lslle	r0, r2
 8000400:	1ae4      	subs	r4, r4, r3
 8000402:	bfa2      	ittt	ge
 8000404:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000408:	4329      	orrge	r1, r5
 800040a:	bd30      	popge	{r4, r5, pc}
 800040c:	ea6f 0404 	mvn.w	r4, r4
 8000410:	3c1f      	subs	r4, #31
 8000412:	da1c      	bge.n	800044e <__adddf3+0x1d2>
 8000414:	340c      	adds	r4, #12
 8000416:	dc0e      	bgt.n	8000436 <__adddf3+0x1ba>
 8000418:	f104 0414 	add.w	r4, r4, #20
 800041c:	f1c4 0220 	rsb	r2, r4, #32
 8000420:	fa20 f004 	lsr.w	r0, r0, r4
 8000424:	fa01 f302 	lsl.w	r3, r1, r2
 8000428:	ea40 0003 	orr.w	r0, r0, r3
 800042c:	fa21 f304 	lsr.w	r3, r1, r4
 8000430:	ea45 0103 	orr.w	r1, r5, r3
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	f1c4 040c 	rsb	r4, r4, #12
 800043a:	f1c4 0220 	rsb	r2, r4, #32
 800043e:	fa20 f002 	lsr.w	r0, r0, r2
 8000442:	fa01 f304 	lsl.w	r3, r1, r4
 8000446:	ea40 0003 	orr.w	r0, r0, r3
 800044a:	4629      	mov	r1, r5
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	fa21 f004 	lsr.w	r0, r1, r4
 8000452:	4629      	mov	r1, r5
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f094 0f00 	teq	r4, #0
 800045a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800045e:	bf06      	itte	eq
 8000460:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000464:	3401      	addeq	r4, #1
 8000466:	3d01      	subne	r5, #1
 8000468:	e74e      	b.n	8000308 <__adddf3+0x8c>
 800046a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800046e:	bf18      	it	ne
 8000470:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000474:	d029      	beq.n	80004ca <__adddf3+0x24e>
 8000476:	ea94 0f05 	teq	r4, r5
 800047a:	bf08      	it	eq
 800047c:	ea90 0f02 	teqeq	r0, r2
 8000480:	d005      	beq.n	800048e <__adddf3+0x212>
 8000482:	ea54 0c00 	orrs.w	ip, r4, r0
 8000486:	bf04      	itt	eq
 8000488:	4619      	moveq	r1, r3
 800048a:	4610      	moveq	r0, r2
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	ea91 0f03 	teq	r1, r3
 8000492:	bf1e      	ittt	ne
 8000494:	2100      	movne	r1, #0
 8000496:	2000      	movne	r0, #0
 8000498:	bd30      	popne	{r4, r5, pc}
 800049a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800049e:	d105      	bne.n	80004ac <__adddf3+0x230>
 80004a0:	0040      	lsls	r0, r0, #1
 80004a2:	4149      	adcs	r1, r1
 80004a4:	bf28      	it	cs
 80004a6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004aa:	bd30      	pop	{r4, r5, pc}
 80004ac:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004b0:	bf3c      	itt	cc
 80004b2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004b6:	bd30      	popcc	{r4, r5, pc}
 80004b8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004bc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004c0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004c4:	f04f 0000 	mov.w	r0, #0
 80004c8:	bd30      	pop	{r4, r5, pc}
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf1a      	itte	ne
 80004d0:	4619      	movne	r1, r3
 80004d2:	4610      	movne	r0, r2
 80004d4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004d8:	bf1c      	itt	ne
 80004da:	460b      	movne	r3, r1
 80004dc:	4602      	movne	r2, r0
 80004de:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004e2:	bf06      	itte	eq
 80004e4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004e8:	ea91 0f03 	teqeq	r1, r3
 80004ec:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004f0:	bd30      	pop	{r4, r5, pc}
 80004f2:	bf00      	nop

080004f4 <__aeabi_ui2d>:
 80004f4:	f090 0f00 	teq	r0, #0
 80004f8:	bf04      	itt	eq
 80004fa:	2100      	moveq	r1, #0
 80004fc:	4770      	bxeq	lr
 80004fe:	b530      	push	{r4, r5, lr}
 8000500:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000504:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000508:	f04f 0500 	mov.w	r5, #0
 800050c:	f04f 0100 	mov.w	r1, #0
 8000510:	e750      	b.n	80003b4 <__adddf3+0x138>
 8000512:	bf00      	nop

08000514 <__aeabi_i2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800052c:	bf48      	it	mi
 800052e:	4240      	negmi	r0, r0
 8000530:	f04f 0100 	mov.w	r1, #0
 8000534:	e73e      	b.n	80003b4 <__adddf3+0x138>
 8000536:	bf00      	nop

08000538 <__aeabi_f2d>:
 8000538:	0042      	lsls	r2, r0, #1
 800053a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800053e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000542:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000546:	bf1f      	itttt	ne
 8000548:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800054c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000550:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000554:	4770      	bxne	lr
 8000556:	f092 0f00 	teq	r2, #0
 800055a:	bf14      	ite	ne
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	4770      	bxeq	lr
 8000562:	b530      	push	{r4, r5, lr}
 8000564:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000568:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800056c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000570:	e720      	b.n	80003b4 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_ul2d>:
 8000574:	ea50 0201 	orrs.w	r2, r0, r1
 8000578:	bf08      	it	eq
 800057a:	4770      	bxeq	lr
 800057c:	b530      	push	{r4, r5, lr}
 800057e:	f04f 0500 	mov.w	r5, #0
 8000582:	e00a      	b.n	800059a <__aeabi_l2d+0x16>

08000584 <__aeabi_l2d>:
 8000584:	ea50 0201 	orrs.w	r2, r0, r1
 8000588:	bf08      	it	eq
 800058a:	4770      	bxeq	lr
 800058c:	b530      	push	{r4, r5, lr}
 800058e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000592:	d502      	bpl.n	800059a <__aeabi_l2d+0x16>
 8000594:	4240      	negs	r0, r0
 8000596:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800059a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800059e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005a2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005a6:	f43f aedc 	beq.w	8000362 <__adddf3+0xe6>
 80005aa:	f04f 0203 	mov.w	r2, #3
 80005ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005b2:	bf18      	it	ne
 80005b4:	3203      	addne	r2, #3
 80005b6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ba:	bf18      	it	ne
 80005bc:	3203      	addne	r2, #3
 80005be:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005c2:	f1c2 0320 	rsb	r3, r2, #32
 80005c6:	fa00 fc03 	lsl.w	ip, r0, r3
 80005ca:	fa20 f002 	lsr.w	r0, r0, r2
 80005ce:	fa01 fe03 	lsl.w	lr, r1, r3
 80005d2:	ea40 000e 	orr.w	r0, r0, lr
 80005d6:	fa21 f102 	lsr.w	r1, r1, r2
 80005da:	4414      	add	r4, r2
 80005dc:	e6c1      	b.n	8000362 <__adddf3+0xe6>
 80005de:	bf00      	nop

080005e0 <__aeabi_dmul>:
 80005e0:	b570      	push	{r4, r5, r6, lr}
 80005e2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005e6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005ea:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005ee:	bf1d      	ittte	ne
 80005f0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005f4:	ea94 0f0c 	teqne	r4, ip
 80005f8:	ea95 0f0c 	teqne	r5, ip
 80005fc:	f000 f8de 	bleq	80007bc <__aeabi_dmul+0x1dc>
 8000600:	442c      	add	r4, r5
 8000602:	ea81 0603 	eor.w	r6, r1, r3
 8000606:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800060a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800060e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000612:	bf18      	it	ne
 8000614:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000618:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800061c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000620:	d038      	beq.n	8000694 <__aeabi_dmul+0xb4>
 8000622:	fba0 ce02 	umull	ip, lr, r0, r2
 8000626:	f04f 0500 	mov.w	r5, #0
 800062a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800062e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000632:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000636:	f04f 0600 	mov.w	r6, #0
 800063a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800063e:	f09c 0f00 	teq	ip, #0
 8000642:	bf18      	it	ne
 8000644:	f04e 0e01 	orrne.w	lr, lr, #1
 8000648:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800064c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000650:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000654:	d204      	bcs.n	8000660 <__aeabi_dmul+0x80>
 8000656:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800065a:	416d      	adcs	r5, r5
 800065c:	eb46 0606 	adc.w	r6, r6, r6
 8000660:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000664:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000668:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800066c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000670:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000674:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000678:	bf88      	it	hi
 800067a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800067e:	d81e      	bhi.n	80006be <__aeabi_dmul+0xde>
 8000680:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000684:	bf08      	it	eq
 8000686:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800068a:	f150 0000 	adcs.w	r0, r0, #0
 800068e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000692:	bd70      	pop	{r4, r5, r6, pc}
 8000694:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000698:	ea46 0101 	orr.w	r1, r6, r1
 800069c:	ea40 0002 	orr.w	r0, r0, r2
 80006a0:	ea81 0103 	eor.w	r1, r1, r3
 80006a4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006a8:	bfc2      	ittt	gt
 80006aa:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006ae:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006b2:	bd70      	popgt	{r4, r5, r6, pc}
 80006b4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006b8:	f04f 0e00 	mov.w	lr, #0
 80006bc:	3c01      	subs	r4, #1
 80006be:	f300 80ab 	bgt.w	8000818 <__aeabi_dmul+0x238>
 80006c2:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006c6:	bfde      	ittt	le
 80006c8:	2000      	movle	r0, #0
 80006ca:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006ce:	bd70      	pople	{r4, r5, r6, pc}
 80006d0:	f1c4 0400 	rsb	r4, r4, #0
 80006d4:	3c20      	subs	r4, #32
 80006d6:	da35      	bge.n	8000744 <__aeabi_dmul+0x164>
 80006d8:	340c      	adds	r4, #12
 80006da:	dc1b      	bgt.n	8000714 <__aeabi_dmul+0x134>
 80006dc:	f104 0414 	add.w	r4, r4, #20
 80006e0:	f1c4 0520 	rsb	r5, r4, #32
 80006e4:	fa00 f305 	lsl.w	r3, r0, r5
 80006e8:	fa20 f004 	lsr.w	r0, r0, r4
 80006ec:	fa01 f205 	lsl.w	r2, r1, r5
 80006f0:	ea40 0002 	orr.w	r0, r0, r2
 80006f4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006f8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006fc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000700:	fa21 f604 	lsr.w	r6, r1, r4
 8000704:	eb42 0106 	adc.w	r1, r2, r6
 8000708:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800070c:	bf08      	it	eq
 800070e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000712:	bd70      	pop	{r4, r5, r6, pc}
 8000714:	f1c4 040c 	rsb	r4, r4, #12
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f304 	lsl.w	r3, r0, r4
 8000720:	fa20 f005 	lsr.w	r0, r0, r5
 8000724:	fa01 f204 	lsl.w	r2, r1, r4
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000730:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000734:	f141 0100 	adc.w	r1, r1, #0
 8000738:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800073c:	bf08      	it	eq
 800073e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000742:	bd70      	pop	{r4, r5, r6, pc}
 8000744:	f1c4 0520 	rsb	r5, r4, #32
 8000748:	fa00 f205 	lsl.w	r2, r0, r5
 800074c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000750:	fa20 f304 	lsr.w	r3, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea43 0302 	orr.w	r3, r3, r2
 800075c:	fa21 f004 	lsr.w	r0, r1, r4
 8000760:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000764:	fa21 f204 	lsr.w	r2, r1, r4
 8000768:	ea20 0002 	bic.w	r0, r0, r2
 800076c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f094 0f00 	teq	r4, #0
 8000780:	d10f      	bne.n	80007a2 <__aeabi_dmul+0x1c2>
 8000782:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000786:	0040      	lsls	r0, r0, #1
 8000788:	eb41 0101 	adc.w	r1, r1, r1
 800078c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000790:	bf08      	it	eq
 8000792:	3c01      	subeq	r4, #1
 8000794:	d0f7      	beq.n	8000786 <__aeabi_dmul+0x1a6>
 8000796:	ea41 0106 	orr.w	r1, r1, r6
 800079a:	f095 0f00 	teq	r5, #0
 800079e:	bf18      	it	ne
 80007a0:	4770      	bxne	lr
 80007a2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007a6:	0052      	lsls	r2, r2, #1
 80007a8:	eb43 0303 	adc.w	r3, r3, r3
 80007ac:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007b0:	bf08      	it	eq
 80007b2:	3d01      	subeq	r5, #1
 80007b4:	d0f7      	beq.n	80007a6 <__aeabi_dmul+0x1c6>
 80007b6:	ea43 0306 	orr.w	r3, r3, r6
 80007ba:	4770      	bx	lr
 80007bc:	ea94 0f0c 	teq	r4, ip
 80007c0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007c4:	bf18      	it	ne
 80007c6:	ea95 0f0c 	teqne	r5, ip
 80007ca:	d00c      	beq.n	80007e6 <__aeabi_dmul+0x206>
 80007cc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007d0:	bf18      	it	ne
 80007d2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007d6:	d1d1      	bne.n	800077c <__aeabi_dmul+0x19c>
 80007d8:	ea81 0103 	eor.w	r1, r1, r3
 80007dc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007e0:	f04f 0000 	mov.w	r0, #0
 80007e4:	bd70      	pop	{r4, r5, r6, pc}
 80007e6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007ea:	bf06      	itte	eq
 80007ec:	4610      	moveq	r0, r2
 80007ee:	4619      	moveq	r1, r3
 80007f0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007f4:	d019      	beq.n	800082a <__aeabi_dmul+0x24a>
 80007f6:	ea94 0f0c 	teq	r4, ip
 80007fa:	d102      	bne.n	8000802 <__aeabi_dmul+0x222>
 80007fc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000800:	d113      	bne.n	800082a <__aeabi_dmul+0x24a>
 8000802:	ea95 0f0c 	teq	r5, ip
 8000806:	d105      	bne.n	8000814 <__aeabi_dmul+0x234>
 8000808:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800080c:	bf1c      	itt	ne
 800080e:	4610      	movne	r0, r2
 8000810:	4619      	movne	r1, r3
 8000812:	d10a      	bne.n	800082a <__aeabi_dmul+0x24a>
 8000814:	ea81 0103 	eor.w	r1, r1, r3
 8000818:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800081c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000820:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000824:	f04f 0000 	mov.w	r0, #0
 8000828:	bd70      	pop	{r4, r5, r6, pc}
 800082a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800082e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000832:	bd70      	pop	{r4, r5, r6, pc}

08000834 <__aeabi_ddiv>:
 8000834:	b570      	push	{r4, r5, r6, lr}
 8000836:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800083a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800083e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000842:	bf1d      	ittte	ne
 8000844:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000848:	ea94 0f0c 	teqne	r4, ip
 800084c:	ea95 0f0c 	teqne	r5, ip
 8000850:	f000 f8a7 	bleq	80009a2 <__aeabi_ddiv+0x16e>
 8000854:	eba4 0405 	sub.w	r4, r4, r5
 8000858:	ea81 0e03 	eor.w	lr, r1, r3
 800085c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000860:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000864:	f000 8088 	beq.w	8000978 <__aeabi_ddiv+0x144>
 8000868:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800086c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000870:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000874:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000878:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800087c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000880:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000884:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000888:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800088c:	429d      	cmp	r5, r3
 800088e:	bf08      	it	eq
 8000890:	4296      	cmpeq	r6, r2
 8000892:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000896:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800089a:	d202      	bcs.n	80008a2 <__aeabi_ddiv+0x6e>
 800089c:	085b      	lsrs	r3, r3, #1
 800089e:	ea4f 0232 	mov.w	r2, r2, rrx
 80008a2:	1ab6      	subs	r6, r6, r2
 80008a4:	eb65 0503 	sbc.w	r5, r5, r3
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008b2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008be:	bf22      	ittt	cs
 80008c0:	1ab6      	subcs	r6, r6, r2
 80008c2:	4675      	movcs	r5, lr
 80008c4:	ea40 000c 	orrcs.w	r0, r0, ip
 80008c8:	085b      	lsrs	r3, r3, #1
 80008ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000910:	ea55 0e06 	orrs.w	lr, r5, r6
 8000914:	d018      	beq.n	8000948 <__aeabi_ddiv+0x114>
 8000916:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800091a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800091e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000922:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000926:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800092a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800092e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000932:	d1c0      	bne.n	80008b6 <__aeabi_ddiv+0x82>
 8000934:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000938:	d10b      	bne.n	8000952 <__aeabi_ddiv+0x11e>
 800093a:	ea41 0100 	orr.w	r1, r1, r0
 800093e:	f04f 0000 	mov.w	r0, #0
 8000942:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000946:	e7b6      	b.n	80008b6 <__aeabi_ddiv+0x82>
 8000948:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800094c:	bf04      	itt	eq
 800094e:	4301      	orreq	r1, r0
 8000950:	2000      	moveq	r0, #0
 8000952:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000956:	bf88      	it	hi
 8000958:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800095c:	f63f aeaf 	bhi.w	80006be <__aeabi_dmul+0xde>
 8000960:	ebb5 0c03 	subs.w	ip, r5, r3
 8000964:	bf04      	itt	eq
 8000966:	ebb6 0c02 	subseq.w	ip, r6, r2
 800096a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800096e:	f150 0000 	adcs.w	r0, r0, #0
 8000972:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000976:	bd70      	pop	{r4, r5, r6, pc}
 8000978:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800097c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000980:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000984:	bfc2      	ittt	gt
 8000986:	ebd4 050c 	rsbsgt	r5, r4, ip
 800098a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800098e:	bd70      	popgt	{r4, r5, r6, pc}
 8000990:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000994:	f04f 0e00 	mov.w	lr, #0
 8000998:	3c01      	subs	r4, #1
 800099a:	e690      	b.n	80006be <__aeabi_dmul+0xde>
 800099c:	ea45 0e06 	orr.w	lr, r5, r6
 80009a0:	e68d      	b.n	80006be <__aeabi_dmul+0xde>
 80009a2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009a6:	ea94 0f0c 	teq	r4, ip
 80009aa:	bf08      	it	eq
 80009ac:	ea95 0f0c 	teqeq	r5, ip
 80009b0:	f43f af3b 	beq.w	800082a <__aeabi_dmul+0x24a>
 80009b4:	ea94 0f0c 	teq	r4, ip
 80009b8:	d10a      	bne.n	80009d0 <__aeabi_ddiv+0x19c>
 80009ba:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009be:	f47f af34 	bne.w	800082a <__aeabi_dmul+0x24a>
 80009c2:	ea95 0f0c 	teq	r5, ip
 80009c6:	f47f af25 	bne.w	8000814 <__aeabi_dmul+0x234>
 80009ca:	4610      	mov	r0, r2
 80009cc:	4619      	mov	r1, r3
 80009ce:	e72c      	b.n	800082a <__aeabi_dmul+0x24a>
 80009d0:	ea95 0f0c 	teq	r5, ip
 80009d4:	d106      	bne.n	80009e4 <__aeabi_ddiv+0x1b0>
 80009d6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009da:	f43f aefd 	beq.w	80007d8 <__aeabi_dmul+0x1f8>
 80009de:	4610      	mov	r0, r2
 80009e0:	4619      	mov	r1, r3
 80009e2:	e722      	b.n	800082a <__aeabi_dmul+0x24a>
 80009e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009e8:	bf18      	it	ne
 80009ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009ee:	f47f aec5 	bne.w	800077c <__aeabi_dmul+0x19c>
 80009f2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009f6:	f47f af0d 	bne.w	8000814 <__aeabi_dmul+0x234>
 80009fa:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009fe:	f47f aeeb 	bne.w	80007d8 <__aeabi_dmul+0x1f8>
 8000a02:	e712      	b.n	800082a <__aeabi_dmul+0x24a>

08000a04 <__gedf2>:
 8000a04:	f04f 3cff 	mov.w	ip, #4294967295
 8000a08:	e006      	b.n	8000a18 <__cmpdf2+0x4>
 8000a0a:	bf00      	nop

08000a0c <__ledf2>:
 8000a0c:	f04f 0c01 	mov.w	ip, #1
 8000a10:	e002      	b.n	8000a18 <__cmpdf2+0x4>
 8000a12:	bf00      	nop

08000a14 <__cmpdf2>:
 8000a14:	f04f 0c01 	mov.w	ip, #1
 8000a18:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a1c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a28:	bf18      	it	ne
 8000a2a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a2e:	d01b      	beq.n	8000a68 <__cmpdf2+0x54>
 8000a30:	b001      	add	sp, #4
 8000a32:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a36:	bf0c      	ite	eq
 8000a38:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a3c:	ea91 0f03 	teqne	r1, r3
 8000a40:	bf02      	ittt	eq
 8000a42:	ea90 0f02 	teqeq	r0, r2
 8000a46:	2000      	moveq	r0, #0
 8000a48:	4770      	bxeq	lr
 8000a4a:	f110 0f00 	cmn.w	r0, #0
 8000a4e:	ea91 0f03 	teq	r1, r3
 8000a52:	bf58      	it	pl
 8000a54:	4299      	cmppl	r1, r3
 8000a56:	bf08      	it	eq
 8000a58:	4290      	cmpeq	r0, r2
 8000a5a:	bf2c      	ite	cs
 8000a5c:	17d8      	asrcs	r0, r3, #31
 8000a5e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a62:	f040 0001 	orr.w	r0, r0, #1
 8000a66:	4770      	bx	lr
 8000a68:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a6c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a70:	d102      	bne.n	8000a78 <__cmpdf2+0x64>
 8000a72:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a76:	d107      	bne.n	8000a88 <__cmpdf2+0x74>
 8000a78:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a7c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a80:	d1d6      	bne.n	8000a30 <__cmpdf2+0x1c>
 8000a82:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a86:	d0d3      	beq.n	8000a30 <__cmpdf2+0x1c>
 8000a88:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a8c:	4770      	bx	lr
 8000a8e:	bf00      	nop

08000a90 <__aeabi_cdrcmple>:
 8000a90:	4684      	mov	ip, r0
 8000a92:	4610      	mov	r0, r2
 8000a94:	4662      	mov	r2, ip
 8000a96:	468c      	mov	ip, r1
 8000a98:	4619      	mov	r1, r3
 8000a9a:	4663      	mov	r3, ip
 8000a9c:	e000      	b.n	8000aa0 <__aeabi_cdcmpeq>
 8000a9e:	bf00      	nop

08000aa0 <__aeabi_cdcmpeq>:
 8000aa0:	b501      	push	{r0, lr}
 8000aa2:	f7ff ffb7 	bl	8000a14 <__cmpdf2>
 8000aa6:	2800      	cmp	r0, #0
 8000aa8:	bf48      	it	mi
 8000aaa:	f110 0f00 	cmnmi.w	r0, #0
 8000aae:	bd01      	pop	{r0, pc}

08000ab0 <__aeabi_dcmpeq>:
 8000ab0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab4:	f7ff fff4 	bl	8000aa0 <__aeabi_cdcmpeq>
 8000ab8:	bf0c      	ite	eq
 8000aba:	2001      	moveq	r0, #1
 8000abc:	2000      	movne	r0, #0
 8000abe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ac2:	bf00      	nop

08000ac4 <__aeabi_dcmplt>:
 8000ac4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ac8:	f7ff ffea 	bl	8000aa0 <__aeabi_cdcmpeq>
 8000acc:	bf34      	ite	cc
 8000ace:	2001      	movcc	r0, #1
 8000ad0:	2000      	movcs	r0, #0
 8000ad2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_dcmple>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff ffe0 	bl	8000aa0 <__aeabi_cdcmpeq>
 8000ae0:	bf94      	ite	ls
 8000ae2:	2001      	movls	r0, #1
 8000ae4:	2000      	movhi	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmpge>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffce 	bl	8000a90 <__aeabi_cdrcmple>
 8000af4:	bf94      	ite	ls
 8000af6:	2001      	movls	r0, #1
 8000af8:	2000      	movhi	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmpgt>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffc4 	bl	8000a90 <__aeabi_cdrcmple>
 8000b08:	bf34      	ite	cc
 8000b0a:	2001      	movcc	r0, #1
 8000b0c:	2000      	movcs	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_d2f>:
 8000b14:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b18:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000b1c:	bf24      	itt	cs
 8000b1e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000b22:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b26:	d90d      	bls.n	8000b44 <__aeabi_d2f+0x30>
 8000b28:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b2c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b30:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b34:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b38:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b3c:	bf08      	it	eq
 8000b3e:	f020 0001 	biceq.w	r0, r0, #1
 8000b42:	4770      	bx	lr
 8000b44:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b48:	d121      	bne.n	8000b8e <__aeabi_d2f+0x7a>
 8000b4a:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b4e:	bfbc      	itt	lt
 8000b50:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b54:	4770      	bxlt	lr
 8000b56:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b5a:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b5e:	f1c2 0218 	rsb	r2, r2, #24
 8000b62:	f1c2 0c20 	rsb	ip, r2, #32
 8000b66:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b6a:	fa20 f002 	lsr.w	r0, r0, r2
 8000b6e:	bf18      	it	ne
 8000b70:	f040 0001 	orrne.w	r0, r0, #1
 8000b74:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b78:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b7c:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b80:	ea40 000c 	orr.w	r0, r0, ip
 8000b84:	fa23 f302 	lsr.w	r3, r3, r2
 8000b88:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b8c:	e7cc      	b.n	8000b28 <__aeabi_d2f+0x14>
 8000b8e:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b92:	d107      	bne.n	8000ba4 <__aeabi_d2f+0x90>
 8000b94:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b98:	bf1e      	ittt	ne
 8000b9a:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b9e:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000ba2:	4770      	bxne	lr
 8000ba4:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000bac:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bb0:	4770      	bx	lr
 8000bb2:	bf00      	nop

08000bb4 <__aeabi_uldivmod>:
 8000bb4:	b953      	cbnz	r3, 8000bcc <__aeabi_uldivmod+0x18>
 8000bb6:	b94a      	cbnz	r2, 8000bcc <__aeabi_uldivmod+0x18>
 8000bb8:	2900      	cmp	r1, #0
 8000bba:	bf08      	it	eq
 8000bbc:	2800      	cmpeq	r0, #0
 8000bbe:	bf1c      	itt	ne
 8000bc0:	f04f 31ff 	movne.w	r1, #4294967295
 8000bc4:	f04f 30ff 	movne.w	r0, #4294967295
 8000bc8:	f000 b97a 	b.w	8000ec0 <__aeabi_idiv0>
 8000bcc:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bd0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bd4:	f000 f806 	bl	8000be4 <__udivmoddi4>
 8000bd8:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bdc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000be0:	b004      	add	sp, #16
 8000be2:	4770      	bx	lr

08000be4 <__udivmoddi4>:
 8000be4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000be8:	468c      	mov	ip, r1
 8000bea:	460d      	mov	r5, r1
 8000bec:	4604      	mov	r4, r0
 8000bee:	9e08      	ldr	r6, [sp, #32]
 8000bf0:	2b00      	cmp	r3, #0
 8000bf2:	d151      	bne.n	8000c98 <__udivmoddi4+0xb4>
 8000bf4:	428a      	cmp	r2, r1
 8000bf6:	4617      	mov	r7, r2
 8000bf8:	d96d      	bls.n	8000cd6 <__udivmoddi4+0xf2>
 8000bfa:	fab2 fe82 	clz	lr, r2
 8000bfe:	f1be 0f00 	cmp.w	lr, #0
 8000c02:	d00b      	beq.n	8000c1c <__udivmoddi4+0x38>
 8000c04:	f1ce 0c20 	rsb	ip, lr, #32
 8000c08:	fa01 f50e 	lsl.w	r5, r1, lr
 8000c0c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000c10:	fa02 f70e 	lsl.w	r7, r2, lr
 8000c14:	ea4c 0c05 	orr.w	ip, ip, r5
 8000c18:	fa00 f40e 	lsl.w	r4, r0, lr
 8000c1c:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 8000c20:	0c25      	lsrs	r5, r4, #16
 8000c22:	fbbc f8fa 	udiv	r8, ip, sl
 8000c26:	fa1f f987 	uxth.w	r9, r7
 8000c2a:	fb0a cc18 	mls	ip, sl, r8, ip
 8000c2e:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000c32:	fb08 f309 	mul.w	r3, r8, r9
 8000c36:	42ab      	cmp	r3, r5
 8000c38:	d90a      	bls.n	8000c50 <__udivmoddi4+0x6c>
 8000c3a:	19ed      	adds	r5, r5, r7
 8000c3c:	f108 32ff 	add.w	r2, r8, #4294967295
 8000c40:	f080 8123 	bcs.w	8000e8a <__udivmoddi4+0x2a6>
 8000c44:	42ab      	cmp	r3, r5
 8000c46:	f240 8120 	bls.w	8000e8a <__udivmoddi4+0x2a6>
 8000c4a:	f1a8 0802 	sub.w	r8, r8, #2
 8000c4e:	443d      	add	r5, r7
 8000c50:	1aed      	subs	r5, r5, r3
 8000c52:	b2a4      	uxth	r4, r4
 8000c54:	fbb5 f0fa 	udiv	r0, r5, sl
 8000c58:	fb0a 5510 	mls	r5, sl, r0, r5
 8000c5c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000c60:	fb00 f909 	mul.w	r9, r0, r9
 8000c64:	45a1      	cmp	r9, r4
 8000c66:	d909      	bls.n	8000c7c <__udivmoddi4+0x98>
 8000c68:	19e4      	adds	r4, r4, r7
 8000c6a:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c6e:	f080 810a 	bcs.w	8000e86 <__udivmoddi4+0x2a2>
 8000c72:	45a1      	cmp	r9, r4
 8000c74:	f240 8107 	bls.w	8000e86 <__udivmoddi4+0x2a2>
 8000c78:	3802      	subs	r0, #2
 8000c7a:	443c      	add	r4, r7
 8000c7c:	eba4 0409 	sub.w	r4, r4, r9
 8000c80:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000c84:	2100      	movs	r1, #0
 8000c86:	2e00      	cmp	r6, #0
 8000c88:	d061      	beq.n	8000d4e <__udivmoddi4+0x16a>
 8000c8a:	fa24 f40e 	lsr.w	r4, r4, lr
 8000c8e:	2300      	movs	r3, #0
 8000c90:	6034      	str	r4, [r6, #0]
 8000c92:	6073      	str	r3, [r6, #4]
 8000c94:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c98:	428b      	cmp	r3, r1
 8000c9a:	d907      	bls.n	8000cac <__udivmoddi4+0xc8>
 8000c9c:	2e00      	cmp	r6, #0
 8000c9e:	d054      	beq.n	8000d4a <__udivmoddi4+0x166>
 8000ca0:	2100      	movs	r1, #0
 8000ca2:	e886 0021 	stmia.w	r6, {r0, r5}
 8000ca6:	4608      	mov	r0, r1
 8000ca8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cac:	fab3 f183 	clz	r1, r3
 8000cb0:	2900      	cmp	r1, #0
 8000cb2:	f040 808e 	bne.w	8000dd2 <__udivmoddi4+0x1ee>
 8000cb6:	42ab      	cmp	r3, r5
 8000cb8:	d302      	bcc.n	8000cc0 <__udivmoddi4+0xdc>
 8000cba:	4282      	cmp	r2, r0
 8000cbc:	f200 80fa 	bhi.w	8000eb4 <__udivmoddi4+0x2d0>
 8000cc0:	1a84      	subs	r4, r0, r2
 8000cc2:	eb65 0503 	sbc.w	r5, r5, r3
 8000cc6:	2001      	movs	r0, #1
 8000cc8:	46ac      	mov	ip, r5
 8000cca:	2e00      	cmp	r6, #0
 8000ccc:	d03f      	beq.n	8000d4e <__udivmoddi4+0x16a>
 8000cce:	e886 1010 	stmia.w	r6, {r4, ip}
 8000cd2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cd6:	b912      	cbnz	r2, 8000cde <__udivmoddi4+0xfa>
 8000cd8:	2701      	movs	r7, #1
 8000cda:	fbb7 f7f2 	udiv	r7, r7, r2
 8000cde:	fab7 fe87 	clz	lr, r7
 8000ce2:	f1be 0f00 	cmp.w	lr, #0
 8000ce6:	d134      	bne.n	8000d52 <__udivmoddi4+0x16e>
 8000ce8:	1beb      	subs	r3, r5, r7
 8000cea:	0c3a      	lsrs	r2, r7, #16
 8000cec:	fa1f fc87 	uxth.w	ip, r7
 8000cf0:	2101      	movs	r1, #1
 8000cf2:	fbb3 f8f2 	udiv	r8, r3, r2
 8000cf6:	0c25      	lsrs	r5, r4, #16
 8000cf8:	fb02 3318 	mls	r3, r2, r8, r3
 8000cfc:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000d00:	fb0c f308 	mul.w	r3, ip, r8
 8000d04:	42ab      	cmp	r3, r5
 8000d06:	d907      	bls.n	8000d18 <__udivmoddi4+0x134>
 8000d08:	19ed      	adds	r5, r5, r7
 8000d0a:	f108 30ff 	add.w	r0, r8, #4294967295
 8000d0e:	d202      	bcs.n	8000d16 <__udivmoddi4+0x132>
 8000d10:	42ab      	cmp	r3, r5
 8000d12:	f200 80d1 	bhi.w	8000eb8 <__udivmoddi4+0x2d4>
 8000d16:	4680      	mov	r8, r0
 8000d18:	1aed      	subs	r5, r5, r3
 8000d1a:	b2a3      	uxth	r3, r4
 8000d1c:	fbb5 f0f2 	udiv	r0, r5, r2
 8000d20:	fb02 5510 	mls	r5, r2, r0, r5
 8000d24:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000d28:	fb0c fc00 	mul.w	ip, ip, r0
 8000d2c:	45a4      	cmp	ip, r4
 8000d2e:	d907      	bls.n	8000d40 <__udivmoddi4+0x15c>
 8000d30:	19e4      	adds	r4, r4, r7
 8000d32:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d36:	d202      	bcs.n	8000d3e <__udivmoddi4+0x15a>
 8000d38:	45a4      	cmp	ip, r4
 8000d3a:	f200 80b8 	bhi.w	8000eae <__udivmoddi4+0x2ca>
 8000d3e:	4618      	mov	r0, r3
 8000d40:	eba4 040c 	sub.w	r4, r4, ip
 8000d44:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000d48:	e79d      	b.n	8000c86 <__udivmoddi4+0xa2>
 8000d4a:	4631      	mov	r1, r6
 8000d4c:	4630      	mov	r0, r6
 8000d4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d52:	f1ce 0420 	rsb	r4, lr, #32
 8000d56:	fa05 f30e 	lsl.w	r3, r5, lr
 8000d5a:	fa07 f70e 	lsl.w	r7, r7, lr
 8000d5e:	fa20 f804 	lsr.w	r8, r0, r4
 8000d62:	0c3a      	lsrs	r2, r7, #16
 8000d64:	fa25 f404 	lsr.w	r4, r5, r4
 8000d68:	ea48 0803 	orr.w	r8, r8, r3
 8000d6c:	fbb4 f1f2 	udiv	r1, r4, r2
 8000d70:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000d74:	fb02 4411 	mls	r4, r2, r1, r4
 8000d78:	fa1f fc87 	uxth.w	ip, r7
 8000d7c:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 8000d80:	fb01 f30c 	mul.w	r3, r1, ip
 8000d84:	42ab      	cmp	r3, r5
 8000d86:	fa00 f40e 	lsl.w	r4, r0, lr
 8000d8a:	d909      	bls.n	8000da0 <__udivmoddi4+0x1bc>
 8000d8c:	19ed      	adds	r5, r5, r7
 8000d8e:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d92:	f080 808a 	bcs.w	8000eaa <__udivmoddi4+0x2c6>
 8000d96:	42ab      	cmp	r3, r5
 8000d98:	f240 8087 	bls.w	8000eaa <__udivmoddi4+0x2c6>
 8000d9c:	3902      	subs	r1, #2
 8000d9e:	443d      	add	r5, r7
 8000da0:	1aeb      	subs	r3, r5, r3
 8000da2:	fa1f f588 	uxth.w	r5, r8
 8000da6:	fbb3 f0f2 	udiv	r0, r3, r2
 8000daa:	fb02 3310 	mls	r3, r2, r0, r3
 8000dae:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000db2:	fb00 f30c 	mul.w	r3, r0, ip
 8000db6:	42ab      	cmp	r3, r5
 8000db8:	d907      	bls.n	8000dca <__udivmoddi4+0x1e6>
 8000dba:	19ed      	adds	r5, r5, r7
 8000dbc:	f100 38ff 	add.w	r8, r0, #4294967295
 8000dc0:	d26f      	bcs.n	8000ea2 <__udivmoddi4+0x2be>
 8000dc2:	42ab      	cmp	r3, r5
 8000dc4:	d96d      	bls.n	8000ea2 <__udivmoddi4+0x2be>
 8000dc6:	3802      	subs	r0, #2
 8000dc8:	443d      	add	r5, r7
 8000dca:	1aeb      	subs	r3, r5, r3
 8000dcc:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000dd0:	e78f      	b.n	8000cf2 <__udivmoddi4+0x10e>
 8000dd2:	f1c1 0720 	rsb	r7, r1, #32
 8000dd6:	fa22 f807 	lsr.w	r8, r2, r7
 8000dda:	408b      	lsls	r3, r1
 8000ddc:	fa05 f401 	lsl.w	r4, r5, r1
 8000de0:	ea48 0303 	orr.w	r3, r8, r3
 8000de4:	fa20 fe07 	lsr.w	lr, r0, r7
 8000de8:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000dec:	40fd      	lsrs	r5, r7
 8000dee:	ea4e 0e04 	orr.w	lr, lr, r4
 8000df2:	fbb5 f9fc 	udiv	r9, r5, ip
 8000df6:	ea4f 441e 	mov.w	r4, lr, lsr #16
 8000dfa:	fb0c 5519 	mls	r5, ip, r9, r5
 8000dfe:	fa1f f883 	uxth.w	r8, r3
 8000e02:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8000e06:	fb09 f408 	mul.w	r4, r9, r8
 8000e0a:	42ac      	cmp	r4, r5
 8000e0c:	fa02 f201 	lsl.w	r2, r2, r1
 8000e10:	fa00 fa01 	lsl.w	sl, r0, r1
 8000e14:	d908      	bls.n	8000e28 <__udivmoddi4+0x244>
 8000e16:	18ed      	adds	r5, r5, r3
 8000e18:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e1c:	d243      	bcs.n	8000ea6 <__udivmoddi4+0x2c2>
 8000e1e:	42ac      	cmp	r4, r5
 8000e20:	d941      	bls.n	8000ea6 <__udivmoddi4+0x2c2>
 8000e22:	f1a9 0902 	sub.w	r9, r9, #2
 8000e26:	441d      	add	r5, r3
 8000e28:	1b2d      	subs	r5, r5, r4
 8000e2a:	fa1f fe8e 	uxth.w	lr, lr
 8000e2e:	fbb5 f0fc 	udiv	r0, r5, ip
 8000e32:	fb0c 5510 	mls	r5, ip, r0, r5
 8000e36:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 8000e3a:	fb00 f808 	mul.w	r8, r0, r8
 8000e3e:	45a0      	cmp	r8, r4
 8000e40:	d907      	bls.n	8000e52 <__udivmoddi4+0x26e>
 8000e42:	18e4      	adds	r4, r4, r3
 8000e44:	f100 35ff 	add.w	r5, r0, #4294967295
 8000e48:	d229      	bcs.n	8000e9e <__udivmoddi4+0x2ba>
 8000e4a:	45a0      	cmp	r8, r4
 8000e4c:	d927      	bls.n	8000e9e <__udivmoddi4+0x2ba>
 8000e4e:	3802      	subs	r0, #2
 8000e50:	441c      	add	r4, r3
 8000e52:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e56:	eba4 0408 	sub.w	r4, r4, r8
 8000e5a:	fba0 8902 	umull	r8, r9, r0, r2
 8000e5e:	454c      	cmp	r4, r9
 8000e60:	46c6      	mov	lr, r8
 8000e62:	464d      	mov	r5, r9
 8000e64:	d315      	bcc.n	8000e92 <__udivmoddi4+0x2ae>
 8000e66:	d012      	beq.n	8000e8e <__udivmoddi4+0x2aa>
 8000e68:	b156      	cbz	r6, 8000e80 <__udivmoddi4+0x29c>
 8000e6a:	ebba 030e 	subs.w	r3, sl, lr
 8000e6e:	eb64 0405 	sbc.w	r4, r4, r5
 8000e72:	fa04 f707 	lsl.w	r7, r4, r7
 8000e76:	40cb      	lsrs	r3, r1
 8000e78:	431f      	orrs	r7, r3
 8000e7a:	40cc      	lsrs	r4, r1
 8000e7c:	6037      	str	r7, [r6, #0]
 8000e7e:	6074      	str	r4, [r6, #4]
 8000e80:	2100      	movs	r1, #0
 8000e82:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e86:	4618      	mov	r0, r3
 8000e88:	e6f8      	b.n	8000c7c <__udivmoddi4+0x98>
 8000e8a:	4690      	mov	r8, r2
 8000e8c:	e6e0      	b.n	8000c50 <__udivmoddi4+0x6c>
 8000e8e:	45c2      	cmp	sl, r8
 8000e90:	d2ea      	bcs.n	8000e68 <__udivmoddi4+0x284>
 8000e92:	ebb8 0e02 	subs.w	lr, r8, r2
 8000e96:	eb69 0503 	sbc.w	r5, r9, r3
 8000e9a:	3801      	subs	r0, #1
 8000e9c:	e7e4      	b.n	8000e68 <__udivmoddi4+0x284>
 8000e9e:	4628      	mov	r0, r5
 8000ea0:	e7d7      	b.n	8000e52 <__udivmoddi4+0x26e>
 8000ea2:	4640      	mov	r0, r8
 8000ea4:	e791      	b.n	8000dca <__udivmoddi4+0x1e6>
 8000ea6:	4681      	mov	r9, r0
 8000ea8:	e7be      	b.n	8000e28 <__udivmoddi4+0x244>
 8000eaa:	4601      	mov	r1, r0
 8000eac:	e778      	b.n	8000da0 <__udivmoddi4+0x1bc>
 8000eae:	3802      	subs	r0, #2
 8000eb0:	443c      	add	r4, r7
 8000eb2:	e745      	b.n	8000d40 <__udivmoddi4+0x15c>
 8000eb4:	4608      	mov	r0, r1
 8000eb6:	e708      	b.n	8000cca <__udivmoddi4+0xe6>
 8000eb8:	f1a8 0802 	sub.w	r8, r8, #2
 8000ebc:	443d      	add	r5, r7
 8000ebe:	e72b      	b.n	8000d18 <__udivmoddi4+0x134>

08000ec0 <__aeabi_idiv0>:
 8000ec0:	4770      	bx	lr
 8000ec2:	bf00      	nop

08000ec4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ec4:	b538      	push	{r3, r4, r5, lr}
  HAL_StatusTypeDef  status = HAL_OK;

  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock/1000UL) != 0U)
 8000ec6:	4b0a      	ldr	r3, [pc, #40]	; (8000ef0 <HAL_InitTick+0x2c>)
{
 8000ec8:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock/1000UL) != 0U)
 8000eca:	6818      	ldr	r0, [r3, #0]
 8000ecc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000ed0:	fbb0 f0f3 	udiv	r0, r0, r3
 8000ed4:	f000 fdee 	bl	8001ab4 <HAL_SYSTICK_Config>
 8000ed8:	4604      	mov	r4, r0
 8000eda:	b938      	cbnz	r0, 8000eec <HAL_InitTick+0x28>
    status = HAL_ERROR;
  }
  else
  {
    /*Configure the SysTick IRQ priority */
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0);
 8000edc:	4602      	mov	r2, r0
 8000ede:	4629      	mov	r1, r5
 8000ee0:	f04f 30ff 	mov.w	r0, #4294967295
 8000ee4:	f000 fda6 	bl	8001a34 <HAL_NVIC_SetPriority>
 8000ee8:	4620      	mov	r0, r4
 8000eea:	bd38      	pop	{r3, r4, r5, pc}
    status = HAL_ERROR;
 8000eec:	2001      	movs	r0, #1
  }

  /* Return function status */
  return status;
}
 8000eee:	bd38      	pop	{r3, r4, r5, pc}
 8000ef0:	20000008 	.word	0x20000008

08000ef4 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000ef4:	4a09      	ldr	r2, [pc, #36]	; (8000f1c <HAL_Init+0x28>)
 8000ef6:	6813      	ldr	r3, [r2, #0]
 8000ef8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
{
 8000efc:	b510      	push	{r4, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000efe:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000f00:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f02:	f000 fd85 	bl	8001a10 <HAL_NVIC_SetPriorityGrouping>
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000f06:	2000      	movs	r0, #0
 8000f08:	f7ff ffdc 	bl	8000ec4 <HAL_InitTick>
 8000f0c:	4604      	mov	r4, r0
 8000f0e:	b918      	cbnz	r0, 8000f18 <HAL_Init+0x24>
    HAL_MspInit();
 8000f10:	f003 fa20 	bl	8004354 <HAL_MspInit>
}
 8000f14:	4620      	mov	r0, r4
 8000f16:	bd10      	pop	{r4, pc}
    status = HAL_ERROR;
 8000f18:	2401      	movs	r4, #1
 8000f1a:	e7fb      	b.n	8000f14 <HAL_Init+0x20>
 8000f1c:	40022000 	.word	0x40022000

08000f20 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick++;
 8000f20:	4a02      	ldr	r2, [pc, #8]	; (8000f2c <HAL_IncTick+0xc>)
 8000f22:	6813      	ldr	r3, [r2, #0]
 8000f24:	3301      	adds	r3, #1
 8000f26:	6013      	str	r3, [r2, #0]
 8000f28:	4770      	bx	lr
 8000f2a:	bf00      	nop
 8000f2c:	200000a0 	.word	0x200000a0

08000f30 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000f30:	4b01      	ldr	r3, [pc, #4]	; (8000f38 <HAL_GetTick+0x8>)
 8000f32:	6818      	ldr	r0, [r3, #0]
}
 8000f34:	4770      	bx	lr
 8000f36:	bf00      	nop
 8000f38:	200000a0 	.word	0x200000a0

08000f3c <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8000f3c:	b530      	push	{r4, r5, lr}
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  register uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8000f3e:	0dcc      	lsrs	r4, r1, #23
 8000f40:	f004 0404 	and.w	r4, r4, #4
 8000f44:	3014      	adds	r0, #20
  
  MODIFY_REG(*preg,
 8000f46:	f3c1 5104 	ubfx	r1, r1, #20, #5
 8000f4a:	2307      	movs	r3, #7
 8000f4c:	fa03 f501 	lsl.w	r5, r3, r1
 8000f50:	5823      	ldr	r3, [r4, r0]
 8000f52:	fa02 f101 	lsl.w	r1, r2, r1
 8000f56:	ea23 0305 	bic.w	r3, r3, r5
 8000f5a:	4319      	orrs	r1, r3
 8000f5c:	5021      	str	r1, [r4, r0]
 8000f5e:	bd30      	pop	{r4, r5, pc}

08000f60 <LL_ADC_IsEnabled>:
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8000f60:	6880      	ldr	r0, [r0, #8]
}
 8000f62:	f000 0001 	and.w	r0, r0, #1
 8000f66:	4770      	bx	lr

08000f68 <LL_ADC_REG_IsConversionOngoing>:
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8000f68:	6880      	ldr	r0, [r0, #8]
}
 8000f6a:	f3c0 0080 	ubfx	r0, r0, #2, #1
 8000f6e:	4770      	bx	lr

08000f70 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000f70:	b537      	push	{r0, r1, r2, r4, r5, lr}
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0;
 8000f72:	2300      	movs	r3, #0
 8000f74:	9301      	str	r3, [sp, #4]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  
  /* Check ADC handle */
  if(hadc == NULL)
 8000f76:	4604      	mov	r4, r0
 8000f78:	2800      	cmp	r0, #0
 8000f7a:	f000 8085 	beq.w	8001088 <HAL_ADC_Init+0x118>
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));
  
  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if(hadc->State == HAL_ADC_STATE_RESET)
 8000f7e:	6d45      	ldr	r5, [r0, #84]	; 0x54
 8000f80:	b925      	cbnz	r5, 8000f8c <HAL_ADC_Init+0x1c>
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000f82:	f002 ff83 	bl	8003e8c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8000f86:	65a5      	str	r5, [r4, #88]	; 0x58
    
    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8000f88:	f884 5050 	strb.w	r5, [r4, #80]	; 0x50
  }
  
  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if(LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8000f8c:	6820      	ldr	r0, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8000f8e:	6883      	ldr	r3, [r0, #8]
 8000f90:	009b      	lsls	r3, r3, #2
 8000f92:	d47b      	bmi.n	800108c <HAL_ADC_Init+0x11c>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8000f94:	6883      	ldr	r3, [r0, #8]
 8000f96:	00dd      	lsls	r5, r3, #3
 8000f98:	d57f      	bpl.n	800109a <HAL_ADC_Init+0x12a>
 8000f9a:	6883      	ldr	r3, [r0, #8]
 8000f9c:	00d9      	lsls	r1, r3, #3
 8000f9e:	f140 808a 	bpl.w	80010b6 <HAL_ADC_Init+0x146>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000fa2:	2100      	movs	r1, #0
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8000fa4:	f7ff ffe0 	bl	8000f68 <LL_ADC_REG_IsConversionOngoing>
  
  if(   ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8000fa8:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8000faa:	f013 0f10 	tst.w	r3, #16
     && (tmp_adc_reg_is_conversion_on_going == 0UL)
    )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000fae:	6d63      	ldr	r3, [r4, #84]	; 0x54
  if(   ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8000fb0:	d167      	bne.n	8001082 <HAL_ADC_Init+0x112>
     && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8000fb2:	2800      	cmp	r0, #0
 8000fb4:	d165      	bne.n	8001082 <HAL_ADC_Init+0x112>
    ADC_STATE_CLR_SET(hadc->State,
 8000fb6:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8000fba:	f043 0302 	orr.w	r3, r3, #2
 8000fbe:	6563      	str	r3, [r4, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8000fc0:	6820      	ldr	r0, [r4, #0]
 8000fc2:	f7ff ffcd 	bl	8000f60 <LL_ADC_IsEnabled>
 8000fc6:	b998      	cbnz	r0, 8000ff0 <HAL_ADC_Init+0x80>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8000fc8:	4852      	ldr	r0, [pc, #328]	; (8001114 <HAL_ADC_Init+0x1a4>)
 8000fca:	f7ff ffc9 	bl	8000f60 <LL_ADC_IsEnabled>
 8000fce:	4603      	mov	r3, r0
 8000fd0:	4851      	ldr	r0, [pc, #324]	; (8001118 <HAL_ADC_Init+0x1a8>)
 8000fd2:	f7ff ffc5 	bl	8000f60 <LL_ADC_IsEnabled>
 8000fd6:	4303      	orrs	r3, r0
 8000fd8:	4850      	ldr	r0, [pc, #320]	; (800111c <HAL_ADC_Init+0x1ac>)
 8000fda:	f7ff ffc1 	bl	8000f60 <LL_ADC_IsEnabled>
 8000fde:	4303      	orrs	r3, r0
 8000fe0:	d106      	bne.n	8000ff0 <HAL_ADC_Init+0x80>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8000fe2:	4a4f      	ldr	r2, [pc, #316]	; (8001120 <HAL_ADC_Init+0x1b0>)
 8000fe4:	6860      	ldr	r0, [r4, #4]
 8000fe6:	6893      	ldr	r3, [r2, #8]
 8000fe8:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 8000fec:	4303      	orrs	r3, r0
 8000fee:	6093      	str	r3, [r2, #8]
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
                hadc->Init.Overrun                                                     |
                hadc->Init.DataAlign                                                   |
 8000ff0:	68e0      	ldr	r0, [r4, #12]
 8000ff2:	6b63      	ldr	r3, [r4, #52]	; 0x34
                hadc->Init.Resolution                                                  |
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode)  );
 8000ff4:	f894 2020 	ldrb.w	r2, [r4, #32]
                hadc->Init.DataAlign                                                   |
 8000ff8:	4303      	orrs	r3, r0
 8000ffa:	68a0      	ldr	r0, [r4, #8]
 8000ffc:	4303      	orrs	r3, r0
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8000ffe:	7e60      	ldrb	r0, [r4, #25]
    
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001000:	2a01      	cmp	r2, #1
                hadc->Init.DataAlign                                                   |
 8001002:	ea43 3340 	orr.w	r3, r3, r0, lsl #13
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001006:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800100a:	bf02      	ittt	eq
 800100c:	6a62      	ldreq	r2, [r4, #36]	; 0x24
 800100e:	f102 32ff 	addeq.w	r2, r2, #4294967295
 8001012:	ea43 4342 	orreq.w	r3, r3, r2, lsl #17
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001016:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8001018:	b122      	cbz	r2, 8001024 <HAL_ADC_Init+0xb4>
    {
      tmpCFGR |= (  (hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
                  | hadc->Init.ExternalTrigConvEdge
 800101a:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
      tmpCFGR |= (  (hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800101c:	f402 7270 	and.w	r2, r2, #960	; 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 8001020:	4302      	orrs	r2, r0
      tmpCFGR |= (  (hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001022:	4313      	orrs	r3, r2
                 );
    }
    
    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR); 
 8001024:	6820      	ldr	r0, [r4, #0]
 8001026:	4a3f      	ldr	r2, [pc, #252]	; (8001124 <HAL_ADC_Init+0x1b4>)
 8001028:	68c5      	ldr	r5, [r0, #12]
 800102a:	402a      	ands	r2, r5
 800102c:	4313      	orrs	r3, r2
 800102e:	60c3      	str	r3, [r0, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001030:	f7ff ff9a 	bl	8000f68 <LL_ADC_REG_IsConversionOngoing>
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001034:	6823      	ldr	r3, [r4, #0]
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001036:	689a      	ldr	r2, [r3, #8]
 8001038:	0712      	lsls	r2, r2, #28
 800103a:	d546      	bpl.n	80010ca <HAL_ADC_Init+0x15a>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800103c:	6922      	ldr	r2, [r4, #16]
 800103e:	2a01      	cmp	r2, #1
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8001040:	bf05      	ittet	eq
 8001042:	6b18      	ldreq	r0, [r3, #48]	; 0x30
 8001044:	69e2      	ldreq	r2, [r4, #28]
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8001046:	6b1a      	ldrne	r2, [r3, #48]	; 0x30
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8001048:	f102 32ff 	addeq.w	r2, r2, #4294967295
 800104c:	bf06      	itte	eq
 800104e:	f020 000f 	biceq.w	r0, r0, #15
 8001052:	4302      	orreq	r2, r0
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8001054:	f022 020f 	bicne.w	r2, r2, #15
 8001058:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800105a:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800105c:	f023 0303 	bic.w	r3, r3, #3
 8001060:	f043 0301 	orr.w	r3, r3, #1
 8001064:	6563      	str	r3, [r4, #84]	; 0x54
    tmp_hal_status = HAL_ERROR;
  }
  
  /* Return function status */
  return tmp_hal_status;
}
 8001066:	4608      	mov	r0, r1
 8001068:	b003      	add	sp, #12
 800106a:	bd30      	pop	{r4, r5, pc}
      wait_loop_index--;
 800106c:	9b01      	ldr	r3, [sp, #4]
 800106e:	3b01      	subs	r3, #1
 8001070:	9301      	str	r3, [sp, #4]
    while(wait_loop_index != 0UL)
 8001072:	9b01      	ldr	r3, [sp, #4]
 8001074:	2b00      	cmp	r3, #0
 8001076:	d1f9      	bne.n	800106c <HAL_ADC_Init+0xfc>
 8001078:	e78f      	b.n	8000f9a <HAL_ADC_Init+0x2a>
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 800107a:	691a      	ldr	r2, [r3, #16]
 800107c:	f022 0201 	bic.w	r2, r2, #1
 8001080:	e045      	b.n	800110e <HAL_ADC_Init+0x19e>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001082:	f043 0310 	orr.w	r3, r3, #16
 8001086:	6563      	str	r3, [r4, #84]	; 0x54
    return HAL_ERROR;
 8001088:	2101      	movs	r1, #1
 800108a:	e7ec      	b.n	8001066 <HAL_ADC_Init+0xf6>
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 800108c:	6883      	ldr	r3, [r0, #8]
 800108e:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8001092:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001096:	6083      	str	r3, [r0, #8]
 8001098:	e77c      	b.n	8000f94 <HAL_ADC_Init+0x24>
  MODIFY_REG(ADCx->CR,
 800109a:	6883      	ldr	r3, [r0, #8]
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 800109c:	4a22      	ldr	r2, [pc, #136]	; (8001128 <HAL_ADC_Init+0x1b8>)
 800109e:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 80010a2:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80010a6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80010aa:	6083      	str	r3, [r0, #8]
 80010ac:	4b1f      	ldr	r3, [pc, #124]	; (800112c <HAL_ADC_Init+0x1bc>)
 80010ae:	681b      	ldr	r3, [r3, #0]
 80010b0:	fbb3 f3f2 	udiv	r3, r3, r2
 80010b4:	e7dc      	b.n	8001070 <HAL_ADC_Init+0x100>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80010b6:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80010b8:	f043 0310 	orr.w	r3, r3, #16
 80010bc:	6563      	str	r3, [r4, #84]	; 0x54
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80010be:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80010c0:	f043 0301 	orr.w	r3, r3, #1
 80010c4:	65a3      	str	r3, [r4, #88]	; 0x58
    tmp_hal_status = HAL_ERROR;
 80010c6:	2101      	movs	r1, #1
 80010c8:	e76c      	b.n	8000fa4 <HAL_ADC_Init+0x34>
    if (   (tmp_adc_is_conversion_on_going_regular == 0UL)
 80010ca:	2800      	cmp	r0, #0
 80010cc:	d1b6      	bne.n	800103c <HAL_ADC_Init+0xcc>
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 80010ce:	68d8      	ldr	r0, [r3, #12]
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests)  );
 80010d0:	f894 2030 	ldrb.w	r2, [r4, #48]	; 0x30
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80010d4:	7e25      	ldrb	r5, [r4, #24]
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests)  );
 80010d6:	0052      	lsls	r2, r2, #1
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 80010d8:	f420 4080 	bic.w	r0, r0, #16384	; 0x4000
      tmpCFGR = ( ADC_CFGR_DFSDM(hadc)                                            |
 80010dc:	ea42 3285 	orr.w	r2, r2, r5, lsl #14
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 80010e0:	f020 0002 	bic.w	r0, r0, #2
 80010e4:	4302      	orrs	r2, r0
 80010e6:	60da      	str	r2, [r3, #12]
      if (hadc->Init.OversamplingMode == ENABLE)
 80010e8:	f894 2038 	ldrb.w	r2, [r4, #56]	; 0x38
 80010ec:	2a01      	cmp	r2, #1
 80010ee:	d1c4      	bne.n	800107a <HAL_ADC_Init+0x10a>
        MODIFY_REG(hadc->Instance->CFGR2,
 80010f0:	6c25      	ldr	r5, [r4, #64]	; 0x40
 80010f2:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 80010f4:	6918      	ldr	r0, [r3, #16]
 80010f6:	432a      	orrs	r2, r5
 80010f8:	6c65      	ldr	r5, [r4, #68]	; 0x44
 80010fa:	f042 0201 	orr.w	r2, r2, #1
 80010fe:	432a      	orrs	r2, r5
 8001100:	6ca5      	ldr	r5, [r4, #72]	; 0x48
 8001102:	f420 60ff 	bic.w	r0, r0, #2040	; 0x7f8
 8001106:	432a      	orrs	r2, r5
 8001108:	f020 0004 	bic.w	r0, r0, #4
 800110c:	4302      	orrs	r2, r0
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 800110e:	611a      	str	r2, [r3, #16]
 8001110:	e794      	b.n	800103c <HAL_ADC_Init+0xcc>
 8001112:	bf00      	nop
 8001114:	50040000 	.word	0x50040000
 8001118:	50040100 	.word	0x50040100
 800111c:	50040200 	.word	0x50040200
 8001120:	50040300 	.word	0x50040300
 8001124:	fff0c007 	.word	0xfff0c007
 8001128:	00030d40 	.word	0x00030d40
 800112c:	20000008 	.word	0x20000008

08001130 <HAL_ADC_GetValue>:

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8001130:	6803      	ldr	r3, [r0, #0]
 8001132:	6c18      	ldr	r0, [r3, #64]	; 0x40
}
 8001134:	4770      	bx	lr

08001136 <HAL_ADC_LevelOutOfWindowCallback>:
 8001136:	4770      	bx	lr

08001138 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001138:	4770      	bx	lr
	...

0800113c <HAL_ADC_IRQHandler>:
  uint32_t tmp_isr = hadc->Instance->ISR;
 800113c:	6803      	ldr	r3, [r0, #0]
{
 800113e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  uint32_t tmp_isr = hadc->Instance->ISR;
 8001142:	681d      	ldr	r5, [r3, #0]
  uint32_t tmp_ier = hadc->Instance->IER;
 8001144:	685e      	ldr	r6, [r3, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8001146:	4b8b      	ldr	r3, [pc, #556]	; (8001374 <HAL_ADC_IRQHandler+0x238>)
 8001148:	689f      	ldr	r7, [r3, #8]
  if(((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 800114a:	f015 0f02 	tst.w	r5, #2
{
 800114e:	4604      	mov	r4, r0
 8001150:	f007 071f 	and.w	r7, r7, #31
 8001154:	4698      	mov	r8, r3
  if(((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8001156:	d00e      	beq.n	8001176 <HAL_ADC_IRQHandler+0x3a>
 8001158:	07b0      	lsls	r0, r6, #30
 800115a:	d50c      	bpl.n	8001176 <HAL_ADC_IRQHandler+0x3a>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800115c:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800115e:	06d9      	lsls	r1, r3, #27
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8001160:	bf5e      	ittt	pl
 8001162:	6d63      	ldrpl	r3, [r4, #84]	; 0x54
 8001164:	f443 6300 	orrpl.w	r3, r3, #2048	; 0x800
 8001168:	6563      	strpl	r3, [r4, #84]	; 0x54
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 800116a:	4620      	mov	r0, r4
 800116c:	f000 fbd6 	bl	800191c <HAL_ADCEx_EndOfSamplingCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP );
 8001170:	6823      	ldr	r3, [r4, #0]
 8001172:	2202      	movs	r2, #2
 8001174:	601a      	str	r2, [r3, #0]
  if((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8001176:	076a      	lsls	r2, r5, #29
 8001178:	d501      	bpl.n	800117e <HAL_ADC_IRQHandler+0x42>
 800117a:	0773      	lsls	r3, r6, #29
 800117c:	d403      	bmi.n	8001186 <HAL_ADC_IRQHandler+0x4a>
 800117e:	0728      	lsls	r0, r5, #28
 8001180:	d539      	bpl.n	80011f6 <HAL_ADC_IRQHandler+0xba>
     (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS))  )
 8001182:	0731      	lsls	r1, r6, #28
 8001184:	d537      	bpl.n	80011f6 <HAL_ADC_IRQHandler+0xba>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001186:	6d63      	ldr	r3, [r4, #84]	; 0x54
    if(LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8001188:	6820      	ldr	r0, [r4, #0]
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800118a:	06da      	lsls	r2, r3, #27
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800118c:	bf5e      	ittt	pl
 800118e:	6d63      	ldrpl	r3, [r4, #84]	; 0x54
 8001190:	f443 7300 	orrpl.w	r3, r3, #512	; 0x200
 8001194:	6563      	strpl	r3, [r4, #84]	; 0x54
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8001196:	68c3      	ldr	r3, [r0, #12]
 8001198:	f413 6f40 	tst.w	r3, #3072	; 0xc00
 800119c:	d125      	bne.n	80011ea <HAL_ADC_IRQHandler+0xae>
      if (    (__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800119e:	4b76      	ldr	r3, [pc, #472]	; (8001378 <HAL_ADC_IRQHandler+0x23c>)
 80011a0:	4298      	cmp	r0, r3
 80011a2:	d108      	bne.n	80011b6 <HAL_ADC_IRQHandler+0x7a>
           || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80011a4:	2f09      	cmp	r7, #9
 80011a6:	bf9d      	ittte	ls
 80011a8:	f240 2321 	movwls	r3, #545	; 0x221
 80011ac:	40fb      	lsrls	r3, r7
 80011ae:	43db      	mvnls	r3, r3
 80011b0:	2301      	movhi	r3, #1
 80011b2:	07da      	lsls	r2, r3, #31
 80011b4:	d455      	bmi.n	8001262 <HAL_ADC_IRQHandler+0x126>
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80011b6:	68c3      	ldr	r3, [r0, #12]
      if (READ_BIT (tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 80011b8:	049b      	lsls	r3, r3, #18
 80011ba:	d416      	bmi.n	80011ea <HAL_ADC_IRQHandler+0xae>
        if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 80011bc:	6803      	ldr	r3, [r0, #0]
 80011be:	0719      	lsls	r1, r3, #28
 80011c0:	d513      	bpl.n	80011ea <HAL_ADC_IRQHandler+0xae>
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80011c2:	f7ff fed1 	bl	8000f68 <LL_ADC_REG_IsConversionOngoing>
 80011c6:	2800      	cmp	r0, #0
 80011c8:	d14e      	bne.n	8001268 <HAL_ADC_IRQHandler+0x12c>
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 80011ca:	6822      	ldr	r2, [r4, #0]
 80011cc:	6853      	ldr	r3, [r2, #4]
 80011ce:	f023 030c 	bic.w	r3, r3, #12
 80011d2:	6053      	str	r3, [r2, #4]
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80011d4:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80011d6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80011da:	6563      	str	r3, [r4, #84]	; 0x54
            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80011dc:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80011de:	04da      	lsls	r2, r3, #19
 80011e0:	d403      	bmi.n	80011ea <HAL_ADC_IRQHandler+0xae>
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80011e2:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80011e4:	f043 0301 	orr.w	r3, r3, #1
 80011e8:	6563      	str	r3, [r4, #84]	; 0x54
    HAL_ADC_ConvCpltCallback(hadc);
 80011ea:	4620      	mov	r0, r4
 80011ec:	f002 ffc2 	bl	8004174 <HAL_ADC_ConvCpltCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS) );
 80011f0:	6823      	ldr	r3, [r4, #0]
 80011f2:	220c      	movs	r2, #12
 80011f4:	601a      	str	r2, [r3, #0]
  if( (((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 80011f6:	06ab      	lsls	r3, r5, #26
 80011f8:	d501      	bpl.n	80011fe <HAL_ADC_IRQHandler+0xc2>
 80011fa:	06b0      	lsls	r0, r6, #26
 80011fc:	d403      	bmi.n	8001206 <HAL_ADC_IRQHandler+0xca>
 80011fe:	0669      	lsls	r1, r5, #25
 8001200:	d558      	bpl.n	80012b4 <HAL_ADC_IRQHandler+0x178>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS))  )      
 8001202:	0672      	lsls	r2, r6, #25
 8001204:	d556      	bpl.n	80012b4 <HAL_ADC_IRQHandler+0x178>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001206:	6d63      	ldr	r3, [r4, #84]	; 0x54
    if (    (__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001208:	4a5b      	ldr	r2, [pc, #364]	; (8001378 <HAL_ADC_IRQHandler+0x23c>)
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800120a:	06db      	lsls	r3, r3, #27
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 800120c:	bf5e      	ittt	pl
 800120e:	6d63      	ldrpl	r3, [r4, #84]	; 0x54
 8001210:	f443 5300 	orrpl.w	r3, r3, #8192	; 0x2000
 8001214:	6563      	strpl	r3, [r4, #84]	; 0x54
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 8001216:	6823      	ldr	r3, [r4, #0]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8001218:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 800121a:	68d9      	ldr	r1, [r3, #12]
    if (    (__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800121c:	4293      	cmp	r3, r2
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 800121e:	f000 00c0 	and.w	r0, r0, #192	; 0xc0
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8001222:	f401 6140 	and.w	r1, r1, #3072	; 0xc00
 8001226:	d103      	bne.n	8001230 <HAL_ADC_IRQHandler+0xf4>
         || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001228:	b117      	cbz	r7, 8001230 <HAL_ADC_IRQHandler+0xf4>
         || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 800122a:	1fba      	subs	r2, r7, #6
 800122c:	2a01      	cmp	r2, #1
 800122e:	d824      	bhi.n	800127a <HAL_ADC_IRQHandler+0x13e>
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8001230:	68da      	ldr	r2, [r3, #12]
    if((tmp_adc_inj_is_trigger_source_sw_start != 0UL)            ||
 8001232:	b128      	cbz	r0, 8001240 <HAL_ADC_IRQHandler+0x104>
 8001234:	0190      	lsls	r0, r2, #6
 8001236:	d437      	bmi.n	80012a8 <HAL_ADC_IRQHandler+0x16c>
       ((READ_BIT (tmp_cfgr, ADC_CFGR_JAUTO) == 0UL)      &&
 8001238:	2900      	cmp	r1, #0
 800123a:	d135      	bne.n	80012a8 <HAL_ADC_IRQHandler+0x16c>
        ((tmp_adc_reg_is_trigger_source_sw_start != 0UL)  &&
 800123c:	0491      	lsls	r1, r2, #18
 800123e:	d433      	bmi.n	80012a8 <HAL_ADC_IRQHandler+0x16c>
      if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8001240:	6819      	ldr	r1, [r3, #0]
 8001242:	0648      	lsls	r0, r1, #25
 8001244:	d530      	bpl.n	80012a8 <HAL_ADC_IRQHandler+0x16c>
        if(READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8001246:	0291      	lsls	r1, r2, #10
 8001248:	d42e      	bmi.n	80012a8 <HAL_ADC_IRQHandler+0x16c>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800124a:	689a      	ldr	r2, [r3, #8]
 800124c:	0712      	lsls	r2, r2, #28
 800124e:	d51c      	bpl.n	800128a <HAL_ADC_IRQHandler+0x14e>
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001250:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8001252:	f043 0310 	orr.w	r3, r3, #16
 8001256:	6563      	str	r3, [r4, #84]	; 0x54
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001258:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800125a:	f043 0301 	orr.w	r3, r3, #1
 800125e:	65a3      	str	r3, [r4, #88]	; 0x58
 8001260:	e022      	b.n	80012a8 <HAL_ADC_IRQHandler+0x16c>
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8001262:	4b46      	ldr	r3, [pc, #280]	; (800137c <HAL_ADC_IRQHandler+0x240>)
 8001264:	68db      	ldr	r3, [r3, #12]
 8001266:	e7a7      	b.n	80011b8 <HAL_ADC_IRQHandler+0x7c>
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001268:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800126a:	f043 0310 	orr.w	r3, r3, #16
 800126e:	6563      	str	r3, [r4, #84]	; 0x54
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001270:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8001272:	f043 0301 	orr.w	r3, r3, #1
 8001276:	65a3      	str	r3, [r4, #88]	; 0x58
 8001278:	e7b7      	b.n	80011ea <HAL_ADC_IRQHandler+0xae>
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 800127a:	4a40      	ldr	r2, [pc, #256]	; (800137c <HAL_ADC_IRQHandler+0x240>)
 800127c:	68d2      	ldr	r2, [r2, #12]
 800127e:	e7d8      	b.n	8001232 <HAL_ADC_IRQHandler+0xf6>
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 8001280:	6823      	ldr	r3, [r4, #0]
 8001282:	68db      	ldr	r3, [r3, #12]
 8001284:	f013 0f01 	tst.w	r3, #1
 8001288:	e04c      	b.n	8001324 <HAL_ADC_IRQHandler+0x1e8>
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 800128a:	685a      	ldr	r2, [r3, #4]
 800128c:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8001290:	605a      	str	r2, [r3, #4]
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8001292:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8001294:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001298:	6563      	str	r3, [r4, #84]	; 0x54
            if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 800129a:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800129c:	05db      	lsls	r3, r3, #23
 800129e:	d403      	bmi.n	80012a8 <HAL_ADC_IRQHandler+0x16c>
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80012a0:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80012a2:	f043 0301 	orr.w	r3, r3, #1
 80012a6:	6563      	str	r3, [r4, #84]	; 0x54
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80012a8:	4620      	mov	r0, r4
 80012aa:	f000 fb33 	bl	8001914 <HAL_ADCEx_InjectedConvCpltCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 80012ae:	6823      	ldr	r3, [r4, #0]
 80012b0:	2260      	movs	r2, #96	; 0x60
 80012b2:	601a      	str	r2, [r3, #0]
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))      
 80012b4:	0628      	lsls	r0, r5, #24
 80012b6:	d50b      	bpl.n	80012d0 <HAL_ADC_IRQHandler+0x194>
 80012b8:	0631      	lsls	r1, r6, #24
 80012ba:	d509      	bpl.n	80012d0 <HAL_ADC_IRQHandler+0x194>
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80012bc:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80012be:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80012c2:	6563      	str	r3, [r4, #84]	; 0x54
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 80012c4:	4620      	mov	r0, r4
 80012c6:	f7ff ff36 	bl	8001136 <HAL_ADC_LevelOutOfWindowCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 80012ca:	6823      	ldr	r3, [r4, #0]
 80012cc:	2280      	movs	r2, #128	; 0x80
 80012ce:	601a      	str	r2, [r3, #0]
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))      
 80012d0:	05ea      	lsls	r2, r5, #23
 80012d2:	d50c      	bpl.n	80012ee <HAL_ADC_IRQHandler+0x1b2>
 80012d4:	05f3      	lsls	r3, r6, #23
 80012d6:	d50a      	bpl.n	80012ee <HAL_ADC_IRQHandler+0x1b2>
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 80012d8:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80012da:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80012de:	6563      	str	r3, [r4, #84]	; 0x54
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 80012e0:	4620      	mov	r0, r4
 80012e2:	f000 fb19 	bl	8001918 <HAL_ADCEx_LevelOutOfWindow2Callback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 80012e6:	6823      	ldr	r3, [r4, #0]
 80012e8:	f44f 7280 	mov.w	r2, #256	; 0x100
 80012ec:	601a      	str	r2, [r3, #0]
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))      
 80012ee:	05a8      	lsls	r0, r5, #22
 80012f0:	d50c      	bpl.n	800130c <HAL_ADC_IRQHandler+0x1d0>
 80012f2:	05b1      	lsls	r1, r6, #22
 80012f4:	d50a      	bpl.n	800130c <HAL_ADC_IRQHandler+0x1d0>
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 80012f6:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80012f8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80012fc:	6563      	str	r3, [r4, #84]	; 0x54
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 80012fe:	4620      	mov	r0, r4
 8001300:	f000 fb0b 	bl	800191a <HAL_ADCEx_LevelOutOfWindow3Callback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8001304:	6823      	ldr	r3, [r4, #0]
 8001306:	f44f 7200 	mov.w	r2, #512	; 0x200
 800130a:	601a      	str	r2, [r3, #0]
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR)) 
 800130c:	06ea      	lsls	r2, r5, #27
 800130e:	d50d      	bpl.n	800132c <HAL_ADC_IRQHandler+0x1f0>
 8001310:	06f3      	lsls	r3, r6, #27
 8001312:	d50b      	bpl.n	800132c <HAL_ADC_IRQHandler+0x1f0>
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8001314:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8001316:	b1f3      	cbz	r3, 8001356 <HAL_ADC_IRQHandler+0x21a>
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 8001318:	2f00      	cmp	r7, #0
 800131a:	d0b1      	beq.n	8001280 <HAL_ADC_IRQHandler+0x144>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 800131c:	f8d8 3008 	ldr.w	r3, [r8, #8]
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8001320:	f413 4f60 	tst.w	r3, #57344	; 0xe000
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 8001324:	d117      	bne.n	8001356 <HAL_ADC_IRQHandler+0x21a>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8001326:	6823      	ldr	r3, [r4, #0]
 8001328:	2210      	movs	r2, #16
 800132a:	601a      	str	r2, [r3, #0]
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF)) 
 800132c:	0568      	lsls	r0, r5, #21
 800132e:	d51e      	bpl.n	800136e <HAL_ADC_IRQHandler+0x232>
 8001330:	0571      	lsls	r1, r6, #21
 8001332:	d51c      	bpl.n	800136e <HAL_ADC_IRQHandler+0x232>
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8001334:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8001336:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800133a:	6563      	str	r3, [r4, #84]	; 0x54
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 800133c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800133e:	f043 0308 	orr.w	r3, r3, #8
 8001342:	65a3      	str	r3, [r4, #88]	; 0x58
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8001344:	6823      	ldr	r3, [r4, #0]
 8001346:	f44f 6280 	mov.w	r2, #1024	; 0x400
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 800134a:	4620      	mov	r0, r4
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 800134c:	601a      	str	r2, [r3, #0]
}
 800134e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8001352:	f000 bae0 	b.w	8001916 <HAL_ADCEx_InjectedQueueOverflowCallback>
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8001356:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8001358:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800135c:	6563      	str	r3, [r4, #84]	; 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 800135e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8001360:	f043 0302 	orr.w	r3, r3, #2
 8001364:	65a3      	str	r3, [r4, #88]	; 0x58
      HAL_ADC_ErrorCallback(hadc);
 8001366:	4620      	mov	r0, r4
 8001368:	f7ff fee6 	bl	8001138 <HAL_ADC_ErrorCallback>
 800136c:	e7db      	b.n	8001326 <HAL_ADC_IRQHandler+0x1ea>
 800136e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001372:	bf00      	nop
 8001374:	50040300 	.word	0x50040300
 8001378:	50040100 	.word	0x50040100
 800137c:	50040000 	.word	0x50040000

08001380 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001380:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8001382:	2300      	movs	r3, #0
 8001384:	9301      	str	r3, [sp, #4]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001386:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
 800138a:	2b01      	cmp	r3, #1
{
 800138c:	4605      	mov	r5, r0
 800138e:	460c      	mov	r4, r1
  __HAL_LOCK(hadc);
 8001390:	f000 8187 	beq.w	80016a2 <HAL_ADC_ConfigChannel+0x322>
 8001394:	2301      	movs	r3, #1
 8001396:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800139a:	6800      	ldr	r0, [r0, #0]
 800139c:	f7ff fde4 	bl	8000f68 <LL_ADC_REG_IsConversionOngoing>
 80013a0:	2800      	cmp	r0, #0
 80013a2:	f040 8178 	bne.w	8001696 <HAL_ADC_ConfigChannel+0x316>
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (sConfig->Rank <= 5U)
 80013a6:	684b      	ldr	r3, [r1, #4]
 80013a8:	2b05      	cmp	r3, #5
 80013aa:	d808      	bhi.n	80013be <HAL_ADC_ConfigChannel+0x3e>
    {
      switch (sConfig->Rank)
 80013ac:	3b02      	subs	r3, #2
 80013ae:	2b03      	cmp	r3, #3
 80013b0:	d865      	bhi.n	800147e <HAL_ADC_ConfigChannel+0xfe>
 80013b2:	e8df f003 	tbb	[pc, r3]
 80013b6:	5d02      	.short	0x5d02
 80013b8:	615f      	.short	0x615f
      {
        case 2U: sConfig->Rank = ADC_REGULAR_RANK_2; break;
 80013ba:	230c      	movs	r3, #12
        case 3U: sConfig->Rank = ADC_REGULAR_RANK_3; break;
        case 4U: sConfig->Rank = ADC_REGULAR_RANK_4; break;
        case 5U: sConfig->Rank = ADC_REGULAR_RANK_5; break;
        /* case 1U */
        default: sConfig->Rank = ADC_REGULAR_RANK_1; break;
 80013bc:	6063      	str	r3, [r4, #4]
      }
    }
    #endif
    
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 80013be:	6861      	ldr	r1, [r4, #4]
 80013c0:	6828      	ldr	r0, [r5, #0]
  register uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 80013c2:	098e      	lsrs	r6, r1, #6
 80013c4:	f100 0730 	add.w	r7, r0, #48	; 0x30
 80013c8:	f006 060c 	and.w	r6, r6, #12
  MODIFY_REG(*preg,
 80013cc:	f001 011f 	and.w	r1, r1, #31
 80013d0:	231f      	movs	r3, #31
 80013d2:	fa03 f201 	lsl.w	r2, r3, r1
 80013d6:	59f3      	ldr	r3, [r6, r7]
 80013d8:	ea23 0302 	bic.w	r3, r3, r2
 80013dc:	6822      	ldr	r2, [r4, #0]
 80013de:	f3c2 6284 	ubfx	r2, r2, #26, #5
 80013e2:	408a      	lsls	r2, r1
 80013e4:	4313      	orrs	r3, r2
 80013e6:	51f3      	str	r3, [r6, r7]
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80013e8:	f7ff fdbe 	bl	8000f68 <LL_ADC_REG_IsConversionOngoing>
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80013ec:	682b      	ldr	r3, [r5, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80013ee:	689a      	ldr	r2, [r3, #8]
 80013f0:	0711      	lsls	r1, r2, #28
 80013f2:	f140 8158 	bpl.w	80016a6 <HAL_ADC_ConfigChannel+0x326>
    }
    
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80013f6:	6828      	ldr	r0, [r5, #0]
 80013f8:	f7ff fdb2 	bl	8000f60 <LL_ADC_IsEnabled>
 80013fc:	2800      	cmp	r0, #0
 80013fe:	f040 80d7 	bne.w	80015b0 <HAL_ADC_ConfigChannel+0x230>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8001402:	68e6      	ldr	r6, [r4, #12]
 8001404:	6828      	ldr	r0, [r5, #0]
 8001406:	6823      	ldr	r3, [r4, #0]
  MODIFY_REG(ADCx->DIFSEL,
 8001408:	4ac3      	ldr	r2, [pc, #780]	; (8001718 <HAL_ADC_ConfigChannel+0x398>)
 800140a:	f8d0 10b0 	ldr.w	r1, [r0, #176]	; 0xb0
 800140e:	f006 0e18 	and.w	lr, r6, #24
 8001412:	f3c3 0712 	ubfx	r7, r3, #0, #19
 8001416:	fa22 f20e 	lsr.w	r2, r2, lr
 800141a:	401a      	ands	r2, r3
 800141c:	ea21 0107 	bic.w	r1, r1, r7
 8001420:	430a      	orrs	r2, r1
 8001422:	f8c0 20b0 	str.w	r2, [r0, #176]	; 0xb0
      
      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8001426:	4abd      	ldr	r2, [pc, #756]	; (800171c <HAL_ADC_ConfigChannel+0x39c>)
 8001428:	4296      	cmp	r6, r2
 800142a:	f040 80c1 	bne.w	80015b0 <HAL_ADC_ConfigChannel+0x230>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, __LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel) + 1UL) & 0x1FUL), sConfig->SamplingTime);
 800142e:	2f00      	cmp	r7, #0
 8001430:	f040 8093 	bne.w	800155a <HAL_ADC_ConfigChannel+0x1da>
 8001434:	0e9e      	lsrs	r6, r3, #26
 8001436:	3601      	adds	r6, #1
 8001438:	f006 021f 	and.w	r2, r6, #31
 800143c:	2a09      	cmp	r2, #9
 800143e:	f04f 0101 	mov.w	r1, #1
 8001442:	ea4f 6686 	mov.w	r6, r6, lsl #26
 8001446:	f240 80a2 	bls.w	800158e <HAL_ADC_ConfigChannel+0x20e>
 800144a:	f006 46f8 	and.w	r6, r6, #2080374784	; 0x7c000000
 800144e:	4091      	lsls	r1, r2
 8001450:	ea41 0206 	orr.w	r2, r1, r6
 8001454:	2f00      	cmp	r7, #0
 8001456:	f040 80cb 	bne.w	80015f0 <HAL_ADC_ConfigChannel+0x270>
 800145a:	0e9b      	lsrs	r3, r3, #26
 800145c:	3301      	adds	r3, #1
 800145e:	f003 031f 	and.w	r3, r3, #31
 8001462:	eb03 0143 	add.w	r1, r3, r3, lsl #1
 8001466:	391e      	subs	r1, #30
 8001468:	0509      	lsls	r1, r1, #20
 800146a:	f041 7100 	orr.w	r1, r1, #33554432	; 0x2000000
 800146e:	e09b      	b.n	80015a8 <HAL_ADC_ConfigChannel+0x228>
        case 3U: sConfig->Rank = ADC_REGULAR_RANK_3; break;
 8001470:	2312      	movs	r3, #18
 8001472:	e7a3      	b.n	80013bc <HAL_ADC_ConfigChannel+0x3c>
        case 4U: sConfig->Rank = ADC_REGULAR_RANK_4; break;
 8001474:	2318      	movs	r3, #24
 8001476:	e7a1      	b.n	80013bc <HAL_ADC_ConfigChannel+0x3c>
        case 5U: sConfig->Rank = ADC_REGULAR_RANK_5; break;
 8001478:	f44f 7380 	mov.w	r3, #256	; 0x100
 800147c:	e79e      	b.n	80013bc <HAL_ADC_ConfigChannel+0x3c>
        default: sConfig->Rank = ADC_REGULAR_RANK_1; break;
 800147e:	2306      	movs	r3, #6
 8001480:	e79c      	b.n	80013bc <HAL_ADC_ConfigChannel+0x3c>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8001482:	f8de 1060 	ldr.w	r1, [lr, #96]	; 0x60
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8001486:	f3c3 0012 	ubfx	r0, r3, #0, #19
 800148a:	f3c1 6784 	ubfx	r7, r1, #26, #5
 800148e:	f10e 0664 	add.w	r6, lr, #100	; 0x64
 8001492:	2800      	cmp	r0, #0
 8001494:	d13a      	bne.n	800150c <HAL_ADC_ConfigChannel+0x18c>
 8001496:	f3c3 6084 	ubfx	r0, r3, #26, #5
 800149a:	4287      	cmp	r7, r0
 800149c:	f040 8128 	bne.w	80016f0 <HAL_ADC_ConfigChannel+0x370>
  MODIFY_REG(*preg,
 80014a0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80014a4:	f8ce 1060 	str.w	r1, [lr, #96]	; 0x60
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80014a8:	6823      	ldr	r3, [r4, #0]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80014aa:	f8de 1064 	ldr.w	r1, [lr, #100]	; 0x64
 80014ae:	f3c3 0712 	ubfx	r7, r3, #0, #19
 80014b2:	f3c1 6084 	ubfx	r0, r1, #26, #5
 80014b6:	bb9f      	cbnz	r7, 8001520 <HAL_ADC_ConfigChannel+0x1a0>
 80014b8:	f3c3 6384 	ubfx	r3, r3, #26, #5
 80014bc:	4283      	cmp	r3, r0
 80014be:	f040 811c 	bne.w	80016fa <HAL_ADC_ConfigChannel+0x37a>
  MODIFY_REG(*preg,
 80014c2:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80014c6:	6031      	str	r1, [r6, #0]
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80014c8:	6823      	ldr	r3, [r4, #0]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80014ca:	6891      	ldr	r1, [r2, #8]
 80014cc:	f3c3 0712 	ubfx	r7, r3, #0, #19
  register const uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80014d0:	f102 0608 	add.w	r6, r2, #8
 80014d4:	f3c1 6084 	ubfx	r0, r1, #26, #5
 80014d8:	bb77      	cbnz	r7, 8001538 <HAL_ADC_ConfigChannel+0x1b8>
 80014da:	f3c3 6384 	ubfx	r3, r3, #26, #5
 80014de:	4283      	cmp	r3, r0
 80014e0:	f040 8112 	bne.w	8001708 <HAL_ADC_ConfigChannel+0x388>
  MODIFY_REG(*preg,
 80014e4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80014e8:	6031      	str	r1, [r6, #0]
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80014ea:	6823      	ldr	r3, [r4, #0]
  register const uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80014ec:	f102 000c 	add.w	r0, r2, #12
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80014f0:	68d2      	ldr	r2, [r2, #12]
 80014f2:	f3c3 0612 	ubfx	r6, r3, #0, #19
 80014f6:	f3c2 6184 	ubfx	r1, r2, #26, #5
 80014fa:	bb4e      	cbnz	r6, 8001550 <HAL_ADC_ConfigChannel+0x1d0>
 80014fc:	f3c3 6384 	ubfx	r3, r3, #26, #5
 8001500:	428b      	cmp	r3, r1
  MODIFY_REG(*preg,
 8001502:	bf04      	itt	eq
 8001504:	f022 4200 	biceq.w	r2, r2, #2147483648	; 0x80000000
 8001508:	6002      	streq	r2, [r0, #0]
 800150a:	e774      	b.n	80013f6 <HAL_ADC_ConfigChannel+0x76>
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800150c:	fa93 f0a3 	rbit	r0, r3
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8001510:	fab0 f080 	clz	r0, r0
 8001514:	4287      	cmp	r7, r0
 8001516:	d0c3      	beq.n	80014a0 <HAL_ADC_ConfigChannel+0x120>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8001518:	f8de 1064 	ldr.w	r1, [lr, #100]	; 0x64
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800151c:	f3c1 6084 	ubfx	r0, r1, #26, #5
 8001520:	fa93 f3a3 	rbit	r3, r3
 8001524:	fab3 f383 	clz	r3, r3
 8001528:	4283      	cmp	r3, r0
 800152a:	d0ca      	beq.n	80014c2 <HAL_ADC_ConfigChannel+0x142>
 800152c:	6891      	ldr	r1, [r2, #8]
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800152e:	6823      	ldr	r3, [r4, #0]
  register const uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001530:	f102 0608 	add.w	r6, r2, #8
 8001534:	f3c1 6084 	ubfx	r0, r1, #26, #5
 8001538:	fa93 f3a3 	rbit	r3, r3
 800153c:	fab3 f383 	clz	r3, r3
 8001540:	4283      	cmp	r3, r0
 8001542:	d0cf      	beq.n	80014e4 <HAL_ADC_ConfigChannel+0x164>
 8001544:	f102 000c 	add.w	r0, r2, #12
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8001548:	68d2      	ldr	r2, [r2, #12]
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800154a:	6823      	ldr	r3, [r4, #0]
 800154c:	f3c2 6184 	ubfx	r1, r2, #26, #5
 8001550:	fa93 f3a3 	rbit	r3, r3
 8001554:	fab3 f383 	clz	r3, r3
 8001558:	e7d2      	b.n	8001500 <HAL_ADC_ConfigChannel+0x180>
 800155a:	fa93 f2a3 	rbit	r2, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance, __LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel) + 1UL) & 0x1FUL), sConfig->SamplingTime);
 800155e:	fab2 f282 	clz	r2, r2
 8001562:	3201      	adds	r2, #1
 8001564:	f002 021f 	and.w	r2, r2, #31
 8001568:	2a09      	cmp	r2, #9
 800156a:	d830      	bhi.n	80015ce <HAL_ADC_ConfigChannel+0x24e>
 800156c:	fa93 f6a3 	rbit	r6, r3
 8001570:	fab6 f686 	clz	r6, r6
 8001574:	3601      	adds	r6, #1
 8001576:	06b6      	lsls	r6, r6, #26
 8001578:	f006 46f8 	and.w	r6, r6, #2080374784	; 0x7c000000
 800157c:	fa93 f1a3 	rbit	r1, r3
 8001580:	fab1 f181 	clz	r1, r1
 8001584:	3101      	adds	r1, #1
 8001586:	f001 021f 	and.w	r2, r1, #31
 800158a:	2101      	movs	r1, #1
 800158c:	e001      	b.n	8001592 <HAL_ADC_ConfigChannel+0x212>
 800158e:	f006 46f8 	and.w	r6, r6, #2080374784	; 0x7c000000
 8001592:	4091      	lsls	r1, r2
 8001594:	ea41 0206 	orr.w	r2, r1, r6
 8001598:	b9a7      	cbnz	r7, 80015c4 <HAL_ADC_ConfigChannel+0x244>
 800159a:	0e99      	lsrs	r1, r3, #26
 800159c:	3101      	adds	r1, #1
 800159e:	f001 011f 	and.w	r1, r1, #31
 80015a2:	eb01 0141 	add.w	r1, r1, r1, lsl #1
 80015a6:	0509      	lsls	r1, r1, #20
 80015a8:	4311      	orrs	r1, r2
 80015aa:	68a2      	ldr	r2, [r4, #8]
 80015ac:	f7ff fcc6 	bl	8000f3c <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */
    
    if(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80015b0:	6822      	ldr	r2, [r4, #0]
 80015b2:	4b5b      	ldr	r3, [pc, #364]	; (8001720 <HAL_ADC_ConfigChannel+0x3a0>)
 80015b4:	421a      	tst	r2, r3
 80015b6:	d120      	bne.n	80015fa <HAL_ADC_ConfigChannel+0x27a>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80015b8:	2000      	movs	r0, #0
    
    tmp_hal_status = HAL_ERROR;
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80015ba:	2300      	movs	r3, #0
 80015bc:	f885 3050 	strb.w	r3, [r5, #80]	; 0x50
  
  /* Return function status */
  return tmp_hal_status;
}
 80015c0:	b003      	add	sp, #12
 80015c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80015c4:	fa93 f1a3 	rbit	r1, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance, __LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel) + 1UL) & 0x1FUL), sConfig->SamplingTime);
 80015c8:	fab1 f181 	clz	r1, r1
 80015cc:	e7e6      	b.n	800159c <HAL_ADC_ConfigChannel+0x21c>
 80015ce:	fa93 f2a3 	rbit	r2, r3
 80015d2:	fab2 f282 	clz	r2, r2
 80015d6:	3201      	adds	r2, #1
 80015d8:	0692      	lsls	r2, r2, #26
 80015da:	f002 46f8 	and.w	r6, r2, #2080374784	; 0x7c000000
 80015de:	fa93 f1a3 	rbit	r1, r3
 80015e2:	fab1 f181 	clz	r1, r1
 80015e6:	3101      	adds	r1, #1
 80015e8:	f001 021f 	and.w	r2, r1, #31
 80015ec:	2101      	movs	r1, #1
 80015ee:	e72e      	b.n	800144e <HAL_ADC_ConfigChannel+0xce>
 80015f0:	fa93 f3a3 	rbit	r3, r3
 80015f4:	fab3 f383 	clz	r3, r3
 80015f8:	e730      	b.n	800145c <HAL_ADC_ConfigChannel+0xdc>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80015fa:	494a      	ldr	r1, [pc, #296]	; (8001724 <HAL_ADC_ConfigChannel+0x3a4>)
      if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80015fc:	4b4a      	ldr	r3, [pc, #296]	; (8001728 <HAL_ADC_ConfigChannel+0x3a8>)
 80015fe:	6888      	ldr	r0, [r1, #8]
 8001600:	429a      	cmp	r2, r3
 8001602:	f000 76e0 	and.w	r6, r0, #29360128	; 0x1c00000
 8001606:	460c      	mov	r4, r1
 8001608:	d11e      	bne.n	8001648 <HAL_ADC_ConfigChannel+0x2c8>
 800160a:	0202      	lsls	r2, r0, #8
 800160c:	d4d4      	bmi.n	80015b8 <HAL_ADC_ConfigChannel+0x238>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc)) 
 800160e:	682b      	ldr	r3, [r5, #0]
 8001610:	4a46      	ldr	r2, [pc, #280]	; (800172c <HAL_ADC_ConfigChannel+0x3ac>)
 8001612:	4293      	cmp	r3, r2
 8001614:	d003      	beq.n	800161e <HAL_ADC_ConfigChannel+0x29e>
 8001616:	f502 7200 	add.w	r2, r2, #512	; 0x200
 800161a:	4293      	cmp	r3, r2
 800161c:	d1cc      	bne.n	80015b8 <HAL_ADC_ConfigChannel+0x238>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 800161e:	68a3      	ldr	r3, [r4, #8]
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8001620:	4a43      	ldr	r2, [pc, #268]	; (8001730 <HAL_ADC_ConfigChannel+0x3b0>)
 8001622:	f023 73e0 	bic.w	r3, r3, #29360128	; 0x1c00000
 8001626:	4333      	orrs	r3, r6
 8001628:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800162c:	60a3      	str	r3, [r4, #8]
 800162e:	4b41      	ldr	r3, [pc, #260]	; (8001734 <HAL_ADC_ConfigChannel+0x3b4>)
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	fbb3 f2f2 	udiv	r2, r3, r2
 8001636:	230c      	movs	r3, #12
 8001638:	4353      	muls	r3, r2
            wait_loop_index--;
 800163a:	9301      	str	r3, [sp, #4]
          while(wait_loop_index != 0UL)
 800163c:	9b01      	ldr	r3, [sp, #4]
 800163e:	2b00      	cmp	r3, #0
 8001640:	d0ba      	beq.n	80015b8 <HAL_ADC_ConfigChannel+0x238>
            wait_loop_index--;
 8001642:	9b01      	ldr	r3, [sp, #4]
 8001644:	3b01      	subs	r3, #1
 8001646:	e7f8      	b.n	800163a <HAL_ADC_ConfigChannel+0x2ba>
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8001648:	4b3b      	ldr	r3, [pc, #236]	; (8001738 <HAL_ADC_ConfigChannel+0x3b8>)
 800164a:	429a      	cmp	r2, r3
 800164c:	d111      	bne.n	8001672 <HAL_ADC_ConfigChannel+0x2f2>
 800164e:	01c3      	lsls	r3, r0, #7
 8001650:	d4b2      	bmi.n	80015b8 <HAL_ADC_ConfigChannel+0x238>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8001652:	682b      	ldr	r3, [r5, #0]
 8001654:	4a35      	ldr	r2, [pc, #212]	; (800172c <HAL_ADC_ConfigChannel+0x3ac>)
 8001656:	4293      	cmp	r3, r2
 8001658:	d003      	beq.n	8001662 <HAL_ADC_ConfigChannel+0x2e2>
 800165a:	f502 7200 	add.w	r2, r2, #512	; 0x200
 800165e:	4293      	cmp	r3, r2
 8001660:	d1aa      	bne.n	80015b8 <HAL_ADC_ConfigChannel+0x238>
 8001662:	68a3      	ldr	r3, [r4, #8]
 8001664:	f023 73e0 	bic.w	r3, r3, #29360128	; 0x1c00000
 8001668:	4333      	orrs	r3, r6
 800166a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800166e:	60a3      	str	r3, [r4, #8]
 8001670:	e7a2      	b.n	80015b8 <HAL_ADC_ConfigChannel+0x238>
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8001672:	4b32      	ldr	r3, [pc, #200]	; (800173c <HAL_ADC_ConfigChannel+0x3bc>)
 8001674:	429a      	cmp	r2, r3
 8001676:	d19f      	bne.n	80015b8 <HAL_ADC_ConfigChannel+0x238>
 8001678:	f410 0080 	ands.w	r0, r0, #4194304	; 0x400000
 800167c:	d19c      	bne.n	80015b8 <HAL_ADC_ConfigChannel+0x238>
        if (ADC_VREFINT_INSTANCE(hadc))
 800167e:	682a      	ldr	r2, [r5, #0]
 8001680:	4b2a      	ldr	r3, [pc, #168]	; (800172c <HAL_ADC_ConfigChannel+0x3ac>)
 8001682:	429a      	cmp	r2, r3
 8001684:	d198      	bne.n	80015b8 <HAL_ADC_ConfigChannel+0x238>
 8001686:	688b      	ldr	r3, [r1, #8]
 8001688:	f023 73e0 	bic.w	r3, r3, #29360128	; 0x1c00000
 800168c:	4333      	orrs	r3, r6
 800168e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001692:	608b      	str	r3, [r1, #8]
 8001694:	e791      	b.n	80015ba <HAL_ADC_ConfigChannel+0x23a>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001696:	6d6a      	ldr	r2, [r5, #84]	; 0x54
 8001698:	f042 0220 	orr.w	r2, r2, #32
 800169c:	656a      	str	r2, [r5, #84]	; 0x54
    tmp_hal_status = HAL_ERROR;
 800169e:	4618      	mov	r0, r3
 80016a0:	e78b      	b.n	80015ba <HAL_ADC_ConfigChannel+0x23a>
  __HAL_LOCK(hadc);
 80016a2:	2002      	movs	r0, #2
 80016a4:	e78c      	b.n	80015c0 <HAL_ADC_ConfigChannel+0x240>
    if (   (tmp_adc_is_conversion_on_going_regular == 0UL)
 80016a6:	2800      	cmp	r0, #0
 80016a8:	f47f aea5 	bne.w	80013f6 <HAL_ADC_ConfigChannel+0x76>
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 80016ac:	68a2      	ldr	r2, [r4, #8]
 80016ae:	6821      	ldr	r1, [r4, #0]
 80016b0:	4618      	mov	r0, r3
 80016b2:	f7ff fc43 	bl	8000f3c <LL_ADC_SetChannelSamplingTime>
      if(sConfig->OffsetNumber != ADC_OFFSET_NONE)
 80016b6:	6926      	ldr	r6, [r4, #16]
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 80016b8:	f8d5 e000 	ldr.w	lr, [r5]
 80016bc:	6823      	ldr	r3, [r4, #0]
 80016be:	f8de 100c 	ldr.w	r1, [lr, #12]
      if(sConfig->OffsetNumber != ADC_OFFSET_NONE)
 80016c2:	2e04      	cmp	r6, #4
 80016c4:	f10e 0260 	add.w	r2, lr, #96	; 0x60
 80016c8:	f43f aedb 	beq.w	8001482 <HAL_ADC_ConfigChannel+0x102>
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 80016cc:	f3c1 01c1 	ubfx	r1, r1, #3, #2
 80016d0:	0048      	lsls	r0, r1, #1
 80016d2:	6961      	ldr	r1, [r4, #20]
  MODIFY_REG(*preg,
 80016d4:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
 80016d8:	4081      	lsls	r1, r0
 80016da:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80016de:	4319      	orrs	r1, r3
 80016e0:	f852 0026 	ldr.w	r0, [r2, r6, lsl #2]
 80016e4:	4b16      	ldr	r3, [pc, #88]	; (8001740 <HAL_ADC_ConfigChannel+0x3c0>)
 80016e6:	4003      	ands	r3, r0
 80016e8:	4319      	orrs	r1, r3
 80016ea:	f842 1026 	str.w	r1, [r2, r6, lsl #2]
 80016ee:	e682      	b.n	80013f6 <HAL_ADC_ConfigChannel+0x76>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80016f0:	f8de 1064 	ldr.w	r1, [lr, #100]	; 0x64
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80016f4:	f3c1 6084 	ubfx	r0, r1, #26, #5
 80016f8:	e6de      	b.n	80014b8 <HAL_ADC_ConfigChannel+0x138>
 80016fa:	6891      	ldr	r1, [r2, #8]
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80016fc:	6823      	ldr	r3, [r4, #0]
  register const uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80016fe:	f102 0608 	add.w	r6, r2, #8
 8001702:	f3c1 6084 	ubfx	r0, r1, #26, #5
 8001706:	e6e8      	b.n	80014da <HAL_ADC_ConfigChannel+0x15a>
 8001708:	f102 000c 	add.w	r0, r2, #12
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800170c:	68d2      	ldr	r2, [r2, #12]
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800170e:	6823      	ldr	r3, [r4, #0]
 8001710:	f3c2 6184 	ubfx	r1, r2, #26, #5
 8001714:	e6f2      	b.n	80014fc <HAL_ADC_ConfigChannel+0x17c>
 8001716:	bf00      	nop
 8001718:	0007ffff 	.word	0x0007ffff
 800171c:	407f0000 	.word	0x407f0000
 8001720:	80080000 	.word	0x80080000
 8001724:	50040300 	.word	0x50040300
 8001728:	c7520000 	.word	0xc7520000
 800172c:	50040000 	.word	0x50040000
 8001730:	00030d40 	.word	0x00030d40
 8001734:	20000008 	.word	0x20000008
 8001738:	cb840000 	.word	0xcb840000
 800173c:	80000001 	.word	0x80000001
 8001740:	03fff000 	.word	0x03fff000

08001744 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8001744:	b570      	push	{r4, r5, r6, lr}
 8001746:	4604      	mov	r4, r0
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001748:	6800      	ldr	r0, [r0, #0]
 800174a:	f7ff fc09 	bl	8000f60 <LL_ADC_IsEnabled>
 800174e:	b108      	cbz	r0, 8001754 <ADC_Enable+0x10>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8001750:	2000      	movs	r0, #0
 8001752:	bd70      	pop	{r4, r5, r6, pc}
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8001754:	6822      	ldr	r2, [r4, #0]
 8001756:	4b15      	ldr	r3, [pc, #84]	; (80017ac <ADC_Enable+0x68>)
 8001758:	6891      	ldr	r1, [r2, #8]
 800175a:	4219      	tst	r1, r3
 800175c:	d009      	beq.n	8001772 <ADC_Enable+0x2e>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800175e:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8001760:	f043 0310 	orr.w	r3, r3, #16
 8001764:	6563      	str	r3, [r4, #84]	; 0x54
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001766:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8001768:	f043 0301 	orr.w	r3, r3, #1
 800176c:	65a3      	str	r3, [r4, #88]	; 0x58
        return HAL_ERROR;
 800176e:	2001      	movs	r0, #1
 8001770:	bd70      	pop	{r4, r5, r6, pc}
  MODIFY_REG(ADCx->CR,
 8001772:	6893      	ldr	r3, [r2, #8]
 8001774:	4d0e      	ldr	r5, [pc, #56]	; (80017b0 <ADC_Enable+0x6c>)
 8001776:	402b      	ands	r3, r5
 8001778:	f043 0301 	orr.w	r3, r3, #1
 800177c:	6093      	str	r3, [r2, #8]
    tickstart = HAL_GetTick();
 800177e:	f7ff fbd7 	bl	8000f30 <HAL_GetTick>
 8001782:	4606      	mov	r6, r0
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8001784:	6820      	ldr	r0, [r4, #0]
 8001786:	6803      	ldr	r3, [r0, #0]
 8001788:	07db      	lsls	r3, r3, #31
 800178a:	d4e1      	bmi.n	8001750 <ADC_Enable+0xc>
      if(LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800178c:	f7ff fbe8 	bl	8000f60 <LL_ADC_IsEnabled>
 8001790:	b928      	cbnz	r0, 800179e <ADC_Enable+0x5a>
        LL_ADC_Enable(hadc->Instance);
 8001792:	6822      	ldr	r2, [r4, #0]
 8001794:	6893      	ldr	r3, [r2, #8]
 8001796:	402b      	ands	r3, r5
 8001798:	f043 0301 	orr.w	r3, r3, #1
 800179c:	6093      	str	r3, [r2, #8]
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800179e:	f7ff fbc7 	bl	8000f30 <HAL_GetTick>
 80017a2:	1b80      	subs	r0, r0, r6
 80017a4:	2802      	cmp	r0, #2
 80017a6:	d9ed      	bls.n	8001784 <ADC_Enable+0x40>
 80017a8:	e7d9      	b.n	800175e <ADC_Enable+0x1a>
 80017aa:	bf00      	nop
 80017ac:	8000003f 	.word	0x8000003f
 80017b0:	7fffffc0 	.word	0x7fffffc0

080017b4 <HAL_ADC_Start_IT>:
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80017b4:	4b50      	ldr	r3, [pc, #320]	; (80018f8 <HAL_ADC_Start_IT+0x144>)
{
 80017b6:	b570      	push	{r4, r5, r6, lr}
 80017b8:	4604      	mov	r4, r0
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80017ba:	6800      	ldr	r0, [r0, #0]
 80017bc:	689e      	ldr	r6, [r3, #8]
 80017be:	f7ff fbd3 	bl	8000f68 <LL_ADC_REG_IsConversionOngoing>
 80017c2:	4605      	mov	r5, r0
 80017c4:	2800      	cmp	r0, #0
 80017c6:	f040 8090 	bne.w	80018ea <HAL_ADC_Start_IT+0x136>
    __HAL_LOCK(hadc);
 80017ca:	f894 3050 	ldrb.w	r3, [r4, #80]	; 0x50
 80017ce:	2b01      	cmp	r3, #1
 80017d0:	f000 808b 	beq.w	80018ea <HAL_ADC_Start_IT+0x136>
 80017d4:	2301      	movs	r3, #1
 80017d6:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
    tmp_hal_status = ADC_Enable(hadc);
 80017da:	4620      	mov	r0, r4
 80017dc:	f7ff ffb2 	bl	8001744 <ADC_Enable>
    if (tmp_hal_status == HAL_OK)
 80017e0:	2800      	cmp	r0, #0
 80017e2:	d17f      	bne.n	80018e4 <HAL_ADC_Start_IT+0x130>
      ADC_STATE_CLR_SET(hadc->State,
 80017e4:	6d63      	ldr	r3, [r4, #84]	; 0x54
      if (    (__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80017e6:	4a45      	ldr	r2, [pc, #276]	; (80018fc <HAL_ADC_Start_IT+0x148>)
      ADC_STATE_CLR_SET(hadc->State,
 80017e8:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80017ec:	f023 0301 	bic.w	r3, r3, #1
 80017f0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80017f4:	6563      	str	r3, [r4, #84]	; 0x54
      if (    (__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80017f6:	6823      	ldr	r3, [r4, #0]
 80017f8:	4293      	cmp	r3, r2
 80017fa:	f006 011f 	and.w	r1, r6, #31
 80017fe:	d076      	beq.n	80018ee <HAL_ADC_Start_IT+0x13a>
 8001800:	461e      	mov	r6, r3
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001802:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8001804:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 8001808:	6562      	str	r2, [r4, #84]	; 0x54
      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 800180a:	6d62      	ldr	r2, [r4, #84]	; 0x54
      switch(hadc->Init.EOCSelection)
 800180c:	6965      	ldr	r5, [r4, #20]
      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 800180e:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR|HAL_ADC_ERROR_DMA));         
 8001812:	bf1c      	itt	ne
 8001814:	6da2      	ldrne	r2, [r4, #88]	; 0x58
 8001816:	f022 0206 	bicne.w	r2, r2, #6
        ADC_CLEAR_ERRORCODE(hadc); 
 800181a:	65a2      	str	r2, [r4, #88]	; 0x58
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800181c:	221c      	movs	r2, #28
 800181e:	601a      	str	r2, [r3, #0]
      __HAL_UNLOCK(hadc);
 8001820:	2200      	movs	r2, #0
 8001822:	f884 2050 	strb.w	r2, [r4, #80]	; 0x50
      __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_EOS | ADC_IT_OVR));
 8001826:	685a      	ldr	r2, [r3, #4]
 8001828:	f022 021c 	bic.w	r2, r2, #28
 800182c:	605a      	str	r2, [r3, #4]
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOS);
 800182e:	685a      	ldr	r2, [r3, #4]
      switch(hadc->Init.EOCSelection)
 8001830:	2d08      	cmp	r5, #8
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOS);
 8001832:	bf0c      	ite	eq
 8001834:	f042 0208 	orreq.w	r2, r2, #8
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOC);
 8001838:	f042 0204 	orrne.w	r2, r2, #4
 800183c:	605a      	str	r2, [r3, #4]
      if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 800183e:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8001840:	b91a      	cbnz	r2, 800184a <HAL_ADC_Start_IT+0x96>
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);  
 8001842:	685a      	ldr	r2, [r3, #4]
 8001844:	f042 0210 	orr.w	r2, r2, #16
 8001848:	605a      	str	r2, [r3, #4]
      if (    (__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800184a:	42b3      	cmp	r3, r6
 800184c:	d008      	beq.n	8001860 <HAL_ADC_Start_IT+0xac>
           || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800184e:	2909      	cmp	r1, #9
 8001850:	bf9d      	ittte	ls
 8001852:	f240 2221 	movwls	r2, #545	; 0x221
 8001856:	40ca      	lsrls	r2, r1
 8001858:	43d2      	mvnls	r2, r2
 800185a:	2201      	movhi	r2, #1
 800185c:	07d2      	lsls	r2, r2, #31
 800185e:	d422      	bmi.n	80018a6 <HAL_ADC_Start_IT+0xf2>
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8001860:	68da      	ldr	r2, [r3, #12]
 8001862:	0191      	lsls	r1, r2, #6
 8001864:	d516      	bpl.n	8001894 <HAL_ADC_Start_IT+0xe0>
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001866:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8001868:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 800186c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8001870:	6562      	str	r2, [r4, #84]	; 0x54
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8001872:	685a      	ldr	r2, [r3, #4]
          switch(hadc->Init.EOCSelection)
 8001874:	2d08      	cmp	r5, #8
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8001876:	bf0b      	itete	eq
 8001878:	f022 0220 	biceq.w	r2, r2, #32
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOS);      
 800187c:	f022 0240 	bicne.w	r2, r2, #64	; 0x40
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8001880:	605a      	streq	r2, [r3, #4]
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOS);      
 8001882:	605a      	strne	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOS);
 8001884:	bf0b      	itete	eq
 8001886:	685a      	ldreq	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOC);
 8001888:	685a      	ldrne	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOS);
 800188a:	f042 0240 	orreq.w	r2, r2, #64	; 0x40
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOC);
 800188e:	f042 0220 	orrne.w	r2, r2, #32
 8001892:	605a      	str	r2, [r3, #4]
  MODIFY_REG(ADCx->CR,
 8001894:	689a      	ldr	r2, [r3, #8]
 8001896:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800189a:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 800189e:	f042 0204 	orr.w	r2, r2, #4
 80018a2:	609a      	str	r2, [r3, #8]
 80018a4:	bd70      	pop	{r4, r5, r6, pc}
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80018a6:	6d62      	ldr	r2, [r4, #84]	; 0x54
 80018a8:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80018ac:	6562      	str	r2, [r4, #84]	; 0x54
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 80018ae:	68f2      	ldr	r2, [r6, #12]
 80018b0:	0192      	lsls	r2, r2, #6
 80018b2:	d520      	bpl.n	80018f6 <HAL_ADC_Start_IT+0x142>
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80018b4:	6d62      	ldr	r2, [r4, #84]	; 0x54
 80018b6:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 80018ba:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80018be:	6562      	str	r2, [r4, #84]	; 0x54
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 80018c0:	685a      	ldr	r2, [r3, #4]
          switch(hadc->Init.EOCSelection)
 80018c2:	2d08      	cmp	r5, #8
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 80018c4:	bf0b      	itete	eq
 80018c6:	f022 0220 	biceq.w	r2, r2, #32
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOS);
 80018ca:	f022 0240 	bicne.w	r2, r2, #64	; 0x40
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 80018ce:	605a      	streq	r2, [r3, #4]
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOS);
 80018d0:	605a      	strne	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOS);
 80018d2:	bf0b      	itete	eq
 80018d4:	685a      	ldreq	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOC);
 80018d6:	685a      	ldrne	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOS);
 80018d8:	f042 0240 	orreq.w	r2, r2, #64	; 0x40
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOC);
 80018dc:	f042 0220 	orrne.w	r2, r2, #32
 80018e0:	605a      	str	r2, [r3, #4]
            break;
 80018e2:	bd70      	pop	{r4, r5, r6, pc}
      __HAL_UNLOCK(hadc);
 80018e4:	f884 5050 	strb.w	r5, [r4, #80]	; 0x50
 80018e8:	bd70      	pop	{r4, r5, r6, pc}
    tmp_hal_status = HAL_BUSY;
 80018ea:	2002      	movs	r0, #2
 80018ec:	bd70      	pop	{r4, r5, r6, pc}
      if (    (__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80018ee:	4e04      	ldr	r6, [pc, #16]	; (8001900 <HAL_ADC_Start_IT+0x14c>)
           || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80018f0:	2900      	cmp	r1, #0
 80018f2:	d086      	beq.n	8001802 <HAL_ADC_Start_IT+0x4e>
 80018f4:	e789      	b.n	800180a <HAL_ADC_Start_IT+0x56>
}
 80018f6:	bd70      	pop	{r4, r5, r6, pc}
 80018f8:	50040300 	.word	0x50040300
 80018fc:	50040100 	.word	0x50040100
 8001900:	50040000 	.word	0x50040000

08001904 <LL_ADC_IsEnabled>:
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001904:	6880      	ldr	r0, [r0, #8]
}
 8001906:	f000 0001 	and.w	r0, r0, #1
 800190a:	4770      	bx	lr

0800190c <LL_ADC_REG_IsConversionOngoing>:
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800190c:	6880      	ldr	r0, [r0, #8]
}
 800190e:	f3c0 0080 	ubfx	r0, r0, #2, #1
 8001912:	4770      	bx	lr

08001914 <HAL_ADCEx_InjectedConvCpltCallback>:
 8001914:	4770      	bx	lr

08001916 <HAL_ADCEx_InjectedQueueOverflowCallback>:
 8001916:	4770      	bx	lr

08001918 <HAL_ADCEx_LevelOutOfWindow2Callback>:
 8001918:	4770      	bx	lr

0800191a <HAL_ADCEx_LevelOutOfWindow3Callback>:
 800191a:	4770      	bx	lr

0800191c <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef* hadc)
{
 800191c:	4770      	bx	lr
	...

08001920 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef* hadc, ADC_MultiModeTypeDef* multimode)
{
 8001920:	b530      	push	{r4, r5, lr}
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001922:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
 8001926:	2b01      	cmp	r3, #1
{
 8001928:	b09b      	sub	sp, #108	; 0x6c
 800192a:	4602      	mov	r2, r0
  __HAL_LOCK(hadc);
 800192c:	d066      	beq.n	80019fc <HAL_ADCEx_MultiModeConfigChannel+0xdc>
 800192e:	2301      	movs	r3, #1
 8001930:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
  
  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8001934:	4b32      	ldr	r3, [pc, #200]	; (8001a00 <HAL_ADCEx_MultiModeConfigChannel+0xe0>)
 8001936:	6800      	ldr	r0, [r0, #0]
 8001938:	4298      	cmp	r0, r3
 800193a:	bf0c      	ite	eq
 800193c:	f503 7380 	addeq.w	r3, r3, #256	; 0x100
 8001940:	2300      	movne	r3, #0
 8001942:	9301      	str	r3, [sp, #4]
  
  if (tmphadcSlave.Instance == NULL)
 8001944:	9801      	ldr	r0, [sp, #4]
 8001946:	b940      	cbnz	r0, 800195a <HAL_ADCEx_MultiModeConfigChannel+0x3a>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001948:	6d53      	ldr	r3, [r2, #84]	; 0x54
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800194a:	f882 0050 	strb.w	r0, [r2, #80]	; 0x50
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800194e:	f043 0320 	orr.w	r3, r3, #32
 8001952:	6553      	str	r3, [r2, #84]	; 0x54
    
    return HAL_ERROR;
 8001954:	2001      	movs	r0, #1
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
  
  /* Return function status */
  return tmp_hal_status;
} 
 8001956:	b01b      	add	sp, #108	; 0x6c
 8001958:	bd30      	pop	{r4, r5, pc}
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 800195a:	f7ff ffd7 	bl	800190c <LL_ADC_REG_IsConversionOngoing>
 800195e:	4603      	mov	r3, r0
  if ( (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL) 
 8001960:	6810      	ldr	r0, [r2, #0]
 8001962:	f7ff ffd3 	bl	800190c <LL_ADC_REG_IsConversionOngoing>
 8001966:	2800      	cmp	r0, #0
 8001968:	d142      	bne.n	80019f0 <HAL_ADCEx_MultiModeConfigChannel+0xd0>
    && (tmphadcSlave_conversion_on_going == 0UL) )
 800196a:	2b00      	cmp	r3, #0
 800196c:	d140      	bne.n	80019f0 <HAL_ADCEx_MultiModeConfigChannel+0xd0>
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 800196e:	680b      	ldr	r3, [r1, #0]
 8001970:	4c24      	ldr	r4, [pc, #144]	; (8001a04 <HAL_ADCEx_MultiModeConfigChannel+0xe4>)
 8001972:	b333      	cbz	r3, 80019c2 <HAL_ADCEx_MultiModeConfigChannel+0xa2>
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG, 
 8001974:	68a3      	ldr	r3, [r4, #8]
 8001976:	6848      	ldr	r0, [r1, #4]
 8001978:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 800197c:	4303      	orrs	r3, r0
 800197e:	f892 0030 	ldrb.w	r0, [r2, #48]	; 0x30
 8001982:	ea43 3340 	orr.w	r3, r3, r0, lsl #13
 8001986:	60a3      	str	r3, [r4, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001988:	481d      	ldr	r0, [pc, #116]	; (8001a00 <HAL_ADCEx_MultiModeConfigChannel+0xe0>)
 800198a:	f7ff ffbb 	bl	8001904 <LL_ADC_IsEnabled>
 800198e:	4603      	mov	r3, r0
 8001990:	481d      	ldr	r0, [pc, #116]	; (8001a08 <HAL_ADCEx_MultiModeConfigChannel+0xe8>)
 8001992:	f7ff ffb7 	bl	8001904 <LL_ADC_IsEnabled>
 8001996:	4303      	orrs	r3, r0
 8001998:	481c      	ldr	r0, [pc, #112]	; (8001a0c <HAL_ADCEx_MultiModeConfigChannel+0xec>)
 800199a:	f7ff ffb3 	bl	8001904 <LL_ADC_IsEnabled>
 800199e:	4318      	orrs	r0, r3
 80019a0:	d004      	beq.n	80019ac <HAL_ADCEx_MultiModeConfigChannel+0x8c>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80019a2:	2000      	movs	r0, #0
  __HAL_UNLOCK(hadc);
 80019a4:	2300      	movs	r3, #0
 80019a6:	f882 3050 	strb.w	r3, [r2, #80]	; 0x50
  return tmp_hal_status;
 80019aa:	e7d4      	b.n	8001956 <HAL_ADCEx_MultiModeConfigChannel+0x36>
          MODIFY_REG(tmpADC_Common->CCR,
 80019ac:	680b      	ldr	r3, [r1, #0]
 80019ae:	68a5      	ldr	r5, [r4, #8]
 80019b0:	6889      	ldr	r1, [r1, #8]
 80019b2:	430b      	orrs	r3, r1
 80019b4:	f425 6171 	bic.w	r1, r5, #3856	; 0xf10
 80019b8:	f021 010f 	bic.w	r1, r1, #15
 80019bc:	430b      	orrs	r3, r1
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80019be:	60a3      	str	r3, [r4, #8]
 80019c0:	e7f0      	b.n	80019a4 <HAL_ADCEx_MultiModeConfigChannel+0x84>
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 80019c2:	68a3      	ldr	r3, [r4, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80019c4:	480e      	ldr	r0, [pc, #56]	; (8001a00 <HAL_ADCEx_MultiModeConfigChannel+0xe0>)
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 80019c6:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 80019ca:	60a3      	str	r3, [r4, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80019cc:	f7ff ff9a 	bl	8001904 <LL_ADC_IsEnabled>
 80019d0:	4603      	mov	r3, r0
 80019d2:	480d      	ldr	r0, [pc, #52]	; (8001a08 <HAL_ADCEx_MultiModeConfigChannel+0xe8>)
 80019d4:	f7ff ff96 	bl	8001904 <LL_ADC_IsEnabled>
 80019d8:	4303      	orrs	r3, r0
 80019da:	480c      	ldr	r0, [pc, #48]	; (8001a0c <HAL_ADCEx_MultiModeConfigChannel+0xec>)
 80019dc:	f7ff ff92 	bl	8001904 <LL_ADC_IsEnabled>
 80019e0:	4318      	orrs	r0, r3
 80019e2:	d1de      	bne.n	80019a2 <HAL_ADCEx_MultiModeConfigChannel+0x82>
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80019e4:	68a3      	ldr	r3, [r4, #8]
 80019e6:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 80019ea:	f023 030f 	bic.w	r3, r3, #15
 80019ee:	e7e6      	b.n	80019be <HAL_ADCEx_MultiModeConfigChannel+0x9e>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80019f0:	6d53      	ldr	r3, [r2, #84]	; 0x54
 80019f2:	f043 0320 	orr.w	r3, r3, #32
 80019f6:	6553      	str	r3, [r2, #84]	; 0x54
    tmp_hal_status = HAL_ERROR;
 80019f8:	2001      	movs	r0, #1
 80019fa:	e7d3      	b.n	80019a4 <HAL_ADCEx_MultiModeConfigChannel+0x84>
  __HAL_LOCK(hadc);
 80019fc:	2002      	movs	r0, #2
 80019fe:	e7aa      	b.n	8001956 <HAL_ADCEx_MultiModeConfigChannel+0x36>
 8001a00:	50040000 	.word	0x50040000
 8001a04:	50040300 	.word	0x50040300
 8001a08:	50040100 	.word	0x50040100
 8001a0c:	50040200 	.word	0x50040200

08001a10 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001a10:	4a07      	ldr	r2, [pc, #28]	; (8001a30 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8001a12:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001a14:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001a18:	041b      	lsls	r3, r3, #16
 8001a1a:	0c1b      	lsrs	r3, r3, #16
 8001a1c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8001a20:	0200      	lsls	r0, r0, #8
 8001a22:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001a26:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value  =  (reg_value                                   |
 8001a2a:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8001a2c:	60d3      	str	r3, [r2, #12]
 8001a2e:	4770      	bx	lr
 8001a30:	e000ed00 	.word	0xe000ed00

08001a34 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001a34:	4b17      	ldr	r3, [pc, #92]	; (8001a94 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001a36:	b530      	push	{r4, r5, lr}
 8001a38:	68dc      	ldr	r4, [r3, #12]
 8001a3a:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001a3e:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001a42:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001a44:	2b04      	cmp	r3, #4
 8001a46:	bf28      	it	cs
 8001a48:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001a4a:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a4c:	f04f 0501 	mov.w	r5, #1
 8001a50:	fa05 f303 	lsl.w	r3, r5, r3
 8001a54:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001a58:	bf8c      	ite	hi
 8001a5a:	3c03      	subhi	r4, #3
 8001a5c:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a5e:	4019      	ands	r1, r3
 8001a60:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001a62:	fa05 f404 	lsl.w	r4, r5, r4
 8001a66:	3c01      	subs	r4, #1
 8001a68:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) < 0)
 8001a6a:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a6c:	ea42 0201 	orr.w	r2, r2, r1
 8001a70:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a74:	bfaf      	iteee	ge
 8001a76:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a7a:	f000 000f 	andlt.w	r0, r0, #15
 8001a7e:	4b06      	ldrlt	r3, [pc, #24]	; (8001a98 <HAL_NVIC_SetPriority+0x64>)
 8001a80:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a82:	bfa5      	ittet	ge
 8001a84:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
 8001a88:	b2d2      	uxtbge	r2, r2
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a8a:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a8c:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 8001a90:	bd30      	pop	{r4, r5, pc}
 8001a92:	bf00      	nop
 8001a94:	e000ed00 	.word	0xe000ed00
 8001a98:	e000ed14 	.word	0xe000ed14

08001a9c <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8001a9c:	0942      	lsrs	r2, r0, #5
 8001a9e:	2301      	movs	r3, #1
 8001aa0:	f000 001f 	and.w	r0, r0, #31
 8001aa4:	fa03 f000 	lsl.w	r0, r3, r0
 8001aa8:	4b01      	ldr	r3, [pc, #4]	; (8001ab0 <HAL_NVIC_EnableIRQ+0x14>)
 8001aaa:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8001aae:	4770      	bx	lr
 8001ab0:	e000e100 	.word	0xe000e100

08001ab4 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001ab4:	3801      	subs	r0, #1
 8001ab6:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8001aba:	d20a      	bcs.n	8001ad2 <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001abc:	4b06      	ldr	r3, [pc, #24]	; (8001ad8 <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001abe:	4a07      	ldr	r2, [pc, #28]	; (8001adc <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001ac0:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ac2:	21f0      	movs	r1, #240	; 0xf0
 8001ac4:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001ac8:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001aca:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001acc:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001ace:	601a      	str	r2, [r3, #0]
 8001ad0:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8001ad2:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8001ad4:	4770      	bx	lr
 8001ad6:	bf00      	nop
 8001ad8:	e000e010 	.word	0xe000e010
 8001adc:	e000ed00 	.word	0xe000ed00

08001ae0 <HAL_DMA_Abort_IT>:
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
  HAL_StatusTypeDef status = HAL_OK;

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001ae0:	f890 2025 	ldrb.w	r2, [r0, #37]	; 0x25
 8001ae4:	2a02      	cmp	r2, #2
{
 8001ae6:	b510      	push	{r4, lr}
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001ae8:	d003      	beq.n	8001af2 <HAL_DMA_Abort_IT+0x12>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001aea:	2204      	movs	r2, #4
 8001aec:	63c2      	str	r2, [r0, #60]	; 0x3c

    status = HAL_ERROR;
 8001aee:	2001      	movs	r0, #1
 8001af0:	bd10      	pop	{r4, pc}
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001af2:	6802      	ldr	r2, [r0, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8001af4:	6c04      	ldr	r4, [r0, #64]	; 0x40
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001af6:	6811      	ldr	r1, [r2, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001af8:	6b83      	ldr	r3, [r0, #56]	; 0x38
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001afa:	f021 010e 	bic.w	r1, r1, #14
 8001afe:	6011      	str	r1, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 8001b00:	6811      	ldr	r1, [r2, #0]
 8001b02:	f021 0101 	bic.w	r1, r1, #1
 8001b06:	6011      	str	r1, [r2, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8001b08:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8001b0a:	2101      	movs	r1, #1
 8001b0c:	f002 021c 	and.w	r2, r2, #28
 8001b10:	fa01 f202 	lsl.w	r2, r1, r2
 8001b14:	6062      	str	r2, [r4, #4]
    __HAL_UNLOCK(hdma);
 8001b16:	2400      	movs	r4, #0
    hdma->State = HAL_DMA_STATE_READY;
 8001b18:	f880 1025 	strb.w	r1, [r0, #37]	; 0x25
    __HAL_UNLOCK(hdma);
 8001b1c:	f880 4024 	strb.w	r4, [r0, #36]	; 0x24
    if(hdma->XferAbortCallback != NULL)
 8001b20:	b113      	cbz	r3, 8001b28 <HAL_DMA_Abort_IT+0x48>
    {
      hdma->XferAbortCallback(hdma);
 8001b22:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 8001b24:	4620      	mov	r0, r4
 8001b26:	bd10      	pop	{r4, pc}
 8001b28:	4618      	mov	r0, r3
    }
  }
  return status;
}
 8001b2a:	bd10      	pop	{r4, pc}

08001b2c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001b2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001b30:	b085      	sub	sp, #20
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001b32:	680b      	ldr	r3, [r1, #0]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b34:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8001ce0 <HAL_GPIO_Init+0x1b4>
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
        SYSCFG->EXTICR[position >> 2u] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8001b38:	4c67      	ldr	r4, [pc, #412]	; (8001cd8 <HAL_GPIO_Init+0x1ac>)
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001b3a:	9301      	str	r3, [sp, #4]
  uint32_t position = 0x00u;
 8001b3c:	2300      	movs	r3, #0
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001b3e:	9a01      	ldr	r2, [sp, #4]
 8001b40:	40da      	lsrs	r2, r3
 8001b42:	d102      	bne.n	8001b4a <HAL_GPIO_Init+0x1e>
      }
    }

    position++;
  }
}
 8001b44:	b005      	add	sp, #20
 8001b46:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001b4a:	2601      	movs	r6, #1
    if (iocurrent != 0x00u)
 8001b4c:	9a01      	ldr	r2, [sp, #4]
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001b4e:	409e      	lsls	r6, r3
    if (iocurrent != 0x00u)
 8001b50:	ea12 0e06 	ands.w	lr, r2, r6
 8001b54:	f000 80b1 	beq.w	8001cba <HAL_GPIO_Init+0x18e>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001b58:	684a      	ldr	r2, [r1, #4]
 8001b5a:	f022 0710 	bic.w	r7, r2, #16
 8001b5e:	2f02      	cmp	r7, #2
 8001b60:	d116      	bne.n	8001b90 <HAL_GPIO_Init+0x64>
        temp = GPIOx->AFR[position >> 3u];
 8001b62:	ea4f 09d3 	mov.w	r9, r3, lsr #3
 8001b66:	eb00 0989 	add.w	r9, r0, r9, lsl #2
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001b6a:	f003 0a07 	and.w	sl, r3, #7
        temp = GPIOx->AFR[position >> 3u];
 8001b6e:	f8d9 5020 	ldr.w	r5, [r9, #32]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001b72:	ea4f 0a8a 	mov.w	sl, sl, lsl #2
 8001b76:	f04f 0c0f 	mov.w	ip, #15
 8001b7a:	fa0c fc0a 	lsl.w	ip, ip, sl
 8001b7e:	ea25 0c0c 	bic.w	ip, r5, ip
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001b82:	690d      	ldr	r5, [r1, #16]
 8001b84:	fa05 f50a 	lsl.w	r5, r5, sl
 8001b88:	ea45 050c 	orr.w	r5, r5, ip
        GPIOx->AFR[position >> 3u] = temp;
 8001b8c:	f8c9 5020 	str.w	r5, [r9, #32]
 8001b90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001b94:	2503      	movs	r5, #3
      temp = GPIOx->MODER;
 8001b96:	f8d0 b000 	ldr.w	fp, [r0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001b9a:	fa05 f50c 	lsl.w	r5, r5, ip
 8001b9e:	43ed      	mvns	r5, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001ba0:	f002 0a03 	and.w	sl, r2, #3
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001ba4:	ea0b 0b05 	and.w	fp, fp, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001ba8:	fa0a f90c 	lsl.w	r9, sl, ip
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001bac:	3f01      	subs	r7, #1
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001bae:	ea49 090b 	orr.w	r9, r9, fp
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001bb2:	2f01      	cmp	r7, #1
      GPIOx->MODER = temp;
 8001bb4:	f8c0 9000 	str.w	r9, [r0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001bb8:	d811      	bhi.n	8001bde <HAL_GPIO_Init+0xb2>
        temp = GPIOx->OSPEEDR;
 8001bba:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001bbc:	ea05 0907 	and.w	r9, r5, r7
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001bc0:	68cf      	ldr	r7, [r1, #12]
 8001bc2:	fa07 f70c 	lsl.w	r7, r7, ip
 8001bc6:	ea47 0709 	orr.w	r7, r7, r9
        GPIOx->OSPEEDR = temp;
 8001bca:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 8001bcc:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001bce:	ea27 0906 	bic.w	r9, r7, r6
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8001bd2:	f3c2 1700 	ubfx	r7, r2, #4, #1
 8001bd6:	409f      	lsls	r7, r3
 8001bd8:	ea47 0709 	orr.w	r7, r7, r9
        GPIOx->OTYPER = temp;
 8001bdc:	6047      	str	r7, [r0, #4]
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8001bde:	f1ba 0f03 	cmp.w	sl, #3
 8001be2:	d107      	bne.n	8001bf4 <HAL_GPIO_Init+0xc8>
        temp = GPIOx->ASCR;
 8001be4:	6ac7      	ldr	r7, [r0, #44]	; 0x2c
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8001be6:	ea27 0606 	bic.w	r6, r7, r6
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 8001bea:	f3c2 07c0 	ubfx	r7, r2, #3, #1
 8001bee:	409f      	lsls	r7, r3
 8001bf0:	433e      	orrs	r6, r7
        GPIOx->ASCR = temp;
 8001bf2:	62c6      	str	r6, [r0, #44]	; 0x2c
      temp = GPIOx->PUPDR;
 8001bf4:	68c6      	ldr	r6, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8001bf6:	4035      	ands	r5, r6
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001bf8:	688e      	ldr	r6, [r1, #8]
 8001bfa:	fa06 f60c 	lsl.w	r6, r6, ip
 8001bfe:	4335      	orrs	r5, r6
      GPIOx->PUPDR = temp;
 8001c00:	60c5      	str	r5, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001c02:	00d5      	lsls	r5, r2, #3
 8001c04:	d559      	bpl.n	8001cba <HAL_GPIO_Init+0x18e>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c06:	f8d8 5060 	ldr.w	r5, [r8, #96]	; 0x60
 8001c0a:	f045 0501 	orr.w	r5, r5, #1
 8001c0e:	f8c8 5060 	str.w	r5, [r8, #96]	; 0x60
 8001c12:	f8d8 5060 	ldr.w	r5, [r8, #96]	; 0x60
 8001c16:	f023 0603 	bic.w	r6, r3, #3
 8001c1a:	f106 4680 	add.w	r6, r6, #1073741824	; 0x40000000
 8001c1e:	f005 0501 	and.w	r5, r5, #1
 8001c22:	f506 3680 	add.w	r6, r6, #65536	; 0x10000
 8001c26:	9503      	str	r5, [sp, #12]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001c28:	f003 0c03 	and.w	ip, r3, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c2c:	9d03      	ldr	r5, [sp, #12]
        temp = SYSCFG->EXTICR[position >> 2u];
 8001c2e:	68b5      	ldr	r5, [r6, #8]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001c30:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 8001c34:	270f      	movs	r7, #15
 8001c36:	fa07 f70c 	lsl.w	r7, r7, ip
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001c3a:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001c3e:	ea25 0707 	bic.w	r7, r5, r7
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001c42:	d03c      	beq.n	8001cbe <HAL_GPIO_Init+0x192>
 8001c44:	4d25      	ldr	r5, [pc, #148]	; (8001cdc <HAL_GPIO_Init+0x1b0>)
 8001c46:	42a8      	cmp	r0, r5
 8001c48:	d03b      	beq.n	8001cc2 <HAL_GPIO_Init+0x196>
 8001c4a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001c4e:	42a8      	cmp	r0, r5
 8001c50:	d039      	beq.n	8001cc6 <HAL_GPIO_Init+0x19a>
 8001c52:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001c56:	42a8      	cmp	r0, r5
 8001c58:	d037      	beq.n	8001cca <HAL_GPIO_Init+0x19e>
 8001c5a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001c5e:	42a8      	cmp	r0, r5
 8001c60:	d035      	beq.n	8001cce <HAL_GPIO_Init+0x1a2>
 8001c62:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001c66:	42a8      	cmp	r0, r5
 8001c68:	d033      	beq.n	8001cd2 <HAL_GPIO_Init+0x1a6>
 8001c6a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001c6e:	42a8      	cmp	r0, r5
 8001c70:	bf14      	ite	ne
 8001c72:	2507      	movne	r5, #7
 8001c74:	2506      	moveq	r5, #6
 8001c76:	fa05 f50c 	lsl.w	r5, r5, ip
 8001c7a:	433d      	orrs	r5, r7
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001c7c:	60b5      	str	r5, [r6, #8]
        temp = EXTI->IMR1;
 8001c7e:	6825      	ldr	r5, [r4, #0]
        temp &= ~(iocurrent);
 8001c80:	ea6f 060e 	mvn.w	r6, lr
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001c84:	03d7      	lsls	r7, r2, #15
        temp &= ~(iocurrent);
 8001c86:	bf54      	ite	pl
 8001c88:	4035      	andpl	r5, r6
          temp |= iocurrent;
 8001c8a:	ea4e 0505 	orrmi.w	r5, lr, r5
        EXTI->IMR1 = temp;
 8001c8e:	6025      	str	r5, [r4, #0]
        temp = EXTI->EMR1;
 8001c90:	6865      	ldr	r5, [r4, #4]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001c92:	0397      	lsls	r7, r2, #14
        temp &= ~(iocurrent);
 8001c94:	bf54      	ite	pl
 8001c96:	4035      	andpl	r5, r6
          temp |= iocurrent;
 8001c98:	ea4e 0505 	orrmi.w	r5, lr, r5
        EXTI->EMR1 = temp;
 8001c9c:	6065      	str	r5, [r4, #4]
        temp = EXTI->RTSR1;
 8001c9e:	68a5      	ldr	r5, [r4, #8]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001ca0:	02d7      	lsls	r7, r2, #11
        temp &= ~(iocurrent);
 8001ca2:	bf54      	ite	pl
 8001ca4:	4035      	andpl	r5, r6
          temp |= iocurrent;
 8001ca6:	ea4e 0505 	orrmi.w	r5, lr, r5
        EXTI->RTSR1 = temp;
 8001caa:	60a5      	str	r5, [r4, #8]
        temp = EXTI->FTSR1;
 8001cac:	68e5      	ldr	r5, [r4, #12]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001cae:	0292      	lsls	r2, r2, #10
        temp &= ~(iocurrent);
 8001cb0:	bf54      	ite	pl
 8001cb2:	4035      	andpl	r5, r6
          temp |= iocurrent;
 8001cb4:	ea4e 0505 	orrmi.w	r5, lr, r5
        EXTI->FTSR1 = temp;
 8001cb8:	60e5      	str	r5, [r4, #12]
    position++;
 8001cba:	3301      	adds	r3, #1
 8001cbc:	e73f      	b.n	8001b3e <HAL_GPIO_Init+0x12>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001cbe:	2500      	movs	r5, #0
 8001cc0:	e7d9      	b.n	8001c76 <HAL_GPIO_Init+0x14a>
 8001cc2:	2501      	movs	r5, #1
 8001cc4:	e7d7      	b.n	8001c76 <HAL_GPIO_Init+0x14a>
 8001cc6:	2502      	movs	r5, #2
 8001cc8:	e7d5      	b.n	8001c76 <HAL_GPIO_Init+0x14a>
 8001cca:	2503      	movs	r5, #3
 8001ccc:	e7d3      	b.n	8001c76 <HAL_GPIO_Init+0x14a>
 8001cce:	2504      	movs	r5, #4
 8001cd0:	e7d1      	b.n	8001c76 <HAL_GPIO_Init+0x14a>
 8001cd2:	2505      	movs	r5, #5
 8001cd4:	e7cf      	b.n	8001c76 <HAL_GPIO_Init+0x14a>
 8001cd6:	bf00      	nop
 8001cd8:	40010400 	.word	0x40010400
 8001cdc:	48000400 	.word	0x48000400
 8001ce0:	40021000 	.word	0x40021000

08001ce4 <I2C_Flush_TXDR>:
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8001ce4:	6803      	ldr	r3, [r0, #0]
 8001ce6:	699a      	ldr	r2, [r3, #24]
 8001ce8:	0791      	lsls	r1, r2, #30
  {
    hi2c->Instance->TXDR = 0x00U;
 8001cea:	bf44      	itt	mi
 8001cec:	2200      	movmi	r2, #0
 8001cee:	629a      	strmi	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001cf0:	699a      	ldr	r2, [r3, #24]
 8001cf2:	07d2      	lsls	r2, r2, #31
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8001cf4:	bf5e      	ittt	pl
 8001cf6:	699a      	ldrpl	r2, [r3, #24]
 8001cf8:	f042 0201 	orrpl.w	r2, r2, #1
 8001cfc:	619a      	strpl	r2, [r3, #24]
 8001cfe:	4770      	bx	lr

08001d00 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_READ Generate Restart for read request.
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode, uint32_t Request)
{
 8001d00:	b530      	push	{r4, r5, lr}
 8001d02:	9c03      	ldr	r4, [sp, #12]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 8001d04:	6805      	ldr	r5, [r0, #0]
 8001d06:	4323      	orrs	r3, r4
 8001d08:	0d64      	lsrs	r4, r4, #21
 8001d0a:	f404 6480 	and.w	r4, r4, #1024	; 0x400
 8001d0e:	f044 747f 	orr.w	r4, r4, #66846720	; 0x3fc0000
 8001d12:	f444 3458 	orr.w	r4, r4, #221184	; 0x36000
 8001d16:	6868      	ldr	r0, [r5, #4]
 8001d18:	f3c1 0109 	ubfx	r1, r1, #0, #10
 8001d1c:	f444 747f 	orr.w	r4, r4, #1020	; 0x3fc
 8001d20:	4319      	orrs	r1, r3
 8001d22:	f044 0403 	orr.w	r4, r4, #3
 8001d26:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8001d2a:	ea20 0404 	bic.w	r4, r0, r4
 8001d2e:	4321      	orrs	r1, r4
 8001d30:	6069      	str	r1, [r5, #4]
 8001d32:	bd30      	pop	{r4, r5, pc}

08001d34 <I2C_Disable_IRQ>:
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
  uint32_t tmpisr = 0U;

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8001d34:	f011 0301 	ands.w	r3, r1, #1
 8001d38:	d007      	beq.n	8001d4a <I2C_Disable_IRQ+0x16>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8001d3a:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8001d3e:	f003 0328 	and.w	r3, r3, #40	; 0x28
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8001d42:	2b28      	cmp	r3, #40	; 0x28
 8001d44:	bf0c      	ite	eq
 8001d46:	2342      	moveq	r3, #66	; 0x42
 8001d48:	23f2      	movne	r3, #242	; 0xf2
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8001d4a:	078a      	lsls	r2, r1, #30
 8001d4c:	d509      	bpl.n	8001d62 <I2C_Disable_IRQ+0x2e>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8001d4e:	f890 2041 	ldrb.w	r2, [r0, #65]	; 0x41
 8001d52:	f002 0228 	and.w	r2, r2, #40	; 0x28
 8001d56:	2a28      	cmp	r2, #40	; 0x28
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 8001d58:	bf0c      	ite	eq
 8001d5a:	f043 0344 	orreq.w	r3, r3, #68	; 0x44
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8001d5e:	f043 03f4 	orrne.w	r3, r3, #244	; 0xf4
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8001d62:	074a      	lsls	r2, r1, #29
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
  }

  if ((InterruptRequest & I2C_XFER_ERROR_IT) == I2C_XFER_ERROR_IT)
 8001d64:	f001 0211 	and.w	r2, r1, #17
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8001d68:	bf48      	it	mi
 8001d6a:	f043 03b8 	orrmi.w	r3, r3, #184	; 0xb8
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
  }

  if ((InterruptRequest & I2C_XFER_CPLT_IT) == I2C_XFER_CPLT_IT)
 8001d6e:	f001 0112 	and.w	r1, r1, #18
  if ((InterruptRequest & I2C_XFER_ERROR_IT) == I2C_XFER_ERROR_IT)
 8001d72:	2a11      	cmp	r2, #17
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8001d74:	bf08      	it	eq
 8001d76:	f043 0390 	orreq.w	r3, r3, #144	; 0x90
  if ((InterruptRequest & I2C_XFER_CPLT_IT) == I2C_XFER_CPLT_IT)
 8001d7a:	2912      	cmp	r1, #18
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8001d7c:	6801      	ldr	r1, [r0, #0]
 8001d7e:	680a      	ldr	r2, [r1, #0]
    tmpisr |= I2C_IT_TCI;
 8001d80:	bf08      	it	eq
 8001d82:	f043 0360 	orreq.w	r3, r3, #96	; 0x60
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8001d86:	ea22 0303 	bic.w	r3, r2, r3
 8001d8a:	600b      	str	r3, [r1, #0]
 8001d8c:	4770      	bx	lr

08001d8e <I2C_WaitOnFlagUntilTimeout>:
{
 8001d8e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001d92:	9f06      	ldr	r7, [sp, #24]
 8001d94:	4604      	mov	r4, r0
 8001d96:	4688      	mov	r8, r1
 8001d98:	4616      	mov	r6, r2
 8001d9a:	461d      	mov	r5, r3
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001d9c:	6822      	ldr	r2, [r4, #0]
 8001d9e:	6993      	ldr	r3, [r2, #24]
 8001da0:	ea38 0303 	bics.w	r3, r8, r3
 8001da4:	bf0c      	ite	eq
 8001da6:	2301      	moveq	r3, #1
 8001da8:	2300      	movne	r3, #0
 8001daa:	42b3      	cmp	r3, r6
 8001dac:	d002      	beq.n	8001db4 <I2C_WaitOnFlagUntilTimeout+0x26>
  return HAL_OK;
 8001dae:	2000      	movs	r0, #0
}
 8001db0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (Timeout != HAL_MAX_DELAY)
 8001db4:	1c6b      	adds	r3, r5, #1
 8001db6:	d0f2      	beq.n	8001d9e <I2C_WaitOnFlagUntilTimeout+0x10>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001db8:	f7ff f8ba 	bl	8000f30 <HAL_GetTick>
 8001dbc:	1bc0      	subs	r0, r0, r7
 8001dbe:	4285      	cmp	r5, r0
 8001dc0:	d301      	bcc.n	8001dc6 <I2C_WaitOnFlagUntilTimeout+0x38>
 8001dc2:	2d00      	cmp	r5, #0
 8001dc4:	d1ea      	bne.n	8001d9c <I2C_WaitOnFlagUntilTimeout+0xe>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001dc6:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8001dc8:	f043 0320 	orr.w	r3, r3, #32
 8001dcc:	6463      	str	r3, [r4, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8001dce:	2320      	movs	r3, #32
 8001dd0:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8001dd4:	2300      	movs	r3, #0
 8001dd6:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 8001dda:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8001dde:	2001      	movs	r0, #1
 8001de0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08001de4 <I2C_IsAcknowledgeFailed>:
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001de4:	6803      	ldr	r3, [r0, #0]
{
 8001de6:	b570      	push	{r4, r5, r6, lr}
 8001de8:	4604      	mov	r4, r0
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001dea:	6998      	ldr	r0, [r3, #24]
 8001dec:	f010 0010 	ands.w	r0, r0, #16
{
 8001df0:	460d      	mov	r5, r1
 8001df2:	4616      	mov	r6, r2
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001df4:	d116      	bne.n	8001e24 <I2C_IsAcknowledgeFailed+0x40>
 8001df6:	bd70      	pop	{r4, r5, r6, pc}
      if (Timeout != HAL_MAX_DELAY)
 8001df8:	1c69      	adds	r1, r5, #1
 8001dfa:	d014      	beq.n	8001e26 <I2C_IsAcknowledgeFailed+0x42>
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001dfc:	f7ff f898 	bl	8000f30 <HAL_GetTick>
 8001e00:	1b80      	subs	r0, r0, r6
 8001e02:	4285      	cmp	r5, r0
 8001e04:	d300      	bcc.n	8001e08 <I2C_IsAcknowledgeFailed+0x24>
 8001e06:	b96d      	cbnz	r5, 8001e24 <I2C_IsAcknowledgeFailed+0x40>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001e08:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8001e0a:	f043 0320 	orr.w	r3, r3, #32
 8001e0e:	6463      	str	r3, [r4, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8001e10:	2320      	movs	r3, #32
 8001e12:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001e16:	2300      	movs	r3, #0
 8001e18:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    __HAL_UNLOCK(hi2c);
 8001e1c:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
    return HAL_ERROR;
 8001e20:	2001      	movs	r0, #1
}
 8001e22:	bd70      	pop	{r4, r5, r6, pc}
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001e24:	6823      	ldr	r3, [r4, #0]
 8001e26:	6999      	ldr	r1, [r3, #24]
 8001e28:	068a      	lsls	r2, r1, #26
 8001e2a:	d5e5      	bpl.n	8001df8 <I2C_IsAcknowledgeFailed+0x14>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001e2c:	2210      	movs	r2, #16
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001e2e:	2520      	movs	r5, #32
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001e30:	61da      	str	r2, [r3, #28]
    I2C_Flush_TXDR(hi2c);
 8001e32:	4620      	mov	r0, r4
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001e34:	61dd      	str	r5, [r3, #28]
    I2C_Flush_TXDR(hi2c);
 8001e36:	f7ff ff55 	bl	8001ce4 <I2C_Flush_TXDR>
    I2C_RESET_CR2(hi2c);
 8001e3a:	6822      	ldr	r2, [r4, #0]
 8001e3c:	6853      	ldr	r3, [r2, #4]
 8001e3e:	f023 73ff 	bic.w	r3, r3, #33423360	; 0x1fe0000
 8001e42:	f423 338b 	bic.w	r3, r3, #71168	; 0x11600
 8001e46:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
 8001e4a:	f023 0301 	bic.w	r3, r3, #1
 8001e4e:	6053      	str	r3, [r2, #4]
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8001e50:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8001e52:	f043 0304 	orr.w	r3, r3, #4
 8001e56:	6463      	str	r3, [r4, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8001e58:	f884 5041 	strb.w	r5, [r4, #65]	; 0x41
 8001e5c:	e7db      	b.n	8001e16 <I2C_IsAcknowledgeFailed+0x32>

08001e5e <I2C_WaitOnTXISFlagUntilTimeout>:
{
 8001e5e:	b570      	push	{r4, r5, r6, lr}
 8001e60:	4604      	mov	r4, r0
 8001e62:	460d      	mov	r5, r1
 8001e64:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8001e66:	6823      	ldr	r3, [r4, #0]
 8001e68:	699b      	ldr	r3, [r3, #24]
 8001e6a:	079b      	lsls	r3, r3, #30
 8001e6c:	d501      	bpl.n	8001e72 <I2C_WaitOnTXISFlagUntilTimeout+0x14>
  return HAL_OK;
 8001e6e:	2000      	movs	r0, #0
 8001e70:	bd70      	pop	{r4, r5, r6, pc}
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8001e72:	4632      	mov	r2, r6
 8001e74:	4629      	mov	r1, r5
 8001e76:	4620      	mov	r0, r4
 8001e78:	f7ff ffb4 	bl	8001de4 <I2C_IsAcknowledgeFailed>
 8001e7c:	b9a0      	cbnz	r0, 8001ea8 <I2C_WaitOnTXISFlagUntilTimeout+0x4a>
    if (Timeout != HAL_MAX_DELAY)
 8001e7e:	1c6a      	adds	r2, r5, #1
 8001e80:	d0f1      	beq.n	8001e66 <I2C_WaitOnTXISFlagUntilTimeout+0x8>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001e82:	f7ff f855 	bl	8000f30 <HAL_GetTick>
 8001e86:	1b80      	subs	r0, r0, r6
 8001e88:	4285      	cmp	r5, r0
 8001e8a:	d301      	bcc.n	8001e90 <I2C_WaitOnTXISFlagUntilTimeout+0x32>
 8001e8c:	2d00      	cmp	r5, #0
 8001e8e:	d1ea      	bne.n	8001e66 <I2C_WaitOnTXISFlagUntilTimeout+0x8>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001e90:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8001e92:	f043 0320 	orr.w	r3, r3, #32
 8001e96:	6463      	str	r3, [r4, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8001e98:	2320      	movs	r3, #32
 8001e9a:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8001e9e:	2300      	movs	r3, #0
 8001ea0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 8001ea4:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
      return HAL_ERROR;
 8001ea8:	2001      	movs	r0, #1
}
 8001eaa:	bd70      	pop	{r4, r5, r6, pc}

08001eac <I2C_RequestMemoryWrite>:
{
 8001eac:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8001eae:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8001eb0:	461f      	mov	r7, r3
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8001eb2:	4b16      	ldr	r3, [pc, #88]	; (8001f0c <I2C_RequestMemoryWrite+0x60>)
 8001eb4:	9300      	str	r3, [sp, #0]
{
 8001eb6:	4605      	mov	r5, r0
 8001eb8:	4614      	mov	r4, r2
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8001eba:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001ebe:	b2fa      	uxtb	r2, r7
 8001ec0:	f7ff ff1e 	bl	8001d00 <I2C_TransferConfig>
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001ec4:	4632      	mov	r2, r6
 8001ec6:	9908      	ldr	r1, [sp, #32]
 8001ec8:	4628      	mov	r0, r5
 8001eca:	f7ff ffc8 	bl	8001e5e <I2C_WaitOnTXISFlagUntilTimeout>
 8001ece:	b110      	cbz	r0, 8001ed6 <I2C_RequestMemoryWrite+0x2a>
    return HAL_ERROR;
 8001ed0:	2001      	movs	r0, #1
}
 8001ed2:	b003      	add	sp, #12
 8001ed4:	bdf0      	pop	{r4, r5, r6, r7, pc}
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8001ed6:	2f01      	cmp	r7, #1
 8001ed8:	682b      	ldr	r3, [r5, #0]
 8001eda:	d10c      	bne.n	8001ef6 <I2C_RequestMemoryWrite+0x4a>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001edc:	b2e4      	uxtb	r4, r4
 8001ede:	629c      	str	r4, [r3, #40]	; 0x28
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8001ee0:	9b08      	ldr	r3, [sp, #32]
 8001ee2:	9600      	str	r6, [sp, #0]
 8001ee4:	2200      	movs	r2, #0
 8001ee6:	2180      	movs	r1, #128	; 0x80
 8001ee8:	4628      	mov	r0, r5
 8001eea:	f7ff ff50 	bl	8001d8e <I2C_WaitOnFlagUntilTimeout>
    return HAL_ERROR;
 8001eee:	3000      	adds	r0, #0
 8001ef0:	bf18      	it	ne
 8001ef2:	2001      	movne	r0, #1
 8001ef4:	e7ed      	b.n	8001ed2 <I2C_RequestMemoryWrite+0x26>
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8001ef6:	0a22      	lsrs	r2, r4, #8
 8001ef8:	629a      	str	r2, [r3, #40]	; 0x28
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001efa:	9908      	ldr	r1, [sp, #32]
 8001efc:	4632      	mov	r2, r6
 8001efe:	4628      	mov	r0, r5
 8001f00:	f7ff ffad 	bl	8001e5e <I2C_WaitOnTXISFlagUntilTimeout>
 8001f04:	2800      	cmp	r0, #0
 8001f06:	d1e3      	bne.n	8001ed0 <I2C_RequestMemoryWrite+0x24>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001f08:	682b      	ldr	r3, [r5, #0]
 8001f0a:	e7e7      	b.n	8001edc <I2C_RequestMemoryWrite+0x30>
 8001f0c:	80002000 	.word	0x80002000

08001f10 <I2C_WaitOnSTOPFlagUntilTimeout>:
{
 8001f10:	b570      	push	{r4, r5, r6, lr}
 8001f12:	4604      	mov	r4, r0
 8001f14:	460d      	mov	r5, r1
 8001f16:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001f18:	6823      	ldr	r3, [r4, #0]
 8001f1a:	699b      	ldr	r3, [r3, #24]
 8001f1c:	069b      	lsls	r3, r3, #26
 8001f1e:	d501      	bpl.n	8001f24 <I2C_WaitOnSTOPFlagUntilTimeout+0x14>
  return HAL_OK;
 8001f20:	2000      	movs	r0, #0
 8001f22:	bd70      	pop	{r4, r5, r6, pc}
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8001f24:	4632      	mov	r2, r6
 8001f26:	4629      	mov	r1, r5
 8001f28:	4620      	mov	r0, r4
 8001f2a:	f7ff ff5b 	bl	8001de4 <I2C_IsAcknowledgeFailed>
 8001f2e:	b990      	cbnz	r0, 8001f56 <I2C_WaitOnSTOPFlagUntilTimeout+0x46>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001f30:	f7fe fffe 	bl	8000f30 <HAL_GetTick>
 8001f34:	1b80      	subs	r0, r0, r6
 8001f36:	4285      	cmp	r5, r0
 8001f38:	d301      	bcc.n	8001f3e <I2C_WaitOnSTOPFlagUntilTimeout+0x2e>
 8001f3a:	2d00      	cmp	r5, #0
 8001f3c:	d1ec      	bne.n	8001f18 <I2C_WaitOnSTOPFlagUntilTimeout+0x8>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001f3e:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8001f40:	f043 0320 	orr.w	r3, r3, #32
 8001f44:	6463      	str	r3, [r4, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8001f46:	2320      	movs	r3, #32
 8001f48:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8001f4c:	2300      	movs	r3, #0
 8001f4e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 8001f52:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
      return HAL_ERROR;
 8001f56:	2001      	movs	r0, #1
}
 8001f58:	bd70      	pop	{r4, r5, r6, pc}

08001f5a <HAL_I2C_Init>:
{
 8001f5a:	b510      	push	{r4, lr}
  if (hi2c == NULL)
 8001f5c:	4604      	mov	r4, r0
 8001f5e:	2800      	cmp	r0, #0
 8001f60:	d04a      	beq.n	8001ff8 <HAL_I2C_Init+0x9e>
  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001f62:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8001f66:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001f6a:	b91b      	cbnz	r3, 8001f74 <HAL_I2C_Init+0x1a>
    hi2c->Lock = HAL_UNLOCKED;
 8001f6c:	f880 2040 	strb.w	r2, [r0, #64]	; 0x40
    HAL_I2C_MspInit(hi2c);
 8001f70:	f002 f862 	bl	8004038 <HAL_I2C_MspInit>
  hi2c->State = HAL_I2C_STATE_BUSY;
 8001f74:	2324      	movs	r3, #36	; 0x24
 8001f76:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  __HAL_I2C_DISABLE(hi2c);
 8001f7a:	6823      	ldr	r3, [r4, #0]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001f7c:	68e1      	ldr	r1, [r4, #12]
  __HAL_I2C_DISABLE(hi2c);
 8001f7e:	681a      	ldr	r2, [r3, #0]
 8001f80:	f022 0201 	bic.w	r2, r2, #1
 8001f84:	601a      	str	r2, [r3, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001f86:	6862      	ldr	r2, [r4, #4]
 8001f88:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001f8c:	611a      	str	r2, [r3, #16]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001f8e:	689a      	ldr	r2, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001f90:	2901      	cmp	r1, #1
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001f92:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001f96:	609a      	str	r2, [r3, #8]
 8001f98:	68a2      	ldr	r2, [r4, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001f9a:	d124      	bne.n	8001fe6 <HAL_I2C_Init+0x8c>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001f9c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001fa0:	609a      	str	r2, [r3, #8]
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001fa2:	685a      	ldr	r2, [r3, #4]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8001fa4:	6961      	ldr	r1, [r4, #20]
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001fa6:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 8001faa:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001fae:	605a      	str	r2, [r3, #4]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001fb0:	68da      	ldr	r2, [r3, #12]
 8001fb2:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001fb6:	60da      	str	r2, [r3, #12]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8001fb8:	6922      	ldr	r2, [r4, #16]
 8001fba:	430a      	orrs	r2, r1
 8001fbc:	69a1      	ldr	r1, [r4, #24]
 8001fbe:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8001fc2:	60da      	str	r2, [r3, #12]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001fc4:	6a21      	ldr	r1, [r4, #32]
 8001fc6:	69e2      	ldr	r2, [r4, #28]
 8001fc8:	430a      	orrs	r2, r1
 8001fca:	601a      	str	r2, [r3, #0]
  __HAL_I2C_ENABLE(hi2c);
 8001fcc:	681a      	ldr	r2, [r3, #0]
 8001fce:	f042 0201 	orr.w	r2, r2, #1
 8001fd2:	601a      	str	r2, [r3, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001fd4:	2000      	movs	r0, #0
  hi2c->State = HAL_I2C_STATE_READY;
 8001fd6:	2320      	movs	r3, #32
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001fd8:	6460      	str	r0, [r4, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001fda:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8001fde:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001fe0:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
  return HAL_OK;
 8001fe4:	bd10      	pop	{r4, pc}
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001fe6:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001fea:	2902      	cmp	r1, #2
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001fec:	609a      	str	r2, [r3, #8]
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8001fee:	bf04      	itt	eq
 8001ff0:	f44f 6200 	moveq.w	r2, #2048	; 0x800
 8001ff4:	605a      	streq	r2, [r3, #4]
 8001ff6:	e7d4      	b.n	8001fa2 <HAL_I2C_Init+0x48>
    return HAL_ERROR;
 8001ff8:	2001      	movs	r0, #1
}
 8001ffa:	bd10      	pop	{r4, pc}

08001ffc <HAL_I2C_Mem_Write>:
{
 8001ffc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002000:	469b      	mov	fp, r3
  if (hi2c->State == HAL_I2C_STATE_READY)
 8002002:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
{
 8002006:	b085      	sub	sp, #20
  if (hi2c->State == HAL_I2C_STATE_READY)
 8002008:	2b20      	cmp	r3, #32
{
 800200a:	4604      	mov	r4, r0
 800200c:	460f      	mov	r7, r1
 800200e:	9203      	str	r2, [sp, #12]
 8002010:	f8bd a03c 	ldrh.w	sl, [sp, #60]	; 0x3c
 8002014:	f8dd 8040 	ldr.w	r8, [sp, #64]	; 0x40
  if (hi2c->State == HAL_I2C_STATE_READY)
 8002018:	f040 80a5 	bne.w	8002166 <HAL_I2C_Mem_Write+0x16a>
    if ((pData == NULL) || (Size == 0U))
 800201c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800201e:	b113      	cbz	r3, 8002026 <HAL_I2C_Mem_Write+0x2a>
 8002020:	f1ba 0f00 	cmp.w	sl, #0
 8002024:	d106      	bne.n	8002034 <HAL_I2C_Mem_Write+0x38>
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8002026:	f44f 7300 	mov.w	r3, #512	; 0x200
 800202a:	6463      	str	r3, [r4, #68]	; 0x44
      return HAL_ERROR;
 800202c:	2001      	movs	r0, #1
}
 800202e:	b005      	add	sp, #20
 8002030:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    __HAL_LOCK(hi2c);
 8002034:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8002038:	2b01      	cmp	r3, #1
 800203a:	f000 8094 	beq.w	8002166 <HAL_I2C_Mem_Write+0x16a>
 800203e:	2501      	movs	r5, #1
 8002040:	f880 5040 	strb.w	r5, [r0, #64]	; 0x40
    tickstart = HAL_GetTick();
 8002044:	f7fe ff74 	bl	8000f30 <HAL_GetTick>
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002048:	2319      	movs	r3, #25
 800204a:	9000      	str	r0, [sp, #0]
    tickstart = HAL_GetTick();
 800204c:	4606      	mov	r6, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800204e:	462a      	mov	r2, r5
 8002050:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002054:	4620      	mov	r0, r4
 8002056:	f7ff fe9a 	bl	8001d8e <I2C_WaitOnFlagUntilTimeout>
 800205a:	4681      	mov	r9, r0
 800205c:	2800      	cmp	r0, #0
 800205e:	d1e5      	bne.n	800202c <HAL_I2C_Mem_Write+0x30>
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002060:	2321      	movs	r3, #33	; 0x21
 8002062:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002066:	2340      	movs	r3, #64	; 0x40
 8002068:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    hi2c->pBuffPtr  = pData;
 800206c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800206e:	6460      	str	r0, [r4, #68]	; 0x44
    hi2c->pBuffPtr  = pData;
 8002070:	6263      	str	r3, [r4, #36]	; 0x24
    hi2c->XferISR   = NULL;
 8002072:	6360      	str	r0, [r4, #52]	; 0x34
    hi2c->XferCount = Size;
 8002074:	f8a4 a02a 	strh.w	sl, [r4, #42]	; 0x2a
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002078:	9601      	str	r6, [sp, #4]
 800207a:	f8cd 8000 	str.w	r8, [sp]
 800207e:	465b      	mov	r3, fp
 8002080:	9a03      	ldr	r2, [sp, #12]
 8002082:	4639      	mov	r1, r7
 8002084:	4620      	mov	r0, r4
 8002086:	f7ff ff11 	bl	8001eac <I2C_RequestMemoryWrite>
 800208a:	b110      	cbz	r0, 8002092 <HAL_I2C_Mem_Write+0x96>
      __HAL_UNLOCK(hi2c);
 800208c:	f884 9040 	strb.w	r9, [r4, #64]	; 0x40
 8002090:	e7cc      	b.n	800202c <HAL_I2C_Mem_Write+0x30>
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002092:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8002094:	b29b      	uxth	r3, r3
 8002096:	2bff      	cmp	r3, #255	; 0xff
 8002098:	d955      	bls.n	8002146 <HAL_I2C_Mem_Write+0x14a>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800209a:	22ff      	movs	r2, #255	; 0xff
 800209c:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800209e:	9000      	str	r0, [sp, #0]
 80020a0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80020a4:	4639      	mov	r1, r7
 80020a6:	4620      	mov	r0, r4
 80020a8:	f7ff fe2a 	bl	8001d00 <I2C_TransferConfig>
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80020ac:	4632      	mov	r2, r6
 80020ae:	4641      	mov	r1, r8
 80020b0:	4620      	mov	r0, r4
 80020b2:	f7ff fed4 	bl	8001e5e <I2C_WaitOnTXISFlagUntilTimeout>
 80020b6:	2800      	cmp	r0, #0
 80020b8:	d1b8      	bne.n	800202c <HAL_I2C_Mem_Write+0x30>
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80020ba:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80020bc:	6822      	ldr	r2, [r4, #0]
 80020be:	f813 1b01 	ldrb.w	r1, [r3], #1
 80020c2:	6291      	str	r1, [r2, #40]	; 0x28
      hi2c->pBuffPtr++;
 80020c4:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferCount--;
 80020c6:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 80020c8:	8d22      	ldrh	r2, [r4, #40]	; 0x28
      hi2c->XferCount--;
 80020ca:	3b01      	subs	r3, #1
 80020cc:	b29b      	uxth	r3, r3
 80020ce:	8563      	strh	r3, [r4, #42]	; 0x2a
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80020d0:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 80020d2:	3a01      	subs	r2, #1
 80020d4:	b292      	uxth	r2, r2
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80020d6:	b29b      	uxth	r3, r3
      hi2c->XferSize--;
 80020d8:	8522      	strh	r2, [r4, #40]	; 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80020da:	b1ab      	cbz	r3, 8002108 <HAL_I2C_Mem_Write+0x10c>
 80020dc:	b9a2      	cbnz	r2, 8002108 <HAL_I2C_Mem_Write+0x10c>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80020de:	9600      	str	r6, [sp, #0]
 80020e0:	4643      	mov	r3, r8
 80020e2:	2180      	movs	r1, #128	; 0x80
 80020e4:	4620      	mov	r0, r4
 80020e6:	f7ff fe52 	bl	8001d8e <I2C_WaitOnFlagUntilTimeout>
 80020ea:	2800      	cmp	r0, #0
 80020ec:	d19e      	bne.n	800202c <HAL_I2C_Mem_Write+0x30>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80020ee:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80020f0:	b29b      	uxth	r3, r3
 80020f2:	2bff      	cmp	r3, #255	; 0xff
 80020f4:	d92f      	bls.n	8002156 <HAL_I2C_Mem_Write+0x15a>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80020f6:	22ff      	movs	r2, #255	; 0xff
 80020f8:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80020fa:	9000      	str	r0, [sp, #0]
 80020fc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8002100:	4639      	mov	r1, r7
 8002102:	4620      	mov	r0, r4
 8002104:	f7ff fdfc 	bl	8001d00 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U);
 8002108:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800210a:	b29b      	uxth	r3, r3
 800210c:	2b00      	cmp	r3, #0
 800210e:	d1cd      	bne.n	80020ac <HAL_I2C_Mem_Write+0xb0>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002110:	4632      	mov	r2, r6
 8002112:	4641      	mov	r1, r8
 8002114:	4620      	mov	r0, r4
 8002116:	f7ff fefb 	bl	8001f10 <I2C_WaitOnSTOPFlagUntilTimeout>
 800211a:	2800      	cmp	r0, #0
 800211c:	d186      	bne.n	800202c <HAL_I2C_Mem_Write+0x30>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800211e:	6823      	ldr	r3, [r4, #0]
 8002120:	2120      	movs	r1, #32
 8002122:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 8002124:	685a      	ldr	r2, [r3, #4]
 8002126:	f022 72ff 	bic.w	r2, r2, #33423360	; 0x1fe0000
 800212a:	f422 328b 	bic.w	r2, r2, #71168	; 0x11600
 800212e:	f422 72ff 	bic.w	r2, r2, #510	; 0x1fe
 8002132:	f022 0201 	bic.w	r2, r2, #1
 8002136:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8002138:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 800213c:	f884 0040 	strb.w	r0, [r4, #64]	; 0x40
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002140:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
    return HAL_OK;
 8002144:	e773      	b.n	800202e <HAL_I2C_Mem_Write+0x32>
      hi2c->XferSize = hi2c->XferCount;
 8002146:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8002148:	9000      	str	r0, [sp, #0]
      hi2c->XferSize = hi2c->XferCount;
 800214a:	b292      	uxth	r2, r2
 800214c:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800214e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002152:	b2d2      	uxtb	r2, r2
 8002154:	e7a6      	b.n	80020a4 <HAL_I2C_Mem_Write+0xa8>
          hi2c->XferSize = hi2c->XferCount;
 8002156:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8002158:	9000      	str	r0, [sp, #0]
          hi2c->XferSize = hi2c->XferCount;
 800215a:	b292      	uxth	r2, r2
 800215c:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800215e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002162:	b2d2      	uxtb	r2, r2
 8002164:	e7cc      	b.n	8002100 <HAL_I2C_Mem_Write+0x104>
    return HAL_BUSY;
 8002166:	2002      	movs	r0, #2
 8002168:	e761      	b.n	800202e <HAL_I2C_Mem_Write+0x32>

0800216a <HAL_I2C_EV_IRQHandler>:
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 800216a:	6802      	ldr	r2, [r0, #0]
  if (hi2c->XferISR != NULL)
 800216c:	6b43      	ldr	r3, [r0, #52]	; 0x34
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 800216e:	6991      	ldr	r1, [r2, #24]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8002170:	6812      	ldr	r2, [r2, #0]
  if (hi2c->XferISR != NULL)
 8002172:	b103      	cbz	r3, 8002176 <HAL_I2C_EV_IRQHandler+0xc>
    hi2c->XferISR(hi2c, itflags, itsources);
 8002174:	4718      	bx	r3
 8002176:	4770      	bx	lr

08002178 <HAL_I2C_SlaveTxCpltCallback>:
 8002178:	4770      	bx	lr

0800217a <HAL_I2C_SlaveRxCpltCallback>:
 800217a:	4770      	bx	lr

0800217c <I2C_ITSlaveSequentialCplt>:
{
 800217c:	b538      	push	{r3, r4, r5, lr}
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800217e:	2500      	movs	r5, #0
 8002180:	f880 5042 	strb.w	r5, [r0, #66]	; 0x42
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8002184:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8002188:	2b29      	cmp	r3, #41	; 0x29
 800218a:	d10c      	bne.n	80021a6 <I2C_ITSlaveSequentialCplt+0x2a>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800218c:	2328      	movs	r3, #40	; 0x28
 800218e:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8002192:	2321      	movs	r3, #33	; 0x21
 8002194:	6303      	str	r3, [r0, #48]	; 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8002196:	2101      	movs	r1, #1
 8002198:	f7ff fdcc 	bl	8001d34 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 800219c:	f880 5040 	strb.w	r5, [r0, #64]	; 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 80021a0:	f7ff ffea 	bl	8002178 <HAL_I2C_SlaveTxCpltCallback>
 80021a4:	bd38      	pop	{r3, r4, r5, pc}
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 80021a6:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 80021aa:	2b2a      	cmp	r3, #42	; 0x2a
 80021ac:	d10b      	bne.n	80021c6 <I2C_ITSlaveSequentialCplt+0x4a>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80021ae:	2328      	movs	r3, #40	; 0x28
 80021b0:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80021b4:	2322      	movs	r3, #34	; 0x22
 80021b6:	6303      	str	r3, [r0, #48]	; 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 80021b8:	2102      	movs	r1, #2
 80021ba:	f7ff fdbb 	bl	8001d34 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 80021be:	f880 5040 	strb.w	r5, [r0, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 80021c2:	f7ff ffda 	bl	800217a <HAL_I2C_SlaveRxCpltCallback>
 80021c6:	bd38      	pop	{r3, r4, r5, pc}

080021c8 <HAL_I2C_AddrCallback>:
{
 80021c8:	4770      	bx	lr

080021ca <I2C_ITAddrCplt.isra.8>:
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
 80021ca:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80021cc:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 80021d0:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80021d4:	2b28      	cmp	r3, #40	; 0x28
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
 80021d6:	4604      	mov	r4, r0
 80021d8:	6803      	ldr	r3, [r0, #0]
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80021da:	d134      	bne.n	8002246 <I2C_ITAddrCplt.isra.8+0x7c>
    transferdirection = I2C_GET_DIR(hi2c);
 80021dc:	699e      	ldr	r6, [r3, #24]
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80021de:	68c1      	ldr	r1, [r0, #12]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 80021e0:	699d      	ldr	r5, [r3, #24]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 80021e2:	689a      	ldr	r2, [r3, #8]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 80021e4:	68df      	ldr	r7, [r3, #12]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 80021e6:	0c2d      	lsrs	r5, r5, #16
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80021e8:	2902      	cmp	r1, #2
    transferdirection = I2C_GET_DIR(hi2c);
 80021ea:	f3c6 4600 	ubfx	r6, r6, #16, #1
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 80021ee:	f005 05fe 	and.w	r5, r5, #254	; 0xfe
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80021f2:	d120      	bne.n	8002236 <I2C_ITAddrCplt.isra.8+0x6c>
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 80021f4:	f3c2 0209 	ubfx	r2, r2, #0, #10
      if ((slaveaddrcode & SlaveAddr_MSK) == ((ownadd1code >> SlaveAddr_SHIFT) & SlaveAddr_MSK))
 80021f8:	ea85 15d2 	eor.w	r5, r5, r2, lsr #7
 80021fc:	f015 0506 	ands.w	r5, r5, #6
 8002200:	d10e      	bne.n	8002220 <I2C_ITAddrCplt.isra.8+0x56>
        hi2c->AddrEventCount++;
 8002202:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8002204:	3101      	adds	r1, #1
 8002206:	6481      	str	r1, [r0, #72]	; 0x48
        if (hi2c->AddrEventCount == 2U)
 8002208:	6c81      	ldr	r1, [r0, #72]	; 0x48
 800220a:	2902      	cmp	r1, #2
 800220c:	d120      	bne.n	8002250 <I2C_ITAddrCplt.isra.8+0x86>
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 800220e:	2108      	movs	r1, #8
          hi2c->AddrEventCount = 0U;
 8002210:	6485      	str	r5, [r0, #72]	; 0x48
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8002212:	61d9      	str	r1, [r3, #28]
          __HAL_UNLOCK(hi2c);
 8002214:	f880 5040 	strb.w	r5, [r0, #64]	; 0x40
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8002218:	4631      	mov	r1, r6
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800221a:	f7ff ffd5 	bl	80021c8 <HAL_I2C_AddrCallback>
 800221e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8002220:	2104      	movs	r1, #4
 8002222:	f7ff fd87 	bl	8001d34 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 8002226:	2300      	movs	r3, #0
 8002228:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800222c:	f007 02fe 	and.w	r2, r7, #254	; 0xfe
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8002230:	4631      	mov	r1, r6
 8002232:	4620      	mov	r0, r4
 8002234:	e7f1      	b.n	800221a <I2C_ITAddrCplt.isra.8+0x50>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8002236:	2104      	movs	r1, #4
 8002238:	f7ff fd7c 	bl	8001d34 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 800223c:	2300      	movs	r3, #0
 800223e:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8002242:	462a      	mov	r2, r5
 8002244:	e7f4      	b.n	8002230 <I2C_ITAddrCplt.isra.8+0x66>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8002246:	2208      	movs	r2, #8
 8002248:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 800224a:	2300      	movs	r3, #0
 800224c:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
 8002250:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08002252 <HAL_I2C_ListenCpltCallback>:
 8002252:	4770      	bx	lr

08002254 <I2C_ITListenCplt>:
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002254:	4b17      	ldr	r3, [pc, #92]	; (80022b4 <I2C_ITListenCplt+0x60>)
{
 8002256:	b510      	push	{r4, lr}
  hi2c->State = HAL_I2C_STATE_READY;
 8002258:	2220      	movs	r2, #32
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800225a:	62c3      	str	r3, [r0, #44]	; 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 800225c:	2300      	movs	r3, #0
 800225e:	6303      	str	r3, [r0, #48]	; 0x30
  hi2c->XferISR = NULL;
 8002260:	6343      	str	r3, [r0, #52]	; 0x34
  hi2c->State = HAL_I2C_STATE_READY;
 8002262:	f880 2041 	strb.w	r2, [r0, #65]	; 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002266:	f880 3042 	strb.w	r3, [r0, #66]	; 0x42
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 800226a:	074b      	lsls	r3, r1, #29
{
 800226c:	4604      	mov	r4, r0
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 800226e:	d512      	bpl.n	8002296 <I2C_ITListenCplt+0x42>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002270:	6802      	ldr	r2, [r0, #0]
 8002272:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8002274:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002276:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8002278:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800227a:	3301      	adds	r3, #1
 800227c:	6243      	str	r3, [r0, #36]	; 0x24
    if ((hi2c->XferSize > 0U))
 800227e:	8d03      	ldrh	r3, [r0, #40]	; 0x28
 8002280:	b14b      	cbz	r3, 8002296 <I2C_ITListenCplt+0x42>
      hi2c->XferSize--;
 8002282:	3b01      	subs	r3, #1
 8002284:	8503      	strh	r3, [r0, #40]	; 0x28
      hi2c->XferCount--;
 8002286:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8002288:	3b01      	subs	r3, #1
 800228a:	b29b      	uxth	r3, r3
 800228c:	8543      	strh	r3, [r0, #42]	; 0x2a
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800228e:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8002290:	f043 0304 	orr.w	r3, r3, #4
 8002294:	6443      	str	r3, [r0, #68]	; 0x44
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8002296:	4620      	mov	r0, r4
 8002298:	2107      	movs	r1, #7
 800229a:	f7ff fd4b 	bl	8001d34 <I2C_Disable_IRQ>
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800229e:	6823      	ldr	r3, [r4, #0]
 80022a0:	2210      	movs	r2, #16
 80022a2:	61da      	str	r2, [r3, #28]
  __HAL_UNLOCK(hi2c);
 80022a4:	2300      	movs	r3, #0
 80022a6:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
  HAL_I2C_ListenCpltCallback(hi2c);
 80022aa:	4620      	mov	r0, r4
 80022ac:	f7ff ffd1 	bl	8002252 <HAL_I2C_ListenCpltCallback>
 80022b0:	bd10      	pop	{r4, pc}
 80022b2:	bf00      	nop
 80022b4:	ffff0000 	.word	0xffff0000

080022b8 <HAL_I2C_ErrorCallback>:
 80022b8:	4770      	bx	lr

080022ba <HAL_I2C_AbortCpltCallback>:
{
 80022ba:	4770      	bx	lr

080022bc <I2C_ITError>:
{
 80022bc:	b570      	push	{r4, r5, r6, lr}
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80022be:	4a32      	ldr	r2, [pc, #200]	; (8002388 <I2C_ITError+0xcc>)
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 80022c0:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 80022c4:	2500      	movs	r5, #0
 80022c6:	f880 5042 	strb.w	r5, [r0, #66]	; 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80022ca:	62c2      	str	r2, [r0, #44]	; 0x2c
  hi2c->XferCount     = 0U;
 80022cc:	8545      	strh	r5, [r0, #42]	; 0x2a
  hi2c->ErrorCode |= ErrorCode;
 80022ce:	6c42      	ldr	r2, [r0, #68]	; 0x44
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 80022d0:	3b28      	subs	r3, #40	; 0x28
  hi2c->ErrorCode |= ErrorCode;
 80022d2:	4311      	orrs	r1, r2
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 80022d4:	2b02      	cmp	r3, #2
{
 80022d6:	4604      	mov	r4, r0
  hi2c->ErrorCode |= ErrorCode;
 80022d8:	6441      	str	r1, [r0, #68]	; 0x44
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 80022da:	d822      	bhi.n	8002322 <I2C_ITError+0x66>
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 80022dc:	2103      	movs	r1, #3
 80022de:	f7ff fd29 	bl	8001d34 <I2C_Disable_IRQ>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80022e2:	2328      	movs	r3, #40	; 0x28
 80022e4:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 80022e8:	4b28      	ldr	r3, [pc, #160]	; (800238c <I2C_ITError+0xd0>)
    hi2c->PreviousState = I2C_STATE_NONE;
 80022ea:	6305      	str	r5, [r0, #48]	; 0x30
    hi2c->XferISR       = NULL;
 80022ec:	6363      	str	r3, [r4, #52]	; 0x34
  if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 80022ee:	6823      	ldr	r3, [r4, #0]
 80022f0:	6819      	ldr	r1, [r3, #0]
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80022f2:	681a      	ldr	r2, [r3, #0]
  if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 80022f4:	f411 4180 	ands.w	r1, r1, #16384	; 0x4000
 80022f8:	d020      	beq.n	800233c <I2C_ITError+0x80>
    if (hi2c->hdmatx != NULL)
 80022fa:	6ba0      	ldr	r0, [r4, #56]	; 0x38
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80022fc:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8002300:	601a      	str	r2, [r3, #0]
    if (hi2c->hdmatx != NULL)
 8002302:	2800      	cmp	r0, #0
 8002304:	d03e      	beq.n	8002384 <I2C_ITError+0xc8>
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8002306:	4b22      	ldr	r3, [pc, #136]	; (8002390 <I2C_ITError+0xd4>)
 8002308:	6383      	str	r3, [r0, #56]	; 0x38
      __HAL_UNLOCK(hi2c);
 800230a:	2300      	movs	r3, #0
 800230c:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8002310:	f7ff fbe6 	bl	8001ae0 <HAL_DMA_Abort_IT>
 8002314:	2800      	cmp	r0, #0
 8002316:	d035      	beq.n	8002384 <I2C_ITError+0xc8>
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8002318:	6ba0      	ldr	r0, [r4, #56]	; 0x38
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800231a:	6b83      	ldr	r3, [r0, #56]	; 0x38
}
 800231c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8002320:	4718      	bx	r3
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8002322:	2107      	movs	r1, #7
 8002324:	f7ff fd06 	bl	8001d34 <I2C_Disable_IRQ>
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 8002328:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 800232c:	2b60      	cmp	r3, #96	; 0x60
      hi2c->State         = HAL_I2C_STATE_READY;
 800232e:	bf1c      	itt	ne
 8002330:	2320      	movne	r3, #32
 8002332:	f880 3041 	strbne.w	r3, [r0, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8002336:	2300      	movs	r3, #0
 8002338:	6303      	str	r3, [r0, #48]	; 0x30
 800233a:	e7d7      	b.n	80022ec <I2C_ITError+0x30>
  else if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 800233c:	f412 4200 	ands.w	r2, r2, #32768	; 0x8000
 8002340:	d00e      	beq.n	8002360 <I2C_ITError+0xa4>
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8002342:	681a      	ldr	r2, [r3, #0]
    if (hi2c->hdmarx != NULL)
 8002344:	6be0      	ldr	r0, [r4, #60]	; 0x3c
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8002346:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800234a:	601a      	str	r2, [r3, #0]
    if (hi2c->hdmarx != NULL)
 800234c:	b1d0      	cbz	r0, 8002384 <I2C_ITError+0xc8>
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800234e:	4b10      	ldr	r3, [pc, #64]	; (8002390 <I2C_ITError+0xd4>)
 8002350:	6383      	str	r3, [r0, #56]	; 0x38
      __HAL_UNLOCK(hi2c);
 8002352:	f884 1040 	strb.w	r1, [r4, #64]	; 0x40
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8002356:	f7ff fbc3 	bl	8001ae0 <HAL_DMA_Abort_IT>
 800235a:	b198      	cbz	r0, 8002384 <I2C_ITError+0xc8>
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800235c:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 800235e:	e7dc      	b.n	800231a <I2C_ITError+0x5e>
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 8002360:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 8002364:	2b60      	cmp	r3, #96	; 0x60
 8002366:	d108      	bne.n	800237a <I2C_ITError+0xbe>
    hi2c->State = HAL_I2C_STATE_READY;
 8002368:	2320      	movs	r3, #32
 800236a:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 800236e:	f884 2040 	strb.w	r2, [r4, #64]	; 0x40
    HAL_I2C_AbortCpltCallback(hi2c);
 8002372:	4620      	mov	r0, r4
 8002374:	f7ff ffa1 	bl	80022ba <HAL_I2C_AbortCpltCallback>
 8002378:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_UNLOCK(hi2c);
 800237a:	f884 2040 	strb.w	r2, [r4, #64]	; 0x40
    HAL_I2C_ErrorCallback(hi2c);
 800237e:	4620      	mov	r0, r4
 8002380:	f7ff ff9a 	bl	80022b8 <HAL_I2C_ErrorCallback>
 8002384:	bd70      	pop	{r4, r5, r6, pc}
 8002386:	bf00      	nop
 8002388:	ffff0000 	.word	0xffff0000
 800238c:	08002485 	.word	0x08002485
 8002390:	080025f5 	.word	0x080025f5

08002394 <I2C_ITSlaveCplt>:
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8002394:	6803      	ldr	r3, [r0, #0]
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002396:	2220      	movs	r2, #32
{
 8002398:	b570      	push	{r4, r5, r6, lr}
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 800239a:	681e      	ldr	r6, [r3, #0]
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800239c:	61da      	str	r2, [r3, #28]
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 800239e:	2208      	movs	r2, #8
 80023a0:	61da      	str	r2, [r3, #28]
{
 80023a2:	460d      	mov	r5, r1
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT | I2C_XFER_RX_IT);
 80023a4:	2107      	movs	r1, #7
{
 80023a6:	4604      	mov	r4, r0
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT | I2C_XFER_RX_IT);
 80023a8:	f7ff fcc4 	bl	8001d34 <I2C_Disable_IRQ>
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 80023ac:	6803      	ldr	r3, [r0, #0]
 80023ae:	685a      	ldr	r2, [r3, #4]
 80023b0:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80023b4:	605a      	str	r2, [r3, #4]
  I2C_RESET_CR2(hi2c);
 80023b6:	685a      	ldr	r2, [r3, #4]
 80023b8:	f022 72ff 	bic.w	r2, r2, #33423360	; 0x1fe0000
 80023bc:	f422 328b 	bic.w	r2, r2, #71168	; 0x11600
 80023c0:	f422 72ff 	bic.w	r2, r2, #510	; 0x1fe
 80023c4:	f022 0201 	bic.w	r2, r2, #1
 80023c8:	605a      	str	r2, [r3, #4]
  I2C_Flush_TXDR(hi2c);
 80023ca:	f7ff fc8b 	bl	8001ce4 <I2C_Flush_TXDR>
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 80023ce:	0471      	lsls	r1, r6, #17
 80023d0:	d532      	bpl.n	8002438 <I2C_ITSlaveCplt+0xa4>
    if (hi2c->hdmatx != NULL)
 80023d2:	6b83      	ldr	r3, [r0, #56]	; 0x38
    if (hi2c->hdmarx != NULL)
 80023d4:	b11b      	cbz	r3, 80023de <I2C_ITSlaveCplt+0x4a>
      hi2c->XferCount = (uint16_t)__HAL_DMA_GET_COUNTER(hi2c->hdmarx);
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	685b      	ldr	r3, [r3, #4]
 80023da:	b29b      	uxth	r3, r3
 80023dc:	8563      	strh	r3, [r4, #42]	; 0x2a
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 80023de:	076b      	lsls	r3, r5, #29
 80023e0:	d50e      	bpl.n	8002400 <I2C_ITSlaveCplt+0x6c>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80023e2:	6822      	ldr	r2, [r4, #0]
 80023e4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80023e6:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80023e8:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80023ea:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80023ec:	3301      	adds	r3, #1
 80023ee:	6263      	str	r3, [r4, #36]	; 0x24
    if ((hi2c->XferSize > 0U))
 80023f0:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 80023f2:	b12b      	cbz	r3, 8002400 <I2C_ITSlaveCplt+0x6c>
      hi2c->XferSize--;
 80023f4:	3b01      	subs	r3, #1
 80023f6:	8523      	strh	r3, [r4, #40]	; 0x28
      hi2c->XferCount--;
 80023f8:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80023fa:	3b01      	subs	r3, #1
 80023fc:	b29b      	uxth	r3, r3
 80023fe:	8563      	strh	r3, [r4, #42]	; 0x2a
  if (hi2c->XferCount != 0U)
 8002400:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8002402:	b29b      	uxth	r3, r3
 8002404:	b11b      	cbz	r3, 800240e <I2C_ITSlaveCplt+0x7a>
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002406:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8002408:	f043 0304 	orr.w	r3, r3, #4
 800240c:	6463      	str	r3, [r4, #68]	; 0x44
  hi2c->PreviousState = I2C_STATE_NONE;
 800240e:	2300      	movs	r3, #0
 8002410:	6323      	str	r3, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002412:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
  hi2c->XferISR = NULL;
 8002416:	6363      	str	r3, [r4, #52]	; 0x34
  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8002418:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800241a:	b18b      	cbz	r3, 8002440 <I2C_ITSlaveCplt+0xac>
    I2C_ITError(hi2c, hi2c->ErrorCode);
 800241c:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800241e:	4620      	mov	r0, r4
 8002420:	f7ff ff4c 	bl	80022bc <I2C_ITError>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8002424:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 8002428:	2b28      	cmp	r3, #40	; 0x28
 800242a:	d128      	bne.n	800247e <I2C_ITSlaveCplt+0xea>
      I2C_ITListenCplt(hi2c, ITFlags);
 800242c:	4629      	mov	r1, r5
 800242e:	4620      	mov	r0, r4
}
 8002430:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      I2C_ITListenCplt(hi2c, ITFlags);
 8002434:	f7ff bf0e 	b.w	8002254 <I2C_ITListenCplt>
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8002438:	0432      	lsls	r2, r6, #16
 800243a:	d5d0      	bpl.n	80023de <I2C_ITSlaveCplt+0x4a>
    if (hi2c->hdmarx != NULL)
 800243c:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 800243e:	e7c9      	b.n	80023d4 <I2C_ITSlaveCplt+0x40>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8002440:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8002442:	f512 3f80 	cmn.w	r2, #65536	; 0x10000
 8002446:	d00a      	beq.n	800245e <I2C_ITSlaveCplt+0xca>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002448:	4a0d      	ldr	r2, [pc, #52]	; (8002480 <I2C_ITSlaveCplt+0xec>)
 800244a:	62e2      	str	r2, [r4, #44]	; 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 800244c:	2220      	movs	r2, #32
 800244e:	f884 2041 	strb.w	r2, [r4, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 8002452:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 8002456:	4620      	mov	r0, r4
 8002458:	f7ff fefb 	bl	8002252 <HAL_I2C_ListenCpltCallback>
 800245c:	bd70      	pop	{r4, r5, r6, pc}
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800245e:	f894 2041 	ldrb.w	r2, [r4, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 8002462:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8002466:	2a22      	cmp	r2, #34	; 0x22
 8002468:	f04f 0220 	mov.w	r2, #32
    hi2c->State = HAL_I2C_STATE_READY;
 800246c:	f884 2041 	strb.w	r2, [r4, #65]	; 0x41
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8002470:	4620      	mov	r0, r4
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8002472:	d102      	bne.n	800247a <I2C_ITSlaveCplt+0xe6>
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8002474:	f7ff fe81 	bl	800217a <HAL_I2C_SlaveRxCpltCallback>
 8002478:	bd70      	pop	{r4, r5, r6, pc}
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800247a:	f7ff fe7d 	bl	8002178 <HAL_I2C_SlaveTxCpltCallback>
 800247e:	bd70      	pop	{r4, r5, r6, pc}
 8002480:	ffff0000 	.word	0xffff0000

08002484 <I2C_Slave_ISR_IT>:
{
 8002484:	b570      	push	{r4, r5, r6, lr}
 8002486:	4616      	mov	r6, r2
  __HAL_LOCK(hi2c);
 8002488:	f890 2040 	ldrb.w	r2, [r0, #64]	; 0x40
  uint32_t tmpoptions = hi2c->XferOptions;
 800248c:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
  __HAL_LOCK(hi2c);
 800248e:	2a01      	cmp	r2, #1
{
 8002490:	4604      	mov	r4, r0
 8002492:	460d      	mov	r5, r1
  __HAL_LOCK(hi2c);
 8002494:	d07c      	beq.n	8002590 <I2C_Slave_ISR_IT+0x10c>
 8002496:	2201      	movs	r2, #1
 8002498:	f880 2040 	strb.w	r2, [r0, #64]	; 0x40
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 800249c:	06ca      	lsls	r2, r1, #27
 800249e:	d539      	bpl.n	8002514 <I2C_Slave_ISR_IT+0x90>
 80024a0:	06f2      	lsls	r2, r6, #27
 80024a2:	d537      	bpl.n	8002514 <I2C_Slave_ISR_IT+0x90>
    if (hi2c->XferCount == 0U)
 80024a4:	8d42      	ldrh	r2, [r0, #42]	; 0x2a
 80024a6:	b292      	uxth	r2, r2
 80024a8:	bb32      	cbnz	r2, 80024f8 <I2C_Slave_ISR_IT+0x74>
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME)) /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for Warning[Pa134]: left and right operands are identical */
 80024aa:	f890 2041 	ldrb.w	r2, [r0, #65]	; 0x41
 80024ae:	2a28      	cmp	r2, #40	; 0x28
 80024b0:	d110      	bne.n	80024d4 <I2C_Slave_ISR_IT+0x50>
 80024b2:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80024b6:	d10d      	bne.n	80024d4 <I2C_Slave_ISR_IT+0x50>
        I2C_ITListenCplt(hi2c, ITFlags);
 80024b8:	f7ff fecc 	bl	8002254 <I2C_ITListenCplt>
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 80024bc:	06aa      	lsls	r2, r5, #26
 80024be:	d505      	bpl.n	80024cc <I2C_Slave_ISR_IT+0x48>
 80024c0:	06b3      	lsls	r3, r6, #26
 80024c2:	d503      	bpl.n	80024cc <I2C_Slave_ISR_IT+0x48>
    I2C_ITSlaveCplt(hi2c, ITFlags);
 80024c4:	4629      	mov	r1, r5
 80024c6:	4620      	mov	r0, r4
 80024c8:	f7ff ff64 	bl	8002394 <I2C_ITSlaveCplt>
  __HAL_UNLOCK(hi2c);
 80024cc:	2000      	movs	r0, #0
 80024ce:	f884 0040 	strb.w	r0, [r4, #64]	; 0x40
  return HAL_OK;
 80024d2:	bd70      	pop	{r4, r5, r6, pc}
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 80024d4:	f894 2041 	ldrb.w	r2, [r4, #65]	; 0x41
 80024d8:	2a29      	cmp	r2, #41	; 0x29
 80024da:	6822      	ldr	r2, [r4, #0]
 80024dc:	f04f 0110 	mov.w	r1, #16
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80024e0:	61d1      	str	r1, [r2, #28]
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 80024e2:	d1eb      	bne.n	80024bc <I2C_Slave_ISR_IT+0x38>
 80024e4:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80024e8:	d0e8      	beq.n	80024bc <I2C_Slave_ISR_IT+0x38>
        I2C_Flush_TXDR(hi2c);
 80024ea:	4620      	mov	r0, r4
 80024ec:	f7ff fbfa 	bl	8001ce4 <I2C_Flush_TXDR>
      I2C_ITSlaveSequentialCplt(hi2c);
 80024f0:	4620      	mov	r0, r4
 80024f2:	f7ff fe43 	bl	800217c <I2C_ITSlaveSequentialCplt>
 80024f6:	e7e1      	b.n	80024bc <I2C_Slave_ISR_IT+0x38>
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80024f8:	6802      	ldr	r2, [r0, #0]
 80024fa:	2110      	movs	r1, #16
 80024fc:	61d1      	str	r1, [r2, #28]
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80024fe:	6c42      	ldr	r2, [r0, #68]	; 0x44
      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8002500:	f033 7380 	bics.w	r3, r3, #16777216	; 0x1000000
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002504:	f042 0204 	orr.w	r2, r2, #4
 8002508:	6442      	str	r2, [r0, #68]	; 0x44
      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 800250a:	d1d7      	bne.n	80024bc <I2C_Slave_ISR_IT+0x38>
        I2C_ITError(hi2c, hi2c->ErrorCode);
 800250c:	6c41      	ldr	r1, [r0, #68]	; 0x44
 800250e:	f7ff fed5 	bl	80022bc <I2C_ITError>
 8002512:	e7d3      	b.n	80024bc <I2C_Slave_ISR_IT+0x38>
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8002514:	076a      	lsls	r2, r5, #29
 8002516:	d51a      	bpl.n	800254e <I2C_Slave_ISR_IT+0xca>
 8002518:	0770      	lsls	r0, r6, #29
 800251a:	d518      	bpl.n	800254e <I2C_Slave_ISR_IT+0xca>
    if (hi2c->XferCount > 0U)
 800251c:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 800251e:	b292      	uxth	r2, r2
 8002520:	b16a      	cbz	r2, 800253e <I2C_Slave_ISR_IT+0xba>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002522:	6821      	ldr	r1, [r4, #0]
 8002524:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8002526:	6a49      	ldr	r1, [r1, #36]	; 0x24
 8002528:	7011      	strb	r1, [r2, #0]
      hi2c->pBuffPtr++;
 800252a:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800252c:	3201      	adds	r2, #1
 800252e:	6262      	str	r2, [r4, #36]	; 0x24
      hi2c->XferSize--;
 8002530:	8d22      	ldrh	r2, [r4, #40]	; 0x28
 8002532:	3a01      	subs	r2, #1
 8002534:	8522      	strh	r2, [r4, #40]	; 0x28
      hi2c->XferCount--;
 8002536:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8002538:	3a01      	subs	r2, #1
 800253a:	b292      	uxth	r2, r2
 800253c:	8562      	strh	r2, [r4, #42]	; 0x2a
    if ((hi2c->XferCount == 0U) && \
 800253e:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8002540:	b292      	uxth	r2, r2
 8002542:	2a00      	cmp	r2, #0
 8002544:	d1ba      	bne.n	80024bc <I2C_Slave_ISR_IT+0x38>
 8002546:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800254a:	d1d1      	bne.n	80024f0 <I2C_Slave_ISR_IT+0x6c>
 800254c:	e7b6      	b.n	80024bc <I2C_Slave_ISR_IT+0x38>
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 800254e:	0729      	lsls	r1, r5, #28
 8002550:	d505      	bpl.n	800255e <I2C_Slave_ISR_IT+0xda>
 8002552:	0732      	lsls	r2, r6, #28
 8002554:	d503      	bpl.n	800255e <I2C_Slave_ISR_IT+0xda>
    I2C_ITAddrCplt(hi2c, ITFlags);
 8002556:	4620      	mov	r0, r4
 8002558:	f7ff fe37 	bl	80021ca <I2C_ITAddrCplt.isra.8>
 800255c:	e7ae      	b.n	80024bc <I2C_Slave_ISR_IT+0x38>
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 800255e:	07a8      	lsls	r0, r5, #30
 8002560:	d5ac      	bpl.n	80024bc <I2C_Slave_ISR_IT+0x38>
 8002562:	07b1      	lsls	r1, r6, #30
 8002564:	d5aa      	bpl.n	80024bc <I2C_Slave_ISR_IT+0x38>
    if (hi2c->XferCount > 0U)
 8002566:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8002568:	b292      	uxth	r2, r2
 800256a:	b16a      	cbz	r2, 8002588 <I2C_Slave_ISR_IT+0x104>
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800256c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800256e:	6822      	ldr	r2, [r4, #0]
 8002570:	f813 1b01 	ldrb.w	r1, [r3], #1
 8002574:	6291      	str	r1, [r2, #40]	; 0x28
      hi2c->pBuffPtr++;
 8002576:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferCount--;
 8002578:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800257a:	3b01      	subs	r3, #1
 800257c:	b29b      	uxth	r3, r3
 800257e:	8563      	strh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 8002580:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8002582:	3b01      	subs	r3, #1
 8002584:	8523      	strh	r3, [r4, #40]	; 0x28
 8002586:	e799      	b.n	80024bc <I2C_Slave_ISR_IT+0x38>
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 8002588:	f033 7380 	bics.w	r3, r3, #16777216	; 0x1000000
 800258c:	d0b0      	beq.n	80024f0 <I2C_Slave_ISR_IT+0x6c>
 800258e:	e795      	b.n	80024bc <I2C_Slave_ISR_IT+0x38>
  __HAL_LOCK(hi2c);
 8002590:	2002      	movs	r0, #2
}
 8002592:	bd70      	pop	{r4, r5, r6, pc}

08002594 <HAL_I2C_ER_IRQHandler>:
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8002594:	6803      	ldr	r3, [r0, #0]
 8002596:	6999      	ldr	r1, [r3, #24]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8002598:	681a      	ldr	r2, [r3, #0]
{
 800259a:	b410      	push	{r4}
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 800259c:	05cc      	lsls	r4, r1, #23
 800259e:	d508      	bpl.n	80025b2 <HAL_I2C_ER_IRQHandler+0x1e>
 80025a0:	0614      	lsls	r4, r2, #24
 80025a2:	d506      	bpl.n	80025b2 <HAL_I2C_ER_IRQHandler+0x1e>
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 80025a4:	6c44      	ldr	r4, [r0, #68]	; 0x44
 80025a6:	f044 0401 	orr.w	r4, r4, #1
 80025aa:	6444      	str	r4, [r0, #68]	; 0x44
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80025ac:	f44f 7480 	mov.w	r4, #256	; 0x100
 80025b0:	61dc      	str	r4, [r3, #28]
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 80025b2:	054c      	lsls	r4, r1, #21
 80025b4:	d508      	bpl.n	80025c8 <HAL_I2C_ER_IRQHandler+0x34>
 80025b6:	0614      	lsls	r4, r2, #24
 80025b8:	d506      	bpl.n	80025c8 <HAL_I2C_ER_IRQHandler+0x34>
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 80025ba:	6c44      	ldr	r4, [r0, #68]	; 0x44
 80025bc:	f044 0408 	orr.w	r4, r4, #8
 80025c0:	6444      	str	r4, [r0, #68]	; 0x44
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80025c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80025c6:	61dc      	str	r4, [r3, #28]
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 80025c8:	0589      	lsls	r1, r1, #22
 80025ca:	d508      	bpl.n	80025de <HAL_I2C_ER_IRQHandler+0x4a>
 80025cc:	0612      	lsls	r2, r2, #24
 80025ce:	d506      	bpl.n	80025de <HAL_I2C_ER_IRQHandler+0x4a>
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 80025d0:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80025d2:	f042 0202 	orr.w	r2, r2, #2
 80025d6:	6442      	str	r2, [r0, #68]	; 0x44
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80025d8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80025dc:	61da      	str	r2, [r3, #28]
  tmperror = hi2c->ErrorCode;
 80025de:	6c41      	ldr	r1, [r0, #68]	; 0x44
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 80025e0:	f011 0f0b 	tst.w	r1, #11
 80025e4:	d003      	beq.n	80025ee <HAL_I2C_ER_IRQHandler+0x5a>
}
 80025e6:	f85d 4b04 	ldr.w	r4, [sp], #4
    I2C_ITError(hi2c, tmperror);
 80025ea:	f7ff be67 	b.w	80022bc <I2C_ITError>
}
 80025ee:	f85d 4b04 	ldr.w	r4, [sp], #4
 80025f2:	4770      	bx	lr

080025f4 <I2C_DMAAbort>:
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80025f4:	6a80      	ldr	r0, [r0, #40]	; 0x28
  hi2c->hdmatx->XferAbortCallback = NULL;
 80025f6:	6b82      	ldr	r2, [r0, #56]	; 0x38
{
 80025f8:	b508      	push	{r3, lr}
  hi2c->hdmatx->XferAbortCallback = NULL;
 80025fa:	2300      	movs	r3, #0
 80025fc:	6393      	str	r3, [r2, #56]	; 0x38
  hi2c->hdmarx->XferAbortCallback = NULL;
 80025fe:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8002600:	6393      	str	r3, [r2, #56]	; 0x38
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8002602:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8002606:	2b60      	cmp	r3, #96	; 0x60
 8002608:	d105      	bne.n	8002616 <I2C_DMAAbort+0x22>
    hi2c->State = HAL_I2C_STATE_READY;
 800260a:	2320      	movs	r3, #32
 800260c:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
    HAL_I2C_AbortCpltCallback(hi2c);
 8002610:	f7ff fe53 	bl	80022ba <HAL_I2C_AbortCpltCallback>
 8002614:	bd08      	pop	{r3, pc}
    HAL_I2C_ErrorCallback(hi2c);
 8002616:	f7ff fe4f 	bl	80022b8 <HAL_I2C_ErrorCallback>
 800261a:	bd08      	pop	{r3, pc}

0800261c <HAL_I2CEx_ConfigAnalogFilter>:
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800261c:	f890 2041 	ldrb.w	r2, [r0, #65]	; 0x41
 8002620:	b2d2      	uxtb	r2, r2
 8002622:	2a20      	cmp	r2, #32
{
 8002624:	b510      	push	{r4, lr}
  if (hi2c->State == HAL_I2C_STATE_READY)
 8002626:	d11d      	bne.n	8002664 <HAL_I2CEx_ConfigAnalogFilter+0x48>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002628:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 800262c:	2b01      	cmp	r3, #1
 800262e:	d019      	beq.n	8002664 <HAL_I2CEx_ConfigAnalogFilter+0x48>

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002630:	2324      	movs	r3, #36	; 0x24
 8002632:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002636:	6803      	ldr	r3, [r0, #0]
 8002638:	681c      	ldr	r4, [r3, #0]
 800263a:	f024 0401 	bic.w	r4, r4, #1
 800263e:	601c      	str	r4, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002640:	681c      	ldr	r4, [r3, #0]
 8002642:	f424 5480 	bic.w	r4, r4, #4096	; 0x1000
 8002646:	601c      	str	r4, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002648:	681c      	ldr	r4, [r3, #0]
 800264a:	4321      	orrs	r1, r4
 800264c:	6019      	str	r1, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800264e:	6819      	ldr	r1, [r3, #0]
 8002650:	f041 0101 	orr.w	r1, r1, #1
 8002654:	6019      	str	r1, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002656:	2300      	movs	r3, #0
    hi2c->State = HAL_I2C_STATE_READY;
 8002658:	f880 2041 	strb.w	r2, [r0, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 800265c:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40

    return HAL_OK;
 8002660:	4618      	mov	r0, r3
 8002662:	bd10      	pop	{r4, pc}
  }
  else
  {
    return HAL_BUSY;
 8002664:	2002      	movs	r0, #2
  }
}
 8002666:	bd10      	pop	{r4, pc}

08002668 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002668:	b510      	push	{r4, lr}

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800266a:	f890 4041 	ldrb.w	r4, [r0, #65]	; 0x41
 800266e:	b2e4      	uxtb	r4, r4
 8002670:	2c20      	cmp	r4, #32
 8002672:	d11c      	bne.n	80026ae <HAL_I2CEx_ConfigDigitalFilter+0x46>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002674:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8002678:	2b01      	cmp	r3, #1
 800267a:	d018      	beq.n	80026ae <HAL_I2CEx_ConfigDigitalFilter+0x46>

    hi2c->State = HAL_I2C_STATE_BUSY;
 800267c:	2324      	movs	r3, #36	; 0x24
 800267e:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002682:	6803      	ldr	r3, [r0, #0]
 8002684:	681a      	ldr	r2, [r3, #0]
 8002686:	f022 0201 	bic.w	r2, r2, #1
 800268a:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800268c:	681a      	ldr	r2, [r3, #0]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800268e:	f422 6270 	bic.w	r2, r2, #3840	; 0xf00

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002692:	ea42 2101 	orr.w	r1, r2, r1, lsl #8

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002696:	6019      	str	r1, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002698:	681a      	ldr	r2, [r3, #0]
 800269a:	f042 0201 	orr.w	r2, r2, #1
 800269e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80026a0:	2300      	movs	r3, #0
    hi2c->State = HAL_I2C_STATE_READY;
 80026a2:	f880 4041 	strb.w	r4, [r0, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 80026a6:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40

    return HAL_OK;
 80026aa:	4618      	mov	r0, r3
 80026ac:	bd10      	pop	{r4, pc}
  }
  else
  {
    return HAL_BUSY;
 80026ae:	2002      	movs	r0, #2
  }
}
 80026b0:	bd10      	pop	{r4, pc}
	...

080026b4 <HAL_PWREx_GetVoltageRange>:
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80026b4:	4b02      	ldr	r3, [pc, #8]	; (80026c0 <HAL_PWREx_GetVoltageRange+0xc>)
 80026b6:	6818      	ldr	r0, [r3, #0]
#endif
}
 80026b8:	f400 60c0 	and.w	r0, r0, #1536	; 0x600
 80026bc:	4770      	bx	lr
 80026be:	bf00      	nop
 80026c0:	40007000 	.word	0x40007000

080026c4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80026c4:	4b17      	ldr	r3, [pc, #92]	; (8002724 <HAL_PWREx_ControlVoltageScaling+0x60>)
#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80026c6:	681a      	ldr	r2, [r3, #0]
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80026c8:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80026cc:	f402 62c0 	and.w	r2, r2, #1536	; 0x600
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80026d0:	d11c      	bne.n	800270c <HAL_PWREx_ControlVoltageScaling+0x48>
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80026d2:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
 80026d6:	d015      	beq.n	8002704 <HAL_PWREx_ControlVoltageScaling+0x40>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80026d8:	681a      	ldr	r2, [r3, #0]
 80026da:	f422 62c0 	bic.w	r2, r2, #1536	; 0x600
 80026de:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80026e2:	601a      	str	r2, [r3, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80026e4:	4a10      	ldr	r2, [pc, #64]	; (8002728 <HAL_PWREx_ControlVoltageScaling+0x64>)
 80026e6:	6811      	ldr	r1, [r2, #0]
 80026e8:	2232      	movs	r2, #50	; 0x32
 80026ea:	434a      	muls	r2, r1
 80026ec:	490f      	ldr	r1, [pc, #60]	; (800272c <HAL_PWREx_ControlVoltageScaling+0x68>)
 80026ee:	fbb2 f2f1 	udiv	r2, r2, r1
 80026f2:	4619      	mov	r1, r3
 80026f4:	3201      	adds	r2, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80026f6:	6958      	ldr	r0, [r3, #20]
 80026f8:	0540      	lsls	r0, r0, #21
 80026fa:	d500      	bpl.n	80026fe <HAL_PWREx_ControlVoltageScaling+0x3a>
 80026fc:	b922      	cbnz	r2, 8002708 <HAL_PWREx_ControlVoltageScaling+0x44>
      {
        wait_loop_index--;
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80026fe:	694b      	ldr	r3, [r1, #20]
 8002700:	055b      	lsls	r3, r3, #21
 8002702:	d40d      	bmi.n	8002720 <HAL_PWREx_ControlVoltageScaling+0x5c>
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002704:	2000      	movs	r0, #0
 8002706:	4770      	bx	lr
        wait_loop_index--;
 8002708:	3a01      	subs	r2, #1
 800270a:	e7f4      	b.n	80026f6 <HAL_PWREx_ControlVoltageScaling+0x32>
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800270c:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002710:	bf1f      	itttt	ne
 8002712:	681a      	ldrne	r2, [r3, #0]
 8002714:	f422 62c0 	bicne.w	r2, r2, #1536	; 0x600
 8002718:	f442 6280 	orrne.w	r2, r2, #1024	; 0x400
 800271c:	601a      	strne	r2, [r3, #0]
 800271e:	e7f1      	b.n	8002704 <HAL_PWREx_ControlVoltageScaling+0x40>
        return HAL_TIMEOUT;
 8002720:	2003      	movs	r0, #3
}
 8002722:	4770      	bx	lr
 8002724:	40007000 	.word	0x40007000
 8002728:	20000008 	.word	0x20000008
 800272c:	000f4240 	.word	0x000f4240

08002730 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002730:	b537      	push	{r0, r1, r2, r4, r5, lr}
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002732:	4d1e      	ldr	r5, [pc, #120]	; (80027ac <RCC_SetFlashLatencyFromMSIRange+0x7c>)
 8002734:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8002736:	00da      	lsls	r2, r3, #3
{
 8002738:	4604      	mov	r4, r0
  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800273a:	d518      	bpl.n	800276e <RCC_SetFlashLatencyFromMSIRange+0x3e>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800273c:	f7ff ffba 	bl	80026b4 <HAL_PWREx_GetVoltageRange>
    __HAL_RCC_PWR_CLK_ENABLE();
    vos = HAL_PWREx_GetVoltageRange();
    __HAL_RCC_PWR_CLK_DISABLE();
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002740:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8002744:	d123      	bne.n	800278e <RCC_SetFlashLatencyFromMSIRange+0x5e>
  {
    if(msirange > RCC_MSIRANGE_8)
 8002746:	2c80      	cmp	r4, #128	; 0x80
 8002748:	d929      	bls.n	800279e <RCC_SetFlashLatencyFromMSIRange+0x6e>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 800274a:	2ca0      	cmp	r4, #160	; 0xa0
        latency = FLASH_LATENCY_2; /* 2WS */
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800274c:	bf8c      	ite	hi
 800274e:	2002      	movhi	r0, #2
 8002750:	2001      	movls	r0, #1
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002752:	4a17      	ldr	r2, [pc, #92]	; (80027b0 <RCC_SetFlashLatencyFromMSIRange+0x80>)
 8002754:	6813      	ldr	r3, [r2, #0]
 8002756:	f023 0307 	bic.w	r3, r3, #7
 800275a:	4303      	orrs	r3, r0
 800275c:	6013      	str	r3, [r2, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800275e:	6813      	ldr	r3, [r2, #0]
 8002760:	f003 0307 	and.w	r3, r3, #7
  {
    return HAL_ERROR;
  }

  return HAL_OK;
}
 8002764:	1a18      	subs	r0, r3, r0
 8002766:	bf18      	it	ne
 8002768:	2001      	movne	r0, #1
 800276a:	b003      	add	sp, #12
 800276c:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_PWR_CLK_ENABLE();
 800276e:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8002770:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002774:	65ab      	str	r3, [r5, #88]	; 0x58
 8002776:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8002778:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800277c:	9301      	str	r3, [sp, #4]
 800277e:	9b01      	ldr	r3, [sp, #4]
    vos = HAL_PWREx_GetVoltageRange();
 8002780:	f7ff ff98 	bl	80026b4 <HAL_PWREx_GetVoltageRange>
    __HAL_RCC_PWR_CLK_DISABLE();
 8002784:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8002786:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800278a:	65ab      	str	r3, [r5, #88]	; 0x58
 800278c:	e7d8      	b.n	8002740 <RCC_SetFlashLatencyFromMSIRange+0x10>
    if(msirange > RCC_MSIRANGE_8)
 800278e:	2c80      	cmp	r4, #128	; 0x80
 8002790:	d807      	bhi.n	80027a2 <RCC_SetFlashLatencyFromMSIRange+0x72>
      if(msirange == RCC_MSIRANGE_8)
 8002792:	d008      	beq.n	80027a6 <RCC_SetFlashLatencyFromMSIRange+0x76>
      else if(msirange == RCC_MSIRANGE_7)
 8002794:	f1a4 0370 	sub.w	r3, r4, #112	; 0x70
 8002798:	4258      	negs	r0, r3
 800279a:	4158      	adcs	r0, r3
 800279c:	e7d9      	b.n	8002752 <RCC_SetFlashLatencyFromMSIRange+0x22>
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800279e:	2000      	movs	r0, #0
 80027a0:	e7d7      	b.n	8002752 <RCC_SetFlashLatencyFromMSIRange+0x22>
      latency = FLASH_LATENCY_3; /* 3WS */
 80027a2:	2003      	movs	r0, #3
 80027a4:	e7d5      	b.n	8002752 <RCC_SetFlashLatencyFromMSIRange+0x22>
        latency = FLASH_LATENCY_2; /* 2WS */
 80027a6:	2002      	movs	r0, #2
 80027a8:	e7d3      	b.n	8002752 <RCC_SetFlashLatencyFromMSIRange+0x22>
 80027aa:	bf00      	nop
 80027ac:	40021000 	.word	0x40021000
 80027b0:	40022000 	.word	0x40022000

080027b4 <HAL_RCC_GetSysClockFreq>:
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80027b4:	4b25      	ldr	r3, [pc, #148]	; (800284c <HAL_RCC_GetSysClockFreq+0x98>)
 80027b6:	689a      	ldr	r2, [r3, #8]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80027b8:	68d9      	ldr	r1, [r3, #12]
  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80027ba:	f012 020c 	ands.w	r2, r2, #12
 80027be:	d005      	beq.n	80027cc <HAL_RCC_GetSysClockFreq+0x18>
 80027c0:	2a0c      	cmp	r2, #12
 80027c2:	d115      	bne.n	80027f0 <HAL_RCC_GetSysClockFreq+0x3c>
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80027c4:	f001 0103 	and.w	r1, r1, #3
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80027c8:	2901      	cmp	r1, #1
 80027ca:	d118      	bne.n	80027fe <HAL_RCC_GetSysClockFreq+0x4a>
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80027cc:	6819      	ldr	r1, [r3, #0]
    msirange = MSIRangeTable[msirange];
 80027ce:	4820      	ldr	r0, [pc, #128]	; (8002850 <HAL_RCC_GetSysClockFreq+0x9c>)
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80027d0:	0709      	lsls	r1, r1, #28
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80027d2:	bf55      	itete	pl
 80027d4:	f8d3 1094 	ldrpl.w	r1, [r3, #148]	; 0x94
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80027d8:	6819      	ldrmi	r1, [r3, #0]
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80027da:	f3c1 2103 	ubfxpl	r1, r1, #8, #4
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80027de:	f3c1 1103 	ubfxmi	r1, r1, #4, #4
    msirange = MSIRangeTable[msirange];
 80027e2:	f850 0021 	ldr.w	r0, [r0, r1, lsl #2]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80027e6:	b382      	cbz	r2, 800284a <HAL_RCC_GetSysClockFreq+0x96>
  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80027e8:	2a0c      	cmp	r2, #12
 80027ea:	d009      	beq.n	8002800 <HAL_RCC_GetSysClockFreq+0x4c>
 80027ec:	2000      	movs	r0, #0
  return sysclockfreq;
 80027ee:	4770      	bx	lr
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80027f0:	2a04      	cmp	r2, #4
 80027f2:	d029      	beq.n	8002848 <HAL_RCC_GetSysClockFreq+0x94>
 80027f4:	2a08      	cmp	r2, #8
 80027f6:	4817      	ldr	r0, [pc, #92]	; (8002854 <HAL_RCC_GetSysClockFreq+0xa0>)
 80027f8:	bf18      	it	ne
 80027fa:	2000      	movne	r0, #0
 80027fc:	4770      	bx	lr
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80027fe:	2000      	movs	r0, #0
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002800:	68d9      	ldr	r1, [r3, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002802:	68da      	ldr	r2, [r3, #12]
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002804:	f001 0103 	and.w	r1, r1, #3
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002808:	f3c2 1202 	ubfx	r2, r2, #4, #3
    switch (pllsource)
 800280c:	2902      	cmp	r1, #2
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800280e:	f102 0201 	add.w	r2, r2, #1
    switch (pllsource)
 8002812:	d005      	beq.n	8002820 <HAL_RCC_GetSysClockFreq+0x6c>
 8002814:	2903      	cmp	r1, #3
 8002816:	d012      	beq.n	800283e <HAL_RCC_GetSysClockFreq+0x8a>
      pllvco = (msirange / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002818:	68d9      	ldr	r1, [r3, #12]
 800281a:	f3c1 2106 	ubfx	r1, r1, #8, #7
 800281e:	e003      	b.n	8002828 <HAL_RCC_GetSysClockFreq+0x74>
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002820:	68d9      	ldr	r1, [r3, #12]
 8002822:	480d      	ldr	r0, [pc, #52]	; (8002858 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002824:	f3c1 2106 	ubfx	r1, r1, #8, #7
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002828:	68db      	ldr	r3, [r3, #12]
      pllvco = (msirange / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800282a:	fbb0 f0f2 	udiv	r0, r0, r2
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800282e:	f3c3 6341 	ubfx	r3, r3, #25, #2
 8002832:	3301      	adds	r3, #1
      pllvco = (msirange / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002834:	4348      	muls	r0, r1
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002836:	005b      	lsls	r3, r3, #1
    sysclockfreq = pllvco/pllr;
 8002838:	fbb0 f0f3 	udiv	r0, r0, r3
 800283c:	4770      	bx	lr
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800283e:	68d9      	ldr	r1, [r3, #12]
 8002840:	4804      	ldr	r0, [pc, #16]	; (8002854 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002842:	f3c1 2106 	ubfx	r1, r1, #8, #7
 8002846:	e7ef      	b.n	8002828 <HAL_RCC_GetSysClockFreq+0x74>
    sysclockfreq = HSI_VALUE;
 8002848:	4803      	ldr	r0, [pc, #12]	; (8002858 <HAL_RCC_GetSysClockFreq+0xa4>)
}
 800284a:	4770      	bx	lr
 800284c:	40021000 	.word	0x40021000
 8002850:	080056c8 	.word	0x080056c8
 8002854:	007a1200 	.word	0x007a1200
 8002858:	00f42400 	.word	0x00f42400

0800285c <HAL_RCC_OscConfig>:
{
 800285c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
  if(RCC_OscInitStruct == NULL)
 8002860:	4605      	mov	r5, r0
 8002862:	b918      	cbnz	r0, 800286c <HAL_RCC_OscConfig+0x10>
    return HAL_ERROR;
 8002864:	2001      	movs	r0, #1
}
 8002866:	b003      	add	sp, #12
 8002868:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800286c:	4ca5      	ldr	r4, [pc, #660]	; (8002b04 <HAL_RCC_OscConfig+0x2a8>)
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800286e:	6803      	ldr	r3, [r0, #0]
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002870:	68a6      	ldr	r6, [r4, #8]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002872:	68e7      	ldr	r7, [r4, #12]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002874:	06db      	lsls	r3, r3, #27
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002876:	f006 060c 	and.w	r6, r6, #12
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800287a:	f007 0703 	and.w	r7, r7, #3
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800287e:	d53c      	bpl.n	80028fa <HAL_RCC_OscConfig+0x9e>
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002880:	b11e      	cbz	r6, 800288a <HAL_RCC_OscConfig+0x2e>
 8002882:	2e0c      	cmp	r6, #12
 8002884:	d163      	bne.n	800294e <HAL_RCC_OscConfig+0xf2>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8002886:	2f01      	cmp	r7, #1
 8002888:	d161      	bne.n	800294e <HAL_RCC_OscConfig+0xf2>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800288a:	6823      	ldr	r3, [r4, #0]
 800288c:	0798      	lsls	r0, r3, #30
 800288e:	d502      	bpl.n	8002896 <HAL_RCC_OscConfig+0x3a>
 8002890:	69ab      	ldr	r3, [r5, #24]
 8002892:	2b00      	cmp	r3, #0
 8002894:	d0e6      	beq.n	8002864 <HAL_RCC_OscConfig+0x8>
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002896:	6823      	ldr	r3, [r4, #0]
 8002898:	6a28      	ldr	r0, [r5, #32]
 800289a:	0719      	lsls	r1, r3, #28
 800289c:	bf56      	itet	pl
 800289e:	f8d4 3094 	ldrpl.w	r3, [r4, #148]	; 0x94
 80028a2:	6823      	ldrmi	r3, [r4, #0]
 80028a4:	091b      	lsrpl	r3, r3, #4
 80028a6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80028aa:	4283      	cmp	r3, r0
 80028ac:	d23a      	bcs.n	8002924 <HAL_RCC_OscConfig+0xc8>
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80028ae:	f7ff ff3f 	bl	8002730 <RCC_SetFlashLatencyFromMSIRange>
 80028b2:	2800      	cmp	r0, #0
 80028b4:	d1d6      	bne.n	8002864 <HAL_RCC_OscConfig+0x8>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80028b6:	6823      	ldr	r3, [r4, #0]
 80028b8:	f043 0308 	orr.w	r3, r3, #8
 80028bc:	6023      	str	r3, [r4, #0]
 80028be:	6823      	ldr	r3, [r4, #0]
 80028c0:	6a2a      	ldr	r2, [r5, #32]
 80028c2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80028c6:	4313      	orrs	r3, r2
 80028c8:	6023      	str	r3, [r4, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80028ca:	6863      	ldr	r3, [r4, #4]
 80028cc:	69ea      	ldr	r2, [r5, #28]
 80028ce:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80028d2:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80028d6:	6063      	str	r3, [r4, #4]
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80028d8:	f7ff ff6c 	bl	80027b4 <HAL_RCC_GetSysClockFreq>
 80028dc:	68a3      	ldr	r3, [r4, #8]
 80028de:	4a8a      	ldr	r2, [pc, #552]	; (8002b08 <HAL_RCC_OscConfig+0x2ac>)
 80028e0:	f3c3 1303 	ubfx	r3, r3, #4, #4
 80028e4:	5cd3      	ldrb	r3, [r2, r3]
 80028e6:	f003 031f 	and.w	r3, r3, #31
 80028ea:	40d8      	lsrs	r0, r3
 80028ec:	4b87      	ldr	r3, [pc, #540]	; (8002b0c <HAL_RCC_OscConfig+0x2b0>)
 80028ee:	6018      	str	r0, [r3, #0]
        status = HAL_InitTick (TICK_INT_PRIORITY);
 80028f0:	2000      	movs	r0, #0
 80028f2:	f7fe fae7 	bl	8000ec4 <HAL_InitTick>
        if(status != HAL_OK)
 80028f6:	2800      	cmp	r0, #0
 80028f8:	d1b5      	bne.n	8002866 <HAL_RCC_OscConfig+0xa>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80028fa:	682b      	ldr	r3, [r5, #0]
 80028fc:	07d8      	lsls	r0, r3, #31
 80028fe:	d45d      	bmi.n	80029bc <HAL_RCC_OscConfig+0x160>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002900:	682b      	ldr	r3, [r5, #0]
 8002902:	0799      	lsls	r1, r3, #30
 8002904:	f100 809c 	bmi.w	8002a40 <HAL_RCC_OscConfig+0x1e4>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002908:	682b      	ldr	r3, [r5, #0]
 800290a:	0718      	lsls	r0, r3, #28
 800290c:	f100 80d0 	bmi.w	8002ab0 <HAL_RCC_OscConfig+0x254>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002910:	682b      	ldr	r3, [r5, #0]
 8002912:	0759      	lsls	r1, r3, #29
 8002914:	f100 80fc 	bmi.w	8002b10 <HAL_RCC_OscConfig+0x2b4>
  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002918:	6aab      	ldr	r3, [r5, #40]	; 0x28
 800291a:	2b00      	cmp	r3, #0
 800291c:	f040 8165 	bne.w	8002bea <HAL_RCC_OscConfig+0x38e>
  return HAL_OK;
 8002920:	2000      	movs	r0, #0
 8002922:	e7a0      	b.n	8002866 <HAL_RCC_OscConfig+0xa>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002924:	6823      	ldr	r3, [r4, #0]
 8002926:	f043 0308 	orr.w	r3, r3, #8
 800292a:	6023      	str	r3, [r4, #0]
 800292c:	6823      	ldr	r3, [r4, #0]
 800292e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002932:	4303      	orrs	r3, r0
 8002934:	6023      	str	r3, [r4, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002936:	6863      	ldr	r3, [r4, #4]
 8002938:	69ea      	ldr	r2, [r5, #28]
 800293a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800293e:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8002942:	6063      	str	r3, [r4, #4]
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002944:	f7ff fef4 	bl	8002730 <RCC_SetFlashLatencyFromMSIRange>
 8002948:	2800      	cmp	r0, #0
 800294a:	d0c5      	beq.n	80028d8 <HAL_RCC_OscConfig+0x7c>
 800294c:	e78a      	b.n	8002864 <HAL_RCC_OscConfig+0x8>
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800294e:	69ab      	ldr	r3, [r5, #24]
 8002950:	b31b      	cbz	r3, 800299a <HAL_RCC_OscConfig+0x13e>
        __HAL_RCC_MSI_ENABLE();
 8002952:	6823      	ldr	r3, [r4, #0]
 8002954:	f043 0301 	orr.w	r3, r3, #1
 8002958:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 800295a:	f7fe fae9 	bl	8000f30 <HAL_GetTick>
 800295e:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002960:	6823      	ldr	r3, [r4, #0]
 8002962:	079a      	lsls	r2, r3, #30
 8002964:	d511      	bpl.n	800298a <HAL_RCC_OscConfig+0x12e>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002966:	6823      	ldr	r3, [r4, #0]
 8002968:	f043 0308 	orr.w	r3, r3, #8
 800296c:	6023      	str	r3, [r4, #0]
 800296e:	6823      	ldr	r3, [r4, #0]
 8002970:	6a2a      	ldr	r2, [r5, #32]
 8002972:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002976:	4313      	orrs	r3, r2
 8002978:	6023      	str	r3, [r4, #0]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800297a:	6863      	ldr	r3, [r4, #4]
 800297c:	69ea      	ldr	r2, [r5, #28]
 800297e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002982:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8002986:	6063      	str	r3, [r4, #4]
 8002988:	e7b7      	b.n	80028fa <HAL_RCC_OscConfig+0x9e>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800298a:	f7fe fad1 	bl	8000f30 <HAL_GetTick>
 800298e:	eba0 0008 	sub.w	r0, r0, r8
 8002992:	2802      	cmp	r0, #2
 8002994:	d9e4      	bls.n	8002960 <HAL_RCC_OscConfig+0x104>
            return HAL_TIMEOUT;
 8002996:	2003      	movs	r0, #3
 8002998:	e765      	b.n	8002866 <HAL_RCC_OscConfig+0xa>
        __HAL_RCC_MSI_DISABLE();
 800299a:	6823      	ldr	r3, [r4, #0]
 800299c:	f023 0301 	bic.w	r3, r3, #1
 80029a0:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80029a2:	f7fe fac5 	bl	8000f30 <HAL_GetTick>
 80029a6:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80029a8:	6823      	ldr	r3, [r4, #0]
 80029aa:	079b      	lsls	r3, r3, #30
 80029ac:	d5a5      	bpl.n	80028fa <HAL_RCC_OscConfig+0x9e>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80029ae:	f7fe fabf 	bl	8000f30 <HAL_GetTick>
 80029b2:	eba0 0008 	sub.w	r0, r0, r8
 80029b6:	2802      	cmp	r0, #2
 80029b8:	d9f6      	bls.n	80029a8 <HAL_RCC_OscConfig+0x14c>
 80029ba:	e7ec      	b.n	8002996 <HAL_RCC_OscConfig+0x13a>
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80029bc:	2e08      	cmp	r6, #8
 80029be:	d003      	beq.n	80029c8 <HAL_RCC_OscConfig+0x16c>
 80029c0:	2e0c      	cmp	r6, #12
 80029c2:	d108      	bne.n	80029d6 <HAL_RCC_OscConfig+0x17a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_HSE)))
 80029c4:	2f03      	cmp	r7, #3
 80029c6:	d106      	bne.n	80029d6 <HAL_RCC_OscConfig+0x17a>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80029c8:	6823      	ldr	r3, [r4, #0]
 80029ca:	039a      	lsls	r2, r3, #14
 80029cc:	d598      	bpl.n	8002900 <HAL_RCC_OscConfig+0xa4>
 80029ce:	686b      	ldr	r3, [r5, #4]
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d195      	bne.n	8002900 <HAL_RCC_OscConfig+0xa4>
 80029d4:	e746      	b.n	8002864 <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80029d6:	686b      	ldr	r3, [r5, #4]
 80029d8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80029dc:	d110      	bne.n	8002a00 <HAL_RCC_OscConfig+0x1a4>
 80029de:	6823      	ldr	r3, [r4, #0]
 80029e0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80029e4:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80029e6:	f7fe faa3 	bl	8000f30 <HAL_GetTick>
 80029ea:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80029ec:	6823      	ldr	r3, [r4, #0]
 80029ee:	039b      	lsls	r3, r3, #14
 80029f0:	d486      	bmi.n	8002900 <HAL_RCC_OscConfig+0xa4>
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80029f2:	f7fe fa9d 	bl	8000f30 <HAL_GetTick>
 80029f6:	eba0 0008 	sub.w	r0, r0, r8
 80029fa:	2864      	cmp	r0, #100	; 0x64
 80029fc:	d9f6      	bls.n	80029ec <HAL_RCC_OscConfig+0x190>
 80029fe:	e7ca      	b.n	8002996 <HAL_RCC_OscConfig+0x13a>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002a00:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002a04:	d104      	bne.n	8002a10 <HAL_RCC_OscConfig+0x1b4>
 8002a06:	6823      	ldr	r3, [r4, #0]
 8002a08:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002a0c:	6023      	str	r3, [r4, #0]
 8002a0e:	e7e6      	b.n	80029de <HAL_RCC_OscConfig+0x182>
 8002a10:	6822      	ldr	r2, [r4, #0]
 8002a12:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8002a16:	6022      	str	r2, [r4, #0]
 8002a18:	6822      	ldr	r2, [r4, #0]
 8002a1a:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002a1e:	6022      	str	r2, [r4, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	d1e0      	bne.n	80029e6 <HAL_RCC_OscConfig+0x18a>
        tickstart = HAL_GetTick();
 8002a24:	f7fe fa84 	bl	8000f30 <HAL_GetTick>
 8002a28:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002a2a:	6823      	ldr	r3, [r4, #0]
 8002a2c:	0398      	lsls	r0, r3, #14
 8002a2e:	f57f af67 	bpl.w	8002900 <HAL_RCC_OscConfig+0xa4>
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002a32:	f7fe fa7d 	bl	8000f30 <HAL_GetTick>
 8002a36:	eba0 0008 	sub.w	r0, r0, r8
 8002a3a:	2864      	cmp	r0, #100	; 0x64
 8002a3c:	d9f5      	bls.n	8002a2a <HAL_RCC_OscConfig+0x1ce>
 8002a3e:	e7aa      	b.n	8002996 <HAL_RCC_OscConfig+0x13a>
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8002a40:	2e04      	cmp	r6, #4
 8002a42:	d003      	beq.n	8002a4c <HAL_RCC_OscConfig+0x1f0>
 8002a44:	2e0c      	cmp	r6, #12
 8002a46:	d110      	bne.n	8002a6a <HAL_RCC_OscConfig+0x20e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_HSI)))
 8002a48:	2f02      	cmp	r7, #2
 8002a4a:	d10e      	bne.n	8002a6a <HAL_RCC_OscConfig+0x20e>
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002a4c:	6823      	ldr	r3, [r4, #0]
 8002a4e:	0559      	lsls	r1, r3, #21
 8002a50:	d503      	bpl.n	8002a5a <HAL_RCC_OscConfig+0x1fe>
 8002a52:	68eb      	ldr	r3, [r5, #12]
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	f43f af05 	beq.w	8002864 <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002a5a:	6863      	ldr	r3, [r4, #4]
 8002a5c:	692a      	ldr	r2, [r5, #16]
 8002a5e:	f023 53f8 	bic.w	r3, r3, #520093696	; 0x1f000000
 8002a62:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8002a66:	6063      	str	r3, [r4, #4]
 8002a68:	e74e      	b.n	8002908 <HAL_RCC_OscConfig+0xac>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002a6a:	68eb      	ldr	r3, [r5, #12]
 8002a6c:	b17b      	cbz	r3, 8002a8e <HAL_RCC_OscConfig+0x232>
        __HAL_RCC_HSI_ENABLE();
 8002a6e:	6823      	ldr	r3, [r4, #0]
 8002a70:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002a74:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8002a76:	f7fe fa5b 	bl	8000f30 <HAL_GetTick>
 8002a7a:	4607      	mov	r7, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002a7c:	6823      	ldr	r3, [r4, #0]
 8002a7e:	055a      	lsls	r2, r3, #21
 8002a80:	d4eb      	bmi.n	8002a5a <HAL_RCC_OscConfig+0x1fe>
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002a82:	f7fe fa55 	bl	8000f30 <HAL_GetTick>
 8002a86:	1bc0      	subs	r0, r0, r7
 8002a88:	2802      	cmp	r0, #2
 8002a8a:	d9f7      	bls.n	8002a7c <HAL_RCC_OscConfig+0x220>
 8002a8c:	e783      	b.n	8002996 <HAL_RCC_OscConfig+0x13a>
        __HAL_RCC_HSI_DISABLE();
 8002a8e:	6823      	ldr	r3, [r4, #0]
 8002a90:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002a94:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8002a96:	f7fe fa4b 	bl	8000f30 <HAL_GetTick>
 8002a9a:	4607      	mov	r7, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002a9c:	6823      	ldr	r3, [r4, #0]
 8002a9e:	055b      	lsls	r3, r3, #21
 8002aa0:	f57f af32 	bpl.w	8002908 <HAL_RCC_OscConfig+0xac>
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002aa4:	f7fe fa44 	bl	8000f30 <HAL_GetTick>
 8002aa8:	1bc0      	subs	r0, r0, r7
 8002aaa:	2802      	cmp	r0, #2
 8002aac:	d9f6      	bls.n	8002a9c <HAL_RCC_OscConfig+0x240>
 8002aae:	e772      	b.n	8002996 <HAL_RCC_OscConfig+0x13a>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002ab0:	696b      	ldr	r3, [r5, #20]
 8002ab2:	b19b      	cbz	r3, 8002adc <HAL_RCC_OscConfig+0x280>
      __HAL_RCC_LSI_ENABLE();
 8002ab4:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 8002ab8:	f043 0301 	orr.w	r3, r3, #1
 8002abc:	f8c4 3094 	str.w	r3, [r4, #148]	; 0x94
      tickstart = HAL_GetTick();
 8002ac0:	f7fe fa36 	bl	8000f30 <HAL_GetTick>
 8002ac4:	4607      	mov	r7, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002ac6:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 8002aca:	079a      	lsls	r2, r3, #30
 8002acc:	f53f af20 	bmi.w	8002910 <HAL_RCC_OscConfig+0xb4>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002ad0:	f7fe fa2e 	bl	8000f30 <HAL_GetTick>
 8002ad4:	1bc0      	subs	r0, r0, r7
 8002ad6:	2802      	cmp	r0, #2
 8002ad8:	d9f5      	bls.n	8002ac6 <HAL_RCC_OscConfig+0x26a>
 8002ada:	e75c      	b.n	8002996 <HAL_RCC_OscConfig+0x13a>
      __HAL_RCC_LSI_DISABLE();
 8002adc:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 8002ae0:	f023 0301 	bic.w	r3, r3, #1
 8002ae4:	f8c4 3094 	str.w	r3, [r4, #148]	; 0x94
      tickstart = HAL_GetTick();
 8002ae8:	f7fe fa22 	bl	8000f30 <HAL_GetTick>
 8002aec:	4607      	mov	r7, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002aee:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 8002af2:	079b      	lsls	r3, r3, #30
 8002af4:	f57f af0c 	bpl.w	8002910 <HAL_RCC_OscConfig+0xb4>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002af8:	f7fe fa1a 	bl	8000f30 <HAL_GetTick>
 8002afc:	1bc0      	subs	r0, r0, r7
 8002afe:	2802      	cmp	r0, #2
 8002b00:	d9f5      	bls.n	8002aee <HAL_RCC_OscConfig+0x292>
 8002b02:	e748      	b.n	8002996 <HAL_RCC_OscConfig+0x13a>
 8002b04:	40021000 	.word	0x40021000
 8002b08:	080056b0 	.word	0x080056b0
 8002b0c:	20000008 	.word	0x20000008
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002b10:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8002b12:	00d8      	lsls	r0, r3, #3
 8002b14:	d429      	bmi.n	8002b6a <HAL_RCC_OscConfig+0x30e>
      __HAL_RCC_PWR_CLK_ENABLE();
 8002b16:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8002b18:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002b1c:	65a3      	str	r3, [r4, #88]	; 0x58
 8002b1e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8002b20:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002b24:	9301      	str	r3, [sp, #4]
 8002b26:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8002b28:	f04f 0801 	mov.w	r8, #1
    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002b2c:	4f5d      	ldr	r7, [pc, #372]	; (8002ca4 <HAL_RCC_OscConfig+0x448>)
 8002b2e:	683b      	ldr	r3, [r7, #0]
 8002b30:	05d9      	lsls	r1, r3, #23
 8002b32:	d51d      	bpl.n	8002b70 <HAL_RCC_OscConfig+0x314>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002b34:	68ab      	ldr	r3, [r5, #8]
 8002b36:	2b01      	cmp	r3, #1
 8002b38:	d12b      	bne.n	8002b92 <HAL_RCC_OscConfig+0x336>
 8002b3a:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 8002b3e:	f043 0301 	orr.w	r3, r3, #1
 8002b42:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
      tickstart = HAL_GetTick();
 8002b46:	f7fe f9f3 	bl	8000f30 <HAL_GetTick>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b4a:	f241 3988 	movw	r9, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8002b4e:	4607      	mov	r7, r0
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002b50:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 8002b54:	079b      	lsls	r3, r3, #30
 8002b56:	d542      	bpl.n	8002bde <HAL_RCC_OscConfig+0x382>
    if(pwrclkchanged == SET)
 8002b58:	f1b8 0f00 	cmp.w	r8, #0
 8002b5c:	f43f aedc 	beq.w	8002918 <HAL_RCC_OscConfig+0xbc>
      __HAL_RCC_PWR_CLK_DISABLE();
 8002b60:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8002b62:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002b66:	65a3      	str	r3, [r4, #88]	; 0x58
 8002b68:	e6d6      	b.n	8002918 <HAL_RCC_OscConfig+0xbc>
    FlagStatus       pwrclkchanged = RESET;
 8002b6a:	f04f 0800 	mov.w	r8, #0
 8002b6e:	e7dd      	b.n	8002b2c <HAL_RCC_OscConfig+0x2d0>
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002b70:	683b      	ldr	r3, [r7, #0]
 8002b72:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002b76:	603b      	str	r3, [r7, #0]
      tickstart = HAL_GetTick();
 8002b78:	f7fe f9da 	bl	8000f30 <HAL_GetTick>
 8002b7c:	4681      	mov	r9, r0
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002b7e:	683b      	ldr	r3, [r7, #0]
 8002b80:	05da      	lsls	r2, r3, #23
 8002b82:	d4d7      	bmi.n	8002b34 <HAL_RCC_OscConfig+0x2d8>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002b84:	f7fe f9d4 	bl	8000f30 <HAL_GetTick>
 8002b88:	eba0 0009 	sub.w	r0, r0, r9
 8002b8c:	2802      	cmp	r0, #2
 8002b8e:	d9f6      	bls.n	8002b7e <HAL_RCC_OscConfig+0x322>
 8002b90:	e701      	b.n	8002996 <HAL_RCC_OscConfig+0x13a>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002b92:	2b05      	cmp	r3, #5
 8002b94:	d106      	bne.n	8002ba4 <HAL_RCC_OscConfig+0x348>
 8002b96:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 8002b9a:	f043 0304 	orr.w	r3, r3, #4
 8002b9e:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
 8002ba2:	e7ca      	b.n	8002b3a <HAL_RCC_OscConfig+0x2de>
 8002ba4:	f8d4 2090 	ldr.w	r2, [r4, #144]	; 0x90
 8002ba8:	f022 0201 	bic.w	r2, r2, #1
 8002bac:	f8c4 2090 	str.w	r2, [r4, #144]	; 0x90
 8002bb0:	f8d4 2090 	ldr.w	r2, [r4, #144]	; 0x90
 8002bb4:	f022 0204 	bic.w	r2, r2, #4
 8002bb8:	f8c4 2090 	str.w	r2, [r4, #144]	; 0x90
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	d1c2      	bne.n	8002b46 <HAL_RCC_OscConfig+0x2ea>
      tickstart = HAL_GetTick();
 8002bc0:	f7fe f9b6 	bl	8000f30 <HAL_GetTick>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002bc4:	f241 3988 	movw	r9, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8002bc8:	4607      	mov	r7, r0
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002bca:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 8002bce:	0798      	lsls	r0, r3, #30
 8002bd0:	d5c2      	bpl.n	8002b58 <HAL_RCC_OscConfig+0x2fc>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002bd2:	f7fe f9ad 	bl	8000f30 <HAL_GetTick>
 8002bd6:	1bc0      	subs	r0, r0, r7
 8002bd8:	4548      	cmp	r0, r9
 8002bda:	d9f6      	bls.n	8002bca <HAL_RCC_OscConfig+0x36e>
 8002bdc:	e6db      	b.n	8002996 <HAL_RCC_OscConfig+0x13a>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002bde:	f7fe f9a7 	bl	8000f30 <HAL_GetTick>
 8002be2:	1bc0      	subs	r0, r0, r7
 8002be4:	4548      	cmp	r0, r9
 8002be6:	d9b3      	bls.n	8002b50 <HAL_RCC_OscConfig+0x2f4>
 8002be8:	e6d5      	b.n	8002996 <HAL_RCC_OscConfig+0x13a>
    if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002bea:	2e0c      	cmp	r6, #12
 8002bec:	f43f ae3a 	beq.w	8002864 <HAL_RCC_OscConfig+0x8>
      if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002bf0:	2b02      	cmp	r3, #2
        __HAL_RCC_PLL_DISABLE();
 8002bf2:	6823      	ldr	r3, [r4, #0]
 8002bf4:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002bf8:	6023      	str	r3, [r4, #0]
      if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002bfa:	d137      	bne.n	8002c6c <HAL_RCC_OscConfig+0x410>
        tickstart = HAL_GetTick();
 8002bfc:	f7fe f998 	bl	8000f30 <HAL_GetTick>
 8002c00:	4606      	mov	r6, r0
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002c02:	6823      	ldr	r3, [r4, #0]
 8002c04:	0199      	lsls	r1, r3, #6
 8002c06:	d42b      	bmi.n	8002c60 <HAL_RCC_OscConfig+0x404>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002c08:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 8002c0a:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8002c0c:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8002c10:	6b2a      	ldr	r2, [r5, #48]	; 0x30
 8002c12:	3a01      	subs	r2, #1
 8002c14:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 8002c18:	6baa      	ldr	r2, [r5, #56]	; 0x38
 8002c1a:	0912      	lsrs	r2, r2, #4
 8002c1c:	ea43 4342 	orr.w	r3, r3, r2, lsl #17
 8002c20:	6bea      	ldr	r2, [r5, #60]	; 0x3c
 8002c22:	0852      	lsrs	r2, r2, #1
 8002c24:	3a01      	subs	r2, #1
 8002c26:	ea43 5342 	orr.w	r3, r3, r2, lsl #21
 8002c2a:	6c2a      	ldr	r2, [r5, #64]	; 0x40
 8002c2c:	0852      	lsrs	r2, r2, #1
 8002c2e:	3a01      	subs	r2, #1
 8002c30:	ea43 6342 	orr.w	r3, r3, r2, lsl #25
 8002c34:	60e3      	str	r3, [r4, #12]
        __HAL_RCC_PLL_ENABLE();
 8002c36:	6823      	ldr	r3, [r4, #0]
 8002c38:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002c3c:	6023      	str	r3, [r4, #0]
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002c3e:	68e3      	ldr	r3, [r4, #12]
 8002c40:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002c44:	60e3      	str	r3, [r4, #12]
        tickstart = HAL_GetTick();
 8002c46:	f7fe f973 	bl	8000f30 <HAL_GetTick>
 8002c4a:	4605      	mov	r5, r0
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002c4c:	6823      	ldr	r3, [r4, #0]
 8002c4e:	019a      	lsls	r2, r3, #6
 8002c50:	f53f ae66 	bmi.w	8002920 <HAL_RCC_OscConfig+0xc4>
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c54:	f7fe f96c 	bl	8000f30 <HAL_GetTick>
 8002c58:	1b40      	subs	r0, r0, r5
 8002c5a:	2802      	cmp	r0, #2
 8002c5c:	d9f6      	bls.n	8002c4c <HAL_RCC_OscConfig+0x3f0>
 8002c5e:	e69a      	b.n	8002996 <HAL_RCC_OscConfig+0x13a>
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c60:	f7fe f966 	bl	8000f30 <HAL_GetTick>
 8002c64:	1b80      	subs	r0, r0, r6
 8002c66:	2802      	cmp	r0, #2
 8002c68:	d9cb      	bls.n	8002c02 <HAL_RCC_OscConfig+0x3a6>
 8002c6a:	e694      	b.n	8002996 <HAL_RCC_OscConfig+0x13a>
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 8002c6c:	6823      	ldr	r3, [r4, #0]
 8002c6e:	f013 5f20 	tst.w	r3, #671088640	; 0x28000000
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8002c72:	bf02      	ittt	eq
 8002c74:	68e3      	ldreq	r3, [r4, #12]
 8002c76:	f023 0303 	biceq.w	r3, r3, #3
 8002c7a:	60e3      	streq	r3, [r4, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8002c7c:	68e3      	ldr	r3, [r4, #12]
 8002c7e:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8002c82:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002c86:	60e3      	str	r3, [r4, #12]
        tickstart = HAL_GetTick();
 8002c88:	f7fe f952 	bl	8000f30 <HAL_GetTick>
 8002c8c:	4605      	mov	r5, r0
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002c8e:	6823      	ldr	r3, [r4, #0]
 8002c90:	019b      	lsls	r3, r3, #6
 8002c92:	f57f ae45 	bpl.w	8002920 <HAL_RCC_OscConfig+0xc4>
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c96:	f7fe f94b 	bl	8000f30 <HAL_GetTick>
 8002c9a:	1b40      	subs	r0, r0, r5
 8002c9c:	2802      	cmp	r0, #2
 8002c9e:	d9f6      	bls.n	8002c8e <HAL_RCC_OscConfig+0x432>
 8002ca0:	e679      	b.n	8002996 <HAL_RCC_OscConfig+0x13a>
 8002ca2:	bf00      	nop
 8002ca4:	40007000 	.word	0x40007000

08002ca8 <HAL_RCC_ClockConfig>:
{
 8002ca8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002cac:	460e      	mov	r6, r1
  if(RCC_ClkInitStruct == NULL)
 8002cae:	4604      	mov	r4, r0
 8002cb0:	b910      	cbnz	r0, 8002cb8 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 8002cb2:	2001      	movs	r0, #1
 8002cb4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002cb8:	4a40      	ldr	r2, [pc, #256]	; (8002dbc <HAL_RCC_ClockConfig+0x114>)
 8002cba:	6813      	ldr	r3, [r2, #0]
 8002cbc:	f003 0307 	and.w	r3, r3, #7
 8002cc0:	428b      	cmp	r3, r1
 8002cc2:	d329      	bcc.n	8002d18 <HAL_RCC_ClockConfig+0x70>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002cc4:	6823      	ldr	r3, [r4, #0]
 8002cc6:	07d9      	lsls	r1, r3, #31
 8002cc8:	d431      	bmi.n	8002d2e <HAL_RCC_ClockConfig+0x86>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002cca:	6821      	ldr	r1, [r4, #0]
 8002ccc:	078a      	lsls	r2, r1, #30
 8002cce:	d45b      	bmi.n	8002d88 <HAL_RCC_ClockConfig+0xe0>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002cd0:	4a3a      	ldr	r2, [pc, #232]	; (8002dbc <HAL_RCC_ClockConfig+0x114>)
 8002cd2:	6813      	ldr	r3, [r2, #0]
 8002cd4:	f003 0307 	and.w	r3, r3, #7
 8002cd8:	429e      	cmp	r6, r3
 8002cda:	d35d      	bcc.n	8002d98 <HAL_RCC_ClockConfig+0xf0>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002cdc:	f011 0f04 	tst.w	r1, #4
 8002ce0:	4d37      	ldr	r5, [pc, #220]	; (8002dc0 <HAL_RCC_ClockConfig+0x118>)
 8002ce2:	d164      	bne.n	8002dae <HAL_RCC_ClockConfig+0x106>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002ce4:	070b      	lsls	r3, r1, #28
 8002ce6:	d506      	bpl.n	8002cf6 <HAL_RCC_ClockConfig+0x4e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002ce8:	68ab      	ldr	r3, [r5, #8]
 8002cea:	6922      	ldr	r2, [r4, #16]
 8002cec:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8002cf0:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8002cf4:	60ab      	str	r3, [r5, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002cf6:	f7ff fd5d 	bl	80027b4 <HAL_RCC_GetSysClockFreq>
 8002cfa:	68ab      	ldr	r3, [r5, #8]
 8002cfc:	4a31      	ldr	r2, [pc, #196]	; (8002dc4 <HAL_RCC_ClockConfig+0x11c>)
 8002cfe:	f3c3 1303 	ubfx	r3, r3, #4, #4
}
 8002d02:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002d06:	5cd3      	ldrb	r3, [r2, r3]
 8002d08:	f003 031f 	and.w	r3, r3, #31
 8002d0c:	40d8      	lsrs	r0, r3
 8002d0e:	4b2e      	ldr	r3, [pc, #184]	; (8002dc8 <HAL_RCC_ClockConfig+0x120>)
 8002d10:	6018      	str	r0, [r3, #0]
  status = HAL_InitTick (TICK_INT_PRIORITY);
 8002d12:	2000      	movs	r0, #0
 8002d14:	f7fe b8d6 	b.w	8000ec4 <HAL_InitTick>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d18:	6813      	ldr	r3, [r2, #0]
 8002d1a:	f023 0307 	bic.w	r3, r3, #7
 8002d1e:	430b      	orrs	r3, r1
 8002d20:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d22:	6813      	ldr	r3, [r2, #0]
 8002d24:	f003 0307 	and.w	r3, r3, #7
 8002d28:	4299      	cmp	r1, r3
 8002d2a:	d1c2      	bne.n	8002cb2 <HAL_RCC_ClockConfig+0xa>
 8002d2c:	e7ca      	b.n	8002cc4 <HAL_RCC_ClockConfig+0x1c>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002d2e:	6862      	ldr	r2, [r4, #4]
 8002d30:	4d23      	ldr	r5, [pc, #140]	; (8002dc0 <HAL_RCC_ClockConfig+0x118>)
 8002d32:	2a03      	cmp	r2, #3
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002d34:	682b      	ldr	r3, [r5, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002d36:	d11b      	bne.n	8002d70 <HAL_RCC_ClockConfig+0xc8>
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002d38:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002d3c:	d0b9      	beq.n	8002cb2 <HAL_RCC_ClockConfig+0xa>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002d3e:	68ab      	ldr	r3, [r5, #8]
 8002d40:	f023 0303 	bic.w	r3, r3, #3
 8002d44:	4313      	orrs	r3, r2
 8002d46:	60ab      	str	r3, [r5, #8]
    tickstart = HAL_GetTick();
 8002d48:	f7fe f8f2 	bl	8000f30 <HAL_GetTick>
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002d4c:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8002d50:	4607      	mov	r7, r0
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002d52:	68ab      	ldr	r3, [r5, #8]
 8002d54:	6862      	ldr	r2, [r4, #4]
 8002d56:	f003 030c 	and.w	r3, r3, #12
 8002d5a:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8002d5e:	d0b4      	beq.n	8002cca <HAL_RCC_ClockConfig+0x22>
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002d60:	f7fe f8e6 	bl	8000f30 <HAL_GetTick>
 8002d64:	1bc0      	subs	r0, r0, r7
 8002d66:	4540      	cmp	r0, r8
 8002d68:	d9f3      	bls.n	8002d52 <HAL_RCC_ClockConfig+0xaa>
        return HAL_TIMEOUT;
 8002d6a:	2003      	movs	r0, #3
}
 8002d6c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002d70:	2a02      	cmp	r2, #2
 8002d72:	d102      	bne.n	8002d7a <HAL_RCC_ClockConfig+0xd2>
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002d74:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8002d78:	e7e0      	b.n	8002d3c <HAL_RCC_ClockConfig+0x94>
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002d7a:	b912      	cbnz	r2, 8002d82 <HAL_RCC_ClockConfig+0xda>
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002d7c:	f013 0f02 	tst.w	r3, #2
 8002d80:	e7dc      	b.n	8002d3c <HAL_RCC_ClockConfig+0x94>
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002d82:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8002d86:	e7d9      	b.n	8002d3c <HAL_RCC_ClockConfig+0x94>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002d88:	4a0d      	ldr	r2, [pc, #52]	; (8002dc0 <HAL_RCC_ClockConfig+0x118>)
 8002d8a:	68a0      	ldr	r0, [r4, #8]
 8002d8c:	6893      	ldr	r3, [r2, #8]
 8002d8e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002d92:	4303      	orrs	r3, r0
 8002d94:	6093      	str	r3, [r2, #8]
 8002d96:	e79b      	b.n	8002cd0 <HAL_RCC_ClockConfig+0x28>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d98:	6813      	ldr	r3, [r2, #0]
 8002d9a:	f023 0307 	bic.w	r3, r3, #7
 8002d9e:	4333      	orrs	r3, r6
 8002da0:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002da2:	6813      	ldr	r3, [r2, #0]
 8002da4:	f003 0307 	and.w	r3, r3, #7
 8002da8:	429e      	cmp	r6, r3
 8002daa:	d182      	bne.n	8002cb2 <HAL_RCC_ClockConfig+0xa>
 8002dac:	e796      	b.n	8002cdc <HAL_RCC_ClockConfig+0x34>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002dae:	68ab      	ldr	r3, [r5, #8]
 8002db0:	68e2      	ldr	r2, [r4, #12]
 8002db2:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8002db6:	4313      	orrs	r3, r2
 8002db8:	60ab      	str	r3, [r5, #8]
 8002dba:	e793      	b.n	8002ce4 <HAL_RCC_ClockConfig+0x3c>
 8002dbc:	40022000 	.word	0x40022000
 8002dc0:	40021000 	.word	0x40021000
 8002dc4:	080056b0 	.word	0x080056b0
 8002dc8:	20000008 	.word	0x20000008

08002dcc <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002dcc:	4b05      	ldr	r3, [pc, #20]	; (8002de4 <HAL_RCC_GetPCLK1Freq+0x18>)
 8002dce:	4a06      	ldr	r2, [pc, #24]	; (8002de8 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8002dd0:	689b      	ldr	r3, [r3, #8]
 8002dd2:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8002dd6:	5cd3      	ldrb	r3, [r2, r3]
 8002dd8:	4a04      	ldr	r2, [pc, #16]	; (8002dec <HAL_RCC_GetPCLK1Freq+0x20>)
 8002dda:	6810      	ldr	r0, [r2, #0]
 8002ddc:	f003 031f 	and.w	r3, r3, #31
}
 8002de0:	40d8      	lsrs	r0, r3
 8002de2:	4770      	bx	lr
 8002de4:	40021000 	.word	0x40021000
 8002de8:	080056c0 	.word	0x080056c0
 8002dec:	20000008 	.word	0x20000008

08002df0 <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002df0:	4b05      	ldr	r3, [pc, #20]	; (8002e08 <HAL_RCC_GetPCLK2Freq+0x18>)
 8002df2:	4a06      	ldr	r2, [pc, #24]	; (8002e0c <HAL_RCC_GetPCLK2Freq+0x1c>)
 8002df4:	689b      	ldr	r3, [r3, #8]
 8002df6:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 8002dfa:	5cd3      	ldrb	r3, [r2, r3]
 8002dfc:	4a04      	ldr	r2, [pc, #16]	; (8002e10 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002dfe:	6810      	ldr	r0, [r2, #0]
 8002e00:	f003 031f 	and.w	r3, r3, #31
}
 8002e04:	40d8      	lsrs	r0, r3
 8002e06:	4770      	bx	lr
 8002e08:	40021000 	.word	0x40021000
 8002e0c:	080056c0 	.word	0x080056c0
 8002e10:	20000008 	.word	0x20000008

08002e14 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8002e14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002e16:	4b45      	ldr	r3, [pc, #276]	; (8002f2c <RCCEx_PLLSAI1_Config+0x118>)
 8002e18:	68da      	ldr	r2, [r3, #12]
 8002e1a:	f012 0f03 	tst.w	r2, #3
{
 8002e1e:	4605      	mov	r5, r0
 8002e20:	460e      	mov	r6, r1
 8002e22:	461c      	mov	r4, r3
 8002e24:	6800      	ldr	r0, [r0, #0]
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002e26:	d02a      	beq.n	8002e7e <RCCEx_PLLSAI1_Config+0x6a>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8002e28:	68da      	ldr	r2, [r3, #12]
 8002e2a:	f002 0203 	and.w	r2, r2, #3
 8002e2e:	4282      	cmp	r2, r0
 8002e30:	d13c      	bne.n	8002eac <RCCEx_PLLSAI1_Config+0x98>
       ||
 8002e32:	2a00      	cmp	r2, #0
 8002e34:	d03a      	beq.n	8002eac <RCCEx_PLLSAI1_Config+0x98>
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8002e36:	68db      	ldr	r3, [r3, #12]
       ||
 8002e38:	686a      	ldr	r2, [r5, #4]
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8002e3a:	f3c3 1302 	ubfx	r3, r3, #4, #3
 8002e3e:	3301      	adds	r3, #1
       ||
 8002e40:	4293      	cmp	r3, r2
 8002e42:	d133      	bne.n	8002eac <RCCEx_PLLSAI1_Config+0x98>
  }

  if(status == HAL_OK)
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8002e44:	6823      	ldr	r3, [r4, #0]
 8002e46:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8002e4a:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002e4c:	f7fe f870 	bl	8000f30 <HAL_GetTick>
 8002e50:	4607      	mov	r7, r0

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002e52:	6823      	ldr	r3, [r4, #0]
 8002e54:	011a      	lsls	r2, r3, #4
 8002e56:	d432      	bmi.n	8002ebe <RCCEx_PLLSAI1_Config+0xaa>
 8002e58:	68af      	ldr	r7, [r5, #8]
      }
    }

    if(status == HAL_OK)
    {
      if(Divider == DIVIDER_P_UPDATE)
 8002e5a:	2e00      	cmp	r6, #0
 8002e5c:	d036      	beq.n	8002ecc <RCCEx_PLLSAI1_Config+0xb8>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8002e5e:	2e01      	cmp	r6, #1
 8002e60:	d150      	bne.n	8002f04 <RCCEx_PLLSAI1_Config+0xf0>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002e62:	6922      	ldr	r2, [r4, #16]
 8002e64:	6928      	ldr	r0, [r5, #16]
 8002e66:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 8002e6a:	0840      	lsrs	r0, r0, #1
 8002e6c:	f422 42fe 	bic.w	r2, r2, #32512	; 0x7f00
 8002e70:	3801      	subs	r0, #1
 8002e72:	ea42 2207 	orr.w	r2, r2, r7, lsl #8
 8002e76:	ea42 5240 	orr.w	r2, r2, r0, lsl #21
 8002e7a:	6122      	str	r2, [r4, #16]
 8002e7c:	e032      	b.n	8002ee4 <RCCEx_PLLSAI1_Config+0xd0>
    switch(PllSai1->PLLSAI1Source)
 8002e7e:	2802      	cmp	r0, #2
 8002e80:	d010      	beq.n	8002ea4 <RCCEx_PLLSAI1_Config+0x90>
 8002e82:	2803      	cmp	r0, #3
 8002e84:	d014      	beq.n	8002eb0 <RCCEx_PLLSAI1_Config+0x9c>
 8002e86:	2801      	cmp	r0, #1
 8002e88:	d110      	bne.n	8002eac <RCCEx_PLLSAI1_Config+0x98>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	079f      	lsls	r7, r3, #30
 8002e8e:	d538      	bpl.n	8002f02 <RCCEx_PLLSAI1_Config+0xee>
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002e90:	68e3      	ldr	r3, [r4, #12]
 8002e92:	686a      	ldr	r2, [r5, #4]
 8002e94:	f023 0373 	bic.w	r3, r3, #115	; 0x73
 8002e98:	3a01      	subs	r2, #1
 8002e9a:	4318      	orrs	r0, r3
 8002e9c:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8002ea0:	60e0      	str	r0, [r4, #12]
 8002ea2:	e7cf      	b.n	8002e44 <RCCEx_PLLSAI1_Config+0x30>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	f413 6f80 	tst.w	r3, #1024	; 0x400
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002eaa:	d1f1      	bne.n	8002e90 <RCCEx_PLLSAI1_Config+0x7c>
 8002eac:	2001      	movs	r0, #1
 8002eae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002eb0:	681a      	ldr	r2, [r3, #0]
 8002eb2:	0391      	lsls	r1, r2, #14
 8002eb4:	d4ec      	bmi.n	8002e90 <RCCEx_PLLSAI1_Config+0x7c>
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	f413 2f80 	tst.w	r3, #262144	; 0x40000
 8002ebc:	e7f5      	b.n	8002eaa <RCCEx_PLLSAI1_Config+0x96>
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002ebe:	f7fe f837 	bl	8000f30 <HAL_GetTick>
 8002ec2:	1bc0      	subs	r0, r0, r7
 8002ec4:	2802      	cmp	r0, #2
 8002ec6:	d9c4      	bls.n	8002e52 <RCCEx_PLLSAI1_Config+0x3e>
        status = HAL_TIMEOUT;
 8002ec8:	2003      	movs	r0, #3
 8002eca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002ecc:	6921      	ldr	r1, [r4, #16]
 8002ece:	68eb      	ldr	r3, [r5, #12]
 8002ed0:	f421 311f 	bic.w	r1, r1, #162816	; 0x27c00
 8002ed4:	f421 7140 	bic.w	r1, r1, #768	; 0x300
 8002ed8:	ea41 2107 	orr.w	r1, r1, r7, lsl #8
 8002edc:	091b      	lsrs	r3, r3, #4
 8002ede:	ea41 4143 	orr.w	r1, r1, r3, lsl #17
 8002ee2:	6121      	str	r1, [r4, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8002ee4:	6823      	ldr	r3, [r4, #0]
 8002ee6:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002eea:	6023      	str	r3, [r4, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002eec:	f7fe f820 	bl	8000f30 <HAL_GetTick>
 8002ef0:	4606      	mov	r6, r0

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002ef2:	6823      	ldr	r3, [r4, #0]
 8002ef4:	011b      	lsls	r3, r3, #4
 8002ef6:	d513      	bpl.n	8002f20 <RCCEx_PLLSAI1_Config+0x10c>
      }

      if(status == HAL_OK)
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8002ef8:	6923      	ldr	r3, [r4, #16]
 8002efa:	69aa      	ldr	r2, [r5, #24]
 8002efc:	4313      	orrs	r3, r2
 8002efe:	6123      	str	r3, [r4, #16]
 8002f00:	2000      	movs	r0, #0
      }
    }
  }

  return status;
}
 8002f02:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002f04:	6923      	ldr	r3, [r4, #16]
 8002f06:	6968      	ldr	r0, [r5, #20]
 8002f08:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8002f0c:	0840      	lsrs	r0, r0, #1
 8002f0e:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002f12:	3801      	subs	r0, #1
 8002f14:	ea43 2307 	orr.w	r3, r3, r7, lsl #8
 8002f18:	ea43 6340 	orr.w	r3, r3, r0, lsl #25
 8002f1c:	6123      	str	r3, [r4, #16]
 8002f1e:	e7e1      	b.n	8002ee4 <RCCEx_PLLSAI1_Config+0xd0>
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002f20:	f7fe f806 	bl	8000f30 <HAL_GetTick>
 8002f24:	1b80      	subs	r0, r0, r6
 8002f26:	2802      	cmp	r0, #2
 8002f28:	d9e3      	bls.n	8002ef2 <RCCEx_PLLSAI1_Config+0xde>
 8002f2a:	e7cd      	b.n	8002ec8 <RCCEx_PLLSAI1_Config+0xb4>
 8002f2c:	40021000 	.word	0x40021000

08002f30 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8002f30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002f32:	4b3d      	ldr	r3, [pc, #244]	; (8003028 <RCCEx_PLLSAI2_Config+0xf8>)
 8002f34:	68da      	ldr	r2, [r3, #12]
 8002f36:	f012 0f03 	tst.w	r2, #3
{
 8002f3a:	4605      	mov	r5, r0
 8002f3c:	460e      	mov	r6, r1
 8002f3e:	461c      	mov	r4, r3
 8002f40:	6800      	ldr	r0, [r0, #0]
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002f42:	d028      	beq.n	8002f96 <RCCEx_PLLSAI2_Config+0x66>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8002f44:	68da      	ldr	r2, [r3, #12]
 8002f46:	f002 0203 	and.w	r2, r2, #3
 8002f4a:	4282      	cmp	r2, r0
 8002f4c:	d13a      	bne.n	8002fc4 <RCCEx_PLLSAI2_Config+0x94>
       ||
 8002f4e:	2a00      	cmp	r2, #0
 8002f50:	d038      	beq.n	8002fc4 <RCCEx_PLLSAI2_Config+0x94>
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8002f52:	68db      	ldr	r3, [r3, #12]
       ||
 8002f54:	686a      	ldr	r2, [r5, #4]
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8002f56:	f3c3 1302 	ubfx	r3, r3, #4, #3
 8002f5a:	3301      	adds	r3, #1
       ||
 8002f5c:	4293      	cmp	r3, r2
 8002f5e:	d131      	bne.n	8002fc4 <RCCEx_PLLSAI2_Config+0x94>
  }

  if(status == HAL_OK)
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8002f60:	6823      	ldr	r3, [r4, #0]
 8002f62:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002f66:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002f68:	f7fd ffe2 	bl	8000f30 <HAL_GetTick>
 8002f6c:	4607      	mov	r7, r0

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8002f6e:	6823      	ldr	r3, [r4, #0]
 8002f70:	009a      	lsls	r2, r3, #2
 8002f72:	d430      	bmi.n	8002fd6 <RCCEx_PLLSAI2_Config+0xa6>
 8002f74:	68a8      	ldr	r0, [r5, #8]
      }
    }

    if(status == HAL_OK)
    {
      if(Divider == DIVIDER_P_UPDATE)
 8002f76:	2e00      	cmp	r6, #0
 8002f78:	d034      	beq.n	8002fe4 <RCCEx_PLLSAI2_Config+0xb4>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002f7a:	6963      	ldr	r3, [r4, #20]
 8002f7c:	6929      	ldr	r1, [r5, #16]
 8002f7e:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8002f82:	0849      	lsrs	r1, r1, #1
 8002f84:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002f88:	3901      	subs	r1, #1
 8002f8a:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
 8002f8e:	ea43 6341 	orr.w	r3, r3, r1, lsl #25
 8002f92:	6163      	str	r3, [r4, #20]
 8002f94:	e032      	b.n	8002ffc <RCCEx_PLLSAI2_Config+0xcc>
    switch(PllSai2->PLLSAI2Source)
 8002f96:	2802      	cmp	r0, #2
 8002f98:	d010      	beq.n	8002fbc <RCCEx_PLLSAI2_Config+0x8c>
 8002f9a:	2803      	cmp	r0, #3
 8002f9c:	d014      	beq.n	8002fc8 <RCCEx_PLLSAI2_Config+0x98>
 8002f9e:	2801      	cmp	r0, #1
 8002fa0:	d110      	bne.n	8002fc4 <RCCEx_PLLSAI2_Config+0x94>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	079f      	lsls	r7, r3, #30
 8002fa6:	d538      	bpl.n	800301a <RCCEx_PLLSAI2_Config+0xea>
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002fa8:	68e3      	ldr	r3, [r4, #12]
 8002faa:	686a      	ldr	r2, [r5, #4]
 8002fac:	f023 0373 	bic.w	r3, r3, #115	; 0x73
 8002fb0:	3a01      	subs	r2, #1
 8002fb2:	4318      	orrs	r0, r3
 8002fb4:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8002fb8:	60e0      	str	r0, [r4, #12]
 8002fba:	e7d1      	b.n	8002f60 <RCCEx_PLLSAI2_Config+0x30>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	f413 6f80 	tst.w	r3, #1024	; 0x400
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002fc2:	d1f1      	bne.n	8002fa8 <RCCEx_PLLSAI2_Config+0x78>
 8002fc4:	2001      	movs	r0, #1
 8002fc6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002fc8:	681a      	ldr	r2, [r3, #0]
 8002fca:	0391      	lsls	r1, r2, #14
 8002fcc:	d4ec      	bmi.n	8002fa8 <RCCEx_PLLSAI2_Config+0x78>
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	f413 2f80 	tst.w	r3, #262144	; 0x40000
 8002fd4:	e7f5      	b.n	8002fc2 <RCCEx_PLLSAI2_Config+0x92>
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8002fd6:	f7fd ffab 	bl	8000f30 <HAL_GetTick>
 8002fda:	1bc0      	subs	r0, r0, r7
 8002fdc:	2802      	cmp	r0, #2
 8002fde:	d9c6      	bls.n	8002f6e <RCCEx_PLLSAI2_Config+0x3e>
        status = HAL_TIMEOUT;
 8002fe0:	2003      	movs	r0, #3
 8002fe2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002fe4:	6962      	ldr	r2, [r4, #20]
 8002fe6:	68eb      	ldr	r3, [r5, #12]
 8002fe8:	f422 321f 	bic.w	r2, r2, #162816	; 0x27c00
 8002fec:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8002ff0:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 8002ff4:	091b      	lsrs	r3, r3, #4
 8002ff6:	ea42 4243 	orr.w	r2, r2, r3, lsl #17
 8002ffa:	6162      	str	r2, [r4, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8002ffc:	6823      	ldr	r3, [r4, #0]
 8002ffe:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003002:	6023      	str	r3, [r4, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003004:	f7fd ff94 	bl	8000f30 <HAL_GetTick>
 8003008:	4606      	mov	r6, r0

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800300a:	6823      	ldr	r3, [r4, #0]
 800300c:	009b      	lsls	r3, r3, #2
 800300e:	d505      	bpl.n	800301c <RCCEx_PLLSAI2_Config+0xec>
      }

      if(status == HAL_OK)
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8003010:	6963      	ldr	r3, [r4, #20]
 8003012:	696a      	ldr	r2, [r5, #20]
 8003014:	4313      	orrs	r3, r2
 8003016:	6163      	str	r3, [r4, #20]
 8003018:	2000      	movs	r0, #0
      }
    }
  }

  return status;
}
 800301a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800301c:	f7fd ff88 	bl	8000f30 <HAL_GetTick>
 8003020:	1b80      	subs	r0, r0, r6
 8003022:	2802      	cmp	r0, #2
 8003024:	d9f1      	bls.n	800300a <RCCEx_PLLSAI2_Config+0xda>
 8003026:	e7db      	b.n	8002fe0 <RCCEx_PLLSAI2_Config+0xb0>
 8003028:	40021000 	.word	0x40021000

0800302c <HAL_RCCEx_PeriphCLKConfig>:
{
 800302c:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003030:	6806      	ldr	r6, [r0, #0]
 8003032:	f416 6600 	ands.w	r6, r6, #2048	; 0x800
{
 8003036:	4604      	mov	r4, r0
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003038:	d024      	beq.n	8003084 <HAL_RCCEx_PeriphCLKConfig+0x58>
    switch(PeriphClkInit->Sai1ClockSelection)
 800303a:	6e41      	ldr	r1, [r0, #100]	; 0x64
 800303c:	f5b1 0f80 	cmp.w	r1, #4194304	; 0x400000
 8003040:	d02c      	beq.n	800309c <HAL_RCCEx_PeriphCLKConfig+0x70>
 8003042:	d802      	bhi.n	800304a <HAL_RCCEx_PeriphCLKConfig+0x1e>
 8003044:	b1c1      	cbz	r1, 8003078 <HAL_RCCEx_PeriphCLKConfig+0x4c>
      ret = HAL_ERROR;
 8003046:	2601      	movs	r6, #1
 8003048:	e01c      	b.n	8003084 <HAL_RCCEx_PeriphCLKConfig+0x58>
    switch(PeriphClkInit->Sai1ClockSelection)
 800304a:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 800304e:	d00d      	beq.n	800306c <HAL_RCCEx_PeriphCLKConfig+0x40>
 8003050:	f5b1 0f40 	cmp.w	r1, #12582912	; 0xc00000
 8003054:	d1f7      	bne.n	8003046 <HAL_RCCEx_PeriphCLKConfig+0x1a>
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003056:	4a4d      	ldr	r2, [pc, #308]	; (800318c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003058:	6e61      	ldr	r1, [r4, #100]	; 0x64
 800305a:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 800305e:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 8003062:	430b      	orrs	r3, r1
 8003064:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
 8003068:	2600      	movs	r6, #0
 800306a:	e00b      	b.n	8003084 <HAL_RCCEx_PeriphCLKConfig+0x58>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800306c:	4a47      	ldr	r2, [pc, #284]	; (800318c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800306e:	68d3      	ldr	r3, [r2, #12]
 8003070:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003074:	60d3      	str	r3, [r2, #12]
      break;
 8003076:	e7ee      	b.n	8003056 <HAL_RCCEx_PeriphCLKConfig+0x2a>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003078:	3004      	adds	r0, #4
 800307a:	f7ff fecb 	bl	8002e14 <RCCEx_PLLSAI1_Config>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800307e:	4606      	mov	r6, r0
    if(ret == HAL_OK)
 8003080:	2800      	cmp	r0, #0
 8003082:	d0e8      	beq.n	8003056 <HAL_RCCEx_PeriphCLKConfig+0x2a>
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8003084:	6823      	ldr	r3, [r4, #0]
 8003086:	04d8      	lsls	r0, r3, #19
 8003088:	d506      	bpl.n	8003098 <HAL_RCCEx_PeriphCLKConfig+0x6c>
    switch(PeriphClkInit->Sai2ClockSelection)
 800308a:	6ea1      	ldr	r1, [r4, #104]	; 0x68
 800308c:	f1b1 7f80 	cmp.w	r1, #16777216	; 0x1000000
 8003090:	d074      	beq.n	800317c <HAL_RCCEx_PeriphCLKConfig+0x150>
 8003092:	d808      	bhi.n	80030a6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8003094:	b1a9      	cbz	r1, 80030c2 <HAL_RCCEx_PeriphCLKConfig+0x96>
      ret = HAL_ERROR;
 8003096:	2601      	movs	r6, #1
 8003098:	4635      	mov	r5, r6
 800309a:	e021      	b.n	80030e0 <HAL_RCCEx_PeriphCLKConfig+0xb4>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800309c:	2100      	movs	r1, #0
 800309e:	3020      	adds	r0, #32
 80030a0:	f7ff ff46 	bl	8002f30 <RCCEx_PLLSAI2_Config>
 80030a4:	e7eb      	b.n	800307e <HAL_RCCEx_PeriphCLKConfig+0x52>
    switch(PeriphClkInit->Sai2ClockSelection)
 80030a6:	f1b1 7f00 	cmp.w	r1, #33554432	; 0x2000000
 80030aa:	d004      	beq.n	80030b6 <HAL_RCCEx_PeriphCLKConfig+0x8a>
 80030ac:	f1b1 7f40 	cmp.w	r1, #50331648	; 0x3000000
 80030b0:	d1f1      	bne.n	8003096 <HAL_RCCEx_PeriphCLKConfig+0x6a>
 80030b2:	4635      	mov	r5, r6
 80030b4:	e009      	b.n	80030ca <HAL_RCCEx_PeriphCLKConfig+0x9e>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80030b6:	4a35      	ldr	r2, [pc, #212]	; (800318c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80030b8:	68d3      	ldr	r3, [r2, #12]
 80030ba:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80030be:	60d3      	str	r3, [r2, #12]
 80030c0:	e7f7      	b.n	80030b2 <HAL_RCCEx_PeriphCLKConfig+0x86>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80030c2:	1d20      	adds	r0, r4, #4
 80030c4:	f7ff fea6 	bl	8002e14 <RCCEx_PLLSAI1_Config>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80030c8:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 80030ca:	2d00      	cmp	r5, #0
 80030cc:	d15c      	bne.n	8003188 <HAL_RCCEx_PeriphCLKConfig+0x15c>
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80030ce:	4a2f      	ldr	r2, [pc, #188]	; (800318c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80030d0:	6ea1      	ldr	r1, [r4, #104]	; 0x68
 80030d2:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 80030d6:	f023 7340 	bic.w	r3, r3, #50331648	; 0x3000000
 80030da:	430b      	orrs	r3, r1
 80030dc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80030e0:	6823      	ldr	r3, [r4, #0]
 80030e2:	0399      	lsls	r1, r3, #14
 80030e4:	f140 814f 	bpl.w	8003386 <HAL_RCCEx_PeriphCLKConfig+0x35a>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80030e8:	4f28      	ldr	r7, [pc, #160]	; (800318c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80030ea:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80030ec:	00da      	lsls	r2, r3, #3
 80030ee:	f140 8176 	bpl.w	80033de <HAL_RCCEx_PeriphCLKConfig+0x3b2>
    FlagStatus       pwrclkchanged = RESET;
 80030f2:	f04f 0800 	mov.w	r8, #0
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80030f6:	f8df 9098 	ldr.w	r9, [pc, #152]	; 8003190 <HAL_RCCEx_PeriphCLKConfig+0x164>
 80030fa:	f8d9 3000 	ldr.w	r3, [r9]
 80030fe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003102:	f8c9 3000 	str.w	r3, [r9]
    tickstart = HAL_GetTick();
 8003106:	f7fd ff13 	bl	8000f30 <HAL_GetTick>
 800310a:	4682      	mov	sl, r0
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800310c:	f8d9 3000 	ldr.w	r3, [r9]
 8003110:	05db      	lsls	r3, r3, #23
 8003112:	d53f      	bpl.n	8003194 <HAL_RCCEx_PeriphCLKConfig+0x168>
    if(ret == HAL_OK)
 8003114:	2d00      	cmp	r5, #0
 8003116:	d144      	bne.n	80031a2 <HAL_RCCEx_PeriphCLKConfig+0x176>
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003118:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800311c:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8003120:	d015      	beq.n	800314e <HAL_RCCEx_PeriphCLKConfig+0x122>
 8003122:	f8d4 2084 	ldr.w	r2, [r4, #132]	; 0x84
 8003126:	4293      	cmp	r3, r2
 8003128:	d011      	beq.n	800314e <HAL_RCCEx_PeriphCLKConfig+0x122>
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800312a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_FORCE();
 800312e:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 8003132:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8003136:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800313a:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800313e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003142:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8003146:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
        RCC->BDCR = tmpregister;
 800314a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800314e:	07d8      	lsls	r0, r3, #31
 8003150:	d509      	bpl.n	8003166 <HAL_RCCEx_PeriphCLKConfig+0x13a>
        tickstart = HAL_GetTick();
 8003152:	f7fd feed 	bl	8000f30 <HAL_GetTick>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003156:	f241 3988 	movw	r9, #5000	; 0x1388
        tickstart = HAL_GetTick();
 800315a:	4605      	mov	r5, r0
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800315c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8003160:	0799      	lsls	r1, r3, #30
 8003162:	f140 8109 	bpl.w	8003378 <HAL_RCCEx_PeriphCLKConfig+0x34c>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003166:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800316a:	f8d4 2084 	ldr.w	r2, [r4, #132]	; 0x84
 800316e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003172:	4313      	orrs	r3, r2
 8003174:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8003178:	4635      	mov	r5, r6
 800317a:	e012      	b.n	80031a2 <HAL_RCCEx_PeriphCLKConfig+0x176>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800317c:	2100      	movs	r1, #0
 800317e:	f104 0020 	add.w	r0, r4, #32
 8003182:	f7ff fed5 	bl	8002f30 <RCCEx_PLLSAI2_Config>
 8003186:	e79f      	b.n	80030c8 <HAL_RCCEx_PeriphCLKConfig+0x9c>
 8003188:	462e      	mov	r6, r5
 800318a:	e7a9      	b.n	80030e0 <HAL_RCCEx_PeriphCLKConfig+0xb4>
 800318c:	40021000 	.word	0x40021000
 8003190:	40007000 	.word	0x40007000
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003194:	f7fd fecc 	bl	8000f30 <HAL_GetTick>
 8003198:	eba0 000a 	sub.w	r0, r0, sl
 800319c:	2802      	cmp	r0, #2
 800319e:	d9b5      	bls.n	800310c <HAL_RCCEx_PeriphCLKConfig+0xe0>
        ret = HAL_TIMEOUT;
 80031a0:	2503      	movs	r5, #3
    if(pwrclkchanged == SET)
 80031a2:	f1b8 0f00 	cmp.w	r8, #0
 80031a6:	d003      	beq.n	80031b0 <HAL_RCCEx_PeriphCLKConfig+0x184>
      __HAL_RCC_PWR_CLK_DISABLE();
 80031a8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80031aa:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80031ae:	65bb      	str	r3, [r7, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80031b0:	6823      	ldr	r3, [r4, #0]
 80031b2:	07da      	lsls	r2, r3, #31
 80031b4:	d508      	bpl.n	80031c8 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80031b6:	4990      	ldr	r1, [pc, #576]	; (80033f8 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 80031b8:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 80031ba:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80031be:	f022 0203 	bic.w	r2, r2, #3
 80031c2:	4302      	orrs	r2, r0
 80031c4:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80031c8:	079f      	lsls	r7, r3, #30
 80031ca:	d508      	bpl.n	80031de <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80031cc:	498a      	ldr	r1, [pc, #552]	; (80033f8 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 80031ce:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 80031d0:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80031d4:	f022 020c 	bic.w	r2, r2, #12
 80031d8:	4302      	orrs	r2, r0
 80031da:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80031de:	075e      	lsls	r6, r3, #29
 80031e0:	d508      	bpl.n	80031f4 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80031e2:	4985      	ldr	r1, [pc, #532]	; (80033f8 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 80031e4:	6c20      	ldr	r0, [r4, #64]	; 0x40
 80031e6:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80031ea:	f022 0230 	bic.w	r2, r2, #48	; 0x30
 80031ee:	4302      	orrs	r2, r0
 80031f0:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80031f4:	0718      	lsls	r0, r3, #28
 80031f6:	d508      	bpl.n	800320a <HAL_RCCEx_PeriphCLKConfig+0x1de>
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80031f8:	497f      	ldr	r1, [pc, #508]	; (80033f8 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 80031fa:	6c60      	ldr	r0, [r4, #68]	; 0x44
 80031fc:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8003200:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8003204:	4302      	orrs	r2, r0
 8003206:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800320a:	06d9      	lsls	r1, r3, #27
 800320c:	d508      	bpl.n	8003220 <HAL_RCCEx_PeriphCLKConfig+0x1f4>
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800320e:	497a      	ldr	r1, [pc, #488]	; (80033f8 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8003210:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8003212:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8003216:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 800321a:	4302      	orrs	r2, r0
 800321c:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003220:	069a      	lsls	r2, r3, #26
 8003222:	d508      	bpl.n	8003236 <HAL_RCCEx_PeriphCLKConfig+0x20a>
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003224:	4974      	ldr	r1, [pc, #464]	; (80033f8 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8003226:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 8003228:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 800322c:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8003230:	4302      	orrs	r2, r0
 8003232:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003236:	059f      	lsls	r7, r3, #22
 8003238:	d508      	bpl.n	800324c <HAL_RCCEx_PeriphCLKConfig+0x220>
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800323a:	496f      	ldr	r1, [pc, #444]	; (80033f8 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 800323c:	6de0      	ldr	r0, [r4, #92]	; 0x5c
 800323e:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8003242:	f422 2240 	bic.w	r2, r2, #786432	; 0xc0000
 8003246:	4302      	orrs	r2, r0
 8003248:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800324c:	055e      	lsls	r6, r3, #21
 800324e:	d508      	bpl.n	8003262 <HAL_RCCEx_PeriphCLKConfig+0x236>
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003250:	4969      	ldr	r1, [pc, #420]	; (80033f8 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8003252:	6e20      	ldr	r0, [r4, #96]	; 0x60
 8003254:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8003258:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 800325c:	4302      	orrs	r2, r0
 800325e:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003262:	0658      	lsls	r0, r3, #25
 8003264:	d508      	bpl.n	8003278 <HAL_RCCEx_PeriphCLKConfig+0x24c>
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003266:	4964      	ldr	r1, [pc, #400]	; (80033f8 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8003268:	6d20      	ldr	r0, [r4, #80]	; 0x50
 800326a:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 800326e:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8003272:	4302      	orrs	r2, r0
 8003274:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003278:	0619      	lsls	r1, r3, #24
 800327a:	d508      	bpl.n	800328e <HAL_RCCEx_PeriphCLKConfig+0x262>
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800327c:	495e      	ldr	r1, [pc, #376]	; (80033f8 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 800327e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8003280:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8003284:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 8003288:	4302      	orrs	r2, r0
 800328a:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800328e:	05da      	lsls	r2, r3, #23
 8003290:	d508      	bpl.n	80032a4 <HAL_RCCEx_PeriphCLKConfig+0x278>
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003292:	4959      	ldr	r1, [pc, #356]	; (80033f8 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8003294:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003296:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 800329a:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 800329e:	4302      	orrs	r2, r0
 80032a0:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80032a4:	049b      	lsls	r3, r3, #18
 80032a6:	d50f      	bpl.n	80032c8 <HAL_RCCEx_PeriphCLKConfig+0x29c>
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80032a8:	4a53      	ldr	r2, [pc, #332]	; (80033f8 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 80032aa:	6ee1      	ldr	r1, [r4, #108]	; 0x6c
 80032ac:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 80032b0:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 80032b4:	430b      	orrs	r3, r1
    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80032b6:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80032ba:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80032be:	d164      	bne.n	800338a <HAL_RCCEx_PeriphCLKConfig+0x35e>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80032c0:	68d3      	ldr	r3, [r2, #12]
 80032c2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80032c6:	60d3      	str	r3, [r2, #12]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80032c8:	6823      	ldr	r3, [r4, #0]
 80032ca:	031f      	lsls	r7, r3, #12
 80032cc:	d50f      	bpl.n	80032ee <HAL_RCCEx_PeriphCLKConfig+0x2c2>
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80032ce:	4a4a      	ldr	r2, [pc, #296]	; (80033f8 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 80032d0:	6f21      	ldr	r1, [r4, #112]	; 0x70
 80032d2:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 80032d6:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 80032da:	430b      	orrs	r3, r1
    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80032dc:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80032e0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80032e4:	d15c      	bne.n	80033a0 <HAL_RCCEx_PeriphCLKConfig+0x374>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80032e6:	68d3      	ldr	r3, [r2, #12]
 80032e8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80032ec:	60d3      	str	r3, [r2, #12]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80032ee:	6823      	ldr	r3, [r4, #0]
 80032f0:	035e      	lsls	r6, r3, #13
 80032f2:	d50f      	bpl.n	8003314 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80032f4:	4a40      	ldr	r2, [pc, #256]	; (80033f8 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 80032f6:	6f61      	ldr	r1, [r4, #116]	; 0x74
 80032f8:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 80032fc:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 8003300:	430b      	orrs	r3, r1
    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003302:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003306:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800330a:	d154      	bne.n	80033b6 <HAL_RCCEx_PeriphCLKConfig+0x38a>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800330c:	68d3      	ldr	r3, [r2, #12]
 800330e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003312:	60d3      	str	r3, [r2, #12]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003314:	6823      	ldr	r3, [r4, #0]
 8003316:	0458      	lsls	r0, r3, #17
 8003318:	d512      	bpl.n	8003340 <HAL_RCCEx_PeriphCLKConfig+0x314>
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800331a:	4937      	ldr	r1, [pc, #220]	; (80033f8 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 800331c:	6fa2      	ldr	r2, [r4, #120]	; 0x78
 800331e:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8003322:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 8003326:	4313      	orrs	r3, r2
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8003328:	f1b2 5f80 	cmp.w	r2, #268435456	; 0x10000000
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800332c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8003330:	d14c      	bne.n	80033cc <HAL_RCCEx_PeriphCLKConfig+0x3a0>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8003332:	2102      	movs	r1, #2
 8003334:	1d20      	adds	r0, r4, #4
 8003336:	f7ff fd6d 	bl	8002e14 <RCCEx_PLLSAI1_Config>
      if(ret != HAL_OK)
 800333a:	2800      	cmp	r0, #0
 800333c:	bf18      	it	ne
 800333e:	4605      	movne	r5, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003340:	6822      	ldr	r2, [r4, #0]
 8003342:	0411      	lsls	r1, r2, #16
 8003344:	d508      	bpl.n	8003358 <HAL_RCCEx_PeriphCLKConfig+0x32c>
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003346:	492c      	ldr	r1, [pc, #176]	; (80033f8 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8003348:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
 800334a:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 800334e:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8003352:	4303      	orrs	r3, r0
 8003354:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003358:	03d3      	lsls	r3, r2, #15
 800335a:	d509      	bpl.n	8003370 <HAL_RCCEx_PeriphCLKConfig+0x344>
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800335c:	4a26      	ldr	r2, [pc, #152]	; (80033f8 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 800335e:	f8d4 1080 	ldr.w	r1, [r4, #128]	; 0x80
 8003362:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8003366:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800336a:	430b      	orrs	r3, r1
 800336c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
}
 8003370:	4628      	mov	r0, r5
 8003372:	b002      	add	sp, #8
 8003374:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003378:	f7fd fdda 	bl	8000f30 <HAL_GetTick>
 800337c:	1b40      	subs	r0, r0, r5
 800337e:	4548      	cmp	r0, r9
 8003380:	f67f aeec 	bls.w	800315c <HAL_RCCEx_PeriphCLKConfig+0x130>
 8003384:	e70c      	b.n	80031a0 <HAL_RCCEx_PeriphCLKConfig+0x174>
 8003386:	4635      	mov	r5, r6
 8003388:	e712      	b.n	80031b0 <HAL_RCCEx_PeriphCLKConfig+0x184>
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800338a:	f1b1 6f80 	cmp.w	r1, #67108864	; 0x4000000
 800338e:	d19b      	bne.n	80032c8 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003390:	2101      	movs	r1, #1
 8003392:	1d20      	adds	r0, r4, #4
 8003394:	f7ff fd3e 	bl	8002e14 <RCCEx_PLLSAI1_Config>
        if(ret != HAL_OK)
 8003398:	2800      	cmp	r0, #0
 800339a:	bf18      	it	ne
 800339c:	4605      	movne	r5, r0
 800339e:	e793      	b.n	80032c8 <HAL_RCCEx_PeriphCLKConfig+0x29c>
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80033a0:	f1b1 6f80 	cmp.w	r1, #67108864	; 0x4000000
 80033a4:	d1a3      	bne.n	80032ee <HAL_RCCEx_PeriphCLKConfig+0x2c2>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80033a6:	2101      	movs	r1, #1
 80033a8:	1d20      	adds	r0, r4, #4
 80033aa:	f7ff fd33 	bl	8002e14 <RCCEx_PLLSAI1_Config>
      if(ret != HAL_OK)
 80033ae:	2800      	cmp	r0, #0
 80033b0:	bf18      	it	ne
 80033b2:	4605      	movne	r5, r0
 80033b4:	e79b      	b.n	80032ee <HAL_RCCEx_PeriphCLKConfig+0x2c2>
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80033b6:	f1b1 6f80 	cmp.w	r1, #67108864	; 0x4000000
 80033ba:	d1ab      	bne.n	8003314 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80033bc:	2101      	movs	r1, #1
 80033be:	1d20      	adds	r0, r4, #4
 80033c0:	f7ff fd28 	bl	8002e14 <RCCEx_PLLSAI1_Config>
      if(ret != HAL_OK)
 80033c4:	2800      	cmp	r0, #0
 80033c6:	bf18      	it	ne
 80033c8:	4605      	movne	r5, r0
 80033ca:	e7a3      	b.n	8003314 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 80033cc:	f1b2 5f00 	cmp.w	r2, #536870912	; 0x20000000
 80033d0:	d1b6      	bne.n	8003340 <HAL_RCCEx_PeriphCLKConfig+0x314>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 80033d2:	2102      	movs	r1, #2
 80033d4:	f104 0020 	add.w	r0, r4, #32
 80033d8:	f7ff fdaa 	bl	8002f30 <RCCEx_PLLSAI2_Config>
 80033dc:	e7ad      	b.n	800333a <HAL_RCCEx_PeriphCLKConfig+0x30e>
      __HAL_RCC_PWR_CLK_ENABLE();
 80033de:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80033e0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80033e4:	65bb      	str	r3, [r7, #88]	; 0x58
 80033e6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80033e8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80033ec:	9301      	str	r3, [sp, #4]
 80033ee:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 80033f0:	f04f 0801 	mov.w	r8, #1
 80033f4:	e67f      	b.n	80030f6 <HAL_RCCEx_PeriphCLKConfig+0xca>
 80033f6:	bf00      	nop
 80033f8:	40021000 	.word	0x40021000

080033fc <HAL_TIM_Base_Start_IT>:
{
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80033fc:	6803      	ldr	r3, [r0, #0]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(htim))
 80033fe:	480a      	ldr	r0, [pc, #40]	; (8003428 <HAL_TIM_Base_Start_IT+0x2c>)
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003400:	68da      	ldr	r2, [r3, #12]
 8003402:	f042 0201 	orr.w	r2, r2, #1
 8003406:	60da      	str	r2, [r3, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(htim))
 8003408:	6899      	ldr	r1, [r3, #8]
 800340a:	4001      	ands	r1, r0
 800340c:	2906      	cmp	r1, #6
 800340e:	d008      	beq.n	8003422 <HAL_TIM_Base_Start_IT+0x26>
 8003410:	689a      	ldr	r2, [r3, #8]
 8003412:	4002      	ands	r2, r0
 8003414:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
  {
    __HAL_TIM_ENABLE(htim);
 8003418:	bf1e      	ittt	ne
 800341a:	681a      	ldrne	r2, [r3, #0]
 800341c:	f042 0201 	orrne.w	r2, r2, #1
 8003420:	601a      	strne	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
}
 8003422:	2000      	movs	r0, #0
 8003424:	4770      	bx	lr
 8003426:	bf00      	nop
 8003428:	00010007 	.word	0x00010007

0800342c <HAL_TIM_OC_DelayElapsedCallback>:
 800342c:	4770      	bx	lr

0800342e <HAL_TIM_IC_CaptureCallback>:
 800342e:	4770      	bx	lr

08003430 <HAL_TIM_PWM_PulseFinishedCallback>:
 8003430:	4770      	bx	lr

08003432 <HAL_TIM_TriggerCallback>:
 8003432:	4770      	bx	lr

08003434 <HAL_TIM_IRQHandler>:
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003434:	6803      	ldr	r3, [r0, #0]
 8003436:	691a      	ldr	r2, [r3, #16]
 8003438:	0791      	lsls	r1, r2, #30
{
 800343a:	b510      	push	{r4, lr}
 800343c:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800343e:	d50f      	bpl.n	8003460 <HAL_TIM_IRQHandler+0x2c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003440:	68da      	ldr	r2, [r3, #12]
 8003442:	0792      	lsls	r2, r2, #30
 8003444:	d50c      	bpl.n	8003460 <HAL_TIM_IRQHandler+0x2c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003446:	f06f 0202 	mvn.w	r2, #2
 800344a:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800344c:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800344e:	2201      	movs	r2, #1
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003450:	0799      	lsls	r1, r3, #30
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003452:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003454:	f000 8085 	beq.w	8003562 <HAL_TIM_IRQHandler+0x12e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003458:	f7ff ffe9 	bl	800342e <HAL_TIM_IC_CaptureCallback>
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
          HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800345c:	2300      	movs	r3, #0
 800345e:	7723      	strb	r3, [r4, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003460:	6823      	ldr	r3, [r4, #0]
 8003462:	691a      	ldr	r2, [r3, #16]
 8003464:	0752      	lsls	r2, r2, #29
 8003466:	d510      	bpl.n	800348a <HAL_TIM_IRQHandler+0x56>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003468:	68da      	ldr	r2, [r3, #12]
 800346a:	0750      	lsls	r0, r2, #29
 800346c:	d50d      	bpl.n	800348a <HAL_TIM_IRQHandler+0x56>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800346e:	f06f 0204 	mvn.w	r2, #4
 8003472:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003474:	699b      	ldr	r3, [r3, #24]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003476:	2202      	movs	r2, #2
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003478:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800347c:	7722      	strb	r2, [r4, #28]
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800347e:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003480:	d075      	beq.n	800356e <HAL_TIM_IRQHandler+0x13a>
        HAL_TIM_IC_CaptureCallback(htim);
 8003482:	f7ff ffd4 	bl	800342e <HAL_TIM_IC_CaptureCallback>
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003486:	2300      	movs	r3, #0
 8003488:	7723      	strb	r3, [r4, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800348a:	6823      	ldr	r3, [r4, #0]
 800348c:	691a      	ldr	r2, [r3, #16]
 800348e:	0711      	lsls	r1, r2, #28
 8003490:	d50f      	bpl.n	80034b2 <HAL_TIM_IRQHandler+0x7e>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003492:	68da      	ldr	r2, [r3, #12]
 8003494:	0712      	lsls	r2, r2, #28
 8003496:	d50c      	bpl.n	80034b2 <HAL_TIM_IRQHandler+0x7e>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003498:	f06f 0208 	mvn.w	r2, #8
 800349c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800349e:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80034a0:	2204      	movs	r2, #4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80034a2:	079b      	lsls	r3, r3, #30
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80034a4:	7722      	strb	r2, [r4, #28]
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80034a6:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80034a8:	d067      	beq.n	800357a <HAL_TIM_IRQHandler+0x146>
        HAL_TIM_IC_CaptureCallback(htim);
 80034aa:	f7ff ffc0 	bl	800342e <HAL_TIM_IC_CaptureCallback>
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80034ae:	2300      	movs	r3, #0
 80034b0:	7723      	strb	r3, [r4, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80034b2:	6823      	ldr	r3, [r4, #0]
 80034b4:	691a      	ldr	r2, [r3, #16]
 80034b6:	06d0      	lsls	r0, r2, #27
 80034b8:	d510      	bpl.n	80034dc <HAL_TIM_IRQHandler+0xa8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80034ba:	68da      	ldr	r2, [r3, #12]
 80034bc:	06d1      	lsls	r1, r2, #27
 80034be:	d50d      	bpl.n	80034dc <HAL_TIM_IRQHandler+0xa8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80034c0:	f06f 0210 	mvn.w	r2, #16
 80034c4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80034c6:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80034c8:	2208      	movs	r2, #8
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80034ca:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80034ce:	7722      	strb	r2, [r4, #28]
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80034d0:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80034d2:	d058      	beq.n	8003586 <HAL_TIM_IRQHandler+0x152>
        HAL_TIM_IC_CaptureCallback(htim);
 80034d4:	f7ff ffab 	bl	800342e <HAL_TIM_IC_CaptureCallback>
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80034d8:	2300      	movs	r3, #0
 80034da:	7723      	strb	r3, [r4, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80034dc:	6823      	ldr	r3, [r4, #0]
 80034de:	691a      	ldr	r2, [r3, #16]
 80034e0:	07d2      	lsls	r2, r2, #31
 80034e2:	d508      	bpl.n	80034f6 <HAL_TIM_IRQHandler+0xc2>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80034e4:	68da      	ldr	r2, [r3, #12]
 80034e6:	07d0      	lsls	r0, r2, #31
 80034e8:	d505      	bpl.n	80034f6 <HAL_TIM_IRQHandler+0xc2>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80034ea:	f06f 0201 	mvn.w	r2, #1
 80034ee:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80034f0:	4620      	mov	r0, r4
 80034f2:	f000 feb7 	bl	8004264 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80034f6:	6823      	ldr	r3, [r4, #0]
 80034f8:	691a      	ldr	r2, [r3, #16]
 80034fa:	0611      	lsls	r1, r2, #24
 80034fc:	d508      	bpl.n	8003510 <HAL_TIM_IRQHandler+0xdc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80034fe:	68da      	ldr	r2, [r3, #12]
 8003500:	0612      	lsls	r2, r2, #24
 8003502:	d505      	bpl.n	8003510 <HAL_TIM_IRQHandler+0xdc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003504:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003508:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800350a:	4620      	mov	r0, r4
 800350c:	f000 f99b 	bl	8003846 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8003510:	6823      	ldr	r3, [r4, #0]
 8003512:	691a      	ldr	r2, [r3, #16]
 8003514:	05d0      	lsls	r0, r2, #23
 8003516:	d508      	bpl.n	800352a <HAL_TIM_IRQHandler+0xf6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003518:	68da      	ldr	r2, [r3, #12]
 800351a:	0611      	lsls	r1, r2, #24
 800351c:	d505      	bpl.n	800352a <HAL_TIM_IRQHandler+0xf6>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800351e:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8003522:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8003524:	4620      	mov	r0, r4
 8003526:	f000 f98f 	bl	8003848 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800352a:	6823      	ldr	r3, [r4, #0]
 800352c:	691a      	ldr	r2, [r3, #16]
 800352e:	0652      	lsls	r2, r2, #25
 8003530:	d508      	bpl.n	8003544 <HAL_TIM_IRQHandler+0x110>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003532:	68da      	ldr	r2, [r3, #12]
 8003534:	0650      	lsls	r0, r2, #25
 8003536:	d505      	bpl.n	8003544 <HAL_TIM_IRQHandler+0x110>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003538:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800353c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800353e:	4620      	mov	r0, r4
 8003540:	f7ff ff77 	bl	8003432 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003544:	6823      	ldr	r3, [r4, #0]
 8003546:	691a      	ldr	r2, [r3, #16]
 8003548:	0691      	lsls	r1, r2, #26
 800354a:	d522      	bpl.n	8003592 <HAL_TIM_IRQHandler+0x15e>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800354c:	68da      	ldr	r2, [r3, #12]
 800354e:	0692      	lsls	r2, r2, #26
 8003550:	d51f      	bpl.n	8003592 <HAL_TIM_IRQHandler+0x15e>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003552:	f06f 0220 	mvn.w	r2, #32
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutationCallback(htim);
 8003556:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003558:	611a      	str	r2, [r3, #16]
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800355a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_CommutationCallback(htim);
 800355e:	f000 b971 	b.w	8003844 <HAL_TIMEx_CommutationCallback>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003562:	f7ff ff63 	bl	800342c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003566:	4620      	mov	r0, r4
 8003568:	f7ff ff62 	bl	8003430 <HAL_TIM_PWM_PulseFinishedCallback>
 800356c:	e776      	b.n	800345c <HAL_TIM_IRQHandler+0x28>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800356e:	f7ff ff5d 	bl	800342c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003572:	4620      	mov	r0, r4
 8003574:	f7ff ff5c 	bl	8003430 <HAL_TIM_PWM_PulseFinishedCallback>
 8003578:	e785      	b.n	8003486 <HAL_TIM_IRQHandler+0x52>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800357a:	f7ff ff57 	bl	800342c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800357e:	4620      	mov	r0, r4
 8003580:	f7ff ff56 	bl	8003430 <HAL_TIM_PWM_PulseFinishedCallback>
 8003584:	e793      	b.n	80034ae <HAL_TIM_IRQHandler+0x7a>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003586:	f7ff ff51 	bl	800342c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800358a:	4620      	mov	r0, r4
 800358c:	f7ff ff50 	bl	8003430 <HAL_TIM_PWM_PulseFinishedCallback>
 8003590:	e7a2      	b.n	80034d8 <HAL_TIM_IRQHandler+0xa4>
 8003592:	bd10      	pop	{r4, pc}

08003594 <TIM_Base_SetConfig>:
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003594:	4a30      	ldr	r2, [pc, #192]	; (8003658 <TIM_Base_SetConfig+0xc4>)
  tmpcr1 = TIMx->CR1;
 8003596:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003598:	4290      	cmp	r0, r2
 800359a:	d012      	beq.n	80035c2 <TIM_Base_SetConfig+0x2e>
 800359c:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 80035a0:	d00f      	beq.n	80035c2 <TIM_Base_SetConfig+0x2e>
 80035a2:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 80035a6:	4290      	cmp	r0, r2
 80035a8:	d00b      	beq.n	80035c2 <TIM_Base_SetConfig+0x2e>
 80035aa:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80035ae:	4290      	cmp	r0, r2
 80035b0:	d007      	beq.n	80035c2 <TIM_Base_SetConfig+0x2e>
 80035b2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80035b6:	4290      	cmp	r0, r2
 80035b8:	d003      	beq.n	80035c2 <TIM_Base_SetConfig+0x2e>
 80035ba:	f502 3294 	add.w	r2, r2, #75776	; 0x12800
 80035be:	4290      	cmp	r0, r2
 80035c0:	d119      	bne.n	80035f6 <TIM_Base_SetConfig+0x62>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
 80035c2:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80035c4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 80035c8:	4313      	orrs	r3, r2
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80035ca:	4a23      	ldr	r2, [pc, #140]	; (8003658 <TIM_Base_SetConfig+0xc4>)
 80035cc:	4290      	cmp	r0, r2
 80035ce:	d01d      	beq.n	800360c <TIM_Base_SetConfig+0x78>
 80035d0:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 80035d4:	d01a      	beq.n	800360c <TIM_Base_SetConfig+0x78>
 80035d6:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 80035da:	4290      	cmp	r0, r2
 80035dc:	d016      	beq.n	800360c <TIM_Base_SetConfig+0x78>
 80035de:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80035e2:	4290      	cmp	r0, r2
 80035e4:	d012      	beq.n	800360c <TIM_Base_SetConfig+0x78>
 80035e6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80035ea:	4290      	cmp	r0, r2
 80035ec:	d00e      	beq.n	800360c <TIM_Base_SetConfig+0x78>
 80035ee:	f502 3294 	add.w	r2, r2, #75776	; 0x12800
 80035f2:	4290      	cmp	r0, r2
 80035f4:	d00a      	beq.n	800360c <TIM_Base_SetConfig+0x78>
 80035f6:	4a19      	ldr	r2, [pc, #100]	; (800365c <TIM_Base_SetConfig+0xc8>)
 80035f8:	4290      	cmp	r0, r2
 80035fa:	d007      	beq.n	800360c <TIM_Base_SetConfig+0x78>
 80035fc:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003600:	4290      	cmp	r0, r2
 8003602:	d003      	beq.n	800360c <TIM_Base_SetConfig+0x78>
 8003604:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003608:	4290      	cmp	r0, r2
 800360a:	d103      	bne.n	8003614 <TIM_Base_SetConfig+0x80>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800360c:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 800360e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003612:	4313      	orrs	r3, r2
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003614:	694a      	ldr	r2, [r1, #20]
 8003616:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800361a:	4313      	orrs	r3, r2

  TIMx->CR1 = tmpcr1;
 800361c:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800361e:	688b      	ldr	r3, [r1, #8]
 8003620:	62c3      	str	r3, [r0, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003622:	680b      	ldr	r3, [r1, #0]
 8003624:	6283      	str	r3, [r0, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003626:	4b0c      	ldr	r3, [pc, #48]	; (8003658 <TIM_Base_SetConfig+0xc4>)
 8003628:	4298      	cmp	r0, r3
 800362a:	d00f      	beq.n	800364c <TIM_Base_SetConfig+0xb8>
 800362c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003630:	4298      	cmp	r0, r3
 8003632:	d00b      	beq.n	800364c <TIM_Base_SetConfig+0xb8>
 8003634:	f503 6340 	add.w	r3, r3, #3072	; 0xc00
 8003638:	4298      	cmp	r0, r3
 800363a:	d007      	beq.n	800364c <TIM_Base_SetConfig+0xb8>
 800363c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003640:	4298      	cmp	r0, r3
 8003642:	d003      	beq.n	800364c <TIM_Base_SetConfig+0xb8>
 8003644:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003648:	4298      	cmp	r0, r3
 800364a:	d101      	bne.n	8003650 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800364c:	690b      	ldr	r3, [r1, #16]
 800364e:	6303      	str	r3, [r0, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003650:	2301      	movs	r3, #1
 8003652:	6143      	str	r3, [r0, #20]
 8003654:	4770      	bx	lr
 8003656:	bf00      	nop
 8003658:	40012c00 	.word	0x40012c00
 800365c:	40014000 	.word	0x40014000

08003660 <HAL_TIM_Base_Init>:
{
 8003660:	b510      	push	{r4, lr}
  if (htim == NULL)
 8003662:	4604      	mov	r4, r0
 8003664:	b1a0      	cbz	r0, 8003690 <HAL_TIM_Base_Init+0x30>
  if (htim->State == HAL_TIM_STATE_RESET)
 8003666:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800366a:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800366e:	b91b      	cbnz	r3, 8003678 <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8003670:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8003674:	f000 ff02 	bl	800447c <HAL_TIM_Base_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8003678:	2302      	movs	r3, #2
 800367a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800367e:	6820      	ldr	r0, [r4, #0]
 8003680:	1d21      	adds	r1, r4, #4
 8003682:	f7ff ff87 	bl	8003594 <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 8003686:	2301      	movs	r3, #1
 8003688:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 800368c:	2000      	movs	r0, #0
 800368e:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8003690:	2001      	movs	r0, #1
}
 8003692:	bd10      	pop	{r4, pc}

08003694 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003694:	b510      	push	{r4, lr}
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003696:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003698:	430a      	orrs	r2, r1
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800369a:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800369e:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
 80036a2:	4323      	orrs	r3, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80036a4:	6083      	str	r3, [r0, #8]
 80036a6:	bd10      	pop	{r4, pc}

080036a8 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 80036a8:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80036ac:	2b01      	cmp	r3, #1
{
 80036ae:	b570      	push	{r4, r5, r6, lr}
 80036b0:	4604      	mov	r4, r0
 80036b2:	f04f 0002 	mov.w	r0, #2
  __HAL_LOCK(htim);
 80036b6:	d017      	beq.n	80036e8 <HAL_TIM_ConfigClockSource+0x40>
  htim->State = HAL_TIM_STATE_BUSY;
 80036b8:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
  tmpsmcr = htim->Instance->SMCR;
 80036bc:	6820      	ldr	r0, [r4, #0]
  __HAL_LOCK(htim);
 80036be:	2301      	movs	r3, #1
 80036c0:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  tmpsmcr = htim->Instance->SMCR;
 80036c4:	6882      	ldr	r2, [r0, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80036c6:	4b48      	ldr	r3, [pc, #288]	; (80037e8 <HAL_TIM_ConfigClockSource+0x140>)
 80036c8:	4013      	ands	r3, r2
  htim->Instance->SMCR = tmpsmcr;
 80036ca:	6083      	str	r3, [r0, #8]
  switch (sClockSourceConfig->ClockSource)
 80036cc:	680b      	ldr	r3, [r1, #0]
 80036ce:	2b40      	cmp	r3, #64	; 0x40
 80036d0:	d072      	beq.n	80037b8 <HAL_TIM_ConfigClockSource+0x110>
 80036d2:	d815      	bhi.n	8003700 <HAL_TIM_ConfigClockSource+0x58>
 80036d4:	2b10      	cmp	r3, #16
 80036d6:	d00c      	beq.n	80036f2 <HAL_TIM_ConfigClockSource+0x4a>
 80036d8:	d807      	bhi.n	80036ea <HAL_TIM_ConfigClockSource+0x42>
 80036da:	b153      	cbz	r3, 80036f2 <HAL_TIM_ConfigClockSource+0x4a>
  htim->State = HAL_TIM_STATE_READY;
 80036dc:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 80036de:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 80036e0:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 80036e4:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 80036e8:	bd70      	pop	{r4, r5, r6, pc}
  switch (sClockSourceConfig->ClockSource)
 80036ea:	2b20      	cmp	r3, #32
 80036ec:	d001      	beq.n	80036f2 <HAL_TIM_ConfigClockSource+0x4a>
 80036ee:	2b30      	cmp	r3, #48	; 0x30
 80036f0:	d1f4      	bne.n	80036dc <HAL_TIM_ConfigClockSource+0x34>
  tmpsmcr = TIMx->SMCR;
 80036f2:	6882      	ldr	r2, [r0, #8]
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80036f4:	f043 0307 	orr.w	r3, r3, #7
  tmpsmcr &= ~TIM_SMCR_TS;
 80036f8:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80036fc:	4313      	orrs	r3, r2
 80036fe:	e033      	b.n	8003768 <HAL_TIM_ConfigClockSource+0xc0>
  switch (sClockSourceConfig->ClockSource)
 8003700:	2b70      	cmp	r3, #112	; 0x70
 8003702:	d033      	beq.n	800376c <HAL_TIM_ConfigClockSource+0xc4>
 8003704:	d81b      	bhi.n	800373e <HAL_TIM_ConfigClockSource+0x96>
 8003706:	2b50      	cmp	r3, #80	; 0x50
 8003708:	d03f      	beq.n	800378a <HAL_TIM_ConfigClockSource+0xe2>
 800370a:	2b60      	cmp	r3, #96	; 0x60
 800370c:	d1e6      	bne.n	80036dc <HAL_TIM_ConfigClockSource+0x34>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800370e:	684d      	ldr	r5, [r1, #4]
 8003710:	68ce      	ldr	r6, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003712:	6a01      	ldr	r1, [r0, #32]
 8003714:	f021 0110 	bic.w	r1, r1, #16
 8003718:	6201      	str	r1, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 800371a:	6982      	ldr	r2, [r0, #24]
  tmpccer = TIMx->CCER;
 800371c:	6a03      	ldr	r3, [r0, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800371e:	f422 4270 	bic.w	r2, r2, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003722:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 8003726:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800372a:	ea42 3206 	orr.w	r2, r2, r6, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 800372e:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8003730:	6203      	str	r3, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 8003732:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8003734:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003738:	f043 0367 	orr.w	r3, r3, #103	; 0x67
 800373c:	e014      	b.n	8003768 <HAL_TIM_ConfigClockSource+0xc0>
  switch (sClockSourceConfig->ClockSource)
 800373e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003742:	d00c      	beq.n	800375e <HAL_TIM_ConfigClockSource+0xb6>
 8003744:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003748:	d1c8      	bne.n	80036dc <HAL_TIM_ConfigClockSource+0x34>
      TIM_ETR_SetConfig(htim->Instance,
 800374a:	68cb      	ldr	r3, [r1, #12]
 800374c:	684a      	ldr	r2, [r1, #4]
 800374e:	6889      	ldr	r1, [r1, #8]
 8003750:	f7ff ffa0 	bl	8003694 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003754:	6822      	ldr	r2, [r4, #0]
 8003756:	6893      	ldr	r3, [r2, #8]
 8003758:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800375c:	e013      	b.n	8003786 <HAL_TIM_ConfigClockSource+0xde>
      htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 800375e:	6883      	ldr	r3, [r0, #8]
 8003760:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003764:	f023 0307 	bic.w	r3, r3, #7
  TIMx->SMCR = tmpsmcr;
 8003768:	6083      	str	r3, [r0, #8]
 800376a:	e7b7      	b.n	80036dc <HAL_TIM_ConfigClockSource+0x34>
      TIM_ETR_SetConfig(htim->Instance,
 800376c:	68cb      	ldr	r3, [r1, #12]
 800376e:	684a      	ldr	r2, [r1, #4]
 8003770:	6889      	ldr	r1, [r1, #8]
 8003772:	f7ff ff8f 	bl	8003694 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8003776:	6822      	ldr	r2, [r4, #0]
 8003778:	6893      	ldr	r3, [r2, #8]
      tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800377a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800377e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003782:	f043 0377 	orr.w	r3, r3, #119	; 0x77
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003786:	6093      	str	r3, [r2, #8]
      break;
 8003788:	e7a8      	b.n	80036dc <HAL_TIM_ConfigClockSource+0x34>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800378a:	684a      	ldr	r2, [r1, #4]
 800378c:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 800378e:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003790:	6a05      	ldr	r5, [r0, #32]
 8003792:	f025 0501 	bic.w	r5, r5, #1
 8003796:	6205      	str	r5, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003798:	6983      	ldr	r3, [r0, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800379a:	f021 010a 	bic.w	r1, r1, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800379e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80037a2:	ea43 1306 	orr.w	r3, r3, r6, lsl #4
  tmpccer |= TIM_ICPolarity;
 80037a6:	430a      	orrs	r2, r1
  TIMx->CCMR1 = tmpccmr1;
 80037a8:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 80037aa:	6202      	str	r2, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 80037ac:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 80037ae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80037b2:	f043 0357 	orr.w	r3, r3, #87	; 0x57
 80037b6:	e7d7      	b.n	8003768 <HAL_TIM_ConfigClockSource+0xc0>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80037b8:	684a      	ldr	r2, [r1, #4]
 80037ba:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 80037bc:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80037be:	6a05      	ldr	r5, [r0, #32]
 80037c0:	f025 0501 	bic.w	r5, r5, #1
 80037c4:	6205      	str	r5, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 80037c6:	6983      	ldr	r3, [r0, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80037c8:	f021 010a 	bic.w	r1, r1, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80037cc:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80037d0:	ea43 1306 	orr.w	r3, r3, r6, lsl #4
  tmpccer |= TIM_ICPolarity;
 80037d4:	430a      	orrs	r2, r1
  TIMx->CCMR1 = tmpccmr1;
 80037d6:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 80037d8:	6202      	str	r2, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 80037da:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 80037dc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80037e0:	f043 0347 	orr.w	r3, r3, #71	; 0x47
 80037e4:	e7c0      	b.n	8003768 <HAL_TIM_ConfigClockSource+0xc0>
 80037e6:	bf00      	nop
 80037e8:	fffe0088 	.word	0xfffe0088

080037ec <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80037ec:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80037f0:	2b01      	cmp	r3, #1
{
 80037f2:	b530      	push	{r4, r5, lr}
 80037f4:	f04f 0302 	mov.w	r3, #2
  __HAL_LOCK(htim);
 80037f8:	d01f      	beq.n	800383a <HAL_TIMEx_MasterConfigSynchronization+0x4e>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80037fa:	6802      	ldr	r2, [r0, #0]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80037fc:	4d10      	ldr	r5, [pc, #64]	; (8003840 <HAL_TIMEx_MasterConfigSynchronization+0x54>)
  htim->State = HAL_TIM_STATE_BUSY;
 80037fe:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8003802:	42aa      	cmp	r2, r5
  tmpcr2 = htim->Instance->CR2;
 8003804:	6853      	ldr	r3, [r2, #4]
  tmpsmcr = htim->Instance->SMCR;
 8003806:	6894      	ldr	r4, [r2, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8003808:	d003      	beq.n	8003812 <HAL_TIMEx_MasterConfigSynchronization+0x26>
 800380a:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 800380e:	42aa      	cmp	r2, r5
 8003810:	d103      	bne.n	800381a <HAL_TIMEx_MasterConfigSynchronization+0x2e>
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8003812:	684d      	ldr	r5, [r1, #4]
    tmpcr2 &= ~TIM_CR2_MMS2;
 8003814:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8003818:	432b      	orrs	r3, r5
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800381a:	680d      	ldr	r5, [r1, #0]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800381c:	6889      	ldr	r1, [r1, #8]
  tmpcr2 &= ~TIM_CR2_MMS;
 800381e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003822:	432b      	orrs	r3, r5
  tmpsmcr &= ~TIM_SMCR_MSM;
 8003824:	f024 0480 	bic.w	r4, r4, #128	; 0x80

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003828:	6053      	str	r3, [r2, #4]
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800382a:	4321      	orrs	r1, r4

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800382c:	2301      	movs	r3, #1
  htim->Instance->SMCR = tmpsmcr;
 800382e:	6091      	str	r1, [r2, #8]
  htim->State = HAL_TIM_STATE_READY;
 8003830:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003834:	2300      	movs	r3, #0
 8003836:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  __HAL_LOCK(htim);
 800383a:	4618      	mov	r0, r3

  return HAL_OK;
}
 800383c:	bd30      	pop	{r4, r5, pc}
 800383e:	bf00      	nop
 8003840:	40012c00 	.word	0x40012c00

08003844 <HAL_TIMEx_CommutationCallback>:
 8003844:	4770      	bx	lr

08003846 <HAL_TIMEx_BreakCallback>:
 8003846:	4770      	bx	lr

08003848 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8003848:	4770      	bx	lr
	...

0800384c <UART_SetConfig>:
  uint32_t lpuart_ker_ck_pres         = 0x00000000U;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  if (UART_INSTANCE_LOWPOWER(huart))
 800384c:	6802      	ldr	r2, [r0, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800384e:	69c1      	ldr	r1, [r0, #28]
{
 8003850:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003852:	4604      	mov	r4, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003854:	6883      	ldr	r3, [r0, #8]
 8003856:	6900      	ldr	r0, [r0, #16]
#if defined(USART_CR1_FIFOEN)
  tmpreg |= (uint32_t)huart->FifoMode;
#endif
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003858:	6815      	ldr	r5, [r2, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800385a:	4303      	orrs	r3, r0
 800385c:	6960      	ldr	r0, [r4, #20]
 800385e:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003860:	48ba      	ldr	r0, [pc, #744]	; (8003b4c <UART_SetConfig+0x300>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003862:	430b      	orrs	r3, r1
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003864:	4028      	ands	r0, r5
 8003866:	4303      	orrs	r3, r0
 8003868:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800386a:	6853      	ldr	r3, [r2, #4]
 800386c:	68e0      	ldr	r0, [r4, #12]
 800386e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003872:	4303      	orrs	r3, r0
 8003874:	6053      	str	r3, [r2, #4]
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003876:	4bb6      	ldr	r3, [pc, #728]	; (8003b50 <UART_SetConfig+0x304>)
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003878:	69a0      	ldr	r0, [r4, #24]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800387a:	429a      	cmp	r2, r3
  {
    tmpreg |= huart->Init.OneBitSampling;
 800387c:	bf1c      	itt	ne
 800387e:	6a23      	ldrne	r3, [r4, #32]
 8003880:	4318      	orrne	r0, r3
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003882:	6893      	ldr	r3, [r2, #8]
 8003884:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8003888:	4303      	orrs	r3, r0
 800388a:	6093      	str	r3, [r2, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800388c:	4bb1      	ldr	r3, [pc, #708]	; (8003b54 <UART_SetConfig+0x308>)
 800388e:	429a      	cmp	r2, r3
 8003890:	d119      	bne.n	80038c6 <UART_SetConfig+0x7a>
 8003892:	f503 4358 	add.w	r3, r3, #55296	; 0xd800
 8003896:	4ab0      	ldr	r2, [pc, #704]	; (8003b58 <UART_SetConfig+0x30c>)
 8003898:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800389c:	f003 0303 	and.w	r3, r3, #3
        }
      }  /*   if ( (tmpreg < (3 * huart->Init.BaudRate) ) || (tmpreg > (4096 * huart->Init.BaudRate) )) */
    } /* if (tmpreg != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80038a0:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 80038a4:	5cd3      	ldrb	r3, [r2, r3]
 80038a6:	f040 8138 	bne.w	8003b1a <UART_SetConfig+0x2ce>
  {
    switch (clocksource)
 80038aa:	2b08      	cmp	r3, #8
 80038ac:	f200 808f 	bhi.w	80039ce <UART_SetConfig+0x182>
 80038b0:	e8df f013 	tbh	[pc, r3, lsl #1]
 80038b4:	00ca011a 	.word	0x00ca011a
 80038b8:	008d00f9 	.word	0x008d00f9
 80038bc:	008d0114 	.word	0x008d0114
 80038c0:	008d008d 	.word	0x008d008d
 80038c4:	0036      	.short	0x0036
  UART_GETCLOCKSOURCE(huart, clocksource);
 80038c6:	4ba5      	ldr	r3, [pc, #660]	; (8003b5c <UART_SetConfig+0x310>)
 80038c8:	429a      	cmp	r2, r3
 80038ca:	d107      	bne.n	80038dc <UART_SetConfig+0x90>
 80038cc:	f503 33e6 	add.w	r3, r3, #117760	; 0x1cc00
 80038d0:	4aa3      	ldr	r2, [pc, #652]	; (8003b60 <UART_SetConfig+0x314>)
 80038d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80038d6:	f003 030c 	and.w	r3, r3, #12
 80038da:	e7e1      	b.n	80038a0 <UART_SetConfig+0x54>
 80038dc:	4ba1      	ldr	r3, [pc, #644]	; (8003b64 <UART_SetConfig+0x318>)
 80038de:	429a      	cmp	r2, r3
 80038e0:	d123      	bne.n	800392a <UART_SetConfig+0xde>
 80038e2:	f503 33e4 	add.w	r3, r3, #116736	; 0x1c800
 80038e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80038ea:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80038ee:	2b10      	cmp	r3, #16
 80038f0:	f000 80f1 	beq.w	8003ad6 <UART_SetConfig+0x28a>
 80038f4:	d80b      	bhi.n	800390e <UART_SetConfig+0xc2>
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	f000 80f3 	beq.w	8003ae2 <UART_SetConfig+0x296>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80038fc:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
#endif
        break;
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8003900:	f04f 0201 	mov.w	r2, #1
  uint32_t usartdiv                   = 0x00000000U;
 8003904:	f04f 0300 	mov.w	r3, #0
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003908:	f000 80f8 	beq.w	8003afc <UART_SetConfig+0x2b0>
 800390c:	e0a8      	b.n	8003a60 <UART_SetConfig+0x214>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800390e:	2b20      	cmp	r3, #32
 8003910:	f000 80c6 	beq.w	8003aa0 <UART_SetConfig+0x254>
 8003914:	2b30      	cmp	r3, #48	; 0x30
 8003916:	d1f1      	bne.n	80038fc <UART_SetConfig+0xb0>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003918:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 800391c:	f040 80b8 	bne.w	8003a90 <UART_SetConfig+0x244>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8003920:	6860      	ldr	r0, [r4, #4]
 8003922:	0843      	lsrs	r3, r0, #1
 8003924:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 8003928:	e0c3      	b.n	8003ab2 <UART_SetConfig+0x266>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800392a:	4b8f      	ldr	r3, [pc, #572]	; (8003b68 <UART_SetConfig+0x31c>)
 800392c:	429a      	cmp	r2, r3
 800392e:	d11e      	bne.n	800396e <UART_SetConfig+0x122>
 8003930:	f503 33e2 	add.w	r3, r3, #115712	; 0x1c400
 8003934:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003938:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800393c:	2b40      	cmp	r3, #64	; 0x40
 800393e:	f000 80bb 	beq.w	8003ab8 <UART_SetConfig+0x26c>
 8003942:	d80a      	bhi.n	800395a <UART_SetConfig+0x10e>
 8003944:	b97b      	cbnz	r3, 8003966 <UART_SetConfig+0x11a>
  if (UART_INSTANCE_LOWPOWER(huart))
 8003946:	4b82      	ldr	r3, [pc, #520]	; (8003b50 <UART_SetConfig+0x304>)
 8003948:	429a      	cmp	r2, r3
 800394a:	f040 80ca 	bne.w	8003ae2 <UART_SetConfig+0x296>
        lpuart_ker_ck_pres = HAL_RCC_GetPCLK1Freq();
 800394e:	f7ff fa3d 	bl	8002dcc <HAL_RCC_GetPCLK1Freq>
        break;
 8003952:	2300      	movs	r3, #0
    if (lpuart_ker_ck_pres != 0U)
 8003954:	bbb0      	cbnz	r0, 80039c4 <UART_SetConfig+0x178>
 8003956:	4602      	mov	r2, r0
 8003958:	e03a      	b.n	80039d0 <UART_SetConfig+0x184>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800395a:	2b80      	cmp	r3, #128	; 0x80
 800395c:	f000 809d 	beq.w	8003a9a <UART_SetConfig+0x24e>
 8003960:	2bc0      	cmp	r3, #192	; 0xc0
 8003962:	f000 80b0 	beq.w	8003ac6 <UART_SetConfig+0x27a>
  if (UART_INSTANCE_LOWPOWER(huart))
 8003966:	4b7a      	ldr	r3, [pc, #488]	; (8003b50 <UART_SetConfig+0x304>)
 8003968:	429a      	cmp	r2, r3
 800396a:	d1c7      	bne.n	80038fc <UART_SetConfig+0xb0>
 800396c:	e02f      	b.n	80039ce <UART_SetConfig+0x182>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800396e:	4b7f      	ldr	r3, [pc, #508]	; (8003b6c <UART_SetConfig+0x320>)
 8003970:	429a      	cmp	r2, r3
 8003972:	d111      	bne.n	8003998 <UART_SetConfig+0x14c>
 8003974:	f503 33e0 	add.w	r3, r3, #114688	; 0x1c000
 8003978:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800397c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003980:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003984:	f000 8098 	beq.w	8003ab8 <UART_SetConfig+0x26c>
 8003988:	d9dc      	bls.n	8003944 <UART_SetConfig+0xf8>
 800398a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800398e:	f000 8084 	beq.w	8003a9a <UART_SetConfig+0x24e>
 8003992:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003996:	e7e4      	b.n	8003962 <UART_SetConfig+0x116>
 8003998:	4b6d      	ldr	r3, [pc, #436]	; (8003b50 <UART_SetConfig+0x304>)
 800399a:	429a      	cmp	r2, r3
 800399c:	d1ae      	bne.n	80038fc <UART_SetConfig+0xb0>
 800399e:	f503 33c8 	add.w	r3, r3, #102400	; 0x19000
 80039a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80039a6:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80039aa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80039ae:	f000 8083 	beq.w	8003ab8 <UART_SetConfig+0x26c>
 80039b2:	d9c7      	bls.n	8003944 <UART_SetConfig+0xf8>
 80039b4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80039b8:	d06f      	beq.n	8003a9a <UART_SetConfig+0x24e>
 80039ba:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80039be:	e7d0      	b.n	8003962 <UART_SetConfig+0x116>
        lpuart_ker_ck_pres = (uint32_t)HSI_VALUE;
 80039c0:	486b      	ldr	r0, [pc, #428]	; (8003b70 <UART_SetConfig+0x324>)
  if (UART_INSTANCE_LOWPOWER(huart))
 80039c2:	2302      	movs	r3, #2
      if ((lpuart_ker_ck_pres < (3 * huart->Init.BaudRate)) ||
 80039c4:	6862      	ldr	r2, [r4, #4]
 80039c6:	eb02 0142 	add.w	r1, r2, r2, lsl #1
 80039ca:	4281      	cmp	r1, r0
 80039cc:	d905      	bls.n	80039da <UART_SetConfig+0x18e>
        ret = HAL_ERROR;
 80039ce:	2201      	movs	r2, #1
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80039d0:	2300      	movs	r3, #0
 80039d2:	6623      	str	r3, [r4, #96]	; 0x60
  huart->TxISR = NULL;
 80039d4:	6663      	str	r3, [r4, #100]	; 0x64

  return ret;
}
 80039d6:	4610      	mov	r0, r2
 80039d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if ((lpuart_ker_ck_pres < (3 * huart->Init.BaudRate)) ||
 80039da:	ebb0 3f02 	cmp.w	r0, r2, lsl #12
 80039de:	d8f6      	bhi.n	80039ce <UART_SetConfig+0x182>
        switch (clocksource)
 80039e0:	2b08      	cmp	r3, #8
 80039e2:	d82e      	bhi.n	8003a42 <UART_SetConfig+0x1f6>
 80039e4:	e8df f003 	tbb	[pc, r3]
 80039e8:	2d1c2d05 	.word	0x2d1c2d05
 80039ec:	2d2d2d24 	.word	0x2d2d2d24
 80039f0:	27          	.byte	0x27
 80039f1:	00          	.byte	0x00
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 80039f2:	f7ff f9eb 	bl	8002dcc <HAL_RCC_GetPCLK1Freq>
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 80039f6:	6862      	ldr	r2, [r4, #4]
 80039f8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80039fc:	0856      	lsrs	r6, r2, #1
 80039fe:	2700      	movs	r7, #0
 8003a00:	fbe1 6700 	umlal	r6, r7, r1, r0
 8003a04:	2300      	movs	r3, #0
 8003a06:	4630      	mov	r0, r6
 8003a08:	4639      	mov	r1, r7
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 8003a0a:	f7fd f8d3 	bl	8000bb4 <__aeabi_uldivmod>
            break;
 8003a0e:	2200      	movs	r2, #0
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8003a10:	4b58      	ldr	r3, [pc, #352]	; (8003b74 <UART_SetConfig+0x328>)
 8003a12:	f5a0 7140 	sub.w	r1, r0, #768	; 0x300
 8003a16:	4299      	cmp	r1, r3
 8003a18:	d8d9      	bhi.n	80039ce <UART_SetConfig+0x182>
          huart->Instance->BRR = usartdiv;
 8003a1a:	6823      	ldr	r3, [r4, #0]
 8003a1c:	60d8      	str	r0, [r3, #12]
 8003a1e:	e7d7      	b.n	80039d0 <UART_SetConfig+0x184>
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate));
 8003a20:	4855      	ldr	r0, [pc, #340]	; (8003b78 <UART_SetConfig+0x32c>)
 8003a22:	0855      	lsrs	r5, r2, #1
 8003a24:	2300      	movs	r3, #0
 8003a26:	2100      	movs	r1, #0
 8003a28:	1940      	adds	r0, r0, r5
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 8003a2a:	f141 0100 	adc.w	r1, r1, #0
 8003a2e:	e7ec      	b.n	8003a0a <UART_SetConfig+0x1be>
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8003a30:	f7fe fec0 	bl	80027b4 <HAL_RCC_GetSysClockFreq>
 8003a34:	e7df      	b.n	80039f6 <UART_SetConfig+0x1aa>
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 8003a36:	0850      	lsrs	r0, r2, #1
 8003a38:	2100      	movs	r1, #0
 8003a3a:	2300      	movs	r3, #0
 8003a3c:	f510 0000 	adds.w	r0, r0, #8388608	; 0x800000
 8003a40:	e7f3      	b.n	8003a2a <UART_SetConfig+0x1de>
            ret = HAL_ERROR;
 8003a42:	2201      	movs	r2, #1
  uint32_t usartdiv                   = 0x00000000U;
 8003a44:	2000      	movs	r0, #0
 8003a46:	e7e3      	b.n	8003a10 <UART_SetConfig+0x1c4>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8003a48:	f7ff f9d2 	bl	8002df0 <HAL_RCC_GetPCLK2Freq>
 8003a4c:	e04e      	b.n	8003aec <UART_SetConfig+0x2a0>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8003a4e:	f7ff f9bd 	bl	8002dcc <HAL_RCC_GetPCLK1Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8003a52:	6862      	ldr	r2, [r4, #4]
 8003a54:	eb00 0352 	add.w	r3, r0, r2, lsr #1
 8003a58:	fbb3 f3f2 	udiv	r3, r3, r2
 8003a5c:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 8003a5e:	2200      	movs	r2, #0
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003a60:	f1a3 0010 	sub.w	r0, r3, #16
 8003a64:	f64f 71ef 	movw	r1, #65519	; 0xffef
 8003a68:	4288      	cmp	r0, r1
 8003a6a:	d8b0      	bhi.n	80039ce <UART_SetConfig+0x182>
      huart->Instance->BRR = usartdiv;
 8003a6c:	6821      	ldr	r1, [r4, #0]
 8003a6e:	60cb      	str	r3, [r1, #12]
 8003a70:	e7ae      	b.n	80039d0 <UART_SetConfig+0x184>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8003a72:	f7ff f9bd 	bl	8002df0 <HAL_RCC_GetPCLK2Freq>
 8003a76:	e7ec      	b.n	8003a52 <UART_SetConfig+0x206>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8003a78:	6860      	ldr	r0, [r4, #4]
 8003a7a:	0843      	lsrs	r3, r0, #1
 8003a7c:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 8003a80:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8003a84:	fbb3 f3f0 	udiv	r3, r3, r0
 8003a88:	e7e8      	b.n	8003a5c <UART_SetConfig+0x210>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8003a8a:	f7fe fe93 	bl	80027b4 <HAL_RCC_GetSysClockFreq>
 8003a8e:	e7e0      	b.n	8003a52 <UART_SetConfig+0x206>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8003a90:	6860      	ldr	r0, [r4, #4]
 8003a92:	0843      	lsrs	r3, r0, #1
 8003a94:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8003a98:	e7f4      	b.n	8003a84 <UART_SetConfig+0x238>
  if (UART_INSTANCE_LOWPOWER(huart))
 8003a9a:	4b2d      	ldr	r3, [pc, #180]	; (8003b50 <UART_SetConfig+0x304>)
 8003a9c:	429a      	cmp	r2, r3
 8003a9e:	d08f      	beq.n	80039c0 <UART_SetConfig+0x174>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003aa0:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8003aa4:	d1e8      	bne.n	8003a78 <UART_SetConfig+0x22c>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8003aa6:	6860      	ldr	r0, [r4, #4]
 8003aa8:	0843      	lsrs	r3, r0, #1
 8003aaa:	f103 73f4 	add.w	r3, r3, #31981568	; 0x1e80000
 8003aae:	f503 4390 	add.w	r3, r3, #18432	; 0x4800
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8003ab2:	fbb3 f3f0 	udiv	r3, r3, r0
 8003ab6:	e01f      	b.n	8003af8 <UART_SetConfig+0x2ac>
  if (UART_INSTANCE_LOWPOWER(huart))
 8003ab8:	4b25      	ldr	r3, [pc, #148]	; (8003b50 <UART_SetConfig+0x304>)
 8003aba:	429a      	cmp	r2, r3
 8003abc:	d10b      	bne.n	8003ad6 <UART_SetConfig+0x28a>
        lpuart_ker_ck_pres = HAL_RCC_GetSysClockFreq();
 8003abe:	f7fe fe79 	bl	80027b4 <HAL_RCC_GetSysClockFreq>
        break;
 8003ac2:	2304      	movs	r3, #4
 8003ac4:	e746      	b.n	8003954 <UART_SetConfig+0x108>
  if (UART_INSTANCE_LOWPOWER(huart))
 8003ac6:	4b22      	ldr	r3, [pc, #136]	; (8003b50 <UART_SetConfig+0x304>)
 8003ac8:	429a      	cmp	r2, r3
 8003aca:	f47f af25 	bne.w	8003918 <UART_SetConfig+0xcc>
        lpuart_ker_ck_pres = (uint32_t)LSE_VALUE;
 8003ace:	f44f 4000 	mov.w	r0, #32768	; 0x8000
  if (UART_INSTANCE_LOWPOWER(huart))
 8003ad2:	2308      	movs	r3, #8
 8003ad4:	e776      	b.n	80039c4 <UART_SetConfig+0x178>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003ad6:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8003ada:	d1d6      	bne.n	8003a8a <UART_SetConfig+0x23e>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8003adc:	f7fe fe6a 	bl	80027b4 <HAL_RCC_GetSysClockFreq>
 8003ae0:	e004      	b.n	8003aec <UART_SetConfig+0x2a0>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003ae2:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8003ae6:	d1b2      	bne.n	8003a4e <UART_SetConfig+0x202>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8003ae8:	f7ff f970 	bl	8002dcc <HAL_RCC_GetPCLK1Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8003aec:	6861      	ldr	r1, [r4, #4]
 8003aee:	084a      	lsrs	r2, r1, #1
 8003af0:	eb02 0340 	add.w	r3, r2, r0, lsl #1
 8003af4:	fbb3 f3f1 	udiv	r3, r3, r1
 8003af8:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 8003afa:	2200      	movs	r2, #0
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003afc:	f1a3 0010 	sub.w	r0, r3, #16
 8003b00:	f64f 71ef 	movw	r1, #65519	; 0xffef
 8003b04:	4288      	cmp	r0, r1
 8003b06:	f63f af62 	bhi.w	80039ce <UART_SetConfig+0x182>
      brrtemp = usartdiv & 0xFFF0U;
 8003b0a:	f023 010f 	bic.w	r1, r3, #15
      huart->Instance->BRR = brrtemp;
 8003b0e:	6820      	ldr	r0, [r4, #0]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003b10:	f3c3 0342 	ubfx	r3, r3, #1, #3
      huart->Instance->BRR = brrtemp;
 8003b14:	430b      	orrs	r3, r1
 8003b16:	60c3      	str	r3, [r0, #12]
 8003b18:	e75a      	b.n	80039d0 <UART_SetConfig+0x184>
    switch (clocksource)
 8003b1a:	2b08      	cmp	r3, #8
 8003b1c:	f63f af57 	bhi.w	80039ce <UART_SetConfig+0x182>
 8003b20:	a201      	add	r2, pc, #4	; (adr r2, 8003b28 <UART_SetConfig+0x2dc>)
 8003b22:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b26:	bf00      	nop
 8003b28:	08003a4f 	.word	0x08003a4f
 8003b2c:	08003a73 	.word	0x08003a73
 8003b30:	08003a79 	.word	0x08003a79
 8003b34:	080039cf 	.word	0x080039cf
 8003b38:	08003a8b 	.word	0x08003a8b
 8003b3c:	080039cf 	.word	0x080039cf
 8003b40:	080039cf 	.word	0x080039cf
 8003b44:	080039cf 	.word	0x080039cf
 8003b48:	08003a91 	.word	0x08003a91
 8003b4c:	efff69f3 	.word	0xefff69f3
 8003b50:	40008000 	.word	0x40008000
 8003b54:	40013800 	.word	0x40013800
 8003b58:	0800564c 	.word	0x0800564c
 8003b5c:	40004400 	.word	0x40004400
 8003b60:	08005650 	.word	0x08005650
 8003b64:	40004800 	.word	0x40004800
 8003b68:	40004c00 	.word	0x40004c00
 8003b6c:	40005000 	.word	0x40005000
 8003b70:	00f42400 	.word	0x00f42400
 8003b74:	000ffcff 	.word	0x000ffcff
 8003b78:	f4240000 	.word	0xf4240000

08003b7c <UART_AdvFeatureConfig>:
{
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003b7c:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8003b7e:	07da      	lsls	r2, r3, #31
{
 8003b80:	b510      	push	{r4, lr}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003b82:	d506      	bpl.n	8003b92 <UART_AdvFeatureConfig+0x16>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003b84:	6801      	ldr	r1, [r0, #0]
 8003b86:	6a84      	ldr	r4, [r0, #40]	; 0x28
 8003b88:	684a      	ldr	r2, [r1, #4]
 8003b8a:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8003b8e:	4322      	orrs	r2, r4
 8003b90:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003b92:	079c      	lsls	r4, r3, #30
 8003b94:	d506      	bpl.n	8003ba4 <UART_AdvFeatureConfig+0x28>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003b96:	6801      	ldr	r1, [r0, #0]
 8003b98:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 8003b9a:	684a      	ldr	r2, [r1, #4]
 8003b9c:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8003ba0:	4322      	orrs	r2, r4
 8003ba2:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003ba4:	0759      	lsls	r1, r3, #29
 8003ba6:	d506      	bpl.n	8003bb6 <UART_AdvFeatureConfig+0x3a>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003ba8:	6801      	ldr	r1, [r0, #0]
 8003baa:	6b04      	ldr	r4, [r0, #48]	; 0x30
 8003bac:	684a      	ldr	r2, [r1, #4]
 8003bae:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003bb2:	4322      	orrs	r2, r4
 8003bb4:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003bb6:	071a      	lsls	r2, r3, #28
 8003bb8:	d506      	bpl.n	8003bc8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003bba:	6801      	ldr	r1, [r0, #0]
 8003bbc:	6b44      	ldr	r4, [r0, #52]	; 0x34
 8003bbe:	684a      	ldr	r2, [r1, #4]
 8003bc0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003bc4:	4322      	orrs	r2, r4
 8003bc6:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003bc8:	06dc      	lsls	r4, r3, #27
 8003bca:	d506      	bpl.n	8003bda <UART_AdvFeatureConfig+0x5e>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003bcc:	6801      	ldr	r1, [r0, #0]
 8003bce:	6b84      	ldr	r4, [r0, #56]	; 0x38
 8003bd0:	688a      	ldr	r2, [r1, #8]
 8003bd2:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003bd6:	4322      	orrs	r2, r4
 8003bd8:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003bda:	0699      	lsls	r1, r3, #26
 8003bdc:	d506      	bpl.n	8003bec <UART_AdvFeatureConfig+0x70>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003bde:	6801      	ldr	r1, [r0, #0]
 8003be0:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 8003be2:	688a      	ldr	r2, [r1, #8]
 8003be4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003be8:	4322      	orrs	r2, r4
 8003bea:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003bec:	065a      	lsls	r2, r3, #25
 8003bee:	d50f      	bpl.n	8003c10 <UART_AdvFeatureConfig+0x94>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003bf0:	6801      	ldr	r1, [r0, #0]
 8003bf2:	6c04      	ldr	r4, [r0, #64]	; 0x40
 8003bf4:	684a      	ldr	r2, [r1, #4]
 8003bf6:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 8003bfa:	4322      	orrs	r2, r4
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003bfc:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003c00:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003c02:	d105      	bne.n	8003c10 <UART_AdvFeatureConfig+0x94>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003c04:	684a      	ldr	r2, [r1, #4]
 8003c06:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8003c08:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 8003c0c:	4322      	orrs	r2, r4
 8003c0e:	604a      	str	r2, [r1, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003c10:	061b      	lsls	r3, r3, #24
 8003c12:	d506      	bpl.n	8003c22 <UART_AdvFeatureConfig+0xa6>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003c14:	6802      	ldr	r2, [r0, #0]
 8003c16:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8003c18:	6853      	ldr	r3, [r2, #4]
 8003c1a:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8003c1e:	430b      	orrs	r3, r1
 8003c20:	6053      	str	r3, [r2, #4]
 8003c22:	bd10      	pop	{r4, pc}

08003c24 <UART_WaitOnFlagUntilTimeout>:
  * @param Tickstart Tick start value
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8003c24:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003c28:	9d06      	ldr	r5, [sp, #24]
 8003c2a:	4604      	mov	r4, r0
 8003c2c:	460f      	mov	r7, r1
 8003c2e:	4616      	mov	r6, r2
 8003c30:	4698      	mov	r8, r3
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003c32:	6821      	ldr	r1, [r4, #0]
 8003c34:	69ca      	ldr	r2, [r1, #28]
 8003c36:	ea37 0302 	bics.w	r3, r7, r2
 8003c3a:	bf0c      	ite	eq
 8003c3c:	2201      	moveq	r2, #1
 8003c3e:	2200      	movne	r2, #0
 8003c40:	42b2      	cmp	r2, r6
 8003c42:	d002      	beq.n	8003c4a <UART_WaitOnFlagUntilTimeout+0x26>

        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;
 8003c44:	2000      	movs	r0, #0
}
 8003c46:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (Timeout != HAL_MAX_DELAY)
 8003c4a:	1c6b      	adds	r3, r5, #1
 8003c4c:	d0f2      	beq.n	8003c34 <UART_WaitOnFlagUntilTimeout+0x10>
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8003c4e:	b99d      	cbnz	r5, 8003c78 <UART_WaitOnFlagUntilTimeout+0x54>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003c50:	6823      	ldr	r3, [r4, #0]
 8003c52:	681a      	ldr	r2, [r3, #0]
 8003c54:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8003c58:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003c5a:	689a      	ldr	r2, [r3, #8]
 8003c5c:	f022 0201 	bic.w	r2, r2, #1
 8003c60:	609a      	str	r2, [r3, #8]
        huart->gState = HAL_UART_STATE_READY;
 8003c62:	2320      	movs	r3, #32
 8003c64:	f884 3071 	strb.w	r3, [r4, #113]	; 0x71
        huart->RxState = HAL_UART_STATE_READY;
 8003c68:	f884 3072 	strb.w	r3, [r4, #114]	; 0x72
        __HAL_UNLOCK(huart);
 8003c6c:	2300      	movs	r3, #0
 8003c6e:	f884 3070 	strb.w	r3, [r4, #112]	; 0x70
 8003c72:	2003      	movs	r0, #3
 8003c74:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8003c78:	f7fd f95a 	bl	8000f30 <HAL_GetTick>
 8003c7c:	eba0 0008 	sub.w	r0, r0, r8
 8003c80:	4285      	cmp	r5, r0
 8003c82:	d2d6      	bcs.n	8003c32 <UART_WaitOnFlagUntilTimeout+0xe>
 8003c84:	e7e4      	b.n	8003c50 <UART_WaitOnFlagUntilTimeout+0x2c>

08003c86 <HAL_UART_Transmit>:
{
 8003c86:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8003c8a:	461f      	mov	r7, r3
  if (huart->gState == HAL_UART_STATE_READY)
 8003c8c:	f890 3071 	ldrb.w	r3, [r0, #113]	; 0x71
 8003c90:	2b20      	cmp	r3, #32
{
 8003c92:	4604      	mov	r4, r0
 8003c94:	460d      	mov	r5, r1
 8003c96:	4690      	mov	r8, r2
  if (huart->gState == HAL_UART_STATE_READY)
 8003c98:	d14a      	bne.n	8003d30 <HAL_UART_Transmit+0xaa>
    if ((pData == NULL) || (Size == 0U))
 8003c9a:	2900      	cmp	r1, #0
 8003c9c:	d046      	beq.n	8003d2c <HAL_UART_Transmit+0xa6>
 8003c9e:	2a00      	cmp	r2, #0
 8003ca0:	d044      	beq.n	8003d2c <HAL_UART_Transmit+0xa6>
    __HAL_LOCK(huart);
 8003ca2:	f890 3070 	ldrb.w	r3, [r0, #112]	; 0x70
 8003ca6:	2b01      	cmp	r3, #1
 8003ca8:	d042      	beq.n	8003d30 <HAL_UART_Transmit+0xaa>
 8003caa:	2301      	movs	r3, #1
 8003cac:	f880 3070 	strb.w	r3, [r0, #112]	; 0x70
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003cb0:	2300      	movs	r3, #0
 8003cb2:	6743      	str	r3, [r0, #116]	; 0x74
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003cb4:	2321      	movs	r3, #33	; 0x21
 8003cb6:	f880 3071 	strb.w	r3, [r0, #113]	; 0x71
    tickstart = HAL_GetTick();
 8003cba:	f7fd f939 	bl	8000f30 <HAL_GetTick>
    huart->TxXferSize  = Size;
 8003cbe:	f8a4 8050 	strh.w	r8, [r4, #80]	; 0x50
    tickstart = HAL_GetTick();
 8003cc2:	4606      	mov	r6, r0
    huart->TxXferCount = Size;
 8003cc4:	f8a4 8052 	strh.w	r8, [r4, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8003cc8:	f8b4 2052 	ldrh.w	r2, [r4, #82]	; 0x52
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003ccc:	9700      	str	r7, [sp, #0]
    while (huart->TxXferCount > 0U)
 8003cce:	b292      	uxth	r2, r2
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003cd0:	4633      	mov	r3, r6
    while (huart->TxXferCount > 0U)
 8003cd2:	b952      	cbnz	r2, 8003cea <HAL_UART_Transmit+0x64>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003cd4:	2140      	movs	r1, #64	; 0x40
 8003cd6:	4620      	mov	r0, r4
 8003cd8:	f7ff ffa4 	bl	8003c24 <UART_WaitOnFlagUntilTimeout>
 8003cdc:	b958      	cbnz	r0, 8003cf6 <HAL_UART_Transmit+0x70>
    huart->gState = HAL_UART_STATE_READY;
 8003cde:	2320      	movs	r3, #32
 8003ce0:	f884 3071 	strb.w	r3, [r4, #113]	; 0x71
    __HAL_UNLOCK(huart);
 8003ce4:	f884 0070 	strb.w	r0, [r4, #112]	; 0x70
    return HAL_OK;
 8003ce8:	e006      	b.n	8003cf8 <HAL_UART_Transmit+0x72>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003cea:	2200      	movs	r2, #0
 8003cec:	2180      	movs	r1, #128	; 0x80
 8003cee:	4620      	mov	r0, r4
 8003cf0:	f7ff ff98 	bl	8003c24 <UART_WaitOnFlagUntilTimeout>
 8003cf4:	b118      	cbz	r0, 8003cfe <HAL_UART_Transmit+0x78>
        return HAL_TIMEOUT;
 8003cf6:	2003      	movs	r0, #3
}
 8003cf8:	b002      	add	sp, #8
 8003cfa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003cfe:	68a3      	ldr	r3, [r4, #8]
 8003d00:	6822      	ldr	r2, [r4, #0]
 8003d02:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003d06:	d10d      	bne.n	8003d24 <HAL_UART_Transmit+0x9e>
 8003d08:	6923      	ldr	r3, [r4, #16]
 8003d0a:	b95b      	cbnz	r3, 8003d24 <HAL_UART_Transmit+0x9e>
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 8003d0c:	f835 3b02 	ldrh.w	r3, [r5], #2
 8003d10:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003d14:	8513      	strh	r3, [r2, #40]	; 0x28
      huart->TxXferCount--;
 8003d16:	f8b4 3052 	ldrh.w	r3, [r4, #82]	; 0x52
 8003d1a:	3b01      	subs	r3, #1
 8003d1c:	b29b      	uxth	r3, r3
 8003d1e:	f8a4 3052 	strh.w	r3, [r4, #82]	; 0x52
 8003d22:	e7d1      	b.n	8003cc8 <HAL_UART_Transmit+0x42>
        huart->Instance->TDR = (*pData++ & (uint8_t)0xFFU);
 8003d24:	782b      	ldrb	r3, [r5, #0]
 8003d26:	8513      	strh	r3, [r2, #40]	; 0x28
 8003d28:	3501      	adds	r5, #1
 8003d2a:	e7f4      	b.n	8003d16 <HAL_UART_Transmit+0x90>
      return  HAL_ERROR;
 8003d2c:	2001      	movs	r0, #1
 8003d2e:	e7e3      	b.n	8003cf8 <HAL_UART_Transmit+0x72>
    return HAL_BUSY;
 8003d30:	2002      	movs	r0, #2
 8003d32:	e7e1      	b.n	8003cf8 <HAL_UART_Transmit+0x72>

08003d34 <UART_CheckIdleState>:
{
 8003d34:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8003d36:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003d38:	2600      	movs	r6, #0
 8003d3a:	6746      	str	r6, [r0, #116]	; 0x74
  tickstart = HAL_GetTick();
 8003d3c:	f7fd f8f8 	bl	8000f30 <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003d40:	6823      	ldr	r3, [r4, #0]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	071a      	lsls	r2, r3, #28
  tickstart = HAL_GetTick();
 8003d46:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003d48:	d417      	bmi.n	8003d7a <UART_CheckIdleState+0x46>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003d4a:	6823      	ldr	r3, [r4, #0]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	075b      	lsls	r3, r3, #29
 8003d50:	d50a      	bpl.n	8003d68 <UART_CheckIdleState+0x34>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003d52:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003d56:	9300      	str	r3, [sp, #0]
 8003d58:	2200      	movs	r2, #0
 8003d5a:	462b      	mov	r3, r5
 8003d5c:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8003d60:	4620      	mov	r0, r4
 8003d62:	f7ff ff5f 	bl	8003c24 <UART_WaitOnFlagUntilTimeout>
 8003d66:	b9a0      	cbnz	r0, 8003d92 <UART_CheckIdleState+0x5e>
  huart->gState = HAL_UART_STATE_READY;
 8003d68:	2320      	movs	r3, #32
  __HAL_UNLOCK(huart);
 8003d6a:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 8003d6c:	f884 3071 	strb.w	r3, [r4, #113]	; 0x71
  __HAL_UNLOCK(huart);
 8003d70:	f884 0070 	strb.w	r0, [r4, #112]	; 0x70
  huart->RxState = HAL_UART_STATE_READY;
 8003d74:	f884 3072 	strb.w	r3, [r4, #114]	; 0x72
  return HAL_OK;
 8003d78:	e00c      	b.n	8003d94 <UART_CheckIdleState+0x60>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003d7a:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003d7e:	9300      	str	r3, [sp, #0]
 8003d80:	4632      	mov	r2, r6
 8003d82:	4603      	mov	r3, r0
 8003d84:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8003d88:	4620      	mov	r0, r4
 8003d8a:	f7ff ff4b 	bl	8003c24 <UART_WaitOnFlagUntilTimeout>
 8003d8e:	2800      	cmp	r0, #0
 8003d90:	d0db      	beq.n	8003d4a <UART_CheckIdleState+0x16>
      return HAL_TIMEOUT;
 8003d92:	2003      	movs	r0, #3
}
 8003d94:	b002      	add	sp, #8
 8003d96:	bd70      	pop	{r4, r5, r6, pc}

08003d98 <HAL_UART_Init>:
{
 8003d98:	b510      	push	{r4, lr}
  if (huart == NULL)
 8003d9a:	4604      	mov	r4, r0
 8003d9c:	b360      	cbz	r0, 8003df8 <HAL_UART_Init+0x60>
  if (huart->gState == HAL_UART_STATE_RESET)
 8003d9e:	f890 3071 	ldrb.w	r3, [r0, #113]	; 0x71
 8003da2:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8003da6:	b91b      	cbnz	r3, 8003db0 <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 8003da8:	f880 2070 	strb.w	r2, [r0, #112]	; 0x70
    HAL_UART_MspInit(huart);
 8003dac:	f000 fba2 	bl	80044f4 <HAL_UART_MspInit>
  __HAL_UART_DISABLE(huart);
 8003db0:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8003db2:	2324      	movs	r3, #36	; 0x24
 8003db4:	f884 3071 	strb.w	r3, [r4, #113]	; 0x71
  __HAL_UART_DISABLE(huart);
 8003db8:	6813      	ldr	r3, [r2, #0]
 8003dba:	f023 0301 	bic.w	r3, r3, #1
 8003dbe:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003dc0:	4620      	mov	r0, r4
 8003dc2:	f7ff fd43 	bl	800384c <UART_SetConfig>
 8003dc6:	2801      	cmp	r0, #1
 8003dc8:	d016      	beq.n	8003df8 <HAL_UART_Init+0x60>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003dca:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003dcc:	b113      	cbz	r3, 8003dd4 <HAL_UART_Init+0x3c>
    UART_AdvFeatureConfig(huart);
 8003dce:	4620      	mov	r0, r4
 8003dd0:	f7ff fed4 	bl	8003b7c <UART_AdvFeatureConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003dd4:	6823      	ldr	r3, [r4, #0]
 8003dd6:	685a      	ldr	r2, [r3, #4]
 8003dd8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003ddc:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003dde:	689a      	ldr	r2, [r3, #8]
 8003de0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003de4:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 8003de6:	681a      	ldr	r2, [r3, #0]
 8003de8:	f042 0201 	orr.w	r2, r2, #1
  return (UART_CheckIdleState(huart));
 8003dec:	4620      	mov	r0, r4
  __HAL_UART_ENABLE(huart);
 8003dee:	601a      	str	r2, [r3, #0]
}
 8003df0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  return (UART_CheckIdleState(huart));
 8003df4:	f7ff bf9e 	b.w	8003d34 <UART_CheckIdleState>
}
 8003df8:	2001      	movs	r0, #1
 8003dfa:	bd10      	pop	{r4, pc}

08003dfc <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8003dfc:	b510      	push	{r4, lr}
  ADC_MultiModeTypeDef multimode = {0};
 8003dfe:	2400      	movs	r4, #0
{
 8003e00:	b08a      	sub	sp, #40	; 0x28
  ADC_ChannelConfTypeDef sConfig = {0};
 8003e02:	2218      	movs	r2, #24
 8003e04:	4621      	mov	r1, r4
 8003e06:	a804      	add	r0, sp, #16
  ADC_MultiModeTypeDef multimode = {0};
 8003e08:	9401      	str	r4, [sp, #4]
 8003e0a:	9402      	str	r4, [sp, #8]
 8003e0c:	9403      	str	r4, [sp, #12]
  ADC_ChannelConfTypeDef sConfig = {0};
 8003e0e:	f000 fbf1 	bl	80045f4 <memset>

  /**Common config 
  */
  hadc1.Instance = ADC1;
 8003e12:	481b      	ldr	r0, [pc, #108]	; (8003e80 <MX_ADC1_Init+0x84>)
 8003e14:	4b1b      	ldr	r3, [pc, #108]	; (8003e84 <MX_ADC1_Init+0x88>)
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8003e16:	6084      	str	r4, [r0, #8]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8003e18:	e880 0018 	stmia.w	r0, {r3, r4}
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8003e1c:	2304      	movs	r3, #4
 8003e1e:	6143      	str	r3, [r0, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
  hadc1.Init.ContinuousConvMode = ENABLE;
 8003e20:	2301      	movs	r3, #1
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8003e22:	60c4      	str	r4, [r0, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8003e24:	6104      	str	r4, [r0, #16]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8003e26:	7604      	strb	r4, [r0, #24]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8003e28:	7643      	strb	r3, [r0, #25]
  hadc1.Init.NbrOfConversion = 1;
 8003e2a:	61c3      	str	r3, [r0, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8003e2c:	f880 4020 	strb.w	r4, [r0, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8003e30:	6284      	str	r4, [r0, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8003e32:	62c4      	str	r4, [r0, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8003e34:	f880 4030 	strb.w	r4, [r0, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8003e38:	6344      	str	r4, [r0, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8003e3a:	f880 4038 	strb.w	r4, [r0, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8003e3e:	f7fd f897 	bl	8000f70 <HAL_ADC_Init>
 8003e42:	b108      	cbz	r0, 8003e48 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8003e44:	f000 fa84 	bl	8004350 <Error_Handler>
  }
  /**Configure the ADC multi-mode 
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8003e48:	a901      	add	r1, sp, #4
 8003e4a:	480d      	ldr	r0, [pc, #52]	; (8003e80 <MX_ADC1_Init+0x84>)
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8003e4c:	9401      	str	r4, [sp, #4]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8003e4e:	f7fd fd67 	bl	8001920 <HAL_ADCEx_MultiModeConfigChannel>
 8003e52:	b108      	cbz	r0, 8003e58 <MX_ADC1_Init+0x5c>
  {
    Error_Handler();
 8003e54:	f000 fa7c 	bl	8004350 <Error_Handler>
  }
  /**Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8003e58:	4b0b      	ldr	r3, [pc, #44]	; (8003e88 <MX_ADC1_Init+0x8c>)
 8003e5a:	9304      	str	r3, [sp, #16]
  sConfig.Rank = ADC_REGULAR_RANK_1;
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8003e5c:	227f      	movs	r2, #127	; 0x7f
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8003e5e:	2306      	movs	r3, #6
 8003e60:	9305      	str	r3, [sp, #20]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8003e62:	9207      	str	r2, [sp, #28]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8003e64:	2300      	movs	r3, #0
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8003e66:	2204      	movs	r2, #4
  sConfig.Offset = 0;
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003e68:	a904      	add	r1, sp, #16
 8003e6a:	4805      	ldr	r0, [pc, #20]	; (8003e80 <MX_ADC1_Init+0x84>)
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8003e6c:	9306      	str	r3, [sp, #24]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8003e6e:	9208      	str	r2, [sp, #32]
  sConfig.Offset = 0;
 8003e70:	9309      	str	r3, [sp, #36]	; 0x24
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003e72:	f7fd fa85 	bl	8001380 <HAL_ADC_ConfigChannel>
 8003e76:	b108      	cbz	r0, 8003e7c <MX_ADC1_Init+0x80>
  {
    Error_Handler();
 8003e78:	f000 fa6a 	bl	8004350 <Error_Handler>
  }

}
 8003e7c:	b00a      	add	sp, #40	; 0x28
 8003e7e:	bd10      	pop	{r4, pc}
 8003e80:	200000a4 	.word	0x200000a4
 8003e84:	50040000 	.word	0x50040000
 8003e88:	25b00200 	.word	0x25b00200

08003e8c <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8003e8c:	b510      	push	{r4, lr}
 8003e8e:	4604      	mov	r4, r0
 8003e90:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003e92:	2214      	movs	r2, #20
 8003e94:	2100      	movs	r1, #0
 8003e96:	a803      	add	r0, sp, #12
 8003e98:	f000 fbac 	bl	80045f4 <memset>
  if(adcHandle->Instance==ADC1)
 8003e9c:	6822      	ldr	r2, [r4, #0]
 8003e9e:	4b16      	ldr	r3, [pc, #88]	; (8003ef8 <HAL_ADC_MspInit+0x6c>)
 8003ea0:	429a      	cmp	r2, r3
 8003ea2:	d126      	bne.n	8003ef2 <HAL_ADC_MspInit+0x66>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8003ea4:	f103 4370 	add.w	r3, r3, #4026531840	; 0xf0000000
 8003ea8:	f5a3 33f8 	sub.w	r3, r3, #126976	; 0x1f000
    PA6     ------> ADC1_IN11 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_6;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003eac:	a903      	add	r1, sp, #12
    __HAL_RCC_ADC_CLK_ENABLE();
 8003eae:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003eb0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003eb4:	64da      	str	r2, [r3, #76]	; 0x4c
 8003eb6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003eb8:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8003ebc:	9201      	str	r2, [sp, #4]
 8003ebe:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003ec0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003ec2:	f042 0201 	orr.w	r2, r2, #1
 8003ec6:	64da      	str	r2, [r3, #76]	; 0x4c
 8003ec8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003eca:	f003 0301 	and.w	r3, r3, #1
 8003ece:	9302      	str	r3, [sp, #8]
 8003ed0:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_6;
 8003ed2:	2350      	movs	r3, #80	; 0x50
 8003ed4:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003ed6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8003eda:	230b      	movs	r3, #11
 8003edc:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003ede:	f7fd fe25 	bl	8001b2c <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8003ee2:	2200      	movs	r2, #0
 8003ee4:	2012      	movs	r0, #18
 8003ee6:	4611      	mov	r1, r2
 8003ee8:	f7fd fda4 	bl	8001a34 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8003eec:	2012      	movs	r0, #18
 8003eee:	f7fd fdd5 	bl	8001a9c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8003ef2:	b008      	add	sp, #32
 8003ef4:	bd10      	pop	{r4, pc}
 8003ef6:	bf00      	nop
 8003ef8:	50040000 	.word	0x50040000

08003efc <MX_GPIO_Init>:
        * EXTI
        * Free pins are configured automatically as Analog (this feature is enabled through 
        * the Code Generation settings)
*/
void MX_GPIO_Init(void)
{
 8003efc:	b570      	push	{r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003efe:	2214      	movs	r2, #20
{
 8003f00:	b08a      	sub	sp, #40	; 0x28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003f02:	eb0d 0002 	add.w	r0, sp, r2
 8003f06:	2100      	movs	r1, #0
 8003f08:	f000 fb74 	bl	80045f4 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003f0c:	4b2f      	ldr	r3, [pc, #188]	; (8003fcc <MX_GPIO_Init+0xd0>)

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8003f0e:	4e30      	ldr	r6, [pc, #192]	; (8003fd0 <MX_GPIO_Init+0xd4>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003f10:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003f12:	f042 0204 	orr.w	r2, r2, #4
 8003f16:	64da      	str	r2, [r3, #76]	; 0x4c
 8003f18:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003f1a:	f002 0204 	and.w	r2, r2, #4
 8003f1e:	9200      	str	r2, [sp, #0]
 8003f20:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8003f22:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003f24:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003f28:	64da      	str	r2, [r3, #76]	; 0x4c
 8003f2a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003f2c:	f002 0280 	and.w	r2, r2, #128	; 0x80
 8003f30:	9201      	str	r2, [sp, #4]
 8003f32:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003f34:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003f36:	f042 0201 	orr.w	r2, r2, #1
 8003f3a:	64da      	str	r2, [r3, #76]	; 0x4c
 8003f3c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003f3e:	f002 0201 	and.w	r2, r2, #1
 8003f42:	9202      	str	r2, [sp, #8]
 8003f44:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003f46:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003f48:	f042 0202 	orr.w	r2, r2, #2
 8003f4c:	64da      	str	r2, [r3, #76]	; 0x4c
 8003f4e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003f50:	f002 0202 	and.w	r2, r2, #2
 8003f54:	9203      	str	r2, [sp, #12]
 8003f56:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003f58:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003f5a:	f042 0208 	orr.w	r2, r2, #8
 8003f5e:	64da      	str	r2, [r3, #76]	; 0x4c
 8003f60:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003f62:	f003 0308 	and.w	r3, r3, #8
 8003f66:	9304      	str	r3, [sp, #16]
 8003f68:	9b04      	ldr	r3, [sp, #16]
  GPIO_InitStruct.Pin = B1_Pin;
 8003f6a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003f6e:	9305      	str	r3, [sp, #20]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8003f70:	a905      	add	r1, sp, #20
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8003f72:	4b18      	ldr	r3, [pc, #96]	; (8003fd4 <MX_GPIO_Init+0xd8>)
 8003f74:	9306      	str	r3, [sp, #24]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8003f76:	4630      	mov	r0, r6
 8003f78:	f7fd fdd8 	bl	8001b2c <HAL_GPIO_Init>
                           PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3 
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7 
                          |GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11 
                          |GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003f7c:	2503      	movs	r5, #3
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f7e:	2400      	movs	r4, #0
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3 
 8003f80:	f641 73ff 	movw	r3, #8191	; 0x1fff
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003f84:	a905      	add	r1, sp, #20
 8003f86:	4630      	mov	r0, r6
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3 
 8003f88:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003f8a:	9506      	str	r5, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f8c:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003f8e:	f7fd fdcd 	bl	8001b2c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA1 PA5 PA7 
                           PA8 PA9 PA10 PA11 
                           PA12 PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_5|GPIO_PIN_7 
 8003f92:	f649 73a3 	movw	r3, #40867	; 0x9fa3
                          |GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11 
                          |GPIO_PIN_12|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003f96:	a905      	add	r1, sp, #20
 8003f98:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_5|GPIO_PIN_7 
 8003f9c:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003f9e:	9506      	str	r5, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003fa0:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003fa2:	f7fd fdc3 	bl	8001b2c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB2 PB10 
                           PB11 PB12 PB13 PB14 
                           PB15 PB4 PB5 PB6 
                           PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_10 
 8003fa6:	f64f 43f7 	movw	r3, #64759	; 0xfcf7
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14 
                          |GPIO_PIN_15|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6 
                          |GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003faa:	a905      	add	r1, sp, #20
 8003fac:	480a      	ldr	r0, [pc, #40]	; (8003fd8 <MX_GPIO_Init+0xdc>)
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_10 
 8003fae:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003fb0:	9506      	str	r5, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003fb2:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003fb4:	f7fd fdba 	bl	8001b2c <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8003fb8:	2304      	movs	r3, #4
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003fba:	a905      	add	r1, sp, #20
 8003fbc:	4807      	ldr	r0, [pc, #28]	; (8003fdc <MX_GPIO_Init+0xe0>)
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8003fbe:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003fc0:	9506      	str	r5, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003fc2:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003fc4:	f7fd fdb2 	bl	8001b2c <HAL_GPIO_Init>

}
 8003fc8:	b00a      	add	sp, #40	; 0x28
 8003fca:	bd70      	pop	{r4, r5, r6, pc}
 8003fcc:	40021000 	.word	0x40021000
 8003fd0:	48000800 	.word	0x48000800
 8003fd4:	10210000 	.word	0x10210000
 8003fd8:	48000400 	.word	0x48000400
 8003fdc:	48000c00 	.word	0x48000c00

08003fe0 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8003fe0:	b508      	push	{r3, lr}

  hi2c1.Instance = I2C1;
 8003fe2:	4812      	ldr	r0, [pc, #72]	; (800402c <MX_I2C1_Init+0x4c>)
  hi2c1.Init.Timing = 0x10909CEC;
 8003fe4:	4b12      	ldr	r3, [pc, #72]	; (8004030 <MX_I2C1_Init+0x50>)
 8003fe6:	4913      	ldr	r1, [pc, #76]	; (8004034 <MX_I2C1_Init+0x54>)
  hi2c1.Init.OwnAddress1 = 0;
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003fe8:	2201      	movs	r2, #1
  hi2c1.Init.Timing = 0x10909CEC;
 8003fea:	e880 000a 	stmia.w	r0, {r1, r3}
  hi2c1.Init.OwnAddress1 = 0;
 8003fee:	2300      	movs	r3, #0
 8003ff0:	6083      	str	r3, [r0, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003ff2:	60c2      	str	r2, [r0, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003ff4:	6103      	str	r3, [r0, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8003ff6:	6143      	str	r3, [r0, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8003ff8:	6183      	str	r3, [r0, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003ffa:	61c3      	str	r3, [r0, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003ffc:	6203      	str	r3, [r0, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8003ffe:	f7fd ffac 	bl	8001f5a <HAL_I2C_Init>
 8004002:	b108      	cbz	r0, 8004008 <MX_I2C1_Init+0x28>
  {
    Error_Handler();
 8004004:	f000 f9a4 	bl	8004350 <Error_Handler>
  }
  /**Configure Analogue filter 
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8004008:	2100      	movs	r1, #0
 800400a:	4808      	ldr	r0, [pc, #32]	; (800402c <MX_I2C1_Init+0x4c>)
 800400c:	f7fe fb06 	bl	800261c <HAL_I2CEx_ConfigAnalogFilter>
 8004010:	b108      	cbz	r0, 8004016 <MX_I2C1_Init+0x36>
  {
    Error_Handler();
 8004012:	f000 f99d 	bl	8004350 <Error_Handler>
  }
  /**Configure Digital filter 
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8004016:	2100      	movs	r1, #0
 8004018:	4804      	ldr	r0, [pc, #16]	; (800402c <MX_I2C1_Init+0x4c>)
 800401a:	f7fe fb25 	bl	8002668 <HAL_I2CEx_ConfigDigitalFilter>
 800401e:	b118      	cbz	r0, 8004028 <MX_I2C1_Init+0x48>
  {
    Error_Handler();
  }

}
 8004020:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8004024:	f000 b994 	b.w	8004350 <Error_Handler>
 8004028:	bd08      	pop	{r3, pc}
 800402a:	bf00      	nop
 800402c:	20000108 	.word	0x20000108
 8004030:	10909cec 	.word	0x10909cec
 8004034:	40005400 	.word	0x40005400

08004038 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8004038:	b510      	push	{r4, lr}
 800403a:	4604      	mov	r4, r0
 800403c:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800403e:	2214      	movs	r2, #20
 8004040:	2100      	movs	r1, #0
 8004042:	a803      	add	r0, sp, #12
 8004044:	f000 fad6 	bl	80045f4 <memset>
  if(i2cHandle->Instance==I2C1)
 8004048:	6822      	ldr	r2, [r4, #0]
 800404a:	4b1b      	ldr	r3, [pc, #108]	; (80040b8 <HAL_I2C_MspInit+0x80>)
 800404c:	429a      	cmp	r2, r3
 800404e:	d131      	bne.n	80040b4 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004050:	4c1a      	ldr	r4, [pc, #104]	; (80040bc <HAL_I2C_MspInit+0x84>)
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004052:	481b      	ldr	r0, [pc, #108]	; (80040c0 <HAL_I2C_MspInit+0x88>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004054:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8004056:	f043 0302 	orr.w	r3, r3, #2
 800405a:	64e3      	str	r3, [r4, #76]	; 0x4c
 800405c:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 800405e:	f003 0302 	and.w	r3, r3, #2
 8004062:	9301      	str	r3, [sp, #4]
 8004064:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8004066:	f44f 7340 	mov.w	r3, #768	; 0x300
 800406a:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800406c:	2312      	movs	r3, #18
 800406e:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004070:	2301      	movs	r3, #1
 8004072:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004074:	2303      	movs	r3, #3
 8004076:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004078:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800407a:	2304      	movs	r3, #4
 800407c:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800407e:	f7fd fd55 	bl	8001b2c <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8004082:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004084:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8004088:	65a3      	str	r3, [r4, #88]	; 0x58
 800408a:	6da3      	ldr	r3, [r4, #88]	; 0x58

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 800408c:	2200      	movs	r2, #0
    __HAL_RCC_I2C1_CLK_ENABLE();
 800408e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8004092:	4611      	mov	r1, r2
    __HAL_RCC_I2C1_CLK_ENABLE();
 8004094:	9302      	str	r3, [sp, #8]
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8004096:	201f      	movs	r0, #31
    __HAL_RCC_I2C1_CLK_ENABLE();
 8004098:	9b02      	ldr	r3, [sp, #8]
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 800409a:	f7fd fccb 	bl	8001a34 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 800409e:	201f      	movs	r0, #31
 80040a0:	f7fd fcfc 	bl	8001a9c <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 80040a4:	2200      	movs	r2, #0
 80040a6:	2020      	movs	r0, #32
 80040a8:	4611      	mov	r1, r2
 80040aa:	f7fd fcc3 	bl	8001a34 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 80040ae:	2020      	movs	r0, #32
 80040b0:	f7fd fcf4 	bl	8001a9c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80040b4:	b008      	add	sp, #32
 80040b6:	bd10      	pop	{r4, pc}
 80040b8:	40005400 	.word	0x40005400
 80040bc:	40021000 	.word	0x40021000
 80040c0:	48000400 	.word	0x48000400

080040c4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80040c4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80040c6:	b0b9      	sub	sp, #228	; 0xe4
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80040c8:	2244      	movs	r2, #68	; 0x44
 80040ca:	2100      	movs	r1, #0
 80040cc:	a805      	add	r0, sp, #20
 80040ce:	f000 fa91 	bl	80045f4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80040d2:	2214      	movs	r2, #20
 80040d4:	2100      	movs	r1, #0
 80040d6:	4668      	mov	r0, sp
 80040d8:	f000 fa8c 	bl	80045f4 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80040dc:	2288      	movs	r2, #136	; 0x88
 80040de:	2100      	movs	r1, #0
 80040e0:	a816      	add	r0, sp, #88	; 0x58
 80040e2:	f000 fa87 	bl	80045f4 <memset>

  /**Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80040e6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80040ea:	9308      	str	r3, [sp, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80040ec:	2310      	movs	r3, #16
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80040ee:	2402      	movs	r4, #2
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80040f0:	9309      	str	r3, [sp, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
  RCC_OscInitStruct.PLL.PLLM = 1;
 80040f2:	2701      	movs	r7, #1
  RCC_OscInitStruct.PLL.PLLN = 10;
 80040f4:	230a      	movs	r3, #10
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80040f6:	2607      	movs	r6, #7
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80040f8:	a805      	add	r0, sp, #20
  /**Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80040fa:	2500      	movs	r5, #0
  RCC_OscInitStruct.PLL.PLLN = 10;
 80040fc:	9312      	str	r3, [sp, #72]	; 0x48
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80040fe:	9405      	str	r4, [sp, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8004100:	940f      	str	r4, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8004102:	9410      	str	r4, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8004104:	9711      	str	r7, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8004106:	9613      	str	r6, [sp, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8004108:	9414      	str	r4, [sp, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800410a:	9415      	str	r4, [sp, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800410c:	f7fe fba6 	bl	800285c <HAL_RCC_OscConfig>
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8004110:	220f      	movs	r2, #15
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8004112:	2104      	movs	r1, #4
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8004114:	2303      	movs	r3, #3
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8004116:	4668      	mov	r0, sp
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8004118:	e88d 002c 	stmia.w	sp, {r2, r3, r5}
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800411c:	9503      	str	r5, [sp, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800411e:	9504      	str	r5, [sp, #16]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8004120:	f7fe fdc2 	bl	8002ca8 <HAL_RCC_ClockConfig>
  {
    Error_Handler();
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_I2C1
 8004124:	f244 0342 	movw	r3, #16450	; 0x4042
 8004128:	9316      	str	r3, [sp, #88]	; 0x58
                              |RCC_PERIPHCLK_ADC;
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
  PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 800412a:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800412e:	9334      	str	r3, [sp, #208]	; 0xd0
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
  PeriphClkInit.PLLSAI1.PLLSAI1N = 8;
 8004130:	2308      	movs	r3, #8
 8004132:	9319      	str	r3, [sp, #100]	; 0x64
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004134:	a816      	add	r0, sp, #88	; 0x58
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 8004136:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800413a:	931d      	str	r3, [sp, #116]	; 0x74
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800413c:	9525      	str	r5, [sp, #148]	; 0x94
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 800413e:	952a      	str	r5, [sp, #168]	; 0xa8
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
 8004140:	9417      	str	r4, [sp, #92]	; 0x5c
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8004142:	9718      	str	r7, [sp, #96]	; 0x60
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8004144:	961a      	str	r6, [sp, #104]	; 0x68
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8004146:	941b      	str	r4, [sp, #108]	; 0x6c
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8004148:	941c      	str	r4, [sp, #112]	; 0x70
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800414a:	f7fe ff6f 	bl	800302c <HAL_RCCEx_PeriphCLKConfig>
  {
    Error_Handler();
  }
  /**Configure the main internal regulator output voltage 
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800414e:	f44f 7000 	mov.w	r0, #512	; 0x200
 8004152:	f7fe fab7 	bl	80026c4 <HAL_PWREx_ControlVoltageScaling>
  {
    Error_Handler();
  }
}
 8004156:	b039      	add	sp, #228	; 0xe4
 8004158:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

0800415c <_write>:

/* USER CODE BEGIN 4 */

//printf
int _write(int file,char *ptr, int len)
{
 800415c:	b510      	push	{r4, lr}
    HAL_UART_Transmit(&huart2,(uint8_t *)ptr,len,10);
 800415e:	230a      	movs	r3, #10
{
 8004160:	4614      	mov	r4, r2
    HAL_UART_Transmit(&huart2,(uint8_t *)ptr,len,10);
 8004162:	4803      	ldr	r0, [pc, #12]	; (8004170 <_write+0x14>)
 8004164:	b292      	uxth	r2, r2
 8004166:	f7ff fd8e 	bl	8003c86 <HAL_UART_Transmit>
    return len;
}
 800416a:	4620      	mov	r0, r4
 800416c:	bd10      	pop	{r4, pc}
 800416e:	bf00      	nop
 8004170:	20000194 	.word	0x20000194

08004174 <HAL_ADC_ConvCpltCallback>:
//    Error_Handler();
//  }
//
//}
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* AdcHandle) //Rcuprer la valeur de l'ADC une fois lIT acquitte
{
 8004174:	b538      	push	{r3, r4, r5, lr}
	if( cpt %4 == 0 )
 8004176:	4c1f      	ldr	r4, [pc, #124]	; (80041f4 <HAL_ADC_ConvCpltCallback+0x80>)
 8004178:	7823      	ldrb	r3, [r4, #0]
 800417a:	079b      	lsls	r3, r3, #30
{
 800417c:	4605      	mov	r5, r0
	if( cpt %4 == 0 )
 800417e:	d103      	bne.n	8004188 <HAL_ADC_ConvCpltCallback+0x14>
	{
		//MX_ADC1_Init();
		ADC_gaz = HAL_ADC_GetValue(AdcHandle);
 8004180:	f7fc ffd6 	bl	8001130 <HAL_ADC_GetValue>
 8004184:	4b1c      	ldr	r3, [pc, #112]	; (80041f8 <HAL_ADC_ConvCpltCallback+0x84>)
 8004186:	8018      	strh	r0, [r3, #0]
	}
	if (cpt %3 == 0)
 8004188:	7822      	ldrb	r2, [r4, #0]
 800418a:	2303      	movs	r3, #3
 800418c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004190:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8004194:	1ad3      	subs	r3, r2, r3
 8004196:	f013 0fff 	tst.w	r3, #255	; 0xff
 800419a:	d124      	bne.n	80041e6 <HAL_ADC_ConvCpltCallback+0x72>
	{
		//MX_ADC1_CH_11_Init();
		//HAL_ADC_GetValue(AdcHandle);
		//temperature_IKSO1A2();
		ADC_battery = HAL_ADC_GetValue(AdcHandle);
 800419c:	4628      	mov	r0, r5
 800419e:	f7fc ffc7 	bl	8001130 <HAL_ADC_GetValue>
 80041a2:	ee07 0a90 	vmov	s15, r0
 80041a6:	eef8 6a67 	vcvt.f32.u32	s13, s15
		ADC_battery= floor(10*(ADC_battery/558.7f) +0.5)/10 ;//conversion au dixieme prs : 5V->2821 valeur sortie
 80041aa:	eddf 7a14 	vldr	s15, [pc, #80]	; 80041fc <HAL_ADC_ConvCpltCallback+0x88>
 80041ae:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80041b2:	eef2 7a04 	vmov.f32	s15, #36	; 0x41200000  10.0
 80041b6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80041ba:	ee17 0a90 	vmov	r0, s15
 80041be:	f7fc f9bb 	bl	8000538 <__aeabi_f2d>
 80041c2:	2200      	movs	r2, #0
 80041c4:	4b0e      	ldr	r3, [pc, #56]	; (8004200 <HAL_ADC_ConvCpltCallback+0x8c>)
 80041c6:	f7fc f859 	bl	800027c <__adddf3>
 80041ca:	ec41 0b10 	vmov	d0, r0, r1
 80041ce:	f001 f977 	bl	80054c0 <floor>
 80041d2:	4b0c      	ldr	r3, [pc, #48]	; (8004204 <HAL_ADC_ConvCpltCallback+0x90>)
 80041d4:	2200      	movs	r2, #0
 80041d6:	ec51 0b10 	vmov	r0, r1, d0
 80041da:	f7fc fb2b 	bl	8000834 <__aeabi_ddiv>
 80041de:	f7fc fc99 	bl	8000b14 <__aeabi_d2f>
 80041e2:	4b09      	ldr	r3, [pc, #36]	; (8004208 <HAL_ADC_ConvCpltCallback+0x94>)
 80041e4:	6018      	str	r0, [r3, #0]
	}
	if (cpt %1 == 0)
	{
		//pressure_IKSO1A2();
	}
	printf("----------------------------\r\n");
 80041e6:	4809      	ldr	r0, [pc, #36]	; (800420c <HAL_ADC_ConvCpltCallback+0x98>)
 80041e8:	f000 fa80 	bl	80046ec <puts>
	cpt++;
 80041ec:	7823      	ldrb	r3, [r4, #0]
 80041ee:	3301      	adds	r3, #1
 80041f0:	7023      	strb	r3, [r4, #0]
 80041f2:	bd38      	pop	{r3, r4, r5, pc}
 80041f4:	20000092 	.word	0x20000092
 80041f8:	20000090 	.word	0x20000090
 80041fc:	440baccd 	.word	0x440baccd
 8004200:	3fe00000 	.word	0x3fe00000
 8004204:	40240000 	.word	0x40240000
 8004208:	2000008c 	.word	0x2000008c
 800420c:	0800565d 	.word	0x0800565d

08004210 <ADC_Init>:
	READ_SENSOR_MQ135();
	READ_BATTERY_VOLTAGE();
	HAL_ADC_Start_IT(&hadc1);
}
void ADC_Init() //Lancer l'ADC
{
 8004210:	b510      	push	{r4, lr}
	HAL_ADC_ConfigChannel(&hadc1, ADC_CHANNEL_9);
 8004212:	4c05      	ldr	r4, [pc, #20]	; (8004228 <ADC_Init+0x18>)
 8004214:	4905      	ldr	r1, [pc, #20]	; (800422c <ADC_Init+0x1c>)
 8004216:	4620      	mov	r0, r4
 8004218:	f7fd f8b2 	bl	8001380 <HAL_ADC_ConfigChannel>
	if (HAL_ADC_Start_IT(&hadc1)!= HAL_OK)
 800421c:	4620      	mov	r0, r4
	{
		Error_Handler();
	}

}
 800421e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	if (HAL_ADC_Start_IT(&hadc1)!= HAL_OK)
 8004222:	f7fd bac7 	b.w	80017b4 <HAL_ADC_Start_IT>
 8004226:	bf00      	nop
 8004228:	200000a4 	.word	0x200000a4
 800422c:	25b00200 	.word	0x25b00200

08004230 <READ_SENSOR_MQ135>:
void READ_SENSOR_MQ135()
{
	printf("SENSOR Gaz : %d\r\n", ADC_gaz);
 8004230:	4b02      	ldr	r3, [pc, #8]	; (800423c <READ_SENSOR_MQ135+0xc>)
 8004232:	4803      	ldr	r0, [pc, #12]	; (8004240 <READ_SENSOR_MQ135+0x10>)
 8004234:	8819      	ldrh	r1, [r3, #0]
 8004236:	f000 b9e5 	b.w	8004604 <iprintf>
 800423a:	bf00      	nop
 800423c:	20000090 	.word	0x20000090
 8004240:	0800568a 	.word	0x0800568a

08004244 <READ_BATTERY_VOLTAGE>:
}
void READ_BATTERY_VOLTAGE()
{
	printf("Voltage : %f\r\n", ADC_battery);
 8004244:	4b05      	ldr	r3, [pc, #20]	; (800425c <READ_BATTERY_VOLTAGE+0x18>)
{
 8004246:	b510      	push	{r4, lr}
	printf("Voltage : %f\r\n", ADC_battery);
 8004248:	6818      	ldr	r0, [r3, #0]
 800424a:	f7fc f975 	bl	8000538 <__aeabi_f2d>
}
 800424e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	printf("Voltage : %f\r\n", ADC_battery);
 8004252:	4602      	mov	r2, r0
 8004254:	460b      	mov	r3, r1
 8004256:	4802      	ldr	r0, [pc, #8]	; (8004260 <READ_BATTERY_VOLTAGE+0x1c>)
 8004258:	f000 b9d4 	b.w	8004604 <iprintf>
 800425c:	2000008c 	.word	0x2000008c
 8004260:	0800567b 	.word	0x0800567b

08004264 <HAL_TIM_PeriodElapsedCallback>:
{
 8004264:	b508      	push	{r3, lr}
	READ_SENSOR_MQ135();
 8004266:	f7ff ffe3 	bl	8004230 <READ_SENSOR_MQ135>
	READ_BATTERY_VOLTAGE();
 800426a:	f7ff ffeb 	bl	8004244 <READ_BATTERY_VOLTAGE>
	HAL_ADC_Start_IT(&hadc1);
 800426e:	4802      	ldr	r0, [pc, #8]	; (8004278 <HAL_TIM_PeriodElapsedCallback+0x14>)
}
 8004270:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	HAL_ADC_Start_IT(&hadc1);
 8004274:	f7fd ba9e 	b.w	80017b4 <HAL_ADC_Start_IT>
 8004278:	200000a4 	.word	0x200000a4

0800427c <Register>:
{
	  HAL_I2C_Mem_Read(&hi2c1,0xBF, sub_addr_who_am_i[0], 1, who_am_i, 1, I2C_TIMEOUT);
	  printf("Who AM I : %d", who_am_i[0]);
}
void Register()
{
 800427c:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	//Temperature & humidity
	HAL_I2C_Mem_Write(&hi2c1,0xBE, addr_CTRL_REG1_TEMP[0], 1, CTRL_REG1_TEMP, 1, I2C_TIMEOUT);
 800427e:	4b19      	ldr	r3, [pc, #100]	; (80042e4 <Register+0x68>)
 8004280:	4d19      	ldr	r5, [pc, #100]	; (80042e8 <Register+0x6c>)
 8004282:	781a      	ldrb	r2, [r3, #0]
 8004284:	4b19      	ldr	r3, [pc, #100]	; (80042ec <Register+0x70>)
 8004286:	9300      	str	r3, [sp, #0]
 8004288:	2401      	movs	r4, #1
 800428a:	f44f 767a 	mov.w	r6, #1000	; 0x3e8
 800428e:	4623      	mov	r3, r4
 8004290:	9602      	str	r6, [sp, #8]
 8004292:	9401      	str	r4, [sp, #4]
 8004294:	21be      	movs	r1, #190	; 0xbe
 8004296:	4628      	mov	r0, r5
 8004298:	f7fd feb0 	bl	8001ffc <HAL_I2C_Mem_Write>
	//PRESSURE
	HAL_I2C_Mem_Write(&hi2c1,0xBA, addr_CTRL_REG1_PRES[0], 1, CTRL_REG1_PRES, 1, I2C_TIMEOUT);
 800429c:	4b14      	ldr	r3, [pc, #80]	; (80042f0 <Register+0x74>)
 800429e:	781a      	ldrb	r2, [r3, #0]
 80042a0:	4b14      	ldr	r3, [pc, #80]	; (80042f4 <Register+0x78>)
 80042a2:	9300      	str	r3, [sp, #0]
 80042a4:	9602      	str	r6, [sp, #8]
 80042a6:	4623      	mov	r3, r4
 80042a8:	9401      	str	r4, [sp, #4]
 80042aa:	21ba      	movs	r1, #186	; 0xba
 80042ac:	4628      	mov	r0, r5
 80042ae:	f7fd fea5 	bl	8001ffc <HAL_I2C_Mem_Write>

	HAL_I2C_Mem_Write(&hi2c1,0xBA, addr_CTRL_REG2_PRES[0], 1, CTRL_REG2_PRES, 1, I2C_TIMEOUT);
 80042b2:	4b11      	ldr	r3, [pc, #68]	; (80042f8 <Register+0x7c>)
 80042b4:	781a      	ldrb	r2, [r3, #0]
 80042b6:	4b11      	ldr	r3, [pc, #68]	; (80042fc <Register+0x80>)
 80042b8:	9300      	str	r3, [sp, #0]
 80042ba:	9602      	str	r6, [sp, #8]
 80042bc:	4623      	mov	r3, r4
 80042be:	9401      	str	r4, [sp, #4]
 80042c0:	21ba      	movs	r1, #186	; 0xba
 80042c2:	4628      	mov	r0, r5
 80042c4:	f7fd fe9a 	bl	8001ffc <HAL_I2C_Mem_Write>

	HAL_I2C_Mem_Write(&hi2c1,0xBA, addr_INTERRUPT_CFG[0], 1, INTERRUPT_CFG, 1, I2C_TIMEOUT);
 80042c8:	4b0d      	ldr	r3, [pc, #52]	; (8004300 <Register+0x84>)
 80042ca:	781a      	ldrb	r2, [r3, #0]
 80042cc:	4b0d      	ldr	r3, [pc, #52]	; (8004304 <Register+0x88>)
 80042ce:	9300      	str	r3, [sp, #0]
 80042d0:	9602      	str	r6, [sp, #8]
 80042d2:	9401      	str	r4, [sp, #4]
 80042d4:	4623      	mov	r3, r4
 80042d6:	21ba      	movs	r1, #186	; 0xba
 80042d8:	4628      	mov	r0, r5
 80042da:	f7fd fe8f 	bl	8001ffc <HAL_I2C_Mem_Write>

}
 80042de:	b004      	add	sp, #16
 80042e0:	bd70      	pop	{r4, r5, r6, pc}
 80042e2:	bf00      	nop
 80042e4:	20000005 	.word	0x20000005
 80042e8:	20000108 	.word	0x20000108
 80042ec:	20000001 	.word	0x20000001
 80042f0:	20000004 	.word	0x20000004
 80042f4:	20000000 	.word	0x20000000
 80042f8:	20000006 	.word	0x20000006
 80042fc:	20000002 	.word	0x20000002
 8004300:	20000007 	.word	0x20000007
 8004304:	20000003 	.word	0x20000003

08004308 <main>:
{
 8004308:	b508      	push	{r3, lr}
  HAL_Init();
 800430a:	f7fc fdf3 	bl	8000ef4 <HAL_Init>
  SystemClock_Config();
 800430e:	f7ff fed9 	bl	80040c4 <SystemClock_Config>
  MX_GPIO_Init();
 8004312:	f7ff fdf3 	bl	8003efc <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8004316:	f000 f8cf 	bl	80044b8 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 800431a:	f7ff fd6f 	bl	8003dfc <MX_ADC1_Init>
  MX_TIM3_Init();
 800431e:	f000 f877 	bl	8004410 <MX_TIM3_Init>
  MX_I2C1_Init();
 8004322:	f7ff fe5d 	bl	8003fe0 <MX_I2C1_Init>
  printf("\033[2J\033[1;1H"); //Affiche seulement les nouvelles valeurs  virer pour le final
 8004326:	4807      	ldr	r0, [pc, #28]	; (8004344 <main+0x3c>)
 8004328:	f000 f96c 	bl	8004604 <iprintf>
  printf("Sensors\r\n");
 800432c:	4806      	ldr	r0, [pc, #24]	; (8004348 <main+0x40>)
 800432e:	f000 f9dd 	bl	80046ec <puts>
  Register();
 8004332:	f7ff ffa3 	bl	800427c <Register>
  ADC_Init();
 8004336:	f7ff ff6b 	bl	8004210 <ADC_Init>
  HAL_TIM_Base_Start_IT(&htim3);//Donne base temps -> tous les 5 sec
 800433a:	4804      	ldr	r0, [pc, #16]	; (800434c <main+0x44>)
 800433c:	f7ff f85e 	bl	80033fc <HAL_TIM_Base_Start_IT>
 8004340:	e7fe      	b.n	8004340 <main+0x38>
 8004342:	bf00      	nop
 8004344:	0800569c 	.word	0x0800569c
 8004348:	080056a7 	.word	0x080056a7
 800434c:	20000154 	.word	0x20000154

08004350 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004350:	4770      	bx	lr
	...

08004354 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004354:	4b0a      	ldr	r3, [pc, #40]	; (8004380 <HAL_MspInit+0x2c>)
 8004356:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8004358:	f042 0201 	orr.w	r2, r2, #1
 800435c:	661a      	str	r2, [r3, #96]	; 0x60
 800435e:	6e1a      	ldr	r2, [r3, #96]	; 0x60
{
 8004360:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004362:	f002 0201 	and.w	r2, r2, #1
 8004366:	9200      	str	r2, [sp, #0]
 8004368:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 800436a:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800436c:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8004370:	659a      	str	r2, [r3, #88]	; 0x58
 8004372:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004374:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004378:	9301      	str	r3, [sp, #4]
 800437a:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800437c:	b002      	add	sp, #8
 800437e:	4770      	bx	lr
 8004380:	40021000 	.word	0x40021000

08004384 <NMI_Handler>:
 8004384:	4770      	bx	lr

08004386 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004386:	e7fe      	b.n	8004386 <HardFault_Handler>

08004388 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004388:	e7fe      	b.n	8004388 <MemManage_Handler>

0800438a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800438a:	e7fe      	b.n	800438a <BusFault_Handler>

0800438c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800438c:	e7fe      	b.n	800438c <UsageFault_Handler>

0800438e <SVC_Handler>:
 800438e:	4770      	bx	lr

08004390 <DebugMon_Handler>:
 8004390:	4770      	bx	lr

08004392 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004392:	4770      	bx	lr

08004394 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004394:	f7fc bdc4 	b.w	8000f20 <HAL_IncTick>

08004398 <ADC1_2_IRQHandler>:
void ADC1_2_IRQHandler(void)
{
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8004398:	4801      	ldr	r0, [pc, #4]	; (80043a0 <ADC1_2_IRQHandler+0x8>)
 800439a:	f7fc becf 	b.w	800113c <HAL_ADC_IRQHandler>
 800439e:	bf00      	nop
 80043a0:	200000a4 	.word	0x200000a4

080043a4 <TIM3_IRQHandler>:
void TIM3_IRQHandler(void)
{
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80043a4:	4801      	ldr	r0, [pc, #4]	; (80043ac <TIM3_IRQHandler+0x8>)
 80043a6:	f7ff b845 	b.w	8003434 <HAL_TIM_IRQHandler>
 80043aa:	bf00      	nop
 80043ac:	20000154 	.word	0x20000154

080043b0 <I2C1_EV_IRQHandler>:
void I2C1_EV_IRQHandler(void)
{
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 80043b0:	4801      	ldr	r0, [pc, #4]	; (80043b8 <I2C1_EV_IRQHandler+0x8>)
 80043b2:	f7fd beda 	b.w	800216a <HAL_I2C_EV_IRQHandler>
 80043b6:	bf00      	nop
 80043b8:	20000108 	.word	0x20000108

080043bc <I2C1_ER_IRQHandler>:
void I2C1_ER_IRQHandler(void)
{
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 80043bc:	4801      	ldr	r0, [pc, #4]	; (80043c4 <I2C1_ER_IRQHandler+0x8>)
 80043be:	f7fe b8e9 	b.w	8002594 <HAL_I2C_ER_IRQHandler>
 80043c2:	bf00      	nop
 80043c4:	20000108 	.word	0x20000108

080043c8 <SystemInit>:

void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80043c8:	490f      	ldr	r1, [pc, #60]	; (8004408 <SystemInit+0x40>)
 80043ca:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 80043ce:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80043d2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 80043d6:	4b0d      	ldr	r3, [pc, #52]	; (800440c <SystemInit+0x44>)
 80043d8:	681a      	ldr	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 80043da:	2000      	movs	r0, #0
  RCC->CR |= RCC_CR_MSION;
 80043dc:	f042 0201 	orr.w	r2, r2, #1
 80043e0:	601a      	str	r2, [r3, #0]
  RCC->CFGR = 0x00000000U;
 80043e2:	6098      	str	r0, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 80043e4:	681a      	ldr	r2, [r3, #0]
 80043e6:	f022 52a8 	bic.w	r2, r2, #352321536	; 0x15000000
 80043ea:	f422 2210 	bic.w	r2, r2, #589824	; 0x90000
 80043ee:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 80043f0:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80043f4:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80043f6:	681a      	ldr	r2, [r3, #0]
 80043f8:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80043fc:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 80043fe:	6198      	str	r0, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8004400:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8004404:	608b      	str	r3, [r1, #8]
 8004406:	4770      	bx	lr
 8004408:	e000ed00 	.word	0xe000ed00
 800440c:	40021000 	.word	0x40021000

08004410 <MX_TIM3_Init>:

TIM_HandleTypeDef htim3;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8004410:	b500      	push	{lr}
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004412:	2210      	movs	r2, #16
{
 8004414:	b089      	sub	sp, #36	; 0x24
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004416:	2100      	movs	r1, #0
 8004418:	eb0d 0002 	add.w	r0, sp, r2
 800441c:	f000 f8ea 	bl	80045f4 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};

  htim3.Instance = TIM3;
 8004420:	4814      	ldr	r0, [pc, #80]	; (8004474 <MX_TIM3_Init+0x64>)
  htim3.Init.Prescaler = 40;//63999;
 8004422:	4915      	ldr	r1, [pc, #84]	; (8004478 <MX_TIM3_Init+0x68>)
 8004424:	2228      	movs	r2, #40	; 0x28
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004426:	2300      	movs	r3, #0
  htim3.Init.Prescaler = 40;//63999;
 8004428:	e880 0006 	stmia.w	r0, {r1, r2}
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim3.Init.Period = 10;//1000;
 800442c:	220a      	movs	r2, #10
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800442e:	9301      	str	r3, [sp, #4]
 8004430:	9302      	str	r3, [sp, #8]
 8004432:	9303      	str	r3, [sp, #12]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004434:	6083      	str	r3, [r0, #8]
  htim3.Init.Period = 10;//1000;
 8004436:	60c2      	str	r2, [r0, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004438:	6103      	str	r3, [r0, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800443a:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800443c:	f7ff f910 	bl	8003660 <HAL_TIM_Base_Init>
 8004440:	b108      	cbz	r0, 8004446 <MX_TIM3_Init+0x36>
  {
    Error_Handler();
 8004442:	f7ff ff85 	bl	8004350 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004446:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800444a:	a904      	add	r1, sp, #16
 800444c:	4809      	ldr	r0, [pc, #36]	; (8004474 <MX_TIM3_Init+0x64>)
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800444e:	9304      	str	r3, [sp, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8004450:	f7ff f92a 	bl	80036a8 <HAL_TIM_ConfigClockSource>
 8004454:	b108      	cbz	r0, 800445a <MX_TIM3_Init+0x4a>
  {
    Error_Handler();
 8004456:	f7ff ff7b 	bl	8004350 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800445a:	2300      	movs	r3, #0
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800445c:	a901      	add	r1, sp, #4
 800445e:	4805      	ldr	r0, [pc, #20]	; (8004474 <MX_TIM3_Init+0x64>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004460:	9301      	str	r3, [sp, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004462:	9303      	str	r3, [sp, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8004464:	f7ff f9c2 	bl	80037ec <HAL_TIMEx_MasterConfigSynchronization>
 8004468:	b108      	cbz	r0, 800446e <MX_TIM3_Init+0x5e>
  {
    Error_Handler();
 800446a:	f7ff ff71 	bl	8004350 <Error_Handler>
  }

}
 800446e:	b009      	add	sp, #36	; 0x24
 8004470:	f85d fb04 	ldr.w	pc, [sp], #4
 8004474:	20000154 	.word	0x20000154
 8004478:	40000400 	.word	0x40000400

0800447c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 800447c:	b507      	push	{r0, r1, r2, lr}

  if(tim_baseHandle->Instance==TIM3)
 800447e:	4b0d      	ldr	r3, [pc, #52]	; (80044b4 <HAL_TIM_Base_MspInit+0x38>)
 8004480:	6802      	ldr	r2, [r0, #0]
 8004482:	429a      	cmp	r2, r3
 8004484:	d112      	bne.n	80044ac <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8004486:	f503 3303 	add.w	r3, r3, #134144	; 0x20c00

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 800448a:	201d      	movs	r0, #29
    __HAL_RCC_TIM3_CLK_ENABLE();
 800448c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800448e:	f042 0202 	orr.w	r2, r2, #2
 8004492:	659a      	str	r2, [r3, #88]	; 0x58
 8004494:	6d9b      	ldr	r3, [r3, #88]	; 0x58
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8004496:	2200      	movs	r2, #0
    __HAL_RCC_TIM3_CLK_ENABLE();
 8004498:	f003 0302 	and.w	r3, r3, #2
 800449c:	9301      	str	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 800449e:	4611      	mov	r1, r2
    __HAL_RCC_TIM3_CLK_ENABLE();
 80044a0:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80044a2:	f7fd fac7 	bl	8001a34 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80044a6:	201d      	movs	r0, #29
 80044a8:	f7fd faf8 	bl	8001a9c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 80044ac:	b003      	add	sp, #12
 80044ae:	f85d fb04 	ldr.w	pc, [sp], #4
 80044b2:	bf00      	nop
 80044b4:	40000400 	.word	0x40000400

080044b8 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80044b8:	b508      	push	{r3, lr}

  huart2.Instance = USART2;
 80044ba:	480c      	ldr	r0, [pc, #48]	; (80044ec <MX_USART2_UART_Init+0x34>)
  huart2.Init.BaudRate = 115200;
 80044bc:	4b0c      	ldr	r3, [pc, #48]	; (80044f0 <MX_USART2_UART_Init+0x38>)
 80044be:	f44f 3ee1 	mov.w	lr, #115200	; 0x1c200
 80044c2:	e880 4008 	stmia.w	r0, {r3, lr}
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
  huart2.Init.StopBits = UART_STOPBITS_1;
  huart2.Init.Parity = UART_PARITY_NONE;
  huart2.Init.Mode = UART_MODE_TX_RX;
 80044c6:	220c      	movs	r2, #12
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80044c8:	2300      	movs	r3, #0
 80044ca:	6083      	str	r3, [r0, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80044cc:	60c3      	str	r3, [r0, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80044ce:	6103      	str	r3, [r0, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80044d0:	6142      	str	r2, [r0, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80044d2:	6183      	str	r3, [r0, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80044d4:	61c3      	str	r3, [r0, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80044d6:	6203      	str	r3, [r0, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80044d8:	6243      	str	r3, [r0, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80044da:	f7ff fc5d 	bl	8003d98 <HAL_UART_Init>
 80044de:	b118      	cbz	r0, 80044e8 <MX_USART2_UART_Init+0x30>
  {
    Error_Handler();
  }

}
 80044e0:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 80044e4:	f7ff bf34 	b.w	8004350 <Error_Handler>
 80044e8:	bd08      	pop	{r3, pc}
 80044ea:	bf00      	nop
 80044ec:	20000194 	.word	0x20000194
 80044f0:	40004400 	.word	0x40004400

080044f4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80044f4:	b510      	push	{r4, lr}
 80044f6:	4604      	mov	r4, r0
 80044f8:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80044fa:	2214      	movs	r2, #20
 80044fc:	2100      	movs	r1, #0
 80044fe:	a803      	add	r0, sp, #12
 8004500:	f000 f878 	bl	80045f4 <memset>
  if(uartHandle->Instance==USART2)
 8004504:	6822      	ldr	r2, [r4, #0]
 8004506:	4b13      	ldr	r3, [pc, #76]	; (8004554 <HAL_UART_MspInit+0x60>)
 8004508:	429a      	cmp	r2, r3
 800450a:	d120      	bne.n	800454e <HAL_UART_MspInit+0x5a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800450c:	f503 33e6 	add.w	r3, r3, #117760	; 0x1cc00
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004510:	a903      	add	r1, sp, #12
    __HAL_RCC_USART2_CLK_ENABLE();
 8004512:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8004514:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8004518:	659a      	str	r2, [r3, #88]	; 0x58
 800451a:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800451c:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 8004520:	9201      	str	r2, [sp, #4]
 8004522:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004524:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004526:	f042 0201 	orr.w	r2, r2, #1
 800452a:	64da      	str	r2, [r3, #76]	; 0x4c
 800452c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800452e:	f003 0301 	and.w	r3, r3, #1
 8004532:	9302      	str	r3, [sp, #8]
 8004534:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8004536:	230c      	movs	r3, #12
 8004538:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800453a:	2302      	movs	r3, #2
 800453c:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800453e:	2303      	movs	r3, #3
 8004540:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004542:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8004546:	2307      	movs	r3, #7
 8004548:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800454a:	f7fd faef 	bl	8001b2c <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 800454e:	b008      	add	sp, #32
 8004550:	bd10      	pop	{r4, pc}
 8004552:	bf00      	nop
 8004554:	40004400 	.word	0x40004400

08004558 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8004558:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004590 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 800455c:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 800455e:	e003      	b.n	8004568 <LoopCopyDataInit>

08004560 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8004560:	4b0c      	ldr	r3, [pc, #48]	; (8004594 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8004562:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8004564:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8004566:	3104      	adds	r1, #4

08004568 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8004568:	480b      	ldr	r0, [pc, #44]	; (8004598 <LoopForever+0xa>)
	ldr	r3, =_edata
 800456a:	4b0c      	ldr	r3, [pc, #48]	; (800459c <LoopForever+0xe>)
	adds	r2, r0, r1
 800456c:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 800456e:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8004570:	d3f6      	bcc.n	8004560 <CopyDataInit>
	ldr	r2, =_sbss
 8004572:	4a0b      	ldr	r2, [pc, #44]	; (80045a0 <LoopForever+0x12>)
	b	LoopFillZerobss
 8004574:	e002      	b.n	800457c <LoopFillZerobss>

08004576 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8004576:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8004578:	f842 3b04 	str.w	r3, [r2], #4

0800457c <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 800457c:	4b09      	ldr	r3, [pc, #36]	; (80045a4 <LoopForever+0x16>)
	cmp	r2, r3
 800457e:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8004580:	d3f9      	bcc.n	8004576 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8004582:	f7ff ff21 	bl	80043c8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8004586:	f000 f811 	bl	80045ac <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800458a:	f7ff febd 	bl	8004308 <main>

0800458e <LoopForever>:

LoopForever:
    b LoopForever
 800458e:	e7fe      	b.n	800458e <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8004590:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 8004594:	080057a0 	.word	0x080057a0
	ldr	r0, =_sdata
 8004598:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 800459c:	20000070 	.word	0x20000070
	ldr	r2, =_sbss
 80045a0:	20000070 	.word	0x20000070
	ldr	r3, = _ebss
 80045a4:	20000210 	.word	0x20000210

080045a8 <ADC3_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80045a8:	e7fe      	b.n	80045a8 <ADC3_IRQHandler>
	...

080045ac <__libc_init_array>:
 80045ac:	b570      	push	{r4, r5, r6, lr}
 80045ae:	4e0d      	ldr	r6, [pc, #52]	; (80045e4 <__libc_init_array+0x38>)
 80045b0:	4c0d      	ldr	r4, [pc, #52]	; (80045e8 <__libc_init_array+0x3c>)
 80045b2:	1ba4      	subs	r4, r4, r6
 80045b4:	10a4      	asrs	r4, r4, #2
 80045b6:	2500      	movs	r5, #0
 80045b8:	42a5      	cmp	r5, r4
 80045ba:	d109      	bne.n	80045d0 <__libc_init_array+0x24>
 80045bc:	4e0b      	ldr	r6, [pc, #44]	; (80045ec <__libc_init_array+0x40>)
 80045be:	4c0c      	ldr	r4, [pc, #48]	; (80045f0 <__libc_init_array+0x44>)
 80045c0:	f001 f838 	bl	8005634 <_init>
 80045c4:	1ba4      	subs	r4, r4, r6
 80045c6:	10a4      	asrs	r4, r4, #2
 80045c8:	2500      	movs	r5, #0
 80045ca:	42a5      	cmp	r5, r4
 80045cc:	d105      	bne.n	80045da <__libc_init_array+0x2e>
 80045ce:	bd70      	pop	{r4, r5, r6, pc}
 80045d0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80045d4:	4798      	blx	r3
 80045d6:	3501      	adds	r5, #1
 80045d8:	e7ee      	b.n	80045b8 <__libc_init_array+0xc>
 80045da:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80045de:	4798      	blx	r3
 80045e0:	3501      	adds	r5, #1
 80045e2:	e7f2      	b.n	80045ca <__libc_init_array+0x1e>
 80045e4:	08005798 	.word	0x08005798
 80045e8:	08005798 	.word	0x08005798
 80045ec:	08005798 	.word	0x08005798
 80045f0:	0800579c 	.word	0x0800579c

080045f4 <memset>:
 80045f4:	4402      	add	r2, r0
 80045f6:	4603      	mov	r3, r0
 80045f8:	4293      	cmp	r3, r2
 80045fa:	d100      	bne.n	80045fe <memset+0xa>
 80045fc:	4770      	bx	lr
 80045fe:	f803 1b01 	strb.w	r1, [r3], #1
 8004602:	e7f9      	b.n	80045f8 <memset+0x4>

08004604 <iprintf>:
 8004604:	b40f      	push	{r0, r1, r2, r3}
 8004606:	4b0a      	ldr	r3, [pc, #40]	; (8004630 <iprintf+0x2c>)
 8004608:	b513      	push	{r0, r1, r4, lr}
 800460a:	681c      	ldr	r4, [r3, #0]
 800460c:	b124      	cbz	r4, 8004618 <iprintf+0x14>
 800460e:	69a3      	ldr	r3, [r4, #24]
 8004610:	b913      	cbnz	r3, 8004618 <iprintf+0x14>
 8004612:	4620      	mov	r0, r4
 8004614:	f000 fa24 	bl	8004a60 <__sinit>
 8004618:	ab05      	add	r3, sp, #20
 800461a:	9a04      	ldr	r2, [sp, #16]
 800461c:	68a1      	ldr	r1, [r4, #8]
 800461e:	9301      	str	r3, [sp, #4]
 8004620:	4620      	mov	r0, r4
 8004622:	f000 fbe1 	bl	8004de8 <_vfiprintf_r>
 8004626:	b002      	add	sp, #8
 8004628:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800462c:	b004      	add	sp, #16
 800462e:	4770      	bx	lr
 8004630:	2000000c 	.word	0x2000000c

08004634 <_puts_r>:
 8004634:	b570      	push	{r4, r5, r6, lr}
 8004636:	460e      	mov	r6, r1
 8004638:	4605      	mov	r5, r0
 800463a:	b118      	cbz	r0, 8004644 <_puts_r+0x10>
 800463c:	6983      	ldr	r3, [r0, #24]
 800463e:	b90b      	cbnz	r3, 8004644 <_puts_r+0x10>
 8004640:	f000 fa0e 	bl	8004a60 <__sinit>
 8004644:	69ab      	ldr	r3, [r5, #24]
 8004646:	68ac      	ldr	r4, [r5, #8]
 8004648:	b913      	cbnz	r3, 8004650 <_puts_r+0x1c>
 800464a:	4628      	mov	r0, r5
 800464c:	f000 fa08 	bl	8004a60 <__sinit>
 8004650:	4b23      	ldr	r3, [pc, #140]	; (80046e0 <_puts_r+0xac>)
 8004652:	429c      	cmp	r4, r3
 8004654:	d117      	bne.n	8004686 <_puts_r+0x52>
 8004656:	686c      	ldr	r4, [r5, #4]
 8004658:	89a3      	ldrh	r3, [r4, #12]
 800465a:	071b      	lsls	r3, r3, #28
 800465c:	d51d      	bpl.n	800469a <_puts_r+0x66>
 800465e:	6923      	ldr	r3, [r4, #16]
 8004660:	b1db      	cbz	r3, 800469a <_puts_r+0x66>
 8004662:	3e01      	subs	r6, #1
 8004664:	68a3      	ldr	r3, [r4, #8]
 8004666:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800466a:	3b01      	subs	r3, #1
 800466c:	60a3      	str	r3, [r4, #8]
 800466e:	b9e9      	cbnz	r1, 80046ac <_puts_r+0x78>
 8004670:	2b00      	cmp	r3, #0
 8004672:	da2e      	bge.n	80046d2 <_puts_r+0x9e>
 8004674:	4622      	mov	r2, r4
 8004676:	210a      	movs	r1, #10
 8004678:	4628      	mov	r0, r5
 800467a:	f000 f83f 	bl	80046fc <__swbuf_r>
 800467e:	3001      	adds	r0, #1
 8004680:	d011      	beq.n	80046a6 <_puts_r+0x72>
 8004682:	200a      	movs	r0, #10
 8004684:	bd70      	pop	{r4, r5, r6, pc}
 8004686:	4b17      	ldr	r3, [pc, #92]	; (80046e4 <_puts_r+0xb0>)
 8004688:	429c      	cmp	r4, r3
 800468a:	d101      	bne.n	8004690 <_puts_r+0x5c>
 800468c:	68ac      	ldr	r4, [r5, #8]
 800468e:	e7e3      	b.n	8004658 <_puts_r+0x24>
 8004690:	4b15      	ldr	r3, [pc, #84]	; (80046e8 <_puts_r+0xb4>)
 8004692:	429c      	cmp	r4, r3
 8004694:	bf08      	it	eq
 8004696:	68ec      	ldreq	r4, [r5, #12]
 8004698:	e7de      	b.n	8004658 <_puts_r+0x24>
 800469a:	4621      	mov	r1, r4
 800469c:	4628      	mov	r0, r5
 800469e:	f000 f87f 	bl	80047a0 <__swsetup_r>
 80046a2:	2800      	cmp	r0, #0
 80046a4:	d0dd      	beq.n	8004662 <_puts_r+0x2e>
 80046a6:	f04f 30ff 	mov.w	r0, #4294967295
 80046aa:	bd70      	pop	{r4, r5, r6, pc}
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	da04      	bge.n	80046ba <_puts_r+0x86>
 80046b0:	69a2      	ldr	r2, [r4, #24]
 80046b2:	4293      	cmp	r3, r2
 80046b4:	db06      	blt.n	80046c4 <_puts_r+0x90>
 80046b6:	290a      	cmp	r1, #10
 80046b8:	d004      	beq.n	80046c4 <_puts_r+0x90>
 80046ba:	6823      	ldr	r3, [r4, #0]
 80046bc:	1c5a      	adds	r2, r3, #1
 80046be:	6022      	str	r2, [r4, #0]
 80046c0:	7019      	strb	r1, [r3, #0]
 80046c2:	e7cf      	b.n	8004664 <_puts_r+0x30>
 80046c4:	4622      	mov	r2, r4
 80046c6:	4628      	mov	r0, r5
 80046c8:	f000 f818 	bl	80046fc <__swbuf_r>
 80046cc:	3001      	adds	r0, #1
 80046ce:	d1c9      	bne.n	8004664 <_puts_r+0x30>
 80046d0:	e7e9      	b.n	80046a6 <_puts_r+0x72>
 80046d2:	6823      	ldr	r3, [r4, #0]
 80046d4:	200a      	movs	r0, #10
 80046d6:	1c5a      	adds	r2, r3, #1
 80046d8:	6022      	str	r2, [r4, #0]
 80046da:	7018      	strb	r0, [r3, #0]
 80046dc:	bd70      	pop	{r4, r5, r6, pc}
 80046de:	bf00      	nop
 80046e0:	08005718 	.word	0x08005718
 80046e4:	08005738 	.word	0x08005738
 80046e8:	080056f8 	.word	0x080056f8

080046ec <puts>:
 80046ec:	4b02      	ldr	r3, [pc, #8]	; (80046f8 <puts+0xc>)
 80046ee:	4601      	mov	r1, r0
 80046f0:	6818      	ldr	r0, [r3, #0]
 80046f2:	f7ff bf9f 	b.w	8004634 <_puts_r>
 80046f6:	bf00      	nop
 80046f8:	2000000c 	.word	0x2000000c

080046fc <__swbuf_r>:
 80046fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80046fe:	460e      	mov	r6, r1
 8004700:	4614      	mov	r4, r2
 8004702:	4605      	mov	r5, r0
 8004704:	b118      	cbz	r0, 800470e <__swbuf_r+0x12>
 8004706:	6983      	ldr	r3, [r0, #24]
 8004708:	b90b      	cbnz	r3, 800470e <__swbuf_r+0x12>
 800470a:	f000 f9a9 	bl	8004a60 <__sinit>
 800470e:	4b21      	ldr	r3, [pc, #132]	; (8004794 <__swbuf_r+0x98>)
 8004710:	429c      	cmp	r4, r3
 8004712:	d12a      	bne.n	800476a <__swbuf_r+0x6e>
 8004714:	686c      	ldr	r4, [r5, #4]
 8004716:	69a3      	ldr	r3, [r4, #24]
 8004718:	60a3      	str	r3, [r4, #8]
 800471a:	89a3      	ldrh	r3, [r4, #12]
 800471c:	071a      	lsls	r2, r3, #28
 800471e:	d52e      	bpl.n	800477e <__swbuf_r+0x82>
 8004720:	6923      	ldr	r3, [r4, #16]
 8004722:	b363      	cbz	r3, 800477e <__swbuf_r+0x82>
 8004724:	6923      	ldr	r3, [r4, #16]
 8004726:	6820      	ldr	r0, [r4, #0]
 8004728:	1ac0      	subs	r0, r0, r3
 800472a:	6963      	ldr	r3, [r4, #20]
 800472c:	b2f6      	uxtb	r6, r6
 800472e:	4298      	cmp	r0, r3
 8004730:	4637      	mov	r7, r6
 8004732:	db04      	blt.n	800473e <__swbuf_r+0x42>
 8004734:	4621      	mov	r1, r4
 8004736:	4628      	mov	r0, r5
 8004738:	f000 f928 	bl	800498c <_fflush_r>
 800473c:	bb28      	cbnz	r0, 800478a <__swbuf_r+0x8e>
 800473e:	68a3      	ldr	r3, [r4, #8]
 8004740:	3b01      	subs	r3, #1
 8004742:	60a3      	str	r3, [r4, #8]
 8004744:	6823      	ldr	r3, [r4, #0]
 8004746:	1c5a      	adds	r2, r3, #1
 8004748:	6022      	str	r2, [r4, #0]
 800474a:	701e      	strb	r6, [r3, #0]
 800474c:	6963      	ldr	r3, [r4, #20]
 800474e:	3001      	adds	r0, #1
 8004750:	4298      	cmp	r0, r3
 8004752:	d004      	beq.n	800475e <__swbuf_r+0x62>
 8004754:	89a3      	ldrh	r3, [r4, #12]
 8004756:	07db      	lsls	r3, r3, #31
 8004758:	d519      	bpl.n	800478e <__swbuf_r+0x92>
 800475a:	2e0a      	cmp	r6, #10
 800475c:	d117      	bne.n	800478e <__swbuf_r+0x92>
 800475e:	4621      	mov	r1, r4
 8004760:	4628      	mov	r0, r5
 8004762:	f000 f913 	bl	800498c <_fflush_r>
 8004766:	b190      	cbz	r0, 800478e <__swbuf_r+0x92>
 8004768:	e00f      	b.n	800478a <__swbuf_r+0x8e>
 800476a:	4b0b      	ldr	r3, [pc, #44]	; (8004798 <__swbuf_r+0x9c>)
 800476c:	429c      	cmp	r4, r3
 800476e:	d101      	bne.n	8004774 <__swbuf_r+0x78>
 8004770:	68ac      	ldr	r4, [r5, #8]
 8004772:	e7d0      	b.n	8004716 <__swbuf_r+0x1a>
 8004774:	4b09      	ldr	r3, [pc, #36]	; (800479c <__swbuf_r+0xa0>)
 8004776:	429c      	cmp	r4, r3
 8004778:	bf08      	it	eq
 800477a:	68ec      	ldreq	r4, [r5, #12]
 800477c:	e7cb      	b.n	8004716 <__swbuf_r+0x1a>
 800477e:	4621      	mov	r1, r4
 8004780:	4628      	mov	r0, r5
 8004782:	f000 f80d 	bl	80047a0 <__swsetup_r>
 8004786:	2800      	cmp	r0, #0
 8004788:	d0cc      	beq.n	8004724 <__swbuf_r+0x28>
 800478a:	f04f 37ff 	mov.w	r7, #4294967295
 800478e:	4638      	mov	r0, r7
 8004790:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004792:	bf00      	nop
 8004794:	08005718 	.word	0x08005718
 8004798:	08005738 	.word	0x08005738
 800479c:	080056f8 	.word	0x080056f8

080047a0 <__swsetup_r>:
 80047a0:	4b32      	ldr	r3, [pc, #200]	; (800486c <__swsetup_r+0xcc>)
 80047a2:	b570      	push	{r4, r5, r6, lr}
 80047a4:	681d      	ldr	r5, [r3, #0]
 80047a6:	4606      	mov	r6, r0
 80047a8:	460c      	mov	r4, r1
 80047aa:	b125      	cbz	r5, 80047b6 <__swsetup_r+0x16>
 80047ac:	69ab      	ldr	r3, [r5, #24]
 80047ae:	b913      	cbnz	r3, 80047b6 <__swsetup_r+0x16>
 80047b0:	4628      	mov	r0, r5
 80047b2:	f000 f955 	bl	8004a60 <__sinit>
 80047b6:	4b2e      	ldr	r3, [pc, #184]	; (8004870 <__swsetup_r+0xd0>)
 80047b8:	429c      	cmp	r4, r3
 80047ba:	d10f      	bne.n	80047dc <__swsetup_r+0x3c>
 80047bc:	686c      	ldr	r4, [r5, #4]
 80047be:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80047c2:	b29a      	uxth	r2, r3
 80047c4:	0715      	lsls	r5, r2, #28
 80047c6:	d42c      	bmi.n	8004822 <__swsetup_r+0x82>
 80047c8:	06d0      	lsls	r0, r2, #27
 80047ca:	d411      	bmi.n	80047f0 <__swsetup_r+0x50>
 80047cc:	2209      	movs	r2, #9
 80047ce:	6032      	str	r2, [r6, #0]
 80047d0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80047d4:	81a3      	strh	r3, [r4, #12]
 80047d6:	f04f 30ff 	mov.w	r0, #4294967295
 80047da:	bd70      	pop	{r4, r5, r6, pc}
 80047dc:	4b25      	ldr	r3, [pc, #148]	; (8004874 <__swsetup_r+0xd4>)
 80047de:	429c      	cmp	r4, r3
 80047e0:	d101      	bne.n	80047e6 <__swsetup_r+0x46>
 80047e2:	68ac      	ldr	r4, [r5, #8]
 80047e4:	e7eb      	b.n	80047be <__swsetup_r+0x1e>
 80047e6:	4b24      	ldr	r3, [pc, #144]	; (8004878 <__swsetup_r+0xd8>)
 80047e8:	429c      	cmp	r4, r3
 80047ea:	bf08      	it	eq
 80047ec:	68ec      	ldreq	r4, [r5, #12]
 80047ee:	e7e6      	b.n	80047be <__swsetup_r+0x1e>
 80047f0:	0751      	lsls	r1, r2, #29
 80047f2:	d512      	bpl.n	800481a <__swsetup_r+0x7a>
 80047f4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80047f6:	b141      	cbz	r1, 800480a <__swsetup_r+0x6a>
 80047f8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80047fc:	4299      	cmp	r1, r3
 80047fe:	d002      	beq.n	8004806 <__swsetup_r+0x66>
 8004800:	4630      	mov	r0, r6
 8004802:	f000 fa1b 	bl	8004c3c <_free_r>
 8004806:	2300      	movs	r3, #0
 8004808:	6363      	str	r3, [r4, #52]	; 0x34
 800480a:	89a3      	ldrh	r3, [r4, #12]
 800480c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8004810:	81a3      	strh	r3, [r4, #12]
 8004812:	2300      	movs	r3, #0
 8004814:	6063      	str	r3, [r4, #4]
 8004816:	6923      	ldr	r3, [r4, #16]
 8004818:	6023      	str	r3, [r4, #0]
 800481a:	89a3      	ldrh	r3, [r4, #12]
 800481c:	f043 0308 	orr.w	r3, r3, #8
 8004820:	81a3      	strh	r3, [r4, #12]
 8004822:	6923      	ldr	r3, [r4, #16]
 8004824:	b94b      	cbnz	r3, 800483a <__swsetup_r+0x9a>
 8004826:	89a3      	ldrh	r3, [r4, #12]
 8004828:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800482c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004830:	d003      	beq.n	800483a <__swsetup_r+0x9a>
 8004832:	4621      	mov	r1, r4
 8004834:	4630      	mov	r0, r6
 8004836:	f000 f9c1 	bl	8004bbc <__smakebuf_r>
 800483a:	89a2      	ldrh	r2, [r4, #12]
 800483c:	f012 0301 	ands.w	r3, r2, #1
 8004840:	d00c      	beq.n	800485c <__swsetup_r+0xbc>
 8004842:	2300      	movs	r3, #0
 8004844:	60a3      	str	r3, [r4, #8]
 8004846:	6963      	ldr	r3, [r4, #20]
 8004848:	425b      	negs	r3, r3
 800484a:	61a3      	str	r3, [r4, #24]
 800484c:	6923      	ldr	r3, [r4, #16]
 800484e:	b953      	cbnz	r3, 8004866 <__swsetup_r+0xc6>
 8004850:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004854:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8004858:	d1ba      	bne.n	80047d0 <__swsetup_r+0x30>
 800485a:	bd70      	pop	{r4, r5, r6, pc}
 800485c:	0792      	lsls	r2, r2, #30
 800485e:	bf58      	it	pl
 8004860:	6963      	ldrpl	r3, [r4, #20]
 8004862:	60a3      	str	r3, [r4, #8]
 8004864:	e7f2      	b.n	800484c <__swsetup_r+0xac>
 8004866:	2000      	movs	r0, #0
 8004868:	e7f7      	b.n	800485a <__swsetup_r+0xba>
 800486a:	bf00      	nop
 800486c:	2000000c 	.word	0x2000000c
 8004870:	08005718 	.word	0x08005718
 8004874:	08005738 	.word	0x08005738
 8004878:	080056f8 	.word	0x080056f8

0800487c <__sflush_r>:
 800487c:	898a      	ldrh	r2, [r1, #12]
 800487e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004882:	4605      	mov	r5, r0
 8004884:	0710      	lsls	r0, r2, #28
 8004886:	460c      	mov	r4, r1
 8004888:	d45a      	bmi.n	8004940 <__sflush_r+0xc4>
 800488a:	684b      	ldr	r3, [r1, #4]
 800488c:	2b00      	cmp	r3, #0
 800488e:	dc05      	bgt.n	800489c <__sflush_r+0x20>
 8004890:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8004892:	2b00      	cmp	r3, #0
 8004894:	dc02      	bgt.n	800489c <__sflush_r+0x20>
 8004896:	2000      	movs	r0, #0
 8004898:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800489c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800489e:	2e00      	cmp	r6, #0
 80048a0:	d0f9      	beq.n	8004896 <__sflush_r+0x1a>
 80048a2:	2300      	movs	r3, #0
 80048a4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80048a8:	682f      	ldr	r7, [r5, #0]
 80048aa:	602b      	str	r3, [r5, #0]
 80048ac:	d033      	beq.n	8004916 <__sflush_r+0x9a>
 80048ae:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80048b0:	89a3      	ldrh	r3, [r4, #12]
 80048b2:	075a      	lsls	r2, r3, #29
 80048b4:	d505      	bpl.n	80048c2 <__sflush_r+0x46>
 80048b6:	6863      	ldr	r3, [r4, #4]
 80048b8:	1ac0      	subs	r0, r0, r3
 80048ba:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80048bc:	b10b      	cbz	r3, 80048c2 <__sflush_r+0x46>
 80048be:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80048c0:	1ac0      	subs	r0, r0, r3
 80048c2:	2300      	movs	r3, #0
 80048c4:	4602      	mov	r2, r0
 80048c6:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80048c8:	6a21      	ldr	r1, [r4, #32]
 80048ca:	4628      	mov	r0, r5
 80048cc:	47b0      	blx	r6
 80048ce:	1c43      	adds	r3, r0, #1
 80048d0:	89a3      	ldrh	r3, [r4, #12]
 80048d2:	d106      	bne.n	80048e2 <__sflush_r+0x66>
 80048d4:	6829      	ldr	r1, [r5, #0]
 80048d6:	291d      	cmp	r1, #29
 80048d8:	d84b      	bhi.n	8004972 <__sflush_r+0xf6>
 80048da:	4a2b      	ldr	r2, [pc, #172]	; (8004988 <__sflush_r+0x10c>)
 80048dc:	40ca      	lsrs	r2, r1
 80048de:	07d6      	lsls	r6, r2, #31
 80048e0:	d547      	bpl.n	8004972 <__sflush_r+0xf6>
 80048e2:	2200      	movs	r2, #0
 80048e4:	6062      	str	r2, [r4, #4]
 80048e6:	04d9      	lsls	r1, r3, #19
 80048e8:	6922      	ldr	r2, [r4, #16]
 80048ea:	6022      	str	r2, [r4, #0]
 80048ec:	d504      	bpl.n	80048f8 <__sflush_r+0x7c>
 80048ee:	1c42      	adds	r2, r0, #1
 80048f0:	d101      	bne.n	80048f6 <__sflush_r+0x7a>
 80048f2:	682b      	ldr	r3, [r5, #0]
 80048f4:	b903      	cbnz	r3, 80048f8 <__sflush_r+0x7c>
 80048f6:	6560      	str	r0, [r4, #84]	; 0x54
 80048f8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80048fa:	602f      	str	r7, [r5, #0]
 80048fc:	2900      	cmp	r1, #0
 80048fe:	d0ca      	beq.n	8004896 <__sflush_r+0x1a>
 8004900:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004904:	4299      	cmp	r1, r3
 8004906:	d002      	beq.n	800490e <__sflush_r+0x92>
 8004908:	4628      	mov	r0, r5
 800490a:	f000 f997 	bl	8004c3c <_free_r>
 800490e:	2000      	movs	r0, #0
 8004910:	6360      	str	r0, [r4, #52]	; 0x34
 8004912:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004916:	6a21      	ldr	r1, [r4, #32]
 8004918:	2301      	movs	r3, #1
 800491a:	4628      	mov	r0, r5
 800491c:	47b0      	blx	r6
 800491e:	1c41      	adds	r1, r0, #1
 8004920:	d1c6      	bne.n	80048b0 <__sflush_r+0x34>
 8004922:	682b      	ldr	r3, [r5, #0]
 8004924:	2b00      	cmp	r3, #0
 8004926:	d0c3      	beq.n	80048b0 <__sflush_r+0x34>
 8004928:	2b1d      	cmp	r3, #29
 800492a:	d001      	beq.n	8004930 <__sflush_r+0xb4>
 800492c:	2b16      	cmp	r3, #22
 800492e:	d101      	bne.n	8004934 <__sflush_r+0xb8>
 8004930:	602f      	str	r7, [r5, #0]
 8004932:	e7b0      	b.n	8004896 <__sflush_r+0x1a>
 8004934:	89a3      	ldrh	r3, [r4, #12]
 8004936:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800493a:	81a3      	strh	r3, [r4, #12]
 800493c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004940:	690f      	ldr	r7, [r1, #16]
 8004942:	2f00      	cmp	r7, #0
 8004944:	d0a7      	beq.n	8004896 <__sflush_r+0x1a>
 8004946:	0793      	lsls	r3, r2, #30
 8004948:	680e      	ldr	r6, [r1, #0]
 800494a:	bf08      	it	eq
 800494c:	694b      	ldreq	r3, [r1, #20]
 800494e:	600f      	str	r7, [r1, #0]
 8004950:	bf18      	it	ne
 8004952:	2300      	movne	r3, #0
 8004954:	eba6 0807 	sub.w	r8, r6, r7
 8004958:	608b      	str	r3, [r1, #8]
 800495a:	f1b8 0f00 	cmp.w	r8, #0
 800495e:	dd9a      	ble.n	8004896 <__sflush_r+0x1a>
 8004960:	4643      	mov	r3, r8
 8004962:	463a      	mov	r2, r7
 8004964:	6a21      	ldr	r1, [r4, #32]
 8004966:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8004968:	4628      	mov	r0, r5
 800496a:	47b0      	blx	r6
 800496c:	2800      	cmp	r0, #0
 800496e:	dc07      	bgt.n	8004980 <__sflush_r+0x104>
 8004970:	89a3      	ldrh	r3, [r4, #12]
 8004972:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004976:	81a3      	strh	r3, [r4, #12]
 8004978:	f04f 30ff 	mov.w	r0, #4294967295
 800497c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004980:	4407      	add	r7, r0
 8004982:	eba8 0800 	sub.w	r8, r8, r0
 8004986:	e7e8      	b.n	800495a <__sflush_r+0xde>
 8004988:	20400001 	.word	0x20400001

0800498c <_fflush_r>:
 800498c:	b538      	push	{r3, r4, r5, lr}
 800498e:	690b      	ldr	r3, [r1, #16]
 8004990:	4605      	mov	r5, r0
 8004992:	460c      	mov	r4, r1
 8004994:	b1db      	cbz	r3, 80049ce <_fflush_r+0x42>
 8004996:	b118      	cbz	r0, 80049a0 <_fflush_r+0x14>
 8004998:	6983      	ldr	r3, [r0, #24]
 800499a:	b90b      	cbnz	r3, 80049a0 <_fflush_r+0x14>
 800499c:	f000 f860 	bl	8004a60 <__sinit>
 80049a0:	4b0c      	ldr	r3, [pc, #48]	; (80049d4 <_fflush_r+0x48>)
 80049a2:	429c      	cmp	r4, r3
 80049a4:	d109      	bne.n	80049ba <_fflush_r+0x2e>
 80049a6:	686c      	ldr	r4, [r5, #4]
 80049a8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80049ac:	b17b      	cbz	r3, 80049ce <_fflush_r+0x42>
 80049ae:	4621      	mov	r1, r4
 80049b0:	4628      	mov	r0, r5
 80049b2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80049b6:	f7ff bf61 	b.w	800487c <__sflush_r>
 80049ba:	4b07      	ldr	r3, [pc, #28]	; (80049d8 <_fflush_r+0x4c>)
 80049bc:	429c      	cmp	r4, r3
 80049be:	d101      	bne.n	80049c4 <_fflush_r+0x38>
 80049c0:	68ac      	ldr	r4, [r5, #8]
 80049c2:	e7f1      	b.n	80049a8 <_fflush_r+0x1c>
 80049c4:	4b05      	ldr	r3, [pc, #20]	; (80049dc <_fflush_r+0x50>)
 80049c6:	429c      	cmp	r4, r3
 80049c8:	bf08      	it	eq
 80049ca:	68ec      	ldreq	r4, [r5, #12]
 80049cc:	e7ec      	b.n	80049a8 <_fflush_r+0x1c>
 80049ce:	2000      	movs	r0, #0
 80049d0:	bd38      	pop	{r3, r4, r5, pc}
 80049d2:	bf00      	nop
 80049d4:	08005718 	.word	0x08005718
 80049d8:	08005738 	.word	0x08005738
 80049dc:	080056f8 	.word	0x080056f8

080049e0 <_cleanup_r>:
 80049e0:	4901      	ldr	r1, [pc, #4]	; (80049e8 <_cleanup_r+0x8>)
 80049e2:	f000 b8a9 	b.w	8004b38 <_fwalk_reent>
 80049e6:	bf00      	nop
 80049e8:	0800498d 	.word	0x0800498d

080049ec <std.isra.0>:
 80049ec:	2300      	movs	r3, #0
 80049ee:	b510      	push	{r4, lr}
 80049f0:	4604      	mov	r4, r0
 80049f2:	6003      	str	r3, [r0, #0]
 80049f4:	6043      	str	r3, [r0, #4]
 80049f6:	6083      	str	r3, [r0, #8]
 80049f8:	8181      	strh	r1, [r0, #12]
 80049fa:	6643      	str	r3, [r0, #100]	; 0x64
 80049fc:	81c2      	strh	r2, [r0, #14]
 80049fe:	6103      	str	r3, [r0, #16]
 8004a00:	6143      	str	r3, [r0, #20]
 8004a02:	6183      	str	r3, [r0, #24]
 8004a04:	4619      	mov	r1, r3
 8004a06:	2208      	movs	r2, #8
 8004a08:	305c      	adds	r0, #92	; 0x5c
 8004a0a:	f7ff fdf3 	bl	80045f4 <memset>
 8004a0e:	4b05      	ldr	r3, [pc, #20]	; (8004a24 <std.isra.0+0x38>)
 8004a10:	6263      	str	r3, [r4, #36]	; 0x24
 8004a12:	4b05      	ldr	r3, [pc, #20]	; (8004a28 <std.isra.0+0x3c>)
 8004a14:	62a3      	str	r3, [r4, #40]	; 0x28
 8004a16:	4b05      	ldr	r3, [pc, #20]	; (8004a2c <std.isra.0+0x40>)
 8004a18:	62e3      	str	r3, [r4, #44]	; 0x2c
 8004a1a:	4b05      	ldr	r3, [pc, #20]	; (8004a30 <std.isra.0+0x44>)
 8004a1c:	6224      	str	r4, [r4, #32]
 8004a1e:	6323      	str	r3, [r4, #48]	; 0x30
 8004a20:	bd10      	pop	{r4, pc}
 8004a22:	bf00      	nop
 8004a24:	08005361 	.word	0x08005361
 8004a28:	08005383 	.word	0x08005383
 8004a2c:	080053bb 	.word	0x080053bb
 8004a30:	080053df 	.word	0x080053df

08004a34 <__sfmoreglue>:
 8004a34:	b570      	push	{r4, r5, r6, lr}
 8004a36:	1e4a      	subs	r2, r1, #1
 8004a38:	2568      	movs	r5, #104	; 0x68
 8004a3a:	4355      	muls	r5, r2
 8004a3c:	460e      	mov	r6, r1
 8004a3e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8004a42:	f000 f949 	bl	8004cd8 <_malloc_r>
 8004a46:	4604      	mov	r4, r0
 8004a48:	b140      	cbz	r0, 8004a5c <__sfmoreglue+0x28>
 8004a4a:	2100      	movs	r1, #0
 8004a4c:	e880 0042 	stmia.w	r0, {r1, r6}
 8004a50:	300c      	adds	r0, #12
 8004a52:	60a0      	str	r0, [r4, #8]
 8004a54:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8004a58:	f7ff fdcc 	bl	80045f4 <memset>
 8004a5c:	4620      	mov	r0, r4
 8004a5e:	bd70      	pop	{r4, r5, r6, pc}

08004a60 <__sinit>:
 8004a60:	6983      	ldr	r3, [r0, #24]
 8004a62:	b510      	push	{r4, lr}
 8004a64:	4604      	mov	r4, r0
 8004a66:	bb33      	cbnz	r3, 8004ab6 <__sinit+0x56>
 8004a68:	6483      	str	r3, [r0, #72]	; 0x48
 8004a6a:	64c3      	str	r3, [r0, #76]	; 0x4c
 8004a6c:	6503      	str	r3, [r0, #80]	; 0x50
 8004a6e:	4b12      	ldr	r3, [pc, #72]	; (8004ab8 <__sinit+0x58>)
 8004a70:	4a12      	ldr	r2, [pc, #72]	; (8004abc <__sinit+0x5c>)
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	6282      	str	r2, [r0, #40]	; 0x28
 8004a76:	4298      	cmp	r0, r3
 8004a78:	bf04      	itt	eq
 8004a7a:	2301      	moveq	r3, #1
 8004a7c:	6183      	streq	r3, [r0, #24]
 8004a7e:	f000 f81f 	bl	8004ac0 <__sfp>
 8004a82:	6060      	str	r0, [r4, #4]
 8004a84:	4620      	mov	r0, r4
 8004a86:	f000 f81b 	bl	8004ac0 <__sfp>
 8004a8a:	60a0      	str	r0, [r4, #8]
 8004a8c:	4620      	mov	r0, r4
 8004a8e:	f000 f817 	bl	8004ac0 <__sfp>
 8004a92:	2200      	movs	r2, #0
 8004a94:	60e0      	str	r0, [r4, #12]
 8004a96:	2104      	movs	r1, #4
 8004a98:	6860      	ldr	r0, [r4, #4]
 8004a9a:	f7ff ffa7 	bl	80049ec <std.isra.0>
 8004a9e:	2201      	movs	r2, #1
 8004aa0:	2109      	movs	r1, #9
 8004aa2:	68a0      	ldr	r0, [r4, #8]
 8004aa4:	f7ff ffa2 	bl	80049ec <std.isra.0>
 8004aa8:	2202      	movs	r2, #2
 8004aaa:	2112      	movs	r1, #18
 8004aac:	68e0      	ldr	r0, [r4, #12]
 8004aae:	f7ff ff9d 	bl	80049ec <std.isra.0>
 8004ab2:	2301      	movs	r3, #1
 8004ab4:	61a3      	str	r3, [r4, #24]
 8004ab6:	bd10      	pop	{r4, pc}
 8004ab8:	08005758 	.word	0x08005758
 8004abc:	080049e1 	.word	0x080049e1

08004ac0 <__sfp>:
 8004ac0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004ac2:	4b1c      	ldr	r3, [pc, #112]	; (8004b34 <__sfp+0x74>)
 8004ac4:	681e      	ldr	r6, [r3, #0]
 8004ac6:	69b3      	ldr	r3, [r6, #24]
 8004ac8:	4607      	mov	r7, r0
 8004aca:	b913      	cbnz	r3, 8004ad2 <__sfp+0x12>
 8004acc:	4630      	mov	r0, r6
 8004ace:	f7ff ffc7 	bl	8004a60 <__sinit>
 8004ad2:	3648      	adds	r6, #72	; 0x48
 8004ad4:	68b4      	ldr	r4, [r6, #8]
 8004ad6:	6873      	ldr	r3, [r6, #4]
 8004ad8:	3b01      	subs	r3, #1
 8004ada:	d503      	bpl.n	8004ae4 <__sfp+0x24>
 8004adc:	6833      	ldr	r3, [r6, #0]
 8004ade:	b133      	cbz	r3, 8004aee <__sfp+0x2e>
 8004ae0:	6836      	ldr	r6, [r6, #0]
 8004ae2:	e7f7      	b.n	8004ad4 <__sfp+0x14>
 8004ae4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8004ae8:	b16d      	cbz	r5, 8004b06 <__sfp+0x46>
 8004aea:	3468      	adds	r4, #104	; 0x68
 8004aec:	e7f4      	b.n	8004ad8 <__sfp+0x18>
 8004aee:	2104      	movs	r1, #4
 8004af0:	4638      	mov	r0, r7
 8004af2:	f7ff ff9f 	bl	8004a34 <__sfmoreglue>
 8004af6:	6030      	str	r0, [r6, #0]
 8004af8:	2800      	cmp	r0, #0
 8004afa:	d1f1      	bne.n	8004ae0 <__sfp+0x20>
 8004afc:	230c      	movs	r3, #12
 8004afe:	603b      	str	r3, [r7, #0]
 8004b00:	4604      	mov	r4, r0
 8004b02:	4620      	mov	r0, r4
 8004b04:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004b06:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8004b0a:	81e3      	strh	r3, [r4, #14]
 8004b0c:	2301      	movs	r3, #1
 8004b0e:	81a3      	strh	r3, [r4, #12]
 8004b10:	6665      	str	r5, [r4, #100]	; 0x64
 8004b12:	6025      	str	r5, [r4, #0]
 8004b14:	60a5      	str	r5, [r4, #8]
 8004b16:	6065      	str	r5, [r4, #4]
 8004b18:	6125      	str	r5, [r4, #16]
 8004b1a:	6165      	str	r5, [r4, #20]
 8004b1c:	61a5      	str	r5, [r4, #24]
 8004b1e:	2208      	movs	r2, #8
 8004b20:	4629      	mov	r1, r5
 8004b22:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8004b26:	f7ff fd65 	bl	80045f4 <memset>
 8004b2a:	6365      	str	r5, [r4, #52]	; 0x34
 8004b2c:	63a5      	str	r5, [r4, #56]	; 0x38
 8004b2e:	64a5      	str	r5, [r4, #72]	; 0x48
 8004b30:	64e5      	str	r5, [r4, #76]	; 0x4c
 8004b32:	e7e6      	b.n	8004b02 <__sfp+0x42>
 8004b34:	08005758 	.word	0x08005758

08004b38 <_fwalk_reent>:
 8004b38:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004b3c:	4680      	mov	r8, r0
 8004b3e:	4689      	mov	r9, r1
 8004b40:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8004b44:	2600      	movs	r6, #0
 8004b46:	b914      	cbnz	r4, 8004b4e <_fwalk_reent+0x16>
 8004b48:	4630      	mov	r0, r6
 8004b4a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004b4e:	68a5      	ldr	r5, [r4, #8]
 8004b50:	6867      	ldr	r7, [r4, #4]
 8004b52:	3f01      	subs	r7, #1
 8004b54:	d501      	bpl.n	8004b5a <_fwalk_reent+0x22>
 8004b56:	6824      	ldr	r4, [r4, #0]
 8004b58:	e7f5      	b.n	8004b46 <_fwalk_reent+0xe>
 8004b5a:	89ab      	ldrh	r3, [r5, #12]
 8004b5c:	2b01      	cmp	r3, #1
 8004b5e:	d907      	bls.n	8004b70 <_fwalk_reent+0x38>
 8004b60:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004b64:	3301      	adds	r3, #1
 8004b66:	d003      	beq.n	8004b70 <_fwalk_reent+0x38>
 8004b68:	4629      	mov	r1, r5
 8004b6a:	4640      	mov	r0, r8
 8004b6c:	47c8      	blx	r9
 8004b6e:	4306      	orrs	r6, r0
 8004b70:	3568      	adds	r5, #104	; 0x68
 8004b72:	e7ee      	b.n	8004b52 <_fwalk_reent+0x1a>

08004b74 <__swhatbuf_r>:
 8004b74:	b570      	push	{r4, r5, r6, lr}
 8004b76:	460e      	mov	r6, r1
 8004b78:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004b7c:	2900      	cmp	r1, #0
 8004b7e:	b090      	sub	sp, #64	; 0x40
 8004b80:	4614      	mov	r4, r2
 8004b82:	461d      	mov	r5, r3
 8004b84:	da07      	bge.n	8004b96 <__swhatbuf_r+0x22>
 8004b86:	2300      	movs	r3, #0
 8004b88:	602b      	str	r3, [r5, #0]
 8004b8a:	89b3      	ldrh	r3, [r6, #12]
 8004b8c:	061a      	lsls	r2, r3, #24
 8004b8e:	d410      	bmi.n	8004bb2 <__swhatbuf_r+0x3e>
 8004b90:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004b94:	e00e      	b.n	8004bb4 <__swhatbuf_r+0x40>
 8004b96:	aa01      	add	r2, sp, #4
 8004b98:	f000 fc48 	bl	800542c <_fstat_r>
 8004b9c:	2800      	cmp	r0, #0
 8004b9e:	dbf2      	blt.n	8004b86 <__swhatbuf_r+0x12>
 8004ba0:	9a02      	ldr	r2, [sp, #8]
 8004ba2:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8004ba6:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8004baa:	425a      	negs	r2, r3
 8004bac:	415a      	adcs	r2, r3
 8004bae:	602a      	str	r2, [r5, #0]
 8004bb0:	e7ee      	b.n	8004b90 <__swhatbuf_r+0x1c>
 8004bb2:	2340      	movs	r3, #64	; 0x40
 8004bb4:	2000      	movs	r0, #0
 8004bb6:	6023      	str	r3, [r4, #0]
 8004bb8:	b010      	add	sp, #64	; 0x40
 8004bba:	bd70      	pop	{r4, r5, r6, pc}

08004bbc <__smakebuf_r>:
 8004bbc:	898b      	ldrh	r3, [r1, #12]
 8004bbe:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8004bc0:	079d      	lsls	r5, r3, #30
 8004bc2:	4606      	mov	r6, r0
 8004bc4:	460c      	mov	r4, r1
 8004bc6:	d507      	bpl.n	8004bd8 <__smakebuf_r+0x1c>
 8004bc8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8004bcc:	6023      	str	r3, [r4, #0]
 8004bce:	6123      	str	r3, [r4, #16]
 8004bd0:	2301      	movs	r3, #1
 8004bd2:	6163      	str	r3, [r4, #20]
 8004bd4:	b002      	add	sp, #8
 8004bd6:	bd70      	pop	{r4, r5, r6, pc}
 8004bd8:	ab01      	add	r3, sp, #4
 8004bda:	466a      	mov	r2, sp
 8004bdc:	f7ff ffca 	bl	8004b74 <__swhatbuf_r>
 8004be0:	9900      	ldr	r1, [sp, #0]
 8004be2:	4605      	mov	r5, r0
 8004be4:	4630      	mov	r0, r6
 8004be6:	f000 f877 	bl	8004cd8 <_malloc_r>
 8004bea:	b948      	cbnz	r0, 8004c00 <__smakebuf_r+0x44>
 8004bec:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004bf0:	059a      	lsls	r2, r3, #22
 8004bf2:	d4ef      	bmi.n	8004bd4 <__smakebuf_r+0x18>
 8004bf4:	f023 0303 	bic.w	r3, r3, #3
 8004bf8:	f043 0302 	orr.w	r3, r3, #2
 8004bfc:	81a3      	strh	r3, [r4, #12]
 8004bfe:	e7e3      	b.n	8004bc8 <__smakebuf_r+0xc>
 8004c00:	4b0d      	ldr	r3, [pc, #52]	; (8004c38 <__smakebuf_r+0x7c>)
 8004c02:	62b3      	str	r3, [r6, #40]	; 0x28
 8004c04:	89a3      	ldrh	r3, [r4, #12]
 8004c06:	6020      	str	r0, [r4, #0]
 8004c08:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004c0c:	81a3      	strh	r3, [r4, #12]
 8004c0e:	9b00      	ldr	r3, [sp, #0]
 8004c10:	6163      	str	r3, [r4, #20]
 8004c12:	9b01      	ldr	r3, [sp, #4]
 8004c14:	6120      	str	r0, [r4, #16]
 8004c16:	b15b      	cbz	r3, 8004c30 <__smakebuf_r+0x74>
 8004c18:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004c1c:	4630      	mov	r0, r6
 8004c1e:	f000 fc17 	bl	8005450 <_isatty_r>
 8004c22:	b128      	cbz	r0, 8004c30 <__smakebuf_r+0x74>
 8004c24:	89a3      	ldrh	r3, [r4, #12]
 8004c26:	f023 0303 	bic.w	r3, r3, #3
 8004c2a:	f043 0301 	orr.w	r3, r3, #1
 8004c2e:	81a3      	strh	r3, [r4, #12]
 8004c30:	89a3      	ldrh	r3, [r4, #12]
 8004c32:	431d      	orrs	r5, r3
 8004c34:	81a5      	strh	r5, [r4, #12]
 8004c36:	e7cd      	b.n	8004bd4 <__smakebuf_r+0x18>
 8004c38:	080049e1 	.word	0x080049e1

08004c3c <_free_r>:
 8004c3c:	b538      	push	{r3, r4, r5, lr}
 8004c3e:	4605      	mov	r5, r0
 8004c40:	2900      	cmp	r1, #0
 8004c42:	d045      	beq.n	8004cd0 <_free_r+0x94>
 8004c44:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004c48:	1f0c      	subs	r4, r1, #4
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	bfb8      	it	lt
 8004c4e:	18e4      	addlt	r4, r4, r3
 8004c50:	f000 fc20 	bl	8005494 <__malloc_lock>
 8004c54:	4a1f      	ldr	r2, [pc, #124]	; (8004cd4 <_free_r+0x98>)
 8004c56:	6813      	ldr	r3, [r2, #0]
 8004c58:	4610      	mov	r0, r2
 8004c5a:	b933      	cbnz	r3, 8004c6a <_free_r+0x2e>
 8004c5c:	6063      	str	r3, [r4, #4]
 8004c5e:	6014      	str	r4, [r2, #0]
 8004c60:	4628      	mov	r0, r5
 8004c62:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004c66:	f000 bc16 	b.w	8005496 <__malloc_unlock>
 8004c6a:	42a3      	cmp	r3, r4
 8004c6c:	d90c      	bls.n	8004c88 <_free_r+0x4c>
 8004c6e:	6821      	ldr	r1, [r4, #0]
 8004c70:	1862      	adds	r2, r4, r1
 8004c72:	4293      	cmp	r3, r2
 8004c74:	bf04      	itt	eq
 8004c76:	681a      	ldreq	r2, [r3, #0]
 8004c78:	685b      	ldreq	r3, [r3, #4]
 8004c7a:	6063      	str	r3, [r4, #4]
 8004c7c:	bf04      	itt	eq
 8004c7e:	1852      	addeq	r2, r2, r1
 8004c80:	6022      	streq	r2, [r4, #0]
 8004c82:	6004      	str	r4, [r0, #0]
 8004c84:	e7ec      	b.n	8004c60 <_free_r+0x24>
 8004c86:	4613      	mov	r3, r2
 8004c88:	685a      	ldr	r2, [r3, #4]
 8004c8a:	b10a      	cbz	r2, 8004c90 <_free_r+0x54>
 8004c8c:	42a2      	cmp	r2, r4
 8004c8e:	d9fa      	bls.n	8004c86 <_free_r+0x4a>
 8004c90:	6819      	ldr	r1, [r3, #0]
 8004c92:	1858      	adds	r0, r3, r1
 8004c94:	42a0      	cmp	r0, r4
 8004c96:	d10b      	bne.n	8004cb0 <_free_r+0x74>
 8004c98:	6820      	ldr	r0, [r4, #0]
 8004c9a:	4401      	add	r1, r0
 8004c9c:	1858      	adds	r0, r3, r1
 8004c9e:	4282      	cmp	r2, r0
 8004ca0:	6019      	str	r1, [r3, #0]
 8004ca2:	d1dd      	bne.n	8004c60 <_free_r+0x24>
 8004ca4:	6810      	ldr	r0, [r2, #0]
 8004ca6:	6852      	ldr	r2, [r2, #4]
 8004ca8:	605a      	str	r2, [r3, #4]
 8004caa:	4401      	add	r1, r0
 8004cac:	6019      	str	r1, [r3, #0]
 8004cae:	e7d7      	b.n	8004c60 <_free_r+0x24>
 8004cb0:	d902      	bls.n	8004cb8 <_free_r+0x7c>
 8004cb2:	230c      	movs	r3, #12
 8004cb4:	602b      	str	r3, [r5, #0]
 8004cb6:	e7d3      	b.n	8004c60 <_free_r+0x24>
 8004cb8:	6820      	ldr	r0, [r4, #0]
 8004cba:	1821      	adds	r1, r4, r0
 8004cbc:	428a      	cmp	r2, r1
 8004cbe:	bf04      	itt	eq
 8004cc0:	6811      	ldreq	r1, [r2, #0]
 8004cc2:	6852      	ldreq	r2, [r2, #4]
 8004cc4:	6062      	str	r2, [r4, #4]
 8004cc6:	bf04      	itt	eq
 8004cc8:	1809      	addeq	r1, r1, r0
 8004cca:	6021      	streq	r1, [r4, #0]
 8004ccc:	605c      	str	r4, [r3, #4]
 8004cce:	e7c7      	b.n	8004c60 <_free_r+0x24>
 8004cd0:	bd38      	pop	{r3, r4, r5, pc}
 8004cd2:	bf00      	nop
 8004cd4:	20000094 	.word	0x20000094

08004cd8 <_malloc_r>:
 8004cd8:	b570      	push	{r4, r5, r6, lr}
 8004cda:	1ccd      	adds	r5, r1, #3
 8004cdc:	f025 0503 	bic.w	r5, r5, #3
 8004ce0:	3508      	adds	r5, #8
 8004ce2:	2d0c      	cmp	r5, #12
 8004ce4:	bf38      	it	cc
 8004ce6:	250c      	movcc	r5, #12
 8004ce8:	2d00      	cmp	r5, #0
 8004cea:	4606      	mov	r6, r0
 8004cec:	db01      	blt.n	8004cf2 <_malloc_r+0x1a>
 8004cee:	42a9      	cmp	r1, r5
 8004cf0:	d903      	bls.n	8004cfa <_malloc_r+0x22>
 8004cf2:	230c      	movs	r3, #12
 8004cf4:	6033      	str	r3, [r6, #0]
 8004cf6:	2000      	movs	r0, #0
 8004cf8:	bd70      	pop	{r4, r5, r6, pc}
 8004cfa:	f000 fbcb 	bl	8005494 <__malloc_lock>
 8004cfe:	4a23      	ldr	r2, [pc, #140]	; (8004d8c <_malloc_r+0xb4>)
 8004d00:	6814      	ldr	r4, [r2, #0]
 8004d02:	4621      	mov	r1, r4
 8004d04:	b991      	cbnz	r1, 8004d2c <_malloc_r+0x54>
 8004d06:	4c22      	ldr	r4, [pc, #136]	; (8004d90 <_malloc_r+0xb8>)
 8004d08:	6823      	ldr	r3, [r4, #0]
 8004d0a:	b91b      	cbnz	r3, 8004d14 <_malloc_r+0x3c>
 8004d0c:	4630      	mov	r0, r6
 8004d0e:	f000 fb17 	bl	8005340 <_sbrk_r>
 8004d12:	6020      	str	r0, [r4, #0]
 8004d14:	4629      	mov	r1, r5
 8004d16:	4630      	mov	r0, r6
 8004d18:	f000 fb12 	bl	8005340 <_sbrk_r>
 8004d1c:	1c43      	adds	r3, r0, #1
 8004d1e:	d126      	bne.n	8004d6e <_malloc_r+0x96>
 8004d20:	230c      	movs	r3, #12
 8004d22:	6033      	str	r3, [r6, #0]
 8004d24:	4630      	mov	r0, r6
 8004d26:	f000 fbb6 	bl	8005496 <__malloc_unlock>
 8004d2a:	e7e4      	b.n	8004cf6 <_malloc_r+0x1e>
 8004d2c:	680b      	ldr	r3, [r1, #0]
 8004d2e:	1b5b      	subs	r3, r3, r5
 8004d30:	d41a      	bmi.n	8004d68 <_malloc_r+0x90>
 8004d32:	2b0b      	cmp	r3, #11
 8004d34:	d90f      	bls.n	8004d56 <_malloc_r+0x7e>
 8004d36:	600b      	str	r3, [r1, #0]
 8004d38:	50cd      	str	r5, [r1, r3]
 8004d3a:	18cc      	adds	r4, r1, r3
 8004d3c:	4630      	mov	r0, r6
 8004d3e:	f000 fbaa 	bl	8005496 <__malloc_unlock>
 8004d42:	f104 000b 	add.w	r0, r4, #11
 8004d46:	1d23      	adds	r3, r4, #4
 8004d48:	f020 0007 	bic.w	r0, r0, #7
 8004d4c:	1ac3      	subs	r3, r0, r3
 8004d4e:	d01b      	beq.n	8004d88 <_malloc_r+0xb0>
 8004d50:	425a      	negs	r2, r3
 8004d52:	50e2      	str	r2, [r4, r3]
 8004d54:	bd70      	pop	{r4, r5, r6, pc}
 8004d56:	428c      	cmp	r4, r1
 8004d58:	bf0d      	iteet	eq
 8004d5a:	6863      	ldreq	r3, [r4, #4]
 8004d5c:	684b      	ldrne	r3, [r1, #4]
 8004d5e:	6063      	strne	r3, [r4, #4]
 8004d60:	6013      	streq	r3, [r2, #0]
 8004d62:	bf18      	it	ne
 8004d64:	460c      	movne	r4, r1
 8004d66:	e7e9      	b.n	8004d3c <_malloc_r+0x64>
 8004d68:	460c      	mov	r4, r1
 8004d6a:	6849      	ldr	r1, [r1, #4]
 8004d6c:	e7ca      	b.n	8004d04 <_malloc_r+0x2c>
 8004d6e:	1cc4      	adds	r4, r0, #3
 8004d70:	f024 0403 	bic.w	r4, r4, #3
 8004d74:	42a0      	cmp	r0, r4
 8004d76:	d005      	beq.n	8004d84 <_malloc_r+0xac>
 8004d78:	1a21      	subs	r1, r4, r0
 8004d7a:	4630      	mov	r0, r6
 8004d7c:	f000 fae0 	bl	8005340 <_sbrk_r>
 8004d80:	3001      	adds	r0, #1
 8004d82:	d0cd      	beq.n	8004d20 <_malloc_r+0x48>
 8004d84:	6025      	str	r5, [r4, #0]
 8004d86:	e7d9      	b.n	8004d3c <_malloc_r+0x64>
 8004d88:	bd70      	pop	{r4, r5, r6, pc}
 8004d8a:	bf00      	nop
 8004d8c:	20000094 	.word	0x20000094
 8004d90:	20000098 	.word	0x20000098

08004d94 <__sfputc_r>:
 8004d94:	6893      	ldr	r3, [r2, #8]
 8004d96:	3b01      	subs	r3, #1
 8004d98:	2b00      	cmp	r3, #0
 8004d9a:	b410      	push	{r4}
 8004d9c:	6093      	str	r3, [r2, #8]
 8004d9e:	da09      	bge.n	8004db4 <__sfputc_r+0x20>
 8004da0:	6994      	ldr	r4, [r2, #24]
 8004da2:	42a3      	cmp	r3, r4
 8004da4:	db02      	blt.n	8004dac <__sfputc_r+0x18>
 8004da6:	b2cb      	uxtb	r3, r1
 8004da8:	2b0a      	cmp	r3, #10
 8004daa:	d103      	bne.n	8004db4 <__sfputc_r+0x20>
 8004dac:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004db0:	f7ff bca4 	b.w	80046fc <__swbuf_r>
 8004db4:	6813      	ldr	r3, [r2, #0]
 8004db6:	1c58      	adds	r0, r3, #1
 8004db8:	6010      	str	r0, [r2, #0]
 8004dba:	7019      	strb	r1, [r3, #0]
 8004dbc:	b2c8      	uxtb	r0, r1
 8004dbe:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004dc2:	4770      	bx	lr

08004dc4 <__sfputs_r>:
 8004dc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004dc6:	4606      	mov	r6, r0
 8004dc8:	460f      	mov	r7, r1
 8004dca:	4614      	mov	r4, r2
 8004dcc:	18d5      	adds	r5, r2, r3
 8004dce:	42ac      	cmp	r4, r5
 8004dd0:	d101      	bne.n	8004dd6 <__sfputs_r+0x12>
 8004dd2:	2000      	movs	r0, #0
 8004dd4:	e007      	b.n	8004de6 <__sfputs_r+0x22>
 8004dd6:	463a      	mov	r2, r7
 8004dd8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004ddc:	4630      	mov	r0, r6
 8004dde:	f7ff ffd9 	bl	8004d94 <__sfputc_r>
 8004de2:	1c43      	adds	r3, r0, #1
 8004de4:	d1f3      	bne.n	8004dce <__sfputs_r+0xa>
 8004de6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08004de8 <_vfiprintf_r>:
 8004de8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004dec:	b09d      	sub	sp, #116	; 0x74
 8004dee:	460c      	mov	r4, r1
 8004df0:	4617      	mov	r7, r2
 8004df2:	9303      	str	r3, [sp, #12]
 8004df4:	4606      	mov	r6, r0
 8004df6:	b118      	cbz	r0, 8004e00 <_vfiprintf_r+0x18>
 8004df8:	6983      	ldr	r3, [r0, #24]
 8004dfa:	b90b      	cbnz	r3, 8004e00 <_vfiprintf_r+0x18>
 8004dfc:	f7ff fe30 	bl	8004a60 <__sinit>
 8004e00:	4b7c      	ldr	r3, [pc, #496]	; (8004ff4 <_vfiprintf_r+0x20c>)
 8004e02:	429c      	cmp	r4, r3
 8004e04:	d157      	bne.n	8004eb6 <_vfiprintf_r+0xce>
 8004e06:	6874      	ldr	r4, [r6, #4]
 8004e08:	89a3      	ldrh	r3, [r4, #12]
 8004e0a:	0718      	lsls	r0, r3, #28
 8004e0c:	d55d      	bpl.n	8004eca <_vfiprintf_r+0xe2>
 8004e0e:	6923      	ldr	r3, [r4, #16]
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	d05a      	beq.n	8004eca <_vfiprintf_r+0xe2>
 8004e14:	2300      	movs	r3, #0
 8004e16:	9309      	str	r3, [sp, #36]	; 0x24
 8004e18:	2320      	movs	r3, #32
 8004e1a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004e1e:	2330      	movs	r3, #48	; 0x30
 8004e20:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004e24:	f04f 0b01 	mov.w	fp, #1
 8004e28:	46b8      	mov	r8, r7
 8004e2a:	4645      	mov	r5, r8
 8004e2c:	f815 3b01 	ldrb.w	r3, [r5], #1
 8004e30:	2b00      	cmp	r3, #0
 8004e32:	d155      	bne.n	8004ee0 <_vfiprintf_r+0xf8>
 8004e34:	ebb8 0a07 	subs.w	sl, r8, r7
 8004e38:	d00b      	beq.n	8004e52 <_vfiprintf_r+0x6a>
 8004e3a:	4653      	mov	r3, sl
 8004e3c:	463a      	mov	r2, r7
 8004e3e:	4621      	mov	r1, r4
 8004e40:	4630      	mov	r0, r6
 8004e42:	f7ff ffbf 	bl	8004dc4 <__sfputs_r>
 8004e46:	3001      	adds	r0, #1
 8004e48:	f000 80c4 	beq.w	8004fd4 <_vfiprintf_r+0x1ec>
 8004e4c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004e4e:	4453      	add	r3, sl
 8004e50:	9309      	str	r3, [sp, #36]	; 0x24
 8004e52:	f898 3000 	ldrb.w	r3, [r8]
 8004e56:	2b00      	cmp	r3, #0
 8004e58:	f000 80bc 	beq.w	8004fd4 <_vfiprintf_r+0x1ec>
 8004e5c:	2300      	movs	r3, #0
 8004e5e:	f04f 32ff 	mov.w	r2, #4294967295
 8004e62:	9304      	str	r3, [sp, #16]
 8004e64:	9307      	str	r3, [sp, #28]
 8004e66:	9205      	str	r2, [sp, #20]
 8004e68:	9306      	str	r3, [sp, #24]
 8004e6a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004e6e:	931a      	str	r3, [sp, #104]	; 0x68
 8004e70:	2205      	movs	r2, #5
 8004e72:	7829      	ldrb	r1, [r5, #0]
 8004e74:	4860      	ldr	r0, [pc, #384]	; (8004ff8 <_vfiprintf_r+0x210>)
 8004e76:	f7fb f9ab 	bl	80001d0 <memchr>
 8004e7a:	f105 0801 	add.w	r8, r5, #1
 8004e7e:	9b04      	ldr	r3, [sp, #16]
 8004e80:	2800      	cmp	r0, #0
 8004e82:	d131      	bne.n	8004ee8 <_vfiprintf_r+0x100>
 8004e84:	06d9      	lsls	r1, r3, #27
 8004e86:	bf44      	itt	mi
 8004e88:	2220      	movmi	r2, #32
 8004e8a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8004e8e:	071a      	lsls	r2, r3, #28
 8004e90:	bf44      	itt	mi
 8004e92:	222b      	movmi	r2, #43	; 0x2b
 8004e94:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8004e98:	782a      	ldrb	r2, [r5, #0]
 8004e9a:	2a2a      	cmp	r2, #42	; 0x2a
 8004e9c:	d02c      	beq.n	8004ef8 <_vfiprintf_r+0x110>
 8004e9e:	9a07      	ldr	r2, [sp, #28]
 8004ea0:	2100      	movs	r1, #0
 8004ea2:	200a      	movs	r0, #10
 8004ea4:	46a8      	mov	r8, r5
 8004ea6:	3501      	adds	r5, #1
 8004ea8:	f898 3000 	ldrb.w	r3, [r8]
 8004eac:	3b30      	subs	r3, #48	; 0x30
 8004eae:	2b09      	cmp	r3, #9
 8004eb0:	d96d      	bls.n	8004f8e <_vfiprintf_r+0x1a6>
 8004eb2:	b371      	cbz	r1, 8004f12 <_vfiprintf_r+0x12a>
 8004eb4:	e026      	b.n	8004f04 <_vfiprintf_r+0x11c>
 8004eb6:	4b51      	ldr	r3, [pc, #324]	; (8004ffc <_vfiprintf_r+0x214>)
 8004eb8:	429c      	cmp	r4, r3
 8004eba:	d101      	bne.n	8004ec0 <_vfiprintf_r+0xd8>
 8004ebc:	68b4      	ldr	r4, [r6, #8]
 8004ebe:	e7a3      	b.n	8004e08 <_vfiprintf_r+0x20>
 8004ec0:	4b4f      	ldr	r3, [pc, #316]	; (8005000 <_vfiprintf_r+0x218>)
 8004ec2:	429c      	cmp	r4, r3
 8004ec4:	bf08      	it	eq
 8004ec6:	68f4      	ldreq	r4, [r6, #12]
 8004ec8:	e79e      	b.n	8004e08 <_vfiprintf_r+0x20>
 8004eca:	4621      	mov	r1, r4
 8004ecc:	4630      	mov	r0, r6
 8004ece:	f7ff fc67 	bl	80047a0 <__swsetup_r>
 8004ed2:	2800      	cmp	r0, #0
 8004ed4:	d09e      	beq.n	8004e14 <_vfiprintf_r+0x2c>
 8004ed6:	f04f 30ff 	mov.w	r0, #4294967295
 8004eda:	b01d      	add	sp, #116	; 0x74
 8004edc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004ee0:	2b25      	cmp	r3, #37	; 0x25
 8004ee2:	d0a7      	beq.n	8004e34 <_vfiprintf_r+0x4c>
 8004ee4:	46a8      	mov	r8, r5
 8004ee6:	e7a0      	b.n	8004e2a <_vfiprintf_r+0x42>
 8004ee8:	4a43      	ldr	r2, [pc, #268]	; (8004ff8 <_vfiprintf_r+0x210>)
 8004eea:	1a80      	subs	r0, r0, r2
 8004eec:	fa0b f000 	lsl.w	r0, fp, r0
 8004ef0:	4318      	orrs	r0, r3
 8004ef2:	9004      	str	r0, [sp, #16]
 8004ef4:	4645      	mov	r5, r8
 8004ef6:	e7bb      	b.n	8004e70 <_vfiprintf_r+0x88>
 8004ef8:	9a03      	ldr	r2, [sp, #12]
 8004efa:	1d11      	adds	r1, r2, #4
 8004efc:	6812      	ldr	r2, [r2, #0]
 8004efe:	9103      	str	r1, [sp, #12]
 8004f00:	2a00      	cmp	r2, #0
 8004f02:	db01      	blt.n	8004f08 <_vfiprintf_r+0x120>
 8004f04:	9207      	str	r2, [sp, #28]
 8004f06:	e004      	b.n	8004f12 <_vfiprintf_r+0x12a>
 8004f08:	4252      	negs	r2, r2
 8004f0a:	f043 0302 	orr.w	r3, r3, #2
 8004f0e:	9207      	str	r2, [sp, #28]
 8004f10:	9304      	str	r3, [sp, #16]
 8004f12:	f898 3000 	ldrb.w	r3, [r8]
 8004f16:	2b2e      	cmp	r3, #46	; 0x2e
 8004f18:	d110      	bne.n	8004f3c <_vfiprintf_r+0x154>
 8004f1a:	f898 3001 	ldrb.w	r3, [r8, #1]
 8004f1e:	2b2a      	cmp	r3, #42	; 0x2a
 8004f20:	f108 0101 	add.w	r1, r8, #1
 8004f24:	d137      	bne.n	8004f96 <_vfiprintf_r+0x1ae>
 8004f26:	9b03      	ldr	r3, [sp, #12]
 8004f28:	1d1a      	adds	r2, r3, #4
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	9203      	str	r2, [sp, #12]
 8004f2e:	2b00      	cmp	r3, #0
 8004f30:	bfb8      	it	lt
 8004f32:	f04f 33ff 	movlt.w	r3, #4294967295
 8004f36:	f108 0802 	add.w	r8, r8, #2
 8004f3a:	9305      	str	r3, [sp, #20]
 8004f3c:	4d31      	ldr	r5, [pc, #196]	; (8005004 <_vfiprintf_r+0x21c>)
 8004f3e:	f898 1000 	ldrb.w	r1, [r8]
 8004f42:	2203      	movs	r2, #3
 8004f44:	4628      	mov	r0, r5
 8004f46:	f7fb f943 	bl	80001d0 <memchr>
 8004f4a:	b140      	cbz	r0, 8004f5e <_vfiprintf_r+0x176>
 8004f4c:	2340      	movs	r3, #64	; 0x40
 8004f4e:	1b40      	subs	r0, r0, r5
 8004f50:	fa03 f000 	lsl.w	r0, r3, r0
 8004f54:	9b04      	ldr	r3, [sp, #16]
 8004f56:	4303      	orrs	r3, r0
 8004f58:	9304      	str	r3, [sp, #16]
 8004f5a:	f108 0801 	add.w	r8, r8, #1
 8004f5e:	f898 1000 	ldrb.w	r1, [r8]
 8004f62:	4829      	ldr	r0, [pc, #164]	; (8005008 <_vfiprintf_r+0x220>)
 8004f64:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004f68:	2206      	movs	r2, #6
 8004f6a:	f108 0701 	add.w	r7, r8, #1
 8004f6e:	f7fb f92f 	bl	80001d0 <memchr>
 8004f72:	2800      	cmp	r0, #0
 8004f74:	d034      	beq.n	8004fe0 <_vfiprintf_r+0x1f8>
 8004f76:	4b25      	ldr	r3, [pc, #148]	; (800500c <_vfiprintf_r+0x224>)
 8004f78:	bb03      	cbnz	r3, 8004fbc <_vfiprintf_r+0x1d4>
 8004f7a:	9b03      	ldr	r3, [sp, #12]
 8004f7c:	3307      	adds	r3, #7
 8004f7e:	f023 0307 	bic.w	r3, r3, #7
 8004f82:	3308      	adds	r3, #8
 8004f84:	9303      	str	r3, [sp, #12]
 8004f86:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004f88:	444b      	add	r3, r9
 8004f8a:	9309      	str	r3, [sp, #36]	; 0x24
 8004f8c:	e74c      	b.n	8004e28 <_vfiprintf_r+0x40>
 8004f8e:	fb00 3202 	mla	r2, r0, r2, r3
 8004f92:	2101      	movs	r1, #1
 8004f94:	e786      	b.n	8004ea4 <_vfiprintf_r+0xbc>
 8004f96:	2300      	movs	r3, #0
 8004f98:	9305      	str	r3, [sp, #20]
 8004f9a:	4618      	mov	r0, r3
 8004f9c:	250a      	movs	r5, #10
 8004f9e:	4688      	mov	r8, r1
 8004fa0:	3101      	adds	r1, #1
 8004fa2:	f898 2000 	ldrb.w	r2, [r8]
 8004fa6:	3a30      	subs	r2, #48	; 0x30
 8004fa8:	2a09      	cmp	r2, #9
 8004faa:	d903      	bls.n	8004fb4 <_vfiprintf_r+0x1cc>
 8004fac:	2b00      	cmp	r3, #0
 8004fae:	d0c5      	beq.n	8004f3c <_vfiprintf_r+0x154>
 8004fb0:	9005      	str	r0, [sp, #20]
 8004fb2:	e7c3      	b.n	8004f3c <_vfiprintf_r+0x154>
 8004fb4:	fb05 2000 	mla	r0, r5, r0, r2
 8004fb8:	2301      	movs	r3, #1
 8004fba:	e7f0      	b.n	8004f9e <_vfiprintf_r+0x1b6>
 8004fbc:	ab03      	add	r3, sp, #12
 8004fbe:	9300      	str	r3, [sp, #0]
 8004fc0:	4622      	mov	r2, r4
 8004fc2:	4b13      	ldr	r3, [pc, #76]	; (8005010 <_vfiprintf_r+0x228>)
 8004fc4:	a904      	add	r1, sp, #16
 8004fc6:	4630      	mov	r0, r6
 8004fc8:	f3af 8000 	nop.w
 8004fcc:	f1b0 3fff 	cmp.w	r0, #4294967295
 8004fd0:	4681      	mov	r9, r0
 8004fd2:	d1d8      	bne.n	8004f86 <_vfiprintf_r+0x19e>
 8004fd4:	89a3      	ldrh	r3, [r4, #12]
 8004fd6:	065b      	lsls	r3, r3, #25
 8004fd8:	f53f af7d 	bmi.w	8004ed6 <_vfiprintf_r+0xee>
 8004fdc:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004fde:	e77c      	b.n	8004eda <_vfiprintf_r+0xf2>
 8004fe0:	ab03      	add	r3, sp, #12
 8004fe2:	9300      	str	r3, [sp, #0]
 8004fe4:	4622      	mov	r2, r4
 8004fe6:	4b0a      	ldr	r3, [pc, #40]	; (8005010 <_vfiprintf_r+0x228>)
 8004fe8:	a904      	add	r1, sp, #16
 8004fea:	4630      	mov	r0, r6
 8004fec:	f000 f888 	bl	8005100 <_printf_i>
 8004ff0:	e7ec      	b.n	8004fcc <_vfiprintf_r+0x1e4>
 8004ff2:	bf00      	nop
 8004ff4:	08005718 	.word	0x08005718
 8004ff8:	0800575c 	.word	0x0800575c
 8004ffc:	08005738 	.word	0x08005738
 8005000:	080056f8 	.word	0x080056f8
 8005004:	08005762 	.word	0x08005762
 8005008:	08005766 	.word	0x08005766
 800500c:	00000000 	.word	0x00000000
 8005010:	08004dc5 	.word	0x08004dc5

08005014 <_printf_common>:
 8005014:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005018:	4691      	mov	r9, r2
 800501a:	461f      	mov	r7, r3
 800501c:	688a      	ldr	r2, [r1, #8]
 800501e:	690b      	ldr	r3, [r1, #16]
 8005020:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005024:	4293      	cmp	r3, r2
 8005026:	bfb8      	it	lt
 8005028:	4613      	movlt	r3, r2
 800502a:	f8c9 3000 	str.w	r3, [r9]
 800502e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005032:	4606      	mov	r6, r0
 8005034:	460c      	mov	r4, r1
 8005036:	b112      	cbz	r2, 800503e <_printf_common+0x2a>
 8005038:	3301      	adds	r3, #1
 800503a:	f8c9 3000 	str.w	r3, [r9]
 800503e:	6823      	ldr	r3, [r4, #0]
 8005040:	0699      	lsls	r1, r3, #26
 8005042:	bf42      	ittt	mi
 8005044:	f8d9 3000 	ldrmi.w	r3, [r9]
 8005048:	3302      	addmi	r3, #2
 800504a:	f8c9 3000 	strmi.w	r3, [r9]
 800504e:	6825      	ldr	r5, [r4, #0]
 8005050:	f015 0506 	ands.w	r5, r5, #6
 8005054:	d107      	bne.n	8005066 <_printf_common+0x52>
 8005056:	f104 0a19 	add.w	sl, r4, #25
 800505a:	68e3      	ldr	r3, [r4, #12]
 800505c:	f8d9 2000 	ldr.w	r2, [r9]
 8005060:	1a9b      	subs	r3, r3, r2
 8005062:	429d      	cmp	r5, r3
 8005064:	db29      	blt.n	80050ba <_printf_common+0xa6>
 8005066:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800506a:	6822      	ldr	r2, [r4, #0]
 800506c:	3300      	adds	r3, #0
 800506e:	bf18      	it	ne
 8005070:	2301      	movne	r3, #1
 8005072:	0692      	lsls	r2, r2, #26
 8005074:	d42e      	bmi.n	80050d4 <_printf_common+0xc0>
 8005076:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800507a:	4639      	mov	r1, r7
 800507c:	4630      	mov	r0, r6
 800507e:	47c0      	blx	r8
 8005080:	3001      	adds	r0, #1
 8005082:	d021      	beq.n	80050c8 <_printf_common+0xb4>
 8005084:	6823      	ldr	r3, [r4, #0]
 8005086:	68e5      	ldr	r5, [r4, #12]
 8005088:	f8d9 2000 	ldr.w	r2, [r9]
 800508c:	f003 0306 	and.w	r3, r3, #6
 8005090:	2b04      	cmp	r3, #4
 8005092:	bf08      	it	eq
 8005094:	1aad      	subeq	r5, r5, r2
 8005096:	68a3      	ldr	r3, [r4, #8]
 8005098:	6922      	ldr	r2, [r4, #16]
 800509a:	bf0c      	ite	eq
 800509c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80050a0:	2500      	movne	r5, #0
 80050a2:	4293      	cmp	r3, r2
 80050a4:	bfc4      	itt	gt
 80050a6:	1a9b      	subgt	r3, r3, r2
 80050a8:	18ed      	addgt	r5, r5, r3
 80050aa:	f04f 0900 	mov.w	r9, #0
 80050ae:	341a      	adds	r4, #26
 80050b0:	454d      	cmp	r5, r9
 80050b2:	d11b      	bne.n	80050ec <_printf_common+0xd8>
 80050b4:	2000      	movs	r0, #0
 80050b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80050ba:	2301      	movs	r3, #1
 80050bc:	4652      	mov	r2, sl
 80050be:	4639      	mov	r1, r7
 80050c0:	4630      	mov	r0, r6
 80050c2:	47c0      	blx	r8
 80050c4:	3001      	adds	r0, #1
 80050c6:	d103      	bne.n	80050d0 <_printf_common+0xbc>
 80050c8:	f04f 30ff 	mov.w	r0, #4294967295
 80050cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80050d0:	3501      	adds	r5, #1
 80050d2:	e7c2      	b.n	800505a <_printf_common+0x46>
 80050d4:	18e1      	adds	r1, r4, r3
 80050d6:	1c5a      	adds	r2, r3, #1
 80050d8:	2030      	movs	r0, #48	; 0x30
 80050da:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80050de:	4422      	add	r2, r4
 80050e0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80050e4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80050e8:	3302      	adds	r3, #2
 80050ea:	e7c4      	b.n	8005076 <_printf_common+0x62>
 80050ec:	2301      	movs	r3, #1
 80050ee:	4622      	mov	r2, r4
 80050f0:	4639      	mov	r1, r7
 80050f2:	4630      	mov	r0, r6
 80050f4:	47c0      	blx	r8
 80050f6:	3001      	adds	r0, #1
 80050f8:	d0e6      	beq.n	80050c8 <_printf_common+0xb4>
 80050fa:	f109 0901 	add.w	r9, r9, #1
 80050fe:	e7d7      	b.n	80050b0 <_printf_common+0x9c>

08005100 <_printf_i>:
 8005100:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8005104:	4617      	mov	r7, r2
 8005106:	7e0a      	ldrb	r2, [r1, #24]
 8005108:	b085      	sub	sp, #20
 800510a:	2a6e      	cmp	r2, #110	; 0x6e
 800510c:	4698      	mov	r8, r3
 800510e:	4606      	mov	r6, r0
 8005110:	460c      	mov	r4, r1
 8005112:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005114:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 8005118:	f000 80bc 	beq.w	8005294 <_printf_i+0x194>
 800511c:	d81a      	bhi.n	8005154 <_printf_i+0x54>
 800511e:	2a63      	cmp	r2, #99	; 0x63
 8005120:	d02e      	beq.n	8005180 <_printf_i+0x80>
 8005122:	d80a      	bhi.n	800513a <_printf_i+0x3a>
 8005124:	2a00      	cmp	r2, #0
 8005126:	f000 80c8 	beq.w	80052ba <_printf_i+0x1ba>
 800512a:	2a58      	cmp	r2, #88	; 0x58
 800512c:	f000 808a 	beq.w	8005244 <_printf_i+0x144>
 8005130:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005134:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 8005138:	e02a      	b.n	8005190 <_printf_i+0x90>
 800513a:	2a64      	cmp	r2, #100	; 0x64
 800513c:	d001      	beq.n	8005142 <_printf_i+0x42>
 800513e:	2a69      	cmp	r2, #105	; 0x69
 8005140:	d1f6      	bne.n	8005130 <_printf_i+0x30>
 8005142:	6821      	ldr	r1, [r4, #0]
 8005144:	681a      	ldr	r2, [r3, #0]
 8005146:	f011 0f80 	tst.w	r1, #128	; 0x80
 800514a:	d023      	beq.n	8005194 <_printf_i+0x94>
 800514c:	1d11      	adds	r1, r2, #4
 800514e:	6019      	str	r1, [r3, #0]
 8005150:	6813      	ldr	r3, [r2, #0]
 8005152:	e027      	b.n	80051a4 <_printf_i+0xa4>
 8005154:	2a73      	cmp	r2, #115	; 0x73
 8005156:	f000 80b4 	beq.w	80052c2 <_printf_i+0x1c2>
 800515a:	d808      	bhi.n	800516e <_printf_i+0x6e>
 800515c:	2a6f      	cmp	r2, #111	; 0x6f
 800515e:	d02a      	beq.n	80051b6 <_printf_i+0xb6>
 8005160:	2a70      	cmp	r2, #112	; 0x70
 8005162:	d1e5      	bne.n	8005130 <_printf_i+0x30>
 8005164:	680a      	ldr	r2, [r1, #0]
 8005166:	f042 0220 	orr.w	r2, r2, #32
 800516a:	600a      	str	r2, [r1, #0]
 800516c:	e003      	b.n	8005176 <_printf_i+0x76>
 800516e:	2a75      	cmp	r2, #117	; 0x75
 8005170:	d021      	beq.n	80051b6 <_printf_i+0xb6>
 8005172:	2a78      	cmp	r2, #120	; 0x78
 8005174:	d1dc      	bne.n	8005130 <_printf_i+0x30>
 8005176:	2278      	movs	r2, #120	; 0x78
 8005178:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 800517c:	496e      	ldr	r1, [pc, #440]	; (8005338 <_printf_i+0x238>)
 800517e:	e064      	b.n	800524a <_printf_i+0x14a>
 8005180:	681a      	ldr	r2, [r3, #0]
 8005182:	f101 0542 	add.w	r5, r1, #66	; 0x42
 8005186:	1d11      	adds	r1, r2, #4
 8005188:	6019      	str	r1, [r3, #0]
 800518a:	6813      	ldr	r3, [r2, #0]
 800518c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005190:	2301      	movs	r3, #1
 8005192:	e0a3      	b.n	80052dc <_printf_i+0x1dc>
 8005194:	f011 0f40 	tst.w	r1, #64	; 0x40
 8005198:	f102 0104 	add.w	r1, r2, #4
 800519c:	6019      	str	r1, [r3, #0]
 800519e:	d0d7      	beq.n	8005150 <_printf_i+0x50>
 80051a0:	f9b2 3000 	ldrsh.w	r3, [r2]
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	da03      	bge.n	80051b0 <_printf_i+0xb0>
 80051a8:	222d      	movs	r2, #45	; 0x2d
 80051aa:	425b      	negs	r3, r3
 80051ac:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80051b0:	4962      	ldr	r1, [pc, #392]	; (800533c <_printf_i+0x23c>)
 80051b2:	220a      	movs	r2, #10
 80051b4:	e017      	b.n	80051e6 <_printf_i+0xe6>
 80051b6:	6820      	ldr	r0, [r4, #0]
 80051b8:	6819      	ldr	r1, [r3, #0]
 80051ba:	f010 0f80 	tst.w	r0, #128	; 0x80
 80051be:	d003      	beq.n	80051c8 <_printf_i+0xc8>
 80051c0:	1d08      	adds	r0, r1, #4
 80051c2:	6018      	str	r0, [r3, #0]
 80051c4:	680b      	ldr	r3, [r1, #0]
 80051c6:	e006      	b.n	80051d6 <_printf_i+0xd6>
 80051c8:	f010 0f40 	tst.w	r0, #64	; 0x40
 80051cc:	f101 0004 	add.w	r0, r1, #4
 80051d0:	6018      	str	r0, [r3, #0]
 80051d2:	d0f7      	beq.n	80051c4 <_printf_i+0xc4>
 80051d4:	880b      	ldrh	r3, [r1, #0]
 80051d6:	4959      	ldr	r1, [pc, #356]	; (800533c <_printf_i+0x23c>)
 80051d8:	2a6f      	cmp	r2, #111	; 0x6f
 80051da:	bf14      	ite	ne
 80051dc:	220a      	movne	r2, #10
 80051de:	2208      	moveq	r2, #8
 80051e0:	2000      	movs	r0, #0
 80051e2:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 80051e6:	6865      	ldr	r5, [r4, #4]
 80051e8:	60a5      	str	r5, [r4, #8]
 80051ea:	2d00      	cmp	r5, #0
 80051ec:	f2c0 809c 	blt.w	8005328 <_printf_i+0x228>
 80051f0:	6820      	ldr	r0, [r4, #0]
 80051f2:	f020 0004 	bic.w	r0, r0, #4
 80051f6:	6020      	str	r0, [r4, #0]
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	d13f      	bne.n	800527c <_printf_i+0x17c>
 80051fc:	2d00      	cmp	r5, #0
 80051fe:	f040 8095 	bne.w	800532c <_printf_i+0x22c>
 8005202:	4675      	mov	r5, lr
 8005204:	2a08      	cmp	r2, #8
 8005206:	d10b      	bne.n	8005220 <_printf_i+0x120>
 8005208:	6823      	ldr	r3, [r4, #0]
 800520a:	07da      	lsls	r2, r3, #31
 800520c:	d508      	bpl.n	8005220 <_printf_i+0x120>
 800520e:	6923      	ldr	r3, [r4, #16]
 8005210:	6862      	ldr	r2, [r4, #4]
 8005212:	429a      	cmp	r2, r3
 8005214:	bfde      	ittt	le
 8005216:	2330      	movle	r3, #48	; 0x30
 8005218:	f805 3c01 	strble.w	r3, [r5, #-1]
 800521c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8005220:	ebae 0305 	sub.w	r3, lr, r5
 8005224:	6123      	str	r3, [r4, #16]
 8005226:	f8cd 8000 	str.w	r8, [sp]
 800522a:	463b      	mov	r3, r7
 800522c:	aa03      	add	r2, sp, #12
 800522e:	4621      	mov	r1, r4
 8005230:	4630      	mov	r0, r6
 8005232:	f7ff feef 	bl	8005014 <_printf_common>
 8005236:	3001      	adds	r0, #1
 8005238:	d155      	bne.n	80052e6 <_printf_i+0x1e6>
 800523a:	f04f 30ff 	mov.w	r0, #4294967295
 800523e:	b005      	add	sp, #20
 8005240:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005244:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 8005248:	493c      	ldr	r1, [pc, #240]	; (800533c <_printf_i+0x23c>)
 800524a:	6822      	ldr	r2, [r4, #0]
 800524c:	6818      	ldr	r0, [r3, #0]
 800524e:	f012 0f80 	tst.w	r2, #128	; 0x80
 8005252:	f100 0504 	add.w	r5, r0, #4
 8005256:	601d      	str	r5, [r3, #0]
 8005258:	d001      	beq.n	800525e <_printf_i+0x15e>
 800525a:	6803      	ldr	r3, [r0, #0]
 800525c:	e002      	b.n	8005264 <_printf_i+0x164>
 800525e:	0655      	lsls	r5, r2, #25
 8005260:	d5fb      	bpl.n	800525a <_printf_i+0x15a>
 8005262:	8803      	ldrh	r3, [r0, #0]
 8005264:	07d0      	lsls	r0, r2, #31
 8005266:	bf44      	itt	mi
 8005268:	f042 0220 	orrmi.w	r2, r2, #32
 800526c:	6022      	strmi	r2, [r4, #0]
 800526e:	b91b      	cbnz	r3, 8005278 <_printf_i+0x178>
 8005270:	6822      	ldr	r2, [r4, #0]
 8005272:	f022 0220 	bic.w	r2, r2, #32
 8005276:	6022      	str	r2, [r4, #0]
 8005278:	2210      	movs	r2, #16
 800527a:	e7b1      	b.n	80051e0 <_printf_i+0xe0>
 800527c:	4675      	mov	r5, lr
 800527e:	fbb3 f0f2 	udiv	r0, r3, r2
 8005282:	fb02 3310 	mls	r3, r2, r0, r3
 8005286:	5ccb      	ldrb	r3, [r1, r3]
 8005288:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800528c:	4603      	mov	r3, r0
 800528e:	2800      	cmp	r0, #0
 8005290:	d1f5      	bne.n	800527e <_printf_i+0x17e>
 8005292:	e7b7      	b.n	8005204 <_printf_i+0x104>
 8005294:	6808      	ldr	r0, [r1, #0]
 8005296:	681a      	ldr	r2, [r3, #0]
 8005298:	6949      	ldr	r1, [r1, #20]
 800529a:	f010 0f80 	tst.w	r0, #128	; 0x80
 800529e:	d004      	beq.n	80052aa <_printf_i+0x1aa>
 80052a0:	1d10      	adds	r0, r2, #4
 80052a2:	6018      	str	r0, [r3, #0]
 80052a4:	6813      	ldr	r3, [r2, #0]
 80052a6:	6019      	str	r1, [r3, #0]
 80052a8:	e007      	b.n	80052ba <_printf_i+0x1ba>
 80052aa:	f010 0f40 	tst.w	r0, #64	; 0x40
 80052ae:	f102 0004 	add.w	r0, r2, #4
 80052b2:	6018      	str	r0, [r3, #0]
 80052b4:	6813      	ldr	r3, [r2, #0]
 80052b6:	d0f6      	beq.n	80052a6 <_printf_i+0x1a6>
 80052b8:	8019      	strh	r1, [r3, #0]
 80052ba:	2300      	movs	r3, #0
 80052bc:	6123      	str	r3, [r4, #16]
 80052be:	4675      	mov	r5, lr
 80052c0:	e7b1      	b.n	8005226 <_printf_i+0x126>
 80052c2:	681a      	ldr	r2, [r3, #0]
 80052c4:	1d11      	adds	r1, r2, #4
 80052c6:	6019      	str	r1, [r3, #0]
 80052c8:	6815      	ldr	r5, [r2, #0]
 80052ca:	6862      	ldr	r2, [r4, #4]
 80052cc:	2100      	movs	r1, #0
 80052ce:	4628      	mov	r0, r5
 80052d0:	f7fa ff7e 	bl	80001d0 <memchr>
 80052d4:	b108      	cbz	r0, 80052da <_printf_i+0x1da>
 80052d6:	1b40      	subs	r0, r0, r5
 80052d8:	6060      	str	r0, [r4, #4]
 80052da:	6863      	ldr	r3, [r4, #4]
 80052dc:	6123      	str	r3, [r4, #16]
 80052de:	2300      	movs	r3, #0
 80052e0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80052e4:	e79f      	b.n	8005226 <_printf_i+0x126>
 80052e6:	6923      	ldr	r3, [r4, #16]
 80052e8:	462a      	mov	r2, r5
 80052ea:	4639      	mov	r1, r7
 80052ec:	4630      	mov	r0, r6
 80052ee:	47c0      	blx	r8
 80052f0:	3001      	adds	r0, #1
 80052f2:	d0a2      	beq.n	800523a <_printf_i+0x13a>
 80052f4:	6823      	ldr	r3, [r4, #0]
 80052f6:	079b      	lsls	r3, r3, #30
 80052f8:	d507      	bpl.n	800530a <_printf_i+0x20a>
 80052fa:	2500      	movs	r5, #0
 80052fc:	f104 0919 	add.w	r9, r4, #25
 8005300:	68e3      	ldr	r3, [r4, #12]
 8005302:	9a03      	ldr	r2, [sp, #12]
 8005304:	1a9b      	subs	r3, r3, r2
 8005306:	429d      	cmp	r5, r3
 8005308:	db05      	blt.n	8005316 <_printf_i+0x216>
 800530a:	68e0      	ldr	r0, [r4, #12]
 800530c:	9b03      	ldr	r3, [sp, #12]
 800530e:	4298      	cmp	r0, r3
 8005310:	bfb8      	it	lt
 8005312:	4618      	movlt	r0, r3
 8005314:	e793      	b.n	800523e <_printf_i+0x13e>
 8005316:	2301      	movs	r3, #1
 8005318:	464a      	mov	r2, r9
 800531a:	4639      	mov	r1, r7
 800531c:	4630      	mov	r0, r6
 800531e:	47c0      	blx	r8
 8005320:	3001      	adds	r0, #1
 8005322:	d08a      	beq.n	800523a <_printf_i+0x13a>
 8005324:	3501      	adds	r5, #1
 8005326:	e7eb      	b.n	8005300 <_printf_i+0x200>
 8005328:	2b00      	cmp	r3, #0
 800532a:	d1a7      	bne.n	800527c <_printf_i+0x17c>
 800532c:	780b      	ldrb	r3, [r1, #0]
 800532e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005332:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005336:	e765      	b.n	8005204 <_printf_i+0x104>
 8005338:	0800577e 	.word	0x0800577e
 800533c:	0800576d 	.word	0x0800576d

08005340 <_sbrk_r>:
 8005340:	b538      	push	{r3, r4, r5, lr}
 8005342:	4c06      	ldr	r4, [pc, #24]	; (800535c <_sbrk_r+0x1c>)
 8005344:	2300      	movs	r3, #0
 8005346:	4605      	mov	r5, r0
 8005348:	4608      	mov	r0, r1
 800534a:	6023      	str	r3, [r4, #0]
 800534c:	f000 f964 	bl	8005618 <_sbrk>
 8005350:	1c43      	adds	r3, r0, #1
 8005352:	d102      	bne.n	800535a <_sbrk_r+0x1a>
 8005354:	6823      	ldr	r3, [r4, #0]
 8005356:	b103      	cbz	r3, 800535a <_sbrk_r+0x1a>
 8005358:	602b      	str	r3, [r5, #0]
 800535a:	bd38      	pop	{r3, r4, r5, pc}
 800535c:	2000020c 	.word	0x2000020c

08005360 <__sread>:
 8005360:	b510      	push	{r4, lr}
 8005362:	460c      	mov	r4, r1
 8005364:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005368:	f000 f896 	bl	8005498 <_read_r>
 800536c:	2800      	cmp	r0, #0
 800536e:	bfab      	itete	ge
 8005370:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8005372:	89a3      	ldrhlt	r3, [r4, #12]
 8005374:	181b      	addge	r3, r3, r0
 8005376:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800537a:	bfac      	ite	ge
 800537c:	6563      	strge	r3, [r4, #84]	; 0x54
 800537e:	81a3      	strhlt	r3, [r4, #12]
 8005380:	bd10      	pop	{r4, pc}

08005382 <__swrite>:
 8005382:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005386:	461f      	mov	r7, r3
 8005388:	898b      	ldrh	r3, [r1, #12]
 800538a:	05db      	lsls	r3, r3, #23
 800538c:	4605      	mov	r5, r0
 800538e:	460c      	mov	r4, r1
 8005390:	4616      	mov	r6, r2
 8005392:	d505      	bpl.n	80053a0 <__swrite+0x1e>
 8005394:	2302      	movs	r3, #2
 8005396:	2200      	movs	r2, #0
 8005398:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800539c:	f000 f868 	bl	8005470 <_lseek_r>
 80053a0:	89a3      	ldrh	r3, [r4, #12]
 80053a2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80053a6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80053aa:	81a3      	strh	r3, [r4, #12]
 80053ac:	4632      	mov	r2, r6
 80053ae:	463b      	mov	r3, r7
 80053b0:	4628      	mov	r0, r5
 80053b2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80053b6:	f000 b817 	b.w	80053e8 <_write_r>

080053ba <__sseek>:
 80053ba:	b510      	push	{r4, lr}
 80053bc:	460c      	mov	r4, r1
 80053be:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80053c2:	f000 f855 	bl	8005470 <_lseek_r>
 80053c6:	1c43      	adds	r3, r0, #1
 80053c8:	89a3      	ldrh	r3, [r4, #12]
 80053ca:	bf15      	itete	ne
 80053cc:	6560      	strne	r0, [r4, #84]	; 0x54
 80053ce:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80053d2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80053d6:	81a3      	strheq	r3, [r4, #12]
 80053d8:	bf18      	it	ne
 80053da:	81a3      	strhne	r3, [r4, #12]
 80053dc:	bd10      	pop	{r4, pc}

080053de <__sclose>:
 80053de:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80053e2:	f000 b813 	b.w	800540c <_close_r>
	...

080053e8 <_write_r>:
 80053e8:	b538      	push	{r3, r4, r5, lr}
 80053ea:	4c07      	ldr	r4, [pc, #28]	; (8005408 <_write_r+0x20>)
 80053ec:	4605      	mov	r5, r0
 80053ee:	4608      	mov	r0, r1
 80053f0:	4611      	mov	r1, r2
 80053f2:	2200      	movs	r2, #0
 80053f4:	6022      	str	r2, [r4, #0]
 80053f6:	461a      	mov	r2, r3
 80053f8:	f7fe feb0 	bl	800415c <_write>
 80053fc:	1c43      	adds	r3, r0, #1
 80053fe:	d102      	bne.n	8005406 <_write_r+0x1e>
 8005400:	6823      	ldr	r3, [r4, #0]
 8005402:	b103      	cbz	r3, 8005406 <_write_r+0x1e>
 8005404:	602b      	str	r3, [r5, #0]
 8005406:	bd38      	pop	{r3, r4, r5, pc}
 8005408:	2000020c 	.word	0x2000020c

0800540c <_close_r>:
 800540c:	b538      	push	{r3, r4, r5, lr}
 800540e:	4c06      	ldr	r4, [pc, #24]	; (8005428 <_close_r+0x1c>)
 8005410:	2300      	movs	r3, #0
 8005412:	4605      	mov	r5, r0
 8005414:	4608      	mov	r0, r1
 8005416:	6023      	str	r3, [r4, #0]
 8005418:	f000 f8d6 	bl	80055c8 <_close>
 800541c:	1c43      	adds	r3, r0, #1
 800541e:	d102      	bne.n	8005426 <_close_r+0x1a>
 8005420:	6823      	ldr	r3, [r4, #0]
 8005422:	b103      	cbz	r3, 8005426 <_close_r+0x1a>
 8005424:	602b      	str	r3, [r5, #0]
 8005426:	bd38      	pop	{r3, r4, r5, pc}
 8005428:	2000020c 	.word	0x2000020c

0800542c <_fstat_r>:
 800542c:	b538      	push	{r3, r4, r5, lr}
 800542e:	4c07      	ldr	r4, [pc, #28]	; (800544c <_fstat_r+0x20>)
 8005430:	2300      	movs	r3, #0
 8005432:	4605      	mov	r5, r0
 8005434:	4608      	mov	r0, r1
 8005436:	4611      	mov	r1, r2
 8005438:	6023      	str	r3, [r4, #0]
 800543a:	f000 f8cd 	bl	80055d8 <_fstat>
 800543e:	1c43      	adds	r3, r0, #1
 8005440:	d102      	bne.n	8005448 <_fstat_r+0x1c>
 8005442:	6823      	ldr	r3, [r4, #0]
 8005444:	b103      	cbz	r3, 8005448 <_fstat_r+0x1c>
 8005446:	602b      	str	r3, [r5, #0]
 8005448:	bd38      	pop	{r3, r4, r5, pc}
 800544a:	bf00      	nop
 800544c:	2000020c 	.word	0x2000020c

08005450 <_isatty_r>:
 8005450:	b538      	push	{r3, r4, r5, lr}
 8005452:	4c06      	ldr	r4, [pc, #24]	; (800546c <_isatty_r+0x1c>)
 8005454:	2300      	movs	r3, #0
 8005456:	4605      	mov	r5, r0
 8005458:	4608      	mov	r0, r1
 800545a:	6023      	str	r3, [r4, #0]
 800545c:	f000 f8c4 	bl	80055e8 <_isatty>
 8005460:	1c43      	adds	r3, r0, #1
 8005462:	d102      	bne.n	800546a <_isatty_r+0x1a>
 8005464:	6823      	ldr	r3, [r4, #0]
 8005466:	b103      	cbz	r3, 800546a <_isatty_r+0x1a>
 8005468:	602b      	str	r3, [r5, #0]
 800546a:	bd38      	pop	{r3, r4, r5, pc}
 800546c:	2000020c 	.word	0x2000020c

08005470 <_lseek_r>:
 8005470:	b538      	push	{r3, r4, r5, lr}
 8005472:	4c07      	ldr	r4, [pc, #28]	; (8005490 <_lseek_r+0x20>)
 8005474:	4605      	mov	r5, r0
 8005476:	4608      	mov	r0, r1
 8005478:	4611      	mov	r1, r2
 800547a:	2200      	movs	r2, #0
 800547c:	6022      	str	r2, [r4, #0]
 800547e:	461a      	mov	r2, r3
 8005480:	f000 f8ba 	bl	80055f8 <_lseek>
 8005484:	1c43      	adds	r3, r0, #1
 8005486:	d102      	bne.n	800548e <_lseek_r+0x1e>
 8005488:	6823      	ldr	r3, [r4, #0]
 800548a:	b103      	cbz	r3, 800548e <_lseek_r+0x1e>
 800548c:	602b      	str	r3, [r5, #0]
 800548e:	bd38      	pop	{r3, r4, r5, pc}
 8005490:	2000020c 	.word	0x2000020c

08005494 <__malloc_lock>:
 8005494:	4770      	bx	lr

08005496 <__malloc_unlock>:
 8005496:	4770      	bx	lr

08005498 <_read_r>:
 8005498:	b538      	push	{r3, r4, r5, lr}
 800549a:	4c07      	ldr	r4, [pc, #28]	; (80054b8 <_read_r+0x20>)
 800549c:	4605      	mov	r5, r0
 800549e:	4608      	mov	r0, r1
 80054a0:	4611      	mov	r1, r2
 80054a2:	2200      	movs	r2, #0
 80054a4:	6022      	str	r2, [r4, #0]
 80054a6:	461a      	mov	r2, r3
 80054a8:	f000 f8ae 	bl	8005608 <_read>
 80054ac:	1c43      	adds	r3, r0, #1
 80054ae:	d102      	bne.n	80054b6 <_read_r+0x1e>
 80054b0:	6823      	ldr	r3, [r4, #0]
 80054b2:	b103      	cbz	r3, 80054b6 <_read_r+0x1e>
 80054b4:	602b      	str	r3, [r5, #0]
 80054b6:	bd38      	pop	{r3, r4, r5, pc}
 80054b8:	2000020c 	.word	0x2000020c
 80054bc:	00000000 	.word	0x00000000

080054c0 <floor>:
 80054c0:	ec51 0b10 	vmov	r0, r1, d0
 80054c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80054c8:	f3c1 570a 	ubfx	r7, r1, #20, #11
 80054cc:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 80054d0:	2e13      	cmp	r6, #19
 80054d2:	ee10 8a10 	vmov	r8, s0
 80054d6:	460c      	mov	r4, r1
 80054d8:	ee10 5a10 	vmov	r5, s0
 80054dc:	dc35      	bgt.n	800554a <floor+0x8a>
 80054de:	2e00      	cmp	r6, #0
 80054e0:	da17      	bge.n	8005512 <floor+0x52>
 80054e2:	a335      	add	r3, pc, #212	; (adr r3, 80055b8 <floor+0xf8>)
 80054e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054e8:	f7fa fec8 	bl	800027c <__adddf3>
 80054ec:	2200      	movs	r2, #0
 80054ee:	2300      	movs	r3, #0
 80054f0:	f7fb fb06 	bl	8000b00 <__aeabi_dcmpgt>
 80054f4:	b150      	cbz	r0, 800550c <floor+0x4c>
 80054f6:	2c00      	cmp	r4, #0
 80054f8:	da5a      	bge.n	80055b0 <floor+0xf0>
 80054fa:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 80054fe:	ea53 0308 	orrs.w	r3, r3, r8
 8005502:	4b2f      	ldr	r3, [pc, #188]	; (80055c0 <floor+0x100>)
 8005504:	f04f 0500 	mov.w	r5, #0
 8005508:	bf18      	it	ne
 800550a:	461c      	movne	r4, r3
 800550c:	4621      	mov	r1, r4
 800550e:	4628      	mov	r0, r5
 8005510:	e025      	b.n	800555e <floor+0x9e>
 8005512:	4f2c      	ldr	r7, [pc, #176]	; (80055c4 <floor+0x104>)
 8005514:	4137      	asrs	r7, r6
 8005516:	ea01 0307 	and.w	r3, r1, r7
 800551a:	4303      	orrs	r3, r0
 800551c:	d01f      	beq.n	800555e <floor+0x9e>
 800551e:	a326      	add	r3, pc, #152	; (adr r3, 80055b8 <floor+0xf8>)
 8005520:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005524:	f7fa feaa 	bl	800027c <__adddf3>
 8005528:	2200      	movs	r2, #0
 800552a:	2300      	movs	r3, #0
 800552c:	f7fb fae8 	bl	8000b00 <__aeabi_dcmpgt>
 8005530:	2800      	cmp	r0, #0
 8005532:	d0eb      	beq.n	800550c <floor+0x4c>
 8005534:	2c00      	cmp	r4, #0
 8005536:	bfbe      	ittt	lt
 8005538:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 800553c:	fa43 f606 	asrlt.w	r6, r3, r6
 8005540:	19a4      	addlt	r4, r4, r6
 8005542:	ea24 0407 	bic.w	r4, r4, r7
 8005546:	2500      	movs	r5, #0
 8005548:	e7e0      	b.n	800550c <floor+0x4c>
 800554a:	2e33      	cmp	r6, #51	; 0x33
 800554c:	dd0b      	ble.n	8005566 <floor+0xa6>
 800554e:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8005552:	d104      	bne.n	800555e <floor+0x9e>
 8005554:	ee10 2a10 	vmov	r2, s0
 8005558:	460b      	mov	r3, r1
 800555a:	f7fa fe8f 	bl	800027c <__adddf3>
 800555e:	ec41 0b10 	vmov	d0, r0, r1
 8005562:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005566:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 800556a:	f04f 33ff 	mov.w	r3, #4294967295
 800556e:	fa23 f707 	lsr.w	r7, r3, r7
 8005572:	4238      	tst	r0, r7
 8005574:	d0f3      	beq.n	800555e <floor+0x9e>
 8005576:	a310      	add	r3, pc, #64	; (adr r3, 80055b8 <floor+0xf8>)
 8005578:	e9d3 2300 	ldrd	r2, r3, [r3]
 800557c:	f7fa fe7e 	bl	800027c <__adddf3>
 8005580:	2200      	movs	r2, #0
 8005582:	2300      	movs	r3, #0
 8005584:	f7fb fabc 	bl	8000b00 <__aeabi_dcmpgt>
 8005588:	2800      	cmp	r0, #0
 800558a:	d0bf      	beq.n	800550c <floor+0x4c>
 800558c:	2c00      	cmp	r4, #0
 800558e:	da02      	bge.n	8005596 <floor+0xd6>
 8005590:	2e14      	cmp	r6, #20
 8005592:	d103      	bne.n	800559c <floor+0xdc>
 8005594:	3401      	adds	r4, #1
 8005596:	ea25 0507 	bic.w	r5, r5, r7
 800559a:	e7b7      	b.n	800550c <floor+0x4c>
 800559c:	2301      	movs	r3, #1
 800559e:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 80055a2:	fa03 f606 	lsl.w	r6, r3, r6
 80055a6:	4435      	add	r5, r6
 80055a8:	45a8      	cmp	r8, r5
 80055aa:	bf88      	it	hi
 80055ac:	18e4      	addhi	r4, r4, r3
 80055ae:	e7f2      	b.n	8005596 <floor+0xd6>
 80055b0:	2500      	movs	r5, #0
 80055b2:	462c      	mov	r4, r5
 80055b4:	e7aa      	b.n	800550c <floor+0x4c>
 80055b6:	bf00      	nop
 80055b8:	8800759c 	.word	0x8800759c
 80055bc:	7e37e43c 	.word	0x7e37e43c
 80055c0:	bff00000 	.word	0xbff00000
 80055c4:	000fffff 	.word	0x000fffff

080055c8 <_close>:
 80055c8:	4b02      	ldr	r3, [pc, #8]	; (80055d4 <_close+0xc>)
 80055ca:	2258      	movs	r2, #88	; 0x58
 80055cc:	601a      	str	r2, [r3, #0]
 80055ce:	f04f 30ff 	mov.w	r0, #4294967295
 80055d2:	4770      	bx	lr
 80055d4:	2000020c 	.word	0x2000020c

080055d8 <_fstat>:
 80055d8:	4b02      	ldr	r3, [pc, #8]	; (80055e4 <_fstat+0xc>)
 80055da:	2258      	movs	r2, #88	; 0x58
 80055dc:	601a      	str	r2, [r3, #0]
 80055de:	f04f 30ff 	mov.w	r0, #4294967295
 80055e2:	4770      	bx	lr
 80055e4:	2000020c 	.word	0x2000020c

080055e8 <_isatty>:
 80055e8:	4b02      	ldr	r3, [pc, #8]	; (80055f4 <_isatty+0xc>)
 80055ea:	2258      	movs	r2, #88	; 0x58
 80055ec:	601a      	str	r2, [r3, #0]
 80055ee:	2000      	movs	r0, #0
 80055f0:	4770      	bx	lr
 80055f2:	bf00      	nop
 80055f4:	2000020c 	.word	0x2000020c

080055f8 <_lseek>:
 80055f8:	4b02      	ldr	r3, [pc, #8]	; (8005604 <_lseek+0xc>)
 80055fa:	2258      	movs	r2, #88	; 0x58
 80055fc:	601a      	str	r2, [r3, #0]
 80055fe:	f04f 30ff 	mov.w	r0, #4294967295
 8005602:	4770      	bx	lr
 8005604:	2000020c 	.word	0x2000020c

08005608 <_read>:
 8005608:	4b02      	ldr	r3, [pc, #8]	; (8005614 <_read+0xc>)
 800560a:	2258      	movs	r2, #88	; 0x58
 800560c:	601a      	str	r2, [r3, #0]
 800560e:	f04f 30ff 	mov.w	r0, #4294967295
 8005612:	4770      	bx	lr
 8005614:	2000020c 	.word	0x2000020c

08005618 <_sbrk>:
 8005618:	4b04      	ldr	r3, [pc, #16]	; (800562c <_sbrk+0x14>)
 800561a:	6819      	ldr	r1, [r3, #0]
 800561c:	4602      	mov	r2, r0
 800561e:	b909      	cbnz	r1, 8005624 <_sbrk+0xc>
 8005620:	4903      	ldr	r1, [pc, #12]	; (8005630 <_sbrk+0x18>)
 8005622:	6019      	str	r1, [r3, #0]
 8005624:	6818      	ldr	r0, [r3, #0]
 8005626:	4402      	add	r2, r0
 8005628:	601a      	str	r2, [r3, #0]
 800562a:	4770      	bx	lr
 800562c:	2000009c 	.word	0x2000009c
 8005630:	20000210 	.word	0x20000210

08005634 <_init>:
 8005634:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005636:	bf00      	nop
 8005638:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800563a:	bc08      	pop	{r3}
 800563c:	469e      	mov	lr, r3
 800563e:	4770      	bx	lr

08005640 <_fini>:
 8005640:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005642:	bf00      	nop
 8005644:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005646:	bc08      	pop	{r3}
 8005648:	469e      	mov	lr, r3
 800564a:	4770      	bx	lr
