{
  "module_name": "stm32mp13-clks.h",
  "hash_id": "f718ad9deaebcd22de904aaf1535d9162b33272d3e152e490871cca1afb92ee9",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/clock/stm32mp13-clks.h",
  "human_readable_source": " \n \n\n#ifndef _DT_BINDINGS_STM32MP13_CLKS_H_\n#define _DT_BINDINGS_STM32MP13_CLKS_H_\n\n \n#define CK_HSE\t\t0\n#define CK_CSI\t\t1\n#define CK_LSI\t\t2\n#define CK_LSE\t\t3\n#define CK_HSI\t\t4\n#define CK_HSE_DIV2\t5\n\n \n#define PLL1\t\t6\n#define PLL2\t\t7\n#define PLL3\t\t8\n#define PLL4\t\t9\n\n \n#define PLL1_P\t\t10\n#define PLL1_Q\t\t11\n#define PLL1_R\t\t12\n#define PLL2_P\t\t13\n#define PLL2_Q\t\t14\n#define PLL2_R\t\t15\n#define PLL3_P\t\t16\n#define PLL3_Q\t\t17\n#define PLL3_R\t\t18\n#define PLL4_P\t\t19\n#define PLL4_Q\t\t20\n#define PLL4_R\t\t21\n\n#define PCLK1\t\t22\n#define PCLK2\t\t23\n#define PCLK3\t\t24\n#define PCLK4\t\t25\n#define PCLK5\t\t26\n#define PCLK6\t\t27\n\n \n#define CK_PER\t\t28\n#define CK_MPU\t\t29\n#define CK_AXI\t\t30\n#define CK_MLAHB\t31\n\n \n#define CK_TIMG1\t32\n#define CK_TIMG2\t33\n#define CK_TIMG3\t34\n\n \n#define RTC\t\t35\n\n \n#define CK_DBG\t\t36\n#define CK_TRACE\t37\n\n \n#define CK_MCO1\t\t38\n#define CK_MCO2\t\t39\n\n \n#define SYSCFG\t\t40\n#define VREF\t\t41\n#define DTS\t\t42\n#define PMBCTRL\t\t43\n#define HDP\t\t44\n#define IWDG2\t\t45\n#define STGENRO\t\t46\n#define USART1\t\t47\n#define RTCAPB\t\t48\n#define TZC\t\t49\n#define TZPC\t\t50\n#define IWDG1\t\t51\n#define BSEC\t\t52\n#define DMA1\t\t53\n#define DMA2\t\t54\n#define DMAMUX1\t\t55\n#define DMAMUX2\t\t56\n#define GPIOA\t\t57\n#define GPIOB\t\t58\n#define GPIOC\t\t59\n#define GPIOD\t\t60\n#define GPIOE\t\t61\n#define GPIOF\t\t62\n#define GPIOG\t\t63\n#define GPIOH\t\t64\n#define GPIOI\t\t65\n#define CRYP1\t\t66\n#define HASH1\t\t67\n#define BKPSRAM\t\t68\n#define MDMA\t\t69\n#define CRC1\t\t70\n#define USBH\t\t71\n#define DMA3\t\t72\n#define TSC\t\t73\n#define PKA\t\t74\n#define AXIMC\t\t75\n#define MCE\t\t76\n#define ETH1TX\t\t77\n#define ETH2TX\t\t78\n#define ETH1RX\t\t79\n#define ETH2RX\t\t80\n#define ETH1MAC\t\t81\n#define ETH2MAC\t\t82\n#define ETH1STP\t\t83\n#define ETH2STP\t\t84\n\n \n#define SDMMC1_K\t85\n#define SDMMC2_K\t86\n#define ADC1_K\t\t87\n#define ADC2_K\t\t88\n#define FMC_K\t\t89\n#define QSPI_K\t\t90\n#define RNG1_K\t\t91\n#define USBPHY_K\t92\n#define STGEN_K\t\t93\n#define SPDIF_K\t\t94\n#define SPI1_K\t\t95\n#define SPI2_K\t\t96\n#define SPI3_K\t\t97\n#define SPI4_K\t\t98\n#define SPI5_K\t\t99\n#define I2C1_K\t\t100\n#define I2C2_K\t\t101\n#define I2C3_K\t\t102\n#define I2C4_K\t\t103\n#define I2C5_K\t\t104\n#define TIM2_K\t\t105\n#define TIM3_K\t\t106\n#define TIM4_K\t\t107\n#define TIM5_K\t\t108\n#define TIM6_K\t\t109\n#define TIM7_K\t\t110\n#define TIM12_K\t\t111\n#define TIM13_K\t\t112\n#define TIM14_K\t\t113\n#define TIM1_K\t\t114\n#define TIM8_K\t\t115\n#define TIM15_K\t\t116\n#define TIM16_K\t\t117\n#define TIM17_K\t\t118\n#define LPTIM1_K\t119\n#define LPTIM2_K\t120\n#define LPTIM3_K\t121\n#define LPTIM4_K\t122\n#define LPTIM5_K\t123\n#define USART1_K\t124\n#define USART2_K\t125\n#define USART3_K\t126\n#define UART4_K\t\t127\n#define UART5_K\t\t128\n#define USART6_K\t129\n#define UART7_K\t\t130\n#define UART8_K\t\t131\n#define DFSDM_K\t\t132\n#define FDCAN_K\t\t133\n#define SAI1_K\t\t134\n#define SAI2_K\t\t135\n#define ADFSDM_K\t136\n#define USBO_K\t\t137\n#define LTDC_PX\t\t138\n#define ETH1CK_K\t139\n#define ETH1PTP_K\t140\n#define ETH2CK_K\t141\n#define ETH2PTP_K\t142\n#define DCMIPP_K\t143\n#define SAES_K\t\t144\n#define DTS_K\t\t145\n\n \n#define DDRC1\t\t146\n#define DDRC1LP\t\t147\n#define DDRC2\t\t148\n#define DDRC2LP\t\t149\n#define DDRPHYC\t\t150\n#define DDRPHYCLP\t151\n#define DDRCAPB\t\t152\n#define DDRCAPBLP\t153\n#define AXIDCG\t\t154\n#define DDRPHYCAPB\t155\n#define DDRPHYCAPBLP\t156\n#define DDRPERFM\t157\n\n#define ADC1\t\t158\n#define ADC2\t\t159\n#define SAI1\t\t160\n#define SAI2\t\t161\n\n#define STM32MP1_LAST_CLK 162\n\n \n#define CK_SCMI_HSE\t\t0\n#define CK_SCMI_HSI\t\t1\n#define CK_SCMI_CSI\t\t2\n#define CK_SCMI_LSE\t\t3\n#define CK_SCMI_LSI\t\t4\n#define CK_SCMI_HSE_DIV2\t5\n#define CK_SCMI_PLL2_Q\t\t6\n#define CK_SCMI_PLL2_R\t\t7\n#define CK_SCMI_PLL3_P\t\t8\n#define CK_SCMI_PLL3_Q\t\t9\n#define CK_SCMI_PLL3_R\t\t10\n#define CK_SCMI_PLL4_P\t\t11\n#define CK_SCMI_PLL4_Q\t\t12\n#define CK_SCMI_PLL4_R\t\t13\n#define CK_SCMI_MPU\t\t14\n#define CK_SCMI_AXI\t\t15\n#define CK_SCMI_MLAHB\t\t16\n#define CK_SCMI_CKPER\t\t17\n#define CK_SCMI_PCLK1\t\t18\n#define CK_SCMI_PCLK2\t\t19\n#define CK_SCMI_PCLK3\t\t20\n#define CK_SCMI_PCLK4\t\t21\n#define CK_SCMI_PCLK5\t\t22\n#define CK_SCMI_PCLK6\t\t23\n#define CK_SCMI_CKTIMG1\t\t24\n#define CK_SCMI_CKTIMG2\t\t25\n#define CK_SCMI_CKTIMG3\t\t26\n#define CK_SCMI_RTC\t\t27\n#define CK_SCMI_RTCAPB\t\t28\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}